--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: LearningNetwork_translate.vhd
-- /___/   /\     Timestamp: Mon Mar 13 17:11:22 2017
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -filter E:/Xilinx/Neural_FPGA_Project/LearningNetwork/iseconfig/filter.filter -intstyle ise -rpw 100 -tpw 0 -ar Structure -tm LearningNetwork -w -dir netgen/translate -ofmt vhdl -sim LearningNetwork.ngd LearningNetwork_translate.vhd 
-- Device	: 6slx9tqg144-2
-- Input file	: LearningNetwork.ngd
-- Output file	: E:\Xilinx\Neural_FPGA_Project\LearningNetwork\netgen\translate\LearningNetwork_translate.vhd
-- # of Entities	: 1
-- Design Name	: LearningNetwork
-- Xilinx	: d:\Xilinx\14.7\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity LearningNetwork is
  port (
    update : in STD_LOGIC := 'X'; 
    clk : in STD_LOGIC := 'X'; 
    Input : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    corrOut : in STD_LOGIC_VECTOR ( 4 downto 0 ); 
    Output : out STD_LOGIC_VECTOR ( 4 downto 0 ) 
  );
end LearningNetwork;

architecture Structure of LearningNetwork is
  signal Input_1_IBUF_3 : STD_LOGIC; 
  signal Input_0_IBUF_4 : STD_LOGIC; 
  signal corrOut_4_IBUF_5 : STD_LOGIC; 
  signal corrOut_3_IBUF_6 : STD_LOGIC; 
  signal corrOut_2_IBUF_7 : STD_LOGIC; 
  signal corrOut_1_IBUF_8 : STD_LOGIC; 
  signal corrOut_0_IBUF_9 : STD_LOGIC; 
  signal update_IBUF_10 : STD_LOGIC; 
  signal clk_BUFGP : STD_LOGIC; 
  signal update_result_BUFG_19 : STD_LOGIC; 
  signal weightDeltaKOutNode_7_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_6_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_5_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_4_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_3_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_0_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_15_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_14_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_13_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_12_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_11_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_8_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_23_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_22_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_21_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_20_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_19_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_16_Q : STD_LOGIC; 
  signal Output_4_OBUF_38 : STD_LOGIC; 
  signal Output_3_OBUF_39 : STD_LOGIC; 
  signal Output_2_OBUF_40 : STD_LOGIC; 
  signal Output_1_OBUF_41 : STD_LOGIC; 
  signal Output_0_OBUF_42 : STD_LOGIC; 
  signal t_weightDKMult2_Mmux_output71_58 : STD_LOGIC; 
  signal t_weightDKMult1_Mmux_output51_59 : STD_LOGIC; 
  signal t_weightDKMult0_Mmux_output71_60 : STD_LOGIC; 
  signal t_weightDKMult0_posIn1_4_1 : STD_LOGIC; 
  signal t_weightDKMult0_Mmux_posIn251_62 : STD_LOGIC; 
  signal t_weightDKMult1_Mmux_posIn251_63 : STD_LOGIC; 
  signal t_weightDKMult2_Mmux_posIn251_64 : STD_LOGIC; 
  signal t_weightDKMult0_Mmux_output81 : STD_LOGIC; 
  signal t_weightDKMult1_Mmux_output61 : STD_LOGIC; 
  signal t_weightDKMult2_Mmux_output81 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_lut_0_7_112 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd56_113 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_cy_0_6 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_lut_0_6_115 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd55_116 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_cy_0_5_117 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_lut_0_5_118 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd54_119 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_cy_0_4_120 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_lut_0_4_121 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd53_122 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_cy_0_3_123 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_lut_0_3_124 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd52_125 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_cy_0_2_126 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_lut_0_2_127 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd51_128 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_cy_0_1_129 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_lut_0_1_130 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_lut_0_7_132 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd26_133 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_cy_0_6 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_lut_0_6_135 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd25_136 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_cy_0_5_137 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_lut_0_5_138 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd24_139 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_cy_0_4_140 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_lut_0_4_141 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd23_142 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_cy_0_3_143 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_lut_0_3_144 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd22_145 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_cy_0_2_146 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_lut_0_2_147 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd21_148 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_cy_0_1_149 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_lut_0_1_150 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_151 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_76 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_66 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_56 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_46 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_36 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_26 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_16 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_06 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_75 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_65 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_55 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_45 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_35 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_25 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_15 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_72 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_62 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_52 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_42 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_32 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_22 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_12 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_7 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_6 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_5 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_4 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_3 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_2 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_1 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_0 : STD_LOGIC; 
  signal t_weightOut1_2_Q : STD_LOGIC; 
  signal t_weightOut1_3_Q : STD_LOGIC; 
  signal t_weightOut1_5_Q : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmux_posIn151 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmux_output51 : STD_LOGIC; 
  signal t_weightUpdateMod2_leftMultTemp_0_Q : STD_LOGIC; 
  signal t_weightUpdateMod2_leftMultTemp_7_Q : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmux_posIn151 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmux_output51 : STD_LOGIC; 
  signal t_weightUpdateMod1_leftMultTemp_0_Q : STD_LOGIC; 
  signal t_weightUpdateMod1_leftMultTemp_7_Q : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmux_posIn151 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmux_output51 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_posIn2_7_Q : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_posIn2_6_Q : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_posIn2_5_Q : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_posIn2_4_Q : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_posIn2_1_Q : STD_LOGIC; 
  signal t_weightUpdateMod0_leftMultTemp_0_Q : STD_LOGIC; 
  signal t_weightUpdateMod0_leftMultTemp_7_Q : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_7_479 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd36_480 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_6_482 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd35_483 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_5_484 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_5_485 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd34_486 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_4_487 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_4_488 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd33_489 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_490 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_3_491 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd32_492 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_493 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_2_494 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd31_495 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_1_496 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_1_497 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_499 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd16_500 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_502 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd15_503 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_5_504 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_505 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd14_506 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_4_507 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_508 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd13_509 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_510 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_511 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd12_512 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_513 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_514 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd11_515 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_1_516 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_517 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_7_533 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd36_534 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_6_536 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd35_537 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_5_538 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_5_539 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd34_540 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_4_541 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_4_542 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd33_543 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_544 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_3_545 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd32_546 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_547 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_2_548 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd31_549 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_1_550 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_1_551 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_553 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd16_554 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_556 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd15_557 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_5_558 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_559 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd14_560 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_4_561 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_562 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd13_563 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_564 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_565 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd12_566 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_567 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_568 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd11_569 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_1_570 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_571 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_7_587 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd36_588 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_6_590 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd35_591 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_5_592 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_5_593 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd34_594 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_4_595 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_4_596 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd33_597 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_598 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_3_599 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd32_600 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_601 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_2_602 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd31_603 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_1_604 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_1_605 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_607 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd16_608 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_610 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd15_611 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_5_612 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_613 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd14_614 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_4_615 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_616 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd13_617 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_618 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_619 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd12_620 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_621 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_622 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd11_623 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_1_624 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_625 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_7_641 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd36_642 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_6_644 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd35_645 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_5_646 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_5_647 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd34_648 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_4_649 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_4_650 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd33_651 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_652 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_3_653 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd32_654 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_655 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_2_656 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd31_657 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_1_658 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_1_659 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_661 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd16_662 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_664 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd15_665 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_5_666 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_667 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd14_668 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_4_669 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_670 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd13_671 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_672 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_673 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd12_674 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_675 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_676 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd11_677 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_1_678 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_679 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_7_695 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd36_696 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_6_698 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd35_699 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_5_700 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_5_701 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd34_702 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_4_703 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_4_704 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd33_705 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_706 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_3_707 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd32_708 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_709 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_2_710 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd31_711 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_1_712 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_1_713 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_715 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd16_716 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_718 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd15_719 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_5_720 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_721 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd14_722 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_4_723 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_724 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd13_725 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_726 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_727 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd12_728 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_729 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_730 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd11_731 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_1_732 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_733 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight2_Mmux_output51_749 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_7_750 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd36_751 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_6_753 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd35_754 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_5_755 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5_756 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd34_757 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_4_758 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4_759 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd33_760 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_761 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3_762 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd32_763 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_764 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2_765 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd31_766 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_1_767 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1_768 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_769 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_772 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd16_773 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_775 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd15_776 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_5_777 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_778 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd14_779 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_4_780 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_781 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd13_782 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_783 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_784 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd12_785 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_786 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_787 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd11_788 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_1_789 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_790 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_791 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_01 : STD_LOGIC; 
  signal t_weight2_PWR_19_o_activationVal_4_equal_10_o : STD_LOGIC; 
  signal t_weight1_Mmux_output51 : STD_LOGIC; 
  signal t_weight1_Mmux_output71 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_7_838 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd36_839 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_6_841 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd35_842 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_5_843 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5_844 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd34_845 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_4_846 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4_847 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd33_848 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_849 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3_850 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd32_851 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_852 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2_853 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd31_854 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_1_855 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1_856 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_857 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7_860 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd16_861 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6_863 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd15_864 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_5_865 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5_866 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd14_867 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_4_868 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4_869 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd13_870 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_871 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3_872 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd12_873 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_874 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2_875 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd11_876 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_1_877 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1_878 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_879 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_01 : STD_LOGIC; 
  signal t_weight1_PWR_19_o_activationVal_4_equal_10_o : STD_LOGIC; 
  signal t_weight0_Mmux_output51_924 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_7_925 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd36_926 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_6_928 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd35_929 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_5_930 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5_931 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd34_932 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_4_933 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4_934 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd33_935 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_936 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3_937 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd32_938 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_939 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2_940 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd31_941 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_1_942 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1_943 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_944 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7_947 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd16_948 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6_950 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd15_951 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_5_952 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5_953 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd14_954 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_4_955 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4_956 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd13_957 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_958 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3_959 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd12_960 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_961 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2_962 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd11_963 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_1_964 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1_965 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_966 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_01 : STD_LOGIC; 
  signal t_weight0_PWR_19_o_activationVal_4_equal_10_o : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1_1035 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_1_1036 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd11_1037 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2_1038 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_1039 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd12_1040 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3_1041 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_1042 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd13_1043 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4_1044 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_4_1045 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd14_1046 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5_1047 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_5_1048 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd15_1049 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6_1050 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd16_1052 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7_1053 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1_1056 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_1_1057 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd31_1058 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2_1059 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_1060 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd32_1061 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3_1062 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_1063 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd33_1064 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4_1065 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_4_1066 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd34_1067 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5_1068 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_5_1069 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd35_1070 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_6_1071 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd36_1073 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_7_1074 : STD_LOGIC; 
  signal mL_weight0_Mmux_output51 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1_1100 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_1_1101 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd11_1102 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2_1103 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_1104 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd12_1105 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3_1106 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_1107 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd13_1108 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4_1109 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_4_1110 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd14_1111 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5_1112 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_5_1113 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd15_1114 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6_1115 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd16_1117 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7_1118 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1_1121 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_1_1122 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd31_1123 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2_1124 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_1125 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd32_1126 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3_1127 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_1128 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd33_1129 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4_1130 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_4_1131 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd34_1132 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5_1133 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_5_1134 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd35_1135 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_6_1136 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd36_1138 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_7_1139 : STD_LOGIC; 
  signal mL_weight1_Mmux_output51 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_1156 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_1_1157 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd11_1158 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_1159 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_1160 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd12_1161 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_1162 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_1163 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd13_1164 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_1165 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_4_1166 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd14_1167 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_1168 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_5_1169 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd15_1170 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_1171 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd16_1173 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_1174 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1_1176 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_1_1177 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd31_1178 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2_1179 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_1180 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd32_1181 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3_1182 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_1183 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd33_1184 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4_1185 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_4_1186 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd34_1187 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5_1188 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_5_1189 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd35_1190 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_6_1191 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd36_1193 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_7_1194 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_1210 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_1_1211 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd11_1212 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_1213 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_1214 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd12_1215 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_1216 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_1217 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd13_1218 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_1219 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_4_1220 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd14_1221 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_1222 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_5_1223 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd15_1224 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_1225 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd16_1227 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_1228 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_1_1230 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_1_1231 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd31_1232 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_2_1233 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_1234 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd32_1235 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_3_1236 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_1237 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd33_1238 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_4_1239 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_4_1240 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd34_1241 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_5_1242 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_5_1243 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd35_1244 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_6_1245 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd36_1247 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_7_1248 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_1264 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_1_1265 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd11_1266 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_1267 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_1268 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd12_1269 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_1270 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_1271 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd13_1272 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_1273 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_4_1274 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd14_1275 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_1276 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_5_1277 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd15_1278 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_1279 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd16_1281 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_1282 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_1_1284 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_1_1285 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd31_1286 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_2_1287 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_1288 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd32_1289 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_3_1290 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_1291 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd33_1292 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_4_1293 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_4_1294 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd34_1295 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_5_1296 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_5_1297 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd35_1298 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_6_1299 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd36_1301 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_7_1302 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_1318 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_1_1319 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd11_1320 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_1321 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_1322 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd12_1323 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_1324 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_1325 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd13_1326 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_1327 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_4_1328 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd14_1329 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_1330 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_5_1331 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd15_1332 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_1333 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd16_1335 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_1336 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_1_1338 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_1_1339 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd31_1340 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_2_1341 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_1342 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd32_1343 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_3_1344 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_1345 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd33_1346 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_4_1347 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_4_1348 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd34_1349 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_5_1350 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_5_1351 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd35_1352 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_6_1353 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd36_1355 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_7_1356 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_1372 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_1_1373 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd11_1374 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_1375 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_1376 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd12_1377 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_1378 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_1379 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd13_1380 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_1381 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_4_1382 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd14_1383 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_1384 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_5_1385 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd15_1386 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_1387 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd16_1389 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_1390 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_1_1392 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_1_1393 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd31_1394 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_2_1395 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_1396 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd32_1397 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_3_1398 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_1399 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd33_1400 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_4_1401 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_4_1402 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd34_1403 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_5_1404 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_5_1405 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd35_1406 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_6_1407 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd36_1409 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_7_1410 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_1426 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_1_1427 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd11_1428 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_1429 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_1430 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd12_1431 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_1432 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_1433 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd13_1434 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_1435 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_4_1436 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd14_1437 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_1438 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_5_1439 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd15_1440 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_1441 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd16_1443 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_1444 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_1_1446 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_1_1447 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd31_1448 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_2_1449 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_1450 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd32_1451 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_3_1452 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_1453 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd33_1454 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_4_1455 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_4_1456 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd34_1457 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_5_1458 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_5_1459 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd35_1460 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_6_1461 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd36_1463 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_7_1464 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmux_output51 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmux_output51 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmux_posIn271 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmux_posIn271 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmux_output71 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmux_output71 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_Q_1767 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_1768 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_1769 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_9_Q_1770 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_1771 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_1772 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_8_Q_1773 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_1774 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_1775 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_7_Q_1776 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_1777 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_1778 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_5_Q_1779 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_1780 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_4_Q_1782 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_1783 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_1784 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_1785 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_1793 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_1802 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_1805 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_1810 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_1813 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_1816 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_1819 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_1822 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_1825 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_1828 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_1834 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_1837 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_1840 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_1843 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_1846 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_1849 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_1852 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_1858 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_1861 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_106 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_96 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_86 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_76 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_66 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_56 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_113 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_103 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_93 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_82 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_8 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_26 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_116 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_43 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_33 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_23 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_18 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_26 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_116 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_43 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_33 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_23 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_18 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_lut_0_7_1997 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd196_1998 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_cy_0_6 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_lut_0_6_2000 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd195_2001 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_cy_0_5_2002 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_lut_0_5_2003 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd194_2004 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_cy_0_4_2005 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_lut_0_4_2006 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd193_2007 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_cy_0_3_2008 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_lut_0_3_2009 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd192_2010 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_2011 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_lut_0_2_2012 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd191_2013 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_cy_0_1_2014 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_lut_0_1_2015 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut_0_7_2017 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd166_2018 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_cy_0_6 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut_0_6_2020 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd165_2021 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_cy_0_5_2022 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut_0_5_2023 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd164_2024 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_cy_0_4_2025 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut_0_4_2026 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd163_2027 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_cy_0_3_2028 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut_0_3_2029 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd162_2030 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_2031 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut_0_2_2032 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd161_2033 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_cy_0_1_2034 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut_0_1_2035 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_2036 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_720 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_620 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_520 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_420 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_320 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_220 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_120 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_020 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_719 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_619 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_519 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_419 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_319 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_219 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_119 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_718 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_618 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_518 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_418 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_318 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_218 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_118 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_716 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_616 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_516 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_416 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_316 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_216 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_116 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_715 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_615 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_515 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_415 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_315 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_215 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_115 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_posIn2_1_Q : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_posIn2_3_Q : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_posIn2_4_Q : STD_LOGIC; 
  signal mL_update_inv : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1_2228 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_1_2229 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd11_2230 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2_2231 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_2232 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd12_2233 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3_2234 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_2235 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd13_2236 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4_2237 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_4_2238 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd14_2239 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5_2240 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_5_2241 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd15_2242 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6_2243 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd16_2245 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7_2246 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1_2249 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_1_2250 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd31_2251 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2_2252 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_2253 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd32_2254 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3_2255 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_2256 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd33_2257 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4_2258 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_4_2259 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd34_2260 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5_2261 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_5_2262 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd35_2263 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_6_2264 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd36_2266 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_7_2267 : STD_LOGIC; 
  signal mM_weight0_Mmux_output51 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1_2293 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_1_2294 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd11_2295 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2_2296 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_2297 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd12_2298 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3_2299 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_2300 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd13_2301 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4_2302 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_4_2303 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd14_2304 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5_2305 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_5_2306 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd15_2307 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6_2308 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd16_2310 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7_2311 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1_2314 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_1_2315 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd31_2316 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2_2317 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_2318 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd32_2319 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3_2320 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_2321 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd33_2322 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4_2323 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_4_2324 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd34_2325 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5_2326 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_5_2327 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd35_2328 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_6_2329 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd36_2331 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_7_2332 : STD_LOGIC; 
  signal mM_weight1_Mmux_output51 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_2349 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_1_2350 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd11_2351 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_2352 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_2353 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd12_2354 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_2355 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_2356 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd13_2357 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_2358 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_4_2359 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd14_2360 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_2361 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_5_2362 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd15_2363 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_2364 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd16_2366 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_2367 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1_2369 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_1_2370 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd31_2371 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2_2372 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_2373 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd32_2374 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3_2375 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_2376 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd33_2377 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4_2378 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_4_2379 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd34_2380 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5_2381 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_5_2382 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd35_2383 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_6_2384 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd36_2386 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_7_2387 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_2403 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_1_2404 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd11_2405 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_2406 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_2407 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd12_2408 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_2409 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_2410 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd13_2411 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_2412 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_4_2413 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd14_2414 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_2415 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_5_2416 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd15_2417 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_2418 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd16_2420 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_2421 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_1_2423 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_1_2424 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd31_2425 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_2_2426 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_2427 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd32_2428 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_3_2429 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_2430 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd33_2431 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_4_2432 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_4_2433 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd34_2434 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_5_2435 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_5_2436 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd35_2437 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_6_2438 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd36_2440 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_7_2441 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_2457 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_1_2458 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd11_2459 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_2460 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_2461 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd12_2462 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_2463 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_2464 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd13_2465 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_2466 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_4_2467 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd14_2468 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_2469 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_5_2470 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd15_2471 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_2472 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd16_2474 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_2475 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_1_2477 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_1_2478 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd31_2479 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_2_2480 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_2481 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd32_2482 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_3_2483 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_2484 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd33_2485 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_4_2486 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_4_2487 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd34_2488 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_5_2489 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_5_2490 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd35_2491 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_6_2492 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd36_2494 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_7_2495 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_2511 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_1_2512 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd11_2513 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_2514 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_2515 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd12_2516 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_2517 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_2518 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd13_2519 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_2520 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_4_2521 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd14_2522 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_2523 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_5_2524 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd15_2525 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_2526 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd16_2528 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_2529 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_1_2531 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_1_2532 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd31_2533 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_2_2534 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_2535 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd32_2536 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_3_2537 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_2538 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd33_2539 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_4_2540 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_4_2541 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd34_2542 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_5_2543 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_5_2544 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd35_2545 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_6_2546 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd36_2548 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_7_2549 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_2565 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_1_2566 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd11_2567 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_2568 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_2569 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd12_2570 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_2571 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_2572 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd13_2573 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_2574 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_4_2575 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd14_2576 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_2577 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_5_2578 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd15_2579 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_2580 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd16_2582 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_2583 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_1_2585 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_1_2586 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd31_2587 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_2_2588 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_2589 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd32_2590 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_3_2591 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_2592 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd33_2593 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_4_2594 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_4_2595 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd34_2596 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_5_2597 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_5_2598 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd35_2599 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_6_2600 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd36_2602 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_7_2603 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_2619 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_1_2620 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd11_2621 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_2622 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_2623 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd12_2624 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_2625 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_2626 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd13_2627 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_2628 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_4_2629 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd14_2630 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_2631 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_5_2632 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd15_2633 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_2634 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd16_2636 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_2637 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_1_2639 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_1_2640 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd31_2641 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_2_2642 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_2643 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd32_2644 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_3_2645 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_2646 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd33_2647 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_4_2648 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_4_2649 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd34_2650 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_5_2651 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_5_2652 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd35_2653 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_6_2654 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd36_2656 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_7_2657 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmux_output51 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmux_output51 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmux_posIn271 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmux_posIn271 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmux_output71 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmux_output71 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_Q_3021 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q_3022 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1_3023 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_9_Q_3024 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q_3025 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1_3026 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_8_Q_3027 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q_3028 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1_3029 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_7_Q_3030 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q_3031 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1_3032 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_5_Q_3033 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q_3034 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_0_x_weightUpdateMod0_multAll_posIn2_5_mand : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_4_Q_3036 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q_3037 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_3038 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q_3039 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1_3047 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_Q_3052 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_3053 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_3054 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_9_Q_3055 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_3056 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_3057 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_8_Q_3058 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_3059 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_3060 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_7_Q_3061 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_3062 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_3063 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_5_Q_3064 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_3065 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_4_Q_3067 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_3068 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_3069 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_3070 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_3077 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_3087 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_3090 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_3095 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_3098 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_3101 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_3104 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_3107 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_3110 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_3113 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_3119 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_3122 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_3125 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_3128 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_3131 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_3134 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_3137 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_3143 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_3146 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_117 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_106 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_96 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_86 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_76 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_66 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_56 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_46 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_113 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_103 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_93 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_82 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_8 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_Q : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_106 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_96 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_86 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_76 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_66 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_56 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_113 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_103 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_93 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_82 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_8 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_26 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_116 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_43 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_33 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_23 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_18 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_26 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_116 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_43 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_33 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_23 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_18 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_lut_0_7_3326 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd196_3327 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_cy_0_6 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_lut_0_6_3329 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd195_3330 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_cy_0_5_3331 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_lut_0_5_3332 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd194_3333 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_cy_0_4_3334 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_lut_0_4_3335 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd193_3336 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_cy_0_3_3337 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_lut_0_3_3338 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd192_3339 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_3340 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_lut_0_2_3341 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd191_3342 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_cy_0_1_3343 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_lut_0_1_3344 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut_0_7_3346 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd166_3347 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_cy_0_6 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut_0_6_3349 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd165_3350 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_cy_0_5_3351 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut_0_5_3352 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd164_3353 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_cy_0_4_3354 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut_0_4_3355 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd163_3356 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_cy_0_3_3357 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut_0_3_3358 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd162_3359 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_3360 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut_0_2_3361 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd161_3362 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_cy_0_1_3363 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut_0_1_3364 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_3365 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_720 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_620 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_520 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_420 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_320 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_220 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_120 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_020 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_719 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_619 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_519 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_419 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_319 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_219 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_119 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_718 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_618 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_518 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_418 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_318 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_218 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_118 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_716 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_616 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_516 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_416 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_316 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_216 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_116 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_715 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_615 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_515 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_415 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_315 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_215 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_115 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_posIn2_1_Q : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_posIn2_3_Q : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_posIn2_4_Q : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_posIn2_1_Q : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_posIn2_3_Q : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_posIn2_4_Q : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1_3550 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_1_3551 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd11_3552 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2_3553 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_3554 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd12_3555 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3_3556 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_3557 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd13_3558 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4_3559 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_4_3560 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd14_3561 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5_3562 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_5_3563 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd15_3564 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6_3565 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd16_3567 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7_3568 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1_3571 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_1_3572 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd31_3573 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2_3574 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_3575 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd32_3576 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3_3577 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_3578 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd33_3579 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4_3580 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_4_3581 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd34_3582 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5_3583 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_5_3584 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd35_3585 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_6_3586 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd36_3588 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_7_3589 : STD_LOGIC; 
  signal mR_weight0_Mmux_output51 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1_3615 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_1_3616 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd11_3617 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2_3618 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_3619 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd12_3620 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3_3621 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_3622 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd13_3623 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4_3624 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_4_3625 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd14_3626 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5_3627 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_5_3628 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd15_3629 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6_3630 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd16_3632 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7_3633 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1_3636 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_1_3637 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd31_3638 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2_3639 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_3640 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd32_3641 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3_3642 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_3643 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd33_3644 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4_3645 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_4_3646 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd34_3647 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5_3648 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_5_3649 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd35_3650 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_6_3651 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd36_3653 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_7_3654 : STD_LOGIC; 
  signal mR_weight1_Mmux_output51 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_3671 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_1_3672 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd11_3673 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_3674 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_3675 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd12_3676 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_3677 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_3678 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd13_3679 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_3680 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_4_3681 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd14_3682 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_3683 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_5_3684 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd15_3685 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_3686 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd16_3688 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_3689 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1_3691 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_1_3692 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd31_3693 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2_3694 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_3695 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd32_3696 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3_3697 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_3698 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd33_3699 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4_3700 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_4_3701 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd34_3702 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5_3703 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_5_3704 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd35_3705 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_6_3706 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd36_3708 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_7_3709 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_3725 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_1_3726 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd11_3727 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_3728 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_3729 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd12_3730 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_3731 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_3732 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd13_3733 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_3734 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_4_3735 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd14_3736 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_3737 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_5_3738 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd15_3739 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_3740 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd16_3742 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_3743 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_1_3745 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_1_3746 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd31_3747 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_2_3748 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_3749 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd32_3750 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_3_3751 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_3752 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd33_3753 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_4_3754 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_4_3755 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd34_3756 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_5_3757 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_5_3758 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd35_3759 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_6_3760 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd36_3762 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_7_3763 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_3779 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_1_3780 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd11_3781 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_3782 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_3783 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd12_3784 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_3785 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_3786 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd13_3787 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_3788 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_4_3789 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd14_3790 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_3791 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_5_3792 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd15_3793 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_3794 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd16_3796 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_3797 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_1_3799 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_1_3800 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd31_3801 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_2_3802 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_3803 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd32_3804 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_3_3805 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_3806 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd33_3807 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_4_3808 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_4_3809 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd34_3810 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_5_3811 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_5_3812 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd35_3813 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_6_3814 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd36_3816 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_7_3817 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_3833 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_1_3834 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd11_3835 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_3836 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_3837 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd12_3838 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_3839 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_3840 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd13_3841 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_3842 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_4_3843 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd14_3844 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_3845 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_5_3846 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd15_3847 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_3848 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd16_3850 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_3851 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_1_3853 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_1_3854 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd31_3855 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_2_3856 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_3857 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd32_3858 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_3_3859 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_3860 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd33_3861 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_4_3862 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_4_3863 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd34_3864 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_5_3865 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_5_3866 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd35_3867 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_6_3868 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd36_3870 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_7_3871 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_3887 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_1_3888 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd11_3889 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_3890 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_3891 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd12_3892 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_3893 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_3894 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd13_3895 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_3896 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_4_3897 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd14_3898 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_3899 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_5_3900 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd15_3901 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_3902 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd16_3904 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_3905 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_1_3907 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_1_3908 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd31_3909 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_2_3910 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_3911 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd32_3912 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_3_3913 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_3914 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd33_3915 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_4_3916 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_4_3917 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd34_3918 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_5_3919 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_5_3920 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd35_3921 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_6_3922 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd36_3924 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_7_3925 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_3941 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_1_3942 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd11_3943 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_3944 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_3945 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd12_3946 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_3947 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_3948 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd13_3949 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_3950 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_4_3951 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd14_3952 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_3953 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_5_3954 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd15_3955 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_3956 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_6 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd16_3958 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_3959 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_1_3961 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_1_3962 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd31_3963 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_2_3964 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_3965 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd32_3966 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_3_3967 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_3968 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd33_3969 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_4_3970 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_4_3971 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd34_3972 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_5_3973 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_5_3974 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd35_3975 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_6_3976 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_6 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd36_3978 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_7_3979 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmux_output51 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmux_output51 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmux_posIn271 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmux_posIn271 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmux_output71 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmux_output71 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_Q_4343 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q_4344 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1_4345 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_9_Q_4346 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q_4347 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1_4348 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_8_Q_4349 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q_4350 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1_4351 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_7_Q_4352 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q_4353 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1_4354 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_5_Q_4355 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q_4356 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_0_x_weightUpdateMod0_multAll_posIn2_5_mand : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_4_Q_4358 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q_4359 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_4360 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q_4361 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1_4369 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_Q_4374 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_4375 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_4376 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_9_Q_4377 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_4378 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_4379 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_8_Q_4380 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_4381 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_4382 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_7_Q_4383 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_4384 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_4385 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_5_Q_4386 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_4387 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_4_Q_4389 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_4390 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_4391 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_4392 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_4399 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_4409 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_4412 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_4417 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_4420 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_4423 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_4426 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_4429 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_4432 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_4435 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_4441 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_4444 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_4447 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_4450 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_4453 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_4456 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_4459 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_4465 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_4468 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_106 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_96 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_86 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_76 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_66 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_56 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_113 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_103 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_93 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_82 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_8 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_Q : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_106 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_96 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_86 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_76 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_66 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_56 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_113 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_103 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_93 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_82 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_8 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_26 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_116 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_43 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_33 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_23 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_18 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_26 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_116 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_43 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_33 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_23 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_18 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_lut_0_7_4648 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd196_4649 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_cy_0_6 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_lut_0_6_4651 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd195_4652 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_cy_0_5_4653 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_lut_0_5_4654 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd194_4655 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_cy_0_4_4656 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_lut_0_4_4657 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd193_4658 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_cy_0_3_4659 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_lut_0_3_4660 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd192_4661 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_4662 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_lut_0_2_4663 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd191_4664 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_cy_0_1_4665 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_lut_0_1_4666 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut_0_7_4668 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd166_4669 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_cy_0_6 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut_0_6_4671 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd165_4672 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_cy_0_5_4673 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut_0_5_4674 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd164_4675 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_cy_0_4_4676 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut_0_4_4677 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd163_4678 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_cy_0_3_4679 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut_0_3_4680 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd162_4681 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_4682 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut_0_2_4683 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd161_4684 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_cy_0_1_4685 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut_0_1_4686 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_4687 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_720 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_620 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_520 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_420 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_320 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_220 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_120 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_020 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_719 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_619 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_519 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_419 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_319 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_219 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_119 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_718 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_618 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_518 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_418 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_318 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_218 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_118 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_716 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_616 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_516 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_416 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_316 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_216 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_116 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_715 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_615 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_515 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_415 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_315 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_215 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_115 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_posIn2_1_Q : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_posIn2_3_Q : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_posIn2_4_Q : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_posIn2_1_Q : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_posIn2_3_Q : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_posIn2_4_Q : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd6_cy_0_rt_4865 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4866 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4867 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_10_rt_4868 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_9_rt_4869 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_rt_4870 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_7_rt_4871 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_6_rt_4872 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_5_rt_4873 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_rt_4874 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_10_rt_4875 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_9_rt_4876 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_rt_4877 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_7_rt_4878 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_6_rt_4879 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_5_rt_4880 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_rt_4881 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_10_rt_4882 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_rt_4883 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_8_rt_4884 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_7_rt_4885 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_6_rt_4886 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_10_rt_4887 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_rt_4888 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_8_rt_4889 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_7_rt_4890 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_6_rt_4891 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_4_rt_4892 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_3_rt_4893 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_rt_4894 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_9_rt_4895 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_rt_4896 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_9_rt_4897 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd20_cy_0_rt_4898 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4899 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4900 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_10_rt_4901 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_9_rt_4902 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_rt_4903 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_7_rt_4904 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_6_rt_4905 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_5_rt_4906 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_rt_4907 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_10_rt_4908 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_9_rt_4909 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_rt_4910 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_7_rt_4911 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_6_rt_4912 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_5_rt_4913 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_rt_4914 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_10_rt_4915 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_rt_4916 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_8_rt_4917 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_7_rt_4918 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_6_rt_4919 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_10_rt_4920 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_rt_4921 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_8_rt_4922 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_7_rt_4923 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_6_rt_4924 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_4_rt_4925 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_3_rt_4926 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_4_rt_4927 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_3_rt_4928 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_rt_4929 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_9_rt_4930 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_rt_4931 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_9_rt_4932 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd20_cy_0_rt_4933 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4934 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4935 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_10_rt_4936 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_9_rt_4937 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_rt_4938 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_7_rt_4939 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_6_rt_4940 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_5_rt_4941 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_rt_4942 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_10_rt_4943 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_9_rt_4944 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_rt_4945 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_7_rt_4946 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_6_rt_4947 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_5_rt_4948 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_rt_4949 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_10_rt_4950 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_rt_4951 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_8_rt_4952 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_7_rt_4953 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_6_rt_4954 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_10_rt_4955 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_rt_4956 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_8_rt_4957 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_7_rt_4958 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_6_rt_4959 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_4_rt_4960 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_3_rt_4961 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_4_rt_4962 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_3_rt_4963 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_rt_4964 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_9_rt_4965 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_rt_4966 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_9_rt_4967 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd20_cy_0_rt_4968 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_rt_4969 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_rt_4970 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_rt_4971 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_rt_4972 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_rt_4973 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_rt_4974 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal N54 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal N68 : STD_LOGIC; 
  signal N70 : STD_LOGIC; 
  signal N72 : STD_LOGIC; 
  signal N74 : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal N78 : STD_LOGIC; 
  signal N80 : STD_LOGIC; 
  signal N82 : STD_LOGIC; 
  signal N84 : STD_LOGIC; 
  signal N86 : STD_LOGIC; 
  signal N88 : STD_LOGIC; 
  signal N90 : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal N94 : STD_LOGIC; 
  signal N108 : STD_LOGIC; 
  signal N110 : STD_LOGIC; 
  signal N114 : STD_LOGIC; 
  signal N156 : STD_LOGIC; 
  signal N157 : STD_LOGIC; 
  signal N159 : STD_LOGIC; 
  signal N160 : STD_LOGIC; 
  signal N162 : STD_LOGIC; 
  signal N163 : STD_LOGIC; 
  signal N165 : STD_LOGIC; 
  signal N166 : STD_LOGIC; 
  signal N168 : STD_LOGIC; 
  signal N169 : STD_LOGIC; 
  signal N171 : STD_LOGIC; 
  signal N172 : STD_LOGIC; 
  signal N174 : STD_LOGIC; 
  signal N176 : STD_LOGIC; 
  signal N177 : STD_LOGIC; 
  signal N179 : STD_LOGIC; 
  signal N181 : STD_LOGIC; 
  signal N183 : STD_LOGIC; 
  signal N185 : STD_LOGIC; 
  signal N187 : STD_LOGIC; 
  signal N189 : STD_LOGIC; 
  signal N191 : STD_LOGIC; 
  signal N193 : STD_LOGIC; 
  signal N195 : STD_LOGIC; 
  signal N197 : STD_LOGIC; 
  signal N199 : STD_LOGIC; 
  signal N201 : STD_LOGIC; 
  signal N203 : STD_LOGIC; 
  signal N205 : STD_LOGIC; 
  signal N207 : STD_LOGIC; 
  signal N209 : STD_LOGIC; 
  signal N210 : STD_LOGIC; 
  signal N212 : STD_LOGIC; 
  signal N213 : STD_LOGIC; 
  signal N215 : STD_LOGIC; 
  signal N216 : STD_LOGIC; 
  signal N218 : STD_LOGIC; 
  signal N219 : STD_LOGIC; 
  signal N221 : STD_LOGIC; 
  signal N222 : STD_LOGIC; 
  signal N224 : STD_LOGIC; 
  signal N226 : STD_LOGIC; 
  signal N228 : STD_LOGIC; 
  signal N230 : STD_LOGIC; 
  signal N232 : STD_LOGIC; 
  signal N234 : STD_LOGIC; 
  signal N235 : STD_LOGIC; 
  signal N237 : STD_LOGIC; 
  signal N238 : STD_LOGIC; 
  signal N240 : STD_LOGIC; 
  signal N241 : STD_LOGIC; 
  signal N243 : STD_LOGIC; 
  signal N244 : STD_LOGIC; 
  signal N246 : STD_LOGIC; 
  signal N247 : STD_LOGIC; 
  signal N345 : STD_LOGIC; 
  signal N346 : STD_LOGIC; 
  signal N348 : STD_LOGIC; 
  signal N349 : STD_LOGIC; 
  signal N350 : STD_LOGIC; 
  signal N352 : STD_LOGIC; 
  signal N353 : STD_LOGIC; 
  signal N354 : STD_LOGIC; 
  signal N356 : STD_LOGIC; 
  signal N357 : STD_LOGIC; 
  signal N358 : STD_LOGIC; 
  signal N360 : STD_LOGIC; 
  signal N361 : STD_LOGIC; 
  signal N362 : STD_LOGIC; 
  signal N364 : STD_LOGIC; 
  signal N365 : STD_LOGIC; 
  signal N366 : STD_LOGIC; 
  signal N368 : STD_LOGIC; 
  signal N369 : STD_LOGIC; 
  signal N370 : STD_LOGIC; 
  signal N372 : STD_LOGIC; 
  signal N373 : STD_LOGIC; 
  signal N374 : STD_LOGIC; 
  signal N375 : STD_LOGIC; 
  signal N377 : STD_LOGIC; 
  signal N378 : STD_LOGIC; 
  signal N379 : STD_LOGIC; 
  signal N380 : STD_LOGIC; 
  signal N382 : STD_LOGIC; 
  signal N383 : STD_LOGIC; 
  signal N384 : STD_LOGIC; 
  signal N385 : STD_LOGIC; 
  signal N387 : STD_LOGIC; 
  signal N388 : STD_LOGIC; 
  signal N389 : STD_LOGIC; 
  signal N390 : STD_LOGIC; 
  signal N392 : STD_LOGIC; 
  signal N393 : STD_LOGIC; 
  signal N394 : STD_LOGIC; 
  signal N395 : STD_LOGIC; 
  signal N397 : STD_LOGIC; 
  signal N398 : STD_LOGIC; 
  signal N399 : STD_LOGIC; 
  signal N400 : STD_LOGIC; 
  signal N402 : STD_LOGIC; 
  signal N404 : STD_LOGIC; 
  signal N406 : STD_LOGIC; 
  signal N408 : STD_LOGIC; 
  signal N410 : STD_LOGIC; 
  signal N412 : STD_LOGIC; 
  signal N414 : STD_LOGIC; 
  signal N416 : STD_LOGIC; 
  signal N418 : STD_LOGIC; 
  signal N420 : STD_LOGIC; 
  signal N422 : STD_LOGIC; 
  signal N424 : STD_LOGIC; 
  signal N425 : STD_LOGIC; 
  signal N427 : STD_LOGIC; 
  signal N428 : STD_LOGIC; 
  signal N430 : STD_LOGIC; 
  signal N431 : STD_LOGIC; 
  signal N433 : STD_LOGIC; 
  signal N434 : STD_LOGIC; 
  signal N436 : STD_LOGIC; 
  signal N437 : STD_LOGIC; 
  signal N439 : STD_LOGIC; 
  signal N441 : STD_LOGIC; 
  signal N443 : STD_LOGIC; 
  signal N447 : STD_LOGIC; 
  signal N451 : STD_LOGIC; 
  signal N453 : STD_LOGIC; 
  signal N455 : STD_LOGIC; 
  signal N457 : STD_LOGIC; 
  signal N459 : STD_LOGIC; 
  signal N461 : STD_LOGIC; 
  signal N463 : STD_LOGIC; 
  signal N465 : STD_LOGIC; 
  signal N467 : STD_LOGIC; 
  signal N469 : STD_LOGIC; 
  signal N471 : STD_LOGIC; 
  signal N473 : STD_LOGIC; 
  signal N475 : STD_LOGIC; 
  signal N477 : STD_LOGIC; 
  signal N479 : STD_LOGIC; 
  signal N481 : STD_LOGIC; 
  signal N483 : STD_LOGIC; 
  signal N485 : STD_LOGIC; 
  signal N487 : STD_LOGIC; 
  signal N489 : STD_LOGIC; 
  signal N491 : STD_LOGIC; 
  signal N493 : STD_LOGIC; 
  signal N535 : STD_LOGIC; 
  signal N536 : STD_LOGIC; 
  signal N538 : STD_LOGIC; 
  signal N539 : STD_LOGIC; 
  signal N541 : STD_LOGIC; 
  signal N542 : STD_LOGIC; 
  signal N544 : STD_LOGIC; 
  signal N545 : STD_LOGIC; 
  signal N547 : STD_LOGIC; 
  signal N548 : STD_LOGIC; 
  signal N550 : STD_LOGIC; 
  signal N552 : STD_LOGIC; 
  signal N556 : STD_LOGIC; 
  signal N557 : STD_LOGIC; 
  signal N559 : STD_LOGIC; 
  signal N561 : STD_LOGIC; 
  signal N562 : STD_LOGIC; 
  signal N649 : STD_LOGIC; 
  signal N651 : STD_LOGIC; 
  signal N653 : STD_LOGIC; 
  signal N655 : STD_LOGIC; 
  signal N657 : STD_LOGIC; 
  signal N658 : STD_LOGIC; 
  signal N659 : STD_LOGIC; 
  signal N660 : STD_LOGIC; 
  signal N662 : STD_LOGIC; 
  signal N663 : STD_LOGIC; 
  signal N665 : STD_LOGIC; 
  signal N666 : STD_LOGIC; 
  signal N668 : STD_LOGIC; 
  signal N669 : STD_LOGIC; 
  signal N671 : STD_LOGIC; 
  signal N672 : STD_LOGIC; 
  signal N674 : STD_LOGIC; 
  signal N675 : STD_LOGIC; 
  signal N677 : STD_LOGIC; 
  signal N678 : STD_LOGIC; 
  signal N680 : STD_LOGIC; 
  signal N681 : STD_LOGIC; 
  signal N683 : STD_LOGIC; 
  signal N684 : STD_LOGIC; 
  signal N686 : STD_LOGIC; 
  signal N687 : STD_LOGIC; 
  signal N689 : STD_LOGIC; 
  signal N690 : STD_LOGIC; 
  signal N692 : STD_LOGIC; 
  signal N693 : STD_LOGIC; 
  signal N695 : STD_LOGIC; 
  signal N696 : STD_LOGIC; 
  signal N698 : STD_LOGIC; 
  signal N699 : STD_LOGIC; 
  signal N701 : STD_LOGIC; 
  signal N702 : STD_LOGIC; 
  signal N704 : STD_LOGIC; 
  signal N705 : STD_LOGIC; 
  signal N707 : STD_LOGIC; 
  signal N708 : STD_LOGIC; 
  signal N710 : STD_LOGIC; 
  signal N711 : STD_LOGIC; 
  signal N713 : STD_LOGIC; 
  signal N714 : STD_LOGIC; 
  signal N716 : STD_LOGIC; 
  signal N717 : STD_LOGIC; 
  signal N719 : STD_LOGIC; 
  signal N720 : STD_LOGIC; 
  signal N722 : STD_LOGIC; 
  signal N723 : STD_LOGIC; 
  signal N725 : STD_LOGIC; 
  signal N726 : STD_LOGIC; 
  signal N728 : STD_LOGIC; 
  signal N729 : STD_LOGIC; 
  signal N731 : STD_LOGIC; 
  signal N732 : STD_LOGIC; 
  signal N734 : STD_LOGIC; 
  signal N735 : STD_LOGIC; 
  signal N737 : STD_LOGIC; 
  signal N738 : STD_LOGIC; 
  signal N740 : STD_LOGIC; 
  signal N741 : STD_LOGIC; 
  signal N743 : STD_LOGIC; 
  signal N744 : STD_LOGIC; 
  signal N746 : STD_LOGIC; 
  signal N747 : STD_LOGIC; 
  signal N749 : STD_LOGIC; 
  signal N750 : STD_LOGIC; 
  signal N752 : STD_LOGIC; 
  signal N753 : STD_LOGIC; 
  signal N755 : STD_LOGIC; 
  signal N756 : STD_LOGIC; 
  signal N758 : STD_LOGIC; 
  signal N759 : STD_LOGIC; 
  signal N761 : STD_LOGIC; 
  signal N762 : STD_LOGIC; 
  signal N764 : STD_LOGIC; 
  signal N765 : STD_LOGIC; 
  signal N767 : STD_LOGIC; 
  signal N768 : STD_LOGIC; 
  signal N770 : STD_LOGIC; 
  signal N771 : STD_LOGIC; 
  signal N773 : STD_LOGIC; 
  signal N774 : STD_LOGIC; 
  signal N776 : STD_LOGIC; 
  signal N777 : STD_LOGIC; 
  signal t_weightDKMult2_Mmux_output82_5251 : STD_LOGIC; 
  signal t_weightDKMult1_Mmux_output62_5252 : STD_LOGIC; 
  signal t_weightDKMult0_Mmux_output82_5253 : STD_LOGIC; 
  signal t_weightDKMult0_Mmux_output6_5254 : STD_LOGIC; 
  signal t_weightDKMult2_Mmux_output6_5255 : STD_LOGIC; 
  signal t_weightDKMult1_Mmux_output4_5256 : STD_LOGIC; 
  signal t_weightDKMult0_posIn1_7_1_5257 : STD_LOGIC; 
  signal t_weightDKMult0_Mmux_output6_SW0_5258 : STD_LOGIC; 
  signal t_weightDKMult2_Mmux_output6_SW0_5259 : STD_LOGIC; 
  signal t_weightDKMult1_Mmux_output4_SW0_5260 : STD_LOGIC; 
  signal update_result_5261 : STD_LOGIC; 
  signal t_N33 : STD_LOGIC; 
  signal t_N30 : STD_LOGIC; 
  signal t_N29 : STD_LOGIC; 
  signal t_N27 : STD_LOGIC; 
  signal t_N26 : STD_LOGIC; 
  signal t_N24 : STD_LOGIC; 
  signal t_N23 : STD_LOGIC; 
  signal t_N21 : STD_LOGIC; 
  signal t_N20 : STD_LOGIC; 
  signal t_N18 : STD_LOGIC; 
  signal t_N17 : STD_LOGIC; 
  signal t_sig_Mram_output11212_5273 : STD_LOGIC; 
  signal t_sig_Mram_output11211_5274 : STD_LOGIC; 
  signal t_sig_Mram_output1121 : STD_LOGIC; 
  signal t_N15 : STD_LOGIC; 
  signal t_sigDerMod_Mram_output2111_5277 : STD_LOGIC; 
  signal t_sigDerMod_Mram_output211 : STD_LOGIC; 
  signal mL_N28 : STD_LOGIC; 
  signal mL_N26 : STD_LOGIC; 
  signal mL_N24 : STD_LOGIC; 
  signal mL_N23 : STD_LOGIC; 
  signal mL_N21 : STD_LOGIC; 
  signal mL_N20 : STD_LOGIC; 
  signal mL_N18 : STD_LOGIC; 
  signal mL_N17 : STD_LOGIC; 
  signal mL_N15 : STD_LOGIC; 
  signal mL_sig_Mram_output11212_5288 : STD_LOGIC; 
  signal mL_sig_Mram_output11211_5289 : STD_LOGIC; 
  signal mL_sig_Mram_output1121 : STD_LOGIC; 
  signal mL_weightUpdateMod1_sigDer_3_2_5291 : STD_LOGIC; 
  signal mL_weightUpdateMod1_sigDer_3_1_5292 : STD_LOGIC; 
  signal mL_N3 : STD_LOGIC; 
  signal mL_N2 : STD_LOGIC; 
  signal mL_N1 : STD_LOGIC; 
  signal mL_N0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_sigDer_0_2_5297 : STD_LOGIC; 
  signal mL_weightUpdateMod1_sigDer_0_1_5298 : STD_LOGIC; 
  signal mM_N28 : STD_LOGIC; 
  signal mM_N26 : STD_LOGIC; 
  signal mM_N24 : STD_LOGIC; 
  signal mM_N23 : STD_LOGIC; 
  signal mM_N21 : STD_LOGIC; 
  signal mM_N20 : STD_LOGIC; 
  signal mM_N18 : STD_LOGIC; 
  signal mM_N17 : STD_LOGIC; 
  signal mM_N15 : STD_LOGIC; 
  signal mM_sig_Mram_output11212_5308 : STD_LOGIC; 
  signal mM_sig_Mram_output11211_5309 : STD_LOGIC; 
  signal mM_sig_Mram_output1121 : STD_LOGIC; 
  signal mM_weightUpdateMod1_sigDer_3_2_5311 : STD_LOGIC; 
  signal mM_weightUpdateMod1_sigDer_3_1_5312 : STD_LOGIC; 
  signal mM_N3 : STD_LOGIC; 
  signal mM_N2 : STD_LOGIC; 
  signal mM_N1 : STD_LOGIC; 
  signal mM_N0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_sigDer_0_2_5317 : STD_LOGIC; 
  signal mM_weightUpdateMod1_sigDer_0_1_5318 : STD_LOGIC; 
  signal mR_N28 : STD_LOGIC; 
  signal mR_N26 : STD_LOGIC; 
  signal mR_N24 : STD_LOGIC; 
  signal mR_N23 : STD_LOGIC; 
  signal mR_N21 : STD_LOGIC; 
  signal mR_N20 : STD_LOGIC; 
  signal mR_N18 : STD_LOGIC; 
  signal mR_N17 : STD_LOGIC; 
  signal mR_N15 : STD_LOGIC; 
  signal mR_sig_Mram_output11212_5328 : STD_LOGIC; 
  signal mR_sig_Mram_output11211_5329 : STD_LOGIC; 
  signal mR_sig_Mram_output1121 : STD_LOGIC; 
  signal mR_weightUpdateMod1_sigDer_3_2_5331 : STD_LOGIC; 
  signal mR_weightUpdateMod1_sigDer_3_1_5332 : STD_LOGIC; 
  signal mR_N3 : STD_LOGIC; 
  signal mR_N2 : STD_LOGIC; 
  signal mR_N1 : STD_LOGIC; 
  signal mR_N0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_sigDer_0_2_5337 : STD_LOGIC; 
  signal mR_weightUpdateMod1_sigDer_0_1_5338 : STD_LOGIC; 
  signal clk_BUFGP_IBUFG_2 : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_CARRYOUTF_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_CARRYOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_P_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_PCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_M_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult0_Mmult_multRes_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_CARRYOUTF_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_CARRYOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_P_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_PCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_M_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult1_Mmult_multRes_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_CARRYOUTF_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_CARRYOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_P_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_PCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_M_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightDKMult2_Mmult_multRes_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_CARRYOUTF_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_CARRYOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_P_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_PCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_M_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_deltaKMult_Mmult_multRes_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd57_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd27_O_UNCONNECTED : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn2_7_C : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn2_6_C : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn2_5_C : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn2_4_C : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn2_3_C : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn2_2_C : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn2_1_C : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn2_0_C : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn0_7_C : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn0_6_C : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn0_5_C : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn0_4_C : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn0_3_C : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn0_2_C : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn0_1_C : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn0_0_C : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn1_7_C : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn1_6_C : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn1_5_C : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn1_4_C : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn1_3_C : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn1_2_C : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn1_1_C : STD_LOGIC; 
  signal NlwInverterSignal_t_weightIn1_0_C : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_CARRYOUTF_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_CARRYOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_CARRYOUTF_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_CARRYOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_CARRYOUTF_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_CARRYOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_CARRYOUTF_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_CARRYOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUTF_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_CARRYOUTF_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_CARRYOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUTF_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd197_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd167_O_UNCONNECTED : STD_LOGIC; 
  signal NlwInverterSignal_mL_weightIn1_7_C : STD_LOGIC; 
  signal NlwInverterSignal_mL_weightIn1_6_C : STD_LOGIC; 
  signal NlwInverterSignal_mL_weightIn1_5_C : STD_LOGIC; 
  signal NlwInverterSignal_mL_weightIn1_4_C : STD_LOGIC; 
  signal NlwInverterSignal_mL_weightIn1_3_C : STD_LOGIC; 
  signal NlwInverterSignal_mL_weightIn1_2_C : STD_LOGIC; 
  signal NlwInverterSignal_mL_weightIn1_1_C : STD_LOGIC; 
  signal NlwInverterSignal_mL_weightIn1_0_C : STD_LOGIC; 
  signal NlwInverterSignal_mL_weightIn0_7_C : STD_LOGIC; 
  signal NlwInverterSignal_mL_weightIn0_6_C : STD_LOGIC; 
  signal NlwInverterSignal_mL_weightIn0_5_C : STD_LOGIC; 
  signal NlwInverterSignal_mL_weightIn0_4_C : STD_LOGIC; 
  signal NlwInverterSignal_mL_weightIn0_3_C : STD_LOGIC; 
  signal NlwInverterSignal_mL_weightIn0_2_C : STD_LOGIC; 
  signal NlwInverterSignal_mL_weightIn0_1_C : STD_LOGIC; 
  signal NlwInverterSignal_mL_weightIn0_0_C : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd197_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd167_O_UNCONNECTED : STD_LOGIC; 
  signal NlwInverterSignal_mM_weightIn1_7_C : STD_LOGIC; 
  signal NlwInverterSignal_mM_weightIn1_6_C : STD_LOGIC; 
  signal NlwInverterSignal_mM_weightIn1_5_C : STD_LOGIC; 
  signal NlwInverterSignal_mM_weightIn1_4_C : STD_LOGIC; 
  signal NlwInverterSignal_mM_weightIn1_3_C : STD_LOGIC; 
  signal NlwInverterSignal_mM_weightIn1_2_C : STD_LOGIC; 
  signal NlwInverterSignal_mM_weightIn1_1_C : STD_LOGIC; 
  signal NlwInverterSignal_mM_weightIn1_0_C : STD_LOGIC; 
  signal NlwInverterSignal_mM_weightIn0_7_C : STD_LOGIC; 
  signal NlwInverterSignal_mM_weightIn0_6_C : STD_LOGIC; 
  signal NlwInverterSignal_mM_weightIn0_5_C : STD_LOGIC; 
  signal NlwInverterSignal_mM_weightIn0_4_C : STD_LOGIC; 
  signal NlwInverterSignal_mM_weightIn0_3_C : STD_LOGIC; 
  signal NlwInverterSignal_mM_weightIn0_2_C : STD_LOGIC; 
  signal NlwInverterSignal_mM_weightIn0_1_C : STD_LOGIC; 
  signal NlwInverterSignal_mM_weightIn0_0_C : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd197_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd167_O_UNCONNECTED : STD_LOGIC; 
  signal NlwInverterSignal_mR_weightIn1_7_C : STD_LOGIC; 
  signal NlwInverterSignal_mR_weightIn1_6_C : STD_LOGIC; 
  signal NlwInverterSignal_mR_weightIn1_5_C : STD_LOGIC; 
  signal NlwInverterSignal_mR_weightIn1_4_C : STD_LOGIC; 
  signal NlwInverterSignal_mR_weightIn1_3_C : STD_LOGIC; 
  signal NlwInverterSignal_mR_weightIn1_2_C : STD_LOGIC; 
  signal NlwInverterSignal_mR_weightIn1_1_C : STD_LOGIC; 
  signal NlwInverterSignal_mR_weightIn1_0_C : STD_LOGIC; 
  signal NlwInverterSignal_mR_weightIn0_7_C : STD_LOGIC; 
  signal NlwInverterSignal_mR_weightIn0_6_C : STD_LOGIC; 
  signal NlwInverterSignal_mR_weightIn0_5_C : STD_LOGIC; 
  signal NlwInverterSignal_mR_weightIn0_4_C : STD_LOGIC; 
  signal NlwInverterSignal_mR_weightIn0_3_C : STD_LOGIC; 
  signal NlwInverterSignal_mR_weightIn0_2_C : STD_LOGIC; 
  signal NlwInverterSignal_mR_weightIn0_1_C : STD_LOGIC; 
  signal NlwInverterSignal_mR_weightIn0_0_C : STD_LOGIC; 
  signal input_result : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal corrOut_result : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal mLOut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal mMOut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal mROut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal t_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal t_ADDERTREE_INTERNAL_Madd_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_ADDERTREE_INTERNAL_Madd_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal t_ADDERTREE_INTERNAL_Madd6_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_ADDERTREE_INTERNAL_Madd6_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal t_Msub_errorK_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal t_ADDERTREE_INTERNAL_Madd5_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_ADDERTREE_INTERNAL_Madd2_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_ADDERTREE_INTERNAL_Madd2_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weightDKMult0_posIn1 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_weightDKMult0_posIn2 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_weightIn0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weightDKMult0_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_weightDKMult1_posIn2 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_weightIn1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weightDKMult1_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_weightDKMult2_posIn2 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_weightIn2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weightDKMult2_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_deltaKMult_posIn1 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal t_deltaKMult_posIn2 : STD_LOGIC_VECTOR ( 6 downto 3 ); 
  signal t_deltaKMult_multRes : STD_LOGIC_VECTOR ( 11 downto 4 ); 
  signal t_deltaKTemp : STD_LOGIC_VECTOR ( 7 downto 4 ); 
  signal t_weightOut2 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_newWeightTemp2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_newWeightTemp1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weightOut0 : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal t_newWeightTemp0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_w0Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_w2Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_w1Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weightUpdateMod2_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weightUpdateMod2_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal t_weightUpdateMod2_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_weightUpdateMod2_multAll_posIn1 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_weightUpdateMod2_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_weightUpdateMod2_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weightUpdateMod1_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weightUpdateMod1_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal t_weightUpdateMod1_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_weightUpdateMod1_multAll_posIn1 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_weightUpdateMod1_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_weightUpdateMod1_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weightUpdateMod0_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weightUpdateMod0_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal t_weightUpdateMod0_multL_posIn1 : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal t_weightUpdateMod0_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_weightUpdateMod0_multAll_posIn1 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_weightUpdateMod0_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_weightUpdateMod0_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight7_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight7_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight6_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight6_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight5_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight5_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight4_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight4_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight3_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight3_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight2_o0 : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal t_weight2_o1 : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal t_weight2_o2 : STD_LOGIC_VECTOR ( 5 downto 1 ); 
  signal t_weight2_o3 : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal t_weight2_o4 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight1_o0 : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal t_weight1_o1 : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal t_weight1_o2 : STD_LOGIC_VECTOR ( 5 downto 1 ); 
  signal t_weight1_o3 : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal t_weight1_o4 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight0_o0 : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal t_weight0_o1 : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal t_weight0_o2 : STD_LOGIC_VECTOR ( 5 downto 1 ); 
  signal t_weight0_o3 : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal t_weight0_o4 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mL_weight0_o4 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight1_o4 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weightUpdateMod1_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_weightUpdateMod1_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 10 downto 6 ); 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 10 downto 6 ); 
  signal mL_weightUpdateMod0_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_weightUpdateMod0_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 10 downto 5 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 10 downto 6 ); 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 10 downto 6 ); 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 7 downto 3 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 7 downto 3 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 7 downto 3 ); 
  signal mL_ADDERTREE_INTERNAL_Madd18_lut : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mL_ADDERTREE_INTERNAL_Madd18_cy : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal mL_ADDERTREE_INTERNAL_Madd15_lut : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mL_ADDERTREE_INTERNAL_Madd15_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut : STD_LOGIC_VECTOR ( 4 downto 2 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal mL_ADDERTREE_INTERNAL_Madd20_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_ADDERTREE_INTERNAL_Madd20_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal mL_ADDERTREE_INTERNAL_Madd19_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_ADDERTREE_INTERNAL_Madd16_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weightUpdateMod0_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 7 ); 
  signal mL_weightUpdateMod0_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weightUpdateMod0_multR_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mL_weightUpdateMod0_sigDer : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mL_weightUpdateMod0_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mL_weightUpdateMod0_multAll_posIn2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_weightUpdateMod0_multAll_posIn1 : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal mL_weightUpdateMod1_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mL_weightUpdateMod1_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weightUpdateMod1_multR_multRes : STD_LOGIC_VECTOR ( 11 downto 4 ); 
  signal mL_weightUpdateMod1_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mL_weightUpdateMod1_multAll_posIn1 : STD_LOGIC_VECTOR ( 5 downto 3 ); 
  signal mL_weightOut1 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mL_weightOut0 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mL_weightIn1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_weightIn0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_w0Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_w1Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_newWeightTemp1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_newWeightTemp0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_weight0_o4 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight1_o4 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weightUpdateMod0_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_weightUpdateMod0_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal mM_weightUpdateMod1_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_weightUpdateMod1_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 10 downto 6 ); 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 10 downto 6 ); 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 10 downto 5 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 10 downto 5 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 10 downto 6 ); 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 10 downto 6 ); 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 7 downto 3 ); 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 7 downto 3 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 7 downto 3 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 7 downto 3 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mM_ADDERTREE_INTERNAL_Madd18_lut : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mM_ADDERTREE_INTERNAL_Madd18_cy : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal mM_ADDERTREE_INTERNAL_Madd15_lut : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mM_ADDERTREE_INTERNAL_Madd15_cy : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut : STD_LOGIC_VECTOR ( 4 downto 2 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut : STD_LOGIC_VECTOR ( 4 downto 2 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal mM_ADDERTREE_INTERNAL_Madd20_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_ADDERTREE_INTERNAL_Madd20_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal mM_ADDERTREE_INTERNAL_Madd19_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_ADDERTREE_INTERNAL_Madd16_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weightUpdateMod0_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mM_weightUpdateMod0_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weightUpdateMod0_multR_multRes : STD_LOGIC_VECTOR ( 11 downto 4 ); 
  signal mM_weightUpdateMod0_sigDer : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mM_weightUpdateMod0_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mM_weightUpdateMod0_multAll_posIn1 : STD_LOGIC_VECTOR ( 5 downto 3 ); 
  signal mM_weightUpdateMod1_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mM_weightUpdateMod1_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weightUpdateMod1_multR_multRes : STD_LOGIC_VECTOR ( 11 downto 4 ); 
  signal mM_weightUpdateMod1_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mM_weightUpdateMod1_multAll_posIn1 : STD_LOGIC_VECTOR ( 5 downto 3 ); 
  signal mM_weightOut1 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mM_weightOut0 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mM_weightIn1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_weightIn0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_w0Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_w1Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_newWeightTemp1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_newWeightTemp0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_weight0_o4 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight1_o4 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd1_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weightUpdateMod0_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_weightUpdateMod0_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal mR_weightUpdateMod1_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_weightUpdateMod1_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 10 downto 6 ); 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 10 downto 6 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 10 downto 5 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 10 downto 5 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 10 downto 6 ); 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 10 downto 6 ); 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 7 downto 3 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 7 downto 3 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 7 downto 3 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 7 downto 3 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mR_ADDERTREE_INTERNAL_Madd18_lut : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mR_ADDERTREE_INTERNAL_Madd18_cy : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal mR_ADDERTREE_INTERNAL_Madd15_lut : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mR_ADDERTREE_INTERNAL_Madd15_cy : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut : STD_LOGIC_VECTOR ( 4 downto 2 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut : STD_LOGIC_VECTOR ( 4 downto 2 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal mR_ADDERTREE_INTERNAL_Madd20_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_ADDERTREE_INTERNAL_Madd20_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal mR_ADDERTREE_INTERNAL_Madd19_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_ADDERTREE_INTERNAL_Madd16_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weightUpdateMod0_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mR_weightUpdateMod0_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weightUpdateMod0_multR_multRes : STD_LOGIC_VECTOR ( 11 downto 4 ); 
  signal mR_weightUpdateMod0_sigDer : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mR_weightUpdateMod0_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mR_weightUpdateMod0_multAll_posIn1 : STD_LOGIC_VECTOR ( 5 downto 3 ); 
  signal mR_weightUpdateMod1_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mR_weightUpdateMod1_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weightUpdateMod1_multR_multRes : STD_LOGIC_VECTOR ( 11 downto 4 ); 
  signal mR_weightUpdateMod1_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mR_weightUpdateMod1_multAll_posIn1 : STD_LOGIC_VECTOR ( 5 downto 3 ); 
  signal mR_weightOut1 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mR_weightOut0 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mR_weightIn1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_weightIn0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_w0Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_w1Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_newWeightTemp1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_newWeightTemp0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
begin
  XST_VCC : X_ONE
    port map (
      O => t_weightUpdateMod0_multL_posIn1(3)
    );
  XST_GND : X_ZERO
    port map (
      O => mL_ADDERTREE_INTERNAL_Madd15_cy(0)
    );
  input_result_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk_BUFGP,
      I => Input_0_IBUF_4,
      O => input_result(0),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  input_result_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk_BUFGP,
      I => Input_1_IBUF_3,
      O => input_result(1),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  corrOut_result_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk_BUFGP,
      I => corrOut_0_IBUF_9,
      O => corrOut_result(0),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  corrOut_result_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk_BUFGP,
      I => corrOut_1_IBUF_8,
      O => corrOut_result(1),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  corrOut_result_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk_BUFGP,
      I => corrOut_2_IBUF_7,
      O => corrOut_result(2),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  corrOut_result_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk_BUFGP,
      I => corrOut_3_IBUF_6,
      O => corrOut_result(3),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  corrOut_result_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk_BUFGP,
      I => corrOut_4_IBUF_5,
      O => corrOut_result(4),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  update_result : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk_BUFGP,
      I => update_IBUF_10,
      O => update_result_5261,
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_ADDERTREE_INTERNAL_Madd3_xor_7_Q : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd3_cy(6),
      I1 => t_ADDERTREE_INTERNAL_Madd3_lut(7),
      O => t_ADDERTREE_INTERNAL_Madd_73
    );
  t_ADDERTREE_INTERNAL_Madd3_lut_7_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_weight4_ADDERTREE_INTERNAL_Madd_73,
      ADR1 => t_weight5_ADDERTREE_INTERNAL_Madd_73,
      O => t_ADDERTREE_INTERNAL_Madd3_lut(7)
    );
  t_ADDERTREE_INTERNAL_Madd3_xor_6_Q : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd3_cy(5),
      I1 => t_ADDERTREE_INTERNAL_Madd3_lut(6),
      O => t_ADDERTREE_INTERNAL_Madd_63
    );
  t_ADDERTREE_INTERNAL_Madd3_cy_6_Q : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd3_cy(5),
      IA => t_weight4_ADDERTREE_INTERNAL_Madd_63,
      SEL => t_ADDERTREE_INTERNAL_Madd3_lut(6),
      O => t_ADDERTREE_INTERNAL_Madd3_cy(6)
    );
  t_ADDERTREE_INTERNAL_Madd3_lut_6_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_weight4_ADDERTREE_INTERNAL_Madd_63,
      ADR1 => t_weight5_ADDERTREE_INTERNAL_Madd_63,
      O => t_ADDERTREE_INTERNAL_Madd3_lut(6)
    );
  t_ADDERTREE_INTERNAL_Madd3_xor_5_Q : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd3_cy(4),
      I1 => t_ADDERTREE_INTERNAL_Madd3_lut(5),
      O => t_ADDERTREE_INTERNAL_Madd_53
    );
  t_ADDERTREE_INTERNAL_Madd3_cy_5_Q : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd3_cy(4),
      IA => t_weight4_ADDERTREE_INTERNAL_Madd_53,
      SEL => t_ADDERTREE_INTERNAL_Madd3_lut(5),
      O => t_ADDERTREE_INTERNAL_Madd3_cy(5)
    );
  t_ADDERTREE_INTERNAL_Madd3_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_weight4_ADDERTREE_INTERNAL_Madd_53,
      ADR1 => t_weight5_ADDERTREE_INTERNAL_Madd_53,
      O => t_ADDERTREE_INTERNAL_Madd3_lut(5)
    );
  t_ADDERTREE_INTERNAL_Madd3_xor_4_Q : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd3_cy(3),
      I1 => t_ADDERTREE_INTERNAL_Madd3_lut(4),
      O => t_ADDERTREE_INTERNAL_Madd_43
    );
  t_ADDERTREE_INTERNAL_Madd3_cy_4_Q : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd3_cy(3),
      IA => t_weight4_ADDERTREE_INTERNAL_Madd_43,
      SEL => t_ADDERTREE_INTERNAL_Madd3_lut(4),
      O => t_ADDERTREE_INTERNAL_Madd3_cy(4)
    );
  t_ADDERTREE_INTERNAL_Madd3_lut_4_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_weight4_ADDERTREE_INTERNAL_Madd_43,
      ADR1 => t_weight5_ADDERTREE_INTERNAL_Madd_43,
      O => t_ADDERTREE_INTERNAL_Madd3_lut(4)
    );
  t_ADDERTREE_INTERNAL_Madd3_xor_3_Q : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd3_cy(2),
      I1 => t_ADDERTREE_INTERNAL_Madd3_lut(3),
      O => t_ADDERTREE_INTERNAL_Madd_33
    );
  t_ADDERTREE_INTERNAL_Madd3_cy_3_Q : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd3_cy(2),
      IA => t_weight4_ADDERTREE_INTERNAL_Madd_33,
      SEL => t_ADDERTREE_INTERNAL_Madd3_lut(3),
      O => t_ADDERTREE_INTERNAL_Madd3_cy(3)
    );
  t_ADDERTREE_INTERNAL_Madd3_lut_3_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_weight4_ADDERTREE_INTERNAL_Madd_33,
      ADR1 => t_weight5_ADDERTREE_INTERNAL_Madd_33,
      O => t_ADDERTREE_INTERNAL_Madd3_lut(3)
    );
  t_ADDERTREE_INTERNAL_Madd3_xor_2_Q : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd3_cy(1),
      I1 => t_ADDERTREE_INTERNAL_Madd3_lut(2),
      O => t_ADDERTREE_INTERNAL_Madd_23
    );
  t_ADDERTREE_INTERNAL_Madd3_cy_2_Q : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd3_cy(1),
      IA => t_weight4_ADDERTREE_INTERNAL_Madd_23,
      SEL => t_ADDERTREE_INTERNAL_Madd3_lut(2),
      O => t_ADDERTREE_INTERNAL_Madd3_cy(2)
    );
  t_ADDERTREE_INTERNAL_Madd3_lut_2_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_weight4_ADDERTREE_INTERNAL_Madd_23,
      ADR1 => t_weight5_ADDERTREE_INTERNAL_Madd_23,
      O => t_ADDERTREE_INTERNAL_Madd3_lut(2)
    );
  t_ADDERTREE_INTERNAL_Madd3_xor_1_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => t_ADDERTREE_INTERNAL_Madd3_lut(1),
      O => t_ADDERTREE_INTERNAL_Madd_13
    );
  t_ADDERTREE_INTERNAL_Madd3_cy_1_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => t_weight4_ADDERTREE_INTERNAL_Madd_13,
      SEL => t_ADDERTREE_INTERNAL_Madd3_lut(1),
      O => t_ADDERTREE_INTERNAL_Madd3_cy(1)
    );
  t_ADDERTREE_INTERNAL_Madd3_lut_1_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_weight4_ADDERTREE_INTERNAL_Madd_13,
      ADR1 => t_weight5_ADDERTREE_INTERNAL_Madd_13,
      O => t_ADDERTREE_INTERNAL_Madd3_lut(1)
    );
  t_ADDERTREE_INTERNAL_Madd_xor_7_Q : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd_cy(6),
      I1 => t_ADDERTREE_INTERNAL_Madd_lut(7),
      O => t_ADDERTREE_INTERNAL_Madd_7
    );
  t_ADDERTREE_INTERNAL_Madd_xor_6_Q : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd_cy(5),
      I1 => t_ADDERTREE_INTERNAL_Madd_lut(6),
      O => t_ADDERTREE_INTERNAL_Madd_6
    );
  t_ADDERTREE_INTERNAL_Madd_cy_6_Q : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd_cy(5),
      IA => t_weightOut0(6),
      SEL => t_ADDERTREE_INTERNAL_Madd_lut(6),
      O => t_ADDERTREE_INTERNAL_Madd_cy(6)
    );
  t_ADDERTREE_INTERNAL_Madd_xor_5_Q : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd_cy(4),
      I1 => t_ADDERTREE_INTERNAL_Madd_lut(5),
      O => t_ADDERTREE_INTERNAL_Madd_5
    );
  t_ADDERTREE_INTERNAL_Madd_cy_5_Q : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd_cy(4),
      IA => t_weightOut0(5),
      SEL => t_ADDERTREE_INTERNAL_Madd_lut(5),
      O => t_ADDERTREE_INTERNAL_Madd_cy(5)
    );
  t_ADDERTREE_INTERNAL_Madd_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_weightOut0(5),
      ADR1 => t_weightOut1_5_Q,
      O => t_ADDERTREE_INTERNAL_Madd_lut(5)
    );
  t_ADDERTREE_INTERNAL_Madd_xor_4_Q : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd_cy(3),
      I1 => t_ADDERTREE_INTERNAL_Madd_lut(4),
      O => t_ADDERTREE_INTERNAL_Madd_4
    );
  t_ADDERTREE_INTERNAL_Madd_cy_4_Q : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd_cy(3),
      IA => t_weightOut0(4),
      SEL => t_ADDERTREE_INTERNAL_Madd_lut(4),
      O => t_ADDERTREE_INTERNAL_Madd_cy(4)
    );
  t_ADDERTREE_INTERNAL_Madd_xor_3_Q : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd_cy(2),
      I1 => t_ADDERTREE_INTERNAL_Madd_lut(3),
      O => t_ADDERTREE_INTERNAL_Madd_3
    );
  t_ADDERTREE_INTERNAL_Madd_cy_3_Q : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd_cy(2),
      IA => t_weightOut0(3),
      SEL => t_ADDERTREE_INTERNAL_Madd_lut(3),
      O => t_ADDERTREE_INTERNAL_Madd_cy(3)
    );
  t_ADDERTREE_INTERNAL_Madd_lut_3_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_weightOut1_3_Q,
      ADR1 => t_weightOut0(3),
      O => t_ADDERTREE_INTERNAL_Madd_lut(3)
    );
  t_ADDERTREE_INTERNAL_Madd_xor_2_Q : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd_cy(1),
      I1 => t_ADDERTREE_INTERNAL_Madd_lut(2),
      O => t_ADDERTREE_INTERNAL_Madd_2
    );
  t_ADDERTREE_INTERNAL_Madd_cy_2_Q : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd_cy(1),
      IA => t_weightOut0(2),
      SEL => t_ADDERTREE_INTERNAL_Madd_lut(2),
      O => t_ADDERTREE_INTERNAL_Madd_cy(2)
    );
  t_ADDERTREE_INTERNAL_Madd_lut_2_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_weightOut1_2_Q,
      ADR1 => t_weightOut0(2),
      O => t_ADDERTREE_INTERNAL_Madd_lut(2)
    );
  t_ADDERTREE_INTERNAL_Madd_xor_1_Q : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd_cy(0),
      I1 => t_ADDERTREE_INTERNAL_Madd_lut(1),
      O => t_ADDERTREE_INTERNAL_Madd_1
    );
  t_ADDERTREE_INTERNAL_Madd_cy_1_Q : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd_cy(0),
      IA => t_weightOut0(1),
      SEL => t_ADDERTREE_INTERNAL_Madd_lut(1),
      O => t_ADDERTREE_INTERNAL_Madd_cy(1)
    );
  t_ADDERTREE_INTERNAL_Madd_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => t_ADDERTREE_INTERNAL_Madd_lut(0),
      O => t_ADDERTREE_INTERNAL_Madd_0
    );
  t_ADDERTREE_INTERNAL_Madd_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => t_weightOut0(0),
      SEL => t_ADDERTREE_INTERNAL_Madd_lut(0),
      O => t_ADDERTREE_INTERNAL_Madd_cy(0)
    );
  t_ADDERTREE_INTERNAL_Madd6_xor_7_Q : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd6_cy(6),
      I1 => t_ADDERTREE_INTERNAL_Madd6_lut(7),
      O => t_ADDERTREE_INTERNAL_Madd_76
    );
  t_ADDERTREE_INTERNAL_Madd6_lut_7_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_75,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_72,
      O => t_ADDERTREE_INTERNAL_Madd6_lut(7)
    );
  t_ADDERTREE_INTERNAL_Madd6_xor_6_Q : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd6_cy(5),
      I1 => t_ADDERTREE_INTERNAL_Madd6_lut(6),
      O => t_ADDERTREE_INTERNAL_Madd_66
    );
  t_ADDERTREE_INTERNAL_Madd6_cy_6_Q : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd6_cy(5),
      IA => t_ADDERTREE_INTERNAL_Madd_62,
      SEL => t_ADDERTREE_INTERNAL_Madd6_lut(6),
      O => t_ADDERTREE_INTERNAL_Madd6_cy(6)
    );
  t_ADDERTREE_INTERNAL_Madd6_lut_6_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_65,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_62,
      O => t_ADDERTREE_INTERNAL_Madd6_lut(6)
    );
  t_ADDERTREE_INTERNAL_Madd6_xor_5_Q : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd6_cy(4),
      I1 => t_ADDERTREE_INTERNAL_Madd6_lut(5),
      O => t_ADDERTREE_INTERNAL_Madd_56
    );
  t_ADDERTREE_INTERNAL_Madd6_cy_5_Q : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd6_cy(4),
      IA => t_ADDERTREE_INTERNAL_Madd_52,
      SEL => t_ADDERTREE_INTERNAL_Madd6_lut(5),
      O => t_ADDERTREE_INTERNAL_Madd6_cy(5)
    );
  t_ADDERTREE_INTERNAL_Madd6_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_55,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_52,
      O => t_ADDERTREE_INTERNAL_Madd6_lut(5)
    );
  t_ADDERTREE_INTERNAL_Madd6_xor_4_Q : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd6_cy(3),
      I1 => t_ADDERTREE_INTERNAL_Madd6_lut(4),
      O => t_ADDERTREE_INTERNAL_Madd_46
    );
  t_ADDERTREE_INTERNAL_Madd6_cy_4_Q : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd6_cy(3),
      IA => t_ADDERTREE_INTERNAL_Madd_42,
      SEL => t_ADDERTREE_INTERNAL_Madd6_lut(4),
      O => t_ADDERTREE_INTERNAL_Madd6_cy(4)
    );
  t_ADDERTREE_INTERNAL_Madd6_lut_4_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_45,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_42,
      O => t_ADDERTREE_INTERNAL_Madd6_lut(4)
    );
  t_ADDERTREE_INTERNAL_Madd6_xor_3_Q : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd6_cy(2),
      I1 => t_ADDERTREE_INTERNAL_Madd6_lut(3),
      O => t_ADDERTREE_INTERNAL_Madd_36
    );
  t_ADDERTREE_INTERNAL_Madd6_cy_3_Q : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd6_cy(2),
      IA => t_ADDERTREE_INTERNAL_Madd_32,
      SEL => t_ADDERTREE_INTERNAL_Madd6_lut(3),
      O => t_ADDERTREE_INTERNAL_Madd6_cy(3)
    );
  t_ADDERTREE_INTERNAL_Madd6_lut_3_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_35,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_32,
      O => t_ADDERTREE_INTERNAL_Madd6_lut(3)
    );
  t_ADDERTREE_INTERNAL_Madd6_xor_2_Q : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd6_cy(1),
      I1 => t_ADDERTREE_INTERNAL_Madd6_lut(2),
      O => t_ADDERTREE_INTERNAL_Madd_26
    );
  t_ADDERTREE_INTERNAL_Madd6_cy_2_Q : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd6_cy(1),
      IA => t_ADDERTREE_INTERNAL_Madd_22,
      SEL => t_ADDERTREE_INTERNAL_Madd6_lut(2),
      O => t_ADDERTREE_INTERNAL_Madd6_cy(2)
    );
  t_ADDERTREE_INTERNAL_Madd6_lut_2_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_25,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_22,
      O => t_ADDERTREE_INTERNAL_Madd6_lut(2)
    );
  t_ADDERTREE_INTERNAL_Madd6_xor_1_Q : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd6_cy(0),
      I1 => t_ADDERTREE_INTERNAL_Madd6_lut(1),
      O => t_ADDERTREE_INTERNAL_Madd_16
    );
  t_ADDERTREE_INTERNAL_Madd6_cy_1_Q : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd6_cy(0),
      IA => t_ADDERTREE_INTERNAL_Madd_12,
      SEL => t_ADDERTREE_INTERNAL_Madd6_lut(1),
      O => t_ADDERTREE_INTERNAL_Madd6_cy(1)
    );
  t_ADDERTREE_INTERNAL_Madd6_lut_1_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_15,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_12,
      O => t_ADDERTREE_INTERNAL_Madd6_lut(1)
    );
  t_ADDERTREE_INTERNAL_Madd6_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => t_ADDERTREE_INTERNAL_Madd6_cy_0_rt_4865,
      O => t_ADDERTREE_INTERNAL_Madd_06
    );
  t_ADDERTREE_INTERNAL_Madd6_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => t_ADDERTREE_INTERNAL_Madd6_lut(0),
      SEL => t_ADDERTREE_INTERNAL_Madd6_cy_0_rt_4865,
      O => t_ADDERTREE_INTERNAL_Madd6_cy(0)
    );
  t_weightDKMult0_Mmult_multRes : X_DSP48A1
    generic map(
      CARRYINSEL => "OPMODE5",
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      MREG => 0,
      PREG => 0,
      OPMODEREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      RSTTYPE => "SYNC",
      DREG => 0,
      B_INPUT => "DIRECT"
    )
    port map (
      CECARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTC => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTCARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CED => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTD => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEOPMODE => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEC => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYOUTF => NLW_t_weightDKMult0_Mmult_multRes_CARRYOUTF_UNCONNECTED,
      RSTOPMODE => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTM => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CLK => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEM => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEP => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYOUT => NLW_t_weightDKMult0_Mmult_multRes_CARRYOUT_UNCONNECTED,
      RSTA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTP => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(17) => t_weightDKMult0_posIn1_7_1_5257,
      B(16) => t_weightDKMult0_posIn1_7_1_5257,
      B(15) => t_weightDKMult0_posIn1_7_1_5257,
      B(14) => t_weightDKMult0_posIn1_7_1_5257,
      B(13) => t_weightDKMult0_posIn1_7_1_5257,
      B(12) => t_weightDKMult0_posIn1_7_1_5257,
      B(11) => t_weightDKMult0_posIn1_7_1_5257,
      B(10) => t_weightDKMult0_posIn1_7_1_5257,
      B(9) => t_weightDKMult0_posIn1_7_1_5257,
      B(8) => t_weightDKMult0_posIn1_7_1_5257,
      B(7) => t_weightDKMult0_posIn1_7_1_5257,
      B(6) => t_weightDKMult0_posIn1(6),
      B(5) => t_weightDKMult0_posIn1(5),
      B(4) => t_weightDKMult0_posIn1(4),
      B(3) => t_weightDKMult0_posIn1(3),
      B(2) => t_weightDKMult0_posIn1(2),
      B(1) => t_weightDKMult0_posIn1(1),
      B(0) => t_deltaKMult_multRes(4),
      BCOUT(17) => NLW_t_weightDKMult0_Mmult_multRes_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_t_weightDKMult0_Mmult_multRes_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_t_weightDKMult0_Mmult_multRes_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_t_weightDKMult0_Mmult_multRes_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_t_weightDKMult0_Mmult_multRes_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_t_weightDKMult0_Mmult_multRes_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_t_weightDKMult0_Mmult_multRes_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_t_weightDKMult0_Mmult_multRes_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_t_weightDKMult0_Mmult_multRes_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_t_weightDKMult0_Mmult_multRes_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_t_weightDKMult0_Mmult_multRes_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_t_weightDKMult0_Mmult_multRes_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_t_weightDKMult0_Mmult_multRes_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_t_weightDKMult0_Mmult_multRes_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_t_weightDKMult0_Mmult_multRes_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_t_weightDKMult0_Mmult_multRes_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_t_weightDKMult0_Mmult_multRes_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_t_weightDKMult0_Mmult_multRes_BCOUT_0_UNCONNECTED,
      PCIN(47) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_47_UNCONNECTED,
      PCIN(46) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_46_UNCONNECTED,
      PCIN(45) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_45_UNCONNECTED,
      PCIN(44) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_44_UNCONNECTED,
      PCIN(43) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_43_UNCONNECTED,
      PCIN(42) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_42_UNCONNECTED,
      PCIN(41) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_41_UNCONNECTED,
      PCIN(40) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_40_UNCONNECTED,
      PCIN(39) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_39_UNCONNECTED,
      PCIN(38) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_38_UNCONNECTED,
      PCIN(37) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_37_UNCONNECTED,
      PCIN(36) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_36_UNCONNECTED,
      PCIN(35) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_35_UNCONNECTED,
      PCIN(34) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_34_UNCONNECTED,
      PCIN(33) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_33_UNCONNECTED,
      PCIN(32) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_32_UNCONNECTED,
      PCIN(31) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_31_UNCONNECTED,
      PCIN(30) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_30_UNCONNECTED,
      PCIN(29) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_29_UNCONNECTED,
      PCIN(28) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_28_UNCONNECTED,
      PCIN(27) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_27_UNCONNECTED,
      PCIN(26) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_26_UNCONNECTED,
      PCIN(25) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_25_UNCONNECTED,
      PCIN(24) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_24_UNCONNECTED,
      PCIN(23) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_23_UNCONNECTED,
      PCIN(22) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_22_UNCONNECTED,
      PCIN(21) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_21_UNCONNECTED,
      PCIN(20) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_20_UNCONNECTED,
      PCIN(19) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_19_UNCONNECTED,
      PCIN(18) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_18_UNCONNECTED,
      PCIN(17) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_17_UNCONNECTED,
      PCIN(16) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_16_UNCONNECTED,
      PCIN(15) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_15_UNCONNECTED,
      PCIN(14) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_14_UNCONNECTED,
      PCIN(13) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_13_UNCONNECTED,
      PCIN(12) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_12_UNCONNECTED,
      PCIN(11) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_11_UNCONNECTED,
      PCIN(10) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_10_UNCONNECTED,
      PCIN(9) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_9_UNCONNECTED,
      PCIN(8) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_8_UNCONNECTED,
      PCIN(7) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_7_UNCONNECTED,
      PCIN(6) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_6_UNCONNECTED,
      PCIN(5) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_5_UNCONNECTED,
      PCIN(4) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_4_UNCONNECTED,
      PCIN(3) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_3_UNCONNECTED,
      PCIN(2) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_2_UNCONNECTED,
      PCIN(1) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_1_UNCONNECTED,
      PCIN(0) => NLW_t_weightDKMult0_Mmult_multRes_PCIN_0_UNCONNECTED,
      C(47) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(46) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(45) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(44) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(43) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(42) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(41) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(40) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(39) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(38) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(37) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(36) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(35) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(34) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(33) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(32) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(31) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(30) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(29) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(28) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(27) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(26) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(25) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(24) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(23) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(22) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(21) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(20) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(19) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(18) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      P(47) => NLW_t_weightDKMult0_Mmult_multRes_P_47_UNCONNECTED,
      P(46) => NLW_t_weightDKMult0_Mmult_multRes_P_46_UNCONNECTED,
      P(45) => NLW_t_weightDKMult0_Mmult_multRes_P_45_UNCONNECTED,
      P(44) => NLW_t_weightDKMult0_Mmult_multRes_P_44_UNCONNECTED,
      P(43) => NLW_t_weightDKMult0_Mmult_multRes_P_43_UNCONNECTED,
      P(42) => NLW_t_weightDKMult0_Mmult_multRes_P_42_UNCONNECTED,
      P(41) => NLW_t_weightDKMult0_Mmult_multRes_P_41_UNCONNECTED,
      P(40) => NLW_t_weightDKMult0_Mmult_multRes_P_40_UNCONNECTED,
      P(39) => NLW_t_weightDKMult0_Mmult_multRes_P_39_UNCONNECTED,
      P(38) => NLW_t_weightDKMult0_Mmult_multRes_P_38_UNCONNECTED,
      P(37) => NLW_t_weightDKMult0_Mmult_multRes_P_37_UNCONNECTED,
      P(36) => NLW_t_weightDKMult0_Mmult_multRes_P_36_UNCONNECTED,
      P(35) => NLW_t_weightDKMult0_Mmult_multRes_P_35_UNCONNECTED,
      P(34) => NLW_t_weightDKMult0_Mmult_multRes_P_34_UNCONNECTED,
      P(33) => NLW_t_weightDKMult0_Mmult_multRes_P_33_UNCONNECTED,
      P(32) => NLW_t_weightDKMult0_Mmult_multRes_P_32_UNCONNECTED,
      P(31) => NLW_t_weightDKMult0_Mmult_multRes_P_31_UNCONNECTED,
      P(30) => NLW_t_weightDKMult0_Mmult_multRes_P_30_UNCONNECTED,
      P(29) => NLW_t_weightDKMult0_Mmult_multRes_P_29_UNCONNECTED,
      P(28) => NLW_t_weightDKMult0_Mmult_multRes_P_28_UNCONNECTED,
      P(27) => NLW_t_weightDKMult0_Mmult_multRes_P_27_UNCONNECTED,
      P(26) => NLW_t_weightDKMult0_Mmult_multRes_P_26_UNCONNECTED,
      P(25) => NLW_t_weightDKMult0_Mmult_multRes_P_25_UNCONNECTED,
      P(24) => NLW_t_weightDKMult0_Mmult_multRes_P_24_UNCONNECTED,
      P(23) => NLW_t_weightDKMult0_Mmult_multRes_P_23_UNCONNECTED,
      P(22) => NLW_t_weightDKMult0_Mmult_multRes_P_22_UNCONNECTED,
      P(21) => NLW_t_weightDKMult0_Mmult_multRes_P_21_UNCONNECTED,
      P(20) => NLW_t_weightDKMult0_Mmult_multRes_P_20_UNCONNECTED,
      P(19) => NLW_t_weightDKMult0_Mmult_multRes_P_19_UNCONNECTED,
      P(18) => NLW_t_weightDKMult0_Mmult_multRes_P_18_UNCONNECTED,
      P(17) => NLW_t_weightDKMult0_Mmult_multRes_P_17_UNCONNECTED,
      P(16) => NLW_t_weightDKMult0_Mmult_multRes_P_16_UNCONNECTED,
      P(15) => NLW_t_weightDKMult0_Mmult_multRes_P_15_UNCONNECTED,
      P(14) => NLW_t_weightDKMult0_Mmult_multRes_P_14_UNCONNECTED,
      P(13) => NLW_t_weightDKMult0_Mmult_multRes_P_13_UNCONNECTED,
      P(12) => NLW_t_weightDKMult0_Mmult_multRes_P_12_UNCONNECTED,
      P(11) => NLW_t_weightDKMult0_Mmult_multRes_P_11_UNCONNECTED,
      P(10) => NLW_t_weightDKMult0_Mmult_multRes_P_10_UNCONNECTED,
      P(9) => NLW_t_weightDKMult0_Mmult_multRes_P_9_UNCONNECTED,
      P(8) => NLW_t_weightDKMult0_Mmult_multRes_P_8_UNCONNECTED,
      P(7) => NLW_t_weightDKMult0_Mmult_multRes_P_7_UNCONNECTED,
      P(6) => NLW_t_weightDKMult0_Mmult_multRes_P_6_UNCONNECTED,
      P(5) => NLW_t_weightDKMult0_Mmult_multRes_P_5_UNCONNECTED,
      P(4) => NLW_t_weightDKMult0_Mmult_multRes_P_4_UNCONNECTED,
      P(3) => NLW_t_weightDKMult0_Mmult_multRes_P_3_UNCONNECTED,
      P(2) => NLW_t_weightDKMult0_Mmult_multRes_P_2_UNCONNECTED,
      P(1) => NLW_t_weightDKMult0_Mmult_multRes_P_1_UNCONNECTED,
      P(0) => NLW_t_weightDKMult0_Mmult_multRes_P_0_UNCONNECTED,
      OPMODE(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(0) => t_weightUpdateMod0_multL_posIn1(3),
      D(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      PCOUT(47) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_47_UNCONNECTED,
      PCOUT(46) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_46_UNCONNECTED,
      PCOUT(45) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_45_UNCONNECTED,
      PCOUT(44) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_44_UNCONNECTED,
      PCOUT(43) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_43_UNCONNECTED,
      PCOUT(42) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_42_UNCONNECTED,
      PCOUT(41) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_41_UNCONNECTED,
      PCOUT(40) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_40_UNCONNECTED,
      PCOUT(39) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_39_UNCONNECTED,
      PCOUT(38) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_38_UNCONNECTED,
      PCOUT(37) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_37_UNCONNECTED,
      PCOUT(36) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_36_UNCONNECTED,
      PCOUT(35) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_35_UNCONNECTED,
      PCOUT(34) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_34_UNCONNECTED,
      PCOUT(33) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_33_UNCONNECTED,
      PCOUT(32) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_32_UNCONNECTED,
      PCOUT(31) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_31_UNCONNECTED,
      PCOUT(30) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_30_UNCONNECTED,
      PCOUT(29) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_29_UNCONNECTED,
      PCOUT(28) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_28_UNCONNECTED,
      PCOUT(27) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_27_UNCONNECTED,
      PCOUT(26) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_26_UNCONNECTED,
      PCOUT(25) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_25_UNCONNECTED,
      PCOUT(24) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_24_UNCONNECTED,
      PCOUT(23) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_23_UNCONNECTED,
      PCOUT(22) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_22_UNCONNECTED,
      PCOUT(21) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_21_UNCONNECTED,
      PCOUT(20) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_20_UNCONNECTED,
      PCOUT(19) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_19_UNCONNECTED,
      PCOUT(18) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_18_UNCONNECTED,
      PCOUT(17) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_17_UNCONNECTED,
      PCOUT(16) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_16_UNCONNECTED,
      PCOUT(15) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_15_UNCONNECTED,
      PCOUT(14) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_14_UNCONNECTED,
      PCOUT(13) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_13_UNCONNECTED,
      PCOUT(12) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_12_UNCONNECTED,
      PCOUT(11) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_11_UNCONNECTED,
      PCOUT(10) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_10_UNCONNECTED,
      PCOUT(9) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_9_UNCONNECTED,
      PCOUT(8) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_8_UNCONNECTED,
      PCOUT(7) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_7_UNCONNECTED,
      PCOUT(6) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_6_UNCONNECTED,
      PCOUT(5) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_5_UNCONNECTED,
      PCOUT(4) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_4_UNCONNECTED,
      PCOUT(3) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_3_UNCONNECTED,
      PCOUT(2) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_2_UNCONNECTED,
      PCOUT(1) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_1_UNCONNECTED,
      PCOUT(0) => NLW_t_weightDKMult0_Mmult_multRes_PCOUT_0_UNCONNECTED,
      A(17) => t_weightDKMult0_posIn2(7),
      A(16) => t_weightDKMult0_posIn2(7),
      A(15) => t_weightDKMult0_posIn2(7),
      A(14) => t_weightDKMult0_posIn2(7),
      A(13) => t_weightDKMult0_posIn2(7),
      A(12) => t_weightDKMult0_posIn2(7),
      A(11) => t_weightDKMult0_posIn2(7),
      A(10) => t_weightDKMult0_posIn2(7),
      A(9) => t_weightDKMult0_posIn2(7),
      A(8) => t_weightDKMult0_posIn2(7),
      A(7) => t_weightDKMult0_posIn2(7),
      A(6) => t_weightDKMult0_posIn2(6),
      A(5) => t_weightDKMult0_posIn2(5),
      A(4) => t_weightDKMult0_posIn2(4),
      A(3) => t_weightDKMult0_posIn2(3),
      A(2) => t_weightDKMult0_posIn2(2),
      A(1) => t_weightDKMult0_posIn2(1),
      A(0) => t_weightIn0(0),
      M(35) => NLW_t_weightDKMult0_Mmult_multRes_M_35_UNCONNECTED,
      M(34) => NLW_t_weightDKMult0_Mmult_multRes_M_34_UNCONNECTED,
      M(33) => NLW_t_weightDKMult0_Mmult_multRes_M_33_UNCONNECTED,
      M(32) => NLW_t_weightDKMult0_Mmult_multRes_M_32_UNCONNECTED,
      M(31) => NLW_t_weightDKMult0_Mmult_multRes_M_31_UNCONNECTED,
      M(30) => NLW_t_weightDKMult0_Mmult_multRes_M_30_UNCONNECTED,
      M(29) => NLW_t_weightDKMult0_Mmult_multRes_M_29_UNCONNECTED,
      M(28) => NLW_t_weightDKMult0_Mmult_multRes_M_28_UNCONNECTED,
      M(27) => NLW_t_weightDKMult0_Mmult_multRes_M_27_UNCONNECTED,
      M(26) => NLW_t_weightDKMult0_Mmult_multRes_M_26_UNCONNECTED,
      M(25) => NLW_t_weightDKMult0_Mmult_multRes_M_25_UNCONNECTED,
      M(24) => NLW_t_weightDKMult0_Mmult_multRes_M_24_UNCONNECTED,
      M(23) => NLW_t_weightDKMult0_Mmult_multRes_M_23_UNCONNECTED,
      M(22) => NLW_t_weightDKMult0_Mmult_multRes_M_22_UNCONNECTED,
      M(21) => NLW_t_weightDKMult0_Mmult_multRes_M_21_UNCONNECTED,
      M(20) => NLW_t_weightDKMult0_Mmult_multRes_M_20_UNCONNECTED,
      M(19) => NLW_t_weightDKMult0_Mmult_multRes_M_19_UNCONNECTED,
      M(18) => NLW_t_weightDKMult0_Mmult_multRes_M_18_UNCONNECTED,
      M(17) => NLW_t_weightDKMult0_Mmult_multRes_M_17_UNCONNECTED,
      M(16) => NLW_t_weightDKMult0_Mmult_multRes_M_16_UNCONNECTED,
      M(15) => NLW_t_weightDKMult0_Mmult_multRes_M_15_UNCONNECTED,
      M(14) => NLW_t_weightDKMult0_Mmult_multRes_M_14_UNCONNECTED,
      M(13) => NLW_t_weightDKMult0_Mmult_multRes_M_13_UNCONNECTED,
      M(12) => NLW_t_weightDKMult0_Mmult_multRes_M_12_UNCONNECTED,
      M(11) => t_weightDKMult0_multRes(11),
      M(10) => t_weightDKMult0_multRes(10),
      M(9) => t_weightDKMult0_multRes(9),
      M(8) => t_weightDKMult0_multRes(8),
      M(7) => t_weightDKMult0_multRes(7),
      M(6) => t_weightDKMult0_multRes(6),
      M(5) => t_weightDKMult0_multRes(5),
      M(4) => weightDeltaKOutNode_0_Q,
      M(3) => NLW_t_weightDKMult0_Mmult_multRes_M_3_UNCONNECTED,
      M(2) => NLW_t_weightDKMult0_Mmult_multRes_M_2_UNCONNECTED,
      M(1) => NLW_t_weightDKMult0_Mmult_multRes_M_1_UNCONNECTED,
      M(0) => NLW_t_weightDKMult0_Mmult_multRes_M_0_UNCONNECTED,
      BCIN(17) => NLW_t_weightDKMult0_Mmult_multRes_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_t_weightDKMult0_Mmult_multRes_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_t_weightDKMult0_Mmult_multRes_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_t_weightDKMult0_Mmult_multRes_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_t_weightDKMult0_Mmult_multRes_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_t_weightDKMult0_Mmult_multRes_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_t_weightDKMult0_Mmult_multRes_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_t_weightDKMult0_Mmult_multRes_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_t_weightDKMult0_Mmult_multRes_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_t_weightDKMult0_Mmult_multRes_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_t_weightDKMult0_Mmult_multRes_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_t_weightDKMult0_Mmult_multRes_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_t_weightDKMult0_Mmult_multRes_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_t_weightDKMult0_Mmult_multRes_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_t_weightDKMult0_Mmult_multRes_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_t_weightDKMult0_Mmult_multRes_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_t_weightDKMult0_Mmult_multRes_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_t_weightDKMult0_Mmult_multRes_BCIN_0_UNCONNECTED
    );
  t_weightDKMult1_Mmult_multRes : X_DSP48A1
    generic map(
      CARRYINSEL => "OPMODE5",
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      MREG => 0,
      PREG => 0,
      OPMODEREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      RSTTYPE => "SYNC",
      DREG => 0,
      B_INPUT => "DIRECT"
    )
    port map (
      CECARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTC => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTCARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CED => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTD => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEOPMODE => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEC => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYOUTF => NLW_t_weightDKMult1_Mmult_multRes_CARRYOUTF_UNCONNECTED,
      RSTOPMODE => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTM => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CLK => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEM => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEP => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYOUT => NLW_t_weightDKMult1_Mmult_multRes_CARRYOUT_UNCONNECTED,
      RSTA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTP => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(17) => t_weightDKMult0_posIn1_7_1_5257,
      B(16) => t_weightDKMult0_posIn1_7_1_5257,
      B(15) => t_weightDKMult0_posIn1_7_1_5257,
      B(14) => t_weightDKMult0_posIn1_7_1_5257,
      B(13) => t_weightDKMult0_posIn1_7_1_5257,
      B(12) => t_weightDKMult0_posIn1(7),
      B(11) => t_weightDKMult0_posIn1(7),
      B(10) => t_weightDKMult0_posIn1(7),
      B(9) => t_weightDKMult0_posIn1(7),
      B(8) => t_weightDKMult0_posIn1(7),
      B(7) => t_weightDKMult0_posIn1(7),
      B(6) => t_weightDKMult0_posIn1(6),
      B(5) => t_weightDKMult0_posIn1(5),
      B(4) => t_weightDKMult0_posIn1(4),
      B(3) => t_weightDKMult0_posIn1(3),
      B(2) => t_weightDKMult0_posIn1(2),
      B(1) => t_weightDKMult0_posIn1(1),
      B(0) => t_deltaKMult_multRes(4),
      BCOUT(17) => NLW_t_weightDKMult1_Mmult_multRes_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_t_weightDKMult1_Mmult_multRes_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_t_weightDKMult1_Mmult_multRes_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_t_weightDKMult1_Mmult_multRes_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_t_weightDKMult1_Mmult_multRes_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_t_weightDKMult1_Mmult_multRes_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_t_weightDKMult1_Mmult_multRes_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_t_weightDKMult1_Mmult_multRes_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_t_weightDKMult1_Mmult_multRes_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_t_weightDKMult1_Mmult_multRes_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_t_weightDKMult1_Mmult_multRes_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_t_weightDKMult1_Mmult_multRes_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_t_weightDKMult1_Mmult_multRes_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_t_weightDKMult1_Mmult_multRes_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_t_weightDKMult1_Mmult_multRes_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_t_weightDKMult1_Mmult_multRes_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_t_weightDKMult1_Mmult_multRes_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_t_weightDKMult1_Mmult_multRes_BCOUT_0_UNCONNECTED,
      PCIN(47) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_47_UNCONNECTED,
      PCIN(46) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_46_UNCONNECTED,
      PCIN(45) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_45_UNCONNECTED,
      PCIN(44) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_44_UNCONNECTED,
      PCIN(43) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_43_UNCONNECTED,
      PCIN(42) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_42_UNCONNECTED,
      PCIN(41) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_41_UNCONNECTED,
      PCIN(40) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_40_UNCONNECTED,
      PCIN(39) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_39_UNCONNECTED,
      PCIN(38) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_38_UNCONNECTED,
      PCIN(37) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_37_UNCONNECTED,
      PCIN(36) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_36_UNCONNECTED,
      PCIN(35) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_35_UNCONNECTED,
      PCIN(34) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_34_UNCONNECTED,
      PCIN(33) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_33_UNCONNECTED,
      PCIN(32) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_32_UNCONNECTED,
      PCIN(31) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_31_UNCONNECTED,
      PCIN(30) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_30_UNCONNECTED,
      PCIN(29) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_29_UNCONNECTED,
      PCIN(28) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_28_UNCONNECTED,
      PCIN(27) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_27_UNCONNECTED,
      PCIN(26) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_26_UNCONNECTED,
      PCIN(25) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_25_UNCONNECTED,
      PCIN(24) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_24_UNCONNECTED,
      PCIN(23) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_23_UNCONNECTED,
      PCIN(22) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_22_UNCONNECTED,
      PCIN(21) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_21_UNCONNECTED,
      PCIN(20) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_20_UNCONNECTED,
      PCIN(19) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_19_UNCONNECTED,
      PCIN(18) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_18_UNCONNECTED,
      PCIN(17) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_17_UNCONNECTED,
      PCIN(16) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_16_UNCONNECTED,
      PCIN(15) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_15_UNCONNECTED,
      PCIN(14) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_14_UNCONNECTED,
      PCIN(13) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_13_UNCONNECTED,
      PCIN(12) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_12_UNCONNECTED,
      PCIN(11) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_11_UNCONNECTED,
      PCIN(10) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_10_UNCONNECTED,
      PCIN(9) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_9_UNCONNECTED,
      PCIN(8) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_8_UNCONNECTED,
      PCIN(7) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_7_UNCONNECTED,
      PCIN(6) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_6_UNCONNECTED,
      PCIN(5) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_5_UNCONNECTED,
      PCIN(4) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_4_UNCONNECTED,
      PCIN(3) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_3_UNCONNECTED,
      PCIN(2) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_2_UNCONNECTED,
      PCIN(1) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_1_UNCONNECTED,
      PCIN(0) => NLW_t_weightDKMult1_Mmult_multRes_PCIN_0_UNCONNECTED,
      C(47) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(46) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(45) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(44) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(43) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(42) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(41) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(40) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(39) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(38) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(37) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(36) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(35) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(34) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(33) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(32) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(31) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(30) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(29) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(28) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(27) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(26) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(25) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(24) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(23) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(22) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(21) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(20) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(19) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(18) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      P(47) => NLW_t_weightDKMult1_Mmult_multRes_P_47_UNCONNECTED,
      P(46) => NLW_t_weightDKMult1_Mmult_multRes_P_46_UNCONNECTED,
      P(45) => NLW_t_weightDKMult1_Mmult_multRes_P_45_UNCONNECTED,
      P(44) => NLW_t_weightDKMult1_Mmult_multRes_P_44_UNCONNECTED,
      P(43) => NLW_t_weightDKMult1_Mmult_multRes_P_43_UNCONNECTED,
      P(42) => NLW_t_weightDKMult1_Mmult_multRes_P_42_UNCONNECTED,
      P(41) => NLW_t_weightDKMult1_Mmult_multRes_P_41_UNCONNECTED,
      P(40) => NLW_t_weightDKMult1_Mmult_multRes_P_40_UNCONNECTED,
      P(39) => NLW_t_weightDKMult1_Mmult_multRes_P_39_UNCONNECTED,
      P(38) => NLW_t_weightDKMult1_Mmult_multRes_P_38_UNCONNECTED,
      P(37) => NLW_t_weightDKMult1_Mmult_multRes_P_37_UNCONNECTED,
      P(36) => NLW_t_weightDKMult1_Mmult_multRes_P_36_UNCONNECTED,
      P(35) => NLW_t_weightDKMult1_Mmult_multRes_P_35_UNCONNECTED,
      P(34) => NLW_t_weightDKMult1_Mmult_multRes_P_34_UNCONNECTED,
      P(33) => NLW_t_weightDKMult1_Mmult_multRes_P_33_UNCONNECTED,
      P(32) => NLW_t_weightDKMult1_Mmult_multRes_P_32_UNCONNECTED,
      P(31) => NLW_t_weightDKMult1_Mmult_multRes_P_31_UNCONNECTED,
      P(30) => NLW_t_weightDKMult1_Mmult_multRes_P_30_UNCONNECTED,
      P(29) => NLW_t_weightDKMult1_Mmult_multRes_P_29_UNCONNECTED,
      P(28) => NLW_t_weightDKMult1_Mmult_multRes_P_28_UNCONNECTED,
      P(27) => NLW_t_weightDKMult1_Mmult_multRes_P_27_UNCONNECTED,
      P(26) => NLW_t_weightDKMult1_Mmult_multRes_P_26_UNCONNECTED,
      P(25) => NLW_t_weightDKMult1_Mmult_multRes_P_25_UNCONNECTED,
      P(24) => NLW_t_weightDKMult1_Mmult_multRes_P_24_UNCONNECTED,
      P(23) => NLW_t_weightDKMult1_Mmult_multRes_P_23_UNCONNECTED,
      P(22) => NLW_t_weightDKMult1_Mmult_multRes_P_22_UNCONNECTED,
      P(21) => NLW_t_weightDKMult1_Mmult_multRes_P_21_UNCONNECTED,
      P(20) => NLW_t_weightDKMult1_Mmult_multRes_P_20_UNCONNECTED,
      P(19) => NLW_t_weightDKMult1_Mmult_multRes_P_19_UNCONNECTED,
      P(18) => NLW_t_weightDKMult1_Mmult_multRes_P_18_UNCONNECTED,
      P(17) => NLW_t_weightDKMult1_Mmult_multRes_P_17_UNCONNECTED,
      P(16) => NLW_t_weightDKMult1_Mmult_multRes_P_16_UNCONNECTED,
      P(15) => NLW_t_weightDKMult1_Mmult_multRes_P_15_UNCONNECTED,
      P(14) => NLW_t_weightDKMult1_Mmult_multRes_P_14_UNCONNECTED,
      P(13) => NLW_t_weightDKMult1_Mmult_multRes_P_13_UNCONNECTED,
      P(12) => NLW_t_weightDKMult1_Mmult_multRes_P_12_UNCONNECTED,
      P(11) => NLW_t_weightDKMult1_Mmult_multRes_P_11_UNCONNECTED,
      P(10) => NLW_t_weightDKMult1_Mmult_multRes_P_10_UNCONNECTED,
      P(9) => NLW_t_weightDKMult1_Mmult_multRes_P_9_UNCONNECTED,
      P(8) => NLW_t_weightDKMult1_Mmult_multRes_P_8_UNCONNECTED,
      P(7) => NLW_t_weightDKMult1_Mmult_multRes_P_7_UNCONNECTED,
      P(6) => NLW_t_weightDKMult1_Mmult_multRes_P_6_UNCONNECTED,
      P(5) => NLW_t_weightDKMult1_Mmult_multRes_P_5_UNCONNECTED,
      P(4) => NLW_t_weightDKMult1_Mmult_multRes_P_4_UNCONNECTED,
      P(3) => NLW_t_weightDKMult1_Mmult_multRes_P_3_UNCONNECTED,
      P(2) => NLW_t_weightDKMult1_Mmult_multRes_P_2_UNCONNECTED,
      P(1) => NLW_t_weightDKMult1_Mmult_multRes_P_1_UNCONNECTED,
      P(0) => NLW_t_weightDKMult1_Mmult_multRes_P_0_UNCONNECTED,
      OPMODE(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(0) => t_weightUpdateMod0_multL_posIn1(3),
      D(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      PCOUT(47) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_47_UNCONNECTED,
      PCOUT(46) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_46_UNCONNECTED,
      PCOUT(45) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_45_UNCONNECTED,
      PCOUT(44) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_44_UNCONNECTED,
      PCOUT(43) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_43_UNCONNECTED,
      PCOUT(42) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_42_UNCONNECTED,
      PCOUT(41) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_41_UNCONNECTED,
      PCOUT(40) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_40_UNCONNECTED,
      PCOUT(39) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_39_UNCONNECTED,
      PCOUT(38) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_38_UNCONNECTED,
      PCOUT(37) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_37_UNCONNECTED,
      PCOUT(36) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_36_UNCONNECTED,
      PCOUT(35) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_35_UNCONNECTED,
      PCOUT(34) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_34_UNCONNECTED,
      PCOUT(33) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_33_UNCONNECTED,
      PCOUT(32) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_32_UNCONNECTED,
      PCOUT(31) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_31_UNCONNECTED,
      PCOUT(30) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_30_UNCONNECTED,
      PCOUT(29) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_29_UNCONNECTED,
      PCOUT(28) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_28_UNCONNECTED,
      PCOUT(27) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_27_UNCONNECTED,
      PCOUT(26) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_26_UNCONNECTED,
      PCOUT(25) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_25_UNCONNECTED,
      PCOUT(24) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_24_UNCONNECTED,
      PCOUT(23) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_23_UNCONNECTED,
      PCOUT(22) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_22_UNCONNECTED,
      PCOUT(21) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_21_UNCONNECTED,
      PCOUT(20) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_20_UNCONNECTED,
      PCOUT(19) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_19_UNCONNECTED,
      PCOUT(18) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_18_UNCONNECTED,
      PCOUT(17) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_17_UNCONNECTED,
      PCOUT(16) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_16_UNCONNECTED,
      PCOUT(15) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_15_UNCONNECTED,
      PCOUT(14) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_14_UNCONNECTED,
      PCOUT(13) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_13_UNCONNECTED,
      PCOUT(12) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_12_UNCONNECTED,
      PCOUT(11) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_11_UNCONNECTED,
      PCOUT(10) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_10_UNCONNECTED,
      PCOUT(9) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_9_UNCONNECTED,
      PCOUT(8) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_8_UNCONNECTED,
      PCOUT(7) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_7_UNCONNECTED,
      PCOUT(6) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_6_UNCONNECTED,
      PCOUT(5) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_5_UNCONNECTED,
      PCOUT(4) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_4_UNCONNECTED,
      PCOUT(3) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_3_UNCONNECTED,
      PCOUT(2) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_2_UNCONNECTED,
      PCOUT(1) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_1_UNCONNECTED,
      PCOUT(0) => NLW_t_weightDKMult1_Mmult_multRes_PCOUT_0_UNCONNECTED,
      A(17) => t_weightDKMult1_posIn2(7),
      A(16) => t_weightDKMult1_posIn2(7),
      A(15) => t_weightDKMult1_posIn2(7),
      A(14) => t_weightDKMult1_posIn2(7),
      A(13) => t_weightDKMult1_posIn2(7),
      A(12) => t_weightDKMult1_posIn2(7),
      A(11) => t_weightDKMult1_posIn2(7),
      A(10) => t_weightDKMult1_posIn2(7),
      A(9) => t_weightDKMult1_posIn2(7),
      A(8) => t_weightDKMult1_posIn2(7),
      A(7) => t_weightDKMult1_posIn2(7),
      A(6) => t_weightDKMult1_posIn2(6),
      A(5) => t_weightDKMult1_posIn2(5),
      A(4) => t_weightDKMult1_posIn2(4),
      A(3) => t_weightDKMult1_posIn2(3),
      A(2) => t_weightDKMult1_posIn2(2),
      A(1) => t_weightDKMult1_posIn2(1),
      A(0) => t_weightIn1(0),
      M(35) => NLW_t_weightDKMult1_Mmult_multRes_M_35_UNCONNECTED,
      M(34) => NLW_t_weightDKMult1_Mmult_multRes_M_34_UNCONNECTED,
      M(33) => NLW_t_weightDKMult1_Mmult_multRes_M_33_UNCONNECTED,
      M(32) => NLW_t_weightDKMult1_Mmult_multRes_M_32_UNCONNECTED,
      M(31) => NLW_t_weightDKMult1_Mmult_multRes_M_31_UNCONNECTED,
      M(30) => NLW_t_weightDKMult1_Mmult_multRes_M_30_UNCONNECTED,
      M(29) => NLW_t_weightDKMult1_Mmult_multRes_M_29_UNCONNECTED,
      M(28) => NLW_t_weightDKMult1_Mmult_multRes_M_28_UNCONNECTED,
      M(27) => NLW_t_weightDKMult1_Mmult_multRes_M_27_UNCONNECTED,
      M(26) => NLW_t_weightDKMult1_Mmult_multRes_M_26_UNCONNECTED,
      M(25) => NLW_t_weightDKMult1_Mmult_multRes_M_25_UNCONNECTED,
      M(24) => NLW_t_weightDKMult1_Mmult_multRes_M_24_UNCONNECTED,
      M(23) => NLW_t_weightDKMult1_Mmult_multRes_M_23_UNCONNECTED,
      M(22) => NLW_t_weightDKMult1_Mmult_multRes_M_22_UNCONNECTED,
      M(21) => NLW_t_weightDKMult1_Mmult_multRes_M_21_UNCONNECTED,
      M(20) => NLW_t_weightDKMult1_Mmult_multRes_M_20_UNCONNECTED,
      M(19) => NLW_t_weightDKMult1_Mmult_multRes_M_19_UNCONNECTED,
      M(18) => NLW_t_weightDKMult1_Mmult_multRes_M_18_UNCONNECTED,
      M(17) => NLW_t_weightDKMult1_Mmult_multRes_M_17_UNCONNECTED,
      M(16) => NLW_t_weightDKMult1_Mmult_multRes_M_16_UNCONNECTED,
      M(15) => NLW_t_weightDKMult1_Mmult_multRes_M_15_UNCONNECTED,
      M(14) => NLW_t_weightDKMult1_Mmult_multRes_M_14_UNCONNECTED,
      M(13) => NLW_t_weightDKMult1_Mmult_multRes_M_13_UNCONNECTED,
      M(12) => NLW_t_weightDKMult1_Mmult_multRes_M_12_UNCONNECTED,
      M(11) => t_weightDKMult1_multRes(11),
      M(10) => t_weightDKMult1_multRes(10),
      M(9) => t_weightDKMult1_multRes(9),
      M(8) => t_weightDKMult1_multRes(8),
      M(7) => t_weightDKMult1_multRes(7),
      M(6) => t_weightDKMult1_multRes(6),
      M(5) => t_weightDKMult1_multRes(5),
      M(4) => weightDeltaKOutNode_8_Q,
      M(3) => NLW_t_weightDKMult1_Mmult_multRes_M_3_UNCONNECTED,
      M(2) => NLW_t_weightDKMult1_Mmult_multRes_M_2_UNCONNECTED,
      M(1) => NLW_t_weightDKMult1_Mmult_multRes_M_1_UNCONNECTED,
      M(0) => NLW_t_weightDKMult1_Mmult_multRes_M_0_UNCONNECTED,
      BCIN(17) => NLW_t_weightDKMult1_Mmult_multRes_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_t_weightDKMult1_Mmult_multRes_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_t_weightDKMult1_Mmult_multRes_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_t_weightDKMult1_Mmult_multRes_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_t_weightDKMult1_Mmult_multRes_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_t_weightDKMult1_Mmult_multRes_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_t_weightDKMult1_Mmult_multRes_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_t_weightDKMult1_Mmult_multRes_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_t_weightDKMult1_Mmult_multRes_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_t_weightDKMult1_Mmult_multRes_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_t_weightDKMult1_Mmult_multRes_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_t_weightDKMult1_Mmult_multRes_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_t_weightDKMult1_Mmult_multRes_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_t_weightDKMult1_Mmult_multRes_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_t_weightDKMult1_Mmult_multRes_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_t_weightDKMult1_Mmult_multRes_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_t_weightDKMult1_Mmult_multRes_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_t_weightDKMult1_Mmult_multRes_BCIN_0_UNCONNECTED
    );
  t_weightDKMult2_Mmult_multRes : X_DSP48A1
    generic map(
      CARRYINSEL => "OPMODE5",
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      MREG => 0,
      PREG => 0,
      OPMODEREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      RSTTYPE => "SYNC",
      DREG => 0,
      B_INPUT => "DIRECT"
    )
    port map (
      CECARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTC => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTCARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CED => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTD => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEOPMODE => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEC => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYOUTF => NLW_t_weightDKMult2_Mmult_multRes_CARRYOUTF_UNCONNECTED,
      RSTOPMODE => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTM => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CLK => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEM => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEP => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYOUT => NLW_t_weightDKMult2_Mmult_multRes_CARRYOUT_UNCONNECTED,
      RSTA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTP => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(17) => t_weightDKMult0_posIn1(7),
      B(16) => t_weightDKMult0_posIn1(7),
      B(15) => t_weightDKMult0_posIn1(7),
      B(14) => t_weightDKMult0_posIn1(7),
      B(13) => t_weightDKMult0_posIn1(7),
      B(12) => t_weightDKMult0_posIn1(7),
      B(11) => t_weightDKMult0_posIn1(7),
      B(10) => t_weightDKMult0_posIn1(7),
      B(9) => t_weightDKMult0_posIn1(7),
      B(8) => t_weightDKMult0_posIn1(7),
      B(7) => t_weightDKMult0_posIn1(7),
      B(6) => t_weightDKMult0_posIn1(6),
      B(5) => t_weightDKMult0_posIn1(5),
      B(4) => t_weightDKMult0_posIn1(4),
      B(3) => t_weightDKMult0_posIn1(3),
      B(2) => t_weightDKMult0_posIn1(2),
      B(1) => t_weightDKMult0_posIn1(1),
      B(0) => t_deltaKMult_multRes(4),
      BCOUT(17) => NLW_t_weightDKMult2_Mmult_multRes_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_t_weightDKMult2_Mmult_multRes_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_t_weightDKMult2_Mmult_multRes_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_t_weightDKMult2_Mmult_multRes_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_t_weightDKMult2_Mmult_multRes_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_t_weightDKMult2_Mmult_multRes_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_t_weightDKMult2_Mmult_multRes_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_t_weightDKMult2_Mmult_multRes_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_t_weightDKMult2_Mmult_multRes_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_t_weightDKMult2_Mmult_multRes_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_t_weightDKMult2_Mmult_multRes_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_t_weightDKMult2_Mmult_multRes_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_t_weightDKMult2_Mmult_multRes_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_t_weightDKMult2_Mmult_multRes_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_t_weightDKMult2_Mmult_multRes_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_t_weightDKMult2_Mmult_multRes_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_t_weightDKMult2_Mmult_multRes_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_t_weightDKMult2_Mmult_multRes_BCOUT_0_UNCONNECTED,
      PCIN(47) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_47_UNCONNECTED,
      PCIN(46) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_46_UNCONNECTED,
      PCIN(45) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_45_UNCONNECTED,
      PCIN(44) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_44_UNCONNECTED,
      PCIN(43) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_43_UNCONNECTED,
      PCIN(42) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_42_UNCONNECTED,
      PCIN(41) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_41_UNCONNECTED,
      PCIN(40) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_40_UNCONNECTED,
      PCIN(39) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_39_UNCONNECTED,
      PCIN(38) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_38_UNCONNECTED,
      PCIN(37) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_37_UNCONNECTED,
      PCIN(36) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_36_UNCONNECTED,
      PCIN(35) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_35_UNCONNECTED,
      PCIN(34) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_34_UNCONNECTED,
      PCIN(33) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_33_UNCONNECTED,
      PCIN(32) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_32_UNCONNECTED,
      PCIN(31) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_31_UNCONNECTED,
      PCIN(30) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_30_UNCONNECTED,
      PCIN(29) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_29_UNCONNECTED,
      PCIN(28) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_28_UNCONNECTED,
      PCIN(27) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_27_UNCONNECTED,
      PCIN(26) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_26_UNCONNECTED,
      PCIN(25) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_25_UNCONNECTED,
      PCIN(24) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_24_UNCONNECTED,
      PCIN(23) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_23_UNCONNECTED,
      PCIN(22) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_22_UNCONNECTED,
      PCIN(21) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_21_UNCONNECTED,
      PCIN(20) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_20_UNCONNECTED,
      PCIN(19) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_19_UNCONNECTED,
      PCIN(18) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_18_UNCONNECTED,
      PCIN(17) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_17_UNCONNECTED,
      PCIN(16) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_16_UNCONNECTED,
      PCIN(15) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_15_UNCONNECTED,
      PCIN(14) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_14_UNCONNECTED,
      PCIN(13) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_13_UNCONNECTED,
      PCIN(12) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_12_UNCONNECTED,
      PCIN(11) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_11_UNCONNECTED,
      PCIN(10) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_10_UNCONNECTED,
      PCIN(9) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_9_UNCONNECTED,
      PCIN(8) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_8_UNCONNECTED,
      PCIN(7) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_7_UNCONNECTED,
      PCIN(6) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_6_UNCONNECTED,
      PCIN(5) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_5_UNCONNECTED,
      PCIN(4) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_4_UNCONNECTED,
      PCIN(3) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_3_UNCONNECTED,
      PCIN(2) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_2_UNCONNECTED,
      PCIN(1) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_1_UNCONNECTED,
      PCIN(0) => NLW_t_weightDKMult2_Mmult_multRes_PCIN_0_UNCONNECTED,
      C(47) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(46) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(45) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(44) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(43) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(42) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(41) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(40) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(39) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(38) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(37) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(36) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(35) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(34) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(33) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(32) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(31) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(30) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(29) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(28) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(27) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(26) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(25) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(24) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(23) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(22) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(21) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(20) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(19) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(18) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      P(47) => NLW_t_weightDKMult2_Mmult_multRes_P_47_UNCONNECTED,
      P(46) => NLW_t_weightDKMult2_Mmult_multRes_P_46_UNCONNECTED,
      P(45) => NLW_t_weightDKMult2_Mmult_multRes_P_45_UNCONNECTED,
      P(44) => NLW_t_weightDKMult2_Mmult_multRes_P_44_UNCONNECTED,
      P(43) => NLW_t_weightDKMult2_Mmult_multRes_P_43_UNCONNECTED,
      P(42) => NLW_t_weightDKMult2_Mmult_multRes_P_42_UNCONNECTED,
      P(41) => NLW_t_weightDKMult2_Mmult_multRes_P_41_UNCONNECTED,
      P(40) => NLW_t_weightDKMult2_Mmult_multRes_P_40_UNCONNECTED,
      P(39) => NLW_t_weightDKMult2_Mmult_multRes_P_39_UNCONNECTED,
      P(38) => NLW_t_weightDKMult2_Mmult_multRes_P_38_UNCONNECTED,
      P(37) => NLW_t_weightDKMult2_Mmult_multRes_P_37_UNCONNECTED,
      P(36) => NLW_t_weightDKMult2_Mmult_multRes_P_36_UNCONNECTED,
      P(35) => NLW_t_weightDKMult2_Mmult_multRes_P_35_UNCONNECTED,
      P(34) => NLW_t_weightDKMult2_Mmult_multRes_P_34_UNCONNECTED,
      P(33) => NLW_t_weightDKMult2_Mmult_multRes_P_33_UNCONNECTED,
      P(32) => NLW_t_weightDKMult2_Mmult_multRes_P_32_UNCONNECTED,
      P(31) => NLW_t_weightDKMult2_Mmult_multRes_P_31_UNCONNECTED,
      P(30) => NLW_t_weightDKMult2_Mmult_multRes_P_30_UNCONNECTED,
      P(29) => NLW_t_weightDKMult2_Mmult_multRes_P_29_UNCONNECTED,
      P(28) => NLW_t_weightDKMult2_Mmult_multRes_P_28_UNCONNECTED,
      P(27) => NLW_t_weightDKMult2_Mmult_multRes_P_27_UNCONNECTED,
      P(26) => NLW_t_weightDKMult2_Mmult_multRes_P_26_UNCONNECTED,
      P(25) => NLW_t_weightDKMult2_Mmult_multRes_P_25_UNCONNECTED,
      P(24) => NLW_t_weightDKMult2_Mmult_multRes_P_24_UNCONNECTED,
      P(23) => NLW_t_weightDKMult2_Mmult_multRes_P_23_UNCONNECTED,
      P(22) => NLW_t_weightDKMult2_Mmult_multRes_P_22_UNCONNECTED,
      P(21) => NLW_t_weightDKMult2_Mmult_multRes_P_21_UNCONNECTED,
      P(20) => NLW_t_weightDKMult2_Mmult_multRes_P_20_UNCONNECTED,
      P(19) => NLW_t_weightDKMult2_Mmult_multRes_P_19_UNCONNECTED,
      P(18) => NLW_t_weightDKMult2_Mmult_multRes_P_18_UNCONNECTED,
      P(17) => NLW_t_weightDKMult2_Mmult_multRes_P_17_UNCONNECTED,
      P(16) => NLW_t_weightDKMult2_Mmult_multRes_P_16_UNCONNECTED,
      P(15) => NLW_t_weightDKMult2_Mmult_multRes_P_15_UNCONNECTED,
      P(14) => NLW_t_weightDKMult2_Mmult_multRes_P_14_UNCONNECTED,
      P(13) => NLW_t_weightDKMult2_Mmult_multRes_P_13_UNCONNECTED,
      P(12) => NLW_t_weightDKMult2_Mmult_multRes_P_12_UNCONNECTED,
      P(11) => NLW_t_weightDKMult2_Mmult_multRes_P_11_UNCONNECTED,
      P(10) => NLW_t_weightDKMult2_Mmult_multRes_P_10_UNCONNECTED,
      P(9) => NLW_t_weightDKMult2_Mmult_multRes_P_9_UNCONNECTED,
      P(8) => NLW_t_weightDKMult2_Mmult_multRes_P_8_UNCONNECTED,
      P(7) => NLW_t_weightDKMult2_Mmult_multRes_P_7_UNCONNECTED,
      P(6) => NLW_t_weightDKMult2_Mmult_multRes_P_6_UNCONNECTED,
      P(5) => NLW_t_weightDKMult2_Mmult_multRes_P_5_UNCONNECTED,
      P(4) => NLW_t_weightDKMult2_Mmult_multRes_P_4_UNCONNECTED,
      P(3) => NLW_t_weightDKMult2_Mmult_multRes_P_3_UNCONNECTED,
      P(2) => NLW_t_weightDKMult2_Mmult_multRes_P_2_UNCONNECTED,
      P(1) => NLW_t_weightDKMult2_Mmult_multRes_P_1_UNCONNECTED,
      P(0) => NLW_t_weightDKMult2_Mmult_multRes_P_0_UNCONNECTED,
      OPMODE(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(0) => t_weightUpdateMod0_multL_posIn1(3),
      D(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      PCOUT(47) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_47_UNCONNECTED,
      PCOUT(46) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_46_UNCONNECTED,
      PCOUT(45) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_45_UNCONNECTED,
      PCOUT(44) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_44_UNCONNECTED,
      PCOUT(43) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_43_UNCONNECTED,
      PCOUT(42) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_42_UNCONNECTED,
      PCOUT(41) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_41_UNCONNECTED,
      PCOUT(40) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_40_UNCONNECTED,
      PCOUT(39) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_39_UNCONNECTED,
      PCOUT(38) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_38_UNCONNECTED,
      PCOUT(37) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_37_UNCONNECTED,
      PCOUT(36) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_36_UNCONNECTED,
      PCOUT(35) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_35_UNCONNECTED,
      PCOUT(34) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_34_UNCONNECTED,
      PCOUT(33) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_33_UNCONNECTED,
      PCOUT(32) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_32_UNCONNECTED,
      PCOUT(31) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_31_UNCONNECTED,
      PCOUT(30) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_30_UNCONNECTED,
      PCOUT(29) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_29_UNCONNECTED,
      PCOUT(28) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_28_UNCONNECTED,
      PCOUT(27) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_27_UNCONNECTED,
      PCOUT(26) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_26_UNCONNECTED,
      PCOUT(25) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_25_UNCONNECTED,
      PCOUT(24) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_24_UNCONNECTED,
      PCOUT(23) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_23_UNCONNECTED,
      PCOUT(22) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_22_UNCONNECTED,
      PCOUT(21) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_21_UNCONNECTED,
      PCOUT(20) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_20_UNCONNECTED,
      PCOUT(19) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_19_UNCONNECTED,
      PCOUT(18) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_18_UNCONNECTED,
      PCOUT(17) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_17_UNCONNECTED,
      PCOUT(16) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_16_UNCONNECTED,
      PCOUT(15) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_15_UNCONNECTED,
      PCOUT(14) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_14_UNCONNECTED,
      PCOUT(13) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_13_UNCONNECTED,
      PCOUT(12) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_12_UNCONNECTED,
      PCOUT(11) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_11_UNCONNECTED,
      PCOUT(10) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_10_UNCONNECTED,
      PCOUT(9) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_9_UNCONNECTED,
      PCOUT(8) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_8_UNCONNECTED,
      PCOUT(7) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_7_UNCONNECTED,
      PCOUT(6) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_6_UNCONNECTED,
      PCOUT(5) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_5_UNCONNECTED,
      PCOUT(4) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_4_UNCONNECTED,
      PCOUT(3) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_3_UNCONNECTED,
      PCOUT(2) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_2_UNCONNECTED,
      PCOUT(1) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_1_UNCONNECTED,
      PCOUT(0) => NLW_t_weightDKMult2_Mmult_multRes_PCOUT_0_UNCONNECTED,
      A(17) => t_weightDKMult2_posIn2(7),
      A(16) => t_weightDKMult2_posIn2(7),
      A(15) => t_weightDKMult2_posIn2(7),
      A(14) => t_weightDKMult2_posIn2(7),
      A(13) => t_weightDKMult2_posIn2(7),
      A(12) => t_weightDKMult2_posIn2(7),
      A(11) => t_weightDKMult2_posIn2(7),
      A(10) => t_weightDKMult2_posIn2(7),
      A(9) => t_weightDKMult2_posIn2(7),
      A(8) => t_weightDKMult2_posIn2(7),
      A(7) => t_weightDKMult2_posIn2(7),
      A(6) => t_weightDKMult2_posIn2(6),
      A(5) => t_weightDKMult2_posIn2(5),
      A(4) => t_weightDKMult2_posIn2(4),
      A(3) => t_weightDKMult2_posIn2(3),
      A(2) => t_weightDKMult2_posIn2(2),
      A(1) => t_weightDKMult2_posIn2(1),
      A(0) => t_weightIn2(0),
      M(35) => NLW_t_weightDKMult2_Mmult_multRes_M_35_UNCONNECTED,
      M(34) => NLW_t_weightDKMult2_Mmult_multRes_M_34_UNCONNECTED,
      M(33) => NLW_t_weightDKMult2_Mmult_multRes_M_33_UNCONNECTED,
      M(32) => NLW_t_weightDKMult2_Mmult_multRes_M_32_UNCONNECTED,
      M(31) => NLW_t_weightDKMult2_Mmult_multRes_M_31_UNCONNECTED,
      M(30) => NLW_t_weightDKMult2_Mmult_multRes_M_30_UNCONNECTED,
      M(29) => NLW_t_weightDKMult2_Mmult_multRes_M_29_UNCONNECTED,
      M(28) => NLW_t_weightDKMult2_Mmult_multRes_M_28_UNCONNECTED,
      M(27) => NLW_t_weightDKMult2_Mmult_multRes_M_27_UNCONNECTED,
      M(26) => NLW_t_weightDKMult2_Mmult_multRes_M_26_UNCONNECTED,
      M(25) => NLW_t_weightDKMult2_Mmult_multRes_M_25_UNCONNECTED,
      M(24) => NLW_t_weightDKMult2_Mmult_multRes_M_24_UNCONNECTED,
      M(23) => NLW_t_weightDKMult2_Mmult_multRes_M_23_UNCONNECTED,
      M(22) => NLW_t_weightDKMult2_Mmult_multRes_M_22_UNCONNECTED,
      M(21) => NLW_t_weightDKMult2_Mmult_multRes_M_21_UNCONNECTED,
      M(20) => NLW_t_weightDKMult2_Mmult_multRes_M_20_UNCONNECTED,
      M(19) => NLW_t_weightDKMult2_Mmult_multRes_M_19_UNCONNECTED,
      M(18) => NLW_t_weightDKMult2_Mmult_multRes_M_18_UNCONNECTED,
      M(17) => NLW_t_weightDKMult2_Mmult_multRes_M_17_UNCONNECTED,
      M(16) => NLW_t_weightDKMult2_Mmult_multRes_M_16_UNCONNECTED,
      M(15) => NLW_t_weightDKMult2_Mmult_multRes_M_15_UNCONNECTED,
      M(14) => NLW_t_weightDKMult2_Mmult_multRes_M_14_UNCONNECTED,
      M(13) => NLW_t_weightDKMult2_Mmult_multRes_M_13_UNCONNECTED,
      M(12) => NLW_t_weightDKMult2_Mmult_multRes_M_12_UNCONNECTED,
      M(11) => t_weightDKMult2_multRes(11),
      M(10) => t_weightDKMult2_multRes(10),
      M(9) => t_weightDKMult2_multRes(9),
      M(8) => t_weightDKMult2_multRes(8),
      M(7) => t_weightDKMult2_multRes(7),
      M(6) => t_weightDKMult2_multRes(6),
      M(5) => t_weightDKMult2_multRes(5),
      M(4) => weightDeltaKOutNode_16_Q,
      M(3) => NLW_t_weightDKMult2_Mmult_multRes_M_3_UNCONNECTED,
      M(2) => NLW_t_weightDKMult2_Mmult_multRes_M_2_UNCONNECTED,
      M(1) => NLW_t_weightDKMult2_Mmult_multRes_M_1_UNCONNECTED,
      M(0) => NLW_t_weightDKMult2_Mmult_multRes_M_0_UNCONNECTED,
      BCIN(17) => NLW_t_weightDKMult2_Mmult_multRes_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_t_weightDKMult2_Mmult_multRes_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_t_weightDKMult2_Mmult_multRes_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_t_weightDKMult2_Mmult_multRes_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_t_weightDKMult2_Mmult_multRes_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_t_weightDKMult2_Mmult_multRes_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_t_weightDKMult2_Mmult_multRes_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_t_weightDKMult2_Mmult_multRes_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_t_weightDKMult2_Mmult_multRes_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_t_weightDKMult2_Mmult_multRes_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_t_weightDKMult2_Mmult_multRes_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_t_weightDKMult2_Mmult_multRes_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_t_weightDKMult2_Mmult_multRes_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_t_weightDKMult2_Mmult_multRes_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_t_weightDKMult2_Mmult_multRes_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_t_weightDKMult2_Mmult_multRes_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_t_weightDKMult2_Mmult_multRes_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_t_weightDKMult2_Mmult_multRes_BCIN_0_UNCONNECTED
    );
  t_deltaKMult_Mmult_multRes : X_DSP48A1
    generic map(
      CARRYINSEL => "OPMODE5",
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      MREG => 0,
      PREG => 0,
      OPMODEREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      RSTTYPE => "SYNC",
      DREG => 0,
      B_INPUT => "DIRECT"
    )
    port map (
      CECARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTC => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTCARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CED => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTD => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEOPMODE => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEC => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYOUTF => NLW_t_deltaKMult_Mmult_multRes_CARRYOUTF_UNCONNECTED,
      RSTOPMODE => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTM => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CLK => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEM => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEP => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYOUT => NLW_t_deltaKMult_Mmult_multRes_CARRYOUT_UNCONNECTED,
      RSTA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTP => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(4) => t_deltaKMult_posIn1(4),
      B(3) => t_deltaKMult_posIn1(3),
      B(2) => t_deltaKMult_posIn1(2),
      B(1) => t_deltaKMult_posIn1(1),
      B(0) => t_deltaKMult_posIn1(0),
      BCOUT(17) => NLW_t_deltaKMult_Mmult_multRes_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_t_deltaKMult_Mmult_multRes_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_t_deltaKMult_Mmult_multRes_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_t_deltaKMult_Mmult_multRes_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_t_deltaKMult_Mmult_multRes_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_t_deltaKMult_Mmult_multRes_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_t_deltaKMult_Mmult_multRes_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_t_deltaKMult_Mmult_multRes_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_t_deltaKMult_Mmult_multRes_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_t_deltaKMult_Mmult_multRes_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_t_deltaKMult_Mmult_multRes_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_t_deltaKMult_Mmult_multRes_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_t_deltaKMult_Mmult_multRes_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_t_deltaKMult_Mmult_multRes_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_t_deltaKMult_Mmult_multRes_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_t_deltaKMult_Mmult_multRes_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_t_deltaKMult_Mmult_multRes_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_t_deltaKMult_Mmult_multRes_BCOUT_0_UNCONNECTED,
      PCIN(47) => NLW_t_deltaKMult_Mmult_multRes_PCIN_47_UNCONNECTED,
      PCIN(46) => NLW_t_deltaKMult_Mmult_multRes_PCIN_46_UNCONNECTED,
      PCIN(45) => NLW_t_deltaKMult_Mmult_multRes_PCIN_45_UNCONNECTED,
      PCIN(44) => NLW_t_deltaKMult_Mmult_multRes_PCIN_44_UNCONNECTED,
      PCIN(43) => NLW_t_deltaKMult_Mmult_multRes_PCIN_43_UNCONNECTED,
      PCIN(42) => NLW_t_deltaKMult_Mmult_multRes_PCIN_42_UNCONNECTED,
      PCIN(41) => NLW_t_deltaKMult_Mmult_multRes_PCIN_41_UNCONNECTED,
      PCIN(40) => NLW_t_deltaKMult_Mmult_multRes_PCIN_40_UNCONNECTED,
      PCIN(39) => NLW_t_deltaKMult_Mmult_multRes_PCIN_39_UNCONNECTED,
      PCIN(38) => NLW_t_deltaKMult_Mmult_multRes_PCIN_38_UNCONNECTED,
      PCIN(37) => NLW_t_deltaKMult_Mmult_multRes_PCIN_37_UNCONNECTED,
      PCIN(36) => NLW_t_deltaKMult_Mmult_multRes_PCIN_36_UNCONNECTED,
      PCIN(35) => NLW_t_deltaKMult_Mmult_multRes_PCIN_35_UNCONNECTED,
      PCIN(34) => NLW_t_deltaKMult_Mmult_multRes_PCIN_34_UNCONNECTED,
      PCIN(33) => NLW_t_deltaKMult_Mmult_multRes_PCIN_33_UNCONNECTED,
      PCIN(32) => NLW_t_deltaKMult_Mmult_multRes_PCIN_32_UNCONNECTED,
      PCIN(31) => NLW_t_deltaKMult_Mmult_multRes_PCIN_31_UNCONNECTED,
      PCIN(30) => NLW_t_deltaKMult_Mmult_multRes_PCIN_30_UNCONNECTED,
      PCIN(29) => NLW_t_deltaKMult_Mmult_multRes_PCIN_29_UNCONNECTED,
      PCIN(28) => NLW_t_deltaKMult_Mmult_multRes_PCIN_28_UNCONNECTED,
      PCIN(27) => NLW_t_deltaKMult_Mmult_multRes_PCIN_27_UNCONNECTED,
      PCIN(26) => NLW_t_deltaKMult_Mmult_multRes_PCIN_26_UNCONNECTED,
      PCIN(25) => NLW_t_deltaKMult_Mmult_multRes_PCIN_25_UNCONNECTED,
      PCIN(24) => NLW_t_deltaKMult_Mmult_multRes_PCIN_24_UNCONNECTED,
      PCIN(23) => NLW_t_deltaKMult_Mmult_multRes_PCIN_23_UNCONNECTED,
      PCIN(22) => NLW_t_deltaKMult_Mmult_multRes_PCIN_22_UNCONNECTED,
      PCIN(21) => NLW_t_deltaKMult_Mmult_multRes_PCIN_21_UNCONNECTED,
      PCIN(20) => NLW_t_deltaKMult_Mmult_multRes_PCIN_20_UNCONNECTED,
      PCIN(19) => NLW_t_deltaKMult_Mmult_multRes_PCIN_19_UNCONNECTED,
      PCIN(18) => NLW_t_deltaKMult_Mmult_multRes_PCIN_18_UNCONNECTED,
      PCIN(17) => NLW_t_deltaKMult_Mmult_multRes_PCIN_17_UNCONNECTED,
      PCIN(16) => NLW_t_deltaKMult_Mmult_multRes_PCIN_16_UNCONNECTED,
      PCIN(15) => NLW_t_deltaKMult_Mmult_multRes_PCIN_15_UNCONNECTED,
      PCIN(14) => NLW_t_deltaKMult_Mmult_multRes_PCIN_14_UNCONNECTED,
      PCIN(13) => NLW_t_deltaKMult_Mmult_multRes_PCIN_13_UNCONNECTED,
      PCIN(12) => NLW_t_deltaKMult_Mmult_multRes_PCIN_12_UNCONNECTED,
      PCIN(11) => NLW_t_deltaKMult_Mmult_multRes_PCIN_11_UNCONNECTED,
      PCIN(10) => NLW_t_deltaKMult_Mmult_multRes_PCIN_10_UNCONNECTED,
      PCIN(9) => NLW_t_deltaKMult_Mmult_multRes_PCIN_9_UNCONNECTED,
      PCIN(8) => NLW_t_deltaKMult_Mmult_multRes_PCIN_8_UNCONNECTED,
      PCIN(7) => NLW_t_deltaKMult_Mmult_multRes_PCIN_7_UNCONNECTED,
      PCIN(6) => NLW_t_deltaKMult_Mmult_multRes_PCIN_6_UNCONNECTED,
      PCIN(5) => NLW_t_deltaKMult_Mmult_multRes_PCIN_5_UNCONNECTED,
      PCIN(4) => NLW_t_deltaKMult_Mmult_multRes_PCIN_4_UNCONNECTED,
      PCIN(3) => NLW_t_deltaKMult_Mmult_multRes_PCIN_3_UNCONNECTED,
      PCIN(2) => NLW_t_deltaKMult_Mmult_multRes_PCIN_2_UNCONNECTED,
      PCIN(1) => NLW_t_deltaKMult_Mmult_multRes_PCIN_1_UNCONNECTED,
      PCIN(0) => NLW_t_deltaKMult_Mmult_multRes_PCIN_0_UNCONNECTED,
      C(47) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(46) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(45) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(44) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(43) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(42) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(41) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(40) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(39) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(38) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(37) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(36) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(35) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(34) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(33) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(32) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(31) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(30) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(29) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(28) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(27) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(26) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(25) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(24) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(23) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(22) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(21) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(20) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(19) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(18) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      P(47) => NLW_t_deltaKMult_Mmult_multRes_P_47_UNCONNECTED,
      P(46) => NLW_t_deltaKMult_Mmult_multRes_P_46_UNCONNECTED,
      P(45) => NLW_t_deltaKMult_Mmult_multRes_P_45_UNCONNECTED,
      P(44) => NLW_t_deltaKMult_Mmult_multRes_P_44_UNCONNECTED,
      P(43) => NLW_t_deltaKMult_Mmult_multRes_P_43_UNCONNECTED,
      P(42) => NLW_t_deltaKMult_Mmult_multRes_P_42_UNCONNECTED,
      P(41) => NLW_t_deltaKMult_Mmult_multRes_P_41_UNCONNECTED,
      P(40) => NLW_t_deltaKMult_Mmult_multRes_P_40_UNCONNECTED,
      P(39) => NLW_t_deltaKMult_Mmult_multRes_P_39_UNCONNECTED,
      P(38) => NLW_t_deltaKMult_Mmult_multRes_P_38_UNCONNECTED,
      P(37) => NLW_t_deltaKMult_Mmult_multRes_P_37_UNCONNECTED,
      P(36) => NLW_t_deltaKMult_Mmult_multRes_P_36_UNCONNECTED,
      P(35) => NLW_t_deltaKMult_Mmult_multRes_P_35_UNCONNECTED,
      P(34) => NLW_t_deltaKMult_Mmult_multRes_P_34_UNCONNECTED,
      P(33) => NLW_t_deltaKMult_Mmult_multRes_P_33_UNCONNECTED,
      P(32) => NLW_t_deltaKMult_Mmult_multRes_P_32_UNCONNECTED,
      P(31) => NLW_t_deltaKMult_Mmult_multRes_P_31_UNCONNECTED,
      P(30) => NLW_t_deltaKMult_Mmult_multRes_P_30_UNCONNECTED,
      P(29) => NLW_t_deltaKMult_Mmult_multRes_P_29_UNCONNECTED,
      P(28) => NLW_t_deltaKMult_Mmult_multRes_P_28_UNCONNECTED,
      P(27) => NLW_t_deltaKMult_Mmult_multRes_P_27_UNCONNECTED,
      P(26) => NLW_t_deltaKMult_Mmult_multRes_P_26_UNCONNECTED,
      P(25) => NLW_t_deltaKMult_Mmult_multRes_P_25_UNCONNECTED,
      P(24) => NLW_t_deltaKMult_Mmult_multRes_P_24_UNCONNECTED,
      P(23) => NLW_t_deltaKMult_Mmult_multRes_P_23_UNCONNECTED,
      P(22) => NLW_t_deltaKMult_Mmult_multRes_P_22_UNCONNECTED,
      P(21) => NLW_t_deltaKMult_Mmult_multRes_P_21_UNCONNECTED,
      P(20) => NLW_t_deltaKMult_Mmult_multRes_P_20_UNCONNECTED,
      P(19) => NLW_t_deltaKMult_Mmult_multRes_P_19_UNCONNECTED,
      P(18) => NLW_t_deltaKMult_Mmult_multRes_P_18_UNCONNECTED,
      P(17) => NLW_t_deltaKMult_Mmult_multRes_P_17_UNCONNECTED,
      P(16) => NLW_t_deltaKMult_Mmult_multRes_P_16_UNCONNECTED,
      P(15) => NLW_t_deltaKMult_Mmult_multRes_P_15_UNCONNECTED,
      P(14) => NLW_t_deltaKMult_Mmult_multRes_P_14_UNCONNECTED,
      P(13) => NLW_t_deltaKMult_Mmult_multRes_P_13_UNCONNECTED,
      P(12) => NLW_t_deltaKMult_Mmult_multRes_P_12_UNCONNECTED,
      P(11) => NLW_t_deltaKMult_Mmult_multRes_P_11_UNCONNECTED,
      P(10) => NLW_t_deltaKMult_Mmult_multRes_P_10_UNCONNECTED,
      P(9) => NLW_t_deltaKMult_Mmult_multRes_P_9_UNCONNECTED,
      P(8) => NLW_t_deltaKMult_Mmult_multRes_P_8_UNCONNECTED,
      P(7) => NLW_t_deltaKMult_Mmult_multRes_P_7_UNCONNECTED,
      P(6) => NLW_t_deltaKMult_Mmult_multRes_P_6_UNCONNECTED,
      P(5) => NLW_t_deltaKMult_Mmult_multRes_P_5_UNCONNECTED,
      P(4) => NLW_t_deltaKMult_Mmult_multRes_P_4_UNCONNECTED,
      P(3) => NLW_t_deltaKMult_Mmult_multRes_P_3_UNCONNECTED,
      P(2) => NLW_t_deltaKMult_Mmult_multRes_P_2_UNCONNECTED,
      P(1) => NLW_t_deltaKMult_Mmult_multRes_P_1_UNCONNECTED,
      P(0) => NLW_t_deltaKMult_Mmult_multRes_P_0_UNCONNECTED,
      OPMODE(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(0) => t_weightUpdateMod0_multL_posIn1(3),
      D(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      PCOUT(47) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_47_UNCONNECTED,
      PCOUT(46) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_46_UNCONNECTED,
      PCOUT(45) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_45_UNCONNECTED,
      PCOUT(44) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_44_UNCONNECTED,
      PCOUT(43) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_43_UNCONNECTED,
      PCOUT(42) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_42_UNCONNECTED,
      PCOUT(41) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_41_UNCONNECTED,
      PCOUT(40) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_40_UNCONNECTED,
      PCOUT(39) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_39_UNCONNECTED,
      PCOUT(38) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_38_UNCONNECTED,
      PCOUT(37) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_37_UNCONNECTED,
      PCOUT(36) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_36_UNCONNECTED,
      PCOUT(35) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_35_UNCONNECTED,
      PCOUT(34) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_34_UNCONNECTED,
      PCOUT(33) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_33_UNCONNECTED,
      PCOUT(32) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_32_UNCONNECTED,
      PCOUT(31) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_31_UNCONNECTED,
      PCOUT(30) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_30_UNCONNECTED,
      PCOUT(29) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_29_UNCONNECTED,
      PCOUT(28) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_28_UNCONNECTED,
      PCOUT(27) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_27_UNCONNECTED,
      PCOUT(26) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_26_UNCONNECTED,
      PCOUT(25) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_25_UNCONNECTED,
      PCOUT(24) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_24_UNCONNECTED,
      PCOUT(23) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_23_UNCONNECTED,
      PCOUT(22) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_22_UNCONNECTED,
      PCOUT(21) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_21_UNCONNECTED,
      PCOUT(20) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_20_UNCONNECTED,
      PCOUT(19) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_19_UNCONNECTED,
      PCOUT(18) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_18_UNCONNECTED,
      PCOUT(17) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_17_UNCONNECTED,
      PCOUT(16) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_16_UNCONNECTED,
      PCOUT(15) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_15_UNCONNECTED,
      PCOUT(14) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_14_UNCONNECTED,
      PCOUT(13) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_13_UNCONNECTED,
      PCOUT(12) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_12_UNCONNECTED,
      PCOUT(11) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_11_UNCONNECTED,
      PCOUT(10) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_10_UNCONNECTED,
      PCOUT(9) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_9_UNCONNECTED,
      PCOUT(8) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_8_UNCONNECTED,
      PCOUT(7) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_7_UNCONNECTED,
      PCOUT(6) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_6_UNCONNECTED,
      PCOUT(5) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_5_UNCONNECTED,
      PCOUT(4) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_4_UNCONNECTED,
      PCOUT(3) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_3_UNCONNECTED,
      PCOUT(2) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_2_UNCONNECTED,
      PCOUT(1) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_1_UNCONNECTED,
      PCOUT(0) => NLW_t_deltaKMult_Mmult_multRes_PCOUT_0_UNCONNECTED,
      A(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(6) => t_deltaKMult_posIn2(6),
      A(5) => t_deltaKMult_posIn2(5),
      A(4) => t_deltaKMult_posIn2(4),
      A(3) => t_deltaKMult_posIn2(3),
      A(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      M(35) => NLW_t_deltaKMult_Mmult_multRes_M_35_UNCONNECTED,
      M(34) => NLW_t_deltaKMult_Mmult_multRes_M_34_UNCONNECTED,
      M(33) => NLW_t_deltaKMult_Mmult_multRes_M_33_UNCONNECTED,
      M(32) => NLW_t_deltaKMult_Mmult_multRes_M_32_UNCONNECTED,
      M(31) => NLW_t_deltaKMult_Mmult_multRes_M_31_UNCONNECTED,
      M(30) => NLW_t_deltaKMult_Mmult_multRes_M_30_UNCONNECTED,
      M(29) => NLW_t_deltaKMult_Mmult_multRes_M_29_UNCONNECTED,
      M(28) => NLW_t_deltaKMult_Mmult_multRes_M_28_UNCONNECTED,
      M(27) => NLW_t_deltaKMult_Mmult_multRes_M_27_UNCONNECTED,
      M(26) => NLW_t_deltaKMult_Mmult_multRes_M_26_UNCONNECTED,
      M(25) => NLW_t_deltaKMult_Mmult_multRes_M_25_UNCONNECTED,
      M(24) => NLW_t_deltaKMult_Mmult_multRes_M_24_UNCONNECTED,
      M(23) => NLW_t_deltaKMult_Mmult_multRes_M_23_UNCONNECTED,
      M(22) => NLW_t_deltaKMult_Mmult_multRes_M_22_UNCONNECTED,
      M(21) => NLW_t_deltaKMult_Mmult_multRes_M_21_UNCONNECTED,
      M(20) => NLW_t_deltaKMult_Mmult_multRes_M_20_UNCONNECTED,
      M(19) => NLW_t_deltaKMult_Mmult_multRes_M_19_UNCONNECTED,
      M(18) => NLW_t_deltaKMult_Mmult_multRes_M_18_UNCONNECTED,
      M(17) => NLW_t_deltaKMult_Mmult_multRes_M_17_UNCONNECTED,
      M(16) => NLW_t_deltaKMult_Mmult_multRes_M_16_UNCONNECTED,
      M(15) => NLW_t_deltaKMult_Mmult_multRes_M_15_UNCONNECTED,
      M(14) => NLW_t_deltaKMult_Mmult_multRes_M_14_UNCONNECTED,
      M(13) => NLW_t_deltaKMult_Mmult_multRes_M_13_UNCONNECTED,
      M(12) => NLW_t_deltaKMult_Mmult_multRes_M_12_UNCONNECTED,
      M(11) => t_deltaKMult_multRes(11),
      M(10) => t_deltaKMult_multRes(10),
      M(9) => t_deltaKMult_multRes(9),
      M(8) => t_deltaKMult_multRes(8),
      M(7) => t_deltaKMult_multRes(7),
      M(6) => t_deltaKMult_multRes(6),
      M(5) => t_deltaKMult_multRes(5),
      M(4) => t_deltaKMult_multRes(4),
      M(3) => NLW_t_deltaKMult_Mmult_multRes_M_3_UNCONNECTED,
      M(2) => NLW_t_deltaKMult_Mmult_multRes_M_2_UNCONNECTED,
      M(1) => NLW_t_deltaKMult_Mmult_multRes_M_1_UNCONNECTED,
      M(0) => NLW_t_deltaKMult_Mmult_multRes_M_0_UNCONNECTED,
      BCIN(17) => NLW_t_deltaKMult_Mmult_multRes_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_t_deltaKMult_Mmult_multRes_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_t_deltaKMult_Mmult_multRes_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_t_deltaKMult_Mmult_multRes_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_t_deltaKMult_Mmult_multRes_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_t_deltaKMult_Mmult_multRes_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_t_deltaKMult_Mmult_multRes_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_t_deltaKMult_Mmult_multRes_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_t_deltaKMult_Mmult_multRes_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_t_deltaKMult_Mmult_multRes_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_t_deltaKMult_Mmult_multRes_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_t_deltaKMult_Mmult_multRes_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_t_deltaKMult_Mmult_multRes_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_t_deltaKMult_Mmult_multRes_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_t_deltaKMult_Mmult_multRes_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_t_deltaKMult_Mmult_multRes_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_t_deltaKMult_Mmult_multRes_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_t_deltaKMult_Mmult_multRes_BCIN_0_UNCONNECTED
    );
  t_ADDERTREE_INTERNAL_Madd57 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight6_ADDERTREE_INTERNAL_Madd_73,
      ADR1 => t_weight7_ADDERTREE_INTERNAL_Madd_73,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_73,
      O => NLW_t_ADDERTREE_INTERNAL_Madd57_O_UNCONNECTED
    );
  t_ADDERTREE_INTERNAL_Madd5_xor_0_6 : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd5_cy_0_6,
      I1 => t_ADDERTREE_INTERNAL_Madd5_lut_0_7_112,
      O => t_ADDERTREE_INTERNAL_Madd_75
    );
  t_ADDERTREE_INTERNAL_Madd5_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight6_ADDERTREE_INTERNAL_Madd_73,
      ADR1 => t_weight7_ADDERTREE_INTERNAL_Madd_73,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_73,
      ADR3 => t_ADDERTREE_INTERNAL_Madd56_113,
      O => t_ADDERTREE_INTERNAL_Madd5_lut_0_7_112
    );
  t_ADDERTREE_INTERNAL_Madd56 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight6_ADDERTREE_INTERNAL_Madd_63,
      ADR1 => t_weight7_ADDERTREE_INTERNAL_Madd_63,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_63,
      O => t_ADDERTREE_INTERNAL_Madd56_113
    );
  t_ADDERTREE_INTERNAL_Madd5_xor_0_5 : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd5_cy_0_5_117,
      I1 => t_ADDERTREE_INTERNAL_Madd5_lut_0_6_115,
      O => t_ADDERTREE_INTERNAL_Madd_65
    );
  t_ADDERTREE_INTERNAL_Madd5_cy_0_5 : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd5_cy_0_5_117,
      IA => t_ADDERTREE_INTERNAL_Madd55_116,
      SEL => t_ADDERTREE_INTERNAL_Madd5_lut_0_6_115,
      O => t_ADDERTREE_INTERNAL_Madd5_cy_0_6
    );
  t_ADDERTREE_INTERNAL_Madd5_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight6_ADDERTREE_INTERNAL_Madd_63,
      ADR1 => t_weight7_ADDERTREE_INTERNAL_Madd_63,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_63,
      ADR3 => t_ADDERTREE_INTERNAL_Madd55_116,
      O => t_ADDERTREE_INTERNAL_Madd5_lut_0_6_115
    );
  t_ADDERTREE_INTERNAL_Madd55 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight6_ADDERTREE_INTERNAL_Madd_53,
      ADR1 => t_weight7_ADDERTREE_INTERNAL_Madd_53,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_53,
      O => t_ADDERTREE_INTERNAL_Madd55_116
    );
  t_ADDERTREE_INTERNAL_Madd5_xor_0_4 : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd5_cy_0_4_120,
      I1 => t_ADDERTREE_INTERNAL_Madd5_lut_0_5_118,
      O => t_ADDERTREE_INTERNAL_Madd_55
    );
  t_ADDERTREE_INTERNAL_Madd5_cy_0_4 : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd5_cy_0_4_120,
      IA => t_ADDERTREE_INTERNAL_Madd54_119,
      SEL => t_ADDERTREE_INTERNAL_Madd5_lut_0_5_118,
      O => t_ADDERTREE_INTERNAL_Madd5_cy_0_5_117
    );
  t_ADDERTREE_INTERNAL_Madd5_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight6_ADDERTREE_INTERNAL_Madd_53,
      ADR1 => t_weight7_ADDERTREE_INTERNAL_Madd_53,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_53,
      ADR3 => t_ADDERTREE_INTERNAL_Madd54_119,
      O => t_ADDERTREE_INTERNAL_Madd5_lut_0_5_118
    );
  t_ADDERTREE_INTERNAL_Madd54 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight6_ADDERTREE_INTERNAL_Madd_43,
      ADR1 => t_weight7_ADDERTREE_INTERNAL_Madd_43,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_43,
      O => t_ADDERTREE_INTERNAL_Madd54_119
    );
  t_ADDERTREE_INTERNAL_Madd5_xor_0_3 : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd5_cy_0_3_123,
      I1 => t_ADDERTREE_INTERNAL_Madd5_lut_0_4_121,
      O => t_ADDERTREE_INTERNAL_Madd_45
    );
  t_ADDERTREE_INTERNAL_Madd5_cy_0_3 : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd5_cy_0_3_123,
      IA => t_ADDERTREE_INTERNAL_Madd53_122,
      SEL => t_ADDERTREE_INTERNAL_Madd5_lut_0_4_121,
      O => t_ADDERTREE_INTERNAL_Madd5_cy_0_4_120
    );
  t_ADDERTREE_INTERNAL_Madd5_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight6_ADDERTREE_INTERNAL_Madd_43,
      ADR1 => t_weight7_ADDERTREE_INTERNAL_Madd_43,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_43,
      ADR3 => t_ADDERTREE_INTERNAL_Madd53_122,
      O => t_ADDERTREE_INTERNAL_Madd5_lut_0_4_121
    );
  t_ADDERTREE_INTERNAL_Madd53 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight6_ADDERTREE_INTERNAL_Madd_33,
      ADR1 => t_weight7_ADDERTREE_INTERNAL_Madd_33,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_33,
      O => t_ADDERTREE_INTERNAL_Madd53_122
    );
  t_ADDERTREE_INTERNAL_Madd5_xor_0_2 : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd5_cy_0_2_126,
      I1 => t_ADDERTREE_INTERNAL_Madd5_lut_0_3_124,
      O => t_ADDERTREE_INTERNAL_Madd_35
    );
  t_ADDERTREE_INTERNAL_Madd5_cy_0_2 : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd5_cy_0_2_126,
      IA => t_ADDERTREE_INTERNAL_Madd52_125,
      SEL => t_ADDERTREE_INTERNAL_Madd5_lut_0_3_124,
      O => t_ADDERTREE_INTERNAL_Madd5_cy_0_3_123
    );
  t_ADDERTREE_INTERNAL_Madd5_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight6_ADDERTREE_INTERNAL_Madd_33,
      ADR1 => t_weight7_ADDERTREE_INTERNAL_Madd_33,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_33,
      ADR3 => t_ADDERTREE_INTERNAL_Madd52_125,
      O => t_ADDERTREE_INTERNAL_Madd5_lut_0_3_124
    );
  t_ADDERTREE_INTERNAL_Madd52 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight6_ADDERTREE_INTERNAL_Madd_23,
      ADR1 => t_weight7_ADDERTREE_INTERNAL_Madd_23,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_23,
      O => t_ADDERTREE_INTERNAL_Madd52_125
    );
  t_ADDERTREE_INTERNAL_Madd5_xor_0_1 : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd5_cy_0_1_129,
      I1 => t_ADDERTREE_INTERNAL_Madd5_lut_0_2_127,
      O => t_ADDERTREE_INTERNAL_Madd_25
    );
  t_ADDERTREE_INTERNAL_Madd5_cy_0_1 : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd5_cy_0_1_129,
      IA => t_ADDERTREE_INTERNAL_Madd51_128,
      SEL => t_ADDERTREE_INTERNAL_Madd5_lut_0_2_127,
      O => t_ADDERTREE_INTERNAL_Madd5_cy_0_2_126
    );
  t_ADDERTREE_INTERNAL_Madd5_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight6_ADDERTREE_INTERNAL_Madd_23,
      ADR1 => t_weight7_ADDERTREE_INTERNAL_Madd_23,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => t_ADDERTREE_INTERNAL_Madd51_128,
      O => t_ADDERTREE_INTERNAL_Madd5_lut_0_2_127
    );
  t_ADDERTREE_INTERNAL_Madd51 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight6_ADDERTREE_INTERNAL_Madd_13,
      ADR1 => t_weight7_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_13,
      O => t_ADDERTREE_INTERNAL_Madd51_128
    );
  t_ADDERTREE_INTERNAL_Madd5_xor_0_0 : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd5_cy(0),
      I1 => t_ADDERTREE_INTERNAL_Madd5_lut_0_1_130,
      O => t_ADDERTREE_INTERNAL_Madd_15
    );
  t_ADDERTREE_INTERNAL_Madd5_cy_0_0 : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd5_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_ADDERTREE_INTERNAL_Madd5_lut_0_1_130,
      O => t_ADDERTREE_INTERNAL_Madd5_cy_0_1_129
    );
  t_ADDERTREE_INTERNAL_Madd5_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight6_ADDERTREE_INTERNAL_Madd_13,
      ADR1 => t_weight7_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_13,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_ADDERTREE_INTERNAL_Madd5_lut_0_1_130
    );
  t_ADDERTREE_INTERNAL_Madd5_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_ADDERTREE_INTERNAL_Madd5_cy(0)
    );
  t_ADDERTREE_INTERNAL_Madd27 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weightOut2(7),
      ADR1 => t_weight3_ADDERTREE_INTERNAL_Madd_73,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_7,
      O => NLW_t_ADDERTREE_INTERNAL_Madd27_O_UNCONNECTED
    );
  t_ADDERTREE_INTERNAL_Madd2_xor_0_6 : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd2_cy_0_6,
      I1 => t_ADDERTREE_INTERNAL_Madd2_lut_0_7_132,
      O => t_ADDERTREE_INTERNAL_Madd_72
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weightOut2(7),
      ADR1 => t_weight3_ADDERTREE_INTERNAL_Madd_73,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_7,
      ADR3 => t_ADDERTREE_INTERNAL_Madd26_133,
      O => t_ADDERTREE_INTERNAL_Madd2_lut_0_7_132
    );
  t_ADDERTREE_INTERNAL_Madd26 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weightOut2(6),
      ADR1 => t_weight3_ADDERTREE_INTERNAL_Madd_63,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_6,
      O => t_ADDERTREE_INTERNAL_Madd26_133
    );
  t_ADDERTREE_INTERNAL_Madd2_xor_0_5 : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd2_cy_0_5_137,
      I1 => t_ADDERTREE_INTERNAL_Madd2_lut_0_6_135,
      O => t_ADDERTREE_INTERNAL_Madd_62
    );
  t_ADDERTREE_INTERNAL_Madd2_cy_0_5 : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd2_cy_0_5_137,
      IA => t_ADDERTREE_INTERNAL_Madd25_136,
      SEL => t_ADDERTREE_INTERNAL_Madd2_lut_0_6_135,
      O => t_ADDERTREE_INTERNAL_Madd2_cy_0_6
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weightOut2(6),
      ADR1 => t_weight3_ADDERTREE_INTERNAL_Madd_63,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_6,
      ADR3 => t_ADDERTREE_INTERNAL_Madd25_136,
      O => t_ADDERTREE_INTERNAL_Madd2_lut_0_6_135
    );
  t_ADDERTREE_INTERNAL_Madd25 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weightOut2(5),
      ADR1 => t_weight3_ADDERTREE_INTERNAL_Madd_53,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_5,
      O => t_ADDERTREE_INTERNAL_Madd25_136
    );
  t_ADDERTREE_INTERNAL_Madd2_xor_0_4 : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd2_cy_0_4_140,
      I1 => t_ADDERTREE_INTERNAL_Madd2_lut_0_5_138,
      O => t_ADDERTREE_INTERNAL_Madd_52
    );
  t_ADDERTREE_INTERNAL_Madd2_cy_0_4 : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd2_cy_0_4_140,
      IA => t_ADDERTREE_INTERNAL_Madd24_139,
      SEL => t_ADDERTREE_INTERNAL_Madd2_lut_0_5_138,
      O => t_ADDERTREE_INTERNAL_Madd2_cy_0_5_137
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weightOut2(5),
      ADR1 => t_weight3_ADDERTREE_INTERNAL_Madd_53,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_5,
      ADR3 => t_ADDERTREE_INTERNAL_Madd24_139,
      O => t_ADDERTREE_INTERNAL_Madd2_lut_0_5_138
    );
  t_ADDERTREE_INTERNAL_Madd24 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weightOut2(4),
      ADR1 => t_weight3_ADDERTREE_INTERNAL_Madd_43,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_4,
      O => t_ADDERTREE_INTERNAL_Madd24_139
    );
  t_ADDERTREE_INTERNAL_Madd2_xor_0_3 : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd2_cy_0_3_143,
      I1 => t_ADDERTREE_INTERNAL_Madd2_lut_0_4_141,
      O => t_ADDERTREE_INTERNAL_Madd_42
    );
  t_ADDERTREE_INTERNAL_Madd2_cy_0_3 : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd2_cy_0_3_143,
      IA => t_ADDERTREE_INTERNAL_Madd23_142,
      SEL => t_ADDERTREE_INTERNAL_Madd2_lut_0_4_141,
      O => t_ADDERTREE_INTERNAL_Madd2_cy_0_4_140
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weightOut2(4),
      ADR1 => t_weight3_ADDERTREE_INTERNAL_Madd_43,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_4,
      ADR3 => t_ADDERTREE_INTERNAL_Madd23_142,
      O => t_ADDERTREE_INTERNAL_Madd2_lut_0_4_141
    );
  t_ADDERTREE_INTERNAL_Madd23 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weightOut2(3),
      ADR1 => t_weight3_ADDERTREE_INTERNAL_Madd_33,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_3,
      O => t_ADDERTREE_INTERNAL_Madd23_142
    );
  t_ADDERTREE_INTERNAL_Madd2_xor_0_2 : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd2_cy_0_2_146,
      I1 => t_ADDERTREE_INTERNAL_Madd2_lut_0_3_144,
      O => t_ADDERTREE_INTERNAL_Madd_32
    );
  t_ADDERTREE_INTERNAL_Madd2_cy_0_2 : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd2_cy_0_2_146,
      IA => t_ADDERTREE_INTERNAL_Madd22_145,
      SEL => t_ADDERTREE_INTERNAL_Madd2_lut_0_3_144,
      O => t_ADDERTREE_INTERNAL_Madd2_cy_0_3_143
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weightOut2(3),
      ADR1 => t_weight3_ADDERTREE_INTERNAL_Madd_33,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_3,
      ADR3 => t_ADDERTREE_INTERNAL_Madd22_145,
      O => t_ADDERTREE_INTERNAL_Madd2_lut_0_3_144
    );
  t_ADDERTREE_INTERNAL_Madd22 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weightOut2(2),
      ADR1 => t_weight3_ADDERTREE_INTERNAL_Madd_23,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_2,
      O => t_ADDERTREE_INTERNAL_Madd22_145
    );
  t_ADDERTREE_INTERNAL_Madd2_xor_0_1 : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd2_cy_0_1_149,
      I1 => t_ADDERTREE_INTERNAL_Madd2_lut_0_2_147,
      O => t_ADDERTREE_INTERNAL_Madd_22
    );
  t_ADDERTREE_INTERNAL_Madd2_cy_0_1 : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd2_cy_0_1_149,
      IA => t_ADDERTREE_INTERNAL_Madd21_148,
      SEL => t_ADDERTREE_INTERNAL_Madd2_lut_0_2_147,
      O => t_ADDERTREE_INTERNAL_Madd2_cy_0_2_146
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weightOut2(2),
      ADR1 => t_weight3_ADDERTREE_INTERNAL_Madd_23,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_2,
      ADR3 => t_ADDERTREE_INTERNAL_Madd21_148,
      O => t_ADDERTREE_INTERNAL_Madd2_lut_0_2_147
    );
  t_ADDERTREE_INTERNAL_Madd21 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weightOut2(1),
      ADR1 => t_weight3_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_1,
      O => t_ADDERTREE_INTERNAL_Madd21_148
    );
  t_ADDERTREE_INTERNAL_Madd2_xor_0_0 : X_XOR2
    port map (
      I0 => t_ADDERTREE_INTERNAL_Madd2_cy(0),
      I1 => t_ADDERTREE_INTERNAL_Madd2_lut_0_1_150,
      O => t_ADDERTREE_INTERNAL_Madd_12
    );
  t_ADDERTREE_INTERNAL_Madd2_cy_0_0 : X_MUX2
    port map (
      IB => t_ADDERTREE_INTERNAL_Madd2_cy(0),
      IA => t_ADDERTREE_INTERNAL_Madd2_151,
      SEL => t_ADDERTREE_INTERNAL_Madd2_lut_0_1_150,
      O => t_ADDERTREE_INTERNAL_Madd2_cy_0_1_149
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weightOut2(1),
      ADR1 => t_weight3_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_1,
      ADR3 => t_ADDERTREE_INTERNAL_Madd2_151,
      O => t_ADDERTREE_INTERNAL_Madd2_lut_0_1_150
    );
  t_ADDERTREE_INTERNAL_Madd2_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => t_ADDERTREE_INTERNAL_Madd2_lut(0),
      O => t_ADDERTREE_INTERNAL_Madd6_lut(0)
    );
  t_ADDERTREE_INTERNAL_Madd2_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_ADDERTREE_INTERNAL_Madd2_lut(0),
      O => t_ADDERTREE_INTERNAL_Madd2_cy(0)
    );
  t_w1Stor_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp1(7),
      O => t_w1Stor(7),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_w1Stor_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp1(6),
      O => t_w1Stor(6),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_w1Stor_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp1(5),
      O => t_w1Stor(5),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_w1Stor_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp1(4),
      O => t_w1Stor(4),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_w1Stor_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp1(3),
      O => t_w1Stor(3),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_w1Stor_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp1(2),
      O => t_w1Stor(2),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_w1Stor_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp1(1),
      O => t_w1Stor(1),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_w1Stor_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp1(0),
      O => t_w1Stor(0),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_weightIn2_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn2_7_C,
      CE => mL_update_inv,
      I => t_w2Stor(7),
      O => t_weightIn2(7),
      SET => GND,
      RST => GND
    );
  t_weightIn2_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn2_6_C,
      CE => mL_update_inv,
      I => t_w2Stor(6),
      O => t_weightIn2(6),
      SET => GND,
      RST => GND
    );
  t_weightIn2_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn2_5_C,
      CE => mL_update_inv,
      I => t_w2Stor(5),
      O => t_weightIn2(5),
      SET => GND,
      RST => GND
    );
  t_weightIn2_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn2_4_C,
      CE => mL_update_inv,
      I => t_w2Stor(4),
      O => t_weightIn2(4),
      SET => GND,
      RST => GND
    );
  t_weightIn2_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn2_3_C,
      CE => mL_update_inv,
      I => t_w2Stor(3),
      O => t_weightIn2(3),
      SET => GND,
      RST => GND
    );
  t_weightIn2_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn2_2_C,
      CE => mL_update_inv,
      I => t_w2Stor(2),
      O => t_weightIn2(2),
      SET => GND,
      RST => GND
    );
  t_weightIn2_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn2_1_C,
      CE => mL_update_inv,
      I => t_w2Stor(1),
      O => t_weightIn2(1),
      SET => GND,
      RST => GND
    );
  t_weightIn2_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn2_0_C,
      CE => mL_update_inv,
      I => t_w2Stor(0),
      O => t_weightIn2(0),
      SET => GND,
      RST => GND
    );
  t_weightIn0_7 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn0_7_C,
      CE => mL_update_inv,
      I => t_w0Stor(7),
      O => t_weightIn0(7),
      SET => GND,
      RST => GND
    );
  t_weightIn0_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn0_6_C,
      CE => mL_update_inv,
      I => t_w0Stor(6),
      O => t_weightIn0(6),
      SET => GND,
      RST => GND
    );
  t_weightIn0_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn0_5_C,
      CE => mL_update_inv,
      I => t_w0Stor(5),
      O => t_weightIn0(5),
      SET => GND,
      RST => GND
    );
  t_weightIn0_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn0_4_C,
      CE => mL_update_inv,
      I => t_w0Stor(4),
      O => t_weightIn0(4),
      SET => GND,
      RST => GND
    );
  t_weightIn0_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn0_3_C,
      CE => mL_update_inv,
      I => t_w0Stor(3),
      O => t_weightIn0(3),
      SET => GND,
      RST => GND
    );
  t_weightIn0_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn0_2_C,
      CE => mL_update_inv,
      I => t_w0Stor(2),
      O => t_weightIn0(2),
      SET => GND,
      RST => GND
    );
  t_weightIn0_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn0_1_C,
      CE => mL_update_inv,
      I => t_w0Stor(1),
      O => t_weightIn0(1),
      SET => GND,
      RST => GND
    );
  t_weightIn0_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn0_0_C,
      CE => mL_update_inv,
      I => t_w0Stor(0),
      O => t_weightIn0(0),
      SET => GND,
      RST => GND
    );
  t_w0Stor_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp0(7),
      O => t_w0Stor(7),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_w0Stor_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp0(6),
      O => t_w0Stor(6),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_w0Stor_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp0(5),
      O => t_w0Stor(5),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_w0Stor_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp0(4),
      O => t_w0Stor(4),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_w0Stor_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp0(3),
      O => t_w0Stor(3),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_w0Stor_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp0(2),
      O => t_w0Stor(2),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_w0Stor_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp0(1),
      O => t_w0Stor(1),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_w0Stor_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp0(0),
      O => t_w0Stor(0),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_w2Stor_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp2(7),
      O => t_w2Stor(7),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_w2Stor_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp2(6),
      O => t_w2Stor(6),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_w2Stor_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp2(5),
      O => t_w2Stor(5),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_w2Stor_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp2(4),
      O => t_w2Stor(4),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_w2Stor_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp2(3),
      O => t_w2Stor(3),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_w2Stor_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp2(2),
      O => t_w2Stor(2),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_w2Stor_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp2(1),
      O => t_w2Stor(1),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_w2Stor_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => t_newWeightTemp2(0),
      O => t_w2Stor(0),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_weightIn1_7 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn1_7_C,
      CE => mL_update_inv,
      I => t_w1Stor(7),
      O => t_weightIn1(7),
      SET => GND,
      RST => GND
    );
  t_weightIn1_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn1_6_C,
      CE => mL_update_inv,
      I => t_w1Stor(6),
      O => t_weightIn1(6),
      SET => GND,
      RST => GND
    );
  t_weightIn1_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn1_5_C,
      CE => mL_update_inv,
      I => t_w1Stor(5),
      O => t_weightIn1(5),
      SET => GND,
      RST => GND
    );
  t_weightIn1_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn1_4_C,
      CE => mL_update_inv,
      I => t_w1Stor(4),
      O => t_weightIn1(4),
      SET => GND,
      RST => GND
    );
  t_weightIn1_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn1_3_C,
      CE => mL_update_inv,
      I => t_w1Stor(3),
      O => t_weightIn1(3),
      SET => GND,
      RST => GND
    );
  t_weightIn1_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn1_2_C,
      CE => mL_update_inv,
      I => t_w1Stor(2),
      O => t_weightIn1(2),
      SET => GND,
      RST => GND
    );
  t_weightIn1_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn1_1_C,
      CE => mL_update_inv,
      I => t_w1Stor(1),
      O => t_weightIn1(1),
      SET => GND,
      RST => GND
    );
  t_weightIn1_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_t_weightIn1_0_C,
      CE => mL_update_inv,
      I => t_w1Stor(0),
      O => t_weightIn1(0),
      SET => GND,
      RST => GND
    );
  t_weightUpdateMod2_Madd_newWeight_xor_7_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod2_Madd_newWeight_cy(6),
      I1 => t_weightUpdateMod2_Madd_newWeight_lut(7),
      O => t_newWeightTemp2(7)
    );
  t_weightUpdateMod2_Madd_newWeight_xor_6_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod2_Madd_newWeight_cy(5),
      I1 => t_weightUpdateMod2_Madd_newWeight_lut(6),
      O => t_newWeightTemp2(6)
    );
  t_weightUpdateMod2_Madd_newWeight_cy_6_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod2_Madd_newWeight_cy(5),
      IA => t_weightIn2(6),
      SEL => t_weightUpdateMod2_Madd_newWeight_lut(6),
      O => t_weightUpdateMod2_Madd_newWeight_cy(6)
    );
  t_weightUpdateMod2_Madd_newWeight_xor_5_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod2_Madd_newWeight_cy(4),
      I1 => t_weightUpdateMod2_Madd_newWeight_lut(5),
      O => t_newWeightTemp2(5)
    );
  t_weightUpdateMod2_Madd_newWeight_cy_5_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod2_Madd_newWeight_cy(4),
      IA => t_weightIn2(5),
      SEL => t_weightUpdateMod2_Madd_newWeight_lut(5),
      O => t_weightUpdateMod2_Madd_newWeight_cy(5)
    );
  t_weightUpdateMod2_Madd_newWeight_xor_4_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod2_Madd_newWeight_cy(3),
      I1 => t_weightUpdateMod2_Madd_newWeight_lut(4),
      O => t_newWeightTemp2(4)
    );
  t_weightUpdateMod2_Madd_newWeight_cy_4_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod2_Madd_newWeight_cy(3),
      IA => t_weightIn2(4),
      SEL => t_weightUpdateMod2_Madd_newWeight_lut(4),
      O => t_weightUpdateMod2_Madd_newWeight_cy(4)
    );
  t_weightUpdateMod2_Madd_newWeight_xor_3_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod2_Madd_newWeight_cy(2),
      I1 => t_weightUpdateMod2_Madd_newWeight_lut(3),
      O => t_newWeightTemp2(3)
    );
  t_weightUpdateMod2_Madd_newWeight_cy_3_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod2_Madd_newWeight_cy(2),
      IA => t_weightIn2(3),
      SEL => t_weightUpdateMod2_Madd_newWeight_lut(3),
      O => t_weightUpdateMod2_Madd_newWeight_cy(3)
    );
  t_weightUpdateMod2_Madd_newWeight_xor_2_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod2_Madd_newWeight_cy(1),
      I1 => t_weightUpdateMod2_Madd_newWeight_lut(2),
      O => t_newWeightTemp2(2)
    );
  t_weightUpdateMod2_Madd_newWeight_cy_2_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod2_Madd_newWeight_cy(1),
      IA => t_weightIn2(2),
      SEL => t_weightUpdateMod2_Madd_newWeight_lut(2),
      O => t_weightUpdateMod2_Madd_newWeight_cy(2)
    );
  t_weightUpdateMod2_Madd_newWeight_xor_1_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod2_Madd_newWeight_cy(0),
      I1 => t_weightUpdateMod2_Madd_newWeight_lut(1),
      O => t_newWeightTemp2(1)
    );
  t_weightUpdateMod2_Madd_newWeight_cy_1_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod2_Madd_newWeight_cy(0),
      IA => t_weightIn2(1),
      SEL => t_weightUpdateMod2_Madd_newWeight_lut(1),
      O => t_weightUpdateMod2_Madd_newWeight_cy(1)
    );
  t_weightUpdateMod2_Madd_newWeight_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => t_weightUpdateMod2_Madd_newWeight_lut(0),
      O => t_newWeightTemp2(0)
    );
  t_weightUpdateMod2_Madd_newWeight_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => t_weightIn2(0),
      SEL => t_weightUpdateMod2_Madd_newWeight_lut(0),
      O => t_weightUpdateMod2_Madd_newWeight_cy(0)
    );
  t_weightUpdateMod2_Madd_newWeight_lut_0_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_weightIn2(0),
      ADR1 => t_weightUpdateMod2_fullProd(0),
      O => t_weightUpdateMod2_Madd_newWeight_lut(0)
    );
  t_weightUpdateMod2_multAll_Mmult_multRes : X_DSP48A1
    generic map(
      CARRYINSEL => "OPMODE5",
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      MREG => 0,
      PREG => 0,
      OPMODEREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      RSTTYPE => "SYNC",
      DREG => 0,
      B_INPUT => "DIRECT"
    )
    port map (
      CECARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTC => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTCARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CED => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTD => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEOPMODE => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEC => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYOUTF => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_CARRYOUTF_UNCONNECTED,
      RSTOPMODE => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTM => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CLK => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEM => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEP => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYOUT => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_CARRYOUT_UNCONNECTED,
      RSTA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTP => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(17) => t_weightUpdateMod2_multAll_posIn1(7),
      B(16) => t_weightUpdateMod2_multAll_posIn1(7),
      B(15) => t_weightUpdateMod2_multAll_posIn1(7),
      B(14) => t_weightUpdateMod2_multAll_posIn1(7),
      B(13) => t_weightUpdateMod2_multAll_posIn1(7),
      B(12) => t_weightUpdateMod2_multAll_posIn1(7),
      B(11) => t_weightUpdateMod2_multAll_posIn1(7),
      B(10) => t_weightUpdateMod2_multAll_posIn1(7),
      B(9) => t_weightUpdateMod2_multAll_posIn1(7),
      B(8) => t_weightUpdateMod2_multAll_posIn1(7),
      B(7) => t_weightUpdateMod2_multAll_posIn1(7),
      B(6) => t_weightUpdateMod2_multAll_posIn1(6),
      B(5) => t_weightUpdateMod2_multAll_posIn1(5),
      B(4) => t_weightUpdateMod2_multAll_posIn1(4),
      B(3) => t_weightUpdateMod2_multAll_posIn1(3),
      B(2) => t_weightUpdateMod2_multAll_posIn1(2),
      B(1) => t_weightUpdateMod2_multAll_posIn1(1),
      B(0) => t_weightUpdateMod2_leftMultTemp_0_Q,
      BCOUT(17) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT_0_UNCONNECTED,
      PCIN(47) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_47_UNCONNECTED,
      PCIN(46) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_46_UNCONNECTED,
      PCIN(45) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_45_UNCONNECTED,
      PCIN(44) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_44_UNCONNECTED,
      PCIN(43) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_43_UNCONNECTED,
      PCIN(42) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_42_UNCONNECTED,
      PCIN(41) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_41_UNCONNECTED,
      PCIN(40) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_40_UNCONNECTED,
      PCIN(39) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_39_UNCONNECTED,
      PCIN(38) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_38_UNCONNECTED,
      PCIN(37) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_37_UNCONNECTED,
      PCIN(36) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_36_UNCONNECTED,
      PCIN(35) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_35_UNCONNECTED,
      PCIN(34) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_34_UNCONNECTED,
      PCIN(33) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_33_UNCONNECTED,
      PCIN(32) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_32_UNCONNECTED,
      PCIN(31) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_31_UNCONNECTED,
      PCIN(30) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_30_UNCONNECTED,
      PCIN(29) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_29_UNCONNECTED,
      PCIN(28) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_28_UNCONNECTED,
      PCIN(27) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_27_UNCONNECTED,
      PCIN(26) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_26_UNCONNECTED,
      PCIN(25) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_25_UNCONNECTED,
      PCIN(24) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_24_UNCONNECTED,
      PCIN(23) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_23_UNCONNECTED,
      PCIN(22) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_22_UNCONNECTED,
      PCIN(21) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_21_UNCONNECTED,
      PCIN(20) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_20_UNCONNECTED,
      PCIN(19) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_19_UNCONNECTED,
      PCIN(18) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_18_UNCONNECTED,
      PCIN(17) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_17_UNCONNECTED,
      PCIN(16) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_16_UNCONNECTED,
      PCIN(15) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_15_UNCONNECTED,
      PCIN(14) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_14_UNCONNECTED,
      PCIN(13) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_13_UNCONNECTED,
      PCIN(12) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_12_UNCONNECTED,
      PCIN(11) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_11_UNCONNECTED,
      PCIN(10) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_10_UNCONNECTED,
      PCIN(9) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_9_UNCONNECTED,
      PCIN(8) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_8_UNCONNECTED,
      PCIN(7) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_7_UNCONNECTED,
      PCIN(6) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_6_UNCONNECTED,
      PCIN(5) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_5_UNCONNECTED,
      PCIN(4) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_4_UNCONNECTED,
      PCIN(3) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_3_UNCONNECTED,
      PCIN(2) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_2_UNCONNECTED,
      PCIN(1) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_1_UNCONNECTED,
      PCIN(0) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCIN_0_UNCONNECTED,
      C(47) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(46) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(45) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(44) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(43) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(42) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(41) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(40) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(39) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(38) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(37) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(36) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(35) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(34) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(33) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(32) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(31) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(30) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(29) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(28) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(27) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(26) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(25) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(24) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(23) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(22) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(21) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(20) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(19) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(18) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      P(47) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_47_UNCONNECTED,
      P(46) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_46_UNCONNECTED,
      P(45) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_45_UNCONNECTED,
      P(44) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_44_UNCONNECTED,
      P(43) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_43_UNCONNECTED,
      P(42) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_42_UNCONNECTED,
      P(41) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_41_UNCONNECTED,
      P(40) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_40_UNCONNECTED,
      P(39) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_39_UNCONNECTED,
      P(38) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_38_UNCONNECTED,
      P(37) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_37_UNCONNECTED,
      P(36) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_36_UNCONNECTED,
      P(35) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_35_UNCONNECTED,
      P(34) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_34_UNCONNECTED,
      P(33) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_33_UNCONNECTED,
      P(32) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_32_UNCONNECTED,
      P(31) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_31_UNCONNECTED,
      P(30) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_30_UNCONNECTED,
      P(29) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_29_UNCONNECTED,
      P(28) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_28_UNCONNECTED,
      P(27) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_27_UNCONNECTED,
      P(26) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_26_UNCONNECTED,
      P(25) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_25_UNCONNECTED,
      P(24) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_24_UNCONNECTED,
      P(23) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_23_UNCONNECTED,
      P(22) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_22_UNCONNECTED,
      P(21) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_21_UNCONNECTED,
      P(20) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_20_UNCONNECTED,
      P(19) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_19_UNCONNECTED,
      P(18) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_18_UNCONNECTED,
      P(17) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_17_UNCONNECTED,
      P(16) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_16_UNCONNECTED,
      P(15) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_15_UNCONNECTED,
      P(14) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_14_UNCONNECTED,
      P(13) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_13_UNCONNECTED,
      P(12) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_12_UNCONNECTED,
      P(11) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_11_UNCONNECTED,
      P(10) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_10_UNCONNECTED,
      P(9) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_9_UNCONNECTED,
      P(8) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_8_UNCONNECTED,
      P(7) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_7_UNCONNECTED,
      P(6) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_6_UNCONNECTED,
      P(5) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_5_UNCONNECTED,
      P(4) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_4_UNCONNECTED,
      P(3) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_3_UNCONNECTED,
      P(2) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_2_UNCONNECTED,
      P(1) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_1_UNCONNECTED,
      P(0) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_P_0_UNCONNECTED,
      OPMODE(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(0) => t_weightUpdateMod0_multL_posIn1(3),
      D(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      PCOUT(47) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_47_UNCONNECTED,
      PCOUT(46) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_46_UNCONNECTED,
      PCOUT(45) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_45_UNCONNECTED,
      PCOUT(44) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_44_UNCONNECTED,
      PCOUT(43) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_43_UNCONNECTED,
      PCOUT(42) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_42_UNCONNECTED,
      PCOUT(41) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_41_UNCONNECTED,
      PCOUT(40) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_40_UNCONNECTED,
      PCOUT(39) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_39_UNCONNECTED,
      PCOUT(38) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_38_UNCONNECTED,
      PCOUT(37) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_37_UNCONNECTED,
      PCOUT(36) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_36_UNCONNECTED,
      PCOUT(35) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_35_UNCONNECTED,
      PCOUT(34) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_34_UNCONNECTED,
      PCOUT(33) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_33_UNCONNECTED,
      PCOUT(32) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_32_UNCONNECTED,
      PCOUT(31) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_31_UNCONNECTED,
      PCOUT(30) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_30_UNCONNECTED,
      PCOUT(29) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_29_UNCONNECTED,
      PCOUT(28) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_28_UNCONNECTED,
      PCOUT(27) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_27_UNCONNECTED,
      PCOUT(26) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_26_UNCONNECTED,
      PCOUT(25) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_25_UNCONNECTED,
      PCOUT(24) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_24_UNCONNECTED,
      PCOUT(23) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_23_UNCONNECTED,
      PCOUT(22) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_22_UNCONNECTED,
      PCOUT(21) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_21_UNCONNECTED,
      PCOUT(20) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_20_UNCONNECTED,
      PCOUT(19) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_19_UNCONNECTED,
      PCOUT(18) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_18_UNCONNECTED,
      PCOUT(17) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_17_UNCONNECTED,
      PCOUT(16) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_16_UNCONNECTED,
      PCOUT(15) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_15_UNCONNECTED,
      PCOUT(14) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_14_UNCONNECTED,
      PCOUT(13) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_13_UNCONNECTED,
      PCOUT(12) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_12_UNCONNECTED,
      PCOUT(11) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_11_UNCONNECTED,
      PCOUT(10) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_10_UNCONNECTED,
      PCOUT(9) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_9_UNCONNECTED,
      PCOUT(8) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_8_UNCONNECTED,
      PCOUT(7) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_7_UNCONNECTED,
      PCOUT(6) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_6_UNCONNECTED,
      PCOUT(5) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_5_UNCONNECTED,
      PCOUT(4) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_4_UNCONNECTED,
      PCOUT(3) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_3_UNCONNECTED,
      PCOUT(2) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_2_UNCONNECTED,
      PCOUT(1) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_1_UNCONNECTED,
      PCOUT(0) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT_0_UNCONNECTED,
      A(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(4) => mROut(4),
      A(3) => mROut(3),
      A(2) => mROut(2),
      A(1) => mROut(1),
      A(0) => mROut(0),
      M(35) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_35_UNCONNECTED,
      M(34) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_34_UNCONNECTED,
      M(33) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_33_UNCONNECTED,
      M(32) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_32_UNCONNECTED,
      M(31) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_31_UNCONNECTED,
      M(30) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_30_UNCONNECTED,
      M(29) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_29_UNCONNECTED,
      M(28) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_28_UNCONNECTED,
      M(27) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_27_UNCONNECTED,
      M(26) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_26_UNCONNECTED,
      M(25) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_25_UNCONNECTED,
      M(24) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_24_UNCONNECTED,
      M(23) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_23_UNCONNECTED,
      M(22) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_22_UNCONNECTED,
      M(21) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_21_UNCONNECTED,
      M(20) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_20_UNCONNECTED,
      M(19) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_19_UNCONNECTED,
      M(18) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_18_UNCONNECTED,
      M(17) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_17_UNCONNECTED,
      M(16) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_16_UNCONNECTED,
      M(15) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_15_UNCONNECTED,
      M(14) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_14_UNCONNECTED,
      M(13) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_13_UNCONNECTED,
      M(12) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_12_UNCONNECTED,
      M(11) => t_weightUpdateMod2_multAll_multRes(11),
      M(10) => t_weightUpdateMod2_multAll_multRes(10),
      M(9) => t_weightUpdateMod2_multAll_multRes(9),
      M(8) => t_weightUpdateMod2_multAll_multRes(8),
      M(7) => t_weightUpdateMod2_multAll_multRes(7),
      M(6) => t_weightUpdateMod2_multAll_multRes(6),
      M(5) => t_weightUpdateMod2_multAll_multRes(5),
      M(4) => t_weightUpdateMod2_fullProd(0),
      M(3) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_3_UNCONNECTED,
      M(2) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_2_UNCONNECTED,
      M(1) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_1_UNCONNECTED,
      M(0) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_M_0_UNCONNECTED,
      BCIN(17) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_t_weightUpdateMod2_multAll_Mmult_multRes_BCIN_0_UNCONNECTED
    );
  t_weightUpdateMod2_multL_Mmult_multRes : X_DSP48A1
    generic map(
      CARRYINSEL => "OPMODE5",
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      MREG => 0,
      PREG => 0,
      OPMODEREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      RSTTYPE => "SYNC",
      DREG => 0,
      B_INPUT => "DIRECT"
    )
    port map (
      CECARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTC => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTCARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CED => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTD => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEOPMODE => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEC => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYOUTF => NLW_t_weightUpdateMod2_multL_Mmult_multRes_CARRYOUTF_UNCONNECTED,
      RSTOPMODE => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTM => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CLK => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEM => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEP => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYOUT => NLW_t_weightUpdateMod2_multL_Mmult_multRes_CARRYOUT_UNCONNECTED,
      RSTA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTP => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(3) => t_weightUpdateMod0_multL_posIn1(3),
      B(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      BCOUT(17) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCOUT_0_UNCONNECTED,
      PCIN(47) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_47_UNCONNECTED,
      PCIN(46) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_46_UNCONNECTED,
      PCIN(45) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_45_UNCONNECTED,
      PCIN(44) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_44_UNCONNECTED,
      PCIN(43) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_43_UNCONNECTED,
      PCIN(42) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_42_UNCONNECTED,
      PCIN(41) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_41_UNCONNECTED,
      PCIN(40) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_40_UNCONNECTED,
      PCIN(39) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_39_UNCONNECTED,
      PCIN(38) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_38_UNCONNECTED,
      PCIN(37) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_37_UNCONNECTED,
      PCIN(36) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_36_UNCONNECTED,
      PCIN(35) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_35_UNCONNECTED,
      PCIN(34) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_34_UNCONNECTED,
      PCIN(33) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_33_UNCONNECTED,
      PCIN(32) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_32_UNCONNECTED,
      PCIN(31) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_31_UNCONNECTED,
      PCIN(30) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_30_UNCONNECTED,
      PCIN(29) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_29_UNCONNECTED,
      PCIN(28) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_28_UNCONNECTED,
      PCIN(27) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_27_UNCONNECTED,
      PCIN(26) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_26_UNCONNECTED,
      PCIN(25) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_25_UNCONNECTED,
      PCIN(24) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_24_UNCONNECTED,
      PCIN(23) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_23_UNCONNECTED,
      PCIN(22) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_22_UNCONNECTED,
      PCIN(21) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_21_UNCONNECTED,
      PCIN(20) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_20_UNCONNECTED,
      PCIN(19) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_19_UNCONNECTED,
      PCIN(18) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_18_UNCONNECTED,
      PCIN(17) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_17_UNCONNECTED,
      PCIN(16) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_16_UNCONNECTED,
      PCIN(15) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_15_UNCONNECTED,
      PCIN(14) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_14_UNCONNECTED,
      PCIN(13) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_13_UNCONNECTED,
      PCIN(12) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_12_UNCONNECTED,
      PCIN(11) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_11_UNCONNECTED,
      PCIN(10) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_10_UNCONNECTED,
      PCIN(9) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_9_UNCONNECTED,
      PCIN(8) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_8_UNCONNECTED,
      PCIN(7) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_7_UNCONNECTED,
      PCIN(6) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_6_UNCONNECTED,
      PCIN(5) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_5_UNCONNECTED,
      PCIN(4) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_4_UNCONNECTED,
      PCIN(3) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_3_UNCONNECTED,
      PCIN(2) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_2_UNCONNECTED,
      PCIN(1) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_1_UNCONNECTED,
      PCIN(0) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCIN_0_UNCONNECTED,
      C(47) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(46) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(45) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(44) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(43) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(42) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(41) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(40) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(39) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(38) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(37) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(36) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(35) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(34) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(33) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(32) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(31) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(30) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(29) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(28) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(27) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(26) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(25) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(24) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(23) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(22) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(21) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(20) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(19) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(18) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      P(47) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_47_UNCONNECTED,
      P(46) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_46_UNCONNECTED,
      P(45) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_45_UNCONNECTED,
      P(44) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_44_UNCONNECTED,
      P(43) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_43_UNCONNECTED,
      P(42) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_42_UNCONNECTED,
      P(41) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_41_UNCONNECTED,
      P(40) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_40_UNCONNECTED,
      P(39) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_39_UNCONNECTED,
      P(38) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_38_UNCONNECTED,
      P(37) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_37_UNCONNECTED,
      P(36) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_36_UNCONNECTED,
      P(35) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_35_UNCONNECTED,
      P(34) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_34_UNCONNECTED,
      P(33) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_33_UNCONNECTED,
      P(32) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_32_UNCONNECTED,
      P(31) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_31_UNCONNECTED,
      P(30) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_30_UNCONNECTED,
      P(29) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_29_UNCONNECTED,
      P(28) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_28_UNCONNECTED,
      P(27) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_27_UNCONNECTED,
      P(26) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_26_UNCONNECTED,
      P(25) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_25_UNCONNECTED,
      P(24) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_24_UNCONNECTED,
      P(23) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_23_UNCONNECTED,
      P(22) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_22_UNCONNECTED,
      P(21) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_21_UNCONNECTED,
      P(20) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_20_UNCONNECTED,
      P(19) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_19_UNCONNECTED,
      P(18) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_18_UNCONNECTED,
      P(17) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_17_UNCONNECTED,
      P(16) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_16_UNCONNECTED,
      P(15) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_15_UNCONNECTED,
      P(14) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_14_UNCONNECTED,
      P(13) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_13_UNCONNECTED,
      P(12) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_12_UNCONNECTED,
      P(11) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_11_UNCONNECTED,
      P(10) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_10_UNCONNECTED,
      P(9) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_9_UNCONNECTED,
      P(8) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_8_UNCONNECTED,
      P(7) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_7_UNCONNECTED,
      P(6) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_6_UNCONNECTED,
      P(5) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_5_UNCONNECTED,
      P(4) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_4_UNCONNECTED,
      P(3) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_3_UNCONNECTED,
      P(2) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_2_UNCONNECTED,
      P(1) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_1_UNCONNECTED,
      P(0) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_P_0_UNCONNECTED,
      OPMODE(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(0) => t_weightUpdateMod0_multL_posIn1(3),
      D(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      PCOUT(47) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_47_UNCONNECTED,
      PCOUT(46) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_46_UNCONNECTED,
      PCOUT(45) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_45_UNCONNECTED,
      PCOUT(44) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_44_UNCONNECTED,
      PCOUT(43) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_43_UNCONNECTED,
      PCOUT(42) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_42_UNCONNECTED,
      PCOUT(41) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_41_UNCONNECTED,
      PCOUT(40) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_40_UNCONNECTED,
      PCOUT(39) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_39_UNCONNECTED,
      PCOUT(38) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_38_UNCONNECTED,
      PCOUT(37) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_37_UNCONNECTED,
      PCOUT(36) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_36_UNCONNECTED,
      PCOUT(35) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_35_UNCONNECTED,
      PCOUT(34) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_34_UNCONNECTED,
      PCOUT(33) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_33_UNCONNECTED,
      PCOUT(32) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_32_UNCONNECTED,
      PCOUT(31) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_31_UNCONNECTED,
      PCOUT(30) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_30_UNCONNECTED,
      PCOUT(29) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_29_UNCONNECTED,
      PCOUT(28) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_28_UNCONNECTED,
      PCOUT(27) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_27_UNCONNECTED,
      PCOUT(26) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_26_UNCONNECTED,
      PCOUT(25) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_25_UNCONNECTED,
      PCOUT(24) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_24_UNCONNECTED,
      PCOUT(23) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_23_UNCONNECTED,
      PCOUT(22) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_22_UNCONNECTED,
      PCOUT(21) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_21_UNCONNECTED,
      PCOUT(20) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_20_UNCONNECTED,
      PCOUT(19) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_19_UNCONNECTED,
      PCOUT(18) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_18_UNCONNECTED,
      PCOUT(17) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_17_UNCONNECTED,
      PCOUT(16) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_16_UNCONNECTED,
      PCOUT(15) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_15_UNCONNECTED,
      PCOUT(14) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_14_UNCONNECTED,
      PCOUT(13) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_13_UNCONNECTED,
      PCOUT(12) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_12_UNCONNECTED,
      PCOUT(11) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_11_UNCONNECTED,
      PCOUT(10) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_10_UNCONNECTED,
      PCOUT(9) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_9_UNCONNECTED,
      PCOUT(8) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_8_UNCONNECTED,
      PCOUT(7) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_7_UNCONNECTED,
      PCOUT(6) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_6_UNCONNECTED,
      PCOUT(5) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_5_UNCONNECTED,
      PCOUT(4) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_4_UNCONNECTED,
      PCOUT(3) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_3_UNCONNECTED,
      PCOUT(2) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_2_UNCONNECTED,
      PCOUT(1) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_1_UNCONNECTED,
      PCOUT(0) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_PCOUT_0_UNCONNECTED,
      A(17) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(16) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(15) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(14) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(13) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(12) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(11) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(10) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(9) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(8) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(7) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(6) => t_weightUpdateMod0_multL_posIn2_6_Q,
      A(5) => t_weightUpdateMod0_multL_posIn2_5_Q,
      A(4) => t_weightUpdateMod0_multL_posIn2_4_Q,
      A(3) => t_weightDKMult0_posIn1(3),
      A(2) => t_weightDKMult0_posIn1(2),
      A(1) => t_weightUpdateMod0_multL_posIn2_1_Q,
      A(0) => t_deltaKMult_multRes(4),
      M(35) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_35_UNCONNECTED,
      M(34) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_34_UNCONNECTED,
      M(33) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_33_UNCONNECTED,
      M(32) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_32_UNCONNECTED,
      M(31) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_31_UNCONNECTED,
      M(30) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_30_UNCONNECTED,
      M(29) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_29_UNCONNECTED,
      M(28) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_28_UNCONNECTED,
      M(27) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_27_UNCONNECTED,
      M(26) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_26_UNCONNECTED,
      M(25) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_25_UNCONNECTED,
      M(24) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_24_UNCONNECTED,
      M(23) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_23_UNCONNECTED,
      M(22) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_22_UNCONNECTED,
      M(21) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_21_UNCONNECTED,
      M(20) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_20_UNCONNECTED,
      M(19) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_19_UNCONNECTED,
      M(18) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_18_UNCONNECTED,
      M(17) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_17_UNCONNECTED,
      M(16) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_16_UNCONNECTED,
      M(15) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_15_UNCONNECTED,
      M(14) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_14_UNCONNECTED,
      M(13) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_13_UNCONNECTED,
      M(12) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_12_UNCONNECTED,
      M(11) => t_weightUpdateMod2_multL_multRes(11),
      M(10) => t_weightUpdateMod2_multL_multRes(10),
      M(9) => t_weightUpdateMod2_multL_multRes(9),
      M(8) => t_weightUpdateMod2_multL_multRes(8),
      M(7) => t_weightUpdateMod2_multL_multRes(7),
      M(6) => t_weightUpdateMod2_multL_multRes(6),
      M(5) => t_weightUpdateMod2_multL_multRes(5),
      M(4) => t_weightUpdateMod2_leftMultTemp_0_Q,
      M(3) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_3_UNCONNECTED,
      M(2) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_2_UNCONNECTED,
      M(1) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_1_UNCONNECTED,
      M(0) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_M_0_UNCONNECTED,
      BCIN(17) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_t_weightUpdateMod2_multL_Mmult_multRes_BCIN_0_UNCONNECTED
    );
  t_weightUpdateMod1_Madd_newWeight_xor_7_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod1_Madd_newWeight_cy(6),
      I1 => t_weightUpdateMod1_Madd_newWeight_lut(7),
      O => t_newWeightTemp1(7)
    );
  t_weightUpdateMod1_Madd_newWeight_xor_6_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod1_Madd_newWeight_cy(5),
      I1 => t_weightUpdateMod1_Madd_newWeight_lut(6),
      O => t_newWeightTemp1(6)
    );
  t_weightUpdateMod1_Madd_newWeight_cy_6_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod1_Madd_newWeight_cy(5),
      IA => t_weightIn1(6),
      SEL => t_weightUpdateMod1_Madd_newWeight_lut(6),
      O => t_weightUpdateMod1_Madd_newWeight_cy(6)
    );
  t_weightUpdateMod1_Madd_newWeight_xor_5_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod1_Madd_newWeight_cy(4),
      I1 => t_weightUpdateMod1_Madd_newWeight_lut(5),
      O => t_newWeightTemp1(5)
    );
  t_weightUpdateMod1_Madd_newWeight_cy_5_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod1_Madd_newWeight_cy(4),
      IA => t_weightIn1(5),
      SEL => t_weightUpdateMod1_Madd_newWeight_lut(5),
      O => t_weightUpdateMod1_Madd_newWeight_cy(5)
    );
  t_weightUpdateMod1_Madd_newWeight_xor_4_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod1_Madd_newWeight_cy(3),
      I1 => t_weightUpdateMod1_Madd_newWeight_lut(4),
      O => t_newWeightTemp1(4)
    );
  t_weightUpdateMod1_Madd_newWeight_cy_4_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod1_Madd_newWeight_cy(3),
      IA => t_weightIn1(4),
      SEL => t_weightUpdateMod1_Madd_newWeight_lut(4),
      O => t_weightUpdateMod1_Madd_newWeight_cy(4)
    );
  t_weightUpdateMod1_Madd_newWeight_xor_3_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod1_Madd_newWeight_cy(2),
      I1 => t_weightUpdateMod1_Madd_newWeight_lut(3),
      O => t_newWeightTemp1(3)
    );
  t_weightUpdateMod1_Madd_newWeight_cy_3_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod1_Madd_newWeight_cy(2),
      IA => t_weightIn1(3),
      SEL => t_weightUpdateMod1_Madd_newWeight_lut(3),
      O => t_weightUpdateMod1_Madd_newWeight_cy(3)
    );
  t_weightUpdateMod1_Madd_newWeight_xor_2_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod1_Madd_newWeight_cy(1),
      I1 => t_weightUpdateMod1_Madd_newWeight_lut(2),
      O => t_newWeightTemp1(2)
    );
  t_weightUpdateMod1_Madd_newWeight_cy_2_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod1_Madd_newWeight_cy(1),
      IA => t_weightIn1(2),
      SEL => t_weightUpdateMod1_Madd_newWeight_lut(2),
      O => t_weightUpdateMod1_Madd_newWeight_cy(2)
    );
  t_weightUpdateMod1_Madd_newWeight_xor_1_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod1_Madd_newWeight_cy(0),
      I1 => t_weightUpdateMod1_Madd_newWeight_lut(1),
      O => t_newWeightTemp1(1)
    );
  t_weightUpdateMod1_Madd_newWeight_cy_1_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod1_Madd_newWeight_cy(0),
      IA => t_weightIn1(1),
      SEL => t_weightUpdateMod1_Madd_newWeight_lut(1),
      O => t_weightUpdateMod1_Madd_newWeight_cy(1)
    );
  t_weightUpdateMod1_Madd_newWeight_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => t_weightUpdateMod1_Madd_newWeight_lut(0),
      O => t_newWeightTemp1(0)
    );
  t_weightUpdateMod1_Madd_newWeight_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => t_weightIn1(0),
      SEL => t_weightUpdateMod1_Madd_newWeight_lut(0),
      O => t_weightUpdateMod1_Madd_newWeight_cy(0)
    );
  t_weightUpdateMod1_Madd_newWeight_lut_0_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_weightIn1(0),
      ADR1 => t_weightUpdateMod1_fullProd(0),
      O => t_weightUpdateMod1_Madd_newWeight_lut(0)
    );
  t_weightUpdateMod1_multAll_Mmult_multRes : X_DSP48A1
    generic map(
      CARRYINSEL => "OPMODE5",
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      MREG => 0,
      PREG => 0,
      OPMODEREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      RSTTYPE => "SYNC",
      DREG => 0,
      B_INPUT => "DIRECT"
    )
    port map (
      CECARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTC => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTCARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CED => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTD => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEOPMODE => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEC => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYOUTF => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_CARRYOUTF_UNCONNECTED,
      RSTOPMODE => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTM => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CLK => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEM => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEP => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYOUT => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_CARRYOUT_UNCONNECTED,
      RSTA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTP => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(17) => t_weightUpdateMod1_multAll_posIn1(7),
      B(16) => t_weightUpdateMod1_multAll_posIn1(7),
      B(15) => t_weightUpdateMod1_multAll_posIn1(7),
      B(14) => t_weightUpdateMod1_multAll_posIn1(7),
      B(13) => t_weightUpdateMod1_multAll_posIn1(7),
      B(12) => t_weightUpdateMod1_multAll_posIn1(7),
      B(11) => t_weightUpdateMod1_multAll_posIn1(7),
      B(10) => t_weightUpdateMod1_multAll_posIn1(7),
      B(9) => t_weightUpdateMod1_multAll_posIn1(7),
      B(8) => t_weightUpdateMod1_multAll_posIn1(7),
      B(7) => t_weightUpdateMod1_multAll_posIn1(7),
      B(6) => t_weightUpdateMod1_multAll_posIn1(6),
      B(5) => t_weightUpdateMod1_multAll_posIn1(5),
      B(4) => t_weightUpdateMod1_multAll_posIn1(4),
      B(3) => t_weightUpdateMod1_multAll_posIn1(3),
      B(2) => t_weightUpdateMod1_multAll_posIn1(2),
      B(1) => t_weightUpdateMod1_multAll_posIn1(1),
      B(0) => t_weightUpdateMod1_leftMultTemp_0_Q,
      BCOUT(17) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT_0_UNCONNECTED,
      PCIN(47) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_47_UNCONNECTED,
      PCIN(46) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_46_UNCONNECTED,
      PCIN(45) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_45_UNCONNECTED,
      PCIN(44) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_44_UNCONNECTED,
      PCIN(43) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_43_UNCONNECTED,
      PCIN(42) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_42_UNCONNECTED,
      PCIN(41) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_41_UNCONNECTED,
      PCIN(40) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_40_UNCONNECTED,
      PCIN(39) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_39_UNCONNECTED,
      PCIN(38) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_38_UNCONNECTED,
      PCIN(37) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_37_UNCONNECTED,
      PCIN(36) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_36_UNCONNECTED,
      PCIN(35) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_35_UNCONNECTED,
      PCIN(34) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_34_UNCONNECTED,
      PCIN(33) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_33_UNCONNECTED,
      PCIN(32) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_32_UNCONNECTED,
      PCIN(31) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_31_UNCONNECTED,
      PCIN(30) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_30_UNCONNECTED,
      PCIN(29) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_29_UNCONNECTED,
      PCIN(28) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_28_UNCONNECTED,
      PCIN(27) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_27_UNCONNECTED,
      PCIN(26) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_26_UNCONNECTED,
      PCIN(25) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_25_UNCONNECTED,
      PCIN(24) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_24_UNCONNECTED,
      PCIN(23) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_23_UNCONNECTED,
      PCIN(22) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_22_UNCONNECTED,
      PCIN(21) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_21_UNCONNECTED,
      PCIN(20) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_20_UNCONNECTED,
      PCIN(19) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_19_UNCONNECTED,
      PCIN(18) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_18_UNCONNECTED,
      PCIN(17) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_17_UNCONNECTED,
      PCIN(16) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_16_UNCONNECTED,
      PCIN(15) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_15_UNCONNECTED,
      PCIN(14) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_14_UNCONNECTED,
      PCIN(13) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_13_UNCONNECTED,
      PCIN(12) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_12_UNCONNECTED,
      PCIN(11) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_11_UNCONNECTED,
      PCIN(10) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_10_UNCONNECTED,
      PCIN(9) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_9_UNCONNECTED,
      PCIN(8) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_8_UNCONNECTED,
      PCIN(7) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_7_UNCONNECTED,
      PCIN(6) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_6_UNCONNECTED,
      PCIN(5) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_5_UNCONNECTED,
      PCIN(4) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_4_UNCONNECTED,
      PCIN(3) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_3_UNCONNECTED,
      PCIN(2) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_2_UNCONNECTED,
      PCIN(1) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_1_UNCONNECTED,
      PCIN(0) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCIN_0_UNCONNECTED,
      C(47) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(46) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(45) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(44) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(43) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(42) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(41) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(40) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(39) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(38) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(37) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(36) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(35) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(34) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(33) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(32) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(31) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(30) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(29) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(28) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(27) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(26) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(25) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(24) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(23) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(22) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(21) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(20) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(19) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(18) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      P(47) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_47_UNCONNECTED,
      P(46) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_46_UNCONNECTED,
      P(45) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_45_UNCONNECTED,
      P(44) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_44_UNCONNECTED,
      P(43) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_43_UNCONNECTED,
      P(42) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_42_UNCONNECTED,
      P(41) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_41_UNCONNECTED,
      P(40) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_40_UNCONNECTED,
      P(39) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_39_UNCONNECTED,
      P(38) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_38_UNCONNECTED,
      P(37) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_37_UNCONNECTED,
      P(36) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_36_UNCONNECTED,
      P(35) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_35_UNCONNECTED,
      P(34) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_34_UNCONNECTED,
      P(33) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_33_UNCONNECTED,
      P(32) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_32_UNCONNECTED,
      P(31) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_31_UNCONNECTED,
      P(30) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_30_UNCONNECTED,
      P(29) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_29_UNCONNECTED,
      P(28) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_28_UNCONNECTED,
      P(27) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_27_UNCONNECTED,
      P(26) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_26_UNCONNECTED,
      P(25) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_25_UNCONNECTED,
      P(24) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_24_UNCONNECTED,
      P(23) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_23_UNCONNECTED,
      P(22) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_22_UNCONNECTED,
      P(21) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_21_UNCONNECTED,
      P(20) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_20_UNCONNECTED,
      P(19) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_19_UNCONNECTED,
      P(18) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_18_UNCONNECTED,
      P(17) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_17_UNCONNECTED,
      P(16) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_16_UNCONNECTED,
      P(15) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_15_UNCONNECTED,
      P(14) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_14_UNCONNECTED,
      P(13) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_13_UNCONNECTED,
      P(12) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_12_UNCONNECTED,
      P(11) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_11_UNCONNECTED,
      P(10) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_10_UNCONNECTED,
      P(9) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_9_UNCONNECTED,
      P(8) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_8_UNCONNECTED,
      P(7) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_7_UNCONNECTED,
      P(6) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_6_UNCONNECTED,
      P(5) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_5_UNCONNECTED,
      P(4) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_4_UNCONNECTED,
      P(3) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_3_UNCONNECTED,
      P(2) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_2_UNCONNECTED,
      P(1) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_1_UNCONNECTED,
      P(0) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_P_0_UNCONNECTED,
      OPMODE(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(0) => t_weightUpdateMod0_multL_posIn1(3),
      D(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      PCOUT(47) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_47_UNCONNECTED,
      PCOUT(46) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_46_UNCONNECTED,
      PCOUT(45) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_45_UNCONNECTED,
      PCOUT(44) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_44_UNCONNECTED,
      PCOUT(43) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_43_UNCONNECTED,
      PCOUT(42) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_42_UNCONNECTED,
      PCOUT(41) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_41_UNCONNECTED,
      PCOUT(40) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_40_UNCONNECTED,
      PCOUT(39) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_39_UNCONNECTED,
      PCOUT(38) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_38_UNCONNECTED,
      PCOUT(37) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_37_UNCONNECTED,
      PCOUT(36) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_36_UNCONNECTED,
      PCOUT(35) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_35_UNCONNECTED,
      PCOUT(34) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_34_UNCONNECTED,
      PCOUT(33) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_33_UNCONNECTED,
      PCOUT(32) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_32_UNCONNECTED,
      PCOUT(31) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_31_UNCONNECTED,
      PCOUT(30) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_30_UNCONNECTED,
      PCOUT(29) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_29_UNCONNECTED,
      PCOUT(28) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_28_UNCONNECTED,
      PCOUT(27) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_27_UNCONNECTED,
      PCOUT(26) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_26_UNCONNECTED,
      PCOUT(25) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_25_UNCONNECTED,
      PCOUT(24) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_24_UNCONNECTED,
      PCOUT(23) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_23_UNCONNECTED,
      PCOUT(22) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_22_UNCONNECTED,
      PCOUT(21) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_21_UNCONNECTED,
      PCOUT(20) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_20_UNCONNECTED,
      PCOUT(19) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_19_UNCONNECTED,
      PCOUT(18) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_18_UNCONNECTED,
      PCOUT(17) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_17_UNCONNECTED,
      PCOUT(16) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_16_UNCONNECTED,
      PCOUT(15) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_15_UNCONNECTED,
      PCOUT(14) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_14_UNCONNECTED,
      PCOUT(13) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_13_UNCONNECTED,
      PCOUT(12) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_12_UNCONNECTED,
      PCOUT(11) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_11_UNCONNECTED,
      PCOUT(10) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_10_UNCONNECTED,
      PCOUT(9) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_9_UNCONNECTED,
      PCOUT(8) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_8_UNCONNECTED,
      PCOUT(7) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_7_UNCONNECTED,
      PCOUT(6) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_6_UNCONNECTED,
      PCOUT(5) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_5_UNCONNECTED,
      PCOUT(4) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_4_UNCONNECTED,
      PCOUT(3) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_3_UNCONNECTED,
      PCOUT(2) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_2_UNCONNECTED,
      PCOUT(1) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_1_UNCONNECTED,
      PCOUT(0) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT_0_UNCONNECTED,
      A(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(4) => mMOut(4),
      A(3) => mMOut(3),
      A(2) => mMOut(2),
      A(1) => mMOut(1),
      A(0) => mMOut(0),
      M(35) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_35_UNCONNECTED,
      M(34) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_34_UNCONNECTED,
      M(33) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_33_UNCONNECTED,
      M(32) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_32_UNCONNECTED,
      M(31) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_31_UNCONNECTED,
      M(30) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_30_UNCONNECTED,
      M(29) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_29_UNCONNECTED,
      M(28) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_28_UNCONNECTED,
      M(27) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_27_UNCONNECTED,
      M(26) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_26_UNCONNECTED,
      M(25) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_25_UNCONNECTED,
      M(24) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_24_UNCONNECTED,
      M(23) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_23_UNCONNECTED,
      M(22) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_22_UNCONNECTED,
      M(21) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_21_UNCONNECTED,
      M(20) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_20_UNCONNECTED,
      M(19) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_19_UNCONNECTED,
      M(18) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_18_UNCONNECTED,
      M(17) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_17_UNCONNECTED,
      M(16) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_16_UNCONNECTED,
      M(15) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_15_UNCONNECTED,
      M(14) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_14_UNCONNECTED,
      M(13) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_13_UNCONNECTED,
      M(12) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_12_UNCONNECTED,
      M(11) => t_weightUpdateMod1_multAll_multRes(11),
      M(10) => t_weightUpdateMod1_multAll_multRes(10),
      M(9) => t_weightUpdateMod1_multAll_multRes(9),
      M(8) => t_weightUpdateMod1_multAll_multRes(8),
      M(7) => t_weightUpdateMod1_multAll_multRes(7),
      M(6) => t_weightUpdateMod1_multAll_multRes(6),
      M(5) => t_weightUpdateMod1_multAll_multRes(5),
      M(4) => t_weightUpdateMod1_fullProd(0),
      M(3) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_3_UNCONNECTED,
      M(2) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_2_UNCONNECTED,
      M(1) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_1_UNCONNECTED,
      M(0) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_M_0_UNCONNECTED,
      BCIN(17) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_t_weightUpdateMod1_multAll_Mmult_multRes_BCIN_0_UNCONNECTED
    );
  t_weightUpdateMod1_multL_Mmult_multRes : X_DSP48A1
    generic map(
      CARRYINSEL => "OPMODE5",
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      MREG => 0,
      PREG => 0,
      OPMODEREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      RSTTYPE => "SYNC",
      DREG => 0,
      B_INPUT => "DIRECT"
    )
    port map (
      CECARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTC => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTCARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CED => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTD => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEOPMODE => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEC => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYOUTF => NLW_t_weightUpdateMod1_multL_Mmult_multRes_CARRYOUTF_UNCONNECTED,
      RSTOPMODE => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTM => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CLK => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEM => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEP => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYOUT => NLW_t_weightUpdateMod1_multL_Mmult_multRes_CARRYOUT_UNCONNECTED,
      RSTA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTP => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(3) => t_weightUpdateMod0_multL_posIn1(3),
      B(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      BCOUT(17) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCOUT_0_UNCONNECTED,
      PCIN(47) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_47_UNCONNECTED,
      PCIN(46) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_46_UNCONNECTED,
      PCIN(45) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_45_UNCONNECTED,
      PCIN(44) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_44_UNCONNECTED,
      PCIN(43) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_43_UNCONNECTED,
      PCIN(42) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_42_UNCONNECTED,
      PCIN(41) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_41_UNCONNECTED,
      PCIN(40) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_40_UNCONNECTED,
      PCIN(39) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_39_UNCONNECTED,
      PCIN(38) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_38_UNCONNECTED,
      PCIN(37) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_37_UNCONNECTED,
      PCIN(36) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_36_UNCONNECTED,
      PCIN(35) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_35_UNCONNECTED,
      PCIN(34) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_34_UNCONNECTED,
      PCIN(33) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_33_UNCONNECTED,
      PCIN(32) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_32_UNCONNECTED,
      PCIN(31) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_31_UNCONNECTED,
      PCIN(30) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_30_UNCONNECTED,
      PCIN(29) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_29_UNCONNECTED,
      PCIN(28) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_28_UNCONNECTED,
      PCIN(27) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_27_UNCONNECTED,
      PCIN(26) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_26_UNCONNECTED,
      PCIN(25) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_25_UNCONNECTED,
      PCIN(24) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_24_UNCONNECTED,
      PCIN(23) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_23_UNCONNECTED,
      PCIN(22) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_22_UNCONNECTED,
      PCIN(21) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_21_UNCONNECTED,
      PCIN(20) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_20_UNCONNECTED,
      PCIN(19) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_19_UNCONNECTED,
      PCIN(18) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_18_UNCONNECTED,
      PCIN(17) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_17_UNCONNECTED,
      PCIN(16) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_16_UNCONNECTED,
      PCIN(15) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_15_UNCONNECTED,
      PCIN(14) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_14_UNCONNECTED,
      PCIN(13) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_13_UNCONNECTED,
      PCIN(12) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_12_UNCONNECTED,
      PCIN(11) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_11_UNCONNECTED,
      PCIN(10) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_10_UNCONNECTED,
      PCIN(9) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_9_UNCONNECTED,
      PCIN(8) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_8_UNCONNECTED,
      PCIN(7) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_7_UNCONNECTED,
      PCIN(6) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_6_UNCONNECTED,
      PCIN(5) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_5_UNCONNECTED,
      PCIN(4) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_4_UNCONNECTED,
      PCIN(3) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_3_UNCONNECTED,
      PCIN(2) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_2_UNCONNECTED,
      PCIN(1) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_1_UNCONNECTED,
      PCIN(0) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCIN_0_UNCONNECTED,
      C(47) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(46) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(45) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(44) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(43) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(42) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(41) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(40) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(39) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(38) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(37) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(36) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(35) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(34) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(33) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(32) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(31) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(30) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(29) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(28) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(27) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(26) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(25) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(24) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(23) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(22) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(21) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(20) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(19) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(18) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      P(47) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_47_UNCONNECTED,
      P(46) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_46_UNCONNECTED,
      P(45) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_45_UNCONNECTED,
      P(44) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_44_UNCONNECTED,
      P(43) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_43_UNCONNECTED,
      P(42) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_42_UNCONNECTED,
      P(41) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_41_UNCONNECTED,
      P(40) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_40_UNCONNECTED,
      P(39) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_39_UNCONNECTED,
      P(38) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_38_UNCONNECTED,
      P(37) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_37_UNCONNECTED,
      P(36) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_36_UNCONNECTED,
      P(35) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_35_UNCONNECTED,
      P(34) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_34_UNCONNECTED,
      P(33) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_33_UNCONNECTED,
      P(32) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_32_UNCONNECTED,
      P(31) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_31_UNCONNECTED,
      P(30) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_30_UNCONNECTED,
      P(29) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_29_UNCONNECTED,
      P(28) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_28_UNCONNECTED,
      P(27) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_27_UNCONNECTED,
      P(26) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_26_UNCONNECTED,
      P(25) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_25_UNCONNECTED,
      P(24) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_24_UNCONNECTED,
      P(23) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_23_UNCONNECTED,
      P(22) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_22_UNCONNECTED,
      P(21) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_21_UNCONNECTED,
      P(20) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_20_UNCONNECTED,
      P(19) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_19_UNCONNECTED,
      P(18) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_18_UNCONNECTED,
      P(17) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_17_UNCONNECTED,
      P(16) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_16_UNCONNECTED,
      P(15) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_15_UNCONNECTED,
      P(14) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_14_UNCONNECTED,
      P(13) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_13_UNCONNECTED,
      P(12) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_12_UNCONNECTED,
      P(11) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_11_UNCONNECTED,
      P(10) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_10_UNCONNECTED,
      P(9) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_9_UNCONNECTED,
      P(8) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_8_UNCONNECTED,
      P(7) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_7_UNCONNECTED,
      P(6) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_6_UNCONNECTED,
      P(5) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_5_UNCONNECTED,
      P(4) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_4_UNCONNECTED,
      P(3) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_3_UNCONNECTED,
      P(2) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_2_UNCONNECTED,
      P(1) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_1_UNCONNECTED,
      P(0) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_P_0_UNCONNECTED,
      OPMODE(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(0) => t_weightUpdateMod0_multL_posIn1(3),
      D(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      PCOUT(47) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_47_UNCONNECTED,
      PCOUT(46) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_46_UNCONNECTED,
      PCOUT(45) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_45_UNCONNECTED,
      PCOUT(44) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_44_UNCONNECTED,
      PCOUT(43) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_43_UNCONNECTED,
      PCOUT(42) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_42_UNCONNECTED,
      PCOUT(41) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_41_UNCONNECTED,
      PCOUT(40) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_40_UNCONNECTED,
      PCOUT(39) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_39_UNCONNECTED,
      PCOUT(38) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_38_UNCONNECTED,
      PCOUT(37) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_37_UNCONNECTED,
      PCOUT(36) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_36_UNCONNECTED,
      PCOUT(35) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_35_UNCONNECTED,
      PCOUT(34) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_34_UNCONNECTED,
      PCOUT(33) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_33_UNCONNECTED,
      PCOUT(32) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_32_UNCONNECTED,
      PCOUT(31) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_31_UNCONNECTED,
      PCOUT(30) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_30_UNCONNECTED,
      PCOUT(29) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_29_UNCONNECTED,
      PCOUT(28) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_28_UNCONNECTED,
      PCOUT(27) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_27_UNCONNECTED,
      PCOUT(26) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_26_UNCONNECTED,
      PCOUT(25) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_25_UNCONNECTED,
      PCOUT(24) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_24_UNCONNECTED,
      PCOUT(23) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_23_UNCONNECTED,
      PCOUT(22) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_22_UNCONNECTED,
      PCOUT(21) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_21_UNCONNECTED,
      PCOUT(20) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_20_UNCONNECTED,
      PCOUT(19) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_19_UNCONNECTED,
      PCOUT(18) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_18_UNCONNECTED,
      PCOUT(17) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_17_UNCONNECTED,
      PCOUT(16) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_16_UNCONNECTED,
      PCOUT(15) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_15_UNCONNECTED,
      PCOUT(14) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_14_UNCONNECTED,
      PCOUT(13) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_13_UNCONNECTED,
      PCOUT(12) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_12_UNCONNECTED,
      PCOUT(11) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_11_UNCONNECTED,
      PCOUT(10) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_10_UNCONNECTED,
      PCOUT(9) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_9_UNCONNECTED,
      PCOUT(8) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_8_UNCONNECTED,
      PCOUT(7) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_7_UNCONNECTED,
      PCOUT(6) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_6_UNCONNECTED,
      PCOUT(5) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_5_UNCONNECTED,
      PCOUT(4) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_4_UNCONNECTED,
      PCOUT(3) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_3_UNCONNECTED,
      PCOUT(2) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_2_UNCONNECTED,
      PCOUT(1) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_1_UNCONNECTED,
      PCOUT(0) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_PCOUT_0_UNCONNECTED,
      A(17) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(16) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(15) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(14) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(13) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(12) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(11) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(10) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(9) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(8) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(7) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(6) => t_weightUpdateMod0_multL_posIn2_6_Q,
      A(5) => t_weightUpdateMod0_multL_posIn2_5_Q,
      A(4) => t_weightUpdateMod0_multL_posIn2_4_Q,
      A(3) => t_weightDKMult0_posIn1(3),
      A(2) => t_weightDKMult0_posIn1(2),
      A(1) => t_weightUpdateMod0_multL_posIn2_1_Q,
      A(0) => t_deltaKMult_multRes(4),
      M(35) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_35_UNCONNECTED,
      M(34) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_34_UNCONNECTED,
      M(33) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_33_UNCONNECTED,
      M(32) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_32_UNCONNECTED,
      M(31) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_31_UNCONNECTED,
      M(30) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_30_UNCONNECTED,
      M(29) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_29_UNCONNECTED,
      M(28) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_28_UNCONNECTED,
      M(27) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_27_UNCONNECTED,
      M(26) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_26_UNCONNECTED,
      M(25) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_25_UNCONNECTED,
      M(24) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_24_UNCONNECTED,
      M(23) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_23_UNCONNECTED,
      M(22) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_22_UNCONNECTED,
      M(21) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_21_UNCONNECTED,
      M(20) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_20_UNCONNECTED,
      M(19) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_19_UNCONNECTED,
      M(18) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_18_UNCONNECTED,
      M(17) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_17_UNCONNECTED,
      M(16) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_16_UNCONNECTED,
      M(15) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_15_UNCONNECTED,
      M(14) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_14_UNCONNECTED,
      M(13) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_13_UNCONNECTED,
      M(12) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_12_UNCONNECTED,
      M(11) => t_weightUpdateMod1_multL_multRes(11),
      M(10) => t_weightUpdateMod1_multL_multRes(10),
      M(9) => t_weightUpdateMod1_multL_multRes(9),
      M(8) => t_weightUpdateMod1_multL_multRes(8),
      M(7) => t_weightUpdateMod1_multL_multRes(7),
      M(6) => t_weightUpdateMod1_multL_multRes(6),
      M(5) => t_weightUpdateMod1_multL_multRes(5),
      M(4) => t_weightUpdateMod1_leftMultTemp_0_Q,
      M(3) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_3_UNCONNECTED,
      M(2) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_2_UNCONNECTED,
      M(1) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_1_UNCONNECTED,
      M(0) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_M_0_UNCONNECTED,
      BCIN(17) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_t_weightUpdateMod1_multL_Mmult_multRes_BCIN_0_UNCONNECTED
    );
  t_weightUpdateMod0_Madd_newWeight_xor_7_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_Madd_newWeight_cy(6),
      I1 => t_weightUpdateMod0_Madd_newWeight_lut(7),
      O => t_newWeightTemp0(7)
    );
  t_weightUpdateMod0_Madd_newWeight_xor_6_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_Madd_newWeight_cy(5),
      I1 => t_weightUpdateMod0_Madd_newWeight_lut(6),
      O => t_newWeightTemp0(6)
    );
  t_weightUpdateMod0_Madd_newWeight_cy_6_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_Madd_newWeight_cy(5),
      IA => t_weightIn0(6),
      SEL => t_weightUpdateMod0_Madd_newWeight_lut(6),
      O => t_weightUpdateMod0_Madd_newWeight_cy(6)
    );
  t_weightUpdateMod0_Madd_newWeight_xor_5_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_Madd_newWeight_cy(4),
      I1 => t_weightUpdateMod0_Madd_newWeight_lut(5),
      O => t_newWeightTemp0(5)
    );
  t_weightUpdateMod0_Madd_newWeight_cy_5_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_Madd_newWeight_cy(4),
      IA => t_weightIn0(5),
      SEL => t_weightUpdateMod0_Madd_newWeight_lut(5),
      O => t_weightUpdateMod0_Madd_newWeight_cy(5)
    );
  t_weightUpdateMod0_Madd_newWeight_xor_4_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_Madd_newWeight_cy(3),
      I1 => t_weightUpdateMod0_Madd_newWeight_lut(4),
      O => t_newWeightTemp0(4)
    );
  t_weightUpdateMod0_Madd_newWeight_cy_4_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_Madd_newWeight_cy(3),
      IA => t_weightIn0(4),
      SEL => t_weightUpdateMod0_Madd_newWeight_lut(4),
      O => t_weightUpdateMod0_Madd_newWeight_cy(4)
    );
  t_weightUpdateMod0_Madd_newWeight_xor_3_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_Madd_newWeight_cy(2),
      I1 => t_weightUpdateMod0_Madd_newWeight_lut(3),
      O => t_newWeightTemp0(3)
    );
  t_weightUpdateMod0_Madd_newWeight_cy_3_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_Madd_newWeight_cy(2),
      IA => t_weightIn0(3),
      SEL => t_weightUpdateMod0_Madd_newWeight_lut(3),
      O => t_weightUpdateMod0_Madd_newWeight_cy(3)
    );
  t_weightUpdateMod0_Madd_newWeight_xor_2_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_Madd_newWeight_cy(1),
      I1 => t_weightUpdateMod0_Madd_newWeight_lut(2),
      O => t_newWeightTemp0(2)
    );
  t_weightUpdateMod0_Madd_newWeight_cy_2_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_Madd_newWeight_cy(1),
      IA => t_weightIn0(2),
      SEL => t_weightUpdateMod0_Madd_newWeight_lut(2),
      O => t_weightUpdateMod0_Madd_newWeight_cy(2)
    );
  t_weightUpdateMod0_Madd_newWeight_xor_1_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_Madd_newWeight_cy(0),
      I1 => t_weightUpdateMod0_Madd_newWeight_lut(1),
      O => t_newWeightTemp0(1)
    );
  t_weightUpdateMod0_Madd_newWeight_cy_1_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_Madd_newWeight_cy(0),
      IA => t_weightIn0(1),
      SEL => t_weightUpdateMod0_Madd_newWeight_lut(1),
      O => t_weightUpdateMod0_Madd_newWeight_cy(1)
    );
  t_weightUpdateMod0_Madd_newWeight_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => t_weightUpdateMod0_Madd_newWeight_lut(0),
      O => t_newWeightTemp0(0)
    );
  t_weightUpdateMod0_Madd_newWeight_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => t_weightIn0(0),
      SEL => t_weightUpdateMod0_Madd_newWeight_lut(0),
      O => t_weightUpdateMod0_Madd_newWeight_cy(0)
    );
  t_weightUpdateMod0_Madd_newWeight_lut_0_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_weightIn0(0),
      ADR1 => t_weightUpdateMod0_fullProd(0),
      O => t_weightUpdateMod0_Madd_newWeight_lut(0)
    );
  t_weightUpdateMod0_multAll_Mmult_multRes : X_DSP48A1
    generic map(
      CARRYINSEL => "OPMODE5",
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      MREG => 0,
      PREG => 0,
      OPMODEREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      RSTTYPE => "SYNC",
      DREG => 0,
      B_INPUT => "DIRECT"
    )
    port map (
      CECARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTC => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTCARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CED => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTD => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEOPMODE => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEC => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYOUTF => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUTF_UNCONNECTED,
      RSTOPMODE => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTM => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CLK => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEM => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEP => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYOUT => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUT_UNCONNECTED,
      RSTA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTP => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(17) => t_weightUpdateMod0_multAll_posIn1(7),
      B(16) => t_weightUpdateMod0_multAll_posIn1(7),
      B(15) => t_weightUpdateMod0_multAll_posIn1(7),
      B(14) => t_weightUpdateMod0_multAll_posIn1(7),
      B(13) => t_weightUpdateMod0_multAll_posIn1(7),
      B(12) => t_weightUpdateMod0_multAll_posIn1(7),
      B(11) => t_weightUpdateMod0_multAll_posIn1(7),
      B(10) => t_weightUpdateMod0_multAll_posIn1(7),
      B(9) => t_weightUpdateMod0_multAll_posIn1(7),
      B(8) => t_weightUpdateMod0_multAll_posIn1(7),
      B(7) => t_weightUpdateMod0_multAll_posIn1(7),
      B(6) => t_weightUpdateMod0_multAll_posIn1(6),
      B(5) => t_weightUpdateMod0_multAll_posIn1(5),
      B(4) => t_weightUpdateMod0_multAll_posIn1(4),
      B(3) => t_weightUpdateMod0_multAll_posIn1(3),
      B(2) => t_weightUpdateMod0_multAll_posIn1(2),
      B(1) => t_weightUpdateMod0_multAll_posIn1(1),
      B(0) => t_weightUpdateMod0_leftMultTemp_0_Q,
      BCOUT(17) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_0_UNCONNECTED,
      PCIN(47) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_47_UNCONNECTED,
      PCIN(46) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_46_UNCONNECTED,
      PCIN(45) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_45_UNCONNECTED,
      PCIN(44) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_44_UNCONNECTED,
      PCIN(43) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_43_UNCONNECTED,
      PCIN(42) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_42_UNCONNECTED,
      PCIN(41) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_41_UNCONNECTED,
      PCIN(40) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_40_UNCONNECTED,
      PCIN(39) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_39_UNCONNECTED,
      PCIN(38) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_38_UNCONNECTED,
      PCIN(37) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_37_UNCONNECTED,
      PCIN(36) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_36_UNCONNECTED,
      PCIN(35) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_35_UNCONNECTED,
      PCIN(34) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_34_UNCONNECTED,
      PCIN(33) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_33_UNCONNECTED,
      PCIN(32) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_32_UNCONNECTED,
      PCIN(31) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_31_UNCONNECTED,
      PCIN(30) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_30_UNCONNECTED,
      PCIN(29) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_29_UNCONNECTED,
      PCIN(28) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_28_UNCONNECTED,
      PCIN(27) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_27_UNCONNECTED,
      PCIN(26) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_26_UNCONNECTED,
      PCIN(25) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_25_UNCONNECTED,
      PCIN(24) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_24_UNCONNECTED,
      PCIN(23) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_23_UNCONNECTED,
      PCIN(22) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_22_UNCONNECTED,
      PCIN(21) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_21_UNCONNECTED,
      PCIN(20) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_20_UNCONNECTED,
      PCIN(19) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_19_UNCONNECTED,
      PCIN(18) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_18_UNCONNECTED,
      PCIN(17) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_17_UNCONNECTED,
      PCIN(16) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_16_UNCONNECTED,
      PCIN(15) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_15_UNCONNECTED,
      PCIN(14) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_14_UNCONNECTED,
      PCIN(13) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_13_UNCONNECTED,
      PCIN(12) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_12_UNCONNECTED,
      PCIN(11) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_11_UNCONNECTED,
      PCIN(10) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_10_UNCONNECTED,
      PCIN(9) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_9_UNCONNECTED,
      PCIN(8) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_8_UNCONNECTED,
      PCIN(7) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_7_UNCONNECTED,
      PCIN(6) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_6_UNCONNECTED,
      PCIN(5) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_5_UNCONNECTED,
      PCIN(4) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_4_UNCONNECTED,
      PCIN(3) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_3_UNCONNECTED,
      PCIN(2) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_2_UNCONNECTED,
      PCIN(1) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_1_UNCONNECTED,
      PCIN(0) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCIN_0_UNCONNECTED,
      C(47) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(46) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(45) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(44) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(43) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(42) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(41) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(40) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(39) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(38) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(37) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(36) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(35) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(34) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(33) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(32) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(31) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(30) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(29) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(28) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(27) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(26) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(25) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(24) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(23) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(22) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(21) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(20) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(19) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(18) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      P(47) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_47_UNCONNECTED,
      P(46) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_46_UNCONNECTED,
      P(45) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_45_UNCONNECTED,
      P(44) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_44_UNCONNECTED,
      P(43) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_43_UNCONNECTED,
      P(42) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_42_UNCONNECTED,
      P(41) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_41_UNCONNECTED,
      P(40) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_40_UNCONNECTED,
      P(39) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_39_UNCONNECTED,
      P(38) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_38_UNCONNECTED,
      P(37) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_37_UNCONNECTED,
      P(36) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_36_UNCONNECTED,
      P(35) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_35_UNCONNECTED,
      P(34) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_34_UNCONNECTED,
      P(33) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_33_UNCONNECTED,
      P(32) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_32_UNCONNECTED,
      P(31) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_31_UNCONNECTED,
      P(30) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_30_UNCONNECTED,
      P(29) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_29_UNCONNECTED,
      P(28) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_28_UNCONNECTED,
      P(27) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_27_UNCONNECTED,
      P(26) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_26_UNCONNECTED,
      P(25) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_25_UNCONNECTED,
      P(24) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_24_UNCONNECTED,
      P(23) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_23_UNCONNECTED,
      P(22) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_22_UNCONNECTED,
      P(21) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_21_UNCONNECTED,
      P(20) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_20_UNCONNECTED,
      P(19) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_19_UNCONNECTED,
      P(18) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_18_UNCONNECTED,
      P(17) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_17_UNCONNECTED,
      P(16) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_16_UNCONNECTED,
      P(15) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_15_UNCONNECTED,
      P(14) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_14_UNCONNECTED,
      P(13) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_13_UNCONNECTED,
      P(12) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_12_UNCONNECTED,
      P(11) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_11_UNCONNECTED,
      P(10) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_10_UNCONNECTED,
      P(9) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_9_UNCONNECTED,
      P(8) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_8_UNCONNECTED,
      P(7) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_7_UNCONNECTED,
      P(6) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_6_UNCONNECTED,
      P(5) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_5_UNCONNECTED,
      P(4) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_4_UNCONNECTED,
      P(3) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_3_UNCONNECTED,
      P(2) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_2_UNCONNECTED,
      P(1) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_1_UNCONNECTED,
      P(0) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_P_0_UNCONNECTED,
      OPMODE(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(0) => t_weightUpdateMod0_multL_posIn1(3),
      D(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      PCOUT(47) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_47_UNCONNECTED,
      PCOUT(46) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_46_UNCONNECTED,
      PCOUT(45) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_45_UNCONNECTED,
      PCOUT(44) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_44_UNCONNECTED,
      PCOUT(43) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_43_UNCONNECTED,
      PCOUT(42) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_42_UNCONNECTED,
      PCOUT(41) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_41_UNCONNECTED,
      PCOUT(40) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_40_UNCONNECTED,
      PCOUT(39) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_39_UNCONNECTED,
      PCOUT(38) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_38_UNCONNECTED,
      PCOUT(37) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_37_UNCONNECTED,
      PCOUT(36) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_36_UNCONNECTED,
      PCOUT(35) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_35_UNCONNECTED,
      PCOUT(34) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_34_UNCONNECTED,
      PCOUT(33) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_33_UNCONNECTED,
      PCOUT(32) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_32_UNCONNECTED,
      PCOUT(31) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_31_UNCONNECTED,
      PCOUT(30) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_30_UNCONNECTED,
      PCOUT(29) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_29_UNCONNECTED,
      PCOUT(28) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_28_UNCONNECTED,
      PCOUT(27) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_27_UNCONNECTED,
      PCOUT(26) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_26_UNCONNECTED,
      PCOUT(25) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_25_UNCONNECTED,
      PCOUT(24) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_24_UNCONNECTED,
      PCOUT(23) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_23_UNCONNECTED,
      PCOUT(22) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_22_UNCONNECTED,
      PCOUT(21) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_21_UNCONNECTED,
      PCOUT(20) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_20_UNCONNECTED,
      PCOUT(19) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_19_UNCONNECTED,
      PCOUT(18) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_18_UNCONNECTED,
      PCOUT(17) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_17_UNCONNECTED,
      PCOUT(16) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_16_UNCONNECTED,
      PCOUT(15) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_15_UNCONNECTED,
      PCOUT(14) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_14_UNCONNECTED,
      PCOUT(13) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_13_UNCONNECTED,
      PCOUT(12) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_12_UNCONNECTED,
      PCOUT(11) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_11_UNCONNECTED,
      PCOUT(10) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_10_UNCONNECTED,
      PCOUT(9) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_9_UNCONNECTED,
      PCOUT(8) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_8_UNCONNECTED,
      PCOUT(7) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_7_UNCONNECTED,
      PCOUT(6) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_6_UNCONNECTED,
      PCOUT(5) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_5_UNCONNECTED,
      PCOUT(4) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_4_UNCONNECTED,
      PCOUT(3) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_3_UNCONNECTED,
      PCOUT(2) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_2_UNCONNECTED,
      PCOUT(1) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_1_UNCONNECTED,
      PCOUT(0) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_0_UNCONNECTED,
      A(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      A(4) => mLOut(4),
      A(3) => mLOut(3),
      A(2) => mLOut(2),
      A(1) => mLOut(1),
      A(0) => mLOut(0),
      M(35) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_35_UNCONNECTED,
      M(34) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_34_UNCONNECTED,
      M(33) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_33_UNCONNECTED,
      M(32) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_32_UNCONNECTED,
      M(31) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_31_UNCONNECTED,
      M(30) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_30_UNCONNECTED,
      M(29) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_29_UNCONNECTED,
      M(28) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_28_UNCONNECTED,
      M(27) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_27_UNCONNECTED,
      M(26) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_26_UNCONNECTED,
      M(25) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_25_UNCONNECTED,
      M(24) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_24_UNCONNECTED,
      M(23) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_23_UNCONNECTED,
      M(22) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_22_UNCONNECTED,
      M(21) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_21_UNCONNECTED,
      M(20) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_20_UNCONNECTED,
      M(19) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_19_UNCONNECTED,
      M(18) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_18_UNCONNECTED,
      M(17) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_17_UNCONNECTED,
      M(16) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_16_UNCONNECTED,
      M(15) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_15_UNCONNECTED,
      M(14) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_14_UNCONNECTED,
      M(13) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_13_UNCONNECTED,
      M(12) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_12_UNCONNECTED,
      M(11) => t_weightUpdateMod0_multAll_multRes(11),
      M(10) => t_weightUpdateMod0_multAll_multRes(10),
      M(9) => t_weightUpdateMod0_multAll_multRes(9),
      M(8) => t_weightUpdateMod0_multAll_multRes(8),
      M(7) => t_weightUpdateMod0_multAll_multRes(7),
      M(6) => t_weightUpdateMod0_multAll_multRes(6),
      M(5) => t_weightUpdateMod0_multAll_multRes(5),
      M(4) => t_weightUpdateMod0_fullProd(0),
      M(3) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_3_UNCONNECTED,
      M(2) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_2_UNCONNECTED,
      M(1) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_1_UNCONNECTED,
      M(0) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_M_0_UNCONNECTED,
      BCIN(17) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_t_weightUpdateMod0_multAll_Mmult_multRes_BCIN_0_UNCONNECTED
    );
  t_weightUpdateMod0_multL_Mmult_multRes : X_DSP48A1
    generic map(
      CARRYINSEL => "OPMODE5",
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      MREG => 0,
      PREG => 0,
      OPMODEREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      RSTTYPE => "SYNC",
      DREG => 0,
      B_INPUT => "DIRECT"
    )
    port map (
      CECARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTC => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTCARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CED => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTD => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEOPMODE => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEC => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYOUTF => NLW_t_weightUpdateMod0_multL_Mmult_multRes_CARRYOUTF_UNCONNECTED,
      RSTOPMODE => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTM => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CLK => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEM => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEP => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYOUT => NLW_t_weightUpdateMod0_multL_Mmult_multRes_CARRYOUT_UNCONNECTED,
      RSTA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTP => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(3) => t_weightUpdateMod0_multL_posIn1(3),
      B(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      BCOUT(17) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCOUT_0_UNCONNECTED,
      PCIN(47) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_47_UNCONNECTED,
      PCIN(46) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_46_UNCONNECTED,
      PCIN(45) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_45_UNCONNECTED,
      PCIN(44) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_44_UNCONNECTED,
      PCIN(43) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_43_UNCONNECTED,
      PCIN(42) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_42_UNCONNECTED,
      PCIN(41) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_41_UNCONNECTED,
      PCIN(40) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_40_UNCONNECTED,
      PCIN(39) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_39_UNCONNECTED,
      PCIN(38) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_38_UNCONNECTED,
      PCIN(37) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_37_UNCONNECTED,
      PCIN(36) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_36_UNCONNECTED,
      PCIN(35) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_35_UNCONNECTED,
      PCIN(34) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_34_UNCONNECTED,
      PCIN(33) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_33_UNCONNECTED,
      PCIN(32) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_32_UNCONNECTED,
      PCIN(31) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_31_UNCONNECTED,
      PCIN(30) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_30_UNCONNECTED,
      PCIN(29) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_29_UNCONNECTED,
      PCIN(28) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_28_UNCONNECTED,
      PCIN(27) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_27_UNCONNECTED,
      PCIN(26) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_26_UNCONNECTED,
      PCIN(25) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_25_UNCONNECTED,
      PCIN(24) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_24_UNCONNECTED,
      PCIN(23) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_23_UNCONNECTED,
      PCIN(22) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_22_UNCONNECTED,
      PCIN(21) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_21_UNCONNECTED,
      PCIN(20) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_20_UNCONNECTED,
      PCIN(19) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_19_UNCONNECTED,
      PCIN(18) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_18_UNCONNECTED,
      PCIN(17) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_17_UNCONNECTED,
      PCIN(16) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_16_UNCONNECTED,
      PCIN(15) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_15_UNCONNECTED,
      PCIN(14) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_14_UNCONNECTED,
      PCIN(13) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_13_UNCONNECTED,
      PCIN(12) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_12_UNCONNECTED,
      PCIN(11) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_11_UNCONNECTED,
      PCIN(10) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_10_UNCONNECTED,
      PCIN(9) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_9_UNCONNECTED,
      PCIN(8) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_8_UNCONNECTED,
      PCIN(7) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_7_UNCONNECTED,
      PCIN(6) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_6_UNCONNECTED,
      PCIN(5) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_5_UNCONNECTED,
      PCIN(4) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_4_UNCONNECTED,
      PCIN(3) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_3_UNCONNECTED,
      PCIN(2) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_2_UNCONNECTED,
      PCIN(1) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_1_UNCONNECTED,
      PCIN(0) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCIN_0_UNCONNECTED,
      C(47) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(46) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(45) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(44) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(43) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(42) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(41) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(40) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(39) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(38) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(37) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(36) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(35) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(34) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(33) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(32) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(31) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(30) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(29) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(28) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(27) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(26) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(25) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(24) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(23) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(22) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(21) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(20) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(19) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(18) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      P(47) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_47_UNCONNECTED,
      P(46) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_46_UNCONNECTED,
      P(45) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_45_UNCONNECTED,
      P(44) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_44_UNCONNECTED,
      P(43) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_43_UNCONNECTED,
      P(42) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_42_UNCONNECTED,
      P(41) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_41_UNCONNECTED,
      P(40) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_40_UNCONNECTED,
      P(39) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_39_UNCONNECTED,
      P(38) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_38_UNCONNECTED,
      P(37) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_37_UNCONNECTED,
      P(36) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_36_UNCONNECTED,
      P(35) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_35_UNCONNECTED,
      P(34) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_34_UNCONNECTED,
      P(33) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_33_UNCONNECTED,
      P(32) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_32_UNCONNECTED,
      P(31) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_31_UNCONNECTED,
      P(30) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_30_UNCONNECTED,
      P(29) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_29_UNCONNECTED,
      P(28) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_28_UNCONNECTED,
      P(27) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_27_UNCONNECTED,
      P(26) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_26_UNCONNECTED,
      P(25) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_25_UNCONNECTED,
      P(24) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_24_UNCONNECTED,
      P(23) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_23_UNCONNECTED,
      P(22) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_22_UNCONNECTED,
      P(21) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_21_UNCONNECTED,
      P(20) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_20_UNCONNECTED,
      P(19) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_19_UNCONNECTED,
      P(18) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_18_UNCONNECTED,
      P(17) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_17_UNCONNECTED,
      P(16) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_16_UNCONNECTED,
      P(15) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_15_UNCONNECTED,
      P(14) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_14_UNCONNECTED,
      P(13) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_13_UNCONNECTED,
      P(12) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_12_UNCONNECTED,
      P(11) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_11_UNCONNECTED,
      P(10) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_10_UNCONNECTED,
      P(9) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_9_UNCONNECTED,
      P(8) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_8_UNCONNECTED,
      P(7) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_7_UNCONNECTED,
      P(6) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_6_UNCONNECTED,
      P(5) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_5_UNCONNECTED,
      P(4) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_4_UNCONNECTED,
      P(3) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_3_UNCONNECTED,
      P(2) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_2_UNCONNECTED,
      P(1) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_1_UNCONNECTED,
      P(0) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_P_0_UNCONNECTED,
      OPMODE(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(0) => t_weightUpdateMod0_multL_posIn1(3),
      D(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      PCOUT(47) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_47_UNCONNECTED,
      PCOUT(46) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_46_UNCONNECTED,
      PCOUT(45) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_45_UNCONNECTED,
      PCOUT(44) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_44_UNCONNECTED,
      PCOUT(43) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_43_UNCONNECTED,
      PCOUT(42) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_42_UNCONNECTED,
      PCOUT(41) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_41_UNCONNECTED,
      PCOUT(40) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_40_UNCONNECTED,
      PCOUT(39) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_39_UNCONNECTED,
      PCOUT(38) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_38_UNCONNECTED,
      PCOUT(37) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_37_UNCONNECTED,
      PCOUT(36) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_36_UNCONNECTED,
      PCOUT(35) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_35_UNCONNECTED,
      PCOUT(34) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_34_UNCONNECTED,
      PCOUT(33) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_33_UNCONNECTED,
      PCOUT(32) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_32_UNCONNECTED,
      PCOUT(31) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_31_UNCONNECTED,
      PCOUT(30) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_30_UNCONNECTED,
      PCOUT(29) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_29_UNCONNECTED,
      PCOUT(28) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_28_UNCONNECTED,
      PCOUT(27) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_27_UNCONNECTED,
      PCOUT(26) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_26_UNCONNECTED,
      PCOUT(25) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_25_UNCONNECTED,
      PCOUT(24) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_24_UNCONNECTED,
      PCOUT(23) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_23_UNCONNECTED,
      PCOUT(22) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_22_UNCONNECTED,
      PCOUT(21) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_21_UNCONNECTED,
      PCOUT(20) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_20_UNCONNECTED,
      PCOUT(19) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_19_UNCONNECTED,
      PCOUT(18) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_18_UNCONNECTED,
      PCOUT(17) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_17_UNCONNECTED,
      PCOUT(16) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_16_UNCONNECTED,
      PCOUT(15) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_15_UNCONNECTED,
      PCOUT(14) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_14_UNCONNECTED,
      PCOUT(13) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_13_UNCONNECTED,
      PCOUT(12) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_12_UNCONNECTED,
      PCOUT(11) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_11_UNCONNECTED,
      PCOUT(10) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_10_UNCONNECTED,
      PCOUT(9) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_9_UNCONNECTED,
      PCOUT(8) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_8_UNCONNECTED,
      PCOUT(7) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_7_UNCONNECTED,
      PCOUT(6) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_6_UNCONNECTED,
      PCOUT(5) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_5_UNCONNECTED,
      PCOUT(4) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_4_UNCONNECTED,
      PCOUT(3) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_3_UNCONNECTED,
      PCOUT(2) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_2_UNCONNECTED,
      PCOUT(1) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_1_UNCONNECTED,
      PCOUT(0) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_PCOUT_0_UNCONNECTED,
      A(17) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(16) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(15) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(14) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(13) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(12) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(11) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(10) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(9) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(8) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(7) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(6) => t_weightUpdateMod0_multL_posIn2_6_Q,
      A(5) => t_weightUpdateMod0_multL_posIn2_5_Q,
      A(4) => t_weightUpdateMod0_multL_posIn2_4_Q,
      A(3) => t_weightDKMult0_posIn1(3),
      A(2) => t_weightDKMult0_posIn1(2),
      A(1) => t_weightUpdateMod0_multL_posIn2_1_Q,
      A(0) => t_deltaKMult_multRes(4),
      M(35) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_35_UNCONNECTED,
      M(34) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_34_UNCONNECTED,
      M(33) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_33_UNCONNECTED,
      M(32) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_32_UNCONNECTED,
      M(31) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_31_UNCONNECTED,
      M(30) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_30_UNCONNECTED,
      M(29) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_29_UNCONNECTED,
      M(28) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_28_UNCONNECTED,
      M(27) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_27_UNCONNECTED,
      M(26) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_26_UNCONNECTED,
      M(25) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_25_UNCONNECTED,
      M(24) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_24_UNCONNECTED,
      M(23) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_23_UNCONNECTED,
      M(22) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_22_UNCONNECTED,
      M(21) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_21_UNCONNECTED,
      M(20) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_20_UNCONNECTED,
      M(19) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_19_UNCONNECTED,
      M(18) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_18_UNCONNECTED,
      M(17) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_17_UNCONNECTED,
      M(16) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_16_UNCONNECTED,
      M(15) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_15_UNCONNECTED,
      M(14) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_14_UNCONNECTED,
      M(13) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_13_UNCONNECTED,
      M(12) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_12_UNCONNECTED,
      M(11) => t_weightUpdateMod0_multL_multRes(11),
      M(10) => t_weightUpdateMod0_multL_multRes(10),
      M(9) => t_weightUpdateMod0_multL_multRes(9),
      M(8) => t_weightUpdateMod0_multL_multRes(8),
      M(7) => t_weightUpdateMod0_multL_multRes(7),
      M(6) => t_weightUpdateMod0_multL_multRes(6),
      M(5) => t_weightUpdateMod0_multL_multRes(5),
      M(4) => t_weightUpdateMod0_leftMultTemp_0_Q,
      M(3) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_3_UNCONNECTED,
      M(2) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_2_UNCONNECTED,
      M(1) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_1_UNCONNECTED,
      M(0) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_M_0_UNCONNECTED,
      BCIN(17) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_t_weightUpdateMod0_multL_Mmult_multRes_BCIN_0_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight7_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_7_479,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_73
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight7_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => t_weight7_ADDERTREE_INTERNAL_Madd36_480,
      O => t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_7_479
    );
  t_weight7_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight7_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight7_ADDERTREE_INTERNAL_Madd36_480
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_5_484,
      I1 => t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_6_482,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_63
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_5_484,
      IA => t_weight7_ADDERTREE_INTERNAL_Madd35_483,
      SEL => t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_6_482,
      O => t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight7_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => t_weight7_ADDERTREE_INTERNAL_Madd35_483,
      O => t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_6_482
    );
  t_weight7_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight7_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight7_ADDERTREE_INTERNAL_Madd35_483
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_4_487,
      I1 => t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_5_485,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_53
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_4_487,
      IA => t_weight7_ADDERTREE_INTERNAL_Madd34_486,
      SEL => t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_5_485,
      O => t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_5_484
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight7_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => t_weight7_ADDERTREE_INTERNAL_Madd34_486,
      O => t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_5_485
    );
  t_weight7_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight7_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight7_ADDERTREE_INTERNAL_Madd34_486
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_490,
      I1 => t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_4_488,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_43
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_490,
      IA => t_weight7_ADDERTREE_INTERNAL_Madd33_489,
      SEL => t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_4_488,
      O => t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_4_487
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight7_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => t_weight7_ADDERTREE_INTERNAL_Madd33_489,
      O => t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_4_488
    );
  t_weight7_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight7_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight7_ADDERTREE_INTERNAL_Madd33_489
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_493,
      I1 => t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_3_491,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_33
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_493,
      IA => t_weight7_ADDERTREE_INTERNAL_Madd32_492,
      SEL => t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_3_491,
      O => t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_490
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight7_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => t_weight7_ADDERTREE_INTERNAL_Madd32_492,
      O => t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_3_491
    );
  t_weight7_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight7_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight7_ADDERTREE_INTERNAL_Madd32_492
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_1_496,
      I1 => t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_2_494,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_23
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_1_496,
      IA => t_weight7_ADDERTREE_INTERNAL_Madd31_495,
      SEL => t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_2_494,
      O => t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_493
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight7_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => t_weight7_ADDERTREE_INTERNAL_Madd31_495,
      O => t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_2_494
    );
  t_weight7_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight7_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight7_ADDERTREE_INTERNAL_Madd31_495
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => t_weight7_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_1_497,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_13
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => t_weight7_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_1_497,
      O => t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_1_496
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight7_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_1_497
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight7_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  t_weight7_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_499,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_71
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight7_ADDERTREE_INTERNAL_Madd16_500,
      O => t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_499
    );
  t_weight7_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight7_ADDERTREE_INTERNAL_Madd16_500
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_5_504,
      I1 => t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_502,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_61
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_5_504,
      IA => t_weight7_ADDERTREE_INTERNAL_Madd15_503,
      SEL => t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_502,
      O => t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight7_ADDERTREE_INTERNAL_Madd15_503,
      O => t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_502
    );
  t_weight7_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight7_ADDERTREE_INTERNAL_Madd15_503
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_4_507,
      I1 => t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_505,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_51
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_4_507,
      IA => t_weight7_ADDERTREE_INTERNAL_Madd14_506,
      SEL => t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_505,
      O => t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_5_504
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight7_ADDERTREE_INTERNAL_Madd14_506,
      O => t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_505
    );
  t_weight7_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight7_ADDERTREE_INTERNAL_Madd14_506
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_510,
      I1 => t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_508,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_41
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_510,
      IA => t_weight7_ADDERTREE_INTERNAL_Madd13_509,
      SEL => t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_508,
      O => t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_4_507
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight7_ADDERTREE_INTERNAL_Madd13_509,
      O => t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_508
    );
  t_weight7_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight7_ADDERTREE_INTERNAL_Madd13_509
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_513,
      I1 => t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_511,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_31
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_513,
      IA => t_weight7_ADDERTREE_INTERNAL_Madd12_512,
      SEL => t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_511,
      O => t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_510
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight7_ADDERTREE_INTERNAL_Madd12_512,
      O => t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_511
    );
  t_weight7_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight7_ADDERTREE_INTERNAL_Madd12_512
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_1_516,
      I1 => t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_514,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_21
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_1_516,
      IA => t_weight7_ADDERTREE_INTERNAL_Madd11_515,
      SEL => t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_514,
      O => t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_513
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight7_ADDERTREE_INTERNAL_Madd11_515,
      O => t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_514
    );
  t_weight7_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight7_ADDERTREE_INTERNAL_Madd11_515
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => t_weight7_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_517,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_11
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => t_weight7_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_517,
      O => t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_1_516
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_517
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight7_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  t_weight6_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_7_533,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_73
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => t_weight6_ADDERTREE_INTERNAL_Madd36_534,
      O => t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_7_533
    );
  t_weight6_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight6_ADDERTREE_INTERNAL_Madd36_534
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_5_538,
      I1 => t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_6_536,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_63
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_5_538,
      IA => t_weight6_ADDERTREE_INTERNAL_Madd35_537,
      SEL => t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_6_536,
      O => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => t_weight6_ADDERTREE_INTERNAL_Madd35_537,
      O => t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_6_536
    );
  t_weight6_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight6_ADDERTREE_INTERNAL_Madd35_537
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_4_541,
      I1 => t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_5_539,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_53
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_4_541,
      IA => t_weight6_ADDERTREE_INTERNAL_Madd34_540,
      SEL => t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_5_539,
      O => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_5_538
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => t_weight6_ADDERTREE_INTERNAL_Madd34_540,
      O => t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_5_539
    );
  t_weight6_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight6_ADDERTREE_INTERNAL_Madd34_540
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_544,
      I1 => t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_4_542,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_43
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_544,
      IA => t_weight6_ADDERTREE_INTERNAL_Madd33_543,
      SEL => t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_4_542,
      O => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_4_541
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => t_weight6_ADDERTREE_INTERNAL_Madd33_543,
      O => t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_4_542
    );
  t_weight6_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight6_ADDERTREE_INTERNAL_Madd33_543
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_547,
      I1 => t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_3_545,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_33
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_547,
      IA => t_weight6_ADDERTREE_INTERNAL_Madd32_546,
      SEL => t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_3_545,
      O => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_544
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => t_weight6_ADDERTREE_INTERNAL_Madd32_546,
      O => t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_3_545
    );
  t_weight6_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight6_ADDERTREE_INTERNAL_Madd32_546
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_1_550,
      I1 => t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_2_548,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_23
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_1_550,
      IA => t_weight6_ADDERTREE_INTERNAL_Madd31_549,
      SEL => t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_2_548,
      O => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_547
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => t_weight6_ADDERTREE_INTERNAL_Madd31_549,
      O => t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_2_548
    );
  t_weight6_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight6_ADDERTREE_INTERNAL_Madd31_549
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => t_weight6_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_1_551,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_13
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => t_weight6_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_1_551,
      O => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_1_550
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_1_551
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight6_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  t_weight6_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_553,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_71
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight6_ADDERTREE_INTERNAL_Madd16_554,
      O => t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_553
    );
  t_weight6_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight6_ADDERTREE_INTERNAL_Madd16_554
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_5_558,
      I1 => t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_556,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_61
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_5_558,
      IA => t_weight6_ADDERTREE_INTERNAL_Madd15_557,
      SEL => t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_556,
      O => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight6_ADDERTREE_INTERNAL_Madd15_557,
      O => t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_556
    );
  t_weight6_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight6_ADDERTREE_INTERNAL_Madd15_557
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_4_561,
      I1 => t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_559,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_51
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_4_561,
      IA => t_weight6_ADDERTREE_INTERNAL_Madd14_560,
      SEL => t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_559,
      O => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_5_558
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight6_ADDERTREE_INTERNAL_Madd14_560,
      O => t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_559
    );
  t_weight6_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight6_ADDERTREE_INTERNAL_Madd14_560
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_564,
      I1 => t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_562,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_41
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_564,
      IA => t_weight6_ADDERTREE_INTERNAL_Madd13_563,
      SEL => t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_562,
      O => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_4_561
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight6_ADDERTREE_INTERNAL_Madd13_563,
      O => t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_562
    );
  t_weight6_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight6_ADDERTREE_INTERNAL_Madd13_563
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_567,
      I1 => t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_565,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_31
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_567,
      IA => t_weight6_ADDERTREE_INTERNAL_Madd12_566,
      SEL => t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_565,
      O => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_564
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight6_ADDERTREE_INTERNAL_Madd12_566,
      O => t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_565
    );
  t_weight6_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight6_ADDERTREE_INTERNAL_Madd12_566
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_1_570,
      I1 => t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_568,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_21
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_1_570,
      IA => t_weight6_ADDERTREE_INTERNAL_Madd11_569,
      SEL => t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_568,
      O => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_567
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight6_ADDERTREE_INTERNAL_Madd11_569,
      O => t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_568
    );
  t_weight6_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight6_ADDERTREE_INTERNAL_Madd11_569
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => t_weight6_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_571,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_11
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => t_weight6_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_571,
      O => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_1_570
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_571
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight6_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  t_weight5_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight5_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_7_587,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_73
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight5_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => t_weight5_ADDERTREE_INTERNAL_Madd36_588,
      O => t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_7_587
    );
  t_weight5_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight5_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight5_ADDERTREE_INTERNAL_Madd36_588
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_5_592,
      I1 => t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_6_590,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_63
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_5_592,
      IA => t_weight5_ADDERTREE_INTERNAL_Madd35_591,
      SEL => t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_6_590,
      O => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight5_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => t_weight5_ADDERTREE_INTERNAL_Madd35_591,
      O => t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_6_590
    );
  t_weight5_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight5_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight5_ADDERTREE_INTERNAL_Madd35_591
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_4_595,
      I1 => t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_5_593,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_53
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_4_595,
      IA => t_weight5_ADDERTREE_INTERNAL_Madd34_594,
      SEL => t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_5_593,
      O => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_5_592
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight5_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => t_weight5_ADDERTREE_INTERNAL_Madd34_594,
      O => t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_5_593
    );
  t_weight5_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight5_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight5_ADDERTREE_INTERNAL_Madd34_594
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_598,
      I1 => t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_4_596,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_43
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_598,
      IA => t_weight5_ADDERTREE_INTERNAL_Madd33_597,
      SEL => t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_4_596,
      O => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_4_595
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight5_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => t_weight5_ADDERTREE_INTERNAL_Madd33_597,
      O => t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_4_596
    );
  t_weight5_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight5_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight5_ADDERTREE_INTERNAL_Madd33_597
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_601,
      I1 => t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_3_599,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_33
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_601,
      IA => t_weight5_ADDERTREE_INTERNAL_Madd32_600,
      SEL => t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_3_599,
      O => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_598
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight5_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => t_weight5_ADDERTREE_INTERNAL_Madd32_600,
      O => t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_3_599
    );
  t_weight5_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight5_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight5_ADDERTREE_INTERNAL_Madd32_600
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_1_604,
      I1 => t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_2_602,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_23
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_1_604,
      IA => t_weight5_ADDERTREE_INTERNAL_Madd31_603,
      SEL => t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_2_602,
      O => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_601
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight5_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => t_weight5_ADDERTREE_INTERNAL_Madd31_603,
      O => t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_2_602
    );
  t_weight5_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight5_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight5_ADDERTREE_INTERNAL_Madd31_603
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => t_weight5_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_1_605,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_13
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => t_weight5_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_1_605,
      O => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_1_604
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight5_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_1_605
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight5_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  t_weight5_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_607,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_71
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight5_ADDERTREE_INTERNAL_Madd16_608,
      O => t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_607
    );
  t_weight5_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight5_ADDERTREE_INTERNAL_Madd16_608
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_5_612,
      I1 => t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_610,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_61
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_5_612,
      IA => t_weight5_ADDERTREE_INTERNAL_Madd15_611,
      SEL => t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_610,
      O => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight5_ADDERTREE_INTERNAL_Madd15_611,
      O => t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_610
    );
  t_weight5_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight5_ADDERTREE_INTERNAL_Madd15_611
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_4_615,
      I1 => t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_613,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_51
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_4_615,
      IA => t_weight5_ADDERTREE_INTERNAL_Madd14_614,
      SEL => t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_613,
      O => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_5_612
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight5_ADDERTREE_INTERNAL_Madd14_614,
      O => t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_613
    );
  t_weight5_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight5_ADDERTREE_INTERNAL_Madd14_614
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_618,
      I1 => t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_616,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_41
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_618,
      IA => t_weight5_ADDERTREE_INTERNAL_Madd13_617,
      SEL => t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_616,
      O => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_4_615
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight5_ADDERTREE_INTERNAL_Madd13_617,
      O => t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_616
    );
  t_weight5_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight5_ADDERTREE_INTERNAL_Madd13_617
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_621,
      I1 => t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_619,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_31
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_621,
      IA => t_weight5_ADDERTREE_INTERNAL_Madd12_620,
      SEL => t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_619,
      O => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_618
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight5_ADDERTREE_INTERNAL_Madd12_620,
      O => t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_619
    );
  t_weight5_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight5_ADDERTREE_INTERNAL_Madd12_620
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_1_624,
      I1 => t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_622,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_21
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_1_624,
      IA => t_weight5_ADDERTREE_INTERNAL_Madd11_623,
      SEL => t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_622,
      O => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_621
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight5_ADDERTREE_INTERNAL_Madd11_623,
      O => t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_622
    );
  t_weight5_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight5_ADDERTREE_INTERNAL_Madd11_623
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => t_weight5_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_625,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_11
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => t_weight5_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_625,
      O => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_1_624
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_625
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight5_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  t_weight4_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight4_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_7_641,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_73
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight4_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => t_weight4_ADDERTREE_INTERNAL_Madd36_642,
      O => t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_7_641
    );
  t_weight4_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight4_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight4_ADDERTREE_INTERNAL_Madd36_642
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_5_646,
      I1 => t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_6_644,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_63
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_5_646,
      IA => t_weight4_ADDERTREE_INTERNAL_Madd35_645,
      SEL => t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_6_644,
      O => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight4_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => t_weight4_ADDERTREE_INTERNAL_Madd35_645,
      O => t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_6_644
    );
  t_weight4_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight4_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight4_ADDERTREE_INTERNAL_Madd35_645
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_4_649,
      I1 => t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_5_647,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_53
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_4_649,
      IA => t_weight4_ADDERTREE_INTERNAL_Madd34_648,
      SEL => t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_5_647,
      O => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_5_646
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight4_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => t_weight4_ADDERTREE_INTERNAL_Madd34_648,
      O => t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_5_647
    );
  t_weight4_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight4_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight4_ADDERTREE_INTERNAL_Madd34_648
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_652,
      I1 => t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_4_650,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_43
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_652,
      IA => t_weight4_ADDERTREE_INTERNAL_Madd33_651,
      SEL => t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_4_650,
      O => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_4_649
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight4_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => t_weight4_ADDERTREE_INTERNAL_Madd33_651,
      O => t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_4_650
    );
  t_weight4_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight4_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight4_ADDERTREE_INTERNAL_Madd33_651
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_655,
      I1 => t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_3_653,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_33
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_655,
      IA => t_weight4_ADDERTREE_INTERNAL_Madd32_654,
      SEL => t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_3_653,
      O => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_652
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight4_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => t_weight4_ADDERTREE_INTERNAL_Madd32_654,
      O => t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_3_653
    );
  t_weight4_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight4_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight4_ADDERTREE_INTERNAL_Madd32_654
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_1_658,
      I1 => t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_2_656,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_23
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_1_658,
      IA => t_weight4_ADDERTREE_INTERNAL_Madd31_657,
      SEL => t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_2_656,
      O => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_655
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight4_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => t_weight4_ADDERTREE_INTERNAL_Madd31_657,
      O => t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_2_656
    );
  t_weight4_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight4_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight4_ADDERTREE_INTERNAL_Madd31_657
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => t_weight4_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_1_659,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_13
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => t_weight4_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_1_659,
      O => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_1_658
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight4_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_1_659
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight4_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  t_weight4_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_661,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_71
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight4_ADDERTREE_INTERNAL_Madd16_662,
      O => t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_661
    );
  t_weight4_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight4_ADDERTREE_INTERNAL_Madd16_662
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_5_666,
      I1 => t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_664,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_61
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_5_666,
      IA => t_weight4_ADDERTREE_INTERNAL_Madd15_665,
      SEL => t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_664,
      O => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight4_ADDERTREE_INTERNAL_Madd15_665,
      O => t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_664
    );
  t_weight4_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight4_ADDERTREE_INTERNAL_Madd15_665
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_4_669,
      I1 => t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_667,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_51
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_4_669,
      IA => t_weight4_ADDERTREE_INTERNAL_Madd14_668,
      SEL => t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_667,
      O => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_5_666
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight4_ADDERTREE_INTERNAL_Madd14_668,
      O => t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_667
    );
  t_weight4_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight4_ADDERTREE_INTERNAL_Madd14_668
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_672,
      I1 => t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_670,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_41
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_672,
      IA => t_weight4_ADDERTREE_INTERNAL_Madd13_671,
      SEL => t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_670,
      O => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_4_669
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight4_ADDERTREE_INTERNAL_Madd13_671,
      O => t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_670
    );
  t_weight4_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight4_ADDERTREE_INTERNAL_Madd13_671
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_675,
      I1 => t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_673,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_31
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_675,
      IA => t_weight4_ADDERTREE_INTERNAL_Madd12_674,
      SEL => t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_673,
      O => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_672
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight4_ADDERTREE_INTERNAL_Madd12_674,
      O => t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_673
    );
  t_weight4_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight4_ADDERTREE_INTERNAL_Madd12_674
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_1_678,
      I1 => t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_676,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_21
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_1_678,
      IA => t_weight4_ADDERTREE_INTERNAL_Madd11_677,
      SEL => t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_676,
      O => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_675
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight4_ADDERTREE_INTERNAL_Madd11_677,
      O => t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_676
    );
  t_weight4_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight4_ADDERTREE_INTERNAL_Madd11_677
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => t_weight4_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_679,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_11
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => t_weight4_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_679,
      O => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_1_678
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_679
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight4_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  t_weight3_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_7_695,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_73
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => t_weight3_ADDERTREE_INTERNAL_Madd36_696,
      O => t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_7_695
    );
  t_weight3_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight3_ADDERTREE_INTERNAL_Madd36_696
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_5_700,
      I1 => t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_6_698,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_63
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_5_700,
      IA => t_weight3_ADDERTREE_INTERNAL_Madd35_699,
      SEL => t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_6_698,
      O => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => t_weight3_ADDERTREE_INTERNAL_Madd35_699,
      O => t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_6_698
    );
  t_weight3_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight3_ADDERTREE_INTERNAL_Madd35_699
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_4_703,
      I1 => t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_5_701,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_53
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_4_703,
      IA => t_weight3_ADDERTREE_INTERNAL_Madd34_702,
      SEL => t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_5_701,
      O => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_5_700
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => t_weight3_ADDERTREE_INTERNAL_Madd34_702,
      O => t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_5_701
    );
  t_weight3_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight3_ADDERTREE_INTERNAL_Madd34_702
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_706,
      I1 => t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_4_704,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_43
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_706,
      IA => t_weight3_ADDERTREE_INTERNAL_Madd33_705,
      SEL => t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_4_704,
      O => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_4_703
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => t_weight3_ADDERTREE_INTERNAL_Madd33_705,
      O => t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_4_704
    );
  t_weight3_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight3_ADDERTREE_INTERNAL_Madd33_705
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_709,
      I1 => t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_3_707,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_33
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_709,
      IA => t_weight3_ADDERTREE_INTERNAL_Madd32_708,
      SEL => t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_3_707,
      O => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_706
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => t_weight3_ADDERTREE_INTERNAL_Madd32_708,
      O => t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_3_707
    );
  t_weight3_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight3_ADDERTREE_INTERNAL_Madd32_708
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_1_712,
      I1 => t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_2_710,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_23
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_1_712,
      IA => t_weight3_ADDERTREE_INTERNAL_Madd31_711,
      SEL => t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_2_710,
      O => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_709
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => t_weight3_ADDERTREE_INTERNAL_Madd31_711,
      O => t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_2_710
    );
  t_weight3_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight3_ADDERTREE_INTERNAL_Madd31_711
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => t_weight3_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_1_713,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_13
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => t_weight3_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_1_713,
      O => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_1_712
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_1_713
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight3_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  t_weight3_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_715,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_71
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight3_ADDERTREE_INTERNAL_Madd16_716,
      O => t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_715
    );
  t_weight3_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight3_ADDERTREE_INTERNAL_Madd16_716
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_5_720,
      I1 => t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_718,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_61
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_5_720,
      IA => t_weight3_ADDERTREE_INTERNAL_Madd15_719,
      SEL => t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_718,
      O => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight3_ADDERTREE_INTERNAL_Madd15_719,
      O => t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_718
    );
  t_weight3_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight3_ADDERTREE_INTERNAL_Madd15_719
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_4_723,
      I1 => t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_721,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_51
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_4_723,
      IA => t_weight3_ADDERTREE_INTERNAL_Madd14_722,
      SEL => t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_721,
      O => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_5_720
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight3_ADDERTREE_INTERNAL_Madd14_722,
      O => t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_721
    );
  t_weight3_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight3_ADDERTREE_INTERNAL_Madd14_722
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_726,
      I1 => t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_724,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_41
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_726,
      IA => t_weight3_ADDERTREE_INTERNAL_Madd13_725,
      SEL => t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_724,
      O => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_4_723
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight3_ADDERTREE_INTERNAL_Madd13_725,
      O => t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_724
    );
  t_weight3_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight3_ADDERTREE_INTERNAL_Madd13_725
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_729,
      I1 => t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_727,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_31
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_729,
      IA => t_weight3_ADDERTREE_INTERNAL_Madd12_728,
      SEL => t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_727,
      O => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_726
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight3_ADDERTREE_INTERNAL_Madd12_728,
      O => t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_727
    );
  t_weight3_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight3_ADDERTREE_INTERNAL_Madd12_728
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_1_732,
      I1 => t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_730,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_21
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_1_732,
      IA => t_weight3_ADDERTREE_INTERNAL_Madd11_731,
      SEL => t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_730,
      O => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_729
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight3_ADDERTREE_INTERNAL_Madd11_731,
      O => t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_730
    );
  t_weight3_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight3_ADDERTREE_INTERNAL_Madd11_731
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => t_weight3_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_733,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_11
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => t_weight3_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_733,
      O => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_1_732
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_733
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight3_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  t_weight2_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_t_weight2_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_7_750,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_73
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd36_751,
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_7_750
    );
  t_weight2_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight2_ADDERTREE_INTERNAL_Madd36_751
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_5_755,
      I1 => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_6_753,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_63
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_5_755,
      IA => t_weight2_ADDERTREE_INTERNAL_Madd35_754,
      SEL => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_6_753,
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd35_754,
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_6_753
    );
  t_weight2_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight2_ADDERTREE_INTERNAL_Madd35_754
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_4_758,
      I1 => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5_756,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_53
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_4_758,
      IA => t_weight2_ADDERTREE_INTERNAL_Madd34_757,
      SEL => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5_756,
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_5_755
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd34_757,
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5_756
    );
  t_weight2_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight2_o1(4),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight2_ADDERTREE_INTERNAL_Madd34_757
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_761,
      I1 => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4_759,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_43
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_761,
      IA => t_weight2_ADDERTREE_INTERNAL_Madd33_760,
      SEL => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4_759,
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_4_758
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight2_o1(4),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd33_760,
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4_759
    );
  t_weight2_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight2_o1(3),
      ADR1 => t_weight2_o0(3),
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight2_ADDERTREE_INTERNAL_Madd33_760
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_764,
      I1 => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3_762,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_33
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_764,
      IA => t_weight2_ADDERTREE_INTERNAL_Madd32_763,
      SEL => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3_762,
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_761
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight2_o1(3),
      ADR1 => t_weight2_o0(3),
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd32_763,
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3_762
    );
  t_weight2_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight2_o1(2),
      ADR1 => t_weight2_o0(2),
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight2_ADDERTREE_INTERNAL_Madd32_763
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_1_767,
      I1 => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2_765,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_23
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_1_767,
      IA => t_weight2_ADDERTREE_INTERNAL_Madd31_766,
      SEL => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2_765,
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_764
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight2_o1(2),
      ADR1 => t_weight2_o0(2),
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd31_766,
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2_765
    );
  t_weight2_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight2_o1(1),
      ADR1 => t_weight2_o0(1),
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight2_ADDERTREE_INTERNAL_Madd31_766
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => t_weight2_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1_768,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_13
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => t_weight2_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => t_weight2_ADDERTREE_INTERNAL_Madd3_769,
      SEL => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1_768,
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_1_767
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight2_o1(1),
      ADR1 => t_weight2_o0(1),
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd3_769,
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1_768
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => t_weight2_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => t_weight2_ADDERTREE_INTERNAL_Madd_03
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weight2_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  t_weight2_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight2_o4(7),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_t_weight2_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_772,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_71
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight2_o4(7),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd16_773,
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_772
    );
  t_weight2_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight2_o4(6),
      ADR1 => t_weight2_o3(6),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight2_ADDERTREE_INTERNAL_Madd16_773
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_5_777,
      I1 => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_775,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_61
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_5_777,
      IA => t_weight2_ADDERTREE_INTERNAL_Madd15_776,
      SEL => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_775,
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight2_o4(6),
      ADR1 => t_weight2_o3(6),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd15_776,
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_775
    );
  t_weight2_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight2_o4(5),
      ADR1 => t_weight2_o3(5),
      ADR2 => t_weight2_o2(5),
      O => t_weight2_ADDERTREE_INTERNAL_Madd15_776
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_4_780,
      I1 => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_778,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_51
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_4_780,
      IA => t_weight2_ADDERTREE_INTERNAL_Madd14_779,
      SEL => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_778,
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_5_777
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight2_o4(5),
      ADR1 => t_weight2_o3(5),
      ADR2 => t_weight2_o2(5),
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd14_779,
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_778
    );
  t_weight2_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight2_o4(4),
      ADR1 => t_weight2_o3(4),
      ADR2 => t_weight2_o2(4),
      O => t_weight2_ADDERTREE_INTERNAL_Madd14_779
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_783,
      I1 => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_781,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_41
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_783,
      IA => t_weight2_ADDERTREE_INTERNAL_Madd13_782,
      SEL => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_781,
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_4_780
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight2_o4(4),
      ADR1 => t_weight2_o3(4),
      ADR2 => t_weight2_o2(4),
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd13_782,
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_781
    );
  t_weight2_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight2_o4(3),
      ADR1 => t_weight2_o3(3),
      ADR2 => t_weight2_o2(3),
      O => t_weight2_ADDERTREE_INTERNAL_Madd13_782
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_786,
      I1 => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_784,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_31
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_786,
      IA => t_weight2_ADDERTREE_INTERNAL_Madd12_785,
      SEL => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_784,
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_783
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight2_o4(3),
      ADR1 => t_weight2_o3(3),
      ADR2 => t_weight2_o2(3),
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd12_785,
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_784
    );
  t_weight2_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight2_o4(2),
      ADR1 => t_weight2_o3(2),
      ADR2 => t_weight2_o2(2),
      O => t_weight2_ADDERTREE_INTERNAL_Madd12_785
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_1_789,
      I1 => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_787,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_21
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_1_789,
      IA => t_weight2_ADDERTREE_INTERNAL_Madd11_788,
      SEL => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_787,
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_786
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight2_o4(2),
      ADR1 => t_weight2_o3(2),
      ADR2 => t_weight2_o2(2),
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd11_788,
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_787
    );
  t_weight2_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight2_o4(1),
      ADR1 => t_weight2_o3(1),
      ADR2 => t_weight2_o2(1),
      O => t_weight2_ADDERTREE_INTERNAL_Madd11_788
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => t_weight2_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_790,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_11
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => t_weight2_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => t_weight2_ADDERTREE_INTERNAL_Madd1_791,
      SEL => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_790,
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_1_789
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight2_o4(1),
      ADR1 => t_weight2_o3(1),
      ADR2 => t_weight2_o2(1),
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd1_791,
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_790
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => t_weight2_ADDERTREE_INTERNAL_Madd1_lut(0),
      O => t_weight2_ADDERTREE_INTERNAL_Madd_01
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weight2_ADDERTREE_INTERNAL_Madd1_lut(0),
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  t_weight1_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_t_weight1_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_7_838,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_73
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd36_839,
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_7_838
    );
  t_weight1_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight1_ADDERTREE_INTERNAL_Madd36_839
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_5_843,
      I1 => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_6_841,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_63
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_5_843,
      IA => t_weight1_ADDERTREE_INTERNAL_Madd35_842,
      SEL => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_6_841,
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd35_842,
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_6_841
    );
  t_weight1_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight1_ADDERTREE_INTERNAL_Madd35_842
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_4_846,
      I1 => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5_844,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_53
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_4_846,
      IA => t_weight1_ADDERTREE_INTERNAL_Madd34_845,
      SEL => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5_844,
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_5_843
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd34_845,
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5_844
    );
  t_weight1_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight1_o1(4),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight1_ADDERTREE_INTERNAL_Madd34_845
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_849,
      I1 => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4_847,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_43
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_849,
      IA => t_weight1_ADDERTREE_INTERNAL_Madd33_848,
      SEL => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4_847,
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_4_846
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight1_o1(4),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd33_848,
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4_847
    );
  t_weight1_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight1_o1(3),
      ADR1 => t_weight1_o0(3),
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight1_ADDERTREE_INTERNAL_Madd33_848
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_852,
      I1 => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3_850,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_33
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_852,
      IA => t_weight1_ADDERTREE_INTERNAL_Madd32_851,
      SEL => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3_850,
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_849
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight1_o1(3),
      ADR1 => t_weight1_o0(3),
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd32_851,
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3_850
    );
  t_weight1_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight1_o1(2),
      ADR1 => t_weight1_o0(2),
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight1_ADDERTREE_INTERNAL_Madd32_851
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_1_855,
      I1 => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2_853,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_23
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_1_855,
      IA => t_weight1_ADDERTREE_INTERNAL_Madd31_854,
      SEL => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2_853,
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_852
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight1_o1(2),
      ADR1 => t_weight1_o0(2),
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd31_854,
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2_853
    );
  t_weight1_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight1_o1(1),
      ADR1 => t_weight1_o0(1),
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight1_ADDERTREE_INTERNAL_Madd31_854
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => t_weight1_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1_856,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_13
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => t_weight1_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => t_weight1_ADDERTREE_INTERNAL_Madd3_857,
      SEL => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1_856,
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_1_855
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight1_o1(1),
      ADR1 => t_weight1_o0(1),
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd3_857,
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1_856
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => t_weight1_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => t_weight1_ADDERTREE_INTERNAL_Madd_03
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weight1_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  t_weight1_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight1_o4(7),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_t_weight1_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7_860,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_71
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight1_o4(7),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd16_861,
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7_860
    );
  t_weight1_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight1_o4(6),
      ADR1 => t_weight1_o3(6),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight1_ADDERTREE_INTERNAL_Madd16_861
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_5_865,
      I1 => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6_863,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_61
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_5_865,
      IA => t_weight1_ADDERTREE_INTERNAL_Madd15_864,
      SEL => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6_863,
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight1_o4(6),
      ADR1 => t_weight1_o3(6),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd15_864,
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6_863
    );
  t_weight1_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight1_o4(5),
      ADR1 => t_weight1_o3(5),
      ADR2 => t_weight1_o2(5),
      O => t_weight1_ADDERTREE_INTERNAL_Madd15_864
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_4_868,
      I1 => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5_866,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_51
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_4_868,
      IA => t_weight1_ADDERTREE_INTERNAL_Madd14_867,
      SEL => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5_866,
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_5_865
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight1_o4(5),
      ADR1 => t_weight1_o3(5),
      ADR2 => t_weight1_o2(5),
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd14_867,
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5_866
    );
  t_weight1_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight1_o4(4),
      ADR1 => t_weight1_o3(4),
      ADR2 => t_weight1_o2(4),
      O => t_weight1_ADDERTREE_INTERNAL_Madd14_867
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_871,
      I1 => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4_869,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_41
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_871,
      IA => t_weight1_ADDERTREE_INTERNAL_Madd13_870,
      SEL => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4_869,
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_4_868
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight1_o4(4),
      ADR1 => t_weight1_o3(4),
      ADR2 => t_weight1_o2(4),
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd13_870,
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4_869
    );
  t_weight1_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight1_o4(3),
      ADR1 => t_weight1_o3(3),
      ADR2 => t_weight1_o2(3),
      O => t_weight1_ADDERTREE_INTERNAL_Madd13_870
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_874,
      I1 => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3_872,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_31
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_874,
      IA => t_weight1_ADDERTREE_INTERNAL_Madd12_873,
      SEL => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3_872,
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_871
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight1_o4(3),
      ADR1 => t_weight1_o3(3),
      ADR2 => t_weight1_o2(3),
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd12_873,
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3_872
    );
  t_weight1_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight1_o4(2),
      ADR1 => t_weight1_o3(2),
      ADR2 => t_weight1_o2(2),
      O => t_weight1_ADDERTREE_INTERNAL_Madd12_873
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_1_877,
      I1 => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2_875,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_21
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_1_877,
      IA => t_weight1_ADDERTREE_INTERNAL_Madd11_876,
      SEL => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2_875,
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_874
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight1_o4(2),
      ADR1 => t_weight1_o3(2),
      ADR2 => t_weight1_o2(2),
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd11_876,
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2_875
    );
  t_weight1_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight1_o4(1),
      ADR1 => t_weight1_o3(1),
      ADR2 => t_weight1_o2(1),
      O => t_weight1_ADDERTREE_INTERNAL_Madd11_876
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => t_weight1_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1_878,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_11
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => t_weight1_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => t_weight1_ADDERTREE_INTERNAL_Madd1_879,
      SEL => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1_878,
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_1_877
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight1_o4(1),
      ADR1 => t_weight1_o3(1),
      ADR2 => t_weight1_o2(1),
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd1_879,
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1_878
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => t_weight1_ADDERTREE_INTERNAL_Madd1_lut(0),
      O => t_weight1_ADDERTREE_INTERNAL_Madd_01
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weight1_ADDERTREE_INTERNAL_Madd1_lut(0),
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  t_weight0_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_t_weight0_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_7_925,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_73
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd36_926,
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_7_925
    );
  t_weight0_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight0_ADDERTREE_INTERNAL_Madd36_926
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_5_930,
      I1 => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_6_928,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_63
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_5_930,
      IA => t_weight0_ADDERTREE_INTERNAL_Madd35_929,
      SEL => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_6_928,
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd35_929,
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_6_928
    );
  t_weight0_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight0_ADDERTREE_INTERNAL_Madd35_929
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_4_933,
      I1 => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5_931,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_53
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_4_933,
      IA => t_weight0_ADDERTREE_INTERNAL_Madd34_932,
      SEL => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5_931,
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_5_930
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd34_932,
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5_931
    );
  t_weight0_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight0_o1(4),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight0_ADDERTREE_INTERNAL_Madd34_932
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_936,
      I1 => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4_934,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_43
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_936,
      IA => t_weight0_ADDERTREE_INTERNAL_Madd33_935,
      SEL => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4_934,
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_4_933
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight0_o1(4),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd33_935,
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4_934
    );
  t_weight0_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight0_o1(3),
      ADR1 => t_weight0_o0(3),
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight0_ADDERTREE_INTERNAL_Madd33_935
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_939,
      I1 => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3_937,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_33
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_939,
      IA => t_weight0_ADDERTREE_INTERNAL_Madd32_938,
      SEL => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3_937,
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_936
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight0_o1(3),
      ADR1 => t_weight0_o0(3),
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd32_938,
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3_937
    );
  t_weight0_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight0_o1(2),
      ADR1 => t_weight0_o0(2),
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight0_ADDERTREE_INTERNAL_Madd32_938
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_1_942,
      I1 => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2_940,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_23
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_1_942,
      IA => t_weight0_ADDERTREE_INTERNAL_Madd31_941,
      SEL => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2_940,
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_939
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight0_o1(2),
      ADR1 => t_weight0_o0(2),
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd31_941,
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2_940
    );
  t_weight0_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight0_o1(1),
      ADR1 => t_weight0_o0(1),
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight0_ADDERTREE_INTERNAL_Madd31_941
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => t_weight0_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1_943,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_13
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => t_weight0_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => t_weight0_ADDERTREE_INTERNAL_Madd3_944,
      SEL => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1_943,
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_1_942
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight0_o1(1),
      ADR1 => t_weight0_o0(1),
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd3_944,
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1_943
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => t_weight0_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => t_weight0_ADDERTREE_INTERNAL_Madd_03
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weight0_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  t_weight0_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight0_o4(7),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_t_weight0_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7_947,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_71
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight0_o4(7),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd16_948,
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7_947
    );
  t_weight0_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight0_o4(6),
      ADR1 => t_weight0_o3(6),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => t_weight0_ADDERTREE_INTERNAL_Madd16_948
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_5_952,
      I1 => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6_950,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_61
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_5_952,
      IA => t_weight0_ADDERTREE_INTERNAL_Madd15_951,
      SEL => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6_950,
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight0_o4(6),
      ADR1 => t_weight0_o3(6),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd15_951,
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6_950
    );
  t_weight0_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight0_o4(5),
      ADR1 => t_weight0_o3(5),
      ADR2 => t_weight0_o2(5),
      O => t_weight0_ADDERTREE_INTERNAL_Madd15_951
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_4_955,
      I1 => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5_953,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_51
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_4_955,
      IA => t_weight0_ADDERTREE_INTERNAL_Madd14_954,
      SEL => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5_953,
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_5_952
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight0_o4(5),
      ADR1 => t_weight0_o3(5),
      ADR2 => t_weight0_o2(5),
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd14_954,
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5_953
    );
  t_weight0_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight0_o4(4),
      ADR1 => t_weight0_o3(4),
      ADR2 => t_weight0_o2(4),
      O => t_weight0_ADDERTREE_INTERNAL_Madd14_954
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_958,
      I1 => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4_956,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_41
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_958,
      IA => t_weight0_ADDERTREE_INTERNAL_Madd13_957,
      SEL => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4_956,
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_4_955
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight0_o4(4),
      ADR1 => t_weight0_o3(4),
      ADR2 => t_weight0_o2(4),
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd13_957,
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4_956
    );
  t_weight0_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight0_o4(3),
      ADR1 => t_weight0_o3(3),
      ADR2 => t_weight0_o2(3),
      O => t_weight0_ADDERTREE_INTERNAL_Madd13_957
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_961,
      I1 => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3_959,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_31
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_961,
      IA => t_weight0_ADDERTREE_INTERNAL_Madd12_960,
      SEL => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3_959,
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_958
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight0_o4(3),
      ADR1 => t_weight0_o3(3),
      ADR2 => t_weight0_o2(3),
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd12_960,
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3_959
    );
  t_weight0_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight0_o4(2),
      ADR1 => t_weight0_o3(2),
      ADR2 => t_weight0_o2(2),
      O => t_weight0_ADDERTREE_INTERNAL_Madd12_960
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_1_964,
      I1 => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2_962,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_21
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_1_964,
      IA => t_weight0_ADDERTREE_INTERNAL_Madd11_963,
      SEL => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2_962,
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_961
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight0_o4(2),
      ADR1 => t_weight0_o3(2),
      ADR2 => t_weight0_o2(2),
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd11_963,
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2_962
    );
  t_weight0_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => t_weight0_o4(1),
      ADR1 => t_weight0_o3(1),
      ADR2 => t_weight0_o2(1),
      O => t_weight0_ADDERTREE_INTERNAL_Madd11_963
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => t_weight0_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1_965,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_11
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => t_weight0_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => t_weight0_ADDERTREE_INTERNAL_Madd1_966,
      SEL => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1_965,
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_1_964
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => t_weight0_o4(1),
      ADR1 => t_weight0_o3(1),
      ADR2 => t_weight0_o2(1),
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd1_966,
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1_965
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => t_weight0_ADDERTREE_INTERNAL_Madd1_lut(0),
      O => t_weight0_ADDERTREE_INTERNAL_Madd_01
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weight0_ADDERTREE_INTERNAL_Madd1_lut(0),
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut(0),
      O => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut(0),
      O => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut(0)
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weight0_o4(1),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1_1035
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1_1035,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_1_1036
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1_1035,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_11
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weight0_o4(1),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight0_ADDERTREE_INTERNAL_Madd11_1037
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weight0_o4(2),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd11_1037,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2_1038
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_1_1036,
      IA => mL_weight0_ADDERTREE_INTERNAL_Madd11_1037,
      SEL => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2_1038,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_1039
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_1_1036,
      I1 => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2_1038,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_21
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weight0_o4(2),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight0_ADDERTREE_INTERNAL_Madd12_1040
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weight0_o4(3),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd12_1040,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3_1041
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_1039,
      IA => mL_weight0_ADDERTREE_INTERNAL_Madd12_1040,
      SEL => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3_1041,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_1042
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_1039,
      I1 => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3_1041,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_31
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weight0_o4(3),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight0_ADDERTREE_INTERNAL_Madd13_1043
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weight0_o4(4),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd13_1043,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4_1044
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_1042,
      IA => mL_weight0_ADDERTREE_INTERNAL_Madd13_1043,
      SEL => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4_1044,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_4_1045
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_1042,
      I1 => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4_1044,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_41
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weight0_o4(4),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight0_ADDERTREE_INTERNAL_Madd14_1046
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weight0_o4(5),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd14_1046,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5_1047
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_4_1045,
      IA => mL_weight0_ADDERTREE_INTERNAL_Madd14_1046,
      SEL => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5_1047,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_5_1048
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_4_1045,
      I1 => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5_1047,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_51
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weight0_o4(5),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight0_ADDERTREE_INTERNAL_Madd15_1049
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weight0_o4(6),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd15_1049,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6_1050
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_5_1048,
      IA => mL_weight0_ADDERTREE_INTERNAL_Madd15_1049,
      SEL => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6_1050,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_5_1048,
      I1 => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6_1050,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_61
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weight0_o4(6),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight0_ADDERTREE_INTERNAL_Madd16_1052
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weight0_o4(7),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd16_1052,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7_1053
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7_1053,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_71
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weight0_o4(7),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4866,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4866,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_03
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1_1056
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1_1056,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_1_1057
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1_1056,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_13
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd31_1058
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd31_1058,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2_1059
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_1_1057,
      IA => mL_weight0_ADDERTREE_INTERNAL_Madd31_1058,
      SEL => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2_1059,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_1060
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_1_1057,
      I1 => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2_1059,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_23
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd32_1061
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd32_1061,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3_1062
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_1060,
      IA => mL_weight0_ADDERTREE_INTERNAL_Madd32_1061,
      SEL => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3_1062,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_1063
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_1060,
      I1 => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3_1062,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_33
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd33_1064
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd33_1064,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4_1065
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_1063,
      IA => mL_weight0_ADDERTREE_INTERNAL_Madd33_1064,
      SEL => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4_1065,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_4_1066
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_1063,
      I1 => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4_1065,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_43
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd34_1067
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd34_1067,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5_1068
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_4_1066,
      IA => mL_weight0_ADDERTREE_INTERNAL_Madd34_1067,
      SEL => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5_1068,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_5_1069
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_4_1066,
      I1 => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5_1068,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_53
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd35_1070
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd35_1070,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_6_1071
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_5_1069,
      IA => mL_weight0_ADDERTREE_INTERNAL_Madd35_1070,
      SEL => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_6_1071,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_5_1069,
      I1 => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_6_1071,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_63
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd36_1073
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd36_1073,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_7_1074
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_7_1074,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_73
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut(0),
      O => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut(0),
      O => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut(0)
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weight1_o4(1),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1_1100
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1_1100,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_1_1101
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1_1100,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_11
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weight1_o4(1),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight1_ADDERTREE_INTERNAL_Madd11_1102
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weight1_o4(2),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd11_1102,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2_1103
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_1_1101,
      IA => mL_weight1_ADDERTREE_INTERNAL_Madd11_1102,
      SEL => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2_1103,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_1104
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_1_1101,
      I1 => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2_1103,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_21
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weight1_o4(2),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight1_ADDERTREE_INTERNAL_Madd12_1105
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weight1_o4(3),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd12_1105,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3_1106
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_1104,
      IA => mL_weight1_ADDERTREE_INTERNAL_Madd12_1105,
      SEL => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3_1106,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_1107
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_1104,
      I1 => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3_1106,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_31
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weight1_o4(3),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight1_ADDERTREE_INTERNAL_Madd13_1108
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weight1_o4(4),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd13_1108,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4_1109
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_1107,
      IA => mL_weight1_ADDERTREE_INTERNAL_Madd13_1108,
      SEL => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4_1109,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_4_1110
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_1107,
      I1 => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4_1109,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_41
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weight1_o4(4),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight1_ADDERTREE_INTERNAL_Madd14_1111
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weight1_o4(5),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd14_1111,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5_1112
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_4_1110,
      IA => mL_weight1_ADDERTREE_INTERNAL_Madd14_1111,
      SEL => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5_1112,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_5_1113
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_4_1110,
      I1 => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5_1112,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_51
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weight1_o4(5),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight1_ADDERTREE_INTERNAL_Madd15_1114
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weight1_o4(6),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd15_1114,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6_1115
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_5_1113,
      IA => mL_weight1_ADDERTREE_INTERNAL_Madd15_1114,
      SEL => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6_1115,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_5_1113,
      I1 => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6_1115,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_61
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weight1_o4(6),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight1_ADDERTREE_INTERNAL_Madd16_1117
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weight1_o4(7),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd16_1117,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7_1118
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7_1118,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_71
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weight1_o4(7),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4867,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4867,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_03
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1_1121
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1_1121,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_1_1122
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1_1121,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_13
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd31_1123
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd31_1123,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2_1124
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_1_1122,
      IA => mL_weight1_ADDERTREE_INTERNAL_Madd31_1123,
      SEL => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2_1124,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_1125
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_1_1122,
      I1 => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2_1124,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_23
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd32_1126
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd32_1126,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3_1127
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_1125,
      IA => mL_weight1_ADDERTREE_INTERNAL_Madd32_1126,
      SEL => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3_1127,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_1128
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_1125,
      I1 => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3_1127,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_33
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd33_1129
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd33_1129,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4_1130
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_1128,
      IA => mL_weight1_ADDERTREE_INTERNAL_Madd33_1129,
      SEL => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4_1130,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_4_1131
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_1128,
      I1 => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4_1130,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_43
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd34_1132
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd34_1132,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5_1133
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_4_1131,
      IA => mL_weight1_ADDERTREE_INTERNAL_Madd34_1132,
      SEL => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5_1133,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_5_1134
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_4_1131,
      I1 => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5_1133,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_53
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd35_1135
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd35_1135,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_6_1136
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_5_1134,
      IA => mL_weight1_ADDERTREE_INTERNAL_Madd35_1135,
      SEL => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_6_1136,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_5_1134,
      I1 => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_6_1136,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_63
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd36_1138
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd36_1138,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_7_1139
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_7_1139,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_73
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_1156
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_1156,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_1_1157
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_1156,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_11
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight2_ADDERTREE_INTERNAL_Madd11_1158
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight2_ADDERTREE_INTERNAL_Madd11_1158,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_1159
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_1_1157,
      IA => mL_weight2_ADDERTREE_INTERNAL_Madd11_1158,
      SEL => mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_1159,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_1160
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_1_1157,
      I1 => mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_1159,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_21
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight2_ADDERTREE_INTERNAL_Madd12_1161
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight2_ADDERTREE_INTERNAL_Madd12_1161,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_1162
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_1160,
      IA => mL_weight2_ADDERTREE_INTERNAL_Madd12_1161,
      SEL => mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_1162,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_1163
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_1160,
      I1 => mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_1162,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_31
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight2_ADDERTREE_INTERNAL_Madd13_1164
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight2_ADDERTREE_INTERNAL_Madd13_1164,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_1165
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_1163,
      IA => mL_weight2_ADDERTREE_INTERNAL_Madd13_1164,
      SEL => mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_1165,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_4_1166
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_1163,
      I1 => mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_1165,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_41
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight2_ADDERTREE_INTERNAL_Madd14_1167
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight2_ADDERTREE_INTERNAL_Madd14_1167,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_1168
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_4_1166,
      IA => mL_weight2_ADDERTREE_INTERNAL_Madd14_1167,
      SEL => mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_1168,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_5_1169
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_4_1166,
      I1 => mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_1168,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_51
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight2_ADDERTREE_INTERNAL_Madd15_1170
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight2_ADDERTREE_INTERNAL_Madd15_1170,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_1171
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_5_1169,
      IA => mL_weight2_ADDERTREE_INTERNAL_Madd15_1170,
      SEL => mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_1171,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_5_1169,
      I1 => mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_1171,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_61
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight2_ADDERTREE_INTERNAL_Madd16_1173
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight2_ADDERTREE_INTERNAL_Madd16_1173,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_1174
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_1174,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_71
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight2_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1_1176
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1_1176,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_1_1177
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1_1176,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_13
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight2_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd31_1178
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight2_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mL_weight2_ADDERTREE_INTERNAL_Madd31_1178,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2_1179
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_1_1177,
      IA => mL_weight2_ADDERTREE_INTERNAL_Madd31_1178,
      SEL => mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2_1179,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_1180
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_1_1177,
      I1 => mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2_1179,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_23
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight2_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd32_1181
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight2_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mL_weight2_ADDERTREE_INTERNAL_Madd32_1181,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3_1182
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_1180,
      IA => mL_weight2_ADDERTREE_INTERNAL_Madd32_1181,
      SEL => mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3_1182,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_1183
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_1180,
      I1 => mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3_1182,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_33
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight2_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd33_1184
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight2_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mL_weight2_ADDERTREE_INTERNAL_Madd33_1184,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4_1185
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_1183,
      IA => mL_weight2_ADDERTREE_INTERNAL_Madd33_1184,
      SEL => mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4_1185,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_4_1186
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_1183,
      I1 => mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4_1185,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_43
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight2_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd34_1187
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight2_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mL_weight2_ADDERTREE_INTERNAL_Madd34_1187,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5_1188
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_4_1186,
      IA => mL_weight2_ADDERTREE_INTERNAL_Madd34_1187,
      SEL => mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5_1188,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_5_1189
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_4_1186,
      I1 => mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5_1188,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_53
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight2_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd35_1190
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight2_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mL_weight2_ADDERTREE_INTERNAL_Madd35_1190,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_6_1191
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_5_1189,
      IA => mL_weight2_ADDERTREE_INTERNAL_Madd35_1190,
      SEL => mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_6_1191,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_5_1189,
      I1 => mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_6_1191,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_63
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight2_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd36_1193
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight2_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mL_weight2_ADDERTREE_INTERNAL_Madd36_1193,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_7_1194
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mL_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_7_1194,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_73
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight2_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_1210
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_1210,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_1_1211
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_1210,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_11
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight3_ADDERTREE_INTERNAL_Madd11_1212
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight3_ADDERTREE_INTERNAL_Madd11_1212,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_1213
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_1_1211,
      IA => mL_weight3_ADDERTREE_INTERNAL_Madd11_1212,
      SEL => mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_1213,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_1214
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_1_1211,
      I1 => mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_1213,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_21
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight3_ADDERTREE_INTERNAL_Madd12_1215
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight3_ADDERTREE_INTERNAL_Madd12_1215,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_1216
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_1214,
      IA => mL_weight3_ADDERTREE_INTERNAL_Madd12_1215,
      SEL => mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_1216,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_1217
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_1214,
      I1 => mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_1216,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_31
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight3_ADDERTREE_INTERNAL_Madd13_1218
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight3_ADDERTREE_INTERNAL_Madd13_1218,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_1219
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_1217,
      IA => mL_weight3_ADDERTREE_INTERNAL_Madd13_1218,
      SEL => mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_1219,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_4_1220
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_1217,
      I1 => mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_1219,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_41
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight3_ADDERTREE_INTERNAL_Madd14_1221
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight3_ADDERTREE_INTERNAL_Madd14_1221,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_1222
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_4_1220,
      IA => mL_weight3_ADDERTREE_INTERNAL_Madd14_1221,
      SEL => mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_1222,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_5_1223
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_4_1220,
      I1 => mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_1222,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_51
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight3_ADDERTREE_INTERNAL_Madd15_1224
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight3_ADDERTREE_INTERNAL_Madd15_1224,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_1225
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_5_1223,
      IA => mL_weight3_ADDERTREE_INTERNAL_Madd15_1224,
      SEL => mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_1225,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_5_1223,
      I1 => mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_1225,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_61
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight3_ADDERTREE_INTERNAL_Madd16_1227
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight3_ADDERTREE_INTERNAL_Madd16_1227,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_1228
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_1228,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_71
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight3_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_1_1230
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_1_1230,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_1_1231
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_1_1230,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_13
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight3_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd31_1232
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight3_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mL_weight3_ADDERTREE_INTERNAL_Madd31_1232,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_2_1233
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_1_1231,
      IA => mL_weight3_ADDERTREE_INTERNAL_Madd31_1232,
      SEL => mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_2_1233,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_1234
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_1_1231,
      I1 => mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_2_1233,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_23
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight3_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd32_1235
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight3_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mL_weight3_ADDERTREE_INTERNAL_Madd32_1235,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_3_1236
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_1234,
      IA => mL_weight3_ADDERTREE_INTERNAL_Madd32_1235,
      SEL => mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_3_1236,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_1237
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_1234,
      I1 => mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_3_1236,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_33
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight3_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd33_1238
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight3_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mL_weight3_ADDERTREE_INTERNAL_Madd33_1238,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_4_1239
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_1237,
      IA => mL_weight3_ADDERTREE_INTERNAL_Madd33_1238,
      SEL => mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_4_1239,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_4_1240
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_1237,
      I1 => mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_4_1239,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_43
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight3_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd34_1241
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight3_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mL_weight3_ADDERTREE_INTERNAL_Madd34_1241,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_5_1242
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_4_1240,
      IA => mL_weight3_ADDERTREE_INTERNAL_Madd34_1241,
      SEL => mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_5_1242,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_5_1243
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_4_1240,
      I1 => mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_5_1242,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_53
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight3_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd35_1244
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight3_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mL_weight3_ADDERTREE_INTERNAL_Madd35_1244,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_6_1245
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_5_1243,
      IA => mL_weight3_ADDERTREE_INTERNAL_Madd35_1244,
      SEL => mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_6_1245,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_5_1243,
      I1 => mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_6_1245,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_63
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight3_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd36_1247
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight3_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mL_weight3_ADDERTREE_INTERNAL_Madd36_1247,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_7_1248
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mL_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_7_1248,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_73
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight3_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_1264
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_1264,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_1_1265
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_1264,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_11
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight4_ADDERTREE_INTERNAL_Madd11_1266
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight4_ADDERTREE_INTERNAL_Madd11_1266,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_1267
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_1_1265,
      IA => mL_weight4_ADDERTREE_INTERNAL_Madd11_1266,
      SEL => mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_1267,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_1268
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_1_1265,
      I1 => mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_1267,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_21
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight4_ADDERTREE_INTERNAL_Madd12_1269
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight4_ADDERTREE_INTERNAL_Madd12_1269,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_1270
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_1268,
      IA => mL_weight4_ADDERTREE_INTERNAL_Madd12_1269,
      SEL => mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_1270,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_1271
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_1268,
      I1 => mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_1270,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_31
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight4_ADDERTREE_INTERNAL_Madd13_1272
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight4_ADDERTREE_INTERNAL_Madd13_1272,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_1273
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_1271,
      IA => mL_weight4_ADDERTREE_INTERNAL_Madd13_1272,
      SEL => mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_1273,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_4_1274
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_1271,
      I1 => mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_1273,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_41
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight4_ADDERTREE_INTERNAL_Madd14_1275
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight4_ADDERTREE_INTERNAL_Madd14_1275,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_1276
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_4_1274,
      IA => mL_weight4_ADDERTREE_INTERNAL_Madd14_1275,
      SEL => mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_1276,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_5_1277
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_4_1274,
      I1 => mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_1276,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_51
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight4_ADDERTREE_INTERNAL_Madd15_1278
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight4_ADDERTREE_INTERNAL_Madd15_1278,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_1279
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_5_1277,
      IA => mL_weight4_ADDERTREE_INTERNAL_Madd15_1278,
      SEL => mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_1279,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_5_1277,
      I1 => mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_1279,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_61
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight4_ADDERTREE_INTERNAL_Madd16_1281
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight4_ADDERTREE_INTERNAL_Madd16_1281,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_1282
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_1282,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_71
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight4_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_1_1284
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_1_1284,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_1_1285
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_1_1284,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_13
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight4_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd31_1286
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight4_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mL_weight4_ADDERTREE_INTERNAL_Madd31_1286,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_2_1287
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_1_1285,
      IA => mL_weight4_ADDERTREE_INTERNAL_Madd31_1286,
      SEL => mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_2_1287,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_1288
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_1_1285,
      I1 => mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_2_1287,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_23
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight4_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd32_1289
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight4_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mL_weight4_ADDERTREE_INTERNAL_Madd32_1289,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_3_1290
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_1288,
      IA => mL_weight4_ADDERTREE_INTERNAL_Madd32_1289,
      SEL => mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_3_1290,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_1291
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_1288,
      I1 => mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_3_1290,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_33
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight4_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd33_1292
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight4_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mL_weight4_ADDERTREE_INTERNAL_Madd33_1292,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_4_1293
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_1291,
      IA => mL_weight4_ADDERTREE_INTERNAL_Madd33_1292,
      SEL => mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_4_1293,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_4_1294
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_1291,
      I1 => mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_4_1293,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_43
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight4_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd34_1295
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight4_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mL_weight4_ADDERTREE_INTERNAL_Madd34_1295,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_5_1296
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_4_1294,
      IA => mL_weight4_ADDERTREE_INTERNAL_Madd34_1295,
      SEL => mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_5_1296,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_5_1297
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_4_1294,
      I1 => mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_5_1296,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_53
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight4_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd35_1298
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight4_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mL_weight4_ADDERTREE_INTERNAL_Madd35_1298,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_6_1299
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_5_1297,
      IA => mL_weight4_ADDERTREE_INTERNAL_Madd35_1298,
      SEL => mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_6_1299,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_5_1297,
      I1 => mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_6_1299,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_63
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight4_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd36_1301
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight4_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mL_weight4_ADDERTREE_INTERNAL_Madd36_1301,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_7_1302
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mL_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_7_1302,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_73
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight4_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_1318
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_1318,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_1_1319
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_1318,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_11
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight5_ADDERTREE_INTERNAL_Madd11_1320
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight5_ADDERTREE_INTERNAL_Madd11_1320,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_1321
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_1_1319,
      IA => mL_weight5_ADDERTREE_INTERNAL_Madd11_1320,
      SEL => mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_1321,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_1322
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_1_1319,
      I1 => mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_1321,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_21
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight5_ADDERTREE_INTERNAL_Madd12_1323
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight5_ADDERTREE_INTERNAL_Madd12_1323,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_1324
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_1322,
      IA => mL_weight5_ADDERTREE_INTERNAL_Madd12_1323,
      SEL => mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_1324,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_1325
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_1322,
      I1 => mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_1324,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_31
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight5_ADDERTREE_INTERNAL_Madd13_1326
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight5_ADDERTREE_INTERNAL_Madd13_1326,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_1327
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_1325,
      IA => mL_weight5_ADDERTREE_INTERNAL_Madd13_1326,
      SEL => mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_1327,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_4_1328
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_1325,
      I1 => mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_1327,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_41
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight5_ADDERTREE_INTERNAL_Madd14_1329
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight5_ADDERTREE_INTERNAL_Madd14_1329,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_1330
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_4_1328,
      IA => mL_weight5_ADDERTREE_INTERNAL_Madd14_1329,
      SEL => mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_1330,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_5_1331
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_4_1328,
      I1 => mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_1330,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_51
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight5_ADDERTREE_INTERNAL_Madd15_1332
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight5_ADDERTREE_INTERNAL_Madd15_1332,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_1333
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_5_1331,
      IA => mL_weight5_ADDERTREE_INTERNAL_Madd15_1332,
      SEL => mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_1333,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_5_1331,
      I1 => mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_1333,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_61
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight5_ADDERTREE_INTERNAL_Madd16_1335
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight5_ADDERTREE_INTERNAL_Madd16_1335,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_1336
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_1336,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_71
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_1_1338
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_1_1338,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_1_1339
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_1_1338,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_13
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd31_1340
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mL_weight5_ADDERTREE_INTERNAL_Madd31_1340,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_2_1341
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_1_1339,
      IA => mL_weight5_ADDERTREE_INTERNAL_Madd31_1340,
      SEL => mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_2_1341,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_1342
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_1_1339,
      I1 => mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_2_1341,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_23
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd32_1343
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mL_weight5_ADDERTREE_INTERNAL_Madd32_1343,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_3_1344
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_1342,
      IA => mL_weight5_ADDERTREE_INTERNAL_Madd32_1343,
      SEL => mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_3_1344,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_1345
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_1342,
      I1 => mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_3_1344,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_33
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd33_1346
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mL_weight5_ADDERTREE_INTERNAL_Madd33_1346,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_4_1347
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_1345,
      IA => mL_weight5_ADDERTREE_INTERNAL_Madd33_1346,
      SEL => mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_4_1347,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_4_1348
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_1345,
      I1 => mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_4_1347,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_43
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd34_1349
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mL_weight5_ADDERTREE_INTERNAL_Madd34_1349,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_5_1350
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_4_1348,
      IA => mL_weight5_ADDERTREE_INTERNAL_Madd34_1349,
      SEL => mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_5_1350,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_5_1351
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_4_1348,
      I1 => mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_5_1350,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_53
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd35_1352
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mL_weight5_ADDERTREE_INTERNAL_Madd35_1352,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_6_1353
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_5_1351,
      IA => mL_weight5_ADDERTREE_INTERNAL_Madd35_1352,
      SEL => mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_6_1353,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_5_1351,
      I1 => mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_6_1353,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_63
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd36_1355
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mL_weight5_ADDERTREE_INTERNAL_Madd36_1355,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_7_1356
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mL_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_7_1356,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_73
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_1372
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_1372,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_1_1373
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_1372,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_11
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight6_ADDERTREE_INTERNAL_Madd11_1374
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight6_ADDERTREE_INTERNAL_Madd11_1374,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_1375
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_1_1373,
      IA => mL_weight6_ADDERTREE_INTERNAL_Madd11_1374,
      SEL => mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_1375,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_1376
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_1_1373,
      I1 => mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_1375,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_21
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight6_ADDERTREE_INTERNAL_Madd12_1377
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight6_ADDERTREE_INTERNAL_Madd12_1377,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_1378
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_1376,
      IA => mL_weight6_ADDERTREE_INTERNAL_Madd12_1377,
      SEL => mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_1378,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_1379
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_1376,
      I1 => mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_1378,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_31
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight6_ADDERTREE_INTERNAL_Madd13_1380
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight6_ADDERTREE_INTERNAL_Madd13_1380,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_1381
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_1379,
      IA => mL_weight6_ADDERTREE_INTERNAL_Madd13_1380,
      SEL => mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_1381,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_4_1382
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_1379,
      I1 => mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_1381,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_41
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight6_ADDERTREE_INTERNAL_Madd14_1383
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight6_ADDERTREE_INTERNAL_Madd14_1383,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_1384
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_4_1382,
      IA => mL_weight6_ADDERTREE_INTERNAL_Madd14_1383,
      SEL => mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_1384,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_5_1385
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_4_1382,
      I1 => mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_1384,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_51
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight6_ADDERTREE_INTERNAL_Madd15_1386
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight6_ADDERTREE_INTERNAL_Madd15_1386,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_1387
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_5_1385,
      IA => mL_weight6_ADDERTREE_INTERNAL_Madd15_1386,
      SEL => mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_1387,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_5_1385,
      I1 => mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_1387,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_61
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight6_ADDERTREE_INTERNAL_Madd16_1389
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight6_ADDERTREE_INTERNAL_Madd16_1389,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_1390
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_1390,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_71
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight6_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_1_1392
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_1_1392,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_1_1393
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_1_1392,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_13
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight6_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd31_1394
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight6_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mL_weight6_ADDERTREE_INTERNAL_Madd31_1394,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_2_1395
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_1_1393,
      IA => mL_weight6_ADDERTREE_INTERNAL_Madd31_1394,
      SEL => mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_2_1395,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_1396
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_1_1393,
      I1 => mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_2_1395,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_23
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight6_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd32_1397
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight6_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mL_weight6_ADDERTREE_INTERNAL_Madd32_1397,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_3_1398
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_1396,
      IA => mL_weight6_ADDERTREE_INTERNAL_Madd32_1397,
      SEL => mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_3_1398,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_1399
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_1396,
      I1 => mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_3_1398,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_33
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight6_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd33_1400
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight6_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mL_weight6_ADDERTREE_INTERNAL_Madd33_1400,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_4_1401
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_1399,
      IA => mL_weight6_ADDERTREE_INTERNAL_Madd33_1400,
      SEL => mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_4_1401,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_4_1402
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_1399,
      I1 => mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_4_1401,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_43
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight6_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd34_1403
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight6_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mL_weight6_ADDERTREE_INTERNAL_Madd34_1403,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_5_1404
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_4_1402,
      IA => mL_weight6_ADDERTREE_INTERNAL_Madd34_1403,
      SEL => mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_5_1404,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_5_1405
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_4_1402,
      I1 => mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_5_1404,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_53
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight6_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd35_1406
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight6_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mL_weight6_ADDERTREE_INTERNAL_Madd35_1406,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_6_1407
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_5_1405,
      IA => mL_weight6_ADDERTREE_INTERNAL_Madd35_1406,
      SEL => mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_6_1407,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_5_1405,
      I1 => mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_6_1407,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_63
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight6_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd36_1409
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight6_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mL_weight6_ADDERTREE_INTERNAL_Madd36_1409,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_7_1410
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mL_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_7_1410,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_73
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight6_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_1426
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_1426,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_1_1427
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_1426,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_11
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight7_ADDERTREE_INTERNAL_Madd11_1428
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight7_ADDERTREE_INTERNAL_Madd11_1428,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_1429
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_1_1427,
      IA => mL_weight7_ADDERTREE_INTERNAL_Madd11_1428,
      SEL => mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_1429,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_1430
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_1_1427,
      I1 => mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_1429,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_21
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight7_ADDERTREE_INTERNAL_Madd12_1431
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight7_ADDERTREE_INTERNAL_Madd12_1431,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_1432
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_1430,
      IA => mL_weight7_ADDERTREE_INTERNAL_Madd12_1431,
      SEL => mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_1432,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_1433
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_1430,
      I1 => mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_1432,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_31
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight7_ADDERTREE_INTERNAL_Madd13_1434
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight7_ADDERTREE_INTERNAL_Madd13_1434,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_1435
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_1433,
      IA => mL_weight7_ADDERTREE_INTERNAL_Madd13_1434,
      SEL => mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_1435,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_4_1436
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_1433,
      I1 => mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_1435,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_41
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight7_ADDERTREE_INTERNAL_Madd14_1437
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight7_ADDERTREE_INTERNAL_Madd14_1437,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_1438
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_4_1436,
      IA => mL_weight7_ADDERTREE_INTERNAL_Madd14_1437,
      SEL => mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_1438,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_5_1439
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_4_1436,
      I1 => mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_1438,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_51
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight7_ADDERTREE_INTERNAL_Madd15_1440
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight7_ADDERTREE_INTERNAL_Madd15_1440,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_1441
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_5_1439,
      IA => mL_weight7_ADDERTREE_INTERNAL_Madd15_1440,
      SEL => mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_1441,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_5_1439,
      I1 => mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_1441,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_61
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight7_ADDERTREE_INTERNAL_Madd16_1443
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_weight7_ADDERTREE_INTERNAL_Madd16_1443,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_1444
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_1444,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_71
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight7_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_1_1446
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_1_1446,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_1_1447
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_1_1446,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_13
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight7_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd31_1448
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight7_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mL_weight7_ADDERTREE_INTERNAL_Madd31_1448,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_2_1449
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_1_1447,
      IA => mL_weight7_ADDERTREE_INTERNAL_Madd31_1448,
      SEL => mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_2_1449,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_1450
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_1_1447,
      I1 => mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_2_1449,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_23
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight7_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd32_1451
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight7_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mL_weight7_ADDERTREE_INTERNAL_Madd32_1451,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_3_1452
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_1450,
      IA => mL_weight7_ADDERTREE_INTERNAL_Madd32_1451,
      SEL => mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_3_1452,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_1453
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_1450,
      I1 => mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_3_1452,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_33
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight7_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd33_1454
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight7_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mL_weight7_ADDERTREE_INTERNAL_Madd33_1454,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_4_1455
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_1453,
      IA => mL_weight7_ADDERTREE_INTERNAL_Madd33_1454,
      SEL => mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_4_1455,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_4_1456
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_1453,
      I1 => mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_4_1455,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_43
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight7_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd34_1457
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight7_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mL_weight7_ADDERTREE_INTERNAL_Madd34_1457,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_5_1458
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_4_1456,
      IA => mL_weight7_ADDERTREE_INTERNAL_Madd34_1457,
      SEL => mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_5_1458,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_5_1459
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_4_1456,
      I1 => mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_5_1458,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_53
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight7_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd35_1460
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight7_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mL_weight7_ADDERTREE_INTERNAL_Madd35_1460,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_6_1461
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_5_1459,
      IA => mL_weight7_ADDERTREE_INTERNAL_Madd35_1460,
      SEL => mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_6_1461,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_5_1459,
      I1 => mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_6_1461,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_63
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight7_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd36_1463
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight7_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mL_weight7_ADDERTREE_INTERNAL_Madd36_1463,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_7_1464
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mL_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_7_1464,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_73
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_weight7_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mL_weightUpdateMod1_Madd_newWeight_xor_7_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_Madd_newWeight_cy(6),
      I1 => mL_weightUpdateMod1_Madd_newWeight_lut(7),
      O => mL_newWeightTemp1(7)
    );
  mL_weightUpdateMod1_Madd_newWeight_xor_6_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_Madd_newWeight_cy(5),
      I1 => mL_weightUpdateMod1_Madd_newWeight_lut(6),
      O => mL_newWeightTemp1(6)
    );
  mL_weightUpdateMod1_Madd_newWeight_cy_6_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_Madd_newWeight_cy(5),
      IA => mL_weightIn1(6),
      SEL => mL_weightUpdateMod1_Madd_newWeight_lut(6),
      O => mL_weightUpdateMod1_Madd_newWeight_cy(6)
    );
  mL_weightUpdateMod1_Madd_newWeight_xor_5_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_Madd_newWeight_cy(4),
      I1 => mL_weightUpdateMod1_Madd_newWeight_lut(5),
      O => mL_newWeightTemp1(5)
    );
  mL_weightUpdateMod1_Madd_newWeight_cy_5_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_Madd_newWeight_cy(4),
      IA => mL_weightIn1(5),
      SEL => mL_weightUpdateMod1_Madd_newWeight_lut(5),
      O => mL_weightUpdateMod1_Madd_newWeight_cy(5)
    );
  mL_weightUpdateMod1_Madd_newWeight_xor_4_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_Madd_newWeight_cy(3),
      I1 => mL_weightUpdateMod1_Madd_newWeight_lut(4),
      O => mL_newWeightTemp1(4)
    );
  mL_weightUpdateMod1_Madd_newWeight_cy_4_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_Madd_newWeight_cy(3),
      IA => mL_weightIn1(4),
      SEL => mL_weightUpdateMod1_Madd_newWeight_lut(4),
      O => mL_weightUpdateMod1_Madd_newWeight_cy(4)
    );
  mL_weightUpdateMod1_Madd_newWeight_xor_3_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_Madd_newWeight_cy(2),
      I1 => mL_weightUpdateMod1_Madd_newWeight_lut(3),
      O => mL_newWeightTemp1(3)
    );
  mL_weightUpdateMod1_Madd_newWeight_cy_3_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_Madd_newWeight_cy(2),
      IA => mL_weightIn1(3),
      SEL => mL_weightUpdateMod1_Madd_newWeight_lut(3),
      O => mL_weightUpdateMod1_Madd_newWeight_cy(3)
    );
  mL_weightUpdateMod1_Madd_newWeight_xor_2_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_Madd_newWeight_cy(1),
      I1 => mL_weightUpdateMod1_Madd_newWeight_lut(2),
      O => mL_newWeightTemp1(2)
    );
  mL_weightUpdateMod1_Madd_newWeight_cy_2_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_Madd_newWeight_cy(1),
      IA => mL_weightIn1(2),
      SEL => mL_weightUpdateMod1_Madd_newWeight_lut(2),
      O => mL_weightUpdateMod1_Madd_newWeight_cy(2)
    );
  mL_weightUpdateMod1_Madd_newWeight_xor_1_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_Madd_newWeight_cy(0),
      I1 => mL_weightUpdateMod1_Madd_newWeight_lut(1),
      O => mL_newWeightTemp1(1)
    );
  mL_weightUpdateMod1_Madd_newWeight_cy_1_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_Madd_newWeight_cy(0),
      IA => mL_weightIn1(1),
      SEL => mL_weightUpdateMod1_Madd_newWeight_lut(1),
      O => mL_weightUpdateMod1_Madd_newWeight_cy(1)
    );
  mL_weightUpdateMod1_Madd_newWeight_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_weightUpdateMod1_Madd_newWeight_lut(0),
      O => mL_newWeightTemp1(0)
    );
  mL_weightUpdateMod1_Madd_newWeight_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_weightIn1(0),
      SEL => mL_weightUpdateMod1_Madd_newWeight_lut(0),
      O => mL_weightUpdateMod1_Madd_newWeight_cy(0)
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_0_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightIn1(0),
      ADR1 => mL_weightUpdateMod1_fullProd(0),
      O => mL_weightUpdateMod1_Madd_newWeight_lut(0)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(10),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(11),
      O => mL_weightUpdateMod1_multAll_multRes(11)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_10_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(9),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(10),
      O => mL_weightUpdateMod1_multAll_multRes(10)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(9),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_106,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(10),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(10)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_9_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(8),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(9),
      O => mL_weightUpdateMod1_multAll_multRes(9)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_9_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(8),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_96,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(9),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(9)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_8_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(7),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(8),
      O => mL_weightUpdateMod1_multAll_multRes(8)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_8_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(7),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_86,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(8),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(8)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_7_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(6),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(7),
      O => mL_weightUpdateMod1_multAll_multRes(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_7_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(6),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_76,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(7),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_6_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(5),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(6),
      O => mL_weightUpdateMod1_multAll_multRes(6)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(5),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_66,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(6),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(6)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_5_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(4),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(5),
      O => mL_weightUpdateMod1_multAll_multRes(5)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_5_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(4),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_56,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(5),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(5)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_4_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(3),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(4),
      O => mL_weightUpdateMod1_fullProd(0)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_4_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(3),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(4),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(4)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_3_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(3),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(10),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(11),
      O => mL_weightUpdateMod0_multR_multRes(11)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_10_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(9),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_10_rt_4868,
      O => mL_weightUpdateMod0_multR_multRes(10)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_10_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(9),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(10),
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_10_rt_4868,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(10)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_9_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(8),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_9_rt_4869,
      O => mL_weightUpdateMod0_multR_multRes(9)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_9_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(8),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(9),
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_9_rt_4869,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(9)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_8_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(7),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_rt_4870,
      O => mL_weightUpdateMod0_multR_multRes(8)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(7),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(8),
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_rt_4870,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(8)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_7_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(6),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_7_rt_4871,
      O => mL_weightUpdateMod0_multR_multRes(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_7_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(6),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(7),
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_7_rt_4871,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_6_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(5),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_6_rt_4872,
      O => mL_weightUpdateMod0_multR_multRes(6)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_6_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(5),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(6),
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_6_rt_4872,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(6)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_5_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(4),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_5_rt_4873,
      O => mL_weightUpdateMod0_multR_multRes(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_5_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(4),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(5),
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_5_rt_4873,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_4_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(3),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_rt_4874,
      O => mL_weightUpdateMod0_multAll_posIn2(0)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(3),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(4),
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_rt_4874,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(4)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_3_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(2),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_36,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(3),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_2_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(1),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_26,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(2),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(2)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_1_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_116,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(1),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(1)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(10),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(11),
      O => mL_weightUpdateMod1_multR_multRes(11)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_10_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(9),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_10_rt_4875,
      O => mL_weightUpdateMod1_multR_multRes(10)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_10_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(9),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(10),
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_10_rt_4875,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(10)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_9_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(8),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_9_rt_4876,
      O => mL_weightUpdateMod1_multR_multRes(9)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_9_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(8),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(9),
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_9_rt_4876,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(9)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_8_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(7),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_rt_4877,
      O => mL_weightUpdateMod1_multR_multRes(8)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(7),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(8),
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_rt_4877,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(8)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_7_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(6),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_7_rt_4878,
      O => mL_weightUpdateMod1_multR_multRes(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_7_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(6),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(7),
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_7_rt_4878,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_6_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(5),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_6_rt_4879,
      O => mL_weightUpdateMod1_multR_multRes(6)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_6_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(5),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(6),
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_6_rt_4879,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(6)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_5_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(4),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_5_rt_4880,
      O => mL_weightUpdateMod1_multR_multRes(5)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_5_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(4),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(5),
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_5_rt_4880,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(5)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_4_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(3),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_rt_4881,
      O => mL_weightUpdateMod1_multR_multRes(4)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(3),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(4),
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_rt_4881,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(4)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_3_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(2),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_36,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(3),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(3)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_2_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(1),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_26,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(2),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(2)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_1_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_116,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(1),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(1)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(10),
      I1 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(11),
      O => mL_weightUpdateMod0_multL_multRes(11)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_10_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(9),
      I1 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_10_rt_4882,
      O => mL_weightUpdateMod0_multL_multRes(10)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_10_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(9),
      IA => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(10),
      SEL => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_10_rt_4882,
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(10)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_9_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(8),
      I1 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_rt_4883,
      O => mL_weightUpdateMod0_multL_multRes(9)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(8),
      IA => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(9),
      SEL => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_rt_4883,
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(9)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_8_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(7),
      I1 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_8_rt_4884,
      O => mL_weightUpdateMod0_multL_multRes(8)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_8_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(7),
      IA => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(8),
      SEL => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_8_rt_4884,
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(8)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_7_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(6),
      I1 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_7_rt_4885,
      O => mL_weightUpdateMod0_multL_multRes(7)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_7_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(6),
      IA => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(7),
      SEL => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_7_rt_4885,
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(7)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_6_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_6_rt_4886,
      O => mL_weightUpdateMod0_multAll_posIn1(2)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_6_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(6),
      SEL => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_6_rt_4886,
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(6)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(10),
      I1 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(11),
      O => mL_weightUpdateMod1_multL_multRes(11)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_10_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(9),
      I1 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_10_rt_4887,
      O => mL_weightUpdateMod1_multL_multRes(10)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_10_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(9),
      IA => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(10),
      SEL => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_10_rt_4887,
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(10)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_9_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(8),
      I1 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_rt_4888,
      O => mL_weightUpdateMod1_multL_multRes(9)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(8),
      IA => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(9),
      SEL => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_rt_4888,
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(9)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_8_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(7),
      I1 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_8_rt_4889,
      O => mL_weightUpdateMod1_multL_multRes(8)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_8_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(7),
      IA => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(8),
      SEL => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_8_rt_4889,
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(8)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_7_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(6),
      I1 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_7_rt_4890,
      O => mL_weightUpdateMod1_multL_multRes(7)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_7_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(6),
      IA => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(7),
      SEL => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_7_rt_4890,
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(7)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_6_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_6_rt_4891,
      O => mL_weightUpdateMod1_multL_multRes(6)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_6_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(6),
      SEL => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_6_rt_4891,
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(6)
    );
  mL_weightUpdateMod0_Madd_newWeight_xor_7_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_Madd_newWeight_cy(6),
      I1 => mL_weightUpdateMod0_Madd_newWeight_lut(7),
      O => mL_newWeightTemp0(7)
    );
  mL_weightUpdateMod0_Madd_newWeight_xor_6_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_Madd_newWeight_cy(5),
      I1 => mL_weightUpdateMod0_Madd_newWeight_lut(6),
      O => mL_newWeightTemp0(6)
    );
  mL_weightUpdateMod0_Madd_newWeight_cy_6_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_Madd_newWeight_cy(5),
      IA => mL_weightIn0(6),
      SEL => mL_weightUpdateMod0_Madd_newWeight_lut(6),
      O => mL_weightUpdateMod0_Madd_newWeight_cy(6)
    );
  mL_weightUpdateMod0_Madd_newWeight_xor_5_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_Madd_newWeight_cy(4),
      I1 => mL_weightUpdateMod0_Madd_newWeight_lut(5),
      O => mL_newWeightTemp0(5)
    );
  mL_weightUpdateMod0_Madd_newWeight_cy_5_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_Madd_newWeight_cy(4),
      IA => mL_weightIn0(5),
      SEL => mL_weightUpdateMod0_Madd_newWeight_lut(5),
      O => mL_weightUpdateMod0_Madd_newWeight_cy(5)
    );
  mL_weightUpdateMod0_Madd_newWeight_xor_4_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_Madd_newWeight_cy(3),
      I1 => mL_weightUpdateMod0_Madd_newWeight_lut(4),
      O => mL_newWeightTemp0(4)
    );
  mL_weightUpdateMod0_Madd_newWeight_cy_4_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_Madd_newWeight_cy(3),
      IA => mL_weightIn0(4),
      SEL => mL_weightUpdateMod0_Madd_newWeight_lut(4),
      O => mL_weightUpdateMod0_Madd_newWeight_cy(4)
    );
  mL_weightUpdateMod0_Madd_newWeight_xor_3_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_Madd_newWeight_cy(2),
      I1 => mL_weightUpdateMod0_Madd_newWeight_lut(3),
      O => mL_newWeightTemp0(3)
    );
  mL_weightUpdateMod0_Madd_newWeight_cy_3_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_Madd_newWeight_cy(2),
      IA => mL_weightIn0(3),
      SEL => mL_weightUpdateMod0_Madd_newWeight_lut(3),
      O => mL_weightUpdateMod0_Madd_newWeight_cy(3)
    );
  mL_weightUpdateMod0_Madd_newWeight_xor_2_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_Madd_newWeight_cy(1),
      I1 => mL_weightUpdateMod0_Madd_newWeight_lut(2),
      O => mL_newWeightTemp0(2)
    );
  mL_weightUpdateMod0_Madd_newWeight_cy_2_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_Madd_newWeight_cy(1),
      IA => mL_weightIn0(2),
      SEL => mL_weightUpdateMod0_Madd_newWeight_lut(2),
      O => mL_weightUpdateMod0_Madd_newWeight_cy(2)
    );
  mL_weightUpdateMod0_Madd_newWeight_xor_1_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_Madd_newWeight_cy(0),
      I1 => mL_weightUpdateMod0_Madd_newWeight_lut(1),
      O => mL_newWeightTemp0(1)
    );
  mL_weightUpdateMod0_Madd_newWeight_cy_1_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_Madd_newWeight_cy(0),
      IA => mL_weightIn0(1),
      SEL => mL_weightUpdateMod0_Madd_newWeight_lut(1),
      O => mL_weightUpdateMod0_Madd_newWeight_cy(1)
    );
  mL_weightUpdateMod0_Madd_newWeight_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_weightUpdateMod0_Madd_newWeight_lut(0),
      O => mL_newWeightTemp0(0)
    );
  mL_weightUpdateMod0_Madd_newWeight_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_weightIn0(0),
      SEL => mL_weightUpdateMod0_Madd_newWeight_lut(0),
      O => mL_weightUpdateMod0_Madd_newWeight_cy(0)
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_0_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightIn0(0),
      ADR1 => mL_weightUpdateMod0_fullProd(0),
      O => mL_weightUpdateMod0_Madd_newWeight_lut(0)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(10),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(11),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_11_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_115,
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_114,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(11)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_10_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(9),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(10),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_106
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_10_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(9),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_104,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(10),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(10)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_10_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_105,
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_104,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(10)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_9_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(8),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(9),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_96
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_9_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(8),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_94,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(9),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(9)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_9_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_95,
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_94,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_8_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(7),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(8),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_86
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(7),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_84,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(8),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(8)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_8_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_85,
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_84,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(8)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_7_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(6),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(7),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_76
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_7_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(6),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_74,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(7),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_7_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_75,
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_74,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_6_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(5),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(6),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_66
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_6_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(5),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_64,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(6),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(6)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_6_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_65,
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_64,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(6)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_5_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(5),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_56
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_5_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_54,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(5),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(5)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_51,
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_54,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(4),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(3),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(10),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(11),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(11)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_11_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_115,
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_114,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(11)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_10_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(9),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(10),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(10)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_10_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(9),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_104,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(10),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(10)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_10_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_105,
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_104,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(10)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_9_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(8),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(9),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(9)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_9_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(8),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_94,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(9),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(9)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_9_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_95,
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_94,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(9)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_8_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(7),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(8),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(8)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(7),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_84,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(8),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(8)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_8_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_85,
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_84,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(8)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_7_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(6),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(7),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_7_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(6),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_74,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(7),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_7_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_75,
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_74,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_6_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(5),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(6),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(6)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_6_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(5),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_64,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(6),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(6)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_6_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_65,
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_64,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(6)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_5_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(4),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(5),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_5_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(4),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_54,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(5),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_51,
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_54,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_4_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(3),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(4),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(4)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(3),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(4),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(4)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_3_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(2),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(3),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_36
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_3_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(2),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(3),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_2_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(1),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(2),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_26
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_2_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(1),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(2),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(2)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_1_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(1),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_116
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_1_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(1),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(1)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(10),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(11),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(11)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_11_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_115,
      ADR1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_114,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(11)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_10_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(9),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(10),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(10)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_10_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(9),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_104,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(10),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(10)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_10_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_105,
      ADR1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_104,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(10)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_9_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(8),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(9),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(9)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_9_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(8),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_94,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(9),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(9)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_9_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_95,
      ADR1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_94,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(9)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_8_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(7),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(8),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(8)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(7),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_84,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(8),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(8)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_8_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_85,
      ADR1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_84,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(8)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_7_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(6),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(7),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_7_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(6),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_74,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(7),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_7_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_75,
      ADR1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_74,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_6_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(5),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(6),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(6)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_6_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(5),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_64,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(6),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(6)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_6_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_65,
      ADR1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_64,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(6)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_5_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(4),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(5),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(5)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_5_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(4),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_54,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(5),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(5)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_51,
      ADR1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_54,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(5)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_4_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(3),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(4),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(4)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(3),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(4),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(4)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_3_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(2),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(3),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_36
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_3_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(2),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(3),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(3)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_2_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(1),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(2),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_26
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_2_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(1),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(2),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(2)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_1_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(1),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_116
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_1_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(1),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(1)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(10),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(11)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_10_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(9),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(10)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_10_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(9),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(10)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_9_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(8),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(9)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(8),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(9)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_8_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(7),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(8)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_8_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(7),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(8)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_7_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(6),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(7)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_7_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(6),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(7)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_6_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut(6),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(6)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_6_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64,
      SEL => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut(6),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(6)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(10),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(11)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_10_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(9),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(10)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_10_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(9),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(10)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_9_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(8),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(9)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(8),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(9)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_8_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(7),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(8)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_8_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(7),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(8)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_7_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(6),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(7)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_7_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(6),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(7)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_6_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut(6),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(6)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_6_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64,
      SEL => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut(6),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(6)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(7),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(8),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_115
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_7_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(6),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(7),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_105
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_7_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(6),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_101,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(7),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_6_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(5),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(6),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_95
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(5),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_91,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(6),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(6)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_5_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(4),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(5),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_85
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_5_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(4),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_81,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(5),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(5)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_8,
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_81,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(5)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_4_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(3),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(4),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_75
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_4_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(3),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_71,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(4),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(4)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_3_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(3),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_65
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_3_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_61,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(3),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(3)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(10),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_113,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_114
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_10_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(9),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(10),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_104
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(9),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_103,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(10),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(10)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_9_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(8),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(9),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_94
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_9_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(8),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_93,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(9),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(9)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_8_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(7),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(8),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_84
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_8_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(7),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_83,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(8),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(8)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_8_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_83,
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_82,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(8)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_7_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(6),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(7),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_74
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_7_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(6),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_73,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(7),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_6_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(5),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(6),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_64
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(5),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_63,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(6),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(6)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_5_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(4),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(5),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_54
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_5_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(4),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_53,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(5),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(5)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_4_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(3),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_4_rt_4892,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_44
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_4_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(3),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(4),
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_4_rt_4892,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(4)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_3_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_3_rt_4893,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_34
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_3_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(3),
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_3_rt_4893,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(7),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(8),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_115
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_7_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(6),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(7),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_105
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_7_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(6),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_101,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(7),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_6_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(5),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(6),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_95
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(5),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_91,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(6),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(6)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_5_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(4),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(5),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_85
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_5_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(4),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_81,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(5),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_4_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(3),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(4),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_75
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_4_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(3),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_71,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(4),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(4)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_3_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(3),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_65
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_3_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_61,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(3),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(10),
      I1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_114
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_10_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(9),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_rt_4894,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_104
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(9),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(10),
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_rt_4894,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(10)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_9_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(8),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_9_rt_4895,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_94
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_9_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(8),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(9),
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_9_rt_4895,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(9)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_8_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(7),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(8),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_84
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_8_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(7),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_83,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(8),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(8)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_7_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(6),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(7),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_74
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_7_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(6),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_73,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(7),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_6_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(5),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(6),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_64
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(5),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_63,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(6),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(6)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_5_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(4),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(5),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_54
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_5_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(4),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_53,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(5),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_4_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(3),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(4),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_44
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_4_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(3),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_43,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(4),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(4)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_3_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(3),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_34
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_3_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_33,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(3),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(3)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(10),
      I1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_114
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_10_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(9),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_rt_4896,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_104
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(9),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(10),
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_rt_4896,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(10)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_9_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(8),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_9_rt_4897,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_94
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_9_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(8),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(9),
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_9_rt_4897,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(9)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_8_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(7),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(8),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_84
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_8_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(7),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_83,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(8),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(8)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_7_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(6),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(7),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_74
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_7_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(6),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_73,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(7),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_6_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(5),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(6),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_64
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(5),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_63,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(6),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(6)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_5_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(4),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(5),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_54
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_5_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(4),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_53,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(5),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(5)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_4_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(3),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(4),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_44
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_4_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(3),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_43,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(4),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(4)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_3_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(3),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_34
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_3_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_33,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(3),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(3)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(7),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(8),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_115
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_7_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(6),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(7),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_105
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_7_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(6),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_101,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(7),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_6_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(5),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(6),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_95
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(5),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_91,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(6),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(6)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_5_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(4),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(5),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_85
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_5_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(4),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_81,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(5),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(5)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_4_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(3),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(4),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_75
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_4_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(3),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_71,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(4),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(4)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_3_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(3),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_65
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_3_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_61,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(3),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(3)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_rt_4969,
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_rt_4970,
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64
    );
  mL_ADDERTREE_INTERNAL_Madd18_xor_7_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd18_cy(6),
      I1 => mL_ADDERTREE_INTERNAL_Madd18_lut(7),
      O => mL_ADDERTREE_INTERNAL_Madd_718
    );
  mL_ADDERTREE_INTERNAL_Madd18_lut_7_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weight6_ADDERTREE_INTERNAL_Madd_73,
      ADR1 => mL_weight7_ADDERTREE_INTERNAL_Madd_73,
      O => mL_ADDERTREE_INTERNAL_Madd18_lut(7)
    );
  mL_ADDERTREE_INTERNAL_Madd18_xor_6_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd18_cy(5),
      I1 => mL_ADDERTREE_INTERNAL_Madd18_lut(6),
      O => mL_ADDERTREE_INTERNAL_Madd_618
    );
  mL_ADDERTREE_INTERNAL_Madd18_cy_6_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd18_cy(5),
      IA => mL_weight6_ADDERTREE_INTERNAL_Madd_63,
      SEL => mL_ADDERTREE_INTERNAL_Madd18_lut(6),
      O => mL_ADDERTREE_INTERNAL_Madd18_cy(6)
    );
  mL_ADDERTREE_INTERNAL_Madd18_lut_6_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weight6_ADDERTREE_INTERNAL_Madd_63,
      ADR1 => mL_weight7_ADDERTREE_INTERNAL_Madd_63,
      O => mL_ADDERTREE_INTERNAL_Madd18_lut(6)
    );
  mL_ADDERTREE_INTERNAL_Madd18_xor_5_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd18_cy(4),
      I1 => mL_ADDERTREE_INTERNAL_Madd18_lut(5),
      O => mL_ADDERTREE_INTERNAL_Madd_518
    );
  mL_ADDERTREE_INTERNAL_Madd18_cy_5_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd18_cy(4),
      IA => mL_weight6_ADDERTREE_INTERNAL_Madd_53,
      SEL => mL_ADDERTREE_INTERNAL_Madd18_lut(5),
      O => mL_ADDERTREE_INTERNAL_Madd18_cy(5)
    );
  mL_ADDERTREE_INTERNAL_Madd18_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weight6_ADDERTREE_INTERNAL_Madd_53,
      ADR1 => mL_weight7_ADDERTREE_INTERNAL_Madd_53,
      O => mL_ADDERTREE_INTERNAL_Madd18_lut(5)
    );
  mL_ADDERTREE_INTERNAL_Madd18_xor_4_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd18_cy(3),
      I1 => mL_ADDERTREE_INTERNAL_Madd18_lut(4),
      O => mL_ADDERTREE_INTERNAL_Madd_418
    );
  mL_ADDERTREE_INTERNAL_Madd18_cy_4_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd18_cy(3),
      IA => mL_weight6_ADDERTREE_INTERNAL_Madd_43,
      SEL => mL_ADDERTREE_INTERNAL_Madd18_lut(4),
      O => mL_ADDERTREE_INTERNAL_Madd18_cy(4)
    );
  mL_ADDERTREE_INTERNAL_Madd18_lut_4_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weight6_ADDERTREE_INTERNAL_Madd_43,
      ADR1 => mL_weight7_ADDERTREE_INTERNAL_Madd_43,
      O => mL_ADDERTREE_INTERNAL_Madd18_lut(4)
    );
  mL_ADDERTREE_INTERNAL_Madd18_xor_3_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd18_cy(2),
      I1 => mL_ADDERTREE_INTERNAL_Madd18_lut(3),
      O => mL_ADDERTREE_INTERNAL_Madd_318
    );
  mL_ADDERTREE_INTERNAL_Madd18_cy_3_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd18_cy(2),
      IA => mL_weight6_ADDERTREE_INTERNAL_Madd_33,
      SEL => mL_ADDERTREE_INTERNAL_Madd18_lut(3),
      O => mL_ADDERTREE_INTERNAL_Madd18_cy(3)
    );
  mL_ADDERTREE_INTERNAL_Madd18_lut_3_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weight6_ADDERTREE_INTERNAL_Madd_33,
      ADR1 => mL_weight7_ADDERTREE_INTERNAL_Madd_33,
      O => mL_ADDERTREE_INTERNAL_Madd18_lut(3)
    );
  mL_ADDERTREE_INTERNAL_Madd18_xor_2_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd18_cy(1),
      I1 => mL_ADDERTREE_INTERNAL_Madd18_lut(2),
      O => mL_ADDERTREE_INTERNAL_Madd_218
    );
  mL_ADDERTREE_INTERNAL_Madd18_cy_2_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd18_cy(1),
      IA => mL_weight6_ADDERTREE_INTERNAL_Madd_23,
      SEL => mL_ADDERTREE_INTERNAL_Madd18_lut(2),
      O => mL_ADDERTREE_INTERNAL_Madd18_cy(2)
    );
  mL_ADDERTREE_INTERNAL_Madd18_lut_2_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weight6_ADDERTREE_INTERNAL_Madd_23,
      ADR1 => mL_weight7_ADDERTREE_INTERNAL_Madd_23,
      O => mL_ADDERTREE_INTERNAL_Madd18_lut(2)
    );
  mL_ADDERTREE_INTERNAL_Madd18_xor_1_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_ADDERTREE_INTERNAL_Madd18_lut(1),
      O => mL_ADDERTREE_INTERNAL_Madd_118
    );
  mL_ADDERTREE_INTERNAL_Madd18_cy_1_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_weight6_ADDERTREE_INTERNAL_Madd_13,
      SEL => mL_ADDERTREE_INTERNAL_Madd18_lut(1),
      O => mL_ADDERTREE_INTERNAL_Madd18_cy(1)
    );
  mL_ADDERTREE_INTERNAL_Madd18_lut_1_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weight6_ADDERTREE_INTERNAL_Madd_13,
      ADR1 => mL_weight7_ADDERTREE_INTERNAL_Madd_13,
      O => mL_ADDERTREE_INTERNAL_Madd18_lut(1)
    );
  mL_ADDERTREE_INTERNAL_Madd15_xor_7_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(6),
      I1 => mL_ADDERTREE_INTERNAL_Madd15_lut(7),
      O => mL_ADDERTREE_INTERNAL_Madd_715
    );
  mL_ADDERTREE_INTERNAL_Madd15_lut_7_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weight2_ADDERTREE_INTERNAL_Madd_73,
      ADR1 => mL_weight3_ADDERTREE_INTERNAL_Madd_73,
      O => mL_ADDERTREE_INTERNAL_Madd15_lut(7)
    );
  mL_ADDERTREE_INTERNAL_Madd15_xor_6_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(5),
      I1 => mL_ADDERTREE_INTERNAL_Madd15_lut(6),
      O => mL_ADDERTREE_INTERNAL_Madd_615
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_6_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(5),
      IA => mL_weight2_ADDERTREE_INTERNAL_Madd_63,
      SEL => mL_ADDERTREE_INTERNAL_Madd15_lut(6),
      O => mL_ADDERTREE_INTERNAL_Madd15_cy(6)
    );
  mL_ADDERTREE_INTERNAL_Madd15_lut_6_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weight2_ADDERTREE_INTERNAL_Madd_63,
      ADR1 => mL_weight3_ADDERTREE_INTERNAL_Madd_63,
      O => mL_ADDERTREE_INTERNAL_Madd15_lut(6)
    );
  mL_ADDERTREE_INTERNAL_Madd15_xor_5_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(4),
      I1 => mL_ADDERTREE_INTERNAL_Madd15_lut(5),
      O => mL_ADDERTREE_INTERNAL_Madd_515
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_5_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(4),
      IA => mL_weight2_ADDERTREE_INTERNAL_Madd_53,
      SEL => mL_ADDERTREE_INTERNAL_Madd15_lut(5),
      O => mL_ADDERTREE_INTERNAL_Madd15_cy(5)
    );
  mL_ADDERTREE_INTERNAL_Madd15_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weight2_ADDERTREE_INTERNAL_Madd_53,
      ADR1 => mL_weight3_ADDERTREE_INTERNAL_Madd_53,
      O => mL_ADDERTREE_INTERNAL_Madd15_lut(5)
    );
  mL_ADDERTREE_INTERNAL_Madd15_xor_4_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(3),
      I1 => mL_ADDERTREE_INTERNAL_Madd15_lut(4),
      O => mL_ADDERTREE_INTERNAL_Madd_415
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_4_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(3),
      IA => mL_weight2_ADDERTREE_INTERNAL_Madd_43,
      SEL => mL_ADDERTREE_INTERNAL_Madd15_lut(4),
      O => mL_ADDERTREE_INTERNAL_Madd15_cy(4)
    );
  mL_ADDERTREE_INTERNAL_Madd15_lut_4_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weight2_ADDERTREE_INTERNAL_Madd_43,
      ADR1 => mL_weight3_ADDERTREE_INTERNAL_Madd_43,
      O => mL_ADDERTREE_INTERNAL_Madd15_lut(4)
    );
  mL_ADDERTREE_INTERNAL_Madd15_xor_3_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(2),
      I1 => mL_ADDERTREE_INTERNAL_Madd15_lut(3),
      O => mL_ADDERTREE_INTERNAL_Madd_315
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_3_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(2),
      IA => mL_weight2_ADDERTREE_INTERNAL_Madd_33,
      SEL => mL_ADDERTREE_INTERNAL_Madd15_lut(3),
      O => mL_ADDERTREE_INTERNAL_Madd15_cy(3)
    );
  mL_ADDERTREE_INTERNAL_Madd15_lut_3_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weight2_ADDERTREE_INTERNAL_Madd_33,
      ADR1 => mL_weight3_ADDERTREE_INTERNAL_Madd_33,
      O => mL_ADDERTREE_INTERNAL_Madd15_lut(3)
    );
  mL_ADDERTREE_INTERNAL_Madd15_xor_2_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(1),
      I1 => mL_ADDERTREE_INTERNAL_Madd15_lut(2),
      O => mL_ADDERTREE_INTERNAL_Madd_215
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_2_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(1),
      IA => mL_weight2_ADDERTREE_INTERNAL_Madd_23,
      SEL => mL_ADDERTREE_INTERNAL_Madd15_lut(2),
      O => mL_ADDERTREE_INTERNAL_Madd15_cy(2)
    );
  mL_ADDERTREE_INTERNAL_Madd15_lut_2_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weight2_ADDERTREE_INTERNAL_Madd_23,
      ADR1 => mL_weight3_ADDERTREE_INTERNAL_Madd_23,
      O => mL_ADDERTREE_INTERNAL_Madd15_lut(2)
    );
  mL_ADDERTREE_INTERNAL_Madd15_xor_1_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_ADDERTREE_INTERNAL_Madd15_lut(1),
      O => mL_ADDERTREE_INTERNAL_Madd_115
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_1_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_weight2_ADDERTREE_INTERNAL_Madd_13,
      SEL => mL_ADDERTREE_INTERNAL_Madd15_lut(1),
      O => mL_ADDERTREE_INTERNAL_Madd15_cy(1)
    );
  mL_ADDERTREE_INTERNAL_Madd15_lut_1_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weight2_ADDERTREE_INTERNAL_Madd_13,
      ADR1 => mL_weight3_ADDERTREE_INTERNAL_Madd_13,
      O => mL_ADDERTREE_INTERNAL_Madd15_lut(1)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_Q_1767,
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_113
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_10_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_9_Q_1770,
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_1768,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_103
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_9_Q_1770,
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_1769,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_1768,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_Q_1767
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_9_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_8_Q_1773,
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_1771,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_93
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_9_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_8_Q_1773,
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_1772,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_1771,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_9_Q_1770
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_8_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_7_Q_1776,
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_1774,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_83
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_8_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_7_Q_1776,
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_1775,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_1774,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_8_Q_1773
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_7_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_1777,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_73
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_7_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_1778,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_1777,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_7_Q_1776
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_5_Q_1779,
      I1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_63
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_5_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_4_Q_1782,
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_1780,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_53
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_5_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_4_Q_1782,
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_1780,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_5_Q_1779
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_4_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_1783,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(4)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_4_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_1784,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_1783,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_4_Q_1782
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_1785,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(3)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(7),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_7_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(6),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_101
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_7_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(6),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_6_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(5),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_91
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_6_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(5),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(6)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_5_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(4),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_81
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(4),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(5)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_4_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(3),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(4),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_71
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_4_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(3),
      IA => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_1793,
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(4),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(4)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_3_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(2),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(3),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_61
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_3_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(2),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(3),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(3)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_2_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(2),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_51
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_2_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(2),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(2)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(7),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_7_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(6),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_101
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_7_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(6),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_6_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(5),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_91
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_6_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(5),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(6)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_5_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(4),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_81
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(4),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_4_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(3),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_1802,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_71
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_4_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(3),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_1802,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(4)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_3_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(2),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_61
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_3_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(2),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_2_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_1805,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_51
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_2_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_1805,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(2)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(9),
      I1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(10)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_9_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(8),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(9),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(9)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_9_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(8),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(9),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(9)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_8_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(7),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(8),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_83
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(7),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_1810,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(8),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(8)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_7_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(6),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(7),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_73
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_7_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(6),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_1813,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(7),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_6_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(5),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(6),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_63
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_6_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(5),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_1816,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(6),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(6)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_5_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(4),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(5),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_53
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_5_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(4),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_1819,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(5),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_4_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(3),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(4),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_43
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(3),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_1822,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(4),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(4)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_3_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(2),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(3),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_33
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_3_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(2),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_1825,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(3),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_2_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(1),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(2),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_23
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_2_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(1),
      IA => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_1828,
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(2),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(2)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_1_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_18
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_1_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(1)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(9),
      I1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(10)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_9_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(8),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(9),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(9)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_9_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(8),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(9),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(9)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_8_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(7),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(8),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_83
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(7),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_1834,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(8),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(8)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_7_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(6),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(7),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_73
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_7_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(6),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_1837,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(7),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_6_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(5),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(6),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_63
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_6_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(5),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_1840,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(6),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(6)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_5_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(4),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(5),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_53
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_5_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(4),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_1843,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(5),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(5)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_4_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(3),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(4),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_43
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(3),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_1846,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(4),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(4)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_3_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(2),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(3),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_33
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_3_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(2),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_1849,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(3),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(3)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_2_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(1),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(2),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_23
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_2_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(1),
      IA => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_1852,
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(2),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(2)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_1_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_18
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_1_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(1)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(7),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_7_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(6),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_101
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_7_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(6),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_6_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(5),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_91
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_6_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(5),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(6)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_5_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(4),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_81
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(4),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(5)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_4_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(3),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_1858,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_71
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_4_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(3),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_1858,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(4)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_3_Q : X_XOR2
    port map (
      I0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(2),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_61
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_3_Q : X_MUX2
    port map (
      IB => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(2),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(3)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_2_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_1861,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_51
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_2_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_1861,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(2)
    );
  mL_ADDERTREE_INTERNAL_Madd20_xor_7_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd20_cy(6),
      I1 => mL_ADDERTREE_INTERNAL_Madd20_lut(7),
      O => mL_ADDERTREE_INTERNAL_Madd_720
    );
  mL_ADDERTREE_INTERNAL_Madd20_lut_7_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_719,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_716,
      O => mL_ADDERTREE_INTERNAL_Madd20_lut(7)
    );
  mL_ADDERTREE_INTERNAL_Madd20_xor_6_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd20_cy(5),
      I1 => mL_ADDERTREE_INTERNAL_Madd20_lut(6),
      O => mL_ADDERTREE_INTERNAL_Madd_620
    );
  mL_ADDERTREE_INTERNAL_Madd20_cy_6_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd20_cy(5),
      IA => mL_ADDERTREE_INTERNAL_Madd_616,
      SEL => mL_ADDERTREE_INTERNAL_Madd20_lut(6),
      O => mL_ADDERTREE_INTERNAL_Madd20_cy(6)
    );
  mL_ADDERTREE_INTERNAL_Madd20_lut_6_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_619,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_616,
      O => mL_ADDERTREE_INTERNAL_Madd20_lut(6)
    );
  mL_ADDERTREE_INTERNAL_Madd20_xor_5_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd20_cy(4),
      I1 => mL_ADDERTREE_INTERNAL_Madd20_lut(5),
      O => mL_ADDERTREE_INTERNAL_Madd_520
    );
  mL_ADDERTREE_INTERNAL_Madd20_cy_5_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd20_cy(4),
      IA => mL_ADDERTREE_INTERNAL_Madd_516,
      SEL => mL_ADDERTREE_INTERNAL_Madd20_lut(5),
      O => mL_ADDERTREE_INTERNAL_Madd20_cy(5)
    );
  mL_ADDERTREE_INTERNAL_Madd20_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_519,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_516,
      O => mL_ADDERTREE_INTERNAL_Madd20_lut(5)
    );
  mL_ADDERTREE_INTERNAL_Madd20_xor_4_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd20_cy(3),
      I1 => mL_ADDERTREE_INTERNAL_Madd20_lut(4),
      O => mL_ADDERTREE_INTERNAL_Madd_420
    );
  mL_ADDERTREE_INTERNAL_Madd20_cy_4_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd20_cy(3),
      IA => mL_ADDERTREE_INTERNAL_Madd_416,
      SEL => mL_ADDERTREE_INTERNAL_Madd20_lut(4),
      O => mL_ADDERTREE_INTERNAL_Madd20_cy(4)
    );
  mL_ADDERTREE_INTERNAL_Madd20_lut_4_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_419,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_416,
      O => mL_ADDERTREE_INTERNAL_Madd20_lut(4)
    );
  mL_ADDERTREE_INTERNAL_Madd20_xor_3_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd20_cy(2),
      I1 => mL_ADDERTREE_INTERNAL_Madd20_lut(3),
      O => mL_ADDERTREE_INTERNAL_Madd_320
    );
  mL_ADDERTREE_INTERNAL_Madd20_cy_3_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd20_cy(2),
      IA => mL_ADDERTREE_INTERNAL_Madd_316,
      SEL => mL_ADDERTREE_INTERNAL_Madd20_lut(3),
      O => mL_ADDERTREE_INTERNAL_Madd20_cy(3)
    );
  mL_ADDERTREE_INTERNAL_Madd20_lut_3_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_319,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_316,
      O => mL_ADDERTREE_INTERNAL_Madd20_lut(3)
    );
  mL_ADDERTREE_INTERNAL_Madd20_xor_2_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd20_cy(1),
      I1 => mL_ADDERTREE_INTERNAL_Madd20_lut(2),
      O => mL_ADDERTREE_INTERNAL_Madd_220
    );
  mL_ADDERTREE_INTERNAL_Madd20_cy_2_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd20_cy(1),
      IA => mL_ADDERTREE_INTERNAL_Madd_216,
      SEL => mL_ADDERTREE_INTERNAL_Madd20_lut(2),
      O => mL_ADDERTREE_INTERNAL_Madd20_cy(2)
    );
  mL_ADDERTREE_INTERNAL_Madd20_lut_2_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_219,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_216,
      O => mL_ADDERTREE_INTERNAL_Madd20_lut(2)
    );
  mL_ADDERTREE_INTERNAL_Madd20_xor_1_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd20_cy(0),
      I1 => mL_ADDERTREE_INTERNAL_Madd20_lut(1),
      O => mL_ADDERTREE_INTERNAL_Madd_120
    );
  mL_ADDERTREE_INTERNAL_Madd20_cy_1_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd20_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd_116,
      SEL => mL_ADDERTREE_INTERNAL_Madd20_lut(1),
      O => mL_ADDERTREE_INTERNAL_Madd20_cy(1)
    );
  mL_ADDERTREE_INTERNAL_Madd20_lut_1_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_119,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_116,
      O => mL_ADDERTREE_INTERNAL_Madd20_lut(1)
    );
  mL_ADDERTREE_INTERNAL_Madd20_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_ADDERTREE_INTERNAL_Madd20_cy_0_rt_4898,
      O => mL_ADDERTREE_INTERNAL_Madd_020
    );
  mL_ADDERTREE_INTERNAL_Madd20_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd20_lut(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd20_cy_0_rt_4898,
      O => mL_ADDERTREE_INTERNAL_Madd20_cy(0)
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes : X_DSP48A1
    generic map(
      CARRYINSEL => "OPMODE5",
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      MREG => 0,
      PREG => 0,
      OPMODEREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      RSTTYPE => "SYNC",
      DREG => 0,
      B_INPUT => "DIRECT"
    )
    port map (
      CECARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTC => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTCARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CED => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTD => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEOPMODE => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEC => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYOUTF => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUTF_UNCONNECTED,
      RSTOPMODE => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTM => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CLK => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEM => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYIN => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEP => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CEA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      CARRYOUT => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUT_UNCONNECTED,
      RSTA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      RSTP => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(17) => mL_weightUpdateMod0_multAll_posIn1(7),
      B(16) => mL_weightUpdateMod0_multAll_posIn1(7),
      B(15) => mL_weightUpdateMod0_multAll_posIn1(7),
      B(14) => mL_weightUpdateMod0_multAll_posIn1(7),
      B(13) => mL_weightUpdateMod0_multAll_posIn1(7),
      B(12) => mL_weightUpdateMod0_multAll_posIn1(7),
      B(11) => mL_weightUpdateMod0_multAll_posIn1(7),
      B(10) => mL_weightUpdateMod0_multAll_posIn1(7),
      B(9) => mL_weightUpdateMod0_multAll_posIn1(7),
      B(8) => mL_weightUpdateMod0_multAll_posIn1(7),
      B(7) => mL_weightUpdateMod0_multAll_posIn1(7),
      B(6) => mL_weightUpdateMod0_multAll_posIn1(6),
      B(5) => mL_weightUpdateMod0_multAll_posIn1(5),
      B(4) => mL_weightUpdateMod0_multAll_posIn1(4),
      B(3) => mL_weightUpdateMod0_multAll_posIn1(3),
      B(2) => mL_weightUpdateMod0_multAll_posIn1(2),
      B(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      B(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      BCOUT(17) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT_0_UNCONNECTED,
      PCIN(47) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_47_UNCONNECTED,
      PCIN(46) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_46_UNCONNECTED,
      PCIN(45) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_45_UNCONNECTED,
      PCIN(44) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_44_UNCONNECTED,
      PCIN(43) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_43_UNCONNECTED,
      PCIN(42) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_42_UNCONNECTED,
      PCIN(41) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_41_UNCONNECTED,
      PCIN(40) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_40_UNCONNECTED,
      PCIN(39) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_39_UNCONNECTED,
      PCIN(38) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_38_UNCONNECTED,
      PCIN(37) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_37_UNCONNECTED,
      PCIN(36) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_36_UNCONNECTED,
      PCIN(35) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_35_UNCONNECTED,
      PCIN(34) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_34_UNCONNECTED,
      PCIN(33) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_33_UNCONNECTED,
      PCIN(32) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_32_UNCONNECTED,
      PCIN(31) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_31_UNCONNECTED,
      PCIN(30) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_30_UNCONNECTED,
      PCIN(29) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_29_UNCONNECTED,
      PCIN(28) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_28_UNCONNECTED,
      PCIN(27) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_27_UNCONNECTED,
      PCIN(26) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_26_UNCONNECTED,
      PCIN(25) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_25_UNCONNECTED,
      PCIN(24) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_24_UNCONNECTED,
      PCIN(23) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_23_UNCONNECTED,
      PCIN(22) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_22_UNCONNECTED,
      PCIN(21) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_21_UNCONNECTED,
      PCIN(20) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_20_UNCONNECTED,
      PCIN(19) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_19_UNCONNECTED,
      PCIN(18) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_18_UNCONNECTED,
      PCIN(17) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_17_UNCONNECTED,
      PCIN(16) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_16_UNCONNECTED,
      PCIN(15) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_15_UNCONNECTED,
      PCIN(14) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_14_UNCONNECTED,
      PCIN(13) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_13_UNCONNECTED,
      PCIN(12) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_12_UNCONNECTED,
      PCIN(11) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_11_UNCONNECTED,
      PCIN(10) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_10_UNCONNECTED,
      PCIN(9) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_9_UNCONNECTED,
      PCIN(8) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_8_UNCONNECTED,
      PCIN(7) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_7_UNCONNECTED,
      PCIN(6) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_6_UNCONNECTED,
      PCIN(5) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_5_UNCONNECTED,
      PCIN(4) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_4_UNCONNECTED,
      PCIN(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_3_UNCONNECTED,
      PCIN(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_2_UNCONNECTED,
      PCIN(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_1_UNCONNECTED,
      PCIN(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN_0_UNCONNECTED,
      C(47) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(46) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(45) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(44) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(43) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(42) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(41) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(40) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(39) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(38) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(37) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(36) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(35) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(34) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(33) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(32) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(31) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(30) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(29) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(28) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(27) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(26) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(25) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(24) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(23) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(22) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(21) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(20) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(19) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(18) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      C(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      P(47) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_47_UNCONNECTED,
      P(46) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_46_UNCONNECTED,
      P(45) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_45_UNCONNECTED,
      P(44) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_44_UNCONNECTED,
      P(43) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_43_UNCONNECTED,
      P(42) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_42_UNCONNECTED,
      P(41) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_41_UNCONNECTED,
      P(40) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_40_UNCONNECTED,
      P(39) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_39_UNCONNECTED,
      P(38) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_38_UNCONNECTED,
      P(37) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_37_UNCONNECTED,
      P(36) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_36_UNCONNECTED,
      P(35) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_35_UNCONNECTED,
      P(34) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_34_UNCONNECTED,
      P(33) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_33_UNCONNECTED,
      P(32) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_32_UNCONNECTED,
      P(31) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_31_UNCONNECTED,
      P(30) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_30_UNCONNECTED,
      P(29) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_29_UNCONNECTED,
      P(28) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_28_UNCONNECTED,
      P(27) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_27_UNCONNECTED,
      P(26) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_26_UNCONNECTED,
      P(25) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_25_UNCONNECTED,
      P(24) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_24_UNCONNECTED,
      P(23) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_23_UNCONNECTED,
      P(22) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_22_UNCONNECTED,
      P(21) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_21_UNCONNECTED,
      P(20) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_20_UNCONNECTED,
      P(19) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_19_UNCONNECTED,
      P(18) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_18_UNCONNECTED,
      P(17) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_17_UNCONNECTED,
      P(16) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_16_UNCONNECTED,
      P(15) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_15_UNCONNECTED,
      P(14) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_14_UNCONNECTED,
      P(13) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_13_UNCONNECTED,
      P(12) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_12_UNCONNECTED,
      P(11) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_11_UNCONNECTED,
      P(10) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_10_UNCONNECTED,
      P(9) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_9_UNCONNECTED,
      P(8) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_8_UNCONNECTED,
      P(7) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_7_UNCONNECTED,
      P(6) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_6_UNCONNECTED,
      P(5) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_5_UNCONNECTED,
      P(4) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_4_UNCONNECTED,
      P(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_3_UNCONNECTED,
      P(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_2_UNCONNECTED,
      P(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_1_UNCONNECTED,
      P(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_P_0_UNCONNECTED,
      OPMODE(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      OPMODE(0) => t_weightUpdateMod0_multL_posIn1(3),
      D(17) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(16) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(15) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(14) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(13) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(12) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(11) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(10) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(9) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(8) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(7) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(6) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(5) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(4) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(2) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(1) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      D(0) => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      PCOUT(47) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_47_UNCONNECTED,
      PCOUT(46) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_46_UNCONNECTED,
      PCOUT(45) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_45_UNCONNECTED,
      PCOUT(44) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_44_UNCONNECTED,
      PCOUT(43) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_43_UNCONNECTED,
      PCOUT(42) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_42_UNCONNECTED,
      PCOUT(41) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_41_UNCONNECTED,
      PCOUT(40) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_40_UNCONNECTED,
      PCOUT(39) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_39_UNCONNECTED,
      PCOUT(38) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_38_UNCONNECTED,
      PCOUT(37) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_37_UNCONNECTED,
      PCOUT(36) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_36_UNCONNECTED,
      PCOUT(35) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_35_UNCONNECTED,
      PCOUT(34) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_34_UNCONNECTED,
      PCOUT(33) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_33_UNCONNECTED,
      PCOUT(32) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_32_UNCONNECTED,
      PCOUT(31) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_31_UNCONNECTED,
      PCOUT(30) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_30_UNCONNECTED,
      PCOUT(29) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_29_UNCONNECTED,
      PCOUT(28) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_28_UNCONNECTED,
      PCOUT(27) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_27_UNCONNECTED,
      PCOUT(26) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_26_UNCONNECTED,
      PCOUT(25) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_25_UNCONNECTED,
      PCOUT(24) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_24_UNCONNECTED,
      PCOUT(23) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_23_UNCONNECTED,
      PCOUT(22) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_22_UNCONNECTED,
      PCOUT(21) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_21_UNCONNECTED,
      PCOUT(20) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_20_UNCONNECTED,
      PCOUT(19) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_19_UNCONNECTED,
      PCOUT(18) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_18_UNCONNECTED,
      PCOUT(17) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_17_UNCONNECTED,
      PCOUT(16) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_16_UNCONNECTED,
      PCOUT(15) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_15_UNCONNECTED,
      PCOUT(14) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_14_UNCONNECTED,
      PCOUT(13) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_13_UNCONNECTED,
      PCOUT(12) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_12_UNCONNECTED,
      PCOUT(11) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_11_UNCONNECTED,
      PCOUT(10) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_10_UNCONNECTED,
      PCOUT(9) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_9_UNCONNECTED,
      PCOUT(8) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_8_UNCONNECTED,
      PCOUT(7) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_7_UNCONNECTED,
      PCOUT(6) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_6_UNCONNECTED,
      PCOUT(5) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_5_UNCONNECTED,
      PCOUT(4) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_4_UNCONNECTED,
      PCOUT(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_3_UNCONNECTED,
      PCOUT(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_2_UNCONNECTED,
      PCOUT(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_1_UNCONNECTED,
      PCOUT(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT_0_UNCONNECTED,
      A(17) => mL_weightUpdateMod0_multAll_posIn2(7),
      A(16) => mL_weightUpdateMod0_multAll_posIn2(7),
      A(15) => mL_weightUpdateMod0_multAll_posIn2(7),
      A(14) => mL_weightUpdateMod0_multAll_posIn2(7),
      A(13) => mL_weightUpdateMod0_multAll_posIn2(7),
      A(12) => mL_weightUpdateMod0_multAll_posIn2(7),
      A(11) => mL_weightUpdateMod0_multAll_posIn2(7),
      A(10) => mL_weightUpdateMod0_multAll_posIn2(7),
      A(9) => mL_weightUpdateMod0_multAll_posIn2(7),
      A(8) => mL_weightUpdateMod0_multAll_posIn2(7),
      A(7) => mL_weightUpdateMod0_multAll_posIn2(7),
      A(6) => mL_weightUpdateMod0_multAll_posIn2(6),
      A(5) => mL_weightUpdateMod0_multAll_posIn2(5),
      A(4) => mL_weightUpdateMod0_multAll_posIn2(4),
      A(3) => mL_weightUpdateMod0_multAll_posIn2(3),
      A(2) => mL_weightUpdateMod0_multAll_posIn2(2),
      A(1) => mL_weightUpdateMod0_multAll_posIn2(1),
      A(0) => mL_weightUpdateMod0_multAll_posIn2(0),
      M(35) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_35_UNCONNECTED,
      M(34) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_34_UNCONNECTED,
      M(33) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_33_UNCONNECTED,
      M(32) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_32_UNCONNECTED,
      M(31) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_31_UNCONNECTED,
      M(30) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_30_UNCONNECTED,
      M(29) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_29_UNCONNECTED,
      M(28) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_28_UNCONNECTED,
      M(27) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_27_UNCONNECTED,
      M(26) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_26_UNCONNECTED,
      M(25) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_25_UNCONNECTED,
      M(24) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_24_UNCONNECTED,
      M(23) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_23_UNCONNECTED,
      M(22) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_22_UNCONNECTED,
      M(21) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_21_UNCONNECTED,
      M(20) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_20_UNCONNECTED,
      M(19) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_19_UNCONNECTED,
      M(18) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_18_UNCONNECTED,
      M(17) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_17_UNCONNECTED,
      M(16) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_16_UNCONNECTED,
      M(15) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_15_UNCONNECTED,
      M(14) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_14_UNCONNECTED,
      M(13) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_13_UNCONNECTED,
      M(12) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_12_UNCONNECTED,
      M(11) => mL_weightUpdateMod0_multAll_multRes(11),
      M(10) => mL_weightUpdateMod0_multAll_multRes(10),
      M(9) => mL_weightUpdateMod0_multAll_multRes(9),
      M(8) => mL_weightUpdateMod0_multAll_multRes(8),
      M(7) => mL_weightUpdateMod0_multAll_multRes(7),
      M(6) => mL_weightUpdateMod0_multAll_multRes(6),
      M(5) => mL_weightUpdateMod0_multAll_multRes(5),
      M(4) => mL_weightUpdateMod0_fullProd(0),
      M(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_3_UNCONNECTED,
      M(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_2_UNCONNECTED,
      M(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_1_UNCONNECTED,
      M(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_M_0_UNCONNECTED,
      BCIN(17) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN_0_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd197 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_73,
      ADR1 => mL_weight5_ADDERTREE_INTERNAL_Madd_73,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_718,
      O => NLW_mL_ADDERTREE_INTERNAL_Madd197_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd19_xor_0_6 : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd19_cy_0_6,
      I1 => mL_ADDERTREE_INTERNAL_Madd19_lut_0_7_1997,
      O => mL_ADDERTREE_INTERNAL_Madd_719
    );
  mL_ADDERTREE_INTERNAL_Madd19_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_73,
      ADR1 => mL_weight5_ADDERTREE_INTERNAL_Madd_73,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_718,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd196_1998,
      O => mL_ADDERTREE_INTERNAL_Madd19_lut_0_7_1997
    );
  mL_ADDERTREE_INTERNAL_Madd196 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_63,
      ADR1 => mL_weight5_ADDERTREE_INTERNAL_Madd_63,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_618,
      O => mL_ADDERTREE_INTERNAL_Madd196_1998
    );
  mL_ADDERTREE_INTERNAL_Madd19_xor_0_5 : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd19_cy_0_5_2002,
      I1 => mL_ADDERTREE_INTERNAL_Madd19_lut_0_6_2000,
      O => mL_ADDERTREE_INTERNAL_Madd_619
    );
  mL_ADDERTREE_INTERNAL_Madd19_cy_0_5 : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd19_cy_0_5_2002,
      IA => mL_ADDERTREE_INTERNAL_Madd195_2001,
      SEL => mL_ADDERTREE_INTERNAL_Madd19_lut_0_6_2000,
      O => mL_ADDERTREE_INTERNAL_Madd19_cy_0_6
    );
  mL_ADDERTREE_INTERNAL_Madd19_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_63,
      ADR1 => mL_weight5_ADDERTREE_INTERNAL_Madd_63,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_618,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd195_2001,
      O => mL_ADDERTREE_INTERNAL_Madd19_lut_0_6_2000
    );
  mL_ADDERTREE_INTERNAL_Madd195 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_53,
      ADR1 => mL_weight5_ADDERTREE_INTERNAL_Madd_53,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_518,
      O => mL_ADDERTREE_INTERNAL_Madd195_2001
    );
  mL_ADDERTREE_INTERNAL_Madd19_xor_0_4 : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd19_cy_0_4_2005,
      I1 => mL_ADDERTREE_INTERNAL_Madd19_lut_0_5_2003,
      O => mL_ADDERTREE_INTERNAL_Madd_519
    );
  mL_ADDERTREE_INTERNAL_Madd19_cy_0_4 : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd19_cy_0_4_2005,
      IA => mL_ADDERTREE_INTERNAL_Madd194_2004,
      SEL => mL_ADDERTREE_INTERNAL_Madd19_lut_0_5_2003,
      O => mL_ADDERTREE_INTERNAL_Madd19_cy_0_5_2002
    );
  mL_ADDERTREE_INTERNAL_Madd19_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_53,
      ADR1 => mL_weight5_ADDERTREE_INTERNAL_Madd_53,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_518,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd194_2004,
      O => mL_ADDERTREE_INTERNAL_Madd19_lut_0_5_2003
    );
  mL_ADDERTREE_INTERNAL_Madd194 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_43,
      ADR1 => mL_weight5_ADDERTREE_INTERNAL_Madd_43,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_418,
      O => mL_ADDERTREE_INTERNAL_Madd194_2004
    );
  mL_ADDERTREE_INTERNAL_Madd19_xor_0_3 : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd19_cy_0_3_2008,
      I1 => mL_ADDERTREE_INTERNAL_Madd19_lut_0_4_2006,
      O => mL_ADDERTREE_INTERNAL_Madd_419
    );
  mL_ADDERTREE_INTERNAL_Madd19_cy_0_3 : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd19_cy_0_3_2008,
      IA => mL_ADDERTREE_INTERNAL_Madd193_2007,
      SEL => mL_ADDERTREE_INTERNAL_Madd19_lut_0_4_2006,
      O => mL_ADDERTREE_INTERNAL_Madd19_cy_0_4_2005
    );
  mL_ADDERTREE_INTERNAL_Madd19_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_43,
      ADR1 => mL_weight5_ADDERTREE_INTERNAL_Madd_43,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_418,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd193_2007,
      O => mL_ADDERTREE_INTERNAL_Madd19_lut_0_4_2006
    );
  mL_ADDERTREE_INTERNAL_Madd193 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_33,
      ADR1 => mL_weight5_ADDERTREE_INTERNAL_Madd_33,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_318,
      O => mL_ADDERTREE_INTERNAL_Madd193_2007
    );
  mL_ADDERTREE_INTERNAL_Madd19_xor_0_2 : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_2011,
      I1 => mL_ADDERTREE_INTERNAL_Madd19_lut_0_3_2009,
      O => mL_ADDERTREE_INTERNAL_Madd_319
    );
  mL_ADDERTREE_INTERNAL_Madd19_cy_0_2 : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_2011,
      IA => mL_ADDERTREE_INTERNAL_Madd192_2010,
      SEL => mL_ADDERTREE_INTERNAL_Madd19_lut_0_3_2009,
      O => mL_ADDERTREE_INTERNAL_Madd19_cy_0_3_2008
    );
  mL_ADDERTREE_INTERNAL_Madd19_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_33,
      ADR1 => mL_weight5_ADDERTREE_INTERNAL_Madd_33,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_318,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd192_2010,
      O => mL_ADDERTREE_INTERNAL_Madd19_lut_0_3_2009
    );
  mL_ADDERTREE_INTERNAL_Madd192 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_23,
      ADR1 => mL_weight5_ADDERTREE_INTERNAL_Madd_23,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_218,
      O => mL_ADDERTREE_INTERNAL_Madd192_2010
    );
  mL_ADDERTREE_INTERNAL_Madd19_xor_0_1 : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd19_cy_0_1_2014,
      I1 => mL_ADDERTREE_INTERNAL_Madd19_lut_0_2_2012,
      O => mL_ADDERTREE_INTERNAL_Madd_219
    );
  mL_ADDERTREE_INTERNAL_Madd19_cy_0_1 : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd19_cy_0_1_2014,
      IA => mL_ADDERTREE_INTERNAL_Madd191_2013,
      SEL => mL_ADDERTREE_INTERNAL_Madd19_lut_0_2_2012,
      O => mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_2011
    );
  mL_ADDERTREE_INTERNAL_Madd19_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_23,
      ADR1 => mL_weight5_ADDERTREE_INTERNAL_Madd_23,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_218,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd191_2013,
      O => mL_ADDERTREE_INTERNAL_Madd19_lut_0_2_2012
    );
  mL_ADDERTREE_INTERNAL_Madd191 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_13,
      ADR1 => mL_weight5_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_118,
      O => mL_ADDERTREE_INTERNAL_Madd191_2013
    );
  mL_ADDERTREE_INTERNAL_Madd19_xor_0_0 : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd19_cy(0),
      I1 => mL_ADDERTREE_INTERNAL_Madd19_lut_0_1_2015,
      O => mL_ADDERTREE_INTERNAL_Madd_119
    );
  mL_ADDERTREE_INTERNAL_Madd19_cy_0_0 : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd19_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd19_lut_0_1_2015,
      O => mL_ADDERTREE_INTERNAL_Madd19_cy_0_1_2014
    );
  mL_ADDERTREE_INTERNAL_Madd19_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_13,
      ADR1 => mL_weight5_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_118,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_ADDERTREE_INTERNAL_Madd19_lut_0_1_2015
    );
  mL_ADDERTREE_INTERNAL_Madd19_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mL_ADDERTREE_INTERNAL_Madd19_cy(0)
    );
  mL_ADDERTREE_INTERNAL_Madd167 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weightOut0(7),
      ADR1 => mL_weightOut1(7),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_715,
      O => NLW_mL_ADDERTREE_INTERNAL_Madd167_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd16_xor_0_6 : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd16_cy_0_6,
      I1 => mL_ADDERTREE_INTERNAL_Madd16_lut_0_7_2017,
      O => mL_ADDERTREE_INTERNAL_Madd_716
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weightOut0(7),
      ADR1 => mL_weightOut1(7),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_715,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd166_2018,
      O => mL_ADDERTREE_INTERNAL_Madd16_lut_0_7_2017
    );
  mL_ADDERTREE_INTERNAL_Madd166 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weightOut0(6),
      ADR1 => mL_weightOut1(6),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_615,
      O => mL_ADDERTREE_INTERNAL_Madd166_2018
    );
  mL_ADDERTREE_INTERNAL_Madd16_xor_0_5 : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd16_cy_0_5_2022,
      I1 => mL_ADDERTREE_INTERNAL_Madd16_lut_0_6_2020,
      O => mL_ADDERTREE_INTERNAL_Madd_616
    );
  mL_ADDERTREE_INTERNAL_Madd16_cy_0_5 : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd16_cy_0_5_2022,
      IA => mL_ADDERTREE_INTERNAL_Madd165_2021,
      SEL => mL_ADDERTREE_INTERNAL_Madd16_lut_0_6_2020,
      O => mL_ADDERTREE_INTERNAL_Madd16_cy_0_6
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weightOut0(6),
      ADR1 => mL_weightOut1(6),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_615,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd165_2021,
      O => mL_ADDERTREE_INTERNAL_Madd16_lut_0_6_2020
    );
  mL_ADDERTREE_INTERNAL_Madd165 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weightOut0(5),
      ADR1 => mL_weightOut1(5),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_515,
      O => mL_ADDERTREE_INTERNAL_Madd165_2021
    );
  mL_ADDERTREE_INTERNAL_Madd16_xor_0_4 : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd16_cy_0_4_2025,
      I1 => mL_ADDERTREE_INTERNAL_Madd16_lut_0_5_2023,
      O => mL_ADDERTREE_INTERNAL_Madd_516
    );
  mL_ADDERTREE_INTERNAL_Madd16_cy_0_4 : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd16_cy_0_4_2025,
      IA => mL_ADDERTREE_INTERNAL_Madd164_2024,
      SEL => mL_ADDERTREE_INTERNAL_Madd16_lut_0_5_2023,
      O => mL_ADDERTREE_INTERNAL_Madd16_cy_0_5_2022
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weightOut0(5),
      ADR1 => mL_weightOut1(5),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_515,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd164_2024,
      O => mL_ADDERTREE_INTERNAL_Madd16_lut_0_5_2023
    );
  mL_ADDERTREE_INTERNAL_Madd164 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weightOut0(4),
      ADR1 => mL_weightOut1(4),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_415,
      O => mL_ADDERTREE_INTERNAL_Madd164_2024
    );
  mL_ADDERTREE_INTERNAL_Madd16_xor_0_3 : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd16_cy_0_3_2028,
      I1 => mL_ADDERTREE_INTERNAL_Madd16_lut_0_4_2026,
      O => mL_ADDERTREE_INTERNAL_Madd_416
    );
  mL_ADDERTREE_INTERNAL_Madd16_cy_0_3 : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd16_cy_0_3_2028,
      IA => mL_ADDERTREE_INTERNAL_Madd163_2027,
      SEL => mL_ADDERTREE_INTERNAL_Madd16_lut_0_4_2026,
      O => mL_ADDERTREE_INTERNAL_Madd16_cy_0_4_2025
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weightOut0(4),
      ADR1 => mL_weightOut1(4),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_415,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd163_2027,
      O => mL_ADDERTREE_INTERNAL_Madd16_lut_0_4_2026
    );
  mL_ADDERTREE_INTERNAL_Madd163 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weightOut0(3),
      ADR1 => mL_weightOut1(3),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_315,
      O => mL_ADDERTREE_INTERNAL_Madd163_2027
    );
  mL_ADDERTREE_INTERNAL_Madd16_xor_0_2 : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_2031,
      I1 => mL_ADDERTREE_INTERNAL_Madd16_lut_0_3_2029,
      O => mL_ADDERTREE_INTERNAL_Madd_316
    );
  mL_ADDERTREE_INTERNAL_Madd16_cy_0_2 : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_2031,
      IA => mL_ADDERTREE_INTERNAL_Madd162_2030,
      SEL => mL_ADDERTREE_INTERNAL_Madd16_lut_0_3_2029,
      O => mL_ADDERTREE_INTERNAL_Madd16_cy_0_3_2028
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weightOut0(3),
      ADR1 => mL_weightOut1(3),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_315,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd162_2030,
      O => mL_ADDERTREE_INTERNAL_Madd16_lut_0_3_2029
    );
  mL_ADDERTREE_INTERNAL_Madd162 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weightOut0(2),
      ADR1 => mL_weightOut1(2),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_215,
      O => mL_ADDERTREE_INTERNAL_Madd162_2030
    );
  mL_ADDERTREE_INTERNAL_Madd16_xor_0_1 : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd16_cy_0_1_2034,
      I1 => mL_ADDERTREE_INTERNAL_Madd16_lut_0_2_2032,
      O => mL_ADDERTREE_INTERNAL_Madd_216
    );
  mL_ADDERTREE_INTERNAL_Madd16_cy_0_1 : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd16_cy_0_1_2034,
      IA => mL_ADDERTREE_INTERNAL_Madd161_2033,
      SEL => mL_ADDERTREE_INTERNAL_Madd16_lut_0_2_2032,
      O => mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_2031
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weightOut0(2),
      ADR1 => mL_weightOut1(2),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_215,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd161_2033,
      O => mL_ADDERTREE_INTERNAL_Madd16_lut_0_2_2032
    );
  mL_ADDERTREE_INTERNAL_Madd161 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_weightOut0(1),
      ADR1 => mL_weightOut1(1),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_115,
      O => mL_ADDERTREE_INTERNAL_Madd161_2033
    );
  mL_ADDERTREE_INTERNAL_Madd16_xor_0_0 : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd16_cy(0),
      I1 => mL_ADDERTREE_INTERNAL_Madd16_lut_0_1_2035,
      O => mL_ADDERTREE_INTERNAL_Madd_116
    );
  mL_ADDERTREE_INTERNAL_Madd16_cy_0_0 : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd16_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd16_2036,
      SEL => mL_ADDERTREE_INTERNAL_Madd16_lut_0_1_2035,
      O => mL_ADDERTREE_INTERNAL_Madd16_cy_0_1_2034
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_weightOut0(1),
      ADR1 => mL_weightOut1(1),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_115,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd16_2036,
      O => mL_ADDERTREE_INTERNAL_Madd16_lut_0_1_2035
    );
  mL_ADDERTREE_INTERNAL_Madd16_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mL_ADDERTREE_INTERNAL_Madd16_lut(0),
      O => mL_ADDERTREE_INTERNAL_Madd20_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd16_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd16_lut(0),
      O => mL_ADDERTREE_INTERNAL_Madd16_cy(0)
    );
  mL_weightIn1_7 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => NlwInverterSignal_mL_weightIn1_7_C,
      CE => mL_update_inv,
      I => mL_w1Stor(7),
      O => mL_weightIn1(7),
      SET => GND,
      RST => GND
    );
  mL_weightIn1_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mL_weightIn1_6_C,
      CE => mL_update_inv,
      I => mL_w1Stor(6),
      O => mL_weightIn1(6),
      SET => GND,
      RST => GND
    );
  mL_weightIn1_5 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => NlwInverterSignal_mL_weightIn1_5_C,
      CE => mL_update_inv,
      I => mL_w1Stor(5),
      O => mL_weightIn1(5),
      SET => GND,
      RST => GND
    );
  mL_weightIn1_4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => NlwInverterSignal_mL_weightIn1_4_C,
      CE => mL_update_inv,
      I => mL_w1Stor(4),
      O => mL_weightIn1(4),
      SET => GND,
      RST => GND
    );
  mL_weightIn1_3 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => NlwInverterSignal_mL_weightIn1_3_C,
      CE => mL_update_inv,
      I => mL_w1Stor(3),
      O => mL_weightIn1(3),
      SET => GND,
      RST => GND
    );
  mL_weightIn1_2 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => NlwInverterSignal_mL_weightIn1_2_C,
      CE => mL_update_inv,
      I => mL_w1Stor(2),
      O => mL_weightIn1(2),
      SET => GND,
      RST => GND
    );
  mL_weightIn1_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mL_weightIn1_1_C,
      CE => mL_update_inv,
      I => mL_w1Stor(1),
      O => mL_weightIn1(1),
      SET => GND,
      RST => GND
    );
  mL_weightIn1_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mL_weightIn1_0_C,
      CE => mL_update_inv,
      I => mL_w1Stor(0),
      O => mL_weightIn1(0),
      SET => GND,
      RST => GND
    );
  mL_weightIn0_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mL_weightIn0_7_C,
      CE => mL_update_inv,
      I => mL_w0Stor(7),
      O => mL_weightIn0(7),
      SET => GND,
      RST => GND
    );
  mL_weightIn0_6 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => NlwInverterSignal_mL_weightIn0_6_C,
      CE => mL_update_inv,
      I => mL_w0Stor(6),
      O => mL_weightIn0(6),
      SET => GND,
      RST => GND
    );
  mL_weightIn0_5 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => NlwInverterSignal_mL_weightIn0_5_C,
      CE => mL_update_inv,
      I => mL_w0Stor(5),
      O => mL_weightIn0(5),
      SET => GND,
      RST => GND
    );
  mL_weightIn0_4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => NlwInverterSignal_mL_weightIn0_4_C,
      CE => mL_update_inv,
      I => mL_w0Stor(4),
      O => mL_weightIn0(4),
      SET => GND,
      RST => GND
    );
  mL_weightIn0_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mL_weightIn0_3_C,
      CE => mL_update_inv,
      I => mL_w0Stor(3),
      O => mL_weightIn0(3),
      SET => GND,
      RST => GND
    );
  mL_weightIn0_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mL_weightIn0_2_C,
      CE => mL_update_inv,
      I => mL_w0Stor(2),
      O => mL_weightIn0(2),
      SET => GND,
      RST => GND
    );
  mL_weightIn0_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mL_weightIn0_1_C,
      CE => mL_update_inv,
      I => mL_w0Stor(1),
      O => mL_weightIn0(1),
      SET => GND,
      RST => GND
    );
  mL_weightIn0_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mL_weightIn0_0_C,
      CE => mL_update_inv,
      I => mL_w0Stor(0),
      O => mL_weightIn0(0),
      SET => GND,
      RST => GND
    );
  mL_w1Stor_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mL_newWeightTemp1(7),
      O => mL_w1Stor(7),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mL_w1Stor_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mL_newWeightTemp1(6),
      O => mL_w1Stor(6),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mL_w1Stor_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mL_newWeightTemp1(5),
      O => mL_w1Stor(5),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mL_w1Stor_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mL_newWeightTemp1(4),
      O => mL_w1Stor(4),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mL_w1Stor_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mL_newWeightTemp1(3),
      O => mL_w1Stor(3),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mL_w1Stor_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mL_newWeightTemp1(2),
      O => mL_w1Stor(2),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mL_w1Stor_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mL_newWeightTemp1(1),
      O => mL_w1Stor(1),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mL_w1Stor_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mL_newWeightTemp1(0),
      O => mL_w1Stor(0),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mL_w0Stor_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mL_newWeightTemp0(7),
      O => mL_w0Stor(7),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mL_w0Stor_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mL_newWeightTemp0(6),
      O => mL_w0Stor(6),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mL_w0Stor_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mL_newWeightTemp0(5),
      O => mL_w0Stor(5),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mL_w0Stor_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mL_newWeightTemp0(4),
      O => mL_w0Stor(4),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mL_w0Stor_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mL_newWeightTemp0(3),
      O => mL_w0Stor(3),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mL_w0Stor_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mL_newWeightTemp0(2),
      O => mL_w0Stor(2),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mL_w0Stor_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mL_newWeightTemp0(1),
      O => mL_w0Stor(1),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mL_w0Stor_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mL_newWeightTemp0(0),
      O => mL_w0Stor(0),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut(0),
      O => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut(0),
      O => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut(0)
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weight0_o4(1),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1_2228
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1_2228,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_1_2229
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1_2228,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_11
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weight0_o4(1),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight0_ADDERTREE_INTERNAL_Madd11_2230
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weight0_o4(2),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd11_2230,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2_2231
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_1_2229,
      IA => mM_weight0_ADDERTREE_INTERNAL_Madd11_2230,
      SEL => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2_2231,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_2232
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_1_2229,
      I1 => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2_2231,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_21
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weight0_o4(2),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight0_ADDERTREE_INTERNAL_Madd12_2233
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weight0_o4(3),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd12_2233,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3_2234
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_2232,
      IA => mM_weight0_ADDERTREE_INTERNAL_Madd12_2233,
      SEL => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3_2234,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_2235
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_2232,
      I1 => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3_2234,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_31
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weight0_o4(3),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight0_ADDERTREE_INTERNAL_Madd13_2236
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weight0_o4(4),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd13_2236,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4_2237
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_2235,
      IA => mM_weight0_ADDERTREE_INTERNAL_Madd13_2236,
      SEL => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4_2237,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_4_2238
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_2235,
      I1 => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4_2237,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_41
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weight0_o4(4),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight0_ADDERTREE_INTERNAL_Madd14_2239
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weight0_o4(5),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd14_2239,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5_2240
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_4_2238,
      IA => mM_weight0_ADDERTREE_INTERNAL_Madd14_2239,
      SEL => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5_2240,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_5_2241
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_4_2238,
      I1 => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5_2240,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_51
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weight0_o4(5),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight0_ADDERTREE_INTERNAL_Madd15_2242
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weight0_o4(6),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd15_2242,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6_2243
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_5_2241,
      IA => mM_weight0_ADDERTREE_INTERNAL_Madd15_2242,
      SEL => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6_2243,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_5_2241,
      I1 => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6_2243,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_61
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weight0_o4(6),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight0_ADDERTREE_INTERNAL_Madd16_2245
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weight0_o4(7),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd16_2245,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7_2246
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7_2246,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_71
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weight0_o4(7),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4899,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4899,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_03
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1_2249
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1_2249,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_1_2250
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1_2249,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_13
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd31_2251
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd31_2251,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2_2252
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_1_2250,
      IA => mM_weight0_ADDERTREE_INTERNAL_Madd31_2251,
      SEL => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2_2252,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_2253
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_1_2250,
      I1 => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2_2252,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_23
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd32_2254
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd32_2254,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3_2255
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_2253,
      IA => mM_weight0_ADDERTREE_INTERNAL_Madd32_2254,
      SEL => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3_2255,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_2256
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_2253,
      I1 => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3_2255,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_33
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd33_2257
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd33_2257,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4_2258
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_2256,
      IA => mM_weight0_ADDERTREE_INTERNAL_Madd33_2257,
      SEL => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4_2258,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_4_2259
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_2256,
      I1 => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4_2258,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_43
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd34_2260
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd34_2260,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5_2261
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_4_2259,
      IA => mM_weight0_ADDERTREE_INTERNAL_Madd34_2260,
      SEL => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5_2261,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_5_2262
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_4_2259,
      I1 => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5_2261,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_53
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd35_2263
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd35_2263,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_6_2264
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_5_2262,
      IA => mM_weight0_ADDERTREE_INTERNAL_Madd35_2263,
      SEL => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_6_2264,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_5_2262,
      I1 => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_6_2264,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_63
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd36_2266
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd36_2266,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_7_2267
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_7_2267,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_73
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut(0),
      O => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut(0),
      O => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut(0)
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weight1_o4(1),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1_2293
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1_2293,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_1_2294
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1_2293,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_11
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weight1_o4(1),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight1_ADDERTREE_INTERNAL_Madd11_2295
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weight1_o4(2),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd11_2295,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2_2296
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_1_2294,
      IA => mM_weight1_ADDERTREE_INTERNAL_Madd11_2295,
      SEL => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2_2296,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_2297
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_1_2294,
      I1 => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2_2296,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_21
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weight1_o4(2),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight1_ADDERTREE_INTERNAL_Madd12_2298
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weight1_o4(3),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd12_2298,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3_2299
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_2297,
      IA => mM_weight1_ADDERTREE_INTERNAL_Madd12_2298,
      SEL => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3_2299,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_2300
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_2297,
      I1 => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3_2299,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_31
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weight1_o4(3),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight1_ADDERTREE_INTERNAL_Madd13_2301
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weight1_o4(4),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd13_2301,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4_2302
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_2300,
      IA => mM_weight1_ADDERTREE_INTERNAL_Madd13_2301,
      SEL => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4_2302,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_4_2303
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_2300,
      I1 => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4_2302,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_41
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weight1_o4(4),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight1_ADDERTREE_INTERNAL_Madd14_2304
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weight1_o4(5),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd14_2304,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5_2305
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_4_2303,
      IA => mM_weight1_ADDERTREE_INTERNAL_Madd14_2304,
      SEL => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5_2305,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_5_2306
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_4_2303,
      I1 => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5_2305,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_51
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weight1_o4(5),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight1_ADDERTREE_INTERNAL_Madd15_2307
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weight1_o4(6),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd15_2307,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6_2308
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_5_2306,
      IA => mM_weight1_ADDERTREE_INTERNAL_Madd15_2307,
      SEL => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6_2308,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_5_2306,
      I1 => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6_2308,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_61
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weight1_o4(6),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight1_ADDERTREE_INTERNAL_Madd16_2310
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weight1_o4(7),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd16_2310,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7_2311
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7_2311,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_71
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weight1_o4(7),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4900,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4900,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_03
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1_2314
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1_2314,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_1_2315
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1_2314,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_13
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd31_2316
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd31_2316,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2_2317
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_1_2315,
      IA => mM_weight1_ADDERTREE_INTERNAL_Madd31_2316,
      SEL => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2_2317,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_2318
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_1_2315,
      I1 => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2_2317,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_23
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd32_2319
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd32_2319,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3_2320
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_2318,
      IA => mM_weight1_ADDERTREE_INTERNAL_Madd32_2319,
      SEL => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3_2320,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_2321
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_2318,
      I1 => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3_2320,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_33
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd33_2322
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd33_2322,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4_2323
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_2321,
      IA => mM_weight1_ADDERTREE_INTERNAL_Madd33_2322,
      SEL => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4_2323,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_4_2324
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_2321,
      I1 => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4_2323,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_43
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd34_2325
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd34_2325,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5_2326
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_4_2324,
      IA => mM_weight1_ADDERTREE_INTERNAL_Madd34_2325,
      SEL => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5_2326,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_5_2327
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_4_2324,
      I1 => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5_2326,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_53
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd35_2328
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd35_2328,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_6_2329
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_5_2327,
      IA => mM_weight1_ADDERTREE_INTERNAL_Madd35_2328,
      SEL => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_6_2329,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_5_2327,
      I1 => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_6_2329,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_63
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd36_2331
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd36_2331,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_7_2332
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_7_2332,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_73
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_2349
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_2349,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_1_2350
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_2349,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_11
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight2_ADDERTREE_INTERNAL_Madd11_2351
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight2_ADDERTREE_INTERNAL_Madd11_2351,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_2352
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_1_2350,
      IA => mM_weight2_ADDERTREE_INTERNAL_Madd11_2351,
      SEL => mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_2352,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_2353
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_1_2350,
      I1 => mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_2352,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_21
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight2_ADDERTREE_INTERNAL_Madd12_2354
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight2_ADDERTREE_INTERNAL_Madd12_2354,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_2355
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_2353,
      IA => mM_weight2_ADDERTREE_INTERNAL_Madd12_2354,
      SEL => mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_2355,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_2356
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_2353,
      I1 => mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_2355,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_31
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight2_ADDERTREE_INTERNAL_Madd13_2357
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight2_ADDERTREE_INTERNAL_Madd13_2357,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_2358
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_2356,
      IA => mM_weight2_ADDERTREE_INTERNAL_Madd13_2357,
      SEL => mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_2358,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_4_2359
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_2356,
      I1 => mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_2358,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_41
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight2_ADDERTREE_INTERNAL_Madd14_2360
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight2_ADDERTREE_INTERNAL_Madd14_2360,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_2361
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_4_2359,
      IA => mM_weight2_ADDERTREE_INTERNAL_Madd14_2360,
      SEL => mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_2361,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_5_2362
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_4_2359,
      I1 => mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_2361,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_51
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight2_ADDERTREE_INTERNAL_Madd15_2363
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight2_ADDERTREE_INTERNAL_Madd15_2363,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_2364
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_5_2362,
      IA => mM_weight2_ADDERTREE_INTERNAL_Madd15_2363,
      SEL => mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_2364,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_5_2362,
      I1 => mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_2364,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_61
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight2_ADDERTREE_INTERNAL_Madd16_2366
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight2_ADDERTREE_INTERNAL_Madd16_2366,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_2367
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_2367,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_71
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight2_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1_2369
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1_2369,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_1_2370
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1_2369,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_13
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight2_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd31_2371
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight2_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mM_weight2_ADDERTREE_INTERNAL_Madd31_2371,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2_2372
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_1_2370,
      IA => mM_weight2_ADDERTREE_INTERNAL_Madd31_2371,
      SEL => mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2_2372,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_2373
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_1_2370,
      I1 => mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2_2372,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_23
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight2_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd32_2374
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight2_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mM_weight2_ADDERTREE_INTERNAL_Madd32_2374,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3_2375
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_2373,
      IA => mM_weight2_ADDERTREE_INTERNAL_Madd32_2374,
      SEL => mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3_2375,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_2376
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_2373,
      I1 => mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3_2375,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_33
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight2_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd33_2377
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight2_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mM_weight2_ADDERTREE_INTERNAL_Madd33_2377,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4_2378
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_2376,
      IA => mM_weight2_ADDERTREE_INTERNAL_Madd33_2377,
      SEL => mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4_2378,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_4_2379
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_2376,
      I1 => mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4_2378,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_43
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight2_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd34_2380
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight2_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mM_weight2_ADDERTREE_INTERNAL_Madd34_2380,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5_2381
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_4_2379,
      IA => mM_weight2_ADDERTREE_INTERNAL_Madd34_2380,
      SEL => mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5_2381,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_5_2382
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_4_2379,
      I1 => mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5_2381,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_53
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight2_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd35_2383
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight2_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mM_weight2_ADDERTREE_INTERNAL_Madd35_2383,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_6_2384
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_5_2382,
      IA => mM_weight2_ADDERTREE_INTERNAL_Madd35_2383,
      SEL => mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_6_2384,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_5_2382,
      I1 => mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_6_2384,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_63
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight2_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd36_2386
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight2_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mM_weight2_ADDERTREE_INTERNAL_Madd36_2386,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_7_2387
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mM_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_7_2387,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_73
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight2_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_2403
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_2403,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_1_2404
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_2403,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_11
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight3_ADDERTREE_INTERNAL_Madd11_2405
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight3_ADDERTREE_INTERNAL_Madd11_2405,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_2406
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_1_2404,
      IA => mM_weight3_ADDERTREE_INTERNAL_Madd11_2405,
      SEL => mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_2406,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_2407
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_1_2404,
      I1 => mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_2406,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_21
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight3_ADDERTREE_INTERNAL_Madd12_2408
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight3_ADDERTREE_INTERNAL_Madd12_2408,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_2409
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_2407,
      IA => mM_weight3_ADDERTREE_INTERNAL_Madd12_2408,
      SEL => mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_2409,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_2410
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_2407,
      I1 => mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_2409,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_31
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight3_ADDERTREE_INTERNAL_Madd13_2411
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight3_ADDERTREE_INTERNAL_Madd13_2411,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_2412
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_2410,
      IA => mM_weight3_ADDERTREE_INTERNAL_Madd13_2411,
      SEL => mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_2412,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_4_2413
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_2410,
      I1 => mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_2412,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_41
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight3_ADDERTREE_INTERNAL_Madd14_2414
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight3_ADDERTREE_INTERNAL_Madd14_2414,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_2415
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_4_2413,
      IA => mM_weight3_ADDERTREE_INTERNAL_Madd14_2414,
      SEL => mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_2415,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_5_2416
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_4_2413,
      I1 => mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_2415,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_51
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight3_ADDERTREE_INTERNAL_Madd15_2417
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight3_ADDERTREE_INTERNAL_Madd15_2417,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_2418
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_5_2416,
      IA => mM_weight3_ADDERTREE_INTERNAL_Madd15_2417,
      SEL => mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_2418,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_5_2416,
      I1 => mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_2418,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_61
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight3_ADDERTREE_INTERNAL_Madd16_2420
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight3_ADDERTREE_INTERNAL_Madd16_2420,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_2421
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_2421,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_71
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight3_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_1_2423
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_1_2423,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_1_2424
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_1_2423,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_13
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight3_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd31_2425
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight3_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mM_weight3_ADDERTREE_INTERNAL_Madd31_2425,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_2_2426
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_1_2424,
      IA => mM_weight3_ADDERTREE_INTERNAL_Madd31_2425,
      SEL => mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_2_2426,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_2427
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_1_2424,
      I1 => mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_2_2426,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_23
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight3_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd32_2428
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight3_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mM_weight3_ADDERTREE_INTERNAL_Madd32_2428,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_3_2429
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_2427,
      IA => mM_weight3_ADDERTREE_INTERNAL_Madd32_2428,
      SEL => mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_3_2429,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_2430
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_2427,
      I1 => mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_3_2429,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_33
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight3_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd33_2431
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight3_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mM_weight3_ADDERTREE_INTERNAL_Madd33_2431,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_4_2432
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_2430,
      IA => mM_weight3_ADDERTREE_INTERNAL_Madd33_2431,
      SEL => mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_4_2432,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_4_2433
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_2430,
      I1 => mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_4_2432,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_43
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight3_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd34_2434
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight3_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mM_weight3_ADDERTREE_INTERNAL_Madd34_2434,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_5_2435
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_4_2433,
      IA => mM_weight3_ADDERTREE_INTERNAL_Madd34_2434,
      SEL => mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_5_2435,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_5_2436
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_4_2433,
      I1 => mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_5_2435,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_53
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight3_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd35_2437
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight3_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mM_weight3_ADDERTREE_INTERNAL_Madd35_2437,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_6_2438
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_5_2436,
      IA => mM_weight3_ADDERTREE_INTERNAL_Madd35_2437,
      SEL => mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_6_2438,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_5_2436,
      I1 => mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_6_2438,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_63
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight3_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd36_2440
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight3_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mM_weight3_ADDERTREE_INTERNAL_Madd36_2440,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_7_2441
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mM_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_7_2441,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_73
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight3_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_2457
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_2457,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_1_2458
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_2457,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_11
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight4_ADDERTREE_INTERNAL_Madd11_2459
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight4_ADDERTREE_INTERNAL_Madd11_2459,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_2460
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_1_2458,
      IA => mM_weight4_ADDERTREE_INTERNAL_Madd11_2459,
      SEL => mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_2460,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_2461
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_1_2458,
      I1 => mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_2460,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_21
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight4_ADDERTREE_INTERNAL_Madd12_2462
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight4_ADDERTREE_INTERNAL_Madd12_2462,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_2463
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_2461,
      IA => mM_weight4_ADDERTREE_INTERNAL_Madd12_2462,
      SEL => mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_2463,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_2464
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_2461,
      I1 => mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_2463,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_31
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight4_ADDERTREE_INTERNAL_Madd13_2465
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight4_ADDERTREE_INTERNAL_Madd13_2465,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_2466
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_2464,
      IA => mM_weight4_ADDERTREE_INTERNAL_Madd13_2465,
      SEL => mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_2466,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_4_2467
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_2464,
      I1 => mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_2466,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_41
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight4_ADDERTREE_INTERNAL_Madd14_2468
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight4_ADDERTREE_INTERNAL_Madd14_2468,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_2469
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_4_2467,
      IA => mM_weight4_ADDERTREE_INTERNAL_Madd14_2468,
      SEL => mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_2469,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_5_2470
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_4_2467,
      I1 => mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_2469,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_51
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight4_ADDERTREE_INTERNAL_Madd15_2471
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight4_ADDERTREE_INTERNAL_Madd15_2471,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_2472
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_5_2470,
      IA => mM_weight4_ADDERTREE_INTERNAL_Madd15_2471,
      SEL => mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_2472,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_5_2470,
      I1 => mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_2472,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_61
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight4_ADDERTREE_INTERNAL_Madd16_2474
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight4_ADDERTREE_INTERNAL_Madd16_2474,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_2475
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_2475,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_71
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight4_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_1_2477
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_1_2477,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_1_2478
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_1_2477,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_13
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight4_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd31_2479
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight4_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mM_weight4_ADDERTREE_INTERNAL_Madd31_2479,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_2_2480
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_1_2478,
      IA => mM_weight4_ADDERTREE_INTERNAL_Madd31_2479,
      SEL => mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_2_2480,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_2481
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_1_2478,
      I1 => mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_2_2480,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_23
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight4_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd32_2482
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight4_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mM_weight4_ADDERTREE_INTERNAL_Madd32_2482,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_3_2483
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_2481,
      IA => mM_weight4_ADDERTREE_INTERNAL_Madd32_2482,
      SEL => mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_3_2483,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_2484
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_2481,
      I1 => mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_3_2483,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_33
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight4_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd33_2485
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight4_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mM_weight4_ADDERTREE_INTERNAL_Madd33_2485,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_4_2486
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_2484,
      IA => mM_weight4_ADDERTREE_INTERNAL_Madd33_2485,
      SEL => mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_4_2486,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_4_2487
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_2484,
      I1 => mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_4_2486,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_43
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight4_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd34_2488
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight4_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mM_weight4_ADDERTREE_INTERNAL_Madd34_2488,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_5_2489
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_4_2487,
      IA => mM_weight4_ADDERTREE_INTERNAL_Madd34_2488,
      SEL => mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_5_2489,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_5_2490
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_4_2487,
      I1 => mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_5_2489,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_53
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight4_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd35_2491
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight4_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mM_weight4_ADDERTREE_INTERNAL_Madd35_2491,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_6_2492
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_5_2490,
      IA => mM_weight4_ADDERTREE_INTERNAL_Madd35_2491,
      SEL => mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_6_2492,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_5_2490,
      I1 => mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_6_2492,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_63
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight4_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd36_2494
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight4_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mM_weight4_ADDERTREE_INTERNAL_Madd36_2494,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_7_2495
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mM_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_7_2495,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_73
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight4_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_2511
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_2511,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_1_2512
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_2511,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_11
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight5_ADDERTREE_INTERNAL_Madd11_2513
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight5_ADDERTREE_INTERNAL_Madd11_2513,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_2514
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_1_2512,
      IA => mM_weight5_ADDERTREE_INTERNAL_Madd11_2513,
      SEL => mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_2514,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_2515
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_1_2512,
      I1 => mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_2514,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_21
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight5_ADDERTREE_INTERNAL_Madd12_2516
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight5_ADDERTREE_INTERNAL_Madd12_2516,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_2517
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_2515,
      IA => mM_weight5_ADDERTREE_INTERNAL_Madd12_2516,
      SEL => mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_2517,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_2518
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_2515,
      I1 => mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_2517,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_31
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight5_ADDERTREE_INTERNAL_Madd13_2519
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight5_ADDERTREE_INTERNAL_Madd13_2519,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_2520
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_2518,
      IA => mM_weight5_ADDERTREE_INTERNAL_Madd13_2519,
      SEL => mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_2520,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_4_2521
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_2518,
      I1 => mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_2520,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_41
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight5_ADDERTREE_INTERNAL_Madd14_2522
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight5_ADDERTREE_INTERNAL_Madd14_2522,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_2523
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_4_2521,
      IA => mM_weight5_ADDERTREE_INTERNAL_Madd14_2522,
      SEL => mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_2523,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_5_2524
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_4_2521,
      I1 => mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_2523,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_51
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight5_ADDERTREE_INTERNAL_Madd15_2525
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight5_ADDERTREE_INTERNAL_Madd15_2525,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_2526
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_5_2524,
      IA => mM_weight5_ADDERTREE_INTERNAL_Madd15_2525,
      SEL => mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_2526,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_5_2524,
      I1 => mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_2526,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_61
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight5_ADDERTREE_INTERNAL_Madd16_2528
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight5_ADDERTREE_INTERNAL_Madd16_2528,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_2529
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_2529,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_71
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_1_2531
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_1_2531,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_1_2532
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_1_2531,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_13
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd31_2533
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mM_weight5_ADDERTREE_INTERNAL_Madd31_2533,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_2_2534
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_1_2532,
      IA => mM_weight5_ADDERTREE_INTERNAL_Madd31_2533,
      SEL => mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_2_2534,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_2535
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_1_2532,
      I1 => mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_2_2534,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_23
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd32_2536
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mM_weight5_ADDERTREE_INTERNAL_Madd32_2536,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_3_2537
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_2535,
      IA => mM_weight5_ADDERTREE_INTERNAL_Madd32_2536,
      SEL => mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_3_2537,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_2538
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_2535,
      I1 => mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_3_2537,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_33
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd33_2539
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mM_weight5_ADDERTREE_INTERNAL_Madd33_2539,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_4_2540
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_2538,
      IA => mM_weight5_ADDERTREE_INTERNAL_Madd33_2539,
      SEL => mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_4_2540,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_4_2541
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_2538,
      I1 => mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_4_2540,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_43
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd34_2542
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mM_weight5_ADDERTREE_INTERNAL_Madd34_2542,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_5_2543
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_4_2541,
      IA => mM_weight5_ADDERTREE_INTERNAL_Madd34_2542,
      SEL => mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_5_2543,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_5_2544
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_4_2541,
      I1 => mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_5_2543,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_53
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd35_2545
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mM_weight5_ADDERTREE_INTERNAL_Madd35_2545,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_6_2546
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_5_2544,
      IA => mM_weight5_ADDERTREE_INTERNAL_Madd35_2545,
      SEL => mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_6_2546,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_5_2544,
      I1 => mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_6_2546,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_63
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd36_2548
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mM_weight5_ADDERTREE_INTERNAL_Madd36_2548,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_7_2549
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mM_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_7_2549,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_73
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_2565
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_2565,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_1_2566
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_2565,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_11
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight6_ADDERTREE_INTERNAL_Madd11_2567
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight6_ADDERTREE_INTERNAL_Madd11_2567,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_2568
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_1_2566,
      IA => mM_weight6_ADDERTREE_INTERNAL_Madd11_2567,
      SEL => mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_2568,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_2569
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_1_2566,
      I1 => mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_2568,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_21
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight6_ADDERTREE_INTERNAL_Madd12_2570
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight6_ADDERTREE_INTERNAL_Madd12_2570,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_2571
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_2569,
      IA => mM_weight6_ADDERTREE_INTERNAL_Madd12_2570,
      SEL => mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_2571,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_2572
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_2569,
      I1 => mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_2571,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_31
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight6_ADDERTREE_INTERNAL_Madd13_2573
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight6_ADDERTREE_INTERNAL_Madd13_2573,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_2574
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_2572,
      IA => mM_weight6_ADDERTREE_INTERNAL_Madd13_2573,
      SEL => mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_2574,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_4_2575
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_2572,
      I1 => mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_2574,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_41
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight6_ADDERTREE_INTERNAL_Madd14_2576
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight6_ADDERTREE_INTERNAL_Madd14_2576,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_2577
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_4_2575,
      IA => mM_weight6_ADDERTREE_INTERNAL_Madd14_2576,
      SEL => mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_2577,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_5_2578
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_4_2575,
      I1 => mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_2577,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_51
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight6_ADDERTREE_INTERNAL_Madd15_2579
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight6_ADDERTREE_INTERNAL_Madd15_2579,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_2580
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_5_2578,
      IA => mM_weight6_ADDERTREE_INTERNAL_Madd15_2579,
      SEL => mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_2580,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_5_2578,
      I1 => mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_2580,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_61
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight6_ADDERTREE_INTERNAL_Madd16_2582
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight6_ADDERTREE_INTERNAL_Madd16_2582,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_2583
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_2583,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_71
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight6_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_1_2585
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_1_2585,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_1_2586
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_1_2585,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_13
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight6_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd31_2587
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight6_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mM_weight6_ADDERTREE_INTERNAL_Madd31_2587,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_2_2588
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_1_2586,
      IA => mM_weight6_ADDERTREE_INTERNAL_Madd31_2587,
      SEL => mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_2_2588,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_2589
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_1_2586,
      I1 => mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_2_2588,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_23
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight6_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd32_2590
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight6_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mM_weight6_ADDERTREE_INTERNAL_Madd32_2590,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_3_2591
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_2589,
      IA => mM_weight6_ADDERTREE_INTERNAL_Madd32_2590,
      SEL => mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_3_2591,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_2592
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_2589,
      I1 => mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_3_2591,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_33
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight6_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd33_2593
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight6_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mM_weight6_ADDERTREE_INTERNAL_Madd33_2593,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_4_2594
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_2592,
      IA => mM_weight6_ADDERTREE_INTERNAL_Madd33_2593,
      SEL => mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_4_2594,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_4_2595
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_2592,
      I1 => mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_4_2594,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_43
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight6_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd34_2596
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight6_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mM_weight6_ADDERTREE_INTERNAL_Madd34_2596,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_5_2597
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_4_2595,
      IA => mM_weight6_ADDERTREE_INTERNAL_Madd34_2596,
      SEL => mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_5_2597,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_5_2598
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_4_2595,
      I1 => mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_5_2597,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_53
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight6_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd35_2599
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight6_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mM_weight6_ADDERTREE_INTERNAL_Madd35_2599,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_6_2600
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_5_2598,
      IA => mM_weight6_ADDERTREE_INTERNAL_Madd35_2599,
      SEL => mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_6_2600,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_5_2598,
      I1 => mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_6_2600,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_63
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight6_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd36_2602
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight6_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mM_weight6_ADDERTREE_INTERNAL_Madd36_2602,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_7_2603
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mM_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_7_2603,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_73
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight6_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_2619
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_2619,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_1_2620
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_2619,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_11
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight7_ADDERTREE_INTERNAL_Madd11_2621
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight7_ADDERTREE_INTERNAL_Madd11_2621,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_2622
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_1_2620,
      IA => mM_weight7_ADDERTREE_INTERNAL_Madd11_2621,
      SEL => mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_2622,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_2623
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_1_2620,
      I1 => mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_2622,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_21
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight7_ADDERTREE_INTERNAL_Madd12_2624
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight7_ADDERTREE_INTERNAL_Madd12_2624,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_2625
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_2623,
      IA => mM_weight7_ADDERTREE_INTERNAL_Madd12_2624,
      SEL => mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_2625,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_2626
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_2623,
      I1 => mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_2625,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_31
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight7_ADDERTREE_INTERNAL_Madd13_2627
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight7_ADDERTREE_INTERNAL_Madd13_2627,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_2628
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_2626,
      IA => mM_weight7_ADDERTREE_INTERNAL_Madd13_2627,
      SEL => mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_2628,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_4_2629
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_2626,
      I1 => mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_2628,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_41
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight7_ADDERTREE_INTERNAL_Madd14_2630
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight7_ADDERTREE_INTERNAL_Madd14_2630,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_2631
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_4_2629,
      IA => mM_weight7_ADDERTREE_INTERNAL_Madd14_2630,
      SEL => mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_2631,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_5_2632
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_4_2629,
      I1 => mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_2631,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_51
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight7_ADDERTREE_INTERNAL_Madd15_2633
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight7_ADDERTREE_INTERNAL_Madd15_2633,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_2634
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_5_2632,
      IA => mM_weight7_ADDERTREE_INTERNAL_Madd15_2633,
      SEL => mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_2634,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_5_2632,
      I1 => mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_2634,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_61
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight7_ADDERTREE_INTERNAL_Madd16_2636
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mM_weight7_ADDERTREE_INTERNAL_Madd16_2636,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_2637
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_2637,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_71
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight7_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_1_2639
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_1_2639,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_1_2640
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_1_2639,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_13
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight7_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd31_2641
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight7_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mM_weight7_ADDERTREE_INTERNAL_Madd31_2641,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_2_2642
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_1_2640,
      IA => mM_weight7_ADDERTREE_INTERNAL_Madd31_2641,
      SEL => mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_2_2642,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_2643
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_1_2640,
      I1 => mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_2_2642,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_23
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight7_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd32_2644
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight7_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mM_weight7_ADDERTREE_INTERNAL_Madd32_2644,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_3_2645
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_2643,
      IA => mM_weight7_ADDERTREE_INTERNAL_Madd32_2644,
      SEL => mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_3_2645,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_2646
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_2643,
      I1 => mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_3_2645,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_33
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight7_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd33_2647
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight7_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mM_weight7_ADDERTREE_INTERNAL_Madd33_2647,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_4_2648
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_2646,
      IA => mM_weight7_ADDERTREE_INTERNAL_Madd33_2647,
      SEL => mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_4_2648,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_4_2649
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_2646,
      I1 => mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_4_2648,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_43
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight7_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd34_2650
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight7_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mM_weight7_ADDERTREE_INTERNAL_Madd34_2650,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_5_2651
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_4_2649,
      IA => mM_weight7_ADDERTREE_INTERNAL_Madd34_2650,
      SEL => mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_5_2651,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_5_2652
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_4_2649,
      I1 => mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_5_2651,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_53
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight7_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd35_2653
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight7_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mM_weight7_ADDERTREE_INTERNAL_Madd35_2653,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_6_2654
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_5_2652,
      IA => mM_weight7_ADDERTREE_INTERNAL_Madd35_2653,
      SEL => mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_6_2654,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_5_2652,
      I1 => mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_6_2654,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_63
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight7_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd36_2656
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight7_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mM_weight7_ADDERTREE_INTERNAL_Madd36_2656,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_7_2657
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mM_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_7_2657,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_73
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mM_weight7_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mM_weightUpdateMod0_Madd_newWeight_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_Madd_newWeight_cy(6),
      I1 => mM_weightUpdateMod0_Madd_newWeight_lut(7),
      O => mM_newWeightTemp0(7)
    );
  mM_weightUpdateMod0_Madd_newWeight_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_Madd_newWeight_cy(5),
      I1 => mM_weightUpdateMod0_Madd_newWeight_lut(6),
      O => mM_newWeightTemp0(6)
    );
  mM_weightUpdateMod0_Madd_newWeight_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_Madd_newWeight_cy(5),
      IA => mM_weightIn0(6),
      SEL => mM_weightUpdateMod0_Madd_newWeight_lut(6),
      O => mM_weightUpdateMod0_Madd_newWeight_cy(6)
    );
  mM_weightUpdateMod0_Madd_newWeight_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_Madd_newWeight_cy(4),
      I1 => mM_weightUpdateMod0_Madd_newWeight_lut(5),
      O => mM_newWeightTemp0(5)
    );
  mM_weightUpdateMod0_Madd_newWeight_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_Madd_newWeight_cy(4),
      IA => mM_weightIn0(5),
      SEL => mM_weightUpdateMod0_Madd_newWeight_lut(5),
      O => mM_weightUpdateMod0_Madd_newWeight_cy(5)
    );
  mM_weightUpdateMod0_Madd_newWeight_xor_4_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_Madd_newWeight_cy(3),
      I1 => mM_weightUpdateMod0_Madd_newWeight_lut(4),
      O => mM_newWeightTemp0(4)
    );
  mM_weightUpdateMod0_Madd_newWeight_cy_4_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_Madd_newWeight_cy(3),
      IA => mM_weightIn0(4),
      SEL => mM_weightUpdateMod0_Madd_newWeight_lut(4),
      O => mM_weightUpdateMod0_Madd_newWeight_cy(4)
    );
  mM_weightUpdateMod0_Madd_newWeight_xor_3_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_Madd_newWeight_cy(2),
      I1 => mM_weightUpdateMod0_Madd_newWeight_lut(3),
      O => mM_newWeightTemp0(3)
    );
  mM_weightUpdateMod0_Madd_newWeight_cy_3_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_Madd_newWeight_cy(2),
      IA => mM_weightIn0(3),
      SEL => mM_weightUpdateMod0_Madd_newWeight_lut(3),
      O => mM_weightUpdateMod0_Madd_newWeight_cy(3)
    );
  mM_weightUpdateMod0_Madd_newWeight_xor_2_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_Madd_newWeight_cy(1),
      I1 => mM_weightUpdateMod0_Madd_newWeight_lut(2),
      O => mM_newWeightTemp0(2)
    );
  mM_weightUpdateMod0_Madd_newWeight_cy_2_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_Madd_newWeight_cy(1),
      IA => mM_weightIn0(2),
      SEL => mM_weightUpdateMod0_Madd_newWeight_lut(2),
      O => mM_weightUpdateMod0_Madd_newWeight_cy(2)
    );
  mM_weightUpdateMod0_Madd_newWeight_xor_1_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_Madd_newWeight_cy(0),
      I1 => mM_weightUpdateMod0_Madd_newWeight_lut(1),
      O => mM_newWeightTemp0(1)
    );
  mM_weightUpdateMod0_Madd_newWeight_cy_1_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_Madd_newWeight_cy(0),
      IA => mM_weightIn0(1),
      SEL => mM_weightUpdateMod0_Madd_newWeight_lut(1),
      O => mM_weightUpdateMod0_Madd_newWeight_cy(1)
    );
  mM_weightUpdateMod0_Madd_newWeight_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weightUpdateMod0_Madd_newWeight_lut(0),
      O => mM_newWeightTemp0(0)
    );
  mM_weightUpdateMod0_Madd_newWeight_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mM_weightIn0(0),
      SEL => mM_weightUpdateMod0_Madd_newWeight_lut(0),
      O => mM_weightUpdateMod0_Madd_newWeight_cy(0)
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_0_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightIn0(0),
      ADR1 => mM_weightUpdateMod0_fullProd(0),
      O => mM_weightUpdateMod0_Madd_newWeight_lut(0)
    );
  mM_weightUpdateMod1_Madd_newWeight_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_Madd_newWeight_cy(6),
      I1 => mM_weightUpdateMod1_Madd_newWeight_lut(7),
      O => mM_newWeightTemp1(7)
    );
  mM_weightUpdateMod1_Madd_newWeight_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_Madd_newWeight_cy(5),
      I1 => mM_weightUpdateMod1_Madd_newWeight_lut(6),
      O => mM_newWeightTemp1(6)
    );
  mM_weightUpdateMod1_Madd_newWeight_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_Madd_newWeight_cy(5),
      IA => mM_weightIn1(6),
      SEL => mM_weightUpdateMod1_Madd_newWeight_lut(6),
      O => mM_weightUpdateMod1_Madd_newWeight_cy(6)
    );
  mM_weightUpdateMod1_Madd_newWeight_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_Madd_newWeight_cy(4),
      I1 => mM_weightUpdateMod1_Madd_newWeight_lut(5),
      O => mM_newWeightTemp1(5)
    );
  mM_weightUpdateMod1_Madd_newWeight_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_Madd_newWeight_cy(4),
      IA => mM_weightIn1(5),
      SEL => mM_weightUpdateMod1_Madd_newWeight_lut(5),
      O => mM_weightUpdateMod1_Madd_newWeight_cy(5)
    );
  mM_weightUpdateMod1_Madd_newWeight_xor_4_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_Madd_newWeight_cy(3),
      I1 => mM_weightUpdateMod1_Madd_newWeight_lut(4),
      O => mM_newWeightTemp1(4)
    );
  mM_weightUpdateMod1_Madd_newWeight_cy_4_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_Madd_newWeight_cy(3),
      IA => mM_weightIn1(4),
      SEL => mM_weightUpdateMod1_Madd_newWeight_lut(4),
      O => mM_weightUpdateMod1_Madd_newWeight_cy(4)
    );
  mM_weightUpdateMod1_Madd_newWeight_xor_3_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_Madd_newWeight_cy(2),
      I1 => mM_weightUpdateMod1_Madd_newWeight_lut(3),
      O => mM_newWeightTemp1(3)
    );
  mM_weightUpdateMod1_Madd_newWeight_cy_3_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_Madd_newWeight_cy(2),
      IA => mM_weightIn1(3),
      SEL => mM_weightUpdateMod1_Madd_newWeight_lut(3),
      O => mM_weightUpdateMod1_Madd_newWeight_cy(3)
    );
  mM_weightUpdateMod1_Madd_newWeight_xor_2_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_Madd_newWeight_cy(1),
      I1 => mM_weightUpdateMod1_Madd_newWeight_lut(2),
      O => mM_newWeightTemp1(2)
    );
  mM_weightUpdateMod1_Madd_newWeight_cy_2_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_Madd_newWeight_cy(1),
      IA => mM_weightIn1(2),
      SEL => mM_weightUpdateMod1_Madd_newWeight_lut(2),
      O => mM_weightUpdateMod1_Madd_newWeight_cy(2)
    );
  mM_weightUpdateMod1_Madd_newWeight_xor_1_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_Madd_newWeight_cy(0),
      I1 => mM_weightUpdateMod1_Madd_newWeight_lut(1),
      O => mM_newWeightTemp1(1)
    );
  mM_weightUpdateMod1_Madd_newWeight_cy_1_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_Madd_newWeight_cy(0),
      IA => mM_weightIn1(1),
      SEL => mM_weightUpdateMod1_Madd_newWeight_lut(1),
      O => mM_weightUpdateMod1_Madd_newWeight_cy(1)
    );
  mM_weightUpdateMod1_Madd_newWeight_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weightUpdateMod1_Madd_newWeight_lut(0),
      O => mM_newWeightTemp1(0)
    );
  mM_weightUpdateMod1_Madd_newWeight_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mM_weightIn1(0),
      SEL => mM_weightUpdateMod1_Madd_newWeight_lut(0),
      O => mM_weightUpdateMod1_Madd_newWeight_cy(0)
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_0_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightIn1(0),
      ADR1 => mM_weightUpdateMod1_fullProd(0),
      O => mM_weightUpdateMod1_Madd_newWeight_lut(0)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(10),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(11),
      O => mM_weightUpdateMod0_multAll_multRes(11)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_10_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(9),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(10),
      O => mM_weightUpdateMod0_multAll_multRes(10)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(9),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_106,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(10),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(10)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_9_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(8),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(9),
      O => mM_weightUpdateMod0_multAll_multRes(9)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_9_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(8),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_96,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(9),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(9)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(7),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(8),
      O => mM_weightUpdateMod0_multAll_multRes(8)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_8_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(7),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_86,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(8),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(8)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(6),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(7),
      O => mM_weightUpdateMod0_multAll_multRes(7)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(6),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_76,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(7),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(7)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(5),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(6),
      O => mM_weightUpdateMod0_multAll_multRes(6)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(5),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_66,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(6),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(6)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(4),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(5),
      O => mM_weightUpdateMod0_multAll_multRes(5)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(4),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_56,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(5),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(5)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_4_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(3),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(4),
      O => mM_weightUpdateMod0_fullProd(0)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_4_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(3),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_46,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(4),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(4)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_3_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_36,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(3),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(3)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(10),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(11),
      O => mM_weightUpdateMod1_multAll_multRes(11)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_10_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(9),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(10),
      O => mM_weightUpdateMod1_multAll_multRes(10)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(9),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_106,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(10),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(10)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_9_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(8),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(9),
      O => mM_weightUpdateMod1_multAll_multRes(9)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_9_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(8),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_96,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(9),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(9)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(7),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(8),
      O => mM_weightUpdateMod1_multAll_multRes(8)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_8_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(7),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_86,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(8),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(8)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(6),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(7),
      O => mM_weightUpdateMod1_multAll_multRes(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(6),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_76,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(7),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(5),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(6),
      O => mM_weightUpdateMod1_multAll_multRes(6)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(5),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_66,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(6),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(6)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(4),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(5),
      O => mM_weightUpdateMod1_multAll_multRes(5)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(4),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_56,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(5),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(5)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_4_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(3),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(4),
      O => mM_weightUpdateMod1_fullProd(0)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_4_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(3),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(4),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(4)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_3_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(3),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(10),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(11),
      O => mM_weightUpdateMod0_multR_multRes(11)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_10_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(9),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_10_rt_4901,
      O => mM_weightUpdateMod0_multR_multRes(10)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_10_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(9),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(10),
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_10_rt_4901,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(10)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_9_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(8),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_9_rt_4902,
      O => mM_weightUpdateMod0_multR_multRes(9)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_9_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(8),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(9),
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_9_rt_4902,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(9)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(7),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_rt_4903,
      O => mM_weightUpdateMod0_multR_multRes(8)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(7),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(8),
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_rt_4903,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(8)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(6),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_7_rt_4904,
      O => mM_weightUpdateMod0_multR_multRes(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(6),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(7),
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_7_rt_4904,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(5),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_6_rt_4905,
      O => mM_weightUpdateMod0_multR_multRes(6)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(5),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(6),
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_6_rt_4905,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(6)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(4),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_5_rt_4906,
      O => mM_weightUpdateMod0_multR_multRes(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(4),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(5),
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_5_rt_4906,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_4_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(3),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_rt_4907,
      O => mM_weightUpdateMod0_multR_multRes(4)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(3),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(4),
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_rt_4907,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(4)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_3_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(2),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_36,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(3),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_2_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(1),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_26,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(2),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(2)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_1_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_116,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(1),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(1)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(10),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(11),
      O => mM_weightUpdateMod1_multR_multRes(11)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_10_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(9),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_10_rt_4908,
      O => mM_weightUpdateMod1_multR_multRes(10)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_10_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(9),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(10),
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_10_rt_4908,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(10)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_9_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(8),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_9_rt_4909,
      O => mM_weightUpdateMod1_multR_multRes(9)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_9_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(8),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(9),
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_9_rt_4909,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(9)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(7),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_rt_4910,
      O => mM_weightUpdateMod1_multR_multRes(8)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(7),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(8),
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_rt_4910,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(8)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(6),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_7_rt_4911,
      O => mM_weightUpdateMod1_multR_multRes(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(6),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(7),
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_7_rt_4911,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(5),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_6_rt_4912,
      O => mM_weightUpdateMod1_multR_multRes(6)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(5),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(6),
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_6_rt_4912,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(6)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(4),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_5_rt_4913,
      O => mM_weightUpdateMod1_multR_multRes(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(4),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(5),
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_5_rt_4913,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_4_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(3),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_rt_4914,
      O => mM_weightUpdateMod1_multR_multRes(4)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(3),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(4),
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_rt_4914,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(4)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_3_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(2),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_36,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(3),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(3)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_2_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(1),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_26,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(2),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(2)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_1_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_116,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(1),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(1)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(10),
      I1 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(11),
      O => mM_weightUpdateMod0_multL_multRes(11)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_10_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(9),
      I1 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_10_rt_4915,
      O => mM_weightUpdateMod0_multL_multRes(10)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_10_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(9),
      IA => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(10),
      SEL => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_10_rt_4915,
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(10)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_9_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(8),
      I1 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_rt_4916,
      O => mM_weightUpdateMod0_multL_multRes(9)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(8),
      IA => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(9),
      SEL => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_rt_4916,
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(9)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(7),
      I1 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_8_rt_4917,
      O => mM_weightUpdateMod0_multL_multRes(8)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_8_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(7),
      IA => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(8),
      SEL => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_8_rt_4917,
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(8)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(6),
      I1 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_7_rt_4918,
      O => mM_weightUpdateMod0_multL_multRes(7)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(6),
      IA => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(7),
      SEL => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_7_rt_4918,
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(7)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_6_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_6_rt_4919,
      O => mM_weightUpdateMod0_multL_multRes(6)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_6_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(6),
      SEL => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_6_rt_4919,
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(6)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(10),
      I1 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(11),
      O => mM_weightUpdateMod1_multL_multRes(11)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_10_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(9),
      I1 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_10_rt_4920,
      O => mM_weightUpdateMod1_multL_multRes(10)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_10_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(9),
      IA => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(10),
      SEL => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_10_rt_4920,
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(10)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_9_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(8),
      I1 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_rt_4921,
      O => mM_weightUpdateMod1_multL_multRes(9)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(8),
      IA => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(9),
      SEL => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_rt_4921,
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(9)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(7),
      I1 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_8_rt_4922,
      O => mM_weightUpdateMod1_multL_multRes(8)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_8_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(7),
      IA => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(8),
      SEL => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_8_rt_4922,
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(8)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(6),
      I1 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_7_rt_4923,
      O => mM_weightUpdateMod1_multL_multRes(7)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(6),
      IA => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(7),
      SEL => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_7_rt_4923,
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(7)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_6_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_6_rt_4924,
      O => mM_weightUpdateMod1_multL_multRes(6)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_6_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(6),
      SEL => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_6_rt_4924,
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(6)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(10),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(11),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_117
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_11_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_115,
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_114,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(11)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_10_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(9),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(10),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_106
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_10_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(9),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_104,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(10),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(10)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_10_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_105,
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_104,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(10)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_9_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(8),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(9),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_96
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_9_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(8),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_94,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(9),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(9)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_9_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_95,
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_94,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(7),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(8),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_86
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(7),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_84,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(8),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(8)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_8_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_85,
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_84,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(8)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(6),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(7),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_76
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(6),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_74,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(7),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(7)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_7_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_75,
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_74,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(7)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(5),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(6),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_66
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(5),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_64,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(6),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(6)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_6_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_65,
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_64,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(6)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_5_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(5),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_56
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_5_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_54,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(5),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(5)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_51,
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_54,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(4),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_46
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(3),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_36
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(10),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(11),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_11_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_115,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_114,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(11)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_10_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(9),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(10),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_106
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_10_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(9),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_104,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(10),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(10)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_10_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_105,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_104,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(10)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_9_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(8),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(9),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_96
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_9_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(8),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_94,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(9),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(9)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_9_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_95,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_94,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(7),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(8),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_86
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(7),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_84,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(8),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(8)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_8_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_85,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_84,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(8)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(6),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(7),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_76
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(6),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_74,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(7),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_7_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_75,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_74,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(5),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(6),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_66
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(5),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_64,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(6),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(6)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_6_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_65,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_64,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(6)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_5_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(5),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_56
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_5_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_54,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(5),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(5)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_51,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_54,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(4),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(3),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(10),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(11),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(11)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_11_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_115,
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_114,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(11)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_10_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(9),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(10),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(10)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_10_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(9),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_104,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(10),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(10)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_10_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_105,
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_104,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(10)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_9_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(8),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(9),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(9)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_9_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(8),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_94,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(9),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(9)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_9_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_95,
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_94,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(9)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(7),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(8),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(8)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(7),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_84,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(8),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(8)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_8_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_85,
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_84,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(8)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(6),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(7),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(6),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_74,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(7),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_7_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_75,
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_74,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(5),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(6),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(6)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(5),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_64,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(6),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(6)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_6_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_65,
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_64,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(6)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(4),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(5),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(4),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_54,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(5),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_51,
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_54,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_4_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(3),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(4),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(4)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(3),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(4),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(4)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_3_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(2),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(3),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_36
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_3_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(2),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(3),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_2_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(1),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(2),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_26
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_2_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(1),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(2),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(2)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_1_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(1),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_116
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_1_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(1),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(1)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(10),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(11),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(11)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_11_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_115,
      ADR1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_114,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(11)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_10_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(9),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(10),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(10)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_10_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(9),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_104,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(10),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(10)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_10_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_105,
      ADR1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_104,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(10)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_9_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(8),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(9),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(9)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_9_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(8),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_94,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(9),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(9)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_9_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_95,
      ADR1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_94,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(9)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(7),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(8),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(8)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(7),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_84,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(8),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(8)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_8_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_85,
      ADR1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_84,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(8)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(6),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(7),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(6),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_74,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(7),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_7_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_75,
      ADR1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_74,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(5),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(6),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(6)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(5),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_64,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(6),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(6)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_6_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_65,
      ADR1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_64,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(6)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(4),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(5),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(4),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_54,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(5),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_51,
      ADR1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_54,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_4_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(3),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(4),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(4)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(3),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(4),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(4)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_3_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(2),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(3),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_36
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_3_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(2),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(3),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(3)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_2_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(1),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(2),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_26
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_2_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(1),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(2),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(2)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_1_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(1),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_116
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_1_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(1),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(1)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(10),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(11)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_10_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(9),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(10)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_10_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(9),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(10)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_9_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(8),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(9)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(8),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(9)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(7),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(8)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_8_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(7),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(8)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(6),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(7)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(6),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(7)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_6_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut(6),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(6)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_6_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64,
      SEL => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut(6),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(6)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(10),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(11)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_10_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(9),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(10)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_10_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(9),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(10)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_9_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(8),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(9)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(8),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(9)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(7),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(8)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_8_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(7),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(8)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(6),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(7)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(6),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(7)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_6_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut(6),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(6)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_6_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64,
      SEL => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut(6),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(6)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(7),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(8),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_115
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(6),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(7),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_105
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(6),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_101,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(7),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(7)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(5),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(6),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_95
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(5),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_91,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(6),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(6)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(4),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(5),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_85
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(4),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_81,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(5),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(5)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_8,
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_81,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(5)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_4_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(3),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(4),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_75
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_4_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(3),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_71,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(4),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(4)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_3_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(3),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_65
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_3_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_61,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(3),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(3)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(10),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_113,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_114
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_10_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(9),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(10),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_104
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(9),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_103,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(10),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(10)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_9_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(8),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(9),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_94
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_9_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(8),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_93,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(9),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(9)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(7),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(8),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_84
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_8_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(7),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_83,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(8),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(8)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_8_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_83,
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_82,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(8)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(6),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(7),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_74
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(6),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_73,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(7),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(7)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(5),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(6),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_64
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(5),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_63,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(6),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(6)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(4),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(5),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_54
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(4),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_53,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(5),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(5)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_4_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(3),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_4_rt_4925,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_44
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_4_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(3),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(4),
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_4_rt_4925,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(4)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_3_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_3_rt_4926,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_34
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_3_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(3),
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_3_rt_4926,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(3)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(7),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(8),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_115
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(6),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(7),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_105
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(6),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_101,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(7),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(5),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(6),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_95
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(5),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_91,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(6),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(6)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(4),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(5),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_85
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(4),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_81,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(5),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(5)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_8,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_81,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(5)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_4_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(3),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(4),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_75
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_4_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(3),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_71,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(4),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(4)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_3_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(3),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_65
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_3_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_61,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(3),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(3)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(10),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_113,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_114
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_10_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(9),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(10),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_104
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(9),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_103,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(10),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(10)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_9_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(8),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(9),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_94
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_9_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(8),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_93,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(9),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(9)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(7),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(8),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_84
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_8_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(7),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_83,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(8),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(8)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_8_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_83,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_82,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(8)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(6),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(7),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_74
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(6),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_73,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(7),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(5),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(6),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_64
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(5),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_63,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(6),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(6)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(4),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(5),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_54
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(4),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_53,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(5),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(5)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_4_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(3),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_4_rt_4927,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_44
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_4_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(3),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(4),
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_4_rt_4927,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(4)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_3_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_3_rt_4928,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_34
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_3_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(3),
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_3_rt_4928,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(7),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(8),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_115
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(6),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(7),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_105
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(6),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_101,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(7),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(5),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(6),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_95
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(5),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_91,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(6),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(6)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(4),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(5),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_85
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(4),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_81,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(5),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_4_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(3),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(4),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_75
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_4_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(3),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_71,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(4),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(4)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_3_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(3),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_65
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_3_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_61,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(3),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(10),
      I1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_114
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_10_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(9),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_rt_4929,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_104
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(9),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(10),
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_rt_4929,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(10)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_9_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(8),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_9_rt_4930,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_94
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_9_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(8),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(9),
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_9_rt_4930,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(9)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(7),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(8),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_84
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_8_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(7),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_83,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(8),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(8)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(6),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(7),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_74
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(6),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_73,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(7),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(5),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(6),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_64
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(5),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_63,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(6),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(6)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(4),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(5),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_54
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(4),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_53,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(5),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_4_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(3),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(4),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_44
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_4_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(3),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_43,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(4),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(4)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_3_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(3),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_34
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_3_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_33,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(3),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(3)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(7),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(8),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_115
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(6),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(7),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_105
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(6),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_101,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(7),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(5),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(6),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_95
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(5),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_91,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(6),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(6)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(4),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(5),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_85
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(4),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_81,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(5),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_4_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(3),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(4),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_75
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_4_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(3),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_71,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(4),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(4)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_3_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(3),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_65
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_3_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_61,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(3),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(3)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(10),
      I1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_114
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_10_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(9),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_rt_4931,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_104
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(9),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(10),
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_rt_4931,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(10)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_9_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(8),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_9_rt_4932,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_94
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_9_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(8),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(9),
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_9_rt_4932,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(9)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(7),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(8),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_84
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_8_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(7),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_83,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(8),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(8)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(6),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(7),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_74
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(6),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_73,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(7),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(5),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(6),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_64
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(5),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_63,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(6),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(6)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(4),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(5),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_54
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(4),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_53,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(5),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_4_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(3),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(4),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_44
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_4_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(3),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_43,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(4),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(4)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_3_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(3),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_34
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_3_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_33,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(3),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(3)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_rt_4971,
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_rt_4972,
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64
    );
  mM_ADDERTREE_INTERNAL_Madd18_xor_7_Q : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd18_cy(6),
      I1 => mM_ADDERTREE_INTERNAL_Madd18_lut(7),
      O => mM_ADDERTREE_INTERNAL_Madd_718
    );
  mM_ADDERTREE_INTERNAL_Madd18_lut_7_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weight6_ADDERTREE_INTERNAL_Madd_73,
      ADR1 => mM_weight7_ADDERTREE_INTERNAL_Madd_73,
      O => mM_ADDERTREE_INTERNAL_Madd18_lut(7)
    );
  mM_ADDERTREE_INTERNAL_Madd18_xor_6_Q : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd18_cy(5),
      I1 => mM_ADDERTREE_INTERNAL_Madd18_lut(6),
      O => mM_ADDERTREE_INTERNAL_Madd_618
    );
  mM_ADDERTREE_INTERNAL_Madd18_cy_6_Q : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd18_cy(5),
      IA => mM_weight6_ADDERTREE_INTERNAL_Madd_63,
      SEL => mM_ADDERTREE_INTERNAL_Madd18_lut(6),
      O => mM_ADDERTREE_INTERNAL_Madd18_cy(6)
    );
  mM_ADDERTREE_INTERNAL_Madd18_lut_6_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weight6_ADDERTREE_INTERNAL_Madd_63,
      ADR1 => mM_weight7_ADDERTREE_INTERNAL_Madd_63,
      O => mM_ADDERTREE_INTERNAL_Madd18_lut(6)
    );
  mM_ADDERTREE_INTERNAL_Madd18_xor_5_Q : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd18_cy(4),
      I1 => mM_ADDERTREE_INTERNAL_Madd18_lut(5),
      O => mM_ADDERTREE_INTERNAL_Madd_518
    );
  mM_ADDERTREE_INTERNAL_Madd18_cy_5_Q : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd18_cy(4),
      IA => mM_weight6_ADDERTREE_INTERNAL_Madd_53,
      SEL => mM_ADDERTREE_INTERNAL_Madd18_lut(5),
      O => mM_ADDERTREE_INTERNAL_Madd18_cy(5)
    );
  mM_ADDERTREE_INTERNAL_Madd18_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weight6_ADDERTREE_INTERNAL_Madd_53,
      ADR1 => mM_weight7_ADDERTREE_INTERNAL_Madd_53,
      O => mM_ADDERTREE_INTERNAL_Madd18_lut(5)
    );
  mM_ADDERTREE_INTERNAL_Madd18_xor_4_Q : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd18_cy(3),
      I1 => mM_ADDERTREE_INTERNAL_Madd18_lut(4),
      O => mM_ADDERTREE_INTERNAL_Madd_418
    );
  mM_ADDERTREE_INTERNAL_Madd18_cy_4_Q : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd18_cy(3),
      IA => mM_weight6_ADDERTREE_INTERNAL_Madd_43,
      SEL => mM_ADDERTREE_INTERNAL_Madd18_lut(4),
      O => mM_ADDERTREE_INTERNAL_Madd18_cy(4)
    );
  mM_ADDERTREE_INTERNAL_Madd18_lut_4_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weight6_ADDERTREE_INTERNAL_Madd_43,
      ADR1 => mM_weight7_ADDERTREE_INTERNAL_Madd_43,
      O => mM_ADDERTREE_INTERNAL_Madd18_lut(4)
    );
  mM_ADDERTREE_INTERNAL_Madd18_xor_3_Q : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd18_cy(2),
      I1 => mM_ADDERTREE_INTERNAL_Madd18_lut(3),
      O => mM_ADDERTREE_INTERNAL_Madd_318
    );
  mM_ADDERTREE_INTERNAL_Madd18_cy_3_Q : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd18_cy(2),
      IA => mM_weight6_ADDERTREE_INTERNAL_Madd_33,
      SEL => mM_ADDERTREE_INTERNAL_Madd18_lut(3),
      O => mM_ADDERTREE_INTERNAL_Madd18_cy(3)
    );
  mM_ADDERTREE_INTERNAL_Madd18_lut_3_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weight6_ADDERTREE_INTERNAL_Madd_33,
      ADR1 => mM_weight7_ADDERTREE_INTERNAL_Madd_33,
      O => mM_ADDERTREE_INTERNAL_Madd18_lut(3)
    );
  mM_ADDERTREE_INTERNAL_Madd18_xor_2_Q : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd18_cy(1),
      I1 => mM_ADDERTREE_INTERNAL_Madd18_lut(2),
      O => mM_ADDERTREE_INTERNAL_Madd_218
    );
  mM_ADDERTREE_INTERNAL_Madd18_cy_2_Q : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd18_cy(1),
      IA => mM_weight6_ADDERTREE_INTERNAL_Madd_23,
      SEL => mM_ADDERTREE_INTERNAL_Madd18_lut(2),
      O => mM_ADDERTREE_INTERNAL_Madd18_cy(2)
    );
  mM_ADDERTREE_INTERNAL_Madd18_lut_2_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weight6_ADDERTREE_INTERNAL_Madd_23,
      ADR1 => mM_weight7_ADDERTREE_INTERNAL_Madd_23,
      O => mM_ADDERTREE_INTERNAL_Madd18_lut(2)
    );
  mM_ADDERTREE_INTERNAL_Madd18_xor_1_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_ADDERTREE_INTERNAL_Madd18_lut(1),
      O => mM_ADDERTREE_INTERNAL_Madd_118
    );
  mM_ADDERTREE_INTERNAL_Madd18_cy_1_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mM_weight6_ADDERTREE_INTERNAL_Madd_13,
      SEL => mM_ADDERTREE_INTERNAL_Madd18_lut(1),
      O => mM_ADDERTREE_INTERNAL_Madd18_cy(1)
    );
  mM_ADDERTREE_INTERNAL_Madd18_lut_1_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weight6_ADDERTREE_INTERNAL_Madd_13,
      ADR1 => mM_weight7_ADDERTREE_INTERNAL_Madd_13,
      O => mM_ADDERTREE_INTERNAL_Madd18_lut(1)
    );
  mM_ADDERTREE_INTERNAL_Madd15_xor_7_Q : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd15_cy(6),
      I1 => mM_ADDERTREE_INTERNAL_Madd15_lut(7),
      O => mM_ADDERTREE_INTERNAL_Madd_715
    );
  mM_ADDERTREE_INTERNAL_Madd15_lut_7_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weight2_ADDERTREE_INTERNAL_Madd_73,
      ADR1 => mM_weight3_ADDERTREE_INTERNAL_Madd_73,
      O => mM_ADDERTREE_INTERNAL_Madd15_lut(7)
    );
  mM_ADDERTREE_INTERNAL_Madd15_xor_6_Q : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd15_cy(5),
      I1 => mM_ADDERTREE_INTERNAL_Madd15_lut(6),
      O => mM_ADDERTREE_INTERNAL_Madd_615
    );
  mM_ADDERTREE_INTERNAL_Madd15_cy_6_Q : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd15_cy(5),
      IA => mM_weight2_ADDERTREE_INTERNAL_Madd_63,
      SEL => mM_ADDERTREE_INTERNAL_Madd15_lut(6),
      O => mM_ADDERTREE_INTERNAL_Madd15_cy(6)
    );
  mM_ADDERTREE_INTERNAL_Madd15_lut_6_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weight2_ADDERTREE_INTERNAL_Madd_63,
      ADR1 => mM_weight3_ADDERTREE_INTERNAL_Madd_63,
      O => mM_ADDERTREE_INTERNAL_Madd15_lut(6)
    );
  mM_ADDERTREE_INTERNAL_Madd15_xor_5_Q : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd15_cy(4),
      I1 => mM_ADDERTREE_INTERNAL_Madd15_lut(5),
      O => mM_ADDERTREE_INTERNAL_Madd_515
    );
  mM_ADDERTREE_INTERNAL_Madd15_cy_5_Q : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd15_cy(4),
      IA => mM_weight2_ADDERTREE_INTERNAL_Madd_53,
      SEL => mM_ADDERTREE_INTERNAL_Madd15_lut(5),
      O => mM_ADDERTREE_INTERNAL_Madd15_cy(5)
    );
  mM_ADDERTREE_INTERNAL_Madd15_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weight2_ADDERTREE_INTERNAL_Madd_53,
      ADR1 => mM_weight3_ADDERTREE_INTERNAL_Madd_53,
      O => mM_ADDERTREE_INTERNAL_Madd15_lut(5)
    );
  mM_ADDERTREE_INTERNAL_Madd15_xor_4_Q : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd15_cy(3),
      I1 => mM_ADDERTREE_INTERNAL_Madd15_lut(4),
      O => mM_ADDERTREE_INTERNAL_Madd_415
    );
  mM_ADDERTREE_INTERNAL_Madd15_cy_4_Q : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd15_cy(3),
      IA => mM_weight2_ADDERTREE_INTERNAL_Madd_43,
      SEL => mM_ADDERTREE_INTERNAL_Madd15_lut(4),
      O => mM_ADDERTREE_INTERNAL_Madd15_cy(4)
    );
  mM_ADDERTREE_INTERNAL_Madd15_lut_4_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weight2_ADDERTREE_INTERNAL_Madd_43,
      ADR1 => mM_weight3_ADDERTREE_INTERNAL_Madd_43,
      O => mM_ADDERTREE_INTERNAL_Madd15_lut(4)
    );
  mM_ADDERTREE_INTERNAL_Madd15_xor_3_Q : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd15_cy(2),
      I1 => mM_ADDERTREE_INTERNAL_Madd15_lut(3),
      O => mM_ADDERTREE_INTERNAL_Madd_315
    );
  mM_ADDERTREE_INTERNAL_Madd15_cy_3_Q : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd15_cy(2),
      IA => mM_weight2_ADDERTREE_INTERNAL_Madd_33,
      SEL => mM_ADDERTREE_INTERNAL_Madd15_lut(3),
      O => mM_ADDERTREE_INTERNAL_Madd15_cy(3)
    );
  mM_ADDERTREE_INTERNAL_Madd15_lut_3_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weight2_ADDERTREE_INTERNAL_Madd_33,
      ADR1 => mM_weight3_ADDERTREE_INTERNAL_Madd_33,
      O => mM_ADDERTREE_INTERNAL_Madd15_lut(3)
    );
  mM_ADDERTREE_INTERNAL_Madd15_xor_2_Q : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd15_cy(1),
      I1 => mM_ADDERTREE_INTERNAL_Madd15_lut(2),
      O => mM_ADDERTREE_INTERNAL_Madd_215
    );
  mM_ADDERTREE_INTERNAL_Madd15_cy_2_Q : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd15_cy(1),
      IA => mM_weight2_ADDERTREE_INTERNAL_Madd_23,
      SEL => mM_ADDERTREE_INTERNAL_Madd15_lut(2),
      O => mM_ADDERTREE_INTERNAL_Madd15_cy(2)
    );
  mM_ADDERTREE_INTERNAL_Madd15_lut_2_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weight2_ADDERTREE_INTERNAL_Madd_23,
      ADR1 => mM_weight3_ADDERTREE_INTERNAL_Madd_23,
      O => mM_ADDERTREE_INTERNAL_Madd15_lut(2)
    );
  mM_ADDERTREE_INTERNAL_Madd15_xor_1_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_ADDERTREE_INTERNAL_Madd15_lut(1),
      O => mM_ADDERTREE_INTERNAL_Madd_115
    );
  mM_ADDERTREE_INTERNAL_Madd15_cy_1_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mM_weight2_ADDERTREE_INTERNAL_Madd_13,
      SEL => mM_ADDERTREE_INTERNAL_Madd15_lut(1),
      O => mM_ADDERTREE_INTERNAL_Madd15_cy(1)
    );
  mM_ADDERTREE_INTERNAL_Madd15_lut_1_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_weight2_ADDERTREE_INTERNAL_Madd_13,
      ADR1 => mM_weight3_ADDERTREE_INTERNAL_Madd_13,
      O => mM_ADDERTREE_INTERNAL_Madd15_lut(1)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_Q_3021,
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_Q,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_113
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_10_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_9_Q_3024,
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q_3022,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_103
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_9_Q_3024,
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1_3023,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q_3022,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_Q_3021
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_9_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_8_Q_3027,
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q_3025,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_93
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_9_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_8_Q_3027,
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1_3026,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q_3025,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_9_Q_3024
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_7_Q_3030,
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q_3028,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_83
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_8_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_7_Q_3030,
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1_3029,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q_3028,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_8_Q_3027
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_7_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q_3031,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_73
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_7_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1_3032,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q_3031,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_7_Q_3030
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_5_Q_3033,
      I1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_63
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_4_Q_3036,
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q_3034,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_53
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_4_Q_3036,
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q_3034,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_5_Q_3033
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_4_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q_3037,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(4)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_4_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_3038,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q_3037,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_4_Q_3036
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q_3039,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(3)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(7),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_111
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(6),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_101
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(6),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(7)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(5),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_91
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(5),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(6)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(4),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_81
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(4),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(5)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_4_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(3),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(4),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_71
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_4_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(3),
      IA => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1_3047,
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(4),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(4)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_3_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(2),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(3),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_61
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_3_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(2),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(3),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(3)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_2_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(2),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_51
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_2_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(2),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(2)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_Q_3052,
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_113
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_10_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_9_Q_3055,
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_3053,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_103
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_9_Q_3055,
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_3054,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_3053,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_Q_3052
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_9_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_8_Q_3058,
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_3056,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_93
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_9_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_8_Q_3058,
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_3057,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_3056,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_9_Q_3055
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_7_Q_3061,
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_3059,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_83
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_8_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_7_Q_3061,
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_3060,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_3059,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_8_Q_3058
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_7_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_3062,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_73
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_7_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_3063,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_3062,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_7_Q_3061
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_5_Q_3064,
      I1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_63
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_4_Q_3067,
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_3065,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_53
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_4_Q_3067,
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_3065,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_5_Q_3064
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_4_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_3068,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(4)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_4_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_3069,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_3068,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_4_Q_3067
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_3070,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(3)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(7),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(6),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_101
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(6),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(5),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_91
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(5),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(6)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(4),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_81
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(4),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(5)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_4_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(3),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(4),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_71
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_4_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(3),
      IA => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_3077,
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(4),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(4)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_3_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(2),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(3),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_61
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_3_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(2),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(3),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(3)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_2_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(2),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_51
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_2_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(2),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(2)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(7),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(6),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_101
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(6),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(5),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_91
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(5),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(6)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(4),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_81
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(4),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_4_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(3),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_3087,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_71
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_4_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(3),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_3087,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(4)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_3_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(2),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_61
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_3_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(2),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_2_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_3090,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_51
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_2_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_3090,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(2)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(9),
      I1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(10)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_9_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(8),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(9),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(9)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_9_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(8),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(9),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(9)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(7),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(8),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_83
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(7),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_3095,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(8),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(8)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(6),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(7),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_73
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(6),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_3098,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(7),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(5),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(6),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_63
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(5),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_3101,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(6),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(6)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(4),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(5),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_53
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(4),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_3104,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(5),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_4_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(3),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(4),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_43
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(3),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_3107,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(4),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(4)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_3_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(2),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(3),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_33
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_3_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(2),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_3110,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(3),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_2_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(1),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(2),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_23
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_2_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(1),
      IA => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_3113,
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(2),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(2)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_1_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_18
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_1_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(1)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(9),
      I1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(10)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_9_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(8),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(9),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(9)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_9_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(8),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(9),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(9)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(7),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(8),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_83
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(7),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_3119,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(8),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(8)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(6),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(7),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_73
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(6),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_3122,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(7),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(5),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(6),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_63
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(5),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_3125,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(6),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(6)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(4),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(5),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_53
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(4),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_3128,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(5),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_4_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(3),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(4),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_43
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(3),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_3131,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(4),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(4)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_3_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(2),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(3),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_33
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_3_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(2),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_3134,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(3),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(3)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_2_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(1),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(2),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_23
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_2_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(1),
      IA => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_3137,
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(2),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(2)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_1_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_18
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_1_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(1)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(7),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_7_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(6),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_101
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_7_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(6),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_6_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(5),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_91
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_6_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(5),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(6)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_5_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(4),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_81
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(4),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_4_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(3),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_3143,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_71
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_4_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(3),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_3143,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(4)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_3_Q : X_XOR2
    port map (
      I0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(2),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_61
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_3_Q : X_MUX2
    port map (
      IB => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(2),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(3)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_2_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_3146,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_51
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_2_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_3146,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(2)
    );
  mM_ADDERTREE_INTERNAL_Madd20_xor_7_Q : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd20_cy(6),
      I1 => mM_ADDERTREE_INTERNAL_Madd20_lut(7),
      O => mM_ADDERTREE_INTERNAL_Madd_720
    );
  mM_ADDERTREE_INTERNAL_Madd20_lut_7_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_719,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_716,
      O => mM_ADDERTREE_INTERNAL_Madd20_lut(7)
    );
  mM_ADDERTREE_INTERNAL_Madd20_xor_6_Q : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd20_cy(5),
      I1 => mM_ADDERTREE_INTERNAL_Madd20_lut(6),
      O => mM_ADDERTREE_INTERNAL_Madd_620
    );
  mM_ADDERTREE_INTERNAL_Madd20_cy_6_Q : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd20_cy(5),
      IA => mM_ADDERTREE_INTERNAL_Madd_616,
      SEL => mM_ADDERTREE_INTERNAL_Madd20_lut(6),
      O => mM_ADDERTREE_INTERNAL_Madd20_cy(6)
    );
  mM_ADDERTREE_INTERNAL_Madd20_lut_6_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_619,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_616,
      O => mM_ADDERTREE_INTERNAL_Madd20_lut(6)
    );
  mM_ADDERTREE_INTERNAL_Madd20_xor_5_Q : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd20_cy(4),
      I1 => mM_ADDERTREE_INTERNAL_Madd20_lut(5),
      O => mM_ADDERTREE_INTERNAL_Madd_520
    );
  mM_ADDERTREE_INTERNAL_Madd20_cy_5_Q : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd20_cy(4),
      IA => mM_ADDERTREE_INTERNAL_Madd_516,
      SEL => mM_ADDERTREE_INTERNAL_Madd20_lut(5),
      O => mM_ADDERTREE_INTERNAL_Madd20_cy(5)
    );
  mM_ADDERTREE_INTERNAL_Madd20_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_519,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_516,
      O => mM_ADDERTREE_INTERNAL_Madd20_lut(5)
    );
  mM_ADDERTREE_INTERNAL_Madd20_xor_4_Q : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd20_cy(3),
      I1 => mM_ADDERTREE_INTERNAL_Madd20_lut(4),
      O => mM_ADDERTREE_INTERNAL_Madd_420
    );
  mM_ADDERTREE_INTERNAL_Madd20_cy_4_Q : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd20_cy(3),
      IA => mM_ADDERTREE_INTERNAL_Madd_416,
      SEL => mM_ADDERTREE_INTERNAL_Madd20_lut(4),
      O => mM_ADDERTREE_INTERNAL_Madd20_cy(4)
    );
  mM_ADDERTREE_INTERNAL_Madd20_lut_4_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_419,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_416,
      O => mM_ADDERTREE_INTERNAL_Madd20_lut(4)
    );
  mM_ADDERTREE_INTERNAL_Madd20_xor_3_Q : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd20_cy(2),
      I1 => mM_ADDERTREE_INTERNAL_Madd20_lut(3),
      O => mM_ADDERTREE_INTERNAL_Madd_320
    );
  mM_ADDERTREE_INTERNAL_Madd20_cy_3_Q : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd20_cy(2),
      IA => mM_ADDERTREE_INTERNAL_Madd_316,
      SEL => mM_ADDERTREE_INTERNAL_Madd20_lut(3),
      O => mM_ADDERTREE_INTERNAL_Madd20_cy(3)
    );
  mM_ADDERTREE_INTERNAL_Madd20_lut_3_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_319,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_316,
      O => mM_ADDERTREE_INTERNAL_Madd20_lut(3)
    );
  mM_ADDERTREE_INTERNAL_Madd20_xor_2_Q : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd20_cy(1),
      I1 => mM_ADDERTREE_INTERNAL_Madd20_lut(2),
      O => mM_ADDERTREE_INTERNAL_Madd_220
    );
  mM_ADDERTREE_INTERNAL_Madd20_cy_2_Q : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd20_cy(1),
      IA => mM_ADDERTREE_INTERNAL_Madd_216,
      SEL => mM_ADDERTREE_INTERNAL_Madd20_lut(2),
      O => mM_ADDERTREE_INTERNAL_Madd20_cy(2)
    );
  mM_ADDERTREE_INTERNAL_Madd20_lut_2_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_219,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_216,
      O => mM_ADDERTREE_INTERNAL_Madd20_lut(2)
    );
  mM_ADDERTREE_INTERNAL_Madd20_xor_1_Q : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd20_cy(0),
      I1 => mM_ADDERTREE_INTERNAL_Madd20_lut(1),
      O => mM_ADDERTREE_INTERNAL_Madd_120
    );
  mM_ADDERTREE_INTERNAL_Madd20_cy_1_Q : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd20_cy(0),
      IA => mM_ADDERTREE_INTERNAL_Madd_116,
      SEL => mM_ADDERTREE_INTERNAL_Madd20_lut(1),
      O => mM_ADDERTREE_INTERNAL_Madd20_cy(1)
    );
  mM_ADDERTREE_INTERNAL_Madd20_lut_1_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_119,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_116,
      O => mM_ADDERTREE_INTERNAL_Madd20_lut(1)
    );
  mM_ADDERTREE_INTERNAL_Madd20_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_ADDERTREE_INTERNAL_Madd20_cy_0_rt_4933,
      O => mM_ADDERTREE_INTERNAL_Madd_020
    );
  mM_ADDERTREE_INTERNAL_Madd20_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mM_ADDERTREE_INTERNAL_Madd20_lut(0),
      SEL => mM_ADDERTREE_INTERNAL_Madd20_cy_0_rt_4933,
      O => mM_ADDERTREE_INTERNAL_Madd20_cy(0)
    );
  mM_ADDERTREE_INTERNAL_Madd197 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weight4_ADDERTREE_INTERNAL_Madd_73,
      ADR1 => mM_weight5_ADDERTREE_INTERNAL_Madd_73,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_718,
      O => NLW_mM_ADDERTREE_INTERNAL_Madd197_O_UNCONNECTED
    );
  mM_ADDERTREE_INTERNAL_Madd19_xor_0_6 : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd19_cy_0_6,
      I1 => mM_ADDERTREE_INTERNAL_Madd19_lut_0_7_3326,
      O => mM_ADDERTREE_INTERNAL_Madd_719
    );
  mM_ADDERTREE_INTERNAL_Madd19_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weight4_ADDERTREE_INTERNAL_Madd_73,
      ADR1 => mM_weight5_ADDERTREE_INTERNAL_Madd_73,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_718,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd196_3327,
      O => mM_ADDERTREE_INTERNAL_Madd19_lut_0_7_3326
    );
  mM_ADDERTREE_INTERNAL_Madd196 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weight4_ADDERTREE_INTERNAL_Madd_63,
      ADR1 => mM_weight5_ADDERTREE_INTERNAL_Madd_63,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_618,
      O => mM_ADDERTREE_INTERNAL_Madd196_3327
    );
  mM_ADDERTREE_INTERNAL_Madd19_xor_0_5 : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd19_cy_0_5_3331,
      I1 => mM_ADDERTREE_INTERNAL_Madd19_lut_0_6_3329,
      O => mM_ADDERTREE_INTERNAL_Madd_619
    );
  mM_ADDERTREE_INTERNAL_Madd19_cy_0_5 : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd19_cy_0_5_3331,
      IA => mM_ADDERTREE_INTERNAL_Madd195_3330,
      SEL => mM_ADDERTREE_INTERNAL_Madd19_lut_0_6_3329,
      O => mM_ADDERTREE_INTERNAL_Madd19_cy_0_6
    );
  mM_ADDERTREE_INTERNAL_Madd19_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weight4_ADDERTREE_INTERNAL_Madd_63,
      ADR1 => mM_weight5_ADDERTREE_INTERNAL_Madd_63,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_618,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd195_3330,
      O => mM_ADDERTREE_INTERNAL_Madd19_lut_0_6_3329
    );
  mM_ADDERTREE_INTERNAL_Madd195 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weight4_ADDERTREE_INTERNAL_Madd_53,
      ADR1 => mM_weight5_ADDERTREE_INTERNAL_Madd_53,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_518,
      O => mM_ADDERTREE_INTERNAL_Madd195_3330
    );
  mM_ADDERTREE_INTERNAL_Madd19_xor_0_4 : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd19_cy_0_4_3334,
      I1 => mM_ADDERTREE_INTERNAL_Madd19_lut_0_5_3332,
      O => mM_ADDERTREE_INTERNAL_Madd_519
    );
  mM_ADDERTREE_INTERNAL_Madd19_cy_0_4 : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd19_cy_0_4_3334,
      IA => mM_ADDERTREE_INTERNAL_Madd194_3333,
      SEL => mM_ADDERTREE_INTERNAL_Madd19_lut_0_5_3332,
      O => mM_ADDERTREE_INTERNAL_Madd19_cy_0_5_3331
    );
  mM_ADDERTREE_INTERNAL_Madd19_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weight4_ADDERTREE_INTERNAL_Madd_53,
      ADR1 => mM_weight5_ADDERTREE_INTERNAL_Madd_53,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_518,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd194_3333,
      O => mM_ADDERTREE_INTERNAL_Madd19_lut_0_5_3332
    );
  mM_ADDERTREE_INTERNAL_Madd194 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weight4_ADDERTREE_INTERNAL_Madd_43,
      ADR1 => mM_weight5_ADDERTREE_INTERNAL_Madd_43,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_418,
      O => mM_ADDERTREE_INTERNAL_Madd194_3333
    );
  mM_ADDERTREE_INTERNAL_Madd19_xor_0_3 : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd19_cy_0_3_3337,
      I1 => mM_ADDERTREE_INTERNAL_Madd19_lut_0_4_3335,
      O => mM_ADDERTREE_INTERNAL_Madd_419
    );
  mM_ADDERTREE_INTERNAL_Madd19_cy_0_3 : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd19_cy_0_3_3337,
      IA => mM_ADDERTREE_INTERNAL_Madd193_3336,
      SEL => mM_ADDERTREE_INTERNAL_Madd19_lut_0_4_3335,
      O => mM_ADDERTREE_INTERNAL_Madd19_cy_0_4_3334
    );
  mM_ADDERTREE_INTERNAL_Madd19_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weight4_ADDERTREE_INTERNAL_Madd_43,
      ADR1 => mM_weight5_ADDERTREE_INTERNAL_Madd_43,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_418,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd193_3336,
      O => mM_ADDERTREE_INTERNAL_Madd19_lut_0_4_3335
    );
  mM_ADDERTREE_INTERNAL_Madd193 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weight4_ADDERTREE_INTERNAL_Madd_33,
      ADR1 => mM_weight5_ADDERTREE_INTERNAL_Madd_33,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_318,
      O => mM_ADDERTREE_INTERNAL_Madd193_3336
    );
  mM_ADDERTREE_INTERNAL_Madd19_xor_0_2 : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_3340,
      I1 => mM_ADDERTREE_INTERNAL_Madd19_lut_0_3_3338,
      O => mM_ADDERTREE_INTERNAL_Madd_319
    );
  mM_ADDERTREE_INTERNAL_Madd19_cy_0_2 : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_3340,
      IA => mM_ADDERTREE_INTERNAL_Madd192_3339,
      SEL => mM_ADDERTREE_INTERNAL_Madd19_lut_0_3_3338,
      O => mM_ADDERTREE_INTERNAL_Madd19_cy_0_3_3337
    );
  mM_ADDERTREE_INTERNAL_Madd19_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weight4_ADDERTREE_INTERNAL_Madd_33,
      ADR1 => mM_weight5_ADDERTREE_INTERNAL_Madd_33,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_318,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd192_3339,
      O => mM_ADDERTREE_INTERNAL_Madd19_lut_0_3_3338
    );
  mM_ADDERTREE_INTERNAL_Madd192 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weight4_ADDERTREE_INTERNAL_Madd_23,
      ADR1 => mM_weight5_ADDERTREE_INTERNAL_Madd_23,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_218,
      O => mM_ADDERTREE_INTERNAL_Madd192_3339
    );
  mM_ADDERTREE_INTERNAL_Madd19_xor_0_1 : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd19_cy_0_1_3343,
      I1 => mM_ADDERTREE_INTERNAL_Madd19_lut_0_2_3341,
      O => mM_ADDERTREE_INTERNAL_Madd_219
    );
  mM_ADDERTREE_INTERNAL_Madd19_cy_0_1 : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd19_cy_0_1_3343,
      IA => mM_ADDERTREE_INTERNAL_Madd191_3342,
      SEL => mM_ADDERTREE_INTERNAL_Madd19_lut_0_2_3341,
      O => mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_3340
    );
  mM_ADDERTREE_INTERNAL_Madd19_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weight4_ADDERTREE_INTERNAL_Madd_23,
      ADR1 => mM_weight5_ADDERTREE_INTERNAL_Madd_23,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_218,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd191_3342,
      O => mM_ADDERTREE_INTERNAL_Madd19_lut_0_2_3341
    );
  mM_ADDERTREE_INTERNAL_Madd191 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weight4_ADDERTREE_INTERNAL_Madd_13,
      ADR1 => mM_weight5_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_118,
      O => mM_ADDERTREE_INTERNAL_Madd191_3342
    );
  mM_ADDERTREE_INTERNAL_Madd19_xor_0_0 : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd19_cy(0),
      I1 => mM_ADDERTREE_INTERNAL_Madd19_lut_0_1_3344,
      O => mM_ADDERTREE_INTERNAL_Madd_119
    );
  mM_ADDERTREE_INTERNAL_Madd19_cy_0_0 : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd19_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_ADDERTREE_INTERNAL_Madd19_lut_0_1_3344,
      O => mM_ADDERTREE_INTERNAL_Madd19_cy_0_1_3343
    );
  mM_ADDERTREE_INTERNAL_Madd19_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weight4_ADDERTREE_INTERNAL_Madd_13,
      ADR1 => mM_weight5_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_118,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_ADDERTREE_INTERNAL_Madd19_lut_0_1_3344
    );
  mM_ADDERTREE_INTERNAL_Madd19_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mM_ADDERTREE_INTERNAL_Madd19_cy(0)
    );
  mM_ADDERTREE_INTERNAL_Madd167 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weightOut0(7),
      ADR1 => mM_weightOut1(7),
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_715,
      O => NLW_mM_ADDERTREE_INTERNAL_Madd167_O_UNCONNECTED
    );
  mM_ADDERTREE_INTERNAL_Madd16_xor_0_6 : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd16_cy_0_6,
      I1 => mM_ADDERTREE_INTERNAL_Madd16_lut_0_7_3346,
      O => mM_ADDERTREE_INTERNAL_Madd_716
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weightOut0(7),
      ADR1 => mM_weightOut1(7),
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_715,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd166_3347,
      O => mM_ADDERTREE_INTERNAL_Madd16_lut_0_7_3346
    );
  mM_ADDERTREE_INTERNAL_Madd166 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weightOut0(6),
      ADR1 => mM_weightOut1(6),
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_615,
      O => mM_ADDERTREE_INTERNAL_Madd166_3347
    );
  mM_ADDERTREE_INTERNAL_Madd16_xor_0_5 : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd16_cy_0_5_3351,
      I1 => mM_ADDERTREE_INTERNAL_Madd16_lut_0_6_3349,
      O => mM_ADDERTREE_INTERNAL_Madd_616
    );
  mM_ADDERTREE_INTERNAL_Madd16_cy_0_5 : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd16_cy_0_5_3351,
      IA => mM_ADDERTREE_INTERNAL_Madd165_3350,
      SEL => mM_ADDERTREE_INTERNAL_Madd16_lut_0_6_3349,
      O => mM_ADDERTREE_INTERNAL_Madd16_cy_0_6
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weightOut0(6),
      ADR1 => mM_weightOut1(6),
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_615,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd165_3350,
      O => mM_ADDERTREE_INTERNAL_Madd16_lut_0_6_3349
    );
  mM_ADDERTREE_INTERNAL_Madd165 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weightOut0(5),
      ADR1 => mM_weightOut1(5),
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_515,
      O => mM_ADDERTREE_INTERNAL_Madd165_3350
    );
  mM_ADDERTREE_INTERNAL_Madd16_xor_0_4 : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd16_cy_0_4_3354,
      I1 => mM_ADDERTREE_INTERNAL_Madd16_lut_0_5_3352,
      O => mM_ADDERTREE_INTERNAL_Madd_516
    );
  mM_ADDERTREE_INTERNAL_Madd16_cy_0_4 : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd16_cy_0_4_3354,
      IA => mM_ADDERTREE_INTERNAL_Madd164_3353,
      SEL => mM_ADDERTREE_INTERNAL_Madd16_lut_0_5_3352,
      O => mM_ADDERTREE_INTERNAL_Madd16_cy_0_5_3351
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weightOut0(5),
      ADR1 => mM_weightOut1(5),
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_515,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd164_3353,
      O => mM_ADDERTREE_INTERNAL_Madd16_lut_0_5_3352
    );
  mM_ADDERTREE_INTERNAL_Madd164 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weightOut0(4),
      ADR1 => mM_weightOut1(4),
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_415,
      O => mM_ADDERTREE_INTERNAL_Madd164_3353
    );
  mM_ADDERTREE_INTERNAL_Madd16_xor_0_3 : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd16_cy_0_3_3357,
      I1 => mM_ADDERTREE_INTERNAL_Madd16_lut_0_4_3355,
      O => mM_ADDERTREE_INTERNAL_Madd_416
    );
  mM_ADDERTREE_INTERNAL_Madd16_cy_0_3 : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd16_cy_0_3_3357,
      IA => mM_ADDERTREE_INTERNAL_Madd163_3356,
      SEL => mM_ADDERTREE_INTERNAL_Madd16_lut_0_4_3355,
      O => mM_ADDERTREE_INTERNAL_Madd16_cy_0_4_3354
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weightOut0(4),
      ADR1 => mM_weightOut1(4),
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_415,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd163_3356,
      O => mM_ADDERTREE_INTERNAL_Madd16_lut_0_4_3355
    );
  mM_ADDERTREE_INTERNAL_Madd163 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weightOut0(3),
      ADR1 => mM_weightOut1(3),
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_315,
      O => mM_ADDERTREE_INTERNAL_Madd163_3356
    );
  mM_ADDERTREE_INTERNAL_Madd16_xor_0_2 : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_3360,
      I1 => mM_ADDERTREE_INTERNAL_Madd16_lut_0_3_3358,
      O => mM_ADDERTREE_INTERNAL_Madd_316
    );
  mM_ADDERTREE_INTERNAL_Madd16_cy_0_2 : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_3360,
      IA => mM_ADDERTREE_INTERNAL_Madd162_3359,
      SEL => mM_ADDERTREE_INTERNAL_Madd16_lut_0_3_3358,
      O => mM_ADDERTREE_INTERNAL_Madd16_cy_0_3_3357
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weightOut0(3),
      ADR1 => mM_weightOut1(3),
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_315,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd162_3359,
      O => mM_ADDERTREE_INTERNAL_Madd16_lut_0_3_3358
    );
  mM_ADDERTREE_INTERNAL_Madd162 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weightOut0(2),
      ADR1 => mM_weightOut1(2),
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_215,
      O => mM_ADDERTREE_INTERNAL_Madd162_3359
    );
  mM_ADDERTREE_INTERNAL_Madd16_xor_0_1 : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd16_cy_0_1_3363,
      I1 => mM_ADDERTREE_INTERNAL_Madd16_lut_0_2_3361,
      O => mM_ADDERTREE_INTERNAL_Madd_216
    );
  mM_ADDERTREE_INTERNAL_Madd16_cy_0_1 : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd16_cy_0_1_3363,
      IA => mM_ADDERTREE_INTERNAL_Madd161_3362,
      SEL => mM_ADDERTREE_INTERNAL_Madd16_lut_0_2_3361,
      O => mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_3360
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weightOut0(2),
      ADR1 => mM_weightOut1(2),
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_215,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd161_3362,
      O => mM_ADDERTREE_INTERNAL_Madd16_lut_0_2_3361
    );
  mM_ADDERTREE_INTERNAL_Madd161 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mM_weightOut0(1),
      ADR1 => mM_weightOut1(1),
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_115,
      O => mM_ADDERTREE_INTERNAL_Madd161_3362
    );
  mM_ADDERTREE_INTERNAL_Madd16_xor_0_0 : X_XOR2
    port map (
      I0 => mM_ADDERTREE_INTERNAL_Madd16_cy(0),
      I1 => mM_ADDERTREE_INTERNAL_Madd16_lut_0_1_3364,
      O => mM_ADDERTREE_INTERNAL_Madd_116
    );
  mM_ADDERTREE_INTERNAL_Madd16_cy_0_0 : X_MUX2
    port map (
      IB => mM_ADDERTREE_INTERNAL_Madd16_cy(0),
      IA => mM_ADDERTREE_INTERNAL_Madd16_3365,
      SEL => mM_ADDERTREE_INTERNAL_Madd16_lut_0_1_3364,
      O => mM_ADDERTREE_INTERNAL_Madd16_cy_0_1_3363
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mM_weightOut0(1),
      ADR1 => mM_weightOut1(1),
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_115,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd16_3365,
      O => mM_ADDERTREE_INTERNAL_Madd16_lut_0_1_3364
    );
  mM_ADDERTREE_INTERNAL_Madd16_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mM_ADDERTREE_INTERNAL_Madd16_lut(0),
      O => mM_ADDERTREE_INTERNAL_Madd20_lut(0)
    );
  mM_ADDERTREE_INTERNAL_Madd16_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mM_ADDERTREE_INTERNAL_Madd16_lut(0),
      O => mM_ADDERTREE_INTERNAL_Madd16_cy(0)
    );
  mM_weightIn1_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mM_weightIn1_7_C,
      CE => mL_update_inv,
      I => mM_w1Stor(7),
      O => mM_weightIn1(7),
      SET => GND,
      RST => GND
    );
  mM_weightIn1_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mM_weightIn1_6_C,
      CE => mL_update_inv,
      I => mM_w1Stor(6),
      O => mM_weightIn1(6),
      SET => GND,
      RST => GND
    );
  mM_weightIn1_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mM_weightIn1_5_C,
      CE => mL_update_inv,
      I => mM_w1Stor(5),
      O => mM_weightIn1(5),
      SET => GND,
      RST => GND
    );
  mM_weightIn1_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mM_weightIn1_4_C,
      CE => mL_update_inv,
      I => mM_w1Stor(4),
      O => mM_weightIn1(4),
      SET => GND,
      RST => GND
    );
  mM_weightIn1_3 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => NlwInverterSignal_mM_weightIn1_3_C,
      CE => mL_update_inv,
      I => mM_w1Stor(3),
      O => mM_weightIn1(3),
      SET => GND,
      RST => GND
    );
  mM_weightIn1_2 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => NlwInverterSignal_mM_weightIn1_2_C,
      CE => mL_update_inv,
      I => mM_w1Stor(2),
      O => mM_weightIn1(2),
      SET => GND,
      RST => GND
    );
  mM_weightIn1_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mM_weightIn1_1_C,
      CE => mL_update_inv,
      I => mM_w1Stor(1),
      O => mM_weightIn1(1),
      SET => GND,
      RST => GND
    );
  mM_weightIn1_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mM_weightIn1_0_C,
      CE => mL_update_inv,
      I => mM_w1Stor(0),
      O => mM_weightIn1(0),
      SET => GND,
      RST => GND
    );
  mM_weightIn0_7 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => NlwInverterSignal_mM_weightIn0_7_C,
      CE => mL_update_inv,
      I => mM_w0Stor(7),
      O => mM_weightIn0(7),
      SET => GND,
      RST => GND
    );
  mM_weightIn0_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mM_weightIn0_6_C,
      CE => mL_update_inv,
      I => mM_w0Stor(6),
      O => mM_weightIn0(6),
      SET => GND,
      RST => GND
    );
  mM_weightIn0_5 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => NlwInverterSignal_mM_weightIn0_5_C,
      CE => mL_update_inv,
      I => mM_w0Stor(5),
      O => mM_weightIn0(5),
      SET => GND,
      RST => GND
    );
  mM_weightIn0_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mM_weightIn0_4_C,
      CE => mL_update_inv,
      I => mM_w0Stor(4),
      O => mM_weightIn0(4),
      SET => GND,
      RST => GND
    );
  mM_weightIn0_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mM_weightIn0_3_C,
      CE => mL_update_inv,
      I => mM_w0Stor(3),
      O => mM_weightIn0(3),
      SET => GND,
      RST => GND
    );
  mM_weightIn0_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mM_weightIn0_2_C,
      CE => mL_update_inv,
      I => mM_w0Stor(2),
      O => mM_weightIn0(2),
      SET => GND,
      RST => GND
    );
  mM_weightIn0_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mM_weightIn0_1_C,
      CE => mL_update_inv,
      I => mM_w0Stor(1),
      O => mM_weightIn0(1),
      SET => GND,
      RST => GND
    );
  mM_weightIn0_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mM_weightIn0_0_C,
      CE => mL_update_inv,
      I => mM_w0Stor(0),
      O => mM_weightIn0(0),
      SET => GND,
      RST => GND
    );
  mM_w1Stor_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mM_newWeightTemp1(7),
      O => mM_w1Stor(7),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mM_w1Stor_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mM_newWeightTemp1(6),
      O => mM_w1Stor(6),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mM_w1Stor_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mM_newWeightTemp1(5),
      O => mM_w1Stor(5),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mM_w1Stor_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mM_newWeightTemp1(4),
      O => mM_w1Stor(4),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mM_w1Stor_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mM_newWeightTemp1(3),
      O => mM_w1Stor(3),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mM_w1Stor_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mM_newWeightTemp1(2),
      O => mM_w1Stor(2),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mM_w1Stor_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mM_newWeightTemp1(1),
      O => mM_w1Stor(1),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mM_w1Stor_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mM_newWeightTemp1(0),
      O => mM_w1Stor(0),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mM_w0Stor_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mM_newWeightTemp0(7),
      O => mM_w0Stor(7),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mM_w0Stor_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mM_newWeightTemp0(6),
      O => mM_w0Stor(6),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mM_w0Stor_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mM_newWeightTemp0(5),
      O => mM_w0Stor(5),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mM_w0Stor_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mM_newWeightTemp0(4),
      O => mM_w0Stor(4),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mM_w0Stor_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mM_newWeightTemp0(3),
      O => mM_w0Stor(3),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mM_w0Stor_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mM_newWeightTemp0(2),
      O => mM_w0Stor(2),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mM_w0Stor_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mM_newWeightTemp0(1),
      O => mM_w0Stor(1),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mM_w0Stor_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mM_newWeightTemp0(0),
      O => mM_w0Stor(0),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut(0),
      O => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut(0),
      O => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut(0)
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weight0_o4(1),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1_3550
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1_3550,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_1_3551
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1_3550,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_11
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weight0_o4(1),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight0_ADDERTREE_INTERNAL_Madd11_3552
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weight0_o4(2),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd11_3552,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2_3553
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_1_3551,
      IA => mR_weight0_ADDERTREE_INTERNAL_Madd11_3552,
      SEL => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2_3553,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_3554
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_1_3551,
      I1 => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2_3553,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_21
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weight0_o4(2),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight0_ADDERTREE_INTERNAL_Madd12_3555
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weight0_o4(3),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd12_3555,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3_3556
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_3554,
      IA => mR_weight0_ADDERTREE_INTERNAL_Madd12_3555,
      SEL => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3_3556,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_3557
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_3554,
      I1 => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3_3556,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_31
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weight0_o4(3),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight0_ADDERTREE_INTERNAL_Madd13_3558
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weight0_o4(4),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd13_3558,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4_3559
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_3557,
      IA => mR_weight0_ADDERTREE_INTERNAL_Madd13_3558,
      SEL => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4_3559,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_4_3560
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_3557,
      I1 => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4_3559,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_41
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weight0_o4(4),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight0_ADDERTREE_INTERNAL_Madd14_3561
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weight0_o4(5),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd14_3561,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5_3562
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_4_3560,
      IA => mR_weight0_ADDERTREE_INTERNAL_Madd14_3561,
      SEL => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5_3562,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_5_3563
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_4_3560,
      I1 => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5_3562,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_51
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weight0_o4(5),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight0_ADDERTREE_INTERNAL_Madd15_3564
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weight0_o4(6),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd15_3564,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6_3565
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_5_3563,
      IA => mR_weight0_ADDERTREE_INTERNAL_Madd15_3564,
      SEL => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6_3565,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_5_3563,
      I1 => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6_3565,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_61
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weight0_o4(6),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight0_ADDERTREE_INTERNAL_Madd16_3567
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weight0_o4(7),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd16_3567,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7_3568
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7_3568,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_71
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weight0_o4(7),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4934,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4934,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_03
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1_3571
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1_3571,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_1_3572
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1_3571,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_13
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd31_3573
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd31_3573,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2_3574
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_1_3572,
      IA => mR_weight0_ADDERTREE_INTERNAL_Madd31_3573,
      SEL => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2_3574,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_3575
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_1_3572,
      I1 => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2_3574,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_23
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd32_3576
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd32_3576,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3_3577
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_3575,
      IA => mR_weight0_ADDERTREE_INTERNAL_Madd32_3576,
      SEL => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3_3577,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_3578
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_3575,
      I1 => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3_3577,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_33
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd33_3579
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd33_3579,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4_3580
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_3578,
      IA => mR_weight0_ADDERTREE_INTERNAL_Madd33_3579,
      SEL => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4_3580,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_4_3581
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_3578,
      I1 => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4_3580,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_43
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd34_3582
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd34_3582,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5_3583
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_4_3581,
      IA => mR_weight0_ADDERTREE_INTERNAL_Madd34_3582,
      SEL => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5_3583,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_5_3584
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_4_3581,
      I1 => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5_3583,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_53
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd35_3585
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd35_3585,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_6_3586
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_5_3584,
      IA => mR_weight0_ADDERTREE_INTERNAL_Madd35_3585,
      SEL => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_6_3586,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_5_3584,
      I1 => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_6_3586,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_63
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd36_3588
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd36_3588,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_7_3589
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_7_3589,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_73
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut(0),
      O => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut(0),
      O => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut(0)
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weight1_o4(1),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1_3615
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1_3615,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_1_3616
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1_3615,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_11
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weight1_o4(1),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight1_ADDERTREE_INTERNAL_Madd11_3617
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weight1_o4(2),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd11_3617,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2_3618
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_1_3616,
      IA => mR_weight1_ADDERTREE_INTERNAL_Madd11_3617,
      SEL => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2_3618,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_3619
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_1_3616,
      I1 => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2_3618,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_21
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weight1_o4(2),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight1_ADDERTREE_INTERNAL_Madd12_3620
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weight1_o4(3),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd12_3620,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3_3621
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_3619,
      IA => mR_weight1_ADDERTREE_INTERNAL_Madd12_3620,
      SEL => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3_3621,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_3622
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_3619,
      I1 => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3_3621,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_31
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weight1_o4(3),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight1_ADDERTREE_INTERNAL_Madd13_3623
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weight1_o4(4),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd13_3623,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4_3624
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_3622,
      IA => mR_weight1_ADDERTREE_INTERNAL_Madd13_3623,
      SEL => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4_3624,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_4_3625
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_3622,
      I1 => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4_3624,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_41
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weight1_o4(4),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight1_ADDERTREE_INTERNAL_Madd14_3626
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weight1_o4(5),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd14_3626,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5_3627
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_4_3625,
      IA => mR_weight1_ADDERTREE_INTERNAL_Madd14_3626,
      SEL => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5_3627,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_5_3628
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_4_3625,
      I1 => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5_3627,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_51
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weight1_o4(5),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight1_ADDERTREE_INTERNAL_Madd15_3629
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weight1_o4(6),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd15_3629,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6_3630
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_5_3628,
      IA => mR_weight1_ADDERTREE_INTERNAL_Madd15_3629,
      SEL => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6_3630,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_5_3628,
      I1 => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6_3630,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_61
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weight1_o4(6),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight1_ADDERTREE_INTERNAL_Madd16_3632
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weight1_o4(7),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd16_3632,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7_3633
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7_3633,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_71
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weight1_o4(7),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4935,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4935,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_03
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1_3636
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1_3636,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_1_3637
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1_3636,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_13
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd31_3638
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd31_3638,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2_3639
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_1_3637,
      IA => mR_weight1_ADDERTREE_INTERNAL_Madd31_3638,
      SEL => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2_3639,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_3640
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_1_3637,
      I1 => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2_3639,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_23
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd32_3641
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd32_3641,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3_3642
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_3640,
      IA => mR_weight1_ADDERTREE_INTERNAL_Madd32_3641,
      SEL => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3_3642,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_3643
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_3640,
      I1 => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3_3642,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_33
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd33_3644
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd33_3644,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4_3645
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_3643,
      IA => mR_weight1_ADDERTREE_INTERNAL_Madd33_3644,
      SEL => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4_3645,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_4_3646
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_3643,
      I1 => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4_3645,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_43
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd34_3647
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd34_3647,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5_3648
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_4_3646,
      IA => mR_weight1_ADDERTREE_INTERNAL_Madd34_3647,
      SEL => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5_3648,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_5_3649
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_4_3646,
      I1 => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5_3648,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_53
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd35_3650
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd35_3650,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_6_3651
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_5_3649,
      IA => mR_weight1_ADDERTREE_INTERNAL_Madd35_3650,
      SEL => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_6_3651,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_5_3649,
      I1 => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_6_3651,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_63
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd36_3653
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd36_3653,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_7_3654
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_7_3654,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_73
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_3671
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_3671,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_1_3672
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_3671,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_11
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight2_ADDERTREE_INTERNAL_Madd11_3673
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight2_ADDERTREE_INTERNAL_Madd11_3673,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_3674
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_1_3672,
      IA => mR_weight2_ADDERTREE_INTERNAL_Madd11_3673,
      SEL => mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_3674,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_3675
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_1_3672,
      I1 => mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_3674,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_21
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight2_ADDERTREE_INTERNAL_Madd12_3676
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight2_ADDERTREE_INTERNAL_Madd12_3676,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_3677
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_3675,
      IA => mR_weight2_ADDERTREE_INTERNAL_Madd12_3676,
      SEL => mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_3677,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_3678
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_3675,
      I1 => mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_3677,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_31
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight2_ADDERTREE_INTERNAL_Madd13_3679
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight2_ADDERTREE_INTERNAL_Madd13_3679,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_3680
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_3678,
      IA => mR_weight2_ADDERTREE_INTERNAL_Madd13_3679,
      SEL => mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_3680,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_4_3681
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_3678,
      I1 => mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_3680,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_41
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight2_ADDERTREE_INTERNAL_Madd14_3682
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight2_ADDERTREE_INTERNAL_Madd14_3682,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_3683
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_4_3681,
      IA => mR_weight2_ADDERTREE_INTERNAL_Madd14_3682,
      SEL => mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_3683,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_5_3684
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_4_3681,
      I1 => mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_3683,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_51
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight2_ADDERTREE_INTERNAL_Madd15_3685
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight2_ADDERTREE_INTERNAL_Madd15_3685,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_3686
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_5_3684,
      IA => mR_weight2_ADDERTREE_INTERNAL_Madd15_3685,
      SEL => mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_3686,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_5_3684,
      I1 => mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_3686,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_61
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight2_ADDERTREE_INTERNAL_Madd16_3688
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight2_ADDERTREE_INTERNAL_Madd16_3688,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_3689
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_3689,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_71
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight2_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1_3691
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1_3691,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_1_3692
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1_3691,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_13
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight2_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd31_3693
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight2_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mR_weight2_ADDERTREE_INTERNAL_Madd31_3693,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2_3694
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_1_3692,
      IA => mR_weight2_ADDERTREE_INTERNAL_Madd31_3693,
      SEL => mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2_3694,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_3695
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_1_3692,
      I1 => mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2_3694,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_23
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight2_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd32_3696
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight2_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mR_weight2_ADDERTREE_INTERNAL_Madd32_3696,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3_3697
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_3695,
      IA => mR_weight2_ADDERTREE_INTERNAL_Madd32_3696,
      SEL => mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3_3697,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_3698
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_3695,
      I1 => mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3_3697,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_33
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight2_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd33_3699
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight2_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mR_weight2_ADDERTREE_INTERNAL_Madd33_3699,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4_3700
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_3698,
      IA => mR_weight2_ADDERTREE_INTERNAL_Madd33_3699,
      SEL => mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4_3700,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_4_3701
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_3698,
      I1 => mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4_3700,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_43
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight2_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd34_3702
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight2_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mR_weight2_ADDERTREE_INTERNAL_Madd34_3702,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5_3703
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_4_3701,
      IA => mR_weight2_ADDERTREE_INTERNAL_Madd34_3702,
      SEL => mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5_3703,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_5_3704
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_4_3701,
      I1 => mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5_3703,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_53
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight2_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd35_3705
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight2_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mR_weight2_ADDERTREE_INTERNAL_Madd35_3705,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_6_3706
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_5_3704,
      IA => mR_weight2_ADDERTREE_INTERNAL_Madd35_3705,
      SEL => mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_6_3706,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_5_3704,
      I1 => mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_6_3706,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_63
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight2_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd36_3708
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight2_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mR_weight2_ADDERTREE_INTERNAL_Madd36_3708,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_7_3709
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mR_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_7_3709,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_73
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight2_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_3725
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_3725,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_1_3726
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_3725,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_11
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight3_ADDERTREE_INTERNAL_Madd11_3727
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight3_ADDERTREE_INTERNAL_Madd11_3727,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_3728
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_1_3726,
      IA => mR_weight3_ADDERTREE_INTERNAL_Madd11_3727,
      SEL => mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_3728,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_3729
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_1_3726,
      I1 => mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_3728,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_21
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight3_ADDERTREE_INTERNAL_Madd12_3730
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight3_ADDERTREE_INTERNAL_Madd12_3730,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_3731
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_3729,
      IA => mR_weight3_ADDERTREE_INTERNAL_Madd12_3730,
      SEL => mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_3731,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_3732
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_3729,
      I1 => mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_3731,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_31
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight3_ADDERTREE_INTERNAL_Madd13_3733
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight3_ADDERTREE_INTERNAL_Madd13_3733,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_3734
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_3732,
      IA => mR_weight3_ADDERTREE_INTERNAL_Madd13_3733,
      SEL => mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_3734,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_4_3735
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_3732,
      I1 => mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_3734,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_41
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight3_ADDERTREE_INTERNAL_Madd14_3736
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight3_ADDERTREE_INTERNAL_Madd14_3736,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_3737
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_4_3735,
      IA => mR_weight3_ADDERTREE_INTERNAL_Madd14_3736,
      SEL => mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_3737,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_5_3738
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_4_3735,
      I1 => mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_3737,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_51
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight3_ADDERTREE_INTERNAL_Madd15_3739
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight3_ADDERTREE_INTERNAL_Madd15_3739,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_3740
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_5_3738,
      IA => mR_weight3_ADDERTREE_INTERNAL_Madd15_3739,
      SEL => mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_3740,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_5_3738,
      I1 => mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_3740,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_61
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight3_ADDERTREE_INTERNAL_Madd16_3742
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight3_ADDERTREE_INTERNAL_Madd16_3742,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_3743
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_3743,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_71
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight3_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_1_3745
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_1_3745,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_1_3746
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_1_3745,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_13
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight3_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd31_3747
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight3_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mR_weight3_ADDERTREE_INTERNAL_Madd31_3747,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_2_3748
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_1_3746,
      IA => mR_weight3_ADDERTREE_INTERNAL_Madd31_3747,
      SEL => mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_2_3748,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_3749
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_1_3746,
      I1 => mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_2_3748,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_23
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight3_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd32_3750
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight3_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mR_weight3_ADDERTREE_INTERNAL_Madd32_3750,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_3_3751
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_3749,
      IA => mR_weight3_ADDERTREE_INTERNAL_Madd32_3750,
      SEL => mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_3_3751,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_3752
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_3749,
      I1 => mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_3_3751,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_33
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight3_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd33_3753
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight3_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mR_weight3_ADDERTREE_INTERNAL_Madd33_3753,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_4_3754
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_3752,
      IA => mR_weight3_ADDERTREE_INTERNAL_Madd33_3753,
      SEL => mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_4_3754,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_4_3755
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_3752,
      I1 => mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_4_3754,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_43
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight3_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd34_3756
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight3_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mR_weight3_ADDERTREE_INTERNAL_Madd34_3756,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_5_3757
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_4_3755,
      IA => mR_weight3_ADDERTREE_INTERNAL_Madd34_3756,
      SEL => mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_5_3757,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_5_3758
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_4_3755,
      I1 => mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_5_3757,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_53
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight3_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd35_3759
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight3_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mR_weight3_ADDERTREE_INTERNAL_Madd35_3759,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_6_3760
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_5_3758,
      IA => mR_weight3_ADDERTREE_INTERNAL_Madd35_3759,
      SEL => mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_6_3760,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_5_3758,
      I1 => mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_6_3760,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_63
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight3_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd36_3762
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight3_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mR_weight3_ADDERTREE_INTERNAL_Madd36_3762,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_7_3763
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mR_weight3_ADDERTREE_INTERNAL_Madd3_lut_0_7_3763,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_73
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight3_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_3779
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_3779,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_1_3780
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_3779,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_11
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight4_ADDERTREE_INTERNAL_Madd11_3781
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight4_ADDERTREE_INTERNAL_Madd11_3781,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_3782
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_1_3780,
      IA => mR_weight4_ADDERTREE_INTERNAL_Madd11_3781,
      SEL => mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_3782,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_3783
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_1_3780,
      I1 => mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_3782,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_21
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight4_ADDERTREE_INTERNAL_Madd12_3784
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight4_ADDERTREE_INTERNAL_Madd12_3784,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_3785
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_3783,
      IA => mR_weight4_ADDERTREE_INTERNAL_Madd12_3784,
      SEL => mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_3785,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_3786
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_3783,
      I1 => mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_3785,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_31
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight4_ADDERTREE_INTERNAL_Madd13_3787
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight4_ADDERTREE_INTERNAL_Madd13_3787,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_3788
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_3786,
      IA => mR_weight4_ADDERTREE_INTERNAL_Madd13_3787,
      SEL => mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_3788,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_4_3789
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_3786,
      I1 => mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_3788,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_41
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight4_ADDERTREE_INTERNAL_Madd14_3790
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight4_ADDERTREE_INTERNAL_Madd14_3790,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_3791
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_4_3789,
      IA => mR_weight4_ADDERTREE_INTERNAL_Madd14_3790,
      SEL => mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_3791,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_5_3792
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_4_3789,
      I1 => mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_3791,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_51
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight4_ADDERTREE_INTERNAL_Madd15_3793
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight4_ADDERTREE_INTERNAL_Madd15_3793,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_3794
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_5_3792,
      IA => mR_weight4_ADDERTREE_INTERNAL_Madd15_3793,
      SEL => mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_3794,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_5_3792,
      I1 => mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_3794,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_61
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight4_ADDERTREE_INTERNAL_Madd16_3796
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight4_ADDERTREE_INTERNAL_Madd16_3796,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_3797
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_3797,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_71
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_1_3799
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_1_3799,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_1_3800
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_1_3799,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_13
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd31_3801
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mR_weight4_ADDERTREE_INTERNAL_Madd31_3801,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_2_3802
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_1_3800,
      IA => mR_weight4_ADDERTREE_INTERNAL_Madd31_3801,
      SEL => mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_2_3802,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_3803
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_1_3800,
      I1 => mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_2_3802,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_23
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd32_3804
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mR_weight4_ADDERTREE_INTERNAL_Madd32_3804,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_3_3805
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_3803,
      IA => mR_weight4_ADDERTREE_INTERNAL_Madd32_3804,
      SEL => mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_3_3805,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_3806
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_3803,
      I1 => mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_3_3805,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_33
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd33_3807
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mR_weight4_ADDERTREE_INTERNAL_Madd33_3807,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_4_3808
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_3806,
      IA => mR_weight4_ADDERTREE_INTERNAL_Madd33_3807,
      SEL => mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_4_3808,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_4_3809
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_3806,
      I1 => mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_4_3808,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_43
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd34_3810
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mR_weight4_ADDERTREE_INTERNAL_Madd34_3810,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_5_3811
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_4_3809,
      IA => mR_weight4_ADDERTREE_INTERNAL_Madd34_3810,
      SEL => mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_5_3811,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_5_3812
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_4_3809,
      I1 => mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_5_3811,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_53
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd35_3813
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mR_weight4_ADDERTREE_INTERNAL_Madd35_3813,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_6_3814
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_5_3812,
      IA => mR_weight4_ADDERTREE_INTERNAL_Madd35_3813,
      SEL => mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_6_3814,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_5_3812,
      I1 => mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_6_3814,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_63
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd36_3816
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mR_weight4_ADDERTREE_INTERNAL_Madd36_3816,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_7_3817
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mR_weight4_ADDERTREE_INTERNAL_Madd3_lut_0_7_3817,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_73
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_3833
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_3833,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_1_3834
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_3833,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_11
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight5_ADDERTREE_INTERNAL_Madd11_3835
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight5_ADDERTREE_INTERNAL_Madd11_3835,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_3836
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_1_3834,
      IA => mR_weight5_ADDERTREE_INTERNAL_Madd11_3835,
      SEL => mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_3836,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_3837
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_1_3834,
      I1 => mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_3836,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_21
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight5_ADDERTREE_INTERNAL_Madd12_3838
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight5_ADDERTREE_INTERNAL_Madd12_3838,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_3839
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_3837,
      IA => mR_weight5_ADDERTREE_INTERNAL_Madd12_3838,
      SEL => mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_3839,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_3840
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_3837,
      I1 => mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_3839,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_31
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight5_ADDERTREE_INTERNAL_Madd13_3841
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight5_ADDERTREE_INTERNAL_Madd13_3841,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_3842
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_3840,
      IA => mR_weight5_ADDERTREE_INTERNAL_Madd13_3841,
      SEL => mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_3842,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_4_3843
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_3840,
      I1 => mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_3842,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_41
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight5_ADDERTREE_INTERNAL_Madd14_3844
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight5_ADDERTREE_INTERNAL_Madd14_3844,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_3845
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_4_3843,
      IA => mR_weight5_ADDERTREE_INTERNAL_Madd14_3844,
      SEL => mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_3845,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_5_3846
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_4_3843,
      I1 => mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_3845,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_51
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight5_ADDERTREE_INTERNAL_Madd15_3847
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight5_ADDERTREE_INTERNAL_Madd15_3847,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_3848
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_5_3846,
      IA => mR_weight5_ADDERTREE_INTERNAL_Madd15_3847,
      SEL => mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_3848,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_5_3846,
      I1 => mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_3848,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_61
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight5_ADDERTREE_INTERNAL_Madd16_3850
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight5_ADDERTREE_INTERNAL_Madd16_3850,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_3851
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_3851,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_71
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight5_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_1_3853
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_1_3853,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_1_3854
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_1_3853,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_13
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight5_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd31_3855
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight5_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mR_weight5_ADDERTREE_INTERNAL_Madd31_3855,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_2_3856
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_1_3854,
      IA => mR_weight5_ADDERTREE_INTERNAL_Madd31_3855,
      SEL => mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_2_3856,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_3857
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_1_3854,
      I1 => mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_2_3856,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_23
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight5_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd32_3858
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight5_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mR_weight5_ADDERTREE_INTERNAL_Madd32_3858,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_3_3859
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_3857,
      IA => mR_weight5_ADDERTREE_INTERNAL_Madd32_3858,
      SEL => mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_3_3859,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_3860
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_3857,
      I1 => mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_3_3859,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_33
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight5_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd33_3861
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight5_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mR_weight5_ADDERTREE_INTERNAL_Madd33_3861,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_4_3862
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_3860,
      IA => mR_weight5_ADDERTREE_INTERNAL_Madd33_3861,
      SEL => mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_4_3862,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_4_3863
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_3860,
      I1 => mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_4_3862,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_43
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight5_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd34_3864
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight5_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mR_weight5_ADDERTREE_INTERNAL_Madd34_3864,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_5_3865
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_4_3863,
      IA => mR_weight5_ADDERTREE_INTERNAL_Madd34_3864,
      SEL => mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_5_3865,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_5_3866
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_4_3863,
      I1 => mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_5_3865,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_53
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight5_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd35_3867
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight5_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mR_weight5_ADDERTREE_INTERNAL_Madd35_3867,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_6_3868
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_5_3866,
      IA => mR_weight5_ADDERTREE_INTERNAL_Madd35_3867,
      SEL => mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_6_3868,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_5_3866,
      I1 => mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_6_3868,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_63
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight5_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd36_3870
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight5_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mR_weight5_ADDERTREE_INTERNAL_Madd36_3870,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_7_3871
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mR_weight5_ADDERTREE_INTERNAL_Madd3_lut_0_7_3871,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_73
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight5_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_3887
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_3887,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_1_3888
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_3887,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_11
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight6_ADDERTREE_INTERNAL_Madd11_3889
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight6_ADDERTREE_INTERNAL_Madd11_3889,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_3890
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_1_3888,
      IA => mR_weight6_ADDERTREE_INTERNAL_Madd11_3889,
      SEL => mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_3890,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_3891
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_1_3888,
      I1 => mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_3890,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_21
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight6_ADDERTREE_INTERNAL_Madd12_3892
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight6_ADDERTREE_INTERNAL_Madd12_3892,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_3893
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_3891,
      IA => mR_weight6_ADDERTREE_INTERNAL_Madd12_3892,
      SEL => mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_3893,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_3894
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_3891,
      I1 => mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_3893,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_31
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight6_ADDERTREE_INTERNAL_Madd13_3895
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight6_ADDERTREE_INTERNAL_Madd13_3895,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_3896
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_3894,
      IA => mR_weight6_ADDERTREE_INTERNAL_Madd13_3895,
      SEL => mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_3896,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_4_3897
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_3894,
      I1 => mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_3896,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_41
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight6_ADDERTREE_INTERNAL_Madd14_3898
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight6_ADDERTREE_INTERNAL_Madd14_3898,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_3899
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_4_3897,
      IA => mR_weight6_ADDERTREE_INTERNAL_Madd14_3898,
      SEL => mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_3899,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_5_3900
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_4_3897,
      I1 => mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_3899,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_51
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight6_ADDERTREE_INTERNAL_Madd15_3901
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight6_ADDERTREE_INTERNAL_Madd15_3901,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_3902
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_5_3900,
      IA => mR_weight6_ADDERTREE_INTERNAL_Madd15_3901,
      SEL => mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_3902,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_5_3900,
      I1 => mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_3902,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_61
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight6_ADDERTREE_INTERNAL_Madd16_3904
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight6_ADDERTREE_INTERNAL_Madd16_3904,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_3905
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_3905,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_71
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight6_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_1_3907
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_1_3907,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_1_3908
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_1_3907,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_13
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight6_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd31_3909
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight6_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mR_weight6_ADDERTREE_INTERNAL_Madd31_3909,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_2_3910
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_1_3908,
      IA => mR_weight6_ADDERTREE_INTERNAL_Madd31_3909,
      SEL => mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_2_3910,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_3911
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_1_3908,
      I1 => mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_2_3910,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_23
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight6_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd32_3912
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight6_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mR_weight6_ADDERTREE_INTERNAL_Madd32_3912,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_3_3913
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_3911,
      IA => mR_weight6_ADDERTREE_INTERNAL_Madd32_3912,
      SEL => mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_3_3913,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_3914
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_3911,
      I1 => mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_3_3913,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_33
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight6_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd33_3915
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight6_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mR_weight6_ADDERTREE_INTERNAL_Madd33_3915,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_4_3916
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_3914,
      IA => mR_weight6_ADDERTREE_INTERNAL_Madd33_3915,
      SEL => mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_4_3916,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_4_3917
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_3914,
      I1 => mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_4_3916,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_43
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight6_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd34_3918
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight6_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mR_weight6_ADDERTREE_INTERNAL_Madd34_3918,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_5_3919
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_4_3917,
      IA => mR_weight6_ADDERTREE_INTERNAL_Madd34_3918,
      SEL => mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_5_3919,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_5_3920
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_4_3917,
      I1 => mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_5_3919,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_53
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight6_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd35_3921
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight6_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mR_weight6_ADDERTREE_INTERNAL_Madd35_3921,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_6_3922
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_5_3920,
      IA => mR_weight6_ADDERTREE_INTERNAL_Madd35_3921,
      SEL => mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_6_3922,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_5_3920,
      I1 => mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_6_3922,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_63
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight6_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd36_3924
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight6_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mR_weight6_ADDERTREE_INTERNAL_Madd36_3924,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_7_3925
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mR_weight6_ADDERTREE_INTERNAL_Madd3_lut_0_7_3925,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_73
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight6_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy(0)
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_3941
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_0 : X_MUX2
    port map (
      IB => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_3941,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_1_3942
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_0 : X_XOR2
    port map (
      I0 => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy(0),
      I1 => mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_3941,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_11
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd11 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight7_ADDERTREE_INTERNAL_Madd11_3943
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight7_ADDERTREE_INTERNAL_Madd11_3943,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_3944
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_1 : X_MUX2
    port map (
      IB => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_1_3942,
      IA => mR_weight7_ADDERTREE_INTERNAL_Madd11_3943,
      SEL => mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_3944,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_3945
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_1 : X_XOR2
    port map (
      I0 => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_1_3942,
      I1 => mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_3944,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_21
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd12 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight7_ADDERTREE_INTERNAL_Madd12_3946
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight7_ADDERTREE_INTERNAL_Madd12_3946,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_3947
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_MUX2
    port map (
      IB => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_3945,
      IA => mR_weight7_ADDERTREE_INTERNAL_Madd12_3946,
      SEL => mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_3947,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_3948
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_2 : X_XOR2
    port map (
      I0 => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_3945,
      I1 => mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_3947,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_31
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd13 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight7_ADDERTREE_INTERNAL_Madd13_3949
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight7_ADDERTREE_INTERNAL_Madd13_3949,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_3950
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3 : X_MUX2
    port map (
      IB => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_3948,
      IA => mR_weight7_ADDERTREE_INTERNAL_Madd13_3949,
      SEL => mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_3950,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_4_3951
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_3 : X_XOR2
    port map (
      I0 => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_3948,
      I1 => mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_3950,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_41
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd14 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight7_ADDERTREE_INTERNAL_Madd14_3952
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight7_ADDERTREE_INTERNAL_Madd14_3952,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_3953
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_4 : X_MUX2
    port map (
      IB => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_4_3951,
      IA => mR_weight7_ADDERTREE_INTERNAL_Madd14_3952,
      SEL => mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_3953,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_5_3954
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_4 : X_XOR2
    port map (
      I0 => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_4_3951,
      I1 => mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_3953,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_51
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd15 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight7_ADDERTREE_INTERNAL_Madd15_3955
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight7_ADDERTREE_INTERNAL_Madd15_3955,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_3956
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_5 : X_MUX2
    port map (
      IB => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_5_3954,
      IA => mR_weight7_ADDERTREE_INTERNAL_Madd15_3955,
      SEL => mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_3956,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_6
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_5 : X_XOR2
    port map (
      I0 => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_5_3954,
      I1 => mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_3956,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_61
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd16 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight7_ADDERTREE_INTERNAL_Madd16_3958
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR3 => mR_weight7_ADDERTREE_INTERNAL_Madd16_3958,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_3959
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_XOR2
    port map (
      I0 => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_6,
      I1 => mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_3959,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_71
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd17 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd17_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy(0)
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight7_ADDERTREE_INTERNAL_Madd_11,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_1_3961
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_0 : X_MUX2
    port map (
      IB => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_1_3961,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_1_3962
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_0 : X_XOR2
    port map (
      I0 => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy(0),
      I1 => mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_1_3961,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_13
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd31 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight7_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd31_3963
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight7_ADDERTREE_INTERNAL_Madd_21,
      ADR3 => mR_weight7_ADDERTREE_INTERNAL_Madd31_3963,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_2_3964
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_1 : X_MUX2
    port map (
      IB => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_1_3962,
      IA => mR_weight7_ADDERTREE_INTERNAL_Madd31_3963,
      SEL => mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_2_3964,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_3965
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_1 : X_XOR2
    port map (
      I0 => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_1_3962,
      I1 => mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_2_3964,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_23
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd32 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight7_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd32_3966
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight7_ADDERTREE_INTERNAL_Madd_31,
      ADR3 => mR_weight7_ADDERTREE_INTERNAL_Madd32_3966,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_3_3967
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_MUX2
    port map (
      IB => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_3965,
      IA => mR_weight7_ADDERTREE_INTERNAL_Madd32_3966,
      SEL => mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_3_3967,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_3968
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_2 : X_XOR2
    port map (
      I0 => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_3965,
      I1 => mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_3_3967,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_33
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd33 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight7_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd33_3969
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight7_ADDERTREE_INTERNAL_Madd_41,
      ADR3 => mR_weight7_ADDERTREE_INTERNAL_Madd33_3969,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_4_3970
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3 : X_MUX2
    port map (
      IB => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_3968,
      IA => mR_weight7_ADDERTREE_INTERNAL_Madd33_3969,
      SEL => mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_4_3970,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_4_3971
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_3 : X_XOR2
    port map (
      I0 => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_3968,
      I1 => mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_4_3970,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_43
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd34 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight7_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd34_3972
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight7_ADDERTREE_INTERNAL_Madd_51,
      ADR3 => mR_weight7_ADDERTREE_INTERNAL_Madd34_3972,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_5_3973
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_4 : X_MUX2
    port map (
      IB => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_4_3971,
      IA => mR_weight7_ADDERTREE_INTERNAL_Madd34_3972,
      SEL => mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_5_3973,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_5_3974
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_4 : X_XOR2
    port map (
      I0 => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_4_3971,
      I1 => mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_5_3973,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_53
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd35 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight7_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd35_3975
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight7_ADDERTREE_INTERNAL_Madd_61,
      ADR3 => mR_weight7_ADDERTREE_INTERNAL_Madd35_3975,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_6_3976
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_5 : X_MUX2
    port map (
      IB => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_5_3974,
      IA => mR_weight7_ADDERTREE_INTERNAL_Madd35_3975,
      SEL => mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_6_3976,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_6
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_5 : X_XOR2
    port map (
      I0 => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_5_3974,
      I1 => mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_6_3976,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_63
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd36 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight7_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd36_3978
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight7_ADDERTREE_INTERNAL_Madd_71,
      ADR3 => mR_weight7_ADDERTREE_INTERNAL_Madd36_3978,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_7_3979
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_XOR2
    port map (
      I0 => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_6,
      I1 => mR_weight7_ADDERTREE_INTERNAL_Madd3_lut_0_7_3979,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_73
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd37 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR2 => mR_weight7_ADDERTREE_INTERNAL_Madd_71,
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd37_O_UNCONNECTED
    );
  mR_weightUpdateMod0_Madd_newWeight_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_Madd_newWeight_cy(6),
      I1 => mR_weightUpdateMod0_Madd_newWeight_lut(7),
      O => mR_newWeightTemp0(7)
    );
  mR_weightUpdateMod0_Madd_newWeight_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_Madd_newWeight_cy(5),
      I1 => mR_weightUpdateMod0_Madd_newWeight_lut(6),
      O => mR_newWeightTemp0(6)
    );
  mR_weightUpdateMod0_Madd_newWeight_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_Madd_newWeight_cy(5),
      IA => mR_weightIn0(6),
      SEL => mR_weightUpdateMod0_Madd_newWeight_lut(6),
      O => mR_weightUpdateMod0_Madd_newWeight_cy(6)
    );
  mR_weightUpdateMod0_Madd_newWeight_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_Madd_newWeight_cy(4),
      I1 => mR_weightUpdateMod0_Madd_newWeight_lut(5),
      O => mR_newWeightTemp0(5)
    );
  mR_weightUpdateMod0_Madd_newWeight_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_Madd_newWeight_cy(4),
      IA => mR_weightIn0(5),
      SEL => mR_weightUpdateMod0_Madd_newWeight_lut(5),
      O => mR_weightUpdateMod0_Madd_newWeight_cy(5)
    );
  mR_weightUpdateMod0_Madd_newWeight_xor_4_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_Madd_newWeight_cy(3),
      I1 => mR_weightUpdateMod0_Madd_newWeight_lut(4),
      O => mR_newWeightTemp0(4)
    );
  mR_weightUpdateMod0_Madd_newWeight_cy_4_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_Madd_newWeight_cy(3),
      IA => mR_weightIn0(4),
      SEL => mR_weightUpdateMod0_Madd_newWeight_lut(4),
      O => mR_weightUpdateMod0_Madd_newWeight_cy(4)
    );
  mR_weightUpdateMod0_Madd_newWeight_xor_3_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_Madd_newWeight_cy(2),
      I1 => mR_weightUpdateMod0_Madd_newWeight_lut(3),
      O => mR_newWeightTemp0(3)
    );
  mR_weightUpdateMod0_Madd_newWeight_cy_3_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_Madd_newWeight_cy(2),
      IA => mR_weightIn0(3),
      SEL => mR_weightUpdateMod0_Madd_newWeight_lut(3),
      O => mR_weightUpdateMod0_Madd_newWeight_cy(3)
    );
  mR_weightUpdateMod0_Madd_newWeight_xor_2_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_Madd_newWeight_cy(1),
      I1 => mR_weightUpdateMod0_Madd_newWeight_lut(2),
      O => mR_newWeightTemp0(2)
    );
  mR_weightUpdateMod0_Madd_newWeight_cy_2_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_Madd_newWeight_cy(1),
      IA => mR_weightIn0(2),
      SEL => mR_weightUpdateMod0_Madd_newWeight_lut(2),
      O => mR_weightUpdateMod0_Madd_newWeight_cy(2)
    );
  mR_weightUpdateMod0_Madd_newWeight_xor_1_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_Madd_newWeight_cy(0),
      I1 => mR_weightUpdateMod0_Madd_newWeight_lut(1),
      O => mR_newWeightTemp0(1)
    );
  mR_weightUpdateMod0_Madd_newWeight_cy_1_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_Madd_newWeight_cy(0),
      IA => mR_weightIn0(1),
      SEL => mR_weightUpdateMod0_Madd_newWeight_lut(1),
      O => mR_weightUpdateMod0_Madd_newWeight_cy(1)
    );
  mR_weightUpdateMod0_Madd_newWeight_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weightUpdateMod0_Madd_newWeight_lut(0),
      O => mR_newWeightTemp0(0)
    );
  mR_weightUpdateMod0_Madd_newWeight_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mR_weightIn0(0),
      SEL => mR_weightUpdateMod0_Madd_newWeight_lut(0),
      O => mR_weightUpdateMod0_Madd_newWeight_cy(0)
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_0_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightIn0(0),
      ADR1 => mR_weightUpdateMod0_fullProd(0),
      O => mR_weightUpdateMod0_Madd_newWeight_lut(0)
    );
  mR_weightUpdateMod1_Madd_newWeight_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_Madd_newWeight_cy(6),
      I1 => mR_weightUpdateMod1_Madd_newWeight_lut(7),
      O => mR_newWeightTemp1(7)
    );
  mR_weightUpdateMod1_Madd_newWeight_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_Madd_newWeight_cy(5),
      I1 => mR_weightUpdateMod1_Madd_newWeight_lut(6),
      O => mR_newWeightTemp1(6)
    );
  mR_weightUpdateMod1_Madd_newWeight_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_Madd_newWeight_cy(5),
      IA => mR_weightIn1(6),
      SEL => mR_weightUpdateMod1_Madd_newWeight_lut(6),
      O => mR_weightUpdateMod1_Madd_newWeight_cy(6)
    );
  mR_weightUpdateMod1_Madd_newWeight_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_Madd_newWeight_cy(4),
      I1 => mR_weightUpdateMod1_Madd_newWeight_lut(5),
      O => mR_newWeightTemp1(5)
    );
  mR_weightUpdateMod1_Madd_newWeight_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_Madd_newWeight_cy(4),
      IA => mR_weightIn1(5),
      SEL => mR_weightUpdateMod1_Madd_newWeight_lut(5),
      O => mR_weightUpdateMod1_Madd_newWeight_cy(5)
    );
  mR_weightUpdateMod1_Madd_newWeight_xor_4_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_Madd_newWeight_cy(3),
      I1 => mR_weightUpdateMod1_Madd_newWeight_lut(4),
      O => mR_newWeightTemp1(4)
    );
  mR_weightUpdateMod1_Madd_newWeight_cy_4_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_Madd_newWeight_cy(3),
      IA => mR_weightIn1(4),
      SEL => mR_weightUpdateMod1_Madd_newWeight_lut(4),
      O => mR_weightUpdateMod1_Madd_newWeight_cy(4)
    );
  mR_weightUpdateMod1_Madd_newWeight_xor_3_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_Madd_newWeight_cy(2),
      I1 => mR_weightUpdateMod1_Madd_newWeight_lut(3),
      O => mR_newWeightTemp1(3)
    );
  mR_weightUpdateMod1_Madd_newWeight_cy_3_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_Madd_newWeight_cy(2),
      IA => mR_weightIn1(3),
      SEL => mR_weightUpdateMod1_Madd_newWeight_lut(3),
      O => mR_weightUpdateMod1_Madd_newWeight_cy(3)
    );
  mR_weightUpdateMod1_Madd_newWeight_xor_2_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_Madd_newWeight_cy(1),
      I1 => mR_weightUpdateMod1_Madd_newWeight_lut(2),
      O => mR_newWeightTemp1(2)
    );
  mR_weightUpdateMod1_Madd_newWeight_cy_2_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_Madd_newWeight_cy(1),
      IA => mR_weightIn1(2),
      SEL => mR_weightUpdateMod1_Madd_newWeight_lut(2),
      O => mR_weightUpdateMod1_Madd_newWeight_cy(2)
    );
  mR_weightUpdateMod1_Madd_newWeight_xor_1_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_Madd_newWeight_cy(0),
      I1 => mR_weightUpdateMod1_Madd_newWeight_lut(1),
      O => mR_newWeightTemp1(1)
    );
  mR_weightUpdateMod1_Madd_newWeight_cy_1_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_Madd_newWeight_cy(0),
      IA => mR_weightIn1(1),
      SEL => mR_weightUpdateMod1_Madd_newWeight_lut(1),
      O => mR_weightUpdateMod1_Madd_newWeight_cy(1)
    );
  mR_weightUpdateMod1_Madd_newWeight_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weightUpdateMod1_Madd_newWeight_lut(0),
      O => mR_newWeightTemp1(0)
    );
  mR_weightUpdateMod1_Madd_newWeight_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mR_weightIn1(0),
      SEL => mR_weightUpdateMod1_Madd_newWeight_lut(0),
      O => mR_weightUpdateMod1_Madd_newWeight_cy(0)
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_0_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightIn1(0),
      ADR1 => mR_weightUpdateMod1_fullProd(0),
      O => mR_weightUpdateMod1_Madd_newWeight_lut(0)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(10),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(11),
      O => mR_weightUpdateMod0_multAll_multRes(11)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_10_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(9),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(10),
      O => mR_weightUpdateMod0_multAll_multRes(10)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(9),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_106,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(10),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(10)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_9_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(8),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(9),
      O => mR_weightUpdateMod0_multAll_multRes(9)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_9_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(8),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_96,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(9),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(9)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(7),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(8),
      O => mR_weightUpdateMod0_multAll_multRes(8)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_8_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(7),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_86,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(8),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(8)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(6),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(7),
      O => mR_weightUpdateMod0_multAll_multRes(7)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(6),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_76,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(7),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(7)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(5),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(6),
      O => mR_weightUpdateMod0_multAll_multRes(6)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(5),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_66,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(6),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(6)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(4),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(5),
      O => mR_weightUpdateMod0_multAll_multRes(5)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(4),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_56,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(5),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(5)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_4_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(3),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(4),
      O => mR_weightUpdateMod0_fullProd(0)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_4_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(3),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(4),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(4)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_3_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(3),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy(3)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(10),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(11),
      O => mR_weightUpdateMod1_multAll_multRes(11)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_10_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(9),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(10),
      O => mR_weightUpdateMod1_multAll_multRes(10)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(9),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_106,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(10),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(10)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_9_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(8),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(9),
      O => mR_weightUpdateMod1_multAll_multRes(9)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_9_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(8),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_96,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(9),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(9)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(7),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(8),
      O => mR_weightUpdateMod1_multAll_multRes(8)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_8_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(7),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_86,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(8),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(8)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(6),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(7),
      O => mR_weightUpdateMod1_multAll_multRes(7)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(6),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_76,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(7),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(7)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(5),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(6),
      O => mR_weightUpdateMod1_multAll_multRes(6)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(5),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_66,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(6),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(6)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(4),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(5),
      O => mR_weightUpdateMod1_multAll_multRes(5)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(4),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_56,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(5),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(5)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_4_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(3),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(4),
      O => mR_weightUpdateMod1_fullProd(0)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_4_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(3),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(4),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(4)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_3_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(3),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(10),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(11),
      O => mR_weightUpdateMod0_multR_multRes(11)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_10_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(9),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_10_rt_4936,
      O => mR_weightUpdateMod0_multR_multRes(10)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_10_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(9),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(10),
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_10_rt_4936,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(10)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_9_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(8),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_9_rt_4937,
      O => mR_weightUpdateMod0_multR_multRes(9)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_9_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(8),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(9),
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_9_rt_4937,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(9)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(7),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_rt_4938,
      O => mR_weightUpdateMod0_multR_multRes(8)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(7),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(8),
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_rt_4938,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(8)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(6),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_7_rt_4939,
      O => mR_weightUpdateMod0_multR_multRes(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(6),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(7),
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_7_rt_4939,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(5),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_6_rt_4940,
      O => mR_weightUpdateMod0_multR_multRes(6)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(5),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(6),
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_6_rt_4940,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(6)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(4),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_5_rt_4941,
      O => mR_weightUpdateMod0_multR_multRes(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(4),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(5),
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_5_rt_4941,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_4_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(3),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_rt_4942,
      O => mR_weightUpdateMod0_multR_multRes(4)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(3),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(4),
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_rt_4942,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(4)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_3_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(2),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_36,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(3),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_2_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(1),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_26,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(2),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(2)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_1_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_116,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(1),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy(1)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(10),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(11),
      O => mR_weightUpdateMod1_multR_multRes(11)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_10_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(9),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_10_rt_4943,
      O => mR_weightUpdateMod1_multR_multRes(10)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_10_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(9),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(10),
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_10_rt_4943,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(10)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_9_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(8),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_9_rt_4944,
      O => mR_weightUpdateMod1_multR_multRes(9)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_9_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(8),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(9),
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_9_rt_4944,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(9)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(7),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_rt_4945,
      O => mR_weightUpdateMod1_multR_multRes(8)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(7),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(8),
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_rt_4945,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(8)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(6),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_7_rt_4946,
      O => mR_weightUpdateMod1_multR_multRes(7)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(6),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(7),
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_7_rt_4946,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(7)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(5),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_6_rt_4947,
      O => mR_weightUpdateMod1_multR_multRes(6)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(5),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(6),
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_6_rt_4947,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(6)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(4),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_5_rt_4948,
      O => mR_weightUpdateMod1_multR_multRes(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(4),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(5),
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_5_rt_4948,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_4_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(3),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_rt_4949,
      O => mR_weightUpdateMod1_multR_multRes(4)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(3),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(4),
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_rt_4949,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(4)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_3_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(2),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_36,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(3),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(3)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_2_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(1),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_26,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(2),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(2)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_1_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_116,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(1),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy(1)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(10),
      I1 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(11),
      O => mR_weightUpdateMod0_multL_multRes(11)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_10_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(9),
      I1 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_10_rt_4950,
      O => mR_weightUpdateMod0_multL_multRes(10)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_10_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(9),
      IA => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(10),
      SEL => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_10_rt_4950,
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(10)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_9_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(8),
      I1 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_rt_4951,
      O => mR_weightUpdateMod0_multL_multRes(9)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(8),
      IA => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(9),
      SEL => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_rt_4951,
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(9)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(7),
      I1 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_8_rt_4952,
      O => mR_weightUpdateMod0_multL_multRes(8)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_8_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(7),
      IA => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(8),
      SEL => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_8_rt_4952,
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(8)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(6),
      I1 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_7_rt_4953,
      O => mR_weightUpdateMod0_multL_multRes(7)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(6),
      IA => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(7),
      SEL => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_7_rt_4953,
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(7)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_6_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_6_rt_4954,
      O => mR_weightUpdateMod0_multL_multRes(6)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_6_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(6),
      SEL => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_6_rt_4954,
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(6)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(10),
      I1 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(11),
      O => mR_weightUpdateMod1_multL_multRes(11)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_10_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(9),
      I1 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_10_rt_4955,
      O => mR_weightUpdateMod1_multL_multRes(10)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_10_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(9),
      IA => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(10),
      SEL => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_10_rt_4955,
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(10)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_9_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(8),
      I1 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_rt_4956,
      O => mR_weightUpdateMod1_multL_multRes(9)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(8),
      IA => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(9),
      SEL => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_rt_4956,
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(9)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(7),
      I1 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_8_rt_4957,
      O => mR_weightUpdateMod1_multL_multRes(8)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_8_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(7),
      IA => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(8),
      SEL => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_8_rt_4957,
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(8)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(6),
      I1 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_7_rt_4958,
      O => mR_weightUpdateMod1_multL_multRes(7)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(6),
      IA => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(7),
      SEL => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_7_rt_4958,
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(7)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_6_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_6_rt_4959,
      O => mR_weightUpdateMod1_multL_multRes(6)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_6_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(6),
      SEL => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_6_rt_4959,
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(6)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(10),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(11),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_11_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_115,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_114,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(11)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_10_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(9),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(10),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_106
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_10_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(9),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_104,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(10),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(10)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_10_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_105,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_104,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(10)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_9_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(8),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(9),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_96
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_9_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(8),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_94,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(9),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(9)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_9_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_95,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_94,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(7),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(8),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_86
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(7),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_84,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(8),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(8)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_8_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_85,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_84,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(8)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(6),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(7),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_76
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(6),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_74,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(7),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(7)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_7_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_75,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_74,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(7)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(5),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(6),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_66
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(5),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_64,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(6),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(6)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_6_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_65,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_64,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(6)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_5_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(5),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_56
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_5_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_54,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(5),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(5)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_51,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_54,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(4),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(3),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(10),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(11),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_11_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_115,
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_114,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(11)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_10_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(9),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(10),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_106
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_10_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(9),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_104,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(10),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(10)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_10_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_105,
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_104,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(10)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_9_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(8),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(9),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_96
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_9_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(8),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_94,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(9),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(9)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_9_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_95,
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_94,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(7),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(8),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_86
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(7),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_84,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(8),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(8)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_8_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_85,
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_84,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(8)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(6),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(7),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_76
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(6),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_74,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(7),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(7)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_7_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_75,
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_74,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(7)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(5),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(6),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_66
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(5),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_64,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(6),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(6)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_6_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_65,
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_64,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(6)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_5_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(5),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_56
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_5_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_54,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(5),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(5)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_51,
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_54,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(4),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(3),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(10),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(11),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(11)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_11_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_115,
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_114,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(11)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_10_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(9),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(10),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(10)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_10_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(9),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_104,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(10),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(10)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_10_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_105,
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_104,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(10)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_9_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(8),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(9),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(9)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_9_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(8),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_94,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(9),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(9)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_9_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_95,
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_94,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(9)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(7),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(8),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(8)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(7),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_84,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(8),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(8)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_8_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_85,
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_84,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(8)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(6),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(7),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(6),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_74,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(7),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_7_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_75,
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_74,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(5),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(6),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(6)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(5),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_64,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(6),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(6)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_6_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_65,
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_64,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(6)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(4),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(5),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(4),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_54,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(5),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_51,
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_54,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_4_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(3),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(4),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(4)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(3),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(4),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(4)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_3_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(2),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(3),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_36
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_3_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(2),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(3),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_2_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(1),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(2),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_26
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_2_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(1),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(2),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(2)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_1_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(1),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_116
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_1_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(1),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy(1)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(10),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(11),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(11)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_11_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_115,
      ADR1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_114,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(11)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_10_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(9),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(10),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(10)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_10_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(9),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_104,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(10),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(10)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_10_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_105,
      ADR1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_104,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(10)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_9_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(8),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(9),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(9)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_9_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(8),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_94,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(9),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(9)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_9_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_95,
      ADR1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_94,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(9)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(7),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(8),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(8)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(7),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_84,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(8),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(8)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_8_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_85,
      ADR1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_84,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(8)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(6),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(7),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(7)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(6),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_74,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(7),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(7)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_7_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_75,
      ADR1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_74,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(7)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(5),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(6),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(6)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(5),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_64,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(6),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(6)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_6_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_65,
      ADR1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_64,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(6)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(4),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(5),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(4),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_54,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(5),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_51,
      ADR1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_54,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_4_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(3),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(4),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(4)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(3),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(4),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(4)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_3_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(2),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(3),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_36
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_3_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(2),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(3),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(3)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_2_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(1),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(2),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_26
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_2_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(1),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(2),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(2)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_1_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(1),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_116
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_1_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(1),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy(1)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(10),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(11)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_10_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(9),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(10)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_10_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(9),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(10)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_9_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(8),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(9)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(8),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(9)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(7),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(8)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_8_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(7),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(8)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(6),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(7)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(6),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(7)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_6_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut(6),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(6)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_6_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64,
      SEL => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut(6),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(6)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(10),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(11)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_10_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(9),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(10)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_10_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(9),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(10)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_9_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(8),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(9)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(8),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(9)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(7),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(8)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_8_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(7),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(8)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(6),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(7)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(6),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(7)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_6_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut(6),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(6)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_6_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mR_weightUpdateMod1_multL_Mmult_multRes_Madd_64,
      SEL => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut(6),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(6)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(7),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(8),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_115
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(6),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(7),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_105
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(6),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_101,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(7),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(7)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(5),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(6),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_95
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(5),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_91,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(6),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(6)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(4),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(5),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_85
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(4),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_81,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(5),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(5)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_8,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_81,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(5)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_4_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(3),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(4),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_75
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_4_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(3),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_71,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(4),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(4)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_3_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(3),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_65
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_3_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_61,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(3),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(3)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(10),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_113,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_114
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_10_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(9),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(10),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_104
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(9),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_103,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(10),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(10)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_9_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(8),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(9),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_94
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_9_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(8),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_93,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(9),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(9)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(7),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(8),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_84
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_8_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(7),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_83,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(8),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(8)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_8_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_83,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_82,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(8)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(6),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(7),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_74
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(6),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_73,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(7),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(7)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(5),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(6),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_64
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(5),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_63,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(6),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(6)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(4),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(5),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_54
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(4),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_53,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(5),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(5)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_4_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(3),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_4_rt_4960,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_44
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_4_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(3),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(4),
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_4_rt_4960,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(4)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_3_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_3_rt_4961,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_34
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_3_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(3),
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_3_rt_4961,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy(3)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(7),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(8),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_115
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(6),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(7),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_105
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(6),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_101,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(7),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(7)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(5),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(6),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_95
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(5),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_91,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(6),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(6)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(4),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(5),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_85
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(4),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_81,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(5),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(5)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_8,
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_81,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(5)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_4_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(3),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(4),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_75
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_4_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(3),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_71,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(4),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(4)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_3_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(3),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_65
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_3_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_61,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(3),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(3)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(10),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_113,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_114
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_10_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(9),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(10),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_104
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(9),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_103,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(10),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(10)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_9_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(8),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(9),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_94
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_9_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(8),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_93,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(9),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(9)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(7),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(8),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_84
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_8_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(7),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_83,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(8),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(8)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_8_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_83,
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_82,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(8)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(6),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(7),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_74
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(6),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_73,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(7),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(7)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(5),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(6),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_64
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(5),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_63,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(6),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(6)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(4),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(5),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_54
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(4),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_53,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(5),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(5)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_4_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(3),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_4_rt_4962,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_44
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_4_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(3),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(4),
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_4_rt_4962,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(4)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_3_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_3_rt_4963,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_34
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_3_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(3),
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_3_rt_4963,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(7),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(8),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_115
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(6),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(7),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_105
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(6),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_101,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(7),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(5),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(6),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_95
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(5),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_91,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(6),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(6)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(4),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(5),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_85
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(4),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_81,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(5),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_4_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(3),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(4),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_75
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_4_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(3),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_71,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(4),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(4)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_3_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(3),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_65
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_3_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_61,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(3),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(10),
      I1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_114
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_10_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(9),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_rt_4964,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_104
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(9),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(10),
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_rt_4964,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(10)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_9_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(8),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_9_rt_4965,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_94
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_9_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(8),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(9),
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_9_rt_4965,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(9)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(7),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(8),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_84
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_8_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(7),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_83,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(8),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(8)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(6),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(7),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_74
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(6),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_73,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(7),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(5),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(6),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_64
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(5),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_63,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(6),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(6)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(4),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(5),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_54
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(4),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_53,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(5),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_4_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(3),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(4),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_44
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_4_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(3),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_43,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(4),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(4)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_3_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(3),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_34
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_3_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_33,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(3),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy(3)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(7),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(8),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_115
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(6),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(7),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_105
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(6),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_101,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(7),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(7)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(5),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(6),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_95
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(5),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_91,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(6),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(6)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(4),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(5),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_85
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(4),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_81,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(5),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_4_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(3),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(4),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_75
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_4_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(3),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_71,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(4),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(4)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_3_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(3),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_65
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_3_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_61,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(3),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(3)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(10),
      I1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_114
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_10_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(9),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_rt_4966,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_104
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(9),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(10),
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_rt_4966,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(10)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_9_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(8),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_9_rt_4967,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_94
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_9_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(8),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(9),
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_9_rt_4967,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(9)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(7),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(8),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_84
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_8_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(7),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_83,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(8),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(8)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(6),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(7),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_74
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(6),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_73,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(7),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(7)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(5),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(6),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_64
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(5),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_63,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(6),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(6)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(4),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(5),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_54
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(4),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_53,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(5),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_4_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(3),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(4),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_44
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_4_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(3),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_43,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(4),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(4)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_3_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(3),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_34
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_3_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_33,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(3),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy(3)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_rt_4973,
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_rt_4974,
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd_64
    );
  mR_ADDERTREE_INTERNAL_Madd18_xor_7_Q : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd18_cy(6),
      I1 => mR_ADDERTREE_INTERNAL_Madd18_lut(7),
      O => mR_ADDERTREE_INTERNAL_Madd_718
    );
  mR_ADDERTREE_INTERNAL_Madd18_lut_7_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weight6_ADDERTREE_INTERNAL_Madd_73,
      ADR1 => mR_weight7_ADDERTREE_INTERNAL_Madd_73,
      O => mR_ADDERTREE_INTERNAL_Madd18_lut(7)
    );
  mR_ADDERTREE_INTERNAL_Madd18_xor_6_Q : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd18_cy(5),
      I1 => mR_ADDERTREE_INTERNAL_Madd18_lut(6),
      O => mR_ADDERTREE_INTERNAL_Madd_618
    );
  mR_ADDERTREE_INTERNAL_Madd18_cy_6_Q : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd18_cy(5),
      IA => mR_weight6_ADDERTREE_INTERNAL_Madd_63,
      SEL => mR_ADDERTREE_INTERNAL_Madd18_lut(6),
      O => mR_ADDERTREE_INTERNAL_Madd18_cy(6)
    );
  mR_ADDERTREE_INTERNAL_Madd18_lut_6_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weight6_ADDERTREE_INTERNAL_Madd_63,
      ADR1 => mR_weight7_ADDERTREE_INTERNAL_Madd_63,
      O => mR_ADDERTREE_INTERNAL_Madd18_lut(6)
    );
  mR_ADDERTREE_INTERNAL_Madd18_xor_5_Q : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd18_cy(4),
      I1 => mR_ADDERTREE_INTERNAL_Madd18_lut(5),
      O => mR_ADDERTREE_INTERNAL_Madd_518
    );
  mR_ADDERTREE_INTERNAL_Madd18_cy_5_Q : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd18_cy(4),
      IA => mR_weight6_ADDERTREE_INTERNAL_Madd_53,
      SEL => mR_ADDERTREE_INTERNAL_Madd18_lut(5),
      O => mR_ADDERTREE_INTERNAL_Madd18_cy(5)
    );
  mR_ADDERTREE_INTERNAL_Madd18_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weight6_ADDERTREE_INTERNAL_Madd_53,
      ADR1 => mR_weight7_ADDERTREE_INTERNAL_Madd_53,
      O => mR_ADDERTREE_INTERNAL_Madd18_lut(5)
    );
  mR_ADDERTREE_INTERNAL_Madd18_xor_4_Q : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd18_cy(3),
      I1 => mR_ADDERTREE_INTERNAL_Madd18_lut(4),
      O => mR_ADDERTREE_INTERNAL_Madd_418
    );
  mR_ADDERTREE_INTERNAL_Madd18_cy_4_Q : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd18_cy(3),
      IA => mR_weight6_ADDERTREE_INTERNAL_Madd_43,
      SEL => mR_ADDERTREE_INTERNAL_Madd18_lut(4),
      O => mR_ADDERTREE_INTERNAL_Madd18_cy(4)
    );
  mR_ADDERTREE_INTERNAL_Madd18_lut_4_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weight6_ADDERTREE_INTERNAL_Madd_43,
      ADR1 => mR_weight7_ADDERTREE_INTERNAL_Madd_43,
      O => mR_ADDERTREE_INTERNAL_Madd18_lut(4)
    );
  mR_ADDERTREE_INTERNAL_Madd18_xor_3_Q : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd18_cy(2),
      I1 => mR_ADDERTREE_INTERNAL_Madd18_lut(3),
      O => mR_ADDERTREE_INTERNAL_Madd_318
    );
  mR_ADDERTREE_INTERNAL_Madd18_cy_3_Q : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd18_cy(2),
      IA => mR_weight6_ADDERTREE_INTERNAL_Madd_33,
      SEL => mR_ADDERTREE_INTERNAL_Madd18_lut(3),
      O => mR_ADDERTREE_INTERNAL_Madd18_cy(3)
    );
  mR_ADDERTREE_INTERNAL_Madd18_lut_3_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weight6_ADDERTREE_INTERNAL_Madd_33,
      ADR1 => mR_weight7_ADDERTREE_INTERNAL_Madd_33,
      O => mR_ADDERTREE_INTERNAL_Madd18_lut(3)
    );
  mR_ADDERTREE_INTERNAL_Madd18_xor_2_Q : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd18_cy(1),
      I1 => mR_ADDERTREE_INTERNAL_Madd18_lut(2),
      O => mR_ADDERTREE_INTERNAL_Madd_218
    );
  mR_ADDERTREE_INTERNAL_Madd18_cy_2_Q : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd18_cy(1),
      IA => mR_weight6_ADDERTREE_INTERNAL_Madd_23,
      SEL => mR_ADDERTREE_INTERNAL_Madd18_lut(2),
      O => mR_ADDERTREE_INTERNAL_Madd18_cy(2)
    );
  mR_ADDERTREE_INTERNAL_Madd18_lut_2_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weight6_ADDERTREE_INTERNAL_Madd_23,
      ADR1 => mR_weight7_ADDERTREE_INTERNAL_Madd_23,
      O => mR_ADDERTREE_INTERNAL_Madd18_lut(2)
    );
  mR_ADDERTREE_INTERNAL_Madd18_xor_1_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_ADDERTREE_INTERNAL_Madd18_lut(1),
      O => mR_ADDERTREE_INTERNAL_Madd_118
    );
  mR_ADDERTREE_INTERNAL_Madd18_cy_1_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mR_weight6_ADDERTREE_INTERNAL_Madd_13,
      SEL => mR_ADDERTREE_INTERNAL_Madd18_lut(1),
      O => mR_ADDERTREE_INTERNAL_Madd18_cy(1)
    );
  mR_ADDERTREE_INTERNAL_Madd18_lut_1_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weight6_ADDERTREE_INTERNAL_Madd_13,
      ADR1 => mR_weight7_ADDERTREE_INTERNAL_Madd_13,
      O => mR_ADDERTREE_INTERNAL_Madd18_lut(1)
    );
  mR_ADDERTREE_INTERNAL_Madd15_xor_7_Q : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd15_cy(6),
      I1 => mR_ADDERTREE_INTERNAL_Madd15_lut(7),
      O => mR_ADDERTREE_INTERNAL_Madd_715
    );
  mR_ADDERTREE_INTERNAL_Madd15_lut_7_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weight2_ADDERTREE_INTERNAL_Madd_73,
      ADR1 => mR_weight3_ADDERTREE_INTERNAL_Madd_73,
      O => mR_ADDERTREE_INTERNAL_Madd15_lut(7)
    );
  mR_ADDERTREE_INTERNAL_Madd15_xor_6_Q : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd15_cy(5),
      I1 => mR_ADDERTREE_INTERNAL_Madd15_lut(6),
      O => mR_ADDERTREE_INTERNAL_Madd_615
    );
  mR_ADDERTREE_INTERNAL_Madd15_cy_6_Q : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd15_cy(5),
      IA => mR_weight2_ADDERTREE_INTERNAL_Madd_63,
      SEL => mR_ADDERTREE_INTERNAL_Madd15_lut(6),
      O => mR_ADDERTREE_INTERNAL_Madd15_cy(6)
    );
  mR_ADDERTREE_INTERNAL_Madd15_lut_6_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weight2_ADDERTREE_INTERNAL_Madd_63,
      ADR1 => mR_weight3_ADDERTREE_INTERNAL_Madd_63,
      O => mR_ADDERTREE_INTERNAL_Madd15_lut(6)
    );
  mR_ADDERTREE_INTERNAL_Madd15_xor_5_Q : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd15_cy(4),
      I1 => mR_ADDERTREE_INTERNAL_Madd15_lut(5),
      O => mR_ADDERTREE_INTERNAL_Madd_515
    );
  mR_ADDERTREE_INTERNAL_Madd15_cy_5_Q : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd15_cy(4),
      IA => mR_weight2_ADDERTREE_INTERNAL_Madd_53,
      SEL => mR_ADDERTREE_INTERNAL_Madd15_lut(5),
      O => mR_ADDERTREE_INTERNAL_Madd15_cy(5)
    );
  mR_ADDERTREE_INTERNAL_Madd15_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weight2_ADDERTREE_INTERNAL_Madd_53,
      ADR1 => mR_weight3_ADDERTREE_INTERNAL_Madd_53,
      O => mR_ADDERTREE_INTERNAL_Madd15_lut(5)
    );
  mR_ADDERTREE_INTERNAL_Madd15_xor_4_Q : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd15_cy(3),
      I1 => mR_ADDERTREE_INTERNAL_Madd15_lut(4),
      O => mR_ADDERTREE_INTERNAL_Madd_415
    );
  mR_ADDERTREE_INTERNAL_Madd15_cy_4_Q : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd15_cy(3),
      IA => mR_weight2_ADDERTREE_INTERNAL_Madd_43,
      SEL => mR_ADDERTREE_INTERNAL_Madd15_lut(4),
      O => mR_ADDERTREE_INTERNAL_Madd15_cy(4)
    );
  mR_ADDERTREE_INTERNAL_Madd15_lut_4_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weight2_ADDERTREE_INTERNAL_Madd_43,
      ADR1 => mR_weight3_ADDERTREE_INTERNAL_Madd_43,
      O => mR_ADDERTREE_INTERNAL_Madd15_lut(4)
    );
  mR_ADDERTREE_INTERNAL_Madd15_xor_3_Q : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd15_cy(2),
      I1 => mR_ADDERTREE_INTERNAL_Madd15_lut(3),
      O => mR_ADDERTREE_INTERNAL_Madd_315
    );
  mR_ADDERTREE_INTERNAL_Madd15_cy_3_Q : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd15_cy(2),
      IA => mR_weight2_ADDERTREE_INTERNAL_Madd_33,
      SEL => mR_ADDERTREE_INTERNAL_Madd15_lut(3),
      O => mR_ADDERTREE_INTERNAL_Madd15_cy(3)
    );
  mR_ADDERTREE_INTERNAL_Madd15_lut_3_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weight2_ADDERTREE_INTERNAL_Madd_33,
      ADR1 => mR_weight3_ADDERTREE_INTERNAL_Madd_33,
      O => mR_ADDERTREE_INTERNAL_Madd15_lut(3)
    );
  mR_ADDERTREE_INTERNAL_Madd15_xor_2_Q : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd15_cy(1),
      I1 => mR_ADDERTREE_INTERNAL_Madd15_lut(2),
      O => mR_ADDERTREE_INTERNAL_Madd_215
    );
  mR_ADDERTREE_INTERNAL_Madd15_cy_2_Q : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd15_cy(1),
      IA => mR_weight2_ADDERTREE_INTERNAL_Madd_23,
      SEL => mR_ADDERTREE_INTERNAL_Madd15_lut(2),
      O => mR_ADDERTREE_INTERNAL_Madd15_cy(2)
    );
  mR_ADDERTREE_INTERNAL_Madd15_lut_2_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weight2_ADDERTREE_INTERNAL_Madd_23,
      ADR1 => mR_weight3_ADDERTREE_INTERNAL_Madd_23,
      O => mR_ADDERTREE_INTERNAL_Madd15_lut(2)
    );
  mR_ADDERTREE_INTERNAL_Madd15_xor_1_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_ADDERTREE_INTERNAL_Madd15_lut(1),
      O => mR_ADDERTREE_INTERNAL_Madd_115
    );
  mR_ADDERTREE_INTERNAL_Madd15_cy_1_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mR_weight2_ADDERTREE_INTERNAL_Madd_13,
      SEL => mR_ADDERTREE_INTERNAL_Madd15_lut(1),
      O => mR_ADDERTREE_INTERNAL_Madd15_cy(1)
    );
  mR_ADDERTREE_INTERNAL_Madd15_lut_1_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_weight2_ADDERTREE_INTERNAL_Madd_13,
      ADR1 => mR_weight3_ADDERTREE_INTERNAL_Madd_13,
      O => mR_ADDERTREE_INTERNAL_Madd15_lut(1)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_Q_4343,
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_Q,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_113
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_10_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_9_Q_4346,
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q_4344,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_103
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_9_Q_4346,
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1_4345,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q_4344,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_Q_4343
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_9_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_8_Q_4349,
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q_4347,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_93
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_9_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_8_Q_4349,
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1_4348,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q_4347,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_9_Q_4346
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_7_Q_4352,
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q_4350,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_83
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_8_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_7_Q_4352,
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1_4351,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q_4350,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_8_Q_4349
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_7_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q_4353,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_73
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_7_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1_4354,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q_4353,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_7_Q_4352
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_5_Q_4355,
      I1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_63
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_4_Q_4358,
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q_4356,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_53
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_4_Q_4358,
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q_4356,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_5_Q_4355
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_4_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q_4359,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(4)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_4_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_4360,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q_4359,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_4_Q_4358
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q_4361,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(3)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(7),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(6),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_101
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(6),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(7)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(5),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_91
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(5),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(6)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(4),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_81
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(4),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(5)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_4_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(3),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(4),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_71
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_4_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(3),
      IA => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1_4369,
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(4),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(4)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_3_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(2),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(3),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_61
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_3_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(2),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(3),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(3)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_2_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(2),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_51
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_2_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(2),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(2)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_Q_4374,
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_113
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_10_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_9_Q_4377,
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_4375,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_103
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_9_Q_4377,
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_4376,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_4375,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_Q_4374
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_9_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_8_Q_4380,
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_4378,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_93
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_9_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_8_Q_4380,
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_4379,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_4378,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_9_Q_4377
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_7_Q_4383,
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_4381,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_83
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_8_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_7_Q_4383,
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_4382,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_4381,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_8_Q_4380
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_7_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_4384,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_73
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_7_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_4385,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_4384,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_7_Q_4383
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_5_Q_4386,
      I1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_63
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_4_Q_4389,
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_4387,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_53
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_4_Q_4389,
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_4387,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_5_Q_4386
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_4_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_4390,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(4)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_4_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_4391,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_4390,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_4_Q_4389
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_4392,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(3)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(7),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(6),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_101
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(6),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(7)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(5),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_91
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(5),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(6)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(4),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_81
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(4),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(5)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_4_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(3),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(4),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_71
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_4_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(3),
      IA => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_4399,
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(4),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(4)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_3_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(2),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(3),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_61
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_3_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(2),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(3),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(3)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_2_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(2),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_51
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_2_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(2),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(2)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(7),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(6),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_101
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(6),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(5),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_91
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(5),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(6)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(4),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_81
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(4),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_4_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(3),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_4409,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_71
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_4_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(3),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_4409,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(4)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_3_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(2),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_61
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_3_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(2),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_2_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_4412,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_51
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_2_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_4412,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(2)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(9),
      I1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(10)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_9_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(8),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(9),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(9)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_9_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(8),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(9),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(9)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(7),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(8),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_83
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(7),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_4417,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(8),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(8)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(6),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(7),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_73
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(6),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_4420,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(7),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(5),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(6),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_63
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(5),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_4423,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(6),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(6)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(4),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(5),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_53
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(4),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_4426,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(5),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_4_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(3),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(4),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_43
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(3),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_4429,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(4),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(4)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_3_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(2),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(3),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_33
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_3_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(2),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_4432,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(3),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_2_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(1),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(2),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_23
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_2_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(1),
      IA => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_4435,
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(2),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(2)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_1_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_18
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_1_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy(1)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(9),
      I1 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(10)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_9_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(8),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(9),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(9)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_9_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(8),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(9),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(9)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(7),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(8),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_83
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(7),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_4441,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(8),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(8)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(6),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(7),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_73
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(6),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_4444,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(7),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(7)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(5),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(6),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_63
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(5),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_4447,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(6),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(6)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(4),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(5),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_53
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(4),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_4450,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(5),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_4_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(3),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(4),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_43
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(3),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_4453,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(4),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(4)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_3_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(2),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(3),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_33
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_3_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(2),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_4456,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(3),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(3)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_2_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(1),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(2),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_23
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_2_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(1),
      IA => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_4459,
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(2),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(2)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_1_Q : X_XOR2
    port map (
      I0 => t_weightUpdateMod0_multL_posIn1(3),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_18
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_1_Q : X_MUX2
    port map (
      IB => t_weightUpdateMod0_multL_posIn1(3),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy(1)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(7),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_7_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(6),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_101
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_7_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(6),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(7)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_6_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(5),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_91
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_6_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(5),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(6)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_5_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(4),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_81
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(4),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_4_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(3),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_4465,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_71
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_4_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(3),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_4465,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(4)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_3_Q : X_XOR2
    port map (
      I0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(2),
      I1 => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_61
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_3_Q : X_MUX2
    port map (
      IB => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(2),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => t_weightUpdateMod0_multL_posIn1(3),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(3)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_2_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_4468,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_51
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_2_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => t_weightUpdateMod0_multL_posIn1(3),
      SEL => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_4468,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(2)
    );
  mR_ADDERTREE_INTERNAL_Madd20_xor_7_Q : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd20_cy(6),
      I1 => mR_ADDERTREE_INTERNAL_Madd20_lut(7),
      O => mR_ADDERTREE_INTERNAL_Madd_720
    );
  mR_ADDERTREE_INTERNAL_Madd20_lut_7_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_719,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_716,
      O => mR_ADDERTREE_INTERNAL_Madd20_lut(7)
    );
  mR_ADDERTREE_INTERNAL_Madd20_xor_6_Q : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd20_cy(5),
      I1 => mR_ADDERTREE_INTERNAL_Madd20_lut(6),
      O => mR_ADDERTREE_INTERNAL_Madd_620
    );
  mR_ADDERTREE_INTERNAL_Madd20_cy_6_Q : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd20_cy(5),
      IA => mR_ADDERTREE_INTERNAL_Madd_616,
      SEL => mR_ADDERTREE_INTERNAL_Madd20_lut(6),
      O => mR_ADDERTREE_INTERNAL_Madd20_cy(6)
    );
  mR_ADDERTREE_INTERNAL_Madd20_lut_6_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_619,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_616,
      O => mR_ADDERTREE_INTERNAL_Madd20_lut(6)
    );
  mR_ADDERTREE_INTERNAL_Madd20_xor_5_Q : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd20_cy(4),
      I1 => mR_ADDERTREE_INTERNAL_Madd20_lut(5),
      O => mR_ADDERTREE_INTERNAL_Madd_520
    );
  mR_ADDERTREE_INTERNAL_Madd20_cy_5_Q : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd20_cy(4),
      IA => mR_ADDERTREE_INTERNAL_Madd_516,
      SEL => mR_ADDERTREE_INTERNAL_Madd20_lut(5),
      O => mR_ADDERTREE_INTERNAL_Madd20_cy(5)
    );
  mR_ADDERTREE_INTERNAL_Madd20_lut_5_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_519,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_516,
      O => mR_ADDERTREE_INTERNAL_Madd20_lut(5)
    );
  mR_ADDERTREE_INTERNAL_Madd20_xor_4_Q : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd20_cy(3),
      I1 => mR_ADDERTREE_INTERNAL_Madd20_lut(4),
      O => mR_ADDERTREE_INTERNAL_Madd_420
    );
  mR_ADDERTREE_INTERNAL_Madd20_cy_4_Q : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd20_cy(3),
      IA => mR_ADDERTREE_INTERNAL_Madd_416,
      SEL => mR_ADDERTREE_INTERNAL_Madd20_lut(4),
      O => mR_ADDERTREE_INTERNAL_Madd20_cy(4)
    );
  mR_ADDERTREE_INTERNAL_Madd20_lut_4_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_419,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_416,
      O => mR_ADDERTREE_INTERNAL_Madd20_lut(4)
    );
  mR_ADDERTREE_INTERNAL_Madd20_xor_3_Q : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd20_cy(2),
      I1 => mR_ADDERTREE_INTERNAL_Madd20_lut(3),
      O => mR_ADDERTREE_INTERNAL_Madd_320
    );
  mR_ADDERTREE_INTERNAL_Madd20_cy_3_Q : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd20_cy(2),
      IA => mR_ADDERTREE_INTERNAL_Madd_316,
      SEL => mR_ADDERTREE_INTERNAL_Madd20_lut(3),
      O => mR_ADDERTREE_INTERNAL_Madd20_cy(3)
    );
  mR_ADDERTREE_INTERNAL_Madd20_lut_3_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_319,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_316,
      O => mR_ADDERTREE_INTERNAL_Madd20_lut(3)
    );
  mR_ADDERTREE_INTERNAL_Madd20_xor_2_Q : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd20_cy(1),
      I1 => mR_ADDERTREE_INTERNAL_Madd20_lut(2),
      O => mR_ADDERTREE_INTERNAL_Madd_220
    );
  mR_ADDERTREE_INTERNAL_Madd20_cy_2_Q : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd20_cy(1),
      IA => mR_ADDERTREE_INTERNAL_Madd_216,
      SEL => mR_ADDERTREE_INTERNAL_Madd20_lut(2),
      O => mR_ADDERTREE_INTERNAL_Madd20_cy(2)
    );
  mR_ADDERTREE_INTERNAL_Madd20_lut_2_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_219,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_216,
      O => mR_ADDERTREE_INTERNAL_Madd20_lut(2)
    );
  mR_ADDERTREE_INTERNAL_Madd20_xor_1_Q : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd20_cy(0),
      I1 => mR_ADDERTREE_INTERNAL_Madd20_lut(1),
      O => mR_ADDERTREE_INTERNAL_Madd_120
    );
  mR_ADDERTREE_INTERNAL_Madd20_cy_1_Q : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd20_cy(0),
      IA => mR_ADDERTREE_INTERNAL_Madd_116,
      SEL => mR_ADDERTREE_INTERNAL_Madd20_lut(1),
      O => mR_ADDERTREE_INTERNAL_Madd20_cy(1)
    );
  mR_ADDERTREE_INTERNAL_Madd20_lut_1_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_119,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_116,
      O => mR_ADDERTREE_INTERNAL_Madd20_lut(1)
    );
  mR_ADDERTREE_INTERNAL_Madd20_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_ADDERTREE_INTERNAL_Madd20_cy_0_rt_4968,
      O => mR_ADDERTREE_INTERNAL_Madd_020
    );
  mR_ADDERTREE_INTERNAL_Madd20_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mR_ADDERTREE_INTERNAL_Madd20_lut(0),
      SEL => mR_ADDERTREE_INTERNAL_Madd20_cy_0_rt_4968,
      O => mR_ADDERTREE_INTERNAL_Madd20_cy(0)
    );
  mR_ADDERTREE_INTERNAL_Madd197 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weight4_ADDERTREE_INTERNAL_Madd_73,
      ADR1 => mR_weight5_ADDERTREE_INTERNAL_Madd_73,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_718,
      O => NLW_mR_ADDERTREE_INTERNAL_Madd197_O_UNCONNECTED
    );
  mR_ADDERTREE_INTERNAL_Madd19_xor_0_6 : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd19_cy_0_6,
      I1 => mR_ADDERTREE_INTERNAL_Madd19_lut_0_7_4648,
      O => mR_ADDERTREE_INTERNAL_Madd_719
    );
  mR_ADDERTREE_INTERNAL_Madd19_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weight4_ADDERTREE_INTERNAL_Madd_73,
      ADR1 => mR_weight5_ADDERTREE_INTERNAL_Madd_73,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_718,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd196_4649,
      O => mR_ADDERTREE_INTERNAL_Madd19_lut_0_7_4648
    );
  mR_ADDERTREE_INTERNAL_Madd196 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weight4_ADDERTREE_INTERNAL_Madd_63,
      ADR1 => mR_weight5_ADDERTREE_INTERNAL_Madd_63,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_618,
      O => mR_ADDERTREE_INTERNAL_Madd196_4649
    );
  mR_ADDERTREE_INTERNAL_Madd19_xor_0_5 : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd19_cy_0_5_4653,
      I1 => mR_ADDERTREE_INTERNAL_Madd19_lut_0_6_4651,
      O => mR_ADDERTREE_INTERNAL_Madd_619
    );
  mR_ADDERTREE_INTERNAL_Madd19_cy_0_5 : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd19_cy_0_5_4653,
      IA => mR_ADDERTREE_INTERNAL_Madd195_4652,
      SEL => mR_ADDERTREE_INTERNAL_Madd19_lut_0_6_4651,
      O => mR_ADDERTREE_INTERNAL_Madd19_cy_0_6
    );
  mR_ADDERTREE_INTERNAL_Madd19_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weight4_ADDERTREE_INTERNAL_Madd_63,
      ADR1 => mR_weight5_ADDERTREE_INTERNAL_Madd_63,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_618,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd195_4652,
      O => mR_ADDERTREE_INTERNAL_Madd19_lut_0_6_4651
    );
  mR_ADDERTREE_INTERNAL_Madd195 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weight4_ADDERTREE_INTERNAL_Madd_53,
      ADR1 => mR_weight5_ADDERTREE_INTERNAL_Madd_53,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_518,
      O => mR_ADDERTREE_INTERNAL_Madd195_4652
    );
  mR_ADDERTREE_INTERNAL_Madd19_xor_0_4 : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd19_cy_0_4_4656,
      I1 => mR_ADDERTREE_INTERNAL_Madd19_lut_0_5_4654,
      O => mR_ADDERTREE_INTERNAL_Madd_519
    );
  mR_ADDERTREE_INTERNAL_Madd19_cy_0_4 : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd19_cy_0_4_4656,
      IA => mR_ADDERTREE_INTERNAL_Madd194_4655,
      SEL => mR_ADDERTREE_INTERNAL_Madd19_lut_0_5_4654,
      O => mR_ADDERTREE_INTERNAL_Madd19_cy_0_5_4653
    );
  mR_ADDERTREE_INTERNAL_Madd19_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weight4_ADDERTREE_INTERNAL_Madd_53,
      ADR1 => mR_weight5_ADDERTREE_INTERNAL_Madd_53,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_518,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd194_4655,
      O => mR_ADDERTREE_INTERNAL_Madd19_lut_0_5_4654
    );
  mR_ADDERTREE_INTERNAL_Madd194 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weight4_ADDERTREE_INTERNAL_Madd_43,
      ADR1 => mR_weight5_ADDERTREE_INTERNAL_Madd_43,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_418,
      O => mR_ADDERTREE_INTERNAL_Madd194_4655
    );
  mR_ADDERTREE_INTERNAL_Madd19_xor_0_3 : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd19_cy_0_3_4659,
      I1 => mR_ADDERTREE_INTERNAL_Madd19_lut_0_4_4657,
      O => mR_ADDERTREE_INTERNAL_Madd_419
    );
  mR_ADDERTREE_INTERNAL_Madd19_cy_0_3 : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd19_cy_0_3_4659,
      IA => mR_ADDERTREE_INTERNAL_Madd193_4658,
      SEL => mR_ADDERTREE_INTERNAL_Madd19_lut_0_4_4657,
      O => mR_ADDERTREE_INTERNAL_Madd19_cy_0_4_4656
    );
  mR_ADDERTREE_INTERNAL_Madd19_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weight4_ADDERTREE_INTERNAL_Madd_43,
      ADR1 => mR_weight5_ADDERTREE_INTERNAL_Madd_43,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_418,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd193_4658,
      O => mR_ADDERTREE_INTERNAL_Madd19_lut_0_4_4657
    );
  mR_ADDERTREE_INTERNAL_Madd193 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weight4_ADDERTREE_INTERNAL_Madd_33,
      ADR1 => mR_weight5_ADDERTREE_INTERNAL_Madd_33,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_318,
      O => mR_ADDERTREE_INTERNAL_Madd193_4658
    );
  mR_ADDERTREE_INTERNAL_Madd19_xor_0_2 : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_4662,
      I1 => mR_ADDERTREE_INTERNAL_Madd19_lut_0_3_4660,
      O => mR_ADDERTREE_INTERNAL_Madd_319
    );
  mR_ADDERTREE_INTERNAL_Madd19_cy_0_2 : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_4662,
      IA => mR_ADDERTREE_INTERNAL_Madd192_4661,
      SEL => mR_ADDERTREE_INTERNAL_Madd19_lut_0_3_4660,
      O => mR_ADDERTREE_INTERNAL_Madd19_cy_0_3_4659
    );
  mR_ADDERTREE_INTERNAL_Madd19_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weight4_ADDERTREE_INTERNAL_Madd_33,
      ADR1 => mR_weight5_ADDERTREE_INTERNAL_Madd_33,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_318,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd192_4661,
      O => mR_ADDERTREE_INTERNAL_Madd19_lut_0_3_4660
    );
  mR_ADDERTREE_INTERNAL_Madd192 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weight4_ADDERTREE_INTERNAL_Madd_23,
      ADR1 => mR_weight5_ADDERTREE_INTERNAL_Madd_23,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_218,
      O => mR_ADDERTREE_INTERNAL_Madd192_4661
    );
  mR_ADDERTREE_INTERNAL_Madd19_xor_0_1 : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd19_cy_0_1_4665,
      I1 => mR_ADDERTREE_INTERNAL_Madd19_lut_0_2_4663,
      O => mR_ADDERTREE_INTERNAL_Madd_219
    );
  mR_ADDERTREE_INTERNAL_Madd19_cy_0_1 : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd19_cy_0_1_4665,
      IA => mR_ADDERTREE_INTERNAL_Madd191_4664,
      SEL => mR_ADDERTREE_INTERNAL_Madd19_lut_0_2_4663,
      O => mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_4662
    );
  mR_ADDERTREE_INTERNAL_Madd19_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weight4_ADDERTREE_INTERNAL_Madd_23,
      ADR1 => mR_weight5_ADDERTREE_INTERNAL_Madd_23,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_218,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd191_4664,
      O => mR_ADDERTREE_INTERNAL_Madd19_lut_0_2_4663
    );
  mR_ADDERTREE_INTERNAL_Madd191 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weight4_ADDERTREE_INTERNAL_Madd_13,
      ADR1 => mR_weight5_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_118,
      O => mR_ADDERTREE_INTERNAL_Madd191_4664
    );
  mR_ADDERTREE_INTERNAL_Madd19_xor_0_0 : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd19_cy(0),
      I1 => mR_ADDERTREE_INTERNAL_Madd19_lut_0_1_4666,
      O => mR_ADDERTREE_INTERNAL_Madd_119
    );
  mR_ADDERTREE_INTERNAL_Madd19_cy_0_0 : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd19_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_ADDERTREE_INTERNAL_Madd19_lut_0_1_4666,
      O => mR_ADDERTREE_INTERNAL_Madd19_cy_0_1_4665
    );
  mR_ADDERTREE_INTERNAL_Madd19_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weight4_ADDERTREE_INTERNAL_Madd_13,
      ADR1 => mR_weight5_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_118,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_ADDERTREE_INTERNAL_Madd19_lut_0_1_4666
    );
  mR_ADDERTREE_INTERNAL_Madd19_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      O => mR_ADDERTREE_INTERNAL_Madd19_cy(0)
    );
  mR_ADDERTREE_INTERNAL_Madd167 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weightOut0(7),
      ADR1 => mR_weightOut1(7),
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_715,
      O => NLW_mR_ADDERTREE_INTERNAL_Madd167_O_UNCONNECTED
    );
  mR_ADDERTREE_INTERNAL_Madd16_xor_0_6 : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd16_cy_0_6,
      I1 => mR_ADDERTREE_INTERNAL_Madd16_lut_0_7_4668,
      O => mR_ADDERTREE_INTERNAL_Madd_716
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_7 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weightOut0(7),
      ADR1 => mR_weightOut1(7),
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_715,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd166_4669,
      O => mR_ADDERTREE_INTERNAL_Madd16_lut_0_7_4668
    );
  mR_ADDERTREE_INTERNAL_Madd166 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weightOut0(6),
      ADR1 => mR_weightOut1(6),
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_615,
      O => mR_ADDERTREE_INTERNAL_Madd166_4669
    );
  mR_ADDERTREE_INTERNAL_Madd16_xor_0_5 : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd16_cy_0_5_4673,
      I1 => mR_ADDERTREE_INTERNAL_Madd16_lut_0_6_4671,
      O => mR_ADDERTREE_INTERNAL_Madd_616
    );
  mR_ADDERTREE_INTERNAL_Madd16_cy_0_5 : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd16_cy_0_5_4673,
      IA => mR_ADDERTREE_INTERNAL_Madd165_4672,
      SEL => mR_ADDERTREE_INTERNAL_Madd16_lut_0_6_4671,
      O => mR_ADDERTREE_INTERNAL_Madd16_cy_0_6
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_6 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weightOut0(6),
      ADR1 => mR_weightOut1(6),
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_615,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd165_4672,
      O => mR_ADDERTREE_INTERNAL_Madd16_lut_0_6_4671
    );
  mR_ADDERTREE_INTERNAL_Madd165 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weightOut0(5),
      ADR1 => mR_weightOut1(5),
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_515,
      O => mR_ADDERTREE_INTERNAL_Madd165_4672
    );
  mR_ADDERTREE_INTERNAL_Madd16_xor_0_4 : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd16_cy_0_4_4676,
      I1 => mR_ADDERTREE_INTERNAL_Madd16_lut_0_5_4674,
      O => mR_ADDERTREE_INTERNAL_Madd_516
    );
  mR_ADDERTREE_INTERNAL_Madd16_cy_0_4 : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd16_cy_0_4_4676,
      IA => mR_ADDERTREE_INTERNAL_Madd164_4675,
      SEL => mR_ADDERTREE_INTERNAL_Madd16_lut_0_5_4674,
      O => mR_ADDERTREE_INTERNAL_Madd16_cy_0_5_4673
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_5 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weightOut0(5),
      ADR1 => mR_weightOut1(5),
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_515,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd164_4675,
      O => mR_ADDERTREE_INTERNAL_Madd16_lut_0_5_4674
    );
  mR_ADDERTREE_INTERNAL_Madd164 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weightOut0(4),
      ADR1 => mR_weightOut1(4),
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_415,
      O => mR_ADDERTREE_INTERNAL_Madd164_4675
    );
  mR_ADDERTREE_INTERNAL_Madd16_xor_0_3 : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd16_cy_0_3_4679,
      I1 => mR_ADDERTREE_INTERNAL_Madd16_lut_0_4_4677,
      O => mR_ADDERTREE_INTERNAL_Madd_416
    );
  mR_ADDERTREE_INTERNAL_Madd16_cy_0_3 : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd16_cy_0_3_4679,
      IA => mR_ADDERTREE_INTERNAL_Madd163_4678,
      SEL => mR_ADDERTREE_INTERNAL_Madd16_lut_0_4_4677,
      O => mR_ADDERTREE_INTERNAL_Madd16_cy_0_4_4676
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_4 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weightOut0(4),
      ADR1 => mR_weightOut1(4),
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_415,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd163_4678,
      O => mR_ADDERTREE_INTERNAL_Madd16_lut_0_4_4677
    );
  mR_ADDERTREE_INTERNAL_Madd163 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weightOut0(3),
      ADR1 => mR_weightOut1(3),
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_315,
      O => mR_ADDERTREE_INTERNAL_Madd163_4678
    );
  mR_ADDERTREE_INTERNAL_Madd16_xor_0_2 : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_4682,
      I1 => mR_ADDERTREE_INTERNAL_Madd16_lut_0_3_4680,
      O => mR_ADDERTREE_INTERNAL_Madd_316
    );
  mR_ADDERTREE_INTERNAL_Madd16_cy_0_2 : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_4682,
      IA => mR_ADDERTREE_INTERNAL_Madd162_4681,
      SEL => mR_ADDERTREE_INTERNAL_Madd16_lut_0_3_4680,
      O => mR_ADDERTREE_INTERNAL_Madd16_cy_0_3_4679
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_3 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weightOut0(3),
      ADR1 => mR_weightOut1(3),
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_315,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd162_4681,
      O => mR_ADDERTREE_INTERNAL_Madd16_lut_0_3_4680
    );
  mR_ADDERTREE_INTERNAL_Madd162 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weightOut0(2),
      ADR1 => mR_weightOut1(2),
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_215,
      O => mR_ADDERTREE_INTERNAL_Madd162_4681
    );
  mR_ADDERTREE_INTERNAL_Madd16_xor_0_1 : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd16_cy_0_1_4685,
      I1 => mR_ADDERTREE_INTERNAL_Madd16_lut_0_2_4683,
      O => mR_ADDERTREE_INTERNAL_Madd_216
    );
  mR_ADDERTREE_INTERNAL_Madd16_cy_0_1 : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd16_cy_0_1_4685,
      IA => mR_ADDERTREE_INTERNAL_Madd161_4684,
      SEL => mR_ADDERTREE_INTERNAL_Madd16_lut_0_2_4683,
      O => mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_4682
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_2 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weightOut0(2),
      ADR1 => mR_weightOut1(2),
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_215,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd161_4684,
      O => mR_ADDERTREE_INTERNAL_Madd16_lut_0_2_4683
    );
  mR_ADDERTREE_INTERNAL_Madd161 : X_LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      ADR0 => mR_weightOut0(1),
      ADR1 => mR_weightOut1(1),
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_115,
      O => mR_ADDERTREE_INTERNAL_Madd161_4684
    );
  mR_ADDERTREE_INTERNAL_Madd16_xor_0_0 : X_XOR2
    port map (
      I0 => mR_ADDERTREE_INTERNAL_Madd16_cy(0),
      I1 => mR_ADDERTREE_INTERNAL_Madd16_lut_0_1_4686,
      O => mR_ADDERTREE_INTERNAL_Madd_116
    );
  mR_ADDERTREE_INTERNAL_Madd16_cy_0_0 : X_MUX2
    port map (
      IB => mR_ADDERTREE_INTERNAL_Madd16_cy(0),
      IA => mR_ADDERTREE_INTERNAL_Madd16_4687,
      SEL => mR_ADDERTREE_INTERNAL_Madd16_lut_0_1_4686,
      O => mR_ADDERTREE_INTERNAL_Madd16_cy_0_1_4685
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_1 : X_LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      ADR0 => mR_weightOut0(1),
      ADR1 => mR_weightOut1(1),
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_115,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd16_4687,
      O => mR_ADDERTREE_INTERNAL_Madd16_lut_0_1_4686
    );
  mR_ADDERTREE_INTERNAL_Madd16_xor_0_Q : X_XOR2
    port map (
      I0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      I1 => mR_ADDERTREE_INTERNAL_Madd16_lut(0),
      O => mR_ADDERTREE_INTERNAL_Madd20_lut(0)
    );
  mR_ADDERTREE_INTERNAL_Madd16_cy_0_Q : X_MUX2
    port map (
      IB => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      IA => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      SEL => mR_ADDERTREE_INTERNAL_Madd16_lut(0),
      O => mR_ADDERTREE_INTERNAL_Madd16_cy(0)
    );
  mR_weightIn1_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mR_weightIn1_7_C,
      CE => mL_update_inv,
      I => mR_w1Stor(7),
      O => mR_weightIn1(7),
      SET => GND,
      RST => GND
    );
  mR_weightIn1_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mR_weightIn1_6_C,
      CE => mL_update_inv,
      I => mR_w1Stor(6),
      O => mR_weightIn1(6),
      SET => GND,
      RST => GND
    );
  mR_weightIn1_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mR_weightIn1_5_C,
      CE => mL_update_inv,
      I => mR_w1Stor(5),
      O => mR_weightIn1(5),
      SET => GND,
      RST => GND
    );
  mR_weightIn1_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mR_weightIn1_4_C,
      CE => mL_update_inv,
      I => mR_w1Stor(4),
      O => mR_weightIn1(4),
      SET => GND,
      RST => GND
    );
  mR_weightIn1_3 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => NlwInverterSignal_mR_weightIn1_3_C,
      CE => mL_update_inv,
      I => mR_w1Stor(3),
      O => mR_weightIn1(3),
      SET => GND,
      RST => GND
    );
  mR_weightIn1_2 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => NlwInverterSignal_mR_weightIn1_2_C,
      CE => mL_update_inv,
      I => mR_w1Stor(2),
      O => mR_weightIn1(2),
      SET => GND,
      RST => GND
    );
  mR_weightIn1_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mR_weightIn1_1_C,
      CE => mL_update_inv,
      I => mR_w1Stor(1),
      O => mR_weightIn1(1),
      SET => GND,
      RST => GND
    );
  mR_weightIn1_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mR_weightIn1_0_C,
      CE => mL_update_inv,
      I => mR_w1Stor(0),
      O => mR_weightIn1(0),
      SET => GND,
      RST => GND
    );
  mR_weightIn0_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mR_weightIn0_7_C,
      CE => mL_update_inv,
      I => mR_w0Stor(7),
      O => mR_weightIn0(7),
      SET => GND,
      RST => GND
    );
  mR_weightIn0_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mR_weightIn0_6_C,
      CE => mL_update_inv,
      I => mR_w0Stor(6),
      O => mR_weightIn0(6),
      SET => GND,
      RST => GND
    );
  mR_weightIn0_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mR_weightIn0_5_C,
      CE => mL_update_inv,
      I => mR_w0Stor(5),
      O => mR_weightIn0(5),
      SET => GND,
      RST => GND
    );
  mR_weightIn0_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mR_weightIn0_4_C,
      CE => mL_update_inv,
      I => mR_w0Stor(4),
      O => mR_weightIn0(4),
      SET => GND,
      RST => GND
    );
  mR_weightIn0_3 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => NlwInverterSignal_mR_weightIn0_3_C,
      CE => mL_update_inv,
      I => mR_w0Stor(3),
      O => mR_weightIn0(3),
      SET => GND,
      RST => GND
    );
  mR_weightIn0_2 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => NlwInverterSignal_mR_weightIn0_2_C,
      CE => mL_update_inv,
      I => mR_w0Stor(2),
      O => mR_weightIn0(2),
      SET => GND,
      RST => GND
    );
  mR_weightIn0_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mR_weightIn0_1_C,
      CE => mL_update_inv,
      I => mR_w0Stor(1),
      O => mR_weightIn0(1),
      SET => GND,
      RST => GND
    );
  mR_weightIn0_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => NlwInverterSignal_mR_weightIn0_0_C,
      CE => mL_update_inv,
      I => mR_w0Stor(0),
      O => mR_weightIn0(0),
      SET => GND,
      RST => GND
    );
  mR_w1Stor_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mR_newWeightTemp1(7),
      O => mR_w1Stor(7),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mR_w1Stor_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mR_newWeightTemp1(6),
      O => mR_w1Stor(6),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mR_w1Stor_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mR_newWeightTemp1(5),
      O => mR_w1Stor(5),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mR_w1Stor_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mR_newWeightTemp1(4),
      O => mR_w1Stor(4),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mR_w1Stor_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mR_newWeightTemp1(3),
      O => mR_w1Stor(3),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mR_w1Stor_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mR_newWeightTemp1(2),
      O => mR_w1Stor(2),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mR_w1Stor_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mR_newWeightTemp1(1),
      O => mR_w1Stor(1),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mR_w1Stor_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mR_newWeightTemp1(0),
      O => mR_w1Stor(0),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mR_w0Stor_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mR_newWeightTemp0(7),
      O => mR_w0Stor(7),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mR_w0Stor_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mR_newWeightTemp0(6),
      O => mR_w0Stor(6),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mR_w0Stor_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mR_newWeightTemp0(5),
      O => mR_w0Stor(5),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mR_w0Stor_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mR_newWeightTemp0(4),
      O => mR_w0Stor(4),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mR_w0Stor_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mR_newWeightTemp0(3),
      O => mR_w0Stor(3),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mR_w0Stor_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mR_newWeightTemp0(2),
      O => mR_w0Stor(2),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mR_w0Stor_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mR_newWeightTemp0(1),
      O => mR_w0Stor(1),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  mR_w0Stor_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => update_result_BUFG_19,
      I => mR_newWeightTemp0(0),
      O => mR_w0Stor(0),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  t_weightDKMult2_Mmux_output711 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => t_weightDKMult2_multRes(9),
      ADR1 => t_weightDKMult2_multRes(8),
      ADR2 => t_weightDKMult2_multRes(7),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => t_weightDKMult2_Mmux_output71_58
    );
  t_weightDKMult2_Mmux_output51 : X_LUT6
    generic map(
      INIT => X"666666666666666C"
    )
    port map (
      ADR0 => t_weightDKMult2_Mmux_output81,
      ADR1 => t_weightDKMult2_multRes(8),
      ADR2 => t_weightDKMult2_multRes(7),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => weightDeltaKOutNode_20_Q
    );
  t_weightDKMult1_Mmux_output511 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => t_weightDKMult1_multRes(9),
      ADR1 => t_weightDKMult1_multRes(8),
      ADR2 => t_weightDKMult1_multRes(7),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => t_weightDKMult1_Mmux_output51_59
    );
  t_weightDKMult1_Mmux_output31 : X_LUT6
    generic map(
      INIT => X"666666666666666C"
    )
    port map (
      ADR0 => t_weightDKMult1_Mmux_output61,
      ADR1 => t_weightDKMult1_multRes(8),
      ADR2 => t_weightDKMult1_multRes(7),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => weightDeltaKOutNode_12_Q
    );
  t_weightDKMult0_Mmux_output711 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => t_weightDKMult0_multRes(9),
      ADR1 => t_weightDKMult0_multRes(8),
      ADR2 => t_weightDKMult0_multRes(7),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => t_weightDKMult0_Mmux_output71_60
    );
  t_weightDKMult0_Mmux_output51 : X_LUT6
    generic map(
      INIT => X"666666666666666C"
    )
    port map (
      ADR0 => t_weightDKMult0_Mmux_output81,
      ADR1 => t_weightDKMult0_multRes(8),
      ADR2 => t_weightDKMult0_multRes(7),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => weightDeltaKOutNode_4_Q
    );
  t_deltaKMult_Mmux_output71 : X_LUT5
    generic map(
      INIT => X"9999999A"
    )
    port map (
      ADR0 => t_deltaKMult_multRes(10),
      ADR1 => t_Msub_errorK_cy(4),
      ADR2 => t_deltaKMult_multRes(8),
      ADR3 => t_deltaKMult_multRes(9),
      ADR4 => t_weightDKMult0_posIn1_4_1,
      O => t_deltaKTemp(6)
    );
  t_weightDKMult0_posIn1_2_1 : X_LUT4
    generic map(
      INIT => X"666C"
    )
    port map (
      ADR0 => t_deltaKMult_multRes(11),
      ADR1 => t_deltaKMult_multRes(6),
      ADR2 => t_deltaKMult_multRes(5),
      ADR3 => t_deltaKMult_multRes(4),
      O => t_weightDKMult0_posIn1(2)
    );
  t_deltaKMult_Mmux_output61 : X_LUT4
    generic map(
      INIT => X"999A"
    )
    port map (
      ADR0 => t_deltaKMult_multRes(9),
      ADR1 => t_Msub_errorK_cy(4),
      ADR2 => t_deltaKMult_multRes(8),
      ADR3 => t_weightDKMult0_posIn1_4_1,
      O => t_deltaKTemp(5)
    );
  t_weightDKMult2_Mmux_posIn271 : X_LUT5
    generic map(
      INIT => X"6666666C"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_weightIn2(6),
      ADR2 => t_weightDKMult2_Mmux_posIn251_64,
      ADR3 => t_weightIn2(4),
      ADR4 => t_weightIn2(5),
      O => t_weightDKMult2_posIn2(6)
    );
  t_weightDKMult2_Mmux_posIn281 : X_LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      ADR0 => t_weightIn2(6),
      ADR1 => t_weightIn2(7),
      ADR2 => t_weightIn2(5),
      ADR3 => t_weightDKMult2_Mmux_posIn251_64,
      ADR4 => t_weightIn2(4),
      O => t_weightDKMult2_posIn2(7)
    );
  t_weightDKMult1_Mmux_posIn271 : X_LUT5
    generic map(
      INIT => X"6666666C"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_weightIn1(6),
      ADR2 => t_weightDKMult1_Mmux_posIn251_63,
      ADR3 => t_weightIn1(4),
      ADR4 => t_weightIn1(5),
      O => t_weightDKMult1_posIn2(6)
    );
  t_weightDKMult1_Mmux_posIn281 : X_LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      ADR0 => t_weightIn1(6),
      ADR1 => t_weightIn1(7),
      ADR2 => t_weightIn1(5),
      ADR3 => t_weightDKMult1_Mmux_posIn251_63,
      ADR4 => t_weightIn1(4),
      O => t_weightDKMult1_posIn2(7)
    );
  t_weightDKMult0_Mmux_posIn271 : X_LUT5
    generic map(
      INIT => X"6666666C"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_weightIn0(6),
      ADR2 => t_weightDKMult0_Mmux_posIn251_62,
      ADR3 => t_weightIn0(4),
      ADR4 => t_weightIn0(5),
      O => t_weightDKMult0_posIn2(6)
    );
  t_weightDKMult0_Mmux_posIn281 : X_LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      ADR0 => t_weightIn0(6),
      ADR1 => t_weightIn0(7),
      ADR2 => t_weightIn0(5),
      ADR3 => t_weightDKMult0_Mmux_posIn251_62,
      ADR4 => t_weightIn0(4),
      O => t_weightDKMult0_posIn2(7)
    );
  t_weightDKMult0_posIn1_4_11 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => t_deltaKMult_multRes(7),
      ADR1 => t_deltaKMult_multRes(6),
      ADR2 => t_deltaKMult_multRes(5),
      ADR3 => t_deltaKMult_multRes(4),
      O => t_weightDKMult0_posIn1_4_1
    );
  t_weightDKMult2_Mmux_posIn2511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => t_weightIn2(0),
      ADR1 => t_weightIn2(1),
      ADR2 => t_weightIn2(2),
      ADR3 => t_weightIn2(3),
      O => t_weightDKMult2_Mmux_posIn251_64
    );
  t_weightDKMult1_Mmux_posIn2511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => t_weightIn1(0),
      ADR1 => t_weightIn1(1),
      ADR2 => t_weightIn1(2),
      ADR3 => t_weightIn1(3),
      O => t_weightDKMult1_Mmux_posIn251_63
    );
  t_weightDKMult0_Mmux_posIn2511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => t_weightIn0(0),
      ADR1 => t_weightIn0(1),
      ADR2 => t_weightIn0(2),
      ADR3 => t_weightIn0(3),
      O => t_weightDKMult0_Mmux_posIn251_62
    );
  t_weightDKMult2_Mmux_posIn241 : X_LUT5
    generic map(
      INIT => X"6666666C"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_weightIn2(3),
      ADR2 => t_weightIn2(0),
      ADR3 => t_weightIn2(1),
      ADR4 => t_weightIn2(2),
      O => t_weightDKMult2_posIn2(3)
    );
  t_weightDKMult1_Mmux_posIn241 : X_LUT5
    generic map(
      INIT => X"6666666C"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_weightIn1(3),
      ADR2 => t_weightIn1(0),
      ADR3 => t_weightIn1(1),
      ADR4 => t_weightIn1(2),
      O => t_weightDKMult1_posIn2(3)
    );
  t_weightDKMult0_Mmux_posIn241 : X_LUT5
    generic map(
      INIT => X"6666666C"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_weightIn0(3),
      ADR2 => t_weightIn0(0),
      ADR3 => t_weightIn0(1),
      ADR4 => t_weightIn0(2),
      O => t_weightDKMult0_posIn2(3)
    );
  t_weightDKMult2_Mmux_posIn261 : X_LUT4
    generic map(
      INIT => X"666C"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_weightIn2(5),
      ADR2 => t_weightDKMult2_Mmux_posIn251_64,
      ADR3 => t_weightIn2(4),
      O => t_weightDKMult2_posIn2(5)
    );
  t_weightDKMult2_Mmux_posIn231 : X_LUT4
    generic map(
      INIT => X"666C"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_weightIn2(2),
      ADR2 => t_weightIn2(0),
      ADR3 => t_weightIn2(1),
      O => t_weightDKMult2_posIn2(2)
    );
  t_weightDKMult1_Mmux_posIn261 : X_LUT4
    generic map(
      INIT => X"666C"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_weightIn1(5),
      ADR2 => t_weightDKMult1_Mmux_posIn251_63,
      ADR3 => t_weightIn1(4),
      O => t_weightDKMult1_posIn2(5)
    );
  t_weightDKMult1_Mmux_posIn231 : X_LUT4
    generic map(
      INIT => X"666C"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_weightIn1(2),
      ADR2 => t_weightIn1(0),
      ADR3 => t_weightIn1(1),
      O => t_weightDKMult1_posIn2(2)
    );
  t_weightDKMult0_Mmux_posIn261 : X_LUT4
    generic map(
      INIT => X"666C"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_weightIn0(5),
      ADR2 => t_weightDKMult0_Mmux_posIn251_62,
      ADR3 => t_weightIn0(4),
      O => t_weightDKMult0_posIn2(5)
    );
  t_weightDKMult0_Mmux_posIn231 : X_LUT4
    generic map(
      INIT => X"666C"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_weightIn0(2),
      ADR2 => t_weightIn0(0),
      ADR3 => t_weightIn0(1),
      O => t_weightDKMult0_posIn2(2)
    );
  t_weightDKMult0_posIn1_1_1 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => t_deltaKMult_multRes(11),
      ADR1 => t_deltaKMult_multRes(5),
      ADR2 => t_deltaKMult_multRes(4),
      O => t_weightDKMult0_posIn1(1)
    );
  t_weightDKMult0_Mmux_posIn221 : X_LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      ADR0 => t_weightIn0(1),
      ADR1 => t_weightIn0(0),
      ADR2 => t_weightIn0(7),
      O => t_weightDKMult0_posIn2(1)
    );
  t_weightDKMult1_Mmux_posIn221 : X_LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      ADR0 => t_weightIn1(1),
      ADR1 => t_weightIn1(0),
      ADR2 => t_weightIn1(7),
      O => t_weightDKMult1_posIn2(1)
    );
  t_weightDKMult2_Mmux_posIn221 : X_LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      ADR0 => t_weightIn2(1),
      ADR1 => t_weightIn2(0),
      ADR2 => t_weightIn2(7),
      O => t_weightDKMult2_posIn2(1)
    );
  t_weightDKMult0_Mmux_output811 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_deltaKTemp(7),
      O => t_weightDKMult0_Mmux_output81
    );
  t_weightDKMult1_Mmux_output611 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_deltaKTemp(7),
      O => t_weightDKMult1_Mmux_output61
    );
  t_weightDKMult2_Mmux_output811 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_deltaKTemp(7),
      O => t_weightDKMult2_Mmux_output81
    );
  t_weightUpdateMod2_multAll_Mmux_posIn141 : X_LUT6
    generic map(
      INIT => X"9999999C6666666C"
    )
    port map (
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightUpdateMod2_multL_multRes(7),
      ADR2 => t_weightUpdateMod2_multL_multRes(6),
      ADR3 => t_weightUpdateMod2_multL_multRes(5),
      ADR4 => t_weightUpdateMod2_leftMultTemp_0_Q,
      ADR5 => t_weightUpdateMod2_leftMultTemp_7_Q,
      O => t_weightUpdateMod2_multAll_posIn1(3)
    );
  t_weightUpdateMod2_multAll_Mmux_posIn131 : X_LUT5
    generic map(
      INIT => X"999C666C"
    )
    port map (
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightUpdateMod2_multL_multRes(6),
      ADR2 => t_weightUpdateMod2_multL_multRes(5),
      ADR3 => t_weightUpdateMod2_leftMultTemp_0_Q,
      ADR4 => t_weightUpdateMod2_leftMultTemp_7_Q,
      O => t_weightUpdateMod2_multAll_posIn1(2)
    );
  t_weightUpdateMod2_multAll_Mmux_posIn121 : X_LUT4
    generic map(
      INIT => X"9C6C"
    )
    port map (
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightUpdateMod2_multL_multRes(5),
      ADR2 => t_weightUpdateMod2_leftMultTemp_0_Q,
      ADR3 => t_weightUpdateMod2_leftMultTemp_7_Q,
      O => t_weightUpdateMod2_multAll_posIn1(1)
    );
  t_weightUpdateMod2_multL_Mmux_output81 : X_LUT6
    generic map(
      INIT => X"5555AAAA5557AAA8"
    )
    port map (
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightUpdateMod2_multL_multRes(10),
      ADR2 => t_weightUpdateMod2_multL_multRes(9),
      ADR3 => t_weightUpdateMod2_multL_multRes(8),
      ADR4 => t_weightUpdateMod2_multL_multRes(11),
      ADR5 => t_weightUpdateMod2_multAll_Mmux_posIn151,
      O => t_weightUpdateMod2_leftMultTemp_7_Q
    );
  t_weightUpdateMod2_multAll_Mmux_posIn181 : X_LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      ADR0 => t_weightUpdateMod2_multL_multRes(10),
      ADR1 => t_weightUpdateMod2_multL_multRes(9),
      ADR2 => t_weightUpdateMod2_multL_multRes(8),
      ADR3 => t_weightUpdateMod2_multL_multRes(11),
      ADR4 => t_weightUpdateMod2_multAll_Mmux_posIn151,
      O => t_weightUpdateMod2_multAll_posIn1(7)
    );
  t_weightUpdateMod2_multAll_Mmux_posIn1511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => t_weightUpdateMod2_multL_multRes(7),
      ADR1 => t_weightUpdateMod2_multL_multRes(6),
      ADR2 => t_weightUpdateMod2_multL_multRes(5),
      ADR3 => t_weightUpdateMod2_leftMultTemp_0_Q,
      O => t_weightUpdateMod2_multAll_Mmux_posIn151
    );
  t_weightUpdateMod2_multL_Mmux_posIn271 : X_LUT5
    generic map(
      INIT => X"0F1EF0F0"
    )
    port map (
      ADR0 => t_deltaKTemp(4),
      ADR1 => t_weightDKMult0_posIn1_4_1,
      ADR2 => t_deltaKTemp(6),
      ADR3 => t_deltaKTemp(5),
      ADR4 => t_deltaKTemp(7),
      O => t_weightUpdateMod0_multL_posIn2_6_Q
    );
  t_weightUpdateMod2_multL_Mmux_posIn281 : X_LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      ADR0 => t_deltaKTemp(4),
      ADR1 => t_weightDKMult0_posIn1_4_1,
      ADR2 => t_deltaKTemp(6),
      ADR3 => t_deltaKTemp(5),
      ADR4 => t_deltaKTemp(7),
      O => t_weightUpdateMod0_multL_posIn2_7_Q
    );
  t_weightUpdateMod2_multAll_Mmux_output511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => t_weightUpdateMod2_multAll_multRes(7),
      ADR1 => t_weightUpdateMod2_multAll_multRes(6),
      ADR2 => t_weightUpdateMod2_multAll_multRes(5),
      ADR3 => t_weightUpdateMod2_fullProd(0),
      O => t_weightUpdateMod2_multAll_Mmux_output51
    );
  t_weightUpdateMod2_multL_Mmux_posIn261 : X_LUT4
    generic map(
      INIT => X"1EF0"
    )
    port map (
      ADR0 => t_deltaKTemp(4),
      ADR1 => t_weightDKMult0_posIn1_4_1,
      ADR2 => t_deltaKTemp(5),
      ADR3 => t_deltaKTemp(7),
      O => t_weightUpdateMod0_multL_posIn2_5_Q
    );
  t_weightUpdateMod1_multAll_Mmux_posIn141 : X_LUT6
    generic map(
      INIT => X"9999999C6666666C"
    )
    port map (
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightUpdateMod1_multL_multRes(7),
      ADR2 => t_weightUpdateMod1_multL_multRes(6),
      ADR3 => t_weightUpdateMod1_multL_multRes(5),
      ADR4 => t_weightUpdateMod1_leftMultTemp_0_Q,
      ADR5 => t_weightUpdateMod1_leftMultTemp_7_Q,
      O => t_weightUpdateMod1_multAll_posIn1(3)
    );
  t_weightUpdateMod1_multAll_Mmux_posIn131 : X_LUT5
    generic map(
      INIT => X"999C666C"
    )
    port map (
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightUpdateMod1_multL_multRes(6),
      ADR2 => t_weightUpdateMod1_multL_multRes(5),
      ADR3 => t_weightUpdateMod1_leftMultTemp_0_Q,
      ADR4 => t_weightUpdateMod1_leftMultTemp_7_Q,
      O => t_weightUpdateMod1_multAll_posIn1(2)
    );
  t_weightUpdateMod1_multAll_Mmux_posIn121 : X_LUT4
    generic map(
      INIT => X"9C6C"
    )
    port map (
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightUpdateMod1_multL_multRes(5),
      ADR2 => t_weightUpdateMod1_leftMultTemp_0_Q,
      ADR3 => t_weightUpdateMod1_leftMultTemp_7_Q,
      O => t_weightUpdateMod1_multAll_posIn1(1)
    );
  t_weightUpdateMod1_multL_Mmux_output81 : X_LUT6
    generic map(
      INIT => X"5555AAAA5557AAA8"
    )
    port map (
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightUpdateMod1_multL_multRes(10),
      ADR2 => t_weightUpdateMod1_multL_multRes(9),
      ADR3 => t_weightUpdateMod1_multL_multRes(8),
      ADR4 => t_weightUpdateMod1_multL_multRes(11),
      ADR5 => t_weightUpdateMod1_multAll_Mmux_posIn151,
      O => t_weightUpdateMod1_leftMultTemp_7_Q
    );
  t_weightUpdateMod1_multAll_Mmux_posIn181 : X_LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      ADR0 => t_weightUpdateMod1_multL_multRes(10),
      ADR1 => t_weightUpdateMod1_multL_multRes(9),
      ADR2 => t_weightUpdateMod1_multL_multRes(8),
      ADR3 => t_weightUpdateMod1_multL_multRes(11),
      ADR4 => t_weightUpdateMod1_multAll_Mmux_posIn151,
      O => t_weightUpdateMod1_multAll_posIn1(7)
    );
  t_weightUpdateMod1_multAll_Mmux_posIn1511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => t_weightUpdateMod1_multL_multRes(7),
      ADR1 => t_weightUpdateMod1_multL_multRes(6),
      ADR2 => t_weightUpdateMod1_multL_multRes(5),
      ADR3 => t_weightUpdateMod1_leftMultTemp_0_Q,
      O => t_weightUpdateMod1_multAll_Mmux_posIn151
    );
  t_weightUpdateMod1_multAll_Mmux_output511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => t_weightUpdateMod1_multAll_multRes(7),
      ADR1 => t_weightUpdateMod1_multAll_multRes(6),
      ADR2 => t_weightUpdateMod1_multAll_multRes(5),
      ADR3 => t_weightUpdateMod1_fullProd(0),
      O => t_weightUpdateMod1_multAll_Mmux_output51
    );
  t_weightUpdateMod0_multAll_Mmux_posIn141 : X_LUT6
    generic map(
      INIT => X"9999999C6666666C"
    )
    port map (
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightUpdateMod0_multL_multRes(7),
      ADR2 => t_weightUpdateMod0_multL_multRes(6),
      ADR3 => t_weightUpdateMod0_multL_multRes(5),
      ADR4 => t_weightUpdateMod0_leftMultTemp_0_Q,
      ADR5 => t_weightUpdateMod0_leftMultTemp_7_Q,
      O => t_weightUpdateMod0_multAll_posIn1(3)
    );
  t_weightUpdateMod0_multAll_Mmux_posIn131 : X_LUT5
    generic map(
      INIT => X"999C666C"
    )
    port map (
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightUpdateMod0_multL_multRes(6),
      ADR2 => t_weightUpdateMod0_multL_multRes(5),
      ADR3 => t_weightUpdateMod0_leftMultTemp_0_Q,
      ADR4 => t_weightUpdateMod0_leftMultTemp_7_Q,
      O => t_weightUpdateMod0_multAll_posIn1(2)
    );
  t_weightUpdateMod0_multAll_Mmux_posIn121 : X_LUT4
    generic map(
      INIT => X"9C6C"
    )
    port map (
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightUpdateMod0_multL_multRes(5),
      ADR2 => t_weightUpdateMod0_leftMultTemp_0_Q,
      ADR3 => t_weightUpdateMod0_leftMultTemp_7_Q,
      O => t_weightUpdateMod0_multAll_posIn1(1)
    );
  t_weightUpdateMod0_multL_Mmux_output81 : X_LUT6
    generic map(
      INIT => X"5555AAAA5557AAA8"
    )
    port map (
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightUpdateMod0_multL_multRes(10),
      ADR2 => t_weightUpdateMod0_multL_multRes(9),
      ADR3 => t_weightUpdateMod0_multL_multRes(8),
      ADR4 => t_weightUpdateMod0_multL_multRes(11),
      ADR5 => t_weightUpdateMod0_multAll_Mmux_posIn151,
      O => t_weightUpdateMod0_leftMultTemp_7_Q
    );
  t_weightUpdateMod0_multAll_Mmux_posIn181 : X_LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      ADR0 => t_weightUpdateMod0_multL_multRes(10),
      ADR1 => t_weightUpdateMod0_multL_multRes(9),
      ADR2 => t_weightUpdateMod0_multL_multRes(8),
      ADR3 => t_weightUpdateMod0_multL_multRes(11),
      ADR4 => t_weightUpdateMod0_multAll_Mmux_posIn151,
      O => t_weightUpdateMod0_multAll_posIn1(7)
    );
  t_weightUpdateMod0_multAll_Mmux_posIn1511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => t_weightUpdateMod0_multL_multRes(7),
      ADR1 => t_weightUpdateMod0_multL_multRes(6),
      ADR2 => t_weightUpdateMod0_multL_multRes(5),
      ADR3 => t_weightUpdateMod0_leftMultTemp_0_Q,
      O => t_weightUpdateMod0_multAll_Mmux_posIn151
    );
  t_weightUpdateMod0_multAll_Mmux_output511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => t_weightUpdateMod0_multAll_multRes(7),
      ADR1 => t_weightUpdateMod0_multAll_multRes(6),
      ADR2 => t_weightUpdateMod0_multAll_multRes(5),
      ADR3 => t_weightUpdateMod0_fullProd(0),
      O => t_weightUpdateMod0_multAll_Mmux_output51
    );
  t_weight2_Mmux_output511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => t_weight2_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => t_weight2_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_33,
      O => t_weight2_Mmux_output51_749
    );
  t_weight2_Mmux_output61 : X_LUT6
    generic map(
      INIT => X"B3B38C8CB3BF8C80"
    )
    port map (
      ADR0 => t_weightIn2(5),
      ADR1 => t_weightIn2(7),
      ADR2 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_43,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => t_weight2_Mmux_output51_749,
      O => t_weightOut2(5)
    );
  t_weight2_Mmux_output31 : X_LUT6
    generic map(
      INIT => X"B3B3B3BF8C8C8C80"
    )
    port map (
      ADR0 => t_weightIn2(2),
      ADR1 => t_weightIn2(7),
      ADR2 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_03,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_13,
      ADR5 => t_weight2_ADDERTREE_INTERNAL_Madd_23,
      O => t_weightOut2(2)
    );
  t_weight2_Mmux_output21 : X_LUT5
    generic map(
      INIT => X"B3BF8C80"
    )
    port map (
      ADR0 => t_weightIn2(1),
      ADR1 => t_weightIn2(7),
      ADR2 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_03,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_13,
      O => t_weightOut2(1)
    );
  t_weight2_Mmux_o021 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(5),
      ADR1 => mROut(0),
      O => t_weight2_o0(1)
    );
  t_weight2_Mmux_o031 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(6),
      ADR1 => mROut(0),
      O => t_weight2_o0(2)
    );
  t_weight2_Mmux_o041 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => mROut(0),
      O => t_weight2_o0(3)
    );
  t_weight2_Mmux_o121 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(4),
      ADR1 => mROut(1),
      O => t_weight2_o1(1)
    );
  t_weight2_Mmux_o131 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(5),
      ADR1 => mROut(1),
      O => t_weight2_o1(2)
    );
  t_weight2_Mmux_o141 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(6),
      ADR1 => mROut(1),
      O => t_weight2_o1(3)
    );
  t_weight2_Mmux_o151 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => mROut(1),
      O => t_weight2_o1(4)
    );
  t_weight2_Mmux_o221 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(3),
      ADR1 => mROut(2),
      O => t_weight2_o2(1)
    );
  t_weight2_Mmux_o231 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(4),
      ADR1 => mROut(2),
      O => t_weight2_o2(2)
    );
  t_weight2_Mmux_o241 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(5),
      ADR1 => mROut(2),
      O => t_weight2_o2(3)
    );
  t_weight2_Mmux_o251 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(6),
      ADR1 => mROut(2),
      O => t_weight2_o2(4)
    );
  t_weight2_Mmux_o261 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => mROut(2),
      O => t_weight2_o2(5)
    );
  t_weight2_Mmux_o321 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(2),
      ADR1 => mROut(3),
      O => t_weight2_o3(1)
    );
  t_weight2_Mmux_o331 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(3),
      ADR1 => mROut(3),
      O => t_weight2_o3(2)
    );
  t_weight2_Mmux_o341 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(4),
      ADR1 => mROut(3),
      O => t_weight2_o3(3)
    );
  t_weight2_Mmux_o351 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(5),
      ADR1 => mROut(3),
      O => t_weight2_o3(4)
    );
  t_weight2_Mmux_o361 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(6),
      ADR1 => mROut(3),
      O => t_weight2_o3(5)
    );
  t_weight2_Mmux_o371 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => mROut(3),
      O => t_weight2_o3(6)
    );
  t_weight2_Mmux_o421 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(1),
      ADR1 => mROut(4),
      O => t_weight2_o4(1)
    );
  t_weight2_Mmux_o431 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(2),
      ADR1 => mROut(4),
      O => t_weight2_o4(2)
    );
  t_weight2_Mmux_o441 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(3),
      ADR1 => mROut(4),
      O => t_weight2_o4(3)
    );
  t_weight2_Mmux_o451 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(4),
      ADR1 => mROut(4),
      O => t_weight2_o4(4)
    );
  t_weight2_Mmux_o461 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(5),
      ADR1 => mROut(4),
      O => t_weight2_o4(5)
    );
  t_weight2_Mmux_o471 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(6),
      ADR1 => mROut(4),
      O => t_weight2_o4(6)
    );
  t_weight2_Mmux_o481 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => mROut(4),
      O => t_weight2_o4(7)
    );
  t_weight2_PWR_19_o_activationVal_4_equal_10_o_4_1 : X_LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      ADR0 => mROut(4),
      ADR1 => mROut(3),
      ADR2 => mROut(2),
      ADR3 => mROut(0),
      ADR4 => mROut(1),
      O => t_weight2_PWR_19_o_activationVal_4_equal_10_o
    );
  t_weight1_Mmux_output511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => t_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => t_weight1_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_33,
      O => t_weight1_Mmux_output51
    );
  t_weight1_Mmux_output61 : X_LUT6
    generic map(
      INIT => X"B3B38C8CB3BF8C80"
    )
    port map (
      ADR0 => t_weightIn1(5),
      ADR1 => t_weightIn1(7),
      ADR2 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_43,
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => t_weight1_Mmux_output51,
      O => t_weightOut1_5_Q
    );
  t_weight1_Mmux_output31 : X_LUT6
    generic map(
      INIT => X"B3B3B3BF8C8C8C80"
    )
    port map (
      ADR0 => t_weightIn1(2),
      ADR1 => t_weightIn1(7),
      ADR2 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_13,
      ADR5 => t_weight1_ADDERTREE_INTERNAL_Madd_23,
      O => t_weightOut1_2_Q
    );
  t_weight1_Mmux_o021 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(5),
      ADR1 => mMOut(0),
      O => t_weight1_o0(1)
    );
  t_weight1_Mmux_o031 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(6),
      ADR1 => mMOut(0),
      O => t_weight1_o0(2)
    );
  t_weight1_Mmux_o041 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => mMOut(0),
      O => t_weight1_o0(3)
    );
  t_weight1_Mmux_o121 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(4),
      ADR1 => mMOut(1),
      O => t_weight1_o1(1)
    );
  t_weight1_Mmux_o131 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(5),
      ADR1 => mMOut(1),
      O => t_weight1_o1(2)
    );
  t_weight1_Mmux_o141 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(6),
      ADR1 => mMOut(1),
      O => t_weight1_o1(3)
    );
  t_weight1_Mmux_o151 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => mMOut(1),
      O => t_weight1_o1(4)
    );
  t_weight1_Mmux_o221 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(3),
      ADR1 => mMOut(2),
      O => t_weight1_o2(1)
    );
  t_weight1_Mmux_o231 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(4),
      ADR1 => mMOut(2),
      O => t_weight1_o2(2)
    );
  t_weight1_Mmux_o241 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(5),
      ADR1 => mMOut(2),
      O => t_weight1_o2(3)
    );
  t_weight1_Mmux_o251 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(6),
      ADR1 => mMOut(2),
      O => t_weight1_o2(4)
    );
  t_weight1_Mmux_o261 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => mMOut(2),
      O => t_weight1_o2(5)
    );
  t_weight1_Mmux_o321 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(2),
      ADR1 => mMOut(3),
      O => t_weight1_o3(1)
    );
  t_weight1_Mmux_o331 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(3),
      ADR1 => mMOut(3),
      O => t_weight1_o3(2)
    );
  t_weight1_Mmux_o341 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(4),
      ADR1 => mMOut(3),
      O => t_weight1_o3(3)
    );
  t_weight1_Mmux_o351 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(5),
      ADR1 => mMOut(3),
      O => t_weight1_o3(4)
    );
  t_weight1_Mmux_o361 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(6),
      ADR1 => mMOut(3),
      O => t_weight1_o3(5)
    );
  t_weight1_Mmux_o371 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => mMOut(3),
      O => t_weight1_o3(6)
    );
  t_weight1_Mmux_o421 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(1),
      ADR1 => mMOut(4),
      O => t_weight1_o4(1)
    );
  t_weight1_Mmux_o431 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(2),
      ADR1 => mMOut(4),
      O => t_weight1_o4(2)
    );
  t_weight1_Mmux_o441 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(3),
      ADR1 => mMOut(4),
      O => t_weight1_o4(3)
    );
  t_weight1_Mmux_o451 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(4),
      ADR1 => mMOut(4),
      O => t_weight1_o4(4)
    );
  t_weight1_Mmux_o461 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(5),
      ADR1 => mMOut(4),
      O => t_weight1_o4(5)
    );
  t_weight1_Mmux_o471 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(6),
      ADR1 => mMOut(4),
      O => t_weight1_o4(6)
    );
  t_weight1_Mmux_o481 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => mMOut(4),
      O => t_weight1_o4(7)
    );
  t_weight1_PWR_19_o_activationVal_4_equal_10_o_4_1 : X_LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      ADR0 => mMOut(4),
      ADR1 => mMOut(3),
      ADR2 => mMOut(2),
      ADR3 => mMOut(0),
      ADR4 => mMOut(1),
      O => t_weight1_PWR_19_o_activationVal_4_equal_10_o
    );
  t_weight0_Mmux_output511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => t_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => t_weight0_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_33,
      O => t_weight0_Mmux_output51_924
    );
  t_weight0_Mmux_output61 : X_LUT6
    generic map(
      INIT => X"B3B38C8CB3BF8C80"
    )
    port map (
      ADR0 => t_weightIn0(5),
      ADR1 => t_weightIn0(7),
      ADR2 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_43,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => t_weight0_Mmux_output51_924,
      O => t_weightOut0(5)
    );
  t_weight0_Mmux_output31 : X_LUT6
    generic map(
      INIT => X"B3B3B3BF8C8C8C80"
    )
    port map (
      ADR0 => t_weightIn0(2),
      ADR1 => t_weightIn0(7),
      ADR2 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_13,
      ADR5 => t_weight0_ADDERTREE_INTERNAL_Madd_23,
      O => t_weightOut0(2)
    );
  t_weight0_Mmux_output11 : X_LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      ADR0 => t_weightIn0(0),
      ADR1 => t_weightIn0(7),
      ADR2 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_03,
      O => t_weightOut0(0)
    );
  t_weight0_Mmux_output21 : X_LUT5
    generic map(
      INIT => X"B3BF8C80"
    )
    port map (
      ADR0 => t_weightIn0(1),
      ADR1 => t_weightIn0(7),
      ADR2 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_13,
      O => t_weightOut0(1)
    );
  t_weight0_Mmux_o021 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(5),
      ADR1 => mLOut(0),
      O => t_weight0_o0(1)
    );
  t_weight0_Mmux_o031 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(6),
      ADR1 => mLOut(0),
      O => t_weight0_o0(2)
    );
  t_weight0_Mmux_o041 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => mLOut(0),
      O => t_weight0_o0(3)
    );
  t_weight0_Mmux_o121 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(4),
      ADR1 => mLOut(1),
      O => t_weight0_o1(1)
    );
  t_weight0_Mmux_o131 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(5),
      ADR1 => mLOut(1),
      O => t_weight0_o1(2)
    );
  t_weight0_Mmux_o141 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(6),
      ADR1 => mLOut(1),
      O => t_weight0_o1(3)
    );
  t_weight0_Mmux_o151 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => mLOut(1),
      O => t_weight0_o1(4)
    );
  t_weight0_Mmux_o221 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(3),
      ADR1 => mLOut(2),
      O => t_weight0_o2(1)
    );
  t_weight0_Mmux_o231 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(4),
      ADR1 => mLOut(2),
      O => t_weight0_o2(2)
    );
  t_weight0_Mmux_o241 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(5),
      ADR1 => mLOut(2),
      O => t_weight0_o2(3)
    );
  t_weight0_Mmux_o251 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(6),
      ADR1 => mLOut(2),
      O => t_weight0_o2(4)
    );
  t_weight0_Mmux_o261 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => mLOut(2),
      O => t_weight0_o2(5)
    );
  t_weight0_Mmux_o321 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(2),
      ADR1 => mLOut(3),
      O => t_weight0_o3(1)
    );
  t_weight0_Mmux_o331 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(3),
      ADR1 => mLOut(3),
      O => t_weight0_o3(2)
    );
  t_weight0_Mmux_o341 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(4),
      ADR1 => mLOut(3),
      O => t_weight0_o3(3)
    );
  t_weight0_Mmux_o351 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(5),
      ADR1 => mLOut(3),
      O => t_weight0_o3(4)
    );
  t_weight0_Mmux_o361 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(6),
      ADR1 => mLOut(3),
      O => t_weight0_o3(5)
    );
  t_weight0_Mmux_o371 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => mLOut(3),
      O => t_weight0_o3(6)
    );
  t_weight0_Mmux_o421 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(1),
      ADR1 => mLOut(4),
      O => t_weight0_o4(1)
    );
  t_weight0_Mmux_o431 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(2),
      ADR1 => mLOut(4),
      O => t_weight0_o4(2)
    );
  t_weight0_Mmux_o441 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(3),
      ADR1 => mLOut(4),
      O => t_weight0_o4(3)
    );
  t_weight0_Mmux_o451 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(4),
      ADR1 => mLOut(4),
      O => t_weight0_o4(4)
    );
  t_weight0_Mmux_o461 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(5),
      ADR1 => mLOut(4),
      O => t_weight0_o4(5)
    );
  t_weight0_Mmux_o471 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(6),
      ADR1 => mLOut(4),
      O => t_weight0_o4(6)
    );
  t_weight0_Mmux_o481 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => mLOut(4),
      O => t_weight0_o4(7)
    );
  t_weight0_PWR_19_o_activationVal_4_equal_10_o_4_1 : X_LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      ADR0 => mLOut(4),
      ADR1 => mLOut(3),
      ADR2 => mLOut(2),
      ADR3 => mLOut(0),
      ADR4 => mLOut(1),
      O => t_weight0_PWR_19_o_activationVal_4_equal_10_o
    );
  mL_weight0_Mmux_o481 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mL_weightIn0(7),
      O => mL_weight0_o4(7)
    );
  mL_weight0_Mmux_o471 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mL_weightIn0(6),
      O => mL_weight0_o4(6)
    );
  mL_weight0_Mmux_o461 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mL_weightIn0(5),
      O => mL_weight0_o4(5)
    );
  mL_weight0_Mmux_o451 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mL_weightIn0(4),
      O => mL_weight0_o4(4)
    );
  mL_weight0_Mmux_o441 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mL_weightIn0(3),
      O => mL_weight0_o4(3)
    );
  mL_weight0_Mmux_o431 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mL_weightIn0(2),
      O => mL_weight0_o4(2)
    );
  mL_weight0_Mmux_o421 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mL_weightIn0(1),
      O => mL_weight0_o4(1)
    );
  mL_weight0_Mmux_o411 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mL_weightIn0(0),
      O => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mL_weight0_Mmux_output21 : X_LUT5
    generic map(
      INIT => X"8FDFD080"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mL_weightIn0(1),
      ADR2 => mL_weightIn0(7),
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_13,
      O => mL_weightOut0(1)
    );
  mL_weight0_Mmux_output31 : X_LUT6
    generic map(
      INIT => X"8F8F8FDFD0D0D080"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mL_weightIn0(2),
      ADR2 => mL_weightIn0(7),
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_13,
      ADR5 => mL_weight0_ADDERTREE_INTERNAL_Madd_23,
      O => mL_weightOut0(2)
    );
  mL_weight0_Mmux_output61 : X_LUT6
    generic map(
      INIT => X"8F8FD0D08FDFD080"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mL_weightIn0(5),
      ADR2 => mL_weightIn0(7),
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_43,
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => mL_weight0_Mmux_output51,
      O => mL_weightOut0(5)
    );
  mL_weight0_Mmux_output511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => mL_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mL_weight0_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_33,
      O => mL_weight0_Mmux_output51
    );
  mL_weight1_Mmux_o481 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mL_weightIn1(7),
      O => mL_weight1_o4(7)
    );
  mL_weight1_Mmux_o471 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mL_weightIn1(6),
      O => mL_weight1_o4(6)
    );
  mL_weight1_Mmux_o461 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mL_weightIn1(5),
      O => mL_weight1_o4(5)
    );
  mL_weight1_Mmux_o451 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mL_weightIn1(4),
      O => mL_weight1_o4(4)
    );
  mL_weight1_Mmux_o441 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mL_weightIn1(3),
      O => mL_weight1_o4(3)
    );
  mL_weight1_Mmux_o431 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mL_weightIn1(2),
      O => mL_weight1_o4(2)
    );
  mL_weight1_Mmux_o421 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mL_weightIn1(1),
      O => mL_weight1_o4(1)
    );
  mL_weight1_Mmux_o411 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mL_weightIn1(0),
      O => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mL_weight1_Mmux_output21 : X_LUT5
    generic map(
      INIT => X"8FDFD080"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mL_weightIn1(1),
      ADR2 => mL_weightIn1(7),
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_13,
      O => mL_weightOut1(1)
    );
  mL_weight1_Mmux_output31 : X_LUT6
    generic map(
      INIT => X"8F8F8FDFD0D0D080"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mL_weightIn1(2),
      ADR2 => mL_weightIn1(7),
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_13,
      ADR5 => mL_weight1_ADDERTREE_INTERNAL_Madd_23,
      O => mL_weightOut1(2)
    );
  mL_weight1_Mmux_output61 : X_LUT6
    generic map(
      INIT => X"8F8FD0D08FDFD080"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mL_weightIn1(5),
      ADR2 => mL_weightIn1(7),
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_43,
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => mL_weight1_Mmux_output51,
      O => mL_weightOut1(5)
    );
  mL_weight1_Mmux_output511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => mL_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mL_weight1_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_33,
      O => mL_weight1_Mmux_output51
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn161 : X_LUT5
    generic map(
      INIT => X"6666666C"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multL_multRes(11),
      ADR1 => mL_weightUpdateMod0_multL_multRes(9),
      ADR2 => mL_weightUpdateMod0_multAll_posIn1(2),
      ADR3 => mL_weightUpdateMod0_multL_multRes(7),
      ADR4 => mL_weightUpdateMod0_multL_multRes(8),
      O => mL_weightUpdateMod0_multAll_posIn1(5)
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn171 : X_LUT6
    generic map(
      INIT => X"666666666666666C"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multL_multRes(11),
      ADR1 => mL_weightUpdateMod0_multL_multRes(10),
      ADR2 => mL_weightUpdateMod0_multAll_posIn1(2),
      ADR3 => mL_weightUpdateMod0_multL_multRes(7),
      ADR4 => mL_weightUpdateMod0_multL_multRes(8),
      ADR5 => mL_weightUpdateMod0_multL_multRes(9),
      O => mL_weightUpdateMod0_multAll_posIn1(6)
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn181 : X_LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multL_multRes(10),
      ADR1 => mL_weightUpdateMod0_multL_multRes(11),
      ADR2 => mL_weightUpdateMod0_multL_multRes(9),
      ADR3 => mL_weightUpdateMod0_multAll_posIn1(2),
      ADR4 => mL_weightUpdateMod0_multL_multRes(7),
      ADR5 => mL_weightUpdateMod0_multL_multRes(8),
      O => mL_weightUpdateMod0_multAll_posIn1(7)
    );
  mL_weightUpdateMod1_multAll_Mmux_output711 : X_LUT5
    generic map(
      INIT => X"9966956A"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(11),
      ADR1 => weightDeltaKOutNode_7_Q,
      ADR2 => mL_weightUpdateMod1_multR_multRes(10),
      ADR3 => mL_weightUpdateMod1_multR_multRes(11),
      ADR4 => mL_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mL_weightUpdateMod1_multAll_Mmux_output71
    );
  mL_weightUpdateMod0_multAll_Mmux_output711 : X_LUT5
    generic map(
      INIT => X"9966956A"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multL_multRes(11),
      ADR1 => weightDeltaKOutNode_7_Q,
      ADR2 => mL_weightUpdateMod0_multR_multRes(10),
      ADR3 => mL_weightUpdateMod0_multR_multRes(11),
      ADR4 => mL_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mL_weightUpdateMod0_multAll_Mmux_output71
    );
  mL_weightUpdateMod1_multAll_Mmux_output511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_fullProd(0),
      ADR1 => mL_weightUpdateMod1_multAll_multRes(5),
      ADR2 => mL_weightUpdateMod1_multAll_multRes(6),
      ADR3 => mL_weightUpdateMod1_multAll_multRes(7),
      O => mL_weightUpdateMod1_multAll_Mmux_output51
    );
  mL_weightUpdateMod0_multAll_Mmux_output511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multAll_multRes(7),
      ADR1 => mL_weightUpdateMod0_multAll_multRes(6),
      ADR2 => mL_weightUpdateMod0_multAll_multRes(5),
      ADR3 => mL_weightUpdateMod0_fullProd(0),
      O => mL_weightUpdateMod0_multAll_Mmux_output51
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn241 : X_LUT5
    generic map(
      INIT => X"01FEFF00"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_multRes(4),
      ADR1 => mL_weightUpdateMod1_multR_multRes(5),
      ADR2 => mL_weightUpdateMod1_multR_multRes(6),
      ADR3 => mL_weightUpdateMod1_multR_multRes(7),
      ADR4 => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multAll_posIn2_3_Q
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn241 : X_LUT5
    generic map(
      INIT => X"01FEFF00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multAll_posIn2(0),
      ADR1 => mL_weightUpdateMod0_multR_multRes(5),
      ADR2 => mL_weightUpdateMod0_multR_multRes(6),
      ADR3 => mL_weightUpdateMod0_multR_multRes(7),
      ADR4 => mL_weightUpdateMod0_multR_multRes(11),
      O => mL_weightUpdateMod0_multAll_posIn2(3)
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn151 : X_LUT4
    generic map(
      INIT => X"666C"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(11),
      ADR1 => mL_weightUpdateMod1_multL_multRes(8),
      ADR2 => mL_weightUpdateMod1_multL_multRes(6),
      ADR3 => mL_weightUpdateMod1_multL_multRes(7),
      O => mL_weightUpdateMod1_multAll_posIn1(4)
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn231 : X_LUT4
    generic map(
      INIT => X"1EF0"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_multRes(4),
      ADR1 => mL_weightUpdateMod1_multR_multRes(5),
      ADR2 => mL_weightUpdateMod1_multR_multRes(6),
      ADR3 => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn231 : X_LUT4
    generic map(
      INIT => X"1EF0"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multAll_posIn2(0),
      ADR1 => mL_weightUpdateMod0_multR_multRes(5),
      ADR2 => mL_weightUpdateMod0_multR_multRes(6),
      ADR3 => mL_weightUpdateMod0_multR_multRes(11),
      O => mL_weightUpdateMod0_multAll_posIn2(2)
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn151 : X_LUT4
    generic map(
      INIT => X"666C"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multL_multRes(11),
      ADR1 => mL_weightUpdateMod0_multL_multRes(8),
      ADR2 => mL_weightUpdateMod0_multAll_posIn1(2),
      ADR3 => mL_weightUpdateMod0_multL_multRes(7),
      O => mL_weightUpdateMod0_multAll_posIn1(4)
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn221 : X_LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multR_multRes(5),
      ADR1 => mL_weightUpdateMod0_multAll_posIn2(0),
      ADR2 => mL_weightUpdateMod0_multR_multRes(11),
      O => mL_weightUpdateMod0_multAll_posIn2(1)
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn221 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_multRes(4),
      ADR1 => mL_weightUpdateMod1_multR_multRes(5),
      ADR2 => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multAll_posIn2_1_Q
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn141 : X_LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multL_multRes(7),
      ADR1 => mL_weightUpdateMod0_multAll_posIn1(2),
      ADR2 => mL_weightUpdateMod0_multL_multRes(11),
      O => mL_weightUpdateMod0_multAll_posIn1(3)
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn141 : X_LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(7),
      ADR1 => mL_weightUpdateMod1_multL_multRes(11),
      ADR2 => mL_weightUpdateMod1_multL_multRes(6),
      O => mL_weightUpdateMod1_multAll_posIn1(3)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_121 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(8),
      ADR1 => mL_weightUpdateMod1_multL_multRes(6),
      ADR2 => mL_weightUpdateMod1_multL_multRes(7),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_111 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(8),
      ADR1 => mL_weightUpdateMod1_multL_multRes(9),
      ADR2 => mL_weightUpdateMod1_multL_multRes(6),
      ADR3 => mL_weightUpdateMod1_multL_multRes(7),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11
    );
  mM_weight0_Mmux_o481 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mM_weightIn0(7),
      O => mM_weight0_o4(7)
    );
  mM_weight0_Mmux_o471 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mM_weightIn0(6),
      O => mM_weight0_o4(6)
    );
  mM_weight0_Mmux_o461 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mM_weightIn0(5),
      O => mM_weight0_o4(5)
    );
  mM_weight0_Mmux_o451 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mM_weightIn0(4),
      O => mM_weight0_o4(4)
    );
  mM_weight0_Mmux_o441 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mM_weightIn0(3),
      O => mM_weight0_o4(3)
    );
  mM_weight0_Mmux_o431 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mM_weightIn0(2),
      O => mM_weight0_o4(2)
    );
  mM_weight0_Mmux_o421 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mM_weightIn0(1),
      O => mM_weight0_o4(1)
    );
  mM_weight0_Mmux_o411 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mM_weightIn0(0),
      O => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mM_weight0_Mmux_output21 : X_LUT5
    generic map(
      INIT => X"8FDFD080"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mM_weightIn0(1),
      ADR2 => mM_weightIn0(7),
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_13,
      O => mM_weightOut0(1)
    );
  mM_weight0_Mmux_output31 : X_LUT6
    generic map(
      INIT => X"8F8F8FDFD0D0D080"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mM_weightIn0(2),
      ADR2 => mM_weightIn0(7),
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_13,
      ADR5 => mM_weight0_ADDERTREE_INTERNAL_Madd_23,
      O => mM_weightOut0(2)
    );
  mM_weight0_Mmux_output61 : X_LUT6
    generic map(
      INIT => X"8F8FD0D08FDFD080"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mM_weightIn0(5),
      ADR2 => mM_weightIn0(7),
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_43,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => mM_weight0_Mmux_output51,
      O => mM_weightOut0(5)
    );
  mM_weight0_Mmux_output511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => mM_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mM_weight0_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_33,
      O => mM_weight0_Mmux_output51
    );
  mM_weight1_Mmux_o481 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mM_weightIn1(7),
      O => mM_weight1_o4(7)
    );
  mM_weight1_Mmux_o471 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mM_weightIn1(6),
      O => mM_weight1_o4(6)
    );
  mM_weight1_Mmux_o461 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mM_weightIn1(5),
      O => mM_weight1_o4(5)
    );
  mM_weight1_Mmux_o451 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mM_weightIn1(4),
      O => mM_weight1_o4(4)
    );
  mM_weight1_Mmux_o441 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mM_weightIn1(3),
      O => mM_weight1_o4(3)
    );
  mM_weight1_Mmux_o431 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mM_weightIn1(2),
      O => mM_weight1_o4(2)
    );
  mM_weight1_Mmux_o421 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mM_weightIn1(1),
      O => mM_weight1_o4(1)
    );
  mM_weight1_Mmux_o411 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mM_weightIn1(0),
      O => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mM_weight1_Mmux_output21 : X_LUT5
    generic map(
      INIT => X"8FDFD080"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mM_weightIn1(1),
      ADR2 => mM_weightIn1(7),
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_13,
      O => mM_weightOut1(1)
    );
  mM_weight1_Mmux_output31 : X_LUT6
    generic map(
      INIT => X"8F8F8FDFD0D0D080"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mM_weightIn1(2),
      ADR2 => mM_weightIn1(7),
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_13,
      ADR5 => mM_weight1_ADDERTREE_INTERNAL_Madd_23,
      O => mM_weightOut1(2)
    );
  mM_weight1_Mmux_output61 : X_LUT6
    generic map(
      INIT => X"8F8FD0D08FDFD080"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mM_weightIn1(5),
      ADR2 => mM_weightIn1(7),
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_43,
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => mM_weight1_Mmux_output51,
      O => mM_weightOut1(5)
    );
  mM_weight1_Mmux_output511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => mM_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mM_weight1_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_33,
      O => mM_weight1_Mmux_output51
    );
  mM_weightUpdateMod1_multAll_Mmux_output711 : X_LUT5
    generic map(
      INIT => X"9966956A"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(11),
      ADR1 => weightDeltaKOutNode_15_Q,
      ADR2 => mM_weightUpdateMod1_multR_multRes(10),
      ADR3 => mM_weightUpdateMod1_multR_multRes(11),
      ADR4 => mM_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mM_weightUpdateMod1_multAll_Mmux_output71
    );
  mM_weightUpdateMod0_multAll_Mmux_output711 : X_LUT5
    generic map(
      INIT => X"9966956A"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(11),
      ADR1 => weightDeltaKOutNode_15_Q,
      ADR2 => mM_weightUpdateMod0_multR_multRes(10),
      ADR3 => mM_weightUpdateMod0_multR_multRes(11),
      ADR4 => mM_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mM_weightUpdateMod0_multAll_Mmux_output71
    );
  mM_weightUpdateMod1_multAll_Mmux_output511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_fullProd(0),
      ADR1 => mM_weightUpdateMod1_multAll_multRes(5),
      ADR2 => mM_weightUpdateMod1_multAll_multRes(6),
      ADR3 => mM_weightUpdateMod1_multAll_multRes(7),
      O => mM_weightUpdateMod1_multAll_Mmux_output51
    );
  mM_weightUpdateMod0_multAll_Mmux_output511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_fullProd(0),
      ADR1 => mM_weightUpdateMod0_multAll_multRes(5),
      ADR2 => mM_weightUpdateMod0_multAll_multRes(6),
      ADR3 => mM_weightUpdateMod0_multAll_multRes(7),
      O => mM_weightUpdateMod0_multAll_Mmux_output51
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn241 : X_LUT5
    generic map(
      INIT => X"01FEFF00"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_multRes(4),
      ADR1 => mM_weightUpdateMod1_multR_multRes(5),
      ADR2 => mM_weightUpdateMod1_multR_multRes(6),
      ADR3 => mM_weightUpdateMod1_multR_multRes(7),
      ADR4 => mM_weightUpdateMod1_multR_multRes(11),
      O => mM_weightUpdateMod1_multAll_posIn2_3_Q
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn241 : X_LUT5
    generic map(
      INIT => X"01FEFF00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_multRes(4),
      ADR1 => mM_weightUpdateMod0_multR_multRes(5),
      ADR2 => mM_weightUpdateMod0_multR_multRes(6),
      ADR3 => mM_weightUpdateMod0_multR_multRes(7),
      ADR4 => mM_weightUpdateMod0_multR_multRes(11),
      O => mM_weightUpdateMod0_multAll_posIn2_3_Q
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn151 : X_LUT4
    generic map(
      INIT => X"666C"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(11),
      ADR1 => mM_weightUpdateMod1_multL_multRes(8),
      ADR2 => mM_weightUpdateMod1_multL_multRes(6),
      ADR3 => mM_weightUpdateMod1_multL_multRes(7),
      O => mM_weightUpdateMod1_multAll_posIn1(4)
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn151 : X_LUT4
    generic map(
      INIT => X"666C"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(11),
      ADR1 => mM_weightUpdateMod0_multL_multRes(8),
      ADR2 => mM_weightUpdateMod0_multL_multRes(6),
      ADR3 => mM_weightUpdateMod0_multL_multRes(7),
      O => mM_weightUpdateMod0_multAll_posIn1(4)
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn231 : X_LUT4
    generic map(
      INIT => X"1EF0"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_multRes(4),
      ADR1 => mM_weightUpdateMod1_multR_multRes(5),
      ADR2 => mM_weightUpdateMod1_multR_multRes(6),
      ADR3 => mM_weightUpdateMod1_multR_multRes(11),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn231 : X_LUT4
    generic map(
      INIT => X"1EF0"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_multRes(4),
      ADR1 => mM_weightUpdateMod0_multR_multRes(5),
      ADR2 => mM_weightUpdateMod0_multR_multRes(6),
      ADR3 => mM_weightUpdateMod0_multR_multRes(11),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn221 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_multRes(4),
      ADR1 => mM_weightUpdateMod0_multR_multRes(5),
      ADR2 => mM_weightUpdateMod0_multR_multRes(11),
      O => mM_weightUpdateMod0_multAll_posIn2_1_Q
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn221 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_multRes(4),
      ADR1 => mM_weightUpdateMod1_multR_multRes(5),
      ADR2 => mM_weightUpdateMod1_multR_multRes(11),
      O => mM_weightUpdateMod1_multAll_posIn2_1_Q
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn141 : X_LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(7),
      ADR1 => mM_weightUpdateMod0_multL_multRes(11),
      ADR2 => mM_weightUpdateMod0_multL_multRes(6),
      O => mM_weightUpdateMod0_multAll_posIn1(3)
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn141 : X_LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(7),
      ADR1 => mM_weightUpdateMod1_multL_multRes(11),
      ADR2 => mM_weightUpdateMod1_multL_multRes(6),
      O => mM_weightUpdateMod1_multAll_posIn1(3)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_121 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(8),
      ADR1 => mM_weightUpdateMod0_multL_multRes(6),
      ADR2 => mM_weightUpdateMod0_multL_multRes(7),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_121 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(8),
      ADR1 => mM_weightUpdateMod1_multL_multRes(6),
      ADR2 => mM_weightUpdateMod1_multL_multRes(7),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_111 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(8),
      ADR1 => mM_weightUpdateMod1_multL_multRes(9),
      ADR2 => mM_weightUpdateMod1_multL_multRes(6),
      ADR3 => mM_weightUpdateMod1_multL_multRes(7),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_111 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(8),
      ADR1 => mM_weightUpdateMod0_multL_multRes(9),
      ADR2 => mM_weightUpdateMod0_multL_multRes(6),
      ADR3 => mM_weightUpdateMod0_multL_multRes(7),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11
    );
  mR_weight0_Mmux_o481 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mR_weightIn0(7),
      O => mR_weight0_o4(7)
    );
  mR_weight0_Mmux_o471 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mR_weightIn0(6),
      O => mR_weight0_o4(6)
    );
  mR_weight0_Mmux_o461 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mR_weightIn0(5),
      O => mR_weight0_o4(5)
    );
  mR_weight0_Mmux_o451 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mR_weightIn0(4),
      O => mR_weight0_o4(4)
    );
  mR_weight0_Mmux_o441 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mR_weightIn0(3),
      O => mR_weight0_o4(3)
    );
  mR_weight0_Mmux_o431 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mR_weightIn0(2),
      O => mR_weight0_o4(2)
    );
  mR_weight0_Mmux_o421 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mR_weightIn0(1),
      O => mR_weight0_o4(1)
    );
  mR_weight0_Mmux_o411 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mR_weightIn0(0),
      O => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mR_weight0_Mmux_output21 : X_LUT5
    generic map(
      INIT => X"8FDFD080"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mR_weightIn0(1),
      ADR2 => mR_weightIn0(7),
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_13,
      O => mR_weightOut0(1)
    );
  mR_weight0_Mmux_output31 : X_LUT6
    generic map(
      INIT => X"8F8F8FDFD0D0D080"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mR_weightIn0(2),
      ADR2 => mR_weightIn0(7),
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_13,
      ADR5 => mR_weight0_ADDERTREE_INTERNAL_Madd_23,
      O => mR_weightOut0(2)
    );
  mR_weight0_Mmux_output61 : X_LUT6
    generic map(
      INIT => X"8F8FD0D08FDFD080"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mR_weightIn0(5),
      ADR2 => mR_weightIn0(7),
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_43,
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => mR_weight0_Mmux_output51,
      O => mR_weightOut0(5)
    );
  mR_weight0_Mmux_output511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => mR_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mR_weight0_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_33,
      O => mR_weight0_Mmux_output51
    );
  mR_weight1_Mmux_o481 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mR_weightIn1(7),
      O => mR_weight1_o4(7)
    );
  mR_weight1_Mmux_o471 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mR_weightIn1(6),
      O => mR_weight1_o4(6)
    );
  mR_weight1_Mmux_o461 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mR_weightIn1(5),
      O => mR_weight1_o4(5)
    );
  mR_weight1_Mmux_o451 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mR_weightIn1(4),
      O => mR_weight1_o4(4)
    );
  mR_weight1_Mmux_o441 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mR_weightIn1(3),
      O => mR_weight1_o4(3)
    );
  mR_weight1_Mmux_o431 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mR_weightIn1(2),
      O => mR_weight1_o4(2)
    );
  mR_weight1_Mmux_o421 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mR_weightIn1(1),
      O => mR_weight1_o4(1)
    );
  mR_weight1_Mmux_o411 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mR_weightIn1(0),
      O => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mR_weight1_Mmux_output21 : X_LUT5
    generic map(
      INIT => X"8FDFD080"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mR_weightIn1(1),
      ADR2 => mR_weightIn1(7),
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_13,
      O => mR_weightOut1(1)
    );
  mR_weight1_Mmux_output31 : X_LUT6
    generic map(
      INIT => X"8F8F8FDFD0D0D080"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mR_weightIn1(2),
      ADR2 => mR_weightIn1(7),
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_13,
      ADR5 => mR_weight1_ADDERTREE_INTERNAL_Madd_23,
      O => mR_weightOut1(2)
    );
  mR_weight1_Mmux_output61 : X_LUT6
    generic map(
      INIT => X"8F8FD0D08FDFD080"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mR_weightIn1(5),
      ADR2 => mR_weightIn1(7),
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_43,
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => mR_weight1_Mmux_output51,
      O => mR_weightOut1(5)
    );
  mR_weight1_Mmux_output511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => mR_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mR_weight1_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_33,
      O => mR_weight1_Mmux_output51
    );
  mR_weightUpdateMod1_multAll_Mmux_output711 : X_LUT5
    generic map(
      INIT => X"9966956A"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(11),
      ADR1 => weightDeltaKOutNode_23_Q,
      ADR2 => mR_weightUpdateMod1_multR_multRes(10),
      ADR3 => mR_weightUpdateMod1_multR_multRes(11),
      ADR4 => mR_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod1_multAll_Mmux_output71
    );
  mR_weightUpdateMod0_multAll_Mmux_output711 : X_LUT5
    generic map(
      INIT => X"9966956A"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(11),
      ADR1 => weightDeltaKOutNode_23_Q,
      ADR2 => mR_weightUpdateMod0_multR_multRes(10),
      ADR3 => mR_weightUpdateMod0_multR_multRes(11),
      ADR4 => mR_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod0_multAll_Mmux_output71
    );
  mR_weightUpdateMod1_multAll_Mmux_output511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_fullProd(0),
      ADR1 => mR_weightUpdateMod1_multAll_multRes(5),
      ADR2 => mR_weightUpdateMod1_multAll_multRes(6),
      ADR3 => mR_weightUpdateMod1_multAll_multRes(7),
      O => mR_weightUpdateMod1_multAll_Mmux_output51
    );
  mR_weightUpdateMod0_multAll_Mmux_output511 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_fullProd(0),
      ADR1 => mR_weightUpdateMod0_multAll_multRes(5),
      ADR2 => mR_weightUpdateMod0_multAll_multRes(6),
      ADR3 => mR_weightUpdateMod0_multAll_multRes(7),
      O => mR_weightUpdateMod0_multAll_Mmux_output51
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn241 : X_LUT5
    generic map(
      INIT => X"01FEFF00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_multRes(4),
      ADR1 => mR_weightUpdateMod1_multR_multRes(5),
      ADR2 => mR_weightUpdateMod1_multR_multRes(6),
      ADR3 => mR_weightUpdateMod1_multR_multRes(7),
      ADR4 => mR_weightUpdateMod1_multR_multRes(11),
      O => mR_weightUpdateMod1_multAll_posIn2_3_Q
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn241 : X_LUT5
    generic map(
      INIT => X"01FEFF00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_multRes(4),
      ADR1 => mR_weightUpdateMod0_multR_multRes(5),
      ADR2 => mR_weightUpdateMod0_multR_multRes(6),
      ADR3 => mR_weightUpdateMod0_multR_multRes(7),
      ADR4 => mR_weightUpdateMod0_multR_multRes(11),
      O => mR_weightUpdateMod0_multAll_posIn2_3_Q
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn151 : X_LUT4
    generic map(
      INIT => X"666C"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(11),
      ADR1 => mR_weightUpdateMod1_multL_multRes(8),
      ADR2 => mR_weightUpdateMod1_multL_multRes(6),
      ADR3 => mR_weightUpdateMod1_multL_multRes(7),
      O => mR_weightUpdateMod1_multAll_posIn1(4)
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn151 : X_LUT4
    generic map(
      INIT => X"666C"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(11),
      ADR1 => mR_weightUpdateMod0_multL_multRes(8),
      ADR2 => mR_weightUpdateMod0_multL_multRes(6),
      ADR3 => mR_weightUpdateMod0_multL_multRes(7),
      O => mR_weightUpdateMod0_multAll_posIn1(4)
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn231 : X_LUT4
    generic map(
      INIT => X"1EF0"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_multRes(4),
      ADR1 => mR_weightUpdateMod1_multR_multRes(5),
      ADR2 => mR_weightUpdateMod1_multR_multRes(6),
      ADR3 => mR_weightUpdateMod1_multR_multRes(11),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn231 : X_LUT4
    generic map(
      INIT => X"1EF0"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_multRes(4),
      ADR1 => mR_weightUpdateMod0_multR_multRes(5),
      ADR2 => mR_weightUpdateMod0_multR_multRes(6),
      ADR3 => mR_weightUpdateMod0_multR_multRes(11),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn221 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_multRes(4),
      ADR1 => mR_weightUpdateMod0_multR_multRes(5),
      ADR2 => mR_weightUpdateMod0_multR_multRes(11),
      O => mR_weightUpdateMod0_multAll_posIn2_1_Q
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn221 : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_multRes(4),
      ADR1 => mR_weightUpdateMod1_multR_multRes(5),
      ADR2 => mR_weightUpdateMod1_multR_multRes(11),
      O => mR_weightUpdateMod1_multAll_posIn2_1_Q
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn141 : X_LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(7),
      ADR1 => mR_weightUpdateMod0_multL_multRes(11),
      ADR2 => mR_weightUpdateMod0_multL_multRes(6),
      O => mR_weightUpdateMod0_multAll_posIn1(3)
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn141 : X_LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(7),
      ADR1 => mR_weightUpdateMod1_multL_multRes(11),
      ADR2 => mR_weightUpdateMod1_multL_multRes(6),
      O => mR_weightUpdateMod1_multAll_posIn1(3)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_121 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(8),
      ADR1 => mR_weightUpdateMod0_multL_multRes(6),
      ADR2 => mR_weightUpdateMod0_multL_multRes(7),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_121 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(8),
      ADR1 => mR_weightUpdateMod1_multL_multRes(6),
      ADR2 => mR_weightUpdateMod1_multL_multRes(7),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_111 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(8),
      ADR1 => mR_weightUpdateMod1_multL_multRes(9),
      ADR2 => mR_weightUpdateMod1_multL_multRes(6),
      ADR3 => mR_weightUpdateMod1_multL_multRes(7),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_111 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(8),
      ADR1 => mR_weightUpdateMod0_multL_multRes(9),
      ADR2 => mR_weightUpdateMod0_multL_multRes(6),
      ADR3 => mR_weightUpdateMod0_multL_multRes(7),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11
    );
  t_weightDKMult2_Mmux_output6_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => t_weightDKMult2_multRes(7),
      ADR1 => t_weightDKMult2_multRes(6),
      ADR2 => t_weightDKMult2_multRes(5),
      ADR3 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12
    );
  t_weightDKMult1_Mmux_output4_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => t_weightDKMult1_multRes(7),
      ADR1 => t_weightDKMult1_multRes(6),
      ADR2 => t_weightDKMult1_multRes(5),
      ADR3 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12
    );
  t_weightDKMult0_Mmux_output6_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => t_weightDKMult0_multRes(7),
      ADR1 => t_weightDKMult0_multRes(6),
      ADR2 => t_weightDKMult0_multRes(5),
      ADR3 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12
    );
  t_weight2_Mmux_output4_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => t_weight2_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => t_weight2_ADDERTREE_INTERNAL_Madd_13,
      O => N8
    );
  t_weight2_Mmux_output4 : X_LUT6
    generic map(
      INIT => X"B3B3B3BF8C8C8C80"
    )
    port map (
      ADR0 => t_weightIn2(3),
      ADR1 => t_weightIn2(7),
      ADR2 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_23,
      ADR4 => N8,
      ADR5 => t_weight2_ADDERTREE_INTERNAL_Madd_33,
      O => t_weightOut2(3)
    );
  t_weight1_Mmux_output4_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => t_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => t_weight1_ADDERTREE_INTERNAL_Madd_13,
      O => N10
    );
  t_weight1_Mmux_output4 : X_LUT6
    generic map(
      INIT => X"B3B3B3BF8C8C8C80"
    )
    port map (
      ADR0 => t_weightIn1(3),
      ADR1 => t_weightIn1(7),
      ADR2 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_23,
      ADR4 => N10,
      ADR5 => t_weight1_ADDERTREE_INTERNAL_Madd_33,
      O => t_weightOut1_3_Q
    );
  t_weight0_Mmux_output4_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => t_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => t_weight0_ADDERTREE_INTERNAL_Madd_13,
      O => N12
    );
  t_weight0_Mmux_output4 : X_LUT6
    generic map(
      INIT => X"B3B3B3BF8C8C8C80"
    )
    port map (
      ADR0 => t_weightIn0(3),
      ADR1 => t_weightIn0(7),
      ADR2 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_23,
      ADR4 => N12,
      ADR5 => t_weight0_ADDERTREE_INTERNAL_Madd_33,
      O => t_weightOut0(3)
    );
  Input_1_IBUF : X_BUF
    port map (
      I => Input(1),
      O => Input_1_IBUF_3
    );
  Input_0_IBUF : X_BUF
    port map (
      I => Input(0),
      O => Input_0_IBUF_4
    );
  corrOut_4_IBUF : X_BUF
    port map (
      I => corrOut(4),
      O => corrOut_4_IBUF_5
    );
  corrOut_3_IBUF : X_BUF
    port map (
      I => corrOut(3),
      O => corrOut_3_IBUF_6
    );
  corrOut_2_IBUF : X_BUF
    port map (
      I => corrOut(2),
      O => corrOut_2_IBUF_7
    );
  corrOut_1_IBUF : X_BUF
    port map (
      I => corrOut(1),
      O => corrOut_1_IBUF_8
    );
  corrOut_0_IBUF : X_BUF
    port map (
      I => corrOut(0),
      O => corrOut_0_IBUF_9
    );
  update_IBUF : X_BUF
    port map (
      I => update,
      O => update_IBUF_10
    );
  t_ADDERTREE_INTERNAL_Madd6_cy_0_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd6_lut(0),
      O => t_ADDERTREE_INTERNAL_Madd6_cy_0_rt_4865,
      ADR1 => GND
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4866,
      ADR1 => GND
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4867,
      ADR1 => GND
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_10_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(10),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_10_rt_4868,
      ADR1 => GND
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_9_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(9),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_9_rt_4869,
      ADR1 => GND
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(8),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_rt_4870,
      ADR1 => GND
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_7_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(7),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_7_rt_4871,
      ADR1 => GND
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_6_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(6),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_6_rt_4872,
      ADR1 => GND
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_5_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(5),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_5_rt_4873,
      ADR1 => GND
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(4),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_rt_4874,
      ADR1 => GND
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_10_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(10),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_10_rt_4875,
      ADR1 => GND
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_9_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(9),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_9_rt_4876,
      ADR1 => GND
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(8),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_rt_4877,
      ADR1 => GND
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_7_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(7),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_7_rt_4878,
      ADR1 => GND
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_6_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(6),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_6_rt_4879,
      ADR1 => GND
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_5_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(5),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_5_rt_4880,
      ADR1 => GND
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(4),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_rt_4881,
      ADR1 => GND
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_10_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(10),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_10_rt_4882,
      ADR1 => GND
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(9),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_rt_4883,
      ADR1 => GND
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_8_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(8),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_8_rt_4884,
      ADR1 => GND
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_7_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(7),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_7_rt_4885,
      ADR1 => GND
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_6_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(6),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_6_rt_4886,
      ADR1 => GND
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_10_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(10),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_10_rt_4887,
      ADR1 => GND
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(9),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_rt_4888,
      ADR1 => GND
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_8_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(8),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_8_rt_4889,
      ADR1 => GND
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_7_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(7),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_7_rt_4890,
      ADR1 => GND
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_6_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(6),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_6_rt_4891,
      ADR1 => GND
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_4_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(4),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_4_rt_4892,
      ADR1 => GND
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_3_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(3),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_3_rt_4893,
      ADR1 => GND
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(10),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_rt_4894,
      ADR1 => GND
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_9_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(9),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_9_rt_4895,
      ADR1 => GND
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(10),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_rt_4896,
      ADR1 => GND
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_9_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(9),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_9_rt_4897,
      ADR1 => GND
    );
  mL_ADDERTREE_INTERNAL_Madd20_cy_0_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd20_lut(0),
      O => mL_ADDERTREE_INTERNAL_Madd20_cy_0_rt_4898,
      ADR1 => GND
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4899,
      ADR1 => GND
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4900,
      ADR1 => GND
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_10_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(10),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_10_rt_4901,
      ADR1 => GND
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_9_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(9),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_9_rt_4902,
      ADR1 => GND
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(8),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_rt_4903,
      ADR1 => GND
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_7_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(7),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_7_rt_4904,
      ADR1 => GND
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_6_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(6),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_6_rt_4905,
      ADR1 => GND
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_5_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(5),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_5_rt_4906,
      ADR1 => GND
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(4),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_rt_4907,
      ADR1 => GND
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_10_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(10),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_10_rt_4908,
      ADR1 => GND
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_9_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(9),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_9_rt_4909,
      ADR1 => GND
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(8),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_rt_4910,
      ADR1 => GND
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_7_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(7),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_7_rt_4911,
      ADR1 => GND
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_6_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(6),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_6_rt_4912,
      ADR1 => GND
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_5_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(5),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_5_rt_4913,
      ADR1 => GND
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(4),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_rt_4914,
      ADR1 => GND
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_10_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(10),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_10_rt_4915,
      ADR1 => GND
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(9),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_rt_4916,
      ADR1 => GND
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_8_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(8),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_8_rt_4917,
      ADR1 => GND
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_7_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(7),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_7_rt_4918,
      ADR1 => GND
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_6_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(6),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_6_rt_4919,
      ADR1 => GND
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_10_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(10),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_10_rt_4920,
      ADR1 => GND
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(9),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_rt_4921,
      ADR1 => GND
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_8_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(8),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_8_rt_4922,
      ADR1 => GND
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_7_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(7),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_7_rt_4923,
      ADR1 => GND
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_6_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(6),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_6_rt_4924,
      ADR1 => GND
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_4_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(4),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_4_rt_4925,
      ADR1 => GND
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_3_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(3),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_3_rt_4926,
      ADR1 => GND
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_4_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(4),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_4_rt_4927,
      ADR1 => GND
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_3_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(3),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_3_rt_4928,
      ADR1 => GND
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(10),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_rt_4929,
      ADR1 => GND
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_9_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(9),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_9_rt_4930,
      ADR1 => GND
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(10),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_rt_4931,
      ADR1 => GND
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_9_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(9),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_9_rt_4932,
      ADR1 => GND
    );
  mM_ADDERTREE_INTERNAL_Madd20_cy_0_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd20_lut(0),
      O => mM_ADDERTREE_INTERNAL_Madd20_cy_0_rt_4933,
      ADR1 => GND
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4934,
      ADR1 => GND
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_rt_4935,
      ADR1 => GND
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_10_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(10),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_10_rt_4936,
      ADR1 => GND
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_9_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(9),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_9_rt_4937,
      ADR1 => GND
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(8),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_rt_4938,
      ADR1 => GND
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_7_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(7),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_7_rt_4939,
      ADR1 => GND
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_6_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(6),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_6_rt_4940,
      ADR1 => GND
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_5_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(5),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_5_rt_4941,
      ADR1 => GND
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(4),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_rt_4942,
      ADR1 => GND
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_10_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(10),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_10_rt_4943,
      ADR1 => GND
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_9_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(9),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_9_rt_4944,
      ADR1 => GND
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(8),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_rt_4945,
      ADR1 => GND
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_7_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(7),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_7_rt_4946,
      ADR1 => GND
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_6_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(6),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_6_rt_4947,
      ADR1 => GND
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_5_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(5),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_5_rt_4948,
      ADR1 => GND
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(4),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_rt_4949,
      ADR1 => GND
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_10_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(10),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_10_rt_4950,
      ADR1 => GND
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(9),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_rt_4951,
      ADR1 => GND
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_8_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(8),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_8_rt_4952,
      ADR1 => GND
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_7_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(7),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_7_rt_4953,
      ADR1 => GND
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_6_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(6),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_6_rt_4954,
      ADR1 => GND
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_10_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(10),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_10_rt_4955,
      ADR1 => GND
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(9),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_rt_4956,
      ADR1 => GND
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_8_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(8),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_8_rt_4957,
      ADR1 => GND
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_7_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(7),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_7_rt_4958,
      ADR1 => GND
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_6_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(6),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_6_rt_4959,
      ADR1 => GND
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_4_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(4),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_4_rt_4960,
      ADR1 => GND
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_3_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(3),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_3_rt_4961,
      ADR1 => GND
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_4_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(4),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_4_rt_4962,
      ADR1 => GND
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_3_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(3),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_3_rt_4963,
      ADR1 => GND
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(10),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_rt_4964,
      ADR1 => GND
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_9_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(9),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_9_rt_4965,
      ADR1 => GND
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(10),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_rt_4966,
      ADR1 => GND
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_9_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(9),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_9_rt_4967,
      ADR1 => GND
    );
  mR_ADDERTREE_INTERNAL_Madd20_cy_0_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd20_lut(0),
      O => mR_ADDERTREE_INTERNAL_Madd20_cy_0_rt_4968,
      ADR1 => GND
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => input_result(1),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_rt_4969,
      ADR1 => GND
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => input_result(0),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_rt_4970,
      ADR1 => GND
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => input_result(1),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_rt_4971,
      ADR1 => GND
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => input_result(0),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_rt_4972,
      ADR1 => GND
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => input_result(1),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_rt_4973,
      ADR1 => GND
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => input_result(0),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_rt_4974,
      ADR1 => GND
    );
  t_deltaKMult_Mmux_output84_SW0 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => t_deltaKMult_multRes(10),
      ADR1 => t_deltaKMult_multRes(6),
      ADR2 => t_deltaKMult_multRes(5),
      ADR3 => t_deltaKMult_multRes(4),
      O => N48
    );
  t_deltaKMult_Mmux_output84 : X_LUT6
    generic map(
      INIT => X"AA55AB54AA55AA55"
    )
    port map (
      ADR0 => t_Msub_errorK_cy(4),
      ADR1 => t_deltaKMult_multRes(9),
      ADR2 => t_deltaKMult_multRes(8),
      ADR3 => t_deltaKMult_multRes(11),
      ADR4 => t_deltaKMult_multRes(7),
      ADR5 => N48,
      O => t_deltaKTemp(7)
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_4_Q : X_LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      ADR0 => mL_weightIn0(4),
      ADR1 => mL_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mL_weightUpdateMod0_multAll_multRes(8),
      ADR3 => mL_weightUpdateMod0_multAll_Mmux_output51,
      O => mL_weightUpdateMod0_Madd_newWeight_lut(4)
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_5_Q : X_LUT5
    generic map(
      INIT => X"9696965A"
    )
    port map (
      ADR0 => mL_weightIn0(5),
      ADR1 => mL_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mL_weightUpdateMod0_multAll_multRes(9),
      ADR3 => mL_weightUpdateMod0_multAll_multRes(8),
      ADR4 => mL_weightUpdateMod0_multAll_Mmux_output51,
      O => mL_weightUpdateMod0_Madd_newWeight_lut(5)
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      INIT => X"969696969696965A"
    )
    port map (
      ADR0 => mL_weightIn0(6),
      ADR1 => mL_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mL_weightUpdateMod0_multAll_multRes(10),
      ADR3 => mL_weightUpdateMod0_multAll_multRes(9),
      ADR4 => mL_weightUpdateMod0_multAll_multRes(8),
      ADR5 => mL_weightUpdateMod0_multAll_Mmux_output51,
      O => mL_weightUpdateMod0_Madd_newWeight_lut(6)
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      INIT => X"999999956666666A"
    )
    port map (
      ADR0 => mL_weightIn1(3),
      ADR1 => mL_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mL_weightUpdateMod1_fullProd(0),
      ADR3 => mL_weightUpdateMod1_multAll_multRes(5),
      ADR4 => mL_weightUpdateMod1_multAll_multRes(6),
      ADR5 => mL_weightUpdateMod1_multAll_multRes(7),
      O => mL_weightUpdateMod1_Madd_newWeight_lut(3)
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      INIT => X"999999956666666A"
    )
    port map (
      ADR0 => mM_weightIn0(3),
      ADR1 => mM_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mM_weightUpdateMod0_fullProd(0),
      ADR3 => mM_weightUpdateMod0_multAll_multRes(5),
      ADR4 => mM_weightUpdateMod0_multAll_multRes(6),
      ADR5 => mM_weightUpdateMod0_multAll_multRes(7),
      O => mM_weightUpdateMod0_Madd_newWeight_lut(3)
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      INIT => X"999999956666666A"
    )
    port map (
      ADR0 => mM_weightIn1(3),
      ADR1 => mM_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mM_weightUpdateMod1_fullProd(0),
      ADR3 => mM_weightUpdateMod1_multAll_multRes(5),
      ADR4 => mM_weightUpdateMod1_multAll_multRes(6),
      ADR5 => mM_weightUpdateMod1_multAll_multRes(7),
      O => mM_weightUpdateMod1_Madd_newWeight_lut(3)
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      INIT => X"999999956666666A"
    )
    port map (
      ADR0 => mR_weightIn0(3),
      ADR1 => mR_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mR_weightUpdateMod0_fullProd(0),
      ADR3 => mR_weightUpdateMod0_multAll_multRes(5),
      ADR4 => mR_weightUpdateMod0_multAll_multRes(6),
      ADR5 => mR_weightUpdateMod0_multAll_multRes(7),
      O => mR_weightUpdateMod0_Madd_newWeight_lut(3)
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      INIT => X"999999956666666A"
    )
    port map (
      ADR0 => mR_weightIn1(3),
      ADR1 => mR_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mR_weightUpdateMod1_fullProd(0),
      ADR3 => mR_weightUpdateMod1_multAll_multRes(5),
      ADR4 => mR_weightUpdateMod1_multAll_multRes(6),
      ADR5 => mR_weightUpdateMod1_multAll_multRes(7),
      O => mR_weightUpdateMod1_Madd_newWeight_lut(3)
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_2_Q : X_LUT5
    generic map(
      INIT => X"9966956A"
    )
    port map (
      ADR0 => mL_weightIn1(2),
      ADR1 => mL_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mL_weightUpdateMod1_fullProd(0),
      ADR3 => mL_weightUpdateMod1_multAll_multRes(6),
      ADR4 => mL_weightUpdateMod1_multAll_multRes(5),
      O => mL_weightUpdateMod1_Madd_newWeight_lut(2)
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_2_Q : X_LUT5
    generic map(
      INIT => X"9966956A"
    )
    port map (
      ADR0 => mM_weightIn0(2),
      ADR1 => mM_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mM_weightUpdateMod0_fullProd(0),
      ADR3 => mM_weightUpdateMod0_multAll_multRes(6),
      ADR4 => mM_weightUpdateMod0_multAll_multRes(5),
      O => mM_weightUpdateMod0_Madd_newWeight_lut(2)
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_2_Q : X_LUT5
    generic map(
      INIT => X"9966956A"
    )
    port map (
      ADR0 => mM_weightIn1(2),
      ADR1 => mM_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mM_weightUpdateMod1_fullProd(0),
      ADR3 => mM_weightUpdateMod1_multAll_multRes(6),
      ADR4 => mM_weightUpdateMod1_multAll_multRes(5),
      O => mM_weightUpdateMod1_Madd_newWeight_lut(2)
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_2_Q : X_LUT5
    generic map(
      INIT => X"9966956A"
    )
    port map (
      ADR0 => mR_weightIn0(2),
      ADR1 => mR_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mR_weightUpdateMod0_fullProd(0),
      ADR3 => mR_weightUpdateMod0_multAll_multRes(6),
      ADR4 => mR_weightUpdateMod0_multAll_multRes(5),
      O => mR_weightUpdateMod0_Madd_newWeight_lut(2)
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_2_Q : X_LUT5
    generic map(
      INIT => X"9966956A"
    )
    port map (
      ADR0 => mR_weightIn1(2),
      ADR1 => mR_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mR_weightUpdateMod1_fullProd(0),
      ADR3 => mR_weightUpdateMod1_multAll_multRes(6),
      ADR4 => mR_weightUpdateMod1_multAll_multRes(5),
      O => mR_weightUpdateMod1_Madd_newWeight_lut(2)
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_1_Q : X_LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      ADR0 => mL_weightIn0(1),
      ADR1 => mL_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mL_weightUpdateMod0_multAll_multRes(5),
      ADR3 => mL_weightUpdateMod0_fullProd(0),
      O => mL_weightUpdateMod0_Madd_newWeight_lut(1)
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_2_Q : X_LUT5
    generic map(
      INIT => X"9696965A"
    )
    port map (
      ADR0 => mL_weightIn0(2),
      ADR1 => mL_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mL_weightUpdateMod0_multAll_multRes(6),
      ADR3 => mL_weightUpdateMod0_multAll_multRes(5),
      ADR4 => mL_weightUpdateMod0_fullProd(0),
      O => mL_weightUpdateMod0_Madd_newWeight_lut(2)
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      INIT => X"969696969696965A"
    )
    port map (
      ADR0 => mL_weightIn0(3),
      ADR1 => mL_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mL_weightUpdateMod0_multAll_multRes(7),
      ADR3 => mL_weightUpdateMod0_multAll_multRes(6),
      ADR4 => mL_weightUpdateMod0_multAll_multRes(5),
      ADR5 => mL_weightUpdateMod0_fullProd(0),
      O => mL_weightUpdateMod0_Madd_newWeight_lut(3)
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_1_Q : X_LUT4
    generic map(
      INIT => X"956A"
    )
    port map (
      ADR0 => mL_weightIn1(1),
      ADR1 => mL_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mL_weightUpdateMod1_fullProd(0),
      ADR3 => mL_weightUpdateMod1_multAll_multRes(5),
      O => mL_weightUpdateMod1_Madd_newWeight_lut(1)
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_1_Q : X_LUT4
    generic map(
      INIT => X"956A"
    )
    port map (
      ADR0 => mM_weightIn0(1),
      ADR1 => mM_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mM_weightUpdateMod0_fullProd(0),
      ADR3 => mM_weightUpdateMod0_multAll_multRes(5),
      O => mM_weightUpdateMod0_Madd_newWeight_lut(1)
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_1_Q : X_LUT4
    generic map(
      INIT => X"956A"
    )
    port map (
      ADR0 => mM_weightIn1(1),
      ADR1 => mM_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mM_weightUpdateMod1_fullProd(0),
      ADR3 => mM_weightUpdateMod1_multAll_multRes(5),
      O => mM_weightUpdateMod1_Madd_newWeight_lut(1)
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_1_Q : X_LUT4
    generic map(
      INIT => X"956A"
    )
    port map (
      ADR0 => mR_weightIn0(1),
      ADR1 => mR_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mR_weightUpdateMod0_fullProd(0),
      ADR3 => mR_weightUpdateMod0_multAll_multRes(5),
      O => mR_weightUpdateMod0_Madd_newWeight_lut(1)
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_1_Q : X_LUT4
    generic map(
      INIT => X"956A"
    )
    port map (
      ADR0 => mR_weightIn1(1),
      ADR1 => mR_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mR_weightUpdateMod1_fullProd(0),
      ADR3 => mR_weightUpdateMod1_multAll_multRes(5),
      O => mR_weightUpdateMod1_Madd_newWeight_lut(1)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_11_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(11),
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mL_weightUpdateMod1_multL_multRes(10),
      ADR3 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_11_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(11),
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR2 => mM_weightUpdateMod0_multL_multRes(10),
      ADR3 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_0_x_weightUpdateMod0_multAll_posIn2_5_mand,
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_117,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_11_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(11),
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mM_weightUpdateMod1_multL_multRes(10),
      ADR3 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_11_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(11),
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR2 => mR_weightUpdateMod0_multL_multRes(10),
      ADR3 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_0_x_weightUpdateMod0_multAll_posIn2_5_mand,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_11_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(11),
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mR_weightUpdateMod1_multL_multRes(10),
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_10_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(11),
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mL_weightUpdateMod1_multL_multRes(10),
      ADR3 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_106,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(10)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_10_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(11),
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR2 => mM_weightUpdateMod0_multL_multRes(10),
      ADR3 => mM_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_106,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(10)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_10_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(11),
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mM_weightUpdateMod1_multL_multRes(10),
      ADR3 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_106,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(10)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_10_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(11),
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR2 => mR_weightUpdateMod0_multL_multRes(10),
      ADR3 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_106,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(10)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_10_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(11),
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mR_weightUpdateMod1_multL_multRes(10),
      ADR3 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_106,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(10)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_9_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(11),
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mL_weightUpdateMod1_multL_multRes(10),
      ADR3 => mL_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_96,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(9)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_9_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(11),
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR2 => mM_weightUpdateMod0_multL_multRes(10),
      ADR3 => mM_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_96,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(9)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_9_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(11),
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mM_weightUpdateMod1_multL_multRes(10),
      ADR3 => mM_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_96,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(9)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_9_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(11),
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR2 => mR_weightUpdateMod0_multL_multRes(10),
      ADR3 => mR_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_96,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(9)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_9_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(11),
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mR_weightUpdateMod1_multL_multRes(10),
      ADR3 => mR_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_96,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(9)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_8_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(11),
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mL_weightUpdateMod1_multL_multRes(10),
      ADR3 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_86,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(8)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_8_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(11),
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR2 => mM_weightUpdateMod0_multL_multRes(10),
      ADR3 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand,
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_86,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(8)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_8_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(11),
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mM_weightUpdateMod1_multL_multRes(10),
      ADR3 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_86,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(8)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_8_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(11),
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR2 => mR_weightUpdateMod0_multL_multRes(10),
      ADR3 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_86,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(8)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_8_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(11),
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mR_weightUpdateMod1_multL_multRes(10),
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_86,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(8)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_7_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(11),
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mL_weightUpdateMod1_multL_multRes(10),
      ADR3 => mL_weightUpdateMod1_multAll_posIn2_1_Q,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_76,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_7_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(11),
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR2 => mM_weightUpdateMod0_multL_multRes(10),
      ADR3 => mM_weightUpdateMod0_multAll_posIn2_1_Q,
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_76,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_7_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(11),
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mM_weightUpdateMod1_multL_multRes(10),
      ADR3 => mM_weightUpdateMod1_multAll_posIn2_1_Q,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_76,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_7_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(11),
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR2 => mR_weightUpdateMod0_multL_multRes(10),
      ADR3 => mR_weightUpdateMod0_multAll_posIn2_1_Q,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_76,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_7_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(11),
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mR_weightUpdateMod1_multL_multRes(10),
      ADR3 => mR_weightUpdateMod1_multAll_posIn2_1_Q,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_76,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_6_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(11),
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mL_weightUpdateMod1_multL_multRes(10),
      ADR3 => mL_weightUpdateMod1_multR_multRes(4),
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_66,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(6)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_6_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(11),
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR2 => mM_weightUpdateMod0_multL_multRes(10),
      ADR3 => mM_weightUpdateMod0_multR_multRes(4),
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_66,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(6)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_6_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(11),
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mM_weightUpdateMod1_multL_multRes(10),
      ADR3 => mM_weightUpdateMod1_multR_multRes(4),
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_66,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(6)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_6_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(11),
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR2 => mR_weightUpdateMod0_multL_multRes(10),
      ADR3 => mR_weightUpdateMod0_multR_multRes(4),
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_66,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(6)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_6_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(11),
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mR_weightUpdateMod1_multL_multRes(10),
      ADR3 => mR_weightUpdateMod1_multR_multRes(4),
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_66,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(6)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_8_Q : X_LUT4
    generic map(
      INIT => X"32CD"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR2 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR3 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(8)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_8_Q : X_LUT4
    generic map(
      INIT => X"32CD"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR2 => mM_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR3 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_111,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(8)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_8_Q : X_LUT4
    generic map(
      INIT => X"32CD"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR2 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR3 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(8)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_8_Q : X_LUT4
    generic map(
      INIT => X"32CD"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR2 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR3 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(8)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_8_Q : X_LUT4
    generic map(
      INIT => X"32CD"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR2 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(8)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_7_Q : X_LUT4
    generic map(
      INIT => X"32CD"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR2 => mL_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR3 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_101,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_7_Q : X_LUT4
    generic map(
      INIT => X"32CD"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR2 => mM_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR3 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_101,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_7_Q : X_LUT4
    generic map(
      INIT => X"32CD"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR2 => mM_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR3 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_101,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_7_Q : X_LUT4
    generic map(
      INIT => X"32CD"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR2 => mR_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR3 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_101,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_7_Q : X_LUT4
    generic map(
      INIT => X"32CD"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR2 => mR_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_101,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0EF1"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand,
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR3 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_91,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(6)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0EF1"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand,
      ADR2 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR3 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_91,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(6)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0EF1"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand,
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR3 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_91,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(6)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0EF1"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand,
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR3 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_91,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(6)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0EF1"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand,
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_91,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(6)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0EF1"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR1 => mL_weightUpdateMod1_multR_multRes(4),
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR3 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_71,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(4)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0EF1"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR1 => mM_weightUpdateMod0_multR_multRes(4),
      ADR2 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR3 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_71,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(4)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0EF1"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR1 => mM_weightUpdateMod1_multR_multRes(4),
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR3 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_71,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(4)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0EF1"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR1 => mR_weightUpdateMod0_multR_multRes(4),
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR3 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_71,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(4)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0EF1"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR1 => mR_weightUpdateMod1_multR_multRes(4),
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_71,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(4)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_3_Q : X_LUT5
    generic map(
      INIT => X"780087FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(11),
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR2 => mL_weightUpdateMod1_multL_multRes(9),
      ADR3 => mL_weightUpdateMod1_multAll_posIn2_1_Q,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_61,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_3_Q : X_LUT5
    generic map(
      INIT => X"780087FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(11),
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR2 => mM_weightUpdateMod0_multL_multRes(9),
      ADR3 => mM_weightUpdateMod0_multAll_posIn2_1_Q,
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_61,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_3_Q : X_LUT5
    generic map(
      INIT => X"780087FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(11),
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR2 => mM_weightUpdateMod1_multL_multRes(9),
      ADR3 => mM_weightUpdateMod1_multAll_posIn2_1_Q,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_61,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_3_Q : X_LUT5
    generic map(
      INIT => X"780087FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(11),
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR2 => mR_weightUpdateMod0_multL_multRes(9),
      ADR3 => mR_weightUpdateMod0_multAll_posIn2_1_Q,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_61,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_3_Q : X_LUT5
    generic map(
      INIT => X"780087FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(11),
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR2 => mR_weightUpdateMod1_multL_multRes(9),
      ADR3 => mR_weightUpdateMod1_multAll_posIn2_1_Q,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_61,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_5_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(6),
      ADR1 => mL_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_53,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(5)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_5_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(6),
      ADR1 => mM_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR2 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_53,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(5)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_5_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(6),
      ADR1 => mM_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_53,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(5)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_5_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(6),
      ADR1 => mR_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_53,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(5)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_5_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(6),
      ADR1 => mR_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_53,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(5)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_3_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => weightDeltaKOutNode_0_Q,
      ADR2 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_36,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_3_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => weightDeltaKOutNode_8_Q,
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_36,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(3)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_3_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => weightDeltaKOutNode_8_Q,
      ADR2 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_36,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_3_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => weightDeltaKOutNode_16_Q,
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_36,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(3)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_3_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => weightDeltaKOutNode_16_Q,
      ADR2 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_36,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_3_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => weightDeltaKOutNode_0_Q,
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_36,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(3)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_2_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => weightDeltaKOutNode_0_Q,
      ADR2 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_26,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(2)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_2_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => weightDeltaKOutNode_8_Q,
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_26,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(2)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_2_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => weightDeltaKOutNode_8_Q,
      ADR2 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_26,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(2)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_2_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => weightDeltaKOutNode_16_Q,
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_26,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(2)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_2_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => weightDeltaKOutNode_16_Q,
      ADR2 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_26,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(2)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_2_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => weightDeltaKOutNode_0_Q,
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_26,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(2)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_1_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR1 => weightDeltaKOutNode_0_Q,
      ADR2 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_116,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(1)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_1_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => weightDeltaKOutNode_8_Q,
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_116,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(1)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_1_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => weightDeltaKOutNode_8_Q,
      ADR2 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_116,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(1)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_1_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => weightDeltaKOutNode_16_Q,
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_116,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(1)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_1_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => weightDeltaKOutNode_16_Q,
      ADR2 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_116,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(1)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_1_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR1 => weightDeltaKOutNode_0_Q,
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_116,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(1)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_3_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR2 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_33,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_3_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_33,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(3)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_3_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR2 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_33,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_3_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_33,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(3)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_3_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR2 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_33,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_3_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_33,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(3)
    );
  t_ADDERTREE_INTERNAL_Madd_lut_6_Q : X_LUT6
    generic map(
      INIT => X"2155ED55DEAA12AA"
    )
    port map (
      ADR0 => t_weight1_ADDERTREE_INTERNAL_Madd_63,
      ADR1 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR2 => t_weight1_Mmux_output71,
      ADR3 => t_weightIn1(7),
      ADR4 => t_weightIn1(6),
      ADR5 => t_weightOut0(6),
      O => t_ADDERTREE_INTERNAL_Madd_lut(6)
    );
  t_ADDERTREE_INTERNAL_Madd_lut_7_Q : X_LUT6
    generic map(
      INIT => X"DADADAF825252507"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_73,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_63,
      ADR4 => t_weight1_Mmux_output71,
      ADR5 => N50,
      O => t_ADDERTREE_INTERNAL_Madd_lut(7)
    );
  t_ADDERTREE_INTERNAL_Madd_lut_4_Q : X_LUT6
    generic map(
      INIT => X"4C73407FB38CBF80"
    )
    port map (
      ADR0 => t_weightIn1(4),
      ADR1 => t_weightIn1(7),
      ADR2 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_43,
      ADR4 => t_weight1_Mmux_output51,
      ADR5 => t_weightOut0(4),
      O => t_ADDERTREE_INTERNAL_Madd_lut(4)
    );
  t_ADDERTREE_INTERNAL_Madd_lut_1_Q : X_LUT6
    generic map(
      INIT => X"2155ED55DEAA12AA"
    )
    port map (
      ADR0 => t_weight1_ADDERTREE_INTERNAL_Madd_13,
      ADR1 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR3 => t_weightIn1(7),
      ADR4 => t_weightIn1(1),
      ADR5 => t_weightOut0(1),
      O => t_ADDERTREE_INTERNAL_Madd_lut(1)
    );
  t_ADDERTREE_INTERNAL_Madd_lut_0_Q : X_LUT5
    generic map(
      INIT => X"15D5EA2A"
    )
    port map (
      ADR0 => t_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR2 => t_weightIn1(7),
      ADR3 => t_weightIn1(0),
      ADR4 => t_weightOut0(0),
      O => t_ADDERTREE_INTERNAL_Madd_lut(0)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_4_Q : X_LUT5
    generic map(
      INIT => X"FD5755FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mL_weightUpdateMod1_multR_multRes(4),
      ADR2 => mL_weightUpdateMod1_multR_multRes(5),
      ADR3 => mL_weightUpdateMod1_multR_multRes(6),
      ADR4 => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(4)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut_4_Q : X_LUT5
    generic map(
      INIT => X"FD5755FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => mM_weightUpdateMod0_multR_multRes(4),
      ADR2 => mM_weightUpdateMod0_multR_multRes(5),
      ADR3 => mM_weightUpdateMod0_multR_multRes(6),
      ADR4 => mM_weightUpdateMod0_multR_multRes(11),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(4)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_4_Q : X_LUT5
    generic map(
      INIT => X"FD5755FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mM_weightUpdateMod1_multR_multRes(4),
      ADR2 => mM_weightUpdateMod1_multR_multRes(5),
      ADR3 => mM_weightUpdateMod1_multR_multRes(6),
      ADR4 => mM_weightUpdateMod1_multR_multRes(11),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(4)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut_4_Q : X_LUT5
    generic map(
      INIT => X"FD5755FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => mR_weightUpdateMod0_multR_multRes(4),
      ADR2 => mR_weightUpdateMod0_multR_multRes(5),
      ADR3 => mR_weightUpdateMod0_multR_multRes(6),
      ADR4 => mR_weightUpdateMod0_multR_multRes(11),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(4)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_4_Q : X_LUT5
    generic map(
      INIT => X"FD5755FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mR_weightUpdateMod1_multR_multRes(4),
      ADR2 => mR_weightUpdateMod1_multR_multRes(5),
      ADR3 => mR_weightUpdateMod1_multR_multRes(6),
      ADR4 => mR_weightUpdateMod1_multR_multRes(11),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(4)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q : X_LUT4
    generic map(
      INIT => X"28A0"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mL_weightUpdateMod1_multR_multRes(4),
      ADR2 => mL_weightUpdateMod1_multR_multRes(5),
      ADR3 => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_1780
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q : X_LUT4
    generic map(
      INIT => X"28A0"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(4),
      ADR1 => mM_weightUpdateMod0_multR_multRes(4),
      ADR2 => mM_weightUpdateMod0_multR_multRes(5),
      ADR3 => mM_weightUpdateMod0_multR_multRes(11),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q_3034
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q : X_LUT4
    generic map(
      INIT => X"28A0"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mM_weightUpdateMod1_multR_multRes(4),
      ADR2 => mM_weightUpdateMod1_multR_multRes(5),
      ADR3 => mM_weightUpdateMod1_multR_multRes(11),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_3065
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q : X_LUT4
    generic map(
      INIT => X"28A0"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR1 => mR_weightUpdateMod0_multR_multRes(4),
      ADR2 => mR_weightUpdateMod0_multR_multRes(5),
      ADR3 => mR_weightUpdateMod0_multR_multRes(11),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q_4356
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q : X_LUT4
    generic map(
      INIT => X"28A0"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mR_weightUpdateMod1_multR_multRes(4),
      ADR2 => mR_weightUpdateMod1_multR_multRes(5),
      ADR3 => mR_weightUpdateMod1_multR_multRes(11),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_4387
    );
  mL_weightUpdateMod0_multAll_Mmux_output81_SW0 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => mL_weightIn0(7),
      ADR1 => mL_weightUpdateMod0_multAll_multRes(11),
      O => N52
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      INIT => X"5555AAAA5557AAA8"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multAll_Mmux_output71,
      ADR1 => mL_weightUpdateMod0_multAll_multRes(10),
      ADR2 => mL_weightUpdateMod0_multAll_multRes(9),
      ADR3 => mL_weightUpdateMod0_multAll_multRes(8),
      ADR4 => N52,
      ADR5 => mL_weightUpdateMod0_multAll_Mmux_output51,
      O => mL_weightUpdateMod0_Madd_newWeight_lut(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_9_Q : X_LUT6
    generic map(
      INIT => X"C3003CFF55FFAA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => N54,
      ADR2 => mL_weightUpdateMod1_multL_multRes(9),
      ADR3 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_93,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(9)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_9_Q : X_LUT6
    generic map(
      INIT => X"C3003CFF55FFAA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => N56,
      ADR2 => mM_weightUpdateMod0_multL_multRes(9),
      ADR3 => mM_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_93,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy(7),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(9)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_9_Q : X_LUT6
    generic map(
      INIT => X"C3003CFF55FFAA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => N58,
      ADR2 => mM_weightUpdateMod1_multL_multRes(9),
      ADR3 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_93,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(9)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_9_Q : X_LUT6
    generic map(
      INIT => X"C3003CFF55FFAA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => N60,
      ADR2 => mR_weightUpdateMod0_multL_multRes(9),
      ADR3 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_93,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy(7),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(9)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_9_Q : X_LUT6
    generic map(
      INIT => X"C3003CFF55FFAA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => N62,
      ADR2 => mR_weightUpdateMod1_multL_multRes(9),
      ADR3 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_93,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(9)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_7_11 : X_LUT6
    generic map(
      INIT => X"96B4CCCCF0F00000"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR2 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR3 => mL_weightUpdateMod1_multL_multRes(6),
      ADR4 => mL_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_82
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_7_11 : X_LUT6
    generic map(
      INIT => X"96B4CCCCF0F00000"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR2 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR3 => mM_weightUpdateMod1_multL_multRes(6),
      ADR4 => mM_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_82
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_7_11 : X_LUT6
    generic map(
      INIT => X"96B4CCCCF0F00000"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod0_multAll_posIn1(4),
      ADR2 => mM_weightUpdateMod0_multAll_posIn1(5),
      ADR3 => mM_weightUpdateMod0_multL_multRes(6),
      ADR4 => mM_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR5 => mM_weightUpdateMod0_multAll_posIn2_4_Q,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_82
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_7_11 : X_LUT6
    generic map(
      INIT => X"96B4CCCCF0F00000"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR2 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR3 => mR_weightUpdateMod1_multL_multRes(6),
      ADR4 => mR_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_82
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_7_11 : X_LUT6
    generic map(
      INIT => X"96B4CCCCF0F00000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR2 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR3 => mR_weightUpdateMod0_multL_multRes(6),
      ADR4 => mR_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR5 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_82
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(6),
      ADR1 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR2 => mL_weightUpdateMod1_multR_multRes(4),
      ADR3 => mL_weightUpdateMod1_multR_multRes(5),
      ADR4 => mL_weightUpdateMod1_multR_multRes(6),
      ADR5 => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_1783
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(6),
      ADR1 => mM_weightUpdateMod0_multAll_posIn1(3),
      ADR2 => mM_weightUpdateMod0_multR_multRes(4),
      ADR3 => mM_weightUpdateMod0_multR_multRes(5),
      ADR4 => mM_weightUpdateMod0_multR_multRes(6),
      ADR5 => mM_weightUpdateMod0_multR_multRes(11),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q_3037
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(6),
      ADR1 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR2 => mM_weightUpdateMod1_multR_multRes(4),
      ADR3 => mM_weightUpdateMod1_multR_multRes(5),
      ADR4 => mM_weightUpdateMod1_multR_multRes(6),
      ADR5 => mM_weightUpdateMod1_multR_multRes(11),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_3068
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(6),
      ADR1 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR2 => mR_weightUpdateMod0_multR_multRes(4),
      ADR3 => mR_weightUpdateMod0_multR_multRes(5),
      ADR4 => mR_weightUpdateMod0_multR_multRes(6),
      ADR5 => mR_weightUpdateMod0_multR_multRes(11),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q_4359
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(6),
      ADR1 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR2 => mR_weightUpdateMod1_multR_multRes(4),
      ADR3 => mR_weightUpdateMod1_multR_multRes(5),
      ADR4 => mR_weightUpdateMod1_multR_multRes(6),
      ADR5 => mR_weightUpdateMod1_multR_multRes(11),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_4390
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(6),
      ADR1 => mL_weightUpdateMod1_multR_multRes(4),
      ADR2 => mL_weightUpdateMod1_multR_multRes(5),
      ADR3 => mL_weightUpdateMod1_multR_multRes(6),
      ADR4 => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_1784
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(6),
      ADR1 => mM_weightUpdateMod0_multR_multRes(4),
      ADR2 => mM_weightUpdateMod0_multR_multRes(5),
      ADR3 => mM_weightUpdateMod0_multR_multRes(6),
      ADR4 => mM_weightUpdateMod0_multR_multRes(11),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_3038
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(6),
      ADR1 => mM_weightUpdateMod1_multR_multRes(4),
      ADR2 => mM_weightUpdateMod1_multR_multRes(5),
      ADR3 => mM_weightUpdateMod1_multR_multRes(6),
      ADR4 => mM_weightUpdateMod1_multR_multRes(11),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_3069
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(6),
      ADR1 => mR_weightUpdateMod0_multR_multRes(4),
      ADR2 => mR_weightUpdateMod0_multR_multRes(5),
      ADR3 => mR_weightUpdateMod0_multR_multRes(6),
      ADR4 => mR_weightUpdateMod0_multR_multRes(11),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_4360
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(6),
      ADR1 => mR_weightUpdateMod1_multR_multRes(4),
      ADR2 => mR_weightUpdateMod1_multR_multRes(5),
      ADR3 => mR_weightUpdateMod1_multR_multRes(6),
      ADR4 => mR_weightUpdateMod1_multR_multRes(11),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_4391
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q : X_LUT4
    generic map(
      INIT => X"28A0"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(6),
      ADR1 => mL_weightUpdateMod1_multR_multRes(4),
      ADR2 => mL_weightUpdateMod1_multR_multRes(5),
      ADR3 => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_1785
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q : X_LUT4
    generic map(
      INIT => X"28A0"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(6),
      ADR1 => mM_weightUpdateMod0_multR_multRes(4),
      ADR2 => mM_weightUpdateMod0_multR_multRes(5),
      ADR3 => mM_weightUpdateMod0_multR_multRes(11),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q_3039
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q : X_LUT4
    generic map(
      INIT => X"28A0"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(6),
      ADR1 => mM_weightUpdateMod1_multR_multRes(4),
      ADR2 => mM_weightUpdateMod1_multR_multRes(5),
      ADR3 => mM_weightUpdateMod1_multR_multRes(11),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_3070
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q : X_LUT4
    generic map(
      INIT => X"28A0"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(6),
      ADR1 => mR_weightUpdateMod0_multR_multRes(4),
      ADR2 => mR_weightUpdateMod0_multR_multRes(5),
      ADR3 => mR_weightUpdateMod0_multR_multRes(11),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q_4361
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q : X_LUT4
    generic map(
      INIT => X"28A0"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(6),
      ADR1 => mR_weightUpdateMod1_multR_multRes(4),
      ADR2 => mR_weightUpdateMod1_multR_multRes(5),
      ADR3 => mR_weightUpdateMod1_multR_multRes(11),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_4392
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mL_weightUpdateMod1_multR_multRes(4),
      ADR2 => mL_weightUpdateMod1_multR_multRes(5),
      ADR3 => mL_weightUpdateMod1_multR_multRes(6),
      ADR4 => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_1793
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => mM_weightUpdateMod0_multR_multRes(4),
      ADR2 => mM_weightUpdateMod0_multR_multRes(5),
      ADR3 => mM_weightUpdateMod0_multR_multRes(6),
      ADR4 => mM_weightUpdateMod0_multR_multRes(11),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1_3047
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mM_weightUpdateMod1_multR_multRes(4),
      ADR2 => mM_weightUpdateMod1_multR_multRes(5),
      ADR3 => mM_weightUpdateMod1_multR_multRes(6),
      ADR4 => mM_weightUpdateMod1_multR_multRes(11),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_3077
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => mR_weightUpdateMod0_multR_multRes(4),
      ADR2 => mR_weightUpdateMod0_multR_multRes(5),
      ADR3 => mR_weightUpdateMod0_multR_multRes(6),
      ADR4 => mR_weightUpdateMod0_multR_multRes(11),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1_4369
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mR_weightUpdateMod1_multR_multRes(4),
      ADR2 => mR_weightUpdateMod1_multR_multRes(5),
      ADR3 => mR_weightUpdateMod1_multR_multRes(6),
      ADR4 => mR_weightUpdateMod1_multR_multRes(11),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_4399
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => t_weightDKMult0_Mmux_output82_5253,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_1843
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => t_weightDKMult1_Mmux_output4_5256,
      ADR4 => t_weightDKMult1_Mmux_output62_5252,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_3104
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => t_weightDKMult1_Mmux_output4_5256,
      ADR4 => t_weightDKMult1_Mmux_output62_5252,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_3128
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => t_weightDKMult2_Mmux_output6_5255,
      ADR4 => t_weightDKMult2_Mmux_output82_5251,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_4426
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => t_weightDKMult2_Mmux_output6_5255,
      ADR4 => t_weightDKMult2_Mmux_output82_5251,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_4450
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => t_weightDKMult0_Mmux_output6_5254,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => t_weightDKMult0_Mmux_output82_5253,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_1858
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => t_weightDKMult1_Mmux_output4_5256,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => t_weightDKMult1_Mmux_output62_5252,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_3087
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => t_weightDKMult1_Mmux_output4_5256,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => t_weightDKMult1_Mmux_output62_5252,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_3143
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => t_weightDKMult2_Mmux_output6_5255,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => t_weightDKMult2_Mmux_output82_5251,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_4409
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => t_weightDKMult2_Mmux_output6_5255,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => t_weightDKMult2_Mmux_output82_5251,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_4465
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_1840
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => t_weightDKMult1_Mmux_output4_5256,
      ADR4 => t_weightDKMult1_Mmux_output62_5252,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_3101
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => t_weightDKMult1_Mmux_output4_5256,
      ADR4 => t_weightDKMult1_Mmux_output62_5252,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_3125
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => t_weightDKMult2_Mmux_output6_5255,
      ADR4 => t_weightDKMult2_Mmux_output82_5251,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_4423
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => t_weightDKMult2_Mmux_output6_5255,
      ADR4 => t_weightDKMult2_Mmux_output82_5251,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_4447
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => t_weightDKMult0_Mmux_output82_5253,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_1837
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR4 => t_weightDKMult1_Mmux_output62_5252,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_3098
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR4 => t_weightDKMult1_Mmux_output62_5252,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_3122
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR4 => t_weightDKMult2_Mmux_output82_5251,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_4420
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR4 => t_weightDKMult2_Mmux_output82_5251,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_4444
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => t_weightDKMult1_Mmux_output62_5252,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => t_weightDKMult1_Mmux_output62_5252,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => t_weightDKMult2_Mmux_output82_5251,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => t_weightDKMult2_Mmux_output82_5251,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_1834
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR4 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_3095
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR4 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_3119
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR4 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_4417
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR4 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_4441
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => t_weightDKMult0_Mmux_output6_5254,
      ADR4 => t_weightDKMult0_Mmux_output82_5253,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_1819
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => t_weightDKMult0_Mmux_output6_5254,
      ADR4 => t_weightDKMult0_Mmux_output82_5253,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_1816
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => t_weightDKMult0_Mmux_output6_5254,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => t_weightDKMult0_Mmux_output82_5253,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_1802
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => t_weightDKMult0_Mmux_output6_5254,
      ADR4 => t_weightDKMult0_Mmux_output82_5253,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_1813
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => t_weightDKMult0_Mmux_output82_5253,
      ADR5 => weightDeltaKOutNode_6_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_1810
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not
    );
  t_deltaKMult_Mmux_posIn111 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => corrOut_result(0),
      ADR1 => Output_0_OBUF_42,
      O => t_deltaKMult_posIn1(0)
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_Q : X_LUT6
    generic map(
      INIT => X"963C5AF066CCAA00"
    )
    port map (
      ADR0 => t_weightIn1(0),
      ADR1 => t_weightIn1(1),
      ADR2 => t_weightIn1(2),
      ADR3 => mMOut(4),
      ADR4 => mMOut(3),
      ADR5 => mMOut(2),
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_Q : X_LUT6
    generic map(
      INIT => X"963C5AF066CCAA00"
    )
    port map (
      ADR0 => t_weightIn0(0),
      ADR1 => t_weightIn0(1),
      ADR2 => t_weightIn0(2),
      ADR3 => mLOut(4),
      ADR4 => mLOut(3),
      ADR5 => mLOut(2),
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1 : X_LUT6
    generic map(
      INIT => X"E8C0A00088000000"
    )
    port map (
      ADR0 => t_weightIn1(0),
      ADR1 => t_weightIn1(1),
      ADR2 => t_weightIn1(2),
      ADR3 => mMOut(4),
      ADR4 => mMOut(3),
      ADR5 => mMOut(2),
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_879
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1 : X_LUT6
    generic map(
      INIT => X"E8C0A00088000000"
    )
    port map (
      ADR0 => t_weightIn0(0),
      ADR1 => t_weightIn0(1),
      ADR2 => t_weightIn0(2),
      ADR3 => mLOut(4),
      ADR4 => mLOut(3),
      ADR5 => mLOut(2),
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_966
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_Q : X_LUT6
    generic map(
      INIT => X"96663CCC5AAAF000"
    )
    port map (
      ADR0 => t_weightIn2(1),
      ADR1 => t_weightIn2(2),
      ADR2 => t_weightIn2(0),
      ADR3 => mROut(4),
      ADR4 => mROut(3),
      ADR5 => mROut(2),
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1 : X_LUT6
    generic map(
      INIT => X"E888C000A0000000"
    )
    port map (
      ADR0 => t_weightIn2(1),
      ADR1 => t_weightIn2(2),
      ADR2 => t_weightIn2(0),
      ADR3 => mROut(4),
      ADR4 => mROut(3),
      ADR5 => mROut(2),
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_791
    );
  t_weight1_Mmux_output711 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => t_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => t_weight1_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_33,
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_43,
      ADR5 => t_weight1_ADDERTREE_INTERNAL_Madd_53,
      O => t_weight1_Mmux_output71
    );
  mL_weight0_Mmux_output4_SW0_SW0 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => mL_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mL_weight0_ADDERTREE_INTERNAL_Madd_13,
      O => N64
    );
  mL_weight0_Mmux_output4 : X_LUT6
    generic map(
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mL_weightIn0(3),
      ADR2 => mL_weightIn0(7),
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_23,
      ADR4 => N64,
      ADR5 => mL_weight0_ADDERTREE_INTERNAL_Madd_33,
      O => mL_weightOut0(3)
    );
  mM_weight0_Mmux_output4_SW0_SW0 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => mM_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mM_weight0_ADDERTREE_INTERNAL_Madd_13,
      O => N66
    );
  mM_weight0_Mmux_output4 : X_LUT6
    generic map(
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mM_weightIn0(3),
      ADR2 => mM_weightIn0(7),
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_23,
      ADR4 => N66,
      ADR5 => mM_weight0_ADDERTREE_INTERNAL_Madd_33,
      O => mM_weightOut0(3)
    );
  mL_weight1_Mmux_output4_SW0_SW0 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => mL_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mL_weight1_ADDERTREE_INTERNAL_Madd_13,
      O => N68
    );
  mL_weight1_Mmux_output4 : X_LUT6
    generic map(
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mL_weightIn1(3),
      ADR2 => mL_weightIn1(7),
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_23,
      ADR4 => N68,
      ADR5 => mL_weight1_ADDERTREE_INTERNAL_Madd_33,
      O => mL_weightOut1(3)
    );
  mM_weight1_Mmux_output4_SW0_SW0 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => mM_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mM_weight1_ADDERTREE_INTERNAL_Madd_13,
      O => N70
    );
  mM_weight1_Mmux_output4 : X_LUT6
    generic map(
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mM_weightIn1(3),
      ADR2 => mM_weightIn1(7),
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_23,
      ADR4 => N70,
      ADR5 => mM_weight1_ADDERTREE_INTERNAL_Madd_33,
      O => mM_weightOut1(3)
    );
  mR_weight0_Mmux_output4_SW0_SW0 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => mR_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mR_weight0_ADDERTREE_INTERNAL_Madd_13,
      O => N72
    );
  mR_weight0_Mmux_output4 : X_LUT6
    generic map(
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mR_weightIn0(3),
      ADR2 => mR_weightIn0(7),
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_23,
      ADR4 => N72,
      ADR5 => mR_weight0_ADDERTREE_INTERNAL_Madd_33,
      O => mR_weightOut0(3)
    );
  mR_weight1_Mmux_output4_SW0_SW0 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => mR_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mR_weight1_ADDERTREE_INTERNAL_Madd_13,
      O => N74
    );
  mR_weight1_Mmux_output4 : X_LUT6
    generic map(
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mR_weightIn1(3),
      ADR2 => mR_weightIn1(7),
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_23,
      ADR4 => N74,
      ADR5 => mR_weight1_ADDERTREE_INTERNAL_Madd_33,
      O => mR_weightOut1(3)
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn2711 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_multRes(4),
      ADR1 => mL_weightUpdateMod1_multR_multRes(5),
      ADR2 => mL_weightUpdateMod1_multR_multRes(6),
      ADR3 => mL_weightUpdateMod1_multR_multRes(7),
      ADR4 => mL_weightUpdateMod1_multR_multRes(8),
      ADR5 => mL_weightUpdateMod1_multR_multRes(9),
      O => mL_weightUpdateMod1_multAll_Mmux_posIn271
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn2711 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_multRes(4),
      ADR1 => mM_weightUpdateMod1_multR_multRes(5),
      ADR2 => mM_weightUpdateMod1_multR_multRes(6),
      ADR3 => mM_weightUpdateMod1_multR_multRes(7),
      ADR4 => mM_weightUpdateMod1_multR_multRes(8),
      ADR5 => mM_weightUpdateMod1_multR_multRes(9),
      O => mM_weightUpdateMod1_multAll_Mmux_posIn271
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn2711 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_multRes(4),
      ADR1 => mM_weightUpdateMod0_multR_multRes(5),
      ADR2 => mM_weightUpdateMod0_multR_multRes(6),
      ADR3 => mM_weightUpdateMod0_multR_multRes(7),
      ADR4 => mM_weightUpdateMod0_multR_multRes(8),
      ADR5 => mM_weightUpdateMod0_multR_multRes(9),
      O => mM_weightUpdateMod0_multAll_Mmux_posIn271
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn2711 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_multRes(4),
      ADR1 => mR_weightUpdateMod1_multR_multRes(5),
      ADR2 => mR_weightUpdateMod1_multR_multRes(6),
      ADR3 => mR_weightUpdateMod1_multR_multRes(7),
      ADR4 => mR_weightUpdateMod1_multR_multRes(8),
      ADR5 => mR_weightUpdateMod1_multR_multRes(9),
      O => mR_weightUpdateMod1_multAll_Mmux_posIn271
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn2711 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_multRes(4),
      ADR1 => mR_weightUpdateMod0_multR_multRes(5),
      ADR2 => mR_weightUpdateMod0_multR_multRes(6),
      ADR3 => mR_weightUpdateMod0_multR_multRes(7),
      ADR4 => mR_weightUpdateMod0_multR_multRes(8),
      ADR5 => mR_weightUpdateMod0_multR_multRes(9),
      O => mR_weightUpdateMod0_multAll_Mmux_posIn271
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn251 : X_LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_multRes(4),
      ADR1 => mL_weightUpdateMod1_multR_multRes(5),
      ADR2 => mL_weightUpdateMod1_multR_multRes(6),
      ADR3 => mL_weightUpdateMod1_multR_multRes(7),
      ADR4 => mL_weightUpdateMod1_multR_multRes(8),
      ADR5 => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multAll_posIn2_4_Q
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn251 : X_LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_multRes(4),
      ADR1 => mM_weightUpdateMod0_multR_multRes(5),
      ADR2 => mM_weightUpdateMod0_multR_multRes(6),
      ADR3 => mM_weightUpdateMod0_multR_multRes(7),
      ADR4 => mM_weightUpdateMod0_multR_multRes(8),
      ADR5 => mM_weightUpdateMod0_multR_multRes(11),
      O => mM_weightUpdateMod0_multAll_posIn2_4_Q
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn251 : X_LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_multRes(4),
      ADR1 => mM_weightUpdateMod1_multR_multRes(5),
      ADR2 => mM_weightUpdateMod1_multR_multRes(6),
      ADR3 => mM_weightUpdateMod1_multR_multRes(7),
      ADR4 => mM_weightUpdateMod1_multR_multRes(8),
      ADR5 => mM_weightUpdateMod1_multR_multRes(11),
      O => mM_weightUpdateMod1_multAll_posIn2_4_Q
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn251 : X_LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_multRes(4),
      ADR1 => mR_weightUpdateMod0_multR_multRes(5),
      ADR2 => mR_weightUpdateMod0_multR_multRes(6),
      ADR3 => mR_weightUpdateMod0_multR_multRes(7),
      ADR4 => mR_weightUpdateMod0_multR_multRes(8),
      ADR5 => mR_weightUpdateMod0_multR_multRes(11),
      O => mR_weightUpdateMod0_multAll_posIn2_4_Q
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn251 : X_LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_multRes(4),
      ADR1 => mR_weightUpdateMod1_multR_multRes(5),
      ADR2 => mR_weightUpdateMod1_multR_multRes(6),
      ADR3 => mR_weightUpdateMod1_multR_multRes(7),
      ADR4 => mR_weightUpdateMod1_multR_multRes(8),
      ADR5 => mR_weightUpdateMod1_multR_multRes(11),
      O => mR_weightUpdateMod1_multAll_posIn2_4_Q
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn251 : X_LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multAll_posIn2(0),
      ADR1 => mL_weightUpdateMod0_multR_multRes(5),
      ADR2 => mL_weightUpdateMod0_multR_multRes(6),
      ADR3 => mL_weightUpdateMod0_multR_multRes(7),
      ADR4 => mL_weightUpdateMod0_multR_multRes(8),
      ADR5 => mL_weightUpdateMod0_multR_multRes(11),
      O => mL_weightUpdateMod0_multAll_posIn2(4)
    );
  t_weightDKMult2_Mmux_output82 : X_LUT5
    generic map(
      INIT => X"99669F60"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult2_multRes(10),
      ADR3 => t_weightDKMult2_multRes(11),
      ADR4 => t_weightDKMult2_Mmux_output71_58,
      O => weightDeltaKOutNode_23_Q
    );
  t_weightDKMult1_Mmux_output62 : X_LUT5
    generic map(
      INIT => X"99669F60"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult1_multRes(10),
      ADR3 => t_weightDKMult1_multRes(11),
      ADR4 => t_weightDKMult1_Mmux_output51_59,
      O => weightDeltaKOutNode_15_Q
    );
  t_weightDKMult0_Mmux_output82 : X_LUT5
    generic map(
      INIT => X"99669F60"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult0_multRes(10),
      ADR3 => t_weightDKMult0_multRes(11),
      ADR4 => t_weightDKMult0_Mmux_output71_60,
      O => weightDeltaKOutNode_7_Q
    );
  t_weightDKMult2_Mmux_output6 : X_LUT5
    generic map(
      INIT => X"969696AA"
    )
    port map (
      ADR0 => t_weightDKMult2_multRes(9),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightIn2(7),
      ADR3 => t_weightDKMult2_multRes(8),
      ADR4 => t_weightDKMult2_Mmux_output6_SW0_5259,
      O => weightDeltaKOutNode_21_Q
    );
  t_weightDKMult1_Mmux_output4 : X_LUT5
    generic map(
      INIT => X"969696AA"
    )
    port map (
      ADR0 => t_weightDKMult1_multRes(9),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightIn1(7),
      ADR3 => t_weightDKMult1_multRes(8),
      ADR4 => t_weightDKMult1_Mmux_output4_SW0_5260,
      O => weightDeltaKOutNode_13_Q
    );
  t_weightDKMult0_Mmux_output6 : X_LUT5
    generic map(
      INIT => X"969696AA"
    )
    port map (
      ADR0 => t_weightDKMult0_multRes(9),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightIn0(7),
      ADR3 => t_weightDKMult0_multRes(8),
      ADR4 => t_weightDKMult0_Mmux_output6_SW0_5258,
      O => weightDeltaKOutNode_5_Q
    );
  t_weightDKMult2_Mmux_output71 : X_LUT4
    generic map(
      INIT => X"96AA"
    )
    port map (
      ADR0 => t_weightDKMult2_multRes(10),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightIn2(7),
      ADR3 => t_weightDKMult2_Mmux_output71_58,
      O => weightDeltaKOutNode_22_Q
    );
  t_weightDKMult1_Mmux_output51 : X_LUT4
    generic map(
      INIT => X"96AA"
    )
    port map (
      ADR0 => t_weightDKMult1_multRes(10),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightIn1(7),
      ADR3 => t_weightDKMult1_Mmux_output51_59,
      O => weightDeltaKOutNode_14_Q
    );
  t_weightDKMult0_Mmux_output71 : X_LUT4
    generic map(
      INIT => X"96AA"
    )
    port map (
      ADR0 => t_weightDKMult0_multRes(10),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightIn0(7),
      ADR3 => t_weightDKMult0_Mmux_output71_60,
      O => weightDeltaKOutNode_6_Q
    );
  t_ADDERTREE_INTERNAL_Madd2 : X_LUT5
    generic map(
      INIT => X"BF800000"
    )
    port map (
      ADR0 => t_weightIn2(0),
      ADR1 => t_weightIn2(7),
      ADR2 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_03,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_0,
      O => t_ADDERTREE_INTERNAL_Madd2_151
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_8 : X_LUT5
    generic map(
      INIT => X"15D5EA2A"
    )
    port map (
      ADR0 => t_weight2_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR2 => t_weightIn2(7),
      ADR3 => t_weightIn2(0),
      ADR4 => t_ADDERTREE_INTERNAL_Madd_0,
      O => t_ADDERTREE_INTERNAL_Madd2_lut(0)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      INIT => X"3955C6AA33FFCC00"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR2 => mL_weightUpdateMod1_multL_multRes(6),
      ADR3 => mL_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_73,
      ADR5 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      INIT => X"3955C6AA33FFCC00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod0_multAll_posIn1(4),
      ADR2 => mM_weightUpdateMod0_multL_multRes(6),
      ADR3 => mM_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_73,
      ADR5 => mM_weightUpdateMod0_multAll_posIn2_4_Q,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      INIT => X"3955C6AA33FFCC00"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR2 => mM_weightUpdateMod1_multL_multRes(6),
      ADR3 => mM_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_73,
      ADR5 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      INIT => X"3955C6AA33FFCC00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR2 => mR_weightUpdateMod0_multL_multRes(6),
      ADR3 => mR_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_73,
      ADR5 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      INIT => X"3955C6AA33FFCC00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR2 => mR_weightUpdateMod1_multL_multRes(6),
      ADR3 => mR_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_73,
      ADR5 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy_7_1 : X_LUT6
    generic map(
      INIT => X"FC80000000000000"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(6),
      ADR1 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR2 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR3 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR4 => mL_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy_7_1 : X_LUT6
    generic map(
      INIT => X"FC80000000000000"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(6),
      ADR1 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR2 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR3 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR4 => mM_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy_7_1 : X_LUT6
    generic map(
      INIT => X"FC80000000000000"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(6),
      ADR1 => mM_weightUpdateMod0_multAll_posIn1(3),
      ADR2 => mM_weightUpdateMod0_multAll_posIn1(5),
      ADR3 => mM_weightUpdateMod0_multAll_posIn1(4),
      ADR4 => mM_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR5 => mM_weightUpdateMod0_multAll_posIn2_4_Q,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy(7)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy_7_1 : X_LUT6
    generic map(
      INIT => X"FC80000000000000"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(6),
      ADR1 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR2 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR3 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR4 => mR_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy_7_1 : X_LUT6
    generic map(
      INIT => X"FC80000000000000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(6),
      ADR1 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR2 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR3 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR4 => mR_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR5 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy(7)
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn281_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(7),
      ADR1 => mL_weightUpdateMod1_multL_multRes(6),
      O => N76
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn281_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(7),
      ADR1 => mM_weightUpdateMod1_multL_multRes(6),
      O => N78
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn281_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(7),
      ADR1 => mM_weightUpdateMod0_multL_multRes(6),
      O => N80
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn281_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(7),
      ADR1 => mR_weightUpdateMod1_multL_multRes(6),
      O => N82
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn281_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(7),
      ADR1 => mR_weightUpdateMod0_multL_multRes(6),
      O => N84
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_2_Q : X_LUT5
    generic map(
      INIT => X"FD5755FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mL_weightUpdateMod1_multR_multRes(4),
      ADR2 => mL_weightUpdateMod1_multR_multRes(5),
      ADR3 => mL_weightUpdateMod1_multR_multRes(6),
      ADR4 => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(2)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut_2_Q : X_LUT5
    generic map(
      INIT => X"FD5755FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod0_multR_multRes(4),
      ADR2 => mM_weightUpdateMod0_multR_multRes(5),
      ADR3 => mM_weightUpdateMod0_multR_multRes(6),
      ADR4 => mM_weightUpdateMod0_multR_multRes(11),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(2)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_2_Q : X_LUT5
    generic map(
      INIT => X"FD5755FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod1_multR_multRes(4),
      ADR2 => mM_weightUpdateMod1_multR_multRes(5),
      ADR3 => mM_weightUpdateMod1_multR_multRes(6),
      ADR4 => mM_weightUpdateMod1_multR_multRes(11),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(2)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut_2_Q : X_LUT5
    generic map(
      INIT => X"FD5755FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod0_multR_multRes(4),
      ADR2 => mR_weightUpdateMod0_multR_multRes(5),
      ADR3 => mR_weightUpdateMod0_multR_multRes(6),
      ADR4 => mR_weightUpdateMod0_multR_multRes(11),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(2)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_2_Q : X_LUT5
    generic map(
      INIT => X"FD5755FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod1_multR_multRes(4),
      ADR2 => mR_weightUpdateMod1_multR_multRes(5),
      ADR3 => mR_weightUpdateMod1_multR_multRes(6),
      ADR4 => mR_weightUpdateMod1_multR_multRes(11),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(2)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_3_Q : X_LUT5
    generic map(
      INIT => X"FD5755FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mL_weightUpdateMod1_multR_multRes(4),
      ADR2 => mL_weightUpdateMod1_multR_multRes(5),
      ADR3 => mL_weightUpdateMod1_multR_multRes(6),
      ADR4 => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(3)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut_3_Q : X_LUT5
    generic map(
      INIT => X"FD5755FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(4),
      ADR1 => mM_weightUpdateMod0_multR_multRes(4),
      ADR2 => mM_weightUpdateMod0_multR_multRes(5),
      ADR3 => mM_weightUpdateMod0_multR_multRes(6),
      ADR4 => mM_weightUpdateMod0_multR_multRes(11),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(3)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_3_Q : X_LUT5
    generic map(
      INIT => X"FD5755FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mM_weightUpdateMod1_multR_multRes(4),
      ADR2 => mM_weightUpdateMod1_multR_multRes(5),
      ADR3 => mM_weightUpdateMod1_multR_multRes(6),
      ADR4 => mM_weightUpdateMod1_multR_multRes(11),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(3)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut_3_Q : X_LUT5
    generic map(
      INIT => X"FD5755FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR1 => mR_weightUpdateMod0_multR_multRes(4),
      ADR2 => mR_weightUpdateMod0_multR_multRes(5),
      ADR3 => mR_weightUpdateMod0_multR_multRes(6),
      ADR4 => mR_weightUpdateMod0_multR_multRes(11),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(3)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_3_Q : X_LUT5
    generic map(
      INIT => X"FD5755FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mR_weightUpdateMod1_multR_multRes(4),
      ADR2 => mR_weightUpdateMod1_multR_multRes(5),
      ADR3 => mR_weightUpdateMod1_multR_multRes(6),
      ADR4 => mR_weightUpdateMod1_multR_multRes(11),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(3)
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn2711 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multAll_posIn2(0),
      ADR1 => mL_weightUpdateMod0_multR_multRes(5),
      ADR2 => mL_weightUpdateMod0_multR_multRes(6),
      ADR3 => mL_weightUpdateMod0_multR_multRes(7),
      ADR4 => mL_weightUpdateMod0_multR_multRes(8),
      ADR5 => mL_weightUpdateMod0_multR_multRes(9),
      O => mL_weightUpdateMod0_multAll_Mmux_posIn271
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_5_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(11),
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR2 => mL_weightUpdateMod1_multL_multRes(9),
      ADR3 => mL_weightUpdateMod1_multR_multRes(4),
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_56,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(5)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_5_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(11),
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR2 => mM_weightUpdateMod0_multL_multRes(9),
      ADR3 => mM_weightUpdateMod0_multR_multRes(4),
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_56,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(5)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_5_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(11),
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR2 => mM_weightUpdateMod1_multL_multRes(9),
      ADR3 => mM_weightUpdateMod1_multR_multRes(4),
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_56,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(5)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_5_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(11),
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR2 => mR_weightUpdateMod0_multL_multRes(9),
      ADR3 => mR_weightUpdateMod0_multR_multRes(4),
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_56,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(5)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_5_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(11),
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR2 => mR_weightUpdateMod1_multL_multRes(9),
      ADR3 => mR_weightUpdateMod1_multR_multRes(4),
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_56,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(5)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_4_Q : X_LUT6
    generic map(
      INIT => X"E10FFFFF1EF00000"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(6),
      ADR1 => mL_weightUpdateMod1_multL_multRes(7),
      ADR2 => mL_weightUpdateMod1_multL_multRes(8),
      ADR3 => mL_weightUpdateMod1_multL_multRes(11),
      ADR4 => mL_weightUpdateMod1_multR_multRes(4),
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(4)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_4_Q : X_LUT6
    generic map(
      INIT => X"E10FFFFF1EF00000"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(6),
      ADR1 => mM_weightUpdateMod0_multL_multRes(7),
      ADR2 => mM_weightUpdateMod0_multL_multRes(8),
      ADR3 => mM_weightUpdateMod0_multL_multRes(11),
      ADR4 => mM_weightUpdateMod0_multR_multRes(4),
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_46,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(4)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_4_Q : X_LUT6
    generic map(
      INIT => X"E10FFFFF1EF00000"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(6),
      ADR1 => mM_weightUpdateMod1_multL_multRes(7),
      ADR2 => mM_weightUpdateMod1_multL_multRes(8),
      ADR3 => mM_weightUpdateMod1_multL_multRes(11),
      ADR4 => mM_weightUpdateMod1_multR_multRes(4),
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(4)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_4_Q : X_LUT6
    generic map(
      INIT => X"E10FFFFF1EF00000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(6),
      ADR1 => mR_weightUpdateMod0_multL_multRes(7),
      ADR2 => mR_weightUpdateMod0_multL_multRes(8),
      ADR3 => mR_weightUpdateMod0_multL_multRes(11),
      ADR4 => mR_weightUpdateMod0_multR_multRes(4),
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(4)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_4_Q : X_LUT6
    generic map(
      INIT => X"E10FFFFF1EF00000"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(6),
      ADR1 => mR_weightUpdateMod1_multL_multRes(7),
      ADR2 => mR_weightUpdateMod1_multL_multRes(8),
      ADR3 => mR_weightUpdateMod1_multL_multRes(11),
      ADR4 => mR_weightUpdateMod1_multR_multRes(4),
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(4)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_10_Q : X_LUT6
    generic map(
      INIT => X"87FF7800FFFF0000"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(11),
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR2 => mL_weightUpdateMod1_multL_multRes(9),
      ADR3 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_103,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(10)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_10_Q : X_LUT6
    generic map(
      INIT => X"87FF7800FFFF0000"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(11),
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR2 => mM_weightUpdateMod0_multL_multRes(9),
      ADR3 => mM_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_103,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy(7),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(10)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_10_Q : X_LUT6
    generic map(
      INIT => X"87FF7800FFFF0000"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(11),
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR2 => mM_weightUpdateMod1_multL_multRes(9),
      ADR3 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_103,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(10)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_10_Q : X_LUT6
    generic map(
      INIT => X"87FF7800FFFF0000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(11),
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR2 => mR_weightUpdateMod0_multL_multRes(9),
      ADR3 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_103,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy(7),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(10)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_10_Q : X_LUT6
    generic map(
      INIT => X"87FF7800FFFF0000"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(11),
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR2 => mR_weightUpdateMod1_multL_multRes(9),
      ADR3 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_103,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(10)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_3_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(6),
      ADR1 => mL_weightUpdateMod1_multL_multRes(11),
      ADR2 => mL_weightUpdateMod1_multL_multRes(7),
      ADR3 => mL_weightUpdateMod1_multR_multRes(4),
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_3_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(6),
      ADR1 => mM_weightUpdateMod0_multL_multRes(11),
      ADR2 => mM_weightUpdateMod0_multL_multRes(7),
      ADR3 => mM_weightUpdateMod0_multR_multRes(4),
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_36,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_3_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(6),
      ADR1 => mM_weightUpdateMod1_multL_multRes(11),
      ADR2 => mM_weightUpdateMod1_multL_multRes(7),
      ADR3 => mM_weightUpdateMod1_multR_multRes(4),
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_3_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(6),
      ADR1 => mR_weightUpdateMod0_multL_multRes(11),
      ADR2 => mR_weightUpdateMod0_multL_multRes(7),
      ADR3 => mR_weightUpdateMod0_multR_multRes(4),
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_3_Q : X_LUT5
    generic map(
      INIT => X"87FF7800"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(6),
      ADR1 => mR_weightUpdateMod1_multL_multRes(11),
      ADR2 => mR_weightUpdateMod1_multL_multRes(7),
      ADR3 => mR_weightUpdateMod1_multR_multRes(4),
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      INIT => X"2D5587FFD2AA7800"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(6),
      ADR1 => mL_weightUpdateMod1_multL_multRes(11),
      ADR2 => mL_weightUpdateMod1_multL_multRes(7),
      ADR3 => mL_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR4 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_63,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(6)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      INIT => X"2D5587FFD2AA7800"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(6),
      ADR1 => mM_weightUpdateMod0_multL_multRes(11),
      ADR2 => mM_weightUpdateMod0_multL_multRes(7),
      ADR3 => mM_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR4 => mM_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_63,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(6)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      INIT => X"2D5587FFD2AA7800"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(6),
      ADR1 => mM_weightUpdateMod1_multL_multRes(11),
      ADR2 => mM_weightUpdateMod1_multL_multRes(7),
      ADR3 => mM_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR4 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_63,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(6)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      INIT => X"2D5587FFD2AA7800"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(6),
      ADR1 => mR_weightUpdateMod0_multL_multRes(11),
      ADR2 => mR_weightUpdateMod0_multL_multRes(7),
      ADR3 => mR_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR4 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_63,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(6)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      INIT => X"2D5587FFD2AA7800"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(6),
      ADR1 => mR_weightUpdateMod1_multL_multRes(11),
      ADR2 => mR_weightUpdateMod1_multL_multRes(7),
      ADR3 => mR_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR4 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_63,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(6)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      INIT => X"6C93A05F936C5FA0"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_63,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(6)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      INIT => X"6C93A05F936C5FA0"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_63,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(6)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      INIT => X"6C93A05F936C5FA0"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_63,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(6)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      INIT => X"6C93A05F936C5FA0"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_63,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(6)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      INIT => X"6C93A05F936C5FA0"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_63,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(6)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      INIT => X"B9D55FFF462AA000"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_73,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      INIT => X"B9D55FFF462AA000"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_73,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      INIT => X"B9D55FFF462AA000"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_73,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      INIT => X"B9D55FFF462AA000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_73,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(7)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      INIT => X"B9D55FFF462AA000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_73,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      INIT => X"577FFFFFA8800000"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_83,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(8)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      INIT => X"577FFFFFA8800000"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_83,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(8)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      INIT => X"577FFFFFA8800000"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_83,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(8)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      INIT => X"577FFFFFA8800000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_83,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(8)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      INIT => X"577FFFFFA8800000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_83,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(8)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      INIT => X"6C93A05F936C5FA0"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_63,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(6)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      INIT => X"B9D55FFF462AA000"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_73,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      INIT => X"577FFFFFA8800000"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_83,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(8)
    );
  t_weightDKMult2_Mmux_output41 : X_LUT6
    generic map(
      INIT => X"96969696969696F0"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult2_multRes(7),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => weightDeltaKOutNode_19_Q
    );
  t_weightDKMult1_Mmux_output21 : X_LUT6
    generic map(
      INIT => X"96969696969696F0"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult1_multRes(7),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => weightDeltaKOutNode_11_Q
    );
  t_weightDKMult0_Mmux_output41 : X_LUT6
    generic map(
      INIT => X"96969696969696F0"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult0_multRes(7),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => weightDeltaKOutNode_3_Q
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3 : X_LUT5
    generic map(
      INIT => X"EAC08000"
    )
    port map (
      ADR0 => t_weightIn0(3),
      ADR1 => t_weightIn0(4),
      ADR2 => mLOut(0),
      ADR3 => mLOut(1),
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_01,
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_944
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_Q : X_LUT5
    generic map(
      INIT => X"87777888"
    )
    port map (
      ADR0 => mMOut(1),
      ADR1 => t_weightIn1(3),
      ADR2 => mMOut(0),
      ADR3 => t_weightIn1(4),
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_01,
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_lut(0)
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_Q : X_LUT5
    generic map(
      INIT => X"87777888"
    )
    port map (
      ADR0 => mLOut(1),
      ADR1 => t_weightIn0(3),
      ADR2 => mLOut(0),
      ADR3 => t_weightIn0(4),
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_01,
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_lut(0)
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3 : X_LUT5
    generic map(
      INIT => X"EAC08000"
    )
    port map (
      ADR0 => t_weightIn1(3),
      ADR1 => t_weightIn1(4),
      ADR2 => mMOut(0),
      ADR3 => mMOut(1),
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_01,
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_857
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3 : X_LUT5
    generic map(
      INIT => X"EAC08000"
    )
    port map (
      ADR0 => t_weightIn2(3),
      ADR1 => t_weightIn2(4),
      ADR2 => mROut(0),
      ADR3 => mROut(1),
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_01,
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_769
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_Q : X_LUT5
    generic map(
      INIT => X"87777888"
    )
    port map (
      ADR0 => mROut(1),
      ADR1 => t_weightIn2(3),
      ADR2 => mROut(0),
      ADR3 => t_weightIn2(4),
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_01,
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_lut(0)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_4_11 : X_LUT6
    generic map(
      INIT => X"FFBABAFFBABAFFFF"
    )
    port map (
      ADR0 => N86,
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mL_weightUpdateMod1_multL_multRes(10),
      ADR3 => mL_weightUpdateMod1_multR_multRes(4),
      ADR4 => mL_weightUpdateMod1_multR_multRes(5),
      ADR5 => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_8
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_4_11 : X_LUT6
    generic map(
      INIT => X"FFBABAFFBABAFFFF"
    )
    port map (
      ADR0 => N88,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mM_weightUpdateMod1_multL_multRes(10),
      ADR3 => mM_weightUpdateMod1_multR_multRes(4),
      ADR4 => mM_weightUpdateMod1_multR_multRes(5),
      ADR5 => mM_weightUpdateMod1_multR_multRes(11),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_8
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_4_11 : X_LUT6
    generic map(
      INIT => X"FFBABAFFBABAFFFF"
    )
    port map (
      ADR0 => N90,
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR2 => mM_weightUpdateMod0_multL_multRes(10),
      ADR3 => mM_weightUpdateMod0_multR_multRes(4),
      ADR4 => mM_weightUpdateMod0_multR_multRes(5),
      ADR5 => mM_weightUpdateMod0_multR_multRes(11),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_8
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_4_11 : X_LUT6
    generic map(
      INIT => X"FFBABAFFBABAFFFF"
    )
    port map (
      ADR0 => N92,
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mR_weightUpdateMod1_multL_multRes(10),
      ADR3 => mR_weightUpdateMod1_multR_multRes(4),
      ADR4 => mR_weightUpdateMod1_multR_multRes(5),
      ADR5 => mR_weightUpdateMod1_multR_multRes(11),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_8
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_4_11 : X_LUT6
    generic map(
      INIT => X"FFBABAFFBABAFFFF"
    )
    port map (
      ADR0 => N94,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR2 => mR_weightUpdateMod0_multL_multRes(10),
      ADR3 => mR_weightUpdateMod0_multR_multRes(4),
      ADR4 => mR_weightUpdateMod0_multR_multRes(5),
      ADR5 => mR_weightUpdateMod0_multR_multRes(11),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_8
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_6_Q : X_LUT6
    generic map(
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => N108,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => t_weightDKMult0_Mmux_output82_5253,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(6)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_6_Q : X_LUT6
    generic map(
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => N110,
      ADR3 => t_weightDKMult1_Mmux_output4_5256,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => t_weightDKMult1_Mmux_output62_5252,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(6)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_6_Q : X_LUT6
    generic map(
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => N110,
      ADR3 => t_weightDKMult1_Mmux_output4_5256,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => t_weightDKMult1_Mmux_output62_5252,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(6)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_6_Q : X_LUT6
    generic map(
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => N114,
      ADR3 => t_weightDKMult2_Mmux_output6_5255,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => t_weightDKMult2_Mmux_output82_5251,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(6)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_6_Q : X_LUT6
    generic map(
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => N114,
      ADR3 => t_weightDKMult2_Mmux_output6_5255,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => t_weightDKMult2_Mmux_output82_5251,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(6)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      INIT => X"0AACC66066CCAA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => N108,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => t_weightDKMult0_Mmux_output82_5253,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      INIT => X"0AACC66066CCAA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => N110,
      ADR3 => t_weightDKMult1_Mmux_output4_5256,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => t_weightDKMult1_Mmux_output62_5252,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      INIT => X"0AACC66066CCAA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => N110,
      ADR3 => t_weightDKMult1_Mmux_output4_5256,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => t_weightDKMult1_Mmux_output62_5252,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      INIT => X"0AACC66066CCAA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => N114,
      ADR3 => t_weightDKMult2_Mmux_output6_5255,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => t_weightDKMult2_Mmux_output82_5251,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(7)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      INIT => X"0AACC66066CCAA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => N114,
      ADR3 => t_weightDKMult2_Mmux_output6_5255,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => t_weightDKMult2_Mmux_output82_5251,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => mL_weightUpdateMod0_sigDer(3),
      ADR2 => N108,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(8)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_sigDer(3),
      ADR2 => N110,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(8)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_sigDer(3),
      ADR2 => N110,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(8)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_sigDer(3),
      ADR2 => N114,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(8)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_sigDer(3),
      ADR2 => N114,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(8)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      INIT => X"0AACC66066CCAA00"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_weightUpdateMod0_sigDer(3),
      ADR2 => N108,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(9)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      INIT => X"0AACC66066CCAA00"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mM_weightUpdateMod0_sigDer(3),
      ADR2 => N110,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(9)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      INIT => X"0AACC66066CCAA00"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mM_weightUpdateMod0_sigDer(3),
      ADR2 => N110,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(9)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      INIT => X"0AACC66066CCAA00"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mR_weightUpdateMod0_sigDer(3),
      ADR2 => N114,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(9)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      INIT => X"0AACC66066CCAA00"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mR_weightUpdateMod0_sigDer(3),
      ADR2 => N114,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_6_Q : X_LUT6
    generic map(
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => N108,
      ADR3 => t_weightDKMult0_Mmux_output6_5254,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => t_weightDKMult0_Mmux_output82_5253,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(6)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      INIT => X"0AACC66066CCAA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => N108,
      ADR3 => t_weightDKMult0_Mmux_output6_5254,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => t_weightDKMult0_Mmux_output82_5253,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => mL_weightUpdateMod0_sigDer(3),
      ADR2 => N108,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(8)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      INIT => X"630F9CF033FFCC00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => mL_weightUpdateMod0_sigDer(1),
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_53,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      INIT => X"630F9CF033FFCC00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => mM_weightUpdateMod0_sigDer(1),
      ADR3 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_53,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      INIT => X"630F9CF033FFCC00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => mM_weightUpdateMod0_sigDer(1),
      ADR3 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_53,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      INIT => X"630F9CF033FFCC00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => mR_weightUpdateMod0_sigDer(1),
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_53,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      INIT => X"630F9CF033FFCC00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => mR_weightUpdateMod0_sigDer(1),
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_53,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      INIT => X"630F9CF033FFCC00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => mL_weightUpdateMod0_sigDer(1),
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_53,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      INIT => X"0AACC66066CCAA00"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => mL_weightUpdateMod0_sigDer(3),
      ADR2 => N108,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_6_SW0 : X_LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR0 => t_weightDKMult0_multRes(8),
      ADR1 => t_weightDKMult0_multRes(7),
      ADR2 => t_weightDKMult0_multRes(6),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => N108
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_6_SW0 : X_LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR0 => t_weightDKMult1_multRes(8),
      ADR1 => t_weightDKMult1_multRes(7),
      ADR2 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      O => N110
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_6_SW0 : X_LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR0 => t_weightDKMult2_multRes(8),
      ADR1 => t_weightDKMult2_multRes(7),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      O => N114
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111_SW1 : X_LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => weightDeltaKOutNode_3_Q,
      O => N156
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111 : X_LUT6
    generic map(
      INIT => X"00002828A000A000"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => N156,
      ADR4 => N157,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111_SW1 : X_LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => weightDeltaKOutNode_11_Q,
      O => N159
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111 : X_LUT6
    generic map(
      INIT => X"00002828A000A000"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => N159,
      ADR4 => N160,
      ADR5 => t_weightDKMult1_Mmux_output62_5252,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111_SW1 : X_LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => weightDeltaKOutNode_11_Q,
      O => N162
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111 : X_LUT6
    generic map(
      INIT => X"00002828A000A000"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => N162,
      ADR4 => N163,
      ADR5 => t_weightDKMult1_Mmux_output62_5252,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111_SW1 : X_LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => weightDeltaKOutNode_19_Q,
      O => N165
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111 : X_LUT6
    generic map(
      INIT => X"00002828A000A000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => N165,
      ADR4 => N166,
      ADR5 => t_weightDKMult2_Mmux_output82_5251,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111_SW1 : X_LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => weightDeltaKOutNode_19_Q,
      O => N168
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111 : X_LUT6
    generic map(
      INIT => X"00002828A000A000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => N168,
      ADR4 => N169,
      ADR5 => t_weightDKMult2_Mmux_output82_5251,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111_SW1 : X_LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => weightDeltaKOutNode_3_Q,
      O => N171
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111 : X_LUT6
    generic map(
      INIT => X"00002828A000A000"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => N171,
      ADR4 => N172,
      ADR5 => t_weightDKMult0_Mmux_output82_5253,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11
    );
  t_weightDKMult0_posIn1_7_1_SW0 : X_LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR0 => t_deltaKMult_multRes(10),
      ADR1 => t_deltaKMult_multRes(7),
      ADR2 => t_deltaKMult_multRes(6),
      ADR3 => t_deltaKMult_multRes(5),
      ADR4 => t_deltaKMult_multRes(4),
      O => N174
    );
  t_weightDKMult0_posIn1_7_1 : X_LUT6
    generic map(
      INIT => X"0000003000000021"
    )
    port map (
      ADR0 => t_Msub_errorK_cy(4),
      ADR1 => t_deltaKMult_multRes(9),
      ADR2 => t_deltaKMult_multRes(11),
      ADR3 => t_deltaKMult_multRes(8),
      ADR4 => N174,
      ADR5 => N48,
      O => t_weightDKMult0_posIn1(7)
    );
  t_deltaKMult_Mmux_posIn151_SW0 : X_LUT4
    generic map(
      INIT => X"381C"
    )
    port map (
      ADR0 => corrOut_result(3),
      ADR1 => corrOut_result(4),
      ADR2 => Output_4_OBUF_38,
      ADR3 => Output_3_OBUF_39,
      O => N176
    );
  t_deltaKMult_Mmux_posIn151_SW1 : X_LUT4
    generic map(
      INIT => X"9249"
    )
    port map (
      ADR0 => corrOut_result(3),
      ADR1 => corrOut_result(4),
      ADR2 => Output_4_OBUF_38,
      ADR3 => Output_3_OBUF_39,
      O => N177
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn2711_SW0 : X_LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_multRes(4),
      ADR1 => mL_weightUpdateMod1_multR_multRes(5),
      ADR2 => mL_weightUpdateMod1_multL_multRes(6),
      ADR3 => mL_weightUpdateMod1_multR_multRes(6),
      O => N179
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_multRes(7),
      ADR1 => mL_weightUpdateMod1_multR_multRes(8),
      ADR2 => mL_weightUpdateMod1_multR_multRes(10),
      ADR3 => mL_weightUpdateMod1_multR_multRes(9),
      ADR4 => N179,
      ADR5 => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn2711_SW0 : X_LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_multRes(4),
      ADR1 => mM_weightUpdateMod0_multR_multRes(5),
      ADR2 => mM_weightUpdateMod0_multL_multRes(6),
      ADR3 => mM_weightUpdateMod0_multR_multRes(6),
      O => N181
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_multRes(7),
      ADR1 => mM_weightUpdateMod0_multR_multRes(8),
      ADR2 => mM_weightUpdateMod0_multR_multRes(10),
      ADR3 => mM_weightUpdateMod0_multR_multRes(9),
      ADR4 => N181,
      ADR5 => mM_weightUpdateMod0_multR_multRes(11),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn2711_SW0 : X_LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_multRes(4),
      ADR1 => mM_weightUpdateMod1_multR_multRes(5),
      ADR2 => mM_weightUpdateMod1_multL_multRes(6),
      ADR3 => mM_weightUpdateMod1_multR_multRes(6),
      O => N183
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_multRes(7),
      ADR1 => mM_weightUpdateMod1_multR_multRes(8),
      ADR2 => mM_weightUpdateMod1_multR_multRes(10),
      ADR3 => mM_weightUpdateMod1_multR_multRes(9),
      ADR4 => N183,
      ADR5 => mM_weightUpdateMod1_multR_multRes(11),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn2711_SW0 : X_LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_multRes(4),
      ADR1 => mR_weightUpdateMod0_multR_multRes(5),
      ADR2 => mR_weightUpdateMod0_multL_multRes(6),
      ADR3 => mR_weightUpdateMod0_multR_multRes(6),
      O => N185
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_multRes(7),
      ADR1 => mR_weightUpdateMod0_multR_multRes(8),
      ADR2 => mR_weightUpdateMod0_multR_multRes(10),
      ADR3 => mR_weightUpdateMod0_multR_multRes(9),
      ADR4 => N185,
      ADR5 => mR_weightUpdateMod0_multR_multRes(11),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn2711_SW0 : X_LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_multRes(4),
      ADR1 => mR_weightUpdateMod1_multR_multRes(5),
      ADR2 => mR_weightUpdateMod1_multL_multRes(6),
      ADR3 => mR_weightUpdateMod1_multR_multRes(6),
      O => N187
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_multRes(7),
      ADR1 => mR_weightUpdateMod1_multR_multRes(8),
      ADR2 => mR_weightUpdateMod1_multR_multRes(10),
      ADR3 => mR_weightUpdateMod1_multR_multRes(9),
      ADR4 => N187,
      ADR5 => mR_weightUpdateMod1_multR_multRes(11),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn2711_SW1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF87"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(11),
      ADR1 => mL_weightUpdateMod1_multL_multRes(6),
      ADR2 => mL_weightUpdateMod1_multL_multRes(7),
      ADR3 => mL_weightUpdateMod1_multR_multRes(4),
      ADR4 => mL_weightUpdateMod1_multR_multRes(5),
      ADR5 => mL_weightUpdateMod1_multR_multRes(6),
      O => N189
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_multRes(7),
      ADR1 => mL_weightUpdateMod1_multR_multRes(8),
      ADR2 => mL_weightUpdateMod1_multR_multRes(10),
      ADR3 => mL_weightUpdateMod1_multR_multRes(9),
      ADR4 => N189,
      ADR5 => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn2711_SW1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF87"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(11),
      ADR1 => mM_weightUpdateMod0_multL_multRes(6),
      ADR2 => mM_weightUpdateMod0_multL_multRes(7),
      ADR3 => mM_weightUpdateMod0_multR_multRes(4),
      ADR4 => mM_weightUpdateMod0_multR_multRes(5),
      ADR5 => mM_weightUpdateMod0_multR_multRes(6),
      O => N191
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_multRes(7),
      ADR1 => mM_weightUpdateMod0_multR_multRes(8),
      ADR2 => mM_weightUpdateMod0_multR_multRes(10),
      ADR3 => mM_weightUpdateMod0_multR_multRes(9),
      ADR4 => N191,
      ADR5 => mM_weightUpdateMod0_multR_multRes(11),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn2711_SW1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF87"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(11),
      ADR1 => mM_weightUpdateMod1_multL_multRes(6),
      ADR2 => mM_weightUpdateMod1_multL_multRes(7),
      ADR3 => mM_weightUpdateMod1_multR_multRes(4),
      ADR4 => mM_weightUpdateMod1_multR_multRes(5),
      ADR5 => mM_weightUpdateMod1_multR_multRes(6),
      O => N193
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_multRes(7),
      ADR1 => mM_weightUpdateMod1_multR_multRes(8),
      ADR2 => mM_weightUpdateMod1_multR_multRes(10),
      ADR3 => mM_weightUpdateMod1_multR_multRes(9),
      ADR4 => N193,
      ADR5 => mM_weightUpdateMod1_multR_multRes(11),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn2711_SW1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF87"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(11),
      ADR1 => mR_weightUpdateMod0_multL_multRes(6),
      ADR2 => mR_weightUpdateMod0_multL_multRes(7),
      ADR3 => mR_weightUpdateMod0_multR_multRes(4),
      ADR4 => mR_weightUpdateMod0_multR_multRes(5),
      ADR5 => mR_weightUpdateMod0_multR_multRes(6),
      O => N195
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_multRes(7),
      ADR1 => mR_weightUpdateMod0_multR_multRes(8),
      ADR2 => mR_weightUpdateMod0_multR_multRes(10),
      ADR3 => mR_weightUpdateMod0_multR_multRes(9),
      ADR4 => N195,
      ADR5 => mR_weightUpdateMod0_multR_multRes(11),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn2711_SW1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF87"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(11),
      ADR1 => mR_weightUpdateMod1_multL_multRes(6),
      ADR2 => mR_weightUpdateMod1_multL_multRes(7),
      ADR3 => mR_weightUpdateMod1_multR_multRes(4),
      ADR4 => mR_weightUpdateMod1_multR_multRes(5),
      ADR5 => mR_weightUpdateMod1_multR_multRes(6),
      O => N197
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_multRes(7),
      ADR1 => mR_weightUpdateMod1_multR_multRes(8),
      ADR2 => mR_weightUpdateMod1_multR_multRes(10),
      ADR3 => mR_weightUpdateMod1_multR_multRes(9),
      ADR4 => N197,
      ADR5 => mR_weightUpdateMod1_multR_multRes(11),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn2711_SW2 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF87"
    )
    port map (
      ADR0 => N76,
      ADR1 => mL_weightUpdateMod1_multL_multRes(11),
      ADR2 => mL_weightUpdateMod1_multL_multRes(8),
      ADR3 => mL_weightUpdateMod1_multR_multRes(4),
      ADR4 => mL_weightUpdateMod1_multR_multRes(5),
      ADR5 => mL_weightUpdateMod1_multR_multRes(6),
      O => N199
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_multRes(7),
      ADR1 => mL_weightUpdateMod1_multR_multRes(8),
      ADR2 => mL_weightUpdateMod1_multR_multRes(10),
      ADR3 => mL_weightUpdateMod1_multR_multRes(9),
      ADR4 => N199,
      ADR5 => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn2711_SW2 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF87"
    )
    port map (
      ADR0 => N78,
      ADR1 => mM_weightUpdateMod1_multL_multRes(11),
      ADR2 => mM_weightUpdateMod1_multL_multRes(8),
      ADR3 => mM_weightUpdateMod1_multR_multRes(4),
      ADR4 => mM_weightUpdateMod1_multR_multRes(5),
      ADR5 => mM_weightUpdateMod1_multR_multRes(6),
      O => N201
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_multRes(7),
      ADR1 => mM_weightUpdateMod1_multR_multRes(8),
      ADR2 => mM_weightUpdateMod1_multR_multRes(10),
      ADR3 => mM_weightUpdateMod1_multR_multRes(9),
      ADR4 => N201,
      ADR5 => mM_weightUpdateMod1_multR_multRes(11),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn2711_SW2 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF87"
    )
    port map (
      ADR0 => N80,
      ADR1 => mM_weightUpdateMod0_multL_multRes(11),
      ADR2 => mM_weightUpdateMod0_multL_multRes(8),
      ADR3 => mM_weightUpdateMod0_multR_multRes(4),
      ADR4 => mM_weightUpdateMod0_multR_multRes(5),
      ADR5 => mM_weightUpdateMod0_multR_multRes(6),
      O => N203
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_multRes(7),
      ADR1 => mM_weightUpdateMod0_multR_multRes(8),
      ADR2 => mM_weightUpdateMod0_multR_multRes(10),
      ADR3 => mM_weightUpdateMod0_multR_multRes(9),
      ADR4 => N203,
      ADR5 => mM_weightUpdateMod0_multR_multRes(11),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn2711_SW2 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF87"
    )
    port map (
      ADR0 => N82,
      ADR1 => mR_weightUpdateMod1_multL_multRes(11),
      ADR2 => mR_weightUpdateMod1_multL_multRes(8),
      ADR3 => mR_weightUpdateMod1_multR_multRes(4),
      ADR4 => mR_weightUpdateMod1_multR_multRes(5),
      ADR5 => mR_weightUpdateMod1_multR_multRes(6),
      O => N205
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_multRes(7),
      ADR1 => mR_weightUpdateMod1_multR_multRes(8),
      ADR2 => mR_weightUpdateMod1_multR_multRes(10),
      ADR3 => mR_weightUpdateMod1_multR_multRes(9),
      ADR4 => N205,
      ADR5 => mR_weightUpdateMod1_multR_multRes(11),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn2711_SW2 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF87"
    )
    port map (
      ADR0 => N84,
      ADR1 => mR_weightUpdateMod0_multL_multRes(11),
      ADR2 => mR_weightUpdateMod0_multL_multRes(8),
      ADR3 => mR_weightUpdateMod0_multR_multRes(4),
      ADR4 => mR_weightUpdateMod0_multR_multRes(5),
      ADR5 => mR_weightUpdateMod0_multR_multRes(6),
      O => N207
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_multRes(7),
      ADR1 => mR_weightUpdateMod0_multR_multRes(8),
      ADR2 => mR_weightUpdateMod0_multR_multRes(10),
      ADR3 => mR_weightUpdateMod0_multR_multRes(9),
      ADR4 => N207,
      ADR5 => mR_weightUpdateMod0_multR_multRes(11),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not
    );
  mL_weightUpdateMod1_multAll_Mmux_output81_SW0 : X_LUT3
    generic map(
      INIT => X"95"
    )
    port map (
      ADR0 => mL_weightIn1(7),
      ADR1 => mL_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mL_weightUpdateMod1_multAll_multRes(8),
      O => N209
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N210,
      ADR1 => mL_weightUpdateMod1_multAll_multRes(9),
      ADR2 => mL_weightUpdateMod1_multAll_multRes(10),
      ADR3 => mL_weightUpdateMod1_multAll_Mmux_output51,
      ADR4 => mL_weightUpdateMod1_multAll_multRes(11),
      ADR5 => N209,
      O => mL_weightUpdateMod1_Madd_newWeight_lut(7)
    );
  mM_weightUpdateMod0_multAll_Mmux_output81_SW0 : X_LUT3
    generic map(
      INIT => X"95"
    )
    port map (
      ADR0 => mM_weightIn0(7),
      ADR1 => mM_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mM_weightUpdateMod0_multAll_multRes(8),
      O => N212
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N213,
      ADR1 => mM_weightUpdateMod0_multAll_multRes(9),
      ADR2 => mM_weightUpdateMod0_multAll_multRes(10),
      ADR3 => mM_weightUpdateMod0_multAll_Mmux_output51,
      ADR4 => mM_weightUpdateMod0_multAll_multRes(11),
      ADR5 => N212,
      O => mM_weightUpdateMod0_Madd_newWeight_lut(7)
    );
  mM_weightUpdateMod1_multAll_Mmux_output81_SW0 : X_LUT3
    generic map(
      INIT => X"95"
    )
    port map (
      ADR0 => mM_weightIn1(7),
      ADR1 => mM_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mM_weightUpdateMod1_multAll_multRes(8),
      O => N215
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N216,
      ADR1 => mM_weightUpdateMod1_multAll_multRes(9),
      ADR2 => mM_weightUpdateMod1_multAll_multRes(10),
      ADR3 => mM_weightUpdateMod1_multAll_Mmux_output51,
      ADR4 => mM_weightUpdateMod1_multAll_multRes(11),
      ADR5 => N215,
      O => mM_weightUpdateMod1_Madd_newWeight_lut(7)
    );
  mR_weightUpdateMod0_multAll_Mmux_output81_SW0 : X_LUT3
    generic map(
      INIT => X"95"
    )
    port map (
      ADR0 => mR_weightIn0(7),
      ADR1 => mR_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mR_weightUpdateMod0_multAll_multRes(8),
      O => N218
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N219,
      ADR1 => mR_weightUpdateMod0_multAll_multRes(9),
      ADR2 => mR_weightUpdateMod0_multAll_multRes(10),
      ADR3 => mR_weightUpdateMod0_multAll_Mmux_output51,
      ADR4 => mR_weightUpdateMod0_multAll_multRes(11),
      ADR5 => N218,
      O => mR_weightUpdateMod0_Madd_newWeight_lut(7)
    );
  mR_weightUpdateMod1_multAll_Mmux_output81_SW0 : X_LUT3
    generic map(
      INIT => X"95"
    )
    port map (
      ADR0 => mR_weightIn1(7),
      ADR1 => mR_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mR_weightUpdateMod1_multAll_multRes(8),
      O => N221
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N222,
      ADR1 => mR_weightUpdateMod1_multAll_multRes(9),
      ADR2 => mR_weightUpdateMod1_multAll_multRes(10),
      ADR3 => mR_weightUpdateMod1_multAll_Mmux_output51,
      ADR4 => mR_weightUpdateMod1_multAll_multRes(11),
      ADR5 => N221,
      O => mR_weightUpdateMod1_Madd_newWeight_lut(7)
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn2711_SW3 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_multRes(4),
      ADR1 => mL_weightUpdateMod1_multR_multRes(5),
      ADR2 => mL_weightUpdateMod1_multR_multRes(6),
      ADR3 => mL_weightUpdateMod1_multR_multRes(7),
      O => N224
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_1 : X_LUT6
    generic map(
      INIT => X"0A0AA0A00A28A0A0"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mL_weightUpdateMod1_multR_multRes(8),
      ADR2 => mL_weightUpdateMod1_multR_multRes(10),
      ADR3 => mL_weightUpdateMod1_multR_multRes(9),
      ADR4 => mL_weightUpdateMod1_multR_multRes(11),
      ADR5 => N224,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn2711_SW3 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_multRes(4),
      ADR1 => mM_weightUpdateMod0_multR_multRes(5),
      ADR2 => mM_weightUpdateMod0_multR_multRes(6),
      ADR3 => mM_weightUpdateMod0_multR_multRes(7),
      O => N226
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_1 : X_LUT6
    generic map(
      INIT => X"0A0AA0A00A28A0A0"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => mM_weightUpdateMod0_multR_multRes(8),
      ADR2 => mM_weightUpdateMod0_multR_multRes(10),
      ADR3 => mM_weightUpdateMod0_multR_multRes(9),
      ADR4 => mM_weightUpdateMod0_multR_multRes(11),
      ADR5 => N226,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_Q
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn2711_SW3 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_multRes(4),
      ADR1 => mM_weightUpdateMod1_multR_multRes(5),
      ADR2 => mM_weightUpdateMod1_multR_multRes(6),
      ADR3 => mM_weightUpdateMod1_multR_multRes(7),
      O => N228
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_1 : X_LUT6
    generic map(
      INIT => X"0A0AA0A00A28A0A0"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mM_weightUpdateMod1_multR_multRes(8),
      ADR2 => mM_weightUpdateMod1_multR_multRes(10),
      ADR3 => mM_weightUpdateMod1_multR_multRes(9),
      ADR4 => mM_weightUpdateMod1_multR_multRes(11),
      ADR5 => N228,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn2711_SW3 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_multRes(4),
      ADR1 => mR_weightUpdateMod0_multR_multRes(5),
      ADR2 => mR_weightUpdateMod0_multR_multRes(6),
      ADR3 => mR_weightUpdateMod0_multR_multRes(7),
      O => N230
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_1 : X_LUT6
    generic map(
      INIT => X"0A0AA0A00A28A0A0"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => mR_weightUpdateMod0_multR_multRes(8),
      ADR2 => mR_weightUpdateMod0_multR_multRes(10),
      ADR3 => mR_weightUpdateMod0_multR_multRes(9),
      ADR4 => mR_weightUpdateMod0_multR_multRes(11),
      ADR5 => N230,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_Q
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn2711_SW3 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_multRes(4),
      ADR1 => mR_weightUpdateMod1_multR_multRes(5),
      ADR2 => mR_weightUpdateMod1_multR_multRes(6),
      ADR3 => mR_weightUpdateMod1_multR_multRes(7),
      O => N232
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_1 : X_LUT6
    generic map(
      INIT => X"0A0AA0A00A28A0A0"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mR_weightUpdateMod1_multR_multRes(8),
      ADR2 => mR_weightUpdateMod1_multR_multRes(10),
      ADR3 => mR_weightUpdateMod1_multR_multRes(9),
      ADR4 => mR_weightUpdateMod1_multR_multRes(11),
      ADR5 => N232,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn221_SW1 : X_LUT5
    generic map(
      INIT => X"FFFFFF5D"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(11),
      ADR1 => mL_weightUpdateMod1_multL_multRes(10),
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mL_weightUpdateMod1_multL_multRes(9),
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      O => N234
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn221_SW2 : X_LUT5
    generic map(
      INIT => X"9191FF91"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(9),
      ADR1 => mL_weightUpdateMod1_multL_multRes(11),
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR3 => mL_weightUpdateMod1_multL_multRes(10),
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      O => N235
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_121 : X_LUT5
    generic map(
      INIT => X"ACCACCAA"
    )
    port map (
      ADR0 => N234,
      ADR1 => N235,
      ADR2 => mL_weightUpdateMod1_multR_multRes(4),
      ADR3 => mL_weightUpdateMod1_multR_multRes(5),
      ADR4 => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn221_SW1 : X_LUT5
    generic map(
      INIT => X"FFFFFF5D"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(11),
      ADR1 => mM_weightUpdateMod1_multL_multRes(10),
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod1_multL_multRes(9),
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      O => N237
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn221_SW2 : X_LUT5
    generic map(
      INIT => X"9191FF91"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(9),
      ADR1 => mM_weightUpdateMod1_multL_multRes(11),
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR3 => mM_weightUpdateMod1_multL_multRes(10),
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      O => N238
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_121 : X_LUT5
    generic map(
      INIT => X"ACCACCAA"
    )
    port map (
      ADR0 => N237,
      ADR1 => N238,
      ADR2 => mM_weightUpdateMod1_multR_multRes(4),
      ADR3 => mM_weightUpdateMod1_multR_multRes(5),
      ADR4 => mM_weightUpdateMod1_multR_multRes(11),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn221_SW1 : X_LUT5
    generic map(
      INIT => X"FFFFFF5D"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(11),
      ADR1 => mM_weightUpdateMod0_multL_multRes(10),
      ADR2 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod0_multL_multRes(9),
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      O => N240
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn221_SW2 : X_LUT5
    generic map(
      INIT => X"9191FF91"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(9),
      ADR1 => mM_weightUpdateMod0_multL_multRes(11),
      ADR2 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR3 => mM_weightUpdateMod0_multL_multRes(10),
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      O => N241
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_121 : X_LUT5
    generic map(
      INIT => X"ACCACCAA"
    )
    port map (
      ADR0 => N240,
      ADR1 => N241,
      ADR2 => mM_weightUpdateMod0_multR_multRes(4),
      ADR3 => mM_weightUpdateMod0_multR_multRes(5),
      ADR4 => mM_weightUpdateMod0_multR_multRes(11),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn221_SW1 : X_LUT5
    generic map(
      INIT => X"FFFFFF5D"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(11),
      ADR1 => mR_weightUpdateMod1_multL_multRes(10),
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod1_multL_multRes(9),
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      O => N243
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn221_SW2 : X_LUT5
    generic map(
      INIT => X"9191FF91"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(9),
      ADR1 => mR_weightUpdateMod1_multL_multRes(11),
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR3 => mR_weightUpdateMod1_multL_multRes(10),
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      O => N244
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_121 : X_LUT5
    generic map(
      INIT => X"ACCACCAA"
    )
    port map (
      ADR0 => N243,
      ADR1 => N244,
      ADR2 => mR_weightUpdateMod1_multR_multRes(4),
      ADR3 => mR_weightUpdateMod1_multR_multRes(5),
      ADR4 => mR_weightUpdateMod1_multR_multRes(11),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn221_SW1 : X_LUT5
    generic map(
      INIT => X"FFFFFF5D"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(11),
      ADR1 => mR_weightUpdateMod0_multL_multRes(10),
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod0_multL_multRes(9),
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      O => N246
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn221_SW2 : X_LUT5
    generic map(
      INIT => X"9191FF91"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(9),
      ADR1 => mR_weightUpdateMod0_multL_multRes(11),
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR3 => mR_weightUpdateMod0_multL_multRes(10),
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      O => N247
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_121 : X_LUT5
    generic map(
      INIT => X"ACCACCAA"
    )
    port map (
      ADR0 => N246,
      ADR1 => N247,
      ADR2 => mR_weightUpdateMod0_multR_multRes(4),
      ADR3 => mR_weightUpdateMod0_multR_multRes(5),
      ADR4 => mR_weightUpdateMod0_multR_multRes(11),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      INIT => X"50FAFA5099339933"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => N348,
      ADR2 => N349,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => N350,
      ADR5 => t_weightDKMult0_Mmux_output82_5253,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_5_SW2 : X_LUT6
    generic map(
      INIT => X"82A082A082A07D5F"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => t_weightDKMult1_Mmux_output61,
      ADR2 => t_weightDKMult1_multRes(5),
      ADR3 => weightDeltaKOutNode_8_Q,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR5 => weightDeltaKOutNode_12_Q,
      O => N354
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      INIT => X"AF0505AF66CC66CC"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => N352,
      ADR2 => N353,
      ADR3 => t_weightDKMult1_Mmux_output4_5256,
      ADR4 => N354,
      ADR5 => t_weightDKMult1_Mmux_output62_5252,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_5_SW2 : X_LUT6
    generic map(
      INIT => X"82A082A082A07D5F"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => t_weightDKMult1_Mmux_output61,
      ADR2 => t_weightDKMult1_multRes(5),
      ADR3 => weightDeltaKOutNode_8_Q,
      ADR4 => t_weightDKMult1_Mmux_output4_SW0_5260,
      ADR5 => weightDeltaKOutNode_12_Q,
      O => N358
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      INIT => X"AF0505AF66CC66CC"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => N356,
      ADR2 => N357,
      ADR3 => t_weightDKMult1_Mmux_output4_5256,
      ADR4 => N358,
      ADR5 => t_weightDKMult1_Mmux_output62_5252,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_5_SW2 : X_LUT6
    generic map(
      INIT => X"82A082A082A07D5F"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => t_weightDKMult2_Mmux_output81,
      ADR2 => t_weightDKMult2_multRes(5),
      ADR3 => weightDeltaKOutNode_16_Q,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR5 => weightDeltaKOutNode_20_Q,
      O => N362
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      INIT => X"AF0505AF66CC66CC"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => N360,
      ADR2 => N361,
      ADR3 => t_weightDKMult2_Mmux_output6_5255,
      ADR4 => N362,
      ADR5 => t_weightDKMult2_Mmux_output82_5251,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_5_SW2 : X_LUT6
    generic map(
      INIT => X"82A082A082A07D5F"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => t_weightDKMult2_Mmux_output81,
      ADR2 => t_weightDKMult2_multRes(5),
      ADR3 => weightDeltaKOutNode_16_Q,
      ADR4 => t_weightDKMult2_Mmux_output6_SW0_5259,
      ADR5 => weightDeltaKOutNode_20_Q,
      O => N366
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      INIT => X"AF0505AF66CC66CC"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => N364,
      ADR2 => N365,
      ADR3 => t_weightDKMult2_Mmux_output6_5255,
      ADR4 => N366,
      ADR5 => t_weightDKMult2_Mmux_output82_5251,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      INIT => X"50FAFA5099339933"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => N368,
      ADR2 => N369,
      ADR3 => t_weightDKMult0_Mmux_output6_5254,
      ADR4 => N370,
      ADR5 => t_weightDKMult0_Mmux_output82_5253,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(5)
    );
  mL_ADDERTREE_INTERNAL_Madd16_SW0 : X_LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => input_result(1),
      ADR2 => mL_weightIn1(0),
      ADR3 => mL_weightIn0(0),
      ADR4 => mL_weightIn0(7),
      ADR5 => mL_weightIn1(7),
      O => N372
    );
  mL_ADDERTREE_INTERNAL_Madd16_SW1 : X_LUT6
    generic map(
      INIT => X"C400CC0000000000"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mL_weightIn0(0),
      ADR3 => mL_weightIn1(0),
      ADR4 => mL_weightIn0(7),
      ADR5 => mL_weightIn1(7),
      O => N373
    );
  mL_ADDERTREE_INTERNAL_Madd16_SW2 : X_LUT6
    generic map(
      INIT => X"C4000000CC000000"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => input_result(1),
      ADR2 => mL_weightIn1(0),
      ADR3 => mL_weightIn0(0),
      ADR4 => mL_weightIn0(7),
      ADR5 => mL_weightIn1(7),
      O => N374
    );
  mL_ADDERTREE_INTERNAL_Madd16_SW3 : X_LUT6
    generic map(
      INIT => X"F351F3F3FF55FFFF"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mL_weightIn1(0),
      ADR3 => mL_weightIn0(0),
      ADR4 => mL_weightIn0(7),
      ADR5 => mL_weightIn1(7),
      O => N375
    );
  mL_ADDERTREE_INTERNAL_Madd16 : X_LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
    port map (
      ADR0 => N372,
      ADR1 => N374,
      ADR2 => N373,
      ADR3 => N375,
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR5 => mL_weight1_ADDERTREE_INTERNAL_Madd_03,
      O => mL_ADDERTREE_INTERNAL_Madd16_2036
    );
  mM_ADDERTREE_INTERNAL_Madd16_SW0 : X_LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => input_result(1),
      ADR2 => mM_weightIn1(0),
      ADR3 => mM_weightIn0(0),
      ADR4 => mM_weightIn1(7),
      ADR5 => mM_weightIn0(7),
      O => N377
    );
  mM_ADDERTREE_INTERNAL_Madd16_SW1 : X_LUT6
    generic map(
      INIT => X"C400CC0000000000"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mM_weightIn0(0),
      ADR3 => mM_weightIn1(0),
      ADR4 => mM_weightIn0(7),
      ADR5 => mM_weightIn1(7),
      O => N378
    );
  mM_ADDERTREE_INTERNAL_Madd16_SW2 : X_LUT6
    generic map(
      INIT => X"C400CC0000000000"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => input_result(1),
      ADR2 => mM_weightIn1(0),
      ADR3 => mM_weightIn0(0),
      ADR4 => mM_weightIn1(7),
      ADR5 => mM_weightIn0(7),
      O => N379
    );
  mM_ADDERTREE_INTERNAL_Madd16_SW3 : X_LUT6
    generic map(
      INIT => X"F351F3F3FF55FFFF"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mM_weightIn1(0),
      ADR3 => mM_weightIn0(0),
      ADR4 => mM_weightIn0(7),
      ADR5 => mM_weightIn1(7),
      O => N380
    );
  mM_ADDERTREE_INTERNAL_Madd16 : X_LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      ADR0 => N377,
      ADR1 => N378,
      ADR2 => N379,
      ADR3 => N380,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR5 => mM_weight1_ADDERTREE_INTERNAL_Madd_03,
      O => mM_ADDERTREE_INTERNAL_Madd16_3365
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW0 : X_LUT6
    generic map(
      INIT => X"953F3F3F55FFFFFF"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mL_weightIn1(0),
      ADR3 => mL_weightIn0(0),
      ADR4 => mL_weightIn0(7),
      ADR5 => mL_weightIn1(7),
      O => N382
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW1 : X_LUT6
    generic map(
      INIT => X"A06CA0A000CC0000"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => input_result(1),
      ADR2 => mL_weightIn1(0),
      ADR3 => mL_weightIn0(0),
      ADR4 => mL_weightIn0(7),
      ADR5 => mL_weightIn1(7),
      O => N383
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW2 : X_LUT6
    generic map(
      INIT => X"A06C00CCA0A00000"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mL_weightIn0(0),
      ADR3 => mL_weightIn1(0),
      ADR4 => mL_weightIn0(7),
      ADR5 => mL_weightIn1(7),
      O => N384
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW3 : X_LUT6
    generic map(
      INIT => X"F359F3F3FF55FFFF"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mL_weightIn1(0),
      ADR3 => mL_weightIn0(0),
      ADR4 => mL_weightIn0(7),
      ADR5 => mL_weightIn1(7),
      O => N385
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_8 : X_LUT6
    generic map(
      INIT => X"00FF0F0F55553333"
    )
    port map (
      ADR0 => N383,
      ADR1 => N382,
      ADR2 => N384,
      ADR3 => N385,
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR5 => mL_weight1_ADDERTREE_INTERNAL_Madd_03,
      O => mL_ADDERTREE_INTERNAL_Madd16_lut(0)
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW0 : X_LUT6
    generic map(
      INIT => X"953F3F3F55FFFFFF"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mM_weightIn1(0),
      ADR3 => mM_weightIn0(0),
      ADR4 => mM_weightIn0(7),
      ADR5 => mM_weightIn1(7),
      O => N387
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW1 : X_LUT6
    generic map(
      INIT => X"A06C00CCA0A00000"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => input_result(1),
      ADR2 => mM_weightIn1(0),
      ADR3 => mM_weightIn0(0),
      ADR4 => mM_weightIn1(7),
      ADR5 => mM_weightIn0(7),
      O => N388
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW2 : X_LUT6
    generic map(
      INIT => X"A06C00CCA0A00000"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mM_weightIn0(0),
      ADR3 => mM_weightIn1(0),
      ADR4 => mM_weightIn0(7),
      ADR5 => mM_weightIn1(7),
      O => N389
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW3 : X_LUT6
    generic map(
      INIT => X"F359F3F3FF55FFFF"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mM_weightIn1(0),
      ADR3 => mM_weightIn0(0),
      ADR4 => mM_weightIn0(7),
      ADR5 => mM_weightIn1(7),
      O => N390
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_8 : X_LUT6
    generic map(
      INIT => X"00FF0F0F55553333"
    )
    port map (
      ADR0 => N388,
      ADR1 => N387,
      ADR2 => N389,
      ADR3 => N390,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR5 => mM_weight1_ADDERTREE_INTERNAL_Madd_03,
      O => mM_ADDERTREE_INTERNAL_Madd16_lut(0)
    );
  mR_ADDERTREE_INTERNAL_Madd16_SW0 : X_LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => input_result(1),
      ADR2 => mR_weightIn1(0),
      ADR3 => mR_weightIn0(0),
      ADR4 => mR_weightIn1(7),
      ADR5 => mR_weightIn0(7),
      O => N392
    );
  mR_ADDERTREE_INTERNAL_Madd16_SW1 : X_LUT6
    generic map(
      INIT => X"C400CC0000000000"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mR_weightIn0(0),
      ADR3 => mR_weightIn1(0),
      ADR4 => mR_weightIn0(7),
      ADR5 => mR_weightIn1(7),
      O => N393
    );
  mR_ADDERTREE_INTERNAL_Madd16_SW2 : X_LUT6
    generic map(
      INIT => X"C400CC0000000000"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => input_result(1),
      ADR2 => mR_weightIn1(0),
      ADR3 => mR_weightIn0(0),
      ADR4 => mR_weightIn1(7),
      ADR5 => mR_weightIn0(7),
      O => N394
    );
  mR_ADDERTREE_INTERNAL_Madd16_SW3 : X_LUT6
    generic map(
      INIT => X"F351F3F3FF55FFFF"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mR_weightIn1(0),
      ADR3 => mR_weightIn0(0),
      ADR4 => mR_weightIn0(7),
      ADR5 => mR_weightIn1(7),
      O => N395
    );
  mR_ADDERTREE_INTERNAL_Madd16 : X_LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      ADR0 => N392,
      ADR1 => N393,
      ADR2 => N394,
      ADR3 => N395,
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR5 => mR_weight1_ADDERTREE_INTERNAL_Madd_03,
      O => mR_ADDERTREE_INTERNAL_Madd16_4687
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW0 : X_LUT6
    generic map(
      INIT => X"953F3F3F55FFFFFF"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mR_weightIn1(0),
      ADR3 => mR_weightIn0(0),
      ADR4 => mR_weightIn0(7),
      ADR5 => mR_weightIn1(7),
      O => N397
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW1 : X_LUT6
    generic map(
      INIT => X"A06C00CCA0A00000"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => input_result(1),
      ADR2 => mR_weightIn1(0),
      ADR3 => mR_weightIn0(0),
      ADR4 => mR_weightIn1(7),
      ADR5 => mR_weightIn0(7),
      O => N398
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW2 : X_LUT6
    generic map(
      INIT => X"A06C00CCA0A00000"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mR_weightIn0(0),
      ADR3 => mR_weightIn1(0),
      ADR4 => mR_weightIn0(7),
      ADR5 => mR_weightIn1(7),
      O => N399
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW3 : X_LUT6
    generic map(
      INIT => X"F359F3F3FF55FFFF"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mR_weightIn1(0),
      ADR3 => mR_weightIn0(0),
      ADR4 => mR_weightIn0(7),
      ADR5 => mR_weightIn1(7),
      O => N400
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_8 : X_LUT6
    generic map(
      INIT => X"00FF0F0F55553333"
    )
    port map (
      ADR0 => N398,
      ADR1 => N397,
      ADR2 => N399,
      ADR3 => N400,
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR5 => mR_weight1_ADDERTREE_INTERNAL_Madd_03,
      O => mR_ADDERTREE_INTERNAL_Madd16_lut(0)
    );
  mL_weightUpdateMod1_multAll_Mmux_output511_SW0 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_fullProd(0),
      ADR1 => mL_weightUpdateMod1_multAll_multRes(5),
      O => N402
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_4_Q : X_LUT6
    generic map(
      INIT => X"9995666A99996666"
    )
    port map (
      ADR0 => mL_weightIn1(4),
      ADR1 => mL_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mL_weightUpdateMod1_multAll_multRes(6),
      ADR3 => mL_weightUpdateMod1_multAll_multRes(7),
      ADR4 => mL_weightUpdateMod1_multAll_multRes(8),
      ADR5 => N402,
      O => mL_weightUpdateMod1_Madd_newWeight_lut(4)
    );
  mM_weightUpdateMod0_multAll_Mmux_output511_SW0 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_fullProd(0),
      ADR1 => mM_weightUpdateMod0_multAll_multRes(5),
      O => N404
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_4_Q : X_LUT6
    generic map(
      INIT => X"9995666A99996666"
    )
    port map (
      ADR0 => mM_weightIn0(4),
      ADR1 => mM_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mM_weightUpdateMod0_multAll_multRes(6),
      ADR3 => mM_weightUpdateMod0_multAll_multRes(7),
      ADR4 => mM_weightUpdateMod0_multAll_multRes(8),
      ADR5 => N404,
      O => mM_weightUpdateMod0_Madd_newWeight_lut(4)
    );
  mM_weightUpdateMod1_multAll_Mmux_output511_SW0 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_fullProd(0),
      ADR1 => mM_weightUpdateMod1_multAll_multRes(5),
      O => N406
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_4_Q : X_LUT6
    generic map(
      INIT => X"9995666A99996666"
    )
    port map (
      ADR0 => mM_weightIn1(4),
      ADR1 => mM_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mM_weightUpdateMod1_multAll_multRes(6),
      ADR3 => mM_weightUpdateMod1_multAll_multRes(7),
      ADR4 => mM_weightUpdateMod1_multAll_multRes(8),
      ADR5 => N406,
      O => mM_weightUpdateMod1_Madd_newWeight_lut(4)
    );
  mR_weightUpdateMod0_multAll_Mmux_output511_SW0 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_fullProd(0),
      ADR1 => mR_weightUpdateMod0_multAll_multRes(5),
      O => N408
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_4_Q : X_LUT6
    generic map(
      INIT => X"9995666A99996666"
    )
    port map (
      ADR0 => mR_weightIn0(4),
      ADR1 => mR_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mR_weightUpdateMod0_multAll_multRes(6),
      ADR3 => mR_weightUpdateMod0_multAll_multRes(7),
      ADR4 => mR_weightUpdateMod0_multAll_multRes(8),
      ADR5 => N408,
      O => mR_weightUpdateMod0_Madd_newWeight_lut(4)
    );
  mR_weightUpdateMod1_multAll_Mmux_output511_SW0 : X_LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_fullProd(0),
      ADR1 => mR_weightUpdateMod1_multAll_multRes(5),
      O => N410
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_4_Q : X_LUT6
    generic map(
      INIT => X"9995666A99996666"
    )
    port map (
      ADR0 => mR_weightIn1(4),
      ADR1 => mR_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mR_weightUpdateMod1_multAll_multRes(6),
      ADR3 => mR_weightUpdateMod1_multAll_multRes(7),
      ADR4 => mR_weightUpdateMod1_multAll_multRes(8),
      ADR5 => N410,
      O => mR_weightUpdateMod1_Madd_newWeight_lut(4)
    );
  mL_weight0_Mmux_output511_SW0 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => mL_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mL_weight0_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_23,
      O => N412
    );
  mL_weight0_Mmux_output52 : X_LUT6
    generic map(
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mL_weightIn0(4),
      ADR2 => mL_weightIn0(7),
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_33,
      ADR4 => N412,
      ADR5 => mL_weight0_ADDERTREE_INTERNAL_Madd_43,
      O => mL_weightOut0(4)
    );
  mL_weight1_Mmux_output511_SW0 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => mL_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mL_weight1_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_23,
      O => N414
    );
  mL_weight1_Mmux_output52 : X_LUT6
    generic map(
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mL_weightIn1(4),
      ADR2 => mL_weightIn1(7),
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_33,
      ADR4 => N414,
      ADR5 => mL_weight1_ADDERTREE_INTERNAL_Madd_43,
      O => mL_weightOut1(4)
    );
  mM_weight0_Mmux_output511_SW0 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => mM_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mM_weight0_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_23,
      O => N416
    );
  mM_weight0_Mmux_output52 : X_LUT6
    generic map(
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mM_weightIn0(4),
      ADR2 => mM_weightIn0(7),
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_33,
      ADR4 => N416,
      ADR5 => mM_weight0_ADDERTREE_INTERNAL_Madd_43,
      O => mM_weightOut0(4)
    );
  mM_weight1_Mmux_output511_SW0 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => mM_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mM_weight1_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_23,
      O => N418
    );
  mM_weight1_Mmux_output52 : X_LUT6
    generic map(
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mM_weightIn1(4),
      ADR2 => mM_weightIn1(7),
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_33,
      ADR4 => N418,
      ADR5 => mM_weight1_ADDERTREE_INTERNAL_Madd_43,
      O => mM_weightOut1(4)
    );
  mR_weight0_Mmux_output511_SW0 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => mR_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mR_weight0_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_23,
      O => N420
    );
  mR_weight0_Mmux_output52 : X_LUT6
    generic map(
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mR_weightIn0(4),
      ADR2 => mR_weightIn0(7),
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_33,
      ADR4 => N420,
      ADR5 => mR_weight0_ADDERTREE_INTERNAL_Madd_43,
      O => mR_weightOut0(4)
    );
  mR_weight1_Mmux_output511_SW0 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => mR_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mR_weight1_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_23,
      O => N422
    );
  mR_weight1_Mmux_output52 : X_LUT6
    generic map(
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mR_weightIn1(4),
      ADR2 => mR_weightIn1(7),
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_33,
      ADR4 => N422,
      ADR5 => mR_weight1_ADDERTREE_INTERNAL_Madd_43,
      O => mR_weightOut1(4)
    );
  mL_weightUpdateMod1_multAll_Mmux_output511_SW1 : X_LUT4
    generic map(
      INIT => X"9995"
    )
    port map (
      ADR0 => mL_weightIn1(5),
      ADR1 => mL_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mL_weightUpdateMod1_fullProd(0),
      ADR3 => mL_weightUpdateMod1_multAll_multRes(5),
      O => N424
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_5_Q : X_LUT6
    generic map(
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N425,
      ADR1 => mL_weightUpdateMod1_multAll_multRes(6),
      ADR2 => mL_weightUpdateMod1_multAll_multRes(7),
      ADR3 => mL_weightUpdateMod1_multAll_multRes(8),
      ADR4 => mL_weightUpdateMod1_multAll_multRes(9),
      ADR5 => N424,
      O => mL_weightUpdateMod1_Madd_newWeight_lut(5)
    );
  mM_weightUpdateMod0_multAll_Mmux_output511_SW1 : X_LUT4
    generic map(
      INIT => X"9995"
    )
    port map (
      ADR0 => mM_weightIn0(5),
      ADR1 => mM_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mM_weightUpdateMod0_fullProd(0),
      ADR3 => mM_weightUpdateMod0_multAll_multRes(5),
      O => N427
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_5_Q : X_LUT6
    generic map(
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N428,
      ADR1 => mM_weightUpdateMod0_multAll_multRes(6),
      ADR2 => mM_weightUpdateMod0_multAll_multRes(7),
      ADR3 => mM_weightUpdateMod0_multAll_multRes(8),
      ADR4 => mM_weightUpdateMod0_multAll_multRes(9),
      ADR5 => N427,
      O => mM_weightUpdateMod0_Madd_newWeight_lut(5)
    );
  mM_weightUpdateMod1_multAll_Mmux_output511_SW1 : X_LUT4
    generic map(
      INIT => X"9995"
    )
    port map (
      ADR0 => mM_weightIn1(5),
      ADR1 => mM_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mM_weightUpdateMod1_fullProd(0),
      ADR3 => mM_weightUpdateMod1_multAll_multRes(5),
      O => N430
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_5_Q : X_LUT6
    generic map(
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N431,
      ADR1 => mM_weightUpdateMod1_multAll_multRes(6),
      ADR2 => mM_weightUpdateMod1_multAll_multRes(7),
      ADR3 => mM_weightUpdateMod1_multAll_multRes(8),
      ADR4 => mM_weightUpdateMod1_multAll_multRes(9),
      ADR5 => N430,
      O => mM_weightUpdateMod1_Madd_newWeight_lut(5)
    );
  mR_weightUpdateMod0_multAll_Mmux_output511_SW1 : X_LUT4
    generic map(
      INIT => X"9995"
    )
    port map (
      ADR0 => mR_weightIn0(5),
      ADR1 => mR_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mR_weightUpdateMod0_fullProd(0),
      ADR3 => mR_weightUpdateMod0_multAll_multRes(5),
      O => N433
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_5_Q : X_LUT6
    generic map(
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N434,
      ADR1 => mR_weightUpdateMod0_multAll_multRes(6),
      ADR2 => mR_weightUpdateMod0_multAll_multRes(7),
      ADR3 => mR_weightUpdateMod0_multAll_multRes(8),
      ADR4 => mR_weightUpdateMod0_multAll_multRes(9),
      ADR5 => N433,
      O => mR_weightUpdateMod0_Madd_newWeight_lut(5)
    );
  mR_weightUpdateMod1_multAll_Mmux_output511_SW1 : X_LUT4
    generic map(
      INIT => X"9995"
    )
    port map (
      ADR0 => mR_weightIn1(5),
      ADR1 => mR_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mR_weightUpdateMod1_fullProd(0),
      ADR3 => mR_weightUpdateMod1_multAll_multRes(5),
      O => N436
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_5_Q : X_LUT6
    generic map(
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N437,
      ADR1 => mR_weightUpdateMod1_multAll_multRes(6),
      ADR2 => mR_weightUpdateMod1_multAll_multRes(7),
      ADR3 => mR_weightUpdateMod1_multAll_multRes(8),
      ADR4 => mR_weightUpdateMod1_multAll_multRes(9),
      ADR5 => N436,
      O => mR_weightUpdateMod1_Madd_newWeight_lut(5)
    );
  t_weight0_Mmux_output511_SW0 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => t_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => t_weight0_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_23,
      O => N439
    );
  t_weight0_Mmux_output51 : X_LUT6
    generic map(
      INIT => X"B3B3B3BF8C8C8C80"
    )
    port map (
      ADR0 => t_weightIn0(4),
      ADR1 => t_weightIn0(7),
      ADR2 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_33,
      ADR4 => N439,
      ADR5 => t_weight0_ADDERTREE_INTERNAL_Madd_43,
      O => t_weightOut0(4)
    );
  t_weight2_Mmux_output511_SW0 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => t_weight2_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => t_weight2_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_23,
      O => N441
    );
  t_weight2_Mmux_output51 : X_LUT6
    generic map(
      INIT => X"B3B3B3BF8C8C8C80"
    )
    port map (
      ADR0 => t_weightIn2(4),
      ADR1 => t_weightIn2(7),
      ADR2 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_33,
      ADR4 => N441,
      ADR5 => t_weight2_ADDERTREE_INTERNAL_Madd_43,
      O => t_weightOut2(4)
    );
  t_weight0_Mmux_output711_SW0 : X_LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR0 => t_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => t_weight0_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_33,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_43,
      O => N443
    );
  t_weight0_Mmux_output72 : X_LUT6
    generic map(
      INIT => X"B38CB38CB38CBF80"
    )
    port map (
      ADR0 => t_weightIn0(6),
      ADR1 => t_weightIn0(7),
      ADR2 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_63,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => N443,
      O => t_weightOut0(6)
    );
  t_ADDERTREE_INTERNAL_Madd_lut_7_SW0 : X_LUT6
    generic map(
      INIT => X"4343434343434313"
    )
    port map (
      ADR0 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR1 => t_weight0_ADDERTREE_INTERNAL_Madd_73,
      ADR2 => t_weightIn0(7),
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_63,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => N443,
      O => N50
    );
  t_weight2_Mmux_output711_SW0 : X_LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR0 => t_weight2_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => t_weight2_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_33,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_43,
      O => N447
    );
  t_weight2_Mmux_output72 : X_LUT6
    generic map(
      INIT => X"B38CB38CB38CBF80"
    )
    port map (
      ADR0 => t_weightIn2(6),
      ADR1 => t_weightIn2(7),
      ADR2 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_63,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => N447,
      O => t_weightOut2(6)
    );
  t_weight2_Mmux_output81 : X_LUT6
    generic map(
      INIT => X"DADADADADADADAF8"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_73,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_63,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => N447,
      O => t_weightOut2(7)
    );
  mL_weight0_Mmux_output711_SW0 : X_LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      ADR0 => mL_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mL_weight0_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_33,
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_43,
      O => N451
    );
  mL_weight0_Mmux_output71 : X_LUT6
    generic map(
      INIT => X"8FD0DF808FD08FD0"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mL_weightIn0(6),
      ADR2 => mL_weightIn0(7),
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_63,
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => N451,
      O => mL_weightOut0(6)
    );
  mL_weight1_Mmux_output711_SW0 : X_LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      ADR0 => mL_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mL_weight1_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_33,
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_43,
      O => N453
    );
  mL_weight1_Mmux_output71 : X_LUT6
    generic map(
      INIT => X"8FD0DF808FD08FD0"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mL_weightIn1(6),
      ADR2 => mL_weightIn1(7),
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_63,
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => N453,
      O => mL_weightOut1(6)
    );
  mM_weight0_Mmux_output711_SW0 : X_LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      ADR0 => mM_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mM_weight0_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_33,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_43,
      O => N455
    );
  mM_weight0_Mmux_output71 : X_LUT6
    generic map(
      INIT => X"8FD0DF808FD08FD0"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mM_weightIn0(6),
      ADR2 => mM_weightIn0(7),
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_63,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => N455,
      O => mM_weightOut0(6)
    );
  mM_weight1_Mmux_output711_SW0 : X_LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      ADR0 => mM_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mM_weight1_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_33,
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_43,
      O => N457
    );
  mM_weight1_Mmux_output71 : X_LUT6
    generic map(
      INIT => X"8FD0DF808FD08FD0"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mM_weightIn1(6),
      ADR2 => mM_weightIn1(7),
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_63,
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => N457,
      O => mM_weightOut1(6)
    );
  mL_weight0_Mmux_output711_SW1 : X_LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR0 => mL_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mL_weight0_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_33,
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_43,
      O => N459
    );
  mL_weight0_Mmux_output81 : X_LUT6
    generic map(
      INIT => X"BCBCBCBCBCBCBCF8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mL_weightIn0(7),
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_73,
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_63,
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => N459,
      O => mL_weightOut0(7)
    );
  mL_weight1_Mmux_output711_SW1 : X_LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR0 => mL_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mL_weight1_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_33,
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_43,
      O => N461
    );
  mL_weight1_Mmux_output81 : X_LUT6
    generic map(
      INIT => X"BCBCBCBCBCBCBCF8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mL_weightIn1(7),
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_73,
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_63,
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => N461,
      O => mL_weightOut1(7)
    );
  mM_weight0_Mmux_output711_SW1 : X_LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR0 => mM_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mM_weight0_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_33,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_43,
      O => N463
    );
  mM_weight0_Mmux_output81 : X_LUT6
    generic map(
      INIT => X"BCBCBCBCBCBCBCF8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mM_weightIn0(7),
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_73,
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_63,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => N463,
      O => mM_weightOut0(7)
    );
  mM_weight1_Mmux_output711_SW1 : X_LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR0 => mM_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mM_weight1_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_33,
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_43,
      O => N465
    );
  mM_weight1_Mmux_output81 : X_LUT6
    generic map(
      INIT => X"BCBCBCBCBCBCBCF8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mM_weightIn1(7),
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_73,
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_63,
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => N465,
      O => mM_weightOut1(7)
    );
  mR_weight0_Mmux_output711_SW0 : X_LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      ADR0 => mR_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mR_weight0_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_33,
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_43,
      O => N467
    );
  mR_weight0_Mmux_output71 : X_LUT6
    generic map(
      INIT => X"8FD0DF808FD08FD0"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mR_weightIn0(6),
      ADR2 => mR_weightIn0(7),
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_63,
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => N467,
      O => mR_weightOut0(6)
    );
  mR_weight1_Mmux_output711_SW0 : X_LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      ADR0 => mR_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mR_weight1_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_33,
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_43,
      O => N469
    );
  mR_weight1_Mmux_output71 : X_LUT6
    generic map(
      INIT => X"8FD0DF808FD08FD0"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mR_weightIn1(6),
      ADR2 => mR_weightIn1(7),
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_63,
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => N469,
      O => mR_weightOut1(6)
    );
  mR_weight0_Mmux_output711_SW1 : X_LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR0 => mR_weight0_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mR_weight0_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_33,
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_43,
      O => N471
    );
  mR_weight0_Mmux_output81 : X_LUT6
    generic map(
      INIT => X"BCBCBCBCBCBCBCF8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mR_weightIn0(7),
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_73,
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_63,
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => N471,
      O => mR_weightOut0(7)
    );
  mR_weight1_Mmux_output711_SW1 : X_LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR0 => mR_weight1_ADDERTREE_INTERNAL_Madd_03,
      ADR1 => mR_weight1_ADDERTREE_INTERNAL_Madd_13,
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_23,
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_33,
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_43,
      O => N473
    );
  mR_weight1_Mmux_output81 : X_LUT6
    generic map(
      INIT => X"BCBCBCBCBCBCBCF8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mR_weightIn1(7),
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_73,
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_63,
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_53,
      ADR5 => N473,
      O => mR_weightOut1(7)
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn2511_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_multRes(4),
      ADR1 => mL_weightUpdateMod1_multR_multRes(5),
      O => N475
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn261 : X_LUT6
    generic map(
      INIT => X"00FF01FEFF00FF00"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_multRes(6),
      ADR1 => mL_weightUpdateMod1_multR_multRes(7),
      ADR2 => mL_weightUpdateMod1_multR_multRes(8),
      ADR3 => mL_weightUpdateMod1_multR_multRes(9),
      ADR4 => N475,
      ADR5 => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn2511_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_multRes(4),
      ADR1 => mM_weightUpdateMod1_multR_multRes(5),
      O => N477
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn261 : X_LUT6
    generic map(
      INIT => X"00FF01FEFF00FF00"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_multRes(6),
      ADR1 => mM_weightUpdateMod1_multR_multRes(7),
      ADR2 => mM_weightUpdateMod1_multR_multRes(8),
      ADR3 => mM_weightUpdateMod1_multR_multRes(9),
      ADR4 => N477,
      ADR5 => mM_weightUpdateMod1_multR_multRes(11),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn2511_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_multRes(4),
      ADR1 => mM_weightUpdateMod0_multR_multRes(5),
      O => N479
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn261 : X_LUT6
    generic map(
      INIT => X"00FF01FEFF00FF00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_multRes(6),
      ADR1 => mM_weightUpdateMod0_multR_multRes(7),
      ADR2 => mM_weightUpdateMod0_multR_multRes(8),
      ADR3 => mM_weightUpdateMod0_multR_multRes(9),
      ADR4 => N479,
      ADR5 => mM_weightUpdateMod0_multR_multRes(11),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_0_x_weightUpdateMod0_multAll_posIn2_5_mand
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn2511_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_multRes(4),
      ADR1 => mR_weightUpdateMod1_multR_multRes(5),
      O => N481
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn261 : X_LUT6
    generic map(
      INIT => X"00FF01FEFF00FF00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_multRes(6),
      ADR1 => mR_weightUpdateMod1_multR_multRes(7),
      ADR2 => mR_weightUpdateMod1_multR_multRes(8),
      ADR3 => mR_weightUpdateMod1_multR_multRes(9),
      ADR4 => N481,
      ADR5 => mR_weightUpdateMod1_multR_multRes(11),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn2511_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_multRes(4),
      ADR1 => mR_weightUpdateMod0_multR_multRes(5),
      O => N483
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn261 : X_LUT6
    generic map(
      INIT => X"00FF01FEFF00FF00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_multRes(6),
      ADR1 => mR_weightUpdateMod0_multR_multRes(7),
      ADR2 => mR_weightUpdateMod0_multR_multRes(8),
      ADR3 => mR_weightUpdateMod0_multR_multRes(9),
      ADR4 => N483,
      ADR5 => mR_weightUpdateMod0_multR_multRes(11),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_0_x_weightUpdateMod0_multAll_posIn2_5_mand
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn2511_SW1 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_multRes(4),
      ADR1 => mL_weightUpdateMod1_multR_multRes(5),
      ADR2 => mL_weightUpdateMod1_multR_multRes(6),
      O => N485
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      INIT => X"00AA02A8AA00AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(6),
      ADR1 => mL_weightUpdateMod1_multR_multRes(7),
      ADR2 => mL_weightUpdateMod1_multR_multRes(8),
      ADR3 => mL_weightUpdateMod1_multR_multRes(9),
      ADR4 => N485,
      ADR5 => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_1777
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn2511_SW1 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_multRes(4),
      ADR1 => mM_weightUpdateMod0_multR_multRes(5),
      ADR2 => mM_weightUpdateMod0_multR_multRes(6),
      O => N487
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(6),
      ADR1 => mM_weightUpdateMod0_multR_multRes(7),
      ADR2 => mM_weightUpdateMod0_multR_multRes(8),
      ADR3 => mM_weightUpdateMod0_multR_multRes(9),
      ADR4 => mM_weightUpdateMod0_multR_multRes(11),
      ADR5 => N487,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q_3031
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn2511_SW1 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_multRes(4),
      ADR1 => mM_weightUpdateMod1_multR_multRes(5),
      ADR2 => mM_weightUpdateMod1_multR_multRes(6),
      O => N489
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(6),
      ADR1 => mM_weightUpdateMod1_multR_multRes(7),
      ADR2 => mM_weightUpdateMod1_multR_multRes(8),
      ADR3 => mM_weightUpdateMod1_multR_multRes(9),
      ADR4 => mM_weightUpdateMod1_multR_multRes(11),
      ADR5 => N489,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_3062
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn2511_SW1 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_multRes(4),
      ADR1 => mR_weightUpdateMod0_multR_multRes(5),
      ADR2 => mR_weightUpdateMod0_multR_multRes(6),
      O => N491
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(6),
      ADR1 => mR_weightUpdateMod0_multR_multRes(7),
      ADR2 => mR_weightUpdateMod0_multR_multRes(8),
      ADR3 => mR_weightUpdateMod0_multR_multRes(9),
      ADR4 => mR_weightUpdateMod0_multR_multRes(11),
      ADR5 => N491,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q_4353
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn2511_SW1 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_multRes(4),
      ADR1 => mR_weightUpdateMod1_multR_multRes(5),
      ADR2 => mR_weightUpdateMod1_multR_multRes(6),
      O => N493
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(6),
      ADR1 => mR_weightUpdateMod1_multR_multRes(7),
      ADR2 => mR_weightUpdateMod1_multR_multRes(8),
      ADR3 => mR_weightUpdateMod1_multR_multRes(9),
      ADR4 => mR_weightUpdateMod1_multR_multRes(11),
      ADR5 => N493,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_4384
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      INIT => X"00AA02A8AA00AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(6),
      ADR1 => mL_weightUpdateMod1_multR_multRes(7),
      ADR2 => mL_weightUpdateMod1_multR_multRes(8),
      ADR3 => mL_weightUpdateMod1_multR_multRes(9),
      ADR4 => N485,
      ADR5 => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_1778
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(6),
      ADR1 => mM_weightUpdateMod0_multR_multRes(7),
      ADR2 => mM_weightUpdateMod0_multR_multRes(8),
      ADR3 => mM_weightUpdateMod0_multR_multRes(9),
      ADR4 => mM_weightUpdateMod0_multR_multRes(11),
      ADR5 => N487,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1_3032
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(6),
      ADR1 => mM_weightUpdateMod1_multR_multRes(7),
      ADR2 => mM_weightUpdateMod1_multR_multRes(8),
      ADR3 => mM_weightUpdateMod1_multR_multRes(9),
      ADR4 => mM_weightUpdateMod1_multR_multRes(11),
      ADR5 => N489,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_3063
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(6),
      ADR1 => mR_weightUpdateMod0_multR_multRes(7),
      ADR2 => mR_weightUpdateMod0_multR_multRes(8),
      ADR3 => mR_weightUpdateMod0_multR_multRes(9),
      ADR4 => mR_weightUpdateMod0_multR_multRes(11),
      ADR5 => N491,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1_4354
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(6),
      ADR1 => mR_weightUpdateMod1_multR_multRes(7),
      ADR2 => mR_weightUpdateMod1_multR_multRes(8),
      ADR3 => mR_weightUpdateMod1_multR_multRes(9),
      ADR4 => mR_weightUpdateMod1_multR_multRes(11),
      ADR5 => N493,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_4385
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      INIT => X"00AA02A8AA00AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mL_weightUpdateMod1_multR_multRes(7),
      ADR2 => mL_weightUpdateMod1_multR_multRes(8),
      ADR3 => mL_weightUpdateMod1_multR_multRes(9),
      ADR4 => N485,
      ADR5 => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_1775
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod0_multR_multRes(7),
      ADR2 => mM_weightUpdateMod0_multR_multRes(8),
      ADR3 => mM_weightUpdateMod0_multR_multRes(9),
      ADR4 => mM_weightUpdateMod0_multR_multRes(11),
      ADR5 => N487,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1_3029
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod1_multR_multRes(7),
      ADR2 => mM_weightUpdateMod1_multR_multRes(8),
      ADR3 => mM_weightUpdateMod1_multR_multRes(9),
      ADR4 => mM_weightUpdateMod1_multR_multRes(11),
      ADR5 => N489,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_3060
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod0_multR_multRes(7),
      ADR2 => mR_weightUpdateMod0_multR_multRes(8),
      ADR3 => mR_weightUpdateMod0_multR_multRes(9),
      ADR4 => mR_weightUpdateMod0_multR_multRes(11),
      ADR5 => N491,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1_4351
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod1_multR_multRes(7),
      ADR2 => mR_weightUpdateMod1_multR_multRes(8),
      ADR3 => mR_weightUpdateMod1_multR_multRes(9),
      ADR4 => mR_weightUpdateMod1_multR_multRes(11),
      ADR5 => N493,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_4382
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      INIT => X"00AA02A8AA00AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mL_weightUpdateMod1_multR_multRes(7),
      ADR2 => mL_weightUpdateMod1_multR_multRes(8),
      ADR3 => mL_weightUpdateMod1_multR_multRes(9),
      ADR4 => N485,
      ADR5 => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_1772
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(4),
      ADR1 => mM_weightUpdateMod0_multR_multRes(7),
      ADR2 => mM_weightUpdateMod0_multR_multRes(8),
      ADR3 => mM_weightUpdateMod0_multR_multRes(9),
      ADR4 => mM_weightUpdateMod0_multR_multRes(11),
      ADR5 => N487,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1_3026
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mM_weightUpdateMod1_multR_multRes(7),
      ADR2 => mM_weightUpdateMod1_multR_multRes(8),
      ADR3 => mM_weightUpdateMod1_multR_multRes(9),
      ADR4 => mM_weightUpdateMod1_multR_multRes(11),
      ADR5 => N489,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_3057
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR1 => mR_weightUpdateMod0_multR_multRes(7),
      ADR2 => mR_weightUpdateMod0_multR_multRes(8),
      ADR3 => mR_weightUpdateMod0_multR_multRes(9),
      ADR4 => mR_weightUpdateMod0_multR_multRes(11),
      ADR5 => N491,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1_4348
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mR_weightUpdateMod1_multR_multRes(7),
      ADR2 => mR_weightUpdateMod1_multR_multRes(8),
      ADR3 => mR_weightUpdateMod1_multR_multRes(9),
      ADR4 => mR_weightUpdateMod1_multR_multRes(11),
      ADR5 => N493,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_4379
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      INIT => X"00AA02A8AA00AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mL_weightUpdateMod1_multR_multRes(7),
      ADR2 => mL_weightUpdateMod1_multR_multRes(8),
      ADR3 => mL_weightUpdateMod1_multR_multRes(9),
      ADR4 => N485,
      ADR5 => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_1769
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => mM_weightUpdateMod0_multR_multRes(7),
      ADR2 => mM_weightUpdateMod0_multR_multRes(8),
      ADR3 => mM_weightUpdateMod0_multR_multRes(9),
      ADR4 => mM_weightUpdateMod0_multR_multRes(11),
      ADR5 => N487,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1_3023
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mM_weightUpdateMod1_multR_multRes(7),
      ADR2 => mM_weightUpdateMod1_multR_multRes(8),
      ADR3 => mM_weightUpdateMod1_multR_multRes(9),
      ADR4 => mM_weightUpdateMod1_multR_multRes(11),
      ADR5 => N489,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_3054
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => mR_weightUpdateMod0_multR_multRes(7),
      ADR2 => mR_weightUpdateMod0_multR_multRes(8),
      ADR3 => mR_weightUpdateMod0_multR_multRes(9),
      ADR4 => mR_weightUpdateMod0_multR_multRes(11),
      ADR5 => N491,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1_4345
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mR_weightUpdateMod1_multR_multRes(7),
      ADR2 => mR_weightUpdateMod1_multR_multRes(8),
      ADR3 => mR_weightUpdateMod1_multR_multRes(9),
      ADR4 => mR_weightUpdateMod1_multR_multRes(11),
      ADR5 => N493,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_4376
    );
  mL_weightUpdateMod1_multAll_Mmux_output511_SW3 : X_LUT5
    generic map(
      INIT => X"99999995"
    )
    port map (
      ADR0 => mL_weightIn1(6),
      ADR1 => mL_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mL_weightUpdateMod1_fullProd(0),
      ADR3 => mL_weightUpdateMod1_multAll_multRes(6),
      ADR4 => mL_weightUpdateMod1_multAll_multRes(5),
      O => N535
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N536,
      ADR1 => mL_weightUpdateMod1_multAll_multRes(7),
      ADR2 => mL_weightUpdateMod1_multAll_multRes(8),
      ADR3 => mL_weightUpdateMod1_multAll_multRes(9),
      ADR4 => mL_weightUpdateMod1_multAll_multRes(10),
      ADR5 => N535,
      O => mL_weightUpdateMod1_Madd_newWeight_lut(6)
    );
  mM_weightUpdateMod0_multAll_Mmux_output511_SW3 : X_LUT5
    generic map(
      INIT => X"99999995"
    )
    port map (
      ADR0 => mM_weightIn0(6),
      ADR1 => mM_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mM_weightUpdateMod0_fullProd(0),
      ADR3 => mM_weightUpdateMod0_multAll_multRes(6),
      ADR4 => mM_weightUpdateMod0_multAll_multRes(5),
      O => N538
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N539,
      ADR1 => mM_weightUpdateMod0_multAll_multRes(7),
      ADR2 => mM_weightUpdateMod0_multAll_multRes(8),
      ADR3 => mM_weightUpdateMod0_multAll_multRes(9),
      ADR4 => mM_weightUpdateMod0_multAll_multRes(10),
      ADR5 => N538,
      O => mM_weightUpdateMod0_Madd_newWeight_lut(6)
    );
  mM_weightUpdateMod1_multAll_Mmux_output511_SW3 : X_LUT5
    generic map(
      INIT => X"99999995"
    )
    port map (
      ADR0 => mM_weightIn1(6),
      ADR1 => mM_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mM_weightUpdateMod1_fullProd(0),
      ADR3 => mM_weightUpdateMod1_multAll_multRes(6),
      ADR4 => mM_weightUpdateMod1_multAll_multRes(5),
      O => N541
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N542,
      ADR1 => mM_weightUpdateMod1_multAll_multRes(7),
      ADR2 => mM_weightUpdateMod1_multAll_multRes(8),
      ADR3 => mM_weightUpdateMod1_multAll_multRes(9),
      ADR4 => mM_weightUpdateMod1_multAll_multRes(10),
      ADR5 => N541,
      O => mM_weightUpdateMod1_Madd_newWeight_lut(6)
    );
  mR_weightUpdateMod0_multAll_Mmux_output511_SW3 : X_LUT5
    generic map(
      INIT => X"99999995"
    )
    port map (
      ADR0 => mR_weightIn0(6),
      ADR1 => mR_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mR_weightUpdateMod0_fullProd(0),
      ADR3 => mR_weightUpdateMod0_multAll_multRes(6),
      ADR4 => mR_weightUpdateMod0_multAll_multRes(5),
      O => N544
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N545,
      ADR1 => mR_weightUpdateMod0_multAll_multRes(7),
      ADR2 => mR_weightUpdateMod0_multAll_multRes(8),
      ADR3 => mR_weightUpdateMod0_multAll_multRes(9),
      ADR4 => mR_weightUpdateMod0_multAll_multRes(10),
      ADR5 => N544,
      O => mR_weightUpdateMod0_Madd_newWeight_lut(6)
    );
  mR_weightUpdateMod1_multAll_Mmux_output511_SW3 : X_LUT5
    generic map(
      INIT => X"99999995"
    )
    port map (
      ADR0 => mR_weightIn1(6),
      ADR1 => mR_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mR_weightUpdateMod1_fullProd(0),
      ADR3 => mR_weightUpdateMod1_multAll_multRes(6),
      ADR4 => mR_weightUpdateMod1_multAll_multRes(5),
      O => N547
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N548,
      ADR1 => mR_weightUpdateMod1_multAll_multRes(7),
      ADR2 => mR_weightUpdateMod1_multAll_multRes(8),
      ADR3 => mR_weightUpdateMod1_multAll_multRes(9),
      ADR4 => mR_weightUpdateMod1_multAll_multRes(10),
      ADR5 => N547,
      O => mR_weightUpdateMod1_Madd_newWeight_lut(6)
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn2511_SW0 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multAll_posIn2(0),
      ADR1 => mL_weightUpdateMod0_multR_multRes(5),
      O => N550
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn261 : X_LUT6
    generic map(
      INIT => X"00FF01FEFF00FF00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multR_multRes(6),
      ADR1 => mL_weightUpdateMod0_multR_multRes(7),
      ADR2 => mL_weightUpdateMod0_multR_multRes(8),
      ADR3 => mL_weightUpdateMod0_multR_multRes(9),
      ADR4 => N550,
      ADR5 => mL_weightUpdateMod0_multR_multRes(11),
      O => mL_weightUpdateMod0_multAll_posIn2(5)
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn2511_SW1 : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multAll_posIn2(0),
      ADR1 => mL_weightUpdateMod0_multR_multRes(5),
      ADR2 => mL_weightUpdateMod0_multR_multRes(6),
      O => N552
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn272 : X_LUT6
    generic map(
      INIT => X"0F0FF0F00F1EF0F0"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multR_multRes(7),
      ADR1 => mL_weightUpdateMod0_multR_multRes(8),
      ADR2 => mL_weightUpdateMod0_multR_multRes(10),
      ADR3 => mL_weightUpdateMod0_multR_multRes(9),
      ADR4 => mL_weightUpdateMod0_multR_multRes(11),
      ADR5 => N552,
      O => mL_weightUpdateMod0_multAll_posIn2(6)
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn281 : X_LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multR_multRes(7),
      ADR1 => mL_weightUpdateMod0_multR_multRes(8),
      ADR2 => mL_weightUpdateMod0_multR_multRes(10),
      ADR3 => mL_weightUpdateMod0_multR_multRes(9),
      ADR4 => mL_weightUpdateMod0_multR_multRes(11),
      ADR5 => N552,
      O => mL_weightUpdateMod0_multAll_posIn2(7)
    );
  t_Msub_errorK_cy_4_12_SW0 : X_LUT6
    generic map(
      INIT => X"80EAA8FEA0FAAAFF"
    )
    port map (
      ADR0 => corrOut_result(4),
      ADR1 => corrOut_result(2),
      ADR2 => corrOut_result(3),
      ADR3 => Output_4_OBUF_38,
      ADR4 => Output_3_OBUF_39,
      ADR5 => Output_2_OBUF_40,
      O => N556
    );
  t_Msub_errorK_cy_4_12_SW1 : X_LUT6
    generic map(
      INIT => X"00AAA0FA80EAA8FE"
    )
    port map (
      ADR0 => corrOut_result(4),
      ADR1 => corrOut_result(2),
      ADR2 => corrOut_result(3),
      ADR3 => Output_4_OBUF_38,
      ADR4 => Output_3_OBUF_39,
      ADR5 => Output_2_OBUF_40,
      O => N557
    );
  t_Msub_errorK_cy_4_12 : X_LUT6
    generic map(
      INIT => X"FFFF8CEF73100000"
    )
    port map (
      ADR0 => corrOut_result(0),
      ADR1 => corrOut_result(1),
      ADR2 => Output_0_OBUF_42,
      ADR3 => Output_1_OBUF_41,
      ADR4 => N557,
      ADR5 => N556,
      O => t_Msub_errorK_cy(4)
    );
  t_weightDKMult0_posIn1_5_1_SW2 : X_LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      ADR0 => t_deltaKMult_multRes(5),
      ADR1 => t_deltaKMult_multRes(4),
      O => N559
    );
  t_weightDKMult0_posIn1_5_1 : X_LUT6
    generic map(
      INIT => X"666666666666666C"
    )
    port map (
      ADR0 => t_deltaKMult_multRes(11),
      ADR1 => t_deltaKMult_multRes(9),
      ADR2 => t_deltaKMult_multRes(8),
      ADR3 => t_deltaKMult_multRes(7),
      ADR4 => t_deltaKMult_multRes(6),
      ADR5 => N559,
      O => t_weightDKMult0_posIn1(5)
    );
  mL_weightUpdateMod1_multAll_Mmux_output511_SW2 : X_LUT6
    generic map(
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(11),
      ADR1 => mL_weightIn1(5),
      ADR2 => weightDeltaKOutNode_7_Q,
      ADR3 => mL_weightUpdateMod1_multR_multRes(10),
      ADR4 => mL_weightUpdateMod1_multR_multRes(11),
      ADR5 => mL_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N425
    );
  mM_weightUpdateMod0_multAll_Mmux_output511_SW2 : X_LUT6
    generic map(
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(11),
      ADR1 => mM_weightIn0(5),
      ADR2 => weightDeltaKOutNode_15_Q,
      ADR3 => mM_weightUpdateMod0_multR_multRes(10),
      ADR4 => mM_weightUpdateMod0_multR_multRes(11),
      ADR5 => mM_weightUpdateMod0_multAll_Mmux_posIn271,
      O => N428
    );
  mM_weightUpdateMod1_multAll_Mmux_output511_SW2 : X_LUT6
    generic map(
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(11),
      ADR1 => mM_weightIn1(5),
      ADR2 => weightDeltaKOutNode_15_Q,
      ADR3 => mM_weightUpdateMod1_multR_multRes(10),
      ADR4 => mM_weightUpdateMod1_multR_multRes(11),
      ADR5 => mM_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N431
    );
  mR_weightUpdateMod0_multAll_Mmux_output511_SW2 : X_LUT6
    generic map(
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(11),
      ADR1 => mR_weightIn0(5),
      ADR2 => weightDeltaKOutNode_23_Q,
      ADR3 => mR_weightUpdateMod0_multR_multRes(10),
      ADR4 => mR_weightUpdateMod0_multR_multRes(11),
      ADR5 => mR_weightUpdateMod0_multAll_Mmux_posIn271,
      O => N434
    );
  mR_weightUpdateMod1_multAll_Mmux_output511_SW2 : X_LUT6
    generic map(
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(11),
      ADR1 => mR_weightIn1(5),
      ADR2 => weightDeltaKOutNode_23_Q,
      ADR3 => mR_weightUpdateMod1_multR_multRes(10),
      ADR4 => mR_weightUpdateMod1_multR_multRes(11),
      ADR5 => mR_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N437
    );
  mL_weightUpdateMod1_multAll_Mmux_output511_SW4 : X_LUT6
    generic map(
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(11),
      ADR1 => mL_weightIn1(6),
      ADR2 => weightDeltaKOutNode_7_Q,
      ADR3 => mL_weightUpdateMod1_multR_multRes(10),
      ADR4 => mL_weightUpdateMod1_multR_multRes(11),
      ADR5 => mL_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N536
    );
  mM_weightUpdateMod0_multAll_Mmux_output511_SW4 : X_LUT6
    generic map(
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(11),
      ADR1 => mM_weightIn0(6),
      ADR2 => weightDeltaKOutNode_15_Q,
      ADR3 => mM_weightUpdateMod0_multR_multRes(10),
      ADR4 => mM_weightUpdateMod0_multR_multRes(11),
      ADR5 => mM_weightUpdateMod0_multAll_Mmux_posIn271,
      O => N539
    );
  mM_weightUpdateMod1_multAll_Mmux_output511_SW4 : X_LUT6
    generic map(
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(11),
      ADR1 => mM_weightIn1(6),
      ADR2 => weightDeltaKOutNode_15_Q,
      ADR3 => mM_weightUpdateMod1_multR_multRes(10),
      ADR4 => mM_weightUpdateMod1_multR_multRes(11),
      ADR5 => mM_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N542
    );
  mR_weightUpdateMod0_multAll_Mmux_output511_SW4 : X_LUT6
    generic map(
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(11),
      ADR1 => mR_weightIn0(6),
      ADR2 => weightDeltaKOutNode_23_Q,
      ADR3 => mR_weightUpdateMod0_multR_multRes(10),
      ADR4 => mR_weightUpdateMod0_multR_multRes(11),
      ADR5 => mR_weightUpdateMod0_multAll_Mmux_posIn271,
      O => N545
    );
  mR_weightUpdateMod1_multAll_Mmux_output511_SW4 : X_LUT6
    generic map(
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(11),
      ADR1 => mR_weightIn1(6),
      ADR2 => weightDeltaKOutNode_23_Q,
      ADR3 => mR_weightUpdateMod1_multR_multRes(10),
      ADR4 => mR_weightUpdateMod1_multR_multRes(11),
      ADR5 => mR_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N548
    );
  mL_weightUpdateMod1_multAll_Mmux_output81_SW1 : X_LUT6
    generic map(
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(11),
      ADR1 => mL_weightIn1(7),
      ADR2 => weightDeltaKOutNode_7_Q,
      ADR3 => mL_weightUpdateMod1_multR_multRes(10),
      ADR4 => mL_weightUpdateMod1_multR_multRes(11),
      ADR5 => mL_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N210
    );
  mM_weightUpdateMod0_multAll_Mmux_output81_SW1 : X_LUT6
    generic map(
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(11),
      ADR1 => mM_weightIn0(7),
      ADR2 => weightDeltaKOutNode_15_Q,
      ADR3 => mM_weightUpdateMod0_multR_multRes(10),
      ADR4 => mM_weightUpdateMod0_multR_multRes(11),
      ADR5 => mM_weightUpdateMod0_multAll_Mmux_posIn271,
      O => N213
    );
  mM_weightUpdateMod1_multAll_Mmux_output81_SW1 : X_LUT6
    generic map(
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(11),
      ADR1 => mM_weightIn1(7),
      ADR2 => weightDeltaKOutNode_15_Q,
      ADR3 => mM_weightUpdateMod1_multR_multRes(10),
      ADR4 => mM_weightUpdateMod1_multR_multRes(11),
      ADR5 => mM_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N216
    );
  mR_weightUpdateMod0_multAll_Mmux_output81_SW1 : X_LUT6
    generic map(
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(11),
      ADR1 => mR_weightIn0(7),
      ADR2 => weightDeltaKOutNode_23_Q,
      ADR3 => mR_weightUpdateMod0_multR_multRes(10),
      ADR4 => mR_weightUpdateMod0_multR_multRes(11),
      ADR5 => mR_weightUpdateMod0_multAll_Mmux_posIn271,
      O => N219
    );
  mR_weightUpdateMod1_multAll_Mmux_output81_SW1 : X_LUT6
    generic map(
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(11),
      ADR1 => mR_weightIn1(7),
      ADR2 => weightDeltaKOutNode_23_Q,
      ADR3 => mR_weightUpdateMod1_multR_multRes(10),
      ADR4 => mR_weightUpdateMod1_multR_multRes(11),
      ADR5 => mR_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N222
    );
  t_deltaKMult_Mmux_posIn141_SW0 : X_LUT5
    generic map(
      INIT => X"0FA587E1"
    )
    port map (
      ADR0 => corrOut_result(2),
      ADR1 => corrOut_result(1),
      ADR2 => corrOut_result(3),
      ADR3 => Output_2_OBUF_40,
      ADR4 => Output_1_OBUF_41,
      O => N345
    );
  t_deltaKMult_Mmux_posIn141_SW1 : X_LUT5
    generic map(
      INIT => X"87E1A5F0"
    )
    port map (
      ADR0 => corrOut_result(2),
      ADR1 => corrOut_result(1),
      ADR2 => corrOut_result(3),
      ADR3 => Output_2_OBUF_40,
      ADR4 => Output_1_OBUF_41,
      O => N346
    );
  t_deltaKMult_Mmux_posIn151 : X_LUT5
    generic map(
      INIT => X"AACCACAC"
    )
    port map (
      ADR0 => N176,
      ADR1 => N177,
      ADR2 => N561,
      ADR3 => N562,
      ADR4 => t_Msub_errorK_cy(4),
      O => t_deltaKMult_posIn1(4)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_111 : X_LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
    port map (
      ADR0 => t_weightDKMult0_multRes(7),
      ADR1 => t_weightDKMult0_multRes(6),
      ADR2 => t_weightDKMult0_multRes(5),
      ADR3 => weightDeltaKOutNode_0_Q,
      ADR4 => weightDeltaKOutNode_4_Q,
      ADR5 => t_weightDKMult0_Mmux_output82_5253,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_111 : X_LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
    port map (
      ADR0 => t_weightDKMult1_multRes(7),
      ADR1 => t_weightDKMult1_multRes(6),
      ADR2 => t_weightDKMult1_multRes(5),
      ADR3 => weightDeltaKOutNode_8_Q,
      ADR4 => weightDeltaKOutNode_12_Q,
      ADR5 => t_weightDKMult1_Mmux_output62_5252,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_111 : X_LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
    port map (
      ADR0 => t_weightDKMult2_multRes(7),
      ADR1 => t_weightDKMult2_multRes(6),
      ADR2 => t_weightDKMult2_multRes(5),
      ADR3 => weightDeltaKOutNode_16_Q,
      ADR4 => weightDeltaKOutNode_20_Q,
      ADR5 => t_weightDKMult2_Mmux_output82_5251,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11
    );
  mL_weightUpdateMod0_multR_Mmux_posIn261_SW2 : X_LUT6
    generic map(
      INIT => X"7D5F7D5F7D5F82A0"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => t_weightDKMult0_Mmux_output81,
      ADR2 => t_weightDKMult0_multRes(5),
      ADR3 => weightDeltaKOutNode_0_Q,
      ADR4 => t_weightDKMult0_Mmux_output6_SW0_5258,
      ADR5 => weightDeltaKOutNode_4_Q,
      O => N350
    );
  mL_weightUpdateMod0_multR_Mmux_posIn261_SW5 : X_LUT6
    generic map(
      INIT => X"7D5F7D5F7D5F82A0"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => t_weightDKMult0_Mmux_output81,
      ADR2 => t_weightDKMult0_multRes(5),
      ADR3 => weightDeltaKOutNode_0_Q,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR5 => weightDeltaKOutNode_4_Q,
      O => N370
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_5_SW0 : X_LUT5
    generic map(
      INIT => X"8228AA00"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => t_weightIn1(7),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      O => N352
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_5_SW1 : X_LUT5
    generic map(
      INIT => X"D77D55FF"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => t_weightIn1(7),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      O => N353
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_5_SW0 : X_LUT5
    generic map(
      INIT => X"8228AA00"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => t_weightIn1(7),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      O => N356
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_5_SW1 : X_LUT5
    generic map(
      INIT => X"D77D55FF"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => t_weightIn1(7),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      O => N357
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_5_SW0 : X_LUT5
    generic map(
      INIT => X"8228AA00"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => t_weightIn2(7),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      O => N360
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_5_SW1 : X_LUT5
    generic map(
      INIT => X"D77D55FF"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => t_weightIn2(7),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      O => N361
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_5_SW0 : X_LUT5
    generic map(
      INIT => X"8228AA00"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => t_weightIn2(7),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      O => N364
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_5_SW1 : X_LUT5
    generic map(
      INIT => X"D77D55FF"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => t_weightIn2(7),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      O => N365
    );
  t_deltaKMult_Mmux_posIn141 : X_LUT6
    generic map(
      INIT => X"33639CCCCC39C633"
    )
    port map (
      ADR0 => corrOut_result(0),
      ADR1 => Output_3_OBUF_39,
      ADR2 => Output_0_OBUF_42,
      ADR3 => N345,
      ADR4 => N346,
      ADR5 => t_Msub_errorK_cy(4),
      O => t_deltaKMult_posIn1(3)
    );
  t_weightUpdateMod2_Madd_newWeight_lut_4_Q : X_LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      ADR0 => t_weightIn2(4),
      ADR1 => t_weightUpdateMod2_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod2_multAll_multRes(8),
      ADR3 => t_weightUpdateMod2_multAll_Mmux_output51,
      O => t_weightUpdateMod2_Madd_newWeight_lut(4)
    );
  t_weightUpdateMod1_Madd_newWeight_lut_4_Q : X_LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      ADR0 => t_weightIn1(4),
      ADR1 => t_weightUpdateMod1_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod1_multAll_multRes(8),
      ADR3 => t_weightUpdateMod1_multAll_Mmux_output51,
      O => t_weightUpdateMod1_Madd_newWeight_lut(4)
    );
  t_weightUpdateMod0_Madd_newWeight_lut_4_Q : X_LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      ADR0 => t_weightIn0(4),
      ADR1 => t_weightUpdateMod0_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod0_multAll_multRes(8),
      ADR3 => t_weightUpdateMod0_multAll_Mmux_output51,
      O => t_weightUpdateMod0_Madd_newWeight_lut(4)
    );
  t_weightUpdateMod2_Madd_newWeight_lut_5_Q : X_LUT5
    generic map(
      INIT => X"9696965A"
    )
    port map (
      ADR0 => t_weightIn2(5),
      ADR1 => t_weightUpdateMod2_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod2_multAll_multRes(9),
      ADR3 => t_weightUpdateMod2_multAll_multRes(8),
      ADR4 => t_weightUpdateMod2_multAll_Mmux_output51,
      O => t_weightUpdateMod2_Madd_newWeight_lut(5)
    );
  t_weightUpdateMod1_Madd_newWeight_lut_5_Q : X_LUT5
    generic map(
      INIT => X"9696965A"
    )
    port map (
      ADR0 => t_weightIn1(5),
      ADR1 => t_weightUpdateMod1_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod1_multAll_multRes(9),
      ADR3 => t_weightUpdateMod1_multAll_multRes(8),
      ADR4 => t_weightUpdateMod1_multAll_Mmux_output51,
      O => t_weightUpdateMod1_Madd_newWeight_lut(5)
    );
  t_weightUpdateMod0_Madd_newWeight_lut_5_Q : X_LUT5
    generic map(
      INIT => X"9696965A"
    )
    port map (
      ADR0 => t_weightIn0(5),
      ADR1 => t_weightUpdateMod0_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod0_multAll_multRes(9),
      ADR3 => t_weightUpdateMod0_multAll_multRes(8),
      ADR4 => t_weightUpdateMod0_multAll_Mmux_output51,
      O => t_weightUpdateMod0_Madd_newWeight_lut(5)
    );
  t_weightUpdateMod2_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      INIT => X"969696969696965A"
    )
    port map (
      ADR0 => t_weightIn2(6),
      ADR1 => t_weightUpdateMod2_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod2_multAll_multRes(10),
      ADR3 => t_weightUpdateMod2_multAll_multRes(9),
      ADR4 => t_weightUpdateMod2_multAll_multRes(8),
      ADR5 => t_weightUpdateMod2_multAll_Mmux_output51,
      O => t_weightUpdateMod2_Madd_newWeight_lut(6)
    );
  t_weightUpdateMod1_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      INIT => X"969696969696965A"
    )
    port map (
      ADR0 => t_weightIn1(6),
      ADR1 => t_weightUpdateMod1_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod1_multAll_multRes(10),
      ADR3 => t_weightUpdateMod1_multAll_multRes(9),
      ADR4 => t_weightUpdateMod1_multAll_multRes(8),
      ADR5 => t_weightUpdateMod1_multAll_Mmux_output51,
      O => t_weightUpdateMod1_Madd_newWeight_lut(6)
    );
  t_weightUpdateMod0_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      INIT => X"969696969696965A"
    )
    port map (
      ADR0 => t_weightIn0(6),
      ADR1 => t_weightUpdateMod0_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod0_multAll_multRes(10),
      ADR3 => t_weightUpdateMod0_multAll_multRes(9),
      ADR4 => t_weightUpdateMod0_multAll_multRes(8),
      ADR5 => t_weightUpdateMod0_multAll_Mmux_output51,
      O => t_weightUpdateMod0_Madd_newWeight_lut(6)
    );
  t_weightDKMult0_posIn1_6_1_SW0 : X_LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      ADR0 => t_deltaKMult_multRes(6),
      ADR1 => t_deltaKMult_multRes(5),
      ADR2 => t_deltaKMult_multRes(4),
      O => N649
    );
  t_weightDKMult0_posIn1_6_1 : X_LUT6
    generic map(
      INIT => X"6666666C66666666"
    )
    port map (
      ADR0 => t_deltaKMult_multRes(11),
      ADR1 => t_deltaKMult_multRes(10),
      ADR2 => t_deltaKMult_multRes(9),
      ADR3 => t_deltaKMult_multRes(8),
      ADR4 => t_deltaKMult_multRes(7),
      ADR5 => N649,
      O => t_weightDKMult0_posIn1(6)
    );
  t_weightUpdateMod2_multAll_Mmux_output81_SW0 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_weightUpdateMod2_multAll_multRes(11),
      O => N651
    );
  t_weightUpdateMod2_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      INIT => X"5555AAAA5557AAA8"
    )
    port map (
      ADR0 => t_weightUpdateMod2_leftMultTemp_7_Q,
      ADR1 => t_weightUpdateMod2_multAll_multRes(10),
      ADR2 => t_weightUpdateMod2_multAll_multRes(9),
      ADR3 => t_weightUpdateMod2_multAll_multRes(8),
      ADR4 => N651,
      ADR5 => t_weightUpdateMod2_multAll_Mmux_output51,
      O => t_weightUpdateMod2_Madd_newWeight_lut(7)
    );
  t_weightUpdateMod1_multAll_Mmux_output81_SW0 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_weightUpdateMod1_multAll_multRes(11),
      O => N653
    );
  t_weightUpdateMod1_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      INIT => X"5555AAAA5557AAA8"
    )
    port map (
      ADR0 => t_weightUpdateMod1_leftMultTemp_7_Q,
      ADR1 => t_weightUpdateMod1_multAll_multRes(10),
      ADR2 => t_weightUpdateMod1_multAll_multRes(9),
      ADR3 => t_weightUpdateMod1_multAll_multRes(8),
      ADR4 => N653,
      ADR5 => t_weightUpdateMod1_multAll_Mmux_output51,
      O => t_weightUpdateMod1_Madd_newWeight_lut(7)
    );
  t_weightUpdateMod0_multAll_Mmux_output81_SW0 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_weightUpdateMod0_multAll_multRes(11),
      O => N655
    );
  t_weightUpdateMod0_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      INIT => X"5555AAAA5557AAA8"
    )
    port map (
      ADR0 => t_weightUpdateMod0_leftMultTemp_7_Q,
      ADR1 => t_weightUpdateMod0_multAll_multRes(10),
      ADR2 => t_weightUpdateMod0_multAll_multRes(9),
      ADR3 => t_weightUpdateMod0_multAll_multRes(8),
      ADR4 => N655,
      ADR5 => t_weightUpdateMod0_multAll_Mmux_output51,
      O => t_weightUpdateMod0_Madd_newWeight_lut(7)
    );
  t_weightUpdateMod2_multAll_Mmux_posIn171 : X_LUT5
    generic map(
      INIT => X"55AA56AA"
    )
    port map (
      ADR0 => t_weightUpdateMod2_multL_multRes(10),
      ADR1 => t_weightUpdateMod2_multL_multRes(9),
      ADR2 => t_weightUpdateMod2_multL_multRes(8),
      ADR3 => t_weightUpdateMod2_multL_multRes(11),
      ADR4 => t_weightUpdateMod2_multAll_Mmux_posIn151,
      O => t_weightUpdateMod2_multAll_posIn1(6)
    );
  t_weightUpdateMod2_multAll_Mmux_posIn161 : X_LUT4
    generic map(
      INIT => X"5A6A"
    )
    port map (
      ADR0 => t_weightUpdateMod2_multL_multRes(9),
      ADR1 => t_weightUpdateMod2_multL_multRes(8),
      ADR2 => t_weightUpdateMod2_multL_multRes(11),
      ADR3 => t_weightUpdateMod2_multAll_Mmux_posIn151,
      O => t_weightUpdateMod2_multAll_posIn1(5)
    );
  t_weightUpdateMod1_multAll_Mmux_posIn171 : X_LUT5
    generic map(
      INIT => X"55AA56AA"
    )
    port map (
      ADR0 => t_weightUpdateMod1_multL_multRes(10),
      ADR1 => t_weightUpdateMod1_multL_multRes(9),
      ADR2 => t_weightUpdateMod1_multL_multRes(8),
      ADR3 => t_weightUpdateMod1_multL_multRes(11),
      ADR4 => t_weightUpdateMod1_multAll_Mmux_posIn151,
      O => t_weightUpdateMod1_multAll_posIn1(6)
    );
  t_weightUpdateMod1_multAll_Mmux_posIn161 : X_LUT4
    generic map(
      INIT => X"5A6A"
    )
    port map (
      ADR0 => t_weightUpdateMod1_multL_multRes(9),
      ADR1 => t_weightUpdateMod1_multL_multRes(8),
      ADR2 => t_weightUpdateMod1_multL_multRes(11),
      ADR3 => t_weightUpdateMod1_multAll_Mmux_posIn151,
      O => t_weightUpdateMod1_multAll_posIn1(5)
    );
  t_weightUpdateMod0_multAll_Mmux_posIn171 : X_LUT5
    generic map(
      INIT => X"55AA56AA"
    )
    port map (
      ADR0 => t_weightUpdateMod0_multL_multRes(10),
      ADR1 => t_weightUpdateMod0_multL_multRes(9),
      ADR2 => t_weightUpdateMod0_multL_multRes(8),
      ADR3 => t_weightUpdateMod0_multL_multRes(11),
      ADR4 => t_weightUpdateMod0_multAll_Mmux_posIn151,
      O => t_weightUpdateMod0_multAll_posIn1(6)
    );
  t_weightUpdateMod0_multAll_Mmux_posIn161 : X_LUT4
    generic map(
      INIT => X"5A6A"
    )
    port map (
      ADR0 => t_weightUpdateMod0_multL_multRes(9),
      ADR1 => t_weightUpdateMod0_multL_multRes(8),
      ADR2 => t_weightUpdateMod0_multL_multRes(11),
      ADR3 => t_weightUpdateMod0_multAll_Mmux_posIn151,
      O => t_weightUpdateMod0_multAll_posIn1(5)
    );
  t_deltaKMult_Mmux_output51 : X_LUT6
    generic map(
      INIT => X"999999999999999C"
    )
    port map (
      ADR0 => t_Msub_errorK_cy(4),
      ADR1 => t_deltaKMult_multRes(8),
      ADR2 => t_deltaKMult_multRes(7),
      ADR3 => t_deltaKMult_multRes(6),
      ADR4 => t_deltaKMult_multRes(5),
      ADR5 => t_deltaKMult_multRes(4),
      O => t_deltaKTemp(4)
    );
  t_deltaKMult_Mmux_posIn121 : X_LUT6
    generic map(
      INIT => X"696664266BD66696"
    )
    port map (
      ADR0 => corrOut_result(1),
      ADR1 => Output_1_OBUF_41,
      ADR2 => corrOut_result(0),
      ADR3 => Output_0_OBUF_42,
      ADR4 => N557,
      ADR5 => N556,
      O => t_deltaKMult_posIn1(1)
    );
  t_deltaKMult_Mmux_posIn1521_SW0 : X_LUT6
    generic map(
      INIT => X"FF337F133F033701"
    )
    port map (
      ADR0 => corrOut_result(0),
      ADR1 => corrOut_result(2),
      ADR2 => corrOut_result(1),
      ADR3 => Output_2_OBUF_40,
      ADR4 => Output_0_OBUF_42,
      ADR5 => Output_1_OBUF_41,
      O => N561
    );
  t_deltaKMult_Mmux_posIn1521_SW1 : X_LUT6
    generic map(
      INIT => X"80EAA0FAA8FEAAFF"
    )
    port map (
      ADR0 => corrOut_result(2),
      ADR1 => corrOut_result(0),
      ADR2 => corrOut_result(1),
      ADR3 => Output_2_OBUF_40,
      ADR4 => Output_0_OBUF_42,
      ADR5 => Output_1_OBUF_41,
      O => N562
    );
  t_deltaKMult_Mmux_posIn131_SW0 : X_LUT6
    generic map(
      INIT => X"F00F78873CC31EE1"
    )
    port map (
      ADR0 => corrOut_result(0),
      ADR1 => corrOut_result(1),
      ADR2 => corrOut_result(2),
      ADR3 => Output_2_OBUF_40,
      ADR4 => Output_0_OBUF_42,
      ADR5 => Output_1_OBUF_41,
      O => N657
    );
  t_deltaKMult_Mmux_posIn131_SW1 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => corrOut_result(2),
      ADR1 => Output_2_OBUF_40,
      O => N658
    );
  t_deltaKMult_Mmux_posIn131_SW2 : X_LUT6
    generic map(
      INIT => X"87784BB42DD21EE1"
    )
    port map (
      ADR0 => corrOut_result(0),
      ADR1 => corrOut_result(1),
      ADR2 => corrOut_result(2),
      ADR3 => Output_2_OBUF_40,
      ADR4 => Output_0_OBUF_42,
      ADR5 => Output_1_OBUF_41,
      O => N659
    );
  t_deltaKMult_Mmux_posIn131_SW3 : X_LUT6
    generic map(
      INIT => X"956AA55AA956AA55"
    )
    port map (
      ADR0 => corrOut_result(2),
      ADR1 => corrOut_result(0),
      ADR2 => corrOut_result(1),
      ADR3 => Output_2_OBUF_40,
      ADR4 => Output_0_OBUF_42,
      ADR5 => Output_1_OBUF_41,
      O => N660
    );
  t_deltaKMult_Mmux_posIn131 : X_LUT6
    generic map(
      INIT => X"0407C4C73437F4F7"
    )
    port map (
      ADR0 => N658,
      ADR1 => N556,
      ADR2 => N557,
      ADR3 => N657,
      ADR4 => N660,
      ADR5 => N659,
      O => t_deltaKMult_posIn1(2)
    );
  mL_weightUpdateMod0_multR_Mmux_posIn261_SW1 : X_LUT5
    generic map(
      INIT => X"2882AA00"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => t_weightIn0(7),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => N349
    );
  mL_weightUpdateMod0_multR_Mmux_posIn261_SW0 : X_LUT5
    generic map(
      INIT => X"7DD755FF"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => t_weightIn0(7),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => N348
    );
  mL_weightUpdateMod0_multR_Mmux_posIn261_SW4 : X_LUT5
    generic map(
      INIT => X"2882AA00"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => t_weightIn0(7),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => N369
    );
  mL_weightUpdateMod0_multR_Mmux_posIn261_SW3 : X_LUT5
    generic map(
      INIT => X"7DD755FF"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd15_cy(0),
      ADR1 => t_weightIn0(7),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => N368
    );
  t_weightUpdateMod2_multL_Mmux_posIn221 : X_LUT4
    generic map(
      INIT => X"6C9C"
    )
    port map (
      ADR0 => t_Msub_errorK_cy(4),
      ADR1 => t_deltaKMult_multRes(5),
      ADR2 => t_deltaKMult_multRes(4),
      ADR3 => t_deltaKTemp(7),
      O => t_weightUpdateMod0_multL_posIn2_1_Q
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_1 : X_LUT4
    generic map(
      INIT => X"28A0"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => t_weightDKMult0_multRes(11),
      ADR2 => t_weightDKMult0_multRes(5),
      ADR3 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"282828A0"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => t_weightDKMult0_multRes(11),
      ADR2 => t_weightDKMult0_multRes(6),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_1828
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_1 : X_LUT4
    generic map(
      INIT => X"28A0"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => t_weightDKMult0_multRes(11),
      ADR2 => t_weightDKMult0_multRes(5),
      ADR3 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_1 : X_LUT4
    generic map(
      INIT => X"28A0"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => t_weightDKMult1_multRes(11),
      ADR2 => t_weightDKMult1_multRes(5),
      ADR3 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_1 : X_LUT4
    generic map(
      INIT => X"28A0"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => t_weightDKMult1_multRes(11),
      ADR2 => t_weightDKMult1_multRes(5),
      ADR3 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_1 : X_LUT4
    generic map(
      INIT => X"28A0"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => t_weightDKMult2_multRes(11),
      ADR2 => t_weightDKMult2_multRes(5),
      ADR3 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_1 : X_LUT4
    generic map(
      INIT => X"28A0"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => t_weightDKMult2_multRes(11),
      ADR2 => t_weightDKMult2_multRes(5),
      ADR3 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"282828A0"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => t_weightDKMult0_multRes(11),
      ADR2 => t_weightDKMult0_multRes(6),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_1852
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"282828A0"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => t_weightDKMult1_multRes(11),
      ADR2 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_3113
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"282828A0"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => t_weightDKMult1_multRes(11),
      ADR2 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_3137
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"282828A0"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => t_weightDKMult2_multRes(11),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_4435
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"282828A0"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => t_weightDKMult2_multRes(11),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_4459
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"282828A0"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult0_multRes(11),
      ADR2 => t_weightDKMult0_multRes(6),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_1825
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"282828A0"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult0_multRes(11),
      ADR2 => t_weightDKMult0_multRes(6),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_1849
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"282828A0"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult1_multRes(11),
      ADR2 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_3110
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"282828A0"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult1_multRes(11),
      ADR2 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_3134
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"282828A0"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult2_multRes(11),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_4432
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"282828A0"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult2_multRes(11),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_4456
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_11 : X_LUT5
    generic map(
      INIT => X"6666666A"
    )
    port map (
      ADR0 => t_weightDKMult0_multRes(7),
      ADR1 => t_weightDKMult0_multRes(11),
      ADR2 => t_weightDKMult0_multRes(6),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q : X_LUT5
    generic map(
      INIT => X"D7D7D75F"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => t_weightDKMult0_multRes(11),
      ADR2 => t_weightDKMult0_multRes(6),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_1861
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q : X_LUT5
    generic map(
      INIT => X"D7D7D75F"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => t_weightDKMult1_multRes(11),
      ADR2 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_3090
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q : X_LUT5
    generic map(
      INIT => X"D7D7D75F"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => t_weightDKMult1_multRes(11),
      ADR2 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_3146
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q : X_LUT5
    generic map(
      INIT => X"D7D7D75F"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => t_weightDKMult2_multRes(11),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_4412
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q : X_LUT5
    generic map(
      INIT => X"D7D7D75F"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => t_weightDKMult2_multRes(11),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_4468
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"282828A0"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => t_weightDKMult0_multRes(11),
      ADR2 => t_weightDKMult0_multRes(6),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_1846
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"282828A0"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => t_weightDKMult1_multRes(11),
      ADR2 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_3107
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"282828A0"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => t_weightDKMult1_multRes(11),
      ADR2 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_3131
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"282828A0"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => t_weightDKMult2_multRes(11),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_4429
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"282828A0"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => t_weightDKMult2_multRes(11),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_4453
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_11 : X_LUT5
    generic map(
      INIT => X"6666666A"
    )
    port map (
      ADR0 => t_weightDKMult1_multRes(7),
      ADR1 => t_weightDKMult1_multRes(11),
      ADR2 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_11 : X_LUT5
    generic map(
      INIT => X"6666666A"
    )
    port map (
      ADR0 => t_weightDKMult2_multRes(7),
      ADR1 => t_weightDKMult2_multRes(11),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT5
    generic map(
      INIT => X"282828A0"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => t_weightDKMult0_multRes(11),
      ADR2 => t_weightDKMult0_multRes(6),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_1822
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q : X_LUT5
    generic map(
      INIT => X"D7D7D75F"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => t_weightDKMult0_multRes(11),
      ADR2 => t_weightDKMult0_multRes(6),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_1805
    );
  t_weightDKMult0_posIn1_4_2 : X_LUT6
    generic map(
      INIT => X"666666666666666C"
    )
    port map (
      ADR0 => t_deltaKMult_multRes(11),
      ADR1 => t_deltaKMult_multRes(8),
      ADR2 => t_deltaKMult_multRes(7),
      ADR3 => t_deltaKMult_multRes(6),
      ADR4 => t_deltaKMult_multRes(5),
      ADR5 => t_deltaKMult_multRes(4),
      O => t_weightDKMult0_posIn1(4)
    );
  t_weightDKMult0_posIn1_3_1 : X_LUT5
    generic map(
      INIT => X"6666666C"
    )
    port map (
      ADR0 => t_deltaKMult_multRes(11),
      ADR1 => t_deltaKMult_multRes(7),
      ADR2 => t_deltaKMult_multRes(6),
      ADR3 => t_deltaKMult_multRes(5),
      ADR4 => t_deltaKMult_multRes(4),
      O => t_weightDKMult0_posIn1(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_SW0 : X_LUT6
    generic map(
      INIT => X"F953359F399355FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N662
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_SW1 : X_LUT6
    generic map(
      INIT => X"9F3553F9933955FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N663
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_Q : X_LUT6
    generic map(
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult0_multRes(10),
      ADR3 => N663,
      ADR4 => N662,
      ADR5 => t_weightDKMult0_Mmux_output71_60,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(2)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_SW0 : X_LUT6
    generic map(
      INIT => X"F953359F399355FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N665
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_SW1 : X_LUT6
    generic map(
      INIT => X"9F3553F9933955FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N666
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_Q : X_LUT6
    generic map(
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult0_multRes(10),
      ADR3 => N666,
      ADR4 => N665,
      ADR5 => t_weightDKMult0_Mmux_output71_60,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(2)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_SW0 : X_LUT6
    generic map(
      INIT => X"F953359F399355FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N668
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_SW1 : X_LUT6
    generic map(
      INIT => X"9F3553F9933955FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N669
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_Q : X_LUT6
    generic map(
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult1_multRes(10),
      ADR3 => N669,
      ADR4 => N668,
      ADR5 => t_weightDKMult1_Mmux_output51_59,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(2)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_SW0 : X_LUT6
    generic map(
      INIT => X"F953359F399355FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N671
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_SW1 : X_LUT6
    generic map(
      INIT => X"9F3553F9933955FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N672
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_Q : X_LUT6
    generic map(
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult1_multRes(10),
      ADR3 => N672,
      ADR4 => N671,
      ADR5 => t_weightDKMult1_Mmux_output51_59,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(2)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_SW0 : X_LUT6
    generic map(
      INIT => X"F953359F399355FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N674
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_SW1 : X_LUT6
    generic map(
      INIT => X"9F3553F9933955FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N675
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_Q : X_LUT6
    generic map(
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult2_multRes(10),
      ADR3 => N675,
      ADR4 => N674,
      ADR5 => t_weightDKMult2_Mmux_output71_58,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(2)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_SW0 : X_LUT6
    generic map(
      INIT => X"F953359F399355FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N677
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_SW1 : X_LUT6
    generic map(
      INIT => X"9F3553F9933955FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N678
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_Q : X_LUT6
    generic map(
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult2_multRes(10),
      ADR3 => N678,
      ADR4 => N677,
      ADR5 => t_weightDKMult2_Mmux_output71_58,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(2)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_SW0 : X_LUT6
    generic map(
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N680
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_SW1 : X_LUT6
    generic map(
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N681
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult0_multRes(10),
      ADR3 => N681,
      ADR4 => N680,
      ADR5 => t_weightDKMult0_Mmux_output71_60,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(3)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_SW0 : X_LUT6
    generic map(
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N683
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_SW1 : X_LUT6
    generic map(
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N684
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult0_multRes(10),
      ADR3 => N684,
      ADR4 => N683,
      ADR5 => t_weightDKMult0_Mmux_output71_60,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_SW0 : X_LUT6
    generic map(
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N686
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_SW1 : X_LUT6
    generic map(
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N687
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult1_multRes(10),
      ADR3 => N687,
      ADR4 => N686,
      ADR5 => t_weightDKMult1_Mmux_output51_59,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(3)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_SW0 : X_LUT6
    generic map(
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N689
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_SW1 : X_LUT6
    generic map(
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N690
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult1_multRes(10),
      ADR3 => N690,
      ADR4 => N689,
      ADR5 => t_weightDKMult1_Mmux_output51_59,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_SW0 : X_LUT6
    generic map(
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N692
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_SW1 : X_LUT6
    generic map(
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N693
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult2_multRes(10),
      ADR3 => N693,
      ADR4 => N692,
      ADR5 => t_weightDKMult2_Mmux_output71_58,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(3)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_SW0 : X_LUT6
    generic map(
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N695
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_SW1 : X_LUT6
    generic map(
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N696
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult2_multRes(10),
      ADR3 => N696,
      ADR4 => N695,
      ADR5 => t_weightDKMult2_Mmux_output71_58,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(3)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_SW0 : X_LUT6
    generic map(
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N698
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_SW1 : X_LUT6
    generic map(
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N699
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult0_multRes(10),
      ADR3 => N699,
      ADR4 => N698,
      ADR5 => t_weightDKMult0_Mmux_output71_60,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(4)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_SW0 : X_LUT6
    generic map(
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N701
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_SW1 : X_LUT6
    generic map(
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N702
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult1_multRes(10),
      ADR3 => N702,
      ADR4 => N701,
      ADR5 => t_weightDKMult1_Mmux_output51_59,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(4)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_SW0 : X_LUT6
    generic map(
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N704
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_SW1 : X_LUT6
    generic map(
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N705
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult1_multRes(10),
      ADR3 => N705,
      ADR4 => N704,
      ADR5 => t_weightDKMult1_Mmux_output51_59,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(4)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_SW0 : X_LUT6
    generic map(
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N707
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_SW1 : X_LUT6
    generic map(
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N708
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult2_multRes(10),
      ADR3 => N708,
      ADR4 => N707,
      ADR5 => t_weightDKMult2_Mmux_output71_58,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(4)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_SW0 : X_LUT6
    generic map(
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N710
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_SW1 : X_LUT6
    generic map(
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N711
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult2_multRes(10),
      ADR3 => N711,
      ADR4 => N710,
      ADR5 => t_weightDKMult2_Mmux_output71_58,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(4)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_SW0 : X_LUT6
    generic map(
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N713
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_SW1 : X_LUT6
    generic map(
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N714
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult0_multRes(10),
      ADR3 => N714,
      ADR4 => N713,
      ADR5 => t_weightDKMult0_Mmux_output71_60,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(4)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111_SW2 : X_LUT6
    generic map(
      INIT => X"FFFFFFF11111111F"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult0_multRes(6),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      ADR5 => weightDeltaKOutNode_3_Q,
      O => N157
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111_SW2 : X_LUT6
    generic map(
      INIT => X"FFFFFFF11111111F"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      ADR5 => weightDeltaKOutNode_11_Q,
      O => N160
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111_SW2 : X_LUT6
    generic map(
      INIT => X"FFFFFFF11111111F"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      ADR5 => weightDeltaKOutNode_11_Q,
      O => N163
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111_SW2 : X_LUT6
    generic map(
      INIT => X"FFFFFFF11111111F"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      ADR5 => weightDeltaKOutNode_19_Q,
      O => N166
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111_SW2 : X_LUT6
    generic map(
      INIT => X"FFFFFFF11111111F"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      ADR5 => weightDeltaKOutNode_19_Q,
      O => N169
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111_SW2 : X_LUT6
    generic map(
      INIT => X"FFFFFFF11111111F"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult0_multRes(6),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      ADR5 => weightDeltaKOutNode_3_Q,
      O => N172
    );
  t_weightUpdateMod2_Madd_newWeight_lut_1_Q : X_LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      ADR0 => t_weightIn2(1),
      ADR1 => t_weightUpdateMod2_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod2_multAll_multRes(5),
      ADR3 => t_weightUpdateMod2_fullProd(0),
      O => t_weightUpdateMod2_Madd_newWeight_lut(1)
    );
  t_weightUpdateMod1_Madd_newWeight_lut_1_Q : X_LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      ADR0 => t_weightIn1(1),
      ADR1 => t_weightUpdateMod1_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod1_multAll_multRes(5),
      ADR3 => t_weightUpdateMod1_fullProd(0),
      O => t_weightUpdateMod1_Madd_newWeight_lut(1)
    );
  t_weightUpdateMod0_Madd_newWeight_lut_1_Q : X_LUT4
    generic map(
      INIT => X"965A"
    )
    port map (
      ADR0 => t_weightIn0(1),
      ADR1 => t_weightUpdateMod0_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod0_multAll_multRes(5),
      ADR3 => t_weightUpdateMod0_fullProd(0),
      O => t_weightUpdateMod0_Madd_newWeight_lut(1)
    );
  t_weightUpdateMod2_Madd_newWeight_lut_2_Q : X_LUT5
    generic map(
      INIT => X"9696965A"
    )
    port map (
      ADR0 => t_weightIn2(2),
      ADR1 => t_weightUpdateMod2_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod2_multAll_multRes(6),
      ADR3 => t_weightUpdateMod2_multAll_multRes(5),
      ADR4 => t_weightUpdateMod2_fullProd(0),
      O => t_weightUpdateMod2_Madd_newWeight_lut(2)
    );
  t_weightUpdateMod1_Madd_newWeight_lut_2_Q : X_LUT5
    generic map(
      INIT => X"9696965A"
    )
    port map (
      ADR0 => t_weightIn1(2),
      ADR1 => t_weightUpdateMod1_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod1_multAll_multRes(6),
      ADR3 => t_weightUpdateMod1_multAll_multRes(5),
      ADR4 => t_weightUpdateMod1_fullProd(0),
      O => t_weightUpdateMod1_Madd_newWeight_lut(2)
    );
  t_weightUpdateMod0_Madd_newWeight_lut_2_Q : X_LUT5
    generic map(
      INIT => X"9696965A"
    )
    port map (
      ADR0 => t_weightIn0(2),
      ADR1 => t_weightUpdateMod0_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod0_multAll_multRes(6),
      ADR3 => t_weightUpdateMod0_multAll_multRes(5),
      ADR4 => t_weightUpdateMod0_fullProd(0),
      O => t_weightUpdateMod0_Madd_newWeight_lut(2)
    );
  t_weightUpdateMod2_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      INIT => X"969696969696965A"
    )
    port map (
      ADR0 => t_weightIn2(3),
      ADR1 => t_weightUpdateMod2_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod2_multAll_multRes(7),
      ADR3 => t_weightUpdateMod2_multAll_multRes(6),
      ADR4 => t_weightUpdateMod2_multAll_multRes(5),
      ADR5 => t_weightUpdateMod2_fullProd(0),
      O => t_weightUpdateMod2_Madd_newWeight_lut(3)
    );
  t_weightUpdateMod1_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      INIT => X"969696969696965A"
    )
    port map (
      ADR0 => t_weightIn1(3),
      ADR1 => t_weightUpdateMod1_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod1_multAll_multRes(7),
      ADR3 => t_weightUpdateMod1_multAll_multRes(6),
      ADR4 => t_weightUpdateMod1_multAll_multRes(5),
      ADR5 => t_weightUpdateMod1_fullProd(0),
      O => t_weightUpdateMod1_Madd_newWeight_lut(3)
    );
  t_weightUpdateMod0_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      INIT => X"969696969696965A"
    )
    port map (
      ADR0 => t_weightIn0(3),
      ADR1 => t_weightUpdateMod0_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod0_multAll_multRes(7),
      ADR3 => t_weightUpdateMod0_multAll_multRes(6),
      ADR4 => t_weightUpdateMod0_multAll_multRes(5),
      ADR5 => t_weightUpdateMod0_fullProd(0),
      O => t_weightUpdateMod0_Madd_newWeight_lut(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_SW0 : X_LUT6
    generic map(
      INIT => X"2828282828282888"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult0_multRes(7),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N716
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_SW1 : X_LUT6
    generic map(
      INIT => X"D7D7D7D7D7D7D744"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult0_multRes(7),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N717
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_Q : X_LUT6
    generic map(
      INIT => X"B11B4EE4993366CC"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => N716,
      ADR2 => N717,
      ADR3 => weightDeltaKOutNode_4_Q,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_43,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(4)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_SW0 : X_LUT6
    generic map(
      INIT => X"2828282828282888"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult0_multRes(7),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N719
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_SW1 : X_LUT6
    generic map(
      INIT => X"D7D7D7D7D7D7D744"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult0_multRes(7),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N720
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_Q : X_LUT6
    generic map(
      INIT => X"B11B4EE4993366CC"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => N719,
      ADR2 => N720,
      ADR3 => weightDeltaKOutNode_4_Q,
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_43,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(4)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_SW0 : X_LUT6
    generic map(
      INIT => X"2828282828282888"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult1_multRes(7),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N722
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_SW1 : X_LUT6
    generic map(
      INIT => X"D7D7D7D7D7D7D744"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult1_multRes(7),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N723
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_Q : X_LUT6
    generic map(
      INIT => X"B11B4EE4993366CC"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => N722,
      ADR2 => N723,
      ADR3 => weightDeltaKOutNode_12_Q,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_43,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(4)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_SW0 : X_LUT6
    generic map(
      INIT => X"2828282828282888"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult1_multRes(7),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N725
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_SW1 : X_LUT6
    generic map(
      INIT => X"D7D7D7D7D7D7D744"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult1_multRes(7),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N726
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_Q : X_LUT6
    generic map(
      INIT => X"B11B4EE4993366CC"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => N725,
      ADR2 => N726,
      ADR3 => weightDeltaKOutNode_12_Q,
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_43,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(4)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_SW0 : X_LUT6
    generic map(
      INIT => X"2828282828282888"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult2_multRes(7),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N728
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_SW1 : X_LUT6
    generic map(
      INIT => X"D7D7D7D7D7D7D744"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult2_multRes(7),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N729
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_Q : X_LUT6
    generic map(
      INIT => X"B11B4EE4993366CC"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => N728,
      ADR2 => N729,
      ADR3 => weightDeltaKOutNode_20_Q,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_43,
      ADR5 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(4)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_SW0 : X_LUT6
    generic map(
      INIT => X"2828282828282888"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult2_multRes(7),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N731
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_SW1 : X_LUT6
    generic map(
      INIT => X"D7D7D7D7D7D7D744"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult2_multRes(7),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N732
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_Q : X_LUT6
    generic map(
      INIT => X"B11B4EE4993366CC"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => N731,
      ADR2 => N732,
      ADR3 => weightDeltaKOutNode_20_Q,
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_43,
      ADR5 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(4)
    );
  t_weightUpdateMod2_multL_Mmux_posIn251 : X_LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
    port map (
      ADR0 => t_deltaKMult_multRes(7),
      ADR1 => t_deltaKMult_multRes(6),
      ADR2 => t_deltaKMult_multRes(5),
      ADR3 => t_deltaKMult_multRes(4),
      ADR4 => t_deltaKTemp(4),
      ADR5 => t_deltaKTemp(7),
      O => t_weightUpdateMod0_multL_posIn2_4_Q
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn261_SW1 : X_LUT6
    generic map(
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mL_weightUpdateMod1_multR_multRes(6),
      ADR2 => mL_weightUpdateMod1_multR_multRes(7),
      ADR3 => mL_weightUpdateMod1_multR_multRes(8),
      ADR4 => mL_weightUpdateMod1_multR_multRes(9),
      ADR5 => N475,
      O => N735
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(6),
      ADR1 => mL_weightUpdateMod1_multR_multRes(10),
      ADR2 => mL_weightUpdateMod1_multR_multRes(11),
      ADR3 => N734,
      ADR4 => N735,
      ADR5 => mL_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_1774
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn261_SW1 : X_LUT6
    generic map(
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod0_multR_multRes(6),
      ADR2 => mM_weightUpdateMod0_multR_multRes(7),
      ADR3 => mM_weightUpdateMod0_multR_multRes(8),
      ADR4 => mM_weightUpdateMod0_multR_multRes(9),
      ADR5 => N479,
      O => N738
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(6),
      ADR1 => mM_weightUpdateMod0_multR_multRes(10),
      ADR2 => mM_weightUpdateMod0_multR_multRes(11),
      ADR3 => N737,
      ADR4 => N738,
      ADR5 => mM_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q_3028
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn261_SW1 : X_LUT6
    generic map(
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod1_multR_multRes(6),
      ADR2 => mM_weightUpdateMod1_multR_multRes(7),
      ADR3 => mM_weightUpdateMod1_multR_multRes(8),
      ADR4 => mM_weightUpdateMod1_multR_multRes(9),
      ADR5 => N477,
      O => N741
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(6),
      ADR1 => mM_weightUpdateMod1_multR_multRes(10),
      ADR2 => mM_weightUpdateMod1_multR_multRes(11),
      ADR3 => N740,
      ADR4 => N741,
      ADR5 => mM_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_3059
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn261_SW1 : X_LUT6
    generic map(
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod0_multR_multRes(6),
      ADR2 => mR_weightUpdateMod0_multR_multRes(7),
      ADR3 => mR_weightUpdateMod0_multR_multRes(8),
      ADR4 => mR_weightUpdateMod0_multR_multRes(9),
      ADR5 => N483,
      O => N744
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(6),
      ADR1 => mR_weightUpdateMod0_multR_multRes(10),
      ADR2 => mR_weightUpdateMod0_multR_multRes(11),
      ADR3 => N743,
      ADR4 => N744,
      ADR5 => mR_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q_4350
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn261_SW1 : X_LUT6
    generic map(
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod1_multR_multRes(6),
      ADR2 => mR_weightUpdateMod1_multR_multRes(7),
      ADR3 => mR_weightUpdateMod1_multR_multRes(8),
      ADR4 => mR_weightUpdateMod1_multR_multRes(9),
      ADR5 => N481,
      O => N747
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(6),
      ADR1 => mR_weightUpdateMod1_multR_multRes(10),
      ADR2 => mR_weightUpdateMod1_multR_multRes(11),
      ADR3 => N746,
      ADR4 => N747,
      ADR5 => mR_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_4381
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn261_SW3 : X_LUT6
    generic map(
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mL_weightUpdateMod1_multR_multRes(6),
      ADR2 => mL_weightUpdateMod1_multR_multRes(7),
      ADR3 => mL_weightUpdateMod1_multR_multRes(8),
      ADR4 => mL_weightUpdateMod1_multR_multRes(9),
      ADR5 => N475,
      O => N750
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mL_weightUpdateMod1_multR_multRes(10),
      ADR2 => mL_weightUpdateMod1_multR_multRes(11),
      ADR3 => N749,
      ADR4 => N750,
      ADR5 => mL_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_1771
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn261_SW3 : X_LUT6
    generic map(
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(4),
      ADR1 => mM_weightUpdateMod0_multR_multRes(6),
      ADR2 => mM_weightUpdateMod0_multR_multRes(7),
      ADR3 => mM_weightUpdateMod0_multR_multRes(8),
      ADR4 => mM_weightUpdateMod0_multR_multRes(9),
      ADR5 => N479,
      O => N753
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod0_multR_multRes(10),
      ADR2 => mM_weightUpdateMod0_multR_multRes(11),
      ADR3 => N752,
      ADR4 => N753,
      ADR5 => mM_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q_3025
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn261_SW3 : X_LUT6
    generic map(
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mM_weightUpdateMod1_multR_multRes(6),
      ADR2 => mM_weightUpdateMod1_multR_multRes(7),
      ADR3 => mM_weightUpdateMod1_multR_multRes(8),
      ADR4 => mM_weightUpdateMod1_multR_multRes(9),
      ADR5 => N477,
      O => N756
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod1_multR_multRes(10),
      ADR2 => mM_weightUpdateMod1_multR_multRes(11),
      ADR3 => N755,
      ADR4 => N756,
      ADR5 => mM_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_3056
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn261_SW3 : X_LUT6
    generic map(
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR1 => mR_weightUpdateMod0_multR_multRes(6),
      ADR2 => mR_weightUpdateMod0_multR_multRes(7),
      ADR3 => mR_weightUpdateMod0_multR_multRes(8),
      ADR4 => mR_weightUpdateMod0_multR_multRes(9),
      ADR5 => N483,
      O => N759
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod0_multR_multRes(10),
      ADR2 => mR_weightUpdateMod0_multR_multRes(11),
      ADR3 => N758,
      ADR4 => N759,
      ADR5 => mR_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q_4347
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn261_SW3 : X_LUT6
    generic map(
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mR_weightUpdateMod1_multR_multRes(6),
      ADR2 => mR_weightUpdateMod1_multR_multRes(7),
      ADR3 => mR_weightUpdateMod1_multR_multRes(8),
      ADR4 => mR_weightUpdateMod1_multR_multRes(9),
      ADR5 => N481,
      O => N762
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod1_multR_multRes(10),
      ADR2 => mR_weightUpdateMod1_multR_multRes(11),
      ADR3 => N761,
      ADR4 => N762,
      ADR5 => mR_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_4378
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn261_SW5 : X_LUT6
    generic map(
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mL_weightUpdateMod1_multR_multRes(6),
      ADR2 => mL_weightUpdateMod1_multR_multRes(7),
      ADR3 => mL_weightUpdateMod1_multR_multRes(8),
      ADR4 => mL_weightUpdateMod1_multR_multRes(9),
      ADR5 => N475,
      O => N765
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q : X_LUT6
    generic map(
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mL_weightUpdateMod1_multR_multRes(10),
      ADR2 => mL_weightUpdateMod1_multR_multRes(11),
      ADR3 => N764,
      ADR4 => N765,
      ADR5 => mL_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_1768
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn261_SW5 : X_LUT6
    generic map(
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => mM_weightUpdateMod0_multR_multRes(6),
      ADR2 => mM_weightUpdateMod0_multR_multRes(7),
      ADR3 => mM_weightUpdateMod0_multR_multRes(8),
      ADR4 => mM_weightUpdateMod0_multR_multRes(9),
      ADR5 => N479,
      O => N768
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q : X_LUT6
    generic map(
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(4),
      ADR1 => mM_weightUpdateMod0_multR_multRes(10),
      ADR2 => mM_weightUpdateMod0_multR_multRes(11),
      ADR3 => N767,
      ADR4 => N768,
      ADR5 => mM_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q_3022
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn261_SW5 : X_LUT6
    generic map(
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mM_weightUpdateMod1_multR_multRes(6),
      ADR2 => mM_weightUpdateMod1_multR_multRes(7),
      ADR3 => mM_weightUpdateMod1_multR_multRes(8),
      ADR4 => mM_weightUpdateMod1_multR_multRes(9),
      ADR5 => N477,
      O => N771
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q : X_LUT6
    generic map(
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mM_weightUpdateMod1_multR_multRes(10),
      ADR2 => mM_weightUpdateMod1_multR_multRes(11),
      ADR3 => N770,
      ADR4 => N771,
      ADR5 => mM_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_3053
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn261_SW5 : X_LUT6
    generic map(
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => mR_weightUpdateMod0_multR_multRes(6),
      ADR2 => mR_weightUpdateMod0_multR_multRes(7),
      ADR3 => mR_weightUpdateMod0_multR_multRes(8),
      ADR4 => mR_weightUpdateMod0_multR_multRes(9),
      ADR5 => N483,
      O => N774
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q : X_LUT6
    generic map(
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR1 => mR_weightUpdateMod0_multR_multRes(10),
      ADR2 => mR_weightUpdateMod0_multR_multRes(11),
      ADR3 => N773,
      ADR4 => N774,
      ADR5 => mR_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q_4344
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn261_SW5 : X_LUT6
    generic map(
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mR_weightUpdateMod1_multR_multRes(6),
      ADR2 => mR_weightUpdateMod1_multR_multRes(7),
      ADR3 => mR_weightUpdateMod1_multR_multRes(8),
      ADR4 => mR_weightUpdateMod1_multR_multRes(9),
      ADR5 => N481,
      O => N777
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q : X_LUT6
    generic map(
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mR_weightUpdateMod1_multR_multRes(10),
      ADR2 => mR_weightUpdateMod1_multR_multRes(11),
      ADR3 => N776,
      ADR4 => N777,
      ADR5 => mR_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_4375
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn261_SW0 : X_LUT4
    generic map(
      INIT => X"95FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(7),
      ADR1 => mL_weightUpdateMod1_multL_multRes(6),
      ADR2 => mL_weightUpdateMod1_multL_multRes(11),
      ADR3 => mL_weightUpdateMod1_multR_multRes(9),
      O => N734
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn261_SW0 : X_LUT4
    generic map(
      INIT => X"95FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(7),
      ADR1 => mM_weightUpdateMod0_multL_multRes(6),
      ADR2 => mM_weightUpdateMod0_multL_multRes(11),
      ADR3 => mM_weightUpdateMod0_multR_multRes(9),
      O => N737
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn261_SW0 : X_LUT4
    generic map(
      INIT => X"95FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(7),
      ADR1 => mM_weightUpdateMod1_multL_multRes(6),
      ADR2 => mM_weightUpdateMod1_multL_multRes(11),
      ADR3 => mM_weightUpdateMod1_multR_multRes(9),
      O => N740
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn261_SW0 : X_LUT4
    generic map(
      INIT => X"95FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(7),
      ADR1 => mR_weightUpdateMod0_multL_multRes(6),
      ADR2 => mR_weightUpdateMod0_multL_multRes(11),
      ADR3 => mR_weightUpdateMod0_multR_multRes(9),
      O => N743
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn261_SW0 : X_LUT4
    generic map(
      INIT => X"95FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(7),
      ADR1 => mR_weightUpdateMod1_multL_multRes(6),
      ADR2 => mR_weightUpdateMod1_multL_multRes(11),
      ADR3 => mR_weightUpdateMod1_multR_multRes(9),
      O => N746
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn261_SW2 : X_LUT5
    generic map(
      INIT => X"9993FFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(11),
      ADR1 => mL_weightUpdateMod1_multL_multRes(8),
      ADR2 => mL_weightUpdateMod1_multL_multRes(7),
      ADR3 => mL_weightUpdateMod1_multL_multRes(6),
      ADR4 => mL_weightUpdateMod1_multR_multRes(9),
      O => N749
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn261_SW2 : X_LUT5
    generic map(
      INIT => X"9993FFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(11),
      ADR1 => mM_weightUpdateMod0_multL_multRes(8),
      ADR2 => mM_weightUpdateMod0_multL_multRes(7),
      ADR3 => mM_weightUpdateMod0_multL_multRes(6),
      ADR4 => mM_weightUpdateMod0_multR_multRes(9),
      O => N752
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn261_SW2 : X_LUT5
    generic map(
      INIT => X"9993FFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(11),
      ADR1 => mM_weightUpdateMod1_multL_multRes(8),
      ADR2 => mM_weightUpdateMod1_multL_multRes(7),
      ADR3 => mM_weightUpdateMod1_multL_multRes(6),
      ADR4 => mM_weightUpdateMod1_multR_multRes(9),
      O => N755
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn261_SW2 : X_LUT5
    generic map(
      INIT => X"9993FFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(11),
      ADR1 => mR_weightUpdateMod0_multL_multRes(8),
      ADR2 => mR_weightUpdateMod0_multL_multRes(7),
      ADR3 => mR_weightUpdateMod0_multL_multRes(6),
      ADR4 => mR_weightUpdateMod0_multR_multRes(9),
      O => N758
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn261_SW2 : X_LUT5
    generic map(
      INIT => X"9993FFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(11),
      ADR1 => mR_weightUpdateMod1_multL_multRes(8),
      ADR2 => mR_weightUpdateMod1_multL_multRes(7),
      ADR3 => mR_weightUpdateMod1_multL_multRes(6),
      ADR4 => mR_weightUpdateMod1_multR_multRes(9),
      O => N761
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn261_SW4 : X_LUT6
    generic map(
      INIT => X"99999995FFFFFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(9),
      ADR1 => mL_weightUpdateMod1_multL_multRes(11),
      ADR2 => mL_weightUpdateMod1_multL_multRes(8),
      ADR3 => mL_weightUpdateMod1_multL_multRes(6),
      ADR4 => mL_weightUpdateMod1_multL_multRes(7),
      ADR5 => mL_weightUpdateMod1_multR_multRes(9),
      O => N764
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn261_SW4 : X_LUT6
    generic map(
      INIT => X"99999995FFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(9),
      ADR1 => mM_weightUpdateMod0_multL_multRes(11),
      ADR2 => mM_weightUpdateMod0_multL_multRes(8),
      ADR3 => mM_weightUpdateMod0_multL_multRes(6),
      ADR4 => mM_weightUpdateMod0_multL_multRes(7),
      ADR5 => mM_weightUpdateMod0_multR_multRes(9),
      O => N767
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn261_SW4 : X_LUT6
    generic map(
      INIT => X"99999995FFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(9),
      ADR1 => mM_weightUpdateMod1_multL_multRes(11),
      ADR2 => mM_weightUpdateMod1_multL_multRes(8),
      ADR3 => mM_weightUpdateMod1_multL_multRes(6),
      ADR4 => mM_weightUpdateMod1_multL_multRes(7),
      ADR5 => mM_weightUpdateMod1_multR_multRes(9),
      O => N770
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn261_SW4 : X_LUT6
    generic map(
      INIT => X"99999995FFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(9),
      ADR1 => mR_weightUpdateMod0_multL_multRes(11),
      ADR2 => mR_weightUpdateMod0_multL_multRes(8),
      ADR3 => mR_weightUpdateMod0_multL_multRes(6),
      ADR4 => mR_weightUpdateMod0_multL_multRes(7),
      ADR5 => mR_weightUpdateMod0_multR_multRes(9),
      O => N773
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn261_SW4 : X_LUT6
    generic map(
      INIT => X"99999995FFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(9),
      ADR1 => mR_weightUpdateMod1_multL_multRes(11),
      ADR2 => mR_weightUpdateMod1_multL_multRes(8),
      ADR3 => mR_weightUpdateMod1_multL_multRes(6),
      ADR4 => mR_weightUpdateMod1_multL_multRes(7),
      ADR5 => mR_weightUpdateMod1_multR_multRes(9),
      O => N776
    );
  t_weightUpdateMod2_multAll_Mmux_posIn152 : X_LUT6
    generic map(
      INIT => X"00FFFF0001FEFF00"
    )
    port map (
      ADR0 => t_weightUpdateMod2_multL_multRes(7),
      ADR1 => t_weightUpdateMod2_multL_multRes(6),
      ADR2 => t_weightUpdateMod2_multL_multRes(5),
      ADR3 => t_weightUpdateMod2_multL_multRes(8),
      ADR4 => t_weightUpdateMod2_multL_multRes(11),
      ADR5 => t_weightUpdateMod2_leftMultTemp_0_Q,
      O => t_weightUpdateMod2_multAll_posIn1(4)
    );
  t_weightUpdateMod1_multAll_Mmux_posIn152 : X_LUT6
    generic map(
      INIT => X"00FFFF0001FEFF00"
    )
    port map (
      ADR0 => t_weightUpdateMod1_multL_multRes(7),
      ADR1 => t_weightUpdateMod1_multL_multRes(6),
      ADR2 => t_weightUpdateMod1_multL_multRes(5),
      ADR3 => t_weightUpdateMod1_multL_multRes(8),
      ADR4 => t_weightUpdateMod1_multL_multRes(11),
      ADR5 => t_weightUpdateMod1_leftMultTemp_0_Q,
      O => t_weightUpdateMod1_multAll_posIn1(4)
    );
  t_weightUpdateMod0_multAll_Mmux_posIn152 : X_LUT6
    generic map(
      INIT => X"00FFFF0001FEFF00"
    )
    port map (
      ADR0 => t_weightUpdateMod0_multL_multRes(7),
      ADR1 => t_weightUpdateMod0_multL_multRes(6),
      ADR2 => t_weightUpdateMod0_multL_multRes(5),
      ADR3 => t_weightUpdateMod0_multL_multRes(8),
      ADR4 => t_weightUpdateMod0_multL_multRes(11),
      ADR5 => t_weightUpdateMod0_leftMultTemp_0_Q,
      O => t_weightUpdateMod0_multAll_posIn1(4)
    );
  t_weightDKMult2_Mmux_posIn251 : X_LUT6
    generic map(
      INIT => X"666666666666666C"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_weightIn2(4),
      ADR2 => t_weightIn2(0),
      ADR3 => t_weightIn2(1),
      ADR4 => t_weightIn2(2),
      ADR5 => t_weightIn2(3),
      O => t_weightDKMult2_posIn2(4)
    );
  t_weightDKMult1_Mmux_posIn251 : X_LUT6
    generic map(
      INIT => X"666666666666666C"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_weightIn1(4),
      ADR2 => t_weightIn1(0),
      ADR3 => t_weightIn1(1),
      ADR4 => t_weightIn1(2),
      ADR5 => t_weightIn1(3),
      O => t_weightDKMult1_posIn2(4)
    );
  t_weightDKMult0_Mmux_posIn251 : X_LUT6
    generic map(
      INIT => X"666666666666666C"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_weightIn0(4),
      ADR2 => t_weightIn0(0),
      ADR3 => t_weightIn0(1),
      ADR4 => t_weightIn0(2),
      ADR5 => t_weightIn0(3),
      O => t_weightDKMult0_posIn2(4)
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn161 : X_LUT5
    generic map(
      INIT => X"6666666C"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(11),
      ADR1 => mL_weightUpdateMod1_multL_multRes(9),
      ADR2 => mL_weightUpdateMod1_multL_multRes(8),
      ADR3 => mL_weightUpdateMod1_multL_multRes(6),
      ADR4 => mL_weightUpdateMod1_multL_multRes(7),
      O => mL_weightUpdateMod1_multAll_posIn1(5)
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn161 : X_LUT5
    generic map(
      INIT => X"6666666C"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(11),
      ADR1 => mM_weightUpdateMod1_multL_multRes(9),
      ADR2 => mM_weightUpdateMod1_multL_multRes(8),
      ADR3 => mM_weightUpdateMod1_multL_multRes(6),
      ADR4 => mM_weightUpdateMod1_multL_multRes(7),
      O => mM_weightUpdateMod1_multAll_posIn1(5)
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn161 : X_LUT5
    generic map(
      INIT => X"6666666C"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(11),
      ADR1 => mM_weightUpdateMod0_multL_multRes(9),
      ADR2 => mM_weightUpdateMod0_multL_multRes(8),
      ADR3 => mM_weightUpdateMod0_multL_multRes(6),
      ADR4 => mM_weightUpdateMod0_multL_multRes(7),
      O => mM_weightUpdateMod0_multAll_posIn1(5)
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn161 : X_LUT5
    generic map(
      INIT => X"6666666C"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(11),
      ADR1 => mR_weightUpdateMod1_multL_multRes(9),
      ADR2 => mR_weightUpdateMod1_multL_multRes(8),
      ADR3 => mR_weightUpdateMod1_multL_multRes(6),
      ADR4 => mR_weightUpdateMod1_multL_multRes(7),
      O => mR_weightUpdateMod1_multAll_posIn1(5)
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn161 : X_LUT5
    generic map(
      INIT => X"6666666C"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(11),
      ADR1 => mR_weightUpdateMod0_multL_multRes(9),
      ADR2 => mR_weightUpdateMod0_multL_multRes(8),
      ADR3 => mR_weightUpdateMod0_multL_multRes(6),
      ADR4 => mR_weightUpdateMod0_multL_multRes(7),
      O => mR_weightUpdateMod0_multAll_posIn1(5)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_11_SW0 : X_LUT4
    generic map(
      INIT => X"01FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(7),
      ADR1 => mL_weightUpdateMod1_multL_multRes(8),
      ADR2 => mL_weightUpdateMod1_multL_multRes(6),
      ADR3 => mL_weightUpdateMod1_multL_multRes(11),
      O => N54
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_11_SW0 : X_LUT4
    generic map(
      INIT => X"01FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(7),
      ADR1 => mM_weightUpdateMod0_multL_multRes(8),
      ADR2 => mM_weightUpdateMod0_multL_multRes(6),
      ADR3 => mM_weightUpdateMod0_multL_multRes(11),
      O => N56
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_11_SW0 : X_LUT4
    generic map(
      INIT => X"01FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(7),
      ADR1 => mM_weightUpdateMod1_multL_multRes(8),
      ADR2 => mM_weightUpdateMod1_multL_multRes(6),
      ADR3 => mM_weightUpdateMod1_multL_multRes(11),
      O => N58
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_11_SW0 : X_LUT4
    generic map(
      INIT => X"01FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(7),
      ADR1 => mR_weightUpdateMod0_multL_multRes(8),
      ADR2 => mR_weightUpdateMod0_multL_multRes(6),
      ADR3 => mR_weightUpdateMod0_multL_multRes(11),
      O => N60
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_11_SW0 : X_LUT4
    generic map(
      INIT => X"01FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(7),
      ADR1 => mR_weightUpdateMod1_multL_multRes(8),
      ADR2 => mR_weightUpdateMod1_multL_multRes(6),
      ADR3 => mR_weightUpdateMod1_multL_multRes(11),
      O => N62
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn221_SW0 : X_LUT5
    generic map(
      INIT => X"99999991"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes(9),
      ADR1 => mL_weightUpdateMod1_multL_multRes(11),
      ADR2 => mL_weightUpdateMod1_multL_multRes(8),
      ADR3 => mL_weightUpdateMod1_multL_multRes(6),
      ADR4 => mL_weightUpdateMod1_multL_multRes(7),
      O => N86
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn221_SW0 : X_LUT5
    generic map(
      INIT => X"99999991"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes(9),
      ADR1 => mM_weightUpdateMod1_multL_multRes(11),
      ADR2 => mM_weightUpdateMod1_multL_multRes(8),
      ADR3 => mM_weightUpdateMod1_multL_multRes(6),
      ADR4 => mM_weightUpdateMod1_multL_multRes(7),
      O => N88
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn221_SW0 : X_LUT5
    generic map(
      INIT => X"99999991"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes(9),
      ADR1 => mM_weightUpdateMod0_multL_multRes(11),
      ADR2 => mM_weightUpdateMod0_multL_multRes(8),
      ADR3 => mM_weightUpdateMod0_multL_multRes(6),
      ADR4 => mM_weightUpdateMod0_multL_multRes(7),
      O => N90
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn221_SW0 : X_LUT5
    generic map(
      INIT => X"99999991"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes(9),
      ADR1 => mR_weightUpdateMod1_multL_multRes(11),
      ADR2 => mR_weightUpdateMod1_multL_multRes(8),
      ADR3 => mR_weightUpdateMod1_multL_multRes(6),
      ADR4 => mR_weightUpdateMod1_multL_multRes(7),
      O => N92
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn221_SW0 : X_LUT5
    generic map(
      INIT => X"99999991"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes(9),
      ADR1 => mR_weightUpdateMod0_multL_multRes(11),
      ADR2 => mR_weightUpdateMod0_multL_multRes(8),
      ADR3 => mR_weightUpdateMod0_multL_multRes(6),
      ADR4 => mR_weightUpdateMod0_multL_multRes(7),
      O => N94
    );
  t_weightDKMult2_Mmux_output82_1 : X_LUT5
    generic map(
      INIT => X"99669F60"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult2_multRes(10),
      ADR3 => t_weightDKMult2_multRes(11),
      ADR4 => t_weightDKMult2_Mmux_output71_58,
      O => t_weightDKMult2_Mmux_output82_5251
    );
  t_weightDKMult1_Mmux_output62_1 : X_LUT5
    generic map(
      INIT => X"99669F60"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult1_multRes(10),
      ADR3 => t_weightDKMult1_multRes(11),
      ADR4 => t_weightDKMult1_Mmux_output51_59,
      O => t_weightDKMult1_Mmux_output62_5252
    );
  t_weightDKMult0_Mmux_output82_1 : X_LUT5
    generic map(
      INIT => X"99669F60"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult0_multRes(10),
      ADR3 => t_weightDKMult0_multRes(11),
      ADR4 => t_weightDKMult0_Mmux_output71_60,
      O => t_weightDKMult0_Mmux_output82_5253
    );
  t_weightDKMult0_Mmux_output6_1 : X_LUT5
    generic map(
      INIT => X"969696AA"
    )
    port map (
      ADR0 => t_weightDKMult0_multRes(9),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightIn0(7),
      ADR3 => t_weightDKMult0_multRes(8),
      ADR4 => t_weightDKMult0_Mmux_output6_SW0_5258,
      O => t_weightDKMult0_Mmux_output6_5254
    );
  t_weightDKMult2_Mmux_output6_1 : X_LUT5
    generic map(
      INIT => X"969696AA"
    )
    port map (
      ADR0 => t_weightDKMult2_multRes(9),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightIn2(7),
      ADR3 => t_weightDKMult2_multRes(8),
      ADR4 => t_weightDKMult2_Mmux_output6_SW0_5259,
      O => t_weightDKMult2_Mmux_output6_5255
    );
  t_weightDKMult1_Mmux_output4_1 : X_LUT5
    generic map(
      INIT => X"969696AA"
    )
    port map (
      ADR0 => t_weightDKMult1_multRes(9),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightIn1(7),
      ADR3 => t_weightDKMult1_multRes(8),
      ADR4 => t_weightDKMult1_Mmux_output4_SW0_5260,
      O => t_weightDKMult1_Mmux_output4_5256
    );
  t_weightDKMult0_posIn1_7_1_1 : X_LUT6
    generic map(
      INIT => X"0000003000000021"
    )
    port map (
      ADR0 => t_Msub_errorK_cy(4),
      ADR1 => t_deltaKMult_multRes(9),
      ADR2 => t_deltaKMult_multRes(11),
      ADR3 => t_deltaKMult_multRes(8),
      ADR4 => N174,
      ADR5 => N48,
      O => t_weightDKMult0_posIn1_7_1_5257
    );
  t_weightDKMult0_Mmux_output6_SW0_1 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => t_weightDKMult0_multRes(7),
      ADR1 => t_weightDKMult0_multRes(6),
      ADR2 => t_weightDKMult0_multRes(5),
      ADR3 => weightDeltaKOutNode_0_Q,
      O => t_weightDKMult0_Mmux_output6_SW0_5258
    );
  t_weightDKMult2_Mmux_output6_SW0_1 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => t_weightDKMult2_multRes(7),
      ADR1 => t_weightDKMult2_multRes(6),
      ADR2 => t_weightDKMult2_multRes(5),
      ADR3 => weightDeltaKOutNode_16_Q,
      O => t_weightDKMult2_Mmux_output6_SW0_5259
    );
  t_weightDKMult1_Mmux_output4_SW0_1 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => t_weightDKMult1_multRes(7),
      ADR1 => t_weightDKMult1_multRes(6),
      ADR2 => t_weightDKMult1_multRes(5),
      ADR3 => weightDeltaKOutNode_8_Q,
      O => t_weightDKMult1_Mmux_output4_SW0_5260
    );
  update_result_BUFG : X_CKBUF
    port map (
      O => update_result_BUFG_19,
      I => update_result_5261
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_4_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_44,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(4)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_3_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_34,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_4_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_44,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(4)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_3_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_34,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_2_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_23,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(2)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_1_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_18,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(1)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_4_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_44,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(4)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_3_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_34,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(3)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_2_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_23,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(2)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_1_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_18,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(1)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_4_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_44,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(4)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_3_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_34,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_4_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_44,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(4)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_3_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_34,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_4_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_44,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(4)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_3_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_34,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_2_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_23,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(2)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_1_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_18,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(1)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_4_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_44,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(4)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_3_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_34,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(3)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_2_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_23,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(2)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_1_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_18,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(1)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_4_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_44,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(4)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_3_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_34,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_4_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_44,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(4)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_3_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_34,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_4_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_44,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(4)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_3_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_34,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_2_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_23,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(2)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_1_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_18,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(1)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_4_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_44,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(4)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_3_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_34,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(3)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_2_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_23,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(2)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_1_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_18,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(1)
    );
  t_update_inv1_INV_0 : X_INV
    port map (
      I => update_result_5261,
      O => mL_update_inv
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut_6_1_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64,
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut(6)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_3_1_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_61,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_4_1_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_71,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(4)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_5_1_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_81,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_6_1_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_91,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(6)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_7_1_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_101,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_8_1_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(8)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut_6_1_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64,
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut(6)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_3_1_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_61,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(3)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_4_1_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_71,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(4)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_5_1_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_81,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(5)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_6_1_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_91,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(6)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_7_1_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_101,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_8_1_INV_0 : X_INV
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(8)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut_6_1_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64,
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut(6)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_3_1_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_61,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_4_1_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_71,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(4)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_5_1_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_81,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_6_1_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_91,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(6)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_7_1_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_101,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_8_1_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(8)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut_6_1_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64,
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut(6)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_3_1_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_61,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(3)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_4_1_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_71,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(4)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_5_1_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_81,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_6_1_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_91,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(6)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_7_1_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_101,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_8_1_INV_0 : X_INV
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(8)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut_6_1_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64,
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut(6)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_3_1_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_61,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_4_1_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_71,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(4)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_5_1_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_81,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_6_1_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_91,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(6)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_7_1_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_101,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_8_1_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(8)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut_6_1_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod1_multL_Mmult_multRes_Madd_64,
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut(6)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_3_1_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_61,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(3)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_4_1_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_71,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(4)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_5_1_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_81,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_6_1_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_91,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(6)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_7_1_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_101,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(7)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_8_1_INV_0 : X_INV
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(8)
    );
  t_sig_Mram_output8113 : X_LUT6
    generic map(
      INIT => X"00C000C002020E0E"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_46,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_56,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_66,
      ADR3 => t_N33,
      ADR4 => t_sigDerMod_Mram_output2111_5277,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_76,
      O => Output_2_OBUF_40
    );
  t_sig_Mram_output8113_SW1 : X_LUT4
    generic map(
      INIT => X"803F"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_16,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_26,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_36,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_46,
      O => t_N33
    );
  t_sigDerMod_Mram_output11213 : X_LUT6
    generic map(
      INIT => X"8080000000000005"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_46,
      ADR1 => t_N30,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_56,
      ADR3 => t_N29,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_66,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_76,
      O => t_deltaKMult_posIn2(6)
    );
  t_sigDerMod_Mram_output11213_SW1 : X_LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_26,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_16,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_06,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_36,
      O => t_N30
    );
  t_sigDerMod_Mram_output11213_SW0 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_26,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_36,
      O => t_N29
    );
  t_sigDerMod_Mram_output811 : X_LUT6
    generic map(
      INIT => X"40024007E002E007"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_46,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_56,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_66,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_76,
      ADR4 => t_N26,
      ADR5 => t_N27,
      O => t_deltaKMult_posIn2(5)
    );
  t_sigDerMod_Mram_output811_SW5 : X_LUT5
    generic map(
      INIT => X"FFE03FFF"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_06,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_16,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_26,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_36,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_56,
      O => t_N27
    );
  t_sigDerMod_Mram_output811_SW4 : X_LUT5
    generic map(
      INIT => X"FFF80FFF"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_06,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_16,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_26,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_36,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_56,
      O => t_N26
    );
  t_sigDerMod_Mram_output511 : X_LUT4
    generic map(
      INIT => X"0189"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_66,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_76,
      ADR2 => t_N23,
      ADR3 => t_N24,
      O => t_deltaKMult_posIn2(4)
    );
  t_sigDerMod_Mram_output511_SW5 : X_LUT6
    generic map(
      INIT => X"FFE003FFC00003FF"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_06,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_16,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_26,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_36,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_46,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_56,
      O => t_N24
    );
  t_sigDerMod_Mram_output511_SW4 : X_LUT6
    generic map(
      INIT => X"FF800007FF800FFF"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_06,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_16,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_26,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_36,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_46,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_56,
      O => t_N23
    );
  t_sig_Mram_output5114 : X_LUT4
    generic map(
      INIT => X"0189"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_66,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_76,
      ADR2 => t_N20,
      ADR3 => t_N21,
      O => Output_1_OBUF_41
    );
  t_sig_Mram_output5114_SW1 : X_LUT5
    generic map(
      INIT => X"87C03FFF"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_16,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_26,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_36,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_46,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_56,
      O => t_N21
    );
  t_sig_Mram_output5114_SW0 : X_LUT6
    generic map(
      INIT => X"FF80000007FF007F"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_06,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_16,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_26,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_36,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_46,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_56,
      O => t_N20
    );
  t_sig_Mram_output211 : X_LUT4
    generic map(
      INIT => X"0189"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_66,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_76,
      ADR2 => t_N17,
      ADR3 => t_N18,
      O => Output_0_OBUF_42
    );
  t_sig_Mram_output211_SW5 : X_LUT6
    generic map(
      INIT => X"C3C1F03FF00003FF"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_06,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_16,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_26,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_36,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_46,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_56,
      O => t_N18
    );
  t_sig_Mram_output211_SW4 : X_LUT6
    generic map(
      INIT => X"FF80001FF81F0787"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_06,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_16,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_26,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_36,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_46,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_56,
      O => t_N17
    );
  t_sig_Mram_output11214 : X_LUT6
    generic map(
      INIT => X"800080000F0F0303"
    )
    port map (
      ADR0 => t_sig_Mram_output11211_5274,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_56,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_66,
      ADR3 => t_sig_Mram_output1121,
      ADR4 => t_sig_Mram_output11212_5273,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_76,
      O => Output_3_OBUF_39
    );
  t_sig_Mram_output11213 : X_LUT5
    generic map(
      INIT => X"1555FFFF"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_36,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_16,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_06,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_26,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_46,
      O => t_sig_Mram_output11212_5273
    );
  t_sig_Mram_output11212 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_16,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_26,
      O => t_sig_Mram_output11211_5274
    );
  t_sig_Mram_output11211 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_36,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_46,
      O => t_sig_Mram_output1121
    );
  t_sig_Mram_output1411 : X_LUT6
    generic map(
      INIT => X"00000000FFFFB000"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_36,
      ADR1 => t_N15,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_46,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_56,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_66,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_76,
      O => Output_4_OBUF_38
    );
  t_sig_Mram_output1411_SW0 : X_LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_06,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_16,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_26,
      O => t_N15
    );
  t_sigDerMod_Mram_output2113 : X_LUT5
    generic map(
      INIT => X"7373EECC"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_56,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_66,
      ADR2 => t_sigDerMod_Mram_output211,
      ADR3 => t_sigDerMod_Mram_output2111_5277,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_76,
      O => t_deltaKMult_posIn2(3)
    );
  t_sigDerMod_Mram_output2112 : X_LUT5
    generic map(
      INIT => X"FF800000"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_06,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_16,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_26,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_36,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_46,
      O => t_sigDerMod_Mram_output2111_5277
    );
  t_sigDerMod_Mram_output2111 : X_LUT4
    generic map(
      INIT => X"001F"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_16,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_26,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_36,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_46,
      O => t_sigDerMod_Mram_output211
    );
  mL_weightUpdateMod1_sigDer_2_Q : X_LUT6
    generic map(
      INIT => X"0001101188899899"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_720,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_620,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_420,
      ADR3 => mL_N28,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_520,
      ADR5 => mL_N26,
      O => mL_weightUpdateMod0_sigDer(2)
    );
  mL_weightUpdateMod1_sigDer_2_SW1 : X_LUT5
    generic map(
      INIT => X"BBBBFDDD"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_520,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_220,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_120,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_020,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_320,
      O => mL_N28
    );
  mL_weightUpdateMod1_sigDer_2_SW4 : X_LUT6
    generic map(
      INIT => X"A78FAF8FA78F8F8F"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_420,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_320,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_520,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_220,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_120,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_020,
      O => mL_N26
    );
  mL_sig_Mram_output8113 : X_LUT6
    generic map(
      INIT => X"00C000C002020E0E"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_420,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_520,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_620,
      ADR3 => mL_N24,
      ADR4 => mL_N23,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_720,
      O => mLOut(2)
    );
  mL_sig_Mram_output8113_SW1 : X_LUT4
    generic map(
      INIT => X"803F"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_120,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_220,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_320,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_420,
      O => mL_N24
    );
  mL_sig_Mram_output8113_SW0 : X_LUT5
    generic map(
      INIT => X"FF800000"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_020,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_120,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_320,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_420,
      O => mL_N23
    );
  mL_sig_Mram_output5114 : X_LUT4
    generic map(
      INIT => X"0189"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_620,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_720,
      ADR2 => mL_N20,
      ADR3 => mL_N21,
      O => mLOut(1)
    );
  mL_sig_Mram_output5114_SW1 : X_LUT5
    generic map(
      INIT => X"87C03FFF"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_120,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_220,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_320,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_420,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_520,
      O => mL_N21
    );
  mL_sig_Mram_output5114_SW0 : X_LUT6
    generic map(
      INIT => X"FF80000007FF007F"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_020,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_120,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_320,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_420,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_520,
      O => mL_N20
    );
  mL_sig_Mram_output211 : X_LUT4
    generic map(
      INIT => X"0189"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_620,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_720,
      ADR2 => mL_N17,
      ADR3 => mL_N18,
      O => mLOut(0)
    );
  mL_sig_Mram_output211_SW5 : X_LUT6
    generic map(
      INIT => X"C3C1F03FF00003FF"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_020,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_120,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_320,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_420,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_520,
      O => mL_N18
    );
  mL_sig_Mram_output211_SW4 : X_LUT6
    generic map(
      INIT => X"FF80001FF81F0787"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_020,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_120,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_320,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_420,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_520,
      O => mL_N17
    );
  mL_sig_Mram_output1411 : X_LUT6
    generic map(
      INIT => X"00000000FFFFB000"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_320,
      ADR1 => mL_N15,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_420,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_520,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_620,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_720,
      O => mLOut(4)
    );
  mL_sig_Mram_output1411_SW0 : X_LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_020,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_120,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220,
      O => mL_N15
    );
  mL_sig_Mram_output11214 : X_LUT6
    generic map(
      INIT => X"808000000F030F03"
    )
    port map (
      ADR0 => mL_sig_Mram_output11211_5289,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_520,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_620,
      ADR3 => mL_sig_Mram_output11212_5288,
      ADR4 => mL_sig_Mram_output1121,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_720,
      O => mLOut(3)
    );
  mL_sig_Mram_output11213 : X_LUT5
    generic map(
      INIT => X"1555FFFF"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_320,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_120,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_020,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_220,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_420,
      O => mL_sig_Mram_output11212_5288
    );
  mL_sig_Mram_output11212 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_120,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_220,
      O => mL_sig_Mram_output11211_5289
    );
  mL_sig_Mram_output11211 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_320,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_420,
      O => mL_sig_Mram_output1121
    );
  mL_weightUpdateMod1_sigDer_3_3 : X_LUT4
    generic map(
      INIT => X"9810"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_720,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_420,
      ADR2 => mL_weightUpdateMod1_sigDer_3_2_5291,
      ADR3 => mL_weightUpdateMod1_sigDer_3_1_5292,
      O => mL_weightUpdateMod0_sigDer(3)
    );
  mL_weightUpdateMod1_sigDer_3_2 : X_LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_520,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_620,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_320,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_220,
      O => mL_weightUpdateMod1_sigDer_3_2_5291
    );
  mL_weightUpdateMod1_sigDer_3_1 : X_LUT6
    generic map(
      INIT => X"8888888880808000"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_620,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_520,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_120,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_020,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_320,
      O => mL_weightUpdateMod1_sigDer_3_1_5292
    );
  mL_weightUpdateMod1_sigDer_1_Q : X_LUT6
    generic map(
      INIT => X"028A139B46CE57DF"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_520,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_620,
      ADR2 => mL_N2,
      ADR3 => mL_N3,
      ADR4 => mL_N0,
      ADR5 => mL_N1,
      O => mL_weightUpdateMod0_sigDer(1)
    );
  mL_weightUpdateMod1_sigDer_1_SW3 : X_LUT6
    generic map(
      INIT => X"EEEA5757FFFFFFFF"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_320,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_220,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_120,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_020,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_420,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_720,
      O => mL_N3
    );
  mL_weightUpdateMod1_sigDer_1_SW2 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFC8898989"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_320,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_420,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_120,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_020,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_720,
      O => mL_N2
    );
  mL_weightUpdateMod1_sigDer_1_SW1 : X_LUT5
    generic map(
      INIT => X"8155FFFF"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_420,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_220,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_120,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_320,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_720,
      O => mL_N1
    );
  mL_weightUpdateMod1_sigDer_1_SW0 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFDB9B9B9B"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_320,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_420,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_120,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_020,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_720,
      O => mL_N0
    );
  mL_weightUpdateMod1_sigDer_0_3 : X_LUT5
    generic map(
      INIT => X"75EE31AA"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_720,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_520,
      ADR2 => mL_weightUpdateMod1_sigDer_0_2_5297,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_620,
      ADR4 => mL_weightUpdateMod1_sigDer_0_1_5298,
      O => mL_weightUpdateMod0_sigDer(0)
    );
  mL_weightUpdateMod1_sigDer_0_2 : X_LUT4
    generic map(
      INIT => X"1115"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_420,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_320,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_120,
      O => mL_weightUpdateMod1_sigDer_0_2_5297
    );
  mL_weightUpdateMod1_sigDer_0_1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFA8888888"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_420,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_320,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_120,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_020,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_620,
      O => mL_weightUpdateMod1_sigDer_0_1_5298
    );
  mM_weightUpdateMod1_sigDer_2_Q : X_LUT6
    generic map(
      INIT => X"0001101188899899"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_720,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_620,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_420,
      ADR3 => mM_N28,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_520,
      ADR5 => mM_N26,
      O => mM_weightUpdateMod0_sigDer(2)
    );
  mM_weightUpdateMod1_sigDer_2_SW1 : X_LUT5
    generic map(
      INIT => X"BBBBFDDD"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_520,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_220,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_120,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_020,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_320,
      O => mM_N28
    );
  mM_weightUpdateMod1_sigDer_2_SW4 : X_LUT6
    generic map(
      INIT => X"A78FAF8FA78F8F8F"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_420,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_320,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_520,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_220,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_120,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_020,
      O => mM_N26
    );
  mM_sig_Mram_output8113 : X_LUT6
    generic map(
      INIT => X"00C000C002020E0E"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_420,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_520,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_620,
      ADR3 => mM_N24,
      ADR4 => mM_N23,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_720,
      O => mMOut(2)
    );
  mM_sig_Mram_output8113_SW1 : X_LUT4
    generic map(
      INIT => X"803F"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_120,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_220,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_320,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_420,
      O => mM_N24
    );
  mM_sig_Mram_output8113_SW0 : X_LUT5
    generic map(
      INIT => X"FF800000"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_020,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_120,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_320,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_420,
      O => mM_N23
    );
  mM_sig_Mram_output5114 : X_LUT4
    generic map(
      INIT => X"0189"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_620,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_720,
      ADR2 => mM_N20,
      ADR3 => mM_N21,
      O => mMOut(1)
    );
  mM_sig_Mram_output5114_SW1 : X_LUT5
    generic map(
      INIT => X"87C03FFF"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_120,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_220,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_320,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_420,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_520,
      O => mM_N21
    );
  mM_sig_Mram_output5114_SW0 : X_LUT6
    generic map(
      INIT => X"FF80000007FF007F"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_020,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_120,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_320,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_420,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_520,
      O => mM_N20
    );
  mM_sig_Mram_output211 : X_LUT4
    generic map(
      INIT => X"0189"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_620,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_720,
      ADR2 => mM_N17,
      ADR3 => mM_N18,
      O => mMOut(0)
    );
  mM_sig_Mram_output211_SW5 : X_LUT6
    generic map(
      INIT => X"C3C1F03FF00003FF"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_020,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_120,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_320,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_420,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_520,
      O => mM_N18
    );
  mM_sig_Mram_output211_SW4 : X_LUT6
    generic map(
      INIT => X"FF80001FF81F0787"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_020,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_120,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_320,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_420,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_520,
      O => mM_N17
    );
  mM_sig_Mram_output1411 : X_LUT6
    generic map(
      INIT => X"00000000FFFFB000"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_320,
      ADR1 => mM_N15,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_420,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_520,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_620,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_720,
      O => mMOut(4)
    );
  mM_sig_Mram_output1411_SW0 : X_LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_020,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_120,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_220,
      O => mM_N15
    );
  mM_sig_Mram_output11214 : X_LUT6
    generic map(
      INIT => X"808000000F030F03"
    )
    port map (
      ADR0 => mM_sig_Mram_output11211_5309,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_520,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_620,
      ADR3 => mM_sig_Mram_output11212_5308,
      ADR4 => mM_sig_Mram_output1121,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_720,
      O => mMOut(3)
    );
  mM_sig_Mram_output11213 : X_LUT5
    generic map(
      INIT => X"1555FFFF"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_320,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_120,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_020,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_220,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_420,
      O => mM_sig_Mram_output11212_5308
    );
  mM_sig_Mram_output11212 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_120,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_220,
      O => mM_sig_Mram_output11211_5309
    );
  mM_sig_Mram_output11211 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_320,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_420,
      O => mM_sig_Mram_output1121
    );
  mM_weightUpdateMod1_sigDer_3_3 : X_LUT4
    generic map(
      INIT => X"9810"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_720,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_420,
      ADR2 => mM_weightUpdateMod1_sigDer_3_2_5311,
      ADR3 => mM_weightUpdateMod1_sigDer_3_1_5312,
      O => mM_weightUpdateMod0_sigDer(3)
    );
  mM_weightUpdateMod1_sigDer_3_2 : X_LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_520,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_620,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_320,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_220,
      O => mM_weightUpdateMod1_sigDer_3_2_5311
    );
  mM_weightUpdateMod1_sigDer_3_1 : X_LUT6
    generic map(
      INIT => X"8888888880808000"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_620,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_520,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_120,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_020,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_320,
      O => mM_weightUpdateMod1_sigDer_3_1_5312
    );
  mM_weightUpdateMod1_sigDer_1_Q : X_LUT6
    generic map(
      INIT => X"028A139B46CE57DF"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_520,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_620,
      ADR2 => mM_N2,
      ADR3 => mM_N3,
      ADR4 => mM_N0,
      ADR5 => mM_N1,
      O => mM_weightUpdateMod0_sigDer(1)
    );
  mM_weightUpdateMod1_sigDer_1_SW3 : X_LUT6
    generic map(
      INIT => X"EEEA5757FFFFFFFF"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_320,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_220,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_120,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_020,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_420,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_720,
      O => mM_N3
    );
  mM_weightUpdateMod1_sigDer_1_SW2 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFC8898989"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_320,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_420,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_120,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_020,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_720,
      O => mM_N2
    );
  mM_weightUpdateMod1_sigDer_1_SW1 : X_LUT5
    generic map(
      INIT => X"8155FFFF"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_420,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_220,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_120,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_320,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_720,
      O => mM_N1
    );
  mM_weightUpdateMod1_sigDer_1_SW0 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFDB9B9B9B"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_320,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_420,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_120,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_020,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_720,
      O => mM_N0
    );
  mM_weightUpdateMod1_sigDer_0_3 : X_LUT5
    generic map(
      INIT => X"75EE31AA"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_720,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_520,
      ADR2 => mM_weightUpdateMod1_sigDer_0_2_5317,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_620,
      ADR4 => mM_weightUpdateMod1_sigDer_0_1_5318,
      O => mM_weightUpdateMod0_sigDer(0)
    );
  mM_weightUpdateMod1_sigDer_0_2 : X_LUT4
    generic map(
      INIT => X"1115"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_420,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_320,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_120,
      O => mM_weightUpdateMod1_sigDer_0_2_5317
    );
  mM_weightUpdateMod1_sigDer_0_1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFA8888888"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_420,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_320,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_120,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_020,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_620,
      O => mM_weightUpdateMod1_sigDer_0_1_5318
    );
  mR_weightUpdateMod1_sigDer_2_Q : X_LUT6
    generic map(
      INIT => X"0001101188899899"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_720,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_620,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_420,
      ADR3 => mR_N28,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_520,
      ADR5 => mR_N26,
      O => mR_weightUpdateMod0_sigDer(2)
    );
  mR_weightUpdateMod1_sigDer_2_SW1 : X_LUT5
    generic map(
      INIT => X"BBBBFDDD"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_520,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_220,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_120,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_020,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_320,
      O => mR_N28
    );
  mR_weightUpdateMod1_sigDer_2_SW4 : X_LUT6
    generic map(
      INIT => X"A78FAF8FA78F8F8F"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_420,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_320,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_520,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_220,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_120,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_020,
      O => mR_N26
    );
  mR_sig_Mram_output8113 : X_LUT6
    generic map(
      INIT => X"00C000C002020E0E"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_420,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_520,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_620,
      ADR3 => mR_N24,
      ADR4 => mR_N23,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_720,
      O => mROut(2)
    );
  mR_sig_Mram_output8113_SW1 : X_LUT4
    generic map(
      INIT => X"803F"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_120,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_220,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_320,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_420,
      O => mR_N24
    );
  mR_sig_Mram_output8113_SW0 : X_LUT5
    generic map(
      INIT => X"FF800000"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_020,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_120,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_320,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_420,
      O => mR_N23
    );
  mR_sig_Mram_output5114 : X_LUT4
    generic map(
      INIT => X"0189"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_620,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_720,
      ADR2 => mR_N20,
      ADR3 => mR_N21,
      O => mROut(1)
    );
  mR_sig_Mram_output5114_SW1 : X_LUT5
    generic map(
      INIT => X"87C03FFF"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_120,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_220,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_320,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_420,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_520,
      O => mR_N21
    );
  mR_sig_Mram_output5114_SW0 : X_LUT6
    generic map(
      INIT => X"FF80000007FF007F"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_020,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_120,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_320,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_420,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_520,
      O => mR_N20
    );
  mR_sig_Mram_output211 : X_LUT4
    generic map(
      INIT => X"0189"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_620,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_720,
      ADR2 => mR_N17,
      ADR3 => mR_N18,
      O => mROut(0)
    );
  mR_sig_Mram_output211_SW5 : X_LUT6
    generic map(
      INIT => X"C3C1F03FF00003FF"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_020,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_120,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_320,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_420,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_520,
      O => mR_N18
    );
  mR_sig_Mram_output211_SW4 : X_LUT6
    generic map(
      INIT => X"FF80001FF81F0787"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_020,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_120,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_320,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_420,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_520,
      O => mR_N17
    );
  mR_sig_Mram_output1411 : X_LUT6
    generic map(
      INIT => X"00000000FFFFB000"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_320,
      ADR1 => mR_N15,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_420,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_520,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_620,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_720,
      O => mROut(4)
    );
  mR_sig_Mram_output1411_SW0 : X_LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_020,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_120,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_220,
      O => mR_N15
    );
  mR_sig_Mram_output11214 : X_LUT6
    generic map(
      INIT => X"808000000F030F03"
    )
    port map (
      ADR0 => mR_sig_Mram_output11211_5329,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_520,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_620,
      ADR3 => mR_sig_Mram_output11212_5328,
      ADR4 => mR_sig_Mram_output1121,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_720,
      O => mROut(3)
    );
  mR_sig_Mram_output11213 : X_LUT5
    generic map(
      INIT => X"1555FFFF"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_320,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_120,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_020,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_220,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_420,
      O => mR_sig_Mram_output11212_5328
    );
  mR_sig_Mram_output11212 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_120,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_220,
      O => mR_sig_Mram_output11211_5329
    );
  mR_sig_Mram_output11211 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_320,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_420,
      O => mR_sig_Mram_output1121
    );
  mR_weightUpdateMod1_sigDer_3_3 : X_LUT4
    generic map(
      INIT => X"9810"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_720,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_420,
      ADR2 => mR_weightUpdateMod1_sigDer_3_2_5331,
      ADR3 => mR_weightUpdateMod1_sigDer_3_1_5332,
      O => mR_weightUpdateMod0_sigDer(3)
    );
  mR_weightUpdateMod1_sigDer_3_2 : X_LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_520,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_620,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_320,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_220,
      O => mR_weightUpdateMod1_sigDer_3_2_5331
    );
  mR_weightUpdateMod1_sigDer_3_1 : X_LUT6
    generic map(
      INIT => X"8888888880808000"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_620,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_520,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_120,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_020,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_320,
      O => mR_weightUpdateMod1_sigDer_3_1_5332
    );
  mR_weightUpdateMod1_sigDer_1_Q : X_LUT6
    generic map(
      INIT => X"028A139B46CE57DF"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_520,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_620,
      ADR2 => mR_N2,
      ADR3 => mR_N3,
      ADR4 => mR_N0,
      ADR5 => mR_N1,
      O => mR_weightUpdateMod0_sigDer(1)
    );
  mR_weightUpdateMod1_sigDer_1_SW3 : X_LUT6
    generic map(
      INIT => X"EEEA5757FFFFFFFF"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_320,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_220,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_120,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_020,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_420,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_720,
      O => mR_N3
    );
  mR_weightUpdateMod1_sigDer_1_SW2 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFC8898989"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_320,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_420,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_120,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_020,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_720,
      O => mR_N2
    );
  mR_weightUpdateMod1_sigDer_1_SW1 : X_LUT5
    generic map(
      INIT => X"8155FFFF"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_420,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_220,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_120,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_320,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_720,
      O => mR_N1
    );
  mR_weightUpdateMod1_sigDer_1_SW0 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFDB9B9B9B"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_320,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_420,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_120,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_020,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_720,
      O => mR_N0
    );
  mR_weightUpdateMod1_sigDer_0_3 : X_LUT5
    generic map(
      INIT => X"75EE31AA"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_720,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_520,
      ADR2 => mR_weightUpdateMod1_sigDer_0_2_5337,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_620,
      ADR4 => mR_weightUpdateMod1_sigDer_0_1_5338,
      O => mR_weightUpdateMod0_sigDer(0)
    );
  mR_weightUpdateMod1_sigDer_0_2 : X_LUT4
    generic map(
      INIT => X"1115"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_420,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_320,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_120,
      O => mR_weightUpdateMod1_sigDer_0_2_5337
    );
  mR_weightUpdateMod1_sigDer_0_1 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFA8888888"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_420,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_320,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_220,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_120,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_020,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_620,
      O => mR_weightUpdateMod1_sigDer_0_1_5338
    );
  clk_BUFGP_BUFG : X_CKBUF
    port map (
      I => clk_BUFGP_IBUFG_2,
      O => clk_BUFGP
    );
  clk_BUFGP_IBUFG : X_CKBUF
    port map (
      I => clk,
      O => clk_BUFGP_IBUFG_2
    );
  Output_4_OBUF : X_OBUF
    port map (
      I => Output_4_OBUF_38,
      O => Output(4)
    );
  Output_3_OBUF : X_OBUF
    port map (
      I => Output_3_OBUF_39,
      O => Output(3)
    );
  Output_2_OBUF : X_OBUF
    port map (
      I => Output_2_OBUF_40,
      O => Output(2)
    );
  Output_1_OBUF : X_OBUF
    port map (
      I => Output_1_OBUF_41,
      O => Output(1)
    );
  Output_0_OBUF : X_OBUF
    port map (
      I => Output_0_OBUF_42,
      O => Output(0)
    );
  NlwBlock_LearningNetwork_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_LearningNetwork_GND : X_ZERO
    port map (
      O => GND
    );
  NlwInverterBlock_t_weightIn2_7_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn2_7_C
    );
  NlwInverterBlock_t_weightIn2_6_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn2_6_C
    );
  NlwInverterBlock_t_weightIn2_5_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn2_5_C
    );
  NlwInverterBlock_t_weightIn2_4_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn2_4_C
    );
  NlwInverterBlock_t_weightIn2_3_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn2_3_C
    );
  NlwInverterBlock_t_weightIn2_2_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn2_2_C
    );
  NlwInverterBlock_t_weightIn2_1_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn2_1_C
    );
  NlwInverterBlock_t_weightIn2_0_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn2_0_C
    );
  NlwInverterBlock_t_weightIn0_7_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn0_7_C
    );
  NlwInverterBlock_t_weightIn0_6_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn0_6_C
    );
  NlwInverterBlock_t_weightIn0_5_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn0_5_C
    );
  NlwInverterBlock_t_weightIn0_4_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn0_4_C
    );
  NlwInverterBlock_t_weightIn0_3_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn0_3_C
    );
  NlwInverterBlock_t_weightIn0_2_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn0_2_C
    );
  NlwInverterBlock_t_weightIn0_1_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn0_1_C
    );
  NlwInverterBlock_t_weightIn0_0_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn0_0_C
    );
  NlwInverterBlock_t_weightIn1_7_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn1_7_C
    );
  NlwInverterBlock_t_weightIn1_6_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn1_6_C
    );
  NlwInverterBlock_t_weightIn1_5_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn1_5_C
    );
  NlwInverterBlock_t_weightIn1_4_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn1_4_C
    );
  NlwInverterBlock_t_weightIn1_3_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn1_3_C
    );
  NlwInverterBlock_t_weightIn1_2_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn1_2_C
    );
  NlwInverterBlock_t_weightIn1_1_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn1_1_C
    );
  NlwInverterBlock_t_weightIn1_0_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_t_weightIn1_0_C
    );
  NlwInverterBlock_mL_weightIn1_7_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mL_weightIn1_7_C
    );
  NlwInverterBlock_mL_weightIn1_6_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mL_weightIn1_6_C
    );
  NlwInverterBlock_mL_weightIn1_5_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mL_weightIn1_5_C
    );
  NlwInverterBlock_mL_weightIn1_4_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mL_weightIn1_4_C
    );
  NlwInverterBlock_mL_weightIn1_3_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mL_weightIn1_3_C
    );
  NlwInverterBlock_mL_weightIn1_2_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mL_weightIn1_2_C
    );
  NlwInverterBlock_mL_weightIn1_1_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mL_weightIn1_1_C
    );
  NlwInverterBlock_mL_weightIn1_0_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mL_weightIn1_0_C
    );
  NlwInverterBlock_mL_weightIn0_7_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mL_weightIn0_7_C
    );
  NlwInverterBlock_mL_weightIn0_6_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mL_weightIn0_6_C
    );
  NlwInverterBlock_mL_weightIn0_5_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mL_weightIn0_5_C
    );
  NlwInverterBlock_mL_weightIn0_4_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mL_weightIn0_4_C
    );
  NlwInverterBlock_mL_weightIn0_3_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mL_weightIn0_3_C
    );
  NlwInverterBlock_mL_weightIn0_2_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mL_weightIn0_2_C
    );
  NlwInverterBlock_mL_weightIn0_1_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mL_weightIn0_1_C
    );
  NlwInverterBlock_mL_weightIn0_0_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mL_weightIn0_0_C
    );
  NlwInverterBlock_mM_weightIn1_7_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mM_weightIn1_7_C
    );
  NlwInverterBlock_mM_weightIn1_6_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mM_weightIn1_6_C
    );
  NlwInverterBlock_mM_weightIn1_5_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mM_weightIn1_5_C
    );
  NlwInverterBlock_mM_weightIn1_4_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mM_weightIn1_4_C
    );
  NlwInverterBlock_mM_weightIn1_3_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mM_weightIn1_3_C
    );
  NlwInverterBlock_mM_weightIn1_2_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mM_weightIn1_2_C
    );
  NlwInverterBlock_mM_weightIn1_1_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mM_weightIn1_1_C
    );
  NlwInverterBlock_mM_weightIn1_0_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mM_weightIn1_0_C
    );
  NlwInverterBlock_mM_weightIn0_7_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mM_weightIn0_7_C
    );
  NlwInverterBlock_mM_weightIn0_6_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mM_weightIn0_6_C
    );
  NlwInverterBlock_mM_weightIn0_5_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mM_weightIn0_5_C
    );
  NlwInverterBlock_mM_weightIn0_4_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mM_weightIn0_4_C
    );
  NlwInverterBlock_mM_weightIn0_3_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mM_weightIn0_3_C
    );
  NlwInverterBlock_mM_weightIn0_2_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mM_weightIn0_2_C
    );
  NlwInverterBlock_mM_weightIn0_1_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mM_weightIn0_1_C
    );
  NlwInverterBlock_mM_weightIn0_0_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mM_weightIn0_0_C
    );
  NlwInverterBlock_mR_weightIn1_7_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mR_weightIn1_7_C
    );
  NlwInverterBlock_mR_weightIn1_6_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mR_weightIn1_6_C
    );
  NlwInverterBlock_mR_weightIn1_5_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mR_weightIn1_5_C
    );
  NlwInverterBlock_mR_weightIn1_4_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mR_weightIn1_4_C
    );
  NlwInverterBlock_mR_weightIn1_3_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mR_weightIn1_3_C
    );
  NlwInverterBlock_mR_weightIn1_2_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mR_weightIn1_2_C
    );
  NlwInverterBlock_mR_weightIn1_1_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mR_weightIn1_1_C
    );
  NlwInverterBlock_mR_weightIn1_0_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mR_weightIn1_0_C
    );
  NlwInverterBlock_mR_weightIn0_7_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mR_weightIn0_7_C
    );
  NlwInverterBlock_mR_weightIn0_6_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mR_weightIn0_6_C
    );
  NlwInverterBlock_mR_weightIn0_5_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mR_weightIn0_5_C
    );
  NlwInverterBlock_mR_weightIn0_4_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mR_weightIn0_4_C
    );
  NlwInverterBlock_mR_weightIn0_3_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mR_weightIn0_3_C
    );
  NlwInverterBlock_mR_weightIn0_2_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mR_weightIn0_2_C
    );
  NlwInverterBlock_mR_weightIn0_1_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mR_weightIn0_1_C
    );
  NlwInverterBlock_mR_weightIn0_0_C : X_INV
    port map (
      I => update_result_BUFG_19,
      O => NlwInverterSignal_mR_weightIn0_0_C
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

