Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: sdram_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sdram_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sdram_top"
Output Format                      : NGC
Target Device                      : xq7a100t-2I-cs324

---- Source Options
Top Module Name                    : sdram_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\13622\Desktop\my_pro_t\sdram_read\pro\sdram_write\ipcore_dir\wfifo_512x16.v" into library work
Parsing module <wfifo_512x16>.
Analyzing Verilog file "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\sdram_write.v" into library work
Parsing module <sdram_write>.
Analyzing Verilog file "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\sdram_read.v" into library work
Parsing module <sdram_read>.
Analyzing Verilog file "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\sdram_init.v" into library work
Parsing module <sdram_init>.
Analyzing Verilog file "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\sdram_aref.v" into library work
Parsing module <sdram_aref>.
Analyzing Verilog file "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\auto_write_read.v" into library work
Parsing module <auto_write_read>.
Analyzing Verilog file "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\sdram_top.v" into library work
Parsing module <sdram_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <sdram_top>.

Elaborating module <sdram_init>.

Elaborating module <sdram_aref>.

Elaborating module <sdram_write>.

Elaborating module <sdram_read>.

Elaborating module <auto_write_read>.

Elaborating module <wfifo_512x16>.
WARNING:HDLCompiler:1499 - "C:\Users\13622\Desktop\my_pro_t\sdram_read\pro\sdram_write\ipcore_dir\wfifo_512x16.v" Line 39: Empty module <wfifo_512x16> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\auto_write_read.v" Line 126: Assignment to wfifo_wside_usedw ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\auto_write_read.v" Line 141: Assignment to rfifo_rside_usedw ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sdram_top>.
    Related source file is "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\sdram_top.v".
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <ref_en>.
    Found 1-bit register for signal <wr_en>.
    Found 1-bit register for signal <rd_en>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sclk (rising_edge)                             |
    | Reset              | s_rst_n (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <sdram_dq<15>> created at line 177
    Found 1-bit tristate buffer for signal <sdram_dq<14>> created at line 177
    Found 1-bit tristate buffer for signal <sdram_dq<13>> created at line 177
    Found 1-bit tristate buffer for signal <sdram_dq<12>> created at line 177
    Found 1-bit tristate buffer for signal <sdram_dq<11>> created at line 177
    Found 1-bit tristate buffer for signal <sdram_dq<10>> created at line 177
    Found 1-bit tristate buffer for signal <sdram_dq<9>> created at line 177
    Found 1-bit tristate buffer for signal <sdram_dq<8>> created at line 177
    Found 1-bit tristate buffer for signal <sdram_dq<7>> created at line 177
    Found 1-bit tristate buffer for signal <sdram_dq<6>> created at line 177
    Found 1-bit tristate buffer for signal <sdram_dq<5>> created at line 177
    Found 1-bit tristate buffer for signal <sdram_dq<4>> created at line 177
    Found 1-bit tristate buffer for signal <sdram_dq<3>> created at line 177
    Found 1-bit tristate buffer for signal <sdram_dq<2>> created at line 177
    Found 1-bit tristate buffer for signal <sdram_dq<1>> created at line 177
    Found 1-bit tristate buffer for signal <sdram_dq<0>> created at line 177
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <sdram_top> synthesized.

Synthesizing Unit <sdram_init>.
    Related source file is "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\sdram_init.v".
    Found 5-bit register for signal <cnt_cmd>.
    Found 15-bit register for signal <cnt_200us>.
    Found 4-bit register for signal <cmd_reg>.
    Found 15-bit adder for signal <cnt_200us[14]_GND_18_o_add_2_OUT> created at line 32.
    Found 5-bit adder for signal <cnt_cmd[4]_GND_18_o_add_8_OUT> created at line 39.
    Found 5-bit comparator greater for signal <flag_init_end_GND_18_o_equal_8_o> created at line 56
    Found 15-bit comparator greater for signal <flag_200us_GND_18_o_equal_2_o> created at line 58
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <sdram_init> synthesized.

Synthesizing Unit <sdram_aref>.
    Related source file is "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\sdram_aref.v".
    Found 4-bit register for signal <cmd_cnt>.
    Found 11-bit register for signal <ref_cnt>.
    Found 4-bit register for signal <aref_cmd>.
    Found 1-bit register for signal <flag_ref>.
    Found 1-bit register for signal <ref_req>.
    Found 11-bit adder for signal <ref_cnt[10]_GND_20_o_add_3_OUT> created at line 36.
    Found 4-bit adder for signal <cmd_cnt[3]_GND_20_o_add_12_OUT> created at line 52.
    Found 11-bit comparator greater for signal <n0017> created at line 71
    Found 4-bit comparator greater for signal <_n0052> created at line 74
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <sdram_aref> synthesized.

Synthesizing Unit <sdram_write>.
    Related source file is "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\sdram_write.v".
    Found 2-bit register for signal <burst_cnt>.
    Found 4-bit register for signal <wr_cmd>.
    Found 4-bit register for signal <act_cnt>.
    Found 4-bit register for signal <break_cnt>.
    Found 7-bit register for signal <col_cnt>.
    Found 13-bit register for signal <row_addr>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <flag_act_end>.
    Found 1-bit register for signal <flag_pre_end>.
    Found 1-bit register for signal <flag_wr_end>.
    Found 1-bit register for signal <wr_data_end>.
    Found 1-bit register for signal <sd_row_end>.
    Found 1-bit register for signal <flag_wr>.
    Found 2-bit register for signal <burst_cnt_t>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 16                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sclk (rising_edge)                             |
    | Reset              | s_rst_n (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <burst_cnt[1]_GND_22_o_add_6_OUT> created at line 78.
    Found 4-bit adder for signal <act_cnt[3]_GND_22_o_add_69_OUT> created at line 185.
    Found 4-bit adder for signal <break_cnt[3]_GND_22_o_add_81_OUT> created at line 215.
    Found 7-bit adder for signal <col_cnt[6]_GND_22_o_add_91_OUT> created at line 237.
    Found 13-bit adder for signal <row_addr[12]_GND_22_o_add_99_OUT> created at line 246.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sdram_write> synthesized.

Synthesizing Unit <sdram_read>.
    Related source file is "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\sdram_read.v".
    Found 2-bit register for signal <burst_cnt>.
    Found 4-bit register for signal <rd_cmd>.
    Found 4-bit register for signal <act_cnt>.
    Found 4-bit register for signal <break_cnt>.
    Found 7-bit register for signal <col_cnt>.
    Found 13-bit register for signal <row_addr>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <flag_rd>.
    Found 1-bit register for signal <flag_act_end>.
    Found 1-bit register for signal <flag_pre_end>.
    Found 1-bit register for signal <flag_rd_end>.
    Found 1-bit register for signal <rd_data_end>.
    Found 1-bit register for signal <sd_row_end>.
    Found 1-bit register for signal <rfifo_wr_en_tt>.
    Found 1-bit register for signal <rfifo_wr_en>.
    Found 2-bit register for signal <burst_cnt_t>.
    Found 1-bit register for signal <rfifo_wr_en_t>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 16                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sclk (rising_edge)                             |
    | Reset              | s_rst_n (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <burst_cnt[1]_GND_24_o_add_7_OUT> created at line 87.
    Found 4-bit adder for signal <act_cnt[3]_GND_24_o_add_70_OUT> created at line 194.
    Found 4-bit adder for signal <break_cnt[3]_GND_24_o_add_82_OUT> created at line 224.
    Found 7-bit adder for signal <col_cnt[6]_GND_24_o_add_92_OUT> created at line 246.
    Found 13-bit adder for signal <row_addr[12]_GND_24_o_add_100_OUT> created at line 255.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sdram_read> synthesized.

Synthesizing Unit <auto_write_read>.
    Related source file is "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\auto_write_read.v".
INFO:Xst:3210 - "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\auto_write_read.v" line 113: Output port <wr_data_count> of the instance <wdfifo_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\auto_write_read.v" line 113: Output port <full> of the instance <wdfifo_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\auto_write_read.v" line 113: Output port <almost_full> of the instance <wdfifo_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\auto_write_read.v" line 113: Output port <empty> of the instance <wdfifo_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\auto_write_read.v" line 113: Output port <almost_empty> of the instance <wdfifo_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\auto_write_read.v" line 129: Output port <rd_data_count> of the instance <rdfifo_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\auto_write_read.v" line 129: Output port <full> of the instance <rdfifo_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\auto_write_read.v" line 129: Output port <almost_full> of the instance <rdfifo_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\auto_write_read.v" line 129: Output port <empty> of the instance <rdfifo_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\13622\Desktop\my_pro_t\sdram_read\src\auto_write_read.v" line 129: Output port <almost_empty> of the instance <rdfifo_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rd_trig>.
    Found 1-bit register for signal <rfifo_wr_valid>.
    Found 1-bit register for signal <rd_trig_flag>.
    Found 1-bit register for signal <rfifo_rd_ready>.
    Found 1-bit register for signal <wr_trig>.
    Found 1-bit register for signal <rd_trig_r1>.
    Found 1-bit register for signal <rfifo_wr_en_r1>.
    Found 9-bit comparator lessequal for signal <n0001> created at line 70
    Found 9-bit comparator lessequal for signal <n0004> created at line 79
    Found 9-bit comparator lessequal for signal <n0018> created at line 107
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <auto_write_read> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 11-bit adder                                          : 1
 13-bit adder                                          : 2
 15-bit adder                                          : 1
 2-bit adder                                           : 2
 4-bit adder                                           : 5
 5-bit adder                                           : 1
 7-bit adder                                           : 2
# Registers                                            : 47
 1-bit register                                        : 27
 11-bit register                                       : 1
 13-bit register                                       : 2
 15-bit register                                       : 1
 2-bit register                                        : 4
 4-bit register                                        : 9
 5-bit register                                        : 1
 7-bit register                                        : 2
# Comparators                                          : 7
 11-bit comparator greater                             : 1
 15-bit comparator greater                             : 1
 4-bit comparator greater                              : 1
 5-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 15
 11-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment D:\ise\xin\14.7\ISE_DS\ISE\.
Reading core <ipcore_dir/wfifo_512x16.ngc>.
Loading core <wfifo_512x16> for timing and area information for instance <wdfifo_inst>.
Loading core <wfifo_512x16> for timing and area information for instance <rdfifo_inst>.
Loading device for application Rf_Device from file '7a100t.nph' in environment D:\ise\xin\14.7\ISE_DS\ISE\.
INFO:Xst:2261 - The FF/Latch <aref_cmd_1> in Unit <sdram_aref_inst> is equivalent to the following FF/Latch, which will be removed : <aref_cmd_2> 
WARNING:Xst:1710 - FF/Latch <cmd_reg_3> (without init value) has a constant value of 0 in block <sdram_init_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <aref_cmd_0> (without init value) has a constant value of 1 in block <sdram_aref_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <aref_cmd_3> (without init value) has a constant value of 0 in block <sdram_aref_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_cmd_3> (without init value) has a constant value of 0 in block <sdram_write_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_cmd_3> (without init value) has a constant value of 0 in block <sdram_read_inst>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <sdram_aref>.
The following registers are absorbed into counter <cmd_cnt>: 1 register on signal <cmd_cnt>.
The following registers are absorbed into counter <ref_cnt>: 1 register on signal <ref_cnt>.
Unit <sdram_aref> synthesized (advanced).

Synthesizing (advanced) Unit <sdram_init>.
The following registers are absorbed into counter <cnt_cmd>: 1 register on signal <cnt_cmd>.
The following registers are absorbed into counter <cnt_200us>: 1 register on signal <cnt_200us>.
Unit <sdram_init> synthesized (advanced).

Synthesizing (advanced) Unit <sdram_read>.
The following registers are absorbed into counter <burst_cnt>: 1 register on signal <burst_cnt>.
The following registers are absorbed into counter <break_cnt>: 1 register on signal <break_cnt>.
The following registers are absorbed into counter <act_cnt>: 1 register on signal <act_cnt>.
The following registers are absorbed into counter <col_cnt>: 1 register on signal <col_cnt>.
The following registers are absorbed into counter <row_addr>: 1 register on signal <row_addr>.
Unit <sdram_read> synthesized (advanced).

Synthesizing (advanced) Unit <sdram_write>.
The following registers are absorbed into counter <burst_cnt>: 1 register on signal <burst_cnt>.
The following registers are absorbed into counter <act_cnt>: 1 register on signal <act_cnt>.
The following registers are absorbed into counter <break_cnt>: 1 register on signal <break_cnt>.
The following registers are absorbed into counter <col_cnt>: 1 register on signal <col_cnt>.
The following registers are absorbed into counter <row_addr>: 1 register on signal <row_addr>.
Unit <sdram_write> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 14
 11-bit up counter                                     : 1
 13-bit up counter                                     : 2
 15-bit up counter                                     : 1
 2-bit up counter                                      : 2
 4-bit up counter                                      : 5
 5-bit up counter                                      : 1
 7-bit up counter                                      : 2
# Registers                                            : 47
 Flip-Flops                                            : 47
# Comparators                                          : 7
 11-bit comparator greater                             : 1
 15-bit comparator greater                             : 1
 4-bit comparator greater                              : 1
 5-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 3
 13-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <cmd_reg_3> (without init value) has a constant value of 0 in block <sdram_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <aref_cmd_0> (without init value) has a constant value of 1 in block <sdram_aref>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aref_cmd_3> (without init value) has a constant value of 0 in block <sdram_aref>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_cmd_3> (without init value) has a constant value of 0 in block <sdram_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_cmd_3> (without init value) has a constant value of 0 in block <sdram_read>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <aref_cmd_1> in Unit <sdram_aref> is equivalent to the following FF/Latch, which will be removed : <aref_cmd_2> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00001
 00010 | 00010
 00100 | 00100
 01000 | 01000
 10000 | 10000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sdram_write_inst/FSM_1> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 011
 01000 | 010
 10000 | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sdram_read_inst/FSM_2> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 011
 01000 | 010
 10000 | 110
-------------------

Optimizing unit <sdram_top> ...

Optimizing unit <auto_write_read> ...

Optimizing unit <sdram_init> ...

Optimizing unit <sdram_aref> ...

Optimizing unit <sdram_write> ...

Optimizing unit <sdram_read> ...

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <rfifo_rd_data<15>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <rfifo_rd_data<14>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <rfifo_rd_data<13>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <rfifo_rd_data<12>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <rfifo_rd_data<11>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <rfifo_rd_data<10>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <rfifo_rd_data<9>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <rfifo_rd_data<8>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <rfifo_rd_data<7>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <rfifo_rd_data<6>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <rfifo_rd_data<5>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <rfifo_rd_data<4>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <rfifo_rd_data<3>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <rfifo_rd_data<2>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <rfifo_rd_data<1>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <rfifo_rd_data<0>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sdram_top, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <auto_write_read_inst/rdfifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <auto_write_read_inst/rdfifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <auto_write_read_inst/rdfifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <auto_write_read_inst/rdfifo_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <auto_write_read_inst/wdfifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <auto_write_read_inst/wdfifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <auto_write_read_inst/wdfifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <auto_write_read_inst/wdfifo_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <auto_write_read_inst/rdfifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <auto_write_read_inst/rdfifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <auto_write_read_inst/rdfifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <auto_write_read_inst/rdfifo_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <auto_write_read_inst/wdfifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <auto_write_read_inst/wdfifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <auto_write_read_inst/wdfifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <auto_write_read_inst/wdfifo_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 

Final Macro Processing ...

Processing Unit <sdram_top> :
	Found 4-bit shift register for signal <auto_write_read_inst/rfifo_wr_en_r1>.
Unit <sdram_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 143
 Flip-Flops                                            : 143
# Shift Registers                                      : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : sdram_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 723
#      GND                         : 5
#      INV                         : 19
#      LUT1                        : 38
#      LUT2                        : 123
#      LUT3                        : 40
#      LUT4                        : 98
#      LUT5                        : 80
#      LUT6                        : 88
#      MUXCY                       : 140
#      MUXF7                       : 1
#      VCC                         : 3
#      XORCY                       : 88
# FlipFlops/Latches                : 476
#      FD                          : 13
#      FDC                         : 240
#      FDCE                        : 171
#      FDE                         : 1
#      FDP                         : 36
#      FDPE                        : 15
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 76
#      IBUF                        : 20
#      IOBUF                       : 16
#      OBUF                        : 40
# Others                           : 2
#      RAMB8BWER                   : 2

Device utilization summary:
---------------------------

Selected Device : xq7a100tcs324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:             476  out of  126800     0%  
 Number of Slice LUTs:                  487  out of  63400     0%  
    Number used as Logic:               486  out of  63400     0%  
    Number used as Memory:                1  out of  19000     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    678
   Number with an unused Flip Flop:     202  out of    678    29%  
   Number with an unused LUT:           191  out of    678    28%  
   Number of fully used LUT-FF pairs:   285  out of    678    42%  
   Number of unique control sets:        43

IO Utilization: 
 Number of IOs:                          78
 Number of bonded IOBs:                  78  out of    210    37%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    135     1%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sclk                               | IBUF+BUFG              | 311   |
rfifo_rclk                         | BUFGP                  | 78    |
wfifo_wclk                         | BUFGP                  | 88    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.353ns (Maximum Frequency: 298.258MHz)
   Minimum input arrival time before clock: 1.293ns
   Maximum output required time after clock: 2.879ns
   Maximum combinational path delay: 0.983ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sclk'
  Clock period: 3.353ns (frequency: 298.258MHz)
  Total number of paths / destination ports: 4571 / 573
-------------------------------------------------------------------------
Delay:               1.676ns (Levels of Logic = 3)
  Source:            auto_write_read_inst/rdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_5 (FF)
  Destination:       auto_write_read_inst/rfifo_rd_ready (FF)
  Source Clock:      sclk falling
  Destination Clock: sclk rising

  Data Path: auto_write_read_inst/rdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_5 to auto_write_read_inst/rfifo_rd_ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.758  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_5 (wr_data_count<5>)
     end scope: 'auto_write_read_inst/rdfifo_inst:wr_data_count<5>'
     LUT6:I0->O            1   0.097   0.355  auto_write_read_inst/rfifo_rd_ready_rstpot_SW0 (N66)
     LUT6:I5->O            1   0.097   0.000  auto_write_read_inst/rfifo_rd_ready_rstpot (auto_write_read_inst/rfifo_rd_ready_rstpot)
     FDC:D                     0.008          auto_write_read_inst/rfifo_rd_ready
    ----------------------------------------
    Total                      1.676ns (0.563ns logic, 1.113ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rfifo_rclk'
  Clock period: 2.298ns (frequency: 435.085MHz)
  Total number of paths / destination ports: 475 / 166
-------------------------------------------------------------------------
Delay:               2.298ns (Levels of Logic = 7)
  Source:            auto_write_read_inst/rdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1 (FF)
  Destination:       auto_write_read_inst/rdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i (FF)
  Source Clock:      rfifo_rclk rising
  Destination Clock: rfifo_rclk rising

  Data Path: auto_write_read_inst/rdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1 to auto_write_read_inst/rdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.361   0.616  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1<1>)
     LUT4:I0->O            1   0.097   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<0>1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<0>)
     MUXCY:S->O            1   0.353   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[0].gm1.m1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[1].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[2].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<2>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<3>)
     MUXCY:CI->O           2   0.253   0.444  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[4].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1)
     LUT4:I2->O            1   0.097   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_7_o1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_7_o)
     FDPE:D                    0.008          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i
    ----------------------------------------
    Total                      2.298ns (1.238ns logic, 1.060ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'wfifo_wclk'
  Clock period: 2.310ns (frequency: 432.844MHz)
  Total number of paths / destination ports: 502 / 188
-------------------------------------------------------------------------
Delay:               2.310ns (Levels of Logic = 7)
  Source:            auto_write_read_inst/wdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0 (FF)
  Destination:       auto_write_read_inst/wdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i (FF)
  Source Clock:      wfifo_wclk rising
  Destination Clock: wfifo_wclk rising

  Data Path: auto_write_read_inst/wdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0 to auto_write_read_inst/wdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.361   0.633  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<0>)
     LUT4:I0->O            1   0.097   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>)
     MUXCY:S->O            1   0.353   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[1].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[2].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<2>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<3>)
     MUXCY:CI->O           1   0.253   0.439  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1)
     LUT5:I3->O            2   0.097   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_196_o_MUX_14_o11 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_196_o_MUX_14_o)
     FDP:D                     0.008          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    ----------------------------------------
    Total                      2.310ns (1.238ns logic, 1.072ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sclk'
  Total number of paths / destination ports: 144 / 144
-------------------------------------------------------------------------
Offset:              1.293ns (Levels of Logic = 2)
  Source:            s_rst_n (PAD)
  Destination:       wr_en (FF)
  Destination Clock: sclk rising

  Data Path: s_rst_n to wr_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.339  s_rst_n_IBUF (s_rst_n_IBUF)
     INV:I->O            150   0.113   0.491  s_rst_n_inv1_INV_0 (auto_write_read_inst/s_rst_n_inv)
     FDC:CLR                   0.349          auto_write_read_inst/rd_trig
    ----------------------------------------
    Total                      1.293ns (0.463ns logic, 0.830ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rfifo_rclk'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              1.293ns (Levels of Logic = 3)
  Source:            s_rst_n (PAD)
  Destination:       auto_write_read_inst/rdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination Clock: rfifo_rclk rising

  Data Path: s_rst_n to auto_write_read_inst/rdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.339  s_rst_n_IBUF (s_rst_n_IBUF)
     INV:I->O            150   0.113   0.491  s_rst_n_inv1_INV_0 (auto_write_read_inst/s_rst_n_inv)
     begin scope: 'auto_write_read_inst/rdfifo_inst:rst'
     FDP:PRE                   0.349          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    ----------------------------------------
    Total                      1.293ns (0.463ns logic, 0.830ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'wfifo_wclk'
  Total number of paths / destination ports: 39 / 39
-------------------------------------------------------------------------
Offset:              1.293ns (Levels of Logic = 3)
  Source:            s_rst_n (PAD)
  Destination:       auto_write_read_inst/wdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Destination Clock: wfifo_wclk rising

  Data Path: s_rst_n to auto_write_read_inst/wdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.339  s_rst_n_IBUF (s_rst_n_IBUF)
     INV:I->O            150   0.113   0.491  s_rst_n_inv1_INV_0 (auto_write_read_inst/s_rst_n_inv)
     begin scope: 'auto_write_read_inst/wdfifo_inst:rst'
     FDP:PRE                   0.349          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    ----------------------------------------
    Total                      1.293ns (0.463ns logic, 0.830ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sclk'
  Total number of paths / destination ports: 380 / 56
-------------------------------------------------------------------------
Offset:              2.879ns (Levels of Logic = 4)
  Source:            sdram_write_inst/state_FSM_FFd3 (FF)
  Destination:       sdram_addr<5> (PAD)
  Source Clock:      sclk rising

  Data Path: sdram_write_inst/state_FSM_FFd3 to sdram_addr<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.361   0.848  sdram_write_inst/state_FSM_FFd3 (sdram_write_inst/state_FSM_FFd3)
     LUT6:I0->O           13   0.097   0.684  sdram_write_inst/wr_addr<3>11 (sdram_write_inst/wr_addr<3>1)
     LUT6:I2->O            1   0.097   0.355  state_sdram_addr<5>2 (state_sdram_addr<5>1)
     LUT6:I5->O            1   0.097   0.339  state_sdram_addr<5>3 (sdram_addr_5_OBUF)
     OBUF:I->O                 0.000          sdram_addr_5_OBUF (sdram_addr<5>)
    ----------------------------------------
    Total                      2.879ns (0.652ns logic, 2.227ns route)
                                       (22.6% logic, 77.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rfifo_rclk'
  Total number of paths / destination ports: 12 / 11
-------------------------------------------------------------------------
Offset:              1.214ns (Levels of Logic = 2)
  Source:            auto_write_read_inst/rdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0 (FF)
  Destination:       auto_write_read_inst/rdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram:ADDRBRDADDR<4> (PAD)
  Source Clock:      rfifo_rclk rising

  Data Path: auto_write_read_inst/rdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0 to auto_write_read_inst/rdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram:ADDRBRDADDR<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            12   0.361   0.400  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1<0>)
     INV:I->O              1   0.113   0.339  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv1_INV_0 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv)
     begin scope: 'auto_write_read_inst/rdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:ADDRB<0>'
    RAMB8BWER:ADDRBRDADDR<4>        0.000          ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ----------------------------------------
    Total                      1.214ns (0.474ns logic, 0.740ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'wfifo_wclk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              1.264ns (Levels of Logic = 2)
  Source:            auto_write_read_inst/wdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:       auto_write_read_inst/wdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram:ENAWREN (PAD)
  Source Clock:      wfifo_wclk rising

  Data Path: auto_write_read_inst/wdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to auto_write_read_inst/wdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram:ENAWREN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              6   0.361   0.383  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)
     LUT2:I1->O           16   0.097   0.422  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     begin scope: 'auto_write_read_inst/wdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:ENA'
    RAMB8BWER:ENAWREN          0.000          ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ----------------------------------------
    Total                      1.264ns (0.458ns logic, 0.806ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 72 / 72
-------------------------------------------------------------------------
Delay:               0.983ns (Levels of Logic = 3)
  Source:            wfifo_wr_en (PAD)
  Destination:       auto_write_read_inst/wdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram:ENAWREN (PAD)

  Data Path: wfifo_wr_en to auto_write_read_inst/wdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram:ENAWREN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.462  wfifo_wr_en_IBUF (wfifo_wr_en_IBUF)
     begin scope: 'auto_write_read_inst/wdfifo_inst:wr_en'
     LUT2:I0->O           16   0.097   0.422  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     begin scope: 'auto_write_read_inst/wdfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:ENA'
    RAMB8BWER:ENAWREN          0.000          ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ----------------------------------------
    Total                      0.983ns (0.098ns logic, 0.885ns route)
                                       (10.0% logic, 90.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock rfifo_rclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rfifo_rclk     |    2.298|         |         |         |
sclk           |         |    0.708|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rfifo_rclk     |         |         |    0.708|         |
sclk           |    2.679|    1.676|    2.310|         |
wfifo_wclk     |    0.708|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock wfifo_wclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sclk           |    0.708|         |         |         |
wfifo_wclk     |    2.310|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 51.00 secs
Total CPU time to Xst completion: 51.08 secs
 
--> 

Total memory usage is 5113764 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :   28 (   0 filtered)

