--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 443 paths analyzed, 131 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------
Slack:                  17.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.558ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.198 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.BMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y31.SR       net (fanout=7)        1.512   M_reset_cond_out
    SLICE_X8Y31.CLK      Tsrck                 0.470   myMachine/M_counter_q[27]
                                                       myMachine/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.558ns (1.046ns logic, 1.512ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  17.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.549ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.198 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.BMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y31.SR       net (fanout=7)        1.512   M_reset_cond_out
    SLICE_X8Y31.CLK      Tsrck                 0.461   myMachine/M_counter_q[27]
                                                       myMachine/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.549ns (1.037ns logic, 1.512ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  17.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.538ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.198 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.BMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y31.SR       net (fanout=7)        1.512   M_reset_cond_out
    SLICE_X8Y31.CLK      Tsrck                 0.450   myMachine/M_counter_q[27]
                                                       myMachine/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.538ns (1.026ns logic, 1.512ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  17.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.516ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.198 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.BMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y31.SR       net (fanout=7)        1.512   M_reset_cond_out
    SLICE_X8Y31.CLK      Tsrck                 0.428   myMachine/M_counter_q[27]
                                                       myMachine/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.516ns (1.004ns logic, 1.512ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  17.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.371ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.197 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.BMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y30.SR       net (fanout=7)        1.325   M_reset_cond_out
    SLICE_X8Y30.CLK      Tsrck                 0.470   myMachine/M_counter_q[23]
                                                       myMachine/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.371ns (1.046ns logic, 1.325ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  17.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.362ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.197 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.BMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y30.SR       net (fanout=7)        1.325   M_reset_cond_out
    SLICE_X8Y30.CLK      Tsrck                 0.461   myMachine/M_counter_q[23]
                                                       myMachine/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.362ns (1.037ns logic, 1.325ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  17.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.351ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.197 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.BMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y30.SR       net (fanout=7)        1.325   M_reset_cond_out
    SLICE_X8Y30.CLK      Tsrck                 0.450   myMachine/M_counter_q[23]
                                                       myMachine/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.351ns (1.026ns logic, 1.325ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  17.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.329ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.197 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.BMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y30.SR       net (fanout=7)        1.325   M_reset_cond_out
    SLICE_X8Y30.CLK      Tsrck                 0.428   myMachine/M_counter_q[23]
                                                       myMachine/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.329ns (1.004ns logic, 1.325ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  17.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myMachine/M_counter_q_0 (FF)
  Destination:          myMachine/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.251ns (Levels of Logic = 7)
  Clock Path Skew:      0.001ns (0.198 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myMachine/M_counter_q_0 to myMachine/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.525   myMachine/M_counter_q[3]
                                                       myMachine/M_counter_q_0
    SLICE_X8Y25.A5       net (fanout=1)        0.456   myMachine/M_counter_q[0]
    SLICE_X8Y25.COUT     Topcya                0.474   myMachine/M_counter_q[3]
                                                       myMachine/Mcount_M_counter_q_lut<0>_INV_0
                                                       myMachine/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   myMachine/M_counter_q[7]
                                                       myMachine/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   myMachine/M_counter_q[11]
                                                       myMachine/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   myMachine/M_counter_q[15]
                                                       myMachine/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   myMachine/M_counter_q[19]
                                                       myMachine/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.COUT     Tbyp                  0.093   myMachine/M_counter_q[23]
                                                       myMachine/Mcount_M_counter_q_cy<23>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[23]
    SLICE_X8Y31.CLK      Tcinck                0.313   myMachine/M_counter_q[27]
                                                       myMachine/Mcount_M_counter_q_xor<27>
                                                       myMachine/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.251ns (1.777ns logic, 0.474ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------
Slack:                  17.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myMachine/M_counter_q_0 (FF)
  Destination:          myMachine/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.241ns (Levels of Logic = 7)
  Clock Path Skew:      0.001ns (0.198 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myMachine/M_counter_q_0 to myMachine/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.525   myMachine/M_counter_q[3]
                                                       myMachine/M_counter_q_0
    SLICE_X8Y25.A5       net (fanout=1)        0.456   myMachine/M_counter_q[0]
    SLICE_X8Y25.COUT     Topcya                0.474   myMachine/M_counter_q[3]
                                                       myMachine/Mcount_M_counter_q_lut<0>_INV_0
                                                       myMachine/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   myMachine/M_counter_q[7]
                                                       myMachine/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   myMachine/M_counter_q[11]
                                                       myMachine/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   myMachine/M_counter_q[15]
                                                       myMachine/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   myMachine/M_counter_q[19]
                                                       myMachine/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.COUT     Tbyp                  0.093   myMachine/M_counter_q[23]
                                                       myMachine/Mcount_M_counter_q_cy<23>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[23]
    SLICE_X8Y31.CLK      Tcinck                0.303   myMachine/M_counter_q[27]
                                                       myMachine/Mcount_M_counter_q_xor<27>
                                                       myMachine/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (1.767ns logic, 0.474ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------
Slack:                  17.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myMachine/M_counter_q_0 (FF)
  Destination:          myMachine/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.210ns (Levels of Logic = 7)
  Clock Path Skew:      0.001ns (0.198 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myMachine/M_counter_q_0 to myMachine/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.525   myMachine/M_counter_q[3]
                                                       myMachine/M_counter_q_0
    SLICE_X8Y25.A5       net (fanout=1)        0.456   myMachine/M_counter_q[0]
    SLICE_X8Y25.COUT     Topcya                0.474   myMachine/M_counter_q[3]
                                                       myMachine/Mcount_M_counter_q_lut<0>_INV_0
                                                       myMachine/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   myMachine/M_counter_q[7]
                                                       myMachine/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   myMachine/M_counter_q[11]
                                                       myMachine/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   myMachine/M_counter_q[15]
                                                       myMachine/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   myMachine/M_counter_q[19]
                                                       myMachine/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.COUT     Tbyp                  0.093   myMachine/M_counter_q[23]
                                                       myMachine/Mcount_M_counter_q_cy<23>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[23]
    SLICE_X8Y31.CLK      Tcinck                0.272   myMachine/M_counter_q[27]
                                                       myMachine/Mcount_M_counter_q_xor<27>
                                                       myMachine/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.210ns (1.736ns logic, 0.474ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------
Slack:                  17.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.196 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.BMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y29.SR       net (fanout=7)        1.131   M_reset_cond_out
    SLICE_X8Y29.CLK      Tsrck                 0.470   myMachine/M_counter_q[19]
                                                       myMachine/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.177ns (1.046ns logic, 1.131ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack:                  17.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.196 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.BMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y29.SR       net (fanout=7)        1.131   M_reset_cond_out
    SLICE_X8Y29.CLK      Tsrck                 0.461   myMachine/M_counter_q[19]
                                                       myMachine/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.168ns (1.037ns logic, 1.131ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack:                  17.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myMachine/M_counter_q_4 (FF)
  Destination:          myMachine/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.155ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.198 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myMachine/M_counter_q_4 to myMachine/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.525   myMachine/M_counter_q[7]
                                                       myMachine/M_counter_q_4
    SLICE_X8Y26.A5       net (fanout=1)        0.456   myMachine/M_counter_q[4]
    SLICE_X8Y26.COUT     Topcya                0.474   myMachine/M_counter_q[7]
                                                       myMachine/M_counter_q[4]_rt
                                                       myMachine/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   myMachine/M_counter_q[11]
                                                       myMachine/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   myMachine/M_counter_q[15]
                                                       myMachine/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   myMachine/M_counter_q[19]
                                                       myMachine/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.COUT     Tbyp                  0.093   myMachine/M_counter_q[23]
                                                       myMachine/Mcount_M_counter_q_cy<23>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[23]
    SLICE_X8Y31.CLK      Tcinck                0.313   myMachine/M_counter_q[27]
                                                       myMachine/Mcount_M_counter_q_xor<27>
                                                       myMachine/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (1.684ns logic, 0.471ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------
Slack:                  17.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.196 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.BMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y29.SR       net (fanout=7)        1.131   M_reset_cond_out
    SLICE_X8Y29.CLK      Tsrck                 0.450   myMachine/M_counter_q[19]
                                                       myMachine/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.157ns (1.026ns logic, 1.131ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack:                  17.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myMachine/M_counter_q_0 (FF)
  Destination:          myMachine/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.155ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myMachine/M_counter_q_0 to myMachine/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.525   myMachine/M_counter_q[3]
                                                       myMachine/M_counter_q_0
    SLICE_X8Y25.A5       net (fanout=1)        0.456   myMachine/M_counter_q[0]
    SLICE_X8Y25.COUT     Topcya                0.474   myMachine/M_counter_q[3]
                                                       myMachine/Mcount_M_counter_q_lut<0>_INV_0
                                                       myMachine/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   myMachine/M_counter_q[7]
                                                       myMachine/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   myMachine/M_counter_q[11]
                                                       myMachine/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   myMachine/M_counter_q[15]
                                                       myMachine/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   myMachine/M_counter_q[19]
                                                       myMachine/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.CLK      Tcinck                0.313   myMachine/M_counter_q[23]
                                                       myMachine/Mcount_M_counter_q_cy<23>
                                                       myMachine/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (1.684ns logic, 0.471ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------
Slack:                  17.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myMachine/M_counter_q_0 (FF)
  Destination:          myMachine/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.151ns (Levels of Logic = 7)
  Clock Path Skew:      0.001ns (0.198 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myMachine/M_counter_q_0 to myMachine/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.525   myMachine/M_counter_q[3]
                                                       myMachine/M_counter_q_0
    SLICE_X8Y25.A5       net (fanout=1)        0.456   myMachine/M_counter_q[0]
    SLICE_X8Y25.COUT     Topcya                0.474   myMachine/M_counter_q[3]
                                                       myMachine/Mcount_M_counter_q_lut<0>_INV_0
                                                       myMachine/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   myMachine/M_counter_q[7]
                                                       myMachine/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   myMachine/M_counter_q[11]
                                                       myMachine/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   myMachine/M_counter_q[15]
                                                       myMachine/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   myMachine/M_counter_q[19]
                                                       myMachine/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.COUT     Tbyp                  0.093   myMachine/M_counter_q[23]
                                                       myMachine/Mcount_M_counter_q_cy<23>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[23]
    SLICE_X8Y31.CLK      Tcinck                0.213   myMachine/M_counter_q[27]
                                                       myMachine/Mcount_M_counter_q_xor<27>
                                                       myMachine/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.151ns (1.677ns logic, 0.474ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Slack:                  17.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myMachine/M_counter_q_4 (FF)
  Destination:          myMachine/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.198 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myMachine/M_counter_q_4 to myMachine/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.525   myMachine/M_counter_q[7]
                                                       myMachine/M_counter_q_4
    SLICE_X8Y26.A5       net (fanout=1)        0.456   myMachine/M_counter_q[4]
    SLICE_X8Y26.COUT     Topcya                0.474   myMachine/M_counter_q[7]
                                                       myMachine/M_counter_q[4]_rt
                                                       myMachine/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   myMachine/M_counter_q[11]
                                                       myMachine/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   myMachine/M_counter_q[15]
                                                       myMachine/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   myMachine/M_counter_q[19]
                                                       myMachine/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.COUT     Tbyp                  0.093   myMachine/M_counter_q[23]
                                                       myMachine/Mcount_M_counter_q_cy<23>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[23]
    SLICE_X8Y31.CLK      Tcinck                0.303   myMachine/M_counter_q[27]
                                                       myMachine/Mcount_M_counter_q_xor<27>
                                                       myMachine/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (1.674ns logic, 0.471ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Slack:                  17.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myMachine/M_counter_q_0 (FF)
  Destination:          myMachine/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myMachine/M_counter_q_0 to myMachine/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.525   myMachine/M_counter_q[3]
                                                       myMachine/M_counter_q_0
    SLICE_X8Y25.A5       net (fanout=1)        0.456   myMachine/M_counter_q[0]
    SLICE_X8Y25.COUT     Topcya                0.474   myMachine/M_counter_q[3]
                                                       myMachine/Mcount_M_counter_q_lut<0>_INV_0
                                                       myMachine/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   myMachine/M_counter_q[7]
                                                       myMachine/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   myMachine/M_counter_q[11]
                                                       myMachine/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   myMachine/M_counter_q[15]
                                                       myMachine/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   myMachine/M_counter_q[19]
                                                       myMachine/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.CLK      Tcinck                0.303   myMachine/M_counter_q[23]
                                                       myMachine/Mcount_M_counter_q_cy<23>
                                                       myMachine/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (1.674ns logic, 0.471ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Slack:                  17.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myMachine/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.135ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.196 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myMachine/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.BMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y29.SR       net (fanout=7)        1.131   M_reset_cond_out
    SLICE_X8Y29.CLK      Tsrck                 0.428   myMachine/M_counter_q[19]
                                                       myMachine/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      2.135ns (1.004ns logic, 1.131ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack:                  17.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myMachine/M_counter_q_4 (FF)
  Destination:          myMachine/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.114ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.198 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myMachine/M_counter_q_4 to myMachine/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.525   myMachine/M_counter_q[7]
                                                       myMachine/M_counter_q_4
    SLICE_X8Y26.A5       net (fanout=1)        0.456   myMachine/M_counter_q[4]
    SLICE_X8Y26.COUT     Topcya                0.474   myMachine/M_counter_q[7]
                                                       myMachine/M_counter_q[4]_rt
                                                       myMachine/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   myMachine/M_counter_q[11]
                                                       myMachine/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   myMachine/M_counter_q[15]
                                                       myMachine/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   myMachine/M_counter_q[19]
                                                       myMachine/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.COUT     Tbyp                  0.093   myMachine/M_counter_q[23]
                                                       myMachine/Mcount_M_counter_q_cy<23>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[23]
    SLICE_X8Y31.CLK      Tcinck                0.272   myMachine/M_counter_q[27]
                                                       myMachine/Mcount_M_counter_q_xor<27>
                                                       myMachine/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.114ns (1.643ns logic, 0.471ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------
Slack:                  17.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myMachine/M_counter_q_0 (FF)
  Destination:          myMachine/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.114ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myMachine/M_counter_q_0 to myMachine/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.525   myMachine/M_counter_q[3]
                                                       myMachine/M_counter_q_0
    SLICE_X8Y25.A5       net (fanout=1)        0.456   myMachine/M_counter_q[0]
    SLICE_X8Y25.COUT     Topcya                0.474   myMachine/M_counter_q[3]
                                                       myMachine/Mcount_M_counter_q_lut<0>_INV_0
                                                       myMachine/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   myMachine/M_counter_q[7]
                                                       myMachine/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   myMachine/M_counter_q[11]
                                                       myMachine/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   myMachine/M_counter_q[15]
                                                       myMachine/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   myMachine/M_counter_q[19]
                                                       myMachine/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.CLK      Tcinck                0.272   myMachine/M_counter_q[23]
                                                       myMachine/Mcount_M_counter_q_cy<23>
                                                       myMachine/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.114ns (1.643ns logic, 0.471ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------
Slack:                  17.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          myMachine/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.094ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.198 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to myMachine/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y31.SR       net (fanout=1)        1.050   M_stage_q_3_1
    SLICE_X9Y31.CLK      Tsrck                 0.468   myMachine/M_state_q_FSM_FFd1
                                                       myMachine/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.094ns (1.044ns logic, 1.050ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack:                  17.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myMachine/M_counter_q_3 (FF)
  Destination:          myMachine/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.081ns (Levels of Logic = 7)
  Clock Path Skew:      0.001ns (0.198 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myMachine/M_counter_q_3 to myMachine/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   myMachine/M_counter_q[3]
                                                       myMachine/M_counter_q_3
    SLICE_X8Y25.D5       net (fanout=1)        0.448   myMachine/M_counter_q[3]
    SLICE_X8Y25.COUT     Topcyd                0.312   myMachine/M_counter_q[3]
                                                       myMachine/M_counter_q[3]_rt
                                                       myMachine/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   myMachine/M_counter_q[7]
                                                       myMachine/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   myMachine/M_counter_q[11]
                                                       myMachine/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   myMachine/M_counter_q[15]
                                                       myMachine/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   myMachine/M_counter_q[19]
                                                       myMachine/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.COUT     Tbyp                  0.093   myMachine/M_counter_q[23]
                                                       myMachine/Mcount_M_counter_q_cy<23>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[23]
    SLICE_X8Y31.CLK      Tcinck                0.313   myMachine/M_counter_q[27]
                                                       myMachine/Mcount_M_counter_q_xor<27>
                                                       myMachine/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (1.615ns logic, 0.466ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------
Slack:                  17.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myMachine/M_counter_q_3 (FF)
  Destination:          myMachine/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.071ns (Levels of Logic = 7)
  Clock Path Skew:      0.001ns (0.198 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myMachine/M_counter_q_3 to myMachine/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   myMachine/M_counter_q[3]
                                                       myMachine/M_counter_q_3
    SLICE_X8Y25.D5       net (fanout=1)        0.448   myMachine/M_counter_q[3]
    SLICE_X8Y25.COUT     Topcyd                0.312   myMachine/M_counter_q[3]
                                                       myMachine/M_counter_q[3]_rt
                                                       myMachine/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   myMachine/M_counter_q[7]
                                                       myMachine/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   myMachine/M_counter_q[11]
                                                       myMachine/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   myMachine/M_counter_q[15]
                                                       myMachine/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   myMachine/M_counter_q[19]
                                                       myMachine/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.COUT     Tbyp                  0.093   myMachine/M_counter_q[23]
                                                       myMachine/Mcount_M_counter_q_cy<23>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[23]
    SLICE_X8Y31.CLK      Tcinck                0.303   myMachine/M_counter_q[27]
                                                       myMachine/Mcount_M_counter_q_xor<27>
                                                       myMachine/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.071ns (1.605ns logic, 0.466ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------
Slack:                  17.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myMachine/M_counter_q_8 (FF)
  Destination:          myMachine/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.059ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.198 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myMachine/M_counter_q_8 to myMachine/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.AQ       Tcko                  0.525   myMachine/M_counter_q[11]
                                                       myMachine/M_counter_q_8
    SLICE_X8Y27.A5       net (fanout=1)        0.456   myMachine/M_counter_q[8]
    SLICE_X8Y27.COUT     Topcya                0.474   myMachine/M_counter_q[11]
                                                       myMachine/M_counter_q[8]_rt
                                                       myMachine/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   myMachine/M_counter_q[15]
                                                       myMachine/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   myMachine/M_counter_q[19]
                                                       myMachine/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.COUT     Tbyp                  0.093   myMachine/M_counter_q[23]
                                                       myMachine/Mcount_M_counter_q_cy<23>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[23]
    SLICE_X8Y31.CLK      Tcinck                0.313   myMachine/M_counter_q[27]
                                                       myMachine/Mcount_M_counter_q_xor<27>
                                                       myMachine/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.059ns (1.591ns logic, 0.468ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------
Slack:                  17.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myMachine/M_counter_q_4 (FF)
  Destination:          myMachine/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.059ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.197 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myMachine/M_counter_q_4 to myMachine/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.525   myMachine/M_counter_q[7]
                                                       myMachine/M_counter_q_4
    SLICE_X8Y26.A5       net (fanout=1)        0.456   myMachine/M_counter_q[4]
    SLICE_X8Y26.COUT     Topcya                0.474   myMachine/M_counter_q[7]
                                                       myMachine/M_counter_q[4]_rt
                                                       myMachine/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   myMachine/M_counter_q[11]
                                                       myMachine/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   myMachine/M_counter_q[15]
                                                       myMachine/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   myMachine/M_counter_q[19]
                                                       myMachine/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.CLK      Tcinck                0.313   myMachine/M_counter_q[23]
                                                       myMachine/Mcount_M_counter_q_cy<23>
                                                       myMachine/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.059ns (1.591ns logic, 0.468ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------
Slack:                  17.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myMachine/M_counter_q_0 (FF)
  Destination:          myMachine/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.059ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.196 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myMachine/M_counter_q_0 to myMachine/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.525   myMachine/M_counter_q[3]
                                                       myMachine/M_counter_q_0
    SLICE_X8Y25.A5       net (fanout=1)        0.456   myMachine/M_counter_q[0]
    SLICE_X8Y25.COUT     Topcya                0.474   myMachine/M_counter_q[3]
                                                       myMachine/Mcount_M_counter_q_lut<0>_INV_0
                                                       myMachine/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   myMachine/M_counter_q[7]
                                                       myMachine/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   myMachine/M_counter_q[11]
                                                       myMachine/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   myMachine/M_counter_q[15]
                                                       myMachine/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.CLK      Tcinck                0.313   myMachine/M_counter_q[19]
                                                       myMachine/Mcount_M_counter_q_cy<19>
                                                       myMachine/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.059ns (1.591ns logic, 0.468ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------
Slack:                  17.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myMachine/M_counter_q_4 (FF)
  Destination:          myMachine/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.055ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.198 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myMachine/M_counter_q_4 to myMachine/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.525   myMachine/M_counter_q[7]
                                                       myMachine/M_counter_q_4
    SLICE_X8Y26.A5       net (fanout=1)        0.456   myMachine/M_counter_q[4]
    SLICE_X8Y26.COUT     Topcya                0.474   myMachine/M_counter_q[7]
                                                       myMachine/M_counter_q[4]_rt
                                                       myMachine/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   myMachine/M_counter_q[11]
                                                       myMachine/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   myMachine/M_counter_q[15]
                                                       myMachine/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   myMachine/M_counter_q[19]
                                                       myMachine/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.COUT     Tbyp                  0.093   myMachine/M_counter_q[23]
                                                       myMachine/Mcount_M_counter_q_cy<23>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[23]
    SLICE_X8Y31.CLK      Tcinck                0.213   myMachine/M_counter_q[27]
                                                       myMachine/Mcount_M_counter_q_xor<27>
                                                       myMachine/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.055ns (1.584ns logic, 0.471ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack:                  17.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myMachine/M_counter_q_0 (FF)
  Destination:          myMachine/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.055ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myMachine/M_counter_q_0 to myMachine/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.525   myMachine/M_counter_q[3]
                                                       myMachine/M_counter_q_0
    SLICE_X8Y25.A5       net (fanout=1)        0.456   myMachine/M_counter_q[0]
    SLICE_X8Y25.COUT     Topcya                0.474   myMachine/M_counter_q[3]
                                                       myMachine/Mcount_M_counter_q_lut<0>_INV_0
                                                       myMachine/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   myMachine/M_counter_q[7]
                                                       myMachine/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   myMachine/M_counter_q[11]
                                                       myMachine/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   myMachine/M_counter_q[15]
                                                       myMachine/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   myMachine/M_counter_q[19]
                                                       myMachine/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   myMachine/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.CLK      Tcinck                0.213   myMachine/M_counter_q[23]
                                                       myMachine/Mcount_M_counter_q_cy<23>
                                                       myMachine/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.055ns (1.584ns logic, 0.471ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[3]/CLK
  Logical resource: myMachine/M_counter_q_0/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[3]/CLK
  Logical resource: myMachine/M_counter_q_1/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[3]/CLK
  Logical resource: myMachine/M_counter_q_2/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[3]/CLK
  Logical resource: myMachine/M_counter_q_3/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[7]/CLK
  Logical resource: myMachine/M_counter_q_4/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[7]/CLK
  Logical resource: myMachine/M_counter_q_5/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[7]/CLK
  Logical resource: myMachine/M_counter_q_6/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[7]/CLK
  Logical resource: myMachine/M_counter_q_7/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[11]/CLK
  Logical resource: myMachine/M_counter_q_8/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[11]/CLK
  Logical resource: myMachine/M_counter_q_9/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[11]/CLK
  Logical resource: myMachine/M_counter_q_10/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[11]/CLK
  Logical resource: myMachine/M_counter_q_11/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[15]/CLK
  Logical resource: myMachine/M_counter_q_12/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[15]/CLK
  Logical resource: myMachine/M_counter_q_13/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[15]/CLK
  Logical resource: myMachine/M_counter_q_14/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[15]/CLK
  Logical resource: myMachine/M_counter_q_15/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[19]/CLK
  Logical resource: myMachine/M_counter_q_16/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[19]/CLK
  Logical resource: myMachine/M_counter_q_17/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[19]/CLK
  Logical resource: myMachine/M_counter_q_18/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[19]/CLK
  Logical resource: myMachine/M_counter_q_19/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[23]/CLK
  Logical resource: myMachine/M_counter_q_20/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[23]/CLK
  Logical resource: myMachine/M_counter_q_21/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[23]/CLK
  Logical resource: myMachine/M_counter_q_22/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[23]/CLK
  Logical resource: myMachine/M_counter_q_23/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[27]/CLK
  Logical resource: myMachine/M_counter_q_24/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[27]/CLK
  Logical resource: myMachine/M_counter_q_25/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[27]/CLK
  Logical resource: myMachine/M_counter_q_26/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myMachine/M_counter_q[27]/CLK
  Logical resource: myMachine/M_counter_q_27/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3_1/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.590|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 443 paths, 0 nets, and 60 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 05 11:04:35 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



