Line number: 
[1313, 1406]
Comment: 
The provided block of Verilog code implements a block RAM (BRAM) for a Xilinx Spartan 6 FPGA using the RAMB16BWER module. This block of RAM has a data width of 36 bits for both the A and B ports. The registers connected to the outputs DOA and DOB are not used. The RAM does not reset, as indicated by the parameters EN_RSTRAM_A and EN_RSTRAM_B. The initial values for all memory locations are zero as shown by INIT parameters. The BLOCK RAM write mode is set to "WRITE_FIRST", meaning that on a write-enable, the data will be written to the BRAM first, overwriting the existing data.