// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="blockmatmul_blockmatmul,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.196000,HLS_SYN_LAT=2318,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=5487,HLS_SYN_LUT=3703,HLS_VERSION=2022_1}" *)

module blockmatmul (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Arows_dout,
        Arows_empty_n,
        Arows_read,
        Bcols_dout,
        Bcols_empty_n,
        Bcols_read,
        ABpartial_address0,
        ABpartial_ce0,
        ABpartial_we0,
        ABpartial_d0,
        it
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [511:0] Arows_dout;
input   Arows_empty_n;
output   Arows_read;
input  [511:0] Bcols_dout;
input   Bcols_empty_n;
output   Bcols_read;
output  [7:0] ABpartial_address0;
output   ABpartial_ce0;
output   ABpartial_we0;
output  [31:0] ABpartial_d0;
input  [31:0] it;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg Arows_read;
reg Bcols_read;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] A_address0;
reg    A_ce0;
reg    A_we0;
wire   [31:0] A_q0;
reg    A_ce1;
reg    A_we1;
reg    Bcols_blk_n;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln13_fu_315_p2;
wire    ap_CS_fsm_state2;
wire   [5:0] trunc_ln144_fu_341_p1;
reg   [5:0] trunc_ln144_reg_534;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln23_fu_329_p2;
wire   [31:0] tempB_a_fu_350_p1;
reg   [31:0] tempB_a_reg_539;
reg   [31:0] tmp_s_reg_544;
reg   [31:0] tmp_12_reg_549;
reg   [31:0] tmp_13_reg_554;
reg   [31:0] tmp_15_reg_559;
reg   [31:0] trunc_ln145_2_reg_564;
reg   [31:0] trunc_ln145_3_reg_569;
reg   [31:0] tempB_a_1_reg_574;
reg   [31:0] tmp_14_reg_579;
reg   [31:0] tmp_16_reg_584;
reg   [31:0] tmp_17_reg_589;
reg   [31:0] tmp_18_reg_594;
reg   [31:0] tmp_19_reg_599;
reg   [31:0] tmp_20_reg_604;
reg   [31:0] tmp_21_reg_609;
reg   [31:0] tmp_22_reg_614;
reg   [3:0] AB_address0;
reg    AB_ce0;
reg    AB_we0;
reg   [31:0] AB_d0;
wire   [31:0] AB_q0;
reg    AB_ce1;
wire   [31:0] AB_q1;
reg   [3:0] AB_1_address0;
reg    AB_1_ce0;
reg    AB_1_we0;
reg   [31:0] AB_1_d0;
wire   [31:0] AB_1_q0;
reg    AB_1_ce1;
wire   [31:0] AB_1_q1;
reg   [3:0] AB_2_address0;
reg    AB_2_ce0;
reg    AB_2_we0;
reg   [31:0] AB_2_d0;
wire   [31:0] AB_2_q0;
reg    AB_2_ce1;
wire   [31:0] AB_2_q1;
reg   [3:0] AB_3_address0;
reg    AB_3_ce0;
reg    AB_3_we0;
reg   [31:0] AB_3_d0;
wire   [31:0] AB_3_q0;
reg    AB_3_ce1;
wire   [31:0] AB_3_q1;
reg   [3:0] AB_4_address0;
reg    AB_4_ce0;
reg    AB_4_we0;
reg   [31:0] AB_4_d0;
wire   [31:0] AB_4_q0;
reg    AB_4_ce1;
wire   [31:0] AB_4_q1;
reg   [3:0] AB_5_address0;
reg    AB_5_ce0;
reg    AB_5_we0;
reg   [31:0] AB_5_d0;
wire   [31:0] AB_5_q0;
reg    AB_5_ce1;
wire   [31:0] AB_5_q1;
reg   [3:0] AB_6_address0;
reg    AB_6_ce0;
reg    AB_6_we0;
reg   [31:0] AB_6_d0;
wire   [31:0] AB_6_q0;
reg    AB_6_ce1;
wire   [31:0] AB_6_q1;
reg   [3:0] AB_7_address0;
reg    AB_7_ce0;
reg    AB_7_we0;
reg   [31:0] AB_7_d0;
wire   [31:0] AB_7_q0;
reg    AB_7_ce1;
wire   [31:0] AB_7_q1;
reg   [3:0] AB_8_address0;
reg    AB_8_ce0;
reg    AB_8_we0;
reg   [31:0] AB_8_d0;
wire   [31:0] AB_8_q0;
reg    AB_8_ce1;
wire   [31:0] AB_8_q1;
reg   [3:0] AB_9_address0;
reg    AB_9_ce0;
reg    AB_9_we0;
reg   [31:0] AB_9_d0;
wire   [31:0] AB_9_q0;
reg    AB_9_ce1;
wire   [31:0] AB_9_q1;
reg   [3:0] AB_10_address0;
reg    AB_10_ce0;
reg    AB_10_we0;
reg   [31:0] AB_10_d0;
wire   [31:0] AB_10_q0;
reg    AB_10_ce1;
wire   [31:0] AB_10_q1;
reg   [3:0] AB_11_address0;
reg    AB_11_ce0;
reg    AB_11_we0;
reg   [31:0] AB_11_d0;
wire   [31:0] AB_11_q0;
reg    AB_11_ce1;
wire   [31:0] AB_11_q1;
reg   [3:0] AB_12_address0;
reg    AB_12_ce0;
reg    AB_12_we0;
reg   [31:0] AB_12_d0;
wire   [31:0] AB_12_q0;
reg    AB_12_ce1;
wire   [31:0] AB_12_q1;
reg   [3:0] AB_13_address0;
reg    AB_13_ce0;
reg    AB_13_we0;
reg   [31:0] AB_13_d0;
wire   [31:0] AB_13_q0;
reg    AB_13_ce1;
wire   [31:0] AB_13_q1;
reg   [3:0] AB_14_address0;
reg    AB_14_ce0;
reg    AB_14_we0;
reg   [31:0] AB_14_d0;
wire   [31:0] AB_14_q0;
reg    AB_14_ce1;
wire   [31:0] AB_14_q1;
reg   [3:0] AB_15_address0;
reg    AB_15_ce0;
reg    AB_15_we0;
reg   [31:0] AB_15_d0;
wire   [31:0] AB_15_q0;
reg    AB_15_ce1;
wire   [31:0] AB_15_q1;
wire    grp_blockmatmul_Pipeline_1_fu_206_ap_start;
wire    grp_blockmatmul_Pipeline_1_fu_206_ap_done;
wire    grp_blockmatmul_Pipeline_1_fu_206_ap_idle;
wire    grp_blockmatmul_Pipeline_1_fu_206_ap_ready;
wire   [3:0] grp_blockmatmul_Pipeline_1_fu_206_AB_address0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_ce0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_we0;
wire   [31:0] grp_blockmatmul_Pipeline_1_fu_206_AB_d0;
wire   [3:0] grp_blockmatmul_Pipeline_1_fu_206_AB_1_address0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_1_ce0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_1_we0;
wire   [31:0] grp_blockmatmul_Pipeline_1_fu_206_AB_1_d0;
wire   [3:0] grp_blockmatmul_Pipeline_1_fu_206_AB_2_address0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_2_ce0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_2_we0;
wire   [31:0] grp_blockmatmul_Pipeline_1_fu_206_AB_2_d0;
wire   [3:0] grp_blockmatmul_Pipeline_1_fu_206_AB_3_address0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_3_ce0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_3_we0;
wire   [31:0] grp_blockmatmul_Pipeline_1_fu_206_AB_3_d0;
wire   [3:0] grp_blockmatmul_Pipeline_1_fu_206_AB_4_address0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_4_ce0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_4_we0;
wire   [31:0] grp_blockmatmul_Pipeline_1_fu_206_AB_4_d0;
wire   [3:0] grp_blockmatmul_Pipeline_1_fu_206_AB_5_address0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_5_ce0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_5_we0;
wire   [31:0] grp_blockmatmul_Pipeline_1_fu_206_AB_5_d0;
wire   [3:0] grp_blockmatmul_Pipeline_1_fu_206_AB_6_address0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_6_ce0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_6_we0;
wire   [31:0] grp_blockmatmul_Pipeline_1_fu_206_AB_6_d0;
wire   [3:0] grp_blockmatmul_Pipeline_1_fu_206_AB_7_address0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_7_ce0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_7_we0;
wire   [31:0] grp_blockmatmul_Pipeline_1_fu_206_AB_7_d0;
wire   [3:0] grp_blockmatmul_Pipeline_1_fu_206_AB_8_address0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_8_ce0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_8_we0;
wire   [31:0] grp_blockmatmul_Pipeline_1_fu_206_AB_8_d0;
wire   [3:0] grp_blockmatmul_Pipeline_1_fu_206_AB_9_address0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_9_ce0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_9_we0;
wire   [31:0] grp_blockmatmul_Pipeline_1_fu_206_AB_9_d0;
wire   [3:0] grp_blockmatmul_Pipeline_1_fu_206_AB_10_address0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_10_ce0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_10_we0;
wire   [31:0] grp_blockmatmul_Pipeline_1_fu_206_AB_10_d0;
wire   [3:0] grp_blockmatmul_Pipeline_1_fu_206_AB_11_address0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_11_ce0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_11_we0;
wire   [31:0] grp_blockmatmul_Pipeline_1_fu_206_AB_11_d0;
wire   [3:0] grp_blockmatmul_Pipeline_1_fu_206_AB_12_address0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_12_ce0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_12_we0;
wire   [31:0] grp_blockmatmul_Pipeline_1_fu_206_AB_12_d0;
wire   [3:0] grp_blockmatmul_Pipeline_1_fu_206_AB_13_address0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_13_ce0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_13_we0;
wire   [31:0] grp_blockmatmul_Pipeline_1_fu_206_AB_13_d0;
wire   [3:0] grp_blockmatmul_Pipeline_1_fu_206_AB_14_address0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_14_ce0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_14_we0;
wire   [31:0] grp_blockmatmul_Pipeline_1_fu_206_AB_14_d0;
wire   [3:0] grp_blockmatmul_Pipeline_1_fu_206_AB_15_address0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_15_ce0;
wire    grp_blockmatmul_Pipeline_1_fu_206_AB_15_we0;
wire   [31:0] grp_blockmatmul_Pipeline_1_fu_206_AB_15_d0;
wire    grp_blockmatmul_Pipeline_loadA_fu_242_ap_start;
wire    grp_blockmatmul_Pipeline_loadA_fu_242_ap_done;
wire    grp_blockmatmul_Pipeline_loadA_fu_242_ap_idle;
wire    grp_blockmatmul_Pipeline_loadA_fu_242_ap_ready;
wire    grp_blockmatmul_Pipeline_loadA_fu_242_Arows_read;
wire   [9:0] grp_blockmatmul_Pipeline_loadA_fu_242_A_address0;
wire    grp_blockmatmul_Pipeline_loadA_fu_242_A_ce0;
wire    grp_blockmatmul_Pipeline_loadA_fu_242_A_we0;
wire   [31:0] grp_blockmatmul_Pipeline_loadA_fu_242_A_d0;
wire   [9:0] grp_blockmatmul_Pipeline_loadA_fu_242_A_address1;
wire    grp_blockmatmul_Pipeline_loadA_fu_242_A_ce1;
wire    grp_blockmatmul_Pipeline_loadA_fu_242_A_we1;
wire   [31:0] grp_blockmatmul_Pipeline_loadA_fu_242_A_d1;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ap_start;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ap_done;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ap_idle;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ap_ready;
wire   [3:0] grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_address0;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_ce0;
wire   [3:0] grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_1_address0;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_1_ce0;
wire   [3:0] grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_2_address0;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_2_ce0;
wire   [3:0] grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_3_address0;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_3_ce0;
wire   [3:0] grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_4_address0;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_4_ce0;
wire   [3:0] grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_5_address0;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_5_ce0;
wire   [3:0] grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_6_address0;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_6_ce0;
wire   [3:0] grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_7_address0;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_7_ce0;
wire   [3:0] grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_8_address0;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_8_ce0;
wire   [3:0] grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_9_address0;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_9_ce0;
wire   [3:0] grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_10_address0;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_10_ce0;
wire   [3:0] grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_11_address0;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_11_ce0;
wire   [3:0] grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_12_address0;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_12_ce0;
wire   [3:0] grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_13_address0;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_13_ce0;
wire   [3:0] grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_14_address0;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_14_ce0;
wire   [3:0] grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_15_address0;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_15_ce0;
wire   [7:0] grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ABpartial_address0;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ABpartial_ce0;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ABpartial_we0;
wire   [31:0] grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ABpartial_d0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_ap_start;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_ap_done;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_ap_idle;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_ap_ready;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_15_address0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_15_ce0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_15_we0;
wire   [31:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_15_d0;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_15_address1;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_15_ce1;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_14_address0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_14_ce0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_14_we0;
wire   [31:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_14_d0;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_14_address1;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_14_ce1;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_13_address0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_13_ce0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_13_we0;
wire   [31:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_13_d0;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_13_address1;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_13_ce1;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_12_address0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_12_ce0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_12_we0;
wire   [31:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_12_d0;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_12_address1;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_12_ce1;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_11_address0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_11_ce0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_11_we0;
wire   [31:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_11_d0;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_11_address1;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_11_ce1;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_10_address0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_10_ce0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_10_we0;
wire   [31:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_10_d0;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_10_address1;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_10_ce1;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_9_address0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_9_ce0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_9_we0;
wire   [31:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_9_d0;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_9_address1;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_9_ce1;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_8_address0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_8_ce0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_8_we0;
wire   [31:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_8_d0;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_8_address1;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_8_ce1;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_7_address0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_7_ce0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_7_we0;
wire   [31:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_7_d0;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_7_address1;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_7_ce1;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_6_address0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_6_ce0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_6_we0;
wire   [31:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_6_d0;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_6_address1;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_6_ce1;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_5_address0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_5_ce0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_5_we0;
wire   [31:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_5_d0;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_5_address1;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_5_ce1;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_4_address0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_4_ce0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_4_we0;
wire   [31:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_4_d0;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_4_address1;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_4_ce1;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_3_address0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_3_ce0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_3_we0;
wire   [31:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_3_d0;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_3_address1;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_3_ce1;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_2_address0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_2_ce0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_2_we0;
wire   [31:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_2_d0;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_2_address1;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_2_ce1;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_1_address0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_1_ce0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_1_we0;
wire   [31:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_1_d0;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_1_address1;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_1_ce1;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_address0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_ce0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_we0;
wire   [31:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_d0;
wire   [3:0] grp_blockmatmul_Pipeline_ps_i_fu_272_AB_address1;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_AB_ce1;
wire   [9:0] grp_blockmatmul_Pipeline_ps_i_fu_272_A_address0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_272_A_ce0;
reg    grp_blockmatmul_Pipeline_1_fu_206_ap_start_reg;
reg    grp_blockmatmul_Pipeline_loadA_fu_242_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_blockmatmul_Pipeline_ps_i_fu_272_ap_start_reg;
wire    ap_CS_fsm_state7;
reg   [6:0] k_fu_190;
wire   [6:0] add_ln23_fu_335_p2;
wire    ap_CS_fsm_state4;
wire   [1:0] trunc_ln5_fu_311_p1;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_blockmatmul_Pipeline_1_fu_206_ap_start_reg = 1'b0;
#0 grp_blockmatmul_Pipeline_loadA_fu_242_ap_start_reg = 1'b0;
#0 grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ap_start_reg = 1'b0;
#0 grp_blockmatmul_Pipeline_ps_i_fu_272_ap_start_reg = 1'b0;
end

blockmatmul_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
A_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_address0),
    .ce0(A_ce0),
    .we0(A_we0),
    .d0(grp_blockmatmul_Pipeline_loadA_fu_242_A_d0),
    .q0(A_q0),
    .address1(grp_blockmatmul_Pipeline_loadA_fu_242_A_address1),
    .ce1(A_ce1),
    .we1(A_we1),
    .d1(grp_blockmatmul_Pipeline_loadA_fu_242_A_d1)
);

blockmatmul_AB_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
AB_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(AB_address0),
    .ce0(AB_ce0),
    .we0(AB_we0),
    .d0(AB_d0),
    .q0(AB_q0),
    .address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_address1),
    .ce1(AB_ce1),
    .q1(AB_q1)
);

blockmatmul_AB_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
AB_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(AB_1_address0),
    .ce0(AB_1_ce0),
    .we0(AB_1_we0),
    .d0(AB_1_d0),
    .q0(AB_1_q0),
    .address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_1_address1),
    .ce1(AB_1_ce1),
    .q1(AB_1_q1)
);

blockmatmul_AB_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
AB_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(AB_2_address0),
    .ce0(AB_2_ce0),
    .we0(AB_2_we0),
    .d0(AB_2_d0),
    .q0(AB_2_q0),
    .address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_2_address1),
    .ce1(AB_2_ce1),
    .q1(AB_2_q1)
);

blockmatmul_AB_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
AB_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(AB_3_address0),
    .ce0(AB_3_ce0),
    .we0(AB_3_we0),
    .d0(AB_3_d0),
    .q0(AB_3_q0),
    .address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_3_address1),
    .ce1(AB_3_ce1),
    .q1(AB_3_q1)
);

blockmatmul_AB_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
AB_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(AB_4_address0),
    .ce0(AB_4_ce0),
    .we0(AB_4_we0),
    .d0(AB_4_d0),
    .q0(AB_4_q0),
    .address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_4_address1),
    .ce1(AB_4_ce1),
    .q1(AB_4_q1)
);

blockmatmul_AB_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
AB_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(AB_5_address0),
    .ce0(AB_5_ce0),
    .we0(AB_5_we0),
    .d0(AB_5_d0),
    .q0(AB_5_q0),
    .address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_5_address1),
    .ce1(AB_5_ce1),
    .q1(AB_5_q1)
);

blockmatmul_AB_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
AB_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(AB_6_address0),
    .ce0(AB_6_ce0),
    .we0(AB_6_we0),
    .d0(AB_6_d0),
    .q0(AB_6_q0),
    .address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_6_address1),
    .ce1(AB_6_ce1),
    .q1(AB_6_q1)
);

blockmatmul_AB_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
AB_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(AB_7_address0),
    .ce0(AB_7_ce0),
    .we0(AB_7_we0),
    .d0(AB_7_d0),
    .q0(AB_7_q0),
    .address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_7_address1),
    .ce1(AB_7_ce1),
    .q1(AB_7_q1)
);

blockmatmul_AB_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
AB_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(AB_8_address0),
    .ce0(AB_8_ce0),
    .we0(AB_8_we0),
    .d0(AB_8_d0),
    .q0(AB_8_q0),
    .address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_8_address1),
    .ce1(AB_8_ce1),
    .q1(AB_8_q1)
);

blockmatmul_AB_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
AB_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(AB_9_address0),
    .ce0(AB_9_ce0),
    .we0(AB_9_we0),
    .d0(AB_9_d0),
    .q0(AB_9_q0),
    .address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_9_address1),
    .ce1(AB_9_ce1),
    .q1(AB_9_q1)
);

blockmatmul_AB_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
AB_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(AB_10_address0),
    .ce0(AB_10_ce0),
    .we0(AB_10_we0),
    .d0(AB_10_d0),
    .q0(AB_10_q0),
    .address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_10_address1),
    .ce1(AB_10_ce1),
    .q1(AB_10_q1)
);

blockmatmul_AB_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
AB_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(AB_11_address0),
    .ce0(AB_11_ce0),
    .we0(AB_11_we0),
    .d0(AB_11_d0),
    .q0(AB_11_q0),
    .address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_11_address1),
    .ce1(AB_11_ce1),
    .q1(AB_11_q1)
);

blockmatmul_AB_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
AB_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(AB_12_address0),
    .ce0(AB_12_ce0),
    .we0(AB_12_we0),
    .d0(AB_12_d0),
    .q0(AB_12_q0),
    .address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_12_address1),
    .ce1(AB_12_ce1),
    .q1(AB_12_q1)
);

blockmatmul_AB_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
AB_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(AB_13_address0),
    .ce0(AB_13_ce0),
    .we0(AB_13_we0),
    .d0(AB_13_d0),
    .q0(AB_13_q0),
    .address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_13_address1),
    .ce1(AB_13_ce1),
    .q1(AB_13_q1)
);

blockmatmul_AB_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
AB_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(AB_14_address0),
    .ce0(AB_14_ce0),
    .we0(AB_14_we0),
    .d0(AB_14_d0),
    .q0(AB_14_q0),
    .address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_14_address1),
    .ce1(AB_14_ce1),
    .q1(AB_14_q1)
);

blockmatmul_AB_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
AB_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(AB_15_address0),
    .ce0(AB_15_ce0),
    .we0(AB_15_we0),
    .d0(AB_15_d0),
    .q0(AB_15_q0),
    .address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_15_address1),
    .ce1(AB_15_ce1),
    .q1(AB_15_q1)
);

blockmatmul_blockmatmul_Pipeline_1 grp_blockmatmul_Pipeline_1_fu_206(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_blockmatmul_Pipeline_1_fu_206_ap_start),
    .ap_done(grp_blockmatmul_Pipeline_1_fu_206_ap_done),
    .ap_idle(grp_blockmatmul_Pipeline_1_fu_206_ap_idle),
    .ap_ready(grp_blockmatmul_Pipeline_1_fu_206_ap_ready),
    .AB_address0(grp_blockmatmul_Pipeline_1_fu_206_AB_address0),
    .AB_ce0(grp_blockmatmul_Pipeline_1_fu_206_AB_ce0),
    .AB_we0(grp_blockmatmul_Pipeline_1_fu_206_AB_we0),
    .AB_d0(grp_blockmatmul_Pipeline_1_fu_206_AB_d0),
    .AB_1_address0(grp_blockmatmul_Pipeline_1_fu_206_AB_1_address0),
    .AB_1_ce0(grp_blockmatmul_Pipeline_1_fu_206_AB_1_ce0),
    .AB_1_we0(grp_blockmatmul_Pipeline_1_fu_206_AB_1_we0),
    .AB_1_d0(grp_blockmatmul_Pipeline_1_fu_206_AB_1_d0),
    .AB_2_address0(grp_blockmatmul_Pipeline_1_fu_206_AB_2_address0),
    .AB_2_ce0(grp_blockmatmul_Pipeline_1_fu_206_AB_2_ce0),
    .AB_2_we0(grp_blockmatmul_Pipeline_1_fu_206_AB_2_we0),
    .AB_2_d0(grp_blockmatmul_Pipeline_1_fu_206_AB_2_d0),
    .AB_3_address0(grp_blockmatmul_Pipeline_1_fu_206_AB_3_address0),
    .AB_3_ce0(grp_blockmatmul_Pipeline_1_fu_206_AB_3_ce0),
    .AB_3_we0(grp_blockmatmul_Pipeline_1_fu_206_AB_3_we0),
    .AB_3_d0(grp_blockmatmul_Pipeline_1_fu_206_AB_3_d0),
    .AB_4_address0(grp_blockmatmul_Pipeline_1_fu_206_AB_4_address0),
    .AB_4_ce0(grp_blockmatmul_Pipeline_1_fu_206_AB_4_ce0),
    .AB_4_we0(grp_blockmatmul_Pipeline_1_fu_206_AB_4_we0),
    .AB_4_d0(grp_blockmatmul_Pipeline_1_fu_206_AB_4_d0),
    .AB_5_address0(grp_blockmatmul_Pipeline_1_fu_206_AB_5_address0),
    .AB_5_ce0(grp_blockmatmul_Pipeline_1_fu_206_AB_5_ce0),
    .AB_5_we0(grp_blockmatmul_Pipeline_1_fu_206_AB_5_we0),
    .AB_5_d0(grp_blockmatmul_Pipeline_1_fu_206_AB_5_d0),
    .AB_6_address0(grp_blockmatmul_Pipeline_1_fu_206_AB_6_address0),
    .AB_6_ce0(grp_blockmatmul_Pipeline_1_fu_206_AB_6_ce0),
    .AB_6_we0(grp_blockmatmul_Pipeline_1_fu_206_AB_6_we0),
    .AB_6_d0(grp_blockmatmul_Pipeline_1_fu_206_AB_6_d0),
    .AB_7_address0(grp_blockmatmul_Pipeline_1_fu_206_AB_7_address0),
    .AB_7_ce0(grp_blockmatmul_Pipeline_1_fu_206_AB_7_ce0),
    .AB_7_we0(grp_blockmatmul_Pipeline_1_fu_206_AB_7_we0),
    .AB_7_d0(grp_blockmatmul_Pipeline_1_fu_206_AB_7_d0),
    .AB_8_address0(grp_blockmatmul_Pipeline_1_fu_206_AB_8_address0),
    .AB_8_ce0(grp_blockmatmul_Pipeline_1_fu_206_AB_8_ce0),
    .AB_8_we0(grp_blockmatmul_Pipeline_1_fu_206_AB_8_we0),
    .AB_8_d0(grp_blockmatmul_Pipeline_1_fu_206_AB_8_d0),
    .AB_9_address0(grp_blockmatmul_Pipeline_1_fu_206_AB_9_address0),
    .AB_9_ce0(grp_blockmatmul_Pipeline_1_fu_206_AB_9_ce0),
    .AB_9_we0(grp_blockmatmul_Pipeline_1_fu_206_AB_9_we0),
    .AB_9_d0(grp_blockmatmul_Pipeline_1_fu_206_AB_9_d0),
    .AB_10_address0(grp_blockmatmul_Pipeline_1_fu_206_AB_10_address0),
    .AB_10_ce0(grp_blockmatmul_Pipeline_1_fu_206_AB_10_ce0),
    .AB_10_we0(grp_blockmatmul_Pipeline_1_fu_206_AB_10_we0),
    .AB_10_d0(grp_blockmatmul_Pipeline_1_fu_206_AB_10_d0),
    .AB_11_address0(grp_blockmatmul_Pipeline_1_fu_206_AB_11_address0),
    .AB_11_ce0(grp_blockmatmul_Pipeline_1_fu_206_AB_11_ce0),
    .AB_11_we0(grp_blockmatmul_Pipeline_1_fu_206_AB_11_we0),
    .AB_11_d0(grp_blockmatmul_Pipeline_1_fu_206_AB_11_d0),
    .AB_12_address0(grp_blockmatmul_Pipeline_1_fu_206_AB_12_address0),
    .AB_12_ce0(grp_blockmatmul_Pipeline_1_fu_206_AB_12_ce0),
    .AB_12_we0(grp_blockmatmul_Pipeline_1_fu_206_AB_12_we0),
    .AB_12_d0(grp_blockmatmul_Pipeline_1_fu_206_AB_12_d0),
    .AB_13_address0(grp_blockmatmul_Pipeline_1_fu_206_AB_13_address0),
    .AB_13_ce0(grp_blockmatmul_Pipeline_1_fu_206_AB_13_ce0),
    .AB_13_we0(grp_blockmatmul_Pipeline_1_fu_206_AB_13_we0),
    .AB_13_d0(grp_blockmatmul_Pipeline_1_fu_206_AB_13_d0),
    .AB_14_address0(grp_blockmatmul_Pipeline_1_fu_206_AB_14_address0),
    .AB_14_ce0(grp_blockmatmul_Pipeline_1_fu_206_AB_14_ce0),
    .AB_14_we0(grp_blockmatmul_Pipeline_1_fu_206_AB_14_we0),
    .AB_14_d0(grp_blockmatmul_Pipeline_1_fu_206_AB_14_d0),
    .AB_15_address0(grp_blockmatmul_Pipeline_1_fu_206_AB_15_address0),
    .AB_15_ce0(grp_blockmatmul_Pipeline_1_fu_206_AB_15_ce0),
    .AB_15_we0(grp_blockmatmul_Pipeline_1_fu_206_AB_15_we0),
    .AB_15_d0(grp_blockmatmul_Pipeline_1_fu_206_AB_15_d0)
);

blockmatmul_blockmatmul_Pipeline_loadA grp_blockmatmul_Pipeline_loadA_fu_242(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_blockmatmul_Pipeline_loadA_fu_242_ap_start),
    .ap_done(grp_blockmatmul_Pipeline_loadA_fu_242_ap_done),
    .ap_idle(grp_blockmatmul_Pipeline_loadA_fu_242_ap_idle),
    .ap_ready(grp_blockmatmul_Pipeline_loadA_fu_242_ap_ready),
    .Arows_dout(Arows_dout),
    .Arows_empty_n(Arows_empty_n),
    .Arows_read(grp_blockmatmul_Pipeline_loadA_fu_242_Arows_read),
    .A_address0(grp_blockmatmul_Pipeline_loadA_fu_242_A_address0),
    .A_ce0(grp_blockmatmul_Pipeline_loadA_fu_242_A_ce0),
    .A_we0(grp_blockmatmul_Pipeline_loadA_fu_242_A_we0),
    .A_d0(grp_blockmatmul_Pipeline_loadA_fu_242_A_d0),
    .A_address1(grp_blockmatmul_Pipeline_loadA_fu_242_A_address1),
    .A_ce1(grp_blockmatmul_Pipeline_loadA_fu_242_A_ce1),
    .A_we1(grp_blockmatmul_Pipeline_loadA_fu_242_A_we1),
    .A_d1(grp_blockmatmul_Pipeline_loadA_fu_242_A_d1)
);

blockmatmul_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2 grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ap_start),
    .ap_done(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ap_done),
    .ap_idle(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ap_idle),
    .ap_ready(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ap_ready),
    .AB_address0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_address0),
    .AB_ce0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_ce0),
    .AB_q0(AB_q0),
    .AB_1_address0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_1_address0),
    .AB_1_ce0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_1_ce0),
    .AB_1_q0(AB_1_q0),
    .AB_2_address0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_2_address0),
    .AB_2_ce0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_2_ce0),
    .AB_2_q0(AB_2_q0),
    .AB_3_address0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_3_address0),
    .AB_3_ce0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_3_ce0),
    .AB_3_q0(AB_3_q0),
    .AB_4_address0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_4_address0),
    .AB_4_ce0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_4_ce0),
    .AB_4_q0(AB_4_q0),
    .AB_5_address0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_5_address0),
    .AB_5_ce0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_5_ce0),
    .AB_5_q0(AB_5_q0),
    .AB_6_address0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_6_address0),
    .AB_6_ce0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_6_ce0),
    .AB_6_q0(AB_6_q0),
    .AB_7_address0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_7_address0),
    .AB_7_ce0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_7_ce0),
    .AB_7_q0(AB_7_q0),
    .AB_8_address0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_8_address0),
    .AB_8_ce0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_8_ce0),
    .AB_8_q0(AB_8_q0),
    .AB_9_address0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_9_address0),
    .AB_9_ce0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_9_ce0),
    .AB_9_q0(AB_9_q0),
    .AB_10_address0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_10_address0),
    .AB_10_ce0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_10_ce0),
    .AB_10_q0(AB_10_q0),
    .AB_11_address0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_11_address0),
    .AB_11_ce0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_11_ce0),
    .AB_11_q0(AB_11_q0),
    .AB_12_address0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_12_address0),
    .AB_12_ce0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_12_ce0),
    .AB_12_q0(AB_12_q0),
    .AB_13_address0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_13_address0),
    .AB_13_ce0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_13_ce0),
    .AB_13_q0(AB_13_q0),
    .AB_14_address0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_14_address0),
    .AB_14_ce0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_14_ce0),
    .AB_14_q0(AB_14_q0),
    .AB_15_address0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_15_address0),
    .AB_15_ce0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_15_ce0),
    .AB_15_q0(AB_15_q0),
    .ABpartial_address0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ABpartial_address0),
    .ABpartial_ce0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ABpartial_ce0),
    .ABpartial_we0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ABpartial_we0),
    .ABpartial_d0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ABpartial_d0)
);

blockmatmul_blockmatmul_Pipeline_ps_i grp_blockmatmul_Pipeline_ps_i_fu_272(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_blockmatmul_Pipeline_ps_i_fu_272_ap_start),
    .ap_done(grp_blockmatmul_Pipeline_ps_i_fu_272_ap_done),
    .ap_idle(grp_blockmatmul_Pipeline_ps_i_fu_272_ap_idle),
    .ap_ready(grp_blockmatmul_Pipeline_ps_i_fu_272_ap_ready),
    .zext_ln23(trunc_ln144_reg_534),
    .AB_15_address0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_15_address0),
    .AB_15_ce0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_15_ce0),
    .AB_15_we0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_15_we0),
    .AB_15_d0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_15_d0),
    .AB_15_address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_15_address1),
    .AB_15_ce1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_15_ce1),
    .AB_15_q1(AB_15_q1),
    .AB_14_address0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_14_address0),
    .AB_14_ce0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_14_ce0),
    .AB_14_we0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_14_we0),
    .AB_14_d0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_14_d0),
    .AB_14_address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_14_address1),
    .AB_14_ce1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_14_ce1),
    .AB_14_q1(AB_14_q1),
    .AB_13_address0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_13_address0),
    .AB_13_ce0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_13_ce0),
    .AB_13_we0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_13_we0),
    .AB_13_d0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_13_d0),
    .AB_13_address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_13_address1),
    .AB_13_ce1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_13_ce1),
    .AB_13_q1(AB_13_q1),
    .AB_12_address0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_12_address0),
    .AB_12_ce0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_12_ce0),
    .AB_12_we0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_12_we0),
    .AB_12_d0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_12_d0),
    .AB_12_address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_12_address1),
    .AB_12_ce1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_12_ce1),
    .AB_12_q1(AB_12_q1),
    .AB_11_address0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_11_address0),
    .AB_11_ce0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_11_ce0),
    .AB_11_we0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_11_we0),
    .AB_11_d0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_11_d0),
    .AB_11_address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_11_address1),
    .AB_11_ce1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_11_ce1),
    .AB_11_q1(AB_11_q1),
    .AB_10_address0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_10_address0),
    .AB_10_ce0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_10_ce0),
    .AB_10_we0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_10_we0),
    .AB_10_d0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_10_d0),
    .AB_10_address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_10_address1),
    .AB_10_ce1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_10_ce1),
    .AB_10_q1(AB_10_q1),
    .AB_9_address0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_9_address0),
    .AB_9_ce0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_9_ce0),
    .AB_9_we0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_9_we0),
    .AB_9_d0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_9_d0),
    .AB_9_address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_9_address1),
    .AB_9_ce1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_9_ce1),
    .AB_9_q1(AB_9_q1),
    .AB_8_address0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_8_address0),
    .AB_8_ce0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_8_ce0),
    .AB_8_we0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_8_we0),
    .AB_8_d0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_8_d0),
    .AB_8_address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_8_address1),
    .AB_8_ce1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_8_ce1),
    .AB_8_q1(AB_8_q1),
    .AB_7_address0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_7_address0),
    .AB_7_ce0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_7_ce0),
    .AB_7_we0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_7_we0),
    .AB_7_d0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_7_d0),
    .AB_7_address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_7_address1),
    .AB_7_ce1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_7_ce1),
    .AB_7_q1(AB_7_q1),
    .AB_6_address0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_6_address0),
    .AB_6_ce0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_6_ce0),
    .AB_6_we0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_6_we0),
    .AB_6_d0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_6_d0),
    .AB_6_address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_6_address1),
    .AB_6_ce1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_6_ce1),
    .AB_6_q1(AB_6_q1),
    .AB_5_address0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_5_address0),
    .AB_5_ce0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_5_ce0),
    .AB_5_we0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_5_we0),
    .AB_5_d0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_5_d0),
    .AB_5_address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_5_address1),
    .AB_5_ce1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_5_ce1),
    .AB_5_q1(AB_5_q1),
    .AB_4_address0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_4_address0),
    .AB_4_ce0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_4_ce0),
    .AB_4_we0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_4_we0),
    .AB_4_d0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_4_d0),
    .AB_4_address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_4_address1),
    .AB_4_ce1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_4_ce1),
    .AB_4_q1(AB_4_q1),
    .AB_3_address0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_3_address0),
    .AB_3_ce0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_3_ce0),
    .AB_3_we0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_3_we0),
    .AB_3_d0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_3_d0),
    .AB_3_address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_3_address1),
    .AB_3_ce1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_3_ce1),
    .AB_3_q1(AB_3_q1),
    .AB_2_address0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_2_address0),
    .AB_2_ce0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_2_ce0),
    .AB_2_we0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_2_we0),
    .AB_2_d0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_2_d0),
    .AB_2_address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_2_address1),
    .AB_2_ce1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_2_ce1),
    .AB_2_q1(AB_2_q1),
    .AB_1_address0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_1_address0),
    .AB_1_ce0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_1_ce0),
    .AB_1_we0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_1_we0),
    .AB_1_d0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_1_d0),
    .AB_1_address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_1_address1),
    .AB_1_ce1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_1_ce1),
    .AB_1_q1(AB_1_q1),
    .AB_address0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_address0),
    .AB_ce0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_ce0),
    .AB_we0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_we0),
    .AB_d0(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_d0),
    .AB_address1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_address1),
    .AB_ce1(grp_blockmatmul_Pipeline_ps_i_fu_272_AB_ce1),
    .AB_q1(AB_q1),
    .tempB_a(tempB_a_reg_539),
    .tempB_a_1(tempB_a_1_reg_574),
    .tmp_14(tmp_14_reg_579),
    .tmp_29(tmp_s_reg_544),
    .tmp_30(tmp_12_reg_549),
    .tmp_31(tmp_13_reg_554),
    .tmp_18(tmp_16_reg_584),
    .tmp_19(tmp_17_reg_589),
    .tmp_20(tmp_18_reg_594),
    .tmp_21(tmp_19_reg_599),
    .tmp_22(tmp_20_reg_604),
    .tmp_23(tmp_21_reg_609),
    .tmp_24(tmp_22_reg_614),
    .tmp_32(tmp_15_reg_559),
    .trunc_ln145_2(trunc_ln145_2_reg_564),
    .trunc_ln145_3(trunc_ln145_3_reg_569),
    .A_address0(grp_blockmatmul_Pipeline_ps_i_fu_272_A_address0),
    .A_ce0(grp_blockmatmul_Pipeline_ps_i_fu_272_A_ce0),
    .A_q0(A_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_blockmatmul_Pipeline_1_fu_206_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_blockmatmul_Pipeline_1_fu_206_ap_start_reg <= 1'b1;
        end else if ((grp_blockmatmul_Pipeline_1_fu_206_ap_ready == 1'b1)) begin
            grp_blockmatmul_Pipeline_1_fu_206_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_blockmatmul_Pipeline_loadA_fu_242_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln13_fu_315_p2 == 1'd1) & (grp_blockmatmul_Pipeline_1_fu_206_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_blockmatmul_Pipeline_loadA_fu_242_ap_start_reg <= 1'b1;
        end else if ((grp_blockmatmul_Pipeline_loadA_fu_242_ap_ready == 1'b1)) begin
            grp_blockmatmul_Pipeline_loadA_fu_242_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_blockmatmul_Pipeline_ps_i_fu_272_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state6) & (1'b1 == Bcols_empty_n))) begin
            grp_blockmatmul_Pipeline_ps_i_fu_272_ap_start_reg <= 1'b1;
        end else if ((grp_blockmatmul_Pipeline_ps_i_fu_272_ap_ready == 1'b1)) begin
            grp_blockmatmul_Pipeline_ps_i_fu_272_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln23_fu_329_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ap_start_reg <= 1'b1;
        end else if ((grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ap_ready == 1'b1)) begin
            grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        k_fu_190 <= 7'd0;
    end else if (((icmp_ln23_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        k_fu_190 <= add_ln23_fu_335_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tempB_a_1_reg_574 <= {{Bcols_dout[63:32]}};
        tempB_a_reg_539 <= tempB_a_fu_350_p1;
        tmp_12_reg_549 <= {{Bcols_dout[159:128]}};
        tmp_13_reg_554 <= {{Bcols_dout[191:160]}};
        tmp_14_reg_579 <= {{Bcols_dout[95:64]}};
        tmp_15_reg_559 <= {{Bcols_dout[447:416]}};
        tmp_16_reg_584 <= {{Bcols_dout[223:192]}};
        tmp_17_reg_589 <= {{Bcols_dout[255:224]}};
        tmp_18_reg_594 <= {{Bcols_dout[287:256]}};
        tmp_19_reg_599 <= {{Bcols_dout[319:288]}};
        tmp_20_reg_604 <= {{Bcols_dout[351:320]}};
        tmp_21_reg_609 <= {{Bcols_dout[383:352]}};
        tmp_22_reg_614 <= {{Bcols_dout[415:384]}};
        tmp_s_reg_544 <= {{Bcols_dout[127:96]}};
        trunc_ln145_2_reg_564 <= {{Bcols_dout[479:448]}};
        trunc_ln145_3_reg_569 <= {{Bcols_dout[511:480]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        trunc_ln144_reg_534 <= trunc_ln144_fu_341_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_10_address0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_10_address0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_10_address0 = grp_blockmatmul_Pipeline_1_fu_206_AB_10_address0;
    end else begin
        AB_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_10_ce0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_10_ce0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_10_ce0 = grp_blockmatmul_Pipeline_1_fu_206_AB_10_ce0;
    end else begin
        AB_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_10_ce1 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_10_ce1;
    end else begin
        AB_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_10_d0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_10_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_10_d0 = grp_blockmatmul_Pipeline_1_fu_206_AB_10_d0;
    end else begin
        AB_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_10_we0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_10_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_10_we0 = grp_blockmatmul_Pipeline_1_fu_206_AB_10_we0;
    end else begin
        AB_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_11_address0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_11_address0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_11_address0 = grp_blockmatmul_Pipeline_1_fu_206_AB_11_address0;
    end else begin
        AB_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_11_ce0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_11_ce0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_11_ce0 = grp_blockmatmul_Pipeline_1_fu_206_AB_11_ce0;
    end else begin
        AB_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_11_ce1 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_11_ce1;
    end else begin
        AB_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_11_d0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_11_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_11_d0 = grp_blockmatmul_Pipeline_1_fu_206_AB_11_d0;
    end else begin
        AB_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_11_we0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_11_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_11_we0 = grp_blockmatmul_Pipeline_1_fu_206_AB_11_we0;
    end else begin
        AB_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_12_address0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_12_address0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_12_address0 = grp_blockmatmul_Pipeline_1_fu_206_AB_12_address0;
    end else begin
        AB_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_12_ce0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_12_ce0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_12_ce0 = grp_blockmatmul_Pipeline_1_fu_206_AB_12_ce0;
    end else begin
        AB_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_12_ce1 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_12_ce1;
    end else begin
        AB_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_12_d0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_12_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_12_d0 = grp_blockmatmul_Pipeline_1_fu_206_AB_12_d0;
    end else begin
        AB_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_12_we0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_12_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_12_we0 = grp_blockmatmul_Pipeline_1_fu_206_AB_12_we0;
    end else begin
        AB_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_13_address0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_13_address0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_13_address0 = grp_blockmatmul_Pipeline_1_fu_206_AB_13_address0;
    end else begin
        AB_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_13_ce0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_13_ce0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_13_ce0 = grp_blockmatmul_Pipeline_1_fu_206_AB_13_ce0;
    end else begin
        AB_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_13_ce1 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_13_ce1;
    end else begin
        AB_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_13_d0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_13_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_13_d0 = grp_blockmatmul_Pipeline_1_fu_206_AB_13_d0;
    end else begin
        AB_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_13_we0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_13_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_13_we0 = grp_blockmatmul_Pipeline_1_fu_206_AB_13_we0;
    end else begin
        AB_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_14_address0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_14_address0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_14_address0 = grp_blockmatmul_Pipeline_1_fu_206_AB_14_address0;
    end else begin
        AB_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_14_ce0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_14_ce0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_14_ce0 = grp_blockmatmul_Pipeline_1_fu_206_AB_14_ce0;
    end else begin
        AB_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_14_ce1 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_14_ce1;
    end else begin
        AB_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_14_d0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_14_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_14_d0 = grp_blockmatmul_Pipeline_1_fu_206_AB_14_d0;
    end else begin
        AB_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_14_we0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_14_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_14_we0 = grp_blockmatmul_Pipeline_1_fu_206_AB_14_we0;
    end else begin
        AB_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_15_address0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_15_address0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_15_address0 = grp_blockmatmul_Pipeline_1_fu_206_AB_15_address0;
    end else begin
        AB_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_15_ce0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_15_ce0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_15_ce0 = grp_blockmatmul_Pipeline_1_fu_206_AB_15_ce0;
    end else begin
        AB_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_15_ce1 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_15_ce1;
    end else begin
        AB_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_15_d0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_15_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_15_d0 = grp_blockmatmul_Pipeline_1_fu_206_AB_15_d0;
    end else begin
        AB_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_15_we0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_15_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_15_we0 = grp_blockmatmul_Pipeline_1_fu_206_AB_15_we0;
    end else begin
        AB_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_1_address0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_1_address0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_1_address0 = grp_blockmatmul_Pipeline_1_fu_206_AB_1_address0;
    end else begin
        AB_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_1_ce0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_1_ce0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_1_ce0 = grp_blockmatmul_Pipeline_1_fu_206_AB_1_ce0;
    end else begin
        AB_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_1_ce1 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_1_ce1;
    end else begin
        AB_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_1_d0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_1_d0 = grp_blockmatmul_Pipeline_1_fu_206_AB_1_d0;
    end else begin
        AB_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_1_we0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_1_we0 = grp_blockmatmul_Pipeline_1_fu_206_AB_1_we0;
    end else begin
        AB_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_2_address0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_2_address0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_2_address0 = grp_blockmatmul_Pipeline_1_fu_206_AB_2_address0;
    end else begin
        AB_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_2_ce0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_2_ce0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_2_ce0 = grp_blockmatmul_Pipeline_1_fu_206_AB_2_ce0;
    end else begin
        AB_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_2_ce1 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_2_ce1;
    end else begin
        AB_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_2_d0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_2_d0 = grp_blockmatmul_Pipeline_1_fu_206_AB_2_d0;
    end else begin
        AB_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_2_we0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_2_we0 = grp_blockmatmul_Pipeline_1_fu_206_AB_2_we0;
    end else begin
        AB_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_3_address0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_3_address0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_3_address0 = grp_blockmatmul_Pipeline_1_fu_206_AB_3_address0;
    end else begin
        AB_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_3_ce0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_3_ce0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_3_ce0 = grp_blockmatmul_Pipeline_1_fu_206_AB_3_ce0;
    end else begin
        AB_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_3_ce1 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_3_ce1;
    end else begin
        AB_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_3_d0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_3_d0 = grp_blockmatmul_Pipeline_1_fu_206_AB_3_d0;
    end else begin
        AB_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_3_we0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_3_we0 = grp_blockmatmul_Pipeline_1_fu_206_AB_3_we0;
    end else begin
        AB_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_4_address0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_4_address0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_4_address0 = grp_blockmatmul_Pipeline_1_fu_206_AB_4_address0;
    end else begin
        AB_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_4_ce0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_4_ce0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_4_ce0 = grp_blockmatmul_Pipeline_1_fu_206_AB_4_ce0;
    end else begin
        AB_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_4_ce1 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_4_ce1;
    end else begin
        AB_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_4_d0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_4_d0 = grp_blockmatmul_Pipeline_1_fu_206_AB_4_d0;
    end else begin
        AB_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_4_we0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_4_we0 = grp_blockmatmul_Pipeline_1_fu_206_AB_4_we0;
    end else begin
        AB_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_5_address0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_5_address0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_5_address0 = grp_blockmatmul_Pipeline_1_fu_206_AB_5_address0;
    end else begin
        AB_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_5_ce0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_5_ce0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_5_ce0 = grp_blockmatmul_Pipeline_1_fu_206_AB_5_ce0;
    end else begin
        AB_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_5_ce1 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_5_ce1;
    end else begin
        AB_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_5_d0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_5_d0 = grp_blockmatmul_Pipeline_1_fu_206_AB_5_d0;
    end else begin
        AB_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_5_we0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_5_we0 = grp_blockmatmul_Pipeline_1_fu_206_AB_5_we0;
    end else begin
        AB_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_6_address0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_6_address0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_6_address0 = grp_blockmatmul_Pipeline_1_fu_206_AB_6_address0;
    end else begin
        AB_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_6_ce0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_6_ce0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_6_ce0 = grp_blockmatmul_Pipeline_1_fu_206_AB_6_ce0;
    end else begin
        AB_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_6_ce1 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_6_ce1;
    end else begin
        AB_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_6_d0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_6_d0 = grp_blockmatmul_Pipeline_1_fu_206_AB_6_d0;
    end else begin
        AB_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_6_we0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_6_we0 = grp_blockmatmul_Pipeline_1_fu_206_AB_6_we0;
    end else begin
        AB_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_7_address0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_7_address0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_7_address0 = grp_blockmatmul_Pipeline_1_fu_206_AB_7_address0;
    end else begin
        AB_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_7_ce0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_7_ce0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_7_ce0 = grp_blockmatmul_Pipeline_1_fu_206_AB_7_ce0;
    end else begin
        AB_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_7_ce1 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_7_ce1;
    end else begin
        AB_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_7_d0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_7_d0 = grp_blockmatmul_Pipeline_1_fu_206_AB_7_d0;
    end else begin
        AB_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_7_we0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_7_we0 = grp_blockmatmul_Pipeline_1_fu_206_AB_7_we0;
    end else begin
        AB_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_8_address0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_8_address0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_8_address0 = grp_blockmatmul_Pipeline_1_fu_206_AB_8_address0;
    end else begin
        AB_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_8_ce0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_8_ce0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_8_ce0 = grp_blockmatmul_Pipeline_1_fu_206_AB_8_ce0;
    end else begin
        AB_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_8_ce1 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_8_ce1;
    end else begin
        AB_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_8_d0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_8_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_8_d0 = grp_blockmatmul_Pipeline_1_fu_206_AB_8_d0;
    end else begin
        AB_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_8_we0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_8_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_8_we0 = grp_blockmatmul_Pipeline_1_fu_206_AB_8_we0;
    end else begin
        AB_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_9_address0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_9_address0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_9_address0 = grp_blockmatmul_Pipeline_1_fu_206_AB_9_address0;
    end else begin
        AB_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_9_ce0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_9_ce0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_9_ce0 = grp_blockmatmul_Pipeline_1_fu_206_AB_9_ce0;
    end else begin
        AB_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_9_ce1 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_9_ce1;
    end else begin
        AB_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_9_d0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_9_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_9_d0 = grp_blockmatmul_Pipeline_1_fu_206_AB_9_d0;
    end else begin
        AB_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_9_we0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_9_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_9_we0 = grp_blockmatmul_Pipeline_1_fu_206_AB_9_we0;
    end else begin
        AB_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_address0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_address0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_address0 = grp_blockmatmul_Pipeline_1_fu_206_AB_address0;
    end else begin
        AB_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_ce0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_ce0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_AB_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_ce0 = grp_blockmatmul_Pipeline_1_fu_206_AB_ce0;
    end else begin
        AB_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_ce1 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_ce1;
    end else begin
        AB_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_d0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_d0 = grp_blockmatmul_Pipeline_1_fu_206_AB_d0;
    end else begin
        AB_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_we0 = grp_blockmatmul_Pipeline_ps_i_fu_272_AB_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_we0 = grp_blockmatmul_Pipeline_1_fu_206_AB_we0;
    end else begin
        AB_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        A_address0 = grp_blockmatmul_Pipeline_ps_i_fu_272_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_address0 = grp_blockmatmul_Pipeline_loadA_fu_242_A_address0;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        A_ce0 = grp_blockmatmul_Pipeline_ps_i_fu_272_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_ce0 = grp_blockmatmul_Pipeline_loadA_fu_242_A_ce0;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        A_ce1 = grp_blockmatmul_Pipeline_loadA_fu_242_A_ce1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        A_we0 = grp_blockmatmul_Pipeline_loadA_fu_242_A_we0;
    end else begin
        A_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        A_we1 = grp_blockmatmul_Pipeline_loadA_fu_242_A_we1;
    end else begin
        A_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        Arows_read = grp_blockmatmul_Pipeline_loadA_fu_242_Arows_read;
    end else begin
        Arows_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        Bcols_blk_n = Bcols_empty_n;
    end else begin
        Bcols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'b1 == Bcols_empty_n))) begin
        Bcols_read = 1'b1;
    end else begin
        Bcols_read = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_blockmatmul_Pipeline_1_fu_206_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_blockmatmul_Pipeline_loadA_fu_242_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b0 == Bcols_empty_n)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_blockmatmul_Pipeline_ps_i_fu_272_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln13_fu_315_p2 == 1'd0) & (grp_blockmatmul_Pipeline_1_fu_206_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln13_fu_315_p2 == 1'd1) & (grp_blockmatmul_Pipeline_1_fu_206_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_blockmatmul_Pipeline_loadA_fu_242_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln23_fu_329_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (1'b1 == Bcols_empty_n))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((grp_blockmatmul_Pipeline_ps_i_fu_272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ABpartial_address0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ABpartial_address0;

assign ABpartial_ce0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ABpartial_ce0;

assign ABpartial_d0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ABpartial_d0;

assign ABpartial_we0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ABpartial_we0;

assign add_ln23_fu_335_p2 = (k_fu_190 + 7'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign grp_blockmatmul_Pipeline_1_fu_206_ap_start = grp_blockmatmul_Pipeline_1_fu_206_ap_start_reg;

assign grp_blockmatmul_Pipeline_loadA_fu_242_ap_start = grp_blockmatmul_Pipeline_loadA_fu_242_ap_start_reg;

assign grp_blockmatmul_Pipeline_ps_i_fu_272_ap_start = grp_blockmatmul_Pipeline_ps_i_fu_272_ap_start_reg;

assign grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ap_start = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250_ap_start_reg;

assign icmp_ln13_fu_315_p2 = ((trunc_ln5_fu_311_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_329_p2 = ((k_fu_190 == 7'd64) ? 1'b1 : 1'b0);

assign tempB_a_fu_350_p1 = Bcols_dout[31:0];

assign trunc_ln144_fu_341_p1 = k_fu_190[5:0];

assign trunc_ln5_fu_311_p1 = it[1:0];

endmodule //blockmatmul
