#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Mar 25 19:29:49 2025
# Process ID: 17824
# Current directory: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11948 C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\memory\memory.xpr
# Log file: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/vivado.log
# Journal file: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory\vivado.jou
# Running On: Shri, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 12622 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 1505.258 ; gain = 448.621
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Mar 25 19:35:04 2025] Launched synth_1...
Run output will be captured here: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.runs/synth_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: memory
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7576
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2335.824 ; gain = 426.949
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'memory' [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:23]
WARNING: [Synth 8-7137] Register data_mem_reg[511] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[510] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[509] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[508] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[507] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[506] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[505] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[504] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[503] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[502] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[501] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[500] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[499] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[498] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[497] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[496] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[495] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[494] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[493] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[492] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[491] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[490] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[489] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[488] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[487] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[486] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[485] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[484] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[483] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[482] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[481] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[480] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[479] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[478] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[477] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[476] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[475] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[474] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[473] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[472] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[471] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[470] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[469] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[468] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[467] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[466] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[465] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[464] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[463] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[462] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[461] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[460] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[459] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[458] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[457] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[456] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[455] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[454] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[453] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[452] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[451] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[450] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[449] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[448] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[447] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[446] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[445] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[444] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[443] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[442] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[441] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[440] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[439] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[438] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[437] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[436] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[435] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[434] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[433] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[432] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[431] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[430] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[429] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[428] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[427] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[426] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[425] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[424] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[423] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[422] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[421] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[420] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[419] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[418] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[417] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[416] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[415] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[414] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[413] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
WARNING: [Synth 8-7137] Register data_mem_reg[412] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/sources_1/imports/Vivado_projects/memory.v:36]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2617.562 ; gain = 708.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2617.562 ; gain = 708.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2617.562 ; gain = 708.688
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 2617.562 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/constrs_1/imports/Vivado_projects/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.srcs/constrs_1/imports/Vivado_projects/Basys3_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2709.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2780.211 ; gain = 871.336
9 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2780.211 ; gain = 1229.887
launch_runs impl_1 -jobs 4
[Tue Mar 25 19:38:41 2025] Launched impl_1...
Run output will be captured here: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/memory/memory.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2841.555 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 800 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'memory' is not ideal for floorplanning, since the cellview 'memory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2841.555 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3070.336 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3070.336 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 3070.336 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.336 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 3071.012 ; gain = 0.676
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.412 . Memory (MB): peak = 3071.012 ; gain = 0.676
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.413 . Memory (MB): peak = 3071.012 ; gain = 0.676
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3071.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3157.199 ; gain = 315.645
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 25 19:47:34 2025...
