module msd_counter(
		       input 	    src_clk,
		       input 	    reset_n,
		       input [3:0]  lsd,
		       output [3:0] msd_out
		       );
   
   reg [3:0] 			    bcd_count;

   always @(posedge clock or negedge reset_n)
     begin
	if(reset_n == 0)
	  bcd_count <= 1;
	else if(bcd_counter != 9)
	  bcd_count <= bcd_count + 1;
	else if(msd != 9)
	   bcd_count <= 0;
	else
	  bcd_count <= 1;
     end // always @ (posedge clock or negedge reset_n)

endmodule // bcd_counter_lsd

	  
