<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › mm › sc-rm7k.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>sc-rm7k.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * sc-rm7k.c: RM7000 cache management functions.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1997, 2001, 2003, 2004 Ralf Baechle (ralf@linux-mips.org)</span>
<span class="cm"> */</span>

<span class="cp">#undef DEBUG</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>

<span class="cp">#include &lt;asm/addrspace.h&gt;</span>
<span class="cp">#include &lt;asm/bcache.h&gt;</span>
<span class="cp">#include &lt;asm/cacheops.h&gt;</span>
<span class="cp">#include &lt;asm/mipsregs.h&gt;</span>
<span class="cp">#include &lt;asm/processor.h&gt;</span>
<span class="cp">#include &lt;asm/sections.h&gt;</span>
<span class="cp">#include &lt;asm/cacheflush.h&gt; </span><span class="cm">/* for run_uncached() */</span><span class="cp"></span>

<span class="cm">/* Primary cache parameters. */</span>
<span class="cp">#define sc_lsize	32</span>
<span class="cp">#define tc_pagesize	(32*128)</span>

<span class="cm">/* Secondary cache parameters. */</span>
<span class="cp">#define scache_size	(256*1024)	</span><span class="cm">/* Fixed to 256KiB on RM7000 */</span><span class="cp"></span>

<span class="cm">/* Tertiary cache parameters */</span>
<span class="cp">#define tc_lsize	32</span>

<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">icache_way_size</span><span class="p">,</span> <span class="n">dcache_way_size</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tcache_size</span><span class="p">;</span>

<span class="cp">#include &lt;asm/r4kcache.h&gt;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">rm7k_tcache_init</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Writeback and invalidate the primary cache dcache before DMA.</span>
<span class="cm"> * (XXX These need to be fixed ...)</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">rm7k_sc_wback_inv</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">,</span> <span class="n">a</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;rm7k_sc_wback_inv[%08lx,%08lx]&quot;</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>

	<span class="cm">/* Catch bad driver code */</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">blast_scache_range</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">size</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rm7k_tcache_init</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">a</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">tc_pagesize</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">end</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">tc_pagesize</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">while</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">invalidate_tcache_page</span><span class="p">(</span><span class="n">a</span><span class="p">);</span>	<span class="cm">/* Page_Invalidate_T */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">a</span> <span class="o">==</span> <span class="n">end</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">a</span> <span class="o">+=</span> <span class="n">tc_pagesize</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rm7k_sc_inv</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">,</span> <span class="n">a</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;rm7k_sc_inv[%08lx,%08lx]&quot;</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>

	<span class="cm">/* Catch bad driver code */</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">blast_inv_scache_range</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">size</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rm7k_tcache_init</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">a</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">tc_pagesize</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">end</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">tc_pagesize</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">while</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">invalidate_tcache_page</span><span class="p">(</span><span class="n">a</span><span class="p">);</span>	<span class="cm">/* Page_Invalidate_T */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">a</span> <span class="o">==</span> <span class="n">end</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">a</span> <span class="o">+=</span> <span class="n">tc_pagesize</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">blast_rm7k_tcache</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span> <span class="o">=</span> <span class="n">CKSEG0ADDR</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span> <span class="o">=</span> <span class="n">start</span> <span class="o">+</span> <span class="n">tcache_size</span><span class="p">;</span>

	<span class="n">write_c0_taglo</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cache_op</span><span class="p">(</span><span class="n">Page_Invalidate_T</span><span class="p">,</span> <span class="n">start</span><span class="p">);</span>
		<span class="n">start</span> <span class="o">+=</span> <span class="n">tc_pagesize</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This function is executed in uncached address space.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__cpuinit</span> <span class="kt">void</span> <span class="nf">__rm7k_tc_enable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">set_c0_config</span><span class="p">(</span><span class="n">RM7K_CONF_TE</span><span class="p">);</span>

	<span class="n">write_c0_taglo</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">write_c0_taghi</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">tcache_size</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="n">tc_lsize</span><span class="p">)</span>
		<span class="n">cache_op</span><span class="p">(</span><span class="n">Index_Store_Tag_T</span><span class="p">,</span> <span class="n">CKSEG0ADDR</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__cpuinit</span> <span class="kt">void</span> <span class="nf">rm7k_tc_enable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">read_c0_config</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">RM7K_CONF_TE</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">tcache_size</span> <span class="o">==</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">run_uncached</span><span class="p">(</span><span class="n">__rm7k_tc_enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This function is executed in uncached address space.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__cpuinit</span> <span class="kt">void</span> <span class="nf">__rm7k_sc_enable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">set_c0_config</span><span class="p">(</span><span class="n">RM7K_CONF_SE</span><span class="p">);</span>

	<span class="n">write_c0_taglo</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">write_c0_taghi</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">scache_size</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="n">sc_lsize</span><span class="p">)</span>
		<span class="n">cache_op</span><span class="p">(</span><span class="n">Index_Store_Tag_SD</span><span class="p">,</span> <span class="n">CKSEG0ADDR</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__cpuinit</span> <span class="kt">void</span> <span class="nf">rm7k_sc_enable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">read_c0_config</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">RM7K_CONF_SE</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Enabling secondary cache...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">run_uncached</span><span class="p">(</span><span class="n">__rm7k_sc_enable</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rm7k_tcache_init</span><span class="p">)</span>
		<span class="n">rm7k_tc_enable</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rm7k_tc_disable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">blast_rm7k_tcache</span><span class="p">();</span>
	<span class="n">clear_c0_config</span><span class="p">(</span><span class="n">RM7K_CONF_TE</span><span class="p">);</span>
	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rm7k_sc_disable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">clear_c0_config</span><span class="p">(</span><span class="n">RM7K_CONF_SE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rm7k_tcache_init</span><span class="p">)</span>
		<span class="n">rm7k_tc_disable</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">bcache_ops</span> <span class="n">rm7k_sc_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">bc_enable</span> <span class="o">=</span> <span class="n">rm7k_sc_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bc_disable</span> <span class="o">=</span> <span class="n">rm7k_sc_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bc_wback_inv</span> <span class="o">=</span> <span class="n">rm7k_sc_wback_inv</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bc_inv</span> <span class="o">=</span> <span class="n">rm7k_sc_inv</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * This is a probing function like the one found in c-r4k.c, we look for the</span>
<span class="cm"> * wrap around point with different addresses.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__cpuinit</span> <span class="kt">void</span> <span class="nf">__probe_tcache</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">begin</span><span class="p">,</span> <span class="n">end</span><span class="p">,</span> <span class="n">pow2</span><span class="p">;</span>

	<span class="n">begin</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">_stext</span><span class="p">;</span>
	<span class="n">begin</span>  <span class="o">&amp;=</span> <span class="o">~</span><span class="p">((</span><span class="mi">8</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">end</span> <span class="o">=</span> <span class="n">begin</span> <span class="o">+</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="n">set_c0_config</span><span class="p">(</span><span class="n">RM7K_CONF_TE</span><span class="p">);</span>

	<span class="cm">/* Fill size-multiple lines with a valid tag */</span>
	<span class="n">pow2</span> <span class="o">=</span> <span class="p">(</span><span class="mi">256</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="n">begin</span><span class="p">;</span> <span class="n">addr</span> <span class="o">&lt;=</span> <span class="n">end</span><span class="p">;</span> <span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">begin</span> <span class="o">+</span> <span class="n">pow2</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span> <span class="n">addr</span><span class="p">;</span>
		<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;nop&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="o">*</span><span class="n">p</span><span class="p">));</span>
		<span class="n">pow2</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Load first line with a 0 tag, to check after */</span>
	<span class="n">write_c0_taglo</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">write_c0_taghi</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">cache_op</span><span class="p">(</span><span class="n">Index_Store_Tag_T</span><span class="p">,</span> <span class="n">begin</span><span class="p">);</span>

	<span class="cm">/* Look for the wrap-around */</span>
	<span class="n">pow2</span> <span class="o">=</span> <span class="p">(</span><span class="mi">512</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="n">begin</span> <span class="o">+</span> <span class="p">(</span><span class="mi">512</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span> <span class="n">addr</span> <span class="o">&lt;=</span> <span class="n">end</span><span class="p">;</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">begin</span> <span class="o">+</span> <span class="n">pow2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cache_op</span><span class="p">(</span><span class="n">Index_Load_Tag_T</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">read_c0_taglo</span><span class="p">())</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">pow2</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">addr</span> <span class="o">-=</span> <span class="n">begin</span><span class="p">;</span>
	<span class="n">tcache_size</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>

	<span class="n">clear_c0_config</span><span class="p">(</span><span class="n">RM7K_CONF_TE</span><span class="p">);</span>

	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">rm7k_sc_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpuinfo_mips</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">current_cpu_data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">config</span> <span class="o">=</span> <span class="n">read_c0_config</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">RM7K_CONF_SC</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="n">sc_lsize</span><span class="p">;</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">waybit</span><span class="o">=</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">scache_size</span> <span class="o">/</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">ways</span><span class="p">);</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">waysize</span> <span class="o">=</span> <span class="n">scache_size</span> <span class="o">/</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">ways</span><span class="p">;</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">sets</span> <span class="o">=</span> <span class="n">scache_size</span> <span class="o">/</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">*</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">ways</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Secondary cache size %dK, linesize %d bytes.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">scache_size</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">),</span> <span class="n">sc_lsize</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">RM7K_CONF_SE</span><span class="p">))</span>
		<span class="n">rm7k_sc_enable</span><span class="p">();</span>

	<span class="n">bcops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rm7k_sc_ops</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * While we&#39;re at it let&#39;s deal with the tertiary cache.</span>
<span class="cm">	 */</span>

	<span class="n">rm7k_tcache_init</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">tcache_size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">RM7K_CONF_TC</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * No efficient way to ask the hardware for the size of the tcache,</span>
<span class="cm">	 * so must probe for it.</span>
<span class="cm">	 */</span>
	<span class="n">run_uncached</span><span class="p">(</span><span class="n">__probe_tcache</span><span class="p">);</span>
	<span class="n">rm7k_tc_enable</span><span class="p">();</span>
	<span class="n">rm7k_tcache_init</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">tcache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="n">tc_lsize</span><span class="p">;</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">tcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Tertiary cache size %ldK.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="p">(</span><span class="n">tcache_size</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">));</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
