Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Feb 14 02:42:09 2025
| Host         : James running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SineWaveGen_timing_summary_routed.rpt -pb SineWaveGen_timing_summary_routed.pb -rpx SineWaveGen_timing_summary_routed.rpx -warn_on_violation
| Design       : SineWaveGen
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 17          
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (0)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: clk1Mhz (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   64          inf        0.000                      0                   64           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wave_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            wave[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.602ns  (logic 5.049ns (66.413%)  route 2.553ns (33.587%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1                     0.000     0.000 r  wave_reg/CLKARDCLK
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     2.454 r  wave_reg/DOADO[11]
                         net (fo=1, routed)           2.553     5.007    wave_OBUF[11]
    R17                  OBUF (Prop_obuf_I_O)         2.595     7.602 r  wave_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.602    wave[11]
    R17                                                               r  wave[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wave_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            wave[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.450ns  (logic 5.059ns (67.909%)  route 2.391ns (32.091%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1                     0.000     0.000 r  wave_reg/CLKARDCLK
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     2.454 r  wave_reg/DOADO[10]
                         net (fo=1, routed)           2.391     4.845    wave_OBUF[10]
    T17                  OBUF (Prop_obuf_I_O)         2.605     7.450 r  wave_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.450    wave[10]
    T17                                                               r  wave[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wave_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            wave[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.439ns  (logic 5.075ns (68.222%)  route 2.364ns (31.778%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1                     0.000     0.000 r  wave_reg/CLKARDCLK
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.454 r  wave_reg/DOADO[6]
                         net (fo=1, routed)           2.364     4.818    wave_OBUF[6]
    W18                  OBUF (Prop_obuf_I_O)         2.621     7.439 r  wave_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.439    wave[6]
    W18                                                               r  wave[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wave_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            wave[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.438ns  (logic 5.078ns (68.261%)  route 2.361ns (31.739%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1                     0.000     0.000 r  wave_reg/CLKARDCLK
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     2.454 r  wave_reg/DOADO[8]
                         net (fo=1, routed)           2.361     4.815    wave_OBUF[8]
    V17                  OBUF (Prop_obuf_I_O)         2.624     7.438 r  wave_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.438    wave[8]
    V17                                                               r  wave[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wave_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            wave[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.424ns  (logic 5.061ns (68.167%)  route 2.363ns (31.833%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1                     0.000     0.000 r  wave_reg/CLKARDCLK
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 r  wave_reg/DOADO[9]
                         net (fo=1, routed)           2.363     4.817    wave_OBUF[9]
    R18                  OBUF (Prop_obuf_I_O)         2.607     7.424 r  wave_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.424    wave[9]
    R18                                                               r  wave[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wave_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            wave[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.400ns  (logic 5.074ns (68.573%)  route 2.325ns (31.427%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1                     0.000     0.000 r  wave_reg/CLKARDCLK
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     2.454 r  wave_reg/DOADO[7]
                         net (fo=1, routed)           2.325     4.779    wave_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         2.620     7.400 r  wave_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.400    wave[7]
    V18                                                               r  wave[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wave_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            wave[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.279ns  (logic 5.089ns (69.915%)  route 2.190ns (30.085%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1                     0.000     0.000 r  wave_reg/CLKARDCLK
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     2.454 r  wave_reg/DOADO[3]
                         net (fo=1, routed)           2.190     4.644    wave_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         2.635     7.279 r  wave_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.279    wave[3]
    P18                                                               r  wave[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wave_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            wave[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.279ns  (logic 5.097ns (70.033%)  route 2.181ns (29.967%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1                     0.000     0.000 r  wave_reg/CLKARDCLK
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.454 r  wave_reg/DOADO[4]
                         net (fo=1, routed)           2.181     4.635    wave_OBUF[4]
    N17                  OBUF (Prop_obuf_I_O)         2.643     7.279 r  wave_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.279    wave[4]
    N17                                                               r  wave[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wave_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            wave[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.263ns  (logic 5.073ns (69.850%)  route 2.190ns (30.150%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1                     0.000     0.000 r  wave_reg/CLKARDCLK
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.454 r  wave_reg/DOADO[5]
                         net (fo=1, routed)           2.190     4.644    wave_OBUF[5]
    W19                  OBUF (Prop_obuf_I_O)         2.619     7.263 r  wave_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.263    wave[5]
    W19                                                               r  wave[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wave_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            wave[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.239ns  (logic 5.053ns (69.799%)  route 2.186ns (30.201%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1                     0.000     0.000 r  wave_reg/CLKARDCLK
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     2.454 r  wave_reg/DOADO[2]
                         net (fo=1, routed)           2.186     4.640    wave_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         2.599     7.239 r  wave_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.239    wave[2]
    P15                                                               r  wave[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.194ns (59.654%)  route 0.131ns (40.346%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE                         0.000     0.000 r  counter2_reg[1]/C
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  counter2_reg[1]/Q
                         net (fo=9, routed)           0.131     0.277    counter2[1]
    SLICE_X36Y6          LUT4 (Prop_lut4_I0_O)        0.048     0.325 r  counter2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.325    counter20[3]
    SLICE_X36Y6          FDRE                                         r  counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.191ns (56.690%)  route 0.146ns (43.310%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  counter_reg[1]/Q
                         net (fo=5, routed)           0.146     0.292    counter_reg_n_0_[1]
    SLICE_X36Y3          LUT6 (Prop_lut6_I1_O)        0.045     0.337 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.337    p_0_in[5]
    SLICE_X36Y3          FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.188ns (50.606%)  route 0.183ns (49.394%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  counter_reg[1]/Q
                         net (fo=5, routed)           0.183     0.329    counter_reg_n_0_[1]
    SLICE_X36Y3          LUT3 (Prop_lut3_I1_O)        0.042     0.371 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    p_0_in[2]
    SLICE_X36Y3          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.191ns (51.002%)  route 0.183ns (48.998%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  counter_reg[1]/Q
                         net (fo=5, routed)           0.183     0.329    counter_reg_n_0_[1]
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.045     0.374 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.374    p_0_in[1]
    SLICE_X36Y3          FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.188ns (49.677%)  route 0.190ns (50.323%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE                         0.000     0.000 r  counter2_reg[1]/C
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  counter2_reg[1]/Q
                         net (fo=9, routed)           0.190     0.336    counter2[1]
    SLICE_X37Y6          LUT3 (Prop_lut3_I1_O)        0.042     0.378 r  counter2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.378    counter20[2]
    SLICE_X37Y6          FDRE                                         r  counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.191ns (50.073%)  route 0.190ns (49.927%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE                         0.000     0.000 r  counter2_reg[1]/C
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  counter2_reg[1]/Q
                         net (fo=9, routed)           0.190     0.336    counter2[1]
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.045     0.381 r  counter2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.381    counter20[1]
    SLICE_X37Y6          FDRE                                         r  counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.191ns (49.390%)  route 0.196ns (50.610%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  counter_reg[3]/Q
                         net (fo=12, routed)          0.196     0.342    counter_reg[3]
    SLICE_X36Y3          LUT4 (Prop_lut4_I3_O)        0.045     0.387 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.387    p_0_in[3]
    SLICE_X36Y3          FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.188ns (48.261%)  route 0.202ns (51.739%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE                         0.000     0.000 r  counter2_reg[6]/C
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  counter2_reg[6]/Q
                         net (fo=8, routed)           0.202     0.348    counter2[6]
    SLICE_X37Y4          LUT3 (Prop_lut3_I1_O)        0.042     0.390 r  counter2[7]_i_1/O
                         net (fo=1, routed)           0.000     0.390    counter20[7]
    SLICE_X37Y4          FDRE                                         r  counter2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.195ns (49.908%)  route 0.196ns (50.092%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  counter_reg[3]/Q
                         net (fo=12, routed)          0.196     0.342    counter_reg[3]
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.049     0.391 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.391    p_0_in[4]
    SLICE_X36Y3          FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.191ns (48.656%)  route 0.202ns (51.344%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE                         0.000     0.000 r  counter2_reg[6]/C
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  counter2_reg[6]/Q
                         net (fo=8, routed)           0.202     0.348    counter2[6]
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.045     0.393 r  counter2[6]_i_1/O
                         net (fo=1, routed)           0.000     0.393    counter20[6]
    SLICE_X37Y4          FDRE                                         r  counter2_reg[6]/D
  -------------------------------------------------------------------    -------------------





