// Seed: 4083852580
module module_0 (
    output supply1 id_0,
    input uwire id_1,
    input tri0 id_2,
    output wor id_3
);
  final $clog2(44);
  ;
  wire id_5;
  assign module_1.id_1 = 0;
endmodule
module module_0 (
    output supply1 id_0,
    output uwire module_1,
    input wor id_2,
    input tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    output uwire id_6,
    output tri id_7,
    output wor id_8,
    input wand id_9,
    input supply1 id_10,
    output wor id_11,
    output supply1 id_12,
    input tri0 id_13,
    input wor id_14
);
  logic id_16;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14,
      id_1
  );
endmodule
