/**
 *  naken_asm assembler.
 *  Author: Michael Kohn
 *   Email: mike@mikekohn.net
 *     Web: https://www.mikekohn.net/
 * License: GPLv3
 *
 * Copyright 2010-2023 by Michael Kohn
 *
 */

#include "table/riscv.h"

struct _table_riscv table_riscv[] =
{
  // Alias instructions.
  { "nop",        0x00000013, 0xffffffff, OP_NONE,       0 },
  // mv rd, rs           : addi rd, rs, 0
  // not rd, rs          : xori rd, rs, -1
  // neg rd, rs          : sub rd, x0, rs
  // negw rd, rs         : subw rd, x0, rs
  // sext.w rd, rs       : addiw rd, rs, 0
  // seqz rd, rs         : sltiu rd, rs, 1
  // snez rd, rs         : sltu rd, x0, rs
  // sltz rd, rs         : slt rd, rs, x0
  // sgtz rd, rs         : slt rd, x0, rs
  { "mv",         0x00000013, 0xfff0707f, OP_ALIAS_RD_RS1,       0 },
  { "not",        0xfff04013, 0xfff0707f, OP_ALIAS_RD_RS1,       0 },
  { "neg",        0x40000033, 0xfe0ff07f, OP_ALIAS_RD_RS2,       0 },
  { "negw",       0x4000003b, 0xfe0ff07f, OP_ALIAS_RD_RS2, RISCV64 },
  { "sext.w",     0x0000001b, 0xfff0707f, OP_ALIAS_RD_RS1, RISCV64 },
  { "seqz",       0x00103013, 0x0000707f, OP_ALIAS_RD_RS1,       0 },
  { "snez",       0x00003033, 0xfe0ff07f, OP_ALIAS_RD_RS2,       0 },
  { "sltz",       0x00002033, 0xfff0707f, OP_ALIAS_RD_RS1,       0 },
  { "sgtz",       0x00002033, 0xfe0ff07f, OP_ALIAS_RD_RS2,       0 },
  // fmv.s rd rs         : fsgnj.s rd, rs, rs
  // fabs.s rd, rs       : fsgnjx.s rd, rs, rs
  // fneg.s rd, rs       : fsgnjn.s rd, rs, rs
  // fmv.d rd, rs        : fsgnj.d rd, rs, rs
  // fabs.d rd, rs       : fsgnjx.d rd, rs, rs
  // fneg.d rd, rs       : fsgnjn.d rd, rs, rs
  { "fmv.s",      0x20000053, 0xfe00707f, OP_ALIAS_FP_FP,        0 },
  { "fabs.s",     0x20002053, 0xfe00707f, OP_ALIAS_FP_FP,        0 },
  { "fneg.s",     0x20001053, 0xfe00707f, OP_ALIAS_FP_FP,        0 },
  { "fmv.d",      0x22000053, 0xfe00707f, OP_ALIAS_FP_FP,        0 },
  { "fabs.d",     0x22002053, 0xfe00707f, OP_ALIAS_FP_FP,        0 },
  { "fneg.d",     0x22001053, 0xfe00707f, OP_ALIAS_FP_FP,        0 },
  // beqz rs, offset     : beq rs, x0, offset
  // bnez rs, offset     : bne rs, x0, offset
  // blez rs, offset     : bge x0, rs, offset
  // bgez rs, offset     : bge rs, x0, offset
  // bltz rs, offset     : blt rs, x0, offset
  // bgtz rs, offset     : blt x0, rs, offset
  // bgt rs, rt, offset  : blt rt, rs, offset
  // ble rs, rt, offset  : bge rt, rs, offset
  // bgtu rs, rt, offset : bltu rt, rs, offset
  // bleu rs, rt, offset : bgeu rt, rs, offset
  { "beqz",       0x00000063, 0x01f0707f, OP_ALIAS_BR_RS_X0,    0 },
  { "bnez",       0x00001063, 0x01f0707f, OP_ALIAS_BR_RS_X0,    0 },
  { "blez",       0x00005063, 0x01f0707f, OP_ALIAS_BR_X0_RS,    0 },
  { "bgez",       0x00005063, 0x000ff07f, OP_ALIAS_BR_RS_X0,    0 },
  { "bltz",       0x00004063, 0x000ff07f, OP_ALIAS_BR_RS_X0,    0 },
  { "bgtz",       0x00004063, 0x01f0707f, OP_ALIAS_BR_X0_RS,    0 },
  { "bgt",        0x00004063, 0x0000707f, OP_ALIAS_BR_RS_RT,    0 },
  { "ble",        0x00005063, 0x0000707f, OP_ALIAS_BR_RS_RT,    0 },
  { "bgtu",       0x00006063, 0x0000707f, OP_ALIAS_BR_RS_RT,    0 },
  { "bleu",       0x00007063, 0x0000707f, OP_ALIAS_BR_RS_RT,    0 },
  // j offset            : jal x0, offset
  // jal offset          : jal x1, offset
  // jr rs               : jalr x0, rs, 0
  // jalr rs             : jalr x1, rs, 0
  // ret                 : jalr x0, x1, 0
  { "ret",        0x00008067, 0xffffffff, OP_NONE,              0 },
  { "j",          0x0000006f, 0x00000fff, OP_ALIAS_JAL,         0 },
  { "jal",        0x000000ef, 0x00000fff, OP_ALIAS_JAL,         0 },
  { "jr",         0x00000067, 0xfff07fff, OP_ALIAS_JALR,        0 },
  { "jalr",       0x000000e7, 0xfff07fff, OP_ALIAS_JALR,        0 },
  // call offset         : auipc x6, offset[31:12]
  //                       jalr x1, x6, offset[11:0]
  // tail offset         : auipc x6, offset[31:12]
  //                       jalr x0, x6, offset[11:0]
  //{ "call",       0x00000017, 0x0000007f, OP_U_TYPE,            0 },
  //{ "tail",       0x00000017, 0x0000007f, OP_U_TYPE,            0 },
  // fence               : fence iorw, iorw
  { "fence",      0x0000000f, 0xffffffff, OP_NONE,              0 },
  // rdinstret[h] rd     : csrrs rd, instret[h], x0
  // rdcycle[h] rd       : csrrs rd, cycle[h], x0
  // rdtime[h] rd        : csrrs rd, time[h], x0
  { "rdcycle",    0xc0002073, 0xfffff07f, OP_ALIAS_CSR_RD,      0 },
  { "rdcycleh",   0xc8002073, 0xfffff07f, OP_ALIAS_CSR_RD,      0 },
  { "rdtime",     0xc0102073, 0xfffff07f, OP_ALIAS_CSR_RD,      0 },
  { "rdtimeh",    0xc8102073, 0xfffff07f, OP_ALIAS_CSR_RD,      0 },
  { "rdinstret",  0xc0202073, 0xfffff07f, OP_ALIAS_CSR_RD,      0 },
  { "rdinstreth", 0xc8202073, 0xfffff07f, OP_ALIAS_CSR_RD,      0 },
  // fflags = 0x001
  // frm    = 0x002
  // fcsr   = 0x003
  // frcsr rd            : csrrs rd, fcsr, x0
  // fscsr rs            : csrrw x0, fcsr, rs
  // fscsr rd, rs        : csrrw rd, fcsr, rs
  // frrm rd             : csrrs rd, frm, x0
  // fsrm rs             : csrrw x0, frm, rs
  // fsrm rd, rs         : csrrw rd, frm, rs
  // fsrmi imm           : csrrwi x0, frm, imm
  // fsrmi rd, imm       : csrrwi rd, frm, imm
  // frflags rd          : csrrs rd, fflags, x0
  // fsflags rs          : csrrw x0, fflags, rs
  // fsflags rd, rs      : csrrw rd, fflags, rs
  // fsflagsi imm        : csrrwi x0, fflags, imm
  // fsflagsi rd, imm    : csrrwi rd, fflags, imm
  { "frcsr",      0x00302073, 0xfffff07f, OP_ALIAS_CSR_RD,      0 },
  { "fscsr",      0x00301073, 0xfff07fff, OP_ALIAS_CSR_RS1_F,   0 },
  { "fscsr",      0x00301073, 0xfff0707f, OP_ALIAS_CSR_RD_RS1,  0 },
  { "frrm",       0x00202073, 0xfffff07f, OP_ALIAS_CSR_RD,      0 },
  { "fsrm",       0x00201073, 0xfff07fff, OP_ALIAS_CSR_RS1_F,   0 },
  { "fsrm",       0x00201073, 0xfff0707f, OP_ALIAS_CSR_RD_RS1,  0 },
  { "fsrmi",      0x00205073, 0xfff07fff, OP_ALIAS_CSR_UIMM_F,  0 },
  { "fsrmi",      0x00205073, 0xfff0707f, OP_ALIAS_CSR_RD_UIMM, 0 },
  { "frflags",    0x00102073, 0xfffff07f, OP_ALIAS_CSR_RD,      0 },
  { "fsflags",    0x00101073, 0xfff07fff, OP_ALIAS_CSR_RS1_F,   0 },
  { "fsflags",    0x00101073, 0xfff0707f, OP_ALIAS_CSR_RD_RS1,  0 },
  { "fsflagsi",   0x00105073, 0xfff07fff, OP_ALIAS_CSR_UIMM_F,  0 },
  { "fsflagsi",   0x00105073, 0xfff0707f, OP_ALIAS_CSR_RD_UIMM, 0 },
  // csrr rd, csr        : csrrs rd, csr, x0
  // csrw csr, rs        : csrrw x0, csr, rs
  // csrs csr, rs        : csrrs x0, csr, rs
  // csrc csr, rs        : csrrc x0, csr, rs
  // csrwi csr, imm      : csrrwi x0, csr, imm
  // csrsi csr, imm      : csrrsi x0, csr, imm
  // csrci csr, imm      : csrrci x0, csr, imm
  { "csrr",       0x00002073, 0x000ff07f, OP_ALIAS_RD_CSR,      0 },
  { "csrw",       0x00001073, 0x00007fff, OP_ALIAS_CSR_RS1,     0 },
  { "csrs",       0x00002073, 0x00007fff, OP_ALIAS_CSR_RS1,     0 },
  { "csrc",       0x00003073, 0x00007fff, OP_ALIAS_CSR_RS1,     0 },
  { "csrwi",      0x00005073, 0x00007fff, OP_ALIAS_CSR_UIMM,    0 },
  { "csrsi",      0x00006073, 0x00007fff, OP_ALIAS_CSR_UIMM,    0 },
  { "csrci",      0x00007073, 0x00007fff, OP_ALIAS_CSR_UIMM,    0 },
  // Regular instructions.
  { "lui",        0x00000037, 0x0000007f, OP_U_TYPE,     0 },
  { "li.w",       0x00002077, 0xc000707f, OP_CISC_IMM32, 0 }, // CISC-V
  { "li.d",       0x00003077, 0xc000707f, OP_CISC_IMM64, 0 }, // CISC-V
  { "lb.base",    0x40002077, 0xc000707f, OP_CISC_BASE,  0 }, // CISC-V
  { "lh.base",    0x40002077, 0xc000707f, OP_CISC_BASE,  0 }, // CISC-V
  { "lw.base",    0x40002077, 0xc000707f, OP_CISC_BASE,  0 }, // CISC-V
  { "lbu.base",   0x40002077, 0xc000707f, OP_CISC_BASE,  0 }, // CISC-V
  { "lhu.base",   0x40002077, 0xc000707f, OP_CISC_BASE,  0 }, // CISC-V
  { "sb.base",    0x80002077, 0xc000707f, OP_CISC_BASE,  0 }, // CISC-V
  { "sh.base",    0x80002077, 0xc000707f, OP_CISC_BASE,  0 }, // CISC-V
  { "sw.base",    0x80002077, 0xc000707f, OP_CISC_BASE,  0 }, // CISC-V
  { "auipc",      0x00000017, 0x0000007f, OP_U_TYPE,     0 },
  { "jal",        0x0000006f, 0x0000007f, OP_UJ_TYPE,    0 },
  { "jalr",       0x00000067, 0x0000707f, OP_I_TYPE,     0 },
  { "beq",        0x00000063, 0x0000707f, OP_SB_TYPE,    0 },
  { "bne",        0x00001063, 0x0000707f, OP_SB_TYPE,    0 },
  { "blt",        0x00004063, 0x0000707f, OP_SB_TYPE,    0 },
  { "bge",        0x00005063, 0x0000707f, OP_SB_TYPE,    0 },
  { "bltu",       0x00006063, 0x0000707f, OP_SB_TYPE,    0 },
  { "bgeu",       0x00007063, 0x0000707f, OP_SB_TYPE,    0 },

  { "lb",         0x00000003, 0x0000707f, OP_RD_INDEX_R, 0 },
  { "lh",         0x00001003, 0x0000707f, OP_RD_INDEX_R, 0 },
  { "lw",         0x00002003, 0x0000707f, OP_RD_INDEX_R, 0 },
  { "lbu",        0x00004003, 0x0000707f, OP_RD_INDEX_R, 0 },
  { "lhu",        0x00005003, 0x0000707f, OP_RD_INDEX_R, 0 },
  { "sb",         0x00000023, 0x0000707f, OP_RS_INDEX_R, 0 },
  { "sh",         0x00001023, 0x0000707f, OP_RS_INDEX_R, 0 },
  { "sw",         0x00002023, 0x0000707f, OP_RS_INDEX_R, 0 },

  { "lb.pre",     0x0000000b, 0x0000707f, OP_RD_INDEX_R, 0 }, // CISC-V
  { "lh.pre",     0x0000100b, 0x0000707f, OP_RD_INDEX_R, 0 }, // CISC-V
  { "lw.pre",     0x0000200b, 0x0000707f, OP_RD_INDEX_R, 0 }, // CISC-V
  { "lbu.pre",    0x0000400b, 0x0000707f, OP_RD_INDEX_R, 0 }, // CISC-V
  { "lhu.pre",    0x0000500b, 0x0000707f, OP_RD_INDEX_R, 0 }, // CISC-V
  { "sb.pre",     0x0000002b, 0x0000707f, OP_RS_INDEX_R, 0 }, // CISC-V
  { "sh.pre",     0x0000102b, 0x0000707f, OP_RS_INDEX_R, 0 }, // CISC-V
  { "sw.pre",     0x0000202b, 0x0000707f, OP_RS_INDEX_R, 0 }, // CISC-V

  { "lb.post",    0x0000000f, 0x0000707f, OP_RD_INDEX_R, 0 }, // CISC-V
  { "lh.post",    0x0000100f, 0x0000707f, OP_RD_INDEX_R, 0 }, // CISC-V
  { "lw.post",    0x0000200f, 0x0000707f, OP_RD_INDEX_R, 0 }, // CISC-V
  { "lbu.post",   0x0000400f, 0x0000707f, OP_RD_INDEX_R, 0 }, // CISC-V
  { "lhu.post",   0x0000500f, 0x0000707f, OP_RD_INDEX_R, 0 }, // CISC-V
  { "sb.post",    0x0000002f, 0x0000707f, OP_RS_INDEX_R, 0 }, // CISC-V
  { "sh.post",    0x0000102f, 0x0000707f, OP_RS_INDEX_R, 0 }, // CISC-V
  { "sw.post",    0x0000202f, 0x0000707f, OP_RS_INDEX_R, 0 }, // CISC-V

  { "addi",       0x00000013, 0x0000707f, OP_I_TYPE,     0 },
  { "slti",       0x00002013, 0x0000707f, OP_I_TYPE,     0 },
  { "sltiu",      0x00003013, 0x0000707f, OP_I_TYPE,     0 },
  { "xori",       0x00004013, 0x0000707f, OP_I_TYPE,     0 },
  { "ori",        0x00006013, 0x0000707f, OP_I_TYPE,     0 },
  { "andi",       0x00007013, 0x0000707f, OP_I_TYPE,     0 },
  { "slli",       0x00001013, 0xfe00707f, OP_SHIFT,      0 },
  { "srli",       0x00005013, 0xfe00707f, OP_SHIFT,      0 },
  { "srai",       0x40005013, 0xfe00707f, OP_SHIFT,      0 },
  { "add",        0x00000033, 0xfe00707f, OP_R_TYPE,     0 },
  { "sub",        0x40000033, 0xfe00707f, OP_R_TYPE,     0 },
  { "sll",        0x00001033, 0xfe00707f, OP_R_TYPE,     0 },
  { "slt",        0x00002033, 0xfe00707f, OP_R_TYPE,     0 },
  { "sltu",       0x00003033, 0xfe00707f, OP_R_TYPE,     0 },
  { "xor",        0x00004033, 0xfe00707f, OP_R_TYPE,     0 },
  { "srl",        0x00005033, 0xfe00707f, OP_R_TYPE,     0 },
  { "sra",        0x40005033, 0xfe00707f, OP_R_TYPE,     0 },
  { "or",         0x00006033, 0xfe00707f, OP_R_TYPE,     0 },
  { "and",        0x00007033, 0xfe00707f, OP_R_TYPE,     0 },
  { "fence",      0x0000000f, 0xf00fffff, OP_FENCE,      0 },
  { "fence.i",    0x0000100f, 0xffffffff, OP_FFFF,       0 },
  { "ecall",      0x00000073, 0xffffffff, OP_FFFF,       0 },
  { "ebreak",     0x00100073, 0xffffffff, OP_FFFF,       0 },
  { "csrrw",      0x00001073, 0x0000707f, OP_CSR_REG,    0 },
  { "csrrs",      0x00002073, 0x0000707f, OP_CSR_REG,    0 },
  { "csrrc",      0x00003073, 0x0000707f, OP_CSR_REG,    0 },
  { "csrrwi",     0x00005073, 0x0000707f, OP_CSR_UIMM,   0 },
  { "csrrsi",     0x00006073, 0x0000707f, OP_CSR_UIMM,   0 },
  { "csrrci",     0x00007073, 0x0000707f, OP_CSR_UIMM,   0 },
  { "lwu",        0x00006003, 0x0000707f, OP_RD_INDEX_R, RISCV64 },
  { "ld",         0x00003003, 0x0000707f, OP_RD_INDEX_R, RISCV64 },
  { "sd",         0x00003023, 0x0000707f, OP_RS_INDEX_R, RISCV64 },
  //{ "slli",       0x00001013, 0xfe00707f, OP_SHIFT,      RISCV64 },
  //{ "srli",       0x00005013, 0xfe00707f, OP_SHIFT,      RISCV64 },
  //{ "srai",       0x40005013, 0xfe00707f, OP_SHIFT,      RISCV64 },
  { "addiw",      0x0000001b, 0x0000707f, OP_I_TYPE,     RISCV64 },
  { "slliw",      0x0000101b, 0xfe00707f, OP_SHIFT,      RISCV64 },
  { "srliw",      0x0000501b, 0xfe00707f, OP_SHIFT,      RISCV64 },
  { "sraiw",      0x4000501b, 0xfe00707f, OP_SHIFT,      RISCV64 },
  { "addw",       0x0000003b, 0xfe00707f, OP_R_TYPE,     RISCV64 },
  { "subw",       0x4000003b, 0xfe00707f, OP_R_TYPE,     RISCV64 },
  { "sllw",       0x0000103b, 0xfe00707f, OP_R_TYPE,     RISCV64 },
  { "srlw",       0x0000503b, 0xfe00707f, OP_R_TYPE,     RISCV64 },
  { "sraw",       0x4000503b, 0xfe00707f, OP_R_TYPE,     RISCV64 },
  { "mul",        0x02000033, 0xfe00707f, OP_R_TYPE,     0 },
  { "mulh",       0x02001033, 0xfe00707f, OP_R_TYPE,     0 },
  { "mulhsu",     0x02002033, 0xfe00707f, OP_R_TYPE,     0 },
  { "mulhu",      0x02003033, 0xfe00707f, OP_R_TYPE,     0 },
  { "div",        0x02004033, 0xfe00707f, OP_R_TYPE,     0 },
  { "divu",       0x02005033, 0xfe00707f, OP_R_TYPE,     0 },
  { "rem",        0x02006033, 0xfe00707f, OP_R_TYPE,     0 },
  { "remu",       0x02007033, 0xfe00707f, OP_R_TYPE,     0 },
  { "mulw",       0x0200003b, 0xfe00707f, OP_R_TYPE,     RISCV64 },
  { "divw",       0x0200403b, 0xfe00707f, OP_R_TYPE,     RISCV64 },
  { "divuw",      0x0200503b, 0xfe00707f, OP_R_TYPE,     RISCV64 },
  { "remw",       0x0200603b, 0xfe00707f, OP_R_TYPE,     RISCV64 },
  { "remuw",      0x0200703b, 0xfe00707f, OP_R_TYPE,     RISCV64 },
  { "lr.w",       0x1000202f, 0xf800707f, OP_LR,         0 },
  { "sc.w",       0x1800202f, 0xf800707f, OP_STD_EXT,    0 },
  { "amoswap.w",  0x0800202f, 0xf800707f, OP_STD_EXT,    0 },
  { "amoadd.w",   0x0000202f, 0xf800707f, OP_STD_EXT,    0 },
  { "amoxor.w",   0x2000202f, 0xf800707f, OP_STD_EXT,    0 },
  { "amoand.w",   0x6000202f, 0xf800707f, OP_STD_EXT,    0 },
  { "amoor.w",    0x4000202f, 0xf800707f, OP_STD_EXT,    0 },
  { "amomin.w",   0x8000202f, 0xf800707f, OP_STD_EXT,    0 },
  { "amomax.w",   0xa000202f, 0xf800707f, OP_STD_EXT,    0 },
  { "amominu.w",  0xc000202f, 0xf800707f, OP_STD_EXT,    0 },
  { "amomaxu.w",  0xe000202f, 0xf800707f, OP_STD_EXT,    0 },
  { "lr.d",       0x1000302f, 0xf800707f, OP_LR,         0 },
  { "sc.d",       0x1800302f, 0xf800707f, OP_STD_EXT,    0 },
  { "amoswap.d",  0x0800302f, 0xf800707f, OP_STD_EXT,    0 },
  { "amoadd.d",   0x0000302f, 0xf800707f, OP_STD_EXT,    0 },
  { "amoxor.d",   0x2000302f, 0xf800707f, OP_STD_EXT,    0 },
  { "amoand.d",   0x6000302f, 0xf800707f, OP_STD_EXT,    0 },
  { "amoor.d",    0x4000302f, 0xf800707f, OP_STD_EXT,    0 },
  { "amomin.d",   0x8000302f, 0xf800707f, OP_STD_EXT,    0 },
  { "amomax.d",   0xa000302f, 0xf800707f, OP_STD_EXT,    0 },
  { "amominu.d",  0xc000302f, 0xf800707f, OP_STD_EXT,    0 },
  { "amomaxu.d",  0xe000302f, 0xf800707f, OP_STD_EXT,    0 },
  { "flw",        0x00002007, 0x0000707f, OP_FD_INDEX_R, 0 },
  { "fsw",        0x00002027, 0x0000707f, OP_FS_INDEX_R, 0 },
  { "fmadd.s",    0x00000043, 0x0600007f, OP_FP_FP_FP_FP_RM, 0 },
  { "fmsub.s",    0x00000047, 0x0600007f, OP_FP_FP_FP_FP_RM, 0 },
  { "fnmsub.s",   0x0000004b, 0x0600007f, OP_FP_FP_FP_FP_RM, 0 },
  { "fnmadd.s",   0x0000004f, 0x0600007f, OP_FP_FP_FP_FP_RM, 0 },
  { "fadd.s",     0x00000053, 0xfe00007f, OP_FP_FP_FP_RM, 0 },
  { "fsub.s",     0x08000053, 0xfe00007f, OP_FP_FP_FP_RM, 0 },
  { "fmul.s",     0x10000053, 0xfe00007f, OP_FP_FP_FP_RM, 0 },
  { "fdiv.s",     0x18000053, 0xfe00007f, OP_FP_FP_FP_RM, 0 },
  { "fsqrt.s",    0x58000053, 0xfff0007f, OP_FP_FP_RM,    0 },
  { "fsgnj.s",    0x20000053, 0xfe00707f, OP_FP_FP_FP,    0 },
  { "fsgnjn.s",   0x20001053, 0xfe00707f, OP_FP_FP_FP,    0 },
  { "fsgnjx.s",   0x20002053, 0xfe00707f, OP_FP_FP_FP,    0 },
  { "fmin.s",     0x28000053, 0xfe00707f, OP_FP_FP_FP,    0 },
  { "fmax.s",     0x28001053, 0xfe00707f, OP_FP_FP_FP,    0 },
  { "fcvt.w.s",   0xc0000053, 0xfff0007f, OP_R_FP_RM,     0 },
  { "fcvt.wu.s",  0xc0100053, 0xfff0007f, OP_R_FP_RM,     0 },
  { "fmv.x.s",    0xe0000053, 0xfe00707f, OP_R_FP,        0 },
  { "feq.s",      0xa0002053, 0xfe00707f, OP_R_FP_FP,     0 },
  { "flt.s",      0xa0001053, 0xfe00707f, OP_R_FP_FP,     0 },
  { "fle.s",      0xa0000053, 0xfe00707f, OP_R_FP_FP,     0 },
  { "fclass.s",   0xe0001053, 0xfff0707f, OP_R_FP,        0 },
  { "fcvt.s.w",   0xd0000053, 0xfff0007f, OP_FP_R_RM,     0 },
  { "fcvt.s.wu",  0xd0100053, 0xfff0007f, OP_FP_R_RM,     0 },
  { "fmv.s.x",    0xf0000053, 0xfff0707f, OP_FP_R,        0 },
  { "fcvt.l.s",   0xc0200053, 0xfff0007f, OP_R_FP_RM,     0 },
  { "fcvt.lu.s",  0xc0300053, 0xfff0007f, OP_R_FP_RM,     0 },
  { "fcvt.s.l",   0xd0200053, 0xfff0007f, OP_FP_R_RM,     0 },
  { "fcvt.s.lu",  0xd0300053, 0xfff0007f, OP_FP_R_RM,     0 },
  { "fld",        0x00003007, 0x0000707f, OP_FD_INDEX_R,  0 },
  { "fsd",        0x00003027, 0x0000707f, OP_FS_INDEX_R,  0 },
  { "fmadd.d",    0x02000043, 0x0600007f, OP_FP_FP_FP_FP_RM, 0 },
  { "fmsub.d",    0x02000047, 0x0600007f, OP_FP_FP_FP_FP_RM, 0 },
  { "fnmsub.d",   0x0200004b, 0x0600007f, OP_FP_FP_FP_FP_RM, 0 },
  { "fnmadd.d",   0x0200004f, 0x0600007f, OP_FP_FP_FP_FP_RM, 0 },
  { "fadd.d",     0x02000053, 0xfe00007f, OP_FP_FP_FP_RM, 0 },
  { "fsub.d",     0x0a000053, 0xfe00007f, OP_FP_FP_FP_RM, 0 },
  { "fmul.d",     0x12000053, 0xfe00007f, OP_FP_FP_FP_RM, 0 },
  { "fdiv.d",     0x1a000053, 0xfe00007f, OP_FP_FP_FP_RM, 0 },
  { "fsqrt.d",    0x5a000053, 0xfff0007f, OP_FP_FP_RM,    0 },
  { "fsgnj.d",    0x22000053, 0xfe00707f, OP_FP_FP_FP,    0 },
  { "fsgnjn.d",   0x22001053, 0xfe00707f, OP_FP_FP_FP,    0 },
  { "fsgnjx.d",   0x22002053, 0xfe00707f, OP_FP_FP_FP,    0 },
  { "fmin.d",     0x2a000053, 0xfe00707f, OP_FP_FP_FP,    0 },
  { "fmax.d",     0x2a001053, 0xfe00707f, OP_FP_FP_FP,    0 },
  { "fcvt.s.d",   0x40100053, 0xfff0007f, OP_FP_FP_RM,    0 },
  // FIXME - Documentation says this can take an RM, gnu-as says otherwise
  { "fcvt.d.s",   0x42000053, 0xfff0007f, OP_FP_FP,       0 },
  { "feq.d",      0xa2002053, 0xfe00707f, OP_R_FP_FP,     0 },
  { "flt.d",      0xa2001053, 0xfe00707f, OP_R_FP_FP,     0 },
  { "fle.d",      0xa2000053, 0xfe00707f, OP_R_FP_FP,     0 },
  { "fclass.d",   0xe2001053, 0xfff0707f, OP_R_FP,        0 },
  { "fcvt.w.d",   0xc2000053, 0xfff0007f, OP_R_FP_RM,     0 },
  { "fcvt.wu.d",  0xc2100053, 0xfff0007f, OP_R_FP_RM,     0 },
  // FIXME - Documentation says this can take an RM, gnu-as says otherwise
  { "fcvt.d.w",   0xd2000053, 0xfff0007f, OP_FP_R,        0 },
  // FIXME - Documentation says this can take an RM, gnu-as says otherwise
  { "fcvt.d.wu",  0xd2100053, 0xfff0007f, OP_FP_R,        0 },
  { "fcvt.l.d",   0xc2200053, 0xfff0007f, OP_R_FP_RM,     0 },
  { "fcvt.lu.d",  0xc2300053, 0xfff0007f, OP_R_FP_RM,     0 },
  { "fmv.x.d",    0xe2000053, 0xfff0707f, OP_R_FP,        0 },
  { "fcvt.d.l",   0xd2200053, 0xfff0007f, OP_FP_R_RM,     0 },
  { "fcvt.d.lu",  0xd2300053, 0xfff0007f, OP_FP_R_RM,     0 },
  { "fmv.d.x",    0xf2000053, 0xfff0707f, OP_FP_R,        0 },
  // Privileged Instructions?
  { "uret",       0x00200073, 0xffffffff, OP_NONE,        0 },
  { "sret",       0x10200073, 0xffffffff, OP_NONE,        0 },
  { "hret",       0x20200073, 0xffffffff, OP_NONE,        0 },
  { "mret",       0x30200073, 0xffffffff, OP_NONE,        0 },
  { "wfi",        0x10500073, 0xffffffff, OP_NONE,        0 },
  { "sfence.vm",  0x10400073, 0xfff07fff, OP_RS1,         0 },
  { NULL,                  0,          0, 0,              0 }
};

struct _table_riscv_comp table_riscv_comp[] =
{
  // Quadrant 0.
  { "c.addi4spn",  0x0000, 0xe003, OP_COMP_RD_NZUIMM,  0 },
  { "c.fld",       0x2000, 0xe003, OP_COMP_UIMM53_76,  RISCV_FP },
  { "c.lq",        0x2000, 0xe003, OP_COMP_UIMM548_76, RISCV128 },
  { "c.lw",        0x4000, 0xe003, OP_COMP_UIMM53_26,  0 },
  { "c.flw",       0x6000, 0xe003, OP_COMP_UIMM53_26,  RISCV_FP },
  { "c.ld",        0x6000, 0xe003, OP_COMP_UIMM53_76,  RISCV64 | RISCV128 },
  { "c.fsd",       0xa000, 0xe003, OP_COMP_UIMM53_76,  RISCV_FP },
  { "c.sq",        0xa000, 0xe003, OP_COMP_UIMM548_76, RISCV128 },
  { "c.sw",        0xc000, 0xe003, OP_COMP_UIMM53_26,  0 },
  { "c.fsw",       0xe000, 0xe003, OP_COMP_UIMM53_26,  RISCV_FP },
  { "c.sd",        0xe000, 0xe003, OP_COMP_UIMM53_76,  RISCV64 | RISCV128 },

  // Quadrant 1.
  { "c.nop",       0x0001, 0xffff, OP_NONE,            0 },
  { "c.addi",      0x0001, 0xe003, OP_COMP_RD_NZIMM5,  0 },
  { "c.jal",       0x2001, 0xe003, OP_COMP_JUMP,       0 },
  { "c.addiw",     0x2001, 0xe003, OP_COMP_RD_IMM5,    0 },
  { "c.li",        0x4001, 0xe003, OP_COMP_RD_IMM5,    0 },
  { "c.addi16sp",  0x6101, 0xef83, OP_COMP_9_46875,    0 },
  { "c.lui",       0x6001, 0xe003, OP_COMP_RD_17_1612, 0 },
  { "c.srli64",    0x8001, 0xfc7f, OP_COMP_RD,         RISCV128 },
  { "c.srai64",    0x8401, 0xfc7f, OP_COMP_RD,         RISCV128 },
  { "c.srli",      0x8001, 0xec03, OP_COMP_RD_NZ5_40,  0 },
  { "c.srai",      0x8401, 0xec03, OP_COMP_RD_NZ5_40,  0 },
  { "c.andi",      0x8801, 0xec03, OP_COMP_RD_5_40,    0 },
  { "c.sub",       0x8c01, 0xfc63, OP_COMP_RD_RS2,     0 },
  { "c.xor",       0x8c21, 0xfc63, OP_COMP_RD_RS2,     0 },
  { "c.or",        0x8c41, 0xfc63, OP_COMP_RD_RS2,     0 },
  { "c.and",       0x8c61, 0xfc63, OP_COMP_RD_RS2,     0 },
  { "c.subw",      0x9c01, 0xfc63, OP_COMP_RD_RS2,     0 },
  { "c.addw",      0x9c21, 0xfc63, OP_COMP_RD_RS2,     0 },
  { "c.j",         0xa001, 0xe003, OP_COMP_JUMP,       0 },
  { "c.beqz",      0xc001, 0xe003, OP_COMP_BRANCH,     0 },
  { "c.bnez",      0xe001, 0xe003, OP_COMP_BRANCH,     0 },

  // Quadrant 2.
  { "c.slli",      0x0002, 0xe003, OP_COMP_RD_NZIMM5  ,0 },
  { "c.slli64",    0x0002, 0xe003, OP_COMP_RD32,       RISCV128 },
  { "c.fldsp",     0x2002, 0xe003, OP_COMP_RD_5_4386,  RISCV_FP },
  { "c.lqsp",      0x2002, 0xe003, OP_COMP_RD_5_496,   RISCV128 },
  { "c.lwsp",      0x4002, 0xe003, OP_COMP_RD_5_4276,  0 },
  { "c.flwsp",     0x6002, 0xe003, OP_COMP_RD_5_4276,  RISCV_FP },
  { "c.ldsp",      0x6002, 0xe003, OP_COMP_RD_5_4386,  RISCV64 | RISCV128 },
  { "c.jr",        0x8002, 0xf07f, OP_COMP_RD32,       0 },
  { "c.mv",        0x8002, 0xf003, OP_COMP_RS1_RS2,    0 },
  { "c.ebreak",    0x9002, 0xffff, OP_NONE,            0 },
  { "c.jalr",      0x9002, 0xf07f, OP_COMP_RD32,       0 },
  { "c.add",       0x9002, 0xf003, OP_COMP_RS1_RS2,    0 },
  { "c.fsdsp",     0xa002, 0xe003, OP_COMP_5386_RS2,   RISCV_FP },
  { "c.sqsp",      0xa002, 0xe003, OP_COMP_5496_RS2,   RISCV128 },
  { "c.swsp",      0xc002, 0xe003, OP_COMP_5276_RS2,   0 },
  { "c.fswsp",     0xe002, 0xe003, OP_COMP_5276_RS2,   RISCV_FP },
  { "c.sdsp",      0xe002, 0xe003, OP_COMP_5386_RS2,   RISCV64 | RISCV128 },
  // Huawei extensions that collide with c.fsd, c.fld, c.fsdp, c.fldsp.
  { "c.sb",        0xa000, 0xe003, OP_COMP_HUA_043_21, 0 },
  { "c.lbu",       0x2000, 0xe003, OP_COMP_HUA_043_21, 0 },
  { "c.sh",        0xa002, 0xe003, OP_COMP_HUA_53_21,  0 },
  { "c.lhu",       0x2002, 0xe003, OP_COMP_HUA_53_21,  0 },
  { NULL,               0,      0, 0,                  0 }
};

int8_t RiscvPerm::nzuimm[11] =     { 5,  4,  9,  8,  7,  6, 2, 3, -1, -1, -1 };
int8_t RiscvPerm::uimm53_76[11] =  { 5,  4,  3, -1, -1, -1, 7, 6, -1, -1, -1 };
int8_t RiscvPerm::uimm548_76[11] = { 5,  4,  8, -1, -1, -1, 7, 6, -1, -1, -1 };
int8_t RiscvPerm::uimm53_26[11] =  { 5,  4,  3, -1, -1, -1, 2, 6, -1, -1, -1 };
int8_t RiscvPerm::jump[11] =       { 11, 4,  9,  8, 10,  6, 7, 3,  2,  1,  5 };
int8_t RiscvPerm::imm9_46875[11] = { 9, -1, -1, -1, -1, -1, 4, 6,  8,  7,  5 };
int8_t RiscvPerm::nzimm5[11] =     { 5, -1, -1, -1, -1, -1, 4, 3,  2,  1,  0 };
int8_t RiscvPerm::imm5[11] =       { 5, -1, -1, -1, -1, -1, 4, 3,  2,  1,  0 };
int8_t RiscvPerm::imm17_1612[11] = {17, -1, -1, -1, -1, -1,16,15, 14, 13, 12 };
int8_t RiscvPerm::branch[11]     = { 8,  4,  3, -1, -1, -1, 7, 6,  2,  1,  5 };
int8_t RiscvPerm::uimm5_4386[11] = { 5, -1, -1, -1, -1, -1, 4, 3,  8,  7,  6 };
int8_t RiscvPerm::uimm5_496[11]  = { 8, -1, -1, -1, -1, -1, 4, 9,  8,  7,  6 };
int8_t RiscvPerm::uimm5_4276[11] = { 5, -1, -1, -1, -1, -1, 4, 3,  2,  7,  6 };
int8_t RiscvPerm::uimm5386[11] =   { 5,  4,  3,  8,  7,  6,-1,-1, -1, -1, -1 };
int8_t RiscvPerm::uimm5496[11] =   { 5,  4,  9,  8,  7,  6,-1,-1, -1, -1, -1 };
int8_t RiscvPerm::uimm5276[11] =   { 5,  4,  3,  2,  7,  6,-1,-1, -1, -1, -1 };
int8_t RiscvPerm::uimm043_21[11] = { 0,  4,  3, -1, -1, -1, 2, 1, -1, -1, -1 };
int8_t RiscvPerm::uimm53_21[11] =  { 5,  3,  3, -1, -1, -1, 2, 1, -1, -1, -1 };

