<openfpga_architecture>
    <technology_library>
        <device_library>
            <device_model name="logic" type="transistor">
                <lib type="industry" corner="TOP_TT" ref="M" path="${OPENFPGA_PATH}/openfpga_flow/tech/PTM_45nm/45nm.pm"/>
                <design vdd="0.9" pn_ratio="2"/>
                <pmos name="pch" chan_length="40e-9" min_width="140e-9" variation="logic_transistor_var"/>
                <nmos name="nch" chan_length="40e-9" min_width="140e-9" variation="logic_transistor_var"/>
            </device_model>
            <device_model name="io" type="transistor">
                <lib type="academia" ref="M" path="${OPENFPGA_PATH}/openfpga_flow/tech/PTM_45nm/45nm.pm"/>
                <design vdd="2.5" pn_ratio="3"/>
                <pmos name="pch_25" chan_length="270e-9" min_width="320e-9" variation="io_transistor_var"/>
                <nmos name="nch_25" chan_length="270e-9" min_width="320e-9" variation="io_transistor_var"/>
            </device_model>
        </device_library>
        <variation_library>
            <variation name="logic_transistor_var" abs_deviation="0.1" num_sigma="3"/>
            <variation name="io_transistor_var" abs_deviation="0.1" num_sigma="3"/>
        </variation_library>
    </technology_library>
    <circuit_library>
        <circuit_model type="inv_buf" name="INVTX1" prefix="INVTX1" is_default="true">
            <design_technology type="cmos" topology="inverter" size="1"/>
            <device_technology device_model_name="logic"/>
            <port type="input" prefix="in" size="1"/>
            <port type="output" prefix="out" size="1"/>
        </circuit_model>
        <circuit_model type="inv_buf" name="buf4" prefix="buf4" is_default="false">
            <design_technology type="cmos" topology="buffer" size="1" num_level="2" f_per_stage="4"/>
            <device_technology device_model_name="logic"/>
            <port type="input" prefix="in" size="1"/>
            <port type="output" prefix="out" size="1"/>
        </circuit_model>
        <circuit_model type="inv_buf" name="tap_buf4" prefix="tap_buf4" is_default="false">
            <design_technology type="cmos" topology="buffer" size="1" num_level="3" f_per_stage="4"/>
            <device_technology device_model_name="logic"/>
            <port type="input" prefix="in" size="1"/>
            <port type="output" prefix="out" size="1"/>
        </circuit_model>
        <circuit_model type="pass_gate" name="TGATE" prefix="TGATE" is_default="true">
            <design_technology type="cmos" topology="transmission_gate" nmos_size="1" pmos_size="2"/>
            <device_technology device_model_name="logic"/>
            <input_buffer exist="false"/>
            <output_buffer exist="false"/>
            <port type="input" prefix="in" size="1"/>
            <port type="input" prefix="sel" size="1"/>
            <port type="input" prefix="selb" size="1"/>
            <port type="output" prefix="out" size="1"/>
        </circuit_model>
        <circuit_model type="chan_wire" name="chan_segment" prefix="track_seg" is_default="true">
            <design_technology type="cmos"/>
            <input_buffer exist="false"/>
            <output_buffer exist="false"/>
            <port type="input" prefix="in" size="1"/>
            <port type="output" prefix="out" size="1"/>
            <wire_param model_type="pi" R="101" C="22.5e-15" num_level="1"/>
            <!-- model_type could be T, res_val and cap_val DON'T CARE -->
        </circuit_model>
        <circuit_model type="wire" name="direct_interc" prefix="direct_interc" is_default="true">
            <design_technology type="cmos"/>
            <input_buffer exist="false"/>
            <output_buffer exist="false"/>
            <port type="input" prefix="in" size="1"/>
            <port type="output" prefix="out" size="1"/>
            <wire_param model_type="pi" R="0" C="0" num_level="1"/>
        </circuit_model>
        <circuit_model type="mux" name="mux_2level" prefix="mux_2level" dump_structural_verilog="true">
            <design_technology type="cmos" structure="multi_level" num_level="2" add_const_input="true" const_input_val="1"/>
            <input_buffer exist="true" circuit_model_name="INVTX1"/>
            <output_buffer exist="true" circuit_model_name="INVTX1"/>
            <pass_gate_logic circuit_model_name="TGATE"/>
            <port type="input" prefix="in" size="1"/>
            <port type="output" prefix="out" size="1"/>
            <port type="sram" prefix="sram" size="1"/>
        </circuit_model>
        <circuit_model type="mux" name="mux_2level_tapbuf" prefix="mux_2level_tapbuf" dump_structural_verilog="true">
            <design_technology type="cmos" structure="multi_level" num_level="2" add_const_input="true" const_input_val="1"/>
            <input_buffer exist="true" circuit_model_name="INVTX1"/>
            <output_buffer exist="true" circuit_model_name="tap_buf4"/>
            <pass_gate_logic circuit_model_name="TGATE"/>
            <port type="input" prefix="in" size="1"/>
            <port type="output" prefix="out" size="1"/>
            <port type="sram" prefix="sram" size="1"/>
        </circuit_model>
        <circuit_model type="mux" name="mux_1level_tapbuf" prefix="mux_1level_tapbuf" is_default="true" dump_structural_verilog="true">
            <design_technology type="cmos" structure="one_level" add_const_input="true" const_input_val="1"/>
            <input_buffer exist="true" circuit_model_name="INVTX1"/>
            <output_buffer exist="true" circuit_model_name="tap_buf4"/>
            <pass_gate_logic circuit_model_name="TGATE"/>
            <port type="input" prefix="in" size="1"/>
            <port type="output" prefix="out" size="1"/>
            <port type="sram" prefix="sram" size="1"/>
        </circuit_model>
        <!--DFF subckt ports should be defined as <D> <Q> <CLK> <RESET> <SET>  -->
        <circuit_model type="ff" name="DFFSRQ" prefix="DFFSRQ" spice_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/spice/dff.sp" verilog_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/verilog/dff.v">
            <design_technology type="cmos"/>
            <input_buffer exist="true" circuit_model_name="INVTX1"/>
            <output_buffer exist="true" circuit_model_name="INVTX1"/>
            <port type="input" prefix="D" size="1"/>
            <port type="input" prefix="set" lib_name="SET" size="1" is_global="true" default_val="0" is_set="true"/>
            <port type="input" prefix="reset" lib_name="RST" size="1" is_global="true" default_val="0" is_reset="true"/>
            <port type="output" prefix="Q" size="1"/>
            <port type="clock" prefix="clk" lib_name="CK" size="1" is_global="true" default_val="0" />
        </circuit_model>
        <circuit_model type="lut" name="lut6" prefix="lut6" dump_structural_verilog="true">
            <design_technology type="cmos"/>
            <input_buffer exist="true" circuit_model_name="INVTX1"/>
            <output_buffer exist="true" circuit_model_name="INVTX1"/>
            <lut_input_inverter exist="true" circuit_model_name="INVTX1"/>
            <lut_input_buffer exist="true" circuit_model_name="buf4"/>
            <lut_intermediate_buffer exist="true" circuit_model_name="buf4" location_map="--1--"/>
            <pass_gate_logic circuit_model_name="TGATE"/>
            <port type="input" prefix="in" size="6"/>
            <port type="output" prefix="out" size="1"/>
            <port type="sram" prefix="sram" size="64"/>
        </circuit_model>
        <!--Scan-chain DFF subckt ports should be defined as <D> <Q> <Qb> <CLK> <RESET> <SET>  -->
        <circuit_model type="ccff" name="DFFR" prefix="DFFR" spice_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/spice/dff.sp" verilog_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/verilog/dff.v">
            <design_technology type="cmos"/>
            <input_buffer exist="true" circuit_model_name="INVTX1"/>
            <output_buffer exist="true" circuit_model_name="INVTX1"/>
            <port type="input" prefix="pReset" lib_name="RST" size="1" is_global="true" default_val="0" is_reset="true" is_prog="true"/>
            <port type="input" prefix="D" size="1"/>
            <port type="output" prefix="Q" size="1"/>
            <port type="output" prefix="QN" size="1"/>
            <port type="clock" prefix="prog_clk" lib_name="CK" size="1" is_global="true" default_val="0" is_prog="true"/>
        </circuit_model>
        <circuit_model type="iopad" name="GPIO" prefix="GPIO" spice_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/spice/gpio.sp" verilog_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/verilog/gpio.v">
            <design_technology type="cmos"/>
            <input_buffer exist="true" circuit_model_name="INVTX1"/>
            <output_buffer exist="true" circuit_model_name="INVTX1"/>
            <port type="inout" prefix="PAD" size="1" is_global="true" is_io="true" is_data_io="true"/>
            <port type="sram" prefix="DIR" size="1" mode_select="true" circuit_model_name="DFFR" default_val="1"/>
            <port type="input" prefix="outpad" lib_name="A" size="1"/>
            <port type="output" prefix="inpad" lib_name="Y" size="1"/>
        </circuit_model>
        <circuit_model type="hard_logic" name="router_wrap" prefix="router_wrap" is_default="true" spice_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/spice/router_wrap.sp" verilog_netlist="/home/rsunketa/OpenFPGA/test_runs/router_noc/verilog-files/dummy_router_wrap-rtl.v">
          <design_technology type="cmos"/>
          <input_buffer exist="true" circuit_model_name="INVTX1"/>
          <output_buffer exist="true" circuit_model_name="INVTX1"/>
          <port type="input" prefix="RST_" lib_name="RST_" size="1"/>  
          <port type="input" prefix="MY_XPOS" lib_name="MY_XPOS" size="2"/>  
          <port type="input" prefix="MY_YPOS" lib_name="MY_YPOS" size="2"/>  
          <port type="input" prefix="IDATA_0" lib_name="IDATA_0" size="35"/>   
          <port type="input" prefix="IDATA_1" lib_name="IDATA_1" size="35"/>   
          <port type="input" prefix="IDATA_2" lib_name="IDATA_2" size="35"/>   
          <port type="input" prefix="IDATA_3" lib_name="IDATA_3" size="35"/>   
          <port type="input" prefix="IDATA_4" lib_name="IDATA_4" size="35"/>   
          <port type="input" prefix="IVALID_0" lib_name="IVALID_0" size="1"/>  
          <port type="input" prefix="IVALID_1" lib_name="IVALID_1" size="1"/>  
          <port type="input" prefix="IVALID_2" lib_name="IVALID_2" size="1"/>  
          <port type="input" prefix="IVALID_3" lib_name="IVALID_3" size="1"/>  
          <port type="input" prefix="IVALID_4" lib_name="IVALID_4" size="1"/>  
          <port type="input" prefix="IVCH_0" lib_name="IVCH_0" size="1"/>   
          <port type="input" prefix="IVCH_1" lib_name="IVCH_1" size="1"/>    
          <port type="input" prefix="IVCH_2" lib_name="IVCH_2" size="1"/>    
          <port type="input" prefix="IVCH_3" lib_name="IVCH_3" size="1"/>    
          <port type="input" prefix="IVCH_4" lib_name="IVCH_4" size="1"/>    
          <port type="input" prefix="IACK_0" lib_name="IACK_0" size="2"/>    
          <port type="input" prefix="IACK_1" lib_name="IACK_1" size="2"/>    
          <port type="input" prefix="IACK_2" lib_name="IACK_2" size="2"/>    
          <port type="input" prefix="IACK_3" lib_name="IACK_3" size="2"/>    
          <port type="input" prefix="IACK_4" lib_name="IACK_4" size="2"/>    
          <port type="input" prefix="ILCK_0" lib_name="ILCK_0" size="2"/>    
          <port type="input" prefix="ILCK_1" lib_name="ILCK_1" size="2"/>    
          <port type="input" prefix="ILCK_2" lib_name="ILCK_2" size="2"/>    
          <port type="input" prefix="ILCK_3" lib_name="ILCK_3" size="2"/>    
          <port type="input" prefix="ILCK_4" lib_name="ILCK_4" size="2"/>
          <port type="output" prefix="ODATA_0" lib_name="ODATA_0" size="35"/>   
          <port type="output" prefix="ODATA_1" lib_name="ODATA_1" size="35"/>   
          <port type="output" prefix="ODATA_2" lib_name="ODATA_2" size="35"/>   
          <port type="output" prefix="ODATA_3" lib_name="ODATA_3" size="35"/>   
          <port type="output" prefix="ODATA_4" lib_name="ODATA_4" size="35"/>   
          <port type="output" prefix="OVALID_0" lib_name="OVALID_0" size="1"/>   
          <port type="output" prefix="OVALID_1" lib_name="OVALID_1" size="1"/>   
          <port type="output" prefix="OVALID_2" lib_name="OVALID_2" size="1"/>   
          <port type="output" prefix="OVALID_3" lib_name="OVALID_3" size="1"/>   
          <port type="output" prefix="OVALID_4" lib_name="OVALID_4" size="1"/>   
          <port type="output" prefix="OVCH_0" lib_name="OVCH_0" size="1"/>   
          <port type="output" prefix="OVCH_1" lib_name="OVCH_1" size="1"/>   
          <port type="output" prefix="OVCH_2" lib_name="OVCH_2" size="1"/>   
          <port type="output" prefix="OVCH_3" lib_name="OVCH_3" size="1"/>   
          <port type="output" prefix="OVCH_4" lib_name="OVCH_4" size="1"/>   
          <port type="output" prefix="OACK_0" lib_name="OACK_0" size="2"/>   
          <port type="output" prefix="OACK_1" lib_name="OACK_1" size="2"/>   
          <port type="output" prefix="OACK_2" lib_name="OACK_2" size="2"/>   
          <port type="output" prefix="OACK_3" lib_name="OACK_3" size="2"/>   
          <port type="output" prefix="OACK_4" lib_name="OACK_4" size="2"/>   
          <port type="output" prefix="ORDY_0" lib_name="ORDY_0" size="2"/>   
          <port type="output" prefix="ORDY_1" lib_name="ORDY_1" size="2"/>   
          <port type="output" prefix="ORDY_2" lib_name="ORDY_2" size="2"/>   
          <port type="output" prefix="ORDY_3" lib_name="ORDY_3" size="2"/>   
          <port type="output" prefix="ORDY_4" lib_name="ORDY_4" size="2"/>   
          <port type="output" prefix="OLCK_0" lib_name="OLCK_0" size="2"/>   
          <port type="output" prefix="OLCK_1" lib_name="OLCK_1" size="2"/>   
          <port type="output" prefix="OLCK_2" lib_name="OLCK_2" size="2"/>   
          <port type="output" prefix="OLCK_3" lib_name="OLCK_3" size="2"/>   
          <port type="output" prefix="OLCK_4" lib_name="OLCK_4" size="2"/>    
          <port type="clock" prefix="clk" size="1" is_global="true" default_val="0" is_clock="true"/>
        </circuit_model>
    </circuit_library>
    <configuration_protocol>
        <organization type="scan_chain" circuit_model_name="DFFR"/>
    </configuration_protocol>
    <connection_block>
        <switch name="ipin_cblock" circuit_model_name="mux_2level_tapbuf"/>
    </connection_block>
    <switch_block>
        <switch name="0" circuit_model_name="mux_2level_tapbuf"/>
    </switch_block>
    <routing_segment>
        <segment name="L4" circuit_model_name="chan_segment"/>
    </routing_segment>
    <pb_type_annotations>
        <pb_type name="clb">
            <interconnect name="crossbar" circuit_model_name="mux_2level"/>
        </pb_type>
        <pb_type name="clb.fle" physical_mode_name="physical"/>
        <pb_type name="clb.fle[physical].ble6.lut6" circuit_model_name="lut6"/>
        <pb_type name="clb.fle[physical].ble6.ff" circuit_model_name="DFFSRQ"/>
        <pb_type name="clb.fle[n1_lut6].ble6.lut6" physical_pb_type_name="clb.fle[physical].ble6.lut6"/>
        <pb_type name="clb.fle[n1_lut6].ble6.ff" physical_pb_type_name="clb.fle[physical].ble6.ff"/>

        <pb_type name="io" physical_mode_name="physical"/>
        <pb_type name="io[physical].iopad" circuit_model_name="GPIO" mode_bits="1"/>
        <pb_type name="io[inpad].inpad" physical_pb_type_name="io[physical].iopad" mode_bits="1"/>
        <pb_type name="io[outpad].outpad" physical_pb_type_name="io[physical].iopad" mode_bits="0"/>

        <pb_type name="router" physical_mode_name="router_wrap" idle_mode_name="router_wrap"/>
        <pb_type name="router[router_wrap].router_wrap" circuit_model_name="router_wrap"/>
    </pb_type_annotations>
</openfpga_architecture>
