[
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.810787",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1234406",
        "articleTitle": "A digitally programmable delay element: design and analysis",
        "volume": "11",
        "issue": "5",
        "startPage": "871",
        "endPage": "878",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38271387700,
                "preferredName": "M. Maymandi-Nejad",
                "firstName": "M.",
                "lastName": "Maymandi-Nejad"
            },
            {
                "id": 37276006300,
                "preferredName": "M. Sachdev",
                "firstName": "M.",
                "lastName": "Sachdev"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.810782",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1210510",
        "articleTitle": "High-speed VLSI architecture for parallel Reed-Solomon decoder",
        "volume": "11",
        "issue": "2",
        "startPage": "288",
        "endPage": "294",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087182084,
                "preferredName": "Hanho Lee",
                "firstName": null,
                "lastName": "Hanho Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.812372",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1229875",
        "articleTitle": "Thermal-ADI - a linear-time chip-level dynamic thermal-simulation algorithm based on alternating-direction-implicit (ADI) method",
        "volume": "11",
        "issue": "4",
        "startPage": "691",
        "endPage": "700",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087174613,
                "preferredName": "Ting-Yuan Wang",
                "firstName": null,
                "lastName": "Ting-Yuan Wang"
            },
            {
                "id": 37280747200,
                "preferredName": "C.C.P. Chen",
                "firstName": "C.C.P.",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817123",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1234414",
        "articleTitle": "A dictionary-based en/decoding scheme for low-power data buses",
        "volume": "11",
        "issue": "5",
        "startPage": "943",
        "endPage": "951",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087198180,
                "preferredName": "Tiehan Lv",
                "firstName": null,
                "lastName": "Tiehan Lv"
            },
            {
                "id": 37277243700,
                "preferredName": "J. Henkel",
                "firstName": "J.",
                "lastName": "Henkel"
            },
            {
                "id": 37326105500,
                "preferredName": "H. Lekatsas",
                "firstName": "H.",
                "lastName": "Lekatsas"
            },
            {
                "id": 37284351200,
                "preferredName": "W. Wolf",
                "firstName": "W.",
                "lastName": "Wolf"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.814326",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1234402",
        "articleTitle": "A 60-dB 246-MHz CMOS variable gain amplifier for subsampling GSM receivers",
        "volume": "11",
        "issue": "5",
        "startPage": "835",
        "endPage": "838",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37269530700,
                "preferredName": "M.A.I. Mostafa",
                "firstName": "M.A.I.",
                "lastName": "Mostafa"
            },
            {
                "id": 37326045900,
                "preferredName": "S.H.K. Embabi",
                "firstName": "S.H.K.",
                "lastName": "Embabi"
            },
            {
                "id": 37294499000,
                "preferredName": "M. Elmala",
                "firstName": "M.",
                "lastName": "Elmala"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.812322",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1218223",
        "articleTitle": "Board-level multiterminal net assignment for the partial cross-bar architecture",
        "volume": "11",
        "issue": "3",
        "startPage": "511",
        "endPage": "514",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087146707,
                "preferredName": "Xiaoyu Song",
                "firstName": null,
                "lastName": "Xiaoyu Song"
            },
            {
                "id": 37277740500,
                "preferredName": "W.N.N. Hung",
                "firstName": "W.N.N.",
                "lastName": "Hung"
            },
            {
                "id": 37295527300,
                "preferredName": "A. Mishchenko",
                "firstName": "A.",
                "lastName": "Mishchenko"
            },
            {
                "id": 38271201200,
                "preferredName": "M. Chrzanowska-Jeske",
                "firstName": "M.",
                "lastName": "Chrzanowska-Jeske"
            },
            {
                "id": 37299881800,
                "preferredName": "A. Kennings",
                "firstName": "A.",
                "lastName": "Kennings"
            },
            {
                "id": 37328077500,
                "preferredName": "A. Coppola",
                "firstName": "A.",
                "lastName": "Coppola"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.819571",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1255485",
        "articleTitle": "An asynchronous ternary logic signaling system",
        "volume": "11",
        "issue": "6",
        "startPage": "1114",
        "endPage": "1119",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37281990100,
                "preferredName": "T. Felicijan",
                "firstName": "T.",
                "lastName": "Felicijan"
            },
            {
                "id": 37267185200,
                "preferredName": "S.B. Furber",
                "firstName": "S.B.",
                "lastName": "Furber"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.810799",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1210508",
        "articleTitle": "New power-of-2 RNS scaling scheme for cell-based IC design",
        "volume": "11",
        "issue": "2",
        "startPage": "280",
        "endPage": "283",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38275966700,
                "preferredName": "U. Meyer-Base",
                "firstName": "U.",
                "lastName": "Meyer-Base"
            },
            {
                "id": 37295250500,
                "preferredName": "T. Stouraitis",
                "firstName": "T.",
                "lastName": "Stouraitis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801570",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1191336",
        "articleTitle": "Low-power and area-efficient FIR filter implementation suitable for multiple taps",
        "volume": "11",
        "issue": "1",
        "startPage": "150",
        "endPage": "153",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087462034,
                "preferredName": "Kyung-Saeng Kim",
                "firstName": null,
                "lastName": "Kyung-Saeng Kim"
            },
            {
                "id": 37087156619,
                "preferredName": "Kwyro Lee",
                "firstName": null,
                "lastName": "Kwyro Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.816141",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1229880",
        "articleTitle": "Algorithm to extract two-node bridges",
        "volume": "11",
        "issue": "4",
        "startPage": "741",
        "endPage": "744",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37329901700,
                "preferredName": "S.T. Zachariah",
                "firstName": "S.T.",
                "lastName": "Zachariah"
            },
            {
                "id": 37328660700,
                "preferredName": "S. Chakravarty",
                "firstName": "S.",
                "lastName": "Chakravarty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817109",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1234413",
        "articleTitle": "A high-speed energy-efficient 64-bit reconfigurable binary adder",
        "volume": "11",
        "issue": "5",
        "startPage": "939",
        "endPage": "943",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37283398500,
                "preferredName": "S. Perri",
                "firstName": "S.",
                "lastName": "Perri"
            },
            {
                "id": 37283399400,
                "preferredName": "P. Corsonello",
                "firstName": "P.",
                "lastName": "Corsonello"
            },
            {
                "id": 37282897000,
                "preferredName": "G. Cocorullo",
                "firstName": "G.",
                "lastName": "Cocorullo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.816135",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1229871",
        "articleTitle": "Parallel VLSI design for a real-time video-impulse noise-reduction processor",
        "volume": "11",
        "issue": "4",
        "startPage": "651",
        "endPage": "658",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087173215,
                "preferredName": "Shih-Chang Hsia",
                "firstName": null,
                "lastName": "Shih-Chang Hsia"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.812287",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1229874",
        "articleTitle": "Test-decompression mechanism using a variable-length multiple-polynomial LFSR",
        "volume": "11",
        "issue": "4",
        "startPage": "687",
        "endPage": "690",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087173109,
                "preferredName": "Hong-Sik Kim",
                "firstName": null,
                "lastName": "Hong-Sik Kim"
            },
            {
                "id": 37087174194,
                "preferredName": "Yongjoon Kim",
                "firstName": null,
                "lastName": "Yongjoon Kim"
            },
            {
                "id": 37087143675,
                "preferredName": "Sungho Kang",
                "firstName": null,
                "lastName": "Sungho Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.816140",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1229881",
        "articleTitle": "Analysis of blocking dynamic circuits",
        "volume": "11",
        "issue": "4",
        "startPage": "744",
        "endPage": "748",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37375063600,
                "preferredName": "T. Thorp",
                "firstName": "T.",
                "lastName": "Thorp"
            },
            {
                "id": 37334718200,
                "preferredName": "D. Liu",
                "firstName": "D.",
                "lastName": "Liu"
            },
            {
                "id": 37688640300,
                "preferredName": "P. Trivedi",
                "firstName": "P.",
                "lastName": "Trivedi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.808461",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1191317",
        "articleTitle": "Prelayout interconnect yield prediction",
        "volume": "11",
        "issue": "1",
        "startPage": "55",
        "endPage": "59",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37342964700,
                "preferredName": "P. Christie",
                "firstName": "P.",
                "lastName": "Christie"
            },
            {
                "id": 37087462276,
                "preferredName": "Jose Pineda de Gyvez",
                "firstName": null,
                "lastName": "Jose Pineda de Gyvez"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.814320",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1234395",
        "articleTitle": "VTCMOS characteristics and its optimum conditions predicted by a compact analytical model",
        "volume": "11",
        "issue": "5",
        "startPage": "755",
        "endPage": "761",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087587687,
                "preferredName": "Hyunsik Im",
                "firstName": null,
                "lastName": "Hyunsik Im"
            },
            {
                "id": 37444944100,
                "preferredName": "T. Inukai",
                "firstName": "T.",
                "lastName": "Inukai"
            },
            {
                "id": 37727195400,
                "preferredName": "H. Gomyo",
                "firstName": "H.",
                "lastName": "Gomyo"
            },
            {
                "id": 37268252200,
                "preferredName": "T. Hiramoto",
                "firstName": "T.",
                "lastName": "Hiramoto"
            },
            {
                "id": 37275966400,
                "preferredName": "T. Sakurai",
                "firstName": "T.",
                "lastName": "Sakurai"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.810797",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1210502",
        "articleTitle": "A 50-MHz dB-linear programmable-gain amplifier with 98-dB dynamic range and 2-dB gain steps for 3 V power supply",
        "volume": "11",
        "issue": "2",
        "startPage": "218",
        "endPage": "223",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087146771,
                "preferredName": "Kyung-suc Nah",
                "firstName": null,
                "lastName": "Kyung-suc Nah"
            },
            {
                "id": 37087144301,
                "preferredName": "Byeong-ha Park",
                "firstName": null,
                "lastName": "Byeong-ha Park"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.808424",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1191318",
        "articleTitle": "Adaptive delay estimation for partitioning-driven PLD placement",
        "volume": "11",
        "issue": "1",
        "startPage": "60",
        "endPage": "63",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265021500,
                "preferredName": "M. Hutton",
                "firstName": "M.",
                "lastName": "Hutton"
            },
            {
                "id": 37087462321,
                "preferredName": "K. Adibsamii",
                "firstName": "K.",
                "lastName": "Adibsamii"
            },
            {
                "id": 37087462222,
                "preferredName": "A. Leaver",
                "firstName": "A.",
                "lastName": "Leaver"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817548",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1255489",
        "articleTitle": "Simultaneous switching noise analysis using application specific device modeling",
        "volume": "11",
        "issue": "6",
        "startPage": "1146",
        "endPage": "1152",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087069892,
                "preferredName": "Li Ding",
                "firstName": null,
                "lastName": "Li Ding"
            },
            {
                "id": 37278367400,
                "preferredName": "P. Mazumder",
                "firstName": "P.",
                "lastName": "Mazumder"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.810781",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1210507",
        "articleTitle": "Designing fast on-chip interconnects for deep submicrometer technologies",
        "volume": "11",
        "issue": "2",
        "startPage": "276",
        "endPage": "280",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089039684,
                "preferredName": "R. Hossain",
                "firstName": "R.",
                "lastName": "Hossain"
            },
            {
                "id": 37327621500,
                "preferredName": "F. Viglione",
                "firstName": "F.",
                "lastName": "Viglione"
            },
            {
                "id": 37087198368,
                "preferredName": "M. Cavalli",
                "firstName": "M.",
                "lastName": "Cavalli"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817126",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1234415",
        "articleTitle": "Reduction of coupling effects by optimizing the 3-D configuration of the routing grid",
        "volume": "11",
        "issue": "5",
        "startPage": "951",
        "endPage": "954",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37415831200,
                "preferredName": "A. Sakai",
                "firstName": "A.",
                "lastName": "Sakai"
            },
            {
                "id": 38184113600,
                "preferredName": "T. Yamada",
                "firstName": "T.",
                "lastName": "Yamada"
            },
            {
                "id": 37279541300,
                "preferredName": "Y. Matsushita",
                "firstName": "Y.",
                "lastName": "Matsushita"
            },
            {
                "id": 37299568300,
                "preferredName": "H. Yasuura",
                "firstName": "H.",
                "lastName": "Yasuura"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.800528",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1191320",
        "articleTitle": "Energy-efficient skewed static logic with dual Vt: design and synthesis",
        "volume": "11",
        "issue": "1",
        "startPage": "64",
        "endPage": "70",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087183325,
                "preferredName": "Chulwoo Kim",
                "firstName": null,
                "lastName": "Chulwoo Kim"
            },
            {
                "id": 37087285204,
                "preferredName": "Ki-Wook Kim",
                "firstName": null,
                "lastName": "Ki-Wook Kim"
            },
            {
                "id": 37087165235,
                "preferredName": "Sung-Mo Kang",
                "firstName": null,
                "lastName": "Sung-Mo Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817544",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1255488",
        "articleTitle": "A clock interconnect extractor for multigigahertz frequencies incorporating inductance effect",
        "volume": "11",
        "issue": "6",
        "startPage": "1143",
        "endPage": "1146",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37938847300,
                "preferredName": "M.A. Azadpour",
                "firstName": "M.A.",
                "lastName": "Azadpour"
            },
            {
                "id": 37283899100,
                "preferredName": "T.S. Kalkur",
                "firstName": "T.S.",
                "lastName": "Kalkur"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.810778",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1210509",
        "articleTitle": "Routing on field-programmable switch matrices",
        "volume": "11",
        "issue": "2",
        "startPage": "283",
        "endPage": "287",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276510500,
                "preferredName": "A. Ejnioui",
                "firstName": "A.",
                "lastName": "Ejnioui"
            },
            {
                "id": 37273564100,
                "preferredName": "N. Ranganathan",
                "firstName": "N.",
                "lastName": "Ranganathan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.812368",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1218217",
        "articleTitle": "Power efficient data path synthesis of sum-of-products computations",
        "volume": "11",
        "issue": "3",
        "startPage": "446",
        "endPage": "450",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271402100,
                "preferredName": "K. Masselos",
                "firstName": "K.",
                "lastName": "Masselos"
            },
            {
                "id": 37274229500,
                "preferredName": "P. Merakos",
                "firstName": "P.",
                "lastName": "Merakos"
            },
            {
                "id": 37332058300,
                "preferredName": "S. Theoharis",
                "firstName": "S.",
                "lastName": "Theoharis"
            },
            {
                "id": 37295250500,
                "preferredName": "T. Stouraitis",
                "firstName": "T.",
                "lastName": "Stouraitis"
            },
            {
                "id": 37265507500,
                "preferredName": "C.E. Goutis",
                "firstName": "C.E.",
                "lastName": "Goutis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.816143",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1229879",
        "articleTitle": "Design of a cycle-efficient 64-b/32-b integer divisor using a table-sharing algorithm",
        "volume": "11",
        "issue": "4",
        "startPage": "737",
        "endPage": "740",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086998613,
                "preferredName": "Chua-Chin Wang",
                "firstName": null,
                "lastName": "Chua-Chin Wang"
            },
            {
                "id": 37087143453,
                "preferredName": "Po-Ming Lee",
                "firstName": null,
                "lastName": "Po-Ming Lee"
            },
            {
                "id": 37087171626,
                "preferredName": "Jun-Jie Wang",
                "firstName": null,
                "lastName": "Jun-Jie Wang"
            },
            {
                "id": 37087143298,
                "preferredName": "Chenn-Jung Huang",
                "firstName": null,
                "lastName": "Chenn-Jung Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.816134",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1229866",
        "articleTitle": "An area-saving decoder structure for ROMs",
        "volume": "11",
        "issue": "4",
        "startPage": "581",
        "endPage": "589",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086998613,
                "preferredName": "Chua-Chin Wang",
                "firstName": null,
                "lastName": "Chua-Chin Wang"
            },
            {
                "id": 37087195084,
                "preferredName": "Ya-Hsin Hsueh",
                "firstName": null,
                "lastName": "Ya-Hsin Hsueh"
            },
            {
                "id": 37087146334,
                "preferredName": "Ying-Pei Chen",
                "firstName": null,
                "lastName": "Ying-Pei Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817552",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1255484",
        "articleTitle": "PD/SOI SRAM performance in presence of gate-to-body tunneling current",
        "volume": "11",
        "issue": "6",
        "startPage": "1106",
        "endPage": "1113",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273934800,
                "preferredName": "R.V. Joshi",
                "firstName": "R.V.",
                "lastName": "Joshi"
            },
            {
                "id": 37087071921,
                "preferredName": "Ching-Te Chuang",
                "firstName": null,
                "lastName": "Ching-Te Chuang"
            },
            {
                "id": 37270899300,
                "preferredName": "S.K.H. Fung",
                "firstName": "S.K.H.",
                "lastName": "Fung"
            },
            {
                "id": 37349426000,
                "preferredName": "F. Assaderaghi",
                "firstName": "F.",
                "lastName": "Assaderaghi"
            },
            {
                "id": 37282652000,
                "preferredName": "M. Sherony",
                "firstName": "M.",
                "lastName": "Sherony"
            },
            {
                "id": 37347421200,
                "preferredName": "I. Yang",
                "firstName": "I.",
                "lastName": "Yang"
            },
            {
                "id": 37264864000,
                "preferredName": "G. Shahidi",
                "firstName": "G.",
                "lastName": "Shahidi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.814044",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1218204",
        "articleTitle": "Special section on the 2001 International Conference on Computer Design (ICCD)",
        "volume": "11",
        "issue": "3",
        "startPage": "301",
        "endPage": "302",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37270096500,
                "preferredName": "Y. Manoli",
                "firstName": "Y.",
                "lastName": "Manoli"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817545",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1255474",
        "articleTitle": "High-throughput LDPC decoders",
        "volume": "11",
        "issue": "6",
        "startPage": "976",
        "endPage": "996",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37266600400,
                "preferredName": "M.M. Mansour",
                "firstName": "M.M.",
                "lastName": "Mansour"
            },
            {
                "id": 37273973400,
                "preferredName": "N.R. Shanbhag",
                "firstName": "N.R.",
                "lastName": "Shanbhag"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817546",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1255486",
        "articleTitle": "Fixed-outline floorplanning: enabling hierarchical design",
        "volume": "11",
        "issue": "6",
        "startPage": "1120",
        "endPage": "1135",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37724971500,
                "preferredName": "S.N. Adya",
                "firstName": "S.N.",
                "lastName": "Adya"
            },
            {
                "id": 37267052900,
                "preferredName": "I.L. Markov",
                "firstName": "I.L.",
                "lastName": "Markov"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.819320",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1255477",
        "articleTitle": "A model for battery lifetime analysis for organizing applications on a pocket computer",
        "volume": "11",
        "issue": "6",
        "startPage": "1019",
        "endPage": "1030",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37295812600,
                "preferredName": "D. Rakhmatov",
                "firstName": "D.",
                "lastName": "Rakhmatov"
            },
            {
                "id": 37282528500,
                "preferredName": "S. Vrudhula",
                "firstName": "S.",
                "lastName": "Vrudhula"
            },
            {
                "id": 37328534500,
                "preferredName": "D.A. Wallach",
                "firstName": "D.A.",
                "lastName": "Wallach"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817120",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1234408",
        "articleTitle": "Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation",
        "volume": "11",
        "issue": "5",
        "startPage": "888",
        "endPage": "899",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276679300,
                "preferredName": "T. Chen",
                "firstName": "T.",
                "lastName": "Chen"
            },
            {
                "id": 38336652100,
                "preferredName": "S. Naffziger",
                "firstName": "S.",
                "lastName": "Naffziger"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.816145",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1229877",
        "articleTitle": "Gate leakage reduction for scaled devices using transistor stacking",
        "volume": "11",
        "issue": "4",
        "startPage": "716",
        "endPage": "730",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37278557500,
                "preferredName": "S. Mukhopadhyay",
                "firstName": "S.",
                "lastName": "Mukhopadhyay"
            },
            {
                "id": 37724561800,
                "preferredName": "C. Neau",
                "firstName": "C.",
                "lastName": "Neau"
            },
            {
                "id": 38559334300,
                "preferredName": "R.T. Cakici",
                "firstName": "R.T.",
                "lastName": "Cakici"
            },
            {
                "id": 37273299900,
                "preferredName": "A. Agarwal",
                "firstName": "A.",
                "lastName": "Agarwal"
            },
            {
                "id": 37279788100,
                "preferredName": "C.H. Kim",
                "firstName": "C.H.",
                "lastName": "Kim"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.819573",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1255480",
        "articleTitle": "Ultra-low-power DLMS adaptive filter for hearing aid applications",
        "volume": "11",
        "issue": "6",
        "startPage": "1058",
        "endPage": "1067",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37279788100,
                "preferredName": "C.H.-I. Kim",
                "firstName": "C.H.-I.",
                "lastName": "Kim"
            },
            {
                "id": 37426593800,
                "preferredName": "H. Soeleman",
                "firstName": "H.",
                "lastName": "Soeleman"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.800526",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1191329",
        "articleTitle": "Carry checking/parity prediction adders and ALUs",
        "volume": "11",
        "issue": "1",
        "startPage": "121",
        "endPage": "128",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37332469200,
                "preferredName": "M. Nicolaidis",
                "firstName": "M.",
                "lastName": "Nicolaidis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817515",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1255482",
        "articleTitle": "Domino logic with variable threshold voltage keeper",
        "volume": "11",
        "issue": "6",
        "startPage": "1080",
        "endPage": "1093",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267138900,
                "preferredName": "V. Kursun",
                "firstName": "V.",
                "lastName": "Kursun"
            },
            {
                "id": 37271493500,
                "preferredName": "E.G. Friedman",
                "firstName": "E.G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.812289",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1218224",
        "articleTitle": "Analysis of buck converters for on-chip integration with a dual supply voltage microprocessor",
        "volume": "11",
        "issue": "3",
        "startPage": "514",
        "endPage": "522",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267138900,
                "preferredName": "V. Kursun",
                "firstName": "V.",
                "lastName": "Kursun"
            },
            {
                "id": 37267131900,
                "preferredName": "S.G. Narendra",
                "firstName": "S.G.",
                "lastName": "Narendra"
            },
            {
                "id": 37268283400,
                "preferredName": "V.K. De",
                "firstName": "V.K.",
                "lastName": "De"
            },
            {
                "id": 37271493500,
                "preferredName": "E.G. Friedman",
                "firstName": "E.G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.816139",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1229876",
        "articleTitle": "Low-leakage asymmetric-cell SRAM",
        "volume": "11",
        "issue": "4",
        "startPage": "701",
        "endPage": "715",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265570900,
                "preferredName": "N. Azizi",
                "firstName": "N.",
                "lastName": "Azizi"
            },
            {
                "id": 37276317600,
                "preferredName": "F.N. Najm",
                "firstName": "F.N.",
                "lastName": "Najm"
            },
            {
                "id": 37267012000,
                "preferredName": "A. Moshovos",
                "firstName": "A.",
                "lastName": "Moshovos"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.810785",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1210499",
        "articleTitle": "Ground bounce in digital VLSI circuits",
        "volume": "11",
        "issue": "2",
        "startPage": "180",
        "endPage": "193",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274529000,
                "preferredName": "P. Heydari",
                "firstName": "P.",
                "lastName": "Heydari"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801606",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1191331",
        "articleTitle": "Relative timing [asynchronous design]",
        "volume": "11",
        "issue": "1",
        "startPage": "129",
        "endPage": "140",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37302068100,
                "preferredName": "K.S. Stevens",
                "firstName": "K.S.",
                "lastName": "Stevens"
            },
            {
                "id": 37279113800,
                "preferredName": "R. Ginosar",
                "firstName": "R.",
                "lastName": "Ginosar"
            },
            {
                "id": 37327207700,
                "preferredName": "S. Rotem",
                "firstName": "S.",
                "lastName": "Rotem"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.810003",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1191315",
        "articleTitle": "Wiring requirement and three-dimensional integration technology for field programmable gate arrays",
        "volume": "11",
        "issue": "1",
        "startPage": "44",
        "endPage": "54",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37288871500,
                "preferredName": "A. Rahman",
                "firstName": "A.",
                "lastName": "Rahman"
            },
            {
                "id": 37278511400,
                "preferredName": "S. Das",
                "firstName": "S.",
                "lastName": "Das"
            },
            {
                "id": 37269179400,
                "preferredName": "A.P. Chandrakasan",
                "firstName": "A.P.",
                "lastName": "Chandrakasan"
            },
            {
                "id": 38223843700,
                "preferredName": "R. Reif",
                "firstName": "R.",
                "lastName": "Reif"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.810788",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1218215",
        "articleTitle": "Minimization of switching activities of partial products for designing low-power multipliers",
        "volume": "11",
        "issue": "3",
        "startPage": "418",
        "endPage": "433",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271445000,
                "preferredName": "O.T.-C. Chen",
                "firstName": "O.T.-C.",
                "lastName": "Chen"
            },
            {
                "id": 37087590052,
                "preferredName": "Sandy Wang",
                "firstName": null,
                "lastName": "Sandy Wang"
            },
            {
                "id": 37087541994,
                "preferredName": "Yi-Wen Wu",
                "firstName": null,
                "lastName": "Yi-Wen Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.810800",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1210503",
        "articleTitle": "Maximizing throughput over parallel wire structures in the deep submicrometer regime",
        "volume": "11",
        "issue": "2",
        "startPage": "224",
        "endPage": "243",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37319029900,
                "preferredName": "D. Pamunuwa",
                "firstName": "D.",
                "lastName": "Pamunuwa"
            },
            {
                "id": 37087174288,
                "preferredName": "Li-Rong Zheng",
                "firstName": null,
                "lastName": "Li-Rong Zheng"
            },
            {
                "id": 37273474300,
                "preferredName": "H. Tenhunen",
                "firstName": "H.",
                "lastName": "Tenhunen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.812366",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1218214",
        "articleTitle": "Current-mode signaling in deep submicrometer global interconnects",
        "volume": "11",
        "issue": "3",
        "startPage": "406",
        "endPage": "417",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37278346500,
                "preferredName": "R. Bashirullah",
                "firstName": "R.",
                "lastName": "Bashirullah"
            },
            {
                "id": 37086973268,
                "preferredName": "Wentai Liu",
                "firstName": null,
                "lastName": "Wentai Liu"
            },
            {
                "id": 37278338800,
                "preferredName": "R.K. Cavin",
                "firstName": "R.K.",
                "lastName": "Cavin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.812310",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1218219",
        "articleTitle": "Buffer delay change in the presence of power and ground noise",
        "volume": "11",
        "issue": "3",
        "startPage": "461",
        "endPage": "473",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38270898300,
                "preferredName": "L.H. Chen",
                "firstName": "L.H.",
                "lastName": "Chen"
            },
            {
                "id": 37274844200,
                "preferredName": "M. Marek-Sadowska",
                "firstName": "M.",
                "lastName": "Marek-Sadowska"
            },
            {
                "id": 37326038700,
                "preferredName": "F. Brewer",
                "firstName": "F.",
                "lastName": "Brewer"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.812313",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1218208",
        "articleTitle": "On-chip oscilloscopes for noninvasive time-domain measurement of waveforms in digital integrated circuits",
        "volume": "11",
        "issue": "3",
        "startPage": "336",
        "endPage": "344",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087219680,
                "preferredName": "Yu Zheng",
                "firstName": null,
                "lastName": "Yu Zheng"
            },
            {
                "id": 37273513800,
                "preferredName": "K.L. Shepard",
                "firstName": "K.L.",
                "lastName": "Shepard"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.812288",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1218222",
        "articleTitle": "Gbit/s lossless data compression hardware",
        "volume": "11",
        "issue": "3",
        "startPage": "499",
        "endPage": "510",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271729200,
                "preferredName": "J.L. Nunez",
                "firstName": "J.L.",
                "lastName": "Nunez"
            },
            {
                "id": 37342641600,
                "preferredName": "S. Jones",
                "firstName": "S.",
                "lastName": "Jones"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801609",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1218213",
        "articleTitle": "Detecting, diagnosing, and tolerating faults in SRAM-based field programmable gate arrays: a survey",
        "volume": "11",
        "issue": "3",
        "startPage": "386",
        "endPage": "405",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37444125200,
                "preferredName": "A. Doumar",
                "firstName": "A.",
                "lastName": "Doumar"
            },
            {
                "id": 37279184500,
                "preferredName": "H. Ito",
                "firstName": "H.",
                "lastName": "Ito"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.816136",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1229870",
        "articleTitle": "VLSI architectures for SISO-APP decoders",
        "volume": "11",
        "issue": "4",
        "startPage": "627",
        "endPage": "650",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37266600400,
                "preferredName": "M.M. Mansour",
                "firstName": "M.M.",
                "lastName": "Mansour"
            },
            {
                "id": 37273973400,
                "preferredName": "N.R. Shanbhag",
                "firstName": "N.R.",
                "lastName": "Shanbhag"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.816144",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1229864",
        "articleTitle": "Switching activity estimation of VLSI circuits using Bayesian networks",
        "volume": "11",
        "issue": "4",
        "startPage": "558",
        "endPage": "567",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267220500,
                "preferredName": "S. Bhanja",
                "firstName": "S.",
                "lastName": "Bhanja"
            },
            {
                "id": 37273564100,
                "preferredName": "N. Ranganathan",
                "firstName": "N.",
                "lastName": "Ranganathan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.810801",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1210506",
        "articleTitle": "Variable voltage task scheduling algorithms for minimizing energy/power",
        "volume": "11",
        "issue": "2",
        "startPage": "270",
        "endPage": "276",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37444656200,
                "preferredName": "A. Manzak",
                "firstName": "A.",
                "lastName": "Manzak"
            },
            {
                "id": 37271330900,
                "preferredName": "C. Chakrabarti",
                "firstName": "C.",
                "lastName": "Chakrabarti"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.812376",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1234403",
        "articleTitle": "Fault-sensitivity analysis and reliability enhancement of analog-to-digital converters",
        "volume": "11",
        "issue": "5",
        "startPage": "839",
        "endPage": "852",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37735896400,
                "preferredName": "M. Singh",
                "firstName": "M.",
                "lastName": "Singh"
            },
            {
                "id": 37274556400,
                "preferredName": "I. Koren",
                "firstName": "I.",
                "lastName": "Koren"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817524",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1255476",
        "articleTitle": "Block-based multiperiod dynamic memory design for low data-retention power",
        "volume": "11",
        "issue": "6",
        "startPage": "1006",
        "endPage": "1018",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087145272,
                "preferredName": "Joohee Kim",
                "firstName": null,
                "lastName": "Joohee Kim"
            },
            {
                "id": 37275945500,
                "preferredName": "M.C. Papaefthymiou",
                "firstName": "M.C.",
                "lastName": "Papaefthymiou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.812370",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1218205",
        "articleTitle": "Static energy reduction techniques for microprocessor caches",
        "volume": "11",
        "issue": "3",
        "startPage": "303",
        "endPage": "313",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37701140700,
                "preferredName": "H. Hanson",
                "firstName": "H.",
                "lastName": "Hanson"
            },
            {
                "id": 37332367500,
                "preferredName": "M.S. Hrishikesh",
                "firstName": "M.S.",
                "lastName": "Hrishikesh"
            },
            {
                "id": 37307557900,
                "preferredName": "V. Agarwal",
                "firstName": "V.",
                "lastName": "Agarwal"
            },
            {
                "id": 37282751600,
                "preferredName": "S.W. Keckler",
                "firstName": "S.W.",
                "lastName": "Keckler"
            },
            {
                "id": 37282750500,
                "preferredName": "D. Burger",
                "firstName": "D.",
                "lastName": "Burger"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.812308",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1218220",
        "articleTitle": "Cellular-array modular multiplier for fast RSA public-key cryptosystem based on modified Booth's algorithm",
        "volume": "11",
        "issue": "3",
        "startPage": "474",
        "endPage": "484",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087184443,
                "preferredName": "Jin-Hua Hong",
                "firstName": null,
                "lastName": "Jin-Hua Hong"
            },
            {
                "id": 37087145298,
                "preferredName": "Cheng-Wen Wu",
                "firstName": null,
                "lastName": "Cheng-Wen Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.816142",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1229872",
        "articleTitle": "Design of a parameterizable silicon intellectual property core for QR-based RLS filtering",
        "volume": "11",
        "issue": "4",
        "startPage": "659",
        "endPage": "678",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089146253,
                "preferredName": "G. Lightbody",
                "firstName": "G.",
                "lastName": "Lightbody"
            },
            {
                "id": 37271861100,
                "preferredName": "R. Woods",
                "firstName": "R.",
                "lastName": "Woods"
            },
            {
                "id": 37271862600,
                "preferredName": "R. Walke",
                "firstName": "R.",
                "lastName": "Walke"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.810796",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1218211",
        "articleTitle": "High-level synthesis for low power based on network flow method",
        "volume": "11",
        "issue": "3",
        "startPage": "364",
        "endPage": "375",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087568568,
                "preferredName": "Chun-Gi Lyuh",
                "firstName": null,
                "lastName": "Chun-Gi Lyuh"
            },
            {
                "id": 37087170856,
                "preferredName": "Taewhan Kim",
                "firstName": null,
                "lastName": "Taewhan Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.819569",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1255479",
        "articleTitle": "Instruction level and operating system profiling for energy exposed software",
        "volume": "11",
        "issue": "6",
        "startPage": "1044",
        "endPage": "1057",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089102782,
                "preferredName": "A. Sinha",
                "firstName": "A.",
                "lastName": "Sinha"
            },
            {
                "id": 37325858300,
                "preferredName": "N. Ickes",
                "firstName": "N.",
                "lastName": "Ickes"
            },
            {
                "id": 37269179400,
                "preferredName": "A.P. Chandrakasan",
                "firstName": "A.P.",
                "lastName": "Chandrakasan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.814324",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1234400",
        "articleTitle": "Application-directed voltage scaling",
        "volume": "11",
        "issue": "5",
        "startPage": "812",
        "endPage": "826",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37424231300,
                "preferredName": "J. Pouwelse",
                "firstName": "J.",
                "lastName": "Pouwelse"
            },
            {
                "id": 37326885400,
                "preferredName": "K. Langendoen",
                "firstName": "K.",
                "lastName": "Langendoen"
            },
            {
                "id": 37319521200,
                "preferredName": "H.J. Sips",
                "firstName": "H.J.",
                "lastName": "Sips"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.814321",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1234398",
        "articleTitle": "Energy-efficient issue queue design",
        "volume": "11",
        "issue": "5",
        "startPage": "789",
        "endPage": "800",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274792800,
                "preferredName": "D.V. Ponomarev",
                "firstName": "D.V.",
                "lastName": "Ponomarev"
            },
            {
                "id": 37265239100,
                "preferredName": "G. Kucuk",
                "firstName": "G.",
                "lastName": "Kucuk"
            },
            {
                "id": 37274787500,
                "preferredName": "O. Ergin",
                "firstName": "O.",
                "lastName": "Ergin"
            },
            {
                "id": 37274791100,
                "preferredName": "K. Ghose",
                "firstName": "K.",
                "lastName": "Ghose"
            },
            {
                "id": 37274707700,
                "preferredName": "P.M. Kogge",
                "firstName": "P.M.",
                "lastName": "Kogge"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.812320",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1218209",
        "articleTitle": "Introduction to generalized symbolic trajectory evaluation",
        "volume": "11",
        "issue": "3",
        "startPage": "345",
        "endPage": "353",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087363090,
                "preferredName": "Jin Yang",
                "firstName": null,
                "lastName": "Jin Yang"
            },
            {
                "id": 37319426100,
                "preferredName": "C.-J.H. Seger",
                "firstName": "C.-J.H.",
                "lastName": "Seger"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.816137",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1229873",
        "articleTitle": "Corner sequence - a P-admissible floorplan representation with a worst case linear-time packing scheme",
        "volume": "11",
        "issue": "4",
        "startPage": "679",
        "endPage": "686",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087162414,
                "preferredName": "Jai-Ming Lin",
                "firstName": null,
                "lastName": "Jai-Ming Lin"
            },
            {
                "id": 37087162652,
                "preferredName": "Yao-Wen Chang",
                "firstName": null,
                "lastName": "Yao-Wen Chang"
            },
            {
                "id": 37087173831,
                "preferredName": "Shih-Ping Lin",
                "firstName": null,
                "lastName": "Shih-Ping Lin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.810795",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1210500",
        "articleTitle": "A true single-phase energy-recovery multiplier",
        "volume": "11",
        "issue": "2",
        "startPage": "194",
        "endPage": "207",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087435239,
                "preferredName": "Suhwan Kim",
                "firstName": null,
                "lastName": "Suhwan Kim"
            },
            {
                "id": 37273419800,
                "preferredName": "C.H. Ziesler",
                "firstName": "C.H.",
                "lastName": "Ziesler"
            },
            {
                "id": 37275945500,
                "preferredName": "M.C. Papaefthymiou",
                "firstName": "M.C.",
                "lastName": "Papaefthymiou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.800518",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1191333",
        "articleTitle": "Design and synthesis of dynamic circuits",
        "volume": "11",
        "issue": "1",
        "startPage": "141",
        "endPage": "149",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37375063600,
                "preferredName": "T.J. Thorp",
                "firstName": "T.J.",
                "lastName": "Thorp"
            },
            {
                "id": 37357650000,
                "preferredName": "G.S. Yee",
                "firstName": "G.S.",
                "lastName": "Yee"
            },
            {
                "id": 37268611900,
                "preferredName": "C.M. Sechen",
                "firstName": "C.M.",
                "lastName": "Sechen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.812295",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1229863",
        "articleTitle": "High-level macro-modeling and estimation techniques for switching activity and power consumption",
        "volume": "11",
        "issue": "4",
        "startPage": "538",
        "endPage": "557",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37275475300,
                "preferredName": "A. Raghunathan",
                "firstName": "A.",
                "lastName": "Raghunathan"
            },
            {
                "id": 37278573500,
                "preferredName": "S. Dey",
                "firstName": "S.",
                "lastName": "Dey"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.812292",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1229865",
        "articleTitle": "Design and analysis of low-power cache using two-level filter scheme",
        "volume": "11",
        "issue": "4",
        "startPage": "568",
        "endPage": "580",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087259653,
                "preferredName": "Yen-Jen Chang",
                "firstName": null,
                "lastName": "Yen-Jen Chang"
            },
            {
                "id": 37087190366,
                "preferredName": "Shanq-Jang Ruan",
                "firstName": null,
                "lastName": "Shanq-Jang Ruan"
            },
            {
                "id": 37087170713,
                "preferredName": "Feipei Lai",
                "firstName": null,
                "lastName": "Feipei Lai"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.812371",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1229869",
        "articleTitle": "A clock-tuning circuit for system-on-chip",
        "volume": "11",
        "issue": "4",
        "startPage": "616",
        "endPage": "626",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37427128800,
                "preferredName": "Y. Elboim",
                "firstName": "Y.",
                "lastName": "Elboim"
            },
            {
                "id": 37298838100,
                "preferredName": "A. Kolodny",
                "firstName": "A.",
                "lastName": "Kolodny"
            },
            {
                "id": 37279113800,
                "preferredName": "R. Ginosar",
                "firstName": "R.",
                "lastName": "Ginosar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.800529",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1210504",
        "articleTitle": "High-performance FIR filter design based on sharing multiplication",
        "volume": "11",
        "issue": "2",
        "startPage": "244",
        "endPage": "253",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087187854,
                "preferredName": "Jongsun Park",
                "firstName": null,
                "lastName": "Jongsun Park"
            },
            {
                "id": 37275679000,
                "preferredName": "K. Muhammad",
                "firstName": "K.",
                "lastName": "Muhammad"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.819566",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1255478",
        "articleTitle": "A game theoretic approach for power optimization during behavioral synthesis",
        "volume": "11",
        "issue": "6",
        "startPage": "1031",
        "endPage": "1043",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37328739100,
                "preferredName": "A.K. Murugavel",
                "firstName": "A.K.",
                "lastName": "Murugavel"
            },
            {
                "id": 37273564100,
                "preferredName": "N. Ranganathan",
                "firstName": "N.",
                "lastName": "Ranganathan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817128",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1234416",
        "articleTitle": "Design of reconfigurable access wrappers for embedded core based SoC test",
        "volume": "11",
        "issue": "5",
        "startPage": "955",
        "endPage": "960",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37330712200,
                "preferredName": "S. Koranne",
                "firstName": "S.",
                "lastName": "Koranne"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.810783",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1210505",
        "articleTitle": "Energy-efficiency bounds for deep submicron VLSI systems in the presence of noise",
        "volume": "11",
        "issue": "2",
        "startPage": "254",
        "endPage": "269",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087209463,
                "preferredName": "Lei Wang",
                "firstName": null,
                "lastName": "Lei Wang"
            },
            {
                "id": 37273973400,
                "preferredName": "N.R. Shanbhag",
                "firstName": "N.R.",
                "lastName": "Shanbhag"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817555",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1255487",
        "articleTitle": "Scheduling battery usage in mobile systems",
        "volume": "11",
        "issue": "6",
        "startPage": "1136",
        "endPage": "1143",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274443600,
                "preferredName": "L. Benini",
                "firstName": "L.",
                "lastName": "Benini"
            },
            {
                "id": 37267160500,
                "preferredName": "A. Macii",
                "firstName": "A.",
                "lastName": "Macii"
            },
            {
                "id": 37267985100,
                "preferredName": "E. Macii",
                "firstName": "E.",
                "lastName": "Macii"
            },
            {
                "id": 37274445600,
                "preferredName": "M. Poncino",
                "firstName": "M.",
                "lastName": "Poncino"
            },
            {
                "id": 37370009600,
                "preferredName": "R. Scarsi",
                "firstName": "R.",
                "lastName": "Scarsi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.814322",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1234397",
        "articleTitle": "Optimization of scannable latches for low energy",
        "volume": "11",
        "issue": "5",
        "startPage": "778",
        "endPage": "788",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267148800,
                "preferredName": "V. Zyuban",
                "firstName": "V.",
                "lastName": "Zyuban"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.808448",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1210497",
        "articleTitle": "Driver modeling and alignment for worst-case delay noise",
        "volume": "11",
        "issue": "2",
        "startPage": "157",
        "endPage": "166",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276099100,
                "preferredName": "D. Blaauw",
                "firstName": "D.",
                "lastName": "Blaauw"
            },
            {
                "id": 37326046300,
                "preferredName": "S. Sirichotiyakul",
                "firstName": "S.",
                "lastName": "Sirichotiyakul"
            },
            {
                "id": 37276087600,
                "preferredName": "C. Oh",
                "firstName": "C.",
                "lastName": "Oh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.812306",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1218221",
        "articleTitle": "Mapping of generalized template matching onto reconfigurable computers",
        "volume": "11",
        "issue": "3",
        "startPage": "485",
        "endPage": "498",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087362754,
                "preferredName": "Xuejun Liang",
                "firstName": null,
                "lastName": "Xuejun Liang"
            },
            {
                "id": 37349073900,
                "preferredName": "J.S.-N. Jean",
                "firstName": "J.S.-N.",
                "lastName": "Jean"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.800534",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1229862",
        "articleTitle": "Energy and peak-current per-cycle estimation at RTL",
        "volume": "11",
        "issue": "4",
        "startPage": "525",
        "endPage": "537",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37366497500,
                "preferredName": "S. Gupta",
                "firstName": "S.",
                "lastName": "Gupta"
            },
            {
                "id": 37276317600,
                "preferredName": "F.N. Najm",
                "firstName": "F.N.",
                "lastName": "Najm"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.816138",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1229867",
        "articleTitle": "A low-power charge-recycling ROM architecture",
        "volume": "11",
        "issue": "4",
        "startPage": "590",
        "endPage": "600",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087215783,
                "preferredName": "Byung-Do Yang",
                "firstName": null,
                "lastName": "Byung-Do Yang"
            },
            {
                "id": 37087144155,
                "preferredName": "Lee-Sup Kim",
                "firstName": null,
                "lastName": "Lee-Sup Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817116",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1234412",
        "articleTitle": "Memory allocation and mapping in high-level synthesis - an integrated approach",
        "volume": "11",
        "issue": "5",
        "startPage": "928",
        "endPage": "938",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087144850,
                "preferredName": "Jaewon Seo",
                "firstName": null,
                "lastName": "Jaewon Seo"
            },
            {
                "id": 37087170856,
                "preferredName": "Taewhan Kim",
                "firstName": null,
                "lastName": "Taewhan Kim"
            },
            {
                "id": 37337867200,
                "preferredName": "P.R. Panda",
                "firstName": "P.R.",
                "lastName": "Panda"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.812298",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1234405",
        "articleTitle": "Multiple-parameter CMOS IC testing with increased sensitivity for I/sub DDQ/",
        "volume": "11",
        "issue": "5",
        "startPage": "863",
        "endPage": "870",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37284125600,
                "preferredName": "A. Keshavarzi",
                "firstName": "A.",
                "lastName": "Keshavarzi"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            },
            {
                "id": 37284129500,
                "preferredName": "C.F. Hawkins",
                "firstName": "C.F.",
                "lastName": "Hawkins"
            },
            {
                "id": 37268283400,
                "preferredName": "V. De",
                "firstName": "V.",
                "lastName": "De"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.814327",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1234399",
        "articleTitle": "Micro-operation cache: a power aware frontend for variable instruction length ISA",
        "volume": "11",
        "issue": "5",
        "startPage": "801",
        "endPage": "811",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37736806300,
                "preferredName": "B. Solomon",
                "firstName": "B.",
                "lastName": "Solomon"
            },
            {
                "id": 37282322100,
                "preferredName": "A. Mendelson",
                "firstName": "A.",
                "lastName": "Mendelson"
            },
            {
                "id": 37273932800,
                "preferredName": "R. Ronen",
                "firstName": "R.",
                "lastName": "Ronen"
            },
            {
                "id": 37727167800,
                "preferredName": "D. Orenstien",
                "firstName": "D.",
                "lastName": "Orenstien"
            },
            {
                "id": 37282300100,
                "preferredName": "Y. Almog",
                "firstName": "Y.",
                "lastName": "Almog"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.814325",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1234401",
        "articleTitle": "Adaptive low-power address encoding techniques using self-organizing lists",
        "volume": "11",
        "issue": "5",
        "startPage": "827",
        "endPage": "834",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265265300,
                "preferredName": "M.N. Mamidipaka",
                "firstName": "M.N.",
                "lastName": "Mamidipaka"
            },
            {
                "id": 37377196200,
                "preferredName": "D.S. Hirschberg",
                "firstName": "D.S.",
                "lastName": "Hirschberg"
            },
            {
                "id": 37265889400,
                "preferredName": "N.D. Dutt",
                "firstName": "N.D.",
                "lastName": "Dutt"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.813011",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1229878",
        "articleTitle": "RTGEN-an algorithm for automatic generation of reservation tables from architectural descriptions",
        "volume": "11",
        "issue": "4",
        "startPage": "731",
        "endPage": "737",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37355554900,
                "preferredName": "P. Grun",
                "firstName": "P.",
                "lastName": "Grun"
            },
            {
                "id": 37374311700,
                "preferredName": "A. Halambi",
                "firstName": "A.",
                "lastName": "Halambi"
            },
            {
                "id": 37265889400,
                "preferredName": "N. Dutt",
                "firstName": "N.",
                "lastName": "Dutt"
            },
            {
                "id": 37271711300,
                "preferredName": "A. Nicolau",
                "firstName": "A.",
                "lastName": "Nicolau"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817140",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1234404",
        "articleTitle": "Test data compression and test time reduction using an embedded microprocessor",
        "volume": "11",
        "issue": "5",
        "startPage": "853",
        "endPage": "862",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087308868,
                "preferredName": "Sungbae Hwang",
                "firstName": null,
                "lastName": "Sungbae Hwang"
            },
            {
                "id": 37276152300,
                "preferredName": "J.A. Abraham",
                "firstName": "J.A.",
                "lastName": "Abraham"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.812367",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1218216",
        "articleTitle": "Low-power MIMO signal processing",
        "volume": "11",
        "issue": "3",
        "startPage": "434",
        "endPage": "445",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087209463,
                "preferredName": "Lei Wang",
                "firstName": null,
                "lastName": "Lei Wang"
            },
            {
                "id": 37273973400,
                "preferredName": "N.R. Shanbhag",
                "firstName": "N.R.",
                "lastName": "Shanbhag"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.812369",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1218218",
        "articleTitle": "Further improve circuit partitioning using GBAW logic perturbation techniques",
        "volume": "11",
        "issue": "3",
        "startPage": "451",
        "endPage": "460",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087284656,
                "preferredName": "Yu-Liang Wu",
                "firstName": null,
                "lastName": "Yu-Liang Wu"
            },
            {
                "id": 37087496200,
                "preferredName": "Chak-Chung Cheung",
                "firstName": null,
                "lastName": "Chak-Chung Cheung"
            },
            {
                "id": 37346437900,
                "preferredName": "D.I. Cheng",
                "firstName": "D.I.",
                "lastName": "Cheng"
            },
            {
                "id": 37087304718,
                "preferredName": "Hongbing Fan",
                "firstName": null,
                "lastName": "Hongbing Fan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817547",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1255473",
        "articleTitle": "Design of a 20-mb/s 256-state Viterbi decoder",
        "volume": "11",
        "issue": "6",
        "startPage": "965",
        "endPage": "975",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087329595,
                "preferredName": "Xun Liu",
                "firstName": null,
                "lastName": "Xun Liu"
            },
            {
                "id": 37275945500,
                "preferredName": "M.C. Papaefthymiou",
                "firstName": "M.C.",
                "lastName": "Papaefthymiou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.812318",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1218207",
        "articleTitle": "Architectural techniques for accelerating subword permutations with repetitions",
        "volume": "11",
        "issue": "3",
        "startPage": "325",
        "endPage": "335",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37429851200,
                "preferredName": "J.P. McGregor",
                "firstName": "J.P.",
                "lastName": "McGregor"
            },
            {
                "id": 37276167100,
                "preferredName": "R.B. Lee",
                "firstName": "R.B.",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.811099",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1191326",
        "articleTitle": "A variable-radix digit-serial design methodology and its application to the discrete cosine transform",
        "volume": "11",
        "issue": "1",
        "startPage": "90",
        "endPage": "104",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37336891800,
                "preferredName": "M.P. Leong",
                "firstName": "M.P.",
                "lastName": "Leong"
            },
            {
                "id": 37271572600,
                "preferredName": "P.H.W. Leong",
                "firstName": "P.H.W.",
                "lastName": "Leong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.810784",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1210498",
        "articleTitle": "A synthesis-for-transparency approach for hierarchical and system-on-a-chip test",
        "volume": "11",
        "issue": "2",
        "startPage": "167",
        "endPage": "179",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817138",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1234409",
        "articleTitle": "Improved model-order reduction by using spacial information in moments",
        "volume": "11",
        "issue": "5",
        "startPage": "900",
        "endPage": "908",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271363500,
                "preferredName": "Y.I. Ismail",
                "firstName": "Y.I.",
                "lastName": "Ismail"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817522",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1255481",
        "articleTitle": "Equivalent-circuit interconnect modeling based on the fifth-order differential quadrature methods",
        "volume": "11",
        "issue": "6",
        "startPage": "1068",
        "endPage": "1079",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087170637,
                "preferredName": "Qinwei Xu",
                "firstName": null,
                "lastName": "Qinwei Xu"
            },
            {
                "id": 37278367400,
                "preferredName": "P. Mazumder",
                "firstName": "P.",
                "lastName": "Mazumder"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.810002",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1191313",
        "articleTitle": "A priori wire length distribution models with multiterminal nets",
        "volume": "11",
        "issue": "1",
        "startPage": "35",
        "endPage": "43",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37347522100,
                "preferredName": "D. Stroobandt",
                "firstName": "D.",
                "lastName": "Stroobandt"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.812290",
        "publicationYear": "2003",
        "publicationDate": "Aug. 2003",
        "articleNumber": "1229868",
        "articleTitle": "Techniques for accurate performance evaluation in architecture exploration",
        "volume": "11",
        "issue": "4",
        "startPage": "601",
        "endPage": "615",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37443654800,
                "preferredName": "G. Hadjiyiannis",
                "firstName": "G.",
                "lastName": "Hadjiyiannis"
            },
            {
                "id": 37283553100,
                "preferredName": "S. Devadas",
                "firstName": "S.",
                "lastName": "Devadas"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817512",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1234410",
        "articleTitle": "Modeling technology impact on cluster microprocessor performance",
        "volume": "11",
        "issue": "5",
        "startPage": "909",
        "endPage": "920",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37371412900,
                "preferredName": "L. Codrescu",
                "firstName": "L.",
                "lastName": "Codrescu"
            },
            {
                "id": 38201518600,
                "preferredName": "S. Nugent",
                "firstName": "S.",
                "lastName": "Nugent"
            },
            {
                "id": 37274738500,
                "preferredName": "J. Meindl",
                "firstName": "J.",
                "lastName": "Meindl"
            },
            {
                "id": 37352141000,
                "preferredName": "D.S. Wills",
                "firstName": "D.S.",
                "lastName": "Wills"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817551",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1255490",
        "articleTitle": "Crosstalk noise reduction in synthesized digital logic circuits",
        "volume": "11",
        "issue": "6",
        "startPage": "1153",
        "endPage": "1158",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087170469,
                "preferredName": "O. Milter",
                "firstName": "O.",
                "lastName": "Milter"
            },
            {
                "id": 37298838100,
                "preferredName": "A. Kolodny",
                "firstName": "A.",
                "lastName": "Kolodny"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801622",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1210501",
        "articleTitle": "Mapping deep nested do-loop DSP algorithms to large scale FPGA array structures",
        "volume": "11",
        "issue": "2",
        "startPage": "208",
        "endPage": "217",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37299049500,
                "preferredName": "S. Kittitornkun",
                "firstName": "S.",
                "lastName": "Kittitornkun"
            },
            {
                "id": 37087142555,
                "preferredName": "Yu Hen Hu",
                "firstName": null,
                "lastName": "Yu Hen Hu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.800523",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1191322",
        "articleTitle": "Multiterminal net routing for partial crossbar-based multi-FPGA systems",
        "volume": "11",
        "issue": "1",
        "startPage": "71",
        "endPage": "78",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276510500,
                "preferredName": "A. Ejnioui",
                "firstName": "A.",
                "lastName": "Ejnioui"
            },
            {
                "id": 37273564100,
                "preferredName": "N. Ranganathan",
                "firstName": "N.",
                "lastName": "Ranganathan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.808479",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1191307",
        "articleTitle": "Improved a priori interconnect predictions and technology extrapolation in the GTX system",
        "volume": "11",
        "issue": "1",
        "startPage": "3",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087174357,
                "preferredName": "Yu Cao",
                "firstName": null,
                "lastName": "Yu Cao"
            },
            {
                "id": 37087074328,
                "preferredName": "Chenming Hu",
                "firstName": null,
                "lastName": "Chenming Hu"
            },
            {
                "id": 37087190338,
                "preferredName": "Xuejue Huang",
                "firstName": null,
                "lastName": "Xuejue Huang"
            },
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            },
            {
                "id": 37267052900,
                "preferredName": "I.L. Markov",
                "firstName": "I.L.",
                "lastName": "Markov"
            },
            {
                "id": 37400901200,
                "preferredName": "M. Oliver",
                "firstName": "M.",
                "lastName": "Oliver"
            },
            {
                "id": 37347522100,
                "preferredName": "D. Stroobandt",
                "firstName": "D.",
                "lastName": "Stroobandt"
            },
            {
                "id": 37274874600,
                "preferredName": "D. Sylvester",
                "firstName": "D.",
                "lastName": "Sylvester"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.808460",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1191309",
        "articleTitle": "Multi-objective optimization of interconnect geometry",
        "volume": "11",
        "issue": "1",
        "startPage": "15",
        "endPage": "23",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37277228700,
                "preferredName": "R.A. Wildman",
                "firstName": "R.A.",
                "lastName": "Wildman"
            },
            {
                "id": 37566166400,
                "preferredName": "J.I. Kramer",
                "firstName": "J.I.",
                "lastName": "Kramer"
            },
            {
                "id": 37277220400,
                "preferredName": "D.S. Weile",
                "firstName": "D.S.",
                "lastName": "Weile"
            },
            {
                "id": 37342964700,
                "preferredName": "P. Christie",
                "firstName": "P.",
                "lastName": "Christie"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817131",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1255475",
        "articleTitle": "An efficient DMT modem for the G.LITE ADSL transceiver",
        "volume": "11",
        "issue": "6",
        "startPage": "997",
        "endPage": "1005",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087448783,
                "preferredName": "Woo-Suk Ko",
                "firstName": null,
                "lastName": "Woo-Suk Ko"
            },
            {
                "id": 37087329226,
                "preferredName": "Joon-Seok Kim",
                "firstName": null,
                "lastName": "Joon-Seok Kim"
            },
            {
                "id": 37087069548,
                "preferredName": "Young-Cheol Park",
                "firstName": null,
                "lastName": "Young-Cheol Park"
            },
            {
                "id": 37087510475,
                "preferredName": "Tai-Ho Koh",
                "firstName": null,
                "lastName": "Tai-Ho Koh"
            },
            {
                "id": 37087069318,
                "preferredName": "Dae-Hee Youn",
                "firstName": null,
                "lastName": "Dae-Hee Youn"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.808454",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1191311",
        "articleTitle": "A comparison of various terminal-gate relationships for interconnect prediction in VLSI circuits",
        "volume": "11",
        "issue": "1",
        "startPage": "24",
        "endPage": "34",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37298035800,
                "preferredName": "J. Dambre",
                "firstName": "J.",
                "lastName": "Dambre"
            },
            {
                "id": 37442763500,
                "preferredName": "P. Verplaetse",
                "firstName": "P.",
                "lastName": "Verplaetse"
            },
            {
                "id": 37347522100,
                "preferredName": "D. Stroobandt",
                "firstName": "D.",
                "lastName": "Stroobandt"
            },
            {
                "id": 38295936800,
                "preferredName": "J. Van Campenhout",
                "firstName": "J.",
                "lastName": "Van Campenhout"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817111",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1234407",
        "articleTitle": "Coupling delay optimization by temporal decorrelation using dual threshold voltage technique",
        "volume": "11",
        "issue": "5",
        "startPage": "879",
        "endPage": "887",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087285204,
                "preferredName": "Ki-Wook Kim",
                "firstName": null,
                "lastName": "Ki-Wook Kim"
            },
            {
                "id": 37087195663,
                "preferredName": "Seong-Ook Jung",
                "firstName": null,
                "lastName": "Seong-Ook Jung"
            },
            {
                "id": 37087170856,
                "preferredName": "Taewhan Kim",
                "firstName": null,
                "lastName": "Taewhan Kim"
            },
            {
                "id": 37266927200,
                "preferredName": "P. Saxena",
                "firstName": "P.",
                "lastName": "Saxena"
            },
            {
                "id": 37280619500,
                "preferredName": "C.L. Liu",
                "firstName": "C.L.",
                "lastName": "Liu"
            },
            {
                "id": 37085865024,
                "preferredName": "S.-M.S. Kang",
                "firstName": "S.-M.S.",
                "lastName": "Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.811100",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1191327",
        "articleTitle": "Wave steering to integrate logic and physical syntheses",
        "volume": "11",
        "issue": "1",
        "startPage": "105",
        "endPage": "120",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37278322100,
                "preferredName": "A. Mukherjee",
                "firstName": "A.",
                "lastName": "Mukherjee"
            },
            {
                "id": 37274844200,
                "preferredName": "M. Marek-Sadowska",
                "firstName": "M.",
                "lastName": "Marek-Sadowska"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817110",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1234411",
        "articleTitle": "Petri net modeling of gate and interconnect delays for power estimation",
        "volume": "11",
        "issue": "5",
        "startPage": "921",
        "endPage": "927",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37328739100,
                "preferredName": "A.K. Murugavel",
                "firstName": "A.K.",
                "lastName": "Murugavel"
            },
            {
                "id": 37273564100,
                "preferredName": "N. Ranganathan",
                "firstName": "N.",
                "lastName": "Ranganathan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2002.801630",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1191324",
        "articleTitle": "Noise-aware interconnect power optimization in domino logic synthesis",
        "volume": "11",
        "issue": "1",
        "startPage": "79",
        "endPage": "89",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087285204,
                "preferredName": "Ki-Wook Kim",
                "firstName": null,
                "lastName": "Ki-Wook Kim"
            },
            {
                "id": 37087195663,
                "preferredName": "Seong-Ook Jung",
                "firstName": null,
                "lastName": "Seong-Ook Jung"
            },
            {
                "id": 37331423100,
                "preferredName": "U. Narayanan",
                "firstName": "U.",
                "lastName": "Narayanan"
            },
            {
                "id": 37280619500,
                "preferredName": "C.L. Liu",
                "firstName": "C.L.",
                "lastName": "Liu"
            },
            {
                "id": 37087165235,
                "preferredName": "Sung-Mo Kang",
                "firstName": null,
                "lastName": "Sung-Mo Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.810779",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1218212",
        "articleTitle": "Power-efficient flexible processor architecture for embedded applications",
        "volume": "11",
        "issue": "3",
        "startPage": "376",
        "endPage": "385",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37369145300,
                "preferredName": "F. Vermeulen",
                "firstName": "F.",
                "lastName": "Vermeulen"
            },
            {
                "id": 37275971400,
                "preferredName": "F. Catthoor",
                "firstName": "F.",
                "lastName": "Catthoor"
            },
            {
                "id": 37283134000,
                "preferredName": "L. Nachtergaele",
                "firstName": "L.",
                "lastName": "Nachtergaele"
            },
            {
                "id": 37282471100,
                "preferredName": "D. Verkest",
                "firstName": "D.",
                "lastName": "Verkest"
            },
            {
                "id": 37275981200,
                "preferredName": "H. De Man",
                "firstName": "H.",
                "lastName": "De Man"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.817137",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1255483",
        "articleTitle": "Technology mapping for SOI domino logic incorporating solutions for the parasitic bipolar effect",
        "volume": "11",
        "issue": "6",
        "startPage": "1094",
        "endPage": "1105",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37298827700,
                "preferredName": "S.K. Karandikar",
                "firstName": "S.K.",
                "lastName": "Karandikar"
            },
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.810780",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1218210",
        "articleTitle": "PITIA: an FPGA for throughput-intensive applications",
        "volume": "11",
        "issue": "3",
        "startPage": "354",
        "endPage": "363",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38276641400,
                "preferredName": "A. Singh",
                "firstName": "A.",
                "lastName": "Singh"
            },
            {
                "id": 37278322100,
                "preferredName": "A. Mukherjee",
                "firstName": "A.",
                "lastName": "Mukherjee"
            },
            {
                "id": 37274886500,
                "preferredName": "L. Macchiarulo",
                "firstName": "L.",
                "lastName": "Macchiarulo"
            },
            {
                "id": 37274844200,
                "preferredName": "M. Marek-Sadowska",
                "firstName": "M.",
                "lastName": "Marek-Sadowska"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.814323",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1234396",
        "articleTitle": "Voltage-pulse driven harmonic resonant rail drivers for low-power applications",
        "volume": "11",
        "issue": "5",
        "startPage": "762",
        "endPage": "777",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087285359,
                "preferredName": "Joong-Seok Moon",
                "firstName": null,
                "lastName": "Joong-Seok Moon"
            },
            {
                "id": 37328671500,
                "preferredName": "W.C. Athas",
                "firstName": "W.C.",
                "lastName": "Athas"
            },
            {
                "id": 37352285900,
                "preferredName": "S.D. Soli",
                "firstName": "S.D.",
                "lastName": "Soli"
            },
            {
                "id": 37266688700,
                "preferredName": "J.T. Draper",
                "firstName": "J.T.",
                "lastName": "Draper"
            },
            {
                "id": 37298735900,
                "preferredName": "P.A. Beerel",
                "firstName": "P.A.",
                "lastName": "Beerel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.812315",
        "publicationYear": "2003",
        "publicationDate": "June 2003",
        "articleNumber": "1218206",
        "articleTitle": "Address-free memory access based on program syntax correlation of loads and stores",
        "volume": "11",
        "issue": "3",
        "startPage": "314",
        "endPage": "324",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087035239,
                "preferredName": "Lu Peng",
                "firstName": null,
                "lastName": "Lu Peng"
            },
            {
                "id": 37087172350,
                "preferredName": "Jih-Kwon Peir",
                "firstName": null,
                "lastName": "Jih-Kwon Peir"
            },
            {
                "id": 37087362965,
                "preferredName": "Qianrong Ma",
                "firstName": null,
                "lastName": "Qianrong Ma"
            },
            {
                "id": 37280013100,
                "preferredName": "K. Lai",
                "firstName": "K.",
                "lastName": "Lai"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.810753",
        "publicationYear": "2003",
        "publicationDate": "Feb. 2003",
        "articleNumber": "1191302",
        "articleTitle": "Guest editorial: System-level interconnect prediction",
        "volume": "11",
        "issue": "1",
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37342964700,
                "preferredName": "P. Christie",
                "firstName": "P.",
                "lastName": "Christie"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.814663",
        "publicationYear": "2003",
        "publicationDate": "April 2003",
        "articleNumber": "1210511",
        "articleTitle": "Correction to \"Statistical clock skew modeling with data delay variations\"",
        "volume": "11",
        "issue": "2",
        "startPage": "295",
        "endPage": "296",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37287284400,
                "preferredName": "D. Harris",
                "firstName": "D.",
                "lastName": "Harris"
            },
            {
                "id": 38336652100,
                "preferredName": "S. Naffziger",
                "firstName": "S.",
                "lastName": "Naffziger"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.818875",
        "publicationYear": "2003",
        "publicationDate": "Oct. 2003",
        "articleNumber": "1234394",
        "articleTitle": "Guest editorial",
        "volume": "11",
        "issue": "5",
        "startPage": "753",
        "endPage": "754",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087172418,
                "preferredName": "Vivek De",
                "firstName": null,
                "lastName": "Vivek De"
            },
            {
                "id": 37274443600,
                "preferredName": "L. Benini",
                "firstName": "L.",
                "lastName": "Benini"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.1255491",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1255491",
        "articleTitle": "Author Index",
        "volume": "11",
        "issue": "6",
        "startPage": "1159",
        "endPage": "1163",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2003.1255492",
        "publicationYear": "2003",
        "publicationDate": "Dec. 2003",
        "articleNumber": "1255492",
        "articleTitle": "Subject index",
        "volume": "11",
        "issue": "6",
        "startPage": "1163",
        "endPage": "1174",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    }
]