## Simulation

This folder is used to store Verilog test-cases to test the semantic rules of
various operations.

