	component nios2_cpu is
		port (
			accel_interrupt_export : in  std_logic                     := 'X';             -- export
			accel_xdata_export     : in  std_logic_vector(15 downto 0) := (others => 'X'); -- export
			accel_ydata_export     : in  std_logic_vector(15 downto 0) := (others => 'X'); -- export
			accel_zdata_export     : in  std_logic_vector(15 downto 0) := (others => 'X'); -- export
			clk_clk                : in  std_logic                     := 'X';             -- clk
			disp0_export           : out std_logic_vector(7 downto 0);                     -- export
			disp1_export           : out std_logic_vector(7 downto 0);                     -- export
			led_export             : out std_logic_vector(9 downto 0);                     -- export
			reset_reset_n          : in  std_logic                     := 'X';             -- reset_n
			switch_export          : in  std_logic_vector(9 downto 0)  := (others => 'X'); -- export
			update_control_export  : out std_logic_vector(8 downto 0);                     -- export
			update_value_export    : out std_logic_vector(15 downto 0);                    -- export
			x_coeff_bank_export    : out std_logic_vector(1 downto 0);                     -- export
			y_coeff_bank_export    : out std_logic_vector(1 downto 0);                     -- export
			z_coeff_bank_export    : out std_logic_vector(1 downto 0)                      -- export
		);
	end component nios2_cpu;

