{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 01 11:33:16 2013 " "Info: Processing started: Fri Nov 01 11:33:16 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab10 -c lab10 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab10 -c lab10 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "lab11.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab10/lab11.bdf" { { 168 -152 16 184 "clock" "" } } } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "7473o:inst\|1 " "Info: Detected ripple clock \"7473o:inst\|1\" as buffer" {  } { { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "7473o:inst\|1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "7473o:inst3\|1 " "Info: Detected ripple clock \"7473o:inst3\|1\" as buffer" {  } { { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "7473o:inst3\|1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "7473o:inst1\|1 " "Info: Detected ripple clock \"7473o:inst1\|1\" as buffer" {  } { { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "7473o:inst1\|1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "7473o:inst2\|1 " "Info: Detected ripple clock \"7473o:inst2\|1\" as buffer" {  } { { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "7473o:inst2\|1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst5 " "Info: Detected gated clock \"inst5\" as buffer" {  } { { "lab11.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab10/lab11.bdf" { { 312 392 472 376 "inst5" "" } } } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register 7473o:inst4\|1 register 7473o:inst4\|1 256.74 MHz 3.895 ns Internal " "Info: Clock \"clock\" has Internal fmax of 256.74 MHz between source register \"7473o:inst4\|1\" and destination register \"7473o:inst4\|1\" (period= 3.895 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7473o:inst4\|1 1 REG LCFF_X34_Y26_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 2; REG Node = '7473o:inst4\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7473o:inst4|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns 7473o:inst4\|1~0 2 COMB LCCOMB_X34_Y26_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X34_Y26_N20; Fanout = 1; COMB Node = '7473o:inst4\|1~0'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { 7473o:inst4|1 7473o:inst4|1~0 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns 7473o:inst4\|1 3 REG LCFF_X34_Y26_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 2; REG Node = '7473o:inst4\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 7473o:inst4|1~0 7473o:inst4|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { 7473o:inst4|1 7473o:inst4|1~0 7473o:inst4|1 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { 7473o:inst4|1 {} 7473o:inst4|1~0 {} 7473o:inst4|1 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.274 ns - Smallest " "Info: - Smallest clock skew is -3.274 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 4.705 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 4.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "lab11.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab10/lab11.bdf" { { 168 -152 16 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.787 ns) 2.743 ns 7473o:inst\|1 2 REG LCFF_X32_Y27_N21 4 " "Info: 2: + IC(0.977 ns) + CELL(0.787 ns) = 2.743 ns; Loc. = LCFF_X32_Y27_N21; Fanout = 4; REG Node = '7473o:inst\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { clock 7473o:inst|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.150 ns) 3.938 ns inst5 3 COMB LCCOMB_X34_Y26_N0 1 " "Info: 3: + IC(1.045 ns) + CELL(0.150 ns) = 3.938 ns; Loc. = LCCOMB_X34_Y26_N0; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { 7473o:inst|1 inst5 } "NODE_NAME" } } { "lab11.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab10/lab11.bdf" { { 312 392 472 376 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.537 ns) 4.705 ns 7473o:inst4\|1 4 REG LCFF_X34_Y26_N21 2 " "Info: 4: + IC(0.230 ns) + CELL(0.537 ns) = 4.705 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 2; REG Node = '7473o:inst4\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { inst5 7473o:inst4|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.453 ns ( 52.14 % ) " "Info: Total cell delay = 2.453 ns ( 52.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.252 ns ( 47.86 % ) " "Info: Total interconnect delay = 2.252 ns ( 47.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.705 ns" { clock 7473o:inst|1 inst5 7473o:inst4|1 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "4.705 ns" { clock {} clock~combout {} 7473o:inst|1 {} inst5 {} 7473o:inst4|1 {} } { 0.000ns 0.000ns 0.977ns 1.045ns 0.230ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.979 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 7.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "lab11.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab10/lab11.bdf" { { 168 -152 16 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.787 ns) 2.743 ns 7473o:inst\|1 2 REG LCFF_X32_Y27_N21 4 " "Info: 2: + IC(0.977 ns) + CELL(0.787 ns) = 2.743 ns; Loc. = LCFF_X32_Y27_N21; Fanout = 4; REG Node = '7473o:inst\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { clock 7473o:inst|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.787 ns) 3.828 ns 7473o:inst1\|1 3 REG LCFF_X32_Y27_N17 4 " "Info: 3: + IC(0.298 ns) + CELL(0.787 ns) = 3.828 ns; Loc. = LCFF_X32_Y27_N17; Fanout = 4; REG Node = '7473o:inst1\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { 7473o:inst|1 7473o:inst1|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.787 ns) 5.113 ns 7473o:inst2\|1 4 REG LCFF_X33_Y27_N17 4 " "Info: 4: + IC(0.498 ns) + CELL(0.787 ns) = 5.113 ns; Loc. = LCFF_X33_Y27_N17; Fanout = 4; REG Node = '7473o:inst2\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { 7473o:inst1|1 7473o:inst2|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.787 ns) 6.622 ns 7473o:inst3\|1 5 REG LCFF_X34_Y26_N25 3 " "Info: 5: + IC(0.722 ns) + CELL(0.787 ns) = 6.622 ns; Loc. = LCFF_X34_Y26_N25; Fanout = 3; REG Node = '7473o:inst3\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { 7473o:inst2|1 7473o:inst3|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.275 ns) 7.212 ns inst5 6 COMB LCCOMB_X34_Y26_N0 1 " "Info: 6: + IC(0.315 ns) + CELL(0.275 ns) = 7.212 ns; Loc. = LCCOMB_X34_Y26_N0; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { 7473o:inst3|1 inst5 } "NODE_NAME" } } { "lab11.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab10/lab11.bdf" { { 312 392 472 376 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.537 ns) 7.979 ns 7473o:inst4\|1 7 REG LCFF_X34_Y26_N21 2 " "Info: 7: + IC(0.230 ns) + CELL(0.537 ns) = 7.979 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 2; REG Node = '7473o:inst4\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { inst5 7473o:inst4|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.939 ns ( 61.90 % ) " "Info: Total cell delay = 4.939 ns ( 61.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.040 ns ( 38.10 % ) " "Info: Total interconnect delay = 3.040 ns ( 38.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.979 ns" { clock 7473o:inst|1 7473o:inst1|1 7473o:inst2|1 7473o:inst3|1 inst5 7473o:inst4|1 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "7.979 ns" { clock {} clock~combout {} 7473o:inst|1 {} 7473o:inst1|1 {} 7473o:inst2|1 {} 7473o:inst3|1 {} inst5 {} 7473o:inst4|1 {} } { 0.000ns 0.000ns 0.977ns 0.298ns 0.498ns 0.722ns 0.315ns 0.230ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.275ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.705 ns" { clock 7473o:inst|1 inst5 7473o:inst4|1 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "4.705 ns" { clock {} clock~combout {} 7473o:inst|1 {} inst5 {} 7473o:inst4|1 {} } { 0.000ns 0.000ns 0.977ns 1.045ns 0.230ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.979 ns" { clock 7473o:inst|1 7473o:inst1|1 7473o:inst2|1 7473o:inst3|1 inst5 7473o:inst4|1 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "7.979 ns" { clock {} clock~combout {} 7473o:inst|1 {} 7473o:inst1|1 {} 7473o:inst2|1 {} 7473o:inst3|1 {} inst5 {} 7473o:inst4|1 {} } { 0.000ns 0.000ns 0.977ns 0.298ns 0.498ns 0.722ns 0.315ns 0.230ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.275ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { 7473o:inst4|1 7473o:inst4|1~0 7473o:inst4|1 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { 7473o:inst4|1 {} 7473o:inst4|1~0 {} 7473o:inst4|1 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.705 ns" { clock 7473o:inst|1 inst5 7473o:inst4|1 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "4.705 ns" { clock {} clock~combout {} 7473o:inst|1 {} inst5 {} 7473o:inst4|1 {} } { 0.000ns 0.000ns 0.977ns 1.045ns 0.230ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.979 ns" { clock 7473o:inst|1 7473o:inst1|1 7473o:inst2|1 7473o:inst3|1 inst5 7473o:inst4|1 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "7.979 ns" { clock {} clock~combout {} 7473o:inst|1 {} 7473o:inst1|1 {} 7473o:inst2|1 {} 7473o:inst3|1 {} inst5 {} 7473o:inst4|1 {} } { 0.000ns 0.000ns 0.977ns 0.298ns 0.498ns 0.722ns 0.315ns 0.230ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.275ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "7473o:inst4\|1 7473o:inst4\|1 clock 2.883 ns " "Info: Found hold time violation between source  pin or register \"7473o:inst4\|1\" and destination pin or register \"7473o:inst4\|1\" for clock \"clock\" (Hold time is 2.883 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.274 ns + Largest " "Info: + Largest clock skew is 3.274 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.979 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 7.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "lab11.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab10/lab11.bdf" { { 168 -152 16 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.787 ns) 2.743 ns 7473o:inst\|1 2 REG LCFF_X32_Y27_N21 4 " "Info: 2: + IC(0.977 ns) + CELL(0.787 ns) = 2.743 ns; Loc. = LCFF_X32_Y27_N21; Fanout = 4; REG Node = '7473o:inst\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { clock 7473o:inst|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.787 ns) 3.828 ns 7473o:inst1\|1 3 REG LCFF_X32_Y27_N17 4 " "Info: 3: + IC(0.298 ns) + CELL(0.787 ns) = 3.828 ns; Loc. = LCFF_X32_Y27_N17; Fanout = 4; REG Node = '7473o:inst1\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { 7473o:inst|1 7473o:inst1|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.787 ns) 5.113 ns 7473o:inst2\|1 4 REG LCFF_X33_Y27_N17 4 " "Info: 4: + IC(0.498 ns) + CELL(0.787 ns) = 5.113 ns; Loc. = LCFF_X33_Y27_N17; Fanout = 4; REG Node = '7473o:inst2\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { 7473o:inst1|1 7473o:inst2|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.787 ns) 6.622 ns 7473o:inst3\|1 5 REG LCFF_X34_Y26_N25 3 " "Info: 5: + IC(0.722 ns) + CELL(0.787 ns) = 6.622 ns; Loc. = LCFF_X34_Y26_N25; Fanout = 3; REG Node = '7473o:inst3\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { 7473o:inst2|1 7473o:inst3|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.275 ns) 7.212 ns inst5 6 COMB LCCOMB_X34_Y26_N0 1 " "Info: 6: + IC(0.315 ns) + CELL(0.275 ns) = 7.212 ns; Loc. = LCCOMB_X34_Y26_N0; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { 7473o:inst3|1 inst5 } "NODE_NAME" } } { "lab11.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab10/lab11.bdf" { { 312 392 472 376 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.537 ns) 7.979 ns 7473o:inst4\|1 7 REG LCFF_X34_Y26_N21 2 " "Info: 7: + IC(0.230 ns) + CELL(0.537 ns) = 7.979 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 2; REG Node = '7473o:inst4\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { inst5 7473o:inst4|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.939 ns ( 61.90 % ) " "Info: Total cell delay = 4.939 ns ( 61.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.040 ns ( 38.10 % ) " "Info: Total interconnect delay = 3.040 ns ( 38.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.979 ns" { clock 7473o:inst|1 7473o:inst1|1 7473o:inst2|1 7473o:inst3|1 inst5 7473o:inst4|1 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "7.979 ns" { clock {} clock~combout {} 7473o:inst|1 {} 7473o:inst1|1 {} 7473o:inst2|1 {} 7473o:inst3|1 {} inst5 {} 7473o:inst4|1 {} } { 0.000ns 0.000ns 0.977ns 0.298ns 0.498ns 0.722ns 0.315ns 0.230ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.275ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 4.705 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 4.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "lab11.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab10/lab11.bdf" { { 168 -152 16 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.787 ns) 2.743 ns 7473o:inst\|1 2 REG LCFF_X32_Y27_N21 4 " "Info: 2: + IC(0.977 ns) + CELL(0.787 ns) = 2.743 ns; Loc. = LCFF_X32_Y27_N21; Fanout = 4; REG Node = '7473o:inst\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { clock 7473o:inst|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.150 ns) 3.938 ns inst5 3 COMB LCCOMB_X34_Y26_N0 1 " "Info: 3: + IC(1.045 ns) + CELL(0.150 ns) = 3.938 ns; Loc. = LCCOMB_X34_Y26_N0; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { 7473o:inst|1 inst5 } "NODE_NAME" } } { "lab11.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab10/lab11.bdf" { { 312 392 472 376 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.537 ns) 4.705 ns 7473o:inst4\|1 4 REG LCFF_X34_Y26_N21 2 " "Info: 4: + IC(0.230 ns) + CELL(0.537 ns) = 4.705 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 2; REG Node = '7473o:inst4\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { inst5 7473o:inst4|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.453 ns ( 52.14 % ) " "Info: Total cell delay = 2.453 ns ( 52.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.252 ns ( 47.86 % ) " "Info: Total interconnect delay = 2.252 ns ( 47.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.705 ns" { clock 7473o:inst|1 inst5 7473o:inst4|1 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "4.705 ns" { clock {} clock~combout {} 7473o:inst|1 {} inst5 {} 7473o:inst4|1 {} } { 0.000ns 0.000ns 0.977ns 1.045ns 0.230ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.979 ns" { clock 7473o:inst|1 7473o:inst1|1 7473o:inst2|1 7473o:inst3|1 inst5 7473o:inst4|1 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "7.979 ns" { clock {} clock~combout {} 7473o:inst|1 {} 7473o:inst1|1 {} 7473o:inst2|1 {} 7473o:inst3|1 {} inst5 {} 7473o:inst4|1 {} } { 0.000ns 0.000ns 0.977ns 0.298ns 0.498ns 0.722ns 0.315ns 0.230ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.275ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.705 ns" { clock 7473o:inst|1 inst5 7473o:inst4|1 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "4.705 ns" { clock {} clock~combout {} 7473o:inst|1 {} inst5 {} 7473o:inst4|1 {} } { 0.000ns 0.000ns 0.977ns 1.045ns 0.230ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7473o:inst4\|1 1 REG LCFF_X34_Y26_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 2; REG Node = '7473o:inst4\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7473o:inst4|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns 7473o:inst4\|1~0 2 COMB LCCOMB_X34_Y26_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X34_Y26_N20; Fanout = 1; COMB Node = '7473o:inst4\|1~0'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { 7473o:inst4|1 7473o:inst4|1~0 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns 7473o:inst4\|1 3 REG LCFF_X34_Y26_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 2; REG Node = '7473o:inst4\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 7473o:inst4|1~0 7473o:inst4|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { 7473o:inst4|1 7473o:inst4|1~0 7473o:inst4|1 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { 7473o:inst4|1 {} 7473o:inst4|1~0 {} 7473o:inst4|1 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.979 ns" { clock 7473o:inst|1 7473o:inst1|1 7473o:inst2|1 7473o:inst3|1 inst5 7473o:inst4|1 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "7.979 ns" { clock {} clock~combout {} 7473o:inst|1 {} 7473o:inst1|1 {} 7473o:inst2|1 {} 7473o:inst3|1 {} inst5 {} 7473o:inst4|1 {} } { 0.000ns 0.000ns 0.977ns 0.298ns 0.498ns 0.722ns 0.315ns 0.230ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.275ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.705 ns" { clock 7473o:inst|1 inst5 7473o:inst4|1 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "4.705 ns" { clock {} clock~combout {} 7473o:inst|1 {} inst5 {} 7473o:inst4|1 {} } { 0.000ns 0.000ns 0.977ns 1.045ns 0.230ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { 7473o:inst4|1 7473o:inst4|1~0 7473o:inst4|1 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { 7473o:inst4|1 {} 7473o:inst4|1~0 {} 7473o:inst4|1 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock led 7473o:inst4\|1 13.167 ns register " "Info: tco from clock \"clock\" to destination pin \"led\" through register \"7473o:inst4\|1\" is 13.167 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.979 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 7.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "lab11.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab10/lab11.bdf" { { 168 -152 16 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.787 ns) 2.743 ns 7473o:inst\|1 2 REG LCFF_X32_Y27_N21 4 " "Info: 2: + IC(0.977 ns) + CELL(0.787 ns) = 2.743 ns; Loc. = LCFF_X32_Y27_N21; Fanout = 4; REG Node = '7473o:inst\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { clock 7473o:inst|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.787 ns) 3.828 ns 7473o:inst1\|1 3 REG LCFF_X32_Y27_N17 4 " "Info: 3: + IC(0.298 ns) + CELL(0.787 ns) = 3.828 ns; Loc. = LCFF_X32_Y27_N17; Fanout = 4; REG Node = '7473o:inst1\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { 7473o:inst|1 7473o:inst1|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.787 ns) 5.113 ns 7473o:inst2\|1 4 REG LCFF_X33_Y27_N17 4 " "Info: 4: + IC(0.498 ns) + CELL(0.787 ns) = 5.113 ns; Loc. = LCFF_X33_Y27_N17; Fanout = 4; REG Node = '7473o:inst2\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { 7473o:inst1|1 7473o:inst2|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.787 ns) 6.622 ns 7473o:inst3\|1 5 REG LCFF_X34_Y26_N25 3 " "Info: 5: + IC(0.722 ns) + CELL(0.787 ns) = 6.622 ns; Loc. = LCFF_X34_Y26_N25; Fanout = 3; REG Node = '7473o:inst3\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { 7473o:inst2|1 7473o:inst3|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.275 ns) 7.212 ns inst5 6 COMB LCCOMB_X34_Y26_N0 1 " "Info: 6: + IC(0.315 ns) + CELL(0.275 ns) = 7.212 ns; Loc. = LCCOMB_X34_Y26_N0; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { 7473o:inst3|1 inst5 } "NODE_NAME" } } { "lab11.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab10/lab11.bdf" { { 312 392 472 376 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.537 ns) 7.979 ns 7473o:inst4\|1 7 REG LCFF_X34_Y26_N21 2 " "Info: 7: + IC(0.230 ns) + CELL(0.537 ns) = 7.979 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 2; REG Node = '7473o:inst4\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { inst5 7473o:inst4|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.939 ns ( 61.90 % ) " "Info: Total cell delay = 4.939 ns ( 61.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.040 ns ( 38.10 % ) " "Info: Total interconnect delay = 3.040 ns ( 38.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.979 ns" { clock 7473o:inst|1 7473o:inst1|1 7473o:inst2|1 7473o:inst3|1 inst5 7473o:inst4|1 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "7.979 ns" { clock {} clock~combout {} 7473o:inst|1 {} 7473o:inst1|1 {} 7473o:inst2|1 {} 7473o:inst3|1 {} inst5 {} 7473o:inst4|1 {} } { 0.000ns 0.000ns 0.977ns 0.298ns 0.498ns 0.722ns 0.315ns 0.230ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.275ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.938 ns + Longest register pin " "Info: + Longest register to pin delay is 4.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7473o:inst4\|1 1 REG LCFF_X34_Y26_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 2; REG Node = '7473o:inst4\|1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7473o:inst4|1 } "NODE_NAME" } } { "7473o.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/7473o.bdf" { { 80 280 344 160 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.286 ns) + CELL(2.652 ns) 4.938 ns led 2 PIN PIN_H26 0 " "Info: 2: + IC(2.286 ns) + CELL(2.652 ns) = 4.938 ns; Loc. = PIN_H26; Fanout = 0; PIN Node = 'led'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { 7473o:inst4|1 led } "NODE_NAME" } } { "lab11.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab10/lab11.bdf" { { 400 280 296 576 "led" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 53.71 % ) " "Info: Total cell delay = 2.652 ns ( 53.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.286 ns ( 46.29 % ) " "Info: Total interconnect delay = 2.286 ns ( 46.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { 7473o:inst4|1 led } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { 7473o:inst4|1 {} led {} } { 0.000ns 2.286ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.979 ns" { clock 7473o:inst|1 7473o:inst1|1 7473o:inst2|1 7473o:inst3|1 inst5 7473o:inst4|1 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "7.979 ns" { clock {} clock~combout {} 7473o:inst|1 {} 7473o:inst1|1 {} 7473o:inst2|1 {} 7473o:inst3|1 {} inst5 {} 7473o:inst4|1 {} } { 0.000ns 0.000ns 0.977ns 0.298ns 0.498ns 0.722ns 0.315ns 0.230ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.275ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { 7473o:inst4|1 led } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { 7473o:inst4|1 {} led {} } { 0.000ns 2.286ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 01 11:33:16 2013 " "Info: Processing ended: Fri Nov 01 11:33:16 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
