-- VHDL for IBM SMS ALD group AddOutputTranslatorShiftB
-- Title: AddOutputTranslatorShiftB
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 9/29/2020 1:25:24 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity AddOutputTranslatorShiftB is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PB_AB0_DOT_BB0_DOT_NC: in STD_LOGIC;
		PB_AB0_DOT_BB1_DOT_C: in STD_LOGIC;
		PB_AB1_DOT_BB0_DOT_C: in STD_LOGIC;
		PB_AB1_DOT_BB1_DOT_NC: in STD_LOGIC;
		PB_AB0_DOT_BB1_DOT_NC: in STD_LOGIC;
		PB_AB1_DOT_BB0_DOT_NC: in STD_LOGIC;
		PB_AB0_DOT_BB0_DOT_C: in STD_LOGIC;
		PB_AB1_DOT_BB1_DOT_C: in STD_LOGIC;
		MB_B0_SHIFT: out STD_LOGIC;
		PS_B3_SHIFT: out STD_LOGIC;
		MB_B3_SHIFT: out STD_LOGIC;
		PS_B1_SHIFT: out STD_LOGIC;
		MB_B1_SHIFT: out STD_LOGIC;
		PS_B2_SHIFT: out STD_LOGIC;
		MB_B2_SHIFT: out STD_LOGIC;
		PB_ADDER_OUT_NOT_1_BIT: out STD_LOGIC;
		PB_ADDER_OUT_1_BIT: out STD_LOGIC;
		MB_ADDER_OUT_NOT_1_BIT: out STD_LOGIC;
		MB_B2_OR_B3_SHIFT: out STD_LOGIC;
		MB_ADDER_OUT_1_BIT: out STD_LOGIC;
		MB_B0_OR_B1_SHIFT: out STD_LOGIC);
end AddOutputTranslatorShiftB;


ARCHITECTURE structural of AddOutputTranslatorShiftB is

BEGIN

Page_16_14_01_1: ENTITY ALD_16_14_01_1_ADD_OUTPUT_TRANSLATOR_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_AB0_DOT_BB0_DOT_NC =>
		PB_AB0_DOT_BB0_DOT_NC,
	PB_AB1_DOT_BB1_DOT_C =>
		PB_AB1_DOT_BB1_DOT_C,
	PB_AB0_DOT_BB0_DOT_C =>
		PB_AB0_DOT_BB0_DOT_C,
	PB_AB0_DOT_BB1_DOT_NC =>
		PB_AB0_DOT_BB1_DOT_NC,
	PB_AB1_DOT_BB0_DOT_NC =>
		PB_AB1_DOT_BB0_DOT_NC,
	PB_AB0_DOT_BB1_DOT_C =>
		PB_AB0_DOT_BB1_DOT_C,
	PB_AB1_DOT_BB1_DOT_NC =>
		PB_AB1_DOT_BB1_DOT_NC,
	PB_AB1_DOT_BB0_DOT_C =>
		PB_AB1_DOT_BB0_DOT_C,
	MB_B0_SHIFT =>
		MB_B0_SHIFT,
	PS_B3_SHIFT =>
		PS_B3_SHIFT,
	MB_B3_SHIFT =>
		MB_B3_SHIFT,
	PS_B1_SHIFT =>
		PS_B1_SHIFT,
	MB_B1_SHIFT =>
		MB_B1_SHIFT,
	PS_B2_SHIFT =>
		PS_B2_SHIFT,
	MB_B2_SHIFT =>
		MB_B2_SHIFT
	);

Page_16_14_02_1: ENTITY ALD_16_14_02_1_ADD_OUTPUT_TRANSLATOR_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_AB0_DOT_BB0_DOT_NC =>
		PB_AB0_DOT_BB0_DOT_NC,
	PB_AB0_DOT_BB1_DOT_C =>
		PB_AB0_DOT_BB1_DOT_C,
	PB_AB1_DOT_BB0_DOT_C =>
		PB_AB1_DOT_BB0_DOT_C,
	PB_AB1_DOT_BB1_DOT_NC =>
		PB_AB1_DOT_BB1_DOT_NC,
	PB_AB1_DOT_BB1_DOT_C =>
		PB_AB1_DOT_BB1_DOT_C,
	PB_AB0_DOT_BB0_DOT_C =>
		PB_AB0_DOT_BB0_DOT_C,
	PB_AB0_DOT_BB1_DOT_NC =>
		PB_AB0_DOT_BB1_DOT_NC,
	PB_AB1_DOT_BB0_DOT_NC =>
		PB_AB1_DOT_BB0_DOT_NC,
	PB_ADDER_OUT_NOT_1_BIT =>
		PB_ADDER_OUT_NOT_1_BIT,
	MB_ADDER_OUT_NOT_1_BIT =>
		MB_ADDER_OUT_NOT_1_BIT,
	MB_B2_OR_B3_SHIFT =>
		MB_B2_OR_B3_SHIFT,
	PB_ADDER_OUT_1_BIT =>
		PB_ADDER_OUT_1_BIT,
	MB_ADDER_OUT_1_BIT =>
		MB_ADDER_OUT_1_BIT,
	MB_B0_OR_B1_SHIFT =>
		MB_B0_OR_B1_SHIFT
	);


END;
