# Talks
| Name           | Title	             | Filename     |
| ------------   | ------------              | ------------ |
| Mark Horowitz  | Intro to Stanford Session | Horowitz-Intro.pdf,pptx |
| Leonard Truong | Fault: A Python Framework for Agile Hardware Verification | Fault.pdf |
| Alex Carsello  | Garnet - Next generation generator        | Magma-and-Garnet.pdf[1] |
| Raj Setaluri   | Magma - Python embedded hardware language | Magma-and-Garnet.pdf[1] |



# Posters
| Student Name                  | Poster Title	| Filename     |
| ------------                  | ------------   | ------------ |
| Ankita Nayak, Alex Carsello	| [
Next-Gen CGRA Architecture](
NextGenCGRA.pdf
)            | NextGenCGRA.pdf  |
| Steven Herbst                 | Mixed Signal Emulation                | MixedSignals.pdf |
| Jeff Setter	                | Halide-to-CoreIR                      | H2H.pdf          |
| Alex Carsello                 | Garnet - Next generation generator        | Magma-and-Garnet.pdf[2] |
| Raj Setaluri                  | Magma - Python embedded hardware language | Magma-and-Garnet.pdf[2] |
| Leonard Truong                | Fault - Magma library for verification    | Fault.pdf[2] |
| Makai Mann, Cristian Mattarei, Aina Niemetz, Clark Barrett| Verification/CoSA          | CoSA.pdf |
| David Durst                   | Aetherling: Resource-Aware, Space-Time Scheduling      | Aetherling.pdf |
| Xuan Yang, Qiaoyi Liu         | Auto-scheduling Deep Neural Networks for Hardware      | DNN.pdf[1] |
| Nikhil Bhagdikar              | Next-Gen PE Architecture | NextGenPE.pdf,pptx |
| Keyi Zhang                    | Kernel-Based Efficient Placement Algorithm for CGRA    | Placement.pdf[1] |
| Dillon Huff	                | Using Just-In-Time Compilation to Accelerate Simulations of Reconfigurable Architectures | JIT.pdf[1] |
| Ross Daly	                | CoreIR: LLVM-Inspired Hardware Intermediate Representation | CoreIR.pdf[1] |

[1] Not yet uploaded.

[2] No poster, see talk slides instead.
