/* Generated by Yosys 0.44 (git sha1 7a4a3768c, g++ 11.2.1 -fPIC -O3) */

module fabric_clk_buf_primitive_inst(\$auto_416 , \$auto_417 , \$auto_418 , \$auto_419 , \$f2g_tx_out_wire_out_clk , \$ibuf_ibuf_enable , wire1, wire2);
  output \$auto_416 ;
  output \$auto_417 ;
  output \$auto_418 ;
  output \$auto_419 ;
  output \$f2g_tx_out_wire_out_clk ;
  input \$ibuf_ibuf_enable ;
  input wire1;
  input wire2;
  wire \$auto_416 ;
  wire \$auto_417 ;
  wire \$auto_418 ;
  wire \$auto_419 ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/clk_buf_primitive_inst/./rtl/clk_buf_primitive_inst.v:8.5-8.17" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/clk_buf_primitive_inst/./rtl/clk_buf_primitive_inst.v:8.5-8.17" *)
  wire \$f2g_tx_out_wire_out_clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/clk_buf_primitive_inst/./rtl/clk_buf_primitive_inst.v:3.9-3.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/clk_buf_primitive_inst/./rtl/clk_buf_primitive_inst.v:3.9-3.20" *)
  wire \$ibuf_ibuf_enable ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/clk_buf_primitive_inst/./rtl/clk_buf_primitive_inst.v:7.6-7.11" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/clk_buf_primitive_inst/./rtl/clk_buf_primitive_inst.v:7.6-7.11" *)
  wire wire1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/clk_buf_primitive_inst/./rtl/clk_buf_primitive_inst.v:7.13-7.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/clk_buf_primitive_inst/./rtl/clk_buf_primitive_inst.v:7.13-7.18" *)
  wire wire2;
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$194$auto_195  (
    .C(wire1),
    .D(wire2),
    .E(1'h1),
    .Q(\$f2g_tx_out_wire_out_clk ),
    .R(1'h1)
  );
  assign \$auto_416  = 1'h1;
  assign \$auto_418  = 1'h1;
  assign \$auto_417  = 1'h1;
  assign \$auto_419  = \$ibuf_ibuf_enable ;
endmodule
