0.7
2020.2
May  7 2023
15:24:31
E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sim_1/new/Adder_tb.v,1728229780,verilog,,,,Adder_tb,,,,,,,,
E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sim_1/new/Divider_tb.v,1728487784,verilog,,,,Divider_tb,,,,,,,,
E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sim_1/new/Multiplication_tb.v,1728398094,verilog,,,,Multiplicator_tb,,,,,,,,
E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sim_1/new/Subtractor_tb.v,1728496944,verilog,,,,Subtractor_tb,,,,,,,,
E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Adder.v,1728230713,verilog,,E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sim_1/new/Adder_tb.v,,Adder,,,,,,,,
E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Divider.v,1728489077,verilog,,E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sim_1/new/Divider_tb.v,,Divider,,,,,,,,
E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Multiplication.v,1728397383,verilog,,E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sim_1/new/Multiplication_tb.v,,Multiplication,,,,,,,,
E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Subtractor.v,1728496462,verilog,,E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sim_1/new/Subtractor_tb.v,,Subtractor,,,,,,,,
