

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Thu Oct 22 20:48:54 2020

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	10F322
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,merge=1,delta=2
     5                           	psect	bssBANK0,global,class=BANK0,space=1,delta=1,noexec
     6                           	psect	cstackBANK0,global,class=BANK0,space=1,delta=1,noexec
     7                           	psect	maintext,global,class=CODE,split=1,delta=2
     8                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     9                           	dabs	1,0x7E,2
    10  0000                     
    11                           ; Version 2.20
    12                           ; Generated 29/04/2020 GMT
    13                           ; 
    14                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    15                           ; All rights reserved.
    16                           ; 
    17                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    18                           ; 
    19                           ; Redistribution and use in source and binary forms, with or without modification, are
    20                           ; permitted provided that the following conditions are met:
    21                           ; 
    22                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    23                           ;        conditions and the following disclaimer.
    24                           ; 
    25                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    26                           ;        of conditions and the following disclaimer in the documentation and/or other
    27                           ;        materials provided with the distribution.
    28                           ; 
    29                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    30                           ;        software without specific prior written permission.
    31                           ; 
    32                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    33                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    34                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    35                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    36                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    37                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    38                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    39                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    40                           ; 
    41                           ; 
    42                           ; Code-generator required, PIC10F322 Definitions
    43                           ; 
    44                           ; SFR Addresses
    45  0000                     	;# 
    46  0001                     	;# 
    47  0002                     	;# 
    48  0003                     	;# 
    49  0004                     	;# 
    50  0005                     	;# 
    51  0006                     	;# 
    52  0007                     	;# 
    53  0008                     	;# 
    54  0009                     	;# 
    55  000A                     	;# 
    56  000B                     	;# 
    57  000C                     	;# 
    58  000D                     	;# 
    59  000E                     	;# 
    60  000F                     	;# 
    61  0010                     	;# 
    62  0011                     	;# 
    63  0012                     	;# 
    64  0013                     	;# 
    65  0014                     	;# 
    66  0015                     	;# 
    67  0016                     	;# 
    68  0016                     	;# 
    69  0017                     	;# 
    70  0018                     	;# 
    71  0019                     	;# 
    72  0019                     	;# 
    73  001A                     	;# 
    74  001B                     	;# 
    75  001C                     	;# 
    76  001D                     	;# 
    77  001E                     	;# 
    78  001F                     	;# 
    79  0020                     	;# 
    80  0020                     	;# 
    81  0021                     	;# 
    82  0022                     	;# 
    83  0022                     	;# 
    84  0023                     	;# 
    85  0024                     	;# 
    86  0025                     	;# 
    87  0026                     	;# 
    88  0027                     	;# 
    89  0027                     	;# 
    90  0028                     	;# 
    91  0029                     	;# 
    92  002A                     	;# 
    93  002A                     	;# 
    94  002B                     	;# 
    95  002C                     	;# 
    96  002D                     	;# 
    97  002E                     	;# 
    98  0030                     	;# 
    99  0031                     	;# 
   100  0032                     	;# 
   101  0033                     	;# 
   102  0034                     	;# 
   103  0035                     	;# 
   104  0036                     	;# 
   105  0037                     	;# 
   106  0038                     	;# 
   107  0039                     	;# 
   108  003A                     	;# 
   109  003B                     	;# 
   110  003C                     	;# 
   111  003D                     	;# 
   112  003E                     	;# 
   113  003F                     	;# 
   114  002A                     _NCO1INC	set	42
   115  0001                     _TMR0	set	1
   116  0031                     _CLC1CON	set	49
   117  0034                     _CLC1POL	set	52
   118  0033                     _CLC1SEL1	set	51
   119  0032                     _CLC1SEL0	set	50
   120  0038                     _CLC1GLS3	set	56
   121  0037                     _CLC1GLS2	set	55
   122  0036                     _CLC1GLS1	set	54
   123  0035                     _CLC1GLS0	set	53
   124  002D                     _NCO1CON	set	45
   125  002E                     _NCO1CLK	set	46
   126  0013                     _T2CON	set	19
   127  0014                     _PWM1DCL	set	20
   128  0015                     _PWM1DCH	set	21
   129  0012                     _PR2	set	18
   130  0016                     _PWM1CON	set	22
   131  0009                     _WPUA	set	9
   132  0005                     _PORTA	set	5
   133  0007                     _LATA	set	7
   134  0006                     _TRISA	set	6
   135  000E                     _OPTION_REG	set	14
   136  0008                     _ANSELA	set	8
   137  0010                     _OSCCON	set	16
   138                           
   139                           	psect	cinit
   140  01FD                     start_initialization:	
   141                           ; #config settings
   142                           
   143  01FD                     __initialization:
   144                           
   145                           ; Clear objects allocated to BANK0
   146  01FD  01C2               	clrf	__pbssBANK0& (0+127)
   147  01FE                     end_of_initialization:	
   148                           ;End of C runtime variable initialization code
   149                           
   150  01FE                     __end_of__initialization:
   151  01FE  0183               	clrf	3
   152  01FF  29AA               	ljmp	_main	;jump to C main() function
   153                           
   154                           	psect	bssBANK0
   155  0042                     __pbssBANK0:
   156  0042                     _ms_dly:
   157  0042                     	ds	1
   158                           
   159                           	psect	cstackBANK0
   160  0040                     __pcstackBANK0:
   161  0040                     ?_main:
   162  0040                     ??_main:	
   163                           ; 1 bytes @ 0x0
   164                           
   165                           
   166                           ; 1 bytes @ 0x0
   167  0040                     	ds	2
   168                           
   169                           	psect	maintext
   170  01AA                     __pmaintext:	
   171 ;;
   172 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   173 ;;
   174 ;; *************** function _main *****************
   175 ;; Defined at:
   176 ;;		line 30 in file "jacasseux.c"
   177 ;; Parameters:    Size  Location     Type
   178 ;;		None
   179 ;; Auto vars:     Size  Location     Type
   180 ;;		None
   181 ;; Return value:  Size  Location     Type
   182 ;;                  1    wreg      void 
   183 ;; Registers used:
   184 ;;		wreg, status,2, status,0, btemp+1
   185 ;; Tracked objects:
   186 ;;		On entry : B00/0
   187 ;;		On exit  : 0/0
   188 ;;		Unchanged: 0/0
   189 ;; Data sizes:     COMMON   BANK0
   190 ;;      Params:         0       0
   191 ;;      Locals:         0       0
   192 ;;      Temps:          0       2
   193 ;;      Totals:         0       2
   194 ;;Total ram usage:        2 bytes
   195 ;; This function calls:
   196 ;;		Nothing
   197 ;; This function is called by:
   198 ;;		Startup code after reset
   199 ;; This function uses a non-reentrant model
   200 ;;
   201                           
   202                           
   203                           ;psect for function _main
   204  01AA                     _main:
   205  01AA                     l612:	
   206                           ;incstack = 0
   207                           ; Regs used in _main: [wreg+status,2+status,0+btemp+1]
   208                           
   209                           
   210                           ;jacasseux.c: 31:     OSCCON|=(7<<4);
   211  01AA  3070               	movlw	112
   212  01AB  00FF               	movwf	btemp+1
   213  01AC  087F               	movf	btemp+1,w
   214  01AD  0490               	iorwf	16,f	;volatile
   215  01AE                     l614:
   216                           
   217                           ;jacasseux.c: 32:     ANSELA=0;
   218  01AE  0188               	clrf	8	;volatile
   219  01AF                     l616:
   220                           
   221                           ;jacasseux.c: 33:     OPTION_REG=1;
   222  01AF  3001               	movlw	1
   223  01B0  008E               	movwf	14	;volatile
   224  01B1                     l618:
   225                           
   226                           ;jacasseux.c: 34:     TRISA&=~((1<<1)|(1<<2));
   227  01B1  30F9               	movlw	249
   228  01B2  00FF               	movwf	btemp+1
   229  01B3  087F               	movf	btemp+1,w
   230  01B4  0586               	andwf	6,f	;volatile
   231  01B5                     l620:
   232                           
   233                           ;jacasseux.c: 35:     LATA&=~((1<<1)|(1<<2));
   234  01B5  30F9               	movlw	249
   235  01B6  00FF               	movwf	btemp+1
   236  01B7  087F               	movf	btemp+1,w
   237  01B8  0587               	andwf	7,f	;volatile
   238  01B9                     l622:
   239                           
   240                           ;jacasseux.c: 36:     PORTA&=~((1<<2));
   241  01B9  30FB               	movlw	251
   242  01BA  00FF               	movwf	btemp+1
   243  01BB  087F               	movf	btemp+1,w
   244  01BC  0585               	andwf	5,f	;volatile
   245  01BD                     l624:
   246                           
   247                           ;jacasseux.c: 37:     WPUA|=(1<<2);
   248  01BD  1509               	bsf	9,2	;volatile
   249  01BE                     l626:
   250                           
   251                           ;jacasseux.c: 39:     PWM1CON=(1<<7);
   252  01BE  3080               	movlw	128
   253  01BF  0096               	movwf	22	;volatile
   254  01C0                     l628:
   255                           
   256                           ;jacasseux.c: 40:     PR2=31;
   257  01C0  301F               	movlw	31
   258  01C1  0092               	movwf	18	;volatile
   259  01C2                     l630:
   260                           
   261                           ;jacasseux.c: 41:     PWM1DCH=16;
   262  01C2  3010               	movlw	16
   263  01C3  0095               	movwf	21	;volatile
   264                           
   265                           ;jacasseux.c: 42:     PWM1DCL=0;
   266  01C4  0194               	clrf	20	;volatile
   267  01C5                     l632:
   268                           
   269                           ;jacasseux.c: 43:     T2CON=(1<<2);
   270  01C5  3004               	movlw	4
   271  01C6  0093               	movwf	19	;volatile
   272  01C7                     l634:
   273                           
   274                           ;jacasseux.c: 45:     NCO1CLK=2;
   275  01C7  3002               	movlw	2
   276  01C8  00AE               	movwf	46	;volatile
   277  01C9                     l636:
   278                           
   279                           ;jacasseux.c: 46:     NCO1CON=0x80;
   280  01C9  3080               	movlw	128
   281  01CA  00AD               	movwf	45	;volatile
   282  01CB                     l638:
   283                           
   284                           ;jacasseux.c: 48:     CLC1GLS0=2;
   285  01CB  3002               	movlw	2
   286  01CC  00B5               	movwf	53	;volatile
   287                           
   288                           ;jacasseux.c: 49:     CLC1GLS1=0;
   289  01CD  01B6               	clrf	54	;volatile
   290  01CE                     l640:
   291                           
   292                           ;jacasseux.c: 50:     CLC1GLS2=0x20;
   293  01CE  3020               	movlw	32
   294  01CF  00B7               	movwf	55	;volatile
   295  01D0                     l642:
   296                           
   297                           ;jacasseux.c: 51:     CLC1GLS3=0;
   298  01D0  01B8               	clrf	56	;volatile
   299                           
   300                           ;jacasseux.c: 52:     CLC1SEL0=3;
   301  01D1  3003               	movlw	3
   302  01D2  00B2               	movwf	50	;volatile
   303                           
   304                           ;jacasseux.c: 53:     CLC1SEL1=5;
   305  01D3  3005               	movlw	5
   306  01D4  00B3               	movwf	51	;volatile
   307  01D5                     l644:
   308                           
   309                           ;jacasseux.c: 54:     CLC1POL=0;
   310  01D5  01B4               	clrf	52	;volatile
   311  01D6                     l646:
   312                           
   313                           ;jacasseux.c: 55:     CLC1CON=0xC1;
   314  01D6  30C1               	movlw	193
   315  01D7  00B1               	movwf	49	;volatile
   316  01D8                     l55:	
   317                           ;jacasseux.c: 56:     while (1){
   318                           
   319                           
   320                           ;jacasseux.c: 57:         TMR0=0;
   321  01D8  0181               	clrf	1	;volatile
   322  01D9                     l648:
   323                           
   324                           ;jacasseux.c: 58:         TRISA|=(1<<2);
   325  01D9  1506               	bsf	6,2	;volatile
   326  01DA  1D05               	btfss	5,2	;# 
   327  01DB  29A9               	goto	($+-1)	;# 
   328  01DC                     l650:
   329                           
   330                           ;jacasseux.c: 61:         NCO1INC=TMR0+(16384);
   331  01DC  0801               	movf	1,w	;volatile
   332  01DD  3E00               	addlw	0
   333  01DE  00C0               	movwf	??_main
   334  01DF  3040               	movlw	64
   335  01E0  1803               	skipnc
   336  01E1  3041               	movlw	65
   337  01E2  00C1               	movwf	??_main+1
   338  01E3  0840               	movf	??_main,w
   339  01E4  00AA               	movwf	42	;volatile
   340  01E5  0841               	movf	??_main+1,w
   341  01E6  00AB               	movwf	43	;volatile
   342  01E7  3000               	movlw	0
   343  01E8  1BC1               	btfsc	??_main+1,7
   344  01E9  30FF               	movlw	255
   345  01EA  00AC               	movwf	44	;volatile
   346  01EB                     l652:
   347                           
   348                           ;jacasseux.c: 62:         TRISA&=~(1<<2);
   349  01EB  30FB               	movlw	251
   350  01EC  00FF               	movwf	btemp+1
   351  01ED  087F               	movf	btemp+1,w
   352  01EE  0586               	andwf	6,f	;volatile
   353  01EF                     l654:
   354                           
   355                           ;jacasseux.c: 63:         LATA&=~(1<<2);
   356  01EF  30FB               	movlw	251
   357  01F0  00FF               	movwf	btemp+1
   358  01F1  087F               	movf	btemp+1,w
   359  01F2  0587               	andwf	7,f	;volatile
   360  01F3  3064               	movlw	100	;# 
   361  01F4  00C2               	movwf	_ms_dly	;# 
   362  01F5                     delay:
   363                           
   364                           ;# 
   365  01F5  0181               	clrf	1	;# 
   366  01F6  110B               	bcf	11,2	;# 
   367  01F7  1D0B               	btfss	11,2	;# 
   368  01F8  29A9               	goto	($+-1)	;# 
   369  01F9  0BC2               	decfsz	_ms_dly,f	;# 
   370  01FA  29F5               	goto	delay	;# 
   371  01FB  29D8               	goto	l55
   372  01FC  2800               	ljmp	start
   373  01FD                     __end_of_main:
   374  007E                     btemp	set	126	;btemp
   375  007E                     wtemp0	set	126
   376                           
   377                           	psect	config
   378                           
   379                           ;Config register CONFIG @ 0x2007
   380                           ;	Oscillator Selection bits
   381                           ;	FOSC = INTOSC, INTOSC oscillator: CLKIN function disabled
   382                           ;	Brown-out Reset Enable
   383                           ;	BOREN = OFF, Brown-out Reset disabled
   384                           ;	Watchdog Timer Enable
   385                           ;	WDTE = OFF, WDT disabled
   386                           ;	Power-up Timer Enable bit
   387                           ;	PWRTE = OFF, PWRT disabled
   388                           ;	MCLR Pin Function Select bit
   389                           ;	MCLRE = ON, MCLR pin function is MCLR
   390                           ;	Code Protection bit
   391                           ;	CP = OFF, Program memory code protection is disabled
   392                           ;	Low-Voltage Programming Enable
   393                           ;	LVP = OFF, High-voltage on MCLR/VPP must be used for programming
   394                           ;	Brown-out Reset Selection bits
   395                           ;	LPBOR = ON, BOR enabled
   396                           ;	Brown-out Reset Voltage Selection
   397                           ;	BORV = LO, Brown-out Reset Voltage (Vbor), low trip point selected.
   398                           ;	Flash Memory Self-Write Protection
   399                           ;	WRT = OFF, Write protection off
   400  2007                     	org	8199
   401  2007  3EE0               	dw	16096

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         1
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON            0      0       0
    BANK0            62      2       3

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 BANK0      2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMMON            0      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
BITSFR0              0      0       0       1        0.0%
SFR0                 0      0       0       1        0.0%
COMMON               0      0       0       1        0.0%
STACK                0      0       0       2        0.0%
BANK0               3E      2       3       3        4.8%
ABS                  0      0       3       4        0.0%
DATA                 0      0       3       5        0.0%
BITBANK0            3E      0       0       6        0.0%


Microchip Technology PIC Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Thu Oct 22 20:48:54 2020

                     l55 01D8                      TMR0 0001                      l620 01B5  
                    l612 01AA                      l630 01C2                      l622 01B9  
                    l614 01AE                      l640 01CE                      l632 01C5  
                    l624 01BD                      l616 01AF                      l650 01DC  
                    l642 01D0                      l634 01C7                      l626 01BE  
                    l618 01B1                      l652 01EB                      l644 01D5  
                    l636 01C9                      l628 01C0                      l654 01EF  
                    l646 01D6                      l638 01CB                      l648 01D9  
                    _PR2 0012                     PORTA 0005                     _LATA 0007  
                   _TMR0 0001                     _WPUA 0009                     _main 01AA  
                   delay 01F5                     btemp 007E                     start 0000  
                  INTCON 000B                    ?_main 0040                    _T2CON 0013  
                  _PORTA 0005                    _TRISA 0006                    status 0003  
                  wtemp0 007E          __initialization 01FD             __end_of_main 01FD  
                 ??_main 0040                   _ANSELA 0008                   _OSCCON 0010  
                 _ms_dly 0042  __end_of__initialization 01FE               __pbssBANK0 0042  
             __pmaintext 01AA                  _CLC1CON 0031                  _CLC1POL 0034  
                _NCO1CLK 002E                  _NCO1CON 002D                  _NCO1INC 002A  
                _PWM1DCH 0015                  _PWM1DCL 0014                  _PWM1CON 0016  
   end_of_initialization 01FE      start_initialization 01FD                ___latbits 0000  
          __pcstackBANK0 0040                 _CLC1GLS0 0035                 _CLC1GLS1 0036  
               _CLC1GLS2 0037                 _CLC1GLS3 0038                 _CLC1SEL0 0032  
               _CLC1SEL1 0033            __size_of_main 0053               _OPTION_REG 000E  
