<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW1NS-4C" package="QFN48" speed="7" partNumber="GW1NS-LV4CQN48C7/I6"/>
    <FileList>
        <File path="C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_fpga\src\top.vhd" type="vhdl"/>
        <File path="C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_fpga\src\gowin_osc\gowin_osc.vhd" type="vhdl"/>
        <File path="C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_fpga\src\divider1Hz.vhd" type="vhdl"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="dsp_balance" value="0"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_fpga\impl\gwsynthesis\exemple_fpga.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="1"/>
        <Option type="verilog_language" value="verilog-2001"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
