OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/running_courses/EE671/EE671_40/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/laplacian/runs/full_guide/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/designs/laplacian/src/laplacian.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   laplacian
Die area:                 ( 0 0 ) ( 282380 293100 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     9140
Number of terminals:      22
Number of snets:          2
Number of nets:           3252

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 274.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 140341.
[INFO DRT-0033] mcon shape region query size = 38424.
[INFO DRT-0033] met1 shape region query size = 26853.
[INFO DRT-0033] via shape region query size = 5400.
[INFO DRT-0033] met2 shape region query size = 1810.
[INFO DRT-0033] via2 shape region query size = 4500.
[INFO DRT-0033] met3 shape region query size = 2710.
[INFO DRT-0033] via3 shape region query size = 4500.
[INFO DRT-0033] met4 shape region query size = 1098.
[INFO DRT-0033] via4 shape region query size = 162.
[INFO DRT-0033] met5 shape region query size = 198.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 921 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 256 unique inst patterns.
[INFO DRT-0084]   Complete 1949 groups.
#scanned instances     = 9140
#unique  instances     = 274
#stdCellGenAp          = 6934
#stdCellValidPlanarAp  = 86
#stdCellValidViaAp     = 5272
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 10796
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:44, elapsed time = 00:00:12, memory = 214.85 (MB), peak = 214.85 (MB)

Number of guides:     26710

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 40 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 42 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 8584.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 7337.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 4157.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 537.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 164.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 3.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 12905 vertical wires in 1 frboxes and 7877 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 1746 vertical wires in 1 frboxes and 2647 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 262.39 (MB), peak = 262.39 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 262.43 (MB), peak = 262.43 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 296.87 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 372.20 (MB).
    Completing 30% with 419 violations.
    elapsed time = 00:00:10, memory = 393.01 (MB).
    Completing 40% with 419 violations.
    elapsed time = 00:00:15, memory = 378.00 (MB).
    Completing 50% with 419 violations.
    elapsed time = 00:00:20, memory = 409.43 (MB).
    Completing 60% with 917 violations.
    elapsed time = 00:00:23, memory = 409.55 (MB).
    Completing 70% with 917 violations.
    elapsed time = 00:00:28, memory = 417.55 (MB).
    Completing 80% with 1295 violations.
    elapsed time = 00:00:30, memory = 417.55 (MB).
    Completing 90% with 1295 violations.
    elapsed time = 00:00:36, memory = 421.38 (MB).
    Completing 100% with 1761 violations.
    elapsed time = 00:00:42, memory = 431.39 (MB).
[INFO DRT-0199]   Number of violations = 2389.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   met5
Cut Spacing          0      2      0      0      0      0      0      0
Metal Spacing       14      0    215      0    106     10      1      4
Min Hole             0      0      0      0      1      0      0      0
Recheck              2      0    386      0    207     26      6      1
Short                0      0   1011      3    382     12      0      0
[INFO DRT-0267] cpu time = 00:01:18, elapsed time = 00:00:43, memory = 712.73 (MB), peak = 712.73 (MB)
Total wire length = 143218 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 58028 um.
Total wire length on LAYER met2 = 59261 um.
Total wire length on LAYER met3 = 18849 um.
Total wire length on LAYER met4 = 6931 um.
Total wire length on LAYER met5 = 147 um.
Total number of vias = 24488.
Up-via summary (total 24488):

------------------------
 FR_MASTERSLICE        0
            li1    10277
           met1    12876
           met2     1040
           met3      289
           met4        6
------------------------
                   24488


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2389 violations.
    elapsed time = 00:00:01, memory = 712.86 (MB).
    Completing 20% with 2389 violations.
    elapsed time = 00:00:04, memory = 712.86 (MB).
    Completing 30% with 2095 violations.
    elapsed time = 00:00:07, memory = 712.86 (MB).
    Completing 40% with 2095 violations.
    elapsed time = 00:00:12, memory = 712.86 (MB).
    Completing 50% with 2095 violations.
    elapsed time = 00:00:18, memory = 712.86 (MB).
    Completing 60% with 1694 violations.
    elapsed time = 00:00:21, memory = 712.86 (MB).
    Completing 70% with 1694 violations.
    elapsed time = 00:00:23, memory = 712.86 (MB).
    Completing 80% with 1497 violations.
    elapsed time = 00:00:29, memory = 712.86 (MB).
    Completing 90% with 1497 violations.
    elapsed time = 00:00:32, memory = 712.86 (MB).
    Completing 100% with 1125 violations.
    elapsed time = 00:00:41, memory = 712.86 (MB).
[INFO DRT-0199]   Number of violations = 1125.
Viol/Layer        met1   met2   met3   met5
Metal Spacing      128     65      6      2
Short              702    222      0      0
[INFO DRT-0267] cpu time = 00:01:13, elapsed time = 00:00:41, memory = 715.86 (MB), peak = 715.86 (MB)
Total wire length = 142348 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 57748 um.
Total wire length on LAYER met2 = 59091 um.
Total wire length on LAYER met3 = 18516 um.
Total wire length on LAYER met4 = 6824 um.
Total wire length on LAYER met5 = 167 um.
Total number of vias = 24415.
Up-via summary (total 24415):

------------------------
 FR_MASTERSLICE        0
            li1    10275
           met1    12841
           met2     1007
           met3      286
           met4        6
------------------------
                   24415


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1125 violations.
    elapsed time = 00:00:00, memory = 715.86 (MB).
    Completing 20% with 1125 violations.
    elapsed time = 00:00:08, memory = 715.86 (MB).
    Completing 30% with 1125 violations.
    elapsed time = 00:00:09, memory = 715.86 (MB).
    Completing 40% with 1099 violations.
    elapsed time = 00:00:11, memory = 715.86 (MB).
    Completing 50% with 1099 violations.
    elapsed time = 00:00:17, memory = 715.86 (MB).
    Completing 60% with 1024 violations.
    elapsed time = 00:00:20, memory = 715.86 (MB).
    Completing 70% with 1024 violations.
    elapsed time = 00:00:22, memory = 715.86 (MB).
    Completing 80% with 1024 violations.
    elapsed time = 00:00:26, memory = 715.86 (MB).
    Completing 90% with 1079 violations.
    elapsed time = 00:00:29, memory = 715.86 (MB).
    Completing 100% with 1078 violations.
    elapsed time = 00:00:33, memory = 715.86 (MB).
[INFO DRT-0199]   Number of violations = 1078.
Viol/Layer        mcon   met1   met2   met3   met5
Cut Spacing          1      0      0      0      0
Metal Spacing        0    108     67      5      2
Short                0    685    210      0      0
[INFO DRT-0267] cpu time = 00:01:06, elapsed time = 00:00:33, memory = 715.86 (MB), peak = 715.86 (MB)
Total wire length = 141998 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 57707 um.
Total wire length on LAYER met2 = 58828 um.
Total wire length on LAYER met3 = 18516 um.
Total wire length on LAYER met4 = 6756 um.
Total wire length on LAYER met5 = 188 um.
Total number of vias = 24206.
Up-via summary (total 24206):

------------------------
 FR_MASTERSLICE        0
            li1    10275
           met1    12645
           met2     1003
           met3      277
           met4        6
------------------------
                   24206


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1078 violations.
    elapsed time = 00:00:00, memory = 715.88 (MB).
    Completing 20% with 1078 violations.
    elapsed time = 00:00:01, memory = 715.88 (MB).
    Completing 30% with 868 violations.
    elapsed time = 00:00:07, memory = 715.88 (MB).
    Completing 40% with 868 violations.
    elapsed time = 00:00:09, memory = 715.89 (MB).
    Completing 50% with 868 violations.
    elapsed time = 00:00:11, memory = 715.89 (MB).
    Completing 60% with 546 violations.
    elapsed time = 00:00:13, memory = 715.89 (MB).
    Completing 70% with 546 violations.
    elapsed time = 00:00:16, memory = 715.89 (MB).
    Completing 80% with 328 violations.
    elapsed time = 00:00:20, memory = 717.89 (MB).
    Completing 90% with 328 violations.
    elapsed time = 00:00:23, memory = 717.89 (MB).
    Completing 100% with 79 violations.
    elapsed time = 00:00:31, memory = 717.89 (MB).
[INFO DRT-0199]   Number of violations = 79.
Viol/Layer        met1   met2
Metal Spacing       13     11
Short               40     15
[INFO DRT-0267] cpu time = 00:00:49, elapsed time = 00:00:31, memory = 717.89 (MB), peak = 717.89 (MB)
Total wire length = 141998 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 55222 um.
Total wire length on LAYER met2 = 58157 um.
Total wire length on LAYER met3 = 20950 um.
Total wire length on LAYER met4 = 7490 um.
Total wire length on LAYER met5 = 177 um.
Total number of vias = 24827.
Up-via summary (total 24827):

------------------------
 FR_MASTERSLICE        0
            li1    10275
           met1    12761
           met2     1436
           met3      349
           met4        6
------------------------
                   24827


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 79 violations.
    elapsed time = 00:00:00, memory = 717.89 (MB).
    Completing 20% with 79 violations.
    elapsed time = 00:00:00, memory = 717.89 (MB).
    Completing 30% with 66 violations.
    elapsed time = 00:00:00, memory = 717.89 (MB).
    Completing 40% with 66 violations.
    elapsed time = 00:00:00, memory = 717.89 (MB).
    Completing 50% with 66 violations.
    elapsed time = 00:00:04, memory = 717.89 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:04, memory = 717.89 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:05, memory = 717.89 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:06, memory = 717.89 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:06, memory = 717.89 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:07, memory = 719.89 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Metal Spacing        1
Short                5
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:07, memory = 719.89 (MB), peak = 719.89 (MB)
Total wire length = 141977 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 55130 um.
Total wire length on LAYER met2 = 58095 um.
Total wire length on LAYER met3 = 21014 um.
Total wire length on LAYER met4 = 7559 um.
Total wire length on LAYER met5 = 177 um.
Total number of vias = 24845.
Up-via summary (total 24845):

------------------------
 FR_MASTERSLICE        0
            li1    10275
           met1    12762
           met2     1445
           met3      357
           met4        6
------------------------
                   24845


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 719.89 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 719.89 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 719.89 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 719.89 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 719.89 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 719.89 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 719.89 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 719.89 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 719.89 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 719.89 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 719.89 (MB), peak = 719.89 (MB)
Total wire length = 141970 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 55125 um.
Total wire length on LAYER met2 = 58092 um.
Total wire length on LAYER met3 = 21014 um.
Total wire length on LAYER met4 = 7559 um.
Total wire length on LAYER met5 = 177 um.
Total number of vias = 24837.
Up-via summary (total 24837):

------------------------
 FR_MASTERSLICE        0
            li1    10275
           met1    12756
           met2     1443
           met3      357
           met4        6
------------------------
                   24837


[INFO DRT-0198] Complete detail routing.
Total wire length = 141970 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 55125 um.
Total wire length on LAYER met2 = 58092 um.
Total wire length on LAYER met3 = 21014 um.
Total wire length on LAYER met4 = 7559 um.
Total wire length on LAYER met5 = 177 um.
Total number of vias = 24837.
Up-via summary (total 24837):

------------------------
 FR_MASTERSLICE        0
            li1    10275
           met1    12756
           met2     1443
           met3      357
           met4        6
------------------------
                   24837


[INFO DRT-0267] cpu time = 00:04:42, elapsed time = 00:02:38, memory = 719.89 (MB), peak = 719.89 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/laplacian/runs/full_guide/results/routing/laplacian.odb'…
Writing netlist to '/openlane/designs/laplacian/runs/full_guide/results/routing/laplacian.nl.v'…
Writing powered netlist to '/openlane/designs/laplacian/runs/full_guide/results/routing/laplacian.pnl.v'…
Writing layout to '/openlane/designs/laplacian/runs/full_guide/results/routing/laplacian.def'…
