module synch(
				  input       ps2clk,
				  input       fpgclk,
				  output      midout,
				  output [5:0]count );
	wire cout;
	wire comp;
	reg Q1;
	reg Q2;
	
	counter c1(.clk(ps2clk),.clr(Q2),.cout(cout));
	assign comp = (cout == 6'h20)? 1 : 0;
	
	always @ (posedge clk)
		begin
			Q1 <= D;
		end
	assign midout = Q1;
	
	always @ (posedge clk)
		begin
			Q2 <= Q1;
		end
endmodule