// Seed: 4289946594
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule : SymbolIdentifier
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    output logic id_2,
    input wor id_3
);
  logic id_5, id_6;
  initial $unsigned(26);
  ;
  id_7 :
  assert property (@(id_3) id_6) begin : LABEL_0
    if (1) begin : LABEL_1
      if (1);
      else id_7 <= -1'h0;
      $clog2(65);
      ;
    end
    id_2 <= {(id_7) {id_7}};
  end
  parameter id_8 = 1;
  assign id_7 = -1;
  wire id_9;
  ;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_8,
      id_9,
      id_8,
      id_8,
      id_9,
      id_9,
      id_8,
      id_8,
      id_8
  );
endmodule
