# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PWM_Control.srcs/sources_1/new/Upcounter.vhd" \
"../../../../PWM_Control.srcs/sources_1/new/Comparator.vhd" \
"../../../../PWM_Control.ip_user_files/bd/Design_over/ip/Design_over_rst_clk_wiz_0_100M_0/sim/Design_over_rst_clk_wiz_0_100M_0.vhd" \

# Do not sort compile order
nosort
