From a9b2ba41d8b6432d71c63e2eadf30d1b200e08f9 Mon Sep 17 00:00:00 2001
From: Corentin Labbe <clabbe.montjoie@gmail.com>
Date: Fri, 22 Mar 2019 10:20:10 +0100
Subject: [PATCH 12/14] dt-bindings: crypto: Add DT bindings documentation for
 sun8i-ss Security System

Signed-off-by: Corentin Labbe <clabbe.montjoie@gmail.com>
---
 .../devicetree/bindings/crypto/sun8i-ss.txt   | 28 +++++++++++++++++++
 1 file changed, 28 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/crypto/sun8i-ss.txt

diff --git a/Documentation/devicetree/bindings/crypto/sun8i-ss.txt b/Documentation/devicetree/bindings/crypto/sun8i-ss.txt
new file mode 100644
index 000000000000..4d9af755e41b
--- /dev/null
+++ b/Documentation/devicetree/bindings/crypto/sun8i-ss.txt
@@ -0,0 +1,28 @@
+* Allwinner Security System found on A80/A83T SoC
+
+Required properties:
+- compatible : Should be one of
+	"allwinner,sun8i-a83t-crypto"
+	"allwinner,sun9i-a0-crypto"
+- reg: Should contain the SS register location and length.
+- interrupts: Should contain the IRQ line for the device. (Non secure IRQ if
+  both secure/non-secure exist)
+- clocks : List of clock specifiers, corresponding to AHB and SS.
+- clock-names : Name of the functional clock, should be
+	* "ahb" : AHB gating clock
+	* "mod" : SS controller clock
+
+Optional properties:
+ - resets : phandle + reset specifier pair
+ - reset-names : must contain "ahb"
+
+Examples:
+	crypto: crypto@1c15000 {
+		compatible = "allwinner,sun8i-h3-crypto";
+		reg = <0x01c15000 0x1000>;
+		interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
+		resets = <&ccu RST_BUS_CE>;
+		reset-names = "ahb";
+		clocks = <&ccu CLK_BUS_CE>, <&ccu CLK_CE>;
+		clock-names = "ahb", "mod";
+	};
-- 
2.20.1

