{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79992,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 8.11393e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000181088,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.12398e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000181088,
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 5.0048,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 45.0432,
	"finish__design__instance__count__class:timing_repair_buffer": 8,
	"finish__design__instance__area__class:timing_repair_buffer": 43.792,
	"finish__design__instance__count__class:sequential_cell": 4,
	"finish__design__instance__area__class:sequential_cell": 101.347,
	"finish__design__instance__count__class:multi_input_combinational_cell": 14,
	"finish__design__instance__area__class:multi_input_combinational_cell": 80.0768,
	"finish__design__instance__count": 31,
	"finish__design__instance__area": 275.264,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.92957,
	"finish__clock__skew__setup": 0.00713714,
	"finish__clock__skew__hold": 0.00713714,
	"finish__timing__drv__max_slew_limit": 0.874729,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.937166,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000102911,
	"finish__power__switching__total": 3.14547e-05,
	"finish__power__leakage__total": 1.21202e-10,
	"finish__power__total": 0.000134366,
	"finish__design__io": 8,
	"finish__design__die__area": 3976.56,
	"finish__design__core__area": 3442.05,
	"finish__design__instance__count": 77,
	"finish__design__instance__area": 332.819,
	"finish__design__instance__count__stdcell": 77,
	"finish__design__instance__area__stdcell": 332.819,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0966921,
	"finish__design__instance__utilization__stdcell": 0.0966921,
	"finish__design__rows": 21,
	"finish__design__rows:unithd": 21,
	"finish__design__sites": 2751,
	"finish__design__sites:unithd": 2751,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}