$version Generated by VerilatedVcd $end
$date Sat Jan 14 16:09:10 2023 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 % d $end
  $var wire  1 & q $end
  $var wire  1 ' q_o $end
  $var wire  1 $ rst $end
  $scope module D_ff $end
   $var wire  1 # clk $end
   $var wire  1 % d $end
   $var wire  1 & q $end
   $var wire  1 ' q_o $end
   $var wire  1 $ rst $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
0%
0&
0'
#1
0#
#2
1#
1'
#3
0#
0$
#4
1#
0'
#5
0#
#6
1#
#7
0#
1$
#8
1#
1%
1'
#9
0#
#10
1#
1&
0'
#11
0#
#12
1#
0%
#13
0#
#14
1#
0&
1'
#15
0#
#16
1#
#17
0#
#18
1#
#19
0#
#20
1#
#21
0#
#22
1#
#23
0#
#24
1#
#25
0#
#26
1#
#27
0#
#28
1#
#29
0#
#30
1#
#31
0#
#32
1#
#33
0#
#34
1#
#35
0#
