$date
	Wed Feb 09 12:10:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module breadboard $end
$var wire 1 ! A $end
$var reg 1 " W $end
$var reg 1 # X $end
$var reg 1 $ Y $end
$var reg 1 % Z $end
$scope module eq9 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 ) d $end
$var wire 1 ! o $end
$var wire 1 " w $end
$var wire 1 # x $end
$var wire 1 $ y $end
$var wire 1 % z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1%
#20
1!
1)
0%
1$
#30
0!
0)
1%
#40
0%
0$
1#
#50
1!
1&
1%
#60
0!
0&
0%
1$
#70
1!
1&
1%
#80
0!
0&
0%
0$
0#
1"
#90
1!
1(
1%
#100
1)
0(
0%
1$
#110
0!
0)
1%
#120
1!
1'
0%
0$
1#
#130
1&
1(
1%
#140
0!
0'
0&
0(
0%
1$
#150
1!
1&
1%
#160
