/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az736-57
+ date
Wed Nov 15 06:25:02 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1700029502
+ CACTUS_STARTTIME=1700029502
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Nov 15 2023 (06:18:44)
Run date:          Nov 15 2023 (06:25:02+0000)
Run host:          fv-az736-57.alpbqrzxv30uzkvtn2qktnuusd.cx.internal.cloudapp.net (pid=130783)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az736-57
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16365036KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=ead53888-9a0f-2240-83c0-54bfa2dfdeb9, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.2.0-1015-azure, OSVersion="#15~22.04.1-Ubuntu SMP Fri Oct  6 13:20:44 UTC 2023", HostName=fv-az736-57, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16365036KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00124354 sec
      iterations=10000000... time=0.012416 sec
      iterations=100000000... time=0.123899 sec
      iterations=900000000... time=1.11456 sec
      iterations=900000000... time=0.835565 sec
      result: 6.45174 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00196996 sec
      iterations=10000000... time=0.0197286 sec
      iterations=100000000... time=0.19726 sec
      iterations=600000000... time=1.18407 sec
      result: 16.2153 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0018831 sec
      iterations=10000000... time=0.0185442 sec
      iterations=100000000... time=0.185465 sec
      iterations=600000000... time=1.11477 sec
      result: 8.61162 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000125314 sec
      iterations=10000... time=0.00123609 sec
      iterations=100000... time=0.0123683 sec
      iterations=1000000... time=0.12363 sec
      iterations=9000000... time=1.11614 sec
      result: 1.24015 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000572568 sec
      iterations=10000... time=0.005393 sec
      iterations=100000... time=0.0535186 sec
      iterations=1000000... time=0.528841 sec
      iterations=2000000... time=1.05969 sec
      result: 5.29845 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.91e-07 sec
      iterations=10... time=3.035e-06 sec
      iterations=100... time=2.8834e-05 sec
      iterations=1000... time=0.000249806 sec
      iterations=10000... time=0.00244694 sec
      iterations=100000... time=0.0243456 sec
      iterations=1000000... time=0.243684 sec
      iterations=5000000... time=1.21901 sec
      result: 100.803 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=1.1361e-05 sec
      iterations=10... time=6.5042e-05 sec
      iterations=100... time=0.000511755 sec
      iterations=1000... time=0.00508737 sec
      iterations=10000... time=0.0499288 sec
      iterations=100000... time=0.496324 sec
      iterations=200000... time=0.991338 sec
      iterations=400000... time=1.97915 sec
      result: 79.4718 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.186e-06 sec
      iterations=10000... time=3.1368e-05 sec
      iterations=100000... time=0.000253153 sec
      iterations=1000000... time=0.00248448 sec
      iterations=10000000... time=0.0247256 sec
      iterations=100000000... time=0.248352 sec
      iterations=400000000... time=0.99246 sec
      iterations=800000000... time=1.98095 sec
      result: 0.309524 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.062e-05 sec
      iterations=10000... time=9.7242e-05 sec
      iterations=100000... time=0.000905631 sec
      iterations=1000000... time=0.00904036 sec
      iterations=10000000... time=0.0902907 sec
      iterations=100000000... time=0.912109 sec
      iterations=200000000... time=1.82367 sec
      result: 1.1398 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=5.31e-07 sec
      iterations=10... time=3.707e-06 sec
      iterations=100... time=3.7159e-05 sec
      iterations=1000... time=0.000285203 sec
      iterations=10000... time=0.00276902 sec
      iterations=100000... time=0.0276739 sec
      iterations=1000000... time=0.276827 sec
      iterations=4000000... time=1.10856 sec
      result: 88.6773 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=9.117e-06 sec
      iterations=10... time=5.5083e-05 sec
      iterations=100... time=0.00050409 sec
      iterations=1000... time=0.0046597 sec
      iterations=10000... time=0.0452988 sec
      iterations=100000... time=0.453553 sec
      iterations=200000... time=0.900925 sec
      iterations=400000... time=1.80048 sec
      result: 87.358 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.9777e-05 sec
      iterations=10... time=0.000321169 sec
      iterations=100... time=0.0028388 sec
      iterations=1000... time=0.0266381 sec
      iterations=10000... time=0.257234 sec
      iterations=40000... time=1.03261 sec
      result: 0.0669374 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000137055 sec
      iterations=10... time=0.00156399 sec
      iterations=100... time=0.0157899 sec
      iterations=1000... time=0.15746 sec
      iterations=7000... time=1.0805 sec
      result: 0.158004 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00390422 sec
      iterations=10... time=0.0371725 sec
      iterations=100... time=0.37221 sec
      iterations=300... time=1.11476 sec
      result: 0.420063 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00127145 sec
      iterations=10000000... time=0.0124076 sec
      iterations=100000000... time=0.123909 sec
      iterations=900000000... time=1.11669 sec
      iterations=900000000... time=0.83554 sec
      result: 6.40233 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00196864 sec
      iterations=10000000... time=0.0197327 sec
      iterations=100000000... time=0.19733 sec
      iterations=600000000... time=1.18455 sec
      result: 16.2087 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00188335 sec
      iterations=10000000... time=0.0191047 sec
      iterations=100000000... time=0.185697 sec
      iterations=600000000... time=1.11607 sec
      result: 8.6016 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124262 sec
      iterations=10000... time=0.00123419 sec
      iterations=100000... time=0.012377 sec
      iterations=1000000... time=0.123604 sec
      iterations=9000000... time=1.13891 sec
      result: 1.26546 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000433814 sec
      iterations=10000... time=0.00419387 sec
      iterations=100000... time=0.0418793 sec
      iterations=1000000... time=0.419451 sec
      iterations=3000000... time=1.26165 sec
      result: 4.2055 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=5.41e-07 sec
      iterations=10... time=5.3905e-06 sec
      iterations=100... time=4.78145e-05 sec
      iterations=1000... time=0.00042619 sec
      iterations=10000... time=0.00274313 sec
      iterations=100000... time=0.0243987 sec
      iterations=1000000... time=0.267703 sec
      iterations=4000000... time=0.974981 sec
      iterations=8000000... time=1.97038 sec
      result: 99.7817 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.3075e-06 sec
      iterations=10... time=6.3198e-05 sec
      iterations=100... time=0.000579246 sec
      iterations=1000... time=0.00529558 sec
      iterations=10000... time=0.0499053 sec
      iterations=100000... time=0.485838 sec
      iterations=200000... time=0.969969 sec
      iterations=400000... time=1.93089 sec
      result: 81.4581 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.2605e-06 sec
      iterations=10000... time=3.11285e-05 sec
      iterations=100000... time=0.000280608 sec
      iterations=1000000... time=0.00251405 sec
      iterations=10000000... time=0.0247222 sec
      iterations=100000000... time=0.247435 sec
      iterations=400000000... time=0.990611 sec
      iterations=800000000... time=1.99802 sec
      result: 0.31219 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=9.8535e-06 sec
      iterations=10000... time=9.118e-05 sec
      iterations=100000... time=0.000877908 sec
      iterations=1000000... time=0.00875324 sec
      iterations=10000000... time=0.0878896 sec
      iterations=100000000... time=0.883697 sec
      iterations=200000000... time=1.76755 sec
      result: 1.10472 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.25e-07 sec
      iterations=10... time=3.5615e-06 sec
      iterations=100... time=3.5466e-05 sec
      iterations=1000... time=0.000306757 sec
      iterations=10000... time=0.00274022 sec
      iterations=100000... time=0.0268415 sec
      iterations=1000000... time=0.268601 sec
      iterations=4000000... time=1.07575 sec
      result: 91.3822 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=8.1645e-06 sec
      iterations=10... time=6.31175e-05 sec
      iterations=100... time=0.00058673 sec
      iterations=1000... time=0.00493182 sec
      iterations=10000... time=0.0476134 sec
      iterations=100000... time=0.459191 sec
      iterations=200000... time=0.94774 sec
      iterations=400000... time=1.8363 sec
      result: 85.6539 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=4.5785e-06 sec
      iterations=10... time=7.53205e-05 sec
      iterations=100... time=0.000789829 sec
      iterations=1000... time=0.00762294 sec
      iterations=10000... time=0.0782903 sec
      iterations=100000... time=0.768902 sec
      iterations=200000... time=1.58514 sec
      result: 0.218025 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=4.0275e-05 sec
      iterations=10... time=0.000484348 sec
      iterations=100... time=0.00476238 sec
      iterations=1000... time=0.0473835 sec
      iterations=10000... time=0.457622 sec
      iterations=20000... time=0.910878 sec
      iterations=40000... time=1.82384 sec
      result: 0.534894 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000851714 sec
      iterations=10... time=0.0106614 sec
      iterations=100... time=0.106571 sec
      iterations=1000... time=1.08049 sec
      result: 1.44463 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Nov 15 06:26:09 UTC 2023
+ echo Done.
Done.
  Elapsed time: 67.6 s
