{"index": 843, "svad": "This property verifies that the LatchedMRxErr signal is cleared to 0 exactly one clock cycle after the Reset signal becomes active. The assertion triggers on every positive edge of the MRxClk clock. When the Reset signal is asserted (equal to 1), the property requires that on the next clock cycle, the LatchedMRxErr signal must be 0. The assertion is disabled when the Reset signal is deasserted (equal to 0), meaning it only checks behavior during active reset conditions.", "reference_sva": "property p_LatchedMRxErr_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 LatchedMRxErr == 0;\nendproperty\nassert_p_LatchedMRxErr_Reset: assert property (p_LatchedMRxErr_Reset) else $error(\"Assertion failed: LatchedMRxErr signal should be 0 one cycle after Reset is asserted\");", "generated_sva": "property p_LatchedMRxErr_clear;\n    @(posedge MRxClk) disable iff (!Reset)\n    Reset |=> !LatchedMRxErr;\nendproperty\n\nassert property (p_LatchedMRxErr_clear);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_LatchedMRxErr_Reset\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `LatchedMRxErr`\n\n* **Clocks & Resets:**\n    * Primary Clock: `MRxClk` (posedge)\n    * Reset Signal: `Reset` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `Reset == 1`\n    * Response condition: `##1 LatchedMRxErr == 0`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `Reset == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 LatchedMRxErr == 0`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (Reset == 0)`\n    * Property is disabled when reset `Reset` is active high\n\n* **Assertion Structure:**\n    * `@(posedge MRxClk) Reset == 1 |-> ##1 LatchedMRxErr == 0`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_LatchedMRxErr_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 LatchedMRxErr == 0;\nendproperty\nassert_p_LatchedMRxErr_Reset: assert property (p_LatchedMRxErr_Reset) else $error(\"Assertion failed: LatchedMRxErr signal should be 0 one cycle after Reset is asserted\");\n```\n\n**Summary:**\nProperty `p_LatchedMRxErr_Reset` uses overlapping implication synchronized to `MRxClk`.", "error_message": null, "generation_time": 2.7295126914978027, "verification_time": 0.02492046356201172, "from_cache": false}