/********************************************************************
*
* SOC BASEADDRESS. header file
*
* Copyright (C) 2022-24 Texas Instruments Incorporated.
*  Redistribution and use in source and binary forms, with or without
*  modification, are permitted provided that the following conditions
*  are met:
*
*    Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
*
*    Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the
*    distribution.
*
*    Neither the name of Texas Instruments Incorporated nor the names of
*    its contributors may be used to endorse or promote products derived
*    from this software without specific prior written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
*  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#ifndef SDLR_SOC_BASEADDRESS_H_
#define SDLR_SOC_BASEADDRESS_H_

#ifdef __cplusplus
extern "C"
{
#endif

/*
* Auto-generated SoC Base Address File:
*/

#define SDL_R5SS0_CORE0_TCMA_ROM_U_BASE								(0x00000000U)
#define SDL_HSM_M4_SEC_ROM_U_BASE	    							(0x00010000U)
#define SDL_R5SS0_CORE0_TCMA_RAM_U_BASE								(0x00020000U)
#define SDL_R5SS0_CORE0_TMU_U_BASE	    							(0x00060000U)
#define SDL_R5SS0_CORE0_TCMB_RAM_U_BASE								(0x00080000U)
#define SDL_HSM_ROM_U_BASE	            							(0x20000000U)
#define SDL_HSM_SEC_ROM_U_BASE	        							(0x20010000U)
#define SDL_HSM_RAM_U_BASE	            							(0x20020000U)
#define SDL_MCRC0_U_BASE	            							(0x35000000U)
#define SDL_STM_STIM_U_BASE	            							(0x39000000U)
#define SDL_HSM_SOC_CTRL_U_BASE	        							(0x40000000U)
#define SDL_MPU_L2OCRAM_BANK0_U_BASE								(0x40020000U)
#define SDL_MPU_L2OCRAM_BANK1_U_BASE								(0x40040000U)
#define SDL_MPU_L2OCRAM_BANK2_U_BASE								(0x40060000U)
#define SDL_MPU_R5SS0_CORE0_AXIS_U_BASE								(0x400A0000U)
#define SDL_MPU_R5SS0_CORE1_AXIS_U_BASE								(0x400C0000U)
#define SDL_MPU_HSM_DTHE_U_BASE	        							(0x40120000U)
#define SDL_MPU_MBOX_SRAM_U_BASE	    							(0x40140000U)
#define SDL_MPU_OSPI0_U_BASE	        							(0x40160000U)
#define SDL_MPU_SCRM2SCRP0_U_BASE	    							(0x40180000U)
#define SDL_MPU_SCRM2SCRP1_U_BASE	    							(0x401A0000U)
#define SDL_MPU_R5SS0_CORE0_AHB_U_BASE								(0x401C0000U)
#define SDL_MPU_R5SS0_CORE1_AHB_U_BASE								(0x401E0000U)
#define SDL_MPU_HSM_U_BASE	            							(0x40240000U)
#define SDL_MPU_FLASH_U_BASE	        							(0x40260000U)
#define SDL_MPU_R5SS0_U_BASE	        							(0x40280000U)
#define SDL_HSM_SOC_PCR_U_BASE	        							(0x40F78000U)
#define SDL_HSM_STC_U_BASE	            							(0x40F78C00U)
#define SDL_HSM_PBIST_U_BASE	        							(0x40F79000U)
#define SDL_HSM_ECC_AGGR_U_BASE	        							(0x40F79400U)
#define SDL_HSM_MBOX_SRAM_U_BASE	    							(0x44000000U)
#define SDL_HSM_SEC_MGR_U_BASE	        							(0x46000000U)
#define SDL_HSM_SEC_RAM_U_BASE	        						    (0x46050000U)
#define SDL_HSM_CTRL_U_BASE	            							(0x47000000U)
#define SDL_HSM_TPCC0_U_BASE	        							(0x47020000U)
#define SDL_HSM_TPTC00_U_BASE	        							(0x47040000U)
#define SDL_HSM_TPTC01_U_BASE	        							(0x47060000U)
#define SDL_HSM_PCR_U_BASE	            							(0x47F78000U)
#define SDL_HSM_RTI0_U_BASE	            							(0x47F78C00U)
#define SDL_HSM_WDT0_U_BASE	            							(0x47F78D00U)
#define SDL_HSM_DCC0_U_BASE	            							(0x47F79000U)
#define SDL_HSM_ESM_U_BASE	            							(0x47F79400U)
#define SDL_HSM_DMT0_U_BASE	            							(0x47F79800U)
#define SDL_HSM_DMT1_U_BASE	            							(0x47F79900U)
#define SDL_ICSSM0_INTERNAL_U_BASE	            					(0x48000000U)
#define SDL_ICSS_M_ICSSM_0_DRAM1_SLV_RAM_U_BASE	            		(0x48002000U)
#define SDL_ICSS_M_ICSSM_0_RAT_SLICE0_CFG_U_BASE	            	(0x48008000U)
#define SDL_ICSS_M_ICSSM_0_RAT_SLICE1_CFG_U_BASE	            	(0x48009000U)
#define SDL_ICSS_M_ICSSM_0_RAM_SLV_RAM_U_BASE	            		(0x48010000U)
#define SDL_ICSS_M_ICSSM_0_PR1_ICSS_INTC_INTC_SLV_U_BASE	        (0x48020000U)
#define SDL_ICSS_M_ICSSM_0_PR1_PDSP0_IRAM_U_BASE	            	(0x48022000U)
#define SDL_ICSS_M_ICSSM_0_PR1_PDSP0_IRAM_DEBUG_U_BASE	            (0x48022400U)
#define SDL_ICSS_M_ICSSM_0_PR1_PDSP1_IRAM_U_BASE	            	(0x48024000U)
#define SDL_ICSS_M_ICSSM_0_PR1_PDSP1_IRAM_DEBUG_U_BASE	            (0x48024400U)
#define SDL_ICSS_M_ICSSM_0_PR1_PROT_SLV_U_BASE	            		(0x48024C00U)
#define SDL_ICSS_M_ICSSM_0_PR1_CFG_SLV_U_BASE	            		(0x48026000U)
#define SDL_ICSS_M_ICSSM_0_PR1_ICSS_UART_UART_SLV_U_BASE	        (0x48028000U)
#define SDL_ICSS_M_ICSSM_0_IEP0_U_BASE	            				(0x4802E000U)
#define SDL_ICSS_M_ICSSM_0_PR1_ICSS_ECAP0_ECAP_SLV_U_BASE	        (0x48030000U)
#define SDL_ICSS_M_ICSSM_0_PR1_MII_RT_PR1_MII_RT_CFG_U_BASE	        (0x48032000U)
#define SDL_ICSS_M_ICSSM_0_PR1_MDIO_V1P7_MDIO_U_BASE	            (0x48032400U)
#define SDL_ICSS_M_ICSSM_0_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_U_BAS	(0x48033000U)
#define SDL_ICSS_M_ICSSM_0_PR1_PDSP0_IRAM_RAM_U_BASE	            (0x48034000U)
#define SDL_ICSS_M_ICSSM_0_PR1_PDSP1_IRAM_RAM_U_BASE	            (0x48038000U)
#define SDL_ICSSM0_ECC_U_BASE	            						(0x48100000U)
#define SDL_MMC0_U_BASE	            								(0x48300000U)
#define SDL_GPMC0_CFG	            								(0x48400000U)
#define SDL_ICSSM1_INTERNAL	        								(0x48600000U)
#define SDL_ICSS_M_ICSSM_1_DRAM1_SLV_RAM_U_BASE	            		(0x48602000U)
#define SDL_ICSS_M_ICSSM_1_RAT_SLICE0_CFG_U_BASE	            	(0x48608000U)
#define SDL_ICSS_M_ICSSM_1_RAT_SLICE1_CFG_U_BASE	            	(0x48609000U)
#define SDL_ICSS_M_ICSSM_1_RAM_SLV_RAM_U_BASE	            		(0x48610000U)
#define SDL_ICSS_M_ICSSM_1_PR1_ICSS_INTC_INTC_SLV_U_BASE	        (0x48620000U)
#define SDL_ICSS_M_ICSSM_1_PR1_PDSP0_IRAM_U_BASE	            	(0x48622000U)
#define SDL_ICSS_M_ICSSM_1_PR1_PDSP0_IRAM_DEBUG_U_BASE	            (0x48622400U)
#define SDL_ICSS_M_ICSSM_1_PR1_PDSP1_IRAM_U_BASE	            	(0x48624000U)
#define SDL_ICSS_M_ICSSM_1_PR1_PDSP1_IRAM_DEBUG_U_BASE	            (0x48624400U)
#define SDL_ICSS_M_ICSSM_1_PR1_PROT_SLV_U_BASE	            		(0x48624C00U)
#define SDL_ICSS_M_ICSSM_1_PR1_CFG_SLV_U_BASE	            		(0x48626000U)
#define SDL_ICSS_M_ICSSM_1_PR1_ICSS_UART_UART_SLV_U_BASE	        (0x48628000U)
#define SDL_ICSS_M_ICSSM_1_IEP0_U_BASE	            				(0x4862E000U)
#define SDL_ICSS_M_ICSSM_1_PR1_ICSS_ECAP0_ECAP_SLV_U_BASE	        (0x48630000U)
#define SDL_ICSS_M_ICSSM_1_PR1_MII_RT_PR1_MII_RT_CFG_U_BASE	        (0x48632000U)
#define SDL_ICSS_M_ICSSM_1_PR1_MDIO_V1P7_MDIO_U_BASE	            (0x48632400U)
#define SDL_ICSS_M_ICSSM_1_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_U_BAS	(0x48633000U)
#define SDL_ICSS_M_ICSSM_1_PR1_PDSP0_IRAM_RAM_U_BASE	            (0x48634000U)
#define SDL_ICSS_M_ICSSM_1_PR1_PDSP1_IRAM_RAM_U_BASE	            (0x48638000U)
#define SDL_ICSSM1_ECC	            								(0x48700000U)
#define SDL_CONTROLSS_G0_EPWM0_U_BASE	            				(0x50000000U)
#define SDL_CONTROLSS_G0_EPWM1_U_BASE	            				(0x50001000U)
#define SDL_CONTROLSS_G0_EPWM2_U_BASE	            				(0x50002000U)
#define SDL_CONTROLSS_G0_EPWM3_U_BASE	            				(0x50003000U)
#define SDL_CONTROLSS_G0_EPWM4_U_BASE	            				(0x50004000U)
#define SDL_CONTROLSS_G0_EPWM5_U_BASE	            				(0x50005000U)
#define SDL_CONTROLSS_G0_EPWM6_U_BASE	            				(0x50006000U)
#define SDL_CONTROLSS_G0_EPWM7_U_BASE	            				(0x50007000U)
#define SDL_CONTROLSS_G0_EPWM8_U_BASE	            				(0x50008000U)
#define SDL_CONTROLSS_G0_EPWM9_U_BASE	            				(0x50009000U)
#define SDL_CONTROLSS_G0_EPWM_WLINK_U_BASE	        				(0x50020000U)
#define SDL_CONTROLSS_G1_EPWM0_U_BASE	            				(0x50040000U)
#define SDL_CONTROLSS_G1_EPWM1_U_BASE	            				(0x50041000U)
#define SDL_CONTROLSS_G1_EPWM2_U_BASE	            				(0x50042000U)
#define SDL_CONTROLSS_G1_EPWM3_U_BASE	            				(0x50043000U)
#define SDL_CONTROLSS_G1_EPWM4_U_BASE	            				(0x50044000U)
#define SDL_CONTROLSS_G1_EPWM5_U_BASE	            				(0x50045000U)
#define SDL_CONTROLSS_G1_EPWM6_U_BASE	            				(0x50046000U)
#define SDL_CONTROLSS_G1_EPWM7_U_BASE	            				(0x50047000U)
#define SDL_CONTROLSS_G1_EPWM8_U_BASE	            				(0x50048000U)
#define SDL_CONTROLSS_G1_EPWM9_U_BASE	            				(0x50049000U)
#define SDL_CONTROLSS_G1_EPWM_WLINK_U_BASE	        				(0x50060000U)
#define SDL_CONTROLSS_G2_EPWM0_U_BASE	            				(0x50080000U)
#define SDL_CONTROLSS_G2_EPWM1_U_BASE	            				(0x50081000U)
#define SDL_CONTROLSS_G2_EPWM2_U_BASE	            				(0x50082000U)
#define SDL_CONTROLSS_G2_EPWM3_U_BASE	            				(0x50083000U)
#define SDL_CONTROLSS_G2_EPWM4_U_BASE	            				(0x50084000U)
#define SDL_CONTROLSS_G2_EPWM5_U_BASE	            				(0x50085000U)
#define SDL_CONTROLSS_G2_EPWM6_U_BASE	            				(0x50086000U)
#define SDL_CONTROLSS_G2_EPWM7_U_BASE	            				(0x50087000U)
#define SDL_CONTROLSS_G2_EPWM8_U_BASE	            				(0x50088000U)
#define SDL_CONTROLSS_G2_EPWM9_U_BASE	            				(0x50089000U)
#define SDL_CONTROLSS_G2_EPWM_WLINK_U_BASE	        				(0x500A0000U)
#define SDL_CONTROLSS_G3_EPWM0_U_BASE	            				(0x500C0000U)
#define SDL_CONTROLSS_G3_EPWM1_U_BASE	            				(0x500C1000U)
#define SDL_CONTROLSS_G3_EPWM2_U_BASE	            				(0x500C2000U)
#define SDL_CONTROLSS_G3_EPWM3_U_BASE	            				(0x500C3000U)
#define SDL_CONTROLSS_G3_EPWM4_U_BASE	            				(0x500C4000U)
#define SDL_CONTROLSS_G3_EPWM5_U_BASE	            				(0x500C5000U)
#define SDL_CONTROLSS_G3_EPWM6_U_BASE	            				(0x500C6000U)
#define SDL_CONTROLSS_G3_EPWM7_U_BASE	            				(0x500C7000U)
#define SDL_CONTROLSS_G3_EPWM8_U_BASE	            				(0x500C8000U)
#define SDL_CONTROLSS_G3_EPWM9_U_BASE	            				(0x500C9000U)
#define SDL_CONTROLSS_G3_EPWM_WLINK_U_BASE	        				(0x500E0000U)
#define SDL_CONTROLSS_ADC0_RESULT_U_BASE	        				(0x50100000U)
#define SDL_CONTROLSS_ADC1_RESULT_U_BASE	        				(0x50101000U)
#define SDL_CONTROLSS_ADC2_RESULT_U_BASE	        				(0x50102000U)
#define SDL_CONTROLSS_CMPSSA0_U_BASE	            				(0x50200000U)
#define SDL_CONTROLSS_CMPSSA1_U_BASE	            				(0x50201000U)
#define SDL_CONTROLSS_CMPSSA2_U_BASE	            				(0x50202000U)
#define SDL_CONTROLSS_CMPSSA3_U_BASE	            				(0x50203000U)
#define SDL_CONTROLSS_CMPSSA4_U_BASE	            				(0x50204000U)
#define SDL_CONTROLSS_CMPSSA5_U_BASE	            				(0x50205000U)
#define SDL_CONTROLSS_CMPSSA6_U_BASE	            				(0x50206000U)
#define SDL_CONTROLSS_CMPSSA7_U_BASE	            				(0x50207000U)
#define SDL_CONTROLSS_CMPSSA8_U_BASE	            				(0x50208000U)
#define SDL_CONTROLSS_ECAP0_U_BASE	                				(0x50240000U)
#define SDL_CONTROLSS_ECAP1_U_BASE	                				(0x50241000U)
#define SDL_CONTROLSS_ECAP2_U_BASE	                				(0x50242000U)
#define SDL_CONTROLSS_ECAP3_U_BASE	                				(0x50243000U)
#define SDL_CONTROLSS_ECAP4_U_BASE	                				(0x50244000U)
#define SDL_CONTROLSS_ECAP5_U_BASE	                				(0x50245000U)
#define SDL_CONTROLSS_ECAP6_U_BASE	                				(0x50246000U)
#define SDL_CONTROLSS_ECAP7_U_BASE	                				(0x50247000U)
#define SDL_CONTROLSS_DAC0_U_BASE	                				(0x50260000U)
#define SDL_CONTROLSS_SDFM0_U_BASE	                				(0x50268000U)
#define SDL_CONTROLSS_SDFM1_U_BASE	                				(0x50269000U)
#define SDL_CONTROLSS_EQEP0_U_BASE	                				(0x50270000U)
#define SDL_CONTROLSS_EQEP1_U_BASE	                				(0x50271000U)
#define SDL_CONTROLSS_FSI_TX0_U_BASE	            				(0x50280000U)
#define SDL_CONTROLSS_FSI_RX0_U_BASE	            				(0x50290000U)
#define SDL_CONTROLSS_ADC0_U_BASE	                				(0x502C0000U)
#define SDL_CONTROLSS_ADC1_U_BASE	                				(0x502C1000U)
#define SDL_CONTROLSS_ADC2_U_BASE	                				(0x502C2000U)
#define SDL_CONTROLSS_ADCSAFE0_U_BASE	            				(0x502CB400U)
#define SDL_CONTROLSS_ADCSAFE1_U_BASE	            				(0x502CB800U)
#define SDL_CONTROLSS_ADCSAFE2_U_BASE	            				(0x502CBC00U)
#define SDL_CONTROLSS_ADCSAFE3_U_BASE	            				(0x502CC000U)
#define SDL_CONTROLSS_ADCSAFE4_U_BASE	            				(0x502CC400U)
#define SDL_CONTROLSS_ADCSAFE5_U_BASE	            				(0x502CC800U)
#define SDL_CONTROLSS_ADCSAFE_EVENT_AGG_U_BASE	    				(0x502CEC00U)
#define SDL_CONTROLSS_INPUTXBAR_U_BASE	            				(0x502D0000U)
#define SDL_CONTROLSS_PWMXBAR_U_BASE	            				(0x502D1000U)
#define SDL_CONTROLSS_PWMSYNCOUTXBAR_U_BASE	        				(0x502D2000U)
#define SDL_CONTROLSS_MDLXBAR_U_BASE	            				(0x502D3000U)
#define SDL_CONTROLSS_ICLXBAR_U_BASE	            				(0x502D4000U)
#define SDL_CONTROLSS_INTXBAR_U_BASE	            				(0x502D5000U)
#define SDL_CONTROLSS_DMAXBAR_U_BASE	            				(0x502D6000U)
#define SDL_CONTROLSS_OUTPUTXBAR_U_BASE	            				(0x502D8000U)
#define SDL_CONTROLSS_OTTOCAL0_U_BASE	            				(0x502E0000U)
#define SDL_CONTROLSS_OTTOCAL1_U_BASE	            				(0x502E1000U)
#define SDL_CONTROLSS_CTRL_U_BASE	            					(0x502F0000U)
#define SDL_MSS_CTRL_U_BASE	            							(0x50D00000U)
#define SDL_TOP_CTRL_U_BASE	            							(0x50D80000U)
#define SDL_SPINLOCK0_BASE	            							(0x50E00000U)
#define SDL_VIM_U_BASE	            								(0x50F00000U)
#define SDL_GPIO0_U_BASE	            							(0x52000000U)
#define SDL_GPIO1_U_BASE	            							(0x52001000U)
#define SDL_WDT0_U_BASE	            								(0x52100000U)
#define SDL_WDT1_U_BASE	            								(0x52101000U)
#define SDL_RTI0_U_BASE	            								(0x52180000U)
#define SDL_RTI1_U_BASE	            								(0x52181000U)
#define SDL_RTI2_U_BASE	            								(0x52182000U)
#define SDL_RTI3_U_BASE	            								(0x52183000U)
#define SDL_MCSPI0_U_BASE	            							(0x52200000U)
#define SDL_MCSPI1_U_BASE	            							(0x52201000U)
#define SDL_MCSPI2_U_BASE	            							(0x52202000U)
#define SDL_MCSPI3_U_BASE	            							(0x52203000U)
#define SDL_UART0_U_BASE	            							(0x52300000U)
#define SDL_UART1_U_BASE	            							(0x52301000U)
#define SDL_UART2_U_BASE	            							(0x52302000U)
#define SDL_UART3_U_BASE	            							(0x52303000U)
#define SDL_UART4_U_BASE	            							(0x52304000U)
#define SDL_UART5_U_BASE	            							(0x52305000U)
#define SDL_LIN0_U_BASE	            								(0x52400000U)
#define SDL_LIN1_U_BASE	            								(0x52401000U)
#define SDL_LIN_LIN_2_U_BASE	            						(0x52402000U)
#define SDL_I2C0_U_BASE	            								(0x52500000U)
#define SDL_I2C1_U_BASE	            								(0x52501000U)
#define SDL_I2C2_U_BASE	            								(0x52502000U)
#define SDL_MCAN0_MSG_RAM_U_BASE	            					(0x52600000U)
#define SDL_MCAN0_CFG_U_BASE	            						(0x52608000U)
#define SDL_MCAN1_MSG_RAM_U_BASE	            					(0x52610000U)
#define SDL_MCAN1_CFG_U_BASE	            						(0x52618000U)
#define SDL_MCAN0_ECC_U_BASE	            						(0x52700000U)
#define SDL_MCAN1_ECC_U_BASE	            						(0x52701000U)
#define SDL_ELM_ELM_0_ELM_U_BASE	            					(0x527F0000U)
#define SDL_CPSW0_U_BASE	            							(0x52800000U)
#define SDL_TPCC0_U_BASE	            							(0x52A00000U)
#define SDL_TPTC00_U_BASE	            							(0x52A40000U)
#define SDL_TPTC01_U_BASE	            							(0x52A60000U)
#define SDL_DCC0_U_BASE	            								(0x52B00000U)
#define SDL_DCC1_U_BASE	            								(0x52B01000U)
#define SDL_DCC2_U_BASE	            								(0x52B02000U)
#define SDL_DCC3_U_BASE	            								(0x52B03000U)
#define SDL_TOP_ESM_U_BASE	        								(0x52D00000U)
#define SDL_ESM0_CFG_SIZE                                           (0x1000U)
#define SDL_SOC_TIMESYNC_XBAR0_U_BASE	            				(0x52E00000U)
#define SDL_EDMA_TRIG_XBAR_U_BASE	            					(0x52E01000U)
#define SDL_GPIO_INTR_XBAR_U_BASE	            					(0x52E02000U)
#define SDL_ICSSM_INTR_XBAR_U_BASE	            					(0x52E03000U)
#define SDL_SOC_TIMESYNC_XBAR1_U_BASE	            				(0x52E04000U)
#define SDL_ECC_AGG_R5SS0_CORE0_U_BASE	            				(0x53000000U)
#define SDL_ECC_AGG_R5SS0_CORE1_U_BASE	            				(0x53003000U)
#define SDL_ECC_AGG_TOP_U_BASE	            						(0x53010000U)
#define SDL_ECC_AGG_TOP_U_SIZE                                      (0x528U)
#define SDL_TMU_ROM_R5SS0_CORE0_U_BASE	            				(0x53020000U)
#define SDL_TMU_ROM_R5SS0_CORE1_U_BASE	            				(0x53024000U)
#define SDL_IOMUX_U_BASE	            							(0x53100000U)
#define SDL_TOP_RCM_U_BASE	            							(0x53200000U)
#define SDL_MSS_RCM_U_BASE	            							(0x53208000U)
#define SDL_R5SS0_CCMR_U_BASE	            						(0x53210000U)
#define SDL_RL2_REGS_R5SS0_CORE0_U_BASE	            				(0x53212000U)
#define SDL_RL2_REGS_R5SS0_CORE1_U_BASE	            				(0x53213000U)
#define SDL_PBIST_PBIST_0_U_BASE	            					(0x53300200U)
#define SDL_FSS_VBUSM_TO_CFG_U_BASE	            					(0x53400000U)
#define SDL_R5SS0_STC_U_BASE	            						(0x53500000U)
#define SDL_TOP_EFUSE_FARM_U_BASE	            					(0x53600000U)
#define SDL_FLASH_CONFIG_REG0_U_BASE	            				(0x53800000U)
#define SDL_FLASH_CONFIG_REG1_U_BASE	            				(0x53801000U)
#define SDL_FLASH_CONFIG_REG2_U_BASE	            				(0x53802000U)
#define SDL_FLASH_CONFIG_REG6_U_BASE	            				(0x53806000U)
#define SDL_FLASH_CONFIG_REG7_U_BASE	            				(0x53807000U)
#define SDL_FLASH_CONFIG_REG8_U_BASE	            				(0x53808000U)
#define SDL_FLASH_CONFIG_REG11_U_BASE	            				(0x5380B000U)
#define SDL_FLASH_CONFIG_REG12_U_BASE	            				(0x5380C000U)
#define SDL_FLASH_CONFIG_REG13_U_BASE	            				(0x5380D000U)
#define SDL_FLASH_CONFIG_REG14_U_BASE	            				(0x5380E000U)
#define SDL_FLASH_CONFIG_REG15_U_BASE	            				(0x5380F000U)
#define SDL_USB_OTGSS_C2_U_BASE	            						(0x53900000U)
#define SDL_USB_TRBB_U_BASE	            							(0x53904000U)
#define SDL_USB_RAM0_U_BASE	            							(0x53908000U)
#define SDL_USB_DWC_3_U_BASE	            						(0x53910000U)
#define SDL_USB_OCP2SCP_REG_U_BASE	            					(0x53940000U)
#define SDL_USB2PHY_U_BASE	            							(0x53944000U)
#define SDL_FSS_UL_128_FSS_OF_UL_OSPI0_OSPI_CFG_VBUSP_VBP_U_BASE	            (0x53A00000U)
#define SDL_FSS_UL_128_FSS_OF_UL_OSPI0_OSPI_CFG_VBUSP_OSPI_WRAP_ECC_AGG_VBP_U_BASE	            (0x53A01000U)
#define SDL_FSS_UL_128_FSS_OF_UL_OSPI0_OSPI_CFG_VBUSP_VBP2APB_WRAP_OSPI_CFG_VBP_OSPI_FLASH_APB_U_BASE			(0x53A02000U)
#define SDL_FLASH_DATA_REG0_U_BASE	            					(0x60000000U)
#define SDL_L2OCRAM_U_BASE	            							(0x70000000U)
#define SDL_MSRAM_MSRAM_BANK_1_U_BASE	            				(0x70080000U)
#define SDL_MSRAM_MSRAM_BANK_2_U_BASE	            				(0x70100000U)
#define SDL_MBOX_SRAM_U_BASE	            						(0x72000000U)
#define SDL_R5SS0_CORE0_ICACHE_U_BASE	            				(0x74000000U)
#define SDL_R5SS0_CORE0_DCACHE_U_BASE	            				(0x74800000U)
#define SDL_R5SS0_CORE1_ICACHE_U_BASE	            				(0x75000000U)
#define SDL_R5SS0_CORE1_DCACHE_U_BASE	            				(0x75800000U)
#define SDL_R5SS0_CORE0_TCMA_U_BASE	            					(0x78000000U)
#define SDL_R5SS0_CORE0_TMU_EXT_U_BASE	            				(0x78060000U)
#define SDL_R5SS0_CORE0_TCMB_U_BASE	            					(0x78100000U)
#define SDL_R5SS0_CORE1_TCMA_U_BASE	            					(0x78200000U)
#define SDL_R5SS0_CORE1_TMU_EXT_U_BASE	            				(0x78260000U)
#define SDL_R5SS0_CORE1_TCMB_U_BASE	            					(0x78300000U)
#define SDL_FLASH_DATA_REG1_U_BASE	            					(0x80000000U)
#define SDL_FLASH_DATA_REG3_U_BASE	            					(0x88000000U)
#define SDL_GPMC0_MEM_U_BASE	            						(0x90000000U)
#define SDL_FSS_UL_128_FSS_OF_UL_DAT_REG0_U_BASE					(0xA0000000U)
#define SDL_HSM_DTHE_U_BASE	            							(0xCE000000U)
#define SDL_HSM_SHA_U_BASE	            							(0xCE004000U)
#define SDL_HSM_AES_U_BASE	            							(0xCE006000U)
#define SDL_HSM_TRNG_U_BASE	            							(0xCE00A000U)
#define SDL_HSM_PKE_U_BASE	            							(0xCE010000U)
#define SDL_HSM_PKA_U_BASE	            							(0xCE012000U)
#define SDL_HSM_CM4_ICFG_U_BASE	            						(0xE0000000U)
#define SDL_MPU_R5SS1_U_BASE	            						(0x402A0000U)
#define SDL_MPU_L2OCRAM_BANK4_U_BASE	            				(0x402C0000U)
#define SDL_MPU_L2OCRAM_BANK5_U_BASE	            				(0x402E0000U)
#define SDL_CONTROLSS_CMPSSA9_U_BASE	            				(0x50209000U)
#define SDL_DEBUGSS_U_BASE	            							(0x50800000U)
#define SDL_GPIO2_U_BASE	            							(0x52002000U)
#define SDL_GPIO3_U_BASE	            							(0x52003000U)
#define SDL_TOP_PBIST_U_BASE	            						(0x53300000U)
#define SDL_HSM_PKE_RAM_U_BASE	            						(0xCE014000U)

// FIXME : ADD EXT FLASH ADDRESSES
#define SDL_EXT_FLASH0_U_BASE                  (0x60000000U)
#define SDL_EXT_FLASH1_U_BASE                  (0x62000000U)

/*
* Auto-Generated Instance CNT List - Wakeup Domain
*/

#ifdef __cplusplus
}
#endif
#endif /* SDLR_SOC_BASEADDRESS_H_ */
