{'INTERNAL_I2C_REGISTER_CONFIG': {'CDeps': [[[],
                                             [],
                                             ['PRESETn'],
                                             [],
                                             ['PADDR',
                                              'PSELx',
                                              'PWRITE',
                                              'PREADY'],
                                             ['PADDR',
                                              'PSELx',
                                              'PWRITE',
                                              'PREADY']],
                                            [[],
                                             [],
                                             ['PRESETn'],
                                             [],
                                             ['PADDR',
                                              'PSELx',
                                              'PWRITE',
                                              'PREADY']],
                                            [[], [], ['PRESETn']]],
                                  'CLines': [[None,
                                              None,
                                              '70:C',
                                              None,
                                              '79:C',
                                              '83:C'],
                                             [None,
                                              None,
                                              '70:C',
                                              None,
                                              '79:C'],
                                             [None, None, '70:C']],
                                  'Clocked': True,
                                  'DDeps': [['INTERNAL_I2C_REGISTER_CONFIG'],
                                            ['PWDATA'],
                                            []],
                                  'DLines': ['89:D', '81:D', '72:D'],
                                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe42d346590>,
                                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe42d3c2c50>,
                                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe42d3c2410>]},
 'INTERNAL_I2C_REGISTER_TIMEOUT': {'CDeps': [[[],
                                              [],
                                              ['PRESETn'],
                                              [],
                                              ['PADDR',
                                               'PSELx',
                                               'PWRITE',
                                               'PREADY'],
                                              ['PADDR',
                                               'PSELx',
                                               'PWRITE',
                                               'PREADY']],
                                             [[], [], ['PRESETn']]],
                                   'CLines': [[None,
                                               None,
                                               '70:C',
                                               None,
                                               '79:C',
                                               '83:C'],
                                              [None, None, '70:C']],
                                   'Clocked': True,
                                   'DDeps': [['PWDATA'], []],
                                   'DLines': ['85:D', '73:D'],
                                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe42d346390>,
                                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe42d3c2550>]},
 'INT_RX': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['RX_EMPTY']],
            'DLines': ['64:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe42d3c2050>]},
 'INT_TX': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['TX_EMPTY']],
            'DLines': ['61:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe42d3c3ed0>]},
 'PRDATA': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['PADDR', 'READ_DATA_ON_RX', 'READ_DATA_ON_RX']],
            'DLines': ['55:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe42d3c3c10>]},
 'PREADY': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['WR_ENA',
                       'RD_ENA',
                       'PADDR',
                       'PADDR',
                       'PENABLE',
                       'PSELx']],
            'DLines': ['49:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe42d3c3650>]},
 'PSLVERR': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['ERROR']],
             'DLines': ['58:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe42d3c3d90>]},
 'RD_ENA': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['PWRITE', 'PENABLE', 'PADDR', 'PSELx']],
            'DLines': ['46:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe42cf85c90>]},
 'WRITE_DATA_ON_TX': {'CDeps': [],
                      'CLines': [],
                      'Clocked': False,
                      'DDeps': [['PADDR', 'PWDATA', 'PWDATA']],
                      'DLines': ['52:D'],
                      'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe42d3c3950>]},
 'WR_ENA': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['PWRITE', 'PENABLE', 'PADDR', 'PSELx']],
            'DLines': ['43:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe42cf85b50>]}}
