<!DOCTYPE html>
<html lang="ko">
<head>
  <meta charset="utf-8">
  <title>Publications | CAD & SoC Design Lab.</title>
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <!-- ===== 기본 레이아웃 ===== -->
  <style>
    body{
      font-family:"Helvetica Neue",Arial,sans-serif;
      margin:0;
      padding:40px 5%;
      line-height:1.6;
      color:#222;
    }
    .container{
      display:flex;
      gap:20px;
      max-width:1600px;
      margin:0 auto;
      padding:40px 5%;
    }
    /* --- 사이드바 --- */
    .sidebar{flex:0 0 260px;text-align:center}
    .sidebar img{width:180px;height:auto}
    .sidebar h1{font-size:28px;line-height:1.2;margin:0 0 20px}
    .sidebar p{font-size:14px;color:#555}
    /* --- 본문 --- */
    .content{flex:1 1 0;max-width:700px}
    .content h2{margin-top:0}
    .content h4{margin:22px 0 6px}
    .content ul{margin:0 0 18px 18px}
    /* 네비게이션 */
    .nav{margin:0 0 30px;padding:0;list-style:none;display:flex;gap:12px 25px;flex-wrap:wrap}
    .nav a{color:#006BB3;text-decoration:none}
    .nav a:hover{text-decoration:underline}
    /* ===== 탭 박스 ===== */
    .tab-box{
      display:grid;
      grid-template-columns:repeat(3,1fr);
      gap:8px;
      max-width:700px;
      margin-bottom:30px;
    }
    .tab-btn{
      padding:10px 0;
      border:1px solid #006BB3;
      text-align:center;
      font-weight:600;
      cursor:pointer;
      user-select:none;
      transition:.2s;
    }
    .tab-btn.active{
      background:#006BB3;
      color:#fff;
    }
    .tab-content{display:none}
    .tab-content.active{display:block}
    a{color:#006BB3}
  </style>
</head>

<body>
<div class="container">
  <!-- ========== 왼쪽 사이드바 ========== -->
  <aside class="sidebar">
    <h1>CAD &amp; SoC<br>Design Lab.</h1>
    <img src="./Image/CSDL.jpg" alt="Lab Logo">
    <img src="./Image/POSTECH.png" alt="POSTECH Logo">
    <p>CAD &amp; SoC Design Laboratory at POSTECH.</p>
    <p>This website is temporarily in use.</p>
  </aside>

  <!-- ========== 오른쪽 본문 ========== -->
  <main class="content">
    <!-- 상단 메뉴 -->
    <ul class="nav">
      <li><a href="index.html"><strong>Home</strong></a></li>
      <li><a href="Research.html"><strong>Research</strong></a></li>
      <li><a href="Advisor.html"><strong>Advisor</strong></a></li>
      <li><a href="Members.html"><strong>Members</strong></a></li>
      <li><strong>Publications</strong></li>
    </ul>

    <!-- ===== 1행 3열 탭 ===== -->
    <div class="tab-box">
      <div class="tab-btn active" data-target="conf">Conference</div>
      <div class="tab-btn"        data-target="jour">Journal</div>
      <div class="tab-btn"        data-target="pat">Patent</div>
    </div>

    <!-- ===== Conference ===== -->
    <div id="conf" class="tab-content active">
      <h2>International Conference Papers</h2>

      <h4>2025</h4>
      <ul>
      <li>Jongho Yoon, Jinsung Jeon, and Seokhyeong Kang,  
        <strong>“Late Breaking Results: A Geometric Diffusion Model for Macro Placement Generation,”</strong>  
        <em>ACM/IEEE Design Automation Conference (DAC)</em>
      </li>
             
      <li>Hyeonwoo Park, Seonghyeon Park, and Seokhyeong Kang,  
        <strong>“Late Breaking Results: Fine-Tuning LLMs for Test Stimuli Generation,”</strong>  
        <em>ACM/IEEE Design Automation Conference (DAC)</em>
      </li>
      
      <li>JoonSeok Kim*, Donggyu Kim*, Seonghyeon Park, and Seokhyeong Kang,  
        <strong>“FedEDA: Federated Learning Framework for Privacy-Preserving Machine Learning in EDA,”</strong>  
        <em>ACM/IEEE Design Automation Conference (DAC)</em>
      </li>
      
      <li>Kyungjun Min, Seonghyeon Park, Hyeonwoo Park, Jinoh Cho, and Seokhyeong,
        <strong>“Improving LLM-based Verilog Code Generation with Data Augmentation and RL,”</strong>
        <em>IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</em>
      </li>

      <li>Dohun Kim, Sunghye Park, and Seokhyeong Kang ,
        <strong>“Neural Circuit Parameter Prediction for Efficient Quantum Data Loading,”</strong>
        <em>IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</em>
      </li>

      <li>Jinoh Cho, Jaekyung Im, Jaeseung Lee, Kyungjun Min, Seonghyeon Park, Jaemin Seo, Jongho Yoon, and Seokhyeong Kang,  
        <strong>“Leveraging Machine Learning Techniques for Traditional EDA Workflow Enhancement,”</strong>  
        <em>Asia and South Pacific Design Automation Conference (ASP-DAC)</em>
      </li>
        
      <li>Youngchang Choi, Sejin Park, Ho-jin Lee, Kyongsu Lee, Jae-Yoon Sim, and Seokhyeong Kang,  
        <strong>“PC-Opt: Partition and Conquest-based Optimizer using Multi-Agents for Complex Analog Circuits,”</strong>  
        <em>Asia and South Pacific Design Automation Conference (ASP-DAC)</em>
      </li>
      
      <li>Jongho Yoon, Jakang Lee, Donggyu Kim, Junseok Hur, and Seokhyeong Kang,  
        <strong>“ParaFormer: A Hybrid Graph Neural Network and Transformer Approach for Pre-Routing Parasitic RC Prediction,”</strong>  
        <em>Asia and South Pacific Design Automation Conference (ASP-DAC)</em>
      </li>
      
      <li>Jaeseung Lee, Sunggyu Jang, Jakang Lee, and Seokhyeong Kang,  
        <strong>“LIBMixer: An all-MLP Architecture for Cell Library Characterization towards Design Space Optimization,”</strong>  
        <em>Asia and South Pacific Design Automation Conference (ASP-DAC)</em>
      </li>
      </ul>


      
      <h4>2024</h4>     
      <ul>
        
      <li>Donggyu Kim, Minjae Kim, Junseok Hur, Jakang Lee, Jinoh Cho, and Seokhyeong Kang, 
        <strong>“TA3D: Timing-Aware 3D IC Partitioning and Placement by Optimizing the Critical Path,”</strong> 
        <em>ACM/IEEE International Symposium on Machine Learning for CAD (MLCAD)</em>
      </li>
        
      <li>Jinoh Cho, Seonghyeon Park, Jakang Lee, Sung-Yun Lee, Jinmo Ahn, and Seokhyeong Kang, 
        <strong>“RL-Fill: Timing-Aware Fill Insertion Using Reinforcement Learning,”</strong> 
        <em>IEEE/ACM International Conference on Computer-Aided Design (ICCAD)</em>
      </li>
      
      <li>Jaemin Seo, Sejin Park, and Seokhyeong Kang, 
        <strong>“Improving Timing & Power Trade-off in Post-place Optimization Using Multi-agent Reinforcement Learning,”</strong> 
        <em> IEEE/ACM International Conference on Computer-Aided Design (ICCAD)</em>
      </li>
      
      <li>Eunji Kwon, Minxuan Zhou, Weihong Xu, Tajana Rosing and Seokhyeong Kang,
        <strong>“RL-PTQ: RL-based Mixed Precision Quantization for Hybrid Vision Transformers,”</strong>  
        <em>ACM/IEEE Design Automation Conference (DAC)</em>
      </li>
      
      <li>Jaekyung Im and Seokhyeong Kang,
        <strong>“SkyPlace: A New Mixed-size Placement Framework using Modularity-based Clustering and SDP Relaxation,” </strong>  
        <em>ACM/IEEE Design Automation Conference (DAC)</em>
      </li>
      
      <li>Andrew B. Kahng, Seokhyeong Kang, Sayak Kundu, Kyungjun Min, Seonghyeon Park and Bodhisatta Pramanik, 
        <strong>“PPA-Relevant Clustering-Driven Placement for Large-Scale VLSI Designs,”</strong>  
        <em>ACM/IEEE Design Automation Conference (DAC)</em>
      </li>
      
      <li>Sunghye Park, Dohun Kim, and Seokhyeong Kang,
        <strong>“HiLight: A Comprehensive Framework for High-Performance and Lightweight Scalability in Surface Code Communication,”</strong>
        <em>ACM/IEEE Design Automation Conference (DAC)</em>
      </li>
        
      <li>Jaemin Seo, Sejin Park, and Seokhyeong Kang,
        <strong>“Unveiling the Black-Box: Leveraging Explainable AI for FPGA Design Space Optimization,”</strong>
        <em>IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</em>
      </li>
      
      <li>Seungju Lee, Kyumin Cho, Eunji Kwon, Sejin Park, Seojeong Kim and Seokhyeong Kang,
        <strong>“ViT-ToGo : Vision Transformer Accelerator with Grouped Token Pruning,”</strong>
        <em>IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</em>
      </li>
      
      <li>Sung-Yun Lee, Kyungjun Min, and Seokhyeong Kang,
        <strong>“CTRL-B: Back-End-Of-Line Configuration Pathfinding using Cross-Technology Transferable Reinforcement Learning,”</strong>  
        <em>IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</em>
      </li>
      
      <li>Andrew B. Kahng*, Seokhyeong Kang, and Minhyuk Kweon*, 
        <strong>“Improvement of Mixed Track-Height Standard-Cell Placement,”</strong>  
        <em>IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</em>
      </li>
      
      <li>Ho-Jin Lee, Kyeong-Jun Lee, Youngchang Choi, Kyongsu Lee, Seokhyeong Kang and Jae-Yoon Sim,
        <strong>“Trans-Net: Knowledge-Transferring Analog Circuit Optimizer with a Netlist-Based Circuit Representation,” </strong>  
        <em>IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</em>
      </li>

      <li>Seongbin Kwon, Dohun Kim, Sunghye Park, Seojeong Kim, and Seokhyeong Kang,
        <strong>“QNSA: Quantum Neural Simulated Annealing for Combinatorial Optimization,” </strong>  
        <em>International Symposium on Quality Electronic Design (ISQED)</em>
      </li>
      </ul>


      
      <h4>2023</h4>     
      <ul>

      <li>Seonghyeon Park, Daeyeon Kim, and Seokhyeong Kang,  
        <strong>“Acceleration on Physical Design: Machine Learning-based Routability Optimization,”</strong>  
        <em>System-Level Interconnect Pathfinding (SLIP)</em>
      </li>

      <li>Jaeseung Lee, Sejin Park, Minhyeok Kweon, and Seokhyeong Kang, 
        <strong>“Machine Learning-based Fast Circuit Simulation for Analog Circuit Array,”</strong> 
        <em>ACM/IEEE International Symposium on Machine Learning for CAD (MLCAD)</em>
      </li>

      <li>Jakang Lee, Jaeseung Lee, Seonghyeon Park, and Seokhyeong Kang, 
        <strong>“Multi-Source Transfer Learning for Design Technology Co-Optimization,”</strong> 
        <em>IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)</em>
      </li>

      <li>Kyungjun Min, Seongbin Kwon, Sung-Yun Lee, Dohun Kim, Sunghye Park, and Seokhyeong Kang, 
        <strong>“ClusterNet: Routing Congestion Prediction and Optimization using Netlist Clustering and Graph Neural Networks,”</strong> 
        <em>IEEE/ACM International Conference on Computer-Aided Design (ICCAD)</em>
      </li>
      
      <li>Seonghyeon Park, Daeyeon Kim, Seongbin Kwon, and Seokhyeong Kang, 
        <strong>“Routability Prediction and Optimization Using Explainable AI,”</strong> 
        <em>IEEE/ACM International Conference on Computer-Aided Design (ICCAD)</em>
      </li>
        
      <li>Minjeong Choi, Youngchang Choi, Kyongsu Lee, and Seokhyeong Kang, 
        <strong>“Reinforcement Learning-based Analog Circuit Optimizer using gm/ID for Sizing,”</strong> 
        <em>ACM/IEEE Design Automation Conference (DAC)</em>
      </li>
        
      <li>Eunji Kwon, Haena Song, Jihye Park, and Seokhyeong Kang, 
        <strong>“FPGA-Based Accelerator for Rank-Enhanced and Highly-Pruned Block-Circulant Neural Networks,”</strong> 
        <em>IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</em>
      </li>
      
      <li>Eunji Kwon, Haena Song, Jihye Park, and Seokhyeong Kang, 
        <strong>“Mobile Accelerator Exploiting Sparsity of Multi-Heads, Lines and Blocks in Transformer in Computer Vision,”</strong> 
        <em>IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</em>
      </li>
      
      <li>Youngchang Choi, Minjeong Choi, Kyongsu Lee, and Seokhyeong Kang, 
        <strong>“MA-Opt: Reinforcement Learning-based Analog Circuit Optimization using Multi-Actors,”</strong> 
        <em>IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</em>
      </li>
      
      <li>Sung-Yun Lee, Seonghyeon Park, Daeyeon Kim, Minjae Kim, Tuyen P. Le, and Seokhyeong Kang, 
        <strong>“RL-Legalizer: Reinforcement Learning-based Cell Priority Optimization in Mixed-Height Standard Cell Legalization,”</strong> 
        <em>IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</em>
      </li>
      
      <li>Daeyeon Kim, Jakang Lee, and Seokhyeong Kang, 
        <strong>“Routability Prediction using Deep Hierarchical Classification and Regression,”</strong> 
        <em>IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</em>
      </li>

      <li>Jaekyung Im, and Seokhyeong Kang, 
        <strong>“Graph Partitioning Approach for Fast Quantum Circuit Simulation,”</strong> 
        <em>Asia and South Pacific Design Automation Conference (ASP-DAC)</em>
      </li>
      </ul>


  
      <h4>2022</h4>
      <ul>
        
      <li>Kiseo Kang*, Donggyu Minn*, Seunghun Bae, Jaeho Lee, Seongun Bae, Gichang Jung, Seokhyeong Kang, Moonjoo Lee, Ho-Jin Song, and Jae-Yoon Sim, 
        <strong>“A Cryo-CMOS Controller IC With Fully Integrated Frequency Generators for Superconducting Qubits,”</strong> 
        <em>IEEE International Solid-State Circuits Conference (ISSCC)</em>
      </li>
      
      <li>Aeri Kim, Seungju Lee, Eunji Kwon, and Seokhyeong Kang, 
        <strong>“Adaptive FSP: Adaptive Architecture Search with Filter Shape Pruning,”</strong> 
        <em>Asian Conference on Computer Vision (ACCV)</em>
      </li>
        
      <li>Jihye Park and Seokhyeong Kang, 
        <strong>“CPR: Crossbar-grain Pruning for RRAM-based Accelerator with Coordinate-based Weight Mapping,”</strong> 
        <em>IEEE International Conference on Computer Design (ICCD)</em>
      </li>
        
      <li>Myong Kong, Daeyeon Kim, Minhyuk Kweon, and Seokhyeong Kang, 
        <strong>“GAN-Dummy Fill: Timing-aware Dummy Fill Method using GAN,”</strong> 
        <em>Great Lakes Symposium on VLSI (GLSVLSI)</em>
      </li>
        
      <li>Sunghye Park, Dohun Kim, Jae-Yoon Sim, and Seokhyeong Kang, 
        <strong>“MCQA: Multi-Constraint Qubit Allocation for Near-FTQC Device,”</strong> 
        <em>IEEE/ACM International Conference on Computer-Aided Design (ICCAD)</em>
      </li>
           
      <li>Sunghye Park, Daeyeon Kim, Minhyuk Kweon, Jae-Yoon Sim, and Seokhyeong Kang, 
        <strong>“A Fast and Scalable Qubit-Mapping Method for Noisy Intermediate-Scale Quantum Computers,”</strong> 
        <em>ACM/IEEE Design Automation Conference (DAC)</em>
      </li>
      
      <li>Dongyun Kam, Jung Gyu Min, Jongho Yoon, Sunmean Kim, Seokhyeong Kang, and Youngjoo Lee, 
        <strong>“Design and Evaluation Frameworks for Advanced RISC-based Ternary Processor,”</strong> 
        <em>IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</em>
      </li> 
        
      <li>Sung-Yun Lee, Daeyeon Kim, Kyungjun Min, and Seokhyeong Kang, 
        <strong>“Signal-Integrity-Aware Interposer Bus Routing in 2.5D Heterogeneous Integration,”</strong> 
        <em>Asia and South Pacific Design Automation Conference (ASP-DAC)</em>
      </li>
      </ul>

   <h4>2021</h4>
      <ul>
              
      <li>Kiseo Kang, ByungJun Kim, Gahyun Choi, Sun-Kyung Lee, Jisoo Choi, Jaeho Lee, Seokhyeong Kang, Moonjoo Lee, Ho-Jin Song, Yonuk Chong, and Jae-Yoon Sim, 
        <strong>“A 5.5mW/Channel 2-to-7 GHz Frequency Synthesizable Qubit-Controlling Cryogenic Pulse Modulator for Scalable Quantum Computers,”</strong> 
        <em>Symposium on VLSI Circuits (VLSI)</em>
      </li>
        
      <li>Sunghoon Kim, Hyunjeong Kwon, Eunji Kwon, Youngchang Choi, Tae-Hyun Oh, and Seokhyeong Kang, 
        <strong>“MDARTS: Multi-objective Differentiable Neural Architecture Search,”</strong> 
        <em>IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</em>
      </li>
      
      <li>Daeyeon Kim, Hyunjeong Kwon, Sung-Yun Lee, Seungwon Kim, Mingyu Woo, and Seokhyeong Kang, 
        <strong>“Machine Learning Framework for Early Routability Prediction with Artificial Netlist Generator,”</strong> 
        <em>IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</em>
      </li>
      
      <li>Yesung Kang, Eunji Kwon, Seunggyu Lee, Younghoon Byun, Youngjoo Lee, and Seokhyeong Kang, 
        <strong>“Approach to Improve the Performance Using Bit-level Sparsity in Neural Networks,”</strong> 
        <em>IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</em>
      </li>
      
      <li>Youngchang Choi, Sunmean Kim, Kyongsu Lee, and Seokhyeong Kang, 
        <strong>“Design and Analysis of a Low-Power Ternary SRAM,”</strong> 
        <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>
      </li>
      </ul>


      
      <h4>2020</h4>
      <ul>
        
      <li>Kiyung Kim, Sunmean Kim, Yongsu Lee, Daeyeon Kim, So-Young Kim, Seokhyeong Kang, and Byoung Hun Lee, 
        <strong>“Extreme Low Power Technology using Ternary Arithmetic Logic Circuits via Drastic Interconnect Length Reduction,”</strong> 
        <em>IEEE International Symposium on Multiple-Valued Logic (ISMVL)</em>
      </li>
        
      <li>Yoonho Park, Yesung Kang, Sunghoon Kim, Eunji Kwon, and Seokhyeong Kang, 
        <strong>“GRLC: Grid-based Run-length Compression for Energy-efficient CNN Accelerator,”</strong> 
        <em>IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)</em>
      </li>
      
      <li>Eunji Kwon, Sodam Han, Yoonho Park, Young Hwan Kim, and Seokhyeong Kang, 
        <strong>“Late Breaking Results: Reinforcement Learning-based Power Management Policy for Mobile Device Systems,”</strong> 
        <em>ACM/IEEE Design Automation Conference (DAC)</em>
      </li>

      <li>Yesung Kang, Yoonho Park, Sunghoon Kim, Eunji Kwon, Taeho Lim, Sangyun Oh, Mingyu Woo, and Seokhyeong Kang, 
        <strong>“Analysis and Solution of CNN Accuracy Reduction over Channel Loop Tiling,”</strong> 
        <em>IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</em>
      </li>
      </ul>


        
      <h4>2019</h4>
      <ul>      
      <li>Sunmean Kim, Sung-Yun Lee, Sunghye Park, and Seokhyeong Kang,  
        <strong>“Design of Quad-Edge-Triggered Sequential Logic Circuits for Ternary Logic,”</strong>  
        <em>IEEE International Symposium on Multiple-Valued Logic (ISMVL)</em>
      </li>
      
      <li>Sung-Yun Lee, Sunmean Kim, and Seokhyeong Kang,  
        <strong>“Ternary Logic Synthesis with Modified Quine-McCluskey Algorithm,”</strong>  
        <em>IEEE International Symposium on Multiple-Valued Logic (ISMVL)</em>
      </li>
      
      <li>SangGi Do, Mingyu Woo, and Seokhyeong Kang,  
        <strong>“Fence-Region-Aware Mixed-Height Standard Cell Legalization,”</strong>  
        <em>Great Lakes Symposium on VLSI (GLSVLSI)</em>
      </li>
        
      <li>Andrew B. Kahng, Seokhyeong Kang, Seungwon Kim, Kambiz Samadi, and Bangqi Xu,  
        <strong>“Power Delivery Pathfinding for Emerging Die-to-Wafer Integration Technology,”</strong>  
        <em>IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</em>
      </li>
      </ul>


        
      <h4>2018</h4>
      <ul>
  
      <li>Seungwon Kim, Ki Jin Han, Youngmin Kim, and Seokhyeong Kang,  
        <strong>“Fast Chip-Package-PCB Coanalysis Methodology for Power Integrity of Multi-domain High-Speed Memory: A Case Study,”</strong>  
        <em>IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)</em>
      </li>
        
      <li>Sunmean Kim, Taeho Lim, and Seokhyeong Kang,  
        <strong>“An Optimal Gate Design for the Synthesis of Ternary Logic Circuits,”</strong>  
        <em>Asia and South Pacific Design Automation Conference (ASP-DAC)</em>
      </li>
      </ul>

    </div><!-- /#conf -->

    <!-- ===== Journal ===== -->
    <div id="jour" class="tab-content">
      <h2>International Journal Papers</h2>
      <h4>2024</h4>     
      <ul>
        <li>Youngchang Choi, Sejin Park, Minjeong Choi, Kyongsu Lee, and Seokhyeong Kang, 
        <strong>“MA-Opt: Reinforcement Learning-based Analog Circuit Optimization using Multi-Actors,”</strong> 
        <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</em>, 2024.
      </li>
      <li>Taeran Lee, Kil-Su Jung, Seunghwan Seo, Junseo Lee, Jihye Park, Sumin Kang, Jeongwon Park, Juncheol Kang, Hogeun Ahn, Suhyun Kim, Hae Won Lee, Doyoon Lee, Ki Seok Kim, Hyunseok Kim, Keun Heo, Sunmean Kim, Sang-Hoon Bae, Seokhyeong Kang, Kibum Kang, Jeehwa Jeon, 
        <strong>“Junctionless Negative-Differential-Resistance Device using 2D Van-Der-Waals Layered Materials for Ternary Parallel Computing,”</strong> 
        <em>Advanced Materials</em>, 2024.
      </li>

      </ul>
    <h4>2023</h4>     
      <ul>
      <li>Daeyeon Kim, Sung-Yun Lee, Kyungjun Min, and Seokhyeong Kang, 
    <strong>“Construction of Realistic Place-and-route Benchmarks for Machine Learning Applications,”</strong> 
    <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</em>, 2023.
      </li>
      <li>Jongho Yoon, Seunghan Baek, Sunmean Kim, and Seokhyeong Kang, 
        <strong>“Optimizing Ternary Multiplier Design with Fast Ternary Adder,”</strong> 
        <em>IEEE Transactions on Circuits and Systems II: Express Briefs (TCAS-II)</em>, 2023.
      </li>
      <li>Eunji Kwon, Jongho Yoon, and Seokhyeong Kang, 
        <strong>“Mobile Transformer Accelerator Exploiting Various Line Sparsity and Tile-based Dynamic Quantization,”</strong> 
        <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</em>, 2023.
      </li>       

      </ul>
      <h4>2022</h4>     
      <ul>
        <li>Jieun Lee, Kim Sung-Bin, Seokhyeong Kang, Tae-Hyun Oh, 
          <strong>“Lightweight Speaker Recognition in Poincare Spaces,”</strong> 
          <em>IEEE Signal Processing Letters</em>, 2022.</li>
        <li>Hyeokjun Kwon, Younghoon Byun, Seokhyeong Kang, Youngjoo Lee, 
          <strong>“CHAMP: Channel Merging Process for Cost-Efficient Highly-Pruned CNN Acceleration,”</strong> 
          <em>IEEE Transactions on Circuits and Systems I (TCAS-I)</em>, 2022.</li>
        <li>Yongsu Lee, Sunmean Kim, Ho-In Lee, Seung-Mo Kim, So-Young Kim, Kiyung Kim, Heejin Kwon, Hae-Won Lee, Hyeon Jun Hwang, Seokhyeong Kang, and Byoung Hun Lee, 
          <strong>“Demonstration of Anti-ambipolar Switch and Its Applications for Extremely Low Power Ternary Logic Circuits,”</strong> 
          <em>ACS Nano</em>, 2022.</li>
        <li>Kiseo Kang, Donggyu Minn, Seongun Bae, Jaeho Lee, Seokhyeong Kang, Moonjoo Lee, Ho-Jin Song, Jae-Yoon Sim, 
          <strong>“A 40-nm Cryo-CMOS Quantum Controller IC for Superconducting Qubit,”</strong> 
          <em>IEEE Journal of Solid-State Circuits (JSSC)</em>, 2022.</li>
      </ul>
      <h4>2021</h4>     
      <ul>
        <li>Hyunjeong Kwon, Daeyeon Kim, Young Hwan Kim, Seokhyeong Kang, 
          <strong>“Variation-Aware SRAM Cell Optimization Using Deep Neural Network-Based Sensitivity Analysis,”</strong> 
          <em>IEEE Transactions on Circuits and Systems I (TCAS-I)</em>, 2021.</li>
        <li>Eunji Kwon, Sodam Han, Yoonho Park, Jongho Yoon, and Seokhyeong Kang, 
          <strong>“Reinforcement Learning-Based Power Management Policy for Mobile Device Systems,”</strong> 
          <em>IEEE Transactions on Circuits and Systems I (TCAS-I)</em>, 2021.</li>
        <li>Sunmean Kim, Yesung Kang, Seunghan Baek, Youngchang Choi, and Seokhyeong Kang, 
          <strong>“Low-Power Ternary Multiplication Using Approximate Computing,”</strong> 
          <em>IEEE Transactions on Circuits and Systems II (TCAS-II)</em>, 2021.</li>
        <li>Sangho Yoon, Chanhee Lee, Hosup Lee, Young Hwan Kim, and Seokhyeong Kang, 
          <strong>“Fluctuation-based Fade Detection for Local Scene Changes,”</strong> 
          <em>IEEE Access</em>, 2021.</li>
        <li>Sungchul Jung, Jinyoung Park, Junhyung Kim, Wonho Song, Jaehyeong Jo, Hyunjae Park, Myong Kong, Seokhyeong Kang, Muhammad Sheeraz, Ill Won Kim, Tae Heon Kim, Kibog Park, 
          <strong>“Self-selective ferroelectric memory realized with semimetallic graphene channel,”</strong> 
          <em>Materials and Applications</em>, 2021.</li>
      </ul>
      <h4>2020</h4>     
    <ul>
      <li>Daeyeon Kim, Sanggi Do, Sung-Yun Lee, and Seokhyeong Kang, 
        <strong>“Compact Topology-Aware Bus Routing for Design Regularity,”</strong> 
        <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</em>, 2020.</li>
      <li>Sunmean Kim, Sung-Yun Lee, Sunghye Park, Kyung Rok Kim, and Seokhyeong Kang, 
        <strong>“A Logic Synthesis Methodology for Low-Power Ternary Logic Circuits,”</strong> 
        <em>IEEE Transactions on Circuits and Systems I (TCAS-I)</em>, 2020.</li>
      <li>Hwa-Pyeong Park, Yesung Kang, Seokhyeong Kang, Jee-Hoon Jung, 
        <strong>“FPGA Controller Design For High-Frequency LLC Resonant Converters,”</strong> 
        <em>Journal of Industry Applications</em>, 2020.</li>
      <li>Sodam Han, Yonghee Yun, Young Hwan Kim, and Seokhyeong Kang, 
        <strong>“Proactive Scenario Characteristic-Aware Online Power Management on Mobile Systems,”</strong> 
        <em>IEEE Access</em>, 2020.</li>
      <li>Hyunjeong Kwon, Sung-Yun Lee, Young Hwan Kim, Seokhyeong Kang, 
        <strong>“Additive Statistical Leakage Analysis Using Exponential Mixture Model,”</strong> 
        <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</em>, 2020.</li>
      <li>Andrew B. Kahng, Seokhyeong Kang, Seungwon Kim, Bangqi Xu, 
        <strong>“Enhanced Power Delivery Pathfinding for Emerging 3-D Integration Technology,”</strong> 
        <em>IEEE Transactions on Very Large Scale Integration Systems (TVLSI)</em>, 2020.</li>
    </ul>
      <h4>2019</h4>     
      <ul>
        <li>SeungWon Kim, Ki Jin Han, YoungMin Kim, and Seokhyeong Kang, 
          <strong>“Power Integrity Coanalysis Methodology for Multi-domain High-Speed Memory Systems,”</strong> 
          <em>IEEE Access</em>, 2019.</li>
        <li>Ho Sub Lee, Gyujin Bae, Sung In Cho, Young Hwan Kim, and Seokhyeong Kang, 
          <strong>“SmartGrid: Video Retargeting With Spatiotemporal Grid Optimization,”</strong> 
          <em>IEEE Access</em>, 2019.</li>
      </ul>
      
      <h4>2018</h4>     
       <ul>
        <li>Sunwoo Heo, Sunmean Kim, Kiyung Kim, Hyeji Lee, So-Young Kim, Yun Ji Kim, Seung Mo Kim, Ho-In Lee, Kyung Rok Kim, Seokhyeong Kang, and Byoung Hun Lee, 
          <strong>“Ternary full adder using multi-threshold voltage graphene barristors,”</strong> 
          <em>IEEE Electron Device Letters (EDL)</em>, 2018.</li>
        <li>Hyunjeong Kwon, Mingyu Woo, Young Hwan Kim, Seokhyeong Kang, 
          <strong>“Statistical Leakage Analysis Using Gaussian Mixture Model,”</strong> 
          <em>IEEE Access</em>, 2018.</li>
        <li>Hyunjeong Kwon, Jae Hoon Kim, Seokhyeong Kang, and Young Hwan Kim, 
          <strong>“SoftCorner: Relaxation of Corner Values for Deterministic Static Timing Analysis of VLSI Systems,”</strong> 
          <em>IEEE Access</em>, 2018.</li>
      </ul>
    </div>

    <!-- ===== Patent ===== -->
    <div id="pat" class="tab-content">
      <h2>Patents</h2>
      <p> </p>
    </div>

  </main><!-- /.content -->
</div><!-- /.container -->

<!-- ===== 탭 스크립트 ===== -->
<script>
document.querySelectorAll('.tab-btn').forEach(btn=>{
  btn.addEventListener('click', ()=>{
    // 버튼 active 토글
    document.querySelectorAll('.tab-btn').forEach(b=>b.classList.remove('active'));
    btn.classList.add('active');
    // 콘텐츠 토글
    const target = btn.dataset.target;
    document.querySelectorAll('.tab-content').forEach(box=>{
      box.classList.toggle('active', box.id === target);
    });
  });
});
</script>

<footer style="text-align:center;font-size:13px;margin-top:40px;color:#777;">
  Hosted on GitHub Pages — Theme by orderedlist
</footer>
</body>
</html>
