--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Experiment9.twx Experiment9.ncd -o Experiment9.twr
Experiment9.pcf -ucf Experiment9.ucf

Design file:              Experiment9.ncd
Physical constraint file: Experiment9.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Ain<0>      |    1.784(R)|    0.420(R)|CLK_BUFGP         |   0.000|
Ain<1>      |    1.968(R)|   -0.192(R)|CLK_BUFGP         |   0.000|
Ain<2>      |    1.142(R)|    0.494(R)|CLK_BUFGP         |   0.000|
Ain<3>      |    1.188(R)|    0.232(R)|CLK_BUFGP         |   0.000|
Push3       |    3.555(R)|   -0.304(R)|CLK_BUFGP         |   0.000|
PushA       |    1.540(R)|    0.799(R)|CLK_BUFGP         |   0.000|
PushD       |    1.308(R)|    0.597(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Q0          |    9.600(R)|CLK_BUFGP         |   0.000|
Q1          |   10.074(R)|CLK_BUFGP         |   0.000|
Q3          |   10.083(R)|CLK_BUFGP         |   0.000|
Q4          |    9.788(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.936|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Ain<0>         |Q0             |    8.600|
Ain<0>         |Q1             |    8.829|
Ain<0>         |Q3             |    8.368|
Ain<0>         |Q4             |    8.224|
Ain<1>         |Q0             |    8.161|
Ain<1>         |Q1             |    8.421|
Ain<1>         |Q3             |    8.730|
Ain<1>         |Q4             |    8.583|
Ain<2>         |Q0             |    8.174|
Ain<2>         |Q1             |    8.128|
Ain<2>         |Q3             |    8.030|
Ain<2>         |Q4             |    7.879|
Push4          |Q0             |    8.086|
Push4          |Q1             |    8.549|
Push4          |Q3             |    8.921|
Push4          |Q4             |    9.229|
---------------+---------------+---------+


Analysis completed Thu Oct 19 14:47:26 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 156 MB



