TimeQuest Timing Analyzer report for M3
Wed Jun 17 11:23:09 2015
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'FPGA_CLK'
 13. Hold: 'FPGA_CLK'
 14. Minimum Pulse Width: 'FPGA_CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Setup Transfers
 22. Hold Transfers
 23. Report TCCS
 24. Report RSKM
 25. Unconstrained Paths
 26. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name      ; M3                                               ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C8F256C8                                      ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Slow Model                                       ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; M3.sdc        ; OK     ; Wed Jun 17 11:23:08 2015 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; FPGA_CLK   ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+------------------------------------------------+
; Fmax Summary                                   ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 9.39 MHz ; 9.39 MHz        ; FPGA_CLK   ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Setup Summary                      ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; FPGA_CLK ; -96.538 ; -96.538       ;
+----------+---------+---------------+


+----------------------------------+
; Hold Summary                     ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 0.499 ; 0.000         ;
+----------+-------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+----------------------------------+
; Minimum Pulse Width Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 1.933 ; 0.000         ;
+----------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                           ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -96.538 ; host_itf:inst4|my_clk_cnt[0]                                                                                                        ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.105      ; 107.683    ;
; -96.461 ; host_itf:inst4|my_clk_cnt[1]                                                                                                        ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.105      ; 107.606    ;
; -96.376 ; host_itf:inst4|my_clk_cnt[2]                                                                                                        ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.105      ; 107.521    ;
; -96.340 ; host_itf:inst4|my_clk_cnt[3]                                                                                                        ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.105      ; 107.485    ;
; -96.205 ; host_itf:inst4|my_clk_cnt[4]                                                                                                        ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.105      ; 107.350    ;
; -96.169 ; host_itf:inst4|my_clk_cnt[5]                                                                                                        ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.105      ; 107.314    ;
; -96.083 ; host_itf:inst4|my_clk_cnt[6]                                                                                                        ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.105      ; 107.228    ;
; -95.953 ; host_itf:inst4|my_clk_cnt[7]                                                                                                        ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.105      ; 107.098    ;
; -95.806 ; host_itf:inst4|my_clk_cnt[8]                                                                                                        ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.105      ; 106.951    ;
; -95.670 ; host_itf:inst4|my_clk_cnt[9]                                                                                                        ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.105      ; 106.815    ;
; -95.634 ; host_itf:inst4|my_clk_cnt[10]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.105      ; 106.779    ;
; -95.499 ; host_itf:inst4|my_clk_cnt[11]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.105      ; 106.644    ;
; -95.463 ; host_itf:inst4|my_clk_cnt[12]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.105      ; 106.608    ;
; -95.327 ; host_itf:inst4|my_clk_cnt[13]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.105      ; 106.472    ;
; -95.241 ; host_itf:inst4|my_clk_cnt[14]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.105      ; 106.386    ;
; -95.175 ; host_itf:inst4|my_clk_cnt[15]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.105      ; 106.320    ;
; -94.950 ; host_itf:inst4|my_clk_cnt[16]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.124      ; 106.114    ;
; -94.873 ; host_itf:inst4|my_clk_cnt[17]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.124      ; 106.037    ;
; -94.788 ; host_itf:inst4|my_clk_cnt[18]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.124      ; 105.952    ;
; -94.752 ; host_itf:inst4|my_clk_cnt[19]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.124      ; 105.916    ;
; -94.617 ; host_itf:inst4|my_clk_cnt[20]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.124      ; 105.781    ;
; -94.581 ; host_itf:inst4|my_clk_cnt[21]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.124      ; 105.745    ;
; -94.495 ; host_itf:inst4|my_clk_cnt[22]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.124      ; 105.659    ;
; -94.365 ; host_itf:inst4|my_clk_cnt[23]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.124      ; 105.529    ;
; -94.218 ; host_itf:inst4|my_clk_cnt[24]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.124      ; 105.382    ;
; -94.082 ; host_itf:inst4|my_clk_cnt[25]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.124      ; 105.246    ;
; -94.046 ; host_itf:inst4|my_clk_cnt[26]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.124      ; 105.210    ;
; -93.911 ; host_itf:inst4|my_clk_cnt[27]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.124      ; 105.075    ;
; -93.875 ; host_itf:inst4|my_clk_cnt[28]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.124      ; 105.039    ;
; -93.739 ; host_itf:inst4|my_clk_cnt[29]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.124      ; 104.903    ;
; -93.653 ; host_itf:inst4|my_clk_cnt[30]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.124      ; 104.817    ;
; -92.750 ; host_itf:inst4|my_clk_cnt[31]                                                                                                       ; host_itf:inst4|seg_clk                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.124      ; 103.914    ;
; 1.795   ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_smaller_dffe13[19]      ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altfp_add_altpriority_encoder_cna:trailing_zeros_cnt|pipeline_q_dffe[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.014      ; 8.259      ;
; 1.863   ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_smaller_dffe13[20]      ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altfp_add_altpriority_encoder_cna:trailing_zeros_cnt|pipeline_q_dffe[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.014      ; 8.191      ;
; 2.114   ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_smaller_dffe13[22]      ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altfp_add_altpriority_encoder_cna:trailing_zeros_cnt|pipeline_q_dffe[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.014      ; 7.940      ;
; 2.177   ; host_itf:inst4|my_clk_cnt[16]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.863      ;
; 2.179   ; host_itf:inst4|my_clk_cnt[16]                                                                                                       ; host_itf:inst4|my_clk_cnt[22]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.861      ;
; 2.274   ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_smaller_dffe13[21]      ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altfp_add_altpriority_encoder_cna:trailing_zeros_cnt|pipeline_q_dffe[0] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.014      ; 7.780      ;
; 2.289   ; host_itf:inst4|my_clk_cnt[9]                                                                                                        ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.019     ; 7.732      ;
; 2.291   ; host_itf:inst4|my_clk_cnt[9]                                                                                                        ; host_itf:inst4|my_clk_cnt[22]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.019     ; 7.730      ;
; 2.345   ; host_itf:inst4|my_clk_cnt[10]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.019     ; 7.676      ;
; 2.347   ; host_itf:inst4|my_clk_cnt[10]                                                                                                       ; host_itf:inst4|my_clk_cnt[22]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.019     ; 7.674      ;
; 2.355   ; host_itf:inst4|my_clk_cnt[16]                                                                                                       ; host_itf:inst4|my_clk_cnt[13]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.019      ; 7.704      ;
; 2.467   ; host_itf:inst4|my_clk_cnt[9]                                                                                                        ; host_itf:inst4|my_clk_cnt[13]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.573      ;
; 2.523   ; host_itf:inst4|my_clk_cnt[10]                                                                                                       ; host_itf:inst4|my_clk_cnt[13]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.517      ;
; 2.537   ; host_itf:inst4|my_clk_cnt[16]                                                                                                       ; host_itf:inst4|my_clk_cnt[23]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.503      ;
; 2.548   ; host_itf:inst4|my_clk_cnt[16]                                                                                                       ; host_itf:inst4|my_clk_cnt[25]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.492      ;
; 2.551   ; host_itf:inst4|my_clk_cnt[16]                                                                                                       ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.489      ;
; 2.554   ; host_itf:inst4|my_clk_cnt[16]                                                                                                       ; host_itf:inst4|my_clk_cnt[19]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.486      ;
; 2.608   ; host_itf:inst4|my_clk_cnt[25]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.432      ;
; 2.610   ; host_itf:inst4|my_clk_cnt[25]                                                                                                       ; host_itf:inst4|my_clk_cnt[22]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.430      ;
; 2.622   ; host_itf:inst4|my_clk_cnt[16]                                                                                                       ; host_itf:inst4|my_clk_cnt[17]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.418      ;
; 2.641   ; host_itf:inst4|my_clk_cnt[0]                                                                                                        ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.019     ; 7.380      ;
; 2.649   ; host_itf:inst4|my_clk_cnt[9]                                                                                                        ; host_itf:inst4|my_clk_cnt[23]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.019     ; 7.372      ;
; 2.660   ; host_itf:inst4|my_clk_cnt[9]                                                                                                        ; host_itf:inst4|my_clk_cnt[25]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.019     ; 7.361      ;
; 2.663   ; host_itf:inst4|my_clk_cnt[9]                                                                                                        ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.019     ; 7.358      ;
; 2.666   ; host_itf:inst4|my_clk_cnt[9]                                                                                                        ; host_itf:inst4|my_clk_cnt[19]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.019     ; 7.355      ;
; 2.690   ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_leading_zeros_dffe31[0] ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altfp_add_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[25]            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.008      ; 7.358      ;
; 2.705   ; host_itf:inst4|my_clk_cnt[10]                                                                                                       ; host_itf:inst4|my_clk_cnt[23]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.019     ; 7.316      ;
; 2.716   ; host_itf:inst4|my_clk_cnt[10]                                                                                                       ; host_itf:inst4|my_clk_cnt[25]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.019     ; 7.305      ;
; 2.718   ; host_itf:inst4|my_clk_cnt[1]                                                                                                        ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.019     ; 7.303      ;
; 2.719   ; host_itf:inst4|my_clk_cnt[10]                                                                                                       ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.019     ; 7.302      ;
; 2.722   ; host_itf:inst4|my_clk_cnt[10]                                                                                                       ; host_itf:inst4|my_clk_cnt[19]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.019     ; 7.299      ;
; 2.734   ; host_itf:inst4|my_clk_cnt[9]                                                                                                        ; host_itf:inst4|my_clk_cnt[17]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.019     ; 7.287      ;
; 2.751   ; host_itf:inst4|my_clk_cnt[26]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.289      ;
; 2.752   ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_leading_zeros_dffe31[0] ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altfp_add_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[9]             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.008      ; 7.296      ;
; 2.753   ; host_itf:inst4|my_clk_cnt[26]                                                                                                       ; host_itf:inst4|my_clk_cnt[22]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.287      ;
; 2.767   ; host_itf:inst4|my_clk_cnt[17]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.273      ;
; 2.769   ; host_itf:inst4|my_clk_cnt[17]                                                                                                       ; host_itf:inst4|my_clk_cnt[22]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.271      ;
; 2.786   ; host_itf:inst4|my_clk_cnt[25]                                                                                                       ; host_itf:inst4|my_clk_cnt[13]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.019      ; 7.273      ;
; 2.790   ; host_itf:inst4|my_clk_cnt[10]                                                                                                       ; host_itf:inst4|my_clk_cnt[17]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.019     ; 7.231      ;
; 2.803   ; host_itf:inst4|my_clk_cnt[2]                                                                                                        ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.019     ; 7.218      ;
; 2.810   ; host_itf:inst4|my_clk_cnt[18]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.230      ;
; 2.812   ; host_itf:inst4|my_clk_cnt[18]                                                                                                       ; host_itf:inst4|my_clk_cnt[22]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.228      ;
; 2.828   ; processor:inst6|cnt_clk[13]                                                                                                         ; processor:inst6|acc_dinb[23]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.016      ; 7.228      ;
; 2.828   ; processor:inst6|cnt_clk[13]                                                                                                         ; processor:inst6|acc_dinb[21]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.016      ; 7.228      ;
; 2.839   ; host_itf:inst4|my_clk_cnt[3]                                                                                                        ; host_itf:inst4|my_clk_cnt[21]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.019     ; 7.182      ;
; 2.844   ; host_itf:inst4|my_clk_cnt[16]                                                                                                       ; host_itf:inst4|my_clk_cnt[7]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.019      ; 7.215      ;
; 2.845   ; processor:inst6|cnt_clk[13]                                                                                                         ; processor:inst6|acc_dinb[10]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.017      ; 7.212      ;
; 2.845   ; processor:inst6|cnt_clk[13]                                                                                                         ; processor:inst6|acc_dinb[11]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.017      ; 7.212      ;
; 2.845   ; processor:inst6|cnt_clk[13]                                                                                                         ; processor:inst6|acc_dinb[8]                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.017      ; 7.212      ;
; 2.845   ; processor:inst6|cnt_clk[13]                                                                                                         ; processor:inst6|acc_dinb[9]                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.017      ; 7.212      ;
; 2.848   ; processor:inst6|cnt_clk[13]                                                                                                         ; processor:inst6|acc_dinb[31]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.016      ; 7.208      ;
; 2.871   ; host_itf:inst4|my_clk_cnt[11]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.019     ; 7.150      ;
; 2.873   ; host_itf:inst4|my_clk_cnt[11]                                                                                                       ; host_itf:inst4|my_clk_cnt[22]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.019     ; 7.148      ;
; 2.878   ; processor:inst6|cnt_clk[15]                                                                                                         ; processor:inst6|acc_dinb[23]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.016      ; 7.178      ;
; 2.878   ; processor:inst6|cnt_clk[15]                                                                                                         ; processor:inst6|acc_dinb[21]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.016      ; 7.178      ;
; 2.881   ; processor:inst6|cnt_clk[3]                                                                                                          ; processor:inst6|acc_dinb[23]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.016      ; 7.175      ;
; 2.881   ; processor:inst6|cnt_clk[3]                                                                                                          ; processor:inst6|acc_dinb[21]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.016      ; 7.175      ;
; 2.895   ; processor:inst6|cnt_clk[15]                                                                                                         ; processor:inst6|acc_dinb[10]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.017      ; 7.162      ;
; 2.895   ; processor:inst6|cnt_clk[15]                                                                                                         ; processor:inst6|acc_dinb[11]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.017      ; 7.162      ;
; 2.895   ; processor:inst6|cnt_clk[15]                                                                                                         ; processor:inst6|acc_dinb[8]                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.017      ; 7.162      ;
; 2.895   ; processor:inst6|cnt_clk[15]                                                                                                         ; processor:inst6|acc_dinb[9]                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.017      ; 7.162      ;
; 2.898   ; processor:inst6|cnt_clk[3]                                                                                                          ; processor:inst6|acc_dinb[10]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.017      ; 7.159      ;
; 2.898   ; processor:inst6|cnt_clk[3]                                                                                                          ; processor:inst6|acc_dinb[11]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.017      ; 7.159      ;
; 2.898   ; processor:inst6|cnt_clk[3]                                                                                                          ; processor:inst6|acc_dinb[8]                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.017      ; 7.159      ;
; 2.898   ; processor:inst6|cnt_clk[3]                                                                                                          ; processor:inst6|acc_dinb[9]                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.017      ; 7.159      ;
; 2.898   ; processor:inst6|cnt_clk[15]                                                                                                         ; processor:inst6|acc_dinb[31]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.016      ; 7.158      ;
; 2.899   ; host_itf:inst4|my_clk_cnt[21]                                                                                                       ; host_itf:inst4|my_clk_cnt[20]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.141      ;
; 2.901   ; host_itf:inst4|my_clk_cnt[21]                                                                                                       ; host_itf:inst4|my_clk_cnt[22]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 7.139      ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; host_itf:inst4|seg_clk                                                                                                                                                                                         ; host_itf:inst4|seg_clk                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst6|cnt_clk[0]                                                                                                                                                                                     ; processor:inst6|cnt_clk[0]                                                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.732 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe3                                                                                ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe41                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.038      ;
; 0.733 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|lpm_add_sub:man_add_sub_upper1|add_sub_8vi:auto_generated|pad_cell_ffa[6]                              ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe27[20]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.039      ;
; 0.734 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|exp_out_dffe5[0]                                                                                       ; processor:inst6|acc_dinb[23]                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|exp_res_dffe3[7]                                                                                       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|exp_intermediate_res_dffe41[7]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[13]                                                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|datab_man_dffe1[15]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.040      ;
; 0.735 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|exp_res_dffe3[1]                                                                                       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|exp_intermediate_res_dffe41[1]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ej:auto_generated|pad_cell_ffa[3]                             ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe27[3]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[9]                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[9]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_out_dffe5[21]                                                                                      ; processor:inst6|acc_dinb[21]                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[13]                                                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[13]                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.041      ;
; 0.736 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|exp_amb_mux_dffe13                                                                                     ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|exp_amb_mux_dffe14                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.042      ;
; 0.736 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[2]                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[2]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.042      ;
; 0.737 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|rshift_distance_dffe13[4]                                                                              ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|rshift_distance_dffe14[4]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe31                                                                                    ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe3                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|exp_res_dffe3[2]                                                                                       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|exp_intermediate_res_dffe41[2]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.043      ;
; 0.740 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]              ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.046      ;
; 0.741 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|lpm_add_sub:add_sub2|add_sub_3mj:auto_generated|lcell_ffa[0]                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|rshift_distance_dffe13[0]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe31                                                                               ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe3                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe27[13]                                                                         ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe21[12]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe25                                                                                    ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe2                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.742 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_is_not_zero_dffe3                                                                              ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_is_not_zero_dffe41                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|sign_dffe31                                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|sign_res_dffe3                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe27                                                                               ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe21                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe2                                                                                ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe27                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_datab_infinite_dffe13                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_datab_infinite_dffe14                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.743 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|lpm_add_sub:add_sub2|add_sub_3mj:auto_generated|lcell_ffa[2]                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|rshift_distance_dffe13[2]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe23                                                                               ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe31                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe27                                                                                    ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe21                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[1]                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[1]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[17]                                                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[17]                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe13                                                                                    ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe14                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.744 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe23                                                                                    ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe31                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[9]                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|datab_man_dffe1[11]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[21]                                                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[21]                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe1                                                                                     ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe25                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe1                                                                             ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe25                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|round_bit_dffe31                                                                                       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|round_bit_dffe3                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.050      ;
; 0.745 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[16]                                                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[16]                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.051      ;
; 0.746 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|sign_res_dffe41                                                                                        ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|sign_res_dffe4                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|sign_res_dffe3                                                                                         ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|sign_res_dffe41                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe21                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe23                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[4]                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[4]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|sticky_bit_dffe21                                                                                      ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|sticky_bit_dffe23                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.747 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|rshift_distance_dffe13[3]                                                                              ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|rshift_distance_dffe14[3]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe3                                                                             ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe41                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[11]                                                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|datab_man_dffe1[13]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[10]                                                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[10]                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|round_bit_dffe23                                                                                       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|round_bit_dffe31                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|round_bit_dffe21                                                                                       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|round_bit_dffe23                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[12]                                                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|datab_man_dffe1[14]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe41                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe4                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_is_not_zero_dffe31                                                                             ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_is_not_zero_dffe3                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[12]                                                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[12]                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|sticky_bit_dffe23                                                                                      ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|sticky_bit_dffe31                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.750 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe2                                                                             ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe27                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altfp_add_altpriority_encoder_ou8:leading_zeroes_cnt|pipeline_q_dffe[2]                                ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_leading_zeros_dffe31[2]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[3]                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[3]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.056      ;
; 0.752 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[11]                                                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[11]                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.058      ;
; 0.752 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe13[19]                                                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[19]                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.058      ;
; 0.753 ; host_itf:inst4|my_clk_cnt[31]                                                                                                                                                                                  ; host_itf:inst4|my_clk_cnt[31]                                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; processor:inst6|cnt_clk[31]                                                                                                                                                                                    ; processor:inst6|cnt_clk[31]                                                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.059      ;
; 0.755 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altfp_add_altpriority_encoder_ou8:leading_zeroes_cnt|pipeline_q_dffe[3]                                ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_leading_zeros_dffe31[3]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.061      ;
; 0.755 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe23[17]                                                                         ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_dffe31[17]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.061      ;
; 0.757 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|dffe3a[1]                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.063      ;
; 0.758 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_rounding_add_sub_result_reg[19]                                                                ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_dffe4[18]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.064      ;
; 0.760 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_rounding_add_sub_result_reg[24]                                                                ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_dffe4[17]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.066      ;
; 0.760 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe4                                                                                     ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_out_dffe5[21]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.066      ;
; 0.763 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_out_dffe5[14]                                                                                      ; processor:inst6|acc_dinb[14]                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.069      ;
; 0.764 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.070      ;
; 0.765 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|dffe3a[0]                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.071      ;
; 0.765 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_rounding_add_sub_result_reg[24]                                                                ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_res_dffe4[16]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.071      ;
; 0.765 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.071      ;
; 0.766 ; processor:inst6|acc_dinb[10]                                                                                                                                                                                   ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe12[10]                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.072      ;
; 0.767 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe4                                                                                     ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|exp_out_dffe5[0]                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.073      ;
; 0.778 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|lpm_add_sub:add_sub5|add_sub_2lj:auto_generated|lcell_ffa[8]                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|exp_res_dffe3[4]                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.084      ;
; 0.779 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|lpm_add_sub:add_sub5|add_sub_2lj:auto_generated|lcell_ffa[8]                                           ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|exp_res_dffe3[0]                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.085      ;
; 0.796 ; processor:inst6|acc_dinb[9]                                                                                                                                                                                    ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe12[9]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.102      ;
; 0.805 ; processor:inst6|acc_dinb[21]                                                                                                                                                                                   ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe12[21]                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.111      ;
; 0.890 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[2]                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|datab_man_dffe1[4]                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.196      ;
; 0.891 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe14                                                                                    ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_nan_dffe1                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.197      ;
; 0.892 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[4]                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|datab_man_dffe1[6]                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.198      ;
; 0.893 ; host_io:inst|re_dly                                                                                                                                                                                            ; host_io:inst|re_dly1                                                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.199      ;
; 0.894 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|exp_res_dffe3[6]                                                                                       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|exp_intermediate_res_dffe41[6]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.200      ;
; 0.894 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe23                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe31                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.200      ;
; 0.895 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|sticky_bit_dffe31                                                                                      ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|sticky_bit_dffe3                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.201      ;
; 0.896 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[3]                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|datab_man_dffe1[5]                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.202      ;
; 0.897 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe41                                                                               ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe4                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.203      ;
; 0.897 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe21                                                                               ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe23                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.203      ;
; 0.897 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[1]                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|datab_man_dffe1[3]                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.203      ;
; 0.897 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe25                                                                               ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|input_is_infinite_dffe2                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.203      ;
; 0.898 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe23[12]                                                                         ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_dffe31[12]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.204      ;
; 0.898 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe23[8]                                                                          ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_dffe31[8]                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.204      ;
; 0.899 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_add_sub_res_mag_dffe23[9]                                                                          ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|man_dffe31[9]                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.205      ;
; 0.901 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe31                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe3                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.207      ;
; 0.901 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe27                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|infinite_output_sign_dffe21                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.207      ;
; 0.901 ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|aligned_datab_man_dffe14[5]                                                                            ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|datab_man_dffe1[7]                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.207      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'FPGA_CLK'                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0                        ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0                        ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_address_reg0     ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_address_reg0     ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_address_reg1     ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_address_reg1     ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg1      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg1      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg2      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg2      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg3      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg3      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg4      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg4      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg5      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg5      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg6      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg6      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg7      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg7      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0     ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0     ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1     ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1     ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1                        ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1                        ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2                        ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2                        ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3                        ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3                        ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4                        ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4                        ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5                        ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5                        ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6                        ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6                        ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7                        ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7                        ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7~porta_memory_reg0      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg1  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg10 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg11 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg12 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg13 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg13 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg2  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg3  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg4  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg5  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg6  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg7  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg8  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_datain_reg9  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a0~portb_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a1                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a1                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a10                   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst6|altfp_add:accumulator|altfp_add_altfp_add_sub_12j:altfp_add_altfp_add_sub_12j_component|altshift_taps:denormal_res_dffe3_rtl_0|shift_taps_q1m:auto_generated|altsyncram_eg31:altsyncram4|ram_block5a10                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; XM0OEN    ; FPGA_CLK   ; -0.430 ; -0.430 ; Rise       ; FPGA_CLK        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; XM0OEN    ; FPGA_CLK   ; 0.696 ; 0.696 ; Rise       ; FPGA_CLK        ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 8.075 ; 8.075 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 7.969 ; 7.969 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 7.977 ; 7.977 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.560 ; 7.560 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.560 ; 7.560 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 7.575 ; 7.575 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 7.977 ; 7.977 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.553 ; 7.553 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.553 ; 7.553 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.182 ; 7.182 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 7.977 ; 7.977 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.617 ; 7.617 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.617 ; 7.617 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 7.969 ; 7.969 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.650 ; 7.650 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 8.013 ; 8.013 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 8.075 ; 8.075 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 7.182 ; 7.182 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 7.969 ; 7.969 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 7.977 ; 7.977 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.560 ; 7.560 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.560 ; 7.560 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 7.575 ; 7.575 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 7.977 ; 7.977 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.553 ; 7.553 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.553 ; 7.553 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.182 ; 7.182 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 7.977 ; 7.977 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.617 ; 7.617 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.617 ; 7.617 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 7.969 ; 7.969 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.650 ; 7.650 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 8.013 ; 8.013 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 8.075 ; 8.075 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------+
; Propagation Delay                                     ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.174 ;    ;    ; 12.174 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.182 ;    ;    ; 12.182 ;
; CPLD_0     ; XM0_DATA[2]  ; 11.765 ;    ;    ; 11.765 ;
; CPLD_0     ; XM0_DATA[3]  ; 11.765 ;    ;    ; 11.765 ;
; CPLD_0     ; XM0_DATA[4]  ; 11.780 ;    ;    ; 11.780 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.182 ;    ;    ; 12.182 ;
; CPLD_0     ; XM0_DATA[6]  ; 11.758 ;    ;    ; 11.758 ;
; CPLD_0     ; XM0_DATA[7]  ; 11.758 ;    ;    ; 11.758 ;
; CPLD_0     ; XM0_DATA[8]  ; 11.387 ;    ;    ; 11.387 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.182 ;    ;    ; 12.182 ;
; CPLD_0     ; XM0_DATA[10] ; 11.822 ;    ;    ; 11.822 ;
; CPLD_0     ; XM0_DATA[11] ; 11.822 ;    ;    ; 11.822 ;
; CPLD_0     ; XM0_DATA[12] ; 12.174 ;    ;    ; 12.174 ;
; CPLD_0     ; XM0_DATA[13] ; 11.855 ;    ;    ; 11.855 ;
; CPLD_0     ; XM0_DATA[14] ; 12.218 ;    ;    ; 12.218 ;
; CPLD_0     ; XM0_DATA[15] ; 12.280 ;    ;    ; 12.280 ;
; XM0OEN     ; XM0_DATA[0]  ; 6.773  ;    ;    ; 6.773  ;
; XM0OEN     ; XM0_DATA[1]  ; 6.781  ;    ;    ; 6.781  ;
; XM0OEN     ; XM0_DATA[2]  ; 6.364  ;    ;    ; 6.364  ;
; XM0OEN     ; XM0_DATA[3]  ; 6.364  ;    ;    ; 6.364  ;
; XM0OEN     ; XM0_DATA[4]  ; 6.379  ;    ;    ; 6.379  ;
; XM0OEN     ; XM0_DATA[5]  ; 6.781  ;    ;    ; 6.781  ;
; XM0OEN     ; XM0_DATA[6]  ; 6.357  ;    ;    ; 6.357  ;
; XM0OEN     ; XM0_DATA[7]  ; 6.357  ;    ;    ; 6.357  ;
; XM0OEN     ; XM0_DATA[8]  ; 5.986  ;    ;    ; 5.986  ;
; XM0OEN     ; XM0_DATA[9]  ; 6.781  ;    ;    ; 6.781  ;
; XM0OEN     ; XM0_DATA[10] ; 6.421  ;    ;    ; 6.421  ;
; XM0OEN     ; XM0_DATA[11] ; 6.421  ;    ;    ; 6.421  ;
; XM0OEN     ; XM0_DATA[12] ; 6.773  ;    ;    ; 6.773  ;
; XM0OEN     ; XM0_DATA[13] ; 6.454  ;    ;    ; 6.454  ;
; XM0OEN     ; XM0_DATA[14] ; 6.817  ;    ;    ; 6.817  ;
; XM0OEN     ; XM0_DATA[15] ; 6.879  ;    ;    ; 6.879  ;
+------------+--------------+--------+----+----+--------+


+-------------------------------------------------------+
; Minimum Propagation Delay                             ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.174 ;    ;    ; 12.174 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.182 ;    ;    ; 12.182 ;
; CPLD_0     ; XM0_DATA[2]  ; 11.765 ;    ;    ; 11.765 ;
; CPLD_0     ; XM0_DATA[3]  ; 11.765 ;    ;    ; 11.765 ;
; CPLD_0     ; XM0_DATA[4]  ; 11.780 ;    ;    ; 11.780 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.182 ;    ;    ; 12.182 ;
; CPLD_0     ; XM0_DATA[6]  ; 11.758 ;    ;    ; 11.758 ;
; CPLD_0     ; XM0_DATA[7]  ; 11.758 ;    ;    ; 11.758 ;
; CPLD_0     ; XM0_DATA[8]  ; 11.387 ;    ;    ; 11.387 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.182 ;    ;    ; 12.182 ;
; CPLD_0     ; XM0_DATA[10] ; 11.822 ;    ;    ; 11.822 ;
; CPLD_0     ; XM0_DATA[11] ; 11.822 ;    ;    ; 11.822 ;
; CPLD_0     ; XM0_DATA[12] ; 12.174 ;    ;    ; 12.174 ;
; CPLD_0     ; XM0_DATA[13] ; 11.855 ;    ;    ; 11.855 ;
; CPLD_0     ; XM0_DATA[14] ; 12.218 ;    ;    ; 12.218 ;
; CPLD_0     ; XM0_DATA[15] ; 12.280 ;    ;    ; 12.280 ;
; XM0OEN     ; XM0_DATA[0]  ; 6.773  ;    ;    ; 6.773  ;
; XM0OEN     ; XM0_DATA[1]  ; 6.781  ;    ;    ; 6.781  ;
; XM0OEN     ; XM0_DATA[2]  ; 6.364  ;    ;    ; 6.364  ;
; XM0OEN     ; XM0_DATA[3]  ; 6.364  ;    ;    ; 6.364  ;
; XM0OEN     ; XM0_DATA[4]  ; 6.379  ;    ;    ; 6.379  ;
; XM0OEN     ; XM0_DATA[5]  ; 6.781  ;    ;    ; 6.781  ;
; XM0OEN     ; XM0_DATA[6]  ; 6.357  ;    ;    ; 6.357  ;
; XM0OEN     ; XM0_DATA[7]  ; 6.357  ;    ;    ; 6.357  ;
; XM0OEN     ; XM0_DATA[8]  ; 5.986  ;    ;    ; 5.986  ;
; XM0OEN     ; XM0_DATA[9]  ; 6.781  ;    ;    ; 6.781  ;
; XM0OEN     ; XM0_DATA[10] ; 6.421  ;    ;    ; 6.421  ;
; XM0OEN     ; XM0_DATA[11] ; 6.421  ;    ;    ; 6.421  ;
; XM0OEN     ; XM0_DATA[12] ; 6.773  ;    ;    ; 6.773  ;
; XM0OEN     ; XM0_DATA[13] ; 6.454  ;    ;    ; 6.454  ;
; XM0OEN     ; XM0_DATA[14] ; 6.817  ;    ;    ; 6.817  ;
; XM0OEN     ; XM0_DATA[15] ; 6.879  ;    ;    ; 6.879  ;
+------------+--------------+--------+----+----+--------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 146   ; 146  ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 61    ; 61   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Wed Jun 17 11:23:07 2015
Info: Command: quartus_sta M3 -c M3
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'M3.sdc'
Warning: Node: host_itf:inst4|seg_clk was determined to be a clock but was found without an associated clock assignment.
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -96.538
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -96.538       -96.538 FPGA_CLK 
Info: Worst-case hold slack is 0.499
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.499         0.000 FPGA_CLK 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 1.933
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.933         0.000 FPGA_CLK 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 252 megabytes
    Info: Processing ended: Wed Jun 17 11:23:09 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


