<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/13.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx50t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.72 2011-02-03, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PATHDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.328</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X26Y80.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathFromToDelay"><twSlack>11.672</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twTotPathDel>3.293</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X26Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y69.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.650</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y80.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y80.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>2.520</twRouteDel><twTotDel>3.293</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X26Y80.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathFromToDelay"><twSlack>11.672</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twTotPathDel>3.293</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X26Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y69.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.650</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y80.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y80.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>2.520</twRouteDel><twTotDel>3.293</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X26Y80.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathFromToDelay"><twSlack>11.672</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twTotPathDel>3.293</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X26Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y69.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.650</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y80.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y80.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>2.520</twRouteDel><twTotDel>3.293</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X22Y65.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="12"><twSlack>1.983</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X26Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y65.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y65.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.708</twLogDel><twRouteDel>1.310</twRouteDel><twTotDel>2.018</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X22Y65.SR), 1 path
</twPathRptBanner><twRacePath anchorID="13"><twSlack>1.984</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X26Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y65.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y65.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.709</twLogDel><twRouteDel>1.310</twRouteDel><twTotDel>2.019</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X22Y65.SR), 1 path
</twPathRptBanner><twRacePath anchorID="14"><twSlack>1.984</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X26Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y65.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y65.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twBEL></twPathDel><twLogDel>0.709</twLogDel><twRouteDel>1.310</twRouteDel><twTotDel>2.019</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="15" twConstType="PATHDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.890</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD (SLICE_X26Y56.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathFromToDelay"><twSlack>14.110</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.855</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X26Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>0.379</twRouteDel><twTotDel>0.855</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD (SLICE_X26Y56.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="18"><twSlack>0.566</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X26Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.349</twRouteDel><twTotDel>0.566</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>120</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>63</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (SLICE_X14Y89.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="20"><twUnconstPath anchorID="21" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.421</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twDel>2.839</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.386</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y83.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;10&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twBEL></twPathDel><twLogDel>2.530</twLogDel><twRouteDel>0.856</twRouteDel><twTotDel>3.386</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>74.7</twPctLog><twPctRoute>25.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.420</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twDel>2.838</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y83.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;10&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twBEL></twPathDel><twLogDel>2.529</twLogDel><twRouteDel>0.856</twRouteDel><twTotDel>3.385</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>74.7</twPctLog><twPctRoute>25.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE (SLICE_X14Y89.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.421</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twDest><twDel>2.839</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.386</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y83.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;10&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twBEL></twPathDel><twLogDel>2.530</twLogDel><twRouteDel>0.856</twRouteDel><twTotDel>3.386</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>74.7</twPctLog><twPctRoute>25.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.420</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twDest><twDel>2.838</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y83.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;10&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twBEL></twPathDel><twLogDel>2.529</twLogDel><twRouteDel>0.856</twRouteDel><twTotDel>3.385</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>74.7</twPctLog><twPctRoute>25.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (SLICE_X14Y89.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.419</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twDest><twDel>2.839</twDel><twSUTime>0.545</twSUTime><twTotPathDel>3.384</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y83.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;10&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twBEL></twPathDel><twLogDel>2.528</twLogDel><twRouteDel>0.856</twRouteDel><twTotDel>3.384</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>74.7</twPctLog><twPctRoute>25.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.418</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twDest><twDel>2.838</twDel><twSUTime>0.545</twSUTime><twTotPathDel>3.383</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y83.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;10&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twBEL></twPathDel><twLogDel>2.527</twLogDel><twRouteDel>0.856</twRouteDel><twTotDel>3.383</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>74.7</twPctLog><twPctRoute>25.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X18Y79.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twUnconstPath anchorID="33" twDataPathType="twDataPathMinDelay" ><twTotDel>0.315</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twDel>0.568</twDel><twSUTime>0.218</twSUTime><twTotPathDel>0.350</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X19Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y79.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.154</twRouteDel><twTotDel>0.350</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>56.0</twPctLog><twPctRoute>44.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X27Y89.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twUnconstPath anchorID="35" twDataPathType="twDataPathMinDelay" ><twTotDel>0.525</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twDest><twDel>0.756</twDel><twSUTime>0.196</twSUTime><twTotPathDel>0.560</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y89.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y89.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y89.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>0.560</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X27Y91.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twUnconstPath anchorID="37" twDataPathType="twDataPathMinDelay" ><twTotDel>0.525</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twDest><twDel>0.756</twDel><twSUTime>0.196</twSUTime><twTotPathDel>0.560</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y91.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y91.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>0.560</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="38" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>274</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>259</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X23Y85.D2), 5 paths
</twPathRptBanner><twPathRpt anchorID="39"><twUnconstPath anchorID="40" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.790</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.571</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.755</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X16Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y84.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y84.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>1.708</twRouteDel><twTotDel>2.755</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="41"><twUnconstPath anchorID="42" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.758</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.539</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.723</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X23Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y84.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y84.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.023</twLogDel><twRouteDel>1.700</twRouteDel><twTotDel>2.723</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="43"><twUnconstPath anchorID="44" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.572</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.353</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.537</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X19Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y84.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y84.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>1.511</twRouteDel><twTotDel>2.537</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X23Y85.D6), 8 paths
</twPathRptBanner><twPathRpt anchorID="45"><twUnconstPath anchorID="46" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.371</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.152</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.336</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X13Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y84.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y84.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/CAP_RESET_dly1</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.996</twLogDel><twRouteDel>1.340</twRouteDel><twTotDel>2.336</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="47"><twUnconstPath anchorID="48" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.361</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.142</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.326</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X17Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y84.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y84.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/CAP_RESET_dly1</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.988</twLogDel><twRouteDel>1.338</twRouteDel><twTotDel>2.326</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="49"><twUnconstPath anchorID="50" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.178</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.959</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.143</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X13Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y84.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y84.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/CAP_RESET_dly1</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.996</twLogDel><twRouteDel>1.147</twRouteDel><twTotDel>2.143</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X23Y85.D5), 5 paths
</twPathRptBanner><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.364</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.145</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.329</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X18Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X18Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y83.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y83.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_F</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.023</twLogDel><twRouteDel>1.306</twRouteDel><twTotDel>2.329</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.363</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.144</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.328</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X15Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X15Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;10&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y83.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y83.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_G</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>1.302</twRouteDel><twTotDel>2.328</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.991</twTotDel><twSrc BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.772</twDel><twSUTime>0.184</twSUTime><twTotPathDel>1.956</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X19Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y83.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y83.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_F</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.023</twLogDel><twRouteDel>0.933</twRouteDel><twTotDel>1.956</twTotDel><twDestClk twEdge ="twRising">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="57" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>2768</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>531</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.589</twMinPer></twConstHead><twPathRptBanner iPaths="242" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg (SLICE_X27Y85.C6), 242 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.411</twSlack><twSrc BELType="RAM">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>10.554</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='RAM'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y19.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y19.DOPADOPU0</twSite><twDelType>Trcko_DOPAW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y97.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.223</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_182</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y101.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_122</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y101.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_7</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y85.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.063</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y85.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>Inst_TEMAC2_example_design/CONTROL0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.880</twLogDel><twRouteDel>7.674</twRouteDel><twTotDel>10.554</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.516</twSlack><twSrc BELType="RAM">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>10.449</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y19.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y19.DOADOU6</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y97.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.223</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_182</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y101.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_122</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y101.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_7</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y85.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.063</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y85.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>Inst_TEMAC2_example_design/CONTROL0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.880</twLogDel><twRouteDel>7.569</twRouteDel><twTotDel>10.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.776</twSlack><twSrc BELType="RAM">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>10.189</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y19.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y19.DOADOU7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y97.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.223</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_182</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y101.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_122</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y101.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_7</twBEL><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y85.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.063</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y85.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>Inst_TEMAC2_example_design/CONTROL0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.880</twLogDel><twRouteDel>7.309</twRouteDel><twTotDel>10.189</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAMB36_X1Y23.ENARDENL), 11 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.453</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twDest><twTotPathDel>6.512</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X25Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iSYNC</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y72.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y86.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.915</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/CONTROL0&lt;6&gt;</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y23.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.823</twDelInfo><twComp>Inst_TEMAC2_example_design/CONTROL0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y23.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>5.460</twRouteDel><twTotDel>6.512</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.954</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twDest><twTotPathDel>6.011</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X27Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y85.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/CONTROL0&lt;20&gt;</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y86.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/CONTROL0&lt;6&gt;</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y23.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.823</twDelInfo><twComp>Inst_TEMAC2_example_design/CONTROL0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y23.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>4.959</twRouteDel><twTotDel>6.011</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.965</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twDest><twTotPathDel>6.000</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y86.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.537</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y86.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/CONTROL0&lt;6&gt;</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y23.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.823</twDelInfo><twComp>Inst_TEMAC2_example_design/CONTROL0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y23.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>4.948</twRouteDel><twTotDel>6.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAMB36_X1Y23.ENAU), 11 paths
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.453</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twDest><twTotPathDel>6.512</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X25Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iSYNC</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y72.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y86.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.915</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/CONTROL0&lt;6&gt;</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y23.ENAU</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.823</twDelInfo><twComp>Inst_TEMAC2_example_design/CONTROL0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y23.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>5.460</twRouteDel><twTotDel>6.512</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.954</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twDest><twTotPathDel>6.011</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X27Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y85.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/CONTROL0&lt;20&gt;</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y86.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/CONTROL0&lt;6&gt;</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y23.ENAU</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.823</twDelInfo><twComp>Inst_TEMAC2_example_design/CONTROL0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y23.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>4.959</twRouteDel><twTotDel>6.011</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.965</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twDest><twTotPathDel>6.000</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y86.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.537</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y86.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/CONTROL0&lt;6&gt;</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y23.ENAU</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.823</twDelInfo><twComp>Inst_TEMAC2_example_design/CONTROL0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y23.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>4.948</twRouteDel><twTotDel>6.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X19Y78.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.333</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twTotPathDel>0.333</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X18Y78.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y78.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.148</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.148</twRouteDel><twTotDel>0.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X16Y87.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X16Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y87.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y87.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X27Y79.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.481</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twTotPathDel>0.481</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X27Y79.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.296</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.296</twRouteDel><twTotDel>0.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="82"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL" logResource="Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL" locationPin="RAMB36_X2Y21.CLKARDCLKL" clockNet="Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL" logResource="Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL" locationPin="RAMB36_X2Y21.REGCLKARDRCLKL" clockNet="Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" logResource="Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" locationPin="RAMB36_X1Y19.CLKARDCLKL" clockNet="Inst_TEMAC2_example_design/CONTROL0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="86" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIMEGRP &quot;v5_emac_v1_5_clk_phy_rx0&quot; 7.5 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPinLimitRpt anchorID="87"><twPinLimitBanner>Component Switching Limit Checks: TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIMEGRP &quot;v5_emac_v1_5_clk_phy_rx0&quot; 7.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="88" type="MINPERIOD" name="Tbgper_I" slack="5.834" period="7.500" constraintValue="7.500" deviceLimit="1.666" freqLimit="600.240" physResource="EMAC_0/bufg_phy_rx_0/I0" logResource="EMAC_0/bufg_phy_rx_0/I0" locationPin="BUFGCTRL_X0Y30.I0" clockNet="EMAC_0/gmii_rx_clk_0_delay"/><twPinLimit anchorID="89" type="MINHIGHPULSE" name="Tispwh" slack="6.120" period="7.500" constraintValue="3.750" deviceLimit="0.690" physResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR" logResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR" locationPin="ILOGIC_X2Y157.SR" clockNet="EMAC_0/reset_i"/><twPinLimit anchorID="90" type="MINHIGHPULSE" name="Tispwh" slack="6.120" period="7.500" constraintValue="3.750" deviceLimit="0.690" physResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR" logResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR" locationPin="ILOGIC_X2Y139.SR" clockNet="EMAC_0/reset_i"/></twPinLimitRpt></twConst><twConst anchorID="91" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_0&quot; 5 ns         DATAPATHONLY;</twConstName><twItemCnt>170</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>82</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.333</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5 (SLICE_X41Y76.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathFromToDelay"><twSlack>1.667</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5</twDest><twTotPathDel>3.333</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X42Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>2.372</twRouteDel><twTotDel>3.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4 (SLICE_X41Y76.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathFromToDelay"><twSlack>1.667</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4</twDest><twTotPathDel>3.333</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X42Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>2.372</twRouteDel><twTotDel>3.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_6 (SLICE_X41Y76.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathFromToDelay"><twSlack>1.667</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_6</twDest><twTotPathDel>3.333</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X42Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_6</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>2.372</twRouteDel><twTotDel>3.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_0&quot; 5 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (SLICE_X27Y100.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="98"><twSlack>0.651</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X23Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y100.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y100.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_delay</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.466</twRouteDel><twTotDel>0.651</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (SLICE_X26Y78.AX), 1 path
</twPathRptBanner><twRacePath anchorID="99"><twSlack>0.666</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X26Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y78.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.481</twRouteDel><twTotDel>0.666</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync (SLICE_X33Y88.AX), 1 path
</twPathRptBanner><twRacePath anchorID="100"><twSlack>0.739</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X34Y85.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y88.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y88.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.554</twRouteDel><twTotDel>0.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="101" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_0&quot; TO TIMEGRP         &quot;tx_addr_wr_0&quot; 10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.114</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (SLICE_X32Y82.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathFromToDelay"><twSlack>8.886</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11</twDest><twTotPathDel>1.065</twTotPathDel><twClkSkew dest = "1.169" src = "1.183">0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X32Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y82.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y82.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.599</twRouteDel><twTotDel>1.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (SLICE_X32Y82.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathFromToDelay"><twSlack>8.992</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10</twDest><twTotPathDel>0.959</twTotPathDel><twClkSkew dest = "1.169" src = "1.183">0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X32Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y82.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y82.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>0.959</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (SLICE_X32Y82.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathFromToDelay"><twSlack>8.993</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twDest><twTotPathDel>0.958</twTotPathDel><twClkSkew dest = "1.169" src = "1.183">0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X32Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y82.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y82.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.459</twLogDel><twRouteDel>0.499</twRouteDel><twTotDel>0.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_0&quot; TO TIMEGRP
        &quot;tx_addr_wr_0&quot; 10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (SLICE_X32Y80.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="108"><twSlack>0.291</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0</twDest><twClkSkew dest = "1.260" src = "1.101">0.159</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X33Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y80.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.236</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X32Y80.BX), 1 path
</twPathRptBanner><twRacePath anchorID="109"><twSlack>0.299</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twDest><twClkSkew dest = "1.260" src = "1.101">0.159</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X33Y79.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y80.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>0.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (SLICE_X32Y80.CX), 1 path
</twPathRptBanner><twRacePath anchorID="110"><twSlack>0.300</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twDest><twClkSkew dest = "1.260" src = "1.101">0.159</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X33Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y80.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="111" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_0&quot; 5 ns;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.461</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X11Y105.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathFromToDelay"><twSlack>3.539</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twDest><twTotPathDel>1.393</twTotPathDel><twClkSkew dest = "0.528" src = "0.561">0.033</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X9Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y105.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y105.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.954</twRouteDel><twTotDel>1.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X11Y105.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathFromToDelay"><twSlack>3.675</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10</twDest><twTotPathDel>1.257</twTotPathDel><twClkSkew dest = "0.528" src = "0.561">0.033</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X9Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y105.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y105.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.803</twRouteDel><twTotDel>1.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X11Y105.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathFromToDelay"><twSlack>3.868</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twDest><twTotPathDel>1.064</twTotPathDel><twClkSkew dest = "0.528" src = "0.561">0.033</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X9Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y105.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y105.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.612</twRouteDel><twTotDel>1.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_0&quot; 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (SLICE_X11Y105.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="118"><twSlack>0.420</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8</twDest><twClkSkew dest = "0.568" src = "0.521">0.047</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X9Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y105.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (SLICE_X10Y105.AX), 1 path
</twPathRptBanner><twRacePath anchorID="119"><twSlack>0.437</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4</twDest><twClkSkew dest = "0.568" src = "0.524">0.044</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X8Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y105.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.236</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4</twBEL></twPathDel><twLogDel>0.197</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X10Y105.BX), 1 path
</twPathRptBanner><twRacePath anchorID="120"><twSlack>0.439</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5</twDest><twClkSkew dest = "0.568" src = "0.524">0.044</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X8Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y105.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.292</twRouteDel><twTotDel>0.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="121" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_tx_clk0 = PERIOD TIMEGRP &quot;fe_TEMAC_tx_clk0&quot; 7.7 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="122"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_tx_clk0 = PERIOD TIMEGRP &quot;fe_TEMAC_tx_clk0&quot; 7.7 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="123" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx0&quot; 7.5 ns HIGH         50%;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.821</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.679</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>3.966</twTotPathDel><twClkSkew dest = "0.768" src = "0.588">-0.180</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y152.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;0&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.199</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>3.199</twRouteDel><twTotDel>3.966</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD2), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.717</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_2</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>3.937</twTotPathDel><twClkSkew dest = "0.768" src = "0.579">-0.189</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_2</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y145.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;2&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_2</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.170</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>3.170</twRouteDel><twTotDel>3.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD3), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.752</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>3.902</twTotPathDel><twClkSkew dest = "0.768" src = "0.579">-0.189</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y144.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.135</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>3.135</twRouteDel><twTotDel>3.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx0&quot; 7.5 ns HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXDV), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.008</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>1.300</twTotPathDel><twClkSkew dest = "0.826" src = "0.534">-0.292</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y139.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.476</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXDV</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.844</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacckd_VALID</twDelType><twDelInfo twEdge="twFalling">-1.020</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>-0.544</twLogDel><twRouteDel>1.844</twRouteDel><twTotDel>1.300</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>-41.8</twPctLog><twPctRoute>141.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD7), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.010</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>1.302</twTotPathDel><twClkSkew dest = "0.826" src = "0.534">-0.292</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y140.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.476</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.846</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacckd_RXD</twDelType><twDelInfo twEdge="twFalling">-1.020</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>-0.544</twLogDel><twRouteDel>1.846</twRouteDel><twTotDel>1.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>-41.8</twPctLog><twPctRoute>141.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD6), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.012</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>1.304</twTotPathDel><twClkSkew dest = "0.826" src = "0.534">-0.292</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X2Y138.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.476</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;6&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.848</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacckd_RXD</twDelType><twDelInfo twEdge="twFalling">-1.020</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>-0.544</twLogDel><twRouteDel>1.848</twRouteDel><twTotDel>1.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>-41.7</twPctLog><twPctRoute>141.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="136"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx0&quot; 7.5 ns HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="137" type="MINPERIOD" name="Tbgper_I" slack="5.834" period="7.500" constraintValue="7.500" deviceLimit="1.666" freqLimit="600.240" physResource="EMAC_0/bufg_phy_rx_0/I0" logResource="EMAC_0/bufg_phy_rx_0/I0" locationPin="BUFGCTRL_X0Y30.I0" clockNet="EMAC_0/gmii_rx_clk_0_delay"/><twPinLimit anchorID="138" type="MINHIGHPULSE" name="Tispwh" slack="6.120" period="7.500" constraintValue="3.750" deviceLimit="0.690" physResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR" logResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR" locationPin="ILOGIC_X2Y157.SR" clockNet="EMAC_0/reset_i"/><twPinLimit anchorID="139" type="MINHIGHPULSE" name="Tispwh" slack="6.120" period="7.500" constraintValue="3.750" deviceLimit="0.690" physResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR" logResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR" locationPin="ILOGIC_X2Y139.SR" clockNet="EMAC_0/reset_i"/></twPinLimitRpt></twConst><twConst anchorID="140" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_gtx_clk0 = PERIOD TIMEGRP &quot;fe_TEMAC_gtx_clk0&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="141"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_gtx_clk0 = PERIOD TIMEGRP &quot;fe_TEMAC_gtx_clk0&quot; 8 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="142" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP &quot;v5_emac_v1_5_gtp_clk&quot; 7.7 ns HIGH         50%;</twConstName><twItemCnt>25154</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4421</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.108</twMinPer></twConstHead><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0 (SLICE_X45Y82.CE), 23 paths
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.592</twSlack><twSrc BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twDest><twTotPathDel>6.731</twTotPathDel><twClkSkew dest = "1.215" src = "1.557">0.342</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>TEMAC_X0Y0.CLIENTEMAC0TXCLIENTCLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0CLIENTTXACK</twSite><twDelType>Tmaccko_ACK</twDelType><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y73.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.506</twDelInfo><twComp>EMAC_0/v5_emac_ll/tx_ack_0_i</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en132</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twBEL></twPathDel><twLogDel>2.061</twLogDel><twRouteDel>4.670</twRouteDel><twTotDel>6.731</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.054</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twDest><twTotPathDel>4.596</twTotPathDel><twClkSkew dest = "1.215" src = "1.230">0.015</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X51Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.471</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en132</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>3.635</twRouteDel><twTotDel>4.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.071</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twDest><twTotPathDel>4.579</twTotPathDel><twClkSkew dest = "1.215" src = "1.230">0.015</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X51Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y74.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en91</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en911</twBEL><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en91_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en91</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en132</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0</twBEL></twPathDel><twLogDel>1.147</twLogDel><twRouteDel>3.432</twRouteDel><twTotDel>4.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1 (SLICE_X45Y82.CE), 23 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.592</twSlack><twSrc BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1</twDest><twTotPathDel>6.731</twTotPathDel><twClkSkew dest = "1.215" src = "1.557">0.342</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>TEMAC_X0Y0.CLIENTEMAC0TXCLIENTCLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0CLIENTTXACK</twSite><twDelType>Tmaccko_ACK</twDelType><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y73.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.506</twDelInfo><twComp>EMAC_0/v5_emac_ll/tx_ack_0_i</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en132</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1</twBEL></twPathDel><twLogDel>2.061</twLogDel><twRouteDel>4.670</twRouteDel><twTotDel>6.731</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.054</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1</twDest><twTotPathDel>4.596</twTotPathDel><twClkSkew dest = "1.215" src = "1.230">0.015</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X51Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.471</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en132</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>3.635</twRouteDel><twTotDel>4.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.071</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1</twDest><twTotPathDel>4.579</twTotPathDel><twClkSkew dest = "1.215" src = "1.230">0.015</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X51Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y74.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en91</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en911</twBEL><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en91_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en91</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en132</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1</twBEL></twPathDel><twLogDel>1.147</twLogDel><twRouteDel>3.432</twRouteDel><twTotDel>4.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2 (SLICE_X45Y82.CE), 23 paths
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.592</twSlack><twSrc BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2</twDest><twTotPathDel>6.731</twTotPathDel><twClkSkew dest = "1.215" src = "1.557">0.342</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>TEMAC_X0Y0.CLIENTEMAC0TXCLIENTCLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0CLIENTTXACK</twSite><twDelType>Tmaccko_ACK</twDelType><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y73.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.506</twDelInfo><twComp>EMAC_0/v5_emac_ll/tx_ack_0_i</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en132</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2</twBEL></twPathDel><twLogDel>2.061</twLogDel><twRouteDel>4.670</twRouteDel><twTotDel>6.731</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.054</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2</twDest><twTotPathDel>4.596</twTotPathDel><twClkSkew dest = "1.215" src = "1.230">0.015</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X51Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.471</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en132</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>3.635</twRouteDel><twTotDel>4.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.071</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2</twDest><twTotPathDel>4.579</twTotPathDel><twClkSkew dest = "1.215" src = "1.230">0.015</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X51Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y74.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en91</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en911</twBEL><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en91_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en91</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en132</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2</twBEL></twPathDel><twLogDel>1.147</twLogDel><twRouteDel>3.432</twRouteDel><twTotDel>4.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP &quot;v5_emac_v1_5_gtp_clk&quot; 7.7 ns HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X2Y22.ADDRAL11), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.264</twSlack><twSrc BELType="FF">EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_6</twSrc><twDest BELType="RAM">EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.437</twTotPathDel><twClkSkew dest = "0.694" src = "0.521">-0.173</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_6</twSrc><twDest BELType='RAM'>EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X57Y112.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;7&gt;</twComp><twBEL>EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y22.ADDRAL11</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y22.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>0.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X26Y74.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.320</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twDest><twTotPathDel>0.357</twTotPathDel><twClkSkew dest = "0.172" src = "0.135">-0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X27Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y74.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.174</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y74.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.174</twRouteDel><twTotDel>0.357</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/tx_reset_0_i (SLICE_X29Y83.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.342</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/tx_pre_reset_0_i_5</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/tx_reset_0_i</twDest><twTotPathDel>0.353</twTotPathDel><twClkSkew dest = "0.150" src = "0.139">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/tx_pre_reset_0_i_5</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/tx_reset_0_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X28Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>EMAC_0/ll_pre_reset_0_i&lt;5&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/tx_pre_reset_0_i_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y83.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.149</twDelInfo><twComp>EMAC_0/ll_pre_reset_0_i&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>EMAC_0/v5_emac_ll/tx_reset_0_i</twComp><twBEL>EMAC_0/v5_emac_ll/tx_reset_0_i</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.149</twRouteDel><twTotDel>0.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="167"><twPinLimitBanner>Component Switching Limit Checks: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP &quot;v5_emac_v1_5_gtp_clk&quot; 7.7 ns HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="168" type="MINPERIOD" name="Trper_CLKA" slack="5.478" period="7.700" constraintValue="7.700" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" logResource="EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" locationPin="RAMB36_X2Y22.CLKARDCLKL" clockNet="EMAC_0/tx_client_clk_0"/><twPinLimit anchorID="169" type="MINPERIOD" name="Trper_CLKB" slack="5.478" period="7.700" constraintValue="7.700" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" logResource="EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" locationPin="RAMB36_X2Y22.CLKBWRCLKL" clockNet="EMAC_0/tx_client_clk_0"/><twPinLimit anchorID="170" type="MINPERIOD" name="Trper_CLKA" slack="5.478" period="7.700" constraintValue="7.700" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL" logResource="EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL" locationPin="RAMB36_X2Y22.REGCLKARDRCLKL" clockNet="EMAC_0/tx_client_clk_0"/></twPinLimitRpt></twConst><twConst anchorID="171" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_v5_emac_v1_5_clk_phy_rx1 = PERIOD TIMEGRP &quot;v5_emac_v1_5_clk_phy_rx1&quot; 7.5 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="172"><twPinLimitBanner>Component Switching Limit Checks: TS_v5_emac_v1_5_clk_phy_rx1 = PERIOD TIMEGRP &quot;v5_emac_v1_5_clk_phy_rx1&quot; 7.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="173" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL" logResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL" locationPin="RAMB36_X2Y20.CLKARDCLKL" clockNet="Inst_TEMAC2_example_design/rx_clk_1_i"/><twPinLimit anchorID="174" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL" logResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL" locationPin="RAMB36_X2Y20.REGCLKARDRCLKL" clockNet="Inst_TEMAC2_example_design/rx_clk_1_i"/><twPinLimit anchorID="175" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAU" logResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l/CLKAU" locationPin="RAMB36_X2Y20.CLKARDCLKU" clockNet="Inst_TEMAC2_example_design/rx_clk_1_i"/></twPinLimitRpt></twConst><twConst anchorID="176" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">ts_tx_meta_protect_1 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_1&quot; 5 ns         DATAPATHONLY;</twConstName><twItemCnt>170</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>82</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.064</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_7 (SLICE_X58Y83.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathFromToDelay"><twSlack>0.936</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_7</twDest><twTotPathDel>4.064</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X58Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X58Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y77.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y81.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y83.D6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y83.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y83.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y83.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr&lt;10&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_7</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>3.103</twRouteDel><twTotDel>4.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_8 (SLICE_X58Y83.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathFromToDelay"><twSlack>0.936</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_8</twDest><twTotPathDel>4.064</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X58Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X58Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y77.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y81.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y83.D6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y83.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y83.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y83.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr&lt;10&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_8</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>3.103</twRouteDel><twTotDel>4.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_9 (SLICE_X58Y83.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathFromToDelay"><twSlack>0.936</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_9</twDest><twTotPathDel>4.064</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X58Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X58Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y77.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y81.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y83.D6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y83.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y83.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y83.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr&lt;10&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_9</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>3.103</twRouteDel><twTotDel>4.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_tx_meta_protect_1 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_1&quot; 5 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_1 (SLICE_X55Y75.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="183"><twSlack>0.587</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X57Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y75.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.404</twRouteDel><twTotDel>0.587</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog_sync (SLICE_X55Y85.AX), 1 path
</twPathRptBanner><twRacePath anchorID="184"><twSlack>0.625</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X55Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y85.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y85.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog_sync</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.440</twRouteDel><twTotDel>0.625</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_7 (SLICE_X58Y86.D6), 1 path
</twPathRptBanner><twRacePath anchorID="185"><twSlack>0.629</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_7</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_7</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_7</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X57Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y86.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y86.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.067</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut&lt;7&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy&lt;7&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_7</twBEL></twPathDel><twLogDel>0.347</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="186" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_addr_1 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_1&quot; TO TIMEGRP         &quot;tx_addr_wr_1&quot; 10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.027</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_6 (SLICE_X57Y86.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathFromToDelay"><twSlack>8.973</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_6</twDest><twTotPathDel>0.968</twTotPathDel><twClkSkew dest = "0.138" src = "0.162">0.024</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X56Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y86.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y86.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_6</twBEL></twPathDel><twLogDel>0.475</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>0.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_7 (SLICE_X57Y86.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathFromToDelay"><twSlack>9.014</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_7</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_7</twDest><twTotPathDel>0.927</twTotPathDel><twClkSkew dest = "0.138" src = "0.162">0.024</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_7</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X56Y83.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y86.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y86.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_7</twBEL></twPathDel><twLogDel>0.473</twLogDel><twRouteDel>0.454</twRouteDel><twTotDel>0.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4 (SLICE_X57Y86.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathFromToDelay"><twSlack>9.024</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4</twDest><twTotPathDel>0.917</twTotPathDel><twClkSkew dest = "0.138" src = "0.162">0.024</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X56Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y86.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y86.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>0.454</twRouteDel><twTotDel>0.917</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr_1 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_1&quot; TO TIMEGRP
        &quot;tx_addr_wr_1&quot; 10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_9 (SLICE_X56Y85.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="193"><twSlack>0.443</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_9</twDest><twClkSkew dest = "0.154" src = "0.143">0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X57Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y85.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y85.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_9</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8 (SLICE_X56Y85.AX), 1 path
</twPathRptBanner><twRacePath anchorID="194"><twSlack>0.449</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8</twDest><twClkSkew dest = "0.154" src = "0.143">0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X57Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y85.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y85.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.236</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_11 (SLICE_X56Y85.DX), 1 path
</twPathRptBanner><twRacePath anchorID="195"><twSlack>0.453</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_11</twDest><twClkSkew dest = "0.154" src = "0.143">0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X57Y85.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y85.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y85.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_11</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.280</twRouteDel><twTotDel>0.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="196" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">ts_rx_meta_protect_1 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_1&quot; 5 ns;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.186</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X46Y110.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathFromToDelay"><twSlack>3.814</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_3</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3</twDest><twTotPathDel>1.130</twTotPathDel><twClkSkew dest = "0.480" src = "0.501">0.021</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_3</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X48Y108.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y110.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y110.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3</twBEL></twPathDel><twLogDel>0.473</twLogDel><twRouteDel>0.657</twRouteDel><twTotDel>1.130</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X47Y113.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathFromToDelay"><twSlack>3.974</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_10</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_10</twDest><twTotPathDel>0.957</twTotPathDel><twClkSkew dest = "0.472" src = "0.506">0.034</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_10</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X48Y112.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y113.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y113.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_10</twBEL></twPathDel><twLogDel>0.475</twLogDel><twRouteDel>0.482</twRouteDel><twTotDel>0.957</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X47Y113.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathFromToDelay"><twSlack>3.995</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9</twDest><twTotPathDel>0.936</twTotPathDel><twClkSkew dest = "0.472" src = "0.506">0.034</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X48Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y113.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y113.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9</twBEL></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>0.476</twRouteDel><twTotDel>0.936</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_rx_meta_protect_1 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_1&quot; 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X47Y113.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="203"><twSlack>0.452</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_11</twDest><twClkSkew dest = "0.508" src = "0.470">0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X48Y112.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y113.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y113.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_11</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.276</twRouteDel><twTotDel>0.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_8 (SLICE_X47Y113.AX), 1 path
</twPathRptBanner><twRacePath anchorID="204"><twSlack>0.454</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_8</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_8</twDest><twClkSkew dest = "0.508" src = "0.470">0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_8</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X48Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y113.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y113.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_8</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>0.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_4 (SLICE_X48Y111.AX), 1 path
</twPathRptBanner><twRacePath anchorID="205"><twSlack>0.456</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_4</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_4</twDest><twClkSkew dest = "0.130" src = "0.114">0.016</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_4</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X48Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y111.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y111.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.236</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_4</twBEL></twPathDel><twLogDel>0.197</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="206" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_tx_clk1 = PERIOD TIMEGRP &quot;fe_TEMAC_tx_clk1&quot; 7.7 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="207"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_tx_clk1 = PERIOD TIMEGRP &quot;fe_TEMAC_tx_clk1&quot; 7.7 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="208" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx1&quot; 7.5 ns HIGH         50%;</twConstName><twItemCnt>2352</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>510</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.174</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXER), 1 path
</twPathRptBanner><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.326</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC</twSrc><twDest BELType="CPU">Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>6.178</twTotPathDel><twClkSkew dest = "1.528" src = "1.489">-0.039</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC</twSrc><twDest BELType='CPU'>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y237.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>ILOGIC_X0Y237.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXER</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.411</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXCLK</twSite><twDelType>Tmacdck_ERROR</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>5.411</twRouteDel><twTotDel>6.178</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXD5), 1 path
</twPathRptBanner><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.627</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_5</twSrc><twDest BELType="CPU">Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>5.880</twTotPathDel><twClkSkew dest = "1.528" src = "1.486">-0.042</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_5</twSrc><twDest BELType='CPU'>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y232.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>ILOGIC_X0Y232.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC&lt;5&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_5</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXD5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.113</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>5.113</twRouteDel><twTotDel>5.880</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXD1), 1 path
</twPathRptBanner><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.649</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_1</twSrc><twDest BELType="CPU">Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>5.856</twTotPathDel><twClkSkew dest = "1.528" src = "1.488">-0.040</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_1</twSrc><twDest BELType='CPU'>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y234.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>ILOGIC_X0Y234.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC&lt;1&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_1</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXD1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.089</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMAC1RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>5.089</twRouteDel><twTotDel>5.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx1&quot; 7.5 ns HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u (RAMB36_X2Y20.DIPADIPL0), 1 path
</twPathRptBanner><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.444</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram_0</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twDest><twTotPathDel>0.625</twTotPathDel><twClkSkew dest = "0.716" src = "0.535">-0.181</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram_0</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X53Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y20.DIPADIPL0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.497</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y20.CLKARDCLKL</twSite><twDelType>Trckd_DIPA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.497</twRouteDel><twTotDel>0.625</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u (RAMB36_X2Y20.ADDRAL7), 1 path
</twPathRptBanner><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.448</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_3</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twDest><twTotPathDel>0.639</twTotPathDel><twClkSkew dest = "0.716" src = "0.525">-0.191</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_3</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X52Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y20.ADDRAL7</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.500</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y20.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.500</twRouteDel><twTotDel>0.639</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l (RAMB36_X2Y20.DIPADIPU0), 1 path
</twPathRptBanner><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.449</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram_0</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l</twDest><twTotPathDel>0.625</twTotPathDel><twClkSkew dest = "0.711" src = "0.535">-0.176</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram_0</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twSrcClk><twPathDel><twSite>SLICE_X53Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y20.DIPADIPU0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.497</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y20.CLKARDCLKU</twSite><twDelType>Trckd_DIPA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.497</twRouteDel><twTotDel>0.625</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">Inst_TEMAC2_example_design/rx_clk_1_i</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="221"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx1&quot; 7.5 ns HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="222" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL" logResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL" locationPin="RAMB36_X2Y20.CLKARDCLKL" clockNet="Inst_TEMAC2_example_design/rx_clk_1_i"/><twPinLimit anchorID="223" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL" logResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL" locationPin="RAMB36_X2Y20.REGCLKARDRCLKL" clockNet="Inst_TEMAC2_example_design/rx_clk_1_i"/><twPinLimit anchorID="224" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAU" logResource="Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l/CLKAU" locationPin="RAMB36_X2Y20.CLKARDCLKU" clockNet="Inst_TEMAC2_example_design/rx_clk_1_i"/></twPinLimitRpt></twConst><twConst anchorID="225" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP &quot;fe_TEMAC_gtx_clk1&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>17458818</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9760</twEndPtCnt><twPathErrCnt>7669</twPathErrCnt><twMinPer>8.173</twMinPer></twConstHead><twPathRptBanner iPaths="383442" iCriticalPaths="7669" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3 (SLICE_X28Y33.A5), 383442 paths
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.173</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3</twDest><twTotPathDel>8.118</twTotPathDel><twClkSkew dest = "0.134" src = "0.154">0.020</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X28Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X28Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut&lt;1&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;16&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;27&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and00041</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and0004</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux001031</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux0010_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>N273</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux0010</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3</twBEL></twPathDel><twLogDel>3.478</twLogDel><twRouteDel>4.640</twRouteDel><twTotDel>8.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.173</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3</twDest><twTotPathDel>8.118</twTotPathDel><twClkSkew dest = "0.134" src = "0.154">0.020</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X28Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X28Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut&lt;1&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;23&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y29.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;20&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;27&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and00041</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and0004</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux001031</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux0010_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>N273</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux0010</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3</twBEL></twPathDel><twLogDel>3.478</twLogDel><twRouteDel>4.640</twRouteDel><twTotDel>8.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.173</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3</twDest><twTotPathDel>8.118</twTotPathDel><twClkSkew dest = "0.134" src = "0.154">0.020</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X28Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X28Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut&lt;1&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y27.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;12&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;27&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and00041</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and0004</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux001031</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux0010_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>N273</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux0010</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3</twBEL></twPathDel><twLogDel>3.478</twLogDel><twRouteDel>4.640</twRouteDel><twTotDel>8.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="174205" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12 (SLICE_X32Y33.A4), 174205 paths
</twPathRptBanner><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.065</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12</twDest><twTotPathDel>7.858</twTotPathDel><twClkSkew dest = "0.423" src = "0.465">0.042</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X28Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X28Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut&lt;1&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;16&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;27&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and00041</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and0004</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux001041</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/N26</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0005&lt;12&gt;1</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12</twBEL></twPathDel><twLogDel>3.384</twLogDel><twRouteDel>4.474</twRouteDel><twTotDel>7.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.065</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12</twDest><twTotPathDel>7.858</twTotPathDel><twClkSkew dest = "0.423" src = "0.465">0.042</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X28Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X28Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut&lt;1&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;23&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y29.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;20&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;27&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and00041</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and0004</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux001041</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/N26</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0005&lt;12&gt;1</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12</twBEL></twPathDel><twLogDel>3.384</twLogDel><twRouteDel>4.474</twRouteDel><twTotDel>7.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.065</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12</twDest><twTotPathDel>7.858</twTotPathDel><twClkSkew dest = "0.423" src = "0.465">0.042</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X28Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X28Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut&lt;1&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y27.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;12&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;27&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and00041</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and0004</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux001041</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/N26</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0005&lt;12&gt;1</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12</twBEL></twPathDel><twLogDel>3.384</twLogDel><twRouteDel>4.474</twRouteDel><twTotDel>7.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="209045" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_28 (SLICE_X33Y33.A5), 209045 paths
</twPathRptBanner><twPathRpt anchorID="238"><twConstPath anchorID="239" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.080</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_28</twDest><twTotPathDel>7.843</twTotPathDel><twClkSkew dest = "0.423" src = "0.465">0.042</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_28</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X28Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X28Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut&lt;1&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;16&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;27&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and00041</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and0004</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux001031</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;31&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0005&lt;28&gt;1</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_28</twBEL></twPathDel><twLogDel>3.403</twLogDel><twRouteDel>4.440</twRouteDel><twTotDel>7.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="240"><twConstPath anchorID="241" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.080</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_28</twDest><twTotPathDel>7.843</twTotPathDel><twClkSkew dest = "0.423" src = "0.465">0.042</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_28</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X28Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X28Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut&lt;1&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y28.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;23&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y29.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;20&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;27&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and00041</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and0004</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux001031</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;31&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0005&lt;28&gt;1</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_28</twBEL></twPathDel><twLogDel>3.403</twLogDel><twRouteDel>4.440</twRouteDel><twTotDel>7.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="242"><twConstPath anchorID="243" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.080</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_28</twDest><twTotPathDel>7.843</twTotPathDel><twClkSkew dest = "0.423" src = "0.465">0.042</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_28</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X28Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X28Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y23.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y23.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut&lt;1&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y27.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000&lt;12&gt;_rt</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;27&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y29.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos&lt;0&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and00041</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and0004</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux001031</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y33.A5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp&lt;31&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0005&lt;28&gt;1</twBEL><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_28</twBEL></twPathDel><twLogDel>3.403</twLogDel><twRouteDel>4.440</twRouteDel><twTotDel>7.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP &quot;fe_TEMAC_gtx_clk1&quot; 8 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y13.ADDRBU8), 1 path
</twPathRptBanner><twPathRpt anchorID="244"><twConstPath anchorID="245" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.236</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_6</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.427</twTotPathDel><twClkSkew dest = "0.720" src = "0.529">-0.191</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_6</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X7Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;7&gt;</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y13.ADDRBU8</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.307</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y13.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.307</twRouteDel><twTotDel>0.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l (RAMB36_X2Y18.ADDRAU7), 1 path
</twPathRptBanner><twPathRpt anchorID="246"><twConstPath anchorID="247" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.274</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_3</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew dest = "0.710" src = "0.545">-0.165</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_3</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X59Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.ADDRAU7</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.319</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y18.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u (RAMB36_X2Y18.ADDRAL7), 1 path
</twPathRptBanner><twPathRpt anchorID="248"><twConstPath anchorID="249" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.285</twSlack><twSrc BELType="FF">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_3</twSrc><twDest BELType="RAM">Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew dest = "0.699" src = "0.545">-0.154</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_3</twSrc><twDest BELType='RAM'>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twSrcClk><twPathDel><twSite>SLICE_X59Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr&lt;3&gt;</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.ADDRAL7</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.319</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y18.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twComp><twBEL>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Inst_TEMAC2_example_design/tx_clk_1</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="250"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP &quot;fe_TEMAC_gtx_clk1&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="251" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="GMII_TX_CLK_1_OBUF/SR" logResource="Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/gmii_tx_clk_oddr/SR" locationPin="OLOGIC_X0Y229.SR" clockNet="EMAC_0/reset_i"/><twPinLimit anchorID="252" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_EN/SR" logResource="Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_EN/SR" locationPin="OLOGIC_X0Y207.SR" clockNet="EMAC_0/reset_i"/><twPinLimit anchorID="253" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_ER/SR" logResource="Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_ER/SR" locationPin="OLOGIC_X0Y206.SR" clockNet="EMAC_0/reset_i"/></twPinLimitRpt></twConst><twConst anchorID="254" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_FPGA100M = PERIOD TIMEGRP &quot;FPGA100M&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>1462</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>147</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.194</twMinPer></twConstHead><twPathRptBanner iPaths="56" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/wait_counter_7 (SLICE_X9Y11.A2), 56 paths
</twPathRptBanner><twPathRpt anchorID="255"><twConstPath anchorID="256" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.806</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_11</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_7</twDest><twTotPathDel>5.145</twTotPathDel><twClkSkew dest = "0.120" src = "0.134">0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_CRU/wait_counter_11</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X9Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;14&gt;</twComp><twBEL>Inst_CRU/wait_counter_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y15.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_cmp_eq000234</twComp><twBEL>Inst_CRU/state_cmp_eq00002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y16.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>N256</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp><twBEL>Inst_CRU/state_cmp_eq00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>Inst_CRU/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd9</twComp><twBEL>Inst_CRU/state_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>Inst_CRU/state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y11.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>Inst_CRU/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y11.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_CRU/wait_counter&lt;10&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;8&gt;1</twBEL><twBEL>Inst_CRU/wait_counter_7</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>4.293</twRouteDel><twTotDel>5.145</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.991</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_1</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_7</twDest><twTotPathDel>4.971</twTotPathDel><twClkSkew dest = "0.120" src = "0.123">0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_CRU/wait_counter_1</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X9Y10.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>Inst_CRU/wait_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y15.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>Inst_CRU/wait_counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_cmp_eq000234</twComp><twBEL>Inst_CRU/state_cmp_eq00002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y16.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>N256</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp><twBEL>Inst_CRU/state_cmp_eq00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>Inst_CRU/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd9</twComp><twBEL>Inst_CRU/state_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>Inst_CRU/state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y11.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>Inst_CRU/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y11.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_CRU/wait_counter&lt;10&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;8&gt;1</twBEL><twBEL>Inst_CRU/wait_counter_7</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>4.119</twRouteDel><twTotDel>4.971</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.187</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_3</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_7</twDest><twTotPathDel>4.775</twTotPathDel><twClkSkew dest = "0.120" src = "0.123">0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_CRU/wait_counter_3</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X9Y10.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>Inst_CRU/wait_counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y15.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_cmp_eq000234</twComp><twBEL>Inst_CRU/state_cmp_eq00002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y16.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>N256</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp><twBEL>Inst_CRU/state_cmp_eq00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>Inst_CRU/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd9</twComp><twBEL>Inst_CRU/state_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>Inst_CRU/state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y11.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>Inst_CRU/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y11.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_CRU/wait_counter&lt;10&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;8&gt;1</twBEL><twBEL>Inst_CRU/wait_counter_7</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>3.923</twRouteDel><twTotDel>4.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="56" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/wait_counter_8 (SLICE_X9Y11.B2), 56 paths
</twPathRptBanner><twPathRpt anchorID="261"><twConstPath anchorID="262" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.808</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_11</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_8</twDest><twTotPathDel>5.143</twTotPathDel><twClkSkew dest = "0.120" src = "0.134">0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_CRU/wait_counter_11</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X9Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;14&gt;</twComp><twBEL>Inst_CRU/wait_counter_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y15.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_cmp_eq000234</twComp><twBEL>Inst_CRU/state_cmp_eq00002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y16.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>N256</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp><twBEL>Inst_CRU/state_cmp_eq00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>Inst_CRU/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd9</twComp><twBEL>Inst_CRU/state_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>Inst_CRU/state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y11.B2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>Inst_CRU/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y11.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>Inst_CRU/wait_counter&lt;10&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;7&gt;1</twBEL><twBEL>Inst_CRU/wait_counter_8</twBEL></twPathDel><twLogDel>0.853</twLogDel><twRouteDel>4.290</twRouteDel><twTotDel>5.143</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.993</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_1</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_8</twDest><twTotPathDel>4.969</twTotPathDel><twClkSkew dest = "0.120" src = "0.123">0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_CRU/wait_counter_1</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X9Y10.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>Inst_CRU/wait_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y15.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>Inst_CRU/wait_counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_cmp_eq000234</twComp><twBEL>Inst_CRU/state_cmp_eq00002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y16.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>N256</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp><twBEL>Inst_CRU/state_cmp_eq00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>Inst_CRU/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd9</twComp><twBEL>Inst_CRU/state_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>Inst_CRU/state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y11.B2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>Inst_CRU/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y11.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>Inst_CRU/wait_counter&lt;10&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;7&gt;1</twBEL><twBEL>Inst_CRU/wait_counter_8</twBEL></twPathDel><twLogDel>0.853</twLogDel><twRouteDel>4.116</twRouteDel><twTotDel>4.969</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.189</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_3</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_8</twDest><twTotPathDel>4.773</twTotPathDel><twClkSkew dest = "0.120" src = "0.123">0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_CRU/wait_counter_3</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X9Y10.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>Inst_CRU/wait_counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y15.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_cmp_eq000234</twComp><twBEL>Inst_CRU/state_cmp_eq00002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y16.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>N256</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp><twBEL>Inst_CRU/state_cmp_eq00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>Inst_CRU/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd9</twComp><twBEL>Inst_CRU/state_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>Inst_CRU/state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y11.B2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>Inst_CRU/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y11.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>Inst_CRU/wait_counter&lt;10&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;7&gt;1</twBEL><twBEL>Inst_CRU/wait_counter_8</twBEL></twPathDel><twLogDel>0.853</twLogDel><twRouteDel>3.920</twRouteDel><twTotDel>4.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="56" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/wait_counter_3 (SLICE_X9Y10.D3), 56 paths
</twPathRptBanner><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.878</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_11</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_3</twDest><twTotPathDel>5.067</twTotPathDel><twClkSkew dest = "0.114" src = "0.134">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_CRU/wait_counter_11</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X9Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;14&gt;</twComp><twBEL>Inst_CRU/wait_counter_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y15.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>Inst_CRU/wait_counter&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_cmp_eq000234</twComp><twBEL>Inst_CRU/state_cmp_eq00002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y16.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>N256</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp><twBEL>Inst_CRU/state_cmp_eq00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>Inst_CRU/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd9</twComp><twBEL>Inst_CRU/state_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>Inst_CRU/state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y10.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>Inst_CRU/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;12&gt;1</twBEL><twBEL>Inst_CRU/wait_counter_3</twBEL></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>4.213</twRouteDel><twTotDel>5.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.072</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_1</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_3</twDest><twTotPathDel>4.893</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_CRU/wait_counter_1</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X9Y10.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>Inst_CRU/wait_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y15.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>Inst_CRU/wait_counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_cmp_eq000234</twComp><twBEL>Inst_CRU/state_cmp_eq00002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y16.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>N256</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp><twBEL>Inst_CRU/state_cmp_eq00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>Inst_CRU/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd9</twComp><twBEL>Inst_CRU/state_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>Inst_CRU/state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y10.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>Inst_CRU/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;12&gt;1</twBEL><twBEL>Inst_CRU/wait_counter_3</twBEL></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>4.039</twRouteDel><twTotDel>4.893</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.268</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_3</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_3</twDest><twTotPathDel>4.697</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_CRU/wait_counter_3</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X9Y10.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>Inst_CRU/wait_counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y15.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_cmp_eq000234</twComp><twBEL>Inst_CRU/state_cmp_eq00002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y16.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>N256</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter2_cmp_eq0000</twComp><twBEL>Inst_CRU/state_cmp_eq00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>Inst_CRU/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/state_FSM_FFd9</twComp><twBEL>Inst_CRU/state_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>Inst_CRU/state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_CRU/wait_counter&lt;5&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y10.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>Inst_CRU/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Inst_CRU/wait_counter&lt;3&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;12&gt;1</twBEL><twBEL>Inst_CRU/wait_counter_3</twBEL></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.843</twRouteDel><twTotDel>4.697</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_FPGA100M = PERIOD TIMEGRP &quot;FPGA100M&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/wait_counter_10 (SLICE_X9Y11.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.488</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter_10</twSrc><twDest BELType="FF">Inst_CRU/wait_counter_10</twDest><twTotPathDel>0.488</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_CRU/wait_counter_10</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X9Y11.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/wait_counter&lt;10&gt;</twComp><twBEL>Inst_CRU/wait_counter_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y11.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>Inst_CRU/wait_counter&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>Inst_CRU/wait_counter&lt;10&gt;</twComp><twBEL>Inst_CRU/wait_counter_mux0001&lt;5&gt;1</twBEL><twBEL>Inst_CRU/wait_counter_10</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.269</twRouteDel><twTotDel>0.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/wait_counter2_4 (SLICE_X13Y23.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.492</twSlack><twSrc BELType="FF">Inst_CRU/wait_counter2_4</twSrc><twDest BELType="FF">Inst_CRU/wait_counter2_4</twDest><twTotPathDel>0.492</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/wait_counter2_4</twSrc><twDest BELType='FF'>Inst_CRU/wait_counter2_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X13Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/wait_counter2&lt;4&gt;</twComp><twBEL>Inst_CRU/wait_counter2_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>Inst_CRU/wait_counter2&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y23.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>Inst_CRU/wait_counter2&lt;4&gt;</twComp><twBEL>Inst_CRU/wait_counter2_mux0000&lt;0&gt;1</twBEL><twBEL>Inst_CRU/wait_counter2_4</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/rst_counter_1 (SLICE_X14Y24.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="277"><twConstPath anchorID="278" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.502</twSlack><twSrc BELType="FF">Inst_CRU/rst_counter_1</twSrc><twDest BELType="FF">Inst_CRU/rst_counter_1</twDest><twTotPathDel>0.502</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/rst_counter_1</twSrc><twDest BELType='FF'>Inst_CRU/rst_counter_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X14Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/rst_counter&lt;1&gt;</twComp><twBEL>Inst_CRU/rst_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y24.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>Inst_CRU/rst_counter&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>Inst_CRU/rst_counter&lt;1&gt;</twComp><twBEL>Inst_CRU/rst_counter_mux0000&lt;1&gt;1</twBEL><twBEL>Inst_CRU/rst_counter_1</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="279"><twPinLimitBanner>Component Switching Limit Checks: TS_FPGA100M = PERIOD TIMEGRP &quot;FPGA100M&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="280" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKOUT3" logResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKOUT3" locationPin="PLL_ADV_X0Y0.CLKOUT3" clockNet="Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUF"/><twPinLimit anchorID="281" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1" logResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="Inst_CRU/fpga_100m_clk_s"/><twPinLimit anchorID="282" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1" logResource="Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="Inst_CRU/fpga_100m_clk_s"/></twPinLimitRpt></twConst><twConst anchorID="283" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF&quot; TS_FPGA100M HIGH 50%;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.660</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/MCLK_ODDR_OUT (OLOGIC_X2Y43.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="284"><twConstPath anchorID="285" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.670</twSlack><twSrc BELType="FF">Inst_CRU/enable_diff_out_b</twSrc><twDest BELType="FF">Inst_CRU/MCLK_ODDR_OUT</twDest><twTotPathDel>6.300</twTotPathDel><twClkSkew dest = "4.856" src = "1.699">-3.157</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.101" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/enable_diff_out_b</twSrc><twDest BELType='FF'>Inst_CRU/MCLK_ODDR_OUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X27Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>Inst_CRU/enable_diff_out_b</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.598</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>Inst_CRU/mclk_o_ddr</twComp><twBEL>Inst_CRU/MCLK_ODDR_OUT</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>4.598</twRouteDel><twTotDel>6.300</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">Inst_CRU/mclk_s</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="286"><twConstPath anchorID="287" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.670</twSlack><twSrc BELType="FF">Inst_CRU/enable_diff_out_b</twSrc><twDest BELType="FF">Inst_CRU/MCLK_ODDR_OUT</twDest><twTotPathDel>6.300</twTotPathDel><twClkSkew dest = "4.856" src = "1.699">-3.157</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.101" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/enable_diff_out_b</twSrc><twDest BELType='FF'>Inst_CRU/MCLK_ODDR_OUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X27Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>Inst_CRU/enable_diff_out_b</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.598</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>Inst_CRU/mclk_o_ddr</twComp><twBEL>Inst_CRU/MCLK_ODDR_OUT</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>4.598</twRouteDel><twTotDel>6.300</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/fe_rst_sync/d_1_2 (OLOGIC_X0Y228.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="288"><twConstPath anchorID="289" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.972</twSlack><twSrc BELType="FF">Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType="FF">Inst_CRU/fe_rst_sync/d_1_2</twDest><twTotPathDel>4.162</twTotPathDel><twClkSkew dest = "1.378" src = "1.159">-0.219</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType='FF'>Inst_CRU/fe_rst_sync/d_1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/mclk_s</twSrcClk><twPathDel><twSite>SLICE_X28Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;1&gt;</twComp><twBEL>Inst_CRU/fe_rst_sync/d_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y228.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.257</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y228.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d_1_2</twComp><twBEL>Inst_CRU/fe_rst_sync/d_1_2</twBEL></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>3.257</twRouteDel><twTotDel>4.162</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/fe_rst_sync/d_1_1 (OLOGIC_X2Y136.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="290"><twConstPath anchorID="291" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.095</twSlack><twSrc BELType="FF">Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType="FF">Inst_CRU/fe_rst_sync/d_1_1</twDest><twTotPathDel>1.917</twTotPathDel><twClkSkew dest = "0.536" src = "0.439">-0.097</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType='FF'>Inst_CRU/fe_rst_sync/d_1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/mclk_s</twSrcClk><twPathDel><twSite>SLICE_X28Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;1&gt;</twComp><twBEL>Inst_CRU/fe_rst_sync/d_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y136.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y136.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d_1_1</twComp><twBEL>Inst_CRU/fe_rst_sync/d_1_1</twBEL></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>1.012</twRouteDel><twTotDel>1.917</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>47.2</twPctLog><twPctRoute>52.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF&quot; TS_FPGA100M HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/fe_rst_sync/d_1 (SLICE_X28Y66.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="292"><twConstPath anchorID="293" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType="FF">Inst_CRU/fe_rst_sync/d_1</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType='FF'>Inst_CRU/fe_rst_sync/d_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twSrcClk><twPathDel><twSite>SLICE_X28Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;1&gt;</twComp><twBEL>Inst_CRU/fe_rst_sync/d_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y66.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;1&gt;</twComp><twBEL>Inst_CRU/fe_rst_sync/d_1</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/MCLK_ODDR_OUT (OLOGIC_X2Y43.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="294"><twConstPath anchorID="295" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.152</twSlack><twSrc BELType="FF">Inst_CRU/enable_diff_out_b</twSrc><twDest BELType="FF">Inst_CRU/MCLK_ODDR_OUT</twDest><twTotPathDel>4.981</twTotPathDel><twClkSkew dest = "5.222" src = "1.580">-3.642</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.101" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/enable_diff_out_b</twSrc><twDest BELType='FF'>Inst_CRU/MCLK_ODDR_OUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X27Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>Inst_CRU/enable_diff_out_b</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">4.230</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y43.CLK</twSite><twDelType>Tocksr</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>Inst_CRU/mclk_o_ddr</twComp><twBEL>Inst_CRU/MCLK_ODDR_OUT</twBEL></twPathDel><twLogDel>0.751</twLogDel><twRouteDel>4.230</twRouteDel><twTotDel>4.981</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="296"><twConstPath anchorID="297" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>6.152</twSlack><twSrc BELType="FF">Inst_CRU/enable_diff_out_b</twSrc><twDest BELType="FF">Inst_CRU/MCLK_ODDR_OUT</twDest><twTotPathDel>4.981</twTotPathDel><twClkSkew dest = "5.222" src = "1.580">-3.642</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.101" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_CRU/enable_diff_out_b</twSrc><twDest BELType='FF'>Inst_CRU/MCLK_ODDR_OUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_CRU/fpga_100m_clk_s</twSrcClk><twPathDel><twSite>SLICE_X27Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp><twBEL>Inst_CRU/enable_diff_out_b</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">4.230</twDelInfo><twComp>Inst_CRU/enable_diff_out_b</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y43.CLK</twSite><twDelType>Tocksr</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>Inst_CRU/mclk_o_ddr</twComp><twBEL>Inst_CRU/MCLK_ODDR_OUT</twBEL></twPathDel><twLogDel>0.751</twLogDel><twRouteDel>4.230</twRouteDel><twTotDel>4.981</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">Inst_CRU/mclk_s</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_CRU/fe_rst_sync/d_1_1 (OLOGIC_X2Y136.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="298"><twConstPath anchorID="299" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.407</twSlack><twSrc BELType="FF">Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType="FF">Inst_CRU/fe_rst_sync/d_1_1</twDest><twTotPathDel>1.576</twTotPathDel><twClkSkew dest = "0.577" src = "0.408">-0.169</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_CRU/fe_rst_sync/d_0</twSrc><twDest BELType='FF'>Inst_CRU/fe_rst_sync/d_1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twSrcClk><twPathDel><twSite>SLICE_X28Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;1&gt;</twComp><twBEL>Inst_CRU/fe_rst_sync/d_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y136.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.931</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y136.CLK</twSite><twDelType>Tockd</twDelType><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>Inst_CRU/fe_rst_sync/d_1_1</twComp><twBEL>Inst_CRU/fe_rst_sync/d_1_1</twBEL></twPathDel><twLogDel>0.645</twLogDel><twRouteDel>0.931</twRouteDel><twTotDel>1.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_CRU/mclk_s</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="300"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF&quot; TS_FPGA100M HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="301" type="MINHIGHPULSE" name="Tospwh" slack="7.600" period="10.000" constraintValue="5.000" deviceLimit="1.200" physResource="Inst_CRU/mclk_o_ddr/SR" logResource="Inst_CRU/MCLK_ODDR_OUT/SR" locationPin="OLOGIC_X2Y43.SR" clockNet="Inst_CRU/enable_diff_out_b"/><twPinLimit anchorID="302" type="MINHIGHPULSE" name="Tospwh" slack="7.600" period="10.000" constraintValue="5.000" deviceLimit="1.200" physResource="Inst_CRU/fe_rst_sync/d_1_1/SR" logResource="Inst_CRU/fe_rst_sync/d_1_1/SR" locationPin="OLOGIC_X2Y136.SR" clockNet="Inst_CRU/fe_rst_sync/arst_b_inv"/><twPinLimit anchorID="303" type="MINHIGHPULSE" name="Tospwh" slack="7.600" period="10.000" constraintValue="5.000" deviceLimit="1.200" physResource="Inst_CRU/fe_rst_sync/d_1_2/SR" logResource="Inst_CRU/fe_rst_sync/d_1_2/SR" locationPin="OLOGIC_X0Y228.SR" clockNet="Inst_CRU/fe_rst_sync/arst_b_inv"/></twPinLimitRpt></twConst><twConst anchorID="304" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF&quot; TS_FPGA100M HIGH 50%;</twConstName><twItemCnt>1636</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>336</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.889</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point sync_trigger_1/trig_out_s_d_0 (SLICE_X47Y49.A1), 10 paths
</twPathRptBanner><twPathRpt anchorID="305"><twConstPath anchorID="306" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.111</twSlack><twSrc BELType="FF">sync_trigger_1/coincidence_array&lt;0&gt;_0</twSrc><twDest BELType="FF">sync_trigger_1/trig_out_s_d_0</twDest><twTotPathDel>4.761</twTotPathDel><twClkSkew dest = "0.114" src = "0.157">0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sync_trigger_1/coincidence_array&lt;0&gt;_0</twSrc><twDest BELType='FF'>sync_trigger_1/trig_out_s_d_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X46Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X46Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;0&gt;&lt;1&gt;</twComp><twBEL>sync_trigger_1/coincidence_array&lt;0&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;0&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y45.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut&lt;0&gt;1</twBEL><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y46.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sync_trigger_1/coincidence_hold</twComp><twBEL>sync_trigger_1/coincidence_hold_and00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>sync_trigger_1/coincidence_hold_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>sync_trigger_1/trig_out_s_d&lt;3&gt;</twComp><twBEL>sync_trigger_1/trig_out_s_d_0_mux00021</twBEL><twBEL>sync_trigger_1/trig_out_s_d_0</twBEL></twPathDel><twLogDel>1.431</twLogDel><twRouteDel>3.330</twRouteDel><twTotDel>4.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="307"><twConstPath anchorID="308" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.283</twSlack><twSrc BELType="FF">sync_trigger_1/coincidence_array&lt;0&gt;_1</twSrc><twDest BELType="FF">sync_trigger_1/trig_out_s_d_0</twDest><twTotPathDel>4.589</twTotPathDel><twClkSkew dest = "0.114" src = "0.157">0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sync_trigger_1/coincidence_array&lt;0&gt;_1</twSrc><twDest BELType='FF'>sync_trigger_1/trig_out_s_d_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X46Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X46Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;0&gt;&lt;1&gt;</twComp><twBEL>sync_trigger_1/coincidence_array&lt;0&gt;_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;0&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y45.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut&lt;0&gt;1</twBEL><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y46.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sync_trigger_1/coincidence_hold</twComp><twBEL>sync_trigger_1/coincidence_hold_and00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>sync_trigger_1/coincidence_hold_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>sync_trigger_1/trig_out_s_d&lt;3&gt;</twComp><twBEL>sync_trigger_1/trig_out_s_d_0_mux00021</twBEL><twBEL>sync_trigger_1/trig_out_s_d_0</twBEL></twPathDel><twLogDel>1.431</twLogDel><twRouteDel>3.158</twRouteDel><twTotDel>4.589</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="309"><twConstPath anchorID="310" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.394</twSlack><twSrc BELType="FF">sync_trigger_1/coincidence_array&lt;1&gt;_0</twSrc><twDest BELType="FF">sync_trigger_1/trig_out_s_d_0</twDest><twTotPathDel>4.478</twTotPathDel><twClkSkew dest = "0.114" src = "0.157">0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sync_trigger_1/coincidence_array&lt;1&gt;_0</twSrc><twDest BELType='FF'>sync_trigger_1/trig_out_s_d_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X46Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X46Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;0&gt;&lt;1&gt;</twComp><twBEL>sync_trigger_1/coincidence_array&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y45.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;1&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y45.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut&lt;0&gt;1</twBEL><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y46.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sync_trigger_1/coincidence_hold</twComp><twBEL>sync_trigger_1/coincidence_hold_and00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>sync_trigger_1/coincidence_hold_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>sync_trigger_1/trig_out_s_d&lt;3&gt;</twComp><twBEL>sync_trigger_1/trig_out_s_d_0_mux00021</twBEL><twBEL>sync_trigger_1/trig_out_s_d_0</twBEL></twPathDel><twLogDel>1.431</twLogDel><twRouteDel>3.047</twRouteDel><twTotDel>4.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point trigled (SLICE_X23Y70.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="311"><twConstPath anchorID="312" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.315</twSlack><twSrc BELType="FF">sync_trigger_1/trig_out_s_d_0</twSrc><twDest BELType="FF">trigled</twDest><twTotPathDel>4.519</twTotPathDel><twClkSkew dest = "1.129" src = "1.210">0.081</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sync_trigger_1/trig_out_s_d_0</twSrc><twDest BELType='FF'>trigled</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X47Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sync_trigger_1/trig_out_s_d&lt;3&gt;</twComp><twBEL>sync_trigger_1/trig_out_s_d_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.759</twDelInfo><twComp>sync_trigger_1/trig_out_s_d&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_uns&lt;30&gt;</twComp><twBEL>trigled_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y70.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.987</twDelInfo><twComp>trigled_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y70.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>trigled</twComp><twBEL>trigled</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.746</twRouteDel><twTotDel>4.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="313"><twConstPath anchorID="314" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.459</twSlack><twSrc BELType="FF">Inst_rand_trigger/trigger_out_0</twSrc><twDest BELType="FF">trigled</twDest><twTotPathDel>4.337</twTotPathDel><twClkSkew dest = "1.129" src = "1.248">0.119</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_rand_trigger/trigger_out_0</twSrc><twDest BELType='FF'>trigled</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X15Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_rand_trigger/trigger_out&lt;0&gt;</twComp><twBEL>Inst_rand_trigger/trigger_out_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>Inst_rand_trigger/trigger_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_uns&lt;30&gt;</twComp><twBEL>trigled_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y70.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.987</twDelInfo><twComp>trigled_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y70.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>trigled</twComp><twBEL>trigled</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.564</twRouteDel><twTotDel>4.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="315"><twConstPath anchorID="316" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.775</twSlack><twSrc BELType="FF">en_rand_trig</twSrc><twDest BELType="FF">trigled</twDest><twTotPathDel>4.096</twTotPathDel><twClkSkew dest = "0.458" src = "0.502">0.044</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>en_rand_trig</twSrc><twDest BELType='FF'>trigled</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X27Y76.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>en_rand_trig</twComp><twBEL>en_rand_trig</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y59.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.336</twDelInfo><twComp>en_rand_trig</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_uns&lt;30&gt;</twComp><twBEL>trigled_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y70.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.987</twDelInfo><twComp>trigled_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y70.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>trigled</twComp><twBEL>trigled</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>3.323</twRouteDel><twTotDel>4.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point sync_trigger_1/coincidence_hold (SLICE_X44Y50.CE), 10 paths
</twPathRptBanner><twPathRpt anchorID="317"><twConstPath anchorID="318" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.437</twSlack><twSrc BELType="FF">sync_trigger_1/coincidence_array&lt;0&gt;_0</twSrc><twDest BELType="FF">sync_trigger_1/coincidence_hold</twDest><twTotPathDel>4.402</twTotPathDel><twClkSkew dest = "0.448" src = "0.524">0.076</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sync_trigger_1/coincidence_array&lt;0&gt;_0</twSrc><twDest BELType='FF'>sync_trigger_1/coincidence_hold</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X46Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X46Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;0&gt;&lt;1&gt;</twComp><twBEL>sync_trigger_1/coincidence_array&lt;0&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;0&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y45.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut&lt;0&gt;1</twBEL><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y46.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sync_trigger_1/coincidence_hold_not0001</twComp><twBEL>sync_trigger_1/coincidence_hold_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>sync_trigger_1/coincidence_hold_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>sync_trigger_1/coincidence_hold</twComp><twBEL>sync_trigger_1/coincidence_hold</twBEL></twPathDel><twLogDel>1.631</twLogDel><twRouteDel>2.771</twRouteDel><twTotDel>4.402</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="319"><twConstPath anchorID="320" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.609</twSlack><twSrc BELType="FF">sync_trigger_1/coincidence_array&lt;0&gt;_1</twSrc><twDest BELType="FF">sync_trigger_1/coincidence_hold</twDest><twTotPathDel>4.230</twTotPathDel><twClkSkew dest = "0.448" src = "0.524">0.076</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sync_trigger_1/coincidence_array&lt;0&gt;_1</twSrc><twDest BELType='FF'>sync_trigger_1/coincidence_hold</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X46Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X46Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;0&gt;&lt;1&gt;</twComp><twBEL>sync_trigger_1/coincidence_array&lt;0&gt;_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;0&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y45.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut&lt;0&gt;1</twBEL><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y46.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sync_trigger_1/coincidence_hold_not0001</twComp><twBEL>sync_trigger_1/coincidence_hold_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>sync_trigger_1/coincidence_hold_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>sync_trigger_1/coincidence_hold</twComp><twBEL>sync_trigger_1/coincidence_hold</twBEL></twPathDel><twLogDel>1.631</twLogDel><twRouteDel>2.599</twRouteDel><twTotDel>4.230</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="321"><twConstPath anchorID="322" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.720</twSlack><twSrc BELType="FF">sync_trigger_1/coincidence_array&lt;1&gt;_0</twSrc><twDest BELType="FF">sync_trigger_1/coincidence_hold</twDest><twTotPathDel>4.119</twTotPathDel><twClkSkew dest = "0.448" src = "0.524">0.076</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sync_trigger_1/coincidence_array&lt;1&gt;_0</twSrc><twDest BELType='FF'>sync_trigger_1/coincidence_hold</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X46Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X46Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;0&gt;&lt;1&gt;</twComp><twBEL>sync_trigger_1/coincidence_array&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y45.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;1&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y45.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut&lt;0&gt;1</twBEL><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y46.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp><twBEL>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sync_trigger_1/coincidence_hold_not0001</twComp><twBEL>sync_trigger_1/coincidence_hold_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>sync_trigger_1/coincidence_hold_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>sync_trigger_1/coincidence_hold</twComp><twBEL>sync_trigger_1/coincidence_hold</twBEL></twPathDel><twLogDel>1.631</twLogDel><twRouteDel>2.488</twRouteDel><twTotDel>4.119</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF&quot; TS_FPGA100M HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sync_trigger_1/G3[0].edge_detect_1/s_0 (SLICE_X44Y48.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="323"><twConstPath anchorID="324" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.487</twSlack><twSrc BELType="FF">sync_trigger_1/G3[0].edge_detect_1/s_1</twSrc><twDest BELType="FF">sync_trigger_1/G3[0].edge_detect_1/s_0</twDest><twTotPathDel>0.487</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sync_trigger_1/G3[0].edge_detect_1/s_1</twSrc><twDest BELType='FF'>sync_trigger_1/G3[0].edge_detect_1/s_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X44Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>sync_trigger_1/G3[0].edge_detect_1/s&lt;2&gt;</twComp><twBEL>sync_trigger_1/G3[0].edge_detect_1/s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y48.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>sync_trigger_1/G3[0].edge_detect_1/s&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y48.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>sync_trigger_1/G3[0].edge_detect_1/s&lt;2&gt;</twComp><twBEL>sync_trigger_1/G3[0].edge_detect_1/s_0</twBEL></twPathDel><twLogDel>0.197</twLogDel><twRouteDel>0.290</twRouteDel><twTotDel>0.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SwitchDebouncer/counter1_4 (SLICE_X13Y48.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="325"><twConstPath anchorID="326" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.492</twSlack><twSrc BELType="FF">Inst_SwitchDebouncer/counter1_4</twSrc><twDest BELType="FF">Inst_SwitchDebouncer/counter1_4</twDest><twTotPathDel>0.492</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_SwitchDebouncer/counter1_4</twSrc><twDest BELType='FF'>Inst_SwitchDebouncer/counter1_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X13Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_SwitchDebouncer/counter1&lt;4&gt;</twComp><twBEL>Inst_SwitchDebouncer/counter1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>Inst_SwitchDebouncer/counter1&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y48.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>Inst_SwitchDebouncer/counter1&lt;4&gt;</twComp><twBEL>Inst_SwitchDebouncer/Mcount_counter1_xor&lt;4&gt;11</twBEL><twBEL>Inst_SwitchDebouncer/counter1_4</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sync_trigger_1/coincidence_array&lt;1&gt;_1 (SLICE_X46Y48.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="327"><twConstPath anchorID="328" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.496</twSlack><twSrc BELType="FF">sync_trigger_1/coincidence_array&lt;1&gt;_0</twSrc><twDest BELType="FF">sync_trigger_1/coincidence_array&lt;1&gt;_1</twDest><twTotPathDel>0.496</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sync_trigger_1/coincidence_array&lt;1&gt;_0</twSrc><twDest BELType='FF'>sync_trigger_1/coincidence_array&lt;1&gt;_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X46Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;0&gt;&lt;1&gt;</twComp><twBEL>sync_trigger_1/coincidence_array&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y48.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;1&gt;&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y48.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>sync_trigger_1/coincidence_array&lt;0&gt;&lt;1&gt;</twComp><twBEL>sync_trigger_1/coincidence_array&lt;1&gt;_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.313</twRouteDel><twTotDel>0.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">mclk</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="329"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF&quot; TS_FPGA100M HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="330" type="MINHIGHPULSE" name="Tospwh" slack="7.600" period="10.000" constraintValue="5.000" deviceLimit="1.200" physResource="trigled_1/SR" logResource="trigled_1/SR" locationPin="OLOGIC_X1Y170.SR" clockNet="EMAC_0/reset_i"/><twPinLimit anchorID="331" type="MINLOWPULSE" name="Twpl" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="mrst_from_udp_b/CLK" logResource="Mshreg_mrst_from_udp_b/CLK" locationPin="SLICE_X40Y58.CLK" clockNet="mclk"/><twPinLimit anchorID="332" type="MINHIGHPULSE" name="Twph" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="mrst_from_udp_b/CLK" logResource="Mshreg_mrst_from_udp_b/CLK" locationPin="SLICE_X40Y58.CLK" clockNet="mclk"/></twPinLimitRpt></twConst><twConst anchorID="333" twConstType="PERIOD" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF&quot; TS_FPGA100M / 2 HIGH 50%;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_3 (SLICE_X26Y57.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="334"><twConstPath anchorID="335" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.649</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_2</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_3</twDest><twTotPathDel>1.275</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_2</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X26Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;4&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;4&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_3</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_7 (SLICE_X26Y62.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="336"><twConstPath anchorID="337" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.649</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_6</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_7</twDest><twTotPathDel>1.275</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_6</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X26Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;8&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;8&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_7</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_5 (SLICE_X26Y62.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="338"><twConstPath anchorID="339" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.759</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_4</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_5</twDest><twTotPathDel>1.079</twTotPathDel><twClkSkew dest = "1.167" src = "1.253">0.086</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_4</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X26Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;4&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;8&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_5</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.637</twRouteDel><twTotDel>1.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF&quot; TS_FPGA100M / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_10 (SLICE_X27Y68.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="340"><twConstPath anchorID="341" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.468</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_9</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_10</twDest><twTotPathDel>0.468</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_9</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X27Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;12&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y68.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;12&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_10</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_12 (SLICE_X27Y68.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="342"><twConstPath anchorID="343" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_11</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_12</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_11</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X27Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;12&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y68.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;12&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_12</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/idelayctrl_reset_0_r_2 (SLICE_X26Y57.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="344"><twConstPath anchorID="345" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">EMAC_0/idelayctrl_reset_0_r_1</twSrc><twDest BELType="FF">EMAC_0/idelayctrl_reset_0_r_2</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/idelayctrl_reset_0_r_1</twSrc><twDest BELType='FF'>EMAC_0/idelayctrl_reset_0_r_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk200</twSrcClk><twPathDel><twSite>SLICE_X26Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;4&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y57.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y57.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>EMAC_0/idelayctrl_reset_0_r&lt;4&gt;</twComp><twBEL>EMAC_0/idelayctrl_reset_0_r_2</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk200</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="346"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP
        &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF&quot; TS_FPGA100M / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="347" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUFG_INST/I0" logResource="Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y2.I0" clockNet="Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUF"/><twPinLimit anchorID="348" type="MINLOWPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="EMAC_0/idelayctrl_reset_0_r&lt;4&gt;/SR" logResource="EMAC_0/idelayctrl_reset_0_r_1/SR" locationPin="SLICE_X26Y57.SR" clockNet="EMAC_0/reset_i"/><twPinLimit anchorID="349" type="MINHIGHPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="EMAC_0/idelayctrl_reset_0_r&lt;4&gt;/SR" logResource="EMAC_0/idelayctrl_reset_0_r_1/SR" locationPin="SLICE_X26Y57.SR" clockNet="EMAC_0/reset_i"/></twPinLimitRpt></twConst><twConstRollupTable uID="21" anchorID="350"><twConstRollup name="TS_FPGA100M" fullName="TS_FPGA100M = PERIOD TIMEGRP &quot;FPGA100M&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.194" actualRollup="6.660" errors="0" errorRollup="0" items="1462" itemsRollup="1652"/><twConstRollup name="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF" fullName="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF&quot; TS_FPGA100M HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="6.660" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF" fullName="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF&quot; TS_FPGA100M HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="4.889" actualRollup="N/A" errors="0" errorRollup="0" items="1636" itemsRollup="0"/><twConstRollup name="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF" fullName="TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP         &quot;Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF&quot; TS_FPGA100M / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="1.666" actualRollup="N/A" errors="0" errorRollup="0" items="11" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="351">1</twUnmetConstCnt><twDataSheet anchorID="352" twNameLen="15"><twClk2SUList anchorID="353" twDestWidth="8"><twDest>FPGA100M</twDest><twClk2SU><twSrc>FPGA100M</twSrc><twRiseRise>5.194</twRiseRise><twRiseFall>3.330</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="354" twDestWidth="13"><twDest>GMII_RX_CLK_0</twDest><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>3.821</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="355" twDestWidth="13"><twDest>GMII_RX_CLK_1</twDest><twClk2SU><twSrc>GMII_RX_CLK_1</twSrc><twRiseRise>6.174</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="356" twDestWidth="9"><twDest>GTX_CLK_1</twDest><twClk2SU><twSrc>GTX_CLK_1</twSrc><twRiseRise>8.173</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="357"><twErrCnt>1</twErrCnt><twScore>173</twScore><twSetupScore>173</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>17493019</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>21356</twConnCnt></twConstCov><twStats anchorID="358"><twMinPer>10.589</twMinPer><twFootnote number="1" /><twMaxFreq>94.438</twMaxFreq><twMaxFromToDel>4.064</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Sep 21 14:42:58 2011 </twTimestamp></twFoot><twClientInfo anchorID="359"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 530 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
