Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from out1.vger.email (out1.vger.email [IPv6:2620:137:e000::1:20])
	by mail.lfdr.de (Postfix) with ESMTP id 124426E8585
	for <lists+linux-kernel@lfdr.de>; Thu, 20 Apr 2023 01:00:07 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S233767AbjDSXAC (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Wed, 19 Apr 2023 19:00:02 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:32994 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S233742AbjDSW7t (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 19 Apr 2023 18:59:49 -0400
Received: from mail-wr1-x436.google.com (mail-wr1-x436.google.com [IPv6:2a00:1450:4864:20::436])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B52AB10CC
        for <linux-kernel@vger.kernel.org>; Wed, 19 Apr 2023 15:59:05 -0700 (PDT)
Received: by mail-wr1-x436.google.com with SMTP id ffacd0b85a97d-2f4c431f69cso100088f8f.0
        for <linux-kernel@vger.kernel.org>; Wed, 19 Apr 2023 15:59:05 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=atishpatra.org; s=google; t=1681945132; x=1684537132;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:from:to:cc:subject:date
         :message-id:reply-to;
        bh=PjJblP9HCkjjIHo/kU13fc9iYLloCG3Uuh6D23kY0vc=;
        b=nTk5f6CtLS/MmLtoHpyDlyW+ywbfxxdVCuXwmJOTzwXYyDPkGOuS2+FJiplYKW4vfq
         2y+93CRuk37q7ZPee0JEjfCwgeHxkKBUPfZ4VXbHOEMh8IzOGDJ+Wufw5CKFh6ZaTkaw
         SNpNdFDXJjtLhYFr8f61fbFqSReetcTliElB4=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20221208; t=1681945132; x=1684537132;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
         :subject:date:message-id:reply-to;
        bh=PjJblP9HCkjjIHo/kU13fc9iYLloCG3Uuh6D23kY0vc=;
        b=icwLwnUKgfAadVi3gvHzMjkU6r+/43k/6NUlF3jiHyzhnM+zlFbSpm8BuNZTJkOked
         /lRBDdzcVpJXDPL5lgPPmxXamobaquevuO5z8VlYpPV6fIZMH3QUBoQtlVJHIu/5V+tN
         sALwjS5biCgPzZygyK8/THucZEoipDhwJnvXEBcpDkaECtUG8azqCLhkjUMDhHlw1ppo
         vnCGc1LAwnYf5P4HwfrIPhdIa7442rk9Zv4bd74SQefvE2ptm/gprGreNFo0POxFVwxY
         +H649LdR/WEnmGon9F7IMU5V4VNk4jsTdfpD0kcWk3XuFk0WdSGGsuFfjn6qOPMJHJqL
         TDzw==
X-Gm-Message-State: AAQBX9eskS0VPz1J1qDBE8A+c4NWHgeXpFlsqbkMbkllhAxzwqemKYuc
        /B81/IWUnF4TQrylgCk9CVSwTLv9lwf+fCZ+B2u/
X-Google-Smtp-Source: AKy350YGt6aXJXp62u5I8xT8xPtUVknVoOUPrfBGt4PF7Wd246sH3tBryeH+s7U5kG98p8Nx/gb2kd7YBmEFvW0W2YQ=
X-Received: by 2002:a05:6000:c8:b0:2f8:e652:dc04 with SMTP id
 q8-20020a05600000c800b002f8e652dc04mr5505780wrx.45.1681945132022; Wed, 19 Apr
 2023 15:58:52 -0700 (PDT)
MIME-Version: 1.0
References: <20230419221716.3603068-1-atishp@rivosinc.com>
In-Reply-To: <20230419221716.3603068-1-atishp@rivosinc.com>
From:   Atish Patra <atishp@atishpatra.org>
Date:   Thu, 20 Apr 2023 04:28:38 +0530
Message-ID: <CAOnJCUK8RB+UJkOSZP=4G7Gx1KtQ-QrW6WamTF86gPmRshfVsA@mail.gmail.com>
Subject: Re: [RFC 00/48] RISC-V CoVE support
To:     Atish Patra <atishp@rivosinc.com>
Cc:     linux-kernel@vger.kernel.org, Alexandre Ghiti <alex@ghiti.fr>,
        Andrew Jones <ajones@ventanamicro.com>,
        Andrew Morton <akpm@linux-foundation.org>,
        Anup Patel <anup@brainfault.org>,
        =?UTF-8?B?QmrDtnJuIFTDtnBlbA==?= <bjorn@rivosinc.com>,
        Suzuki K Poulose <suzuki.poulose@arm.com>,
        Will Deacon <will@kernel.org>, Marc Zyngier <maz@kernel.org>,
        Sean Christopherson <seanjc@google.com>,
        linux-coco@lists.linux.dev, Dylan Reid <dylan@rivosinc.com>,
        abrestic@rivosinc.com, Samuel Ortiz <sameo@rivosinc.com>,
        Christoph Hellwig <hch@infradead.org>,
        Conor Dooley <conor.dooley@microchip.com>,
        Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
        Guo Ren <guoren@kernel.org>, Heiko Stuebner <heiko@sntech.de>,
        Jiri Slaby <jirislaby@kernel.org>,
        kvm-riscv@lists.infradead.org, kvm@vger.kernel.org,
        linux-mm@kvack.org, linux-riscv@lists.infradead.org,
        Mayuresh Chitale <mchitale@ventanamicro.com>,
        Palmer Dabbelt <palmer@dabbelt.com>,
        Paolo Bonzini <pbonzini@redhat.com>,
        Paul Walmsley <paul.walmsley@sifive.com>,
        Rajnesh Kanwal <rkanwal@rivosinc.com>,
        Uladzislau Rezki <urezki@gmail.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE,
        SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED
        autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On Thu, Apr 20, 2023 at 3:47=E2=80=AFAM Atish Patra <atishp@rivosinc.com> w=
rote:
>
> This patch series adds the RISC-V Confidential VM Extension (CoVE) suppor=
t to
> Linux kernel. The RISC-V CoVE specification introduces non-ISA, SBI APIs.=
 These
> APIs enable a confidential environment in which a guest VM's data can be =
isolated
> from the host while the host retains control of guest VM management and p=
latform
> resources(memory, CPU, I/O).
>
> This is a very early WIP work. We want to share this with the community t=
o get any
> feedback on overall architecture and direction. Any other feedback is wel=
come too.
>
> The detailed CoVE architecture document can be found here [0]. It used to=
 be
> called AP-TEE and renamed to CoVE recently to avoid overloading term of T=
EE in
> general. The specification is in the draft stages and is subjected to cha=
nge based
> on the feedback from the community.
>
> The CoVE specification introduces 3 new SBI extensions.
> COVH - CoVE Host side interface
> COVG - CoVE Guest side interface
> COVI - CoVE Secure Interrupt management extension
>
> Some key acronyms introduced:
>
> TSM - TEE Security Manager
> TVM - TEE VM (aka Confidential VM)
>
> CoVE Architecture:
> =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D
> The CoVE APIs are designed to be implementation and architecture agnostic=
,
> allowing for different deployment models while retaining common host and =
guest
> kernel code. Two examples are shown in Figure 1 and Figure 2.
> As shown in both figures, the architecture introduces a new software comp=
onent
> called the "TEE Security Manager" (TSM) that runs in HS mode. The TSM has=
 minimal
> hw attested footprint on TCB as it is a passive component that doesn't su=
pport
> scheduling or timer interrupts. Both example deployment models provide me=
mory
> isolation between the host and the TEE VM (TVM).
>
>
>         Non secure world       |         Secure world         |
>                                |                              |
>         Non                    |                              |
>     Virtualized |  Virtualized |   Virtualized  Virtualized   |
>         Env     |      Env     |       Env          Env       |
>    +----------+ | +----------+ |  +----------+ +----------+   |  --------=
------
>    |          | | |          | |  |          | |          |   |
>    | Host Apps| | |   Apps   | |  |   Apps   | |   Apps   |   |        VU=
-Mode
>    |  (VMM)   | | |          | |  |          | |          |   |
>    +----------+ | +----------+ |  +----------+ +----------+   |  --------=
------
>         |       | +----------+ |  +----------+ +----------+   |
>         |       | |          | |  |          | |          |   |
>         |       | |          | |  |    TVM   | |    TVM   |   |
>         |       | |   Guest  | |  |   Guest  | |   Guest  |   |       VS-=
Mode
>      Syscalls   | +----------+ |  +----------+ +----------+   |
>         |              |       |        |                     |
>         |             SBI      |   SBI(COVG + COVI)           |
>         |              |       |        |                     |
>   +--------------------------+ |  +---------------------------+  --------=
------
>   |     Host (Linux)         | |  |       TSM (Salus)         |
>   +--------------------------+ |  +---------------------------+
>              |                 |            |                       HS-Mo=
de
>      SBI (COVH + COVI)         |     SBI (COVH + COVI)
>              |                 |            |
>   +-----------------------------------------------------------+  --------=
------
>   |                    Firmware(OpenSBI) + TSM Driver         |        M-=
Mode
>   +-----------------------------------------------------------+  --------=
------
>  +-----------------------------------------------------------------------=
------
>   |                    Hardware (RISC-V CPU + RoT + IOMMU)
>   +----------------------------------------------------------------------=
------
>                 Figure 1: Host in HS model
>
>
> The deployment model shown in Figure 1 runs the host in HS mode where it =
is peer
> to the TSM which also runs in HS mode. It requires another component know=
n as TSM
> Driver running in higher privilege mode than host/TSM. It is responsible =
for switching
> the context between the host and the TSM. TSM driver also manages the pla=
tform
> specific hardware solution via confidential domain bit as described in th=
e specification[0]
> to provide the required memory isolation.
>
>
>              Non secure world  |         Secure world
>                                |
>          Virtualized Env       |   Virtualized   Virtualized  |
>                                       Env           Env       |
>    +-------------------------+ |  +----------+  +----------+  |    ------=
------
>    |          | | |          | |  |          |  |          |  |
>    | Host Apps| | |   Apps   | |  |   Apps   |  |   Apps   |  |        VU=
-Mode
>    +----------+ | +----------+ |  +----------+  +----------+  |    ------=
------
>         |                      |        |             |       |
>     Syscalls             SBI   |        |             |       |
>         |                      |        |             |       |
>   +--------------------------+ |  +-----------+ +-----------+ |
>   |     Host (Linux)         | |  |  TVM Guest| |  TVM Guest| |       VS-=
Mode
>   +--------------------------+ |  +-----------+ +-----------+ |
>              |                 |        |             |       |
>      SBI (COVH + COVI)         |       SBI           SBI      |
>              |                 |   (COVG + COVI) (COVG + COVI)|
>              |                 |        |             |       |
>   +-----------------------------------------------------------+    ------=
--------
>   |                    TSM(Salus)                             |        HS=
-Mode
>   +-----------------------------------------------------------+    ------=
--------
>                               |
>                              SBI
>                               |
>   +---------------------------------------------------------+    --------=
------
>   |                    Firmware(OpenSBI)                  |        M-Mode
>   +---------------------------------------------------------+    --------=
------
>  +-----------------------------------------------------------------------=
------
>   |                    Hardware (RISC-V CPU + RoT + IOMMU)
>   +----------------------------------------------------------------------=
------
>                         Figure 2: Host in VS model
>
>
> The deployment model shown in Figure 2 simplifies the context switch and =
memory isolation
> by running the host in VS mode as a guest of TSM. Thus, the memory isolat=
ion is
> achieved by gstage mapping by the TSM. We don't need any additional hardw=
are confidential
> domain bit to provide memory isolation. The downside of this model the ho=
st has to run the
> non-confidential VMs in nested environment which may have lower performan=
ce (yet to be measured).
> The current implementation Salus(TSM) doesn't support full nested virtual=
ization yet.
>
> The platform must have a RoT to provide attestation in either model.
> This patch series implements the APIs defined by CoVE. The current TSM im=
plementation
> allows the host to run TVMs as shown in figure 2. We are working on deplo=
yment
> model 1 in parallel. We do not expect any significant changes in either h=
ost/guest side
> ABI due to that.
>
> Shared memory between the host & TSM:
> =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=
=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D
> To accelerate the H-mode CSR/GPR access, CoVE also reuses the Nested Acce=
leration (NACL)
> SBI extension[1]. NACL defines a per physical cpu shared memory area that=
 is allocated
> at the boot. It allows the host running in VS mode to access H-mode CSR/G=
PR easily
> without trapping into the TSM. The CoVE specification clearly defines the=
 exact
> state of the shared memory with r/w permissions at every call.
>
> Secure Interrupt management:
> =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=
=3D=3D=3D
> The CoVE specification relies on the MSI based interrupt scheme defined i=
n Advanced Interrupt
> Architecture specification[2]. The COVI SBI extension adds functions to b=
ind
> a guest interrupt file to a TVMs. After that, only TCB components (TSM, T=
VM, TSM driver)
> can modify that. The host can inject an interrupt via TSM only.
> The TVMs are also in complete control of which interrupts it can receive.=
 By default,
> all interrupts are denied. In this proof-of-concept implementation, all t=
he interrupts
> are allowed by the guest at boot time to keep it simple.
>
> Device I/O:
> =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D
> In order to support paravirt I/O devices, SWIOTLB bounce buffer must be u=
sed by the
> guest. As the host can not access confidential memory, this buffer memory
> must be shared with the host via share/unshare functions defined in COVG =
SBI extension.
> RISC-V implementation achieves this generalizing mem_encrypt_init() simil=
ar to TDX/SEV/CCA.
> That's why, the CoVE Guest is only allowed to use virtio devices with VIR=
TIO_F_ACCESS_PLATFORM
> and VIRTIO_F_VERSION_1 as they force virtio drivers to use the DMA API.
>
> MMIO emulation:
> =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D
> TVM can register regions of address space as MMIO regions to be emulated =
by
> the host. TSM provides explicit SBI functions i.e. SBI_EXT_COVG_[ADD/REMO=
VE]_MMIO_REGION
> to request/remove MMIO regions. Any reads or writes to those MMIO region =
after
> SBI_EXT_COVG_ADD_MMIO_REGION call are forwarded to the host for emulation=
.
>
> This series allows any ioremapped memory to be emulated as MMIO region wi=
th
> above APIs via arch hookups inspired from pKVM work. We are aware that th=
is model
> doesn't address all the threat vectors. We have also implemented the devi=
ce
> filtering/authorization approach adopted by TDX[4]. However, those patche=
s are not
> part of this series as the base TDX patches are still under active develo=
pment.
> RISC-V CoVE will also adapt the revamped device filtering work once it is=
 accepted
> by the Linux community in the future.
>
> The direct assignment of devices are a work in progress and will be added=
 in the future[4].
>
> VMM support:
> =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D
> This series is only tested with kvmtool support. Other VMM support (qemu-=
kvm, crossvm/rust-vmm)
> will be added later.
>
> Test cases:
> =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D
> We are working on kvm selftest for CoVE. We will post them as soon as the=
y are ready.
> We haven't started any work on kvm unit-tests as RISC-V doesn't have basi=
c infrastructure
> to support that. Once the kvm uni-test infrastructure is in place, we wil=
l add
> support for CoVE as well.
>
> Open design questions:
> =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D
>
> 1. The current implementation has two separate configs for guest(CONFIG_R=
ISCV_COVE_GUEST)
> and the host (RISCV_COVE_HOST). The default defconfig will enable both so=
 that
> same unified image works as both host & guest. Most likely distro prefer =
this way
> to minimize the maintenance burden but some may want a minimal CoVE guest=
 image
> that has only hardened drivers. In addition to that, Android runs a micro=
droid instance
> in the confidential guests. A separate config will help in those case. Pl=
ease let us
> know if there is any concern with two configs.
>
> 2. Lazy gstage page allocation vs upfront allocation with page pool.
> Currently, all gstage mappings happen at runtime during the fault. This i=
s expensive
> as we need to convert that page to confidential memory as well. A page po=
ol framework
> may be a better choice which can hold all the confidential pages which ca=
n be
> pre-allocated upfront. A generic page pool infrastructure may benefit oth=
er CC solutions ?
>
> 3. In order to allow both confidential VM and non-confidential VM, the se=
ries
> uses regular branching instead of static branches for CoVE VM specific ca=
ses through
> out KVM. That may cause a few more branch penalties while running regular=
 VMs.
> The alternate option is to use function pointers for any function that ne=
eds to
> take a different path. As per my understanding, that would be worse than =
branches.
>
> Patch organization:
> =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D
> This series depends on quite a few RISC-V patches that are not upstream y=
et.
> Here are the dependencies.
>
> 1. RISC-V IPI improvement series
> 2. RISC-V AIA support series.
> 3. RISC-V NACL support series
>
> In this series, PATCH [0-5] are generic improvement and cleanup patches w=
hich
> can be merged independently.
>
> PATCH [6-26, 34-37] adds host side for CoVE.
> PATCH [27-33] adds the interrupt related changes.
> PATCH [34-49] Adds the guest side changes for CoVE.
>
> The TSM project is written in rust and can be found here:
> https://github.com/rivosinc/salus
>
> Running the stack
> =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D
>
> To run/test the stack, you would need the following components :
>
> 1) Qemu
> 2) Common Host & Guest Kernel
> 3) kvmtool
> 4) Host RootFS with KVMTOOL and Guest Kernel
> 5) Salus
>
> The detailed steps are available at[6]
>
> The Linux kernel patches are also available at [7] and the kvmtool patche=
s
> are available at [8].
>
> TODOs
> =3D=3D=3D=3D=3D=3D=3D
> As this is a very early work, the todo list is quite long :).
> Here are some of them (not in any specific order)
>
> 1. Support fd based private memory interface proposed in
>    https://lkml.org/lkml/2022/1/18/395
> 2. Align with updated guest runtime device filtering approach.
> 3. IOMMU integration
> 4. Dedicated device assignment via TDSIP & SPDM[4]
> 5. Support huge pages
> 6. Page pool allocator to avoid convert/reclaim at every fault
> 7. Other VMM support (qemu-kvm, crossvm)
> 8. Complete the PoC for the deployment model 1 where host runs in HS mode
> 9. Attestation integration
> 10. Harden the interrupt allowed list
> 11. kvm self-tests support for CoVE
> 11. kvm unit-tests support for CoVE
> 12. Guest hardening
> 13. Port pKVM on RISC-V using CoVE
> 14. Any other ?
>
> Links
> =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D
> [0] CoVE architecture Specification.
>     https://github.com/riscv-non-isa/riscv-ap-tee/blob/main/specification=
/riscv-aptee-spec.pdf

I just noticed that this link is broken due to a recent PR merge. Here
is the updated link
https://github.com/riscv-non-isa/riscv-ap-tee/blob/main/specification/riscv=
-cove.pdf

Sorry for the noise.

> [1] https://lists.riscv.org/g/sig-hypervisors/message/260
> [2] https://github.com/riscv/riscv-aia/releases/download/1.0-RC2/riscv-in=
terrupts-1.0-RC2.pdf
> [3] https://github.com/rivosinc/linux/tree/cove_integration_device_filter=
ing1
> [4] https://github.com/intel/tdx/commits/guest-filter-upstream
> [5] https://lists.riscv.org/g/tech-ap-tee/message/83
> [6] https://github.com/rivosinc/cove/wiki/CoVE-KVM-RISCV64-on-QEMU
> [7] https://github.com/rivosinc/linux/commits/cove-integration
> [8] https://github.com/rivosinc/kvmtool/tree/cove-integration-03072023
>
> Atish Patra (33):
> RISC-V: KVM: Improve KVM error reporting to the user space
> RISC-V: KVM: Invoke aia_update with preempt disabled/irq enabled
> RISC-V: KVM: Add a helper function to get pgd size
> RISC-V: Add COVH SBI extensions definitions
> RISC-V: KVM: Implement COVH SBI extension
> RISC-V: KVM: Add a barebone CoVE implementation
> RISC-V: KVM: Add UABI to support static memory region attestation
> RISC-V: KVM: Add CoVE related nacl helpers
> RISC-V: KVM: Implement static memory region measurement
> RISC-V: KVM: Use the new VM IOCTL for measuring pages
> RISC-V: KVM: Exit to the user space for trap redirection
> RISC-V: KVM: Return early for gstage modifications
> RISC-V: KVM: Skip dirty logging updates for TVM
> RISC-V: KVM: Add a helper function to trigger fence ops
> RISC-V: KVM: Skip most VCPU requests for TVMs
> RISC-V : KVM: Skip vmid/hgatp management for TVMs
> RISC-V: KVM: Skip TLB management for TVMs
> RISC-V: KVM: Register memory regions as confidential for TVMs
> RISC-V: KVM: Add gstage mapping for TVMs
> RISC-V: KVM: Handle SBI call forward from the TSM
> RISC-V: KVM: Implement vcpu load/put functions for CoVE guests
> RISC-V: KVM: Wireup TVM world switch
> RISC-V: KVM: Skip HVIP update for TVMs
> RISC-V: KVM: Implement COVI SBI extension
> RISC-V: KVM: Add interrupt management functions for TVM
> RISC-V: KVM: Skip AIA CSR updates for TVMs
> RISC-V: KVM: Perform limited operations in hardware enable/disable
> RISC-V: KVM: Indicate no support user space emulated IRQCHIP
> RISC-V: KVM: Add AIA support for TVMs
> RISC-V: KVM: Hookup TVM VCPU init/destroy
> RISC-V: KVM: Initialize CoVE
> RISC-V: KVM: Add TVM init/destroy calls
> drivers/hvc: sbi: Disable HVC console for TVMs
>
> Rajnesh Kanwal (15):
> mm/vmalloc: Introduce arch hooks to notify ioremap/unmap changes
> RISC-V: KVM: Update timer functionality for TVMs.
> RISC-V: Add COVI extension definitions
> RISC-V: KVM: Read/write gprs from/to shmem in case of TVM VCPU.
> RISC-V: Add COVG SBI extension definitions
> RISC-V: Add CoVE guest config and helper functions
> RISC-V: Implement COVG SBI extension
> RISC-V: COVE: Add COVH invalidate, validate, promote, demote and
> remove APIs.
> RISC-V: KVM: Add host side support to handle COVG SBI calls.
> RISC-V: Allow host to inject any ext interrupt id to a CoVE guest.
> RISC-V: Add base memory encryption functions.
> RISC-V: Add cc_platform_has() for RISC-V for CoVE
> RISC-V: ioremap: Implement for arch specific ioremap hooks
> riscv/virtio: Have CoVE guests enforce restricted virtio memory
> access.
> RISC-V: Add shared bounce buffer to support DBCN for CoVE Guest.
>
> arch/riscv/Kbuild                       |    2 +
> arch/riscv/Kconfig                      |   27 +
> arch/riscv/cove/Makefile                |    2 +
> arch/riscv/cove/core.c                  |   40 +
> arch/riscv/cove/cove_guest_sbi.c        |  109 +++
> arch/riscv/include/asm/cove.h           |   27 +
> arch/riscv/include/asm/covg_sbi.h       |   38 +
> arch/riscv/include/asm/csr.h            |    2 +
> arch/riscv/include/asm/kvm_cove.h       |  206 +++++
> arch/riscv/include/asm/kvm_cove_sbi.h   |  101 +++
> arch/riscv/include/asm/kvm_host.h       |   10 +-
> arch/riscv/include/asm/kvm_vcpu_sbi.h   |    3 +
> arch/riscv/include/asm/mem_encrypt.h    |   26 +
> arch/riscv/include/asm/sbi.h            |  107 +++
> arch/riscv/include/uapi/asm/kvm.h       |   17 +
> arch/riscv/kernel/irq.c                 |   12 +
> arch/riscv/kernel/setup.c               |    2 +
> arch/riscv/kvm/Makefile                 |    1 +
> arch/riscv/kvm/aia.c                    |  101 ++-
> arch/riscv/kvm/aia_device.c             |   41 +-
> arch/riscv/kvm/aia_imsic.c              |  127 ++-
> arch/riscv/kvm/cove.c                   | 1005 +++++++++++++++++++++++
> arch/riscv/kvm/cove_sbi.c               |  490 +++++++++++
> arch/riscv/kvm/main.c                   |   30 +-
> arch/riscv/kvm/mmu.c                    |   45 +-
> arch/riscv/kvm/tlb.c                    |   11 +-
> arch/riscv/kvm/vcpu.c                   |   69 +-
> arch/riscv/kvm/vcpu_exit.c              |   34 +-
> arch/riscv/kvm/vcpu_insn.c              |  115 ++-
> arch/riscv/kvm/vcpu_sbi.c               |   16 +
> arch/riscv/kvm/vcpu_sbi_covg.c          |  232 ++++++
> arch/riscv/kvm/vcpu_timer.c             |   26 +-
> arch/riscv/kvm/vm.c                     |   34 +-
> arch/riscv/kvm/vmid.c                   |   17 +-
> arch/riscv/mm/Makefile                  |    3 +
> arch/riscv/mm/init.c                    |   17 +-
> arch/riscv/mm/ioremap.c                 |   45 +
> arch/riscv/mm/mem_encrypt.c             |   61 ++
> drivers/tty/hvc/hvc_riscv_sbi.c         |    5 +
> drivers/tty/serial/earlycon-riscv-sbi.c |   51 +-
> include/uapi/linux/kvm.h                |    8 +
> mm/vmalloc.c                            |   16 +
> 42 files changed, 3222 insertions(+), 109 deletions(-)
> create mode 100644 arch/riscv/cove/Makefile
> create mode 100644 arch/riscv/cove/core.c
> create mode 100644 arch/riscv/cove/cove_guest_sbi.c
> create mode 100644 arch/riscv/include/asm/cove.h
> create mode 100644 arch/riscv/include/asm/covg_sbi.h
> create mode 100644 arch/riscv/include/asm/kvm_cove.h
> create mode 100644 arch/riscv/include/asm/kvm_cove_sbi.h
> create mode 100644 arch/riscv/include/asm/mem_encrypt.h
> create mode 100644 arch/riscv/kvm/cove.c
> create mode 100644 arch/riscv/kvm/cove_sbi.c
> create mode 100644 arch/riscv/kvm/vcpu_sbi_covg.c
> create mode 100644 arch/riscv/mm/ioremap.c
> create mode 100644 arch/riscv/mm/mem_encrypt.c
>
> --
> 2.25.1
>


--=20
Regards,
Atish
