<def f='llvm/llvm/include/llvm/MC/MCAsmInfo.h' l='480' ll='482' type='unsigned int llvm::MCAsmInfo::getMaxInstLength(const llvm::MCSubtargetInfo * STI = nullptr) const'/>
<doc f='llvm/llvm/include/llvm/MC/MCAsmInfo.h' l='478'>/// Returns the maximum possible encoded instruction size in bytes. If \p STI
  /// is null, this should be the maximum size for any subtarget.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='94' u='c' c='_ZNK4llvm15TargetInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='64' u='c' c='_ZN4llvm18AMDGPUDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextEPKNS_11MCInstrInfoE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCAsmInfo.cpp' l='53' c='_ZNK4llvm15AMDGPUMCAsmInfo16getMaxInstLengthEPKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1721' u='c' c='_ZNK4llvm16HexagonInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE'/>
