/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [5:0] _03_;
  reg [7:0] _04_;
  wire [14:0] _05_;
  reg [18:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [11:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_19z = ~(_00_ | celloutsig_0_4z);
  assign celloutsig_0_1z = ~celloutsig_0_0z;
  assign celloutsig_0_31z = ~celloutsig_0_19z;
  assign celloutsig_1_17z = ~in_data[159];
  assign celloutsig_0_3z = ~in_data[12];
  assign celloutsig_1_18z = ~((celloutsig_1_12z | celloutsig_1_4z) & (celloutsig_1_10z | celloutsig_1_6z));
  assign celloutsig_0_4z = celloutsig_0_3z ^ celloutsig_0_1z;
  assign celloutsig_0_29z = celloutsig_0_9z ^ _02_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _03_ <= 6'h00;
    else _03_ <= { in_data[131:127], celloutsig_1_6z };
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 8'h00;
    else _04_ <= { in_data[68:65], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z };
  reg [14:0] _17_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _17_ <= 15'h0000;
    else _17_ <= { celloutsig_0_8z[14:1], celloutsig_0_7z };
  assign { _05_[14:9], _00_, _05_[7:4], _02_, _05_[2], _01_, _05_[0] } = _17_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _06_ <= 19'h00000;
    else _06_ <= { celloutsig_0_8z[9:2], _04_, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_1_2z = in_data[168:164] & { celloutsig_1_1z[11:8], celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[171:169], celloutsig_1_5z, celloutsig_1_2z } & celloutsig_1_1z[10:2];
  assign celloutsig_1_9z = in_data[116:113] == { _03_[1:0], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_7z[4:3], celloutsig_1_5z } == { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_0_25z = { _04_[2:1], celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_20z } == { _04_[5:3], celloutsig_0_21z, celloutsig_0_9z };
  assign celloutsig_1_5z = { celloutsig_1_2z[3:1], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z } >= { celloutsig_1_2z[3:0], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_14z = in_data[93:64] >= in_data[57:28];
  assign celloutsig_0_20z = in_data[72:56] && { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_1_3z = ! celloutsig_1_1z[11:9];
  assign celloutsig_0_6z = ! in_data[60:39];
  assign celloutsig_1_16z = ! { in_data[140:136], celloutsig_1_11z };
  assign celloutsig_0_47z = { celloutsig_0_45z[5:3], celloutsig_0_29z, celloutsig_0_3z } || _06_[14:10];
  assign celloutsig_1_4z = in_data[163:161] || celloutsig_1_1z[8:6];
  assign celloutsig_1_13z = { celloutsig_1_1z[9:2], celloutsig_1_10z, celloutsig_1_11z } || { celloutsig_1_7z[4:2], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_12z };
  assign celloutsig_0_2z = { in_data[59], celloutsig_0_0z, celloutsig_0_0z } || in_data[13:11];
  assign celloutsig_0_0z = in_data[67] & ~(in_data[10]);
  assign celloutsig_1_6z = celloutsig_1_5z & ~(in_data[148]);
  assign celloutsig_0_15z = 1'h0 & ~(celloutsig_0_8z[6]);
  assign celloutsig_0_45z = { celloutsig_0_26z[9:8], 1'h0, celloutsig_0_26z[6:3], celloutsig_0_14z } % { 1'h1, celloutsig_0_8z[10:4] };
  assign celloutsig_1_19z = { celloutsig_1_1z[7:0], celloutsig_1_16z, celloutsig_1_17z, _03_ } % { 1'h1, celloutsig_1_2z[3:1], celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_8z = { in_data[65:61], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z } % { 1'h1, in_data[26:24], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_23z = { _05_[13:10], celloutsig_0_9z } % { 1'h1, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_1z[8:7], celloutsig_1_3z } !== { celloutsig_1_1z[9:8], celloutsig_1_4z };
  assign celloutsig_1_14z = { celloutsig_1_1z[7:2], celloutsig_1_6z } !== { _03_[5:4], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_7z = { in_data[11:9], celloutsig_0_6z, celloutsig_0_0z } !== { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_0z = & in_data[150:143];
  assign celloutsig_0_9z = & { celloutsig_0_8z[9:1], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_21z = & in_data[56:50];
  assign celloutsig_1_1z = in_data[140:129] >>> { in_data[106:96], celloutsig_1_0z };
  assign celloutsig_0_5z = ~((celloutsig_0_2z & in_data[86]) | (celloutsig_0_4z & celloutsig_0_1z));
  assign celloutsig_1_10z = ~((celloutsig_1_7z[6] & celloutsig_1_6z) | (celloutsig_1_3z & celloutsig_1_4z));
  assign { celloutsig_0_16z[0], celloutsig_0_16z[2], celloutsig_0_16z[10:3] } = { celloutsig_0_6z, celloutsig_0_3z, in_data[39:32] } & { celloutsig_0_7z, _04_[1], celloutsig_0_0z, celloutsig_0_2z, _04_[7:2] };
  assign { celloutsig_0_26z[9], celloutsig_0_26z[5:1], celloutsig_0_26z[6], celloutsig_0_26z[11:10], celloutsig_0_26z[8] } = { celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_16z[7:6], celloutsig_0_2z } & { _06_[13], _06_[9:5], _06_[10], _06_[15:14], _06_[12] };
  assign { _05_[8], _05_[3], _05_[1] } = { _00_, _02_, _01_ };
  assign celloutsig_0_16z[1] = 1'h0;
  assign { celloutsig_0_26z[7], celloutsig_0_26z[0] } = 2'h0;
  assign { out_data[128], out_data[111:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_47z };
endmodule
