Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun Aug 20 14:12:21 2017
| Host         : DESKTOP-1OHCSLD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_lite_top_control_sets_placed.rpt
| Design       : soc_lite_top
| Device       : xc7a200t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   130 |
| Unused register locations in slices containing registers |   382 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             129 |           71 |
| No           | No                    | Yes                    |              30 |           17 |
| No           | Yes                   | No                     |             721 |          292 |
| Yes          | No                    | No                     |             401 |          149 |
| Yes          | No                    | Yes                    |             136 |           63 |
| Yes          | Yes                   | No                     |            1825 |          673 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|              Clock Signal              |                                                                    Enable Signal                                                                    |                                                                             Set/Reset Signal                                                                            | Slice Load Count | Bel Load Count |
+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_pll/inst/clk_out1                 | confreg/step0_sample                                                                                                                                | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |                1 |              1 |
|  clk_pll/inst/clk_out1                 |                                                                                                                                                     | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/AR[0]                                                                                 |                1 |              1 |
|  mips_top0/mem_wb0/cause_o_reg[5]_1[0] |                                                                                                                                                     | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |                1 |              1 |
|  clk_pll/inst/clk_out1                 | confreg/step1_sample                                                                                                                                | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |                1 |              1 |
|  clk_pll/inst/clk_out1                 | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.bmg_address_r_reg[17][0]          | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.present_state_reg[0]_0[0]                                                |                1 |              1 |
|  clk_pll/inst/clk_out1                 | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/grid.ar_id_r_reg[3]                                               | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/AS[0]                                                                                  |                1 |              1 |
|  clk_pll/inst/clk_out1                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[34]_0[0] |                                                                                                                                                                         |                1 |              1 |
|  clk_pll/inst/clk_out1                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/skid_buffer_reg[34]_0                                               |                                                                                                                                                                         |                1 |              1 |
|                                        |                                                                                                                                                     | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |                2 |              2 |
|  clk_pll/inst/clk_out1                 | inst_ram_delay/inst_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[2][0]                           | inst_ram_delay/inst_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/AR[0]                                                                                  |                1 |              2 |
|  clk_pll/inst/clk_out1                 |                                                                                                                                                     | inst_ram_delay/inst_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 |                2 |              2 |
|  clk_pll/inst/clk_out1                 | inst_ram_delay/inst_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[2][0]                           | inst_ram_delay/inst_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 |                1 |              2 |
|  clk_pll/inst/clk_out1                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_0                                                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                           |                1 |              2 |
|  clk_pll/inst/clk_out1                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_1                                                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                           |                1 |              2 |
|  clk_pll/inst/clk_out1                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push          |                                                                                                                                                                         |                1 |              2 |
|  clk_pll/inst/clk_out1                 | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[2][0]                           | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/AS[0]                                                                                  |                2 |              2 |
|  clk_pll/inst/clk_out1                 | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[2][0]                           | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 |                1 |              2 |
|  clk_pll/inst/clk_out1                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_1                                                  | axi_1x3_mux/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                           |                1 |              2 |
|  clk_pll/inst/clk_out1                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_0                                                  | axi_1x3_mux/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                           |                1 |              2 |
|  clk_pll/inst/clk_out1                 |                                                                                                                                                     | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 |                2 |              3 |
|  clk_pll/inst/clk_out1                 | ahblite_to_axi/U0/AHB_IF/S_AHB_HSIZE_i0                                                                                                             | ahblite_to_axi/U0/AHB_IF/SR[0]                                                                                                                                          |                2 |              3 |
|  clk_pll/inst/clk_out1                 | inst_ram_delay/inst_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[2][0]                          | inst_ram_delay/inst_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 |                3 |              3 |
|  clk_pll/inst/clk_out1                 | inst_ram_delay/inst_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.bmg_address_r_reg[2][0]           | inst_ram_delay/inst_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 |                1 |              3 |
|  clk_pll/inst/clk_out1                 | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[2][0]                          | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 |                2 |              3 |
|  clk_pll/inst/clk_out1                 | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/grid.ar_id_r_reg[3]                                               | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 |                1 |              3 |
|  clk_pll/inst/clk_out1                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/E[0]                                                                | axi_1x3_mux/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                           |                1 |              4 |
|  clk_pll/inst/clk_out1                 | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                              |                                                                                                                                                                         |                2 |              4 |
|  clk_pll/inst/clk_out1                 |                                                                                                                                                     | ahblite_to_axi/U0/AXI_RCHANNEL/axi_rd_avlbl_i_1_n_0                                                                                                                     |                2 |              4 |
|  clk_pll/inst/clk_out1                 | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.bmg_address_r_reg[17][0]          | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 |                2 |              4 |
|  clk_pll/inst/clk_out1                 | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c                                                          | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/AS[0]                                                                                  |                2 |              4 |
|  clk_pll/inst/clk_out1                 | inst_ram_delay/inst_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.incr_en_r_reg[0]                  | inst_ram_delay/inst_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/AR[0]                                                                                  |                1 |              4 |
|  clk_pll/inst/clk_out1                 |                                                                                                                                                     | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.present_state_reg[0]_0[0]                                                |                3 |              4 |
|  clk_pll/inst/clk_out1                 | inst_ram_delay/inst_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c                                                          | inst_ram_delay/inst_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/AR[0]                                                                                  |                2 |              4 |
|  clk_pll/inst/clk_out1                 | mips_top0/div0/cnt[5]_i_2_n_11                                                                                                                      | mips_top0/div0/cnt[5]_i_1_n_11                                                                                                                                          |                2 |              4 |
|  clk_pll/inst/clk_out1                 | mips_top0/mem_wb0/cause_o_reg[8][0]                                                                                                                 | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |                2 |              4 |
|  clk_pll/inst/clk_out1                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                    |                                                                                                                                                                         |                3 |              4 |
|  clk_pll/inst/clk_out1                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                    | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                        |                2 |              4 |
|  clk_pll/inst/clk_out1                 | ahblite_to_axi/U0/AXI_WCHANNEL/NARROW_TRANSFER_ON_DATA_WIDTH_32.M_AXI_WSTRB_i[3]_i_1_n_0                                                            | ahblite_to_axi/U0/AHB_IF/SR[0]                                                                                                                                          |                1 |              4 |
|  clk_pll/inst/clk_out1                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot              | axi_1x3_mux/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                           |                1 |              4 |
|  clk_pll/inst/clk_out1                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot             | axi_1x3_mux/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                           |                1 |              4 |
|  clk_pll/inst/clk_out1                 |                                                                                                                                                     | confreg/state_count[3]_i_1_n_11                                                                                                                                         |                1 |              4 |
|  clk_pll/inst/clk_out1                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                     |                                                                                                                                                                         |                1 |              4 |
|  clk_pll/inst/clk_out1                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/E[0]                                                                | axi_1x3_mux/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                           |                1 |              4 |
|  clk_pll/inst/clk_out1                 | ahblite_to_axi/U0/AHBLITE_AXI_CONTROL/E[0]                                                                                                          | ahblite_to_axi/U0/AHB_IF/SR[0]                                                                                                                                          |                2 |              5 |
|  clk_pll/inst/clk_out1                 | ahblite_to_axi/U0/AHBLITE_AXI_CONTROL/axi_waddr_done_i                                                                                              | ahblite_to_axi/U0/AHB_IF/SR[0]                                                                                                                                          |                3 |              5 |
|  clk_pll/inst/clk_out1                 | ahblite_to_axi/U0/AHB_IF/E[0]                                                                                                                       | ahblite_to_axi/U0/AHB_IF/SR[0]                                                                                                                                          |                2 |              5 |
|  mips_top0/id_ex0/E[0]                 |                                                                                                                                                     |                                                                                                                                                                         |                3 |              5 |
|  clk_pll/inst/clk_out1                 | mips_top0/ex_mem0/cause_o_reg[31][0]                                                                                                                | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |                4 |              5 |
|  clk_pll/inst/clk_out1                 |                                                                                                                                                     | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/AS[0]                                                                                  |                2 |              7 |
|  clk_pll/inst/clk_out1                 |                                                                                                                                                     | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/s_ready_i_reg_0                                                                         |                6 |              8 |
|  clk_pll/inst/clk_out1                 | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.arlen_cntr_reg[0][0]                                 | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.present_state_reg[0]_0[0]                                                |                2 |              8 |
|  clk_pll/inst/clk_out1                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                              | axi_1x3_mux/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                           |                2 |              8 |
|  clk_pll/inst/clk_out1                 | ahblite_to_axi/U0/AHB_IF/burst_term_txer_cnt_i0                                                                                                     | ahblite_to_axi/U0/AHB_IF/SR[0]                                                                                                                                          |                4 |              8 |
|  clk_pll/inst/clk_out1                 |                                                                                                                                                     | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/m_valid_i_reg_0                                                                         |                5 |              8 |
|  clk_pll/inst/clk_out1                 | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_wlast_gen.awlen_cntr_r_reg[0][0]                             | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/AS[0]                                                                                  |                4 |              8 |
|  clk_pll/inst/clk_out1                 | inst_ram_delay/inst_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.arlen_cntr_reg[0][0]                                 | inst_ram_delay/inst_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/AR[0]                                                                                  |                3 |              8 |
|  clk_pll/inst/clk_out1                 | inst_ram_delay/inst_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_wlast_gen.awlen_cntr_r_reg[7][0]                             | inst_ram_delay/inst_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/AR[0]                                                                                  |                3 |              8 |
|  clk_pll/inst/clk_out1                 |                                                                                                                                                     | inst_ram_delay/inst_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/AR[0]                                                                                  |                7 |             13 |
|  clk_pll/inst/clk_out1                 | inst_ram_delay/inst_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                              |                                                                                                                                                                         |                5 |             13 |
|  clk_pll/inst/clk_out1                 | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.bmg_address_r_reg[17][0]          | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/AS[0]                                                                                  |                7 |             14 |
|  clk_pll/inst/clk_out1                 | sramlike_to_ahb/mem_3bytes_data0                                                                                                                    |                                                                                                                                                                         |                5 |             16 |
|  clk_pll/inst/clk_out1                 | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[2][0]                          | data_ram_delay/data_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/AS[0]                                                                                  |                8 |             16 |
|  clk_pll/inst/clk_out1                 | confreg/busy01_out                                                                                                                                  | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |                7 |             18 |
|  clk_pll/inst/clk_out1                 | inst_ram_delay/inst_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.bmg_address_r_reg[2][0]           | inst_ram_delay/inst_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/AR[0]                                                                                  |                8 |             18 |
|  clk_pll/inst/clk_out1                 | inst_ram_delay/inst_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.bmg_address_r_reg[2][0]                          | inst_ram_delay/inst_ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/AR[0]                                                                                  |                7 |             18 |
|  clk_pll/inst/clk_out1                 |                                                                                                                                                     | confreg/key_count[0]_i_1_n_11                                                                                                                                           |                5 |             20 |
|  clk_pll/inst/clk_out1                 |                                                                                                                                                     | confreg/step0_count[0]_i_1_n_11                                                                                                                                         |                5 |             20 |
|  clk_pll/inst/clk_out1                 |                                                                                                                                                     | confreg/step1_count[0]_i_1_n_11                                                                                                                                         |                5 |             20 |
|  clk_pll/inst/clk_out1                 |                                                                                                                                                     | ahblite_to_axi/U0/AHB_IF/SR[0]                                                                                                                                          |               13 |             23 |
|  clk_pll/inst/clk_out1                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                  | axi_1x3_mux/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                           |                6 |             24 |
|  clk_pll/inst/clk_out1                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                  | axi_1x3_mux/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                           |                9 |             24 |
|  clk_pll/inst/clk_out1                 | mips_top0/mem_wb0/status_o_reg[2][0]                                                                                                                | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               16 |             31 |
|  n_8_2164_BUFG                         |                                                                                                                                                     | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               11 |             32 |
|  clk_pll/inst/clk_out1                 | confreg/cr00[31]_i_1_n_11                                                                                                                           | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |                6 |             32 |
|  clk_pll/inst/clk_out1                 | confreg/cr01[31]_i_1_n_11                                                                                                                           | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |                9 |             32 |
|  clk_pll/inst/clk_out1                 | confreg/cr02[31]_i_1_n_11                                                                                                                           | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               11 |             32 |
|  clk_pll/inst/clk_out1                 | confreg/cr03[31]_i_1_n_11                                                                                                                           | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               10 |             32 |
|  clk_pll/inst/clk_out1                 | confreg/cr04[31]_i_1_n_11                                                                                                                           | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               10 |             32 |
|  clk_pll/inst/clk_out1                 | confreg/cr05[31]_i_1_n_11                                                                                                                           | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               16 |             32 |
|  clk_pll/inst/clk_out1                 | confreg/cr06[31]_i_1_n_11                                                                                                                           | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               16 |             32 |
|  clk_pll/inst/clk_out1                 | confreg/cr07[31]_i_1_n_11                                                                                                                           | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               19 |             32 |
|  clk_pll/inst/clk_out1                 | confreg/s_rdata[31]_i_1_n_11                                                                                                                        |                                                                                                                                                                         |               12 |             32 |
|  clk_pll/inst/clk_out1                 | mips_top0/mem_wb0/epc_o_reg[31][0]                                                                                                                  | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               16 |             32 |
|  clk_pll/inst/clk_out1                 | ahblite_to_axi/U0/AHB_IF/AXI_ALEN_i0                                                                                                                | ahblite_to_axi/U0/AHB_IF/SR[0]                                                                                                                                          |               12 |             32 |
|  clk_pll/inst/clk_out1                 | mips_top0/data_ahb_bus_if/ahb_wdata_reg[31][0]                                                                                                      | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |                9 |             32 |
|  clk_pll/inst/clk_out1                 | ahblite_to_axi/U0/AXI_RCHANNEL/rd_load_timeout_cntr                                                                                                 | ahblite_to_axi/U0/AHB_IF/SR[0]                                                                                                                                          |               14 |             32 |
|  n_9_2521_BUFG                         |                                                                                                                                                     | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               16 |             32 |
|  clk_pll/inst/clk_out1                 | mips_top0/div0/divisor[31]_i_1_n_11                                                                                                                 |                                                                                                                                                                         |               13 |             32 |
|  clk_pll/inst/clk_out1                 | ahblite_to_axi/U0/AXI_WCHANNEL/M_AXI_WDATA_i[31]_i_1_n_0                                                                                            | ahblite_to_axi/U0/AHB_IF/SR[0]                                                                                                                                          |                9 |             32 |
|  clk_pll/inst/clk_out1                 | mips_top0/ex_mem0/badvaddr_reg[31][0]                                                                                                               |                                                                                                                                                                         |               16 |             32 |
|  clk_pll/inst/clk_out1                 | mips_top0/id_ex0/dividend_reg[2][0]                                                                                                                 |                                                                                                                                                                         |               13 |             32 |
|  clk_pll/inst/clk_out1                 | mips_top0/ex_mem0/rd_buf_reg[0]_0[0]                                                                                                                | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               12 |             32 |
|  clk_pll/inst/clk_out1                 | mips_top0/ex_mem0/pc_reg[0][0]                                                                                                                      | mips_top0/pc_reg0/p_0_in                                                                                                                                                |               16 |             32 |
|  n_10_2620_BUFG                        |                                                                                                                                                     | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               15 |             32 |
|  clk_pll/inst/clk_out1                 | confreg/write_order_reg                                                                                                                             | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               18 |             32 |
|  n_2_266_BUFG                          |                                                                                                                                                     | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               10 |             32 |
|  clk_pll/inst/clk_out1                 | confreg/write_num                                                                                                                                   | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |                5 |             32 |
|  n_3_150_BUFG                          |                                                                                                                                                     | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               13 |             32 |
|  clk_pll/inst/clk_out1                 | ahblite_to_axi/U0/AXI_WCHANNEL/local_wdata[31]_i_1_n_0                                                                                              | ahblite_to_axi/U0/AHB_IF/SR[0]                                                                                                                                          |                7 |             32 |
|  n_4_1044_BUFG                         |                                                                                                                                                     | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               21 |             32 |
|  clk_pll/inst/clk_out1                 | mips_top0/div0/dividend[64]_i_2_n_11                                                                                                                | mips_top0/div0/dividend[64]_i_1_n_11                                                                                                                                    |               12 |             32 |
|  n_5_114_BUFG                          |                                                                                                                                                     | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               14 |             32 |
|  n_6_1108_BUFG                         |                                                                                                                                                     | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               20 |             32 |
|  n_7_2159_BUFG                         |                                                                                                                                                     | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               13 |             32 |
|  clk_pll/inst/clk_out1                 | mips_top0/data_ahb_bus_if/mem_3bytes_addr_reg[31][0]                                                                                                |                                                                                                                                                                         |               12 |             32 |
|  clk_pll/inst/clk_out1                 | mips_top0/mem_wb0/compare_o_reg[31]_0[0]                                                                                                            | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               16 |             32 |
|  clk_pll/inst/clk_out1                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/m_axi_rready[2]                                                     |                                                                                                                                                                         |               10 |             33 |
|  clk_pll/inst/clk_out1                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_0[0]  |                                                                                                                                                                         |               10 |             33 |
|  clk_pll/inst/clk_out1                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_1[0]  |                                                                                                                                                                         |               12 |             33 |
|  clk_pll/inst/clk_out1                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0][0]    |                                                                                                                                                                         |                9 |             33 |
|  clk_pll/inst/clk_out1                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                     |                                                                                                                                                                         |               10 |             33 |
|  clk_pll/inst/clk_out1                 | axi_1x3_mux/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_axi_rready[1]                                                     |                                                                                                                                                                         |               14 |             33 |
|  clk_pll/inst/clk_out1                 | confreg/write_led_rg1                                                                                                                               | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               13 |             34 |
|  clk_pll/inst/clk_out1                 | confreg/write_led_rg0                                                                                                                               | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               17 |             34 |
|  clk_pll/inst/clk_out1                 |                                                                                                                                                     | axi_1x3_mux/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                           |               19 |             44 |
|  clk_pll/inst/clk_out1                 | confreg/write_led                                                                                                                                   | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               32 |             48 |
|  clk_pll/inst/clk_out1                 |                                                                                                                                                     |                                                                                                                                                                         |               36 |             64 |
|  n_1_1771_BUFG                         |                                                                                                                                                     |                                                                                                                                                                         |               33 |             64 |
|  clk_pll/inst/clk_out1                 | mips_top0/div0/id_inst_reg[0]                                                                                                                       | mips_top0/ex_mem0/hilo_o_reg[0]_0[0]                                                                                                                                    |               26 |             64 |
|  clk_pll/inst/clk_out1                 | mips_top0/mem_wb0/wb_whilo_i                                                                                                                        | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               29 |             64 |
|  clk_pll/inst/clk_out1                 | mips_top0/ex_mem0/ben_reg[2][0]                                                                                                                     | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               16 |             65 |
|  clk_pll/inst/clk_out1                 | mips_top0/div0/result_o[63]_i_1_n_11                                                                                                                | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               16 |             65 |
|  clk_pll/inst/clk_out1                 |                                                                                                                                                     | mips_top0/ex_mem0/hilo_o_reg[0]_0[0]                                                                                                                                    |               14 |             66 |
|  n_0_4578_BUFG                         |                                                                                                                                                     | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               34 |             66 |
|  clk_pll/inst/clk_out1                 | mips_top0/ex_mem0/wr_reg[0]                                                                                                                         | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               15 |             69 |
|  clk_pll/inst/clk_out1                 | mips_top0/mem_wb0/p_0_in1_out                                                                                                                       |                                                                                                                                                                         |               12 |             96 |
|  clk_pll/inst/clk_out1                 | mips_top0/ex_mem0/wb_LLbit_value_reg_0[0]                                                                                                           | mips_top0/ex_mem0/SR[0]                                                                                                                                                 |               49 |            143 |
|  clk_pll/inst/clk_out1                 |                                                                                                                                                     | mips_top0/cp0_reg0/SR[0]                                                                                                                                                |               47 |            147 |
|  clk_pll/inst/clk_out1                 | mips_top0/div0/id_inst_reg[0]                                                                                                                       | mips_top0/div0/ex_link_address_reg[0]                                                                                                                                   |               47 |            169 |
|  clk_pll/inst/clk_out1                 | mips_top0/data_ahb_bus_if/mem_cp0_reg_data_reg[0][0]                                                                                                | mips_top0/ex_mem0/mem_excepttype[13]_i_1_n_11                                                                                                                           |               96 |            252 |
+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     8 |
| 2      |                    11 |
| 3      |                     6 |
| 4      |                    18 |
| 5      |                     5 |
| 7      |                     1 |
| 8      |                     8 |
| 13     |                     2 |
| 14     |                     1 |
| 16+    |                    70 |
+--------+-----------------------+


