// Seed: 1757837474
module module_0 (
    id_1
);
  output tri0 id_1;
  assign id_1 = -1'd0;
endmodule
module module_1 #(
    parameter id_10 = 32'd97,
    parameter id_15 = 32'd99
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  output tri id_17;
  inout wire id_16;
  input wire _id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire _id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout uwire id_2;
  output wire id_1;
  wire id_22;
  ;
  logic [id_10 : -1] id_23 = id_5;
  localparam id_24 = -1'b0;
  logic [-1 : id_15] id_25;
  assign id_17 = 1;
  wire  id_26;
  logic id_27;
  assign id_2 = -1;
  always_latch disable id_28;
  module_0 modCall_1 (id_22);
  assign modCall_1.id_1 = 0;
  wire id_29, id_30, id_31, id_32, id_33, id_34, id_35, id_36, id_37, id_38;
endmodule
