{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696115610695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696115610695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 30 17:13:30 2023 " "Processing started: Sat Sep 30 17:13:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696115610695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115610695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPWM_60 -c SPWM_60 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPWM_60 -c SPWM_60" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115610695 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696115611255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696115611255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem1.v 1 1 " "Found 1 design units, including 1 entities, in source file mem1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem1 " "Found entity 1: mem1" {  } { { "mem1.v" "" { Text "C:/Users/rraul/Documents/SPWM/mem1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115633340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115633340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2.v 1 1 " "Found 1 design units, including 1 entities, in source file mem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem2 " "Found entity 1: mem2" {  } { { "mem2.v" "" { Text "C:/Users/rraul/Documents/SPWM/mem2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115633506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115633506 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contador1.v(25) " "Verilog HDL information at contador1.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "contador1.v" "" { Text "C:/Users/rraul/Documents/SPWM/contador1.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696115633508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador1.v 1 1 " "Found 1 design units, including 1 entities, in source file contador1.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador1 " "Found entity 1: contador1" {  } { { "contador1.v" "" { Text "C:/Users/rraul/Documents/SPWM/contador1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115633509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115633509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal.v 1 1 " "Found 1 design units, including 1 entities, in source file signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal " "Found entity 1: signal" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115633512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115633512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.v" "" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115633515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115633515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.v 1 1 " "Found 1 design units, including 1 entities, in source file incrementador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Incrementador " "Found entity 1: Incrementador" {  } { { "Incrementador.v" "" { Text "C:/Users/rraul/Documents/SPWM/Incrementador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115633656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115633656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrementador.v 1 1 " "Found 1 design units, including 1 entities, in source file decrementador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decrementador " "Found entity 1: Decrementador" {  } { { "Decrementador.v" "" { Text "C:/Users/rraul/Documents/SPWM/Decrementador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115633823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115633823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.v 1 1 " "Found 1 design units, including 1 entities, in source file division.v" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.v" "" { Text "C:/Users/rraul/Documents/SPWM/division.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115634038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115634038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacion.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicacion.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicacion " "Found entity 1: multiplicacion" {  } { { "multiplicacion.v" "" { Text "C:/Users/rraul/Documents/SPWM/multiplicacion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115634041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115634041 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividendo TopLevel.v(69) " "Verilog HDL Implicit Net warning at TopLevel.v(69): created implicit net for \"dividendo\"" {  } { { "TopLevel.v" "" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115634041 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "divisor TopLevel.v(70) " "Verilog HDL Implicit Net warning at TopLevel.v(70): created implicit net for \"divisor\"" {  } { { "TopLevel.v" "" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115634041 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resultado TopLevel.v(71) " "Verilog HDL Implicit Net warning at TopLevel.v(71): created implicit net for \"resultado\"" {  } { { "TopLevel.v" "" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115634041 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "res_inc TopLevel.v(75) " "Verilog HDL Implicit Net warning at TopLevel.v(75): created implicit net for \"res_inc\"" {  } { { "TopLevel.v" "" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115634041 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "res_dec TopLevel.v(76) " "Verilog HDL Implicit Net warning at TopLevel.v(76): created implicit net for \"res_dec\"" {  } { { "TopLevel.v" "" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115634041 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696115638260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal signal:inst_signal " "Elaborating entity \"signal\" for hierarchy \"signal:inst_signal\"" {  } { { "TopLevel.v" "inst_signal" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115638373 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 signal.v(29) " "Verilog HDL assignment warning at signal.v(29): truncated value with size 32 to match size of target (10)" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696115638373 "|TopLevel|signal:inst_signal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "conteo signal.v(34) " "Verilog HDL Always Construct warning at signal.v(34): inferring latch(es) for variable \"conteo\", which holds its previous value in one or more paths through the always construct" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696115638374 "|TopLevel|signal:inst_signal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bits_maximo signal.v(15) " "Output port \"bits_maximo\" at signal.v(15) has no driver" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696115638376 "|TopLevel|signal:inst_signal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "modo_signal signal.v(11) " "Output port \"modo_signal\" at signal.v(11) has no driver" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696115638376 "|TopLevel|signal:inst_signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conteo\[0\] signal.v(34) " "Inferred latch for \"conteo\[0\]\" at signal.v(34)" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115638376 "|TopLevel|signal:inst_signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conteo\[1\] signal.v(34) " "Inferred latch for \"conteo\[1\]\" at signal.v(34)" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115638376 "|TopLevel|signal:inst_signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conteo\[2\] signal.v(34) " "Inferred latch for \"conteo\[2\]\" at signal.v(34)" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115638376 "|TopLevel|signal:inst_signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conteo\[3\] signal.v(34) " "Inferred latch for \"conteo\[3\]\" at signal.v(34)" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115638376 "|TopLevel|signal:inst_signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conteo\[4\] signal.v(34) " "Inferred latch for \"conteo\[4\]\" at signal.v(34)" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115638376 "|TopLevel|signal:inst_signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conteo\[5\] signal.v(34) " "Inferred latch for \"conteo\[5\]\" at signal.v(34)" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115638377 "|TopLevel|signal:inst_signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conteo\[6\] signal.v(34) " "Inferred latch for \"conteo\[6\]\" at signal.v(34)" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115638377 "|TopLevel|signal:inst_signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conteo\[7\] signal.v(34) " "Inferred latch for \"conteo\[7\]\" at signal.v(34)" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115638377 "|TopLevel|signal:inst_signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conteo\[8\] signal.v(34) " "Inferred latch for \"conteo\[8\]\" at signal.v(34)" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115638377 "|TopLevel|signal:inst_signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conteo\[9\] signal.v(34) " "Inferred latch for \"conteo\[9\]\" at signal.v(34)" {  } { { "signal.v" "" { Text "C:/Users/rraul/Documents/SPWM/signal.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115638377 "|TopLevel|signal:inst_signal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem2 mem2:inst_mem2 " "Elaborating entity \"mem2\" for hierarchy \"mem2:inst_mem2\"" {  } { { "TopLevel.v" "inst_mem2" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115638388 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem2.data_a 0 mem2.v(9) " "Net \"mem2.data_a\" at mem2.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "mem2.v" "" { Text "C:/Users/rraul/Documents/SPWM/mem2.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1696115638666 "|TopLevel|mem2:inst_mem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem2.waddr_a 0 mem2.v(9) " "Net \"mem2.waddr_a\" at mem2.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "mem2.v" "" { Text "C:/Users/rraul/Documents/SPWM/mem2.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1696115638666 "|TopLevel|mem2:inst_mem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem2.we_a 0 mem2.v(9) " "Net \"mem2.we_a\" at mem2.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "mem2.v" "" { Text "C:/Users/rraul/Documents/SPWM/mem2.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1696115638666 "|TopLevel|mem2:inst_mem2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Incrementador Incrementador:inst_inc " "Elaborating entity \"Incrementador\" for hierarchy \"Incrementador:inst_inc\"" {  } { { "TopLevel.v" "inst_inc" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115638667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Incrementador.v(38) " "Verilog HDL assignment warning at Incrementador.v(38): truncated value with size 32 to match size of target (11)" {  } { { "Incrementador.v" "" { Text "C:/Users/rraul/Documents/SPWM/Incrementador.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696115638731 "|TopLevel|Incrementador:inst_inc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Incrementador.v(41) " "Verilog HDL assignment warning at Incrementador.v(41): truncated value with size 32 to match size of target (15)" {  } { { "Incrementador.v" "" { Text "C:/Users/rraul/Documents/SPWM/Incrementador.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696115638731 "|TopLevel|Incrementador:inst_inc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decrementador Decrementador:inst_dec " "Elaborating entity \"Decrementador\" for hierarchy \"Decrementador:inst_dec\"" {  } { { "TopLevel.v" "inst_dec" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115638731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Decrementador.v(37) " "Verilog HDL assignment warning at Decrementador.v(37): truncated value with size 32 to match size of target (11)" {  } { { "Decrementador.v" "" { Text "C:/Users/rraul/Documents/SPWM/Decrementador.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696115639501 "|TopLevel|Decrementador:inst_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Decrementador.v(40) " "Verilog HDL assignment warning at Decrementador.v(40): truncated value with size 32 to match size of target (14)" {  } { { "Decrementador.v" "" { Text "C:/Users/rraul/Documents/SPWM/Decrementador.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696115639501 "|TopLevel|Decrementador:inst_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Decrementador.v(41) " "Verilog HDL assignment warning at Decrementador.v(41): truncated value with size 32 to match size of target (15)" {  } { { "Decrementador.v" "" { Text "C:/Users/rraul/Documents/SPWM/Decrementador.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696115639501 "|TopLevel|Decrementador:inst_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador1 contador1:inst_contador1 " "Elaborating entity \"contador1\" for hierarchy \"contador1:inst_contador1\"" {  } { { "TopLevel.v" "inst_contador1" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115639502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 contador1.v(29) " "Verilog HDL assignment warning at contador1.v(29): truncated value with size 32 to match size of target (11)" {  } { { "contador1.v" "" { Text "C:/Users/rraul/Documents/SPWM/contador1.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696115639503 "|TopLevel|contador1:inst_contador1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 contador1.v(33) " "Verilog HDL assignment warning at contador1.v(33): truncated value with size 32 to match size of target (14)" {  } { { "contador1.v" "" { Text "C:/Users/rraul/Documents/SPWM/contador1.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696115639503 "|TopLevel|contador1:inst_contador1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 contador1.v(73) " "Verilog HDL assignment warning at contador1.v(73): truncated value with size 32 to match size of target (11)" {  } { { "contador1.v" "" { Text "C:/Users/rraul/Documents/SPWM/contador1.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696115639504 "|TopLevel|contador1:inst_contador1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 contador1.v(77) " "Verilog HDL assignment warning at contador1.v(77): truncated value with size 32 to match size of target (14)" {  } { { "contador1.v" "" { Text "C:/Users/rraul/Documents/SPWM/contador1.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696115639504 "|TopLevel|contador1:inst_contador1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "conteo_incrementos\[16\] " "Net \"conteo_incrementos\[16\]\" is missing source, defaulting to GND" {  } { { "TopLevel.v" "conteo_incrementos\[16\]" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1696115639636 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "conteo_incrementos\[15\] " "Net \"conteo_incrementos\[15\]\" is missing source, defaulting to GND" {  } { { "TopLevel.v" "conteo_incrementos\[15\]" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1696115639636 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "conteo_incrementos\[14\] " "Net \"conteo_incrementos\[14\]\" is missing source, defaulting to GND" {  } { { "TopLevel.v" "conteo_incrementos\[14\]" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1696115639636 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "conteo_decrementos\[16\] " "Net \"conteo_decrementos\[16\]\" is missing source, defaulting to GND" {  } { { "TopLevel.v" "conteo_decrementos\[16\]" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1696115639636 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "conteo_decrementos\[15\] " "Net \"conteo_decrementos\[15\]\" is missing source, defaulting to GND" {  } { { "TopLevel.v" "conteo_decrementos\[15\]" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1696115639636 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "conteo_decrementos\[14\] " "Net \"conteo_decrementos\[14\]\" is missing source, defaulting to GND" {  } { { "TopLevel.v" "conteo_decrementos\[14\]" { Text "C:/Users/rraul/Documents/SPWM/TopLevel.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1696115639636 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1696115639636 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem2:inst_mem2\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem2:inst_mem2\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696115640397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696115640397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696115640397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 15360 " "Parameter NUMWORDS_A set to 15360" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696115640397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696115640397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696115640397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696115640397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696115640397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696115640397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SPWM_60.ram0_mem2_392d20.hdl.mif " "Parameter INIT_FILE set to db/SPWM_60.ram0_mem2_392d20.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696115640397 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1696115640397 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1696115640397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem2:inst_mem2\|altsyncram:mem2_rtl_0 " "Elaborated megafunction instantiation \"mem2:inst_mem2\|altsyncram:mem2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115640777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem2:inst_mem2\|altsyncram:mem2_rtl_0 " "Instantiated megafunction \"mem2:inst_mem2\|altsyncram:mem2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696115640777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696115640777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696115640777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 15360 " "Parameter \"NUMWORDS_A\" = \"15360\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696115640777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696115640777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696115640777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696115640777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696115640777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696115640777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SPWM_60.ram0_mem2_392d20.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SPWM_60.ram0_mem2_392d20.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696115640777 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696115640777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ve61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ve61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ve61 " "Found entity 1: altsyncram_ve61" {  } { { "db/altsyncram_ve61.tdf" "" { Text "C:/Users/rraul/Documents/SPWM/db/altsyncram_ve61.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115640829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115640829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/Users/rraul/Documents/SPWM/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115640882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115640882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_cob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cob " "Found entity 1: mux_cob" {  } { { "db/mux_cob.tdf" "" { Text "C:/Users/rraul/Documents/SPWM/db/mux_cob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696115640926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115640926 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1696115641153 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696115641413 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rraul/Documents/SPWM/output_files/SPWM_60.map.smsg " "Generated suppressed messages file C:/Users/rraul/Documents/SPWM/output_files/SPWM_60.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115641882 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696115642234 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696115642234 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "322 " "Implemented 322 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696115642353 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696115642353 ""} { "Info" "ICUT_CUT_TM_LCELLS" "289 " "Implemented 289 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696115642353 ""} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Implemented 20 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1696115642353 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696115642353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696115642378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 30 17:14:02 2023 " "Processing ended: Sat Sep 30 17:14:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696115642378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696115642378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696115642378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696115642378 ""}
