
---------- Begin Simulation Statistics ----------
final_tick                                   64596500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 110006                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868320                       # Number of bytes of host memory used
host_op_rate                                   136868                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.26                       # Real time elapsed on the host
host_tick_rate                              250672246                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       28328                       # Number of instructions simulated
sim_ops                                         35267                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000065                       # Number of seconds simulated
sim_ticks                                    64596500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.334174                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    4462                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 6344                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1408                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              9100                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 58                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             339                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              281                       # Number of indirect misses.
system.cpu.branchPred.lookups                   12597                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1001                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     12402                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    12138                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               944                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       6653                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1231                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              47                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14788                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                28408                       # Number of instructions committed
system.cpu.commit.committedOps                  35347                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        52058                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.678993                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.677557                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        40852     78.47%     78.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3666      7.04%     85.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2117      4.07%     89.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1271      2.44%     92.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1775      3.41%     95.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          478      0.92%     96.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          380      0.73%     97.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          288      0.55%     97.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1231      2.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        52058                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  548                       # Number of function calls committed.
system.cpu.commit.int_insts                     31603                       # Number of committed integer instructions.
system.cpu.commit.loads                          4526                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            24100     68.18%     68.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              42      0.12%     68.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.01%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.07%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              28      0.08%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              28      0.08%     68.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             32      0.09%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4526     12.80%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6558     18.55%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             35347                       # Class of committed instruction
system.cpu.commit.refs                          11084                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       447                       # Number of committed Vector instructions.
system.cpu.committedInsts                       28328                       # Number of Instructions Simulated
system.cpu.committedOps                         35267                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.560647                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.560647                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 17143                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   496                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                 4669                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  55776                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    26213                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      9458                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    986                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1626                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   709                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       12597                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      7296                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         22611                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   887                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          53241                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            99                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2932                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.097505                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              30270                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               5521                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.412101                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              54509                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.180576                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.493955                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    42282     77.57%     77.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1075      1.97%     79.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1138      2.09%     81.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1031      1.89%     83.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     2300      4.22%     87.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      920      1.69%     89.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      702      1.29%     90.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      592      1.09%     91.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     4469      8.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                54509                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           74685                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1074                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     8121                       # Number of branches executed
system.cpu.iew.exec_nop                           155                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.349683                       # Inst execution rate
system.cpu.iew.exec_refs                        14212                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       7628                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2008                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  6900                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 67                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               209                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 8718                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               50216                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  6584                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1313                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 45177                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   720                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    986                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   725                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            95                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              100                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          121                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2374                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2160                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          938                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            136                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     40550                       # num instructions consuming a value
system.cpu.iew.wb_count                         43519                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.531566                       # average fanout of values written-back
system.cpu.iew.wb_producers                     21555                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.336850                       # insts written-back per cycle
system.cpu.iew.wb_sent                          44243                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    51000                       # number of integer regfile reads
system.cpu.int_regfile_writes                   30111                       # number of integer regfile writes
system.cpu.ipc                               0.219267                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.219267                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                25      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 31418     67.58%     67.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   45      0.10%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   30      0.06%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   32      0.07%     67.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   34      0.07%     67.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  37      0.08%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6865     14.77%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                8002     17.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  46490                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         629                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013530                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     220     34.98%     34.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     34.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     34.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     34.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     34.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     34.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     34.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     34.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     34.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     34.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     34.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     34.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     34.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.16%     35.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.32%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     35.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    178     28.30%     63.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   228     36.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  46319                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             146737                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        42926                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             63376                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      49994                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     46490                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  67                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           14793                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               272                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             20                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         9756                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         54509                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.852887                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.688637                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               39479     72.43%     72.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3738      6.86%     79.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3117      5.72%     85.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2286      4.19%     89.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2746      5.04%     94.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1393      2.56%     96.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 937      1.72%     98.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 415      0.76%     99.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 398      0.73%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           54509                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.359846                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    775                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1653                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          593                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1493                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                18                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               32                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 6900                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8718                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   35106                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     81                       # number of misc regfile writes
system.cpu.numCycles                           129194                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3049                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 34401                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     62                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    27133                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    189                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    18                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 79485                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  53158                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               50827                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      9198                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   4852                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    986                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5437                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    16426                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            59924                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           8706                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                302                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3938                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             69                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1097                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       100546                       # The number of ROB reads
system.cpu.rob.rob_writes                      102732                       # The number of ROB writes
system.cpu.timesIdled                             877                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      649                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     155                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1337                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1152                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2898                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1030                       # Transaction distribution
system.membus.trans_dist::ReadExReq               244                       # Transaction distribution
system.membus.trans_dist::ReadExResp              244                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1030                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            63                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        81536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   81536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1337                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1337    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1337                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1645000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6753500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     64596500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1438                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1125                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              244                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             244                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1254                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          185                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           63                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           63                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  4643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       152192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        28608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 180800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1746                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000573                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023932                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1745     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1746                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2592000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            675000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1879500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     64596500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  402                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    6                       # number of demand (read+write) hits
system.l2.demand_hits::total                      408                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 402                       # number of overall hits
system.l2.overall_hits::.cpu.data                   6                       # number of overall hits
system.l2.overall_hits::total                     408                       # number of overall hits
system.l2.demand_misses::.cpu.inst                852                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                423                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1275                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               852                       # number of overall misses
system.l2.overall_misses::.cpu.data               423                       # number of overall misses
system.l2.overall_misses::total                  1275                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     67043000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     35936000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        102979000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67043000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     35936000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       102979000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1254                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              429                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1683                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1254                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             429                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1683                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.679426                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.986014                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.757576                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.679426                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.986014                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.757576                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78688.967136                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84955.082742                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80767.843137                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78688.967136                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84955.082742                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80767.843137                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1275                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1275                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     58533000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     31706000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     90239000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58533000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     31706000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     90239000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.679426                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.986014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.757576                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.679426                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.986014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.757576                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68700.704225                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74955.082742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70775.686275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68700.704225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74955.082742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70775.686275                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           18                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               18                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           18                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           18                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1124                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1124                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1124                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1124                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             244                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 244                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     20232000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      20232000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82918.032787                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82918.032787                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          244                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            244                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     17792000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     17792000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72918.032787                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72918.032787                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            402                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                402                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          852                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              852                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67043000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67043000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1254                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1254                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.679426                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.679426                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78688.967136                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78688.967136                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          852                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          852                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58533000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58533000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.679426                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.679426                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68700.704225                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68700.704225                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     15704000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15704000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.967568                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.967568                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87731.843575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87731.843575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          179                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          179                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     13914000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     13914000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.967568                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.967568                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77731.843575                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77731.843575                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           63                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              63                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           63                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            63                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           63                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           63                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1195000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1195000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18968.253968                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18968.253968                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     64596500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   691.846750                       # Cycle average of tags in use
system.l2.tags.total_refs                        2833                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1276                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.220219                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.782426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       429.074964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       261.989360                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.007995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.021113                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1276                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1151                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.038940                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     24452                       # Number of tag accesses
system.l2.tags.data_accesses                    24452                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     64596500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          54464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          27072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              81536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54464                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1274                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         843141656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         419093914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1262235570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    843141656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        843141656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        843141656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        419093914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1262235570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000577500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2507                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1274                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1274                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     13876500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                37764000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10892.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29642.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      979                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1274                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    277.702422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.559389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.920191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          103     35.64%     35.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           81     28.03%     63.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           28      9.69%     73.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           20      6.92%     80.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      4.15%     84.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      4.84%     89.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      2.77%     92.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.73%     93.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18      6.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          289                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  81536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   81536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1262.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1262.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      64485000                       # Total gap between requests
system.mem_ctrls.avgGap                      50616.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        27072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 843141656.281687140465                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 419093913.756937325001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          851                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          423                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23502000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     14262000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27616.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33716.31                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    76.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               506940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               269445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2399040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         25203120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          3581760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           36877425                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        570.888903                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      9062750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     53453750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1599360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               827310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6697320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         29350440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy            89280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           43480830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        673.114333                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE        11500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     62505000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     64596500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         5743                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5743                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5743                       # number of overall hits
system.cpu.icache.overall_hits::total            5743                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1553                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1553                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1553                       # number of overall misses
system.cpu.icache.overall_misses::total          1553                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     89511998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89511998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     89511998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89511998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         7296                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         7296                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         7296                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         7296                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.212856                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.212856                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.212856                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.212856                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57638.118480                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57638.118480                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57638.118480                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57638.118480                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          859                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    71.583333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1125                       # number of writebacks
system.cpu.icache.writebacks::total              1125                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          299                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          299                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          299                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          299                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1254                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1254                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1254                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1254                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     73251499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73251499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     73251499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73251499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.171875                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.171875                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.171875                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.171875                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58414.273525                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58414.273525                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58414.273525                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58414.273525                       # average overall mshr miss latency
system.cpu.icache.replacements                   1125                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5743                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5743                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1553                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1553                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     89511998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89511998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         7296                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         7296                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.212856                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.212856                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57638.118480                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57638.118480                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          299                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          299                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1254                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1254                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     73251499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73251499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.171875                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.171875                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58414.273525                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58414.273525                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     64596500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           117.482077                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6996                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1253                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.583400                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   117.482077                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.917829                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.917829                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             15845                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            15845                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     64596500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     64596500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     64596500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     64596500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     64596500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10188                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10188                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10203                       # number of overall hits
system.cpu.dcache.overall_hits::total           10203                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2403                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2403                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2407                       # number of overall misses
system.cpu.dcache.overall_misses::total          2407                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    148097924                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    148097924                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    148097924                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    148097924                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        12591                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        12591                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        12610                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        12610                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.190851                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.190851                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.190880                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.190880                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61630.430295                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61630.430295                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61528.011633                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61528.011633                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4015                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               116                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.612069                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           18                       # number of writebacks
system.cpu.dcache.writebacks::total                18                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1916                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1916                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1916                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1916                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          487                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          487                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          491                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          491                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     38150958                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     38150958                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     38509458                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     38509458                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.038678                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038678                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.038937                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038937                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78338.722793                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78338.722793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78430.668024                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78430.668024                       # average overall mshr miss latency
system.cpu.dcache.replacements                     27                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         5609                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5609                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     30836000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30836000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         6047                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         6047                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.072433                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072433                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70401.826484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70401.826484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          258                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          258                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          180                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          180                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15604000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15604000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029767                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029767                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 86688.888889                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86688.888889                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4579                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4579                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1905                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1905                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    115354958                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    115354958                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         6484                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6484                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.293800                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.293800                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60553.783727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60553.783727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1658                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1658                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          247                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          247                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20699992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20699992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038094                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038094                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83805.635628                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83805.635628                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           15                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            15                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           19                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           19                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.210526                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.210526                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       358500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       358500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.210526                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.210526                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        89625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        89625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           60                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           60                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1906966                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1906966                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           60                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           60                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31782.766667                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31782.766667                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           60                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           60                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1846966                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1846966                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30782.766667                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30782.766667                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           28                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.034483                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.034483                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.034483                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.034483                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     64596500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           294.644805                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               10743                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               492                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.835366                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   294.644805                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.287739                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.287739                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          448                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.454102                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             25810                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            25810                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     64596500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     64596500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
