Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date         : Sat Jan 11 18:26:42 2020
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.587        0.000                      0                  343        0.081        0.000                      0                  343       40.416        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk12  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk12              79.587        0.000                      0                  343        0.081        0.000                      0                  343       40.416        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk12
  To Clock:  clk12

Setup :            0  Failing Endpoints,  Worst Slack       79.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.587ns  (required time - arrival time)
  Source:                 __main___level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            memdat_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.730ns (22.058%)  route 2.579ns (77.942%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.201 - 83.333 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.619     5.163    sys_clk
    SLICE_X7Y87          FDRE                                         r  __main___level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  __main___level0_reg[4]/Q
                         net (fo=5, routed)           0.829     6.448    __main___level0_reg[4]
    SLICE_X7Y86          LUT5 (Prop_lut5_I0_O)        0.124     6.572 r  memdat_1[7]_i_2/O
                         net (fo=3, routed)           0.818     7.390    memdat_1[7]_i_2_n_0
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.150     7.540 r  memdat_1[7]_i_1/O
                         net (fo=13, routed)          0.932     8.472    __main___rdport_re
    SLICE_X6Y88          FDRE                                         r  memdat_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    88.201    sys_clk
    SLICE_X6Y88          FDRE                                         r  memdat_1_reg[0]/C
                         clock pessimism              0.270    88.472    
                         clock uncertainty           -0.035    88.436    
    SLICE_X6Y88          FDRE (Setup_fdre_C_CE)      -0.377    88.059    memdat_1_reg[0]
  -------------------------------------------------------------------
                         required time                         88.059    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                 79.587    

Slack (MET) :             79.587ns  (required time - arrival time)
  Source:                 __main___level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            memdat_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.730ns (22.058%)  route 2.579ns (77.942%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.201 - 83.333 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.619     5.163    sys_clk
    SLICE_X7Y87          FDRE                                         r  __main___level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  __main___level0_reg[4]/Q
                         net (fo=5, routed)           0.829     6.448    __main___level0_reg[4]
    SLICE_X7Y86          LUT5 (Prop_lut5_I0_O)        0.124     6.572 r  memdat_1[7]_i_2/O
                         net (fo=3, routed)           0.818     7.390    memdat_1[7]_i_2_n_0
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.150     7.540 r  memdat_1[7]_i_1/O
                         net (fo=13, routed)          0.932     8.472    __main___rdport_re
    SLICE_X6Y88          FDRE                                         r  memdat_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    88.201    sys_clk
    SLICE_X6Y88          FDRE                                         r  memdat_1_reg[1]/C
                         clock pessimism              0.270    88.472    
                         clock uncertainty           -0.035    88.436    
    SLICE_X6Y88          FDRE (Setup_fdre_C_CE)      -0.377    88.059    memdat_1_reg[1]
  -------------------------------------------------------------------
                         required time                         88.059    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                 79.587    

Slack (MET) :             79.587ns  (required time - arrival time)
  Source:                 __main___level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            memdat_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.730ns (22.058%)  route 2.579ns (77.942%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.201 - 83.333 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.619     5.163    sys_clk
    SLICE_X7Y87          FDRE                                         r  __main___level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  __main___level0_reg[4]/Q
                         net (fo=5, routed)           0.829     6.448    __main___level0_reg[4]
    SLICE_X7Y86          LUT5 (Prop_lut5_I0_O)        0.124     6.572 r  memdat_1[7]_i_2/O
                         net (fo=3, routed)           0.818     7.390    memdat_1[7]_i_2_n_0
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.150     7.540 r  memdat_1[7]_i_1/O
                         net (fo=13, routed)          0.932     8.472    __main___rdport_re
    SLICE_X6Y88          FDRE                                         r  memdat_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    88.201    sys_clk
    SLICE_X6Y88          FDRE                                         r  memdat_1_reg[2]/C
                         clock pessimism              0.270    88.472    
                         clock uncertainty           -0.035    88.436    
    SLICE_X6Y88          FDRE (Setup_fdre_C_CE)      -0.377    88.059    memdat_1_reg[2]
  -------------------------------------------------------------------
                         required time                         88.059    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                 79.587    

Slack (MET) :             79.587ns  (required time - arrival time)
  Source:                 __main___level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            memdat_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.730ns (22.058%)  route 2.579ns (77.942%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.201 - 83.333 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.619     5.163    sys_clk
    SLICE_X7Y87          FDRE                                         r  __main___level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  __main___level0_reg[4]/Q
                         net (fo=5, routed)           0.829     6.448    __main___level0_reg[4]
    SLICE_X7Y86          LUT5 (Prop_lut5_I0_O)        0.124     6.572 r  memdat_1[7]_i_2/O
                         net (fo=3, routed)           0.818     7.390    memdat_1[7]_i_2_n_0
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.150     7.540 r  memdat_1[7]_i_1/O
                         net (fo=13, routed)          0.932     8.472    __main___rdport_re
    SLICE_X6Y88          FDRE                                         r  memdat_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    88.201    sys_clk
    SLICE_X6Y88          FDRE                                         r  memdat_1_reg[3]/C
                         clock pessimism              0.270    88.472    
                         clock uncertainty           -0.035    88.436    
    SLICE_X6Y88          FDRE (Setup_fdre_C_CE)      -0.377    88.059    memdat_1_reg[3]
  -------------------------------------------------------------------
                         required time                         88.059    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                 79.587    

Slack (MET) :             79.587ns  (required time - arrival time)
  Source:                 __main___level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            memdat_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.730ns (22.058%)  route 2.579ns (77.942%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.201 - 83.333 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.619     5.163    sys_clk
    SLICE_X7Y87          FDRE                                         r  __main___level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  __main___level0_reg[4]/Q
                         net (fo=5, routed)           0.829     6.448    __main___level0_reg[4]
    SLICE_X7Y86          LUT5 (Prop_lut5_I0_O)        0.124     6.572 r  memdat_1[7]_i_2/O
                         net (fo=3, routed)           0.818     7.390    memdat_1[7]_i_2_n_0
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.150     7.540 r  memdat_1[7]_i_1/O
                         net (fo=13, routed)          0.932     8.472    __main___rdport_re
    SLICE_X6Y88          FDRE                                         r  memdat_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    88.201    sys_clk
    SLICE_X6Y88          FDRE                                         r  memdat_1_reg[4]/C
                         clock pessimism              0.270    88.472    
                         clock uncertainty           -0.035    88.436    
    SLICE_X6Y88          FDRE (Setup_fdre_C_CE)      -0.377    88.059    memdat_1_reg[4]
  -------------------------------------------------------------------
                         required time                         88.059    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                 79.587    

Slack (MET) :             79.587ns  (required time - arrival time)
  Source:                 __main___level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            memdat_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.730ns (22.058%)  route 2.579ns (77.942%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.201 - 83.333 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.619     5.163    sys_clk
    SLICE_X7Y87          FDRE                                         r  __main___level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  __main___level0_reg[4]/Q
                         net (fo=5, routed)           0.829     6.448    __main___level0_reg[4]
    SLICE_X7Y86          LUT5 (Prop_lut5_I0_O)        0.124     6.572 r  memdat_1[7]_i_2/O
                         net (fo=3, routed)           0.818     7.390    memdat_1[7]_i_2_n_0
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.150     7.540 r  memdat_1[7]_i_1/O
                         net (fo=13, routed)          0.932     8.472    __main___rdport_re
    SLICE_X6Y88          FDRE                                         r  memdat_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    88.201    sys_clk
    SLICE_X6Y88          FDRE                                         r  memdat_1_reg[5]/C
                         clock pessimism              0.270    88.472    
                         clock uncertainty           -0.035    88.436    
    SLICE_X6Y88          FDRE (Setup_fdre_C_CE)      -0.377    88.059    memdat_1_reg[5]
  -------------------------------------------------------------------
                         required time                         88.059    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                 79.587    

Slack (MET) :             79.620ns  (required time - arrival time)
  Source:                 __main___transmitter_tx_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___transmitter_tx_latch_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.856ns (26.098%)  route 2.424ns (73.902%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.201 - 83.333 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.617     5.161    sys_clk
    SLICE_X1Y82          FDRE                                         r  __main___transmitter_tx_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.617 f  __main___transmitter_tx_counter_reg[6]/Q
                         net (fo=5, routed)           0.704     6.321    __main___transmitter_tx_counter_reg_n_0_[6]
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.124     6.445 f  __main___transmitter_tx_counter[4]_i_2/O
                         net (fo=5, routed)           0.461     6.906    __main___transmitter_tx_counter[4]_i_2_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.030 r  FSM_sequential_platform_tx_state[1]_i_2/O
                         net (fo=13, routed)          0.775     7.805    FSM_sequential_platform_tx_state[1]_i_2_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I0_O)        0.152     7.957 r  __main___transmitter_tx_latch[4]_i_1/O
                         net (fo=5, routed)           0.484     8.441    __main___transmitter_tx_latch_transmitter10b_t_next_value_ce0
    SLICE_X2Y85          FDRE                                         r  __main___transmitter_tx_latch_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    88.201    sys_clk
    SLICE_X2Y85          FDRE                                         r  __main___transmitter_tx_latch_reg[2]/C
                         clock pessimism              0.271    88.473    
                         clock uncertainty           -0.035    88.437    
    SLICE_X2Y85          FDRE (Setup_fdre_C_CE)      -0.377    88.060    __main___transmitter_tx_latch_reg[2]
  -------------------------------------------------------------------
                         required time                         88.060    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                 79.620    

Slack (MET) :             79.620ns  (required time - arrival time)
  Source:                 __main___transmitter_tx_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___transmitter_tx_latch_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.856ns (26.098%)  route 2.424ns (73.902%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.201 - 83.333 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.617     5.161    sys_clk
    SLICE_X1Y82          FDRE                                         r  __main___transmitter_tx_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.617 f  __main___transmitter_tx_counter_reg[6]/Q
                         net (fo=5, routed)           0.704     6.321    __main___transmitter_tx_counter_reg_n_0_[6]
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.124     6.445 f  __main___transmitter_tx_counter[4]_i_2/O
                         net (fo=5, routed)           0.461     6.906    __main___transmitter_tx_counter[4]_i_2_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.030 r  FSM_sequential_platform_tx_state[1]_i_2/O
                         net (fo=13, routed)          0.775     7.805    FSM_sequential_platform_tx_state[1]_i_2_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I0_O)        0.152     7.957 r  __main___transmitter_tx_latch[4]_i_1/O
                         net (fo=5, routed)           0.484     8.441    __main___transmitter_tx_latch_transmitter10b_t_next_value_ce0
    SLICE_X2Y85          FDRE                                         r  __main___transmitter_tx_latch_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    88.201    sys_clk
    SLICE_X2Y85          FDRE                                         r  __main___transmitter_tx_latch_reg[3]/C
                         clock pessimism              0.271    88.473    
                         clock uncertainty           -0.035    88.437    
    SLICE_X2Y85          FDRE (Setup_fdre_C_CE)      -0.377    88.060    __main___transmitter_tx_latch_reg[3]
  -------------------------------------------------------------------
                         required time                         88.060    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                 79.620    

Slack (MET) :             79.620ns  (required time - arrival time)
  Source:                 __main___transmitter_tx_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___transmitter_tx_latch_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.856ns (26.098%)  route 2.424ns (73.902%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.201 - 83.333 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.617     5.161    sys_clk
    SLICE_X1Y82          FDRE                                         r  __main___transmitter_tx_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.617 f  __main___transmitter_tx_counter_reg[6]/Q
                         net (fo=5, routed)           0.704     6.321    __main___transmitter_tx_counter_reg_n_0_[6]
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.124     6.445 f  __main___transmitter_tx_counter[4]_i_2/O
                         net (fo=5, routed)           0.461     6.906    __main___transmitter_tx_counter[4]_i_2_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.030 r  FSM_sequential_platform_tx_state[1]_i_2/O
                         net (fo=13, routed)          0.775     7.805    FSM_sequential_platform_tx_state[1]_i_2_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I0_O)        0.152     7.957 r  __main___transmitter_tx_latch[4]_i_1/O
                         net (fo=5, routed)           0.484     8.441    __main___transmitter_tx_latch_transmitter10b_t_next_value_ce0
    SLICE_X2Y85          FDRE                                         r  __main___transmitter_tx_latch_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    88.201    sys_clk
    SLICE_X2Y85          FDRE                                         r  __main___transmitter_tx_latch_reg[4]/C
                         clock pessimism              0.271    88.473    
                         clock uncertainty           -0.035    88.437    
    SLICE_X2Y85          FDRE (Setup_fdre_C_CE)      -0.377    88.060    __main___transmitter_tx_latch_reg[4]
  -------------------------------------------------------------------
                         required time                         88.060    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                 79.620    

Slack (MET) :             79.717ns  (required time - arrival time)
  Source:                 __main___transmitter_tx_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___transmitter_tx_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.856ns (27.200%)  route 2.291ns (72.800%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.201 - 83.333 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.617     5.161    sys_clk
    SLICE_X1Y82          FDRE                                         r  __main___transmitter_tx_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.617 f  __main___transmitter_tx_counter_reg[6]/Q
                         net (fo=5, routed)           0.704     6.321    __main___transmitter_tx_counter_reg_n_0_[6]
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.124     6.445 f  __main___transmitter_tx_counter[4]_i_2/O
                         net (fo=5, routed)           0.461     6.906    __main___transmitter_tx_counter[4]_i_2_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I0_O)        0.124     7.030 r  FSM_sequential_platform_tx_state[1]_i_2/O
                         net (fo=13, routed)          0.775     7.805    FSM_sequential_platform_tx_state[1]_i_2_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I0_O)        0.152     7.957 r  __main___transmitter_tx_latch[4]_i_1/O
                         net (fo=5, routed)           0.351     8.308    __main___transmitter_tx_latch_transmitter10b_t_next_value_ce0
    SLICE_X1Y85          FDRE                                         r  __main___transmitter_tx_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    88.201    sys_clk
    SLICE_X1Y85          FDRE                                         r  __main___transmitter_tx_latch_reg[0]/C
                         clock pessimism              0.271    88.473    
                         clock uncertainty           -0.035    88.437    
    SLICE_X1Y85          FDRE (Setup_fdre_C_CE)      -0.413    88.024    __main___transmitter_tx_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         88.024    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                 79.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 __main___o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.589     1.493    sys_clk
    SLICE_X4Y89          FDRE                                         r  __main___o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  __main___o_reg[0]/Q
                         net (fo=1, routed)           0.103     1.737    storage_reg_0_31_0_5/DIA0
    SLICE_X6Y88          RAMD32                                       r  storage_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.860     2.009    storage_reg_0_31_0_5/WCLK
    SLICE_X6Y88          RAMD32                                       r  storage_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X6Y88          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.656    storage_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 __main___produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.714%)  route 0.265ns (65.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.589     1.493    sys_clk
    SLICE_X7Y88          FDRE                                         r  __main___produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  __main___produce_reg[1]/Q
                         net (fo=20, routed)          0.265     1.899    storage_reg_0_31_0_5/ADDRD1
    SLICE_X6Y88          RAMD32                                       r  storage_reg_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.860     2.009    storage_reg_0_31_0_5/WCLK
    SLICE_X6Y88          RAMD32                                       r  storage_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.503     1.506    
    SLICE_X6Y88          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.815    storage_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 __main___produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.714%)  route 0.265ns (65.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.589     1.493    sys_clk
    SLICE_X7Y88          FDRE                                         r  __main___produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  __main___produce_reg[1]/Q
                         net (fo=20, routed)          0.265     1.899    storage_reg_0_31_0_5/ADDRD1
    SLICE_X6Y88          RAMD32                                       r  storage_reg_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.860     2.009    storage_reg_0_31_0_5/WCLK
    SLICE_X6Y88          RAMD32                                       r  storage_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.503     1.506    
    SLICE_X6Y88          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.815    storage_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 __main___produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.714%)  route 0.265ns (65.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.589     1.493    sys_clk
    SLICE_X7Y88          FDRE                                         r  __main___produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  __main___produce_reg[1]/Q
                         net (fo=20, routed)          0.265     1.899    storage_reg_0_31_0_5/ADDRD1
    SLICE_X6Y88          RAMD32                                       r  storage_reg_0_31_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.860     2.009    storage_reg_0_31_0_5/WCLK
    SLICE_X6Y88          RAMD32                                       r  storage_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.503     1.506    
    SLICE_X6Y88          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.815    storage_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 __main___produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.714%)  route 0.265ns (65.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.589     1.493    sys_clk
    SLICE_X7Y88          FDRE                                         r  __main___produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  __main___produce_reg[1]/Q
                         net (fo=20, routed)          0.265     1.899    storage_reg_0_31_0_5/ADDRD1
    SLICE_X6Y88          RAMD32                                       r  storage_reg_0_31_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.860     2.009    storage_reg_0_31_0_5/WCLK
    SLICE_X6Y88          RAMD32                                       r  storage_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.503     1.506    
    SLICE_X6Y88          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.815    storage_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 __main___produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.714%)  route 0.265ns (65.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.589     1.493    sys_clk
    SLICE_X7Y88          FDRE                                         r  __main___produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  __main___produce_reg[1]/Q
                         net (fo=20, routed)          0.265     1.899    storage_reg_0_31_0_5/ADDRD1
    SLICE_X6Y88          RAMD32                                       r  storage_reg_0_31_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.860     2.009    storage_reg_0_31_0_5/WCLK
    SLICE_X6Y88          RAMD32                                       r  storage_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.503     1.506    
    SLICE_X6Y88          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.815    storage_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 __main___produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.714%)  route 0.265ns (65.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.589     1.493    sys_clk
    SLICE_X7Y88          FDRE                                         r  __main___produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  __main___produce_reg[1]/Q
                         net (fo=20, routed)          0.265     1.899    storage_reg_0_31_0_5/ADDRD1
    SLICE_X6Y88          RAMD32                                       r  storage_reg_0_31_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.860     2.009    storage_reg_0_31_0_5/WCLK
    SLICE_X6Y88          RAMD32                                       r  storage_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.503     1.506    
    SLICE_X6Y88          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.815    storage_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 __main___produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.714%)  route 0.265ns (65.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.589     1.493    sys_clk
    SLICE_X7Y88          FDRE                                         r  __main___produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  __main___produce_reg[1]/Q
                         net (fo=20, routed)          0.265     1.899    storage_reg_0_31_0_5/ADDRD1
    SLICE_X6Y88          RAMS32                                       r  storage_reg_0_31_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.860     2.009    storage_reg_0_31_0_5/WCLK
    SLICE_X6Y88          RAMS32                                       r  storage_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.503     1.506    
    SLICE_X6Y88          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.815    storage_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 __main___produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.714%)  route 0.265ns (65.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.589     1.493    sys_clk
    SLICE_X7Y88          FDRE                                         r  __main___produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  __main___produce_reg[1]/Q
                         net (fo=20, routed)          0.265     1.899    storage_reg_0_31_0_5/ADDRD1
    SLICE_X6Y88          RAMS32                                       r  storage_reg_0_31_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.860     2.009    storage_reg_0_31_0_5/WCLK
    SLICE_X6Y88          RAMS32                                       r  storage_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.503     1.506    
    SLICE_X6Y88          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.815    storage_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 __main___produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.124%)  route 0.272ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.589     1.493    sys_clk
    SLICE_X7Y88          FDRE                                         r  __main___produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  __main___produce_reg[0]/Q
                         net (fo=21, routed)          0.272     1.906    storage_reg_0_31_0_5/ADDRD0
    SLICE_X6Y88          RAMD32                                       r  storage_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.860     2.009    storage_reg_0_31_0_5/WCLK
    SLICE_X6Y88          RAMD32                                       r  storage_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.503     1.506    
    SLICE_X6Y88          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.816    storage_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk12 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         83.333      81.178     BUFGCTRL_X0Y0  clk12_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X2Y87    FSM_sequential_platform_fsm_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X2Y87    FSM_sequential_platform_fsm_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X5Y86    FSM_sequential_platform_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X4Y86    FSM_sequential_platform_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X5Y87    FSM_sequential_platform_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X0Y85    FSM_sequential_platform_tx_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X0Y84    FSM_sequential_platform_tx_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X7Y89    __main___consume_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X7Y89    __main___consume_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X6Y87    storage_reg_0_31_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X6Y87    storage_reg_0_31_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X6Y87    storage_reg_0_31_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X6Y87    storage_reg_0_31_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X6Y87    storage_reg_0_31_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X6Y87    storage_reg_0_31_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         41.666      40.416     SLICE_X6Y87    storage_reg_0_31_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         41.666      40.416     SLICE_X6Y87    storage_reg_0_31_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X6Y88    storage_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X6Y88    storage_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X6Y88    storage_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X6Y88    storage_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X6Y88    storage_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X6Y88    storage_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X6Y88    storage_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X6Y88    storage_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         41.667      40.417     SLICE_X6Y88    storage_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         41.667      40.417     SLICE_X6Y88    storage_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X6Y88    storage_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X6Y88    storage_reg_0_31_0_5/RAMA_D1/CLK



