---
title: "[ğŸ‘Š] CXL 3.0 Introduction"
excerpt: "CXL ìŠ¤í„°ë””"

categories:
  - CXL
tags:
  - [ê³¼ì œ]

permalink: /categories10/cxl2/

use_math: true
toc: true
toc_sticky: true

date: 2023-05-15
last_modified_at: 2023-05-15
---

# CXL
 
Bandwidthê°€ í¬ë©´ accelerators, system memory, smartNICs, Leading-edge networkingë¶€ë¶„ì—ì„œ ì„±ëŠ¥ì´ ë†’ì•„ì§. 

CXL 3.0ì€ memory-centric fabric architecturesì´ì capabilitiesê°€ í–¥ìƒë¨. ì´ì— ë”°ë¼ scalabilityì™€ resource utilizationì´ ì¢‹ì•„ì§.

1. Fabric capabilities and management
2. Improved memory sharing and pooling
3. Enhanced coherency
4. Efficient peer-to-peer

ìœ¼ë¡œ ì„±ëŠ¥ì„ í¬ê²Œ ë‚˜ëˆŒ ìˆ˜ ìˆìŒ

---

CXL 3.0ì€ data rateë¥¼ 64G transfer per secondë¡œ 2ë°° ê°€ëŸ‰ ëŠ˜ë¦¼. ì¶”ê°€ì ì¸ latencyì™€ device typeì—†ì´ ì§€ì› ê°€ëŠ¥í•¨. 

CXL 3.0ì€ CXL 2.0ì™€ ë‹¤ë¥´ê²Œ dynamic capacity deviceì— ì§€ì›ê°€ëŠ¥í•¨. cascadeì™€ fanoutì—ì„œ multiple switch levelì´ ê°€ëŠ¥í•¨. 

CXL 3.0ì€ CXL fabric í˜•íƒœì—ì„œ ì§€ëŠ¥ì ì¸ ì—°ê²°ì´ ê°€ëŠ¥í•˜ê³  ì–´ë–¤ í˜•íƒœë¡œë“  ì‚¬ìš© ê°€ëŠ¥í•¨. 

<p align="center"><img src="../../assets/images/051501.png" width="500px" height="500px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

type 1, 2, 3ì„ ì–´ëŠ ê³³ì—ì„œë“  ì‚¬ìš© ê°€ëŠ¥í•¨. Dynamic, Flexible, Intelligentí•œ ê²ƒì´ í° íŠ¹ì§•ì„. 

ë˜í•œ CXL 3.0ì€ 2.0, 1.0 ë²„ì ¼ê³¼ í˜¸í™˜ì´ ì˜ ë§ìŒ. ì¦‰ ì—­í˜¸í™˜ì„±ì´ ì¢‹ìŒ. 
