
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <_vectors>:
 8000000:	20000400 	.word	0x20000400
 8000004:	08000239 	.word	0x08000239
 8000008:	0800023b 	.word	0x0800023b
 800000c:	0800023b 	.word	0x0800023b
 8000010:	0800023b 	.word	0x0800023b
 8000014:	0800023b 	.word	0x0800023b
 8000018:	0800023b 	.word	0x0800023b
 800001c:	0800023b 	.word	0x0800023b
 8000020:	0800023b 	.word	0x0800023b
 8000024:	0800023b 	.word	0x0800023b
 8000028:	0800023b 	.word	0x0800023b
 800002c:	080043e1 	.word	0x080043e1
 8000030:	0800023b 	.word	0x0800023b
 8000034:	0800023b 	.word	0x0800023b
 8000038:	0800023b 	.word	0x0800023b
 800003c:	0800023b 	.word	0x0800023b
 8000040:	0800023b 	.word	0x0800023b
 8000044:	0800023b 	.word	0x0800023b
 8000048:	0800023b 	.word	0x0800023b
 800004c:	0800023b 	.word	0x0800023b
 8000050:	0800023b 	.word	0x0800023b
 8000054:	0800023b 	.word	0x0800023b
 8000058:	0800023b 	.word	0x0800023b
 800005c:	0800023b 	.word	0x0800023b
 8000060:	0800023b 	.word	0x0800023b
 8000064:	0800023b 	.word	0x0800023b
 8000068:	0800023b 	.word	0x0800023b
 800006c:	08005d01 	.word	0x08005d01
 8000070:	08005ce1 	.word	0x08005ce1
 8000074:	08005cc1 	.word	0x08005cc1
 8000078:	08005ca1 	.word	0x08005ca1
 800007c:	08005c81 	.word	0x08005c81
 8000080:	08005c61 	.word	0x08005c61
 8000084:	08005c41 	.word	0x08005c41
 8000088:	0800023b 	.word	0x0800023b
 800008c:	0800023b 	.word	0x0800023b
 8000090:	0800023b 	.word	0x0800023b
 8000094:	0800023b 	.word	0x0800023b
 8000098:	0800023b 	.word	0x0800023b
 800009c:	0800023b 	.word	0x0800023b
 80000a0:	0800023b 	.word	0x0800023b
 80000a4:	08005941 	.word	0x08005941
 80000a8:	0800023b 	.word	0x0800023b
 80000ac:	08005961 	.word	0x08005961
 80000b0:	08005921 	.word	0x08005921
 80000b4:	08005971 	.word	0x08005971
 80000b8:	080058b1 	.word	0x080058b1
 80000bc:	08005b11 	.word	0x08005b11
 80000c0:	08005a31 	.word	0x08005a31
 80000c4:	0800023b 	.word	0x0800023b
 80000c8:	0800023b 	.word	0x0800023b
 80000cc:	0800023b 	.word	0x0800023b
 80000d0:	0800023b 	.word	0x0800023b
 80000d4:	0800023b 	.word	0x0800023b
 80000d8:	080056e1 	.word	0x080056e1
 80000dc:	0800023b 	.word	0x0800023b
 80000e0:	0800023b 	.word	0x0800023b
 80000e4:	0800023b 	.word	0x0800023b
 80000e8:	0800023b 	.word	0x0800023b
 80000ec:	0800023b 	.word	0x0800023b
 80000f0:	0800023b 	.word	0x0800023b
 80000f4:	0800023b 	.word	0x0800023b
 80000f8:	0800023b 	.word	0x0800023b
 80000fc:	0800023b 	.word	0x0800023b
 8000100:	0800023b 	.word	0x0800023b
 8000104:	0800023b 	.word	0x0800023b
 8000108:	0800023b 	.word	0x0800023b
 800010c:	0800023b 	.word	0x0800023b
 8000110:	0800023b 	.word	0x0800023b
 8000114:	0800023b 	.word	0x0800023b
 8000118:	0800023b 	.word	0x0800023b
 800011c:	0800023b 	.word	0x0800023b
 8000120:	0800023b 	.word	0x0800023b
 8000124:	0800023b 	.word	0x0800023b
 8000128:	0800023b 	.word	0x0800023b
 800012c:	0800023b 	.word	0x0800023b
 8000130:	0800023b 	.word	0x0800023b
 8000134:	0800023b 	.word	0x0800023b
 8000138:	0800023b 	.word	0x0800023b
 800013c:	0800023b 	.word	0x0800023b
 8000140:	0800023b 	.word	0x0800023b
 8000144:	0800023b 	.word	0x0800023b
 8000148:	0800023b 	.word	0x0800023b
 800014c:	0800023b 	.word	0x0800023b
 8000150:	0800023b 	.word	0x0800023b
 8000154:	0800023b 	.word	0x0800023b
 8000158:	0800023b 	.word	0x0800023b
 800015c:	0800023b 	.word	0x0800023b

Disassembly of section .text:

08000160 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 8000160:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 8000162:	4827      	ldr	r0, [pc, #156]	; (8000200 <endfiniloop+0x4>)
                msr     MSP, r0
 8000164:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 8000168:	4826      	ldr	r0, [pc, #152]	; (8000204 <endfiniloop+0x8>)
                msr     PSP, r0
 800016a:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                ldr     r0, =_vectors
 800016e:	4826      	ldr	r0, [pc, #152]	; (8000208 <endfiniloop+0xc>)
                movw    r1, #SCB_VTOR & 0xFFFF
 8000170:	f64e 5108 	movw	r1, #60680	; 0xed08
                movt    r1, #SCB_VTOR >> 16
 8000174:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
 8000178:	6008      	str	r0, [r1, #0]

                /* Enforcing FPCA bit in the CONTROL register.*/
                movs    r0, #CRT0_CONTROL_INIT | CONTROL_FPCA

#else
                movs    r0, #CRT0_CONTROL_INIT
 800017a:	2002      	movs	r0, #2
#endif

                /* CONTROL register initialization as configured.*/
                msr     CONTROL, r0
 800017c:	f380 8814 	msr	CONTROL, r0
                isb
 8000180:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __core_init
 8000184:	f005 fe14 	bl	8005db0 <__core_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000188:	f005 fa6a 	bl	8005660 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 800018c:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 8000190:	491e      	ldr	r1, [pc, #120]	; (800020c <endfiniloop+0x10>)
                ldr     r2, =__main_stack_end__
 8000192:	4a1b      	ldr	r2, [pc, #108]	; (8000200 <endfiniloop+0x4>)

08000194 <msloop>:
msloop:
                cmp     r1, r2
 8000194:	4291      	cmp	r1, r2
                itt     lo
 8000196:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000198:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     msloop
 800019c:	e7fa      	bcc.n	8000194 <msloop>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 800019e:	491c      	ldr	r1, [pc, #112]	; (8000210 <endfiniloop+0x14>)
                ldr     r2, =__process_stack_end__
 80001a0:	4a18      	ldr	r2, [pc, #96]	; (8000204 <endfiniloop+0x8>)

080001a2 <psloop>:
psloop:
                cmp     r1, r2
 80001a2:	4291      	cmp	r1, r2
                itt     lo
 80001a4:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 80001a6:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     psloop
 80001aa:	e7fa      	bcc.n	80001a2 <psloop>
#endif

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA size
                  is a multiple of 4 so the linker file must ensure this.*/
                ldr     r1, =__textdata_base__
 80001ac:	4919      	ldr	r1, [pc, #100]	; (8000214 <endfiniloop+0x18>)
                ldr     r2, =__data_base__
 80001ae:	4a1a      	ldr	r2, [pc, #104]	; (8000218 <endfiniloop+0x1c>)
                ldr     r3, =__data_end__
 80001b0:	4b1a      	ldr	r3, [pc, #104]	; (800021c <endfiniloop+0x20>)

080001b2 <dloop>:
dloop:
                cmp     r2, r3
 80001b2:	429a      	cmp	r2, r3
                ittt    lo
 80001b4:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 80001b6:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 80001ba:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     dloop
 80001be:	e7f8      	bcc.n	80001b2 <dloop>
#endif

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the DATA size
                  is a multiple of 4 so the linker file must ensure this.*/
                movs    r0, #0
 80001c0:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 80001c2:	4917      	ldr	r1, [pc, #92]	; (8000220 <endfiniloop+0x24>)
                ldr     r2, =__bss_end__
 80001c4:	4a17      	ldr	r2, [pc, #92]	; (8000224 <endfiniloop+0x28>)

080001c6 <bloop>:
bloop:
                cmp     r1, r2
 80001c6:	4291      	cmp	r1, r2
                itt     lo
 80001c8:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 80001ca:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     bloop
 80001ce:	e7fa      	bcc.n	80001c6 <bloop>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 80001d0:	f005 fda6 	bl	8005d20 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 80001d4:	f005 fde4 	bl	8005da0 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 80001d8:	4c13      	ldr	r4, [pc, #76]	; (8000228 <endfiniloop+0x2c>)
                ldr     r5, =__init_array_end__
 80001da:	4d14      	ldr	r5, [pc, #80]	; (800022c <endfiniloop+0x30>)

080001dc <initloop>:
initloop:
                cmp     r4, r5
 80001dc:	42ac      	cmp	r4, r5
                bge     endinitloop
 80001de:	da03      	bge.n	80001e8 <endinitloop>
                ldr     r1, [r4], #4
 80001e0:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 80001e4:	4788      	blx	r1
                b       initloop
 80001e6:	e7f9      	b.n	80001dc <initloop>

080001e8 <endinitloop>:
endinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 80001e8:	f004 fa32 	bl	8004650 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 80001ec:	4c10      	ldr	r4, [pc, #64]	; (8000230 <endfiniloop+0x34>)
                ldr     r5, =__fini_array_end__
 80001ee:	4d11      	ldr	r5, [pc, #68]	; (8000234 <endfiniloop+0x38>)

080001f0 <finiloop>:
finiloop:
                cmp     r4, r5
 80001f0:	42ac      	cmp	r4, r5
                bge     endfiniloop
 80001f2:	da03      	bge.n	80001fc <endfiniloop>
                ldr     r1, [r4], #4
 80001f4:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 80001f8:	4788      	blx	r1
                b       finiloop
 80001fa:	e7f9      	b.n	80001f0 <finiloop>

080001fc <endfiniloop>:
endfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 80001fc:	f005 bdc8 	b.w	8005d90 <__default_exit>
                ldr     r0, =__main_stack_end__
 8000200:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 8000204:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 8000208:	08000000 	.word	0x08000000
                ldr     r1, =__main_stack_base__
 800020c:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 8000210:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
 8000214:	08007554 	.word	0x08007554
                ldr     r2, =__data_base__
 8000218:	20000800 	.word	0x20000800
                ldr     r3, =__data_end__
 800021c:	20000d30 	.word	0x20000d30
                ldr     r1, =__bss_base__
 8000220:	20000d30 	.word	0x20000d30
                ldr     r2, =__bss_end__
 8000224:	200013c8 	.word	0x200013c8
                ldr     r4, =__init_array_base__
 8000228:	08000160 	.word	0x08000160
                ldr     r5, =__init_array_end__
 800022c:	08000160 	.word	0x08000160
                ldr     r4, =__fini_array_base__
 8000230:	08000160 	.word	0x08000160
                ldr     r5, =__fini_array_end__
 8000234:	08000160 	.word	0x08000160

08000238 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 8000238:	e792      	b.n	8000160 <_crt0_entry>

0800023a <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 800023a:	f000 f800 	bl	800023e <_unhandled_exception>

0800023e <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 800023e:	e7fe      	b.n	800023e <_unhandled_exception>

08000240 <_port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  _port_switch
_port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 8000240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if PORT_SWITCHED_REGIONS_NUMBER == 4
                push    {r4, r5, r6, r7, r8, r9, r10, r11}
#endif
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 8000244:	f8c1 d014 	str.w	sp, [r1, #20]
#if (CORTEX_SIMPLIFIED_PRIORITY == FALSE) &&                                \
    ((CORTEX_MODEL == 3) || (CORTEX_MODEL == 4))
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
 8000248:	6943      	ldr	r3, [r0, #20]
                mov     sp, r3
 800024a:	469d      	mov	sp, r3

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 800024c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000250 <_port_thread_start>:
                bl      _stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 8000250:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 8000252:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 8000256:	4628      	mov	r0, r5
                blx     r4
 8000258:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 800025a:	2000      	movs	r0, #0
                bl      chThdExit
 800025c:	f004 f8d0 	bl	8004400 <chThdExit>

08000260 <_zombies>:
_zombies:       b       _zombies
 8000260:	e7fe      	b.n	8000260 <_zombies>

08000262 <_port_switch_from_isr>:
                bl      _stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      _dbg_check_lock
#endif
                bl      chSchDoReschedule
 8000262:	f004 f8d5 	bl	8004410 <chSchDoReschedule>

08000266 <_port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 8000266:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
 8000268:	e7fe      	b.n	8000268 <_port_exit_from_isr+0x2>
	...

0800026c <memcpy>:
 800026c:	4684      	mov	ip, r0
 800026e:	ea41 0300 	orr.w	r3, r1, r0
 8000272:	f013 0303 	ands.w	r3, r3, #3
 8000276:	d149      	bne.n	800030c <memcpy+0xa0>
 8000278:	3a40      	subs	r2, #64	; 0x40
 800027a:	d323      	bcc.n	80002c4 <memcpy+0x58>
 800027c:	680b      	ldr	r3, [r1, #0]
 800027e:	6003      	str	r3, [r0, #0]
 8000280:	684b      	ldr	r3, [r1, #4]
 8000282:	6043      	str	r3, [r0, #4]
 8000284:	688b      	ldr	r3, [r1, #8]
 8000286:	6083      	str	r3, [r0, #8]
 8000288:	68cb      	ldr	r3, [r1, #12]
 800028a:	60c3      	str	r3, [r0, #12]
 800028c:	690b      	ldr	r3, [r1, #16]
 800028e:	6103      	str	r3, [r0, #16]
 8000290:	694b      	ldr	r3, [r1, #20]
 8000292:	6143      	str	r3, [r0, #20]
 8000294:	698b      	ldr	r3, [r1, #24]
 8000296:	6183      	str	r3, [r0, #24]
 8000298:	69cb      	ldr	r3, [r1, #28]
 800029a:	61c3      	str	r3, [r0, #28]
 800029c:	6a0b      	ldr	r3, [r1, #32]
 800029e:	6203      	str	r3, [r0, #32]
 80002a0:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80002a2:	6243      	str	r3, [r0, #36]	; 0x24
 80002a4:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 80002a6:	6283      	str	r3, [r0, #40]	; 0x28
 80002a8:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80002aa:	62c3      	str	r3, [r0, #44]	; 0x2c
 80002ac:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80002ae:	6303      	str	r3, [r0, #48]	; 0x30
 80002b0:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80002b2:	6343      	str	r3, [r0, #52]	; 0x34
 80002b4:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 80002b6:	6383      	str	r3, [r0, #56]	; 0x38
 80002b8:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 80002ba:	63c3      	str	r3, [r0, #60]	; 0x3c
 80002bc:	3040      	adds	r0, #64	; 0x40
 80002be:	3140      	adds	r1, #64	; 0x40
 80002c0:	3a40      	subs	r2, #64	; 0x40
 80002c2:	d2db      	bcs.n	800027c <memcpy+0x10>
 80002c4:	3230      	adds	r2, #48	; 0x30
 80002c6:	d30b      	bcc.n	80002e0 <memcpy+0x74>
 80002c8:	680b      	ldr	r3, [r1, #0]
 80002ca:	6003      	str	r3, [r0, #0]
 80002cc:	684b      	ldr	r3, [r1, #4]
 80002ce:	6043      	str	r3, [r0, #4]
 80002d0:	688b      	ldr	r3, [r1, #8]
 80002d2:	6083      	str	r3, [r0, #8]
 80002d4:	68cb      	ldr	r3, [r1, #12]
 80002d6:	60c3      	str	r3, [r0, #12]
 80002d8:	3010      	adds	r0, #16
 80002da:	3110      	adds	r1, #16
 80002dc:	3a10      	subs	r2, #16
 80002de:	d2f3      	bcs.n	80002c8 <memcpy+0x5c>
 80002e0:	320c      	adds	r2, #12
 80002e2:	d305      	bcc.n	80002f0 <memcpy+0x84>
 80002e4:	f851 3b04 	ldr.w	r3, [r1], #4
 80002e8:	f840 3b04 	str.w	r3, [r0], #4
 80002ec:	3a04      	subs	r2, #4
 80002ee:	d2f9      	bcs.n	80002e4 <memcpy+0x78>
 80002f0:	3204      	adds	r2, #4
 80002f2:	d008      	beq.n	8000306 <memcpy+0x9a>
 80002f4:	07d2      	lsls	r2, r2, #31
 80002f6:	bf1c      	itt	ne
 80002f8:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80002fc:	f800 3b01 	strbne.w	r3, [r0], #1
 8000300:	d301      	bcc.n	8000306 <memcpy+0x9a>
 8000302:	880b      	ldrh	r3, [r1, #0]
 8000304:	8003      	strh	r3, [r0, #0]
 8000306:	4660      	mov	r0, ip
 8000308:	4770      	bx	lr
 800030a:	bf00      	nop
 800030c:	2a08      	cmp	r2, #8
 800030e:	d313      	bcc.n	8000338 <memcpy+0xcc>
 8000310:	078b      	lsls	r3, r1, #30
 8000312:	d0b1      	beq.n	8000278 <memcpy+0xc>
 8000314:	f010 0303 	ands.w	r3, r0, #3
 8000318:	d0ae      	beq.n	8000278 <memcpy+0xc>
 800031a:	f1c3 0304 	rsb	r3, r3, #4
 800031e:	1ad2      	subs	r2, r2, r3
 8000320:	07db      	lsls	r3, r3, #31
 8000322:	bf1c      	itt	ne
 8000324:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000328:	f800 3b01 	strbne.w	r3, [r0], #1
 800032c:	d3a4      	bcc.n	8000278 <memcpy+0xc>
 800032e:	f831 3b02 	ldrh.w	r3, [r1], #2
 8000332:	f820 3b02 	strh.w	r3, [r0], #2
 8000336:	e79f      	b.n	8000278 <memcpy+0xc>
 8000338:	3a04      	subs	r2, #4
 800033a:	d3d9      	bcc.n	80002f0 <memcpy+0x84>
 800033c:	3a01      	subs	r2, #1
 800033e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000342:	f800 3b01 	strb.w	r3, [r0], #1
 8000346:	d2f9      	bcs.n	800033c <memcpy+0xd0>
 8000348:	780b      	ldrb	r3, [r1, #0]
 800034a:	7003      	strb	r3, [r0, #0]
 800034c:	784b      	ldrb	r3, [r1, #1]
 800034e:	7043      	strb	r3, [r0, #1]
 8000350:	788b      	ldrb	r3, [r1, #2]
 8000352:	7083      	strb	r3, [r0, #2]
 8000354:	4660      	mov	r0, ip
 8000356:	4770      	bx	lr

08000358 <strcmp>:
 8000358:	ea80 0c01 	eor.w	ip, r0, r1
 800035c:	f01c 0f03 	tst.w	ip, #3
 8000360:	d137      	bne.n	80003d2 <strcmp+0x7a>
 8000362:	f010 0c03 	ands.w	ip, r0, #3
 8000366:	f020 0003 	bic.w	r0, r0, #3
 800036a:	f021 0103 	bic.w	r1, r1, #3
 800036e:	f850 2b04 	ldr.w	r2, [r0], #4
 8000372:	bf08      	it	eq
 8000374:	f851 3b04 	ldreq.w	r3, [r1], #4
 8000378:	d00e      	beq.n	8000398 <strcmp+0x40>
 800037a:	f08c 0c03 	eor.w	ip, ip, #3
 800037e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8000382:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8000386:	fa23 fc0c 	lsr.w	ip, r3, ip
 800038a:	f851 3b04 	ldr.w	r3, [r1], #4
 800038e:	ea42 020c 	orr.w	r2, r2, ip
 8000392:	ea43 030c 	orr.w	r3, r3, ip
 8000396:	bf00      	nop
 8000398:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 800039c:	429a      	cmp	r2, r3
 800039e:	bf01      	itttt	eq
 80003a0:	ea2c 0c02 	biceq.w	ip, ip, r2
 80003a4:	f01c 3f80 	tsteq.w	ip, #2155905152	; 0x80808080
 80003a8:	f850 2b04 	ldreq.w	r2, [r0], #4
 80003ac:	f851 3b04 	ldreq.w	r3, [r1], #4
 80003b0:	d0f2      	beq.n	8000398 <strcmp+0x40>
 80003b2:	ea4f 6002 	mov.w	r0, r2, lsl #24
 80003b6:	ea4f 2212 	mov.w	r2, r2, lsr #8
 80003ba:	2801      	cmp	r0, #1
 80003bc:	bf28      	it	cs
 80003be:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 80003c2:	bf08      	it	eq
 80003c4:	0a1b      	lsreq	r3, r3, #8
 80003c6:	d0f4      	beq.n	80003b2 <strcmp+0x5a>
 80003c8:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 80003cc:	0e00      	lsrs	r0, r0, #24
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4770      	bx	lr
 80003d2:	f010 0f03 	tst.w	r0, #3
 80003d6:	d00a      	beq.n	80003ee <strcmp+0x96>
 80003d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80003dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80003e0:	2a01      	cmp	r2, #1
 80003e2:	bf28      	it	cs
 80003e4:	429a      	cmpcs	r2, r3
 80003e6:	d0f4      	beq.n	80003d2 <strcmp+0x7a>
 80003e8:	eba2 0003 	sub.w	r0, r2, r3
 80003ec:	4770      	bx	lr
 80003ee:	f84d 5d04 	str.w	r5, [sp, #-4]!
 80003f2:	f850 2b04 	ldr.w	r2, [r0], #4
 80003f6:	f001 0503 	and.w	r5, r1, #3
 80003fa:	f021 0103 	bic.w	r1, r1, #3
 80003fe:	f851 3b04 	ldr.w	r3, [r1], #4
 8000402:	2d02      	cmp	r5, #2
 8000404:	d026      	beq.n	8000454 <strcmp+0xfc>
 8000406:	d84d      	bhi.n	80004a4 <strcmp+0x14c>
 8000408:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
 800040c:	ebb5 2f13 	cmp.w	r5, r3, lsr #8
 8000410:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 8000414:	ea2c 0c02 	bic.w	ip, ip, r2
 8000418:	d10d      	bne.n	8000436 <strcmp+0xde>
 800041a:	f01c 3c80 	ands.w	ip, ip, #2155905152	; 0x80808080
 800041e:	bf08      	it	eq
 8000420:	f851 3b04 	ldreq.w	r3, [r1], #4
 8000424:	d10a      	bne.n	800043c <strcmp+0xe4>
 8000426:	ea85 0502 	eor.w	r5, r5, r2
 800042a:	ebb5 6f03 	cmp.w	r5, r3, lsl #24
 800042e:	d10c      	bne.n	800044a <strcmp+0xf2>
 8000430:	f850 2b04 	ldr.w	r2, [r0], #4
 8000434:	e7e8      	b.n	8000408 <strcmp+0xb0>
 8000436:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800043a:	e05b      	b.n	80004f4 <strcmp+0x19c>
 800043c:	f03c 4c7f 	bics.w	ip, ip, #4278190080	; 0xff000000
 8000440:	d154      	bne.n	80004ec <strcmp+0x194>
 8000442:	780b      	ldrb	r3, [r1, #0]
 8000444:	ea4f 6512 	mov.w	r5, r2, lsr #24
 8000448:	e054      	b.n	80004f4 <strcmp+0x19c>
 800044a:	ea4f 6512 	mov.w	r5, r2, lsr #24
 800044e:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8000452:	e04f      	b.n	80004f4 <strcmp+0x19c>
 8000454:	ea4f 4502 	mov.w	r5, r2, lsl #16
 8000458:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 800045c:	ea4f 4515 	mov.w	r5, r5, lsr #16
 8000460:	ea2c 0c02 	bic.w	ip, ip, r2
 8000464:	ebb5 4f13 	cmp.w	r5, r3, lsr #16
 8000468:	d118      	bne.n	800049c <strcmp+0x144>
 800046a:	f01c 3c80 	ands.w	ip, ip, #2155905152	; 0x80808080
 800046e:	bf08      	it	eq
 8000470:	f851 3b04 	ldreq.w	r3, [r1], #4
 8000474:	d107      	bne.n	8000486 <strcmp+0x12e>
 8000476:	ea85 0502 	eor.w	r5, r5, r2
 800047a:	ebb5 4f03 	cmp.w	r5, r3, lsl #16
 800047e:	d109      	bne.n	8000494 <strcmp+0x13c>
 8000480:	f850 2b04 	ldr.w	r2, [r0], #4
 8000484:	e7e6      	b.n	8000454 <strcmp+0xfc>
 8000486:	ea5f 4c0c 	movs.w	ip, ip, lsl #16
 800048a:	d12f      	bne.n	80004ec <strcmp+0x194>
 800048c:	880b      	ldrh	r3, [r1, #0]
 800048e:	ea4f 4512 	mov.w	r5, r2, lsr #16
 8000492:	e02f      	b.n	80004f4 <strcmp+0x19c>
 8000494:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8000498:	ea4f 4512 	mov.w	r5, r2, lsr #16
 800049c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80004a0:	e028      	b.n	80004f4 <strcmp+0x19c>
 80004a2:	bf00      	nop
 80004a4:	f002 05ff 	and.w	r5, r2, #255	; 0xff
 80004a8:	ebb5 6f13 	cmp.w	r5, r3, lsr #24
 80004ac:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 80004b0:	ea2c 0c02 	bic.w	ip, ip, r2
 80004b4:	d10d      	bne.n	80004d2 <strcmp+0x17a>
 80004b6:	f01c 3c80 	ands.w	ip, ip, #2155905152	; 0x80808080
 80004ba:	bf08      	it	eq
 80004bc:	f851 3b04 	ldreq.w	r3, [r1], #4
 80004c0:	d10a      	bne.n	80004d8 <strcmp+0x180>
 80004c2:	ea85 0502 	eor.w	r5, r5, r2
 80004c6:	ebb5 2f03 	cmp.w	r5, r3, lsl #8
 80004ca:	d10a      	bne.n	80004e2 <strcmp+0x18a>
 80004cc:	f850 2b04 	ldr.w	r2, [r0], #4
 80004d0:	e7e8      	b.n	80004a4 <strcmp+0x14c>
 80004d2:	ea4f 6313 	mov.w	r3, r3, lsr #24
 80004d6:	e00d      	b.n	80004f4 <strcmp+0x19c>
 80004d8:	f012 0fff 	tst.w	r2, #255	; 0xff
 80004dc:	d006      	beq.n	80004ec <strcmp+0x194>
 80004de:	f851 3b04 	ldr.w	r3, [r1], #4
 80004e2:	ea4f 2512 	mov.w	r5, r2, lsr #8
 80004e6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80004ea:	e003      	b.n	80004f4 <strcmp+0x19c>
 80004ec:	f04f 0000 	mov.w	r0, #0
 80004f0:	bc20      	pop	{r5}
 80004f2:	4770      	bx	lr
 80004f4:	f005 02ff 	and.w	r2, r5, #255	; 0xff
 80004f8:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 80004fc:	2801      	cmp	r0, #1
 80004fe:	bf28      	it	cs
 8000500:	4290      	cmpcs	r0, r2
 8000502:	bf04      	itt	eq
 8000504:	0a2d      	lsreq	r5, r5, #8
 8000506:	0a1b      	lsreq	r3, r3, #8
 8000508:	d0f4      	beq.n	80004f4 <strcmp+0x19c>
 800050a:	eba2 0000 	sub.w	r0, r2, r0
 800050e:	bc20      	pop	{r5}
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop

08000514 <__aeabi_drsub>:
 8000514:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000518:	e002      	b.n	8000520 <__adddf3>
 800051a:	bf00      	nop

0800051c <__aeabi_dsub>:
 800051c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000520 <__adddf3>:
 8000520:	b530      	push	{r4, r5, lr}
 8000522:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000526:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800052a:	ea94 0f05 	teq	r4, r5
 800052e:	bf08      	it	eq
 8000530:	ea90 0f02 	teqeq	r0, r2
 8000534:	bf1f      	itttt	ne
 8000536:	ea54 0c00 	orrsne.w	ip, r4, r0
 800053a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800053e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000542:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000546:	f000 80e2 	beq.w	800070e <__adddf3+0x1ee>
 800054a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800054e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000552:	bfb8      	it	lt
 8000554:	426d      	neglt	r5, r5
 8000556:	dd0c      	ble.n	8000572 <__adddf3+0x52>
 8000558:	442c      	add	r4, r5
 800055a:	ea80 0202 	eor.w	r2, r0, r2
 800055e:	ea81 0303 	eor.w	r3, r1, r3
 8000562:	ea82 0000 	eor.w	r0, r2, r0
 8000566:	ea83 0101 	eor.w	r1, r3, r1
 800056a:	ea80 0202 	eor.w	r2, r0, r2
 800056e:	ea81 0303 	eor.w	r3, r1, r3
 8000572:	2d36      	cmp	r5, #54	; 0x36
 8000574:	bf88      	it	hi
 8000576:	bd30      	pophi	{r4, r5, pc}
 8000578:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800057c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000580:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000584:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000588:	d002      	beq.n	8000590 <__adddf3+0x70>
 800058a:	4240      	negs	r0, r0
 800058c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000590:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000594:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000598:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800059c:	d002      	beq.n	80005a4 <__adddf3+0x84>
 800059e:	4252      	negs	r2, r2
 80005a0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005a4:	ea94 0f05 	teq	r4, r5
 80005a8:	f000 80a7 	beq.w	80006fa <__adddf3+0x1da>
 80005ac:	f1a4 0401 	sub.w	r4, r4, #1
 80005b0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005b4:	db0d      	blt.n	80005d2 <__adddf3+0xb2>
 80005b6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005ba:	fa22 f205 	lsr.w	r2, r2, r5
 80005be:	1880      	adds	r0, r0, r2
 80005c0:	f141 0100 	adc.w	r1, r1, #0
 80005c4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005c8:	1880      	adds	r0, r0, r2
 80005ca:	fa43 f305 	asr.w	r3, r3, r5
 80005ce:	4159      	adcs	r1, r3
 80005d0:	e00e      	b.n	80005f0 <__adddf3+0xd0>
 80005d2:	f1a5 0520 	sub.w	r5, r5, #32
 80005d6:	f10e 0e20 	add.w	lr, lr, #32
 80005da:	2a01      	cmp	r2, #1
 80005dc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005e0:	bf28      	it	cs
 80005e2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005e6:	fa43 f305 	asr.w	r3, r3, r5
 80005ea:	18c0      	adds	r0, r0, r3
 80005ec:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	d507      	bpl.n	8000606 <__adddf3+0xe6>
 80005f6:	f04f 0e00 	mov.w	lr, #0
 80005fa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005fe:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000602:	eb6e 0101 	sbc.w	r1, lr, r1
 8000606:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800060a:	d31b      	bcc.n	8000644 <__adddf3+0x124>
 800060c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000610:	d30c      	bcc.n	800062c <__adddf3+0x10c>
 8000612:	0849      	lsrs	r1, r1, #1
 8000614:	ea5f 0030 	movs.w	r0, r0, rrx
 8000618:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800061c:	f104 0401 	add.w	r4, r4, #1
 8000620:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000624:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000628:	f080 809a 	bcs.w	8000760 <__adddf3+0x240>
 800062c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000630:	bf08      	it	eq
 8000632:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000636:	f150 0000 	adcs.w	r0, r0, #0
 800063a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800063e:	ea41 0105 	orr.w	r1, r1, r5
 8000642:	bd30      	pop	{r4, r5, pc}
 8000644:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000648:	4140      	adcs	r0, r0
 800064a:	eb41 0101 	adc.w	r1, r1, r1
 800064e:	3c01      	subs	r4, #1
 8000650:	bf28      	it	cs
 8000652:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000656:	d2e9      	bcs.n	800062c <__adddf3+0x10c>
 8000658:	f091 0f00 	teq	r1, #0
 800065c:	bf04      	itt	eq
 800065e:	4601      	moveq	r1, r0
 8000660:	2000      	moveq	r0, #0
 8000662:	fab1 f381 	clz	r3, r1
 8000666:	bf08      	it	eq
 8000668:	3320      	addeq	r3, #32
 800066a:	f1a3 030b 	sub.w	r3, r3, #11
 800066e:	f1b3 0220 	subs.w	r2, r3, #32
 8000672:	da0c      	bge.n	800068e <__adddf3+0x16e>
 8000674:	320c      	adds	r2, #12
 8000676:	dd08      	ble.n	800068a <__adddf3+0x16a>
 8000678:	f102 0c14 	add.w	ip, r2, #20
 800067c:	f1c2 020c 	rsb	r2, r2, #12
 8000680:	fa01 f00c 	lsl.w	r0, r1, ip
 8000684:	fa21 f102 	lsr.w	r1, r1, r2
 8000688:	e00c      	b.n	80006a4 <__adddf3+0x184>
 800068a:	f102 0214 	add.w	r2, r2, #20
 800068e:	bfd8      	it	le
 8000690:	f1c2 0c20 	rsble	ip, r2, #32
 8000694:	fa01 f102 	lsl.w	r1, r1, r2
 8000698:	fa20 fc0c 	lsr.w	ip, r0, ip
 800069c:	bfdc      	itt	le
 800069e:	ea41 010c 	orrle.w	r1, r1, ip
 80006a2:	4090      	lslle	r0, r2
 80006a4:	1ae4      	subs	r4, r4, r3
 80006a6:	bfa2      	ittt	ge
 80006a8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006ac:	4329      	orrge	r1, r5
 80006ae:	bd30      	popge	{r4, r5, pc}
 80006b0:	ea6f 0404 	mvn.w	r4, r4
 80006b4:	3c1f      	subs	r4, #31
 80006b6:	da1c      	bge.n	80006f2 <__adddf3+0x1d2>
 80006b8:	340c      	adds	r4, #12
 80006ba:	dc0e      	bgt.n	80006da <__adddf3+0x1ba>
 80006bc:	f104 0414 	add.w	r4, r4, #20
 80006c0:	f1c4 0220 	rsb	r2, r4, #32
 80006c4:	fa20 f004 	lsr.w	r0, r0, r4
 80006c8:	fa01 f302 	lsl.w	r3, r1, r2
 80006cc:	ea40 0003 	orr.w	r0, r0, r3
 80006d0:	fa21 f304 	lsr.w	r3, r1, r4
 80006d4:	ea45 0103 	orr.w	r1, r5, r3
 80006d8:	bd30      	pop	{r4, r5, pc}
 80006da:	f1c4 040c 	rsb	r4, r4, #12
 80006de:	f1c4 0220 	rsb	r2, r4, #32
 80006e2:	fa20 f002 	lsr.w	r0, r0, r2
 80006e6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ea:	ea40 0003 	orr.w	r0, r0, r3
 80006ee:	4629      	mov	r1, r5
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	fa21 f004 	lsr.w	r0, r1, r4
 80006f6:	4629      	mov	r1, r5
 80006f8:	bd30      	pop	{r4, r5, pc}
 80006fa:	f094 0f00 	teq	r4, #0
 80006fe:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000702:	bf06      	itte	eq
 8000704:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000708:	3401      	addeq	r4, #1
 800070a:	3d01      	subne	r5, #1
 800070c:	e74e      	b.n	80005ac <__adddf3+0x8c>
 800070e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000712:	bf18      	it	ne
 8000714:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000718:	d029      	beq.n	800076e <__adddf3+0x24e>
 800071a:	ea94 0f05 	teq	r4, r5
 800071e:	bf08      	it	eq
 8000720:	ea90 0f02 	teqeq	r0, r2
 8000724:	d005      	beq.n	8000732 <__adddf3+0x212>
 8000726:	ea54 0c00 	orrs.w	ip, r4, r0
 800072a:	bf04      	itt	eq
 800072c:	4619      	moveq	r1, r3
 800072e:	4610      	moveq	r0, r2
 8000730:	bd30      	pop	{r4, r5, pc}
 8000732:	ea91 0f03 	teq	r1, r3
 8000736:	bf1e      	ittt	ne
 8000738:	2100      	movne	r1, #0
 800073a:	2000      	movne	r0, #0
 800073c:	bd30      	popne	{r4, r5, pc}
 800073e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000742:	d105      	bne.n	8000750 <__adddf3+0x230>
 8000744:	0040      	lsls	r0, r0, #1
 8000746:	4149      	adcs	r1, r1
 8000748:	bf28      	it	cs
 800074a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800074e:	bd30      	pop	{r4, r5, pc}
 8000750:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000754:	bf3c      	itt	cc
 8000756:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800075a:	bd30      	popcc	{r4, r5, pc}
 800075c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000760:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000764:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd30      	pop	{r4, r5, pc}
 800076e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000772:	bf1a      	itte	ne
 8000774:	4619      	movne	r1, r3
 8000776:	4610      	movne	r0, r2
 8000778:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800077c:	bf1c      	itt	ne
 800077e:	460b      	movne	r3, r1
 8000780:	4602      	movne	r2, r0
 8000782:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000786:	bf06      	itte	eq
 8000788:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800078c:	ea91 0f03 	teqeq	r1, r3
 8000790:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000794:	bd30      	pop	{r4, r5, pc}
 8000796:	bf00      	nop

08000798 <__aeabi_ui2d>:
 8000798:	f090 0f00 	teq	r0, #0
 800079c:	bf04      	itt	eq
 800079e:	2100      	moveq	r1, #0
 80007a0:	4770      	bxeq	lr
 80007a2:	b530      	push	{r4, r5, lr}
 80007a4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007a8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007ac:	f04f 0500 	mov.w	r5, #0
 80007b0:	f04f 0100 	mov.w	r1, #0
 80007b4:	e750      	b.n	8000658 <__adddf3+0x138>
 80007b6:	bf00      	nop

080007b8 <__aeabi_i2d>:
 80007b8:	f090 0f00 	teq	r0, #0
 80007bc:	bf04      	itt	eq
 80007be:	2100      	moveq	r1, #0
 80007c0:	4770      	bxeq	lr
 80007c2:	b530      	push	{r4, r5, lr}
 80007c4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007c8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007cc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007d0:	bf48      	it	mi
 80007d2:	4240      	negmi	r0, r0
 80007d4:	f04f 0100 	mov.w	r1, #0
 80007d8:	e73e      	b.n	8000658 <__adddf3+0x138>
 80007da:	bf00      	nop

080007dc <__aeabi_f2d>:
 80007dc:	0042      	lsls	r2, r0, #1
 80007de:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007e6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ea:	bf1f      	itttt	ne
 80007ec:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007f4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007f8:	4770      	bxne	lr
 80007fa:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007fe:	bf08      	it	eq
 8000800:	4770      	bxeq	lr
 8000802:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000806:	bf04      	itt	eq
 8000808:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800080c:	4770      	bxeq	lr
 800080e:	b530      	push	{r4, r5, lr}
 8000810:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000814:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000818:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800081c:	e71c      	b.n	8000658 <__adddf3+0x138>
 800081e:	bf00      	nop

08000820 <__aeabi_ul2d>:
 8000820:	ea50 0201 	orrs.w	r2, r0, r1
 8000824:	bf08      	it	eq
 8000826:	4770      	bxeq	lr
 8000828:	b530      	push	{r4, r5, lr}
 800082a:	f04f 0500 	mov.w	r5, #0
 800082e:	e00a      	b.n	8000846 <__aeabi_l2d+0x16>

08000830 <__aeabi_l2d>:
 8000830:	ea50 0201 	orrs.w	r2, r0, r1
 8000834:	bf08      	it	eq
 8000836:	4770      	bxeq	lr
 8000838:	b530      	push	{r4, r5, lr}
 800083a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800083e:	d502      	bpl.n	8000846 <__aeabi_l2d+0x16>
 8000840:	4240      	negs	r0, r0
 8000842:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000846:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800084a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800084e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000852:	f43f aed8 	beq.w	8000606 <__adddf3+0xe6>
 8000856:	f04f 0203 	mov.w	r2, #3
 800085a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800085e:	bf18      	it	ne
 8000860:	3203      	addne	r2, #3
 8000862:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000866:	bf18      	it	ne
 8000868:	3203      	addne	r2, #3
 800086a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800086e:	f1c2 0320 	rsb	r3, r2, #32
 8000872:	fa00 fc03 	lsl.w	ip, r0, r3
 8000876:	fa20 f002 	lsr.w	r0, r0, r2
 800087a:	fa01 fe03 	lsl.w	lr, r1, r3
 800087e:	ea40 000e 	orr.w	r0, r0, lr
 8000882:	fa21 f102 	lsr.w	r1, r1, r2
 8000886:	4414      	add	r4, r2
 8000888:	e6bd      	b.n	8000606 <__adddf3+0xe6>
 800088a:	bf00      	nop

0800088c <__aeabi_dmul>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8de 	bleq	8000a68 <__aeabi_dmul+0x1dc>
 80008ac:	442c      	add	r4, r5
 80008ae:	ea81 0603 	eor.w	r6, r1, r3
 80008b2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80008b6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80008ba:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80008be:	bf18      	it	ne
 80008c0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80008c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80008cc:	d038      	beq.n	8000940 <__aeabi_dmul+0xb4>
 80008ce:	fba0 ce02 	umull	ip, lr, r0, r2
 80008d2:	f04f 0500 	mov.w	r5, #0
 80008d6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80008da:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80008de:	fbe0 e503 	umlal	lr, r5, r0, r3
 80008e2:	f04f 0600 	mov.w	r6, #0
 80008e6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80008ea:	f09c 0f00 	teq	ip, #0
 80008ee:	bf18      	it	ne
 80008f0:	f04e 0e01 	orrne.w	lr, lr, #1
 80008f4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80008f8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80008fc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000900:	d204      	bcs.n	800090c <__aeabi_dmul+0x80>
 8000902:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000906:	416d      	adcs	r5, r5
 8000908:	eb46 0606 	adc.w	r6, r6, r6
 800090c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000910:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000914:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000918:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800091c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000920:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000924:	bf88      	it	hi
 8000926:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092a:	d81e      	bhi.n	800096a <__aeabi_dmul+0xde>
 800092c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000930:	bf08      	it	eq
 8000932:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000944:	ea46 0101 	orr.w	r1, r6, r1
 8000948:	ea40 0002 	orr.w	r0, r0, r2
 800094c:	ea81 0103 	eor.w	r1, r1, r3
 8000950:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	f300 80ab 	bgt.w	8000ac4 <__aeabi_dmul+0x238>
 800096e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000972:	bfde      	ittt	le
 8000974:	2000      	movle	r0, #0
 8000976:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800097a:	bd70      	pople	{r4, r5, r6, pc}
 800097c:	f1c4 0400 	rsb	r4, r4, #0
 8000980:	3c20      	subs	r4, #32
 8000982:	da35      	bge.n	80009f0 <__aeabi_dmul+0x164>
 8000984:	340c      	adds	r4, #12
 8000986:	dc1b      	bgt.n	80009c0 <__aeabi_dmul+0x134>
 8000988:	f104 0414 	add.w	r4, r4, #20
 800098c:	f1c4 0520 	rsb	r5, r4, #32
 8000990:	fa00 f305 	lsl.w	r3, r0, r5
 8000994:	fa20 f004 	lsr.w	r0, r0, r4
 8000998:	fa01 f205 	lsl.w	r2, r1, r5
 800099c:	ea40 0002 	orr.w	r0, r0, r2
 80009a0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80009a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80009a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80009ac:	fa21 f604 	lsr.w	r6, r1, r4
 80009b0:	eb42 0106 	adc.w	r1, r2, r6
 80009b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80009b8:	bf08      	it	eq
 80009ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f1c4 040c 	rsb	r4, r4, #12
 80009c4:	f1c4 0520 	rsb	r5, r4, #32
 80009c8:	fa00 f304 	lsl.w	r3, r0, r4
 80009cc:	fa20 f005 	lsr.w	r0, r0, r5
 80009d0:	fa01 f204 	lsl.w	r2, r1, r4
 80009d4:	ea40 0002 	orr.w	r0, r0, r2
 80009d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80009dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80009e0:	f141 0100 	adc.w	r1, r1, #0
 80009e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80009e8:	bf08      	it	eq
 80009ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f1c4 0520 	rsb	r5, r4, #32
 80009f4:	fa00 f205 	lsl.w	r2, r0, r5
 80009f8:	ea4e 0e02 	orr.w	lr, lr, r2
 80009fc:	fa20 f304 	lsr.w	r3, r0, r4
 8000a00:	fa01 f205 	lsl.w	r2, r1, r5
 8000a04:	ea43 0302 	orr.w	r3, r3, r2
 8000a08:	fa21 f004 	lsr.w	r0, r1, r4
 8000a0c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000a10:	fa21 f204 	lsr.w	r2, r1, r4
 8000a14:	ea20 0002 	bic.w	r0, r0, r2
 8000a18:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000a1c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000a20:	bf08      	it	eq
 8000a22:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000a26:	bd70      	pop	{r4, r5, r6, pc}
 8000a28:	f094 0f00 	teq	r4, #0
 8000a2c:	d10f      	bne.n	8000a4e <__aeabi_dmul+0x1c2>
 8000a2e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000a32:	0040      	lsls	r0, r0, #1
 8000a34:	eb41 0101 	adc.w	r1, r1, r1
 8000a38:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a3c:	bf08      	it	eq
 8000a3e:	3c01      	subeq	r4, #1
 8000a40:	d0f7      	beq.n	8000a32 <__aeabi_dmul+0x1a6>
 8000a42:	ea41 0106 	orr.w	r1, r1, r6
 8000a46:	f095 0f00 	teq	r5, #0
 8000a4a:	bf18      	it	ne
 8000a4c:	4770      	bxne	lr
 8000a4e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000a52:	0052      	lsls	r2, r2, #1
 8000a54:	eb43 0303 	adc.w	r3, r3, r3
 8000a58:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000a5c:	bf08      	it	eq
 8000a5e:	3d01      	subeq	r5, #1
 8000a60:	d0f7      	beq.n	8000a52 <__aeabi_dmul+0x1c6>
 8000a62:	ea43 0306 	orr.w	r3, r3, r6
 8000a66:	4770      	bx	lr
 8000a68:	ea94 0f0c 	teq	r4, ip
 8000a6c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a70:	bf18      	it	ne
 8000a72:	ea95 0f0c 	teqne	r5, ip
 8000a76:	d00c      	beq.n	8000a92 <__aeabi_dmul+0x206>
 8000a78:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a7c:	bf18      	it	ne
 8000a7e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a82:	d1d1      	bne.n	8000a28 <__aeabi_dmul+0x19c>
 8000a84:	ea81 0103 	eor.w	r1, r1, r3
 8000a88:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000a8c:	f04f 0000 	mov.w	r0, #0
 8000a90:	bd70      	pop	{r4, r5, r6, pc}
 8000a92:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a96:	bf06      	itte	eq
 8000a98:	4610      	moveq	r0, r2
 8000a9a:	4619      	moveq	r1, r3
 8000a9c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000aa0:	d019      	beq.n	8000ad6 <__aeabi_dmul+0x24a>
 8000aa2:	ea94 0f0c 	teq	r4, ip
 8000aa6:	d102      	bne.n	8000aae <__aeabi_dmul+0x222>
 8000aa8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000aac:	d113      	bne.n	8000ad6 <__aeabi_dmul+0x24a>
 8000aae:	ea95 0f0c 	teq	r5, ip
 8000ab2:	d105      	bne.n	8000ac0 <__aeabi_dmul+0x234>
 8000ab4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000ab8:	bf1c      	itt	ne
 8000aba:	4610      	movne	r0, r2
 8000abc:	4619      	movne	r1, r3
 8000abe:	d10a      	bne.n	8000ad6 <__aeabi_dmul+0x24a>
 8000ac0:	ea81 0103 	eor.w	r1, r1, r3
 8000ac4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000ac8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000acc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	bd70      	pop	{r4, r5, r6, pc}
 8000ad6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000ada:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000ade:	bd70      	pop	{r4, r5, r6, pc}

08000ae0 <__aeabi_ddiv>:
 8000ae0:	b570      	push	{r4, r5, r6, lr}
 8000ae2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ae6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000aea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000aee:	bf1d      	ittte	ne
 8000af0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000af4:	ea94 0f0c 	teqne	r4, ip
 8000af8:	ea95 0f0c 	teqne	r5, ip
 8000afc:	f000 f8a7 	bleq	8000c4e <__aeabi_ddiv+0x16e>
 8000b00:	eba4 0405 	sub.w	r4, r4, r5
 8000b04:	ea81 0e03 	eor.w	lr, r1, r3
 8000b08:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000b0c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000b10:	f000 8088 	beq.w	8000c24 <__aeabi_ddiv+0x144>
 8000b14:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000b18:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000b1c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000b20:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000b24:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000b28:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000b2c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000b30:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000b34:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000b38:	429d      	cmp	r5, r3
 8000b3a:	bf08      	it	eq
 8000b3c:	4296      	cmpeq	r6, r2
 8000b3e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000b42:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000b46:	d202      	bcs.n	8000b4e <__aeabi_ddiv+0x6e>
 8000b48:	085b      	lsrs	r3, r3, #1
 8000b4a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b4e:	1ab6      	subs	r6, r6, r2
 8000b50:	eb65 0503 	sbc.w	r5, r5, r3
 8000b54:	085b      	lsrs	r3, r3, #1
 8000b56:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b5a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000b5e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000b62:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b66:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b6a:	bf22      	ittt	cs
 8000b6c:	1ab6      	subcs	r6, r6, r2
 8000b6e:	4675      	movcs	r5, lr
 8000b70:	ea40 000c 	orrcs.w	r0, r0, ip
 8000b74:	085b      	lsrs	r3, r3, #1
 8000b76:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b7a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b7e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b82:	bf22      	ittt	cs
 8000b84:	1ab6      	subcs	r6, r6, r2
 8000b86:	4675      	movcs	r5, lr
 8000b88:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000b8c:	085b      	lsrs	r3, r3, #1
 8000b8e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b92:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b96:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b9a:	bf22      	ittt	cs
 8000b9c:	1ab6      	subcs	r6, r6, r2
 8000b9e:	4675      	movcs	r5, lr
 8000ba0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ba4:	085b      	lsrs	r3, r3, #1
 8000ba6:	ea4f 0232 	mov.w	r2, r2, rrx
 8000baa:	ebb6 0e02 	subs.w	lr, r6, r2
 8000bae:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000bb2:	bf22      	ittt	cs
 8000bb4:	1ab6      	subcs	r6, r6, r2
 8000bb6:	4675      	movcs	r5, lr
 8000bb8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000bbc:	ea55 0e06 	orrs.w	lr, r5, r6
 8000bc0:	d018      	beq.n	8000bf4 <__aeabi_ddiv+0x114>
 8000bc2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000bc6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000bca:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000bce:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000bd2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000bd6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000bda:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000bde:	d1c0      	bne.n	8000b62 <__aeabi_ddiv+0x82>
 8000be0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000be4:	d10b      	bne.n	8000bfe <__aeabi_ddiv+0x11e>
 8000be6:	ea41 0100 	orr.w	r1, r1, r0
 8000bea:	f04f 0000 	mov.w	r0, #0
 8000bee:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000bf2:	e7b6      	b.n	8000b62 <__aeabi_ddiv+0x82>
 8000bf4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000bf8:	bf04      	itt	eq
 8000bfa:	4301      	orreq	r1, r0
 8000bfc:	2000      	moveq	r0, #0
 8000bfe:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000c02:	bf88      	it	hi
 8000c04:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000c08:	f63f aeaf 	bhi.w	800096a <__aeabi_dmul+0xde>
 8000c0c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000c10:	bf04      	itt	eq
 8000c12:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000c16:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000c1a:	f150 0000 	adcs.w	r0, r0, #0
 8000c1e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000c22:	bd70      	pop	{r4, r5, r6, pc}
 8000c24:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000c28:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000c2c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000c30:	bfc2      	ittt	gt
 8000c32:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000c36:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000c3a:	bd70      	popgt	{r4, r5, r6, pc}
 8000c3c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c40:	f04f 0e00 	mov.w	lr, #0
 8000c44:	3c01      	subs	r4, #1
 8000c46:	e690      	b.n	800096a <__aeabi_dmul+0xde>
 8000c48:	ea45 0e06 	orr.w	lr, r5, r6
 8000c4c:	e68d      	b.n	800096a <__aeabi_dmul+0xde>
 8000c4e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000c52:	ea94 0f0c 	teq	r4, ip
 8000c56:	bf08      	it	eq
 8000c58:	ea95 0f0c 	teqeq	r5, ip
 8000c5c:	f43f af3b 	beq.w	8000ad6 <__aeabi_dmul+0x24a>
 8000c60:	ea94 0f0c 	teq	r4, ip
 8000c64:	d10a      	bne.n	8000c7c <__aeabi_ddiv+0x19c>
 8000c66:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000c6a:	f47f af34 	bne.w	8000ad6 <__aeabi_dmul+0x24a>
 8000c6e:	ea95 0f0c 	teq	r5, ip
 8000c72:	f47f af25 	bne.w	8000ac0 <__aeabi_dmul+0x234>
 8000c76:	4610      	mov	r0, r2
 8000c78:	4619      	mov	r1, r3
 8000c7a:	e72c      	b.n	8000ad6 <__aeabi_dmul+0x24a>
 8000c7c:	ea95 0f0c 	teq	r5, ip
 8000c80:	d106      	bne.n	8000c90 <__aeabi_ddiv+0x1b0>
 8000c82:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000c86:	f43f aefd 	beq.w	8000a84 <__aeabi_dmul+0x1f8>
 8000c8a:	4610      	mov	r0, r2
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	e722      	b.n	8000ad6 <__aeabi_dmul+0x24a>
 8000c90:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c94:	bf18      	it	ne
 8000c96:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c9a:	f47f aec5 	bne.w	8000a28 <__aeabi_dmul+0x19c>
 8000c9e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000ca2:	f47f af0d 	bne.w	8000ac0 <__aeabi_dmul+0x234>
 8000ca6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000caa:	f47f aeeb 	bne.w	8000a84 <__aeabi_dmul+0x1f8>
 8000cae:	e712      	b.n	8000ad6 <__aeabi_dmul+0x24a>

08000cb0 <__aeabi_d2uiz>:
 8000cb0:	004a      	lsls	r2, r1, #1
 8000cb2:	d211      	bcs.n	8000cd8 <__aeabi_d2uiz+0x28>
 8000cb4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000cb8:	d211      	bcs.n	8000cde <__aeabi_d2uiz+0x2e>
 8000cba:	d50d      	bpl.n	8000cd8 <__aeabi_d2uiz+0x28>
 8000cbc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000cc0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000cc4:	d40e      	bmi.n	8000ce4 <__aeabi_d2uiz+0x34>
 8000cc6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000cce:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000cd2:	fa23 f002 	lsr.w	r0, r3, r2
 8000cd6:	4770      	bx	lr
 8000cd8:	f04f 0000 	mov.w	r0, #0
 8000cdc:	4770      	bx	lr
 8000cde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ce2:	d102      	bne.n	8000cea <__aeabi_d2uiz+0x3a>
 8000ce4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ce8:	4770      	bx	lr
 8000cea:	f04f 0000 	mov.w	r0, #0
 8000cee:	4770      	bx	lr

08000cf0 <__aeabi_d2f>:
 8000cf0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000cf4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000cf8:	bf24      	itt	cs
 8000cfa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000cfe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000d02:	d90d      	bls.n	8000d20 <__aeabi_d2f+0x30>
 8000d04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000d0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000d10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000d14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000d18:	bf08      	it	eq
 8000d1a:	f020 0001 	biceq.w	r0, r0, #1
 8000d1e:	4770      	bx	lr
 8000d20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000d24:	d121      	bne.n	8000d6a <__aeabi_d2f+0x7a>
 8000d26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000d2a:	bfbc      	itt	lt
 8000d2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000d30:	4770      	bxlt	lr
 8000d32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000d36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000d3a:	f1c2 0218 	rsb	r2, r2, #24
 8000d3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000d42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000d46:	fa20 f002 	lsr.w	r0, r0, r2
 8000d4a:	bf18      	it	ne
 8000d4c:	f040 0001 	orrne.w	r0, r0, #1
 8000d50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d5c:	ea40 000c 	orr.w	r0, r0, ip
 8000d60:	fa23 f302 	lsr.w	r3, r3, r2
 8000d64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d68:	e7cc      	b.n	8000d04 <__aeabi_d2f+0x14>
 8000d6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d6e:	d107      	bne.n	8000d80 <__aeabi_d2f+0x90>
 8000d70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d74:	bf1e      	ittt	ne
 8000d76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000d7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000d7e:	4770      	bxne	lr
 8000d80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000d84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop

08000d90 <__aeabi_frsub>:
 8000d90:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000d94:	e002      	b.n	8000d9c <__addsf3>
 8000d96:	bf00      	nop

08000d98 <__aeabi_fsub>:
 8000d98:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000d9c <__addsf3>:
 8000d9c:	0042      	lsls	r2, r0, #1
 8000d9e:	bf1f      	itttt	ne
 8000da0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000da4:	ea92 0f03 	teqne	r2, r3
 8000da8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000dac:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000db0:	d06a      	beq.n	8000e88 <__addsf3+0xec>
 8000db2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000db6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000dba:	bfc1      	itttt	gt
 8000dbc:	18d2      	addgt	r2, r2, r3
 8000dbe:	4041      	eorgt	r1, r0
 8000dc0:	4048      	eorgt	r0, r1
 8000dc2:	4041      	eorgt	r1, r0
 8000dc4:	bfb8      	it	lt
 8000dc6:	425b      	neglt	r3, r3
 8000dc8:	2b19      	cmp	r3, #25
 8000dca:	bf88      	it	hi
 8000dcc:	4770      	bxhi	lr
 8000dce:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000dd2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000dda:	bf18      	it	ne
 8000ddc:	4240      	negne	r0, r0
 8000dde:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000de2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000de6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000dea:	bf18      	it	ne
 8000dec:	4249      	negne	r1, r1
 8000dee:	ea92 0f03 	teq	r2, r3
 8000df2:	d03f      	beq.n	8000e74 <__addsf3+0xd8>
 8000df4:	f1a2 0201 	sub.w	r2, r2, #1
 8000df8:	fa41 fc03 	asr.w	ip, r1, r3
 8000dfc:	eb10 000c 	adds.w	r0, r0, ip
 8000e00:	f1c3 0320 	rsb	r3, r3, #32
 8000e04:	fa01 f103 	lsl.w	r1, r1, r3
 8000e08:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000e0c:	d502      	bpl.n	8000e14 <__addsf3+0x78>
 8000e0e:	4249      	negs	r1, r1
 8000e10:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000e14:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000e18:	d313      	bcc.n	8000e42 <__addsf3+0xa6>
 8000e1a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000e1e:	d306      	bcc.n	8000e2e <__addsf3+0x92>
 8000e20:	0840      	lsrs	r0, r0, #1
 8000e22:	ea4f 0131 	mov.w	r1, r1, rrx
 8000e26:	f102 0201 	add.w	r2, r2, #1
 8000e2a:	2afe      	cmp	r2, #254	; 0xfe
 8000e2c:	d251      	bcs.n	8000ed2 <__addsf3+0x136>
 8000e2e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000e32:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e36:	bf08      	it	eq
 8000e38:	f020 0001 	biceq.w	r0, r0, #1
 8000e3c:	ea40 0003 	orr.w	r0, r0, r3
 8000e40:	4770      	bx	lr
 8000e42:	0049      	lsls	r1, r1, #1
 8000e44:	eb40 0000 	adc.w	r0, r0, r0
 8000e48:	3a01      	subs	r2, #1
 8000e4a:	bf28      	it	cs
 8000e4c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000e50:	d2ed      	bcs.n	8000e2e <__addsf3+0x92>
 8000e52:	fab0 fc80 	clz	ip, r0
 8000e56:	f1ac 0c08 	sub.w	ip, ip, #8
 8000e5a:	ebb2 020c 	subs.w	r2, r2, ip
 8000e5e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000e62:	bfaa      	itet	ge
 8000e64:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000e68:	4252      	neglt	r2, r2
 8000e6a:	4318      	orrge	r0, r3
 8000e6c:	bfbc      	itt	lt
 8000e6e:	40d0      	lsrlt	r0, r2
 8000e70:	4318      	orrlt	r0, r3
 8000e72:	4770      	bx	lr
 8000e74:	f092 0f00 	teq	r2, #0
 8000e78:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000e7c:	bf06      	itte	eq
 8000e7e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000e82:	3201      	addeq	r2, #1
 8000e84:	3b01      	subne	r3, #1
 8000e86:	e7b5      	b.n	8000df4 <__addsf3+0x58>
 8000e88:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e8c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e90:	bf18      	it	ne
 8000e92:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e96:	d021      	beq.n	8000edc <__addsf3+0x140>
 8000e98:	ea92 0f03 	teq	r2, r3
 8000e9c:	d004      	beq.n	8000ea8 <__addsf3+0x10c>
 8000e9e:	f092 0f00 	teq	r2, #0
 8000ea2:	bf08      	it	eq
 8000ea4:	4608      	moveq	r0, r1
 8000ea6:	4770      	bx	lr
 8000ea8:	ea90 0f01 	teq	r0, r1
 8000eac:	bf1c      	itt	ne
 8000eae:	2000      	movne	r0, #0
 8000eb0:	4770      	bxne	lr
 8000eb2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000eb6:	d104      	bne.n	8000ec2 <__addsf3+0x126>
 8000eb8:	0040      	lsls	r0, r0, #1
 8000eba:	bf28      	it	cs
 8000ebc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ec0:	4770      	bx	lr
 8000ec2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ec6:	bf3c      	itt	cc
 8000ec8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ecc:	4770      	bxcc	lr
 8000ece:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ed2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ed6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000eda:	4770      	bx	lr
 8000edc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ee0:	bf16      	itet	ne
 8000ee2:	4608      	movne	r0, r1
 8000ee4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ee8:	4601      	movne	r1, r0
 8000eea:	0242      	lsls	r2, r0, #9
 8000eec:	bf06      	itte	eq
 8000eee:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000ef2:	ea90 0f01 	teqeq	r0, r1
 8000ef6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000efa:	4770      	bx	lr

08000efc <__aeabi_ui2f>:
 8000efc:	f04f 0300 	mov.w	r3, #0
 8000f00:	e004      	b.n	8000f0c <__aeabi_i2f+0x8>
 8000f02:	bf00      	nop

08000f04 <__aeabi_i2f>:
 8000f04:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000f08:	bf48      	it	mi
 8000f0a:	4240      	negmi	r0, r0
 8000f0c:	ea5f 0c00 	movs.w	ip, r0
 8000f10:	bf08      	it	eq
 8000f12:	4770      	bxeq	lr
 8000f14:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000f18:	4601      	mov	r1, r0
 8000f1a:	f04f 0000 	mov.w	r0, #0
 8000f1e:	e01c      	b.n	8000f5a <__aeabi_l2f+0x2a>

08000f20 <__aeabi_ul2f>:
 8000f20:	ea50 0201 	orrs.w	r2, r0, r1
 8000f24:	bf08      	it	eq
 8000f26:	4770      	bxeq	lr
 8000f28:	f04f 0300 	mov.w	r3, #0
 8000f2c:	e00a      	b.n	8000f44 <__aeabi_l2f+0x14>
 8000f2e:	bf00      	nop

08000f30 <__aeabi_l2f>:
 8000f30:	ea50 0201 	orrs.w	r2, r0, r1
 8000f34:	bf08      	it	eq
 8000f36:	4770      	bxeq	lr
 8000f38:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	d502      	bpl.n	8000f44 <__aeabi_l2f+0x14>
 8000f3e:	4240      	negs	r0, r0
 8000f40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f44:	ea5f 0c01 	movs.w	ip, r1
 8000f48:	bf02      	ittt	eq
 8000f4a:	4684      	moveq	ip, r0
 8000f4c:	4601      	moveq	r1, r0
 8000f4e:	2000      	moveq	r0, #0
 8000f50:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000f54:	bf08      	it	eq
 8000f56:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000f5a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000f5e:	fabc f28c 	clz	r2, ip
 8000f62:	3a08      	subs	r2, #8
 8000f64:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000f68:	db10      	blt.n	8000f8c <__aeabi_l2f+0x5c>
 8000f6a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000f6e:	4463      	add	r3, ip
 8000f70:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f74:	f1c2 0220 	rsb	r2, r2, #32
 8000f78:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000f7c:	fa20 f202 	lsr.w	r2, r0, r2
 8000f80:	eb43 0002 	adc.w	r0, r3, r2
 8000f84:	bf08      	it	eq
 8000f86:	f020 0001 	biceq.w	r0, r0, #1
 8000f8a:	4770      	bx	lr
 8000f8c:	f102 0220 	add.w	r2, r2, #32
 8000f90:	fa01 fc02 	lsl.w	ip, r1, r2
 8000f94:	f1c2 0220 	rsb	r2, r2, #32
 8000f98:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000f9c:	fa21 f202 	lsr.w	r2, r1, r2
 8000fa0:	eb43 0002 	adc.w	r0, r3, r2
 8000fa4:	bf08      	it	eq
 8000fa6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000faa:	4770      	bx	lr

08000fac <__aeabi_fmul>:
 8000fac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000fb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fb4:	bf1e      	ittt	ne
 8000fb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fba:	ea92 0f0c 	teqne	r2, ip
 8000fbe:	ea93 0f0c 	teqne	r3, ip
 8000fc2:	d06f      	beq.n	80010a4 <__aeabi_fmul+0xf8>
 8000fc4:	441a      	add	r2, r3
 8000fc6:	ea80 0c01 	eor.w	ip, r0, r1
 8000fca:	0240      	lsls	r0, r0, #9
 8000fcc:	bf18      	it	ne
 8000fce:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000fd2:	d01e      	beq.n	8001012 <__aeabi_fmul+0x66>
 8000fd4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000fd8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000fdc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000fe0:	fba0 3101 	umull	r3, r1, r0, r1
 8000fe4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000fe8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000fec:	bf3e      	ittt	cc
 8000fee:	0049      	lslcc	r1, r1, #1
 8000ff0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ff4:	005b      	lslcc	r3, r3, #1
 8000ff6:	ea40 0001 	orr.w	r0, r0, r1
 8000ffa:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000ffe:	2afd      	cmp	r2, #253	; 0xfd
 8001000:	d81d      	bhi.n	800103e <__aeabi_fmul+0x92>
 8001002:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001006:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800100a:	bf08      	it	eq
 800100c:	f020 0001 	biceq.w	r0, r0, #1
 8001010:	4770      	bx	lr
 8001012:	f090 0f00 	teq	r0, #0
 8001016:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800101a:	bf08      	it	eq
 800101c:	0249      	lsleq	r1, r1, #9
 800101e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001022:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8001026:	3a7f      	subs	r2, #127	; 0x7f
 8001028:	bfc2      	ittt	gt
 800102a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800102e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001032:	4770      	bxgt	lr
 8001034:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001038:	f04f 0300 	mov.w	r3, #0
 800103c:	3a01      	subs	r2, #1
 800103e:	dc5d      	bgt.n	80010fc <__aeabi_fmul+0x150>
 8001040:	f112 0f19 	cmn.w	r2, #25
 8001044:	bfdc      	itt	le
 8001046:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800104a:	4770      	bxle	lr
 800104c:	f1c2 0200 	rsb	r2, r2, #0
 8001050:	0041      	lsls	r1, r0, #1
 8001052:	fa21 f102 	lsr.w	r1, r1, r2
 8001056:	f1c2 0220 	rsb	r2, r2, #32
 800105a:	fa00 fc02 	lsl.w	ip, r0, r2
 800105e:	ea5f 0031 	movs.w	r0, r1, rrx
 8001062:	f140 0000 	adc.w	r0, r0, #0
 8001066:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800106a:	bf08      	it	eq
 800106c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8001070:	4770      	bx	lr
 8001072:	f092 0f00 	teq	r2, #0
 8001076:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800107a:	bf02      	ittt	eq
 800107c:	0040      	lsleq	r0, r0, #1
 800107e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8001082:	3a01      	subeq	r2, #1
 8001084:	d0f9      	beq.n	800107a <__aeabi_fmul+0xce>
 8001086:	ea40 000c 	orr.w	r0, r0, ip
 800108a:	f093 0f00 	teq	r3, #0
 800108e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8001092:	bf02      	ittt	eq
 8001094:	0049      	lsleq	r1, r1, #1
 8001096:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800109a:	3b01      	subeq	r3, #1
 800109c:	d0f9      	beq.n	8001092 <__aeabi_fmul+0xe6>
 800109e:	ea41 010c 	orr.w	r1, r1, ip
 80010a2:	e78f      	b.n	8000fc4 <__aeabi_fmul+0x18>
 80010a4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010a8:	ea92 0f0c 	teq	r2, ip
 80010ac:	bf18      	it	ne
 80010ae:	ea93 0f0c 	teqne	r3, ip
 80010b2:	d00a      	beq.n	80010ca <__aeabi_fmul+0x11e>
 80010b4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010b8:	bf18      	it	ne
 80010ba:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010be:	d1d8      	bne.n	8001072 <__aeabi_fmul+0xc6>
 80010c0:	ea80 0001 	eor.w	r0, r0, r1
 80010c4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80010c8:	4770      	bx	lr
 80010ca:	f090 0f00 	teq	r0, #0
 80010ce:	bf17      	itett	ne
 80010d0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80010d4:	4608      	moveq	r0, r1
 80010d6:	f091 0f00 	teqne	r1, #0
 80010da:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80010de:	d014      	beq.n	800110a <__aeabi_fmul+0x15e>
 80010e0:	ea92 0f0c 	teq	r2, ip
 80010e4:	d101      	bne.n	80010ea <__aeabi_fmul+0x13e>
 80010e6:	0242      	lsls	r2, r0, #9
 80010e8:	d10f      	bne.n	800110a <__aeabi_fmul+0x15e>
 80010ea:	ea93 0f0c 	teq	r3, ip
 80010ee:	d103      	bne.n	80010f8 <__aeabi_fmul+0x14c>
 80010f0:	024b      	lsls	r3, r1, #9
 80010f2:	bf18      	it	ne
 80010f4:	4608      	movne	r0, r1
 80010f6:	d108      	bne.n	800110a <__aeabi_fmul+0x15e>
 80010f8:	ea80 0001 	eor.w	r0, r0, r1
 80010fc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8001100:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8001104:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001108:	4770      	bx	lr
 800110a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800110e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8001112:	4770      	bx	lr

08001114 <__aeabi_fdiv>:
 8001114:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8001118:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800111c:	bf1e      	ittt	ne
 800111e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8001122:	ea92 0f0c 	teqne	r2, ip
 8001126:	ea93 0f0c 	teqne	r3, ip
 800112a:	d069      	beq.n	8001200 <__aeabi_fdiv+0xec>
 800112c:	eba2 0203 	sub.w	r2, r2, r3
 8001130:	ea80 0c01 	eor.w	ip, r0, r1
 8001134:	0249      	lsls	r1, r1, #9
 8001136:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800113a:	d037      	beq.n	80011ac <__aeabi_fdiv+0x98>
 800113c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001140:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8001144:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001148:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800114c:	428b      	cmp	r3, r1
 800114e:	bf38      	it	cc
 8001150:	005b      	lslcc	r3, r3, #1
 8001152:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8001156:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800115a:	428b      	cmp	r3, r1
 800115c:	bf24      	itt	cs
 800115e:	1a5b      	subcs	r3, r3, r1
 8001160:	ea40 000c 	orrcs.w	r0, r0, ip
 8001164:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001168:	bf24      	itt	cs
 800116a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800116e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001172:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001176:	bf24      	itt	cs
 8001178:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800117c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001180:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001184:	bf24      	itt	cs
 8001186:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800118a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800118e:	011b      	lsls	r3, r3, #4
 8001190:	bf18      	it	ne
 8001192:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001196:	d1e0      	bne.n	800115a <__aeabi_fdiv+0x46>
 8001198:	2afd      	cmp	r2, #253	; 0xfd
 800119a:	f63f af50 	bhi.w	800103e <__aeabi_fmul+0x92>
 800119e:	428b      	cmp	r3, r1
 80011a0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80011a4:	bf08      	it	eq
 80011a6:	f020 0001 	biceq.w	r0, r0, #1
 80011aa:	4770      	bx	lr
 80011ac:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80011b0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80011b4:	327f      	adds	r2, #127	; 0x7f
 80011b6:	bfc2      	ittt	gt
 80011b8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80011bc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80011c0:	4770      	bxgt	lr
 80011c2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80011c6:	f04f 0300 	mov.w	r3, #0
 80011ca:	3a01      	subs	r2, #1
 80011cc:	e737      	b.n	800103e <__aeabi_fmul+0x92>
 80011ce:	f092 0f00 	teq	r2, #0
 80011d2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80011d6:	bf02      	ittt	eq
 80011d8:	0040      	lsleq	r0, r0, #1
 80011da:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80011de:	3a01      	subeq	r2, #1
 80011e0:	d0f9      	beq.n	80011d6 <__aeabi_fdiv+0xc2>
 80011e2:	ea40 000c 	orr.w	r0, r0, ip
 80011e6:	f093 0f00 	teq	r3, #0
 80011ea:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80011ee:	bf02      	ittt	eq
 80011f0:	0049      	lsleq	r1, r1, #1
 80011f2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80011f6:	3b01      	subeq	r3, #1
 80011f8:	d0f9      	beq.n	80011ee <__aeabi_fdiv+0xda>
 80011fa:	ea41 010c 	orr.w	r1, r1, ip
 80011fe:	e795      	b.n	800112c <__aeabi_fdiv+0x18>
 8001200:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001204:	ea92 0f0c 	teq	r2, ip
 8001208:	d108      	bne.n	800121c <__aeabi_fdiv+0x108>
 800120a:	0242      	lsls	r2, r0, #9
 800120c:	f47f af7d 	bne.w	800110a <__aeabi_fmul+0x15e>
 8001210:	ea93 0f0c 	teq	r3, ip
 8001214:	f47f af70 	bne.w	80010f8 <__aeabi_fmul+0x14c>
 8001218:	4608      	mov	r0, r1
 800121a:	e776      	b.n	800110a <__aeabi_fmul+0x15e>
 800121c:	ea93 0f0c 	teq	r3, ip
 8001220:	d104      	bne.n	800122c <__aeabi_fdiv+0x118>
 8001222:	024b      	lsls	r3, r1, #9
 8001224:	f43f af4c 	beq.w	80010c0 <__aeabi_fmul+0x114>
 8001228:	4608      	mov	r0, r1
 800122a:	e76e      	b.n	800110a <__aeabi_fmul+0x15e>
 800122c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001230:	bf18      	it	ne
 8001232:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001236:	d1ca      	bne.n	80011ce <__aeabi_fdiv+0xba>
 8001238:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800123c:	f47f af5c 	bne.w	80010f8 <__aeabi_fmul+0x14c>
 8001240:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001244:	f47f af3c 	bne.w	80010c0 <__aeabi_fmul+0x114>
 8001248:	e75f      	b.n	800110a <__aeabi_fmul+0x15e>
 800124a:	bf00      	nop

0800124c <__gesf2>:
 800124c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8001250:	e006      	b.n	8001260 <__cmpsf2+0x4>
 8001252:	bf00      	nop

08001254 <__lesf2>:
 8001254:	f04f 0c01 	mov.w	ip, #1
 8001258:	e002      	b.n	8001260 <__cmpsf2+0x4>
 800125a:	bf00      	nop

0800125c <__cmpsf2>:
 800125c:	f04f 0c01 	mov.w	ip, #1
 8001260:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001264:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001268:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800126c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001270:	bf18      	it	ne
 8001272:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001276:	d011      	beq.n	800129c <__cmpsf2+0x40>
 8001278:	b001      	add	sp, #4
 800127a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800127e:	bf18      	it	ne
 8001280:	ea90 0f01 	teqne	r0, r1
 8001284:	bf58      	it	pl
 8001286:	ebb2 0003 	subspl.w	r0, r2, r3
 800128a:	bf88      	it	hi
 800128c:	17c8      	asrhi	r0, r1, #31
 800128e:	bf38      	it	cc
 8001290:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001294:	bf18      	it	ne
 8001296:	f040 0001 	orrne.w	r0, r0, #1
 800129a:	4770      	bx	lr
 800129c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80012a0:	d102      	bne.n	80012a8 <__cmpsf2+0x4c>
 80012a2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80012a6:	d105      	bne.n	80012b4 <__cmpsf2+0x58>
 80012a8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80012ac:	d1e4      	bne.n	8001278 <__cmpsf2+0x1c>
 80012ae:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80012b2:	d0e1      	beq.n	8001278 <__cmpsf2+0x1c>
 80012b4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop

080012bc <__aeabi_cfrcmple>:
 80012bc:	4684      	mov	ip, r0
 80012be:	4608      	mov	r0, r1
 80012c0:	4661      	mov	r1, ip
 80012c2:	e7ff      	b.n	80012c4 <__aeabi_cfcmpeq>

080012c4 <__aeabi_cfcmpeq>:
 80012c4:	b50f      	push	{r0, r1, r2, r3, lr}
 80012c6:	f7ff ffc9 	bl	800125c <__cmpsf2>
 80012ca:	2800      	cmp	r0, #0
 80012cc:	bf48      	it	mi
 80012ce:	f110 0f00 	cmnmi.w	r0, #0
 80012d2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080012d4 <__aeabi_fcmpeq>:
 80012d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80012d8:	f7ff fff4 	bl	80012c4 <__aeabi_cfcmpeq>
 80012dc:	bf0c      	ite	eq
 80012de:	2001      	moveq	r0, #1
 80012e0:	2000      	movne	r0, #0
 80012e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80012e6:	bf00      	nop

080012e8 <__aeabi_fcmplt>:
 80012e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80012ec:	f7ff ffea 	bl	80012c4 <__aeabi_cfcmpeq>
 80012f0:	bf34      	ite	cc
 80012f2:	2001      	movcc	r0, #1
 80012f4:	2000      	movcs	r0, #0
 80012f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80012fa:	bf00      	nop

080012fc <__aeabi_fcmple>:
 80012fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001300:	f7ff ffe0 	bl	80012c4 <__aeabi_cfcmpeq>
 8001304:	bf94      	ite	ls
 8001306:	2001      	movls	r0, #1
 8001308:	2000      	movhi	r0, #0
 800130a:	f85d fb08 	ldr.w	pc, [sp], #8
 800130e:	bf00      	nop

08001310 <__aeabi_fcmpge>:
 8001310:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001314:	f7ff ffd2 	bl	80012bc <__aeabi_cfrcmple>
 8001318:	bf94      	ite	ls
 800131a:	2001      	movls	r0, #1
 800131c:	2000      	movhi	r0, #0
 800131e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001322:	bf00      	nop

08001324 <__aeabi_fcmpgt>:
 8001324:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001328:	f7ff ffc8 	bl	80012bc <__aeabi_cfrcmple>
 800132c:	bf34      	ite	cc
 800132e:	2001      	movcc	r0, #1
 8001330:	2000      	movcs	r0, #0
 8001332:	f85d fb08 	ldr.w	pc, [sp], #8
 8001336:	bf00      	nop

08001338 <__aeabi_f2uiz>:
 8001338:	0042      	lsls	r2, r0, #1
 800133a:	d20e      	bcs.n	800135a <__aeabi_f2uiz+0x22>
 800133c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001340:	d30b      	bcc.n	800135a <__aeabi_f2uiz+0x22>
 8001342:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001346:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800134a:	d409      	bmi.n	8001360 <__aeabi_f2uiz+0x28>
 800134c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001350:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001354:	fa23 f002 	lsr.w	r0, r3, r2
 8001358:	4770      	bx	lr
 800135a:	f04f 0000 	mov.w	r0, #0
 800135e:	4770      	bx	lr
 8001360:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001364:	d101      	bne.n	800136a <__aeabi_f2uiz+0x32>
 8001366:	0242      	lsls	r2, r0, #9
 8001368:	d102      	bne.n	8001370 <__aeabi_f2uiz+0x38>
 800136a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800136e:	4770      	bx	lr
 8001370:	f04f 0000 	mov.w	r0, #0
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop

08001378 <__aeabi_uldivmod>:
 8001378:	b953      	cbnz	r3, 8001390 <__aeabi_uldivmod+0x18>
 800137a:	b94a      	cbnz	r2, 8001390 <__aeabi_uldivmod+0x18>
 800137c:	2900      	cmp	r1, #0
 800137e:	bf08      	it	eq
 8001380:	2800      	cmpeq	r0, #0
 8001382:	bf1c      	itt	ne
 8001384:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8001388:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800138c:	f000 b96e 	b.w	800166c <__aeabi_idiv0>
 8001390:	f1ad 0c08 	sub.w	ip, sp, #8
 8001394:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001398:	f000 f806 	bl	80013a8 <__udivmoddi4>
 800139c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80013a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80013a4:	b004      	add	sp, #16
 80013a6:	4770      	bx	lr

080013a8 <__udivmoddi4>:
 80013a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80013ac:	9e08      	ldr	r6, [sp, #32]
 80013ae:	460d      	mov	r5, r1
 80013b0:	4604      	mov	r4, r0
 80013b2:	468e      	mov	lr, r1
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	f040 8083 	bne.w	80014c0 <__udivmoddi4+0x118>
 80013ba:	428a      	cmp	r2, r1
 80013bc:	4617      	mov	r7, r2
 80013be:	d947      	bls.n	8001450 <__udivmoddi4+0xa8>
 80013c0:	fab2 f382 	clz	r3, r2
 80013c4:	b14b      	cbz	r3, 80013da <__udivmoddi4+0x32>
 80013c6:	f1c3 0120 	rsb	r1, r3, #32
 80013ca:	fa05 fe03 	lsl.w	lr, r5, r3
 80013ce:	fa20 f101 	lsr.w	r1, r0, r1
 80013d2:	409f      	lsls	r7, r3
 80013d4:	ea41 0e0e 	orr.w	lr, r1, lr
 80013d8:	409c      	lsls	r4, r3
 80013da:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80013de:	fbbe fcf8 	udiv	ip, lr, r8
 80013e2:	fa1f f987 	uxth.w	r9, r7
 80013e6:	fb08 e21c 	mls	r2, r8, ip, lr
 80013ea:	fb0c f009 	mul.w	r0, ip, r9
 80013ee:	0c21      	lsrs	r1, r4, #16
 80013f0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80013f4:	4290      	cmp	r0, r2
 80013f6:	d90a      	bls.n	800140e <__udivmoddi4+0x66>
 80013f8:	18ba      	adds	r2, r7, r2
 80013fa:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 80013fe:	f080 8118 	bcs.w	8001632 <__udivmoddi4+0x28a>
 8001402:	4290      	cmp	r0, r2
 8001404:	f240 8115 	bls.w	8001632 <__udivmoddi4+0x28a>
 8001408:	f1ac 0c02 	sub.w	ip, ip, #2
 800140c:	443a      	add	r2, r7
 800140e:	1a12      	subs	r2, r2, r0
 8001410:	fbb2 f0f8 	udiv	r0, r2, r8
 8001414:	fb08 2210 	mls	r2, r8, r0, r2
 8001418:	fb00 f109 	mul.w	r1, r0, r9
 800141c:	b2a4      	uxth	r4, r4
 800141e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8001422:	42a1      	cmp	r1, r4
 8001424:	d909      	bls.n	800143a <__udivmoddi4+0x92>
 8001426:	193c      	adds	r4, r7, r4
 8001428:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800142c:	f080 8103 	bcs.w	8001636 <__udivmoddi4+0x28e>
 8001430:	42a1      	cmp	r1, r4
 8001432:	f240 8100 	bls.w	8001636 <__udivmoddi4+0x28e>
 8001436:	3802      	subs	r0, #2
 8001438:	443c      	add	r4, r7
 800143a:	1a64      	subs	r4, r4, r1
 800143c:	2100      	movs	r1, #0
 800143e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8001442:	b11e      	cbz	r6, 800144c <__udivmoddi4+0xa4>
 8001444:	2200      	movs	r2, #0
 8001446:	40dc      	lsrs	r4, r3
 8001448:	e9c6 4200 	strd	r4, r2, [r6]
 800144c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001450:	b902      	cbnz	r2, 8001454 <__udivmoddi4+0xac>
 8001452:	deff      	udf	#255	; 0xff
 8001454:	fab2 f382 	clz	r3, r2
 8001458:	2b00      	cmp	r3, #0
 800145a:	d14f      	bne.n	80014fc <__udivmoddi4+0x154>
 800145c:	1a8d      	subs	r5, r1, r2
 800145e:	2101      	movs	r1, #1
 8001460:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8001464:	fa1f f882 	uxth.w	r8, r2
 8001468:	fbb5 fcfe 	udiv	ip, r5, lr
 800146c:	fb0e 551c 	mls	r5, lr, ip, r5
 8001470:	fb08 f00c 	mul.w	r0, r8, ip
 8001474:	0c22      	lsrs	r2, r4, #16
 8001476:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800147a:	42a8      	cmp	r0, r5
 800147c:	d907      	bls.n	800148e <__udivmoddi4+0xe6>
 800147e:	197d      	adds	r5, r7, r5
 8001480:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
 8001484:	d202      	bcs.n	800148c <__udivmoddi4+0xe4>
 8001486:	42a8      	cmp	r0, r5
 8001488:	f200 80e9 	bhi.w	800165e <__udivmoddi4+0x2b6>
 800148c:	4694      	mov	ip, r2
 800148e:	1a2d      	subs	r5, r5, r0
 8001490:	fbb5 f0fe 	udiv	r0, r5, lr
 8001494:	fb0e 5510 	mls	r5, lr, r0, r5
 8001498:	fb08 f800 	mul.w	r8, r8, r0
 800149c:	b2a4      	uxth	r4, r4
 800149e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80014a2:	45a0      	cmp	r8, r4
 80014a4:	d907      	bls.n	80014b6 <__udivmoddi4+0x10e>
 80014a6:	193c      	adds	r4, r7, r4
 80014a8:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80014ac:	d202      	bcs.n	80014b4 <__udivmoddi4+0x10c>
 80014ae:	45a0      	cmp	r8, r4
 80014b0:	f200 80d9 	bhi.w	8001666 <__udivmoddi4+0x2be>
 80014b4:	4610      	mov	r0, r2
 80014b6:	eba4 0408 	sub.w	r4, r4, r8
 80014ba:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80014be:	e7c0      	b.n	8001442 <__udivmoddi4+0x9a>
 80014c0:	428b      	cmp	r3, r1
 80014c2:	d908      	bls.n	80014d6 <__udivmoddi4+0x12e>
 80014c4:	2e00      	cmp	r6, #0
 80014c6:	f000 80b1 	beq.w	800162c <__udivmoddi4+0x284>
 80014ca:	2100      	movs	r1, #0
 80014cc:	e9c6 0500 	strd	r0, r5, [r6]
 80014d0:	4608      	mov	r0, r1
 80014d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80014d6:	fab3 f183 	clz	r1, r3
 80014da:	2900      	cmp	r1, #0
 80014dc:	d14b      	bne.n	8001576 <__udivmoddi4+0x1ce>
 80014de:	42ab      	cmp	r3, r5
 80014e0:	d302      	bcc.n	80014e8 <__udivmoddi4+0x140>
 80014e2:	4282      	cmp	r2, r0
 80014e4:	f200 80b9 	bhi.w	800165a <__udivmoddi4+0x2b2>
 80014e8:	1a84      	subs	r4, r0, r2
 80014ea:	eb65 0303 	sbc.w	r3, r5, r3
 80014ee:	2001      	movs	r0, #1
 80014f0:	469e      	mov	lr, r3
 80014f2:	2e00      	cmp	r6, #0
 80014f4:	d0aa      	beq.n	800144c <__udivmoddi4+0xa4>
 80014f6:	e9c6 4e00 	strd	r4, lr, [r6]
 80014fa:	e7a7      	b.n	800144c <__udivmoddi4+0xa4>
 80014fc:	409f      	lsls	r7, r3
 80014fe:	f1c3 0220 	rsb	r2, r3, #32
 8001502:	40d1      	lsrs	r1, r2
 8001504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001508:	fbb1 f0fe 	udiv	r0, r1, lr
 800150c:	fa1f f887 	uxth.w	r8, r7
 8001510:	fb0e 1110 	mls	r1, lr, r0, r1
 8001514:	fa24 f202 	lsr.w	r2, r4, r2
 8001518:	409d      	lsls	r5, r3
 800151a:	fb00 fc08 	mul.w	ip, r0, r8
 800151e:	432a      	orrs	r2, r5
 8001520:	0c15      	lsrs	r5, r2, #16
 8001522:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8001526:	45ac      	cmp	ip, r5
 8001528:	fa04 f403 	lsl.w	r4, r4, r3
 800152c:	d909      	bls.n	8001542 <__udivmoddi4+0x19a>
 800152e:	197d      	adds	r5, r7, r5
 8001530:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8001534:	f080 808f 	bcs.w	8001656 <__udivmoddi4+0x2ae>
 8001538:	45ac      	cmp	ip, r5
 800153a:	f240 808c 	bls.w	8001656 <__udivmoddi4+0x2ae>
 800153e:	3802      	subs	r0, #2
 8001540:	443d      	add	r5, r7
 8001542:	eba5 050c 	sub.w	r5, r5, ip
 8001546:	fbb5 f1fe 	udiv	r1, r5, lr
 800154a:	fb0e 5c11 	mls	ip, lr, r1, r5
 800154e:	fb01 f908 	mul.w	r9, r1, r8
 8001552:	b295      	uxth	r5, r2
 8001554:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8001558:	45a9      	cmp	r9, r5
 800155a:	d907      	bls.n	800156c <__udivmoddi4+0x1c4>
 800155c:	197d      	adds	r5, r7, r5
 800155e:	f101 32ff 	add.w	r2, r1, #4294967295	; 0xffffffff
 8001562:	d274      	bcs.n	800164e <__udivmoddi4+0x2a6>
 8001564:	45a9      	cmp	r9, r5
 8001566:	d972      	bls.n	800164e <__udivmoddi4+0x2a6>
 8001568:	3902      	subs	r1, #2
 800156a:	443d      	add	r5, r7
 800156c:	eba5 0509 	sub.w	r5, r5, r9
 8001570:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001574:	e778      	b.n	8001468 <__udivmoddi4+0xc0>
 8001576:	f1c1 0720 	rsb	r7, r1, #32
 800157a:	408b      	lsls	r3, r1
 800157c:	fa22 fc07 	lsr.w	ip, r2, r7
 8001580:	ea4c 0c03 	orr.w	ip, ip, r3
 8001584:	fa25 f407 	lsr.w	r4, r5, r7
 8001588:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800158c:	fbb4 f9fe 	udiv	r9, r4, lr
 8001590:	fa1f f88c 	uxth.w	r8, ip
 8001594:	fb0e 4419 	mls	r4, lr, r9, r4
 8001598:	fa20 f307 	lsr.w	r3, r0, r7
 800159c:	fb09 fa08 	mul.w	sl, r9, r8
 80015a0:	408d      	lsls	r5, r1
 80015a2:	431d      	orrs	r5, r3
 80015a4:	0c2b      	lsrs	r3, r5, #16
 80015a6:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80015aa:	45a2      	cmp	sl, r4
 80015ac:	fa02 f201 	lsl.w	r2, r2, r1
 80015b0:	fa00 f301 	lsl.w	r3, r0, r1
 80015b4:	d909      	bls.n	80015ca <__udivmoddi4+0x222>
 80015b6:	eb1c 0404 	adds.w	r4, ip, r4
 80015ba:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80015be:	d248      	bcs.n	8001652 <__udivmoddi4+0x2aa>
 80015c0:	45a2      	cmp	sl, r4
 80015c2:	d946      	bls.n	8001652 <__udivmoddi4+0x2aa>
 80015c4:	f1a9 0902 	sub.w	r9, r9, #2
 80015c8:	4464      	add	r4, ip
 80015ca:	eba4 040a 	sub.w	r4, r4, sl
 80015ce:	fbb4 f0fe 	udiv	r0, r4, lr
 80015d2:	fb0e 4410 	mls	r4, lr, r0, r4
 80015d6:	fb00 fa08 	mul.w	sl, r0, r8
 80015da:	b2ad      	uxth	r5, r5
 80015dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80015e0:	45a2      	cmp	sl, r4
 80015e2:	d908      	bls.n	80015f6 <__udivmoddi4+0x24e>
 80015e4:	eb1c 0404 	adds.w	r4, ip, r4
 80015e8:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 80015ec:	d22d      	bcs.n	800164a <__udivmoddi4+0x2a2>
 80015ee:	45a2      	cmp	sl, r4
 80015f0:	d92b      	bls.n	800164a <__udivmoddi4+0x2a2>
 80015f2:	3802      	subs	r0, #2
 80015f4:	4464      	add	r4, ip
 80015f6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80015fa:	fba0 8902 	umull	r8, r9, r0, r2
 80015fe:	eba4 040a 	sub.w	r4, r4, sl
 8001602:	454c      	cmp	r4, r9
 8001604:	46c6      	mov	lr, r8
 8001606:	464d      	mov	r5, r9
 8001608:	d319      	bcc.n	800163e <__udivmoddi4+0x296>
 800160a:	d016      	beq.n	800163a <__udivmoddi4+0x292>
 800160c:	b15e      	cbz	r6, 8001626 <__udivmoddi4+0x27e>
 800160e:	ebb3 020e 	subs.w	r2, r3, lr
 8001612:	eb64 0405 	sbc.w	r4, r4, r5
 8001616:	fa04 f707 	lsl.w	r7, r4, r7
 800161a:	fa22 f301 	lsr.w	r3, r2, r1
 800161e:	431f      	orrs	r7, r3
 8001620:	40cc      	lsrs	r4, r1
 8001622:	e9c6 7400 	strd	r7, r4, [r6]
 8001626:	2100      	movs	r1, #0
 8001628:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800162c:	4631      	mov	r1, r6
 800162e:	4630      	mov	r0, r6
 8001630:	e70c      	b.n	800144c <__udivmoddi4+0xa4>
 8001632:	468c      	mov	ip, r1
 8001634:	e6eb      	b.n	800140e <__udivmoddi4+0x66>
 8001636:	4610      	mov	r0, r2
 8001638:	e6ff      	b.n	800143a <__udivmoddi4+0x92>
 800163a:	4543      	cmp	r3, r8
 800163c:	d2e6      	bcs.n	800160c <__udivmoddi4+0x264>
 800163e:	ebb8 0e02 	subs.w	lr, r8, r2
 8001642:	eb69 050c 	sbc.w	r5, r9, ip
 8001646:	3801      	subs	r0, #1
 8001648:	e7e0      	b.n	800160c <__udivmoddi4+0x264>
 800164a:	4628      	mov	r0, r5
 800164c:	e7d3      	b.n	80015f6 <__udivmoddi4+0x24e>
 800164e:	4611      	mov	r1, r2
 8001650:	e78c      	b.n	800156c <__udivmoddi4+0x1c4>
 8001652:	4681      	mov	r9, r0
 8001654:	e7b9      	b.n	80015ca <__udivmoddi4+0x222>
 8001656:	4608      	mov	r0, r1
 8001658:	e773      	b.n	8001542 <__udivmoddi4+0x19a>
 800165a:	4608      	mov	r0, r1
 800165c:	e749      	b.n	80014f2 <__udivmoddi4+0x14a>
 800165e:	f1ac 0c02 	sub.w	ip, ip, #2
 8001662:	443d      	add	r5, r7
 8001664:	e713      	b.n	800148e <__udivmoddi4+0xe6>
 8001666:	3802      	subs	r0, #2
 8001668:	443c      	add	r4, r7
 800166a:	e724      	b.n	80014b6 <__udivmoddi4+0x10e>

0800166c <__aeabi_idiv0>:
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop

08001670 <dmaStreamAllocI.part.0.constprop.0>:
 *                      structure.
 * @retval NULL         if a/the stream is not available.
 *
 * @iclass
 */
const stm32_dma_stream_t *dmaStreamAllocI(uint32_t id,
 8001670:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    osalDbgCheck(false);
    return NULL;
  }

  for (i = startid; i <= endid; i++) {
    uint32_t mask = (1U << i);
 8001674:	2601      	movs	r6, #1
    if ((dma.allocated_mask & mask) == 0U) {
 8001676:	4c29      	ldr	r4, [pc, #164]	; (800171c <dmaStreamAllocI.part.0.constprop.0+0xac>)
    uint32_t mask = (1U << i);
 8001678:	fa06 f500 	lsl.w	r5, r6, r0
    if ((dma.allocated_mask & mask) == 0U) {
 800167c:	6822      	ldr	r2, [r4, #0]
 800167e:	4215      	tst	r5, r2

      return dmastp;
    }
  }

  return NULL;
 8001680:	bf18      	it	ne
 8001682:	2000      	movne	r0, #0
    if ((dma.allocated_mask & mask) == 0U) {
 8001684:	d001      	beq.n	800168a <dmaStreamAllocI.part.0.constprop.0+0x1a>
}
 8001686:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800168a:	4603      	mov	r3, r0
        rccEnableDMA1(true);
 800168c:	f8df c098 	ldr.w	ip, [pc, #152]	; 8001728 <dmaStreamAllocI.part.0.constprop.0+0xb8>
      dma.allocated_mask  |= mask;
 8001690:	432a      	orrs	r2, r5
 8001692:	6022      	str	r2, [r4, #0]
        rccEnableDMA1(true);
 8001694:	f8dc 0014 	ldr.w	r0, [ip, #20]
      dma.streams[i].func  = func;
 8001698:	199a      	adds	r2, r3, r6
 800169a:	f844 1032 	str.w	r1, [r4, r2, lsl #3]
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 800169e:	4f20      	ldr	r7, [pc, #128]	; (8001720 <dmaStreamAllocI.part.0.constprop.0+0xb0>)
      dma.streams[i].param = param;
 80016a0:	4920      	ldr	r1, [pc, #128]	; (8001724 <dmaStreamAllocI.part.0.constprop.0+0xb4>)
        rccEnableDMA1(true);
 80016a2:	ea40 0e06 	orr.w	lr, r0, r6
      dma.streams[i].param = param;
 80016a6:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 80016aa:	6051      	str	r1, [r2, #4]
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 80016ac:	eb07 1003 	add.w	r0, r7, r3, lsl #4
        rccEnableDMA1(true);
 80016b0:	f8cc e014 	str.w	lr, [ip, #20]
        if ((dma.isr_mask & dmastp->cmask) == 0U) {
 80016b4:	6882      	ldr	r2, [r0, #8]
 80016b6:	f8d4 e004 	ldr.w	lr, [r4, #4]
        rccEnableDMA1(true);
 80016ba:	f8dc 1014 	ldr.w	r1, [ip, #20]
        if ((dma.isr_mask & dmastp->cmask) == 0U) {
 80016be:	ea1e 0f02 	tst.w	lr, r2
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 80016c2:	ea4f 1303 	mov.w	r3, r3, lsl #4
        if ((dma.isr_mask & dmastp->cmask) == 0U) {
 80016c6:	d012      	beq.n	80016ee <dmaStreamAllocI.part.0.constprop.0+0x7e>
      dmaStreamDisable(dmastp);
 80016c8:	210e      	movs	r1, #14
      dmastp->channel->CCR = STM32_DMA_CCR_RESET_VALUE;
 80016ca:	f04f 0c00 	mov.w	ip, #0
      dmaStreamDisable(dmastp);
 80016ce:	18fe      	adds	r6, r7, r3
 80016d0:	6872      	ldr	r2, [r6, #4]
 80016d2:	58ff      	ldr	r7, [r7, r3]
 80016d4:	7b76      	ldrb	r6, [r6, #13]
        dma.isr_mask |= mask;
 80016d6:	ea45 030e 	orr.w	r3, r5, lr
      dmaStreamDisable(dmastp);
 80016da:	6815      	ldr	r5, [r2, #0]
 80016dc:	40b1      	lsls	r1, r6
 80016de:	f025 050f 	bic.w	r5, r5, #15
 80016e2:	6015      	str	r5, [r2, #0]
        dma.isr_mask |= mask;
 80016e4:	6063      	str	r3, [r4, #4]
      dmaStreamDisable(dmastp);
 80016e6:	6079      	str	r1, [r7, #4]
      dmastp->channel->CCR = STM32_DMA_CCR_RESET_VALUE;
 80016e8:	f8c2 c000 	str.w	ip, [r2]
 80016ec:	e7cb      	b.n	8001686 <dmaStreamAllocI.part.0.constprop.0+0x16>

#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = (NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                            (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80016ee:	f04f 0c50 	mov.w	ip, #80	; 0x50
          nvicEnableVector(dmastp->vector, priority);
 80016f2:	7bc2      	ldrb	r2, [r0, #15]
#endif
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80016f4:	0951      	lsrs	r1, r2, #5
 80016f6:	0089      	lsls	r1, r1, #2
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80016f8:	f102 4860 	add.w	r8, r2, #3758096384	; 0xe0000000
 80016fc:	f101 4160 	add.w	r1, r1, #3758096384	; 0xe0000000
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001700:	f002 021f 	and.w	r2, r2, #31
 8001704:	f501 4161 	add.w	r1, r1, #57600	; 0xe100
 8001708:	fa06 f202 	lsl.w	r2, r6, r2
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 800170c:	f508 4861 	add.w	r8, r8, #57600	; 0xe100
 8001710:	f888 c300 	strb.w	ip, [r8, #768]	; 0x300
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001714:	f8c1 2180 	str.w	r2, [r1, #384]	; 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8001718:	600a      	str	r2, [r1, #0]
 800171a:	e7d5      	b.n	80016c8 <dmaStreamAllocI.part.0.constprop.0+0x58>
 800171c:	20000ff0 	.word	0x20000ff0
 8001720:	0800717c 	.word	0x0800717c
 8001724:	20000d30 	.word	0x20000d30
 8001728:	40021000 	.word	0x40021000
 800172c:	00000000 	.word	0x00000000

08001730 <get_pos_u16.constprop.0>:
        }
      }
  }
  return table->t_length-1;
}
uint16_t get_pos_u16(table_1d_u16_t * table, uint16_t x){ //finds the nearest position,
 8001730:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001734:	4605      	mov	r5, r0
  // if return value is > 0xFF input value rails at max or min
  uint16_t index;
  // First check boundaries
  if (x >= (table->in[table->t_length-1])) {
 8001736:	4a21      	ldr	r2, [pc, #132]	; (80017bc <get_pos_u16.constprop.0+0x8c>)
 8001738:	8810      	ldrh	r0, [r2, #0]
 800173a:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
 800173e:	3801      	subs	r0, #1
 8001740:	42ab      	cmp	r3, r5
 8001742:	d917      	bls.n	8001774 <get_pos_u16.constprop.0+0x44>
     /* x-value too large, saturate to max y-value */
      return (uint16_t)((table->t_length-1));
  }
  else if (x <= (table->in[0])) {
 8001744:	8856      	ldrh	r6, [r2, #2]
 8001746:	42b5      	cmp	r5, r6
 8001748:	d918      	bls.n	800177c <get_pos_u16.constprop.0+0x4c>
     /* x-value too small, saturate to min y-value */
      return 0;
  }
  /* Find the nearest segment that holds x */
  for (index = 0; index<(table->t_length-1); index++){
 800174a:	2800      	cmp	r0, #0
 800174c:	dd12      	ble.n	8001774 <get_pos_u16.constprop.0+0x44>
 800174e:	2400      	movs	r4, #0
 8001750:	4623      	mov	r3, r4
 8001752:	e000      	b.n	8001756 <get_pos_u16.constprop.0+0x26>
 8001754:	884e      	ldrh	r6, [r1, #2]
      if ((table->in[index] <= x) && (table->in[index+1] >= x)){
 8001756:	42b5      	cmp	r5, r6
 8001758:	eb02 0343 	add.w	r3, r2, r3, lsl #1
  for (index = 0; index<(table->t_length-1); index++){
 800175c:	f104 0101 	add.w	r1, r4, #1
      if ((table->in[index] <= x) && (table->in[index+1] >= x)){
 8001760:	d302      	bcc.n	8001768 <get_pos_u16.constprop.0+0x38>
 8001762:	889f      	ldrh	r7, [r3, #4]
 8001764:	42bd      	cmp	r5, r7
 8001766:	d90d      	bls.n	8001784 <get_pos_u16.constprop.0+0x54>
  for (index = 0; index<(table->t_length-1); index++){
 8001768:	b28c      	uxth	r4, r1
 800176a:	42a0      	cmp	r0, r4
 800176c:	4623      	mov	r3, r4
 800176e:	eb02 0144 	add.w	r1, r2, r4, lsl #1
 8001772:	dcef      	bgt.n	8001754 <get_pos_u16.constprop.0+0x24>
          if (x > middle) return index;
          else return index + 1;
        }
      }
  }
  return table->t_length-1;
 8001774:	b284      	uxth	r4, r0
}
 8001776:	4620      	mov	r0, r4
 8001778:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return 0;
 800177c:	2400      	movs	r4, #0
}
 800177e:	4620      	mov	r0, r4
 8001780:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        float middle = (table->in[index] + table->in[index + 1]) / 2;
 8001784:	19f0      	adds	r0, r6, r7
 8001786:	1040      	asrs	r0, r0, #1
 8001788:	f7ff fbbc 	bl	8000f04 <__aeabi_i2f>
        if (table->in[index] < table->in[index + 1]){ //rising slope
 800178c:	42b7      	cmp	r7, r6
        float middle = (table->in[index] + table->in[index + 1]) / 2;
 800178e:	4680      	mov	r8, r0
          if (x < middle) return index;
 8001790:	4628      	mov	r0, r5
        if (table->in[index] < table->in[index + 1]){ //rising slope
 8001792:	d90a      	bls.n	80017aa <get_pos_u16.constprop.0+0x7a>
          if (x < middle) return index;
 8001794:	f7ff fbb6 	bl	8000f04 <__aeabi_i2f>
 8001798:	4601      	mov	r1, r0
 800179a:	4640      	mov	r0, r8
 800179c:	f7ff fdc2 	bl	8001324 <__aeabi_fcmpgt>
 80017a0:	2800      	cmp	r0, #0
 80017a2:	d1e8      	bne.n	8001776 <get_pos_u16.constprop.0+0x46>
          else return index + 1;
 80017a4:	3401      	adds	r4, #1
 80017a6:	b2a4      	uxth	r4, r4
 80017a8:	e7e5      	b.n	8001776 <get_pos_u16.constprop.0+0x46>
          if (x > middle) return index;
 80017aa:	f7ff fbab 	bl	8000f04 <__aeabi_i2f>
 80017ae:	4601      	mov	r1, r0
 80017b0:	4640      	mov	r0, r8
 80017b2:	f7ff fd99 	bl	80012e8 <__aeabi_fcmplt>
 80017b6:	2800      	cmp	r0, #0
 80017b8:	d1dd      	bne.n	8001776 <get_pos_u16.constprop.0+0x46>
 80017ba:	e7f3      	b.n	80017a4 <get_pos_u16.constprop.0+0x74>
 80017bc:	20000800 	.word	0x20000800

080017c0 <chCoreAllocFromTop>:
  \details Assigns the given value to the Base Priority register.
  \param [in]    basePri  Base Priority value to set
 */
__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80017c0:	2320      	movs	r3, #32
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
 80017c2:	b430      	push	{r4, r5}
 80017c4:	f383 8811 	msr	BASEPRI, r3
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 80017c8:	4b0b      	ldr	r3, [pc, #44]	; (80017f8 <chCoreAllocFromTop+0x38>)
 80017ca:	4249      	negs	r1, r1
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 80017cc:	e9d3 4500 	ldrd	r4, r5, [r3]
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 80017d0:	1a28      	subs	r0, r5, r0
 80017d2:	4008      	ands	r0, r1
  prev = p - offset;
 80017d4:	1a82      	subs	r2, r0, r2
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 80017d6:	42a2      	cmp	r2, r4
 80017d8:	d307      	bcc.n	80017ea <chCoreAllocFromTop+0x2a>
 80017da:	4295      	cmp	r5, r2
 80017dc:	d305      	bcc.n	80017ea <chCoreAllocFromTop+0x2a>
  ch_memcore.topmem = prev;
 80017de:	605a      	str	r2, [r3, #4]
 80017e0:	2300      	movs	r3, #0
 80017e2:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocFromTopI(size, align, offset);
  chSysUnlock();

  return p;
}
 80017e6:	bc30      	pop	{r4, r5}
 80017e8:	4770      	bx	lr
    return NULL;
 80017ea:	2000      	movs	r0, #0
 80017ec:	2300      	movs	r3, #0
 80017ee:	f383 8811 	msr	BASEPRI, r3
}
 80017f2:	bc30      	pop	{r4, r5}
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	20000fc8 	.word	0x20000fc8
 80017fc:	00000000 	.word	0x00000000

08001800 <notify2>:

#if STM32_SERIAL_USE_USART2 || defined(__DOXYGEN__)
static void notify2(io_queue_t *qp) {

  (void)qp;
  USART2->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8001800:	4a02      	ldr	r2, [pc, #8]	; (800180c <notify2+0xc>)
 8001802:	68d3      	ldr	r3, [r2, #12]
 8001804:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001808:	60d3      	str	r3, [r2, #12]
}
 800180a:	4770      	bx	lr
 800180c:	40004400 	.word	0x40004400

08001810 <ch_Speed>:
    pwmEnableChannel(&PWMD4, 3, PWM_PERCENTAGE_TO_WIDTH(&PWMD4, 5000));
}
void ch_Speed(uint16_t speed){
    //table lookup here!
    //ch_PWM_Freq(read_table_u16(&(cudata.configstruct.table0), speed));
    pwmEnableChannel(&PWMD4, 2, PWM_PERCENTAGE_TO_WIDTH(&PWMD4, speed));
 8001810:	4a12      	ldr	r2, [pc, #72]	; (800185c <ch_Speed+0x4c>)
 8001812:	4913      	ldr	r1, [pc, #76]	; (8001860 <ch_Speed+0x50>)
 8001814:	6893      	ldr	r3, [r2, #8]
void ch_Speed(uint16_t speed){
 8001816:	b410      	push	{r4}
    pwmEnableChannel(&PWMD4, 2, PWM_PERCENTAGE_TO_WIDTH(&PWMD4, speed));
 8001818:	fb03 f300 	mul.w	r3, r3, r0
 800181c:	fba1 1303 	umull	r1, r3, r1, r3
 8001820:	2420      	movs	r4, #32
 8001822:	0b5b      	lsrs	r3, r3, #13
 8001824:	f384 8811 	msr	BASEPRI, r4

  osalSysLock();

  osalDbgAssert(pwmp->state == PWM_READY, "not ready");

  pwmEnableChannelI(pwmp, channel, width);
 8001828:	68d1      	ldr	r1, [r2, #12]
                            pwmchannel_t channel,
                            pwmcnt_t width) {

  /* Changing channel duty cycle on the fly.*/
#if STM32_TIM_MAX_CHANNELS <= 4
  pwmp->tim->CCR[channel] = width;
 800182a:	6990      	ldr	r0, [r2, #24]
 800182c:	f041 0104 	orr.w	r1, r1, #4
 8001830:	63c3      	str	r3, [r0, #60]	; 0x3c
 8001832:	60d1      	str	r1, [r2, #12]
 8001834:	2300      	movs	r3, #0
 8001836:	f383 8811 	msr	BASEPRI, r3
 800183a:	f384 8811 	msr	BASEPRI, r4
 *
 * @notapi
 */
void pwm_lld_enable_channel_notification(PWMDriver *pwmp,
                                         pwmchannel_t channel) {
  uint32_t dier = pwmp->tim->DIER;
 800183e:	6992      	ldr	r2, [r2, #24]
 8001840:	68d3      	ldr	r3, [r2, #12]
  osalDbgAssert(channel < 4, "callback not supported");
#endif

  /* If the IRQ is not already enabled care must be taken to clear it,
     it is probably already pending because the timer is running.*/
  if ((dier & (2 << channel)) == 0) {
 8001842:	0719      	lsls	r1, r3, #28
 8001844:	d405      	bmi.n	8001852 <ch_Speed+0x42>
    pwmp->tim->SR   = ~(2 << channel);
 8001846:	f06f 0108 	mvn.w	r1, #8
    pwmp->tim->DIER = dier | (2 << channel);
 800184a:	f043 0308 	orr.w	r3, r3, #8
    pwmp->tim->SR   = ~(2 << channel);
 800184e:	6111      	str	r1, [r2, #16]
    pwmp->tim->DIER = dier | (2 << channel);
 8001850:	60d3      	str	r3, [r2, #12]
 8001852:	2300      	movs	r3, #0
 8001854:	f383 8811 	msr	BASEPRI, r3
    pwmEnableChannelNotification(&PWMD4, 2);
}
 8001858:	bc10      	pop	{r4}
 800185a:	4770      	bx	lr
 800185c:	20000d98 	.word	0x20000d98
 8001860:	d1b71759 	.word	0xd1b71759
	...

08001870 <icuoverflowcb>:
    cnt = 0;
 8001870:	2000      	movs	r0, #0
    speed_in = 0;
 8001872:	2200      	movs	r2, #0
    cnt = 0;
 8001874:	4902      	ldr	r1, [pc, #8]	; (8001880 <icuoverflowcb+0x10>)
    speed_in = 0;
 8001876:	4b03      	ldr	r3, [pc, #12]	; (8001884 <icuoverflowcb+0x14>)
    cnt = 0;
 8001878:	8008      	strh	r0, [r1, #0]
    speed_in = 0;
 800187a:	601a      	str	r2, [r3, #0]
}
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	20000fd0 	.word	0x20000fd0
 8001884:	20001278 	.word	0x20001278
	...

08001890 <icuperiodcb>:
  last_period = (float)icuGetPeriodX(icup);
 8001890:	6943      	ldr	r3, [r0, #20]
static void icuperiodcb(ICUDriver *icup) {
 8001892:	b510      	push	{r4, lr}
  last_period = (float)icuGetPeriodX(icup);
 8001894:	6818      	ldr	r0, [r3, #0]
 8001896:	4c06      	ldr	r4, [pc, #24]	; (80018b0 <icuperiodcb+0x20>)
 8001898:	3001      	adds	r0, #1
 800189a:	f7ff fb2f 	bl	8000efc <__aeabi_ui2f>
 800189e:	f7ff fd4b 	bl	8001338 <__aeabi_f2uiz>
    cnt++;
 80018a2:	4a04      	ldr	r2, [pc, #16]	; (80018b4 <icuperiodcb+0x24>)
  last_period = (float)icuGetPeriodX(icup);
 80018a4:	6020      	str	r0, [r4, #0]
    cnt++;
 80018a6:	8813      	ldrh	r3, [r2, #0]
 80018a8:	3301      	adds	r3, #1
 80018aa:	8013      	strh	r3, [r2, #0]
}
 80018ac:	bd10      	pop	{r4, pc}
 80018ae:	bf00      	nop
 80018b0:	20001268 	.word	0x20001268
 80018b4:	20000fd0 	.word	0x20000fd0
	...

080018c0 <eepfs_getposition>:
msg_t eepfs_getposition(void *ip) {

  osalDbgCheck((ip != NULL) && (((EepromFileStream *)ip)->vmt != NULL));

  return ((EepromFileStream *)ip)->position;
}
 80018c0:	6880      	ldr	r0, [r0, #8]
 80018c2:	4770      	bx	lr
	...

080018d0 <_port_irq_epilogue>:
 80018d0:	2320      	movs	r3, #32
 80018d2:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to _port_switch_from_isr().
 */
void _port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 80018d6:	4b0d      	ldr	r3, [pc, #52]	; (800190c <_port_irq_epilogue+0x3c>)
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 80018de:	d102      	bne.n	80018e6 <_port_irq_epilogue+0x16>
 80018e0:	f383 8811 	msr	BASEPRI, r3
    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
  }
  port_unlock_from_isr();
}
 80018e4:	4770      	bx	lr
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80018e6:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 80018ea:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
 80018ee:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 80018f0:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80018f2:	f383 8809 	msr	PSP, r3
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
  tprio_t p1 = firstprio(&ch.rlist.queue);
 80018f6:	4a06      	ldr	r2, [pc, #24]	; (8001910 <_port_irq_epilogue+0x40>)
 80018f8:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->prio;
 80018fa:	6952      	ldr	r2, [r2, #20]
    if (chSchIsPreemptionRequired()) {
 80018fc:	6889      	ldr	r1, [r1, #8]
 80018fe:	6892      	ldr	r2, [r2, #8]
 8001900:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)_port_switch_from_isr;
 8001902:	bf8c      	ite	hi
 8001904:	4a03      	ldrhi	r2, [pc, #12]	; (8001914 <_port_irq_epilogue+0x44>)
      ectxp->pc = (uint32_t)_port_exit_from_isr;
 8001906:	4a04      	ldrls	r2, [pc, #16]	; (8001918 <_port_irq_epilogue+0x48>)
 8001908:	619a      	str	r2, [r3, #24]
 800190a:	4770      	bx	lr
 800190c:	e000ed00 	.word	0xe000ed00
 8001910:	20000e30 	.word	0x20000e30
 8001914:	08000263 	.word	0x08000263
 8001918:	08000266 	.word	0x08000266
 800191c:	00000000 	.word	0x00000000

08001920 <chCoreAllocAlignedI>:
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8001920:	4b08      	ldr	r3, [pc, #32]	; (8001944 <chCoreAllocAlignedI+0x24>)
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {
 8001922:	b410      	push	{r4}
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8001924:	e9d3 4200 	ldrd	r4, r2, [r3]
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8001928:	4249      	negs	r1, r1
 800192a:	1a10      	subs	r0, r2, r0
 800192c:	4008      	ands	r0, r1
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 800192e:	42a0      	cmp	r0, r4
 8001930:	d304      	bcc.n	800193c <chCoreAllocAlignedI+0x1c>
 8001932:	4282      	cmp	r2, r0
 8001934:	d302      	bcc.n	800193c <chCoreAllocAlignedI+0x1c>

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
}
 8001936:	bc10      	pop	{r4}
  ch_memcore.topmem = prev;
 8001938:	6058      	str	r0, [r3, #4]
 800193a:	4770      	bx	lr
    return NULL;
 800193c:	2000      	movs	r0, #0
 800193e:	bc10      	pop	{r4}
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	20000fc8 	.word	0x20000fc8
	...

08001950 <chTMStopMeasurementX>:
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
 8001950:	4a0e      	ldr	r2, [pc, #56]	; (800198c <chTMStopMeasurementX+0x3c>)
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8001952:	4b0f      	ldr	r3, [pc, #60]	; (8001990 <chTMStopMeasurementX+0x40>)
 8001954:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8001956:	685b      	ldr	r3, [r3, #4]
  tmp->last = (now - tmp->last) - offset;
 8001958:	6882      	ldr	r2, [r0, #8]
 800195a:	1a5b      	subs	r3, r3, r1
 800195c:	1a9b      	subs	r3, r3, r2
  tmp->n++;
 800195e:	68c2      	ldr	r2, [r0, #12]
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 8001960:	b430      	push	{r4, r5}
  tmp->cumulative += (rttime_t)tmp->last;
 8001962:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
  if (tmp->last > tmp->worst) {
 8001966:	6841      	ldr	r1, [r0, #4]
  tmp->n++;
 8001968:	3201      	adds	r2, #1
  tmp->cumulative += (rttime_t)tmp->last;
 800196a:	18e4      	adds	r4, r4, r3
  tmp->last = (now - tmp->last) - offset;
 800196c:	e9c0 3202 	strd	r3, r2, [r0, #8]
  if (tmp->last < tmp->best) {
 8001970:	6802      	ldr	r2, [r0, #0]
  tmp->cumulative += (rttime_t)tmp->last;
 8001972:	f145 0500 	adc.w	r5, r5, #0
  if (tmp->last > tmp->worst) {
 8001976:	428b      	cmp	r3, r1
    tmp->worst = tmp->last;
 8001978:	bf88      	it	hi
 800197a:	6043      	strhi	r3, [r0, #4]
  if (tmp->last < tmp->best) {
 800197c:	4293      	cmp	r3, r2
  tmp->cumulative += (rttime_t)tmp->last;
 800197e:	e9c0 4504 	strd	r4, r5, [r0, #16]
}
 8001982:	bc30      	pop	{r4, r5}
    tmp->best = tmp->last;
 8001984:	bf38      	it	cc
 8001986:	6003      	strcc	r3, [r0, #0]
}
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	20000e30 	.word	0x20000e30
 8001990:	e0001000 	.word	0xe0001000
	...

080019a0 <chTMStartMeasurementX>:
 80019a0:	4b01      	ldr	r3, [pc, #4]	; (80019a8 <chTMStartMeasurementX+0x8>)
 80019a2:	685b      	ldr	r3, [r3, #4]
  tmp->last = chSysGetRealtimeCounterX();
 80019a4:	6083      	str	r3, [r0, #8]
}
 80019a6:	4770      	bx	lr
 80019a8:	e0001000 	.word	0xe0001000
 80019ac:	00000000 	.word	0x00000000

080019b0 <chThdCreateSuspendedI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateSuspendedI(const thread_descriptor_t *tdp) {
 80019b0:	b4f0      	push	{r4, r5, r6, r7}
  tp->flags     = CH_FLAG_MODE_STATIC;
 80019b2:	2100      	movs	r1, #0
  tp->state     = CH_STATE_WTSTART;
 80019b4:	2702      	movs	r7, #2
  tp->refs      = (trefs_t)1;
 80019b6:	2501      	movs	r5, #1
  chDbgCheck((tdp->prio <= HIGHPRIO) && (tdp->funcp != NULL));

  /* The thread structure is laid out in the upper part of the thread
     workspace. The thread position structure is aligned to the required
     stack alignment because it represents the stack top.*/
  tp = (thread_t *)((uint8_t *)tdp->wend -
 80019b8:	6883      	ldr	r3, [r0, #8]
                    MEM_ALIGN_NEXT(sizeof (thread_t), PORT_STACK_ALIGN));

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  /* Stack boundary.*/
  tp->wabase = tdp->wbase;
 80019ba:	6846      	ldr	r6, [r0, #4]
#endif

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 80019bc:	6904      	ldr	r4, [r0, #16]
  REG_INSERT(tp);
 80019be:	4a19      	ldr	r2, [pc, #100]	; (8001a24 <chThdCreateSuspendedI+0x74>)
  tp->wabase = tdp->wbase;
 80019c0:	f843 6c2c 	str.w	r6, [r3, #-44]
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 80019c4:	f843 4c6c 	str.w	r4, [r3, #-108]

  /* The driver object is initialized but not started.*/
  return _thread_init(tp, tdp->name, tdp->prio);
 80019c8:	6806      	ldr	r6, [r0, #0]
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 80019ca:	6944      	ldr	r4, [r0, #20]
  return _thread_init(tp, tdp->name, tdp->prio);
 80019cc:	68c0      	ldr	r0, [r0, #12]
  tp->refs      = (trefs_t)1;
 80019ce:	f803 5c26 	strb.w	r5, [r3, #-38]
  tp->flags     = CH_FLAG_MODE_STATIC;
 80019d2:	f803 1c27 	strb.w	r1, [r3, #-39]
  tp->state     = CH_STATE_WTSTART;
 80019d6:	f803 7c28 	strb.w	r7, [r3, #-40]
  REG_INSERT(tp);
 80019da:	f843 2c3c 	str.w	r2, [r3, #-60]
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 80019de:	4d12      	ldr	r5, [pc, #72]	; (8001a28 <chThdCreateSuspendedI+0x78>)
 80019e0:	f843 4c68 	str.w	r4, [r3, #-104]
  tp->prio      = prio;
 80019e4:	f843 0c40 	str.w	r0, [r3, #-64]
  REG_INSERT(tp);
 80019e8:	6914      	ldr	r4, [r2, #16]
  tp->realprio  = prio;
 80019ea:	f843 0c0c 	str.w	r0, [r3, #-12]
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 80019ee:	f1a3 006c 	sub.w	r0, r3, #108	; 0x6c
  tp->epending  = (eventmask_t)0;
 80019f2:	e943 1105 	strd	r1, r1, [r3, #-20]
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 80019f6:	f843 0c34 	str.w	r0, [r3, #-52]
 80019fa:	f843 5c4c 	str.w	r5, [r3, #-76]
  tp = (thread_t *)((uint8_t *)tdp->wend -
 80019fe:	f1a3 0048 	sub.w	r0, r3, #72	; 0x48
  list_init(&tp->waiting);
 8001a02:	f1a3 0520 	sub.w	r5, r3, #32
  queue_init(&tp->msgqueue);
 8001a06:	f1a3 011c 	sub.w	r1, r3, #28
  tp->name      = name;
 8001a0a:	f843 6c30 	str.w	r6, [r3, #-48]
  REG_INSERT(tp);
 8001a0e:	f843 4c38 	str.w	r4, [r3, #-56]
 8001a12:	60e0      	str	r0, [r4, #12]
 8001a14:	6110      	str	r0, [r2, #16]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->next = (thread_t *)tqp;
 8001a16:	e943 5108 	strd	r5, r1, [r3, #-32]
}
 8001a1a:	bcf0      	pop	{r4, r5, r6, r7}
  tqp->prev = (thread_t *)tqp;
 8001a1c:	f843 1c18 	str.w	r1, [r3, #-24]
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	20000e30 	.word	0x20000e30
 8001a28:	08000251 	.word	0x08000251
 8001a2c:	00000000 	.word	0x00000000

08001a30 <wakeup>:
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001a30:	2320      	movs	r3, #32
 8001a32:	f383 8811 	msr	BASEPRI, r3
  switch (tp->state) {
 8001a36:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001a3a:	2b07      	cmp	r3, #7
 8001a3c:	d80d      	bhi.n	8001a5a <wakeup+0x2a>
 8001a3e:	e8df f003 	tbb	[pc, r3]
 8001a42:	0c27      	.short	0x0c27
 8001a44:	0408230c 	.word	0x0408230c
 8001a48:	080c      	.short	0x080c
    chSemFastSignalI(tp->u.wtsemp);
 8001a4a:	6a42      	ldr	r2, [r0, #36]	; 0x24
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->cnt++;
 8001a4c:	6893      	ldr	r3, [r2, #8]
 8001a4e:	3301      	adds	r3, #1
 8001a50:	6093      	str	r3, [r2, #8]
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->queue.prev->queue.next = tp->queue.next;
 8001a52:	e9d0 3200 	ldrd	r3, r2, [r0]
 8001a56:	6013      	str	r3, [r2, #0]
  tp->queue.next->queue.prev = tp->queue.prev;
 8001a58:	605a      	str	r2, [r3, #4]
  tp->state = CH_STATE_READY;
 8001a5a:	2200      	movs	r2, #0
static void wakeup(void *p) {
 8001a5c:	b410      	push	{r4}
  tp->u.rdymsg = MSG_TIMEOUT;
 8001a5e:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
  } while (cp->prio >= tp->prio);
 8001a62:	6881      	ldr	r1, [r0, #8]
  cp = (thread_t *)&ch.rlist.queue;
 8001a64:	4b0c      	ldr	r3, [pc, #48]	; (8001a98 <wakeup+0x68>)
  tp->u.rdymsg = MSG_TIMEOUT;
 8001a66:	6244      	str	r4, [r0, #36]	; 0x24
  tp->state = CH_STATE_READY;
 8001a68:	f880 2020 	strb.w	r2, [r0, #32]
    cp = cp->queue.next;
 8001a6c:	681b      	ldr	r3, [r3, #0]
  } while (cp->prio >= tp->prio);
 8001a6e:	689a      	ldr	r2, [r3, #8]
 8001a70:	428a      	cmp	r2, r1
 8001a72:	d2fb      	bcs.n	8001a6c <wakeup+0x3c>
  tp->queue.prev             = cp->queue.prev;
 8001a74:	685a      	ldr	r2, [r3, #4]
 8001a76:	2100      	movs	r1, #0
 8001a78:	e9c0 3200 	strd	r3, r2, [r0]
  tp->queue.prev->queue.next = tp;
 8001a7c:	6010      	str	r0, [r2, #0]
  cp->queue.prev             = tp;
 8001a7e:	6058      	str	r0, [r3, #4]
 8001a80:	f381 8811 	msr	BASEPRI, r1
}
 8001a84:	bc10      	pop	{r4}
 8001a86:	4770      	bx	lr
    *tp->u.wttrp = NULL;
 8001a88:	2200      	movs	r2, #0
 8001a8a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001a8c:	601a      	str	r2, [r3, #0]
    break;
 8001a8e:	e7e4      	b.n	8001a5a <wakeup+0x2a>
 8001a90:	2300      	movs	r3, #0
 8001a92:	f383 8811 	msr	BASEPRI, r3
 8001a96:	4770      	bx	lr
 8001a98:	20000e30 	.word	0x20000e30
 8001a9c:	00000000 	.word	0x00000000

08001aa0 <chSchReadyI>:
  tp->state = CH_STATE_READY;
 8001aa0:	2200      	movs	r2, #0
  } while (cp->prio >= tp->prio);
 8001aa2:	6881      	ldr	r1, [r0, #8]
  cp = (thread_t *)&ch.rlist.queue;
 8001aa4:	4b06      	ldr	r3, [pc, #24]	; (8001ac0 <chSchReadyI+0x20>)
  tp->state = CH_STATE_READY;
 8001aa6:	f880 2020 	strb.w	r2, [r0, #32]
    cp = cp->queue.next;
 8001aaa:	681b      	ldr	r3, [r3, #0]
  } while (cp->prio >= tp->prio);
 8001aac:	689a      	ldr	r2, [r3, #8]
 8001aae:	428a      	cmp	r2, r1
 8001ab0:	d2fb      	bcs.n	8001aaa <chSchReadyI+0xa>
  tp->queue.prev             = cp->queue.prev;
 8001ab2:	685a      	ldr	r2, [r3, #4]
 8001ab4:	e9c0 3200 	strd	r3, r2, [r0]
  tp->queue.prev->queue.next = tp;
 8001ab8:	6010      	str	r0, [r2, #0]
  cp->queue.prev             = tp;
 8001aba:	6058      	str	r0, [r3, #4]
}
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	20000e30 	.word	0x20000e30
	...

08001ad0 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8001ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
 8001ad2:	6804      	ldr	r4, [r0, #0]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8001ad4:	42a0      	cmp	r0, r4
 8001ad6:	d021      	beq.n	8001b1c <chEvtBroadcastFlagsI+0x4c>
 8001ad8:	4607      	mov	r7, r0
 8001ada:	460d      	mov	r5, r1
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->state == CH_STATE_WTOREVT) &&
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
      ((tp->state == CH_STATE_WTANDEVT) &&
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
    tp->u.rdymsg = MSG_OK;
 8001adc:	2600      	movs	r6, #0
 8001ade:	e004      	b.n	8001aea <chEvtBroadcastFlagsI+0x1a>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8001ae0:	2a0b      	cmp	r2, #11
 8001ae2:	d01c      	beq.n	8001b1e <chEvtBroadcastFlagsI+0x4e>
    elp = elp->next;
 8001ae4:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 8001ae6:	42a7      	cmp	r7, r4
 8001ae8:	d018      	beq.n	8001b1c <chEvtBroadcastFlagsI+0x4c>
    elp->flags |= flags;
 8001aea:	68e3      	ldr	r3, [r4, #12]
 8001aec:	432b      	orrs	r3, r5
 8001aee:	60e3      	str	r3, [r4, #12]
    if ((flags == (eventflags_t)0) ||
 8001af0:	b115      	cbz	r5, 8001af8 <chEvtBroadcastFlagsI+0x28>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 8001af2:	6923      	ldr	r3, [r4, #16]
    if ((flags == (eventflags_t)0) ||
 8001af4:	421d      	tst	r5, r3
 8001af6:	d0f5      	beq.n	8001ae4 <chEvtBroadcastFlagsI+0x14>
  tp->epending |= events;
 8001af8:	e9d4 0301 	ldrd	r0, r3, [r4, #4]
 8001afc:	6b41      	ldr	r1, [r0, #52]	; 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
 8001afe:	f890 2020 	ldrb.w	r2, [r0, #32]
  tp->epending |= events;
 8001b02:	430b      	orrs	r3, r1
  if (((tp->state == CH_STATE_WTOREVT) &&
 8001b04:	2a0a      	cmp	r2, #10
  tp->epending |= events;
 8001b06:	6343      	str	r3, [r0, #52]	; 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
 8001b08:	d1ea      	bne.n	8001ae0 <chEvtBroadcastFlagsI+0x10>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8001b0a:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if (((tp->state == CH_STATE_WTOREVT) &&
 8001b0c:	4213      	tst	r3, r2
 8001b0e:	d0e9      	beq.n	8001ae4 <chEvtBroadcastFlagsI+0x14>
    tp->u.rdymsg = MSG_OK;
 8001b10:	6246      	str	r6, [r0, #36]	; 0x24
    (void) chSchReadyI(tp);
 8001b12:	f7ff ffc5 	bl	8001aa0 <chSchReadyI>
    elp = elp->next;
 8001b16:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 8001b18:	42a7      	cmp	r7, r4
 8001b1a:	d1e6      	bne.n	8001aea <chEvtBroadcastFlagsI+0x1a>
}
 8001b1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 8001b1e:	6a42      	ldr	r2, [r0, #36]	; 0x24
      ((tp->state == CH_STATE_WTANDEVT) &&
 8001b20:	ea32 0303 	bics.w	r3, r2, r3
 8001b24:	d1de      	bne.n	8001ae4 <chEvtBroadcastFlagsI+0x14>
 8001b26:	e7f3      	b.n	8001b10 <chEvtBroadcastFlagsI+0x40>
	...

08001b30 <_idle_thread>:
}
 8001b30:	e7fe      	b.n	8001b30 <_idle_thread>
 8001b32:	bf00      	nop
	...

08001b40 <icu_lld_serve_interrupt>:
 *
 * @param[in] icup      pointer to the @p ICUDriver object
 *
 * @notapi
 */
void icu_lld_serve_interrupt(ICUDriver *icup) {
 8001b40:	b538      	push	{r3, r4, r5, lr}
  uint32_t sr;

  sr  = icup->tim->SR;
 8001b42:	68c3      	ldr	r3, [r0, #12]
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  icup->tim->SR = ~sr;
  if (icup->config->channel == ICU_CHANNEL_1) {
 8001b44:	6841      	ldr	r1, [r0, #4]
  sr  = icup->tim->SR;
 8001b46:	691a      	ldr	r2, [r3, #16]
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 8001b48:	68dd      	ldr	r5, [r3, #12]
void icu_lld_serve_interrupt(ICUDriver *icup) {
 8001b4a:	4604      	mov	r4, r0
 8001b4c:	4015      	ands	r5, r2
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 8001b4e:	b2ea      	uxtb	r2, r5
  icup->tim->SR = ~sr;
 8001b50:	43d2      	mvns	r2, r2
 8001b52:	611a      	str	r2, [r3, #16]
  if (icup->config->channel == ICU_CHANNEL_1) {
 8001b54:	7d0b      	ldrb	r3, [r1, #20]
 8001b56:	b97b      	cbnz	r3, 8001b78 <icu_lld_serve_interrupt+0x38>
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 8001b58:	076b      	lsls	r3, r5, #29
 8001b5a:	d52b      	bpl.n	8001bb4 <icu_lld_serve_interrupt+0x74>
      _icu_isr_invoke_width_cb(icup);
 8001b5c:	7803      	ldrb	r3, [r0, #0]
 8001b5e:	2b04      	cmp	r3, #4
 8001b60:	d025      	beq.n	8001bae <icu_lld_serve_interrupt+0x6e>
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 8001b62:	07a9      	lsls	r1, r5, #30
 8001b64:	d40f      	bmi.n	8001b86 <icu_lld_serve_interrupt+0x46>
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
      _icu_isr_invoke_width_cb(icup);
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
      _icu_isr_invoke_period_cb(icup);
  }
  if ((sr & STM32_TIM_SR_UIF) != 0)
 8001b66:	07ed      	lsls	r5, r5, #31
 8001b68:	d505      	bpl.n	8001b76 <icu_lld_serve_interrupt+0x36>
    _icu_isr_invoke_overflow_cb(icup);
 8001b6a:	6863      	ldr	r3, [r4, #4]
 8001b6c:	4620      	mov	r0, r4
 8001b6e:	691b      	ldr	r3, [r3, #16]
 8001b70:	4798      	blx	r3
 8001b72:	2303      	movs	r3, #3
 8001b74:	7023      	strb	r3, [r4, #0]
}
 8001b76:	bd38      	pop	{r3, r4, r5, pc}
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 8001b78:	07aa      	lsls	r2, r5, #30
 8001b7a:	d50a      	bpl.n	8001b92 <icu_lld_serve_interrupt+0x52>
      _icu_isr_invoke_width_cb(icup);
 8001b7c:	7803      	ldrb	r3, [r0, #0]
 8001b7e:	2b04      	cmp	r3, #4
 8001b80:	d004      	beq.n	8001b8c <icu_lld_serve_interrupt+0x4c>
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 8001b82:	076b      	lsls	r3, r5, #29
 8001b84:	d5ef      	bpl.n	8001b66 <icu_lld_serve_interrupt+0x26>
      _icu_isr_invoke_period_cb(icup);
 8001b86:	2304      	movs	r3, #4
 8001b88:	7023      	strb	r3, [r4, #0]
 8001b8a:	e7ec      	b.n	8001b66 <icu_lld_serve_interrupt+0x26>
      _icu_isr_invoke_width_cb(icup);
 8001b8c:	688b      	ldr	r3, [r1, #8]
 8001b8e:	b1d3      	cbz	r3, 8001bc6 <icu_lld_serve_interrupt+0x86>
 8001b90:	4798      	blx	r3
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 8001b92:	076b      	lsls	r3, r5, #29
 8001b94:	d5e7      	bpl.n	8001b66 <icu_lld_serve_interrupt+0x26>
      _icu_isr_invoke_period_cb(icup);
 8001b96:	7823      	ldrb	r3, [r4, #0]
 8001b98:	2b04      	cmp	r3, #4
 8001b9a:	d1f4      	bne.n	8001b86 <icu_lld_serve_interrupt+0x46>
 8001b9c:	6861      	ldr	r1, [r4, #4]
 8001b9e:	68cb      	ldr	r3, [r1, #12]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d0f0      	beq.n	8001b86 <icu_lld_serve_interrupt+0x46>
 8001ba4:	4620      	mov	r0, r4
 8001ba6:	4798      	blx	r3
 8001ba8:	2304      	movs	r3, #4
 8001baa:	7023      	strb	r3, [r4, #0]
 8001bac:	e7db      	b.n	8001b66 <icu_lld_serve_interrupt+0x26>
      _icu_isr_invoke_width_cb(icup);
 8001bae:	688b      	ldr	r3, [r1, #8]
 8001bb0:	b133      	cbz	r3, 8001bc0 <icu_lld_serve_interrupt+0x80>
 8001bb2:	4798      	blx	r3
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 8001bb4:	07a9      	lsls	r1, r5, #30
 8001bb6:	d5d6      	bpl.n	8001b66 <icu_lld_serve_interrupt+0x26>
      _icu_isr_invoke_period_cb(icup);
 8001bb8:	7823      	ldrb	r3, [r4, #0]
 8001bba:	2b04      	cmp	r3, #4
 8001bbc:	d1e3      	bne.n	8001b86 <icu_lld_serve_interrupt+0x46>
 8001bbe:	e7ed      	b.n	8001b9c <icu_lld_serve_interrupt+0x5c>
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 8001bc0:	07a8      	lsls	r0, r5, #30
 8001bc2:	d4ec      	bmi.n	8001b9e <icu_lld_serve_interrupt+0x5e>
 8001bc4:	e7cf      	b.n	8001b66 <icu_lld_serve_interrupt+0x26>
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 8001bc6:	076a      	lsls	r2, r5, #29
 8001bc8:	d4e9      	bmi.n	8001b9e <icu_lld_serve_interrupt+0x5e>
 8001bca:	e7cc      	b.n	8001b66 <icu_lld_serve_interrupt+0x26>
 8001bcc:	0000      	movs	r0, r0
	...

08001bd0 <i2c_lld_serve_tx_end_irq>:
static void i2c_lld_serve_tx_end_irq(I2CDriver *i2cp, uint32_t flags) {
  I2C_TypeDef *dp = i2cp->i2c;

  /* DMA errors handling.*/
#if defined(STM32_I2C_DMA_ERROR_HOOK)
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8001bd0:	070b      	lsls	r3, r1, #28
 8001bd2:	d412      	bmi.n	8001bfa <i2c_lld_serve_tx_end_irq+0x2a>
  I2C_TypeDef *dp = i2cp->i2c;
 8001bd4:	e9d0 200c 	ldrd	r2, r0, [r0, #48]	; 0x30
  }
#else
  (void)flags;
#endif

  dmaStreamDisable(i2cp->dmatx);
 8001bd8:	230e      	movs	r3, #14
static void i2c_lld_serve_tx_end_irq(I2CDriver *i2cp, uint32_t flags) {
 8001bda:	b430      	push	{r4, r5}
  dmaStreamDisable(i2cp->dmatx);
 8001bdc:	e9d2 5400 	ldrd	r5, r4, [r2]
 8001be0:	6821      	ldr	r1, [r4, #0]
 8001be2:	f021 010f 	bic.w	r1, r1, #15
 8001be6:	6021      	str	r1, [r4, #0]
 8001be8:	7b52      	ldrb	r2, [r2, #13]
 8001bea:	4093      	lsls	r3, r2
 8001bec:	606b      	str	r3, [r5, #4]
  /* Enables interrupts to catch BTF event meaning transmission part complete.
     Interrupt handler will decide to generate STOP or to begin receiving part
     of R/W transaction itself.*/
  dp->CR2 |= I2C_CR2_ITEVTEN;
 8001bee:	6843      	ldr	r3, [r0, #4]
}
 8001bf0:	bc30      	pop	{r4, r5}
  dp->CR2 |= I2C_CR2_ITEVTEN;
 8001bf2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bf6:	6043      	str	r3, [r0, #4]
}
 8001bf8:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
 8001bfa:	b672      	cpsid	i

  /* Logging the event.*/
  _trace_halt(reason);

  /* Pointing to the passed message.*/
  ch.dbg.panic_msg = reason;
 8001bfc:	4b01      	ldr	r3, [pc, #4]	; (8001c04 <i2c_lld_serve_tx_end_irq+0x34>)
 8001bfe:	4a02      	ldr	r2, [pc, #8]	; (8001c08 <i2c_lld_serve_tx_end_irq+0x38>)
 8001c00:	629a      	str	r2, [r3, #40]	; 0x28
 8001c02:	e7fe      	b.n	8001c02 <i2c_lld_serve_tx_end_irq+0x32>
 8001c04:	20000e30 	.word	0x20000e30
 8001c08:	08006138 	.word	0x08006138
 8001c0c:	00000000 	.word	0x00000000

08001c10 <i2c_lld_serve_rx_end_irq>:
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8001c10:	f011 0108 	ands.w	r1, r1, #8
 8001c14:	d126      	bne.n	8001c64 <i2c_lld_serve_rx_end_irq+0x54>
  dmaStreamDisable(i2cp->dmarx);
 8001c16:	220e      	movs	r2, #14
static void i2c_lld_serve_rx_end_irq(I2CDriver *i2cp, uint32_t flags) {
 8001c18:	b570      	push	{r4, r5, r6, lr}
  dmaStreamDisable(i2cp->dmarx);
 8001c1a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
  I2C_TypeDef *dp = i2cp->i2c;
 8001c1c:	6b43      	ldr	r3, [r0, #52]	; 0x34
  dmaStreamDisable(i2cp->dmarx);
 8001c1e:	6866      	ldr	r6, [r4, #4]
 8001c20:	6835      	ldr	r5, [r6, #0]
 8001c22:	f025 050f 	bic.w	r5, r5, #15
 8001c26:	6035      	str	r5, [r6, #0]
 8001c28:	7b65      	ldrb	r5, [r4, #13]
 8001c2a:	6824      	ldr	r4, [r4, #0]
 8001c2c:	40aa      	lsls	r2, r5
 8001c2e:	6062      	str	r2, [r4, #4]
  dp->CR2 &= ~I2C_CR2_LAST;
 8001c30:	685a      	ldr	r2, [r3, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001c32:	2420      	movs	r4, #32
 8001c34:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001c38:	605a      	str	r2, [r3, #4]
  dp->CR1 &= ~I2C_CR1_ACK;
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c40:	601a      	str	r2, [r3, #0]
  dp->CR1 |= I2C_CR1_STOP;
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	f384 8811 	msr	BASEPRI, r4
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {

  if (*trp != NULL) {
 8001c4e:	69c3      	ldr	r3, [r0, #28]
 8001c50:	b123      	cbz	r3, 8001c5c <i2c_lld_serve_rx_end_irq+0x4c>
    thread_t *tp = *trp;

    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");

    *trp = NULL;
 8001c52:	61c1      	str	r1, [r0, #28]
    tp->u.rdymsg = msg;
    (void) chSchReadyI(tp);
 8001c54:	4618      	mov	r0, r3
    tp->u.rdymsg = msg;
 8001c56:	6259      	str	r1, [r3, #36]	; 0x24
    (void) chSchReadyI(tp);
 8001c58:	f7ff ff22 	bl	8001aa0 <chSchReadyI>
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	f383 8811 	msr	BASEPRI, r3
}
 8001c62:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 8001c64:	b672      	cpsid	i
 8001c66:	4b02      	ldr	r3, [pc, #8]	; (8001c70 <i2c_lld_serve_rx_end_irq+0x60>)
 8001c68:	4a02      	ldr	r2, [pc, #8]	; (8001c74 <i2c_lld_serve_rx_end_irq+0x64>)
 8001c6a:	629a      	str	r2, [r3, #40]	; 0x28
 8001c6c:	e7fe      	b.n	8001c6c <i2c_lld_serve_rx_end_irq+0x5c>
 8001c6e:	bf00      	nop
 8001c70:	20000e30 	.word	0x20000e30
 8001c74:	08006138 	.word	0x08006138
	...

08001c80 <_pal_lld_setgroupmode>:
    0xF,        /* PAL_MODE_STM32_ALTERNATE_OPENDRAIN, 50MHz.*/
  };
  uint32_t mh, ml, crh, crl, cfg;
  unsigned i;

  if (mode == PAL_MODE_INPUT_PULLUP)
 8001c80:	2a03      	cmp	r2, #3
                           iomode_t mode) {
 8001c82:	b4f0      	push	{r4, r5, r6, r7}
  if (mode == PAL_MODE_INPUT_PULLUP)
 8001c84:	d02d      	beq.n	8001ce2 <_pal_lld_setgroupmode+0x62>
    port->BSRR = mask;
  else if (mode == PAL_MODE_INPUT_PULLDOWN)
 8001c86:	2a04      	cmp	r2, #4
    port->BRR = mask;
 8001c88:	bf08      	it	eq
 8001c8a:	6141      	streq	r1, [r0, #20]
  cfg = cfgtab[mode];
  mh = ml = crh = crl = 0;
 8001c8c:	2300      	movs	r3, #0
  cfg = cfgtab[mode];
 8001c8e:	2708      	movs	r7, #8
  mh = ml = crh = crl = 0;
 8001c90:	461d      	mov	r5, r3
 8001c92:	461c      	mov	r4, r3
 8001c94:	461e      	mov	r6, r3
  cfg = cfgtab[mode];
 8001c96:	f8df c050 	ldr.w	ip, [pc, #80]	; 8001ce8 <_pal_lld_setgroupmode+0x68>
 8001c9a:	f81c 2002 	ldrb.w	r2, [ip, r2]
  for (i = 0; i < 8; i++) {
    ml <<= 4;
    mh <<= 4;
    crl <<= 4;
    crh <<= 4;
    if ((mask & 0x0080) == 0)
 8001c9e:	f011 0f80 	tst.w	r1, #128	; 0x80
    ml <<= 4;
 8001ca2:	ea4f 1404 	mov.w	r4, r4, lsl #4
    crl <<= 4;
 8001ca6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    mh <<= 4;
 8001caa:	ea4f 1606 	mov.w	r6, r6, lsl #4
    crh <<= 4;
 8001cae:	ea4f 1505 	mov.w	r5, r5, lsl #4
      ml |= 0xf;
 8001cb2:	bf0c      	ite	eq
 8001cb4:	f044 040f 	orreq.w	r4, r4, #15
    else
      crl |= cfg;
 8001cb8:	4313      	orrne	r3, r2
    if ((mask & 0x8000) == 0)
 8001cba:	f411 4f00 	tst.w	r1, #32768	; 0x8000
      mh |= 0xf;
 8001cbe:	bf0c      	ite	eq
 8001cc0:	f046 060f 	orreq.w	r6, r6, #15
    else
      crh |= cfg;
 8001cc4:	4315      	orrne	r5, r2
  for (i = 0; i < 8; i++) {
 8001cc6:	3f01      	subs	r7, #1
    mask <<= 1;
 8001cc8:	ea4f 0141 	mov.w	r1, r1, lsl #1
  for (i = 0; i < 8; i++) {
 8001ccc:	d1e7      	bne.n	8001c9e <_pal_lld_setgroupmode+0x1e>
  }
  port->CRH = (port->CRH & mh) | crh;
 8001cce:	6842      	ldr	r2, [r0, #4]
 8001cd0:	4016      	ands	r6, r2
 8001cd2:	4335      	orrs	r5, r6
 8001cd4:	6045      	str	r5, [r0, #4]
  port->CRL = (port->CRL & ml) | crl;
 8001cd6:	6802      	ldr	r2, [r0, #0]
 8001cd8:	4014      	ands	r4, r2
 8001cda:	4323      	orrs	r3, r4
 8001cdc:	6003      	str	r3, [r0, #0]
}
 8001cde:	bcf0      	pop	{r4, r5, r6, r7}
 8001ce0:	4770      	bx	lr
    port->BSRR = mask;
 8001ce2:	6101      	str	r1, [r0, #16]
 8001ce4:	e7d2      	b.n	8001c8c <_pal_lld_setgroupmode+0xc>
 8001ce6:	bf00      	nop
 8001ce8:	080071ec 	.word	0x080071ec
 8001cec:	00000000 	.word	0x00000000

08001cf0 <dmaServeInterrupt>:
 *
 * @param[in] dmastp    pointer to a stm32_dma_stream_t structure
 *
 * @special
 */
void dmaServeInterrupt(const stm32_dma_stream_t *dmastp) {
 8001cf0:	b430      	push	{r4, r5}
  uint32_t flags;
  uint32_t selfindex = (uint32_t)dmastp->selfindex;

  flags = (dmastp->dma->ISR >> dmastp->shift) & STM32_DMA_ISR_MASK;
 8001cf2:	6802      	ldr	r2, [r0, #0]
 8001cf4:	7b43      	ldrb	r3, [r0, #13]
 8001cf6:	6811      	ldr	r1, [r2, #0]
  if (flags & dmastp->channel->CCR) {
 8001cf8:	6844      	ldr	r4, [r0, #4]
  flags = (dmastp->dma->ISR >> dmastp->shift) & STM32_DMA_ISR_MASK;
 8001cfa:	40d9      	lsrs	r1, r3
  if (flags & dmastp->channel->CCR) {
 8001cfc:	6824      	ldr	r4, [r4, #0]
  flags = (dmastp->dma->ISR >> dmastp->shift) & STM32_DMA_ISR_MASK;
 8001cfe:	f001 010e 	and.w	r1, r1, #14
  if (flags & dmastp->channel->CCR) {
 8001d02:	420c      	tst	r4, r1
 8001d04:	d00e      	beq.n	8001d24 <dmaServeInterrupt+0x34>
  uint32_t selfindex = (uint32_t)dmastp->selfindex;
 8001d06:	7b80      	ldrb	r0, [r0, #14]
    dmastp->dma->IFCR = flags << dmastp->shift;
    if (dma.streams[selfindex].func) {
 8001d08:	4c07      	ldr	r4, [pc, #28]	; (8001d28 <dmaServeInterrupt+0x38>)
 8001d0a:	3001      	adds	r0, #1
 8001d0c:	f854 5030 	ldr.w	r5, [r4, r0, lsl #3]
    dmastp->dma->IFCR = flags << dmastp->shift;
 8001d10:	fa01 f303 	lsl.w	r3, r1, r3
 8001d14:	6053      	str	r3, [r2, #4]
    if (dma.streams[selfindex].func) {
 8001d16:	b12d      	cbz	r5, 8001d24 <dmaServeInterrupt+0x34>
      dma.streams[selfindex].func(dma.streams[selfindex].param, flags);
 8001d18:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8001d1c:	462b      	mov	r3, r5
    }
  }
}
 8001d1e:	bc30      	pop	{r4, r5}
      dma.streams[selfindex].func(dma.streams[selfindex].param, flags);
 8001d20:	6840      	ldr	r0, [r0, #4]
 8001d22:	4718      	bx	r3
}
 8001d24:	bc30      	pop	{r4, r5}
 8001d26:	4770      	bx	lr
 8001d28:	20000ff0 	.word	0x20000ff0
 8001d2c:	00000000 	.word	0x00000000

08001d30 <eepfs_get>:

msg_t eepfs_get(void *ip) {

  (void)ip;
  return 0;
}
 8001d30:	2000      	movs	r0, #0
 8001d32:	4770      	bx	lr
	...

08001d40 <eepfs_put>:
}
 8001d40:	2000      	movs	r0, #0
 8001d42:	4770      	bx	lr
	...

08001d50 <eepfs_geterror>:
}
 8001d50:	6840      	ldr	r0, [r0, #4]
 8001d52:	4770      	bx	lr
	...

08001d60 <eepfs_close>:
  ((EepromFileStream *)ip)->errors   = FILE_OK;
 8001d60:	2200      	movs	r2, #0
msg_t eepfs_close(void *ip) {
 8001d62:	4603      	mov	r3, r0
}
 8001d64:	4610      	mov	r0, r2
  ((EepromFileStream *)ip)->position = 0;
 8001d66:	e9c3 2201 	strd	r2, r2, [r3, #4]
  ((EepromFileStream *)ip)->vmt      = NULL;
 8001d6a:	601a      	str	r2, [r3, #0]
  ((EepromFileStream *)ip)->cfg      = NULL;
 8001d6c:	60da      	str	r2, [r3, #12]
}
 8001d6e:	4770      	bx	lr

08001d70 <eepfs_lseek>:
msg_t eepfs_lseek(void *ip, fileoffset_t offset) {
 8001d70:	b410      	push	{r4}
  h = ((EepromFileStream *)ip)->cfg->barrier_hi;
 8001d72:	68c4      	ldr	r4, [r0, #12]
msg_t eepfs_lseek(void *ip, fileoffset_t offset) {
 8001d74:	4602      	mov	r2, r0
  return  h - l;
 8001d76:	e9d4 0300 	ldrd	r0, r3, [r4]
 8001d7a:	1a18      	subs	r0, r3, r0
 8001d7c:	4288      	cmp	r0, r1
 8001d7e:	bf28      	it	cs
 8001d80:	4608      	movcs	r0, r1
}
 8001d82:	bc10      	pop	{r4}
  ((EepromFileStream *)ip)->position = offset;
 8001d84:	6090      	str	r0, [r2, #8]
}
 8001d86:	4770      	bx	lr
	...

08001d90 <eepfs_getsize>:
  h = ((EepromFileStream *)ip)->cfg->barrier_hi;
 8001d90:	68c3      	ldr	r3, [r0, #12]
  return  h - l;
 8001d92:	6858      	ldr	r0, [r3, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
}
 8001d96:	1ac0      	subs	r0, r0, r3
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	0000      	movs	r0, r0
	...

08001da0 <_ctl>:
#else
    break;
#endif
  }
  return MSG_OK;
}
 8001da0:	2000      	movs	r0, #0
 8001da2:	4770      	bx	lr
	...

08001db0 <chSchWakeupS.constprop.0>:
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 8001db0:	b470      	push	{r4, r5, r6}
  ntp->u.rdymsg = msg;
 8001db2:	2600      	movs	r6, #0
  thread_t *otp = currp;
 8001db4:	4b13      	ldr	r3, [pc, #76]	; (8001e04 <chSchWakeupS.constprop.0+0x54>)
  if (ntp->prio <= otp->prio) {
 8001db6:	6884      	ldr	r4, [r0, #8]
  thread_t *otp = currp;
 8001db8:	6959      	ldr	r1, [r3, #20]
  ntp->u.rdymsg = msg;
 8001dba:	6246      	str	r6, [r0, #36]	; 0x24
  if (ntp->prio <= otp->prio) {
 8001dbc:	688d      	ldr	r5, [r1, #8]
 8001dbe:	42ac      	cmp	r4, r5
 8001dc0:	d80c      	bhi.n	8001ddc <chSchWakeupS.constprop.0+0x2c>
  tp->state = CH_STATE_READY;
 8001dc2:	f880 6020 	strb.w	r6, [r0, #32]
    cp = cp->queue.next;
 8001dc6:	681b      	ldr	r3, [r3, #0]
  } while (cp->prio >= tp->prio);
 8001dc8:	689a      	ldr	r2, [r3, #8]
 8001dca:	4294      	cmp	r4, r2
 8001dcc:	d9fb      	bls.n	8001dc6 <chSchWakeupS.constprop.0+0x16>
}
 8001dce:	bc70      	pop	{r4, r5, r6}
  tp->queue.prev             = cp->queue.prev;
 8001dd0:	685a      	ldr	r2, [r3, #4]
 8001dd2:	e9c0 3200 	strd	r3, r2, [r0]
  tp->queue.prev->queue.next = tp;
 8001dd6:	6010      	str	r0, [r2, #0]
  cp->queue.prev             = tp;
 8001dd8:	6058      	str	r0, [r3, #4]
}
 8001dda:	4770      	bx	lr
  cp = (thread_t *)&ch.rlist.queue;
 8001ddc:	461a      	mov	r2, r3
  tp->state = CH_STATE_READY;
 8001dde:	f881 6020 	strb.w	r6, [r1, #32]
    cp = cp->queue.next;
 8001de2:	6812      	ldr	r2, [r2, #0]
  } while (cp->prio > tp->prio);
 8001de4:	6894      	ldr	r4, [r2, #8]
 8001de6:	42a5      	cmp	r5, r4
 8001de8:	d3fb      	bcc.n	8001de2 <chSchWakeupS.constprop.0+0x32>
    ntp->state = CH_STATE_CURRENT;
 8001dea:	2501      	movs	r5, #1
  tp->queue.prev             = cp->queue.prev;
 8001dec:	6854      	ldr	r4, [r2, #4]
 8001dee:	e9c1 2400 	strd	r2, r4, [r1]
  tp->queue.prev->queue.next = tp;
 8001df2:	6021      	str	r1, [r4, #0]
  cp->queue.prev             = tp;
 8001df4:	6051      	str	r1, [r2, #4]
    ntp->state = CH_STATE_CURRENT;
 8001df6:	f880 5020 	strb.w	r5, [r0, #32]
}
 8001dfa:	bc70      	pop	{r4, r5, r6}
    currp = ntp;
 8001dfc:	6158      	str	r0, [r3, #20]
    chSysSwitch(ntp, otp);
 8001dfe:	f7fe ba1f 	b.w	8000240 <_port_switch>
 8001e02:	bf00      	nop
 8001e04:	20000e30 	.word	0x20000e30
	...

08001e10 <chSchGoSleepS>:
void chSchGoSleepS(tstate_t newstate) {
 8001e10:	b430      	push	{r4, r5}
  currp->state = CH_STATE_CURRENT;
 8001e12:	2501      	movs	r5, #1
  thread_t *otp = currp;
 8001e14:	4b07      	ldr	r3, [pc, #28]	; (8001e34 <chSchGoSleepS+0x24>)
 8001e16:	6959      	ldr	r1, [r3, #20]
  thread_t *tp = tqp->next;
 8001e18:	681a      	ldr	r2, [r3, #0]
  otp->state = newstate;
 8001e1a:	f881 0020 	strb.w	r0, [r1, #32]
  tqp->next             = tp->queue.next;
 8001e1e:	6814      	ldr	r4, [r2, #0]
  chSysSwitch(currp, otp);
 8001e20:	4610      	mov	r0, r2
  tqp->next->queue.prev = (thread_t *)tqp;
 8001e22:	6063      	str	r3, [r4, #4]
  currp->state = CH_STATE_CURRENT;
 8001e24:	f882 5020 	strb.w	r5, [r2, #32]
  tqp->next             = tp->queue.next;
 8001e28:	601c      	str	r4, [r3, #0]
}
 8001e2a:	bc30      	pop	{r4, r5}
  currp = queue_fifo_remove(&ch.rlist.queue);
 8001e2c:	615a      	str	r2, [r3, #20]
  chSysSwitch(currp, otp);
 8001e2e:	f7fe ba07 	b.w	8000240 <_port_switch>
 8001e32:	bf00      	nop
 8001e34:	20000e30 	.word	0x20000e30
	...

08001e40 <chMtxLock>:
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxLock(mutex_t *mp) {
 8001e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001e42:	2320      	movs	r3, #32
 8001e44:	4605      	mov	r5, r0
 8001e46:	f383 8811 	msr	BASEPRI, r3
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @sclass
 */
void chMtxLockS(mutex_t *mp) {
  thread_t *ctp = currp;
 8001e4a:	4b30      	ldr	r3, [pc, #192]	; (8001f0c <chMtxLock+0xcc>)

  chDbgCheckClassS();
  chDbgCheck(mp != NULL);

  /* Is the mutex already locked? */
  if (mp->owner != NULL) {
 8001e4c:	6880      	ldr	r0, [r0, #8]
  thread_t *ctp = currp;
 8001e4e:	695c      	ldr	r4, [r3, #20]
  if (mp->owner != NULL) {
 8001e50:	b340      	cbz	r0, 8001ea4 <chMtxLock+0x64>
         priority of the running thread requesting the mutex.*/
      thread_t *tp = mp->owner;

      /* Does the running thread have higher priority than the mutex
         owning thread? */
      while (tp->prio < ctp->prio) {
 8001e52:	68a2      	ldr	r2, [r4, #8]
 8001e54:	6883      	ldr	r3, [r0, #8]
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d207      	bcs.n	8001e6a <chMtxLock+0x2a>
        /* Make priority of thread tp match the running thread's priority.*/
        tp->prio = ctp->prio;

        /* The following states need priority queues reordering.*/
        switch (tp->state) {
 8001e5a:	f890 3020 	ldrb.w	r3, [r0, #32]
        tp->prio = ctp->prio;
 8001e5e:	6082      	str	r2, [r0, #8]
        switch (tp->state) {
 8001e60:	2b06      	cmp	r3, #6
 8001e62:	d03a      	beq.n	8001eda <chMtxLock+0x9a>
 8001e64:	2b07      	cmp	r3, #7
 8001e66:	d025      	beq.n	8001eb4 <chMtxLock+0x74>
 8001e68:	b1ab      	cbz	r3, 8001e96 <chMtxLock+0x56>
  thread_t *cp = (thread_t *)tqp;
 8001e6a:	462b      	mov	r3, r5
 8001e6c:	e003      	b.n	8001e76 <chMtxLock+0x36>
  } while ((cp != (thread_t *)tqp) && (cp->prio >= tp->prio));
 8001e6e:	6899      	ldr	r1, [r3, #8]
 8001e70:	68a2      	ldr	r2, [r4, #8]
 8001e72:	4291      	cmp	r1, r2
 8001e74:	d302      	bcc.n	8001e7c <chMtxLock+0x3c>
    cp = cp->queue.next;
 8001e76:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->prio >= tp->prio));
 8001e78:	429d      	cmp	r5, r3
 8001e7a:	d1f8      	bne.n	8001e6e <chMtxLock+0x2e>
  tp->queue.prev             = cp->queue.prev;
 8001e7c:	685a      	ldr	r2, [r3, #4]
      }

      /* Sleep on the mutex.*/
      queue_prio_insert(ctp, &mp->queue);
      ctp->u.wtmtxp = mp;
      chSchGoSleepS(CH_STATE_WTMTX);
 8001e7e:	2006      	movs	r0, #6
 8001e80:	e9c4 3200 	strd	r3, r2, [r4]
  tp->queue.prev->queue.next = tp;
 8001e84:	6014      	str	r4, [r2, #0]
  cp->queue.prev             = tp;
 8001e86:	605c      	str	r4, [r3, #4]
      ctp->u.wtmtxp = mp;
 8001e88:	6265      	str	r5, [r4, #36]	; 0x24
      chSchGoSleepS(CH_STATE_WTMTX);
 8001e8a:	f7ff ffc1 	bl	8001e10 <chSchGoSleepS>
 8001e8e:	2300      	movs	r3, #0
 8001e90:	f383 8811 	msr	BASEPRI, r3
}
 8001e94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  tp->queue.prev->queue.next = tp->queue.next;
 8001e96:	e9d0 3200 	ldrd	r3, r2, [r0]
 8001e9a:	6013      	str	r3, [r2, #0]
  tp->queue.next->queue.prev = tp->queue.prev;
 8001e9c:	605a      	str	r2, [r3, #4]
          (void) chSchReadyI(queue_dequeue(tp));
 8001e9e:	f7ff fdff 	bl	8001aa0 <chSchReadyI>
          break;
 8001ea2:	e7e2      	b.n	8001e6a <chMtxLock+0x2a>

    mp->cnt++;
#endif
    /* It was not owned, inserted in the owned mutexes list.*/
    mp->owner = ctp;
    mp->next = ctp->mtxlist;
 8001ea4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001ea6:	e9c5 4302 	strd	r4, r3, [r5, #8]
 8001eaa:	2300      	movs	r3, #0
    ctp->mtxlist = mp;
 8001eac:	63a5      	str	r5, [r4, #56]	; 0x38
 8001eae:	f383 8811 	msr	BASEPRI, r3
}
 8001eb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          queue_prio_insert(queue_dequeue(tp), &tp->u.wtmtxp->queue);
 8001eb4:	6a46      	ldr	r6, [r0, #36]	; 0x24
  tp->queue.prev->queue.next = tp->queue.next;
 8001eb6:	6847      	ldr	r7, [r0, #4]
 8001eb8:	6801      	ldr	r1, [r0, #0]
  thread_t *cp = (thread_t *)tqp;
 8001eba:	4633      	mov	r3, r6
  tp->queue.prev->queue.next = tp->queue.next;
 8001ebc:	6039      	str	r1, [r7, #0]
  tp->queue.next->queue.prev = tp->queue.prev;
 8001ebe:	604f      	str	r7, [r1, #4]
static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {
 8001ec0:	e002      	b.n	8001ec8 <chMtxLock+0x88>
  } while ((cp != (thread_t *)tqp) && (cp->prio >= tp->prio));
 8001ec2:	6899      	ldr	r1, [r3, #8]
 8001ec4:	4291      	cmp	r1, r2
 8001ec6:	d302      	bcc.n	8001ece <chMtxLock+0x8e>
    cp = cp->queue.next;
 8001ec8:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->prio >= tp->prio));
 8001eca:	429e      	cmp	r6, r3
 8001ecc:	d1f9      	bne.n	8001ec2 <chMtxLock+0x82>
  tp->queue.prev             = cp->queue.prev;
 8001ece:	685a      	ldr	r2, [r3, #4]
 8001ed0:	e9c0 3200 	strd	r3, r2, [r0]
  tp->queue.prev->queue.next = tp;
 8001ed4:	6010      	str	r0, [r2, #0]
  cp->queue.prev             = tp;
 8001ed6:	6058      	str	r0, [r3, #4]
 8001ed8:	e7c7      	b.n	8001e6a <chMtxLock+0x2a>
          queue_prio_insert(queue_dequeue(tp), &tp->u.wtmtxp->queue);
 8001eda:	6a46      	ldr	r6, [r0, #36]	; 0x24
  tp->queue.prev->queue.next = tp->queue.next;
 8001edc:	6847      	ldr	r7, [r0, #4]
 8001ede:	6801      	ldr	r1, [r0, #0]
  thread_t *cp = (thread_t *)tqp;
 8001ee0:	4633      	mov	r3, r6
  tp->queue.prev->queue.next = tp->queue.next;
 8001ee2:	6039      	str	r1, [r7, #0]
  tp->queue.next->queue.prev = tp->queue.prev;
 8001ee4:	604f      	str	r7, [r1, #4]
static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {
 8001ee6:	e002      	b.n	8001eee <chMtxLock+0xae>
  } while ((cp != (thread_t *)tqp) && (cp->prio >= tp->prio));
 8001ee8:	6899      	ldr	r1, [r3, #8]
 8001eea:	4291      	cmp	r1, r2
 8001eec:	d302      	bcc.n	8001ef4 <chMtxLock+0xb4>
    cp = cp->queue.next;
 8001eee:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->prio >= tp->prio));
 8001ef0:	429e      	cmp	r6, r3
 8001ef2:	d1f9      	bne.n	8001ee8 <chMtxLock+0xa8>
  tp->queue.prev             = cp->queue.prev;
 8001ef4:	685a      	ldr	r2, [r3, #4]
 8001ef6:	e9c0 3200 	strd	r3, r2, [r0]
  tp->queue.prev->queue.next = tp;
 8001efa:	6010      	str	r0, [r2, #0]
  cp->queue.prev             = tp;
 8001efc:	6058      	str	r0, [r3, #4]
          tp = tp->u.wtmtxp->owner;
 8001efe:	68b0      	ldr	r0, [r6, #8]
      while (tp->prio < ctp->prio) {
 8001f00:	68a2      	ldr	r2, [r4, #8]
 8001f02:	6883      	ldr	r3, [r0, #8]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d8a8      	bhi.n	8001e5a <chMtxLock+0x1a>
 8001f08:	e7af      	b.n	8001e6a <chMtxLock+0x2a>
 8001f0a:	bf00      	nop
 8001f0c:	20000e30 	.word	0x20000e30

08001f10 <chThdExitS>:
void chThdExitS(msg_t msg) {
 8001f10:	b538      	push	{r3, r4, r5, lr}
 8001f12:	4603      	mov	r3, r0
  thread_t *tp = currp;
 8001f14:	4a0f      	ldr	r2, [pc, #60]	; (8001f54 <chThdExitS+0x44>)
 8001f16:	6954      	ldr	r4, [r2, #20]
  return (bool)(tlp->next != (thread_t *)tlp);
 8001f18:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  while (list_notempty(&tp->waiting)) {
 8001f1a:	f104 0528 	add.w	r5, r4, #40	; 0x28
 8001f1e:	42a8      	cmp	r0, r5
  tp->u.exitcode = msg;
 8001f20:	6263      	str	r3, [r4, #36]	; 0x24
  while (list_notempty(&tp->waiting)) {
 8001f22:	d006      	beq.n	8001f32 <chThdExitS+0x22>
  tlp->next = tp->queue.next;
 8001f24:	6803      	ldr	r3, [r0, #0]
 8001f26:	62a3      	str	r3, [r4, #40]	; 0x28
    (void) chSchReadyI(list_remove(&tp->waiting));
 8001f28:	f7ff fdba 	bl	8001aa0 <chSchReadyI>
  return (bool)(tlp->next != (thread_t *)tlp);
 8001f2c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  while (list_notempty(&tp->waiting)) {
 8001f2e:	42a8      	cmp	r0, r5
 8001f30:	d1f8      	bne.n	8001f24 <chThdExitS+0x14>
  if ((tp->refs == (trefs_t)0) &&
 8001f32:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 8001f36:	b93b      	cbnz	r3, 8001f48 <chThdExitS+0x38>
 8001f38:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8001f3c:	079b      	lsls	r3, r3, #30
 8001f3e:	d103      	bne.n	8001f48 <chThdExitS+0x38>
    REG_REMOVE(tp);
 8001f40:	e9d4 3203 	ldrd	r3, r2, [r4, #12]
 8001f44:	60d3      	str	r3, [r2, #12]
 8001f46:	611a      	str	r2, [r3, #16]
  chSchGoSleepS(CH_STATE_FINAL);
 8001f48:	200f      	movs	r0, #15
}
 8001f4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSchGoSleepS(CH_STATE_FINAL);
 8001f4e:	f7ff bf5f 	b.w	8001e10 <chSchGoSleepS>
 8001f52:	bf00      	nop
 8001f54:	20000e30 	.word	0x20000e30
	...

08001f60 <chSchGoSleepTimeoutS>:
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8001f60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (TIME_INFINITE != timeout) {
 8001f64:	1c4b      	adds	r3, r1, #1
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8001f66:	b086      	sub	sp, #24
  if (TIME_INFINITE != timeout) {
 8001f68:	d053      	beq.n	8002012 <chSchGoSleepTimeoutS+0xb2>
    chVTDoSetI(&vt, timeout, wakeup, currp);
 8001f6a:	4d4b      	ldr	r5, [pc, #300]	; (8002098 <chSchGoSleepTimeoutS+0x138>)
 8001f6c:	4607      	mov	r7, r0
    if (delay < (sysinterval_t)CH_CFG_ST_TIMEDELTA) {
      delay = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
    }

    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.next) {
 8001f6e:	462e      	mov	r6, r5
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 8001f70:	484a      	ldr	r0, [pc, #296]	; (800209c <chSchGoSleepTimeoutS+0x13c>)
 8001f72:	f856 4f18 	ldr.w	r4, [r6, #24]!
 8001f76:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8001f78:	2902      	cmp	r1, #2
  vtp->func = vtfunc;
 8001f7a:	f8df c124 	ldr.w	ip, [pc, #292]	; 80020a0 <chSchGoSleepTimeoutS+0x140>
  vtp->par = par;
 8001f7e:	696b      	ldr	r3, [r5, #20]
 8001f80:	bf38      	it	cc
 8001f82:	2102      	movcc	r1, #2
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.next) {
 8001f84:	42b4      	cmp	r4, r6
  vtp->par = par;
 8001f86:	9305      	str	r3, [sp, #20]
 8001f88:	b292      	uxth	r2, r2
  vtp->func = vtfunc;
 8001f8a:	f8cd c010 	str.w	ip, [sp, #16]
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.next) {
 8001f8e:	d067      	beq.n	8002060 <chSchGoSleepTimeoutS+0x100>
    /* Pointer to the first element in the delta list, which is non-empty.*/
    p = ch.vtlist.next;

    /* Delay as delta from 'lasttime'. Note, it can overflow and the value
       becomes lower than 'now'.*/
    delta = chTimeDiffX(ch.vtlist.lasttime, now) + delay;
 8001f90:	f8b5 c024 	ldrh.w	ip, [r5, #36]	; 0x24
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 8001f94:	eba2 020c 	sub.w	r2, r2, ip
 8001f98:	b293      	uxth	r3, r2
 8001f9a:	18c9      	adds	r1, r1, r3

    if (delta < chTimeDiffX(ch.vtlist.lasttime, now)) {
      /* Scenario where a very large delay excedeed the numeric range, it
         requires a special handling. We need to skip the first element and
         adjust the delta to wrap back in the previous numeric range.*/
      delta -= p->delta;
 8001f9c:	68a3      	ldr	r3, [r4, #8]
    if (delta < chTimeDiffX(ch.vtlist.lasttime, now)) {
 8001f9e:	d32c      	bcc.n	8001ffa <chSchGoSleepTimeoutS+0x9a>
      p = p->next;
 8001fa0:	6824      	ldr	r4, [r4, #0]
      delta -= p->delta;
 8001fa2:	1ac9      	subs	r1, r1, r3
 8001fa4:	68a3      	ldr	r3, [r4, #8]
  p = ch.vtlist.next;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  while (p->delta < delta) {
 8001fa6:	428b      	cmp	r3, r1
 8001fa8:	d3fa      	bcc.n	8001fa0 <chSchGoSleepTimeoutS+0x40>
  /* Calculate new delta for the following entry.*/
  p->delta -= delta;

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/
  ch.vtlist.delta = (sysinterval_t)-1;
 8001faa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  vtp->prev = vtp->next->prev;
 8001fae:	6863      	ldr	r3, [r4, #4]
  vtp->prev->next = vtp;
 8001fb0:	f10d 0804 	add.w	r8, sp, #4
  vtp->prev = vtp->next->prev;
 8001fb4:	e9cd 4301 	strd	r4, r3, [sp, #4]
  vtp->prev->next = vtp;
 8001fb8:	f8c3 8000 	str.w	r8, [r3]
  p->prev = vtp;
 8001fbc:	f8c4 8004 	str.w	r8, [r4, #4]
  vtp->delta = delta;
 8001fc0:	9103      	str	r1, [sp, #12]
  p->delta -= delta;
 8001fc2:	68a3      	ldr	r3, [r4, #8]
 8001fc4:	1a59      	subs	r1, r3, r1
 8001fc6:	60a1      	str	r1, [r4, #8]
  ch.vtlist.delta = (sysinterval_t)-1;
 8001fc8:	622a      	str	r2, [r5, #32]
    chSchGoSleepS(newstate);
 8001fca:	4638      	mov	r0, r7
 8001fcc:	f7ff ff20 	bl	8001e10 <chSchGoSleepS>
    if (chVTIsArmedI(&vt)) {
 8001fd0:	9b04      	ldr	r3, [sp, #16]
 8001fd2:	b16b      	cbz	r3, 8001ff0 <chSchGoSleepTimeoutS+0x90>
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (ch.vtlist.next != vtp) {
 8001fd4:	69ab      	ldr	r3, [r5, #24]
 8001fd6:	4543      	cmp	r3, r8
 8001fd8:	d023      	beq.n	8002022 <chSchGoSleepTimeoutS+0xc2>
    /* Removing the element from the delta list.*/
    vtp->prev->next = vtp->next;
 8001fda:	e9dd 3201 	ldrd	r3, r2, [sp, #4]
 8001fde:	6013      	str	r3, [r2, #0]
    vtp->next->prev = vtp->prev;
 8001fe0:	9b01      	ldr	r3, [sp, #4]
    vtp->func = NULL;

    /* Adding delta to the next element, if it is not the last one.*/
    if (&ch.vtlist != (virtual_timers_list_t *)vtp->next)
 8001fe2:	42b3      	cmp	r3, r6
    vtp->next->prev = vtp->prev;
 8001fe4:	605a      	str	r2, [r3, #4]
    if (&ch.vtlist != (virtual_timers_list_t *)vtp->next)
 8001fe6:	d003      	beq.n	8001ff0 <chSchGoSleepTimeoutS+0x90>
      vtp->next->delta += vtp->delta;
 8001fe8:	689a      	ldr	r2, [r3, #8]
 8001fea:	9903      	ldr	r1, [sp, #12]
 8001fec:	440a      	add	r2, r1
 8001fee:	609a      	str	r2, [r3, #8]
  return currp->u.rdymsg;
 8001ff0:	696b      	ldr	r3, [r5, #20]
}
 8001ff2:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8001ff4:	b006      	add	sp, #24
 8001ff6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (delta < p->delta) {
 8001ffa:	4299      	cmp	r1, r3
 8001ffc:	d2d3      	bcs.n	8001fa6 <chSchGoSleepTimeoutS+0x46>
  return systime + (systime_t)interval;
 8001ffe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002002:	4291      	cmp	r1, r2
 8002004:	bf94      	ite	ls
 8002006:	448c      	addls	ip, r1
 8002008:	4494      	addhi	ip, r2
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 800200a:	fa1f f28c 	uxth.w	r2, ip
 800200e:	6342      	str	r2, [r0, #52]	; 0x34
 8002010:	e7c9      	b.n	8001fa6 <chSchGoSleepTimeoutS+0x46>
    chSchGoSleepS(newstate);
 8002012:	f7ff fefd 	bl	8001e10 <chSchGoSleepS>
 8002016:	4d20      	ldr	r5, [pc, #128]	; (8002098 <chSchGoSleepTimeoutS+0x138>)
  return currp->u.rdymsg;
 8002018:	696b      	ldr	r3, [r5, #20]
}
 800201a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800201c:	b006      	add	sp, #24
 800201e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  }

  /* Removing the first timer from the list.*/
  ch.vtlist.next = vtp->next;
  ch.vtlist.next->prev = (virtual_timer_t *)&ch.vtlist;
  vtp->func = NULL;
 8002022:	2300      	movs	r3, #0
  ch.vtlist.next = vtp->next;
 8002024:	9a01      	ldr	r2, [sp, #4]

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.next) {
 8002026:	42b2      	cmp	r2, r6
  ch.vtlist.next = vtp->next;
 8002028:	61aa      	str	r2, [r5, #24]
  ch.vtlist.next->prev = (virtual_timer_t *)&ch.vtlist;
 800202a:	6056      	str	r6, [r2, #4]
  vtp->func = NULL;
 800202c:	9304      	str	r3, [sp, #16]
  if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.next) {
 800202e:	d030      	beq.n	8002092 <chSchGoSleepTimeoutS+0x132>

    return;
  }

  /* The delta of the removed timer is added to the new first timer.*/
  ch.vtlist.next->delta += vtp->delta;
 8002030:	6893      	ldr	r3, [r2, #8]
 8002032:	9803      	ldr	r0, [sp, #12]
  return (systime_t)STM32_ST_TIM->CNT;
 8002034:	4919      	ldr	r1, [pc, #100]	; (800209c <chSchGoSleepTimeoutS+0x13c>)
 8002036:	4403      	add	r3, r0
 8002038:	6093      	str	r3, [r2, #8]
 800203a:	6a4a      	ldr	r2, [r1, #36]	; 0x24
/*  if (ch.vtlist.next->delta == 0) {
    return;
  }*/

  /* Distance in ticks between the last alarm event and current time.*/
  nowdelta = chTimeDiffX(ch.vtlist.lasttime, chVTGetSystemTimeX());
 800203c:	8ca9      	ldrh	r1, [r5, #36]	; 0x24
  return (sysinterval_t)((systime_t)(end - start));
 800203e:	1a52      	subs	r2, r2, r1
 8002040:	b292      	uxth	r2, r2

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= ch.vtlist.next->delta) {
 8002042:	4293      	cmp	r3, r2
 8002044:	d9d4      	bls.n	8001ff0 <chSchGoSleepTimeoutS+0x90>
    return;
  }

  /* Distance from the next scheduled event and now.*/
  delta = ch.vtlist.next->delta - nowdelta;
 8002046:	1a98      	subs	r0, r3, r2

  /* Making sure to not schedule an event closer than CH_CFG_ST_TIMEDELTA
     ticks from now.*/
  if (delta < (sysinterval_t)CH_CFG_ST_TIMEDELTA) {
 8002048:	2801      	cmp	r0, #1
 800204a:	d920      	bls.n	800208e <chSchGoSleepTimeoutS+0x12e>
  }
  else {
    delta = nowdelta + delta;
#if CH_CFG_INTERVALS_SIZE > CH_CFG_ST_RESOLUTION
    /* The delta could be too large for the physical timer to handle.*/
    if (delta > (sysinterval_t)TIME_MAX_SYSTIME) {
 800204c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002050:	4293      	cmp	r3, r2
 8002052:	bf28      	it	cs
 8002054:	4613      	movcs	r3, r2
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8002056:	4a11      	ldr	r2, [pc, #68]	; (800209c <chSchGoSleepTimeoutS+0x13c>)
  return systime + (systime_t)interval;
 8002058:	440b      	add	r3, r1
 800205a:	b29b      	uxth	r3, r3
 800205c:	6353      	str	r3, [r2, #52]	; 0x34
 800205e:	e7c7      	b.n	8001ff0 <chSchGoSleepTimeoutS+0x90>
 8002060:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002064:	4299      	cmp	r1, r3
 8002066:	bf94      	ite	ls
 8002068:	1853      	addls	r3, r2, r1
 800206a:	18d3      	addhi	r3, r2, r3
  STM32_ST_TIM->SR     = 0;
 800206c:	f04f 0c00 	mov.w	ip, #0
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 8002070:	2402      	movs	r4, #2
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8002072:	b29b      	uxth	r3, r3
      ch.vtlist.next = vtp;
 8002074:	f10d 0804 	add.w	r8, sp, #4
      vtp->prev = (virtual_timer_t *)&ch.vtlist;
 8002078:	e9cd 6601 	strd	r6, r6, [sp, #4]
      ch.vtlist.prev = vtp;
 800207c:	e9c5 8806 	strd	r8, r8, [r5, #24]
      ch.vtlist.lasttime = now;
 8002080:	84aa      	strh	r2, [r5, #36]	; 0x24
      vtp->delta = delay;
 8002082:	9103      	str	r1, [sp, #12]
 8002084:	6343      	str	r3, [r0, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 8002086:	f8c0 c010 	str.w	ip, [r0, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 800208a:	60c4      	str	r4, [r0, #12]
 800208c:	e79d      	b.n	8001fca <chSchGoSleepTimeoutS+0x6a>
    delta = nowdelta + (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 800208e:	1c93      	adds	r3, r2, #2
 8002090:	e7e1      	b.n	8002056 <chSchGoSleepTimeoutS+0xf6>
  STM32_ST_TIM->DIER = 0U;
 8002092:	4a02      	ldr	r2, [pc, #8]	; (800209c <chSchGoSleepTimeoutS+0x13c>)
 8002094:	60d3      	str	r3, [r2, #12]
    return;
 8002096:	e7ab      	b.n	8001ff0 <chSchGoSleepTimeoutS+0x90>
 8002098:	20000e30 	.word	0x20000e30
 800209c:	40000400 	.word	0x40000400
 80020a0:	08001a31 	.word	0x08001a31
	...

080020b0 <chThdEnqueueTimeoutS>:
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {

  if (TIME_IMMEDIATE == timeout) {
 80020b0:	b161      	cbz	r1, 80020cc <chThdEnqueueTimeoutS+0x1c>
 80020b2:	4603      	mov	r3, r0
    return MSG_TIMEOUT;
  }

  queue_insert(currp, tqp);
 80020b4:	4a07      	ldr	r2, [pc, #28]	; (80020d4 <chThdEnqueueTimeoutS+0x24>)
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
 80020b6:	b410      	push	{r4}
  queue_insert(currp, tqp);
 80020b8:	6952      	ldr	r2, [r2, #20]
  tp->queue.prev             = tqp->prev;
 80020ba:	6844      	ldr	r4, [r0, #4]

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 80020bc:	2004      	movs	r0, #4
 80020be:	e9c2 3400 	strd	r3, r4, [r2]
  tp->queue.prev->queue.next = tp;
 80020c2:	6022      	str	r2, [r4, #0]
}
 80020c4:	bc10      	pop	{r4}
  tqp->prev                  = tp;
 80020c6:	605a      	str	r2, [r3, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 80020c8:	f7ff bf4a 	b.w	8001f60 <chSchGoSleepTimeoutS>
}
 80020cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	20000e30 	.word	0x20000e30
	...

080020e0 <oqPutTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 80020e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020e2:	4604      	mov	r4, r0
 80020e4:	460f      	mov	r7, r1
 80020e6:	4616      	mov	r6, r2
 80020e8:	2320      	movs	r3, #32
 80020ea:	f383 8811 	msr	BASEPRI, r3
 */
static inline void chSysLock(void) {

  port_lock();
  _stats_start_measure_crit_thd();
  _dbg_check_lock();
 80020ee:	e005      	b.n	80020fc <oqPutTimeout+0x1c>
 * @sclass
 */
static inline msg_t osalThreadEnqueueTimeoutS(threads_queue_t *tqp,
                                              sysinterval_t timeout) {

  return chThdEnqueueTimeoutS(tqp, timeout);
 80020f0:	4631      	mov	r1, r6
 80020f2:	4620      	mov	r0, r4
 80020f4:	f7ff ffdc 	bl	80020b0 <chThdEnqueueTimeoutS>
  osalSysLock();

  /* Waiting until there is a slot available or a timeout occurs.*/
  while (oqIsFullI(oqp)) {
    msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
    if (msg < MSG_OK) {
 80020f8:	2800      	cmp	r0, #0
 80020fa:	db17      	blt.n	800212c <oqPutTimeout+0x4c>
  while (oqIsFullI(oqp)) {
 80020fc:	68a5      	ldr	r5, [r4, #8]
 80020fe:	2d00      	cmp	r5, #0
 8002100:	d0f6      	beq.n	80020f0 <oqPutTimeout+0x10>
    }
  }

  /* Putting the character into the queue.*/
  oqp->q_counter--;
  *oqp->q_wrptr++ = b;
 8002102:	6962      	ldr	r2, [r4, #20]
  oqp->q_counter--;
 8002104:	68a3      	ldr	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 8002106:	1c51      	adds	r1, r2, #1
  oqp->q_counter--;
 8002108:	3b01      	subs	r3, #1
  *oqp->q_wrptr++ = b;
 800210a:	6161      	str	r1, [r4, #20]
  oqp->q_counter--;
 800210c:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 800210e:	7017      	strb	r7, [r2, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 8002110:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8002114:	429a      	cmp	r2, r3
    oqp->q_wrptr = oqp->q_buffer;
 8002116:	bf24      	itt	cs
 8002118:	68e3      	ldrcs	r3, [r4, #12]
 800211a:	6163      	strcs	r3, [r4, #20]
  }

  /* Inform the low side that the queue has at least one character available.*/
  if (oqp->q_notify != NULL) {
 800211c:	69e3      	ldr	r3, [r4, #28]
 800211e:	b10b      	cbz	r3, 8002124 <oqPutTimeout+0x44>
    oqp->q_notify(oqp);
 8002120:	4620      	mov	r0, r4
 8002122:	4798      	blx	r3
 8002124:	2000      	movs	r0, #0
 8002126:	f380 8811 	msr	BASEPRI, r0
  }

  osalSysUnlock();

  return MSG_OK;
}
 800212a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800212c:	f385 8811 	msr	BASEPRI, r5
 8002130:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002132:	bf00      	nop
	...

08002140 <_putt>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 8002140:	3030      	adds	r0, #48	; 0x30
 8002142:	f7ff bfcd 	b.w	80020e0 <oqPutTimeout>
 8002146:	bf00      	nop
	...

08002150 <_put>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 8002150:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002154:	3030      	adds	r0, #48	; 0x30
 8002156:	f7ff bfc3 	b.w	80020e0 <oqPutTimeout>
 800215a:	bf00      	nop
 800215c:	0000      	movs	r0, r0
	...

08002160 <iqGetTimeout>:
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 8002160:	b570      	push	{r4, r5, r6, lr}
 8002162:	2320      	movs	r3, #32
 8002164:	4605      	mov	r5, r0
 8002166:	460e      	mov	r6, r1
 8002168:	f383 8811 	msr	BASEPRI, r3
 800216c:	e005      	b.n	800217a <iqGetTimeout+0x1a>
 800216e:	4631      	mov	r1, r6
 8002170:	4628      	mov	r0, r5
 8002172:	f7ff ff9d 	bl	80020b0 <chThdEnqueueTimeoutS>
    if (msg < MSG_OK) {
 8002176:	2800      	cmp	r0, #0
 8002178:	db18      	blt.n	80021ac <iqGetTimeout+0x4c>
  while (iqIsEmptyI(iqp)) {
 800217a:	68ac      	ldr	r4, [r5, #8]
 800217c:	2c00      	cmp	r4, #0
 800217e:	d0f6      	beq.n	800216e <iqGetTimeout+0xe>
  b = *iqp->q_rdptr++;
 8002180:	69a9      	ldr	r1, [r5, #24]
  iqp->q_counter--;
 8002182:	68ab      	ldr	r3, [r5, #8]
  if (iqp->q_rdptr >= iqp->q_top) {
 8002184:	6928      	ldr	r0, [r5, #16]
  b = *iqp->q_rdptr++;
 8002186:	1c4a      	adds	r2, r1, #1
  iqp->q_counter--;
 8002188:	3b01      	subs	r3, #1
  if (iqp->q_rdptr >= iqp->q_top) {
 800218a:	4282      	cmp	r2, r0
  iqp->q_counter--;
 800218c:	60ab      	str	r3, [r5, #8]
    iqp->q_rdptr = iqp->q_buffer;
 800218e:	bf28      	it	cs
 8002190:	68eb      	ldrcs	r3, [r5, #12]
  b = *iqp->q_rdptr++;
 8002192:	61aa      	str	r2, [r5, #24]
 8002194:	780c      	ldrb	r4, [r1, #0]
    iqp->q_rdptr = iqp->q_buffer;
 8002196:	bf28      	it	cs
 8002198:	61ab      	strcs	r3, [r5, #24]
  if (iqp->q_notify != NULL) {
 800219a:	69eb      	ldr	r3, [r5, #28]
 800219c:	b10b      	cbz	r3, 80021a2 <iqGetTimeout+0x42>
    iqp->q_notify(iqp);
 800219e:	4628      	mov	r0, r5
 80021a0:	4798      	blx	r3
 80021a2:	2300      	movs	r3, #0
 80021a4:	f383 8811 	msr	BASEPRI, r3
  return (msg_t)b;
 80021a8:	4620      	mov	r0, r4
}
 80021aa:	bd70      	pop	{r4, r5, r6, pc}
 80021ac:	f384 8811 	msr	BASEPRI, r4
 80021b0:	bd70      	pop	{r4, r5, r6, pc}
 80021b2:	bf00      	nop
	...

080021c0 <_gett>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 80021c0:	300c      	adds	r0, #12
 80021c2:	f7ff bfcd 	b.w	8002160 <iqGetTimeout>
 80021c6:	bf00      	nop
	...

080021d0 <_get>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 80021d0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80021d4:	300c      	adds	r0, #12
 80021d6:	f7ff bfc3 	b.w	8002160 <iqGetTimeout>
 80021da:	bf00      	nop
 80021dc:	0000      	movs	r0, r0
	...

080021e0 <chThdSleep>:
void chThdSleep(sysinterval_t time) {
 80021e0:	b508      	push	{r3, lr}
 80021e2:	4601      	mov	r1, r0
 80021e4:	2320      	movs	r3, #32
 80021e6:	f383 8811 	msr	BASEPRI, r3
 */
static inline void chThdSleepS(sysinterval_t ticks) {

  chDbgCheck(ticks != TIME_IMMEDIATE);

  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 80021ea:	2008      	movs	r0, #8
 80021ec:	f7ff feb8 	bl	8001f60 <chSchGoSleepTimeoutS>
 80021f0:	2300      	movs	r3, #0
 80021f2:	f383 8811 	msr	BASEPRI, r3
}
 80021f6:	bd08      	pop	{r3, pc}
	...

08002200 <Thread1>:
    speed_in = 0;
 8002200:	f04f 0a00 	mov.w	sl, #0
static THD_FUNCTION(Thread1, arg) {
 8002204:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
 * @api
 */
static inline void chRegSetThreadName(const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  ch.rlist.current->name = name;
 8002208:	4b1b      	ldr	r3, [pc, #108]	; (8002278 <Thread1+0x78>)
 800220a:	4a1c      	ldr	r2, [pc, #112]	; (800227c <Thread1+0x7c>)
 800220c:	695b      	ldr	r3, [r3, #20]
 800220e:	4c1c      	ldr	r4, [pc, #112]	; (8002280 <Thread1+0x80>)
 8002210:	f8df 8080 	ldr.w	r8, [pc, #128]	; 8002294 <Thread1+0x94>
 8002214:	4e1b      	ldr	r6, [pc, #108]	; (8002284 <Thread1+0x84>)
 8002216:	4d1c      	ldr	r5, [pc, #112]	; (8002288 <Thread1+0x88>)
 8002218:	f8df b07c 	ldr.w	fp, [pc, #124]	; 8002298 <Thread1+0x98>
          palTogglePad(GPIOB, GPIOB_LED);
 800221c:	4f1b      	ldr	r7, [pc, #108]	; (800228c <Thread1+0x8c>)
    temp = 2*ICPCLKFREQ / temp;
 800221e:	f8df 907c 	ldr.w	r9, [pc, #124]	; 800229c <Thread1+0x9c>
 8002222:	619a      	str	r2, [r3, #24]
      cnt++;
 8002224:	8823      	ldrh	r3, [r4, #0]
 8002226:	3301      	adds	r3, #1
 8002228:	b29b      	uxth	r3, r3
      if (cnt >= 5){
 800222a:	2b04      	cmp	r3, #4
      cnt++;
 800222c:	8023      	strh	r3, [r4, #0]
      if (cnt >= 5){
 800222e:	d905      	bls.n	800223c <Thread1+0x3c>
          cnt = 0;
 8002230:	2200      	movs	r2, #0
          palTogglePad(GPIOB, GPIOB_LED);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	f083 0302 	eor.w	r3, r3, #2
 8002238:	60fb      	str	r3, [r7, #12]
          cnt = 0;
 800223a:	8022      	strh	r2, [r4, #0]
      if (f_enable > 0){
 800223c:	f8b8 3000 	ldrh.w	r3, [r8]
 8002240:	b1b3      	cbz	r3, 8002270 <Thread1+0x70>
    temp = speed_in / cnt; //averaging
 8002242:	8828      	ldrh	r0, [r5, #0]
 8002244:	f7fe fe5e 	bl	8000f04 <__aeabi_i2f>
 8002248:	4601      	mov	r1, r0
 800224a:	6830      	ldr	r0, [r6, #0]
 800224c:	f7fe ff62 	bl	8001114 <__aeabi_fdiv>
    cnt = 0;
 8002250:	2300      	movs	r3, #0
    temp *= cudata.configstruct.fs_corr;  //conversion from frequency to real speed
 8002252:	f8db 1084 	ldr.w	r1, [fp, #132]	; 0x84
    cnt = 0;
 8002256:	802b      	strh	r3, [r5, #0]
    speed_in = 0;
 8002258:	f8c6 a000 	str.w	sl, [r6]
    temp *= cudata.configstruct.fs_corr;  //conversion from frequency to real speed
 800225c:	f7fe fea6 	bl	8000fac <__aeabi_fmul>
 8002260:	4601      	mov	r1, r0
    temp = 2*ICPCLKFREQ / temp;
 8002262:	4648      	mov	r0, r9
 8002264:	f7fe ff56 	bl	8001114 <__aeabi_fdiv>
    real_freq = (uint16_t)temp;
 8002268:	f7ff f866 	bl	8001338 <__aeabi_f2uiz>
 800226c:	4b08      	ldr	r3, [pc, #32]	; (8002290 <Thread1+0x90>)
 800226e:	8018      	strh	r0, [r3, #0]
      chThdSleepMilliseconds(100);
 8002270:	20c8      	movs	r0, #200	; 0xc8
 8002272:	f7ff ffb5 	bl	80021e0 <chThdSleep>
  while (true) {
 8002276:	e7d5      	b.n	8002224 <Thread1+0x24>
 8002278:	20000e30 	.word	0x20000e30
 800227c:	08006144 	.word	0x08006144
 8002280:	20000fd2 	.word	0x20000fd2
 8002284:	20001278 	.word	0x20001278
 8002288:	20000fd0 	.word	0x20000fd0
 800228c:	40010c00 	.word	0x40010c00
 8002290:	2000126c 	.word	0x2000126c
 8002294:	2000089c 	.word	0x2000089c
 8002298:	20000800 	.word	0x20000800
 800229c:	4c095440 	.word	0x4c095440

080022a0 <i2c_lld_master_transmit_timeout>:
 * @notapi
 */
msg_t i2c_lld_master_transmit_timeout(I2CDriver *i2cp, i2caddr_t addr,
                                      const uint8_t *txbuf, size_t txbytes,
                                      uint8_t *rxbuf, size_t rxbytes,
                                      sysinterval_t timeout) {
 80022a0:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
#if defined(STM32F1XX_I2C)
  osalDbgCheck((rxbytes == 0) || ((rxbytes > 1) && (rxbuf != NULL)));
#endif

  /* Resetting error flags for this transfer.*/
  i2cp->errors = I2C_NO_ERROR;
 80022a4:	2400      	movs	r4, #0

  /* Initializes driver fields, LSB = 0 -> transmit.*/
  i2cp->addr = (addr << 1);
 80022a6:	0049      	lsls	r1, r1, #1
 80022a8:	8401      	strh	r1, [r0, #32]
                                      sysinterval_t timeout) {
 80022aa:	4605      	mov	r5, r0
 80022ac:	4691      	mov	r9, r2
 80022ae:	461f      	mov	r7, r3
  I2C_TypeDef *dp = i2cp->i2c;
 80022b0:	6b41      	ldr	r1, [r0, #52]	; 0x34
  i2cp->errors = I2C_NO_ERROR;
 80022b2:	6084      	str	r4, [r0, #8]
 80022b4:	f384 8811 	msr	BASEPRI, r4

  /* Releases the lock from high level driver.*/
  osalSysUnlock();

  /* TX DMA setup.*/
  dmaStreamSetMode(i2cp->dmatx, i2cp->txdmamode);
 80022b8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80022ba:	e9d5 2e0a 	ldrd	r2, lr, [r5, #40]	; 0x28
 80022be:	685b      	ldr	r3, [r3, #4]
  return (systime_t)STM32_ST_TIM->CNT;
 80022c0:	4e33      	ldr	r6, [pc, #204]	; (8002390 <i2c_lld_master_transmit_timeout+0xf0>)
 80022c2:	601a      	str	r2, [r3, #0]
  dmaStreamSetMemory0(i2cp->dmatx, txbuf);
  dmaStreamSetTransactionSize(i2cp->dmatx, txbytes);

  /* RX DMA setup.*/
  dmaStreamSetMode(i2cp->dmarx, i2cp->rxdmamode);
 80022c4:	f8de 2004 	ldr.w	r2, [lr, #4]
  dmaStreamSetMemory0(i2cp->dmatx, txbuf);
 80022c8:	f8c3 900c 	str.w	r9, [r3, #12]
  dmaStreamSetTransactionSize(i2cp->dmatx, txbytes);
 80022cc:	605f      	str	r7, [r3, #4]
  dmaStreamSetMode(i2cp->dmarx, i2cp->rxdmamode);
 80022ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80022d0:	46b4      	mov	ip, r6
 80022d2:	6013      	str	r3, [r2, #0]
  dmaStreamSetMemory0(i2cp->dmarx, rxbuf);
 80022d4:	9b06      	ldr	r3, [sp, #24]
 80022d6:	2020      	movs	r0, #32
 80022d8:	60d3      	str	r3, [r2, #12]
  dmaStreamSetTransactionSize(i2cp->dmarx, rxbytes);
 80022da:	9b07      	ldr	r3, [sp, #28]
 80022dc:	6053      	str	r3, [r2, #4]
 80022de:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80022e0:	b292      	uxth	r2, r2
 80022e2:	e001      	b.n	80022e8 <i2c_lld_master_transmit_timeout+0x48>
 80022e4:	f384 8811 	msr	BASEPRI, r4
 80022e8:	f380 8811 	msr	BASEPRI, r0
  while (true) {
    osalSysLock();

    /* If the bus is not busy then the operation can continue, note, the
       loop is exited in the locked state.*/
    if (!(dp->SR2 & I2C_SR2_BUSY) && !(dp->CR1 & I2C_CR1_STOP))
 80022ec:	698b      	ldr	r3, [r1, #24]
 80022ee:	079e      	lsls	r6, r3, #30
 80022f0:	d402      	bmi.n	80022f8 <i2c_lld_master_transmit_timeout+0x58>
 80022f2:	680b      	ldr	r3, [r1, #0]
 80022f4:	059b      	lsls	r3, r3, #22
 80022f6:	d51f      	bpl.n	8002338 <i2c_lld_master_transmit_timeout+0x98>
 80022f8:	f8dc 3024 	ldr.w	r3, [ip, #36]	; 0x24
 */
static inline bool chTimeIsInRangeX(systime_t time,
                                    systime_t start,
                                    systime_t end) {

  return (bool)((systime_t)((systime_t)time - (systime_t)start) <
 80022fc:	1a9b      	subs	r3, r3, r2
      break;

    /* If the system time went outside the allowed window then a timeout
       condition is returned.*/
    if (!osalTimeIsInRangeX(osalOsGetSystemTimeX(), start, end)) {
 80022fe:	b29b      	uxth	r3, r3
 8002300:	2b63      	cmp	r3, #99	; 0x63
 8002302:	d9ef      	bls.n	80022e4 <i2c_lld_master_transmit_timeout+0x44>
      dmaStreamDisable(i2cp->dmatx);
 8002304:	230e      	movs	r3, #14
      dmaStreamDisable(i2cp->dmarx);
 8002306:	e9d5 210b 	ldrd	r2, r1, [r5, #44]	; 0x2c
      dmaStreamDisable(i2cp->dmatx);
 800230a:	e9d1 5400 	ldrd	r5, r4, [r1]
 800230e:	6820      	ldr	r0, [r4, #0]
 8002310:	f020 000f 	bic.w	r0, r0, #15
 8002314:	6020      	str	r0, [r4, #0]
 8002316:	7b49      	ldrb	r1, [r1, #13]
      dmaStreamDisable(i2cp->dmarx);
 8002318:	6850      	ldr	r0, [r2, #4]
      dmaStreamDisable(i2cp->dmatx);
 800231a:	fa03 f101 	lsl.w	r1, r3, r1
 800231e:	6069      	str	r1, [r5, #4]
      dmaStreamDisable(i2cp->dmarx);
 8002320:	6801      	ldr	r1, [r0, #0]
 8002322:	6814      	ldr	r4, [r2, #0]
 8002324:	f021 010f 	bic.w	r1, r1, #15
 8002328:	6001      	str	r1, [r0, #0]
      return MSG_TIMEOUT;
 800232a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
      dmaStreamDisable(i2cp->dmarx);
 800232e:	7b52      	ldrb	r2, [r2, #13]
 8002330:	4093      	lsls	r3, r2
 8002332:	6063      	str	r3, [r4, #4]
    dmaStreamDisable(i2cp->dmatx);
    dmaStreamDisable(i2cp->dmarx);
  }

  return msg;
}
 8002334:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  *trp = tp;
 8002338:	462b      	mov	r3, r5
  dp->CR2 |= I2C_CR2_ITEVTEN;
 800233a:	684a      	ldr	r2, [r1, #4]
  return ch.rlist.current;
 800233c:	4815      	ldr	r0, [pc, #84]	; (8002394 <i2c_lld_master_transmit_timeout+0xf4>)
 800233e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002342:	604a      	str	r2, [r1, #4]
  dp->CR1 |= I2C_CR1_START;
 8002344:	680a      	ldr	r2, [r1, #0]
 8002346:	6940      	ldr	r0, [r0, #20]
 8002348:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800234c:	600a      	str	r2, [r1, #0]
 800234e:	f843 0f1c 	str.w	r0, [r3, #28]!
  tp->u.wttrp = trp;
 8002352:	6243      	str	r3, [r0, #36]	; 0x24
  return chSchGoSleepTimeoutS(CH_STATE_SUSPENDED, timeout);
 8002354:	9908      	ldr	r1, [sp, #32]
 8002356:	2003      	movs	r0, #3
 8002358:	f7ff fe02 	bl	8001f60 <chSchGoSleepTimeoutS>
  if (msg != MSG_OK) {
 800235c:	2800      	cmp	r0, #0
 800235e:	d0e9      	beq.n	8002334 <i2c_lld_master_transmit_timeout+0x94>
    dmaStreamDisable(i2cp->dmarx);
 8002360:	e9d5 240b 	ldrd	r2, r4, [r5, #44]	; 0x2c
    dmaStreamDisable(i2cp->dmatx);
 8002364:	230e      	movs	r3, #14
 8002366:	6865      	ldr	r5, [r4, #4]
 8002368:	6829      	ldr	r1, [r5, #0]
 800236a:	f021 010f 	bic.w	r1, r1, #15
 800236e:	6029      	str	r1, [r5, #0]
 8002370:	7b61      	ldrb	r1, [r4, #13]
 8002372:	6825      	ldr	r5, [r4, #0]
 8002374:	fa03 f101 	lsl.w	r1, r3, r1
    dmaStreamDisable(i2cp->dmarx);
 8002378:	6854      	ldr	r4, [r2, #4]
    dmaStreamDisable(i2cp->dmatx);
 800237a:	6069      	str	r1, [r5, #4]
    dmaStreamDisable(i2cp->dmarx);
 800237c:	6821      	ldr	r1, [r4, #0]
 800237e:	6815      	ldr	r5, [r2, #0]
 8002380:	f021 010f 	bic.w	r1, r1, #15
 8002384:	6021      	str	r1, [r4, #0]
 8002386:	7b52      	ldrb	r2, [r2, #13]
 8002388:	4093      	lsls	r3, r2
 800238a:	606b      	str	r3, [r5, #4]
}
 800238c:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
 8002390:	40000400 	.word	0x40000400
 8002394:	20000e30 	.word	0x20000e30
	...

080023a0 <get_history>:
    shp->sh_end -= shp->sh_size;
  *(shp->sh_buffer + shp->sh_end) = 0;
  shp->sh_cur = 0;
}

static int get_history(ShellHistory *shp, char *line, int dir) {
 80023a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (shp == NULL)
    return -1;

  /* Count the number of lines saved in the buffer */
  int idx = shp->sh_beg;
  while (idx != shp->sh_end) {
 80023a4:	e9d0 4602 	ldrd	r4, r6, [r0, #8]
 80023a8:	42b4      	cmp	r4, r6
static int get_history(ShellHistory *shp, char *line, int dir) {
 80023aa:	4607      	mov	r7, r0
 80023ac:	4688      	mov	r8, r1
  while (idx != shp->sh_end) {
 80023ae:	d051      	beq.n	8002454 <get_history+0xb4>
    idx += *(shp->sh_buffer + idx) + 1;
    if (idx >= shp->sh_size)
 80023b0:	e9d0 c000 	ldrd	ip, r0, [r0]
 80023b4:	4623      	mov	r3, r4
  int count=0;
 80023b6:	2100      	movs	r1, #0
    idx += *(shp->sh_buffer + idx) + 1;
 80023b8:	f81c 5003 	ldrb.w	r5, [ip, r3]
      idx -= shp->sh_size;
    count++;
 80023bc:	3101      	adds	r1, #1
    idx += *(shp->sh_buffer + idx) + 1;
 80023be:	3501      	adds	r5, #1
 80023c0:	442b      	add	r3, r5
    if (idx >= shp->sh_size)
 80023c2:	4298      	cmp	r0, r3
      idx -= shp->sh_size;
 80023c4:	bfd8      	it	le
 80023c6:	1a1b      	suble	r3, r3, r0
  while (idx != shp->sh_end) {
 80023c8:	42b3      	cmp	r3, r6
 80023ca:	d1f5      	bne.n	80023b8 <get_history+0x18>
  }

  if (dir == SHELL_HIST_DIR_FW) {
 80023cc:	2a01      	cmp	r2, #1
    if (shp->sh_cur > 0)
 80023ce:	693d      	ldr	r5, [r7, #16]
  if (dir == SHELL_HIST_DIR_FW) {
 80023d0:	d03b      	beq.n	800244a <get_history+0xaa>
      shp->sh_cur -= 2;
    else
      return 0;
  }

  if (count >= shp->sh_cur) {
 80023d2:	42a9      	cmp	r1, r5
 80023d4:	db52      	blt.n	800247c <get_history+0xdc>
    idx = shp->sh_beg;
    int i = 0;
    while (idx != shp->sh_end && shp->sh_cur != (count - i - 1)) {
 80023d6:	42b4      	cmp	r4, r6
 80023d8:	d053      	beq.n	8002482 <get_history+0xe2>
 80023da:	1e4b      	subs	r3, r1, #1
 80023dc:	429d      	cmp	r5, r3
 80023de:	d053      	beq.n	8002488 <get_history+0xe8>
      idx += *(shp->sh_buffer + idx) + 1;
      if (idx >= shp->sh_size)
 80023e0:	e9d7 ec00 	ldrd	lr, ip, [r7]
    int i = 0;
 80023e4:	2000      	movs	r0, #0
 80023e6:	e003      	b.n	80023f0 <get_history+0x50>
    while (idx != shp->sh_end && shp->sh_cur != (count - i - 1)) {
 80023e8:	43c3      	mvns	r3, r0
 80023ea:	440b      	add	r3, r1
 80023ec:	429d      	cmp	r5, r3
 80023ee:	d014      	beq.n	800241a <get_history+0x7a>
      idx += *(shp->sh_buffer + idx) + 1;
 80023f0:	f81e 3004 	ldrb.w	r3, [lr, r4]
        idx -= shp->sh_size;
      i++;
 80023f4:	3001      	adds	r0, #1
      idx += *(shp->sh_buffer + idx) + 1;
 80023f6:	3301      	adds	r3, #1
 80023f8:	441c      	add	r4, r3
      if (idx >= shp->sh_size)
 80023fa:	45a4      	cmp	ip, r4
        idx -= shp->sh_size;
 80023fc:	bfd8      	it	le
 80023fe:	eba4 040c 	suble.w	r4, r4, ip
    while (idx != shp->sh_end && shp->sh_cur != (count - i - 1)) {
 8002402:	42b4      	cmp	r4, r6
 8002404:	d1f0      	bne.n	80023e8 <get_history+0x48>
    }

    int length = *(shp->sh_buffer + idx);
 8002406:	f81e 4006 	ldrb.w	r4, [lr, r6]

    if (length > 0) {
 800240a:	b95c      	cbnz	r4, 8002424 <get_history+0x84>
        memcpy(line, shp->sh_buffer + idx + 1, part_len);
        memcpy(line + part_len, shp->sh_buffer, length - part_len);
      }
      return length;
    }
    else if (dir == SHELL_HIST_DIR_FW) {
 800240c:	2a01      	cmp	r2, #1
 800240e:	d135      	bne.n	800247c <get_history+0xdc>
      shp->sh_cur++;
 8002410:	3501      	adds	r5, #1
 8002412:	613d      	str	r5, [r7, #16]
      return 0;
    }
  }
  return -1;
}
 8002414:	4620      	mov	r0, r4
 8002416:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while (idx != shp->sh_end && shp->sh_cur != (count - i - 1)) {
 800241a:	4626      	mov	r6, r4
    int length = *(shp->sh_buffer + idx);
 800241c:	f81e 4006 	ldrb.w	r4, [lr, r6]
    if (length > 0) {
 8002420:	2c00      	cmp	r4, #0
 8002422:	d0f3      	beq.n	800240c <get_history+0x6c>
      shp->sh_cur++;
 8002424:	3501      	adds	r5, #1
      memset(line, 0, SHELL_MAX_LINE_LENGTH);
 8002426:	2240      	movs	r2, #64	; 0x40
 8002428:	2100      	movs	r1, #0
 800242a:	4640      	mov	r0, r8
      shp->sh_cur++;
 800242c:	613d      	str	r5, [r7, #16]
      memset(line, 0, SHELL_MAX_LINE_LENGTH);
 800242e:	f003 fd59 	bl	8005ee4 <memset>
      if ((idx + length) < shp->sh_size) {
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	19a2      	adds	r2, r4, r6
 8002436:	429a      	cmp	r2, r3
 8002438:	da10      	bge.n	800245c <get_history+0xbc>
        memcpy(line, (shp->sh_buffer + idx + 1), length);
 800243a:	6839      	ldr	r1, [r7, #0]
 800243c:	3601      	adds	r6, #1
 800243e:	4640      	mov	r0, r8
 8002440:	4622      	mov	r2, r4
 8002442:	4431      	add	r1, r6
 8002444:	f7fd ff12 	bl	800026c <memcpy>
 8002448:	e7e4      	b.n	8002414 <get_history+0x74>
    if (shp->sh_cur > 0)
 800244a:	2d00      	cmp	r5, #0
 800244c:	dd04      	ble.n	8002458 <get_history+0xb8>
      shp->sh_cur -= 2;
 800244e:	3d02      	subs	r5, #2
 8002450:	613d      	str	r5, [r7, #16]
 8002452:	e7be      	b.n	80023d2 <get_history+0x32>
  int count=0;
 8002454:	2100      	movs	r1, #0
 8002456:	e7b9      	b.n	80023cc <get_history+0x2c>
      return 0;
 8002458:	2400      	movs	r4, #0
 800245a:	e7db      	b.n	8002414 <get_history+0x74>
        int part_len = shp->sh_size - idx - 1;
 800245c:	1b9b      	subs	r3, r3, r6
        memcpy(line, shp->sh_buffer + idx + 1, part_len);
 800245e:	6839      	ldr	r1, [r7, #0]
        int part_len = shp->sh_size - idx - 1;
 8002460:	1e5d      	subs	r5, r3, #1
        memcpy(line, shp->sh_buffer + idx + 1, part_len);
 8002462:	3601      	adds	r6, #1
 8002464:	462a      	mov	r2, r5
 8002466:	4431      	add	r1, r6
 8002468:	4640      	mov	r0, r8
 800246a:	f7fd feff 	bl	800026c <memcpy>
        memcpy(line + part_len, shp->sh_buffer, length - part_len);
 800246e:	6839      	ldr	r1, [r7, #0]
 8002470:	eb08 0005 	add.w	r0, r8, r5
 8002474:	1b62      	subs	r2, r4, r5
 8002476:	f7fd fef9 	bl	800026c <memcpy>
 800247a:	e7cb      	b.n	8002414 <get_history+0x74>
  return -1;
 800247c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002480:	e7c8      	b.n	8002414 <get_history+0x74>
 8002482:	f8d7 e000 	ldr.w	lr, [r7]
 8002486:	e7be      	b.n	8002406 <get_history+0x66>
    while (idx != shp->sh_end && shp->sh_cur != (count - i - 1)) {
 8002488:	4626      	mov	r6, r4
 800248a:	f8d7 e000 	ldr.w	lr, [r7]
 800248e:	e7ba      	b.n	8002406 <get_history+0x66>

08002490 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 8002490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002494:	b085      	sub	sp, #20
 8002496:	f04f 0920 	mov.w	r9, #32
 800249a:	e9cd 3202 	strd	r3, r2, [sp, #8]
  qnotify_t nfy = oqp->q_notify;
 800249e:	69c7      	ldr	r7, [r0, #28]
 80024a0:	f389 8811 	msr	BASEPRI, r9

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
 80024a4:	b3aa      	cbz	r2, 8002512 <oqWriteTimeout+0x82>
 80024a6:	4604      	mov	r4, r0
 80024a8:	460e      	mov	r6, r1
 80024aa:	f04f 0a00 	mov.w	sl, #0
 80024ae:	f8dd b00c 	ldr.w	fp, [sp, #12]
  if (n > oqGetEmptyI(oqp)) {
 80024b2:	68a2      	ldr	r2, [r4, #8]
 80024b4:	4593      	cmp	fp, r2
 80024b6:	bf98      	it	ls
 80024b8:	465d      	movls	r5, fp
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 80024ba:	e9d4 2004 	ldrd	r2, r0, [r4, #16]
    n = oqGetEmptyI(oqp);
 80024be:	bf88      	it	hi
 80024c0:	68a5      	ldrhi	r5, [r4, #8]
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 80024c2:	eba2 0800 	sub.w	r8, r2, r0
  if (n < s1) {
 80024c6:	45a8      	cmp	r8, r5
 80024c8:	d844      	bhi.n	8002554 <oqWriteTimeout+0xc4>
  else if (n > s1) {
 80024ca:	d229      	bcs.n	8002520 <oqWriteTimeout+0x90>
    s2 = n - s1;
 80024cc:	eba5 0308 	sub.w	r3, r5, r8
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 80024d0:	4642      	mov	r2, r8
 80024d2:	4631      	mov	r1, r6
    s2 = n - s1;
 80024d4:	9301      	str	r3, [sp, #4]
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 80024d6:	f7fd fec9 	bl	800026c <memcpy>
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 80024da:	eb06 0108 	add.w	r1, r6, r8
 80024de:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80024e2:	68e0      	ldr	r0, [r4, #12]
 80024e4:	4642      	mov	r2, r8
 80024e6:	f7fd fec1 	bl	800026c <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 80024ea:	4643      	mov	r3, r8
  oqp->q_counter -= n;
 80024ec:	68a2      	ldr	r2, [r4, #8]
    oqp->q_wrptr = oqp->q_buffer + s2;
 80024ee:	68e1      	ldr	r1, [r4, #12]
  oqp->q_counter -= n;
 80024f0:	1b52      	subs	r2, r2, r5
    oqp->q_wrptr = oqp->q_buffer + s2;
 80024f2:	18cb      	adds	r3, r1, r3
 80024f4:	6163      	str	r3, [r4, #20]
  oqp->q_counter -= n;
 80024f6:	60a2      	str	r2, [r4, #8]
      }
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
 80024f8:	b10f      	cbz	r7, 80024fe <oqWriteTimeout+0x6e>
        nfy(oqp);
 80024fa:	4620      	mov	r0, r4
 80024fc:	47b8      	blx	r7
 80024fe:	f38a 8811 	msr	BASEPRI, sl
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
 8002502:	ebab 0b05 	sub.w	fp, fp, r5
      bp += done;
 8002506:	442e      	add	r6, r5
 8002508:	f389 8811 	msr	BASEPRI, r9
  while (n > 0U) {
 800250c:	f1bb 0f00 	cmp.w	fp, #0
 8002510:	d1cf      	bne.n	80024b2 <oqWriteTimeout+0x22>
 8002512:	2300      	movs	r3, #0
  if (n > oqGetEmptyI(oqp)) {
 8002514:	9803      	ldr	r0, [sp, #12]
 8002516:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
 800251a:	b005      	add	sp, #20
 800251c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 8002520:	462a      	mov	r2, r5
 8002522:	4631      	mov	r1, r6
 8002524:	f7fd fea2 	bl	800026c <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 8002528:	68e2      	ldr	r2, [r4, #12]
 800252a:	6162      	str	r2, [r4, #20]
  oqp->q_counter -= n;
 800252c:	68a2      	ldr	r2, [r4, #8]
 800252e:	1b52      	subs	r2, r2, r5
 8002530:	60a2      	str	r2, [r4, #8]
    if (done == (size_t)0) {
 8002532:	2d00      	cmp	r5, #0
 8002534:	d1e0      	bne.n	80024f8 <oqWriteTimeout+0x68>
 8002536:	4620      	mov	r0, r4
 8002538:	9902      	ldr	r1, [sp, #8]
 800253a:	f7ff fdb9 	bl	80020b0 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 800253e:	2800      	cmp	r0, #0
 8002540:	d0b7      	beq.n	80024b2 <oqWriteTimeout+0x22>
 8002542:	9b03      	ldr	r3, [sp, #12]
 8002544:	eba3 000b 	sub.w	r0, r3, fp
 8002548:	2300      	movs	r3, #0
 800254a:	f383 8811 	msr	BASEPRI, r3
}
 800254e:	b005      	add	sp, #20
 8002550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 8002554:	462a      	mov	r2, r5
 8002556:	4631      	mov	r1, r6
 8002558:	f7fd fe88 	bl	800026c <memcpy>
    oqp->q_wrptr += n;
 800255c:	6962      	ldr	r2, [r4, #20]
 800255e:	442a      	add	r2, r5
 8002560:	6162      	str	r2, [r4, #20]
 8002562:	e7e3      	b.n	800252c <oqWriteTimeout+0x9c>
	...

08002570 <_writet>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 8002570:	3030      	adds	r0, #48	; 0x30
 8002572:	f7ff bf8d 	b.w	8002490 <oqWriteTimeout>
 8002576:	bf00      	nop
	...

08002580 <_write>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 8002580:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002584:	3030      	adds	r0, #48	; 0x30
 8002586:	f7ff bf83 	b.w	8002490 <oqWriteTimeout>
 800258a:	bf00      	nop
 800258c:	0000      	movs	r0, r0
	...

08002590 <iqReadTimeout>:
                     size_t n, sysinterval_t timeout) {
 8002590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002594:	b085      	sub	sp, #20
 8002596:	f04f 0920 	mov.w	r9, #32
 800259a:	e9cd 3202 	strd	r3, r2, [sp, #8]
  qnotify_t nfy = iqp->q_notify;
 800259e:	69c7      	ldr	r7, [r0, #28]
 80025a0:	f389 8811 	msr	BASEPRI, r9
  while (n > 0U) {
 80025a4:	2a00      	cmp	r2, #0
 80025a6:	d035      	beq.n	8002614 <iqReadTimeout+0x84>
 80025a8:	4604      	mov	r4, r0
 80025aa:	460e      	mov	r6, r1
 80025ac:	f04f 0a00 	mov.w	sl, #0
 80025b0:	f8dd b00c 	ldr.w	fp, [sp, #12]
  if (n > iqGetFullI(iqp)) {
 80025b4:	68a2      	ldr	r2, [r4, #8]
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 80025b6:	69a1      	ldr	r1, [r4, #24]
  if (n > iqGetFullI(iqp)) {
 80025b8:	4593      	cmp	fp, r2
 80025ba:	bf98      	it	ls
 80025bc:	465d      	movls	r5, fp
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 80025be:	6922      	ldr	r2, [r4, #16]
    n = iqGetFullI(iqp);
 80025c0:	bf88      	it	hi
 80025c2:	68a5      	ldrhi	r5, [r4, #8]
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 80025c4:	eba2 0801 	sub.w	r8, r2, r1
  if (n < s1) {
 80025c8:	45a8      	cmp	r8, r5
 80025ca:	d844      	bhi.n	8002656 <iqReadTimeout+0xc6>
  else if (n > s1) {
 80025cc:	d229      	bcs.n	8002622 <iqReadTimeout+0x92>
    s2 = n - s1;
 80025ce:	eba5 0308 	sub.w	r3, r5, r8
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 80025d2:	4642      	mov	r2, r8
 80025d4:	4630      	mov	r0, r6
    s2 = n - s1;
 80025d6:	9301      	str	r3, [sp, #4]
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 80025d8:	f7fd fe48 	bl	800026c <memcpy>
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 80025dc:	eb06 0008 	add.w	r0, r6, r8
 80025e0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80025e4:	68e1      	ldr	r1, [r4, #12]
 80025e6:	4642      	mov	r2, r8
 80025e8:	f7fd fe40 	bl	800026c <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 80025ec:	4643      	mov	r3, r8
  iqp->q_counter -= n;
 80025ee:	68a2      	ldr	r2, [r4, #8]
    iqp->q_rdptr = iqp->q_buffer + s2;
 80025f0:	68e1      	ldr	r1, [r4, #12]
  iqp->q_counter -= n;
 80025f2:	1b52      	subs	r2, r2, r5
    iqp->q_rdptr = iqp->q_buffer + s2;
 80025f4:	18cb      	adds	r3, r1, r3
 80025f6:	61a3      	str	r3, [r4, #24]
  iqp->q_counter -= n;
 80025f8:	60a2      	str	r2, [r4, #8]
      if (nfy != NULL) {
 80025fa:	b10f      	cbz	r7, 8002600 <iqReadTimeout+0x70>
        nfy(iqp);
 80025fc:	4620      	mov	r0, r4
 80025fe:	47b8      	blx	r7
 8002600:	f38a 8811 	msr	BASEPRI, sl
      n  -= done;
 8002604:	ebab 0b05 	sub.w	fp, fp, r5
      bp += done;
 8002608:	442e      	add	r6, r5
 800260a:	f389 8811 	msr	BASEPRI, r9
  while (n > 0U) {
 800260e:	f1bb 0f00 	cmp.w	fp, #0
 8002612:	d1cf      	bne.n	80025b4 <iqReadTimeout+0x24>
 8002614:	2300      	movs	r3, #0
  if (n > iqGetFullI(iqp)) {
 8002616:	9803      	ldr	r0, [sp, #12]
 8002618:	f383 8811 	msr	BASEPRI, r3
}
 800261c:	b005      	add	sp, #20
 800261e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8002622:	462a      	mov	r2, r5
 8002624:	4630      	mov	r0, r6
 8002626:	f7fd fe21 	bl	800026c <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 800262a:	68e2      	ldr	r2, [r4, #12]
 800262c:	61a2      	str	r2, [r4, #24]
  iqp->q_counter -= n;
 800262e:	68a2      	ldr	r2, [r4, #8]
 8002630:	1b52      	subs	r2, r2, r5
 8002632:	60a2      	str	r2, [r4, #8]
    if (done == (size_t)0) {
 8002634:	2d00      	cmp	r5, #0
 8002636:	d1e0      	bne.n	80025fa <iqReadTimeout+0x6a>
 8002638:	4620      	mov	r0, r4
 800263a:	9902      	ldr	r1, [sp, #8]
 800263c:	f7ff fd38 	bl	80020b0 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 8002640:	2800      	cmp	r0, #0
 8002642:	d0b7      	beq.n	80025b4 <iqReadTimeout+0x24>
 8002644:	9b03      	ldr	r3, [sp, #12]
 8002646:	eba3 000b 	sub.w	r0, r3, fp
 800264a:	2300      	movs	r3, #0
 800264c:	f383 8811 	msr	BASEPRI, r3
}
 8002650:	b005      	add	sp, #20
 8002652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8002656:	462a      	mov	r2, r5
 8002658:	4630      	mov	r0, r6
 800265a:	f7fd fe07 	bl	800026c <memcpy>
    iqp->q_rdptr += n;
 800265e:	69a2      	ldr	r2, [r4, #24]
 8002660:	442a      	add	r2, r5
 8002662:	61a2      	str	r2, [r4, #24]
 8002664:	e7e3      	b.n	800262e <iqReadTimeout+0x9e>
 8002666:	bf00      	nop
	...

08002670 <_readt>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8002670:	300c      	adds	r0, #12
 8002672:	f7ff bf8d 	b.w	8002590 <iqReadTimeout>
 8002676:	bf00      	nop
	...

08002680 <_read>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 8002680:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002684:	300c      	adds	r0, #12
 8002686:	f7ff bf83 	b.w	8002590 <iqReadTimeout>
 800268a:	bf00      	nop
 800268c:	0000      	movs	r0, r0
	...

08002690 <parse_arguments>:
static char *parse_arguments(char *str, char **saveptr) {
 8002690:	b538      	push	{r3, r4, r5, lr}
 8002692:	460d      	mov	r5, r1
  if (str != NULL)
 8002694:	b1b0      	cbz	r0, 80026c4 <parse_arguments+0x34>
 8002696:	4604      	mov	r4, r0
    *saveptr = str;
 8002698:	6028      	str	r0, [r5, #0]
  p += strspn(p, " \t");
 800269a:	4620      	mov	r0, r4
 800269c:	4910      	ldr	r1, [pc, #64]	; (80026e0 <parse_arguments+0x50>)
 800269e:	f003 fcf5 	bl	800608c <strspn>
  if (*p == '"') {
 80026a2:	5c21      	ldrb	r1, [r4, r0]
  p += strspn(p, " \t");
 80026a4:	4404      	add	r4, r0
  if (*p == '"') {
 80026a6:	2922      	cmp	r1, #34	; 0x22
 80026a8:	d012      	beq.n	80026d0 <parse_arguments+0x40>
    *saveptr = strpbrk(p, " \t");
 80026aa:	4620      	mov	r0, r4
 80026ac:	490c      	ldr	r1, [pc, #48]	; (80026e0 <parse_arguments+0x50>)
 80026ae:	f003 fcd1 	bl	8006054 <strpbrk>
  if (*saveptr != NULL) {
 80026b2:	b198      	cbz	r0, 80026dc <parse_arguments+0x4c>
    *(*saveptr)++ = '\0';
 80026b4:	2300      	movs	r3, #0
 80026b6:	1c42      	adds	r2, r0, #1
 80026b8:	602a      	str	r2, [r5, #0]
 80026ba:	7003      	strb	r3, [r0, #0]
  return *p != '\0' ? p : NULL;
 80026bc:	7823      	ldrb	r3, [r4, #0]
 80026be:	b123      	cbz	r3, 80026ca <parse_arguments+0x3a>
}
 80026c0:	4620      	mov	r0, r4
 80026c2:	bd38      	pop	{r3, r4, r5, pc}
  p = *saveptr;
 80026c4:	680c      	ldr	r4, [r1, #0]
  if (!p) {
 80026c6:	2c00      	cmp	r4, #0
 80026c8:	d1e7      	bne.n	800269a <parse_arguments+0xa>
    return NULL;
 80026ca:	2400      	movs	r4, #0
}
 80026cc:	4620      	mov	r0, r4
 80026ce:	bd38      	pop	{r3, r4, r5, pc}
    p++;
 80026d0:	3401      	adds	r4, #1
    *saveptr = strpbrk(p, "\"");
 80026d2:	4620      	mov	r0, r4
 80026d4:	f003 fc56 	bl	8005f84 <strchr>
  if (*saveptr != NULL) {
 80026d8:	2800      	cmp	r0, #0
 80026da:	d1eb      	bne.n	80026b4 <parse_arguments+0x24>
 80026dc:	6028      	str	r0, [r5, #0]
 80026de:	e7ed      	b.n	80026bc <parse_arguments+0x2c>
 80026e0:	0800614c 	.word	0x0800614c
	...

080026f0 <chprintf>:
 * @return              The number of bytes that would have been
 *                      written to @p chp if no stream error occurs
 *
 * @api
 */
int chprintf(BaseSequentialStream *chp, const char *fmt, ...) {
 80026f0:	b40e      	push	{r1, r2, r3}
 80026f2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80026f6:	b086      	sub	sp, #24
 80026f8:	ab0f      	add	r3, sp, #60	; 0x3c
 80026fa:	f853 4b04 	ldr.w	r4, [r3], #4
    c = *fmt++;
 80026fe:	4622      	mov	r2, r4
 8002700:	f812 1b01 	ldrb.w	r1, [r2], #1
  va_list ap;
  int formatted_bytes;

  va_start(ap, fmt);
 8002704:	9302      	str	r3, [sp, #8]
    if (c == 0) {
 8002706:	2900      	cmp	r1, #0
 8002708:	f000 823e 	beq.w	8002b88 <chprintf+0x498>
 800270c:	4606      	mov	r6, r0
 800270e:	4698      	mov	r8, r3
  int n = 0;
 8002710:	2700      	movs	r7, #0
 8002712:	e00b      	b.n	800272c <chprintf+0x3c>
      streamPut(chp, (uint8_t)c);
 8002714:	6833      	ldr	r3, [r6, #0]
 8002716:	4630      	mov	r0, r6
 8002718:	68db      	ldr	r3, [r3, #12]
      n++;
 800271a:	4614      	mov	r4, r2
 800271c:	3701      	adds	r7, #1
      streamPut(chp, (uint8_t)c);
 800271e:	4798      	blx	r3
    c = *fmt++;
 8002720:	4622      	mov	r2, r4
 8002722:	f812 1b01 	ldrb.w	r1, [r2], #1
    if (c == 0) {
 8002726:	2900      	cmp	r1, #0
 8002728:	f000 80c0 	beq.w	80028ac <chprintf+0x1bc>
    if (c != '%') {
 800272c:	2925      	cmp	r1, #37	; 0x25
 800272e:	d1f1      	bne.n	8002714 <chprintf+0x24>
    if (*fmt == '-') {
 8002730:	7863      	ldrb	r3, [r4, #1]
 8002732:	2b2d      	cmp	r3, #45	; 0x2d
      fmt++;
 8002734:	bf08      	it	eq
 8002736:	1ca2      	addeq	r2, r4, #2
    if (*fmt == '+') {
 8002738:	7813      	ldrb	r3, [r2, #0]
      left_align = true;
 800273a:	bf0c      	ite	eq
 800273c:	f04f 0c01 	moveq.w	ip, #1
    left_align = false;
 8002740:	f04f 0c00 	movne.w	ip, #0
    if (*fmt == '+') {
 8002744:	2b2b      	cmp	r3, #43	; 0x2b
      do_sign = true;
 8002746:	bf05      	ittet	eq
 8002748:	2501      	moveq	r5, #1
 800274a:	7853      	ldrbeq	r3, [r2, #1]
    do_sign = false;
 800274c:	2500      	movne	r5, #0
      fmt++;
 800274e:	1952      	addeq	r2, r2, r5
    if (*fmt == '0') {
 8002750:	2b30      	cmp	r3, #48	; 0x30
      filler = '0';
 8002752:	bf05      	ittet	eq
 8002754:	469a      	moveq	sl, r3
      fmt++;
 8002756:	7853      	ldrbeq	r3, [r2, #1]
    filler = ' ';
 8002758:	f04f 0a20 	movne.w	sl, #32
      fmt++;
 800275c:	3201      	addeq	r2, #1
    if ( *fmt == '*') {
 800275e:	2b2a      	cmp	r3, #42	; 0x2a
 8002760:	f040 80ad 	bne.w	80028be <chprintf+0x1ce>
      width = va_arg(ap, int);
 8002764:	f858 1b04 	ldr.w	r1, [r8], #4
      c = *fmt++;
 8002768:	7853      	ldrb	r3, [r2, #1]
 800276a:	1c94      	adds	r4, r2, #2
    if (c == '.') {
 800276c:	2b2e      	cmp	r3, #46	; 0x2e
 800276e:	f000 8131 	beq.w	80029d4 <chprintf+0x2e4>
    precision = 0;
 8002772:	2200      	movs	r2, #0
    if (c == 'l' || c == 'L') {
 8002774:	f003 00df 	and.w	r0, r3, #223	; 0xdf
 8002778:	284c      	cmp	r0, #76	; 0x4c
 800277a:	f000 80b3 	beq.w	80028e4 <chprintf+0x1f4>
      is_long = (c >= 'A') && (c <= 'Z');
 800277e:	f1a3 0e44 	sub.w	lr, r3, #68	; 0x44
    switch (c) {
 8002782:	f1be 0f34 	cmp.w	lr, #52	; 0x34
 8002786:	f200 8199 	bhi.w	8002abc <chprintf+0x3cc>
 800278a:	e8df f01e 	tbh	[pc, lr, lsl #1]
 800278e:	0163      	.short	0x0163
 8002790:	01970197 	.word	0x01970197
 8002794:	01970197 	.word	0x01970197
 8002798:	01970163 	.word	0x01970163
 800279c:	01970197 	.word	0x01970197
 80027a0:	01970197 	.word	0x01970197
 80027a4:	0035019b 	.word	0x0035019b
 80027a8:	01970197 	.word	0x01970197
 80027ac:	01970197 	.word	0x01970197
 80027b0:	01970095 	.word	0x01970095
 80027b4:	00350197 	.word	0x00350197
 80027b8:	01970197 	.word	0x01970197
 80027bc:	01970197 	.word	0x01970197
 80027c0:	01970197 	.word	0x01970197
 80027c4:	01970197 	.word	0x01970197
 80027c8:	01970197 	.word	0x01970197
 80027cc:	0163014f 	.word	0x0163014f
 80027d0:	01970197 	.word	0x01970197
 80027d4:	01970197 	.word	0x01970197
 80027d8:	01970163 	.word	0x01970163
 80027dc:	01970197 	.word	0x01970197
 80027e0:	01970197 	.word	0x01970197
 80027e4:	0035019b 	.word	0x0035019b
 80027e8:	01970197 	.word	0x01970197
 80027ec:	0197012e 	.word	0x0197012e
 80027f0:	01970095 	.word	0x01970095
 80027f4:	00350197 	.word	0x00350197
      if (c == 0) {
 80027f8:	f04f 0e10 	mov.w	lr, #16
        l = va_arg(ap, unsigned int);
 80027fc:	f858 0b04 	ldr.w	r0, [r8], #4
  q = p + MAX_FILLER;
 8002800:	f10d 0317 	add.w	r3, sp, #23
 8002804:	e000      	b.n	8002808 <chprintf+0x118>
  } while ((ll /= radix) != 0);
 8002806:	462b      	mov	r3, r5
    i = (int)(l % radix);
 8002808:	4681      	mov	r9, r0
 800280a:	fbb0 f0fe 	udiv	r0, r0, lr
 800280e:	fb0e 9b10 	mls	fp, lr, r0, r9
    i += '0';
 8002812:	f10b 0230 	add.w	r2, fp, #48	; 0x30
    if (i > '9') {
 8002816:	2a39      	cmp	r2, #57	; 0x39
      i += 'A' - '0' - 10;
 8002818:	bfc8      	it	gt
 800281a:	f10b 0237 	addgt.w	r2, fp, #55	; 0x37
    *--q = i;
 800281e:	b2d2      	uxtb	r2, r2
  } while ((ll /= radix) != 0);
 8002820:	45f1      	cmp	r9, lr
    *--q = i;
 8002822:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8002826:	f803 2c01 	strb.w	r2, [r3, #-1]
  } while ((ll /= radix) != 0);
 800282a:	d2ec      	bcs.n	8002806 <chprintf+0x116>
  i = (int)(p + MAX_FILLER - q);
 800282c:	f10d 0e17 	add.w	lr, sp, #23
 8002830:	469b      	mov	fp, r3
 8002832:	4673      	mov	r3, lr
 8002834:	f10d 090c 	add.w	r9, sp, #12
 8002838:	1b5d      	subs	r5, r3, r5
 800283a:	4648      	mov	r0, r9
 800283c:	465b      	mov	r3, fp
 800283e:	e001      	b.n	8002844 <chprintf+0x154>
 8002840:	f813 2b01 	ldrb.w	r2, [r3], #1
  while (--i);
 8002844:	4573      	cmp	r3, lr
    *p++ = *q++;
 8002846:	f800 2b01 	strb.w	r2, [r0], #1
  while (--i);
 800284a:	d1f9      	bne.n	8002840 <chprintf+0x150>
 800284c:	1b49      	subs	r1, r1, r5
 800284e:	3d01      	subs	r5, #1
    if ((width -= i) < 0) {
 8002850:	ea21 7be1 	bic.w	fp, r1, r1, asr #31
    if (left_align == false) {
 8002854:	f1bc 0f00 	cmp.w	ip, #0
 8002858:	d104      	bne.n	8002864 <chprintf+0x174>
    if (width < 0) {
 800285a:	2900      	cmp	r1, #0
      width = -width;
 800285c:	f1cb 0b00 	rsb	fp, fp, #0
    if (width < 0) {
 8002860:	f300 8144 	bgt.w	8002aec <chprintf+0x3fc>
    while (--i >= 0) {
 8002864:	2d00      	cmp	r5, #0
 8002866:	db0e      	blt.n	8002886 <chprintf+0x196>
 8002868:	1c6b      	adds	r3, r5, #1
 800286a:	444b      	add	r3, r9
 800286c:	9401      	str	r4, [sp, #4]
 800286e:	461c      	mov	r4, r3
      streamPut(chp, (uint8_t)*s++);
 8002870:	6832      	ldr	r2, [r6, #0]
 8002872:	f819 1b01 	ldrb.w	r1, [r9], #1
 8002876:	4630      	mov	r0, r6
 8002878:	68d2      	ldr	r2, [r2, #12]
 800287a:	4790      	blx	r2
    while (--i >= 0) {
 800287c:	45a1      	cmp	r9, r4
 800287e:	d1f7      	bne.n	8002870 <chprintf+0x180>
 8002880:	3701      	adds	r7, #1
 8002882:	9c01      	ldr	r4, [sp, #4]
 8002884:	442f      	add	r7, r5
    while (width) {
 8002886:	f1bb 0f00 	cmp.w	fp, #0
 800288a:	f43f af49 	beq.w	8002720 <chprintf+0x30>
 800288e:	465d      	mov	r5, fp
      streamPut(chp, (uint8_t)filler);
 8002890:	6833      	ldr	r3, [r6, #0]
 8002892:	4651      	mov	r1, sl
 8002894:	4630      	mov	r0, r6
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	4798      	blx	r3
    while (width) {
 800289a:	3d01      	subs	r5, #1
 800289c:	d1f8      	bne.n	8002890 <chprintf+0x1a0>
    c = *fmt++;
 800289e:	4622      	mov	r2, r4
 80028a0:	f812 1b01 	ldrb.w	r1, [r2], #1
 80028a4:	445f      	add	r7, fp
    if (c == 0) {
 80028a6:	2900      	cmp	r1, #0
 80028a8:	f47f af40 	bne.w	800272c <chprintf+0x3c>
  formatted_bytes = chvprintf(chp, fmt, ap);
  va_end(ap);

  return formatted_bytes;
}
 80028ac:	4638      	mov	r0, r7
 80028ae:	b006      	add	sp, #24
 80028b0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028b4:	b003      	add	sp, #12
 80028b6:	4770      	bx	lr
      if (c == 0) {
 80028b8:	f04f 0e0a 	mov.w	lr, #10
 80028bc:	e79e      	b.n	80027fc <chprintf+0x10c>
        c = *fmt++;
 80028be:	1c54      	adds	r4, r2, #1
        if (c == 0) {
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d0f3      	beq.n	80028ac <chprintf+0x1bc>
      width = 0;
 80028c4:	2100      	movs	r1, #0
        if (c >= '0' && c <= '9') {
 80028c6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80028ca:	b2d2      	uxtb	r2, r2
 80028cc:	2a09      	cmp	r2, #9
          width = width * 10 + c;
 80028ce:	eb01 0081 	add.w	r0, r1, r1, lsl #2
        if (c >= '0' && c <= '9') {
 80028d2:	f63f af4b 	bhi.w	800276c <chprintf+0x7c>
        c = *fmt++;
 80028d6:	f814 3b01 	ldrb.w	r3, [r4], #1
          width = width * 10 + c;
 80028da:	eb02 0140 	add.w	r1, r2, r0, lsl #1
        if (c == 0) {
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d1f1      	bne.n	80028c6 <chprintf+0x1d6>
 80028e2:	e7e3      	b.n	80028ac <chprintf+0x1bc>
      c = *fmt++;
 80028e4:	f814 3b01 	ldrb.w	r3, [r4], #1
      if (c == 0) {
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d0df      	beq.n	80028ac <chprintf+0x1bc>
    switch (c) {
 80028ec:	f1a3 0044 	sub.w	r0, r3, #68	; 0x44
 80028f0:	2834      	cmp	r0, #52	; 0x34
 80028f2:	f200 80e3 	bhi.w	8002abc <chprintf+0x3cc>
 80028f6:	f20f 0e08 	addw	lr, pc, #8
 80028fa:	f85e f020 	ldr.w	pc, [lr, r0, lsl #2]
 80028fe:	bf00      	nop
 8002900:	08002a55 	.word	0x08002a55
 8002904:	08002abd 	.word	0x08002abd
 8002908:	08002abd 	.word	0x08002abd
 800290c:	08002abd 	.word	0x08002abd
 8002910:	08002abd 	.word	0x08002abd
 8002914:	08002a55 	.word	0x08002a55
 8002918:	08002abd 	.word	0x08002abd
 800291c:	08002abd 	.word	0x08002abd
 8002920:	08002abd 	.word	0x08002abd
 8002924:	08002abd 	.word	0x08002abd
 8002928:	08002abd 	.word	0x08002abd
 800292c:	08002ac5 	.word	0x08002ac5
 8002930:	080027f9 	.word	0x080027f9
 8002934:	08002abd 	.word	0x08002abd
 8002938:	08002abd 	.word	0x08002abd
 800293c:	08002abd 	.word	0x08002abd
 8002940:	08002abd 	.word	0x08002abd
 8002944:	080028b9 	.word	0x080028b9
 8002948:	08002abd 	.word	0x08002abd
 800294c:	08002abd 	.word	0x08002abd
 8002950:	080027f9 	.word	0x080027f9
 8002954:	08002abd 	.word	0x08002abd
 8002958:	08002abd 	.word	0x08002abd
 800295c:	08002abd 	.word	0x08002abd
 8002960:	08002abd 	.word	0x08002abd
 8002964:	08002abd 	.word	0x08002abd
 8002968:	08002abd 	.word	0x08002abd
 800296c:	08002abd 	.word	0x08002abd
 8002970:	08002abd 	.word	0x08002abd
 8002974:	08002abd 	.word	0x08002abd
 8002978:	08002abd 	.word	0x08002abd
 800297c:	08002a2d 	.word	0x08002a2d
 8002980:	08002a55 	.word	0x08002a55
 8002984:	08002abd 	.word	0x08002abd
 8002988:	08002abd 	.word	0x08002abd
 800298c:	08002abd 	.word	0x08002abd
 8002990:	08002abd 	.word	0x08002abd
 8002994:	08002a55 	.word	0x08002a55
 8002998:	08002abd 	.word	0x08002abd
 800299c:	08002abd 	.word	0x08002abd
 80029a0:	08002abd 	.word	0x08002abd
 80029a4:	08002abd 	.word	0x08002abd
 80029a8:	08002abd 	.word	0x08002abd
 80029ac:	08002ac5 	.word	0x08002ac5
 80029b0:	080027f9 	.word	0x080027f9
 80029b4:	08002abd 	.word	0x08002abd
 80029b8:	08002abd 	.word	0x08002abd
 80029bc:	080029eb 	.word	0x080029eb
 80029c0:	08002abd 	.word	0x08002abd
 80029c4:	080028b9 	.word	0x080028b9
 80029c8:	08002abd 	.word	0x08002abd
 80029cc:	08002abd 	.word	0x08002abd
 80029d0:	080027f9 	.word	0x080027f9
      c = *fmt++;
 80029d4:	7823      	ldrb	r3, [r4, #0]
      if (c == 0) {
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	f43f af68 	beq.w	80028ac <chprintf+0x1bc>
      if (c == '*') {
 80029dc:	2b2a      	cmp	r3, #42	; 0x2a
 80029de:	d174      	bne.n	8002aca <chprintf+0x3da>
        c = *fmt++;
 80029e0:	7863      	ldrb	r3, [r4, #1]
        precision = va_arg(ap, int);
 80029e2:	f858 2b04 	ldr.w	r2, [r8], #4
        c = *fmt++;
 80029e6:	3402      	adds	r4, #2
 80029e8:	e6c4      	b.n	8002774 <chprintf+0x84>
      if ((s = va_arg(ap, char *)) == 0) {
 80029ea:	f858 9b04 	ldr.w	r9, [r8], #4
 80029ee:	f1b9 0f00 	cmp.w	r9, #0
 80029f2:	f000 80bf 	beq.w	8002b74 <chprintf+0x484>
 80029f6:	f899 3000 	ldrb.w	r3, [r9]
      if (precision == 0) {
 80029fa:	2a00      	cmp	r2, #0
 80029fc:	f040 80aa 	bne.w	8002b54 <chprintf+0x464>
      for (p = s; *p && (--precision >= 0); p++)
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	f000 80ab 	beq.w	8002b5c <chprintf+0x46c>
 8002a06:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8002a0a:	464d      	mov	r5, r9
 8002a0c:	e001      	b.n	8002a12 <chprintf+0x322>
 8002a0e:	42d3      	cmn	r3, r2
 8002a10:	d405      	bmi.n	8002a1e <chprintf+0x32e>
 8002a12:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 8002a16:	eba9 0305 	sub.w	r3, r9, r5
 8002a1a:	2800      	cmp	r0, #0
 8002a1c:	d1f7      	bne.n	8002a0e <chprintf+0x31e>
 8002a1e:	eba5 0509 	sub.w	r5, r5, r9
 8002a22:	1b49      	subs	r1, r1, r5
      filler = ' ';
 8002a24:	f04f 0a20 	mov.w	sl, #32
 8002a28:	3d01      	subs	r5, #1
 8002a2a:	e711      	b.n	8002850 <chprintf+0x160>
      filler = ' ';
 8002a2c:	f04f 0a20 	mov.w	sl, #32
      *p++ = va_arg(ap, int);
 8002a30:	f858 3b04 	ldr.w	r3, [r8], #4
 8002a34:	3901      	subs	r1, #1
 8002a36:	f88d 300c 	strb.w	r3, [sp, #12]
    if ((width -= i) < 0) {
 8002a3a:	ea21 7be1 	bic.w	fp, r1, r1, asr #31
    if (left_align == false) {
 8002a3e:	f1bc 0f00 	cmp.w	ip, #0
 8002a42:	d103      	bne.n	8002a4c <chprintf+0x35c>
    if (width < 0) {
 8002a44:	2900      	cmp	r1, #0
      width = -width;
 8002a46:	f1cb 0b00 	rsb	fp, fp, #0
    if (width < 0) {
 8002a4a:	dc6e      	bgt.n	8002b2a <chprintf+0x43a>
    if (left_align == false) {
 8002a4c:	2500      	movs	r5, #0
 8002a4e:	f10d 090c 	add.w	r9, sp, #12
 8002a52:	e709      	b.n	8002868 <chprintf+0x178>
        l = va_arg(ap, int);
 8002a54:	f858 eb04 	ldr.w	lr, [r8], #4
      if (l < 0) {
 8002a58:	f1be 0f00 	cmp.w	lr, #0
 8002a5c:	db5b      	blt.n	8002b16 <chprintf+0x426>
        if (do_sign) {
 8002a5e:	2d00      	cmp	r5, #0
 8002a60:	f000 808e 	beq.w	8002b80 <chprintf+0x490>
          *p++ = '+';
 8002a64:	232b      	movs	r3, #43	; 0x2b
 8002a66:	f10d 050d 	add.w	r5, sp, #13
 8002a6a:	f88d 300c 	strb.w	r3, [sp, #12]
 8002a6e:	f10d 090c 	add.w	r9, sp, #12
  q = p + MAX_FILLER;
 8002a72:	f105 030b 	add.w	r3, r5, #11
 8002a76:	461a      	mov	r2, r3
 8002a78:	9301      	str	r3, [sp, #4]
    i = (int)(l % radix);
 8002a7a:	4b48      	ldr	r3, [pc, #288]	; (8002b9c <chprintf+0x4ac>)
 8002a7c:	46f3      	mov	fp, lr
 8002a7e:	fba3 030e 	umull	r0, r3, r3, lr
 8002a82:	08db      	lsrs	r3, r3, #3
 8002a84:	4618      	mov	r0, r3
 8002a86:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002a8a:	ebae 0343 	sub.w	r3, lr, r3, lsl #1
    i += '0';
 8002a8e:	3330      	adds	r3, #48	; 0x30
    *--q = i;
 8002a90:	b2db      	uxtb	r3, r3
  } while ((ll /= radix) != 0);
 8002a92:	f1bb 0f09 	cmp.w	fp, #9
    l /= radix;
 8002a96:	4686      	mov	lr, r0
    *--q = i;
 8002a98:	f802 3d01 	strb.w	r3, [r2, #-1]!
  } while ((ll /= radix) != 0);
 8002a9c:	dced      	bgt.n	8002a7a <chprintf+0x38a>
  i = (int)(p + MAX_FILLER - q);
 8002a9e:	9801      	ldr	r0, [sp, #4]
 8002aa0:	1a80      	subs	r0, r0, r2
 8002aa2:	4428      	add	r0, r5
 8002aa4:	e001      	b.n	8002aaa <chprintf+0x3ba>
 8002aa6:	f812 3f01 	ldrb.w	r3, [r2, #1]!
    *p++ = *q++;
 8002aaa:	f805 3b01 	strb.w	r3, [r5], #1
  while (--i);
 8002aae:	4285      	cmp	r5, r0
 8002ab0:	d1f9      	bne.n	8002aa6 <chprintf+0x3b6>
 8002ab2:	eba5 0509 	sub.w	r5, r5, r9
 8002ab6:	1b49      	subs	r1, r1, r5
 8002ab8:	3d01      	subs	r5, #1
 8002aba:	e6c9      	b.n	8002850 <chprintf+0x160>
      *p++ = c;
 8002abc:	f88d 300c 	strb.w	r3, [sp, #12]
      break;
 8002ac0:	3901      	subs	r1, #1
 8002ac2:	e7ba      	b.n	8002a3a <chprintf+0x34a>
      if (c == 0) {
 8002ac4:	f04f 0e08 	mov.w	lr, #8
 8002ac8:	e698      	b.n	80027fc <chprintf+0x10c>
    precision = 0;
 8002aca:	2200      	movs	r2, #0
      c = *fmt++;
 8002acc:	3401      	adds	r4, #1
        while (c >= '0' && c <= '9') {
 8002ace:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 8002ad2:	b2c0      	uxtb	r0, r0
 8002ad4:	2809      	cmp	r0, #9
          precision = precision * 10 + c;
 8002ad6:	eb02 0e82 	add.w	lr, r2, r2, lsl #2
        while (c >= '0' && c <= '9') {
 8002ada:	f63f ae4b 	bhi.w	8002774 <chprintf+0x84>
          c = *fmt++;
 8002ade:	f814 3b01 	ldrb.w	r3, [r4], #1
          precision = precision * 10 + c;
 8002ae2:	eb00 024e 	add.w	r2, r0, lr, lsl #1
          if (c == 0) {
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1f1      	bne.n	8002ace <chprintf+0x3de>
 8002aea:	e6df      	b.n	80028ac <chprintf+0x1bc>
      width = -width;
 8002aec:	f8cd b004 	str.w	fp, [sp, #4]
      if (*s == '-' && filler == '0') {
 8002af0:	f899 1000 	ldrb.w	r1, [r9]
 8002af4:	292d      	cmp	r1, #45	; 0x2d
 8002af6:	d021      	beq.n	8002b3c <chprintf+0x44c>
        streamPut(chp, (uint8_t)filler);
 8002af8:	6833      	ldr	r3, [r6, #0]
 8002afa:	4651      	mov	r1, sl
 8002afc:	4630      	mov	r0, r6
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	4798      	blx	r3
      } while (++width != 0);
 8002b02:	f11b 0b01 	adds.w	fp, fp, #1
 8002b06:	d1f7      	bne.n	8002af8 <chprintf+0x408>
 8002b08:	9b01      	ldr	r3, [sp, #4]
    while (--i >= 0) {
 8002b0a:	2d00      	cmp	r5, #0
 8002b0c:	eba7 0703 	sub.w	r7, r7, r3
 8002b10:	f6bf aeaa 	bge.w	8002868 <chprintf+0x178>
 8002b14:	e604      	b.n	8002720 <chprintf+0x30>
        *p++ = '-';
 8002b16:	232d      	movs	r3, #45	; 0x2d
        l = -l;
 8002b18:	f1ce 0e00 	rsb	lr, lr, #0
        *p++ = '-';
 8002b1c:	f88d 300c 	strb.w	r3, [sp, #12]
 8002b20:	f10d 050d 	add.w	r5, sp, #13
 8002b24:	f10d 090c 	add.w	r9, sp, #12
 8002b28:	e7a3      	b.n	8002a72 <chprintf+0x382>
      if (*s == '-' && filler == '0') {
 8002b2a:	f89d 100c 	ldrb.w	r1, [sp, #12]
    if (width < 0) {
 8002b2e:	f10d 090c 	add.w	r9, sp, #12
      if (*s == '-' && filler == '0') {
 8002b32:	292d      	cmp	r1, #45	; 0x2d
    if (width < 0) {
 8002b34:	4665      	mov	r5, ip
      width = -width;
 8002b36:	f8cd b004 	str.w	fp, [sp, #4]
      if (*s == '-' && filler == '0') {
 8002b3a:	d1dd      	bne.n	8002af8 <chprintf+0x408>
 8002b3c:	f1ba 0f30 	cmp.w	sl, #48	; 0x30
 8002b40:	d1da      	bne.n	8002af8 <chprintf+0x408>
        streamPut(chp, (uint8_t)*s++);
 8002b42:	6832      	ldr	r2, [r6, #0]
 8002b44:	4630      	mov	r0, r6
 8002b46:	68d2      	ldr	r2, [r2, #12]
 8002b48:	4790      	blx	r2
 8002b4a:	f109 0901 	add.w	r9, r9, #1
        n++;
 8002b4e:	3701      	adds	r7, #1
        i--;
 8002b50:	3d01      	subs	r5, #1
 8002b52:	e7d1      	b.n	8002af8 <chprintf+0x408>
      for (p = s; *p && (--precision >= 0); p++)
 8002b54:	b113      	cbz	r3, 8002b5c <chprintf+0x46c>
 8002b56:	3a01      	subs	r2, #1
 8002b58:	f57f af57 	bpl.w	8002a0a <chprintf+0x31a>
    if ((width -= i) < 0) {
 8002b5c:	ea21 7be1 	bic.w	fp, r1, r1, asr #31
    if (left_align == false) {
 8002b60:	f1bc 0f00 	cmp.w	ip, #0
 8002b64:	d103      	bne.n	8002b6e <chprintf+0x47e>
    if (width < 0) {
 8002b66:	2900      	cmp	r1, #0
      width = -width;
 8002b68:	f1cb 0b00 	rsb	fp, fp, #0
    if (width < 0) {
 8002b6c:	dc0e      	bgt.n	8002b8c <chprintf+0x49c>
    if (left_align == false) {
 8002b6e:	f04f 0a20 	mov.w	sl, #32
 8002b72:	e688      	b.n	8002886 <chprintf+0x196>
        s = "(null)";
 8002b74:	f8df 9028 	ldr.w	r9, [pc, #40]	; 8002ba0 <chprintf+0x4b0>
      if (precision == 0) {
 8002b78:	2a00      	cmp	r2, #0
 8002b7a:	f43f af44 	beq.w	8002a06 <chprintf+0x316>
 8002b7e:	e7ea      	b.n	8002b56 <chprintf+0x466>
    p = tmpbuf;
 8002b80:	f10d 090c 	add.w	r9, sp, #12
 8002b84:	464d      	mov	r5, r9
 8002b86:	e774      	b.n	8002a72 <chprintf+0x382>
  int n = 0;
 8002b88:	460f      	mov	r7, r1
  return formatted_bytes;
 8002b8a:	e68f      	b.n	80028ac <chprintf+0x1bc>
    if (width < 0) {
 8002b8c:	f04f 0a20 	mov.w	sl, #32
 8002b90:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
      width = -width;
 8002b94:	f8cd b004 	str.w	fp, [sp, #4]
 8002b98:	e7aa      	b.n	8002af0 <chprintf+0x400>
 8002b9a:	bf00      	nop
 8002b9c:	cccccccd 	.word	0xcccccccd
 8002ba0:	08006150 	.word	0x08006150
	...

08002bb0 <cmd_ch_inp_f>:
void cmd_ch_inp_f(BaseSequentialStream *chp, int argc, char *argv[]){
	(void)argv;
	//uint16_t scf;
	float inputf;
	char pps_str[26];
	memset(&pps_str, 0, sizeof(pps_str));
 8002bb0:	2300      	movs	r3, #0
void cmd_ch_inp_f(BaseSequentialStream *chp, int argc, char *argv[]){
 8002bb2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bb6:	b0a9      	sub	sp, #164	; 0xa4
	memset(&pps_str, 0, sizeof(pps_str));
 8002bb8:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8002bbc:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8002bc0:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8002bc4:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24

	if (argc == 0){
 8002bc8:	2900      	cmp	r1, #0
 8002bca:	f000 808b 	beq.w	8002ce4 <cmd_ch_inp_f+0x134>
	  inputf = cudata.configstruct.fs_corr;
	  myftoap(pps_str, inputf, 9);
	  chprintf(chp, "Factor is now: %s\r\n", pps_str);
	  return;
	}
	cudata.configstruct.fs_corr = patof(argv[0]);
 8002bce:	6815      	ldr	r5, [r2, #0]
double patof(char s[]) {
  double val, power;
  int sign;
  uint8_t i;

  for (i = 0; isspace((int)s[i]); i++)
 8002bd0:	f8df a33c 	ldr.w	sl, [pc, #828]	; 8002f10 <cmd_ch_inp_f+0x360>
 8002bd4:	782a      	ldrb	r2, [r5, #0]
 8002bd6:	f81a 4002 	ldrb.w	r4, [sl, r2]
 8002bda:	f014 0408 	ands.w	r4, r4, #8
 8002bde:	d007      	beq.n	8002bf0 <cmd_ch_inp_f+0x40>
 8002be0:	461c      	mov	r4, r3
 8002be2:	3401      	adds	r4, #1
 8002be4:	b2e4      	uxtb	r4, r4
 8002be6:	5d2a      	ldrb	r2, [r5, r4]
 8002be8:	f81a 3002 	ldrb.w	r3, [sl, r2]
 8002bec:	071e      	lsls	r6, r3, #28
 8002bee:	d4f8      	bmi.n	8002be2 <cmd_ch_inp_f+0x32>
    /* skip white space */
    ;
  sign = (s[i] == '-') ? -1 : 1;
 8002bf0:	2a2d      	cmp	r2, #45	; 0x2d
 8002bf2:	d072      	beq.n	8002cda <cmd_ch_inp_f+0x12a>
  if (s[i] == '+' || s[i] == '-')
 8002bf4:	2a2b      	cmp	r2, #43	; 0x2b
 8002bf6:	f04f 0200 	mov.w	r2, #0
 8002bfa:	4bbb      	ldr	r3, [pc, #748]	; (8002ee8 <cmd_ch_inp_f+0x338>)
 8002bfc:	e9cd 2300 	strd	r2, r3, [sp]
 8002c00:	d101      	bne.n	8002c06 <cmd_ch_inp_f+0x56>
    i++;
 8002c02:	3401      	adds	r4, #1
 8002c04:	b2e4      	uxtb	r4, r4
  for (val = 0.0; isdigit((int)s[i]); i++)
 8002c06:	f815 b004 	ldrb.w	fp, [r5, r4]
 8002c0a:	2600      	movs	r6, #0
 8002c0c:	f81a 300b 	ldrb.w	r3, [sl, fp]
 8002c10:	2700      	movs	r7, #0
 8002c12:	0758      	lsls	r0, r3, #29
 8002c14:	d51d      	bpl.n	8002c52 <cmd_ch_inp_f+0xa2>
    val = 10.0 * val + (s[i] - '0');
 8002c16:	f04f 0800 	mov.w	r8, #0
 8002c1a:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8002eec <cmd_ch_inp_f+0x33c>
 8002c1e:	4642      	mov	r2, r8
 8002c20:	464b      	mov	r3, r9
 8002c22:	4630      	mov	r0, r6
 8002c24:	4639      	mov	r1, r7
 8002c26:	f7fd fe31 	bl	800088c <__aeabi_dmul>
 8002c2a:	4606      	mov	r6, r0
 8002c2c:	460f      	mov	r7, r1
 8002c2e:	f1ab 0030 	sub.w	r0, fp, #48	; 0x30
 8002c32:	f7fd fdc1 	bl	80007b8 <__aeabi_i2d>
 8002c36:	463b      	mov	r3, r7
 8002c38:	4632      	mov	r2, r6
 8002c3a:	f7fd fc71 	bl	8000520 <__adddf3>
  for (val = 0.0; isdigit((int)s[i]); i++)
 8002c3e:	3401      	adds	r4, #1
 8002c40:	b2e4      	uxtb	r4, r4
 8002c42:	f815 b004 	ldrb.w	fp, [r5, r4]
    val = 10.0 * val + (s[i] - '0');
 8002c46:	460f      	mov	r7, r1
  for (val = 0.0; isdigit((int)s[i]); i++)
 8002c48:	f81a 300b 	ldrb.w	r3, [sl, fp]
    val = 10.0 * val + (s[i] - '0');
 8002c4c:	4606      	mov	r6, r0
  for (val = 0.0; isdigit((int)s[i]); i++)
 8002c4e:	0759      	lsls	r1, r3, #29
 8002c50:	d4e5      	bmi.n	8002c1e <cmd_ch_inp_f+0x6e>
  if (s[i] == '.')
 8002c52:	f1bb 0f2e 	cmp.w	fp, #46	; 0x2e
 8002c56:	f040 8135 	bne.w	8002ec4 <cmd_ch_inp_f+0x314>
    i++;
 8002c5a:	3401      	adds	r4, #1
 8002c5c:	b2e4      	uxtb	r4, r4
  for (power = 1.0; isdigit((int)s[i]); i++) {
 8002c5e:	f815 b004 	ldrb.w	fp, [r5, r4]
 8002c62:	f04f 0800 	mov.w	r8, #0
 8002c66:	f81a 300b 	ldrb.w	r3, [sl, fp]
 8002c6a:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8002ee8 <cmd_ch_inp_f+0x338>
 8002c6e:	075a      	lsls	r2, r3, #29
 8002c70:	d521      	bpl.n	8002cb6 <cmd_ch_inp_f+0x106>
    val = 10.0 * val + (s[i] - '0');
 8002c72:	2200      	movs	r2, #0
 8002c74:	4b9d      	ldr	r3, [pc, #628]	; (8002eec <cmd_ch_inp_f+0x33c>)
 8002c76:	4630      	mov	r0, r6
 8002c78:	4639      	mov	r1, r7
 8002c7a:	f7fd fe07 	bl	800088c <__aeabi_dmul>
 8002c7e:	4606      	mov	r6, r0
 8002c80:	460f      	mov	r7, r1
 8002c82:	f1ab 0030 	sub.w	r0, fp, #48	; 0x30
 8002c86:	f7fd fd97 	bl	80007b8 <__aeabi_i2d>
 8002c8a:	4632      	mov	r2, r6
 8002c8c:	463b      	mov	r3, r7
 8002c8e:	f7fd fc47 	bl	8000520 <__adddf3>
    power *= 10;
 8002c92:	4b96      	ldr	r3, [pc, #600]	; (8002eec <cmd_ch_inp_f+0x33c>)
    val = 10.0 * val + (s[i] - '0');
 8002c94:	4606      	mov	r6, r0
 8002c96:	460f      	mov	r7, r1
    power *= 10;
 8002c98:	4640      	mov	r0, r8
 8002c9a:	4649      	mov	r1, r9
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	f7fd fdf5 	bl	800088c <__aeabi_dmul>
  for (power = 1.0; isdigit((int)s[i]); i++) {
 8002ca2:	3401      	adds	r4, #1
 8002ca4:	b2e4      	uxtb	r4, r4
 8002ca6:	f815 b004 	ldrb.w	fp, [r5, r4]
    power *= 10;
 8002caa:	4680      	mov	r8, r0
  for (power = 1.0; isdigit((int)s[i]); i++) {
 8002cac:	f81a 300b 	ldrb.w	r3, [sl, fp]
    power *= 10;
 8002cb0:	4689      	mov	r9, r1
  for (power = 1.0; isdigit((int)s[i]); i++) {
 8002cb2:	075b      	lsls	r3, r3, #29
 8002cb4:	d4dd      	bmi.n	8002c72 <cmd_ch_inp_f+0xc2>
  }
  return sign * val / power;
 8002cb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002cba:	4630      	mov	r0, r6
 8002cbc:	4639      	mov	r1, r7
 8002cbe:	f7fd fde5 	bl	800088c <__aeabi_dmul>
 8002cc2:	464b      	mov	r3, r9
 8002cc4:	4642      	mov	r2, r8
 8002cc6:	f7fd ff0b 	bl	8000ae0 <__aeabi_ddiv>
 8002cca:	f7fe f811 	bl	8000cf0 <__aeabi_d2f>
 8002cce:	4b88      	ldr	r3, [pc, #544]	; (8002ef0 <cmd_ch_inp_f+0x340>)
 8002cd0:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84

}
 8002cd4:	b029      	add	sp, #164	; 0xa4
 8002cd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  sign = (s[i] == '-') ? -1 : 1;
 8002cda:	2200      	movs	r2, #0
 8002cdc:	4b85      	ldr	r3, [pc, #532]	; (8002ef4 <cmd_ch_inp_f+0x344>)
 8002cde:	e9cd 2300 	strd	r2, r3, [sp]
 8002ce2:	e78e      	b.n	8002c02 <cmd_ch_inp_f+0x52>
	  chprintf(chp, "Set Factor for Input frequency to Speed (float accuracy)\r\n");
 8002ce4:	4984      	ldr	r1, [pc, #528]	; (8002ef8 <cmd_ch_inp_f+0x348>)
 8002ce6:	4680      	mov	r8, r0
 8002ce8:	f7ff fd02 	bl	80026f0 <chprintf>
	  inputf = cudata.configstruct.fs_corr;
 8002cec:	4b80      	ldr	r3, [pc, #512]	; (8002ef0 <cmd_ch_inp_f+0x340>)
  const uint32_t sz[MAXSZ] = {1,     //0  10^0
 8002cee:	4c83      	ldr	r4, [pc, #524]	; (8002efc <cmd_ch_inp_f+0x34c>)
 8002cf0:	f8d3 7084 	ldr.w	r7, [r3, #132]	; 0x84
 8002cf4:	ae0a      	add	r6, sp, #40	; 0x28
	  myftoap(pps_str, inputf, 9);
 8002cf6:	4638      	mov	r0, r7
 8002cf8:	f7fd fd70 	bl	80007dc <__aeabi_f2d>
 8002cfc:	4681      	mov	r9, r0
 8002cfe:	460d      	mov	r5, r1
 8002d00:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d02:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002d04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d06:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002d08:	e894 0003 	ldmia.w	r4, {r0, r1}
  const double rounders[MAXSZ] = {
 8002d0c:	2250      	movs	r2, #80	; 0x50
  const uint32_t sz[MAXSZ] = {1,     //0  10^0
 8002d0e:	e886 0003 	stmia.w	r6, {r0, r1}
  const double rounders[MAXSZ] = {
 8002d12:	f104 0108 	add.w	r1, r4, #8
 8002d16:	eb0d 0002 	add.w	r0, sp, r2
 8002d1a:	f7fd faa7 	bl	800026c <memcpy>
  if (fltval < 0 ){  // handle negative numbers
 8002d1e:	4638      	mov	r0, r7
 8002d20:	2100      	movs	r1, #0
 8002d22:	f7fe fae1 	bl	80012e8 <__aeabi_fcmplt>
 8002d26:	4604      	mov	r4, r0
 8002d28:	2800      	cmp	r0, #0
 8002d2a:	f040 80c3 	bne.w	8002eb4 <cmd_ch_inp_f+0x304>
 8002d2e:	2609      	movs	r6, #9
  intval = (uint32_t)fltval;  // truncate the floating point number (intval=99)
 8002d30:	4648      	mov	r0, r9
 8002d32:	4629      	mov	r1, r5
 8002d34:	f7fd ffbc 	bl	8000cb0 <__aeabi_d2uiz>
  if (intval >= sz[MAXSZ-1]){ //more than 9 digits is not supported
 8002d38:	4b71      	ldr	r3, [pc, #452]	; (8002f00 <cmd_ch_inp_f+0x350>)
 8002d3a:	4298      	cmp	r0, r3
 8002d3c:	d82a      	bhi.n	8002d94 <cmd_ch_inp_f+0x1e4>
 8002d3e:	469a      	mov	sl, r3
 8002d40:	2301      	movs	r3, #1
 8002d42:	2700      	movs	r7, #0
 8002d44:	aa0a      	add	r2, sp, #40	; 0x28
    if (intval < sz[len]){
 8002d46:	f852 1b04 	ldr.w	r1, [r2], #4
 8002d4a:	fa5f fb87 	uxtb.w	fp, r7
 8002d4e:	4281      	cmp	r1, r0
 8002d50:	d805      	bhi.n	8002d5e <cmd_ch_inp_f+0x1ae>
 8002d52:	3701      	adds	r7, #1
  for (len=0; len < MAXSZ; len++){  //find out how many digits we need
 8002d54:	2f0a      	cmp	r7, #10
 8002d56:	d1f6      	bne.n	8002d46 <cmd_ch_inp_f+0x196>
    memcpy(buf,OVF,sizeof(OVF));
 8002d58:	4b6a      	ldr	r3, [pc, #424]	; (8002f04 <cmd_ch_inp_f+0x354>)
 8002d5a:	9303      	str	r3, [sp, #12]
 8002d5c:	e090      	b.n	8002e80 <cmd_ch_inp_f+0x2d0>
  if (len > fsz){  //we can't handle this number
 8002d5e:	455e      	cmp	r6, fp
 8002d60:	d3fa      	bcc.n	8002d58 <cmd_ch_inp_f+0x1a8>
  if (((fsz - len) > 0) && checkagain){  // we need space for DP and round only once
 8002d62:	1bf2      	subs	r2, r6, r7
 8002d64:	2a00      	cmp	r2, #0
 8002d66:	dd18      	ble.n	8002d9a <cmd_ch_inp_f+0x1ea>
    fltval += rounders[fsz - len - 1];
 8002d68:	4648      	mov	r0, r9
 8002d6a:	4629      	mov	r1, r5
  if (((fsz - len) > 0) && checkagain){  // we need space for DP and round only once
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	f000 808f 	beq.w	8002e90 <cmd_ch_inp_f+0x2e0>
    fltval += rounders[fsz - len - 1];
 8002d72:	ab28      	add	r3, sp, #160	; 0xa0
 8002d74:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8002d78:	f1a2 0358 	sub.w	r3, r2, #88	; 0x58
 8002d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d80:	f7fd fbce 	bl	8000520 <__adddf3>
 8002d84:	4681      	mov	r9, r0
 8002d86:	460d      	mov	r5, r1
 8002d88:	f7fd ff92 	bl	8000cb0 <__aeabi_d2uiz>
  if (intval >= sz[MAXSZ-1]){ //more than 9 digits is not supported
 8002d8c:	4550      	cmp	r0, sl
 8002d8e:	f04f 0300 	mov.w	r3, #0
 8002d92:	d9d6      	bls.n	8002d42 <cmd_ch_inp_f+0x192>
    memcpy(buf,MAX,sizeof(MAX));
 8002d94:	4b5c      	ldr	r3, [pc, #368]	; (8002f08 <cmd_ch_inp_f+0x358>)
 8002d96:	9303      	str	r3, [sp, #12]
 8002d98:	e072      	b.n	8002e80 <cmd_ch_inp_f+0x2d0>
  intval = (uint32_t)fltval;
 8002d9a:	4648      	mov	r0, r9
 8002d9c:	4629      	mov	r1, r5
 8002d9e:	9300      	str	r3, [sp, #0]
 8002da0:	f7fd ff86 	bl	8000cb0 <__aeabi_d2uiz>
  if (checkagain){
 8002da4:	9b00      	ldr	r3, [sp, #0]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d1f0      	bne.n	8002d8c <cmd_ch_inp_f+0x1dc>
    if (len == (fsz - 1)){ // special case we have space for a comma but for no digit
 8002daa:	2e08      	cmp	r6, #8
 8002dac:	bf0c      	ite	eq
 8002dae:	2307      	moveq	r3, #7
 8002db0:	2308      	movne	r3, #8
 8002db2:	429f      	cmp	r7, r3
 8002db4:	d06f      	beq.n	8002e96 <cmd_ch_inp_f+0x2e6>
    for (;len>0;len--){  //handle whole numbers
 8002db6:	f1bb 0f00 	cmp.w	fp, #0
 8002dba:	f000 808a 	beq.w	8002ed2 <cmd_ch_inp_f+0x322>
      temp = intval / sz[len-1];
 8002dbe:	ab28      	add	r3, sp, #160	; 0xa0
 8002dc0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8002dc4:	f857 1c7c 	ldr.w	r1, [r7, #-124]
      fsz--;
 8002dc8:	1e73      	subs	r3, r6, #1
      temp = intval / sz[len-1];
 8002dca:	fbb0 f2f1 	udiv	r2, r0, r1
 8002dce:	fb01 0612 	mls	r6, r1, r2, r0
      buf[pos++] = temp + '0';
 8002dd2:	f102 0c30 	add.w	ip, r2, #48	; 0x30
 8002dd6:	aa28      	add	r2, sp, #160	; 0xa0
 8002dd8:	4422      	add	r2, r4
 8002dda:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8002dde:	b2ff      	uxtb	r7, r7
 8002de0:	44a3      	add	fp, r4
 8002de2:	f802 cc94 	strb.w	ip, [r2, #-148]
 8002de6:	3401      	adds	r4, #1
 8002de8:	aa0a      	add	r2, sp, #40	; 0x28
      fsz--;
 8002dea:	b2db      	uxtb	r3, r3
 8002dec:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8002df0:	fa5f f18b 	uxtb.w	r1, fp
      buf[pos++] = temp + '0';
 8002df4:	b2e4      	uxtb	r4, r4
 8002df6:	e00d      	b.n	8002e14 <cmd_ch_inp_f+0x264>
      temp = intval / sz[len-1];
 8002df8:	f857 4d04 	ldr.w	r4, [r7, #-4]!
 8002dfc:	fbb6 f3f4 	udiv	r3, r6, r4
      buf[pos++] = temp + '0';
 8002e00:	f103 0a30 	add.w	sl, r3, #48	; 0x30
 8002e04:	fb04 6613 	mls	r6, r4, r3, r6
      if (!fsz){
 8002e08:	f01c 03ff 	ands.w	r3, ip, #255	; 0xff
      buf[pos++] = temp + '0';
 8002e0c:	f80e ac94 	strb.w	sl, [lr, #-148]
      if (!fsz){
 8002e10:	d04b      	beq.n	8002eaa <cmd_ch_inp_f+0x2fa>
      buf[pos++] = temp + '0';
 8002e12:	4614      	mov	r4, r2
 8002e14:	f10d 0ca0 	add.w	ip, sp, #160	; 0xa0
 8002e18:	1c62      	adds	r2, r4, #1
    for (;len>0;len--){  //handle whole numbers
 8002e1a:	428c      	cmp	r4, r1
      buf[pos++] = temp + '0';
 8002e1c:	eb0c 0e04 	add.w	lr, ip, r4
 8002e20:	b2d2      	uxtb	r2, r2
      fsz--;
 8002e22:	f103 3cff 	add.w	ip, r3, #4294967295	; 0xffffffff
    for (;len>0;len--){  //handle whole numbers
 8002e26:	d1e7      	bne.n	8002df8 <cmd_ch_inp_f+0x248>
  buf[pos++] = DP;
 8002e28:	212e      	movs	r1, #46	; 0x2e
 8002e2a:	3401      	adds	r4, #1
  while (fsz){
 8002e2c:	f01c 03ff 	ands.w	r3, ip, #255	; 0xff
  buf[pos++] = DP;
 8002e30:	f80e 1c94 	strb.w	r1, [lr, #-148]
 8002e34:	b2e4      	uxtb	r4, r4
  while (fsz){
 8002e36:	d04a      	beq.n	8002ece <cmd_ch_inp_f+0x31e>
    fltval *= 10;  // move next digit over
 8002e38:	2600      	movs	r6, #0
 8002e3a:	4423      	add	r3, r4
 8002e3c:	4f2b      	ldr	r7, [pc, #172]	; (8002eec <cmd_ch_inp_f+0x33c>)
 8002e3e:	fa5f fa83 	uxtb.w	sl, r3
    fltval = fltval - (double)intval;  // hack off the whole part of the number
 8002e42:	f7fd fca9 	bl	8000798 <__aeabi_ui2d>
 8002e46:	4602      	mov	r2, r0
 8002e48:	460b      	mov	r3, r1
 8002e4a:	4648      	mov	r0, r9
 8002e4c:	4629      	mov	r1, r5
 8002e4e:	f7fd fb65 	bl	800051c <__aeabi_dsub>
    fltval *= 10;  // move next digit over
 8002e52:	4632      	mov	r2, r6
 8002e54:	463b      	mov	r3, r7
 8002e56:	f7fd fd19 	bl	800088c <__aeabi_dmul>
 8002e5a:	460d      	mov	r5, r1
 8002e5c:	4681      	mov	r9, r0
    intval = (uint32_t)fltval;  // get next digit
 8002e5e:	f7fd ff27 	bl	8000cb0 <__aeabi_d2uiz>
    buf[pos++] = intval + '0';
 8002e62:	1c61      	adds	r1, r4, #1
 8002e64:	ab28      	add	r3, sp, #160	; 0xa0
 8002e66:	4423      	add	r3, r4
 8002e68:	b2cc      	uxtb	r4, r1
 8002e6a:	f100 0230 	add.w	r2, r0, #48	; 0x30
  while (fsz){
 8002e6e:	4554      	cmp	r4, sl
    buf[pos++] = intval + '0';
 8002e70:	f803 2c94 	strb.w	r2, [r3, #-148]
  while (fsz){
 8002e74:	d1e5      	bne.n	8002e42 <cmd_ch_inp_f+0x292>
  buf[pos++] = 0; //terminate string
 8002e76:	2300      	movs	r3, #0
 8002e78:	aa28      	add	r2, sp, #160	; 0xa0
 8002e7a:	4492      	add	sl, r2
 8002e7c:	f80a 3c94 	strb.w	r3, [sl, #-148]
	  chprintf(chp, "Factor is now: %s\r\n", pps_str);
 8002e80:	4640      	mov	r0, r8
 8002e82:	4922      	ldr	r1, [pc, #136]	; (8002f0c <cmd_ch_inp_f+0x35c>)
 8002e84:	aa03      	add	r2, sp, #12
 8002e86:	f7ff fc33 	bl	80026f0 <chprintf>
}
 8002e8a:	b029      	add	sp, #164	; 0xa4
 8002e8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  intval = (uint32_t)fltval;
 8002e90:	f7fd ff0e 	bl	8000cb0 <__aeabi_d2uiz>
 8002e94:	e789      	b.n	8002daa <cmd_ch_inp_f+0x1fa>
      buf[pos++] = TC;
 8002e96:	2120      	movs	r1, #32
 8002e98:	ab28      	add	r3, sp, #160	; 0xa0
 8002e9a:	191a      	adds	r2, r3, r4
      fsz--;
 8002e9c:	3e01      	subs	r6, #1
      buf[pos++] = TC;
 8002e9e:	3401      	adds	r4, #1
      fsz--;
 8002ea0:	b2f6      	uxtb	r6, r6
      buf[pos++] = TC;
 8002ea2:	f802 1c94 	strb.w	r1, [r2, #-148]
 8002ea6:	b2e4      	uxtb	r4, r4
 8002ea8:	e785      	b.n	8002db6 <cmd_ch_inp_f+0x206>
        buf[pos++] = 0; //terminate string
 8002eaa:	a928      	add	r1, sp, #160	; 0xa0
 8002eac:	440a      	add	r2, r1
 8002eae:	f802 3c94 	strb.w	r3, [r2, #-148]
 8002eb2:	e7e5      	b.n	8002e80 <cmd_ch_inp_f+0x2d0>
    buf[pos++]=NEG;
 8002eb4:	232d      	movs	r3, #45	; 0x2d
 8002eb6:	2401      	movs	r4, #1
    fsz--;
 8002eb8:	2608      	movs	r6, #8
    fltval *= -1;
 8002eba:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
    buf[pos++]=NEG;
 8002ebe:	f88d 300c 	strb.w	r3, [sp, #12]
 8002ec2:	e735      	b.n	8002d30 <cmd_ch_inp_f+0x180>
  if (s[i] == '.')
 8002ec4:	f04f 0800 	mov.w	r8, #0
 8002ec8:	f8df 901c 	ldr.w	r9, [pc, #28]	; 8002ee8 <cmd_ch_inp_f+0x338>
 8002ecc:	e6f3      	b.n	8002cb6 <cmd_ch_inp_f+0x106>
  buf[pos++] = DP;
 8002ece:	46a2      	mov	sl, r4
 8002ed0:	e7d1      	b.n	8002e76 <cmd_ch_inp_f+0x2c6>
 8002ed2:	212e      	movs	r1, #46	; 0x2e
 8002ed4:	aa28      	add	r2, sp, #160	; 0xa0
 8002ed6:	4422      	add	r2, r4
  fsz--;
 8002ed8:	1e73      	subs	r3, r6, #1
  buf[pos++] = DP;
 8002eda:	3401      	adds	r4, #1
  fsz--;
 8002edc:	b2db      	uxtb	r3, r3
  buf[pos++] = DP;
 8002ede:	f802 1c94 	strb.w	r1, [r2, #-148]
 8002ee2:	b2e4      	uxtb	r4, r4
 8002ee4:	e7a8      	b.n	8002e38 <cmd_ch_inp_f+0x288>
 8002ee6:	bf00      	nop
 8002ee8:	3ff00000 	.word	0x3ff00000
 8002eec:	40240000 	.word	0x40240000
 8002ef0:	20000800 	.word	0x20000800
 8002ef4:	bff00000 	.word	0xbff00000
 8002ef8:	08006158 	.word	0x08006158
 8002efc:	080060c0 	.word	0x080060c0
 8002f00:	3b9ac9ff 	.word	0x3b9ac9ff
 8002f04:	0046564f 	.word	0x0046564f
 8002f08:	005a534d 	.word	0x005a534d
 8002f0c:	08006194 	.word	0x08006194
 8002f10:	08007449 	.word	0x08007449
	...

08002f20 <cmd_dir>:
void cmd_dir(BaseSequentialStream *chp, int argc, char *argv[]) {
 8002f20:	b538      	push	{r3, r4, r5, lr}
 8002f22:	4604      	mov	r4, r0
 8002f24:	4615      	mov	r5, r2
  chprintf(chp, "Changes direction of Motor\r\n");
 8002f26:	4910      	ldr	r1, [pc, #64]	; (8002f68 <cmd_dir+0x48>)
 8002f28:	f7ff fbe2 	bl	80026f0 <chprintf>
  chprintf(chp, "Usage: dir[0,1] where 0 == CW and 1 == CW\r\n");
 8002f2c:	490f      	ldr	r1, [pc, #60]	; (8002f6c <cmd_dir+0x4c>)
 8002f2e:	4620      	mov	r0, r4
 8002f30:	f7ff fbde 	bl	80026f0 <chprintf>
  dir = atoi(argv[0]);
 8002f34:	6828      	ldr	r0, [r5, #0]
 8002f36:	f002 ff3d 	bl	8005db4 <atoi>
 8002f3a:	b283      	uxth	r3, r0
  if (dir == 0){
 8002f3c:	b113      	cbz	r3, 8002f44 <cmd_dir+0x24>
  else if (dir == 1){
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d009      	beq.n	8002f56 <cmd_dir+0x36>
}
 8002f42:	bd38      	pop	{r3, r4, r5, pc}
      chprintf(chp, "Direction changed to: %d\r\n", dir);
 8002f44:	461a      	mov	r2, r3
 8002f46:	4620      	mov	r0, r4
 8002f48:	4909      	ldr	r1, [pc, #36]	; (8002f70 <cmd_dir+0x50>)
 8002f4a:	f7ff fbd1 	bl	80026f0 <chprintf>
      palSetPad(GPIOB, 4);
 8002f4e:	2210      	movs	r2, #16
 8002f50:	4b08      	ldr	r3, [pc, #32]	; (8002f74 <cmd_dir+0x54>)
 8002f52:	611a      	str	r2, [r3, #16]
}
 8002f54:	bd38      	pop	{r3, r4, r5, pc}
    chprintf(chp, "Direction changed to: %d\r\n", dir);
 8002f56:	b282      	uxth	r2, r0
 8002f58:	4905      	ldr	r1, [pc, #20]	; (8002f70 <cmd_dir+0x50>)
 8002f5a:	4620      	mov	r0, r4
 8002f5c:	f7ff fbc8 	bl	80026f0 <chprintf>
    palClearPad(GPIOB, 4);
 8002f60:	2210      	movs	r2, #16
 8002f62:	4b04      	ldr	r3, [pc, #16]	; (8002f74 <cmd_dir+0x54>)
 8002f64:	615a      	str	r2, [r3, #20]
}
 8002f66:	bd38      	pop	{r3, r4, r5, pc}
 8002f68:	080061a8 	.word	0x080061a8
 8002f6c:	080061c8 	.word	0x080061c8
 8002f70:	080061f4 	.word	0x080061f4
 8002f74:	40010c00 	.word	0x40010c00
	...

08002f80 <cmd_dis>:
void cmd_dis(BaseSequentialStream *chp, int argc, char *argv[]) {
 8002f80:	b538      	push	{r3, r4, r5, lr}
 8002f82:	4604      	mov	r4, r0
 8002f84:	4615      	mov	r5, r2
  chprintf(chp, "Disables or Enables update of Output frequency\r\n");
 8002f86:	490b      	ldr	r1, [pc, #44]	; (8002fb4 <cmd_dis+0x34>)
 8002f88:	f7ff fbb2 	bl	80026f0 <chprintf>
  chprintf(chp, "Usage: dis[0,1] where 0 == Disable and 1 == Enable\r\n");
 8002f8c:	490a      	ldr	r1, [pc, #40]	; (8002fb8 <cmd_dis+0x38>)
 8002f8e:	4620      	mov	r0, r4
 8002f90:	f7ff fbae 	bl	80026f0 <chprintf>
  dis = atoi(argv[0]);
 8002f94:	6828      	ldr	r0, [r5, #0]
 8002f96:	f002 ff0d 	bl	8005db4 <atoi>
 8002f9a:	b285      	uxth	r5, r0
  if (dis < 2){
 8002f9c:	2d01      	cmp	r5, #1
 8002f9e:	d900      	bls.n	8002fa2 <cmd_dis+0x22>
}
 8002fa0:	bd38      	pop	{r3, r4, r5, pc}
	  chprintf(chp, "Updated Enable Flag. Data was: %d\r\n", dis);
 8002fa2:	462a      	mov	r2, r5
 8002fa4:	4620      	mov	r0, r4
 8002fa6:	4905      	ldr	r1, [pc, #20]	; (8002fbc <cmd_dis+0x3c>)
 8002fa8:	f7ff fba2 	bl	80026f0 <chprintf>
	  f_enable = dis;
 8002fac:	4b04      	ldr	r3, [pc, #16]	; (8002fc0 <cmd_dis+0x40>)
 8002fae:	801d      	strh	r5, [r3, #0]
}
 8002fb0:	bd38      	pop	{r3, r4, r5, pc}
 8002fb2:	bf00      	nop
 8002fb4:	08006210 	.word	0x08006210
 8002fb8:	08006244 	.word	0x08006244
 8002fbc:	0800627c 	.word	0x0800627c
 8002fc0:	2000089c 	.word	0x2000089c
	...

08002fd0 <cmd_per>:
void cmd_per(BaseSequentialStream *chp, int argc, char *argv[]) {
 8002fd0:	b510      	push	{r4, lr}
 8002fd2:	4604      	mov	r4, r0
  chprintf(chp, "Gets Period\r\n");
 8002fd4:	4906      	ldr	r1, [pc, #24]	; (8002ff0 <cmd_per+0x20>)
 8002fd6:	f7ff fb8b 	bl	80026f0 <chprintf>
  chprintf(chp, "Period is now: %d, Speed: %d\r\n", last_period, real_freq);
 8002fda:	4b06      	ldr	r3, [pc, #24]	; (8002ff4 <cmd_per+0x24>)
 8002fdc:	4a06      	ldr	r2, [pc, #24]	; (8002ff8 <cmd_per+0x28>)
 8002fde:	4620      	mov	r0, r4
}
 8002fe0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  chprintf(chp, "Period is now: %d, Speed: %d\r\n", last_period, real_freq);
 8002fe4:	881b      	ldrh	r3, [r3, #0]
 8002fe6:	6812      	ldr	r2, [r2, #0]
 8002fe8:	4904      	ldr	r1, [pc, #16]	; (8002ffc <cmd_per+0x2c>)
 8002fea:	f7ff bb81 	b.w	80026f0 <chprintf>
 8002fee:	bf00      	nop
 8002ff0:	080062a0 	.word	0x080062a0
 8002ff4:	2000126c 	.word	0x2000126c
 8002ff8:	20001268 	.word	0x20001268
 8002ffc:	080062b0 	.word	0x080062b0

08003000 <cmd_confwrt>:
void cmd_confwrt(BaseSequentialStream *chp, int argc, char *argv[]) {
 8003000:	b570      	push	{r4, r5, r6, lr}
 8003002:	4604      	mov	r4, r0
	}
}

void configParameterWrite(void) {

  fileStreamSetPosition(eeFS, EEPROM_SETTINGS_START);
 8003004:	4d0d      	ldr	r5, [pc, #52]	; (800303c <cmd_confwrt+0x3c>)
  chprintf(chp, "Writes config data to EEPROM\r\n");
 8003006:	490e      	ldr	r1, [pc, #56]	; (8003040 <cmd_confwrt+0x40>)
 8003008:	f7ff fb72 	bl	80026f0 <chprintf>
  chprintf(chp, "Usage: confwrt\r\n");
 800300c:	4620      	mov	r0, r4
 800300e:	490d      	ldr	r1, [pc, #52]	; (8003044 <cmd_confwrt+0x44>)
 8003010:	f7ff fb6e 	bl	80026f0 <chprintf>
 8003014:	6828      	ldr	r0, [r5, #0]
 8003016:	2180      	movs	r1, #128	; 0x80
 8003018:	6803      	ldr	r3, [r0, #0]
 800301a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800301c:	4798      	blx	r3
	if (EEPROM_SETTINGS_END > (EEPROM_SIZE -1)){
		chprintf((BaseSequentialStream *)&SD2, "Size of config is too big for EEPROM! Size is: %d\r\n", EEPROM_SETTINGS_SIZE);
		return;
	}
	chprintf((BaseSequentialStream *)&SD2, "config fits. Size is: %d, End of config: %d\r\n", EEPROM_SETTINGS_SIZE, EEPROM_SETTINGS_END);
 800301e:	f240 1313 	movw	r3, #275	; 0x113
 8003022:	2294      	movs	r2, #148	; 0x94
 8003024:	4908      	ldr	r1, [pc, #32]	; (8003048 <cmd_confwrt+0x48>)
 8003026:	4809      	ldr	r0, [pc, #36]	; (800304c <cmd_confwrt+0x4c>)
 8003028:	f7ff fb62 	bl	80026f0 <chprintf>
    fileStreamWrite(eeFS, &(cudata.configarray[0]), EEPROM_SETTINGS_SIZE);
 800302c:	6828      	ldr	r0, [r5, #0]
 800302e:	2294      	movs	r2, #148	; 0x94
}
 8003030:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003034:	6803      	ldr	r3, [r0, #0]
 8003036:	4906      	ldr	r1, [pc, #24]	; (8003050 <cmd_confwrt+0x50>)
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	4718      	bx	r3
 800303c:	20001030 	.word	0x20001030
 8003040:	080062d0 	.word	0x080062d0
 8003044:	080062f0 	.word	0x080062f0
 8003048:	08006304 	.word	0x08006304
 800304c:	20000db4 	.word	0x20000db4
 8003050:	20000800 	.word	0x20000800
	...

08003060 <cmd_fillee>:
void cmd_fillee(BaseSequentialStream *chp, int argc, char *argv[]) {
 8003060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003064:	4605      	mov	r5, r0
 8003066:	460c      	mov	r4, r1
 8003068:	b085      	sub	sp, #20
  chprintf(chp, "Fills EEPROM from ADDR with COUNT * DATA with val\r\n");
 800306a:	492e      	ldr	r1, [pc, #184]	; (8003124 <cmd_fillee+0xc4>)
void cmd_fillee(BaseSequentialStream *chp, int argc, char *argv[]) {
 800306c:	4617      	mov	r7, r2
  chprintf(chp, "Fills EEPROM from ADDR with COUNT * DATA with val\r\n");
 800306e:	f7ff fb3f 	bl	80026f0 <chprintf>
  chprintf(chp, "Usage: fillee ADDRESS[0..4095] COUNT DATA[0..0xff]\r\n");
 8003072:	4628      	mov	r0, r5
 8003074:	492c      	ldr	r1, [pc, #176]	; (8003128 <cmd_fillee+0xc8>)
 8003076:	f7ff fb3b 	bl	80026f0 <chprintf>
  if (argc != 3)
 800307a:	2c03      	cmp	r4, #3
 800307c:	d002      	beq.n	8003084 <cmd_fillee+0x24>
}
 800307e:	b005      	add	sp, #20
 8003080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  pos = eepfs_lseek(&eeFile, atoi(argv[0]));
 8003084:	6838      	ldr	r0, [r7, #0]
 8003086:	f002 fe95 	bl	8005db4 <atoi>
 800308a:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8003138 <cmd_fillee+0xd8>
 800308e:	4601      	mov	r1, r0
 8003090:	4658      	mov	r0, fp
 8003092:	f7fe fe6d 	bl	8001d70 <eepfs_lseek>
  cnt = (uint16_t)strtol(argv[1], NULL, 0);
 8003096:	2200      	movs	r2, #0
  pos = eepfs_lseek(&eeFile, atoi(argv[0]));
 8003098:	4682      	mov	sl, r0
  cnt = (uint16_t)strtol(argv[1], NULL, 0);
 800309a:	4611      	mov	r1, r2
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	f002 ff15 	bl	8005ecc <strtol>
  data = (uint8_t)strtol(argv[2], NULL, 0);
 80030a2:	2200      	movs	r2, #0
  cnt = (uint16_t)strtol(argv[1], NULL, 0);
 80030a4:	4681      	mov	r9, r0
  data = (uint8_t)strtol(argv[2], NULL, 0);
 80030a6:	4611      	mov	r1, r2
 80030a8:	68b8      	ldr	r0, [r7, #8]
 80030aa:	f002 ff0f 	bl	8005ecc <strtol>
  pos = eepfs_lseek(&eeFile, atoi(argv[0]));
 80030ae:	fa0f f48a 	sxth.w	r4, sl
  chprintf(chp, "Start writing %d at Pos: %d for cnt: %d\r\n", data, pos, cnt);
 80030b2:	fa5f f880 	uxtb.w	r8, r0
 80030b6:	fa1f f289 	uxth.w	r2, r9
 80030ba:	4623      	mov	r3, r4
 80030bc:	9200      	str	r2, [sp, #0]
 80030be:	4628      	mov	r0, r5
 80030c0:	4642      	mov	r2, r8
 80030c2:	491a      	ldr	r1, [pc, #104]	; (800312c <cmd_fillee+0xcc>)
 80030c4:	f7ff fb14 	bl	80026f0 <chprintf>
  if (pos != eepfs_getposition(&eeFile)){
 80030c8:	f8db 3008 	ldr.w	r3, [fp, #8]
 80030cc:	429c      	cmp	r4, r3
 80030ce:	d121      	bne.n	8003114 <cmd_fillee+0xb4>
  cnt = (uint16_t)strtol(argv[1], NULL, 0);
 80030d0:	fa1f f689 	uxth.w	r6, r9
  for (i=0; i<cnt; i++){
 80030d4:	b1be      	cbz	r6, 8003106 <cmd_fillee+0xa6>
 80030d6:	4456      	add	r6, sl
 80030d8:	f8df 9060 	ldr.w	r9, [pc, #96]	; 800313c <cmd_fillee+0xdc>
 80030dc:	b2b6      	uxth	r6, r6
    eepfs_lseek(&eeFile, pos++);
 80030de:	4621      	mov	r1, r4
 80030e0:	4658      	mov	r0, fp
 80030e2:	f7fe fe45 	bl	8001d70 <eepfs_lseek>
    EepromWriteByte(eeFS, data);
 80030e6:	f8d9 0000 	ldr.w	r0, [r9]
 80030ea:	f88d 800f 	strb.w	r8, [sp, #15]
  return fileStreamWrite(efs, &data, sizeof(data));
 80030ee:	6803      	ldr	r3, [r0, #0]
 80030f0:	3401      	adds	r4, #1
 80030f2:	fa1f fa84 	uxth.w	sl, r4
 80030f6:	2201      	movs	r2, #1
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	f10d 010f 	add.w	r1, sp, #15
 80030fe:	4798      	blx	r3
  for (i=0; i<cnt; i++){
 8003100:	45b2      	cmp	sl, r6
 8003102:	b224      	sxth	r4, r4
 8003104:	d1eb      	bne.n	80030de <cmd_fillee+0x7e>
  chprintf(chp, "Written to EEPROM\r\n");
 8003106:	4628      	mov	r0, r5
 8003108:	4909      	ldr	r1, [pc, #36]	; (8003130 <cmd_fillee+0xd0>)
 800310a:	f7ff faf1 	bl	80026f0 <chprintf>
}
 800310e:	b005      	add	sp, #20
 8003110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    chprintf(chp, "EEPROM fseek Error\r\n");
 8003114:	4628      	mov	r0, r5
 8003116:	4907      	ldr	r1, [pc, #28]	; (8003134 <cmd_fillee+0xd4>)
 8003118:	f7ff faea 	bl	80026f0 <chprintf>
}
 800311c:	b005      	add	sp, #20
 800311e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003122:	bf00      	nop
 8003124:	08006334 	.word	0x08006334
 8003128:	08006368 	.word	0x08006368
 800312c:	080063a0 	.word	0x080063a0
 8003130:	080063e4 	.word	0x080063e4
 8003134:	080063cc 	.word	0x080063cc
 8003138:	20001034 	.word	0x20001034
 800313c:	20001030 	.word	0x20001030

08003140 <cmd_dumpvar>:
void cmd_dumpvar(BaseSequentialStream *chp, int argc, char *argv[]){
 8003140:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  chprintf(chp, "Dumps Struct Variables\r\n");
 8003144:	4919      	ldr	r1, [pc, #100]	; (80031ac <cmd_dumpvar+0x6c>)
void cmd_dumpvar(BaseSequentialStream *chp, int argc, char *argv[]){
 8003146:	4680      	mov	r8, r0
  chprintf(chp, "Dumps Struct Variables\r\n");
 8003148:	f7ff fad2 	bl	80026f0 <chprintf>
  chprintf((BaseSequentialStream *)&SD2, "size complete: %d\r\n", szc);
 800314c:	2294      	movs	r2, #148	; 0x94
 800314e:	4918      	ldr	r1, [pc, #96]	; (80031b0 <cmd_dumpvar+0x70>)
 8003150:	4818      	ldr	r0, [pc, #96]	; (80031b4 <cmd_dumpvar+0x74>)
 8003152:	f7ff facd 	bl	80026f0 <chprintf>
  chprintf((BaseSequentialStream *)&SD2, "%d pages\r\n", szc/EEPROM_PAGE_SIZE);
 8003156:	2204      	movs	r2, #4
 8003158:	4917      	ldr	r1, [pc, #92]	; (80031b8 <cmd_dumpvar+0x78>)
 800315a:	4816      	ldr	r0, [pc, #88]	; (80031b4 <cmd_dumpvar+0x74>)
 800315c:	f7ff fac8 	bl	80026f0 <chprintf>
  chprintf((BaseSequentialStream *)&SD2, "%d rest\r\n", szc%EEPROM_PAGE_SIZE);
 8003160:	2214      	movs	r2, #20
 8003162:	4916      	ldr	r1, [pc, #88]	; (80031bc <cmd_dumpvar+0x7c>)
 8003164:	4813      	ldr	r0, [pc, #76]	; (80031b4 <cmd_dumpvar+0x74>)
 8003166:	f7ff fac3 	bl	80026f0 <chprintf>
 800316a:	2400      	movs	r4, #0
 800316c:	4f14      	ldr	r7, [pc, #80]	; (80031c0 <cmd_dumpvar+0x80>)
	    chprintf(chp, " pos = %u\r\n", i);
 800316e:	f8df 905c 	ldr.w	r9, [pc, #92]	; 80031cc <cmd_dumpvar+0x8c>
	  chprintf((BaseSequentialStream *)&SD2, "%02x ", cudata.configarray[i]);
 8003172:	4e14      	ldr	r6, [pc, #80]	; (80031c4 <cmd_dumpvar+0x84>)
 8003174:	4d0f      	ldr	r5, [pc, #60]	; (80031b4 <cmd_dumpvar+0x74>)
 8003176:	e007      	b.n	8003188 <cmd_dumpvar+0x48>
 8003178:	5d3a      	ldrb	r2, [r7, r4]
 800317a:	4631      	mov	r1, r6
 800317c:	4628      	mov	r0, r5
 800317e:	3401      	adds	r4, #1
 8003180:	f7ff fab6 	bl	80026f0 <chprintf>
  for (i = 0; i<szc; i++){
 8003184:	2c94      	cmp	r4, #148	; 0x94
 8003186:	d007      	beq.n	8003198 <cmd_dumpvar+0x58>
	  if (i%16 == 0){
 8003188:	0723      	lsls	r3, r4, #28
 800318a:	d1f5      	bne.n	8003178 <cmd_dumpvar+0x38>
	    chprintf(chp, " pos = %u\r\n", i);
 800318c:	4622      	mov	r2, r4
 800318e:	4649      	mov	r1, r9
 8003190:	4640      	mov	r0, r8
 8003192:	f7ff faad 	bl	80026f0 <chprintf>
 8003196:	e7ef      	b.n	8003178 <cmd_dumpvar+0x38>
  cli_println("");
 8003198:	490b      	ldr	r1, [pc, #44]	; (80031c8 <cmd_dumpvar+0x88>)
 800319a:	4806      	ldr	r0, [pc, #24]	; (80031b4 <cmd_dumpvar+0x74>)
 800319c:	f7ff faa8 	bl	80026f0 <chprintf>
}
 80031a0:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  chThdSleepMilliseconds(100);
 80031a4:	20c8      	movs	r0, #200	; 0xc8
 80031a6:	f7ff b81b 	b.w	80021e0 <chThdSleep>
 80031aa:	bf00      	nop
 80031ac:	080063f8 	.word	0x080063f8
 80031b0:	08006414 	.word	0x08006414
 80031b4:	20000db4 	.word	0x20000db4
 80031b8:	08006428 	.word	0x08006428
 80031bc:	08006434 	.word	0x08006434
 80031c0:	20000800 	.word	0x20000800
 80031c4:	0800644c 	.word	0x0800644c
 80031c8:	080067b4 	.word	0x080067b4
 80031cc:	08006440 	.word	0x08006440

080031d0 <cmd_writee>:
void cmd_writee(BaseSequentialStream *chp, int argc, char *argv[]) {
 80031d0:	b570      	push	{r4, r5, r6, lr}
 80031d2:	4604      	mov	r4, r0
 80031d4:	460d      	mov	r5, r1
 80031d6:	b082      	sub	sp, #8
  chprintf(chp, "Writes to EEPROM\r\n");
 80031d8:	491b      	ldr	r1, [pc, #108]	; (8003248 <cmd_writee+0x78>)
void cmd_writee(BaseSequentialStream *chp, int argc, char *argv[]) {
 80031da:	4616      	mov	r6, r2
  chprintf(chp, "Writes to EEPROM\r\n");
 80031dc:	f7ff fa88 	bl	80026f0 <chprintf>
  chprintf(chp, "Usage: writee ADDRESS[0..4095] DATA[0..0xff]\r\n");
 80031e0:	4620      	mov	r0, r4
 80031e2:	491a      	ldr	r1, [pc, #104]	; (800324c <cmd_writee+0x7c>)
 80031e4:	f7ff fa84 	bl	80026f0 <chprintf>
  if (argc != 2)
 80031e8:	2d02      	cmp	r5, #2
 80031ea:	d001      	beq.n	80031f0 <cmd_writee+0x20>
}
 80031ec:	b002      	add	sp, #8
 80031ee:	bd70      	pop	{r4, r5, r6, pc}
  pos = eepfs_lseek(&eeFile, atoi(argv[0]));
 80031f0:	6830      	ldr	r0, [r6, #0]
 80031f2:	f002 fddf 	bl	8005db4 <atoi>
 80031f6:	4d16      	ldr	r5, [pc, #88]	; (8003250 <cmd_writee+0x80>)
 80031f8:	4601      	mov	r1, r0
 80031fa:	4628      	mov	r0, r5
 80031fc:	f7fe fdb8 	bl	8001d70 <eepfs_lseek>
  if (pos != eepfs_getposition(&eeFile)){
 8003200:	68ab      	ldr	r3, [r5, #8]
 8003202:	b202      	sxth	r2, r0
 8003204:	429a      	cmp	r2, r3
 8003206:	d005      	beq.n	8003214 <cmd_writee+0x44>
    chprintf(chp, "EEPROM fseek Error\r\n");
 8003208:	4620      	mov	r0, r4
 800320a:	4912      	ldr	r1, [pc, #72]	; (8003254 <cmd_writee+0x84>)
 800320c:	f7ff fa70 	bl	80026f0 <chprintf>
}
 8003210:	b002      	add	sp, #8
 8003212:	bd70      	pop	{r4, r5, r6, pc}
  chprintf(chp, "Pos: %d\r\n", pos);
 8003214:	4620      	mov	r0, r4
 8003216:	4910      	ldr	r1, [pc, #64]	; (8003258 <cmd_writee+0x88>)
 8003218:	f7ff fa6a 	bl	80026f0 <chprintf>
  EepromWriteByte(eeFS, (uint8_t)strtol(argv[1], NULL, 16));
 800321c:	4b0f      	ldr	r3, [pc, #60]	; (800325c <cmd_writee+0x8c>)
 800321e:	2210      	movs	r2, #16
 8003220:	2100      	movs	r1, #0
 8003222:	6870      	ldr	r0, [r6, #4]
 8003224:	681d      	ldr	r5, [r3, #0]
 8003226:	f002 fe51 	bl	8005ecc <strtol>
 800322a:	f88d 0007 	strb.w	r0, [sp, #7]
 800322e:	682b      	ldr	r3, [r5, #0]
 8003230:	2201      	movs	r2, #1
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f10d 0107 	add.w	r1, sp, #7
 8003238:	4628      	mov	r0, r5
 800323a:	4798      	blx	r3
  chprintf(chp, "Written to EEPROM\r\n");
 800323c:	4620      	mov	r0, r4
 800323e:	4908      	ldr	r1, [pc, #32]	; (8003260 <cmd_writee+0x90>)
 8003240:	f7ff fa56 	bl	80026f0 <chprintf>
}
 8003244:	b002      	add	sp, #8
 8003246:	bd70      	pop	{r4, r5, r6, pc}
 8003248:	08006454 	.word	0x08006454
 800324c:	08006468 	.word	0x08006468
 8003250:	20001034 	.word	0x20001034
 8003254:	080063cc 	.word	0x080063cc
 8003258:	08006498 	.word	0x08006498
 800325c:	20001030 	.word	0x20001030
 8003260:	080063e4 	.word	0x080063e4
	...

08003270 <cmd_dumpee>:
void cmd_dumpee(BaseSequentialStream *chp, int argc, char *argv[]){
 8003270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003274:	4614      	mov	r4, r2
 8003276:	b0a2      	sub	sp, #136	; 0x88
  chprintf(chp, "Dumps 128 Byte of EEPROM at Address. Usage: dumpee [addr]\r\n");
 8003278:	4932      	ldr	r1, [pc, #200]	; (8003344 <cmd_dumpee+0xd4>)
void cmd_dumpee(BaseSequentialStream *chp, int argc, char *argv[]){
 800327a:	4605      	mov	r5, r0
  chprintf(chp, "Dumps 128 Byte of EEPROM at Address. Usage: dumpee [addr]\r\n");
 800327c:	f7ff fa38 	bl	80026f0 <chprintf>
  adr = atoi(argv[0]);
 8003280:	6820      	ldr	r0, [r4, #0]
 8003282:	f002 fd97 	bl	8005db4 <atoi>
  fileStreamSetPosition(eeFS, adr);
 8003286:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 800335c <cmd_dumpee+0xec>
 800328a:	b287      	uxth	r7, r0
  chprintf(chp, "Starting at Address: %d\r\n", adr);
 800328c:	463a      	mov	r2, r7
 800328e:	492e      	ldr	r1, [pc, #184]	; (8003348 <cmd_dumpee+0xd8>)
 8003290:	4628      	mov	r0, r5
 8003292:	f7ff fa2d 	bl	80026f0 <chprintf>
  fileStreamSetPosition(eeFS, adr);
 8003296:	f8d9 0000 	ldr.w	r0, [r9]
 800329a:	4639      	mov	r1, r7
 800329c:	6803      	ldr	r3, [r0, #0]
          eeFile.cfg->barrier_low,
 800329e:	f8df a0c0 	ldr.w	sl, [pc, #192]	; 8003360 <cmd_dumpee+0xf0>
  fileStreamSetPosition(eeFS, adr);
 80032a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a4:	4798      	blx	r3
  memset(buf, 0, 128);
 80032a6:	2280      	movs	r2, #128	; 0x80
 80032a8:	2100      	movs	r1, #0
 80032aa:	a802      	add	r0, sp, #8
 80032ac:	f002 fe1a 	bl	8005ee4 <memset>
          eeFile.cfg->barrier_low,
 80032b0:	f8da 200c 	ldr.w	r2, [sl, #12]
  return ((EepromFileStream *)ip)->position;
 80032b4:	f8d9 3000 	ldr.w	r3, [r9]
  chprintf(chp, "size = %u, position = %u, barrier_low = %u, barrier_hi = %u",
 80032b8:	6851      	ldr	r1, [r2, #4]
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	9101      	str	r1, [sp, #4]
 80032be:	6812      	ldr	r2, [r2, #0]
 80032c0:	4922      	ldr	r1, [pc, #136]	; (800334c <cmd_dumpee+0xdc>)
 80032c2:	9200      	str	r2, [sp, #0]
 80032c4:	4628      	mov	r0, r5
 80032c6:	2280      	movs	r2, #128	; 0x80
 80032c8:	f7ff fa12 	bl	80026f0 <chprintf>
  cli_println("");
 80032cc:	4920      	ldr	r1, [pc, #128]	; (8003350 <cmd_dumpee+0xe0>)
 80032ce:	4821      	ldr	r0, [pc, #132]	; (8003354 <cmd_dumpee+0xe4>)
 80032d0:	f7ff fa0e 	bl	80026f0 <chprintf>
  fileStreamRead(eeFS, buf, 128);
 80032d4:	f8d9 0000 	ldr.w	r0, [r9]
 80032d8:	2280      	movs	r2, #128	; 0x80
 80032da:	6803      	ldr	r3, [r0, #0]
 80032dc:	a902      	add	r1, sp, #8
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	4798      	blx	r3
 80032e2:	2400      	movs	r4, #0
    	chprintf(chp, " pos = %u\r\n", adr+i);
 80032e4:	f8df 807c 	ldr.w	r8, [pc, #124]	; 8003364 <cmd_dumpee+0xf4>
    chprintf(chp, "%02x ", buf[i]);
 80032e8:	4e1b      	ldr	r6, [pc, #108]	; (8003358 <cmd_dumpee+0xe8>)
 80032ea:	e00a      	b.n	8003302 <cmd_dumpee+0x92>
 80032ec:	ab22      	add	r3, sp, #136	; 0x88
 80032ee:	4423      	add	r3, r4
 80032f0:	4631      	mov	r1, r6
 80032f2:	4628      	mov	r0, r5
 80032f4:	f813 2c80 	ldrb.w	r2, [r3, #-128]
 80032f8:	3401      	adds	r4, #1
 80032fa:	f7ff f9f9 	bl	80026f0 <chprintf>
  for (i=0; i<sz; i++){
 80032fe:	2c80      	cmp	r4, #128	; 0x80
 8003300:	d007      	beq.n	8003312 <cmd_dumpee+0xa2>
    if (i%16 == 0){
 8003302:	0723      	lsls	r3, r4, #28
 8003304:	d1f2      	bne.n	80032ec <cmd_dumpee+0x7c>
    	chprintf(chp, " pos = %u\r\n", adr+i);
 8003306:	4641      	mov	r1, r8
 8003308:	4628      	mov	r0, r5
 800330a:	193a      	adds	r2, r7, r4
 800330c:	f7ff f9f0 	bl	80026f0 <chprintf>
 8003310:	e7ec      	b.n	80032ec <cmd_dumpee+0x7c>
  cli_println("");
 8003312:	490f      	ldr	r1, [pc, #60]	; (8003350 <cmd_dumpee+0xe0>)
 8003314:	480f      	ldr	r0, [pc, #60]	; (8003354 <cmd_dumpee+0xe4>)
 8003316:	f7ff f9eb 	bl	80026f0 <chprintf>
          eeFile.cfg->barrier_low,
 800331a:	f8da 200c 	ldr.w	r2, [sl, #12]
 800331e:	f8d9 3000 	ldr.w	r3, [r9]
  chprintf(chp, "size = %u, position = %u, barrier_low = %u, barrier_hi = %u",
 8003322:	6851      	ldr	r1, [r2, #4]
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	9101      	str	r1, [sp, #4]
 8003328:	6811      	ldr	r1, [r2, #0]
 800332a:	4628      	mov	r0, r5
 800332c:	4622      	mov	r2, r4
 800332e:	9100      	str	r1, [sp, #0]
 8003330:	4906      	ldr	r1, [pc, #24]	; (800334c <cmd_dumpee+0xdc>)
 8003332:	f7ff f9dd 	bl	80026f0 <chprintf>
    cli_println("");
 8003336:	4906      	ldr	r1, [pc, #24]	; (8003350 <cmd_dumpee+0xe0>)
 8003338:	4806      	ldr	r0, [pc, #24]	; (8003354 <cmd_dumpee+0xe4>)
 800333a:	f7ff f9d9 	bl	80026f0 <chprintf>
}
 800333e:	b022      	add	sp, #136	; 0x88
 8003340:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003344:	080064a4 	.word	0x080064a4
 8003348:	080064e0 	.word	0x080064e0
 800334c:	080064fc 	.word	0x080064fc
 8003350:	080067b4 	.word	0x080067b4
 8003354:	20000db4 	.word	0x20000db4
 8003358:	0800644c 	.word	0x0800644c
 800335c:	20001030 	.word	0x20001030
 8003360:	20001034 	.word	0x20001034
 8003364:	08006440 	.word	0x08006440
	...

08003370 <cmd_ch_speed_cf>:
void cmd_ch_speed_cf(BaseSequentialStream *chp, int argc, char *argv[]){
 8003370:	b510      	push	{r4, lr}
	if (argc == 0){
 8003372:	b131      	cbz	r1, 8003382 <cmd_ch_speed_cf+0x12>
	cudata.configstruct.corr = atoi(argv[0]);
 8003374:	6810      	ldr	r0, [r2, #0]
 8003376:	f002 fd1d 	bl	8005db4 <atoi>
 800337a:	4b0a      	ldr	r3, [pc, #40]	; (80033a4 <cmd_ch_speed_cf+0x34>)
 800337c:	f8a3 0082 	strh.w	r0, [r3, #130]	; 0x82
}
 8003380:	bd10      	pop	{r4, pc}
 8003382:	4604      	mov	r4, r0
	  chprintf(chp, "Set Corr. Factor for Speed (0 <= cf < 65535)\r\n");
 8003384:	4908      	ldr	r1, [pc, #32]	; (80033a8 <cmd_ch_speed_cf+0x38>)
 8003386:	f7ff f9b3 	bl	80026f0 <chprintf>
	  chprintf(chp, "1000 equals 100 Percent\r\n");
 800338a:	4620      	mov	r0, r4
 800338c:	4907      	ldr	r1, [pc, #28]	; (80033ac <cmd_ch_speed_cf+0x3c>)
 800338e:	f7ff f9af 	bl	80026f0 <chprintf>
	  chprintf(chp, "Factor is now: %2d\r\n", cudata.configstruct.corr);
 8003392:	4b04      	ldr	r3, [pc, #16]	; (80033a4 <cmd_ch_speed_cf+0x34>)
 8003394:	4620      	mov	r0, r4
}
 8003396:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  chprintf(chp, "Factor is now: %2d\r\n", cudata.configstruct.corr);
 800339a:	f8b3 2082 	ldrh.w	r2, [r3, #130]	; 0x82
 800339e:	4904      	ldr	r1, [pc, #16]	; (80033b0 <cmd_ch_speed_cf+0x40>)
 80033a0:	f7ff b9a6 	b.w	80026f0 <chprintf>
 80033a4:	20000800 	.word	0x20000800
 80033a8:	08006538 	.word	0x08006538
 80033ac:	08006568 	.word	0x08006568
 80033b0:	08006584 	.word	0x08006584
	...

080033c0 <cmd_ch_fspeed>:
	  if (argc != 1) {
 80033c0:	2901      	cmp	r1, #1
 80033c2:	d002      	beq.n	80033ca <cmd_ch_fspeed+0xa>
	    chprintf(chp, "Changes Fake Speed on Speedometer (Speed with 'speed correction factor') \r\n");
 80033c4:	490a      	ldr	r1, [pc, #40]	; (80033f0 <cmd_ch_fspeed+0x30>)
 80033c6:	f7ff b993 	b.w	80026f0 <chprintf>
void cmd_ch_fspeed(BaseSequentialStream *chp, int argc, char *argv[]){
 80033ca:	b508      	push	{r3, lr}
	  ch_fSpeed(atoi(argv[0]));
 80033cc:	6810      	ldr	r0, [r2, #0]
 80033ce:	f002 fcf1 	bl	8005db4 <atoi>
void ch_fSpeed(uint16_t speed){ // fspeed is Fake speed. It uses a correction factor (corr)
                                // to show (usually) more speed as in reality.
    uint32_t fspeed;
    fspeed = (uint32_t)(speed)*cudata.configstruct.corr;
 80033d2:	4a08      	ldr	r2, [pc, #32]	; (80033f4 <cmd_ch_fspeed+0x34>)
 80033d4:	b283      	uxth	r3, r0
 80033d6:	f8b2 0082 	ldrh.w	r0, [r2, #130]	; 0x82
    ch_Speed((uint16_t)(fspeed / 1000));
 80033da:	4a07      	ldr	r2, [pc, #28]	; (80033f8 <cmd_ch_fspeed+0x38>)
    fspeed = (uint32_t)(speed)*cudata.configstruct.corr;
 80033dc:	fb00 f003 	mul.w	r0, r0, r3
    ch_Speed((uint16_t)(fspeed / 1000));
 80033e0:	fba2 3000 	umull	r3, r0, r2, r0
}
 80033e4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80033e8:	f3c0 108f 	ubfx	r0, r0, #6, #16
 80033ec:	f7fe ba10 	b.w	8001810 <ch_Speed>
 80033f0:	0800659c 	.word	0x0800659c
 80033f4:	20000800 	.word	0x20000800
 80033f8:	10624dd3 	.word	0x10624dd3
 80033fc:	00000000 	.word	0x00000000

08003400 <cmd_ch_speed>:
	  if (argc != 1) {
 8003400:	2901      	cmp	r1, #1
void cmd_ch_speed(BaseSequentialStream *chp, int argc, char *argv[]){
 8003402:	b510      	push	{r4, lr}
	  if (argc != 1) {
 8003404:	d00b      	beq.n	800341e <cmd_ch_speed+0x1e>
 8003406:	4604      	mov	r4, r0
	    chprintf(chp, "Changes Speed on Speedometer \r\n");
 8003408:	490a      	ldr	r1, [pc, #40]	; (8003434 <cmd_ch_speed+0x34>)
 800340a:	f7ff f971 	bl	80026f0 <chprintf>
	    chprintf(chp, "Speed is now: %d", speed);
 800340e:	4b0a      	ldr	r3, [pc, #40]	; (8003438 <cmd_ch_speed+0x38>)
 8003410:	4620      	mov	r0, r4
}
 8003412:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	    chprintf(chp, "Speed is now: %d", speed);
 8003416:	881a      	ldrh	r2, [r3, #0]
 8003418:	4908      	ldr	r1, [pc, #32]	; (800343c <cmd_ch_speed+0x3c>)
 800341a:	f7ff b969 	b.w	80026f0 <chprintf>
	  speed = atoi(argv[0]);
 800341e:	6810      	ldr	r0, [r2, #0]
 8003420:	f002 fcc8 	bl	8005db4 <atoi>
}
 8003424:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  speed = atoi(argv[0]);
 8003428:	4b03      	ldr	r3, [pc, #12]	; (8003438 <cmd_ch_speed+0x38>)
 800342a:	b280      	uxth	r0, r0
 800342c:	8018      	strh	r0, [r3, #0]
	  ch_Speed(speed);
 800342e:	f7fe b9ef 	b.w	8001810 <ch_Speed>
 8003432:	bf00      	nop
 8003434:	080065e8 	.word	0x080065e8
 8003438:	20001274 	.word	0x20001274
 800343c:	08006608 	.word	0x08006608

08003440 <cmd_ch_pwm>:
	  if (argc != 1) {
 8003440:	2901      	cmp	r1, #1
 8003442:	d002      	beq.n	800344a <cmd_ch_pwm+0xa>
	    chprintf(chp, "Changes Freq. of PWM Output to Speedometer \r\n");
 8003444:	4912      	ldr	r1, [pc, #72]	; (8003490 <cmd_ch_pwm+0x50>)
 8003446:	f7ff b953 	b.w	80026f0 <chprintf>
void cmd_ch_pwm(BaseSequentialStream *chp, int argc, char *argv[]){
 800344a:	b538      	push	{r3, r4, r5, lr}
	  ch_PWM_Freq(atoi(argv[0]));
 800344c:	6810      	ldr	r0, [r2, #0]
 800344e:	f002 fcb1 	bl	8005db4 <atoi>
 8003452:	2120      	movs	r1, #32
 8003454:	f381 8811 	msr	BASEPRI, r1
  pwmChangePeriodI(pwmp, period);
 8003458:	4a0e      	ldr	r2, [pc, #56]	; (8003494 <cmd_ch_pwm+0x54>)
 800345a:	1e44      	subs	r4, r0, #1
 800345c:	6993      	ldr	r3, [r2, #24]
 800345e:	6090      	str	r0, [r2, #8]
 8003460:	62dc      	str	r4, [r3, #44]	; 0x2c
 8003462:	2000      	movs	r0, #0
 8003464:	f380 8811 	msr	BASEPRI, r0
    pwmEnableChannel(&PWMD4, 3, PWM_PERCENTAGE_TO_WIDTH(&PWMD4, 5000));
 8003468:	f241 3388 	movw	r3, #5000	; 0x1388
 800346c:	6895      	ldr	r5, [r2, #8]
 800346e:	4c0a      	ldr	r4, [pc, #40]	; (8003498 <cmd_ch_pwm+0x58>)
 8003470:	fb03 f305 	mul.w	r3, r3, r5
 8003474:	fba4 4303 	umull	r4, r3, r4, r3
 8003478:	0b5b      	lsrs	r3, r3, #13
 800347a:	f381 8811 	msr	BASEPRI, r1
  pwmEnableChannelI(pwmp, channel, width);
 800347e:	68d1      	ldr	r1, [r2, #12]
  pwmp->tim->CCR[channel] = width;
 8003480:	6994      	ldr	r4, [r2, #24]
 8003482:	f041 0108 	orr.w	r1, r1, #8
 8003486:	60d1      	str	r1, [r2, #12]
 8003488:	6423      	str	r3, [r4, #64]	; 0x40
 800348a:	f380 8811 	msr	BASEPRI, r0
}
 800348e:	bd38      	pop	{r3, r4, r5, pc}
 8003490:	0800661c 	.word	0x0800661c
 8003494:	20000d98 	.word	0x20000d98
 8003498:	d1b71759 	.word	0xd1b71759
 800349c:	00000000 	.word	0x00000000

080034a0 <cmd_scf>:
  uint16_t pos = get_pos_u16(&cudata.configstruct.table0, speed);
 80034a0:	4b48      	ldr	r3, [pc, #288]	; (80035c4 <cmd_scf+0x124>)
void cmd_scf(BaseSequentialStream *chp, int argc, char *argv[]) {
 80034a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034a6:	460c      	mov	r4, r1
 80034a8:	4605      	mov	r5, r0
  uint16_t pos = get_pos_u16(&cudata.configstruct.table0, speed);
 80034aa:	8818      	ldrh	r0, [r3, #0]
void cmd_scf(BaseSequentialStream *chp, int argc, char *argv[]) {
 80034ac:	4617      	mov	r7, r2
  uint16_t pos = get_pos_u16(&cudata.configstruct.table0, speed);
 80034ae:	f7fe f93f 	bl	8001730 <get_pos_u16.constprop.0>
  if ((argc != 2) && (argc != 1)) {
 80034b2:	1e63      	subs	r3, r4, #1
 80034b4:	2b01      	cmp	r3, #1
  uint16_t pos = get_pos_u16(&cudata.configstruct.table0, speed);
 80034b6:	4606      	mov	r6, r0
  if ((argc != 2) && (argc != 1)) {
 80034b8:	d84e      	bhi.n	8003558 <cmd_scf+0xb8>
  else if (argc == 1){
 80034ba:	2c01      	cmp	r4, #1
    cf = atoi(argv[0]);
 80034bc:	6838      	ldr	r0, [r7, #0]
   length = cudata.configstruct.table0.t_length;
 80034be:	4c42      	ldr	r4, [pc, #264]	; (80035c8 <cmd_scf+0x128>)
  else if (argc == 1){
 80034c0:	d027      	beq.n	8003512 <cmd_scf+0x72>
    length = cudata.configstruct.table0.t_length;
 80034c2:	7826      	ldrb	r6, [r4, #0]
    pos = atoi(argv[0]);
 80034c4:	f002 fc76 	bl	8005db4 <atoi>
 80034c8:	4680      	mov	r8, r0
    cf = atoi(argv[1]);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f002 fc72 	bl	8005db4 <atoi>

void set_table_cf_float(table_1d_float_t * corr_tab, uint16_t pos, float cf){
  corr_tab->out[pos] = cf;
}
void set_table_cf_u16(table_1d_u16_t * corr_tab, uint16_t pos, uint16_t cf){
  corr_tab->out[pos] = cf;
 80034d0:	fa1f f888 	uxth.w	r8, r8
 80034d4:	eb04 0848 	add.w	r8, r4, r8, lsl #1
 80034d8:	f8a8 0042 	strh.w	r0, [r8, #66]	; 0x42
    chprintf(chp, "Corr. Factor is: ");
 80034dc:	493b      	ldr	r1, [pc, #236]	; (80035cc <cmd_scf+0x12c>)
 80034de:	4628      	mov	r0, r5
 80034e0:	f7ff f906 	bl	80026f0 <chprintf>
    for (i = 0; i < length; i++){
 80034e4:	b17e      	cbz	r6, 8003506 <cmd_scf+0x66>
 80034e6:	3e01      	subs	r6, #1
 80034e8:	b2f3      	uxtb	r3, r6
      chprintf(chp, "%3d ", (uint32_t)((cudata.configstruct.table0.out[i])*1));
 80034ea:	4f39      	ldr	r7, [pc, #228]	; (80035d0 <cmd_scf+0x130>)
 80034ec:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80034f0:	eb06 0643 	add.w	r6, r6, r3, lsl #1
 80034f4:	3440      	adds	r4, #64	; 0x40
 80034f6:	f834 2f02 	ldrh.w	r2, [r4, #2]!
 80034fa:	4639      	mov	r1, r7
 80034fc:	4628      	mov	r0, r5
 80034fe:	f7ff f8f7 	bl	80026f0 <chprintf>
    for (i = 0; i < length; i++){
 8003502:	42b4      	cmp	r4, r6
 8003504:	d1f7      	bne.n	80034f6 <cmd_scf+0x56>
    chprintf(chp, "\r\n");
 8003506:	4628      	mov	r0, r5
}
 8003508:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    chprintf(chp, "\r\n");
 800350c:	4931      	ldr	r1, [pc, #196]	; (80035d4 <cmd_scf+0x134>)
 800350e:	f7ff b8ef 	b.w	80026f0 <chprintf>
   length = cudata.configstruct.table0.t_length;
 8003512:	7827      	ldrb	r7, [r4, #0]
    cf = atoi(argv[0]);
 8003514:	f002 fc4e 	bl	8005db4 <atoi>
 8003518:	eb04 0646 	add.w	r6, r4, r6, lsl #1
 800351c:	f8a6 0042 	strh.w	r0, [r6, #66]	; 0x42
    chprintf(chp, "Corr. Factor is: ");
 8003520:	492a      	ldr	r1, [pc, #168]	; (80035cc <cmd_scf+0x12c>)
 8003522:	4628      	mov	r0, r5
 8003524:	f7ff f8e4 	bl	80026f0 <chprintf>
    for (i = 0; i < length; i++){
 8003528:	2f00      	cmp	r7, #0
 800352a:	d0ec      	beq.n	8003506 <cmd_scf+0x66>
 800352c:	1e7e      	subs	r6, r7, #1
 800352e:	b2f3      	uxtb	r3, r6
      chprintf(chp, "%3d ", (uint32_t)((cudata.configstruct.table0.out[i])*1));
 8003530:	4f27      	ldr	r7, [pc, #156]	; (80035d0 <cmd_scf+0x130>)
 8003532:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003536:	eb06 0643 	add.w	r6, r6, r3, lsl #1
 800353a:	3440      	adds	r4, #64	; 0x40
 800353c:	f834 2f02 	ldrh.w	r2, [r4, #2]!
 8003540:	4639      	mov	r1, r7
 8003542:	4628      	mov	r0, r5
 8003544:	f7ff f8d4 	bl	80026f0 <chprintf>
    for (i = 0; i < length; i++){
 8003548:	42b4      	cmp	r4, r6
 800354a:	d1f7      	bne.n	800353c <cmd_scf+0x9c>
    chprintf(chp, "\r\n");
 800354c:	4628      	mov	r0, r5
}
 800354e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    chprintf(chp, "\r\n");
 8003552:	4920      	ldr	r1, [pc, #128]	; (80035d4 <cmd_scf+0x134>)
 8003554:	f7ff b8cc 	b.w	80026f0 <chprintf>
    chprintf(chp, "Set Corr. Factor at pos: scf POS CORR (0 <= cf < 65535)\r\n");
 8003558:	491f      	ldr	r1, [pc, #124]	; (80035d8 <cmd_scf+0x138>)
 800355a:	4628      	mov	r0, r5
 800355c:	f7ff f8c8 	bl	80026f0 <chprintf>
    length = cudata.configstruct.table0.t_length;
 8003560:	f8df 9064 	ldr.w	r9, [pc, #100]	; 80035c8 <cmd_scf+0x128>
    chprintf(chp, "OR Set Corr. Factor at current pos: scf CORR (0 <= cf < 65535)\r\n");
 8003564:	491d      	ldr	r1, [pc, #116]	; (80035dc <cmd_scf+0x13c>)
 8003566:	4628      	mov	r0, r5
 8003568:	f7ff f8c2 	bl	80026f0 <chprintf>
    chprintf(chp, "Change pos with 'cspd' or 'tspd' \r\n");
 800356c:	491c      	ldr	r1, [pc, #112]	; (80035e0 <cmd_scf+0x140>)
 800356e:	4628      	mov	r0, r5
 8003570:	f7ff f8be 	bl	80026f0 <chprintf>
    length = cudata.configstruct.table0.t_length;
 8003574:	f899 4000 	ldrb.w	r4, [r9]
    chprintf(chp, "Corr. Factors are now: ");
 8003578:	4628      	mov	r0, r5
 800357a:	491a      	ldr	r1, [pc, #104]	; (80035e4 <cmd_scf+0x144>)
 800357c:	f7ff f8b8 	bl	80026f0 <chprintf>
    for (i = 0; i < length; i++){
 8003580:	b18c      	cbz	r4, 80035a6 <cmd_scf+0x106>
 8003582:	3c01      	subs	r4, #1
 8003584:	b2e4      	uxtb	r4, r4
 8003586:	f109 0742 	add.w	r7, r9, #66	; 0x42
      chprintf(chp, "%3d ", (uint32_t)((cudata.configstruct.table0.out[i])*1));
 800358a:	f8df 8044 	ldr.w	r8, [pc, #68]	; 80035d0 <cmd_scf+0x130>
 800358e:	eb07 0744 	add.w	r7, r7, r4, lsl #1
 8003592:	f109 0440 	add.w	r4, r9, #64	; 0x40
 8003596:	f834 2f02 	ldrh.w	r2, [r4, #2]!
 800359a:	4641      	mov	r1, r8
 800359c:	4628      	mov	r0, r5
 800359e:	f7ff f8a7 	bl	80026f0 <chprintf>
    for (i = 0; i < length; i++){
 80035a2:	42a7      	cmp	r7, r4
 80035a4:	d1f7      	bne.n	8003596 <cmd_scf+0xf6>
    chprintf(chp, "\r\n");
 80035a6:	4628      	mov	r0, r5
 80035a8:	490a      	ldr	r1, [pc, #40]	; (80035d4 <cmd_scf+0x134>)
    chprintf(chp, "Value at pos. %d is now: %d\r\n", pos, cudata.configstruct.table0.out[pos]);
 80035aa:	eb09 0946 	add.w	r9, r9, r6, lsl #1
    chprintf(chp, "\r\n");
 80035ae:	f7ff f89f 	bl	80026f0 <chprintf>
    chprintf(chp, "Value at pos. %d is now: %d\r\n", pos, cudata.configstruct.table0.out[pos]);
 80035b2:	4632      	mov	r2, r6
 80035b4:	4628      	mov	r0, r5
 80035b6:	f8b9 3042 	ldrh.w	r3, [r9, #66]	; 0x42
 80035ba:	490b      	ldr	r1, [pc, #44]	; (80035e8 <cmd_scf+0x148>)
}
 80035bc:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    chprintf(chp, "Value at pos. %d is now: %d\r\n", pos, cudata.configstruct.table0.out[pos]);
 80035c0:	f7ff b896 	b.w	80026f0 <chprintf>
 80035c4:	20001274 	.word	0x20001274
 80035c8:	20000800 	.word	0x20000800
 80035cc:	08006730 	.word	0x08006730
 80035d0:	08006708 	.word	0x08006708
 80035d4:	080067b4 	.word	0x080067b4
 80035d8:	0800664c 	.word	0x0800664c
 80035dc:	08006688 	.word	0x08006688
 80035e0:	080066cc 	.word	0x080066cc
 80035e4:	080066f0 	.word	0x080066f0
 80035e8:	08006710 	.word	0x08006710
 80035ec:	00000000 	.word	0x00000000

080035f0 <cmd_smm>:
  if (argc != 2) {
 80035f0:	2902      	cmp	r1, #2
void cmd_smm(BaseSequentialStream *chp, int argc, char *argv[]) {
 80035f2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80035f6:	4606      	mov	r6, r0
  if (argc != 2) {
 80035f8:	d01e      	beq.n	8003638 <cmd_smm+0x48>
      length = cudata.configstruct.table0.t_length;
 80035fa:	4c32      	ldr	r4, [pc, #200]	; (80036c4 <cmd_smm+0xd4>)
    chprintf(chp, "Set Table Min and Max Val: smm MIN MAX \r\n");
 80035fc:	4932      	ldr	r1, [pc, #200]	; (80036c8 <cmd_smm+0xd8>)
 80035fe:	f7ff f877 	bl	80026f0 <chprintf>
      length = cudata.configstruct.table0.t_length;
 8003602:	7825      	ldrb	r5, [r4, #0]
      chprintf(chp, "Length is: %d\r\n", length);
 8003604:	4630      	mov	r0, r6
 8003606:	462a      	mov	r2, r5
 8003608:	4930      	ldr	r1, [pc, #192]	; (80036cc <cmd_smm+0xdc>)
 800360a:	f7ff f871 	bl	80026f0 <chprintf>
      for (i = 0; i < length; i++){
 800360e:	b16d      	cbz	r5, 800362c <cmd_smm+0x3c>
 8003610:	3d01      	subs	r5, #1
 8003612:	b2ea      	uxtb	r2, r5
        chprintf(chp, "%d ", (uint32_t)(cudata.configstruct.table0.in[i]*1));
 8003614:	4f2e      	ldr	r7, [pc, #184]	; (80036d0 <cmd_smm+0xe0>)
 8003616:	1ca5      	adds	r5, r4, #2
 8003618:	eb05 0542 	add.w	r5, r5, r2, lsl #1
 800361c:	f834 2f02 	ldrh.w	r2, [r4, #2]!
 8003620:	4639      	mov	r1, r7
 8003622:	4630      	mov	r0, r6
 8003624:	f7ff f864 	bl	80026f0 <chprintf>
      for (i = 0; i < length; i++){
 8003628:	42a5      	cmp	r5, r4
 800362a:	d1f7      	bne.n	800361c <cmd_smm+0x2c>
      chprintf(chp, "\r\n");
 800362c:	4630      	mov	r0, r6
}
 800362e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
      chprintf(chp, "\r\n");
 8003632:	4928      	ldr	r1, [pc, #160]	; (80036d4 <cmd_smm+0xe4>)
 8003634:	f7ff b85c 	b.w	80026f0 <chprintf>
  uint16_t min = atoi(argv[0]);
 8003638:	6810      	ldr	r0, [r2, #0]
 800363a:	4614      	mov	r4, r2
 800363c:	f002 fbba 	bl	8005db4 <atoi>
 8003640:	4605      	mov	r5, r0
  uint16_t max = atoi(argv[1]);
 8003642:	6860      	ldr	r0, [r4, #4]
 8003644:	f002 fbb6 	bl	8005db4 <atoi>
  float step = (max - min) / (corr_tab->t_length - 1);
 8003648:	4c1e      	ldr	r4, [pc, #120]	; (80036c4 <cmd_smm+0xd4>)
 800364a:	b2ad      	uxth	r5, r5
 800364c:	8827      	ldrh	r7, [r4, #0]
 800364e:	b280      	uxth	r0, r0
 8003650:	1e7b      	subs	r3, r7, #1
 8003652:	1b40      	subs	r0, r0, r5
 8003654:	fb90 f0f3 	sdiv	r0, r0, r3
 8003658:	f7fd fc54 	bl	8000f04 <__aeabi_i2f>
 800365c:	4680      	mov	r8, r0
  for (i=0; i < corr_tab->t_length; i++){
 800365e:	b1af      	cbz	r7, 800368c <cmd_smm+0x9c>
 8003660:	4628      	mov	r0, r5
 8003662:	f7fd fc4f 	bl	8000f04 <__aeabi_i2f>
 8003666:	4625      	mov	r5, r4
 8003668:	4681      	mov	r9, r0
 800366a:	2400      	movs	r4, #0
    corr_tab->in[i] = min + i * step;
 800366c:	4620      	mov	r0, r4
 800366e:	f7fd fc49 	bl	8000f04 <__aeabi_i2f>
 8003672:	4641      	mov	r1, r8
 8003674:	f7fd fc9a 	bl	8000fac <__aeabi_fmul>
 8003678:	4649      	mov	r1, r9
 800367a:	f7fd fb8f 	bl	8000d9c <__addsf3>
 800367e:	f7fd fe5b 	bl	8001338 <__aeabi_f2uiz>
  for (i=0; i < corr_tab->t_length; i++){
 8003682:	3401      	adds	r4, #1
 8003684:	42a7      	cmp	r7, r4
    corr_tab->in[i] = min + i * step;
 8003686:	f825 0f02 	strh.w	r0, [r5, #2]!
  for (i=0; i < corr_tab->t_length; i++){
 800368a:	d1ef      	bne.n	800366c <cmd_smm+0x7c>
  length = cudata.configstruct.table0.t_length;
 800368c:	b2ff      	uxtb	r7, r7
  chprintf(chp, "Data is: \r\n");
 800368e:	4630      	mov	r0, r6
 8003690:	4911      	ldr	r1, [pc, #68]	; (80036d8 <cmd_smm+0xe8>)
 8003692:	f7ff f82d 	bl	80026f0 <chprintf>
  for (i = 0; i < length; i++){
 8003696:	2f00      	cmp	r7, #0
 8003698:	d0c8      	beq.n	800362c <cmd_smm+0x3c>
 800369a:	4c0a      	ldr	r4, [pc, #40]	; (80036c4 <cmd_smm+0xd4>)
 800369c:	3f01      	subs	r7, #1
 800369e:	b2ff      	uxtb	r7, r7
 80036a0:	1ca3      	adds	r3, r4, #2
    chprintf(chp, "%3d ", (uint32_t)(cudata.configstruct.table0.in[i]*1));
 80036a2:	4d0e      	ldr	r5, [pc, #56]	; (80036dc <cmd_smm+0xec>)
 80036a4:	eb03 0747 	add.w	r7, r3, r7, lsl #1
 80036a8:	f834 2f02 	ldrh.w	r2, [r4, #2]!
 80036ac:	4629      	mov	r1, r5
 80036ae:	4630      	mov	r0, r6
 80036b0:	f7ff f81e 	bl	80026f0 <chprintf>
  for (i = 0; i < length; i++){
 80036b4:	42bc      	cmp	r4, r7
 80036b6:	d1f7      	bne.n	80036a8 <cmd_smm+0xb8>
      chprintf(chp, "\r\n");
 80036b8:	4630      	mov	r0, r6
}
 80036ba:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
      chprintf(chp, "\r\n");
 80036be:	4905      	ldr	r1, [pc, #20]	; (80036d4 <cmd_smm+0xe4>)
 80036c0:	f7ff b816 	b.w	80026f0 <chprintf>
 80036c4:	20000800 	.word	0x20000800
 80036c8:	08006744 	.word	0x08006744
 80036cc:	08006770 	.word	0x08006770
 80036d0:	08006780 	.word	0x08006780
 80036d4:	080067b4 	.word	0x080067b4
 80036d8:	08006784 	.word	0x08006784
 80036dc:	08006708 	.word	0x08006708

080036e0 <cmd_stl>:
  if (argc != 1) {
 80036e0:	2901      	cmp	r1, #1
void cmd_stl(BaseSequentialStream *chp, int argc, char *argv[]) {
 80036e2:	b510      	push	{r4, lr}
 80036e4:	4604      	mov	r4, r0
  if (argc != 1) {
 80036e6:	d113      	bne.n	8003710 <cmd_stl+0x30>
  uint8_t tl = atoi(argv[0]);
 80036e8:	6810      	ldr	r0, [r2, #0]
 80036ea:	f002 fb63 	bl	8005db4 <atoi>
 80036ee:	b2c2      	uxtb	r2, r0
  if (tl > TABLE_LENGTH){
 80036f0:	2a20      	cmp	r2, #32
 80036f2:	d807      	bhi.n	8003704 <cmd_stl+0x24>
  corr_tab->t_length = tl;
 80036f4:	4b0c      	ldr	r3, [pc, #48]	; (8003728 <cmd_stl+0x48>)
  chprintf(chp, "Length is changed to: %2d\r\n", cudata.configstruct.table0.t_length);
 80036f6:	4620      	mov	r0, r4
}
 80036f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  chprintf(chp, "Length is changed to: %2d\r\n", cudata.configstruct.table0.t_length);
 80036fc:	490b      	ldr	r1, [pc, #44]	; (800372c <cmd_stl+0x4c>)
  set_table_length(&cudata.configstruct.table0, tl);
 80036fe:	801a      	strh	r2, [r3, #0]
  chprintf(chp, "Length is changed to: %2d\r\n", cudata.configstruct.table0.t_length);
 8003700:	f7fe bff6 	b.w	80026f0 <chprintf>
	  chprintf(chp, "Table Lentgh too big! Max. LENGTH = 32\r\n");
 8003704:	4620      	mov	r0, r4
}
 8003706:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  chprintf(chp, "Table Lentgh too big! Max. LENGTH = 32\r\n");
 800370a:	4909      	ldr	r1, [pc, #36]	; (8003730 <cmd_stl+0x50>)
 800370c:	f7fe bff0 	b.w	80026f0 <chprintf>
    chprintf(chp, "Set Table Lentgh: stl LENGTH(1..32) \r\n");
 8003710:	4908      	ldr	r1, [pc, #32]	; (8003734 <cmd_stl+0x54>)
 8003712:	f7fe ffed 	bl	80026f0 <chprintf>
      chprintf(chp, "Table Length is now: %2d\r\n", cudata.configstruct.table0.t_length);
 8003716:	4b04      	ldr	r3, [pc, #16]	; (8003728 <cmd_stl+0x48>)
 8003718:	4620      	mov	r0, r4
}
 800371a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      chprintf(chp, "Table Length is now: %2d\r\n", cudata.configstruct.table0.t_length);
 800371e:	881a      	ldrh	r2, [r3, #0]
 8003720:	4905      	ldr	r1, [pc, #20]	; (8003738 <cmd_stl+0x58>)
 8003722:	f7fe bfe5 	b.w	80026f0 <chprintf>
 8003726:	bf00      	nop
 8003728:	20000800 	.word	0x20000800
 800372c:	08006800 	.word	0x08006800
 8003730:	080067d4 	.word	0x080067d4
 8003734:	08006790 	.word	0x08006790
 8003738:	080067b8 	.word	0x080067b8
 800373c:	00000000 	.word	0x00000000

08003740 <cmd_status>:
void cmd_status(BaseSequentialStream *chp, int argc, char *argv[]) {
 8003740:	b510      	push	{r4, lr}
  chprintf(chp, "Status of Variables is: %u %d %u %d\r\n", one, two, three, four);
 8003742:	4a08      	ldr	r2, [pc, #32]	; (8003764 <cmd_status+0x24>)
 8003744:	4b08      	ldr	r3, [pc, #32]	; (8003768 <cmd_status+0x28>)
 8003746:	6814      	ldr	r4, [r2, #0]
 8003748:	6819      	ldr	r1, [r3, #0]
void cmd_status(BaseSequentialStream *chp, int argc, char *argv[]) {
 800374a:	b082      	sub	sp, #8
  chprintf(chp, "Status of Variables is: %u %d %u %d\r\n", one, two, three, four);
 800374c:	e9cd 1400 	strd	r1, r4, [sp]
 8003750:	4b06      	ldr	r3, [pc, #24]	; (800376c <cmd_status+0x2c>)
 8003752:	4a07      	ldr	r2, [pc, #28]	; (8003770 <cmd_status+0x30>)
 8003754:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003758:	8812      	ldrh	r2, [r2, #0]
 800375a:	4906      	ldr	r1, [pc, #24]	; (8003774 <cmd_status+0x34>)
 800375c:	f7fe ffc8 	bl	80026f0 <chprintf>
}
 8003760:	b002      	add	sp, #8
 8003762:	bd10      	pop	{r4, pc}
 8003764:	200008a0 	.word	0x200008a0
 8003768:	200008fc 	.word	0x200008fc
 800376c:	20000900 	.word	0x20000900
 8003770:	200008c4 	.word	0x200008c4
 8003774:	0800681c 	.word	0x0800681c
	...

08003780 <shellModifyu16>:
 void shellModifyu16(BaseSequentialStream *chp, uint16_t * modify_p) {
 8003780:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003782:	4605      	mov	r5, r0
 8003784:	460c      	mov	r4, r1
 8003786:	b083      	sub	sp, #12
  chprintf(chp, "Welcome to modify u16\r\n");
 8003788:	4943      	ldr	r1, [pc, #268]	; (8003898 <shellModifyu16+0x118>)
 800378a:	f7fe ffb1 	bl	80026f0 <chprintf>
  chprintf(chp, "press '+' to increase one, '-' to decrease one \r\n");
 800378e:	4943      	ldr	r1, [pc, #268]	; (800389c <shellModifyu16+0x11c>)
 8003790:	4628      	mov	r0, r5
 8003792:	f7fe ffad 	bl	80026f0 <chprintf>
  chprintf(chp, "'D' to increase 10, 'd' to decrease 10 \r\n");
 8003796:	4942      	ldr	r1, [pc, #264]	; (80038a0 <shellModifyu16+0x120>)
 8003798:	4628      	mov	r0, r5
 800379a:	f7fe ffa9 	bl	80026f0 <chprintf>
  chprintf(chp, "'C' to increase 100, 'c' to decrease 100 \r\n");
 800379e:	4941      	ldr	r1, [pc, #260]	; (80038a4 <shellModifyu16+0x124>)
 80037a0:	4628      	mov	r0, r5
 80037a2:	f7fe ffa5 	bl	80026f0 <chprintf>
  chprintf(chp, "'M' to increase 1000, 'm' to decrease 1000 \r\n");
 80037a6:	4940      	ldr	r1, [pc, #256]	; (80038a8 <shellModifyu16+0x128>)
 80037a8:	4628      	mov	r0, r5
 80037aa:	f7fe ffa1 	bl	80026f0 <chprintf>
  chprintf(chp, "'*' to multiply with 10, '/' to divide by 10 \r\n");
 80037ae:	493f      	ldr	r1, [pc, #252]	; (80038ac <shellModifyu16+0x12c>)
 80037b0:	4628      	mov	r0, r5
 80037b2:	f7fe ff9d 	bl	80026f0 <chprintf>
  chprintf(chp, "press 'x' to exit \r\n");
 80037b6:	493e      	ldr	r1, [pc, #248]	; (80038b0 <shellModifyu16+0x130>)
 80037b8:	4628      	mov	r0, r5
 80037ba:	f7fe ff99 	bl	80026f0 <chprintf>
  chprintf(chp, "Status of var is: %u\r\n", *modify_p);
 80037be:	4628      	mov	r0, r5
 80037c0:	8822      	ldrh	r2, [r4, #0]
 80037c2:	493c      	ldr	r1, [pc, #240]	; (80038b4 <shellModifyu16+0x134>)
 80037c4:	f7fe ff94 	bl	80026f0 <chprintf>
    chprintf(chp, "%u\r\n", *modify_p);
 80037c8:	4e3b      	ldr	r6, [pc, #236]	; (80038b8 <shellModifyu16+0x138>)
      *modify_p /= 10;
 80037ca:	4f3c      	ldr	r7, [pc, #240]	; (80038bc <shellModifyu16+0x13c>)
    if (streamRead(chp, (uint8_t *)&c, 1) == 0)
 80037cc:	682b      	ldr	r3, [r5, #0]
 80037ce:	2201      	movs	r2, #1
 80037d0:	4628      	mov	r0, r5
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	f10d 0107 	add.w	r1, sp, #7
 80037d8:	4798      	blx	r3
 80037da:	2800      	cmp	r0, #0
 80037dc:	d04b      	beq.n	8003876 <shellModifyu16+0xf6>
    if (c == '+') {
 80037de:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80037e2:	2b2b      	cmp	r3, #43	; 0x2b
 80037e4:	d00f      	beq.n	8003806 <shellModifyu16+0x86>
    if (c == '-') {
 80037e6:	2b2d      	cmp	r3, #45	; 0x2d
 80037e8:	d017      	beq.n	800381a <shellModifyu16+0x9a>
    if (c == 'D') {
 80037ea:	2b44      	cmp	r3, #68	; 0x44
 80037ec:	d10f      	bne.n	800380e <shellModifyu16+0x8e>
      *modify_p += 10;
 80037ee:	8823      	ldrh	r3, [r4, #0]
 80037f0:	330a      	adds	r3, #10
 80037f2:	8023      	strh	r3, [r4, #0]
    if (c == 'c') {
 80037f4:	8822      	ldrh	r2, [r4, #0]
    chprintf(chp, "%u\r\n", *modify_p);
 80037f6:	4631      	mov	r1, r6
 80037f8:	4628      	mov	r0, r5
 80037fa:	f7fe ff79 	bl	80026f0 <chprintf>
  ch_Speed(*v);
 80037fe:	8820      	ldrh	r0, [r4, #0]
 8003800:	f7fe f806 	bl	8001810 <ch_Speed>
 8003804:	e7e2      	b.n	80037cc <shellModifyu16+0x4c>
      (*modify_p)++;
 8003806:	8823      	ldrh	r3, [r4, #0]
 8003808:	3301      	adds	r3, #1
 800380a:	8023      	strh	r3, [r4, #0]
    if (c == 'C') {
 800380c:	e7f2      	b.n	80037f4 <shellModifyu16+0x74>
    if (c == 'd') {
 800380e:	2b64      	cmp	r3, #100	; 0x64
 8003810:	d107      	bne.n	8003822 <shellModifyu16+0xa2>
      *modify_p -= 10;
 8003812:	8823      	ldrh	r3, [r4, #0]
 8003814:	3b0a      	subs	r3, #10
 8003816:	8023      	strh	r3, [r4, #0]
    if (c == 'M') {
 8003818:	e7ec      	b.n	80037f4 <shellModifyu16+0x74>
      (*modify_p)--;
 800381a:	8823      	ldrh	r3, [r4, #0]
 800381c:	3b01      	subs	r3, #1
 800381e:	8023      	strh	r3, [r4, #0]
    if (c == 'C') {
 8003820:	e7e8      	b.n	80037f4 <shellModifyu16+0x74>
 8003822:	2b43      	cmp	r3, #67	; 0x43
 8003824:	d103      	bne.n	800382e <shellModifyu16+0xae>
      *modify_p += 100;
 8003826:	8823      	ldrh	r3, [r4, #0]
 8003828:	3364      	adds	r3, #100	; 0x64
 800382a:	8023      	strh	r3, [r4, #0]
    if (c == '*') {
 800382c:	e7e2      	b.n	80037f4 <shellModifyu16+0x74>
    if (c == 'c') {
 800382e:	2b63      	cmp	r3, #99	; 0x63
 8003830:	d103      	bne.n	800383a <shellModifyu16+0xba>
      *modify_p -= 100;
 8003832:	8823      	ldrh	r3, [r4, #0]
 8003834:	3b64      	subs	r3, #100	; 0x64
 8003836:	8023      	strh	r3, [r4, #0]
    if (c == '/') {
 8003838:	e7dc      	b.n	80037f4 <shellModifyu16+0x74>
    if (c == 'M') {
 800383a:	2b4d      	cmp	r3, #77	; 0x4d
 800383c:	d104      	bne.n	8003848 <shellModifyu16+0xc8>
       *modify_p += 1000;
 800383e:	8823      	ldrh	r3, [r4, #0]
 8003840:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8003844:	8023      	strh	r3, [r4, #0]
    if (c == 'x') {
 8003846:	e7d5      	b.n	80037f4 <shellModifyu16+0x74>
     if (c == 'm') {
 8003848:	2b6d      	cmp	r3, #109	; 0x6d
 800384a:	d104      	bne.n	8003856 <shellModifyu16+0xd6>
       *modify_p -= 1000;
 800384c:	8823      	ldrh	r3, [r4, #0]
 800384e:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8003852:	8023      	strh	r3, [r4, #0]
    if (c < 0x20)
 8003854:	e7ce      	b.n	80037f4 <shellModifyu16+0x74>
    if (c == '*') {
 8003856:	2b2a      	cmp	r3, #42	; 0x2a
 8003858:	d105      	bne.n	8003866 <shellModifyu16+0xe6>
      *modify_p *= 10;
 800385a:	8823      	ldrh	r3, [r4, #0]
 800385c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003860:	005b      	lsls	r3, r3, #1
 8003862:	8023      	strh	r3, [r4, #0]
    if (c < 0x20)
 8003864:	e7c6      	b.n	80037f4 <shellModifyu16+0x74>
    if (c == '/') {
 8003866:	2b2f      	cmp	r3, #47	; 0x2f
 8003868:	d10a      	bne.n	8003880 <shellModifyu16+0x100>
      *modify_p /= 10;
 800386a:	8822      	ldrh	r2, [r4, #0]
 800386c:	fba7 3202 	umull	r3, r2, r7, r2
 8003870:	08d2      	lsrs	r2, r2, #3
 8003872:	8022      	strh	r2, [r4, #0]
    if (c < 0x20)
 8003874:	e7bf      	b.n	80037f6 <shellModifyu16+0x76>
      chThdSleepMilliseconds(250);
 8003876:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800387a:	f7fe fcb1 	bl	80021e0 <chThdSleep>
 800387e:	e7ae      	b.n	80037de <shellModifyu16+0x5e>
    if (c == 'x') {
 8003880:	2b78      	cmp	r3, #120	; 0x78
 8003882:	d105      	bne.n	8003890 <shellModifyu16+0x110>
      chprintf(chp, "EXIT\r\n");
 8003884:	4628      	mov	r0, r5
 8003886:	490e      	ldr	r1, [pc, #56]	; (80038c0 <shellModifyu16+0x140>)
 8003888:	f7fe ff32 	bl	80026f0 <chprintf>
}
 800388c:	b003      	add	sp, #12
 800388e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (c < 0x20)
 8003890:	2b1f      	cmp	r3, #31
 8003892:	d99b      	bls.n	80037cc <shellModifyu16+0x4c>
 8003894:	e7ae      	b.n	80037f4 <shellModifyu16+0x74>
 8003896:	bf00      	nop
 8003898:	08006844 	.word	0x08006844
 800389c:	0800685c 	.word	0x0800685c
 80038a0:	08006890 	.word	0x08006890
 80038a4:	080068bc 	.word	0x080068bc
 80038a8:	080068e8 	.word	0x080068e8
 80038ac:	08006918 	.word	0x08006918
 80038b0:	08006948 	.word	0x08006948
 80038b4:	08006960 	.word	0x08006960
 80038b8:	08006980 	.word	0x08006980
 80038bc:	cccccccd 	.word	0xcccccccd
 80038c0:	08006978 	.word	0x08006978
	...

080038d0 <cmd_tune_speed>:
void cmd_tune_speed(BaseSequentialStream *chp, int argc, char *argv[]) {
 80038d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038d4:	460c      	mov	r4, r1
  uint16_t pos = get_pos_u16(&cudata.configstruct.table0, speed);
 80038d6:	4e4e      	ldr	r6, [pc, #312]	; (8003a10 <cmd_tune_speed+0x140>)
void cmd_tune_speed(BaseSequentialStream *chp, int argc, char *argv[]) {
 80038d8:	4682      	mov	sl, r0
  uint16_t pos = get_pos_u16(&cudata.configstruct.table0, speed);
 80038da:	8837      	ldrh	r7, [r6, #0]
void cmd_tune_speed(BaseSequentialStream *chp, int argc, char *argv[]) {
 80038dc:	b083      	sub	sp, #12
  uint16_t pos = get_pos_u16(&cudata.configstruct.table0, speed);
 80038de:	4638      	mov	r0, r7
void cmd_tune_speed(BaseSequentialStream *chp, int argc, char *argv[]) {
 80038e0:	4615      	mov	r5, r2
  uint16_t pos = get_pos_u16(&cudata.configstruct.table0, speed);
 80038e2:	f7fd ff25 	bl	8001730 <get_pos_u16.constprop.0>
  if (argc == 1){
 80038e6:	2c01      	cmp	r4, #1
 80038e8:	d076      	beq.n	80039d8 <cmd_tune_speed+0x108>
	  chprintf(chp, "Speed is now: %d\r\n", speed);
 80038ea:	463a      	mov	r2, r7
 80038ec:	4650      	mov	r0, sl
 80038ee:	4949      	ldr	r1, [pc, #292]	; (8003a14 <cmd_tune_speed+0x144>)
 80038f0:	f7fe fefe 	bl	80026f0 <chprintf>
  if (speed == 0){
 80038f4:	8830      	ldrh	r0, [r6, #0]
 80038f6:	2800      	cmp	r0, #0
 80038f8:	d07b      	beq.n	80039f2 <cmd_tune_speed+0x122>
  pos = get_pos_u16(&cudata.configstruct.table0, speed);
 80038fa:	f7fd ff19 	bl	8001730 <get_pos_u16.constprop.0>
 80038fe:	4604      	mov	r4, r0
 8003900:	4d45      	ldr	r5, [pc, #276]	; (8003a18 <cmd_tune_speed+0x148>)
  chprintf(chp, "Pos. is now: %2d\r\n", pos);
 8003902:	f8df 913c 	ldr.w	r9, [pc, #316]	; 8003a40 <cmd_tune_speed+0x170>
  chprintf(chp, "Speed at pos. is now: %d\r\n", cudata.configstruct.table0.in[pos]);
 8003906:	f8df 813c 	ldr.w	r8, [pc, #316]	; 8003a44 <cmd_tune_speed+0x174>
  chprintf(chp, "Value at pos. is now: %d\r\n", cf);
 800390a:	4f44      	ldr	r7, [pc, #272]	; (8003a1c <cmd_tune_speed+0x14c>)
  cf = cudata.configstruct.table0.out[pos];
 800390c:	f104 0b20 	add.w	fp, r4, #32
  chprintf(chp, "Pos. is now: %2d\r\n", pos);
 8003910:	4622      	mov	r2, r4
 8003912:	4649      	mov	r1, r9
  cf = cudata.configstruct.table0.out[pos];
 8003914:	eb05 0b4b 	add.w	fp, r5, fp, lsl #1
  chprintf(chp, "Pos. is now: %2d\r\n", pos);
 8003918:	4650      	mov	r0, sl
 800391a:	f7fe fee9 	bl	80026f0 <chprintf>
  cf = cudata.configstruct.table0.out[pos];
 800391e:	f8bb 3002 	ldrh.w	r3, [fp, #2]
  chprintf(chp, "Speed at pos. is now: %d\r\n", cudata.configstruct.table0.in[pos]);
 8003922:	eb05 0244 	add.w	r2, r5, r4, lsl #1
 8003926:	4641      	mov	r1, r8
 8003928:	8852      	ldrh	r2, [r2, #2]
 800392a:	4650      	mov	r0, sl
  cf = cudata.configstruct.table0.out[pos];
 800392c:	f8ad 3006 	strh.w	r3, [sp, #6]
  chprintf(chp, "Speed at pos. is now: %d\r\n", cudata.configstruct.table0.in[pos]);
 8003930:	f7fe fede 	bl	80026f0 <chprintf>
  chprintf(chp, "Value at pos. is now: %d\r\n", cf);
 8003934:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8003938:	4639      	mov	r1, r7
 800393a:	4650      	mov	r0, sl
 800393c:	f7fe fed8 	bl	80026f0 <chprintf>
  ch_Speed(*v);
 8003940:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 8003944:	f7fd ff64 	bl	8001810 <ch_Speed>
  shellModifyu16(chp, &cf);
 8003948:	4650      	mov	r0, sl
 800394a:	f10d 0106 	add.w	r1, sp, #6
 800394e:	f7ff ff17 	bl	8003780 <shellModifyu16>
  set_table_cf_u16(&cudata.configstruct.table0, pos, cf);
 8003952:	f8bd 2006 	ldrh.w	r2, [sp, #6]
  chprintf(chp, "Corr. Factor is: %d\r\n", cf);
 8003956:	4650      	mov	r0, sl
 8003958:	4931      	ldr	r1, [pc, #196]	; (8003a20 <cmd_tune_speed+0x150>)
  corr_tab->out[pos] = cf;
 800395a:	f8ab 2002 	strh.w	r2, [fp, #2]
 800395e:	f7fe fec7 	bl	80026f0 <chprintf>
  if (pos < cudata.configstruct.table0.t_length - 1){
 8003962:	882b      	ldrh	r3, [r5, #0]
 8003964:	3b01      	subs	r3, #1
 8003966:	429c      	cmp	r4, r3
 8003968:	da2d      	bge.n	80039c6 <cmd_tune_speed+0xf6>
	  chprintf(chp, "Value at next pos. is: %d\r\n", cudata.configstruct.table0.out[pos+1]);
 800396a:	eb05 0344 	add.w	r3, r5, r4, lsl #1
 800396e:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8003972:	492c      	ldr	r1, [pc, #176]	; (8003a24 <cmd_tune_speed+0x154>)
 8003974:	4650      	mov	r0, sl
 8003976:	f7fe febb 	bl	80026f0 <chprintf>
	  chprintf(chp, "Would you like to tune the next value? [y,n] \r\n");
 800397a:	4650      	mov	r0, sl
 800397c:	492a      	ldr	r1, [pc, #168]	; (8003a28 <cmd_tune_speed+0x158>)
 800397e:	f7fe feb7 	bl	80026f0 <chprintf>
	  chprintf(chp, "Value at next pos. is: %d\r\n", cudata.configstruct.table0.out[pos+1]);
 8003982:	3401      	adds	r4, #1
 8003984:	e007      	b.n	8003996 <cmd_tune_speed+0xc6>
		  if ((c == 'n') || (c == 'N')) {
 8003986:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800398a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800398e:	2b4e      	cmp	r3, #78	; 0x4e
 8003990:	d015      	beq.n	80039be <cmd_tune_speed+0xee>
		  if ((c == 'y') || (c == 'Y')) {
 8003992:	2b59      	cmp	r3, #89	; 0x59
 8003994:	d01a      	beq.n	80039cc <cmd_tune_speed+0xfc>
		  if (streamRead(chp, (uint8_t *)&c, 1) == 0)
 8003996:	f8da 3000 	ldr.w	r3, [sl]
 800399a:	2201      	movs	r2, #1
 800399c:	4650      	mov	r0, sl
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	f10d 0105 	add.w	r1, sp, #5
 80039a4:	4798      	blx	r3
 80039a6:	2800      	cmp	r0, #0
 80039a8:	d1ed      	bne.n	8003986 <cmd_tune_speed+0xb6>
		  	  chThdSleepMilliseconds(250);
 80039aa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80039ae:	f7fe fc17 	bl	80021e0 <chThdSleep>
		  if ((c == 'n') || (c == 'N')) {
 80039b2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80039b6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80039ba:	2b4e      	cmp	r3, #78	; 0x4e
 80039bc:	d1e9      	bne.n	8003992 <cmd_tune_speed+0xc2>
		      chprintf(chp, "EXIT\r\n");
 80039be:	4650      	mov	r0, sl
 80039c0:	491a      	ldr	r1, [pc, #104]	; (8003a2c <cmd_tune_speed+0x15c>)
 80039c2:	f7fe fe95 	bl	80026f0 <chprintf>
}
 80039c6:	b003      	add	sp, #12
 80039c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
              speed = cudata.configstruct.table0.in[pos];
 80039cc:	eb05 0344 	add.w	r3, r5, r4, lsl #1
 80039d0:	885b      	ldrh	r3, [r3, #2]
              pos ++;
 80039d2:	b2a4      	uxth	r4, r4
              speed = cudata.configstruct.table0.in[pos];
 80039d4:	8033      	strh	r3, [r6, #0]
              goto new_loop;
 80039d6:	e799      	b.n	800390c <cmd_tune_speed+0x3c>
    speed = atoi(argv[0]);
 80039d8:	6828      	ldr	r0, [r5, #0]
 80039da:	f002 f9eb 	bl	8005db4 <atoi>
 80039de:	4603      	mov	r3, r0
    chprintf(chp, "Changed speed to: %d\r\n", speed);
 80039e0:	b282      	uxth	r2, r0
 80039e2:	4913      	ldr	r1, [pc, #76]	; (8003a30 <cmd_tune_speed+0x160>)
 80039e4:	4650      	mov	r0, sl
    speed = atoi(argv[0]);
 80039e6:	8033      	strh	r3, [r6, #0]
    chprintf(chp, "Changed speed to: %d\r\n", speed);
 80039e8:	f7fe fe82 	bl	80026f0 <chprintf>
  if (speed == 0){
 80039ec:	8830      	ldrh	r0, [r6, #0]
 80039ee:	2800      	cmp	r0, #0
 80039f0:	d183      	bne.n	80038fa <cmd_tune_speed+0x2a>
    chprintf(chp, "Set PWM Output in table at current pos: tspd \r\n");
 80039f2:	4650      	mov	r0, sl
 80039f4:	490f      	ldr	r1, [pc, #60]	; (8003a34 <cmd_tune_speed+0x164>)
 80039f6:	f7fe fe7b 	bl	80026f0 <chprintf>
    chprintf(chp, "Speed seems to be zero. Please enter desired speed with 'cspd XXX' or 'tspd XXX' \r\n");
 80039fa:	4650      	mov	r0, sl
 80039fc:	490e      	ldr	r1, [pc, #56]	; (8003a38 <cmd_tune_speed+0x168>)
 80039fe:	f7fe fe77 	bl	80026f0 <chprintf>
    chprintf(chp, "Please enter desired SPEED Output (should be a Value in the Table! - Check with 'smm 0')\r\n");
 8003a02:	4650      	mov	r0, sl
 8003a04:	490d      	ldr	r1, [pc, #52]	; (8003a3c <cmd_tune_speed+0x16c>)
 8003a06:	f7fe fe73 	bl	80026f0 <chprintf>
}
 8003a0a:	b003      	add	sp, #12
 8003a0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a10:	20001274 	.word	0x20001274
 8003a14:	080069a0 	.word	0x080069a0
 8003a18:	20000800 	.word	0x20000800
 8003a1c:	08006ac4 	.word	0x08006ac4
 8003a20:	08006ae0 	.word	0x08006ae0
 8003a24:	08006af8 	.word	0x08006af8
 8003a28:	08006b14 	.word	0x08006b14
 8003a2c:	08006978 	.word	0x08006978
 8003a30:	08006988 	.word	0x08006988
 8003a34:	080069b4 	.word	0x080069b4
 8003a38:	080069e4 	.word	0x080069e4
 8003a3c:	08006a38 	.word	0x08006a38
 8003a40:	08006a94 	.word	0x08006a94
 8003a44:	08006aa8 	.word	0x08006aa8
	...

08003a50 <cmd_modify>:
void cmd_modify(BaseSequentialStream *chp, int argc, char *argv[]) {
 8003a50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (argc != 1) {
 8003a54:	2901      	cmp	r1, #1
void cmd_modify(BaseSequentialStream *chp, int argc, char *argv[]) {
 8003a56:	b082      	sub	sp, #8
  if (argc != 1) {
 8003a58:	d005      	beq.n	8003a66 <cmd_modify+0x16>
    chprintf(chp, usage);
 8003a5a:	49b1      	ldr	r1, [pc, #708]	; (8003d20 <cmd_modify+0x2d0>)
 8003a5c:	f7fe fe48 	bl	80026f0 <chprintf>
}
 8003a60:	b002      	add	sp, #8
 8003a62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a66:	4604      	mov	r4, r0
  switch (atoi(argv[0])){
 8003a68:	6810      	ldr	r0, [r2, #0]
 8003a6a:	f002 f9a3 	bl	8005db4 <atoi>
 8003a6e:	2803      	cmp	r0, #3
 8003a70:	f200 819a 	bhi.w	8003da8 <cmd_modify+0x358>
 8003a74:	e8df f000 	tbb	[pc, r0]
 8003a78:	02427fbe 	.word	0x02427fbe
  chprintf(chp, "Welcome to modify s32\r\n");
 8003a7c:	49a9      	ldr	r1, [pc, #676]	; (8003d24 <cmd_modify+0x2d4>)
 8003a7e:	4620      	mov	r0, r4
 8003a80:	f7fe fe36 	bl	80026f0 <chprintf>
  chprintf(chp, "press '+' to increase one, '-' to decrease one \r\n");
 8003a84:	49a8      	ldr	r1, [pc, #672]	; (8003d28 <cmd_modify+0x2d8>)
 8003a86:	4620      	mov	r0, r4
 8003a88:	f7fe fe32 	bl	80026f0 <chprintf>
  chprintf(chp, "'u' to increase 10, 'd' to decrease 10 \r\n");
 8003a8c:	49a7      	ldr	r1, [pc, #668]	; (8003d2c <cmd_modify+0x2dc>)
 8003a8e:	4620      	mov	r0, r4
 8003a90:	f7fe fe2e 	bl	80026f0 <chprintf>
  chprintf(chp, "'U' to increase 100, 'D' to decrease 100 \r\n");
 8003a94:	49a6      	ldr	r1, [pc, #664]	; (8003d30 <cmd_modify+0x2e0>)
 8003a96:	4620      	mov	r0, r4
 8003a98:	f7fe fe2a 	bl	80026f0 <chprintf>
  chprintf(chp, "Status of var is: %d\r\n", *modify_p);
 8003a9c:	4da5      	ldr	r5, [pc, #660]	; (8003d34 <cmd_modify+0x2e4>)
  chprintf(chp, "'*' to multiply with 10, '/' to divide by 10 \r\n");
 8003a9e:	49a6      	ldr	r1, [pc, #664]	; (8003d38 <cmd_modify+0x2e8>)
 8003aa0:	4620      	mov	r0, r4
 8003aa2:	f7fe fe25 	bl	80026f0 <chprintf>
  chprintf(chp, "press 'x' to exit \r\n");
 8003aa6:	49a5      	ldr	r1, [pc, #660]	; (8003d3c <cmd_modify+0x2ec>)
 8003aa8:	4620      	mov	r0, r4
 8003aaa:	f7fe fe21 	bl	80026f0 <chprintf>
  chprintf(chp, "Status of var is: %d\r\n", *modify_p);
 8003aae:	4620      	mov	r0, r4
 8003ab0:	682a      	ldr	r2, [r5, #0]
 8003ab2:	49a3      	ldr	r1, [pc, #652]	; (8003d40 <cmd_modify+0x2f0>)
 8003ab4:	f7fe fe1c 	bl	80026f0 <chprintf>
    chprintf(chp, "%d\r\n", *modify_p);
 8003ab8:	4fa2      	ldr	r7, [pc, #648]	; (8003d44 <cmd_modify+0x2f4>)
      *modify_p /= 10;
 8003aba:	f8df 82a8 	ldr.w	r8, [pc, #680]	; 8003d64 <cmd_modify+0x314>
 8003abe:	f10d 0607 	add.w	r6, sp, #7
    if (streamRead(chp, (uint8_t *)&c, 1) == 0)
 8003ac2:	6823      	ldr	r3, [r4, #0]
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	4631      	mov	r1, r6
 8003ac8:	4620      	mov	r0, r4
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	4798      	blx	r3
 8003ace:	2800      	cmp	r0, #0
 8003ad0:	f000 814c 	beq.w	8003d6c <cmd_modify+0x31c>
    if (c == '+') {
 8003ad4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003ad8:	2b2b      	cmp	r3, #43	; 0x2b
 8003ada:	f000 80b2 	beq.w	8003c42 <cmd_modify+0x1f2>
    if (c == '-') {
 8003ade:	2b2d      	cmp	r3, #45	; 0x2d
 8003ae0:	f000 80c1 	beq.w	8003c66 <cmd_modify+0x216>
    if (c == 'u') {
 8003ae4:	2b75      	cmp	r3, #117	; 0x75
 8003ae6:	f040 80a0 	bne.w	8003c2a <cmd_modify+0x1da>
      *modify_p += 10;
 8003aea:	682b      	ldr	r3, [r5, #0]
 8003aec:	330a      	adds	r3, #10
 8003aee:	602b      	str	r3, [r5, #0]
 8003af0:	682a      	ldr	r2, [r5, #0]
    chprintf(chp, "%d\r\n", *modify_p);
 8003af2:	4639      	mov	r1, r7
 8003af4:	4620      	mov	r0, r4
 8003af6:	f7fe fdfb 	bl	80026f0 <chprintf>
 8003afa:	e7e2      	b.n	8003ac2 <cmd_modify+0x72>
  chprintf(chp, "Welcome to modify u32\r\n");
 8003afc:	4992      	ldr	r1, [pc, #584]	; (8003d48 <cmd_modify+0x2f8>)
 8003afe:	4620      	mov	r0, r4
 8003b00:	f7fe fdf6 	bl	80026f0 <chprintf>
  chprintf(chp, "press '+' to increase one, '-' to decrease one \r\n");
 8003b04:	4988      	ldr	r1, [pc, #544]	; (8003d28 <cmd_modify+0x2d8>)
 8003b06:	4620      	mov	r0, r4
 8003b08:	f7fe fdf2 	bl	80026f0 <chprintf>
  chprintf(chp, "'u' to increase 10, 'd' to decrease 10 \r\n");
 8003b0c:	4987      	ldr	r1, [pc, #540]	; (8003d2c <cmd_modify+0x2dc>)
 8003b0e:	4620      	mov	r0, r4
 8003b10:	f7fe fdee 	bl	80026f0 <chprintf>
  chprintf(chp, "'U' to increase 100, 'D' to decrease 100 \r\n");
 8003b14:	4986      	ldr	r1, [pc, #536]	; (8003d30 <cmd_modify+0x2e0>)
 8003b16:	4620      	mov	r0, r4
 8003b18:	f7fe fdea 	bl	80026f0 <chprintf>
  chprintf(chp, "Status of var is: %u\r\n", *modify_p);
 8003b1c:	4d8b      	ldr	r5, [pc, #556]	; (8003d4c <cmd_modify+0x2fc>)
  chprintf(chp, "'*' to multiply with 10, '/' to divide by 10 \r\n");
 8003b1e:	4986      	ldr	r1, [pc, #536]	; (8003d38 <cmd_modify+0x2e8>)
 8003b20:	4620      	mov	r0, r4
 8003b22:	f7fe fde5 	bl	80026f0 <chprintf>
  chprintf(chp, "press 'x' to exit \r\n");
 8003b26:	4985      	ldr	r1, [pc, #532]	; (8003d3c <cmd_modify+0x2ec>)
 8003b28:	4620      	mov	r0, r4
 8003b2a:	f7fe fde1 	bl	80026f0 <chprintf>
  chprintf(chp, "Status of var is: %u\r\n", *modify_p);
 8003b2e:	4620      	mov	r0, r4
 8003b30:	682a      	ldr	r2, [r5, #0]
 8003b32:	4987      	ldr	r1, [pc, #540]	; (8003d50 <cmd_modify+0x300>)
 8003b34:	f7fe fddc 	bl	80026f0 <chprintf>
    chprintf(chp, "%u\r\n", *modify_p);
 8003b38:	4f86      	ldr	r7, [pc, #536]	; (8003d54 <cmd_modify+0x304>)
      *modify_p /= 10;
 8003b3a:	f8df 822c 	ldr.w	r8, [pc, #556]	; 8003d68 <cmd_modify+0x318>
 8003b3e:	f10d 0607 	add.w	r6, sp, #7
    if (streamRead(chp, (uint8_t *)&c, 1) == 0)
 8003b42:	6823      	ldr	r3, [r4, #0]
 8003b44:	2201      	movs	r2, #1
 8003b46:	4631      	mov	r1, r6
 8003b48:	4620      	mov	r0, r4
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	4798      	blx	r3
 8003b4e:	2800      	cmp	r0, #0
 8003b50:	f000 80db 	beq.w	8003d0a <cmd_modify+0x2ba>
    if (c == '+') {
 8003b54:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003b58:	2b2b      	cmp	r3, #43	; 0x2b
 8003b5a:	d05c      	beq.n	8003c16 <cmd_modify+0x1c6>
    if (c == '-') {
 8003b5c:	2b2d      	cmp	r3, #45	; 0x2d
 8003b5e:	d056      	beq.n	8003c0e <cmd_modify+0x1be>
    if (c == 'u') {
 8003b60:	2b75      	cmp	r3, #117	; 0x75
 8003b62:	d14e      	bne.n	8003c02 <cmd_modify+0x1b2>
      *modify_p += 10;
 8003b64:	682b      	ldr	r3, [r5, #0]
 8003b66:	330a      	adds	r3, #10
 8003b68:	602b      	str	r3, [r5, #0]
 8003b6a:	682a      	ldr	r2, [r5, #0]
    chprintf(chp, "%u\r\n", *modify_p);
 8003b6c:	4639      	mov	r1, r7
 8003b6e:	4620      	mov	r0, r4
 8003b70:	f7fe fdbe 	bl	80026f0 <chprintf>
 8003b74:	e7e5      	b.n	8003b42 <cmd_modify+0xf2>
  chprintf(chp, "Welcome to modify s16\r\n");
 8003b76:	4978      	ldr	r1, [pc, #480]	; (8003d58 <cmd_modify+0x308>)
 8003b78:	4620      	mov	r0, r4
 8003b7a:	f7fe fdb9 	bl	80026f0 <chprintf>
  chprintf(chp, "press '+' to increase one, '-' to decrease one \r\n");
 8003b7e:	496a      	ldr	r1, [pc, #424]	; (8003d28 <cmd_modify+0x2d8>)
 8003b80:	4620      	mov	r0, r4
 8003b82:	f7fe fdb5 	bl	80026f0 <chprintf>
  chprintf(chp, "'u' to increase 10, 'd' to decrease 10 \r\n");
 8003b86:	4969      	ldr	r1, [pc, #420]	; (8003d2c <cmd_modify+0x2dc>)
 8003b88:	4620      	mov	r0, r4
 8003b8a:	f7fe fdb1 	bl	80026f0 <chprintf>
  chprintf(chp, "'U' to increase 100, 'D' to decrease 100 \r\n");
 8003b8e:	4968      	ldr	r1, [pc, #416]	; (8003d30 <cmd_modify+0x2e0>)
 8003b90:	4620      	mov	r0, r4
 8003b92:	f7fe fdad 	bl	80026f0 <chprintf>
  chprintf(chp, "Status of var is: %d\r\n", *modify_p);
 8003b96:	4d71      	ldr	r5, [pc, #452]	; (8003d5c <cmd_modify+0x30c>)
  chprintf(chp, "'*' to multiply with 10, '/' to divide by 10 \r\n");
 8003b98:	4967      	ldr	r1, [pc, #412]	; (8003d38 <cmd_modify+0x2e8>)
 8003b9a:	4620      	mov	r0, r4
 8003b9c:	f7fe fda8 	bl	80026f0 <chprintf>
  chprintf(chp, "press 'x' to exit \r\n");
 8003ba0:	4966      	ldr	r1, [pc, #408]	; (8003d3c <cmd_modify+0x2ec>)
 8003ba2:	4620      	mov	r0, r4
 8003ba4:	f7fe fda4 	bl	80026f0 <chprintf>
  chprintf(chp, "Status of var is: %d\r\n", *modify_p);
 8003ba8:	4620      	mov	r0, r4
 8003baa:	f9b5 2000 	ldrsh.w	r2, [r5]
 8003bae:	4964      	ldr	r1, [pc, #400]	; (8003d40 <cmd_modify+0x2f0>)
 8003bb0:	f7fe fd9e 	bl	80026f0 <chprintf>
    chprintf(chp, "%d\r\n", *modify_p);
 8003bb4:	4f63      	ldr	r7, [pc, #396]	; (8003d44 <cmd_modify+0x2f4>)
      *modify_p /= 10;
 8003bb6:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8003d64 <cmd_modify+0x314>
 8003bba:	f10d 0607 	add.w	r6, sp, #7
    if (streamRead(chp, (uint8_t *)&c, 1) == 0)
 8003bbe:	6823      	ldr	r3, [r4, #0]
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	4631      	mov	r1, r6
 8003bc4:	4620      	mov	r0, r4
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	4798      	blx	r3
 8003bca:	2800      	cmp	r0, #0
 8003bcc:	f000 80a2 	beq.w	8003d14 <cmd_modify+0x2c4>
    if (c == '+') {
 8003bd0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003bd4:	2b2b      	cmp	r3, #43	; 0x2b
 8003bd6:	d038      	beq.n	8003c4a <cmd_modify+0x1fa>
    if (c == '-') {
 8003bd8:	2b2d      	cmp	r3, #45	; 0x2d
 8003bda:	d03a      	beq.n	8003c52 <cmd_modify+0x202>
    if (c == 'u') {
 8003bdc:	2b75      	cmp	r3, #117	; 0x75
 8003bde:	d12a      	bne.n	8003c36 <cmd_modify+0x1e6>
      *modify_p += 10;
 8003be0:	882b      	ldrh	r3, [r5, #0]
 8003be2:	330a      	adds	r3, #10
 8003be4:	802b      	strh	r3, [r5, #0]
 8003be6:	f9b5 2000 	ldrsh.w	r2, [r5]
    chprintf(chp, "%d\r\n", *modify_p);
 8003bea:	4639      	mov	r1, r7
 8003bec:	4620      	mov	r0, r4
 8003bee:	f7fe fd7f 	bl	80026f0 <chprintf>
 8003bf2:	e7e4      	b.n	8003bbe <cmd_modify+0x16e>
    shellModifyu16(chp, &one);
 8003bf4:	4620      	mov	r0, r4
 8003bf6:	495a      	ldr	r1, [pc, #360]	; (8003d60 <cmd_modify+0x310>)
 8003bf8:	f7ff fdc2 	bl	8003780 <shellModifyu16>
}
 8003bfc:	b002      	add	sp, #8
 8003bfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (c == 'd') {
 8003c02:	2b64      	cmp	r3, #100	; 0x64
 8003c04:	d10b      	bne.n	8003c1e <cmd_modify+0x1ce>
      *modify_p -= 10;
 8003c06:	682b      	ldr	r3, [r5, #0]
 8003c08:	3b0a      	subs	r3, #10
 8003c0a:	602b      	str	r3, [r5, #0]
 8003c0c:	e7ad      	b.n	8003b6a <cmd_modify+0x11a>
      (*modify_p)--;
 8003c0e:	682b      	ldr	r3, [r5, #0]
 8003c10:	3b01      	subs	r3, #1
 8003c12:	602b      	str	r3, [r5, #0]
 8003c14:	e7a9      	b.n	8003b6a <cmd_modify+0x11a>
      (*modify_p)++;
 8003c16:	682b      	ldr	r3, [r5, #0]
 8003c18:	3301      	adds	r3, #1
 8003c1a:	602b      	str	r3, [r5, #0]
 8003c1c:	e7a5      	b.n	8003b6a <cmd_modify+0x11a>
    if (c == 'U') {
 8003c1e:	2b55      	cmp	r3, #85	; 0x55
 8003c20:	d12b      	bne.n	8003c7a <cmd_modify+0x22a>
      *modify_p += 100;
 8003c22:	682b      	ldr	r3, [r5, #0]
 8003c24:	3364      	adds	r3, #100	; 0x64
 8003c26:	602b      	str	r3, [r5, #0]
 8003c28:	e79f      	b.n	8003b6a <cmd_modify+0x11a>
    if (c == 'd') {
 8003c2a:	2b64      	cmp	r3, #100	; 0x64
 8003c2c:	d115      	bne.n	8003c5a <cmd_modify+0x20a>
      *modify_p -= 10;
 8003c2e:	682b      	ldr	r3, [r5, #0]
 8003c30:	3b0a      	subs	r3, #10
 8003c32:	602b      	str	r3, [r5, #0]
 8003c34:	e75c      	b.n	8003af0 <cmd_modify+0xa0>
    if (c == 'd') {
 8003c36:	2b64      	cmp	r3, #100	; 0x64
 8003c38:	d119      	bne.n	8003c6e <cmd_modify+0x21e>
      *modify_p -= 10;
 8003c3a:	882b      	ldrh	r3, [r5, #0]
 8003c3c:	3b0a      	subs	r3, #10
 8003c3e:	802b      	strh	r3, [r5, #0]
 8003c40:	e7d1      	b.n	8003be6 <cmd_modify+0x196>
      (*modify_p)++;
 8003c42:	682b      	ldr	r3, [r5, #0]
 8003c44:	3301      	adds	r3, #1
 8003c46:	602b      	str	r3, [r5, #0]
 8003c48:	e752      	b.n	8003af0 <cmd_modify+0xa0>
      (*modify_p)++;
 8003c4a:	882b      	ldrh	r3, [r5, #0]
 8003c4c:	3301      	adds	r3, #1
 8003c4e:	802b      	strh	r3, [r5, #0]
 8003c50:	e7c9      	b.n	8003be6 <cmd_modify+0x196>
      (*modify_p)--;
 8003c52:	882b      	ldrh	r3, [r5, #0]
 8003c54:	3b01      	subs	r3, #1
 8003c56:	802b      	strh	r3, [r5, #0]
 8003c58:	e7c5      	b.n	8003be6 <cmd_modify+0x196>
    if (c == 'U') {
 8003c5a:	2b55      	cmp	r3, #85	; 0x55
 8003c5c:	d113      	bne.n	8003c86 <cmd_modify+0x236>
      *modify_p += 100;
 8003c5e:	682b      	ldr	r3, [r5, #0]
 8003c60:	3364      	adds	r3, #100	; 0x64
 8003c62:	602b      	str	r3, [r5, #0]
 8003c64:	e744      	b.n	8003af0 <cmd_modify+0xa0>
      (*modify_p)--;
 8003c66:	682b      	ldr	r3, [r5, #0]
 8003c68:	3b01      	subs	r3, #1
 8003c6a:	602b      	str	r3, [r5, #0]
 8003c6c:	e740      	b.n	8003af0 <cmd_modify+0xa0>
    if (c == 'U') {
 8003c6e:	2b55      	cmp	r3, #85	; 0x55
 8003c70:	d10f      	bne.n	8003c92 <cmd_modify+0x242>
      *modify_p += 100;
 8003c72:	882b      	ldrh	r3, [r5, #0]
 8003c74:	3364      	adds	r3, #100	; 0x64
 8003c76:	802b      	strh	r3, [r5, #0]
 8003c78:	e7b5      	b.n	8003be6 <cmd_modify+0x196>
    if (c == 'D') {
 8003c7a:	2b44      	cmp	r3, #68	; 0x44
 8003c7c:	d10f      	bne.n	8003c9e <cmd_modify+0x24e>
      *modify_p -= 100;
 8003c7e:	682b      	ldr	r3, [r5, #0]
 8003c80:	3b64      	subs	r3, #100	; 0x64
 8003c82:	602b      	str	r3, [r5, #0]
 8003c84:	e771      	b.n	8003b6a <cmd_modify+0x11a>
    if (c == 'D') {
 8003c86:	2b44      	cmp	r3, #68	; 0x44
 8003c88:	d111      	bne.n	8003cae <cmd_modify+0x25e>
      *modify_p -= 100;
 8003c8a:	682b      	ldr	r3, [r5, #0]
 8003c8c:	3b64      	subs	r3, #100	; 0x64
 8003c8e:	602b      	str	r3, [r5, #0]
 8003c90:	e72e      	b.n	8003af0 <cmd_modify+0xa0>
    if (c == 'D') {
 8003c92:	2b44      	cmp	r3, #68	; 0x44
 8003c94:	d113      	bne.n	8003cbe <cmd_modify+0x26e>
      *modify_p -= 100;
 8003c96:	882b      	ldrh	r3, [r5, #0]
 8003c98:	3b64      	subs	r3, #100	; 0x64
 8003c9a:	802b      	strh	r3, [r5, #0]
 8003c9c:	e7a3      	b.n	8003be6 <cmd_modify+0x196>
    if (c == '*') {
 8003c9e:	2b2a      	cmp	r3, #42	; 0x2a
 8003ca0:	d115      	bne.n	8003cce <cmd_modify+0x27e>
      *modify_p *= 10;
 8003ca2:	682b      	ldr	r3, [r5, #0]
 8003ca4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003ca8:	005b      	lsls	r3, r3, #1
 8003caa:	602b      	str	r3, [r5, #0]
 8003cac:	e75d      	b.n	8003b6a <cmd_modify+0x11a>
    if (c == '*') {
 8003cae:	2b2a      	cmp	r3, #42	; 0x2a
 8003cb0:	d115      	bne.n	8003cde <cmd_modify+0x28e>
      *modify_p *= 10;
 8003cb2:	682b      	ldr	r3, [r5, #0]
 8003cb4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003cb8:	005b      	lsls	r3, r3, #1
 8003cba:	602b      	str	r3, [r5, #0]
 8003cbc:	e718      	b.n	8003af0 <cmd_modify+0xa0>
    if (c == '*') {
 8003cbe:	2b2a      	cmp	r3, #42	; 0x2a
 8003cc0:	d117      	bne.n	8003cf2 <cmd_modify+0x2a2>
      *modify_p *= 10;
 8003cc2:	882b      	ldrh	r3, [r5, #0]
 8003cc4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003cc8:	005b      	lsls	r3, r3, #1
 8003cca:	802b      	strh	r3, [r5, #0]
 8003ccc:	e78b      	b.n	8003be6 <cmd_modify+0x196>
    if (c == '/') {
 8003cce:	2b2f      	cmp	r3, #47	; 0x2f
 8003cd0:	d15e      	bne.n	8003d90 <cmd_modify+0x340>
      *modify_p /= 10;
 8003cd2:	682a      	ldr	r2, [r5, #0]
 8003cd4:	fba8 3202 	umull	r3, r2, r8, r2
 8003cd8:	08d2      	lsrs	r2, r2, #3
 8003cda:	602a      	str	r2, [r5, #0]
 8003cdc:	e746      	b.n	8003b6c <cmd_modify+0x11c>
    if (c == '/') {
 8003cde:	2b2f      	cmp	r3, #47	; 0x2f
 8003ce0:	d15c      	bne.n	8003d9c <cmd_modify+0x34c>
      *modify_p /= 10;
 8003ce2:	682a      	ldr	r2, [r5, #0]
 8003ce4:	fb88 1302 	smull	r1, r3, r8, r2
 8003ce8:	17d2      	asrs	r2, r2, #31
 8003cea:	ebc2 02a3 	rsb	r2, r2, r3, asr #2
 8003cee:	602a      	str	r2, [r5, #0]
 8003cf0:	e6ff      	b.n	8003af2 <cmd_modify+0xa2>
    if (c == '/') {
 8003cf2:	2b2f      	cmp	r3, #47	; 0x2f
 8003cf4:	d13f      	bne.n	8003d76 <cmd_modify+0x326>
      *modify_p /= 10;
 8003cf6:	f9b5 3000 	ldrsh.w	r3, [r5]
 8003cfa:	fb88 2103 	smull	r2, r1, r8, r3
 8003cfe:	17da      	asrs	r2, r3, #31
 8003d00:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
 8003d04:	b212      	sxth	r2, r2
 8003d06:	802a      	strh	r2, [r5, #0]
 8003d08:	e76f      	b.n	8003bea <cmd_modify+0x19a>
      chThdSleepMilliseconds(250);
 8003d0a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003d0e:	f7fe fa67 	bl	80021e0 <chThdSleep>
 8003d12:	e71f      	b.n	8003b54 <cmd_modify+0x104>
      chThdSleepMilliseconds(250);
 8003d14:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003d18:	f7fe fa62 	bl	80021e0 <chThdSleep>
 8003d1c:	e758      	b.n	8003bd0 <cmd_modify+0x180>
 8003d1e:	bf00      	nop
 8003d20:	08006b44 	.word	0x08006b44
 8003d24:	08006bf8 	.word	0x08006bf8
 8003d28:	0800685c 	.word	0x0800685c
 8003d2c:	08006b70 	.word	0x08006b70
 8003d30:	08006b9c 	.word	0x08006b9c
 8003d34:	200008a0 	.word	0x200008a0
 8003d38:	08006918 	.word	0x08006918
 8003d3c:	08006948 	.word	0x08006948
 8003d40:	08006bc8 	.word	0x08006bc8
 8003d44:	08006c68 	.word	0x08006c68
 8003d48:	08006be0 	.word	0x08006be0
 8003d4c:	200008fc 	.word	0x200008fc
 8003d50:	08006960 	.word	0x08006960
 8003d54:	08006980 	.word	0x08006980
 8003d58:	08006b58 	.word	0x08006b58
 8003d5c:	20000900 	.word	0x20000900
 8003d60:	200008c4 	.word	0x200008c4
 8003d64:	66666667 	.word	0x66666667
 8003d68:	cccccccd 	.word	0xcccccccd
      chThdSleepMilliseconds(250);
 8003d6c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003d70:	f7fe fa36 	bl	80021e0 <chThdSleep>
 8003d74:	e6ae      	b.n	8003ad4 <cmd_modify+0x84>
    if (c == 'x') {
 8003d76:	2b78      	cmp	r3, #120	; 0x78
 8003d78:	d106      	bne.n	8003d88 <cmd_modify+0x338>
      chprintf(chp, "EXIT\r\n");
 8003d7a:	4620      	mov	r0, r4
 8003d7c:	490d      	ldr	r1, [pc, #52]	; (8003db4 <cmd_modify+0x364>)
 8003d7e:	f7fe fcb7 	bl	80026f0 <chprintf>
}
 8003d82:	b002      	add	sp, #8
 8003d84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (c < 0x20)
 8003d88:	2b1f      	cmp	r3, #31
 8003d8a:	f67f af18 	bls.w	8003bbe <cmd_modify+0x16e>
 8003d8e:	e72a      	b.n	8003be6 <cmd_modify+0x196>
    if (c == 'x') {
 8003d90:	2b78      	cmp	r3, #120	; 0x78
 8003d92:	d0f2      	beq.n	8003d7a <cmd_modify+0x32a>
    if (c < 0x20)
 8003d94:	2b1f      	cmp	r3, #31
 8003d96:	f67f aed4 	bls.w	8003b42 <cmd_modify+0xf2>
 8003d9a:	e6e6      	b.n	8003b6a <cmd_modify+0x11a>
    if (c == 'x') {
 8003d9c:	2b78      	cmp	r3, #120	; 0x78
 8003d9e:	d0ec      	beq.n	8003d7a <cmd_modify+0x32a>
    if (c < 0x20)
 8003da0:	2b1f      	cmp	r3, #31
 8003da2:	f67f ae8e 	bls.w	8003ac2 <cmd_modify+0x72>
 8003da6:	e6a3      	b.n	8003af0 <cmd_modify+0xa0>
    chprintf(chp, "something went wrong\r\n");
 8003da8:	4620      	mov	r0, r4
 8003daa:	4903      	ldr	r1, [pc, #12]	; (8003db8 <cmd_modify+0x368>)
 8003dac:	f7fe fca0 	bl	80026f0 <chprintf>
    break;
 8003db0:	e656      	b.n	8003a60 <cmd_modify+0x10>
 8003db2:	bf00      	nop
 8003db4:	08006978 	.word	0x08006978
 8003db8:	08006c10 	.word	0x08006c10
 8003dbc:	00000000 	.word	0x00000000

08003dc0 <configParameterRead>:
void configParameterRead(void) {
 8003dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
	fileStreamSetPosition(eeFS, EEPROM_SETTINGS_START);
 8003dc2:	4c29      	ldr	r4, [pc, #164]	; (8003e68 <configParameterRead+0xa8>)
void configParameterRead(void) {
 8003dc4:	b0a7      	sub	sp, #156	; 0x9c
	fileStreamSetPosition(eeFS, EEPROM_SETTINGS_START);
 8003dc6:	6820      	ldr	r0, [r4, #0]
 8003dc8:	2180      	movs	r1, #128	; 0x80
 8003dca:	6803      	ldr	r3, [r0, #0]
	  	chprintf((BaseSequentialStream *)&SD2, "pos = %u\r\n", EEPROM_SETTINGS_START+i);
 8003dcc:	4f27      	ldr	r7, [pc, #156]	; (8003e6c <configParameterRead+0xac>)
	fileStreamSetPosition(eeFS, EEPROM_SETTINGS_START);
 8003dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd0:	4798      	blx	r3
	fileStreamRead(eeFS, &(cureadback.configarray[0]), EEPROM_SETTINGS_SIZE);
 8003dd2:	6820      	ldr	r0, [r4, #0]
 8003dd4:	2294      	movs	r2, #148	; 0x94
 8003dd6:	6803      	ldr	r3, [r0, #0]
 8003dd8:	a901      	add	r1, sp, #4
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	4798      	blx	r3
	chprintf((BaseSequentialStream *)&SD2, "EPROM Dump Start");
 8003dde:	4924      	ldr	r1, [pc, #144]	; (8003e70 <configParameterRead+0xb0>)
 8003de0:	4824      	ldr	r0, [pc, #144]	; (8003e74 <configParameterRead+0xb4>)
 8003de2:	f7fe fc85 	bl	80026f0 <chprintf>
 8003de6:	2400      	movs	r4, #0
	  	chprintf((BaseSequentialStream *)&SD2, "pos = %u\r\n", EEPROM_SETTINGS_START+i);
 8003de8:	4d22      	ldr	r5, [pc, #136]	; (8003e74 <configParameterRead+0xb4>)
	  chprintf((BaseSequentialStream *)&SD2, "%02x ", cureadback.configarray[i]);
 8003dea:	4e23      	ldr	r6, [pc, #140]	; (8003e78 <configParameterRead+0xb8>)
 8003dec:	e00a      	b.n	8003e04 <configParameterRead+0x44>
 8003dee:	ab26      	add	r3, sp, #152	; 0x98
 8003df0:	4423      	add	r3, r4
 8003df2:	4631      	mov	r1, r6
 8003df4:	4628      	mov	r0, r5
 8003df6:	f813 2c94 	ldrb.w	r2, [r3, #-148]
 8003dfa:	3401      	adds	r4, #1
 8003dfc:	f7fe fc78 	bl	80026f0 <chprintf>
	for (i=0; i < EEPROM_SETTINGS_SIZE; i++){
 8003e00:	2c94      	cmp	r4, #148	; 0x94
 8003e02:	d008      	beq.n	8003e16 <configParameterRead+0x56>
	  if (i%16 == 0){
 8003e04:	0723      	lsls	r3, r4, #28
 8003e06:	d1f2      	bne.n	8003dee <configParameterRead+0x2e>
	  	chprintf((BaseSequentialStream *)&SD2, "pos = %u\r\n", EEPROM_SETTINGS_START+i);
 8003e08:	4639      	mov	r1, r7
 8003e0a:	4628      	mov	r0, r5
 8003e0c:	f104 0280 	add.w	r2, r4, #128	; 0x80
 8003e10:	f7fe fc6e 	bl	80026f0 <chprintf>
 8003e14:	e7eb      	b.n	8003dee <configParameterRead+0x2e>
	chprintf((BaseSequentialStream *)&SD2, "Check Version. RAM: %d, EEPROM: %d\r\n", cudata.configstruct.ver, cureadback.configstruct.ver);
 8003e16:	4d19      	ldr	r5, [pc, #100]	; (8003e7c <configParameterRead+0xbc>)
	cli_println("");
 8003e18:	4919      	ldr	r1, [pc, #100]	; (8003e80 <configParameterRead+0xc0>)
 8003e1a:	4816      	ldr	r0, [pc, #88]	; (8003e74 <configParameterRead+0xb4>)
 8003e1c:	f7fe fc68 	bl	80026f0 <chprintf>
	chprintf((BaseSequentialStream *)&SD2, "Check Version. RAM: %d, EEPROM: %d\r\n", cudata.configstruct.ver, cureadback.configstruct.ver);
 8003e20:	f8bd 3094 	ldrh.w	r3, [sp, #148]	; 0x94
 8003e24:	f8b5 2090 	ldrh.w	r2, [r5, #144]	; 0x90
 8003e28:	4916      	ldr	r1, [pc, #88]	; (8003e84 <configParameterRead+0xc4>)
 8003e2a:	4812      	ldr	r0, [pc, #72]	; (8003e74 <configParameterRead+0xb4>)
 8003e2c:	f7fe fc60 	bl	80026f0 <chprintf>
	chprintf((BaseSequentialStream *)&SD2, "Checksum: %x\r\n", cureadback.configstruct.chksm);
 8003e30:	f8bd 2096 	ldrh.w	r2, [sp, #150]	; 0x96
 8003e34:	4914      	ldr	r1, [pc, #80]	; (8003e88 <configParameterRead+0xc8>)
 8003e36:	480f      	ldr	r0, [pc, #60]	; (8003e74 <configParameterRead+0xb4>)
 8003e38:	f7fe fc5a 	bl	80026f0 <chprintf>
	if ((cureadback.configstruct.chksm == CHECKSUM) && (cureadback.configstruct.ver == CONFIG_VERSION)){
 8003e3c:	4b13      	ldr	r3, [pc, #76]	; (8003e8c <configParameterRead+0xcc>)
 8003e3e:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d10a      	bne.n	8003e5a <configParameterRead+0x9a>
		chprintf((BaseSequentialStream *)&SD2, "Checksum and Version match.\r\n");
 8003e44:	4912      	ldr	r1, [pc, #72]	; (8003e90 <configParameterRead+0xd0>)
 8003e46:	480b      	ldr	r0, [pc, #44]	; (8003e74 <configParameterRead+0xb4>)
 8003e48:	f7fe fc52 	bl	80026f0 <chprintf>
		memcpy(&(cudata.configarray[0]), &(cureadback.configarray[0]), EEPROM_SETTINGS_SIZE);
 8003e4c:	4622      	mov	r2, r4
 8003e4e:	4628      	mov	r0, r5
 8003e50:	a901      	add	r1, sp, #4
 8003e52:	f7fc fa0b 	bl	800026c <memcpy>
}
 8003e56:	b027      	add	sp, #156	; 0x9c
 8003e58:	bdf0      	pop	{r4, r5, r6, r7, pc}
		chprintf((BaseSequentialStream *)&SD2, "Checksum or Version mismatch. Save config data first.\r\n");
 8003e5a:	490e      	ldr	r1, [pc, #56]	; (8003e94 <configParameterRead+0xd4>)
 8003e5c:	4805      	ldr	r0, [pc, #20]	; (8003e74 <configParameterRead+0xb4>)
 8003e5e:	f7fe fc47 	bl	80026f0 <chprintf>
}
 8003e62:	b027      	add	sp, #156	; 0x9c
 8003e64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e66:	bf00      	nop
 8003e68:	20001030 	.word	0x20001030
 8003e6c:	08006c3c 	.word	0x08006c3c
 8003e70:	08006c28 	.word	0x08006c28
 8003e74:	20000db4 	.word	0x20000db4
 8003e78:	0800644c 	.word	0x0800644c
 8003e7c:	20000800 	.word	0x20000800
 8003e80:	080067b4 	.word	0x080067b4
 8003e84:	08006c48 	.word	0x08006c48
 8003e88:	08006c70 	.word	0x08006c70
 8003e8c:	aa550078 	.word	0xaa550078
 8003e90:	08006c80 	.word	0x08006c80
 8003e94:	08006ca0 	.word	0x08006ca0
	...

08003ea0 <cmd_confrd>:
void cmd_confrd(BaseSequentialStream *chp, int argc, char *argv[]) {
 8003ea0:	b510      	push	{r4, lr}
 8003ea2:	4604      	mov	r4, r0
  chprintf(chp, "Reads EEPROM and initializes config data\r\n");
 8003ea4:	4905      	ldr	r1, [pc, #20]	; (8003ebc <cmd_confrd+0x1c>)
 8003ea6:	f7fe fc23 	bl	80026f0 <chprintf>
  chprintf(chp, "Usage: confrd\r\n");
 8003eaa:	4620      	mov	r0, r4
 8003eac:	4904      	ldr	r1, [pc, #16]	; (8003ec0 <cmd_confrd+0x20>)
 8003eae:	f7fe fc1f 	bl	80026f0 <chprintf>
}
 8003eb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  configParameterRead();
 8003eb6:	f7ff bf83 	b.w	8003dc0 <configParameterRead>
 8003eba:	bf00      	nop
 8003ebc:	08006cd8 	.word	0x08006cd8
 8003ec0:	08006d04 	.word	0x08006d04
	...

08003ed0 <cmd_echo>:

#if (SHELL_CMD_ECHO_ENABLED == TRUE) || defined(__DOXYGEN__)
static void cmd_echo(BaseSequentialStream *chp, int argc, char *argv[]) {

  (void)argv;
  if (argc != 1) {
 8003ed0:	2901      	cmp	r1, #1
 8003ed2:	d003      	beq.n	8003edc <cmd_echo+0xc>
    shellUsage(chp, "echo \"message\"");
 8003ed4:	4a03      	ldr	r2, [pc, #12]	; (8003ee4 <cmd_echo+0x14>)
 8003ed6:	4904      	ldr	r1, [pc, #16]	; (8003ee8 <cmd_echo+0x18>)
 8003ed8:	f7fe bc0a 	b.w	80026f0 <chprintf>
    return;
  }
  chprintf(chp, "%s" SHELL_NEWLINE_STR, argv[0]);
 8003edc:	6812      	ldr	r2, [r2, #0]
 8003ede:	4903      	ldr	r1, [pc, #12]	; (8003eec <cmd_echo+0x1c>)
 8003ee0:	f7fe bc06 	b.w	80026f0 <chprintf>
 8003ee4:	08006d14 	.word	0x08006d14
 8003ee8:	08006d24 	.word	0x08006d24
 8003eec:	08006d30 	.word	0x08006d30

08003ef0 <cmd_info>:
  if (argc > 0) {
 8003ef0:	2900      	cmp	r1, #0
 8003ef2:	dc2e      	bgt.n	8003f52 <cmd_info+0x62>
static void cmd_info(BaseSequentialStream *chp, int argc, char *argv[]) {
 8003ef4:	b510      	push	{r4, lr}
 8003ef6:	4604      	mov	r4, r0
 8003ef8:	b082      	sub	sp, #8
  chprintf(chp, "Kernel:       %s" SHELL_NEWLINE_STR, CH_KERNEL_VERSION);
 8003efa:	4a18      	ldr	r2, [pc, #96]	; (8003f5c <cmd_info+0x6c>)
 8003efc:	4918      	ldr	r1, [pc, #96]	; (8003f60 <cmd_info+0x70>)
 8003efe:	f7fe fbf7 	bl	80026f0 <chprintf>
  chprintf(chp, "Compiler:     %s" SHELL_NEWLINE_STR, PORT_COMPILER_NAME);
 8003f02:	4620      	mov	r0, r4
 8003f04:	4a17      	ldr	r2, [pc, #92]	; (8003f64 <cmd_info+0x74>)
 8003f06:	4918      	ldr	r1, [pc, #96]	; (8003f68 <cmd_info+0x78>)
 8003f08:	f7fe fbf2 	bl	80026f0 <chprintf>
  chprintf(chp, "Architecture: %s" SHELL_NEWLINE_STR, PORT_ARCHITECTURE_NAME);
 8003f0c:	4620      	mov	r0, r4
 8003f0e:	4a17      	ldr	r2, [pc, #92]	; (8003f6c <cmd_info+0x7c>)
 8003f10:	4917      	ldr	r1, [pc, #92]	; (8003f70 <cmd_info+0x80>)
 8003f12:	f7fe fbed 	bl	80026f0 <chprintf>
  chprintf(chp, "Core Variant: %s" SHELL_NEWLINE_STR, PORT_CORE_VARIANT_NAME);
 8003f16:	4620      	mov	r0, r4
 8003f18:	4a16      	ldr	r2, [pc, #88]	; (8003f74 <cmd_info+0x84>)
 8003f1a:	4917      	ldr	r1, [pc, #92]	; (8003f78 <cmd_info+0x88>)
 8003f1c:	f7fe fbe8 	bl	80026f0 <chprintf>
  chprintf(chp, "Port Info:    %s" SHELL_NEWLINE_STR, PORT_INFO);
 8003f20:	4620      	mov	r0, r4
 8003f22:	4a16      	ldr	r2, [pc, #88]	; (8003f7c <cmd_info+0x8c>)
 8003f24:	4916      	ldr	r1, [pc, #88]	; (8003f80 <cmd_info+0x90>)
 8003f26:	f7fe fbe3 	bl	80026f0 <chprintf>
  chprintf(chp, "Platform:     %s" SHELL_NEWLINE_STR, PLATFORM_NAME);
 8003f2a:	4620      	mov	r0, r4
 8003f2c:	4a15      	ldr	r2, [pc, #84]	; (8003f84 <cmd_info+0x94>)
 8003f2e:	4916      	ldr	r1, [pc, #88]	; (8003f88 <cmd_info+0x98>)
 8003f30:	f7fe fbde 	bl	80026f0 <chprintf>
  chprintf(chp, "Board:        %s" SHELL_NEWLINE_STR, BOARD_NAME);
 8003f34:	4620      	mov	r0, r4
 8003f36:	4a15      	ldr	r2, [pc, #84]	; (8003f8c <cmd_info+0x9c>)
 8003f38:	4915      	ldr	r1, [pc, #84]	; (8003f90 <cmd_info+0xa0>)
 8003f3a:	f7fe fbd9 	bl	80026f0 <chprintf>
  chprintf(chp, "Build time:   %s%s%s" SHELL_NEWLINE_STR, __DATE__, " - ", __TIME__);
 8003f3e:	4b15      	ldr	r3, [pc, #84]	; (8003f94 <cmd_info+0xa4>)
 8003f40:	4620      	mov	r0, r4
 8003f42:	9300      	str	r3, [sp, #0]
 8003f44:	4a14      	ldr	r2, [pc, #80]	; (8003f98 <cmd_info+0xa8>)
 8003f46:	4b15      	ldr	r3, [pc, #84]	; (8003f9c <cmd_info+0xac>)
 8003f48:	4915      	ldr	r1, [pc, #84]	; (8003fa0 <cmd_info+0xb0>)
 8003f4a:	f7fe fbd1 	bl	80026f0 <chprintf>
}
 8003f4e:	b002      	add	sp, #8
 8003f50:	bd10      	pop	{r4, pc}
    shellUsage(chp, "info");
 8003f52:	4a14      	ldr	r2, [pc, #80]	; (8003fa4 <cmd_info+0xb4>)
 8003f54:	4914      	ldr	r1, [pc, #80]	; (8003fa8 <cmd_info+0xb8>)
 8003f56:	f7fe bbcb 	b.w	80026f0 <chprintf>
 8003f5a:	bf00      	nop
 8003f5c:	08006d40 	.word	0x08006d40
 8003f60:	08006d48 	.word	0x08006d48
 8003f64:	08006d5c 	.word	0x08006d5c
 8003f68:	08006d9c 	.word	0x08006d9c
 8003f6c:	08006db0 	.word	0x08006db0
 8003f70:	08006db8 	.word	0x08006db8
 8003f74:	08006dcc 	.word	0x08006dcc
 8003f78:	08006dd8 	.word	0x08006dd8
 8003f7c:	08006dec 	.word	0x08006dec
 8003f80:	08006e04 	.word	0x08006e04
 8003f84:	08006e18 	.word	0x08006e18
 8003f88:	08006e44 	.word	0x08006e44
 8003f8c:	08006e58 	.word	0x08006e58
 8003f90:	08006e68 	.word	0x08006e68
 8003f94:	08006ea4 	.word	0x08006ea4
 8003f98:	08006e80 	.word	0x08006e80
 8003f9c:	08006e7c 	.word	0x08006e7c
 8003fa0:	08006e8c 	.word	0x08006e8c
 8003fa4:	08006d38 	.word	0x08006d38
 8003fa8:	08006d24 	.word	0x08006d24
 8003fac:	00000000 	.word	0x00000000

08003fb0 <shellThread>:
/**
 * @brief   Shell thread function.
 *
 * @param[in] p         pointer to a @p BaseSequentialStream object
 */
THD_FUNCTION(shellThread, p) {
 8003fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if !defined(_CHIBIOS_NIL_)
  chRegSetThreadName(SHELL_THREAD_NAME);
#endif

#if SHELL_USE_HISTORY == TRUE
  *(scfg->sc_histbuf) = 0;
 8003fb4:	2100      	movs	r1, #0
THD_FUNCTION(shellThread, p) {
 8003fb6:	4681      	mov	r9, r0
 8003fb8:	f8df a324 	ldr.w	sl, [pc, #804]	; 80042e0 <shellThread+0x330>
  *(scfg->sc_histbuf) = 0;
 8003fbc:	6883      	ldr	r3, [r0, #8]
 8003fbe:	f8da 2014 	ldr.w	r2, [sl, #20]
 8003fc2:	48bd      	ldr	r0, [pc, #756]	; (80042b8 <shellThread+0x308>)
THD_FUNCTION(shellThread, p) {
 8003fc4:	b0a1      	sub	sp, #132	; 0x84
  const ShellCommand *scp = scfg->sc_commands;
 8003fc6:	e9d9 b400 	ldrd	fp, r4, [r9]
 8003fca:	6190      	str	r0, [r2, #24]
  *(scfg->sc_histbuf) = 0;
 8003fcc:	7019      	strb	r1, [r3, #0]
  ShellHistory *shp = &hist;
#else
  ShellHistory *shp = NULL;
#endif

  chprintf(chp, SHELL_NEWLINE_STR);
 8003fce:	4658      	mov	r0, fp
  ShellHistory hist = {
 8003fd0:	e9d9 2302 	ldrd	r2, r3, [r9, #8]
 8003fd4:	e9cd 1108 	strd	r1, r1, [sp, #32]
 8003fd8:	910a      	str	r1, [sp, #40]	; 0x28
  chprintf(chp, SHELL_NEWLINE_STR);
 8003fda:	49b8      	ldr	r1, [pc, #736]	; (80042bc <shellThread+0x30c>)
  ShellHistory hist = {
 8003fdc:	e9cd 2306 	strd	r2, r3, [sp, #24]
  const ShellCommand *scp = scfg->sc_commands;
 8003fe0:	9403      	str	r4, [sp, #12]
  chprintf(chp, SHELL_NEWLINE_STR);
 8003fe2:	f7fe fb85 	bl	80026f0 <chprintf>
  chprintf(chp, "ChibiOS/RT Shell" SHELL_NEWLINE_STR);
 8003fe6:	4658      	mov	r0, fp
 8003fe8:	49b5      	ldr	r1, [pc, #724]	; (80042c0 <shellThread+0x310>)
 8003fea:	f7fe fb81 	bl	80026f0 <chprintf>
  return (bool)((chThdGetSelfX()->flags & CH_FLAG_TERMINATE) != (tmode_t)0);
 8003fee:	f8da 3014 	ldr.w	r3, [sl, #20]
#if !defined(_CHIBIOS_NIL_)
  while (!chThdShouldTerminateX()) {
 8003ff2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003ff6:	f013 0304 	ands.w	r3, r3, #4
 8003ffa:	f040 8093 	bne.w	8004124 <shellThread+0x174>
bool shellGetLine(ShellConfig *scfg, char *line, unsigned size, ShellHistory *shp) {
  char *p = line;
  BaseSequentialStream *chp = scfg->sc_channel;
#if SHELL_USE_ESC_SEQ == TRUE
  bool escape = false;
  bool bracket = false;
 8003ffe:	9302      	str	r3, [sp, #8]
 8004000:	f10d 0840 	add.w	r8, sp, #64	; 0x40
 8004004:	f8cd 9000 	str.w	r9, [sp]
 8004008:	2500      	movs	r5, #0
  char *p = line;
 800400a:	4647      	mov	r7, r8
  bool escape = false;
 800400c:	462e      	mov	r6, r5
    chprintf(chp, SHELL_PROMPT_STR);
 800400e:	4658      	mov	r0, fp
 8004010:	49ac      	ldr	r1, [pc, #688]	; (80042c4 <shellThread+0x314>)
 8004012:	f7fe fb6d 	bl	80026f0 <chprintf>
  BaseSequentialStream *chp = scfg->sc_channel;
 8004016:	9b00      	ldr	r3, [sp, #0]
      int len = get_history(shp, line, SHELL_HIST_DIR_BK);

      if (len > 0) {
        _shell_reset_cur(chp);
        _shell_clr_line(chp);
        chprintf(chp, "%s", line);
 8004018:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 80042e4 <shellThread+0x334>
  BaseSequentialStream *chp = scfg->sc_channel;
 800401c:	681c      	ldr	r4, [r3, #0]
    if (streamRead(chp, (uint8_t *)&c, 1) == 0)
 800401e:	6823      	ldr	r3, [r4, #0]
 8004020:	2201      	movs	r2, #1
 8004022:	4620      	mov	r0, r4
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	f10d 0113 	add.w	r1, sp, #19
 800402a:	4798      	blx	r3
 800402c:	2800      	cmp	r0, #0
 800402e:	d043      	beq.n	80040b8 <shellThread+0x108>
    if (c == 27) {
 8004030:	f89d 1013 	ldrb.w	r1, [sp, #19]
 8004034:	291b      	cmp	r1, #27
 8004036:	d028      	beq.n	800408a <shellThread+0xda>
    if (escape) {
 8004038:	b15e      	cbz	r6, 8004052 <shellThread+0xa2>
      if (c == '[') {
 800403a:	295b      	cmp	r1, #91	; 0x5b
 800403c:	d03a      	beq.n	80040b4 <shellThread+0x104>
      if (bracket) {
 800403e:	b135      	cbz	r5, 800404e <shellThread+0x9e>
        if (c == 'A') {
 8004040:	2941      	cmp	r1, #65	; 0x41
 8004042:	f000 80c4 	beq.w	80041ce <shellThread+0x21e>
        if (c == 'B') {
 8004046:	2942      	cmp	r1, #66	; 0x42
 8004048:	f000 8087 	beq.w	800415a <shellThread+0x1aa>
        bracket = false;
 800404c:	2500      	movs	r5, #0
      escape = false;
 800404e:	462e      	mov	r6, r5
 8004050:	e7e5      	b.n	800401e <shellThread+0x6e>
    if ((c == 8) || (c == 127)) {
 8004052:	2908      	cmp	r1, #8
 8004054:	d01b      	beq.n	800408e <shellThread+0xde>
 8004056:	297f      	cmp	r1, #127	; 0x7f
 8004058:	d019      	beq.n	800408e <shellThread+0xde>
    if (c == '\r') {
 800405a:	290d      	cmp	r1, #13
 800405c:	f000 80d0 	beq.w	8004200 <shellThread+0x250>
    if (c == 14) {
 8004060:	290e      	cmp	r1, #14
 8004062:	f000 8097 	beq.w	8004194 <shellThread+0x1e4>
    if (c == 16) {
 8004066:	2910      	cmp	r1, #16
 8004068:	f000 80ba 	beq.w	80041e0 <shellThread+0x230>
        p = line + len;
      }
      continue;
    }
#endif
    if (c < 0x20)
 800406c:	291f      	cmp	r1, #31
 800406e:	d9d6      	bls.n	800401e <shellThread+0x6e>
      continue;
    if (p < line + size - 1) {
 8004070:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
 8004074:	429f      	cmp	r7, r3
 8004076:	d2d2      	bcs.n	800401e <shellThread+0x6e>
      streamPut(chp, c);
 8004078:	6823      	ldr	r3, [r4, #0]
 800407a:	4620      	mov	r0, r4
 800407c:	68db      	ldr	r3, [r3, #12]
 800407e:	4798      	blx	r3
      *p++ = (char)c;
 8004080:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8004084:	f807 3b01 	strb.w	r3, [r7], #1
 8004088:	e7c9      	b.n	800401e <shellThread+0x6e>
      escape = true;
 800408a:	2601      	movs	r6, #1
 800408c:	e7c7      	b.n	800401e <shellThread+0x6e>
      if (p != line) {
 800408e:	4547      	cmp	r7, r8
 8004090:	d0c5      	beq.n	800401e <shellThread+0x6e>
        streamPut(chp, 0x08);
 8004092:	6823      	ldr	r3, [r4, #0]
 8004094:	2108      	movs	r1, #8
 8004096:	4620      	mov	r0, r4
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	4798      	blx	r3
        streamPut(chp, 0x20);
 800409c:	6823      	ldr	r3, [r4, #0]
 800409e:	2120      	movs	r1, #32
 80040a0:	4620      	mov	r0, r4
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	4798      	blx	r3
        streamPut(chp, 0x08);
 80040a6:	6823      	ldr	r3, [r4, #0]
 80040a8:	2108      	movs	r1, #8
 80040aa:	4620      	mov	r0, r4
 80040ac:	68db      	ldr	r3, [r3, #12]
        p--;
 80040ae:	3f01      	subs	r7, #1
        streamPut(chp, 0x08);
 80040b0:	4798      	blx	r3
 80040b2:	e7b4      	b.n	800401e <shellThread+0x6e>
        bracket = true;
 80040b4:	4635      	mov	r5, r6
 80040b6:	e7b2      	b.n	800401e <shellThread+0x6e>
  chThdSleep(delay);
 80040b8:	20c8      	movs	r0, #200	; 0xc8
 80040ba:	f7fe f891 	bl	80021e0 <chThdSleep>
    lp = parse_arguments(line, &tokp);
 80040be:	a905      	add	r1, sp, #20
 80040c0:	4640      	mov	r0, r8
 80040c2:	f7fe fae5 	bl	8002690 <parse_arguments>
    while ((lp = parse_arguments(NULL, &tokp)) != NULL) {
 80040c6:	a905      	add	r1, sp, #20
    lp = parse_arguments(line, &tokp);
 80040c8:	4605      	mov	r5, r0
    while ((lp = parse_arguments(NULL, &tokp)) != NULL) {
 80040ca:	2000      	movs	r0, #0
    n = 0;
 80040cc:	2600      	movs	r6, #0
    while ((lp = parse_arguments(NULL, &tokp)) != NULL) {
 80040ce:	ac0b      	add	r4, sp, #44	; 0x2c
 80040d0:	f7fe fade 	bl	8002690 <parse_arguments>
 80040d4:	b150      	cbz	r0, 80040ec <shellThread+0x13c>
      if (n >= SHELL_MAX_ARGUMENTS) {
 80040d6:	2e04      	cmp	r6, #4
 80040d8:	d031      	beq.n	800413e <shellThread+0x18e>
      args[n++] = lp;
 80040da:	f844 0b04 	str.w	r0, [r4], #4
    while ((lp = parse_arguments(NULL, &tokp)) != NULL) {
 80040de:	a905      	add	r1, sp, #20
 80040e0:	2000      	movs	r0, #0
      args[n++] = lp;
 80040e2:	3601      	adds	r6, #1
    while ((lp = parse_arguments(NULL, &tokp)) != NULL) {
 80040e4:	f7fe fad4 	bl	8002690 <parse_arguments>
 80040e8:	2800      	cmp	r0, #0
 80040ea:	d1f4      	bne.n	80040d6 <shellThread+0x126>
    args[n] = NULL;
 80040ec:	ab20      	add	r3, sp, #128	; 0x80
 80040ee:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 80040f2:	f843 0c54 	str.w	r0, [r3, #-84]
    if (cmd != NULL) {
 80040f6:	b175      	cbz	r5, 8004116 <shellThread+0x166>
      if (strcmp(cmd, "help") == 0) {
 80040f8:	4628      	mov	r0, r5
 80040fa:	4973      	ldr	r1, [pc, #460]	; (80042c8 <shellThread+0x318>)
 80040fc:	f7fc f92c 	bl	8000358 <strcmp>
 8004100:	2800      	cmp	r0, #0
 8004102:	f040 8113 	bne.w	800432c <shellThread+0x37c>
        if (n > 0) {
 8004106:	2e00      	cmp	r6, #0
 8004108:	f000 80f3 	beq.w	80042f2 <shellThread+0x342>
          shellUsage(chp, "help");
 800410c:	4658      	mov	r0, fp
 800410e:	4a6e      	ldr	r2, [pc, #440]	; (80042c8 <shellThread+0x318>)
 8004110:	496e      	ldr	r1, [pc, #440]	; (80042cc <shellThread+0x31c>)
 8004112:	f7fe faed 	bl	80026f0 <chprintf>
 8004116:	f8da 3014 	ldr.w	r3, [sl, #20]
  while (!chThdShouldTerminateX()) {
 800411a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800411e:	075b      	lsls	r3, r3, #29
 8004120:	f57f af72 	bpl.w	8004008 <shellThread+0x58>
 8004124:	2320      	movs	r3, #32
 8004126:	f383 8811 	msr	BASEPRI, r3
 *
 * @iclass
 */
static inline void chEvtBroadcastI(event_source_t *esp) {

  chEvtBroadcastFlagsI(esp, (eventflags_t)0);
 800412a:	2100      	movs	r1, #0
 800412c:	4868      	ldr	r0, [pc, #416]	; (80042d0 <shellThread+0x320>)
 800412e:	f7fd fccf 	bl	8001ad0 <chEvtBroadcastFlagsI>
  chThdExitS(msg);
 8004132:	2000      	movs	r0, #0
 8004134:	f7fd feec 	bl	8001f10 <chThdExitS>
}
 8004138:	b021      	add	sp, #132	; 0x84
 800413a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        chprintf(chp, "too many arguments" SHELL_NEWLINE_STR);
 800413e:	4658      	mov	r0, fp
 8004140:	4964      	ldr	r1, [pc, #400]	; (80042d4 <shellThread+0x324>)
 8004142:	f7fe fad5 	bl	80026f0 <chprintf>
    args[n] = NULL;
 8004146:	2300      	movs	r3, #0
 8004148:	930f      	str	r3, [sp, #60]	; 0x3c
 800414a:	f8da 3014 	ldr.w	r3, [sl, #20]
  while (!chThdShouldTerminateX()) {
 800414e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004152:	075b      	lsls	r3, r3, #29
 8004154:	f57f af58 	bpl.w	8004008 <shellThread+0x58>
 8004158:	e7e4      	b.n	8004124 <shellThread+0x174>
          int len = get_history(shp, line, SHELL_HIST_DIR_FW);
 800415a:	2201      	movs	r2, #1
 800415c:	4641      	mov	r1, r8
 800415e:	a806      	add	r0, sp, #24
 8004160:	f7fe f91e 	bl	80023a0 <get_history>
          if (len == 0)
 8004164:	1e06      	subs	r6, r0, #0
 8004166:	d145      	bne.n	80041f4 <shellThread+0x244>
            *line = 0;
 8004168:	f88d 6040 	strb.w	r6, [sp, #64]	; 0x40
        bracket = false;
 800416c:	2500      	movs	r5, #0
            _shell_reset_cur(chp);
 800416e:	230e      	movs	r3, #14
 8004170:	2250      	movs	r2, #80	; 0x50
 8004172:	4959      	ldr	r1, [pc, #356]	; (80042d8 <shellThread+0x328>)
 8004174:	4620      	mov	r0, r4
 8004176:	f7fe fabb 	bl	80026f0 <chprintf>
            _shell_clr_line(chp);
 800417a:	4958      	ldr	r1, [pc, #352]	; (80042dc <shellThread+0x32c>)
 800417c:	4620      	mov	r0, r4
 800417e:	f7fe fab7 	bl	80026f0 <chprintf>
            chprintf(chp, "%s", line);
 8004182:	4642      	mov	r2, r8
 8004184:	4649      	mov	r1, r9
 8004186:	4620      	mov	r0, r4
            p = line + len;
 8004188:	eb08 0706 	add.w	r7, r8, r6
            chprintf(chp, "%s", line);
 800418c:	f7fe fab0 	bl	80026f0 <chprintf>
      escape = false;
 8004190:	462e      	mov	r6, r5
 8004192:	e744      	b.n	800401e <shellThread+0x6e>
      int len = get_history(shp, line, SHELL_HIST_DIR_FW);
 8004194:	2201      	movs	r2, #1
 8004196:	4641      	mov	r1, r8
 8004198:	a806      	add	r0, sp, #24
 800419a:	f7fe f901 	bl	80023a0 <get_history>
      if (len == 0)
 800419e:	1e03      	subs	r3, r0, #0
 80041a0:	9301      	str	r3, [sp, #4]
 80041a2:	d12a      	bne.n	80041fa <shellThread+0x24a>
        *line = 0;
 80041a4:	f88d 6040 	strb.w	r6, [sp, #64]	; 0x40
        _shell_reset_cur(chp);
 80041a8:	230e      	movs	r3, #14
 80041aa:	2250      	movs	r2, #80	; 0x50
 80041ac:	4620      	mov	r0, r4
 80041ae:	494a      	ldr	r1, [pc, #296]	; (80042d8 <shellThread+0x328>)
 80041b0:	f7fe fa9e 	bl	80026f0 <chprintf>
        _shell_clr_line(chp);
 80041b4:	4620      	mov	r0, r4
 80041b6:	4949      	ldr	r1, [pc, #292]	; (80042dc <shellThread+0x32c>)
 80041b8:	f7fe fa9a 	bl	80026f0 <chprintf>
        p = line + len;
 80041bc:	9b01      	ldr	r3, [sp, #4]
        chprintf(chp, "%s", line);
 80041be:	4642      	mov	r2, r8
        p = line + len;
 80041c0:	4443      	add	r3, r8
        chprintf(chp, "%s", line);
 80041c2:	4649      	mov	r1, r9
 80041c4:	4620      	mov	r0, r4
        p = line + len;
 80041c6:	461f      	mov	r7, r3
        chprintf(chp, "%s", line);
 80041c8:	f7fe fa92 	bl	80026f0 <chprintf>
 80041cc:	e727      	b.n	800401e <shellThread+0x6e>
          int len = get_history(shp, line, SHELL_HIST_DIR_BK);
 80041ce:	2200      	movs	r2, #0
 80041d0:	4641      	mov	r1, r8
 80041d2:	a806      	add	r0, sp, #24
 80041d4:	f7fe f8e4 	bl	80023a0 <get_history>
          if (len > 0) {
 80041d8:	1e06      	subs	r6, r0, #0
 80041da:	f77f af37 	ble.w	800404c <shellThread+0x9c>
 80041de:	e7c5      	b.n	800416c <shellThread+0x1bc>
      int len = get_history(shp, line, SHELL_HIST_DIR_BK);
 80041e0:	4632      	mov	r2, r6
 80041e2:	4641      	mov	r1, r8
 80041e4:	a806      	add	r0, sp, #24
 80041e6:	f7fe f8db 	bl	80023a0 <get_history>
      if (len > 0) {
 80041ea:	1e03      	subs	r3, r0, #0
 80041ec:	9301      	str	r3, [sp, #4]
 80041ee:	f77f af16 	ble.w	800401e <shellThread+0x6e>
 80041f2:	e7d9      	b.n	80041a8 <shellThread+0x1f8>
          if (len >= 0) {
 80041f4:	f6ff af2a 	blt.w	800404c <shellThread+0x9c>
 80041f8:	e7b8      	b.n	800416c <shellThread+0x1bc>
      if (len >= 0) {
 80041fa:	f6ff af10 	blt.w	800401e <shellThread+0x6e>
 80041fe:	e7d3      	b.n	80041a8 <shellThread+0x1f8>
      chprintf(chp, SHELL_NEWLINE_STR);
 8004200:	4620      	mov	r0, r4
 8004202:	492e      	ldr	r1, [pc, #184]	; (80042bc <shellThread+0x30c>)
 8004204:	f7fe fa74 	bl	80026f0 <chprintf>
  if (length > shp->sh_size - 2)
 8004208:	9d07      	ldr	r5, [sp, #28]
      save_history(shp, line, p - line);
 800420a:	eba7 0408 	sub.w	r4, r7, r8
  if (length > shp->sh_size - 2)
 800420e:	1e6b      	subs	r3, r5, #1
 8004210:	429c      	cmp	r4, r3
 8004212:	da4d      	bge.n	80042b0 <shellThread+0x300>
  while ((*(line + length -1) == ' ') && (length > 0))
 8004214:	1e63      	subs	r3, r4, #1
 8004216:	f818 1003 	ldrb.w	r1, [r8, r3]
 800421a:	eb08 0203 	add.w	r2, r8, r3
 800421e:	2920      	cmp	r1, #32
 8004220:	d10a      	bne.n	8004238 <shellThread+0x288>
 8004222:	2c00      	cmp	r4, #0
 8004224:	dc03      	bgt.n	800422e <shellThread+0x27e>
 8004226:	e043      	b.n	80042b0 <shellThread+0x300>
 8004228:	2b00      	cmp	r3, #0
 800422a:	d041      	beq.n	80042b0 <shellThread+0x300>
 800422c:	3b01      	subs	r3, #1
 800422e:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
    length--;
 8004232:	461c      	mov	r4, r3
  while ((*(line + length -1) == ' ') && (length > 0))
 8004234:	2920      	cmp	r1, #32
 8004236:	d0f7      	beq.n	8004228 <shellThread+0x278>
  if (length <= 0)
 8004238:	2c00      	cmp	r4, #0
 800423a:	dd39      	ble.n	80042b0 <shellThread+0x300>
  if (shp->sh_end >= shp->sh_beg) {
 800423c:	9909      	ldr	r1, [sp, #36]	; 0x24
  int pos = shp->sh_beg + *(shp->sh_buffer + shp->sh_beg) + 1;
 800423e:	9806      	ldr	r0, [sp, #24]
 8004240:	9b08      	ldr	r3, [sp, #32]
    if (length < (shp->sh_size - (shp->sh_end - shp->sh_beg + 1)))
 8004242:	1aca      	subs	r2, r1, r3
    if (length < (shp->sh_beg - shp->sh_end - 1))
 8004244:	1a5e      	subs	r6, r3, r1
    if (length < (shp->sh_size - (shp->sh_end - shp->sh_beg + 1)))
 8004246:	3201      	adds	r2, #1
  if (shp->sh_end >= shp->sh_beg) {
 8004248:	4299      	cmp	r1, r3
    if (length < (shp->sh_size - (shp->sh_end - shp->sh_beg + 1)))
 800424a:	eba5 0202 	sub.w	r2, r5, r2
    if (length < (shp->sh_beg - shp->sh_end - 1))
 800424e:	f106 36ff 	add.w	r6, r6, #4294967295	; 0xffffffff
  if (shp->sh_end >= shp->sh_beg) {
 8004252:	db09      	blt.n	8004268 <shellThread+0x2b8>
    if (length < (shp->sh_size - (shp->sh_end - shp->sh_beg + 1)))
 8004254:	4294      	cmp	r4, r2
 8004256:	db09      	blt.n	800426c <shellThread+0x2bc>
  int pos = shp->sh_beg + *(shp->sh_buffer + shp->sh_beg) + 1;
 8004258:	5cc2      	ldrb	r2, [r0, r3]
 800425a:	4413      	add	r3, r2
 800425c:	3301      	adds	r3, #1
  if (pos >= shp->sh_size)
 800425e:	429d      	cmp	r5, r3
    pos -= shp->sh_size;
 8004260:	bfd8      	it	le
 8004262:	1b5b      	suble	r3, r3, r5
  shp->sh_beg = pos;
 8004264:	9308      	str	r3, [sp, #32]
 8004266:	e7ec      	b.n	8004242 <shellThread+0x292>
    if (length < (shp->sh_beg - shp->sh_end - 1))
 8004268:	42b4      	cmp	r4, r6
 800426a:	daf5      	bge.n	8004258 <shellThread+0x2a8>
  if (length < shp->sh_size - shp->sh_end - 1)
 800426c:	1a6d      	subs	r5, r5, r1
 800426e:	3d01      	subs	r5, #1
    memcpy(shp->sh_buffer + shp->sh_end + 1, line, length);
 8004270:	3101      	adds	r1, #1
  if (length < shp->sh_size - shp->sh_end - 1)
 8004272:	42ac      	cmp	r4, r5
    memcpy(shp->sh_buffer + shp->sh_end + 1, line, length);
 8004274:	4408      	add	r0, r1
  if (length < shp->sh_size - shp->sh_end - 1)
 8004276:	db37      	blt.n	80042e8 <shellThread+0x338>
    memcpy(shp->sh_buffer + shp->sh_end + 1, line, part_len);
 8004278:	462a      	mov	r2, r5
 800427a:	4641      	mov	r1, r8
 800427c:	f7fb fff6 	bl	800026c <memcpy>
    memcpy(shp->sh_buffer, line + part_len, length - part_len);
 8004280:	9806      	ldr	r0, [sp, #24]
 8004282:	1b62      	subs	r2, r4, r5
 8004284:	eb08 0105 	add.w	r1, r8, r5
 8004288:	f7fb fff0 	bl	800026c <memcpy>
  *(shp->sh_buffer + shp->sh_end) = (char)length;
 800428c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800428e:	9906      	ldr	r1, [sp, #24]
  shp->sh_end += length + 1;
 8004290:	1c63      	adds	r3, r4, #1
  *(shp->sh_buffer + shp->sh_end) = (char)length;
 8004292:	548c      	strb	r4, [r1, r2]
  shp->sh_end += length + 1;
 8004294:	9909      	ldr	r1, [sp, #36]	; 0x24
  if (shp->sh_end >= shp->sh_size)
 8004296:	9a07      	ldr	r2, [sp, #28]
  shp->sh_end += length + 1;
 8004298:	440b      	add	r3, r1
  if (shp->sh_end >= shp->sh_size)
 800429a:	4293      	cmp	r3, r2
  shp->sh_end += length + 1;
 800429c:	9309      	str	r3, [sp, #36]	; 0x24
  *(shp->sh_buffer + shp->sh_end) = 0;
 800429e:	9902      	ldr	r1, [sp, #8]
    shp->sh_end -= shp->sh_size;
 80042a0:	bfa8      	it	ge
 80042a2:	1a9b      	subge	r3, r3, r2
  *(shp->sh_buffer + shp->sh_end) = 0;
 80042a4:	9a06      	ldr	r2, [sp, #24]
    shp->sh_end -= shp->sh_size;
 80042a6:	bfa8      	it	ge
 80042a8:	9309      	strge	r3, [sp, #36]	; 0x24
  *(shp->sh_buffer + shp->sh_end) = 0;
 80042aa:	54d1      	strb	r1, [r2, r3]
  shp->sh_cur = 0;
 80042ac:	2300      	movs	r3, #0
 80042ae:	930a      	str	r3, [sp, #40]	; 0x28
      *p = 0;
 80042b0:	9b02      	ldr	r3, [sp, #8]
 80042b2:	703b      	strb	r3, [r7, #0]
 80042b4:	e703      	b.n	80040be <shellThread+0x10e>
 80042b6:	bf00      	nop
 80042b8:	08006eb0 	.word	0x08006eb0
 80042bc:	080067b4 	.word	0x080067b4
 80042c0:	08006eb8 	.word	0x08006eb8
 80042c4:	08006ecc 	.word	0x08006ecc
 80042c8:	08006f08 	.word	0x08006f08
 80042cc:	08006d24 	.word	0x08006d24
 80042d0:	20001270 	.word	0x20001270
 80042d4:	08006ef0 	.word	0x08006ef0
 80042d8:	08006edc 	.word	0x08006edc
 80042dc:	08006ee8 	.word	0x08006ee8
 80042e0:	20000e30 	.word	0x20000e30
 80042e4:	08006eec 	.word	0x08006eec
    memcpy(shp->sh_buffer + shp->sh_end + 1, line, length);
 80042e8:	4622      	mov	r2, r4
 80042ea:	4641      	mov	r1, r8
 80042ec:	f7fb ffbe 	bl	800026c <memcpy>
 80042f0:	e7cc      	b.n	800428c <shellThread+0x2dc>
        chprintf(chp, "Commands: help ");
 80042f2:	4658      	mov	r0, fp
 80042f4:	4932      	ldr	r1, [pc, #200]	; (80043c0 <shellThread+0x410>)
 80042f6:	f7fe f9fb 	bl	80026f0 <chprintf>
  while (scp->sc_name != NULL) {
 80042fa:	4c32      	ldr	r4, [pc, #200]	; (80043c4 <shellThread+0x414>)
 80042fc:	4a32      	ldr	r2, [pc, #200]	; (80043c8 <shellThread+0x418>)
    chprintf(chp, "%s ", scp->sc_name);
 80042fe:	4d33      	ldr	r5, [pc, #204]	; (80043cc <shellThread+0x41c>)
 8004300:	4629      	mov	r1, r5
 8004302:	4658      	mov	r0, fp
 8004304:	f7fe f9f4 	bl	80026f0 <chprintf>
  while (scp->sc_name != NULL) {
 8004308:	f854 2f08 	ldr.w	r2, [r4, #8]!
 800430c:	2a00      	cmp	r2, #0
 800430e:	d1f7      	bne.n	8004300 <shellThread+0x350>
        if (scp != NULL)
 8004310:	9b03      	ldr	r3, [sp, #12]
 8004312:	bb8b      	cbnz	r3, 8004378 <shellThread+0x3c8>
        chprintf(chp, SHELL_NEWLINE_STR);
 8004314:	4658      	mov	r0, fp
 8004316:	492e      	ldr	r1, [pc, #184]	; (80043d0 <shellThread+0x420>)
 8004318:	f7fe f9ea 	bl	80026f0 <chprintf>
 800431c:	f8da 3014 	ldr.w	r3, [sl, #20]
  while (!chThdShouldTerminateX()) {
 8004320:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004324:	075b      	lsls	r3, r3, #29
 8004326:	f57f ae6f 	bpl.w	8004008 <shellThread+0x58>
 800432a:	e6fb      	b.n	8004124 <shellThread+0x174>
 800432c:	4c25      	ldr	r4, [pc, #148]	; (80043c4 <shellThread+0x414>)
  while (scp->sc_name != NULL) {
 800432e:	4826      	ldr	r0, [pc, #152]	; (80043c8 <shellThread+0x418>)
 8004330:	e002      	b.n	8004338 <shellThread+0x388>
 8004332:	f854 0f08 	ldr.w	r0, [r4, #8]!
 8004336:	b188      	cbz	r0, 800435c <shellThread+0x3ac>
    if (strcmp(scp->sc_name, name) == 0) {
 8004338:	4629      	mov	r1, r5
 800433a:	f7fc f80d 	bl	8000358 <strcmp>
 800433e:	2800      	cmp	r0, #0
 8004340:	d1f7      	bne.n	8004332 <shellThread+0x382>
      scp->sc_function(chp, argc, argv);
 8004342:	6863      	ldr	r3, [r4, #4]
 8004344:	4631      	mov	r1, r6
 8004346:	4658      	mov	r0, fp
 8004348:	aa0b      	add	r2, sp, #44	; 0x2c
 800434a:	4798      	blx	r3
 800434c:	f8da 3014 	ldr.w	r3, [sl, #20]
  while (!chThdShouldTerminateX()) {
 8004350:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004354:	075b      	lsls	r3, r3, #29
 8004356:	f57f ae57 	bpl.w	8004008 <shellThread+0x58>
 800435a:	e6e3      	b.n	8004124 <shellThread+0x174>
      else if (cmdexec(shell_local_commands, chp, cmd, n, args) &&
 800435c:	9c03      	ldr	r4, [sp, #12]
 800435e:	b1ec      	cbz	r4, 800439c <shellThread+0x3ec>
  while (scp->sc_name != NULL) {
 8004360:	6820      	ldr	r0, [r4, #0]
 8004362:	b918      	cbnz	r0, 800436c <shellThread+0x3bc>
 8004364:	e01a      	b.n	800439c <shellThread+0x3ec>
 8004366:	f854 0f08 	ldr.w	r0, [r4, #8]!
 800436a:	b1b8      	cbz	r0, 800439c <shellThread+0x3ec>
    if (strcmp(scp->sc_name, name) == 0) {
 800436c:	4629      	mov	r1, r5
 800436e:	f7fb fff3 	bl	8000358 <strcmp>
 8004372:	2800      	cmp	r0, #0
 8004374:	d1f7      	bne.n	8004366 <shellThread+0x3b6>
 8004376:	e7e4      	b.n	8004342 <shellThread+0x392>
  while (scp->sc_name != NULL) {
 8004378:	9c03      	ldr	r4, [sp, #12]
 800437a:	6822      	ldr	r2, [r4, #0]
 800437c:	2a00      	cmp	r2, #0
 800437e:	d0c9      	beq.n	8004314 <shellThread+0x364>
    chprintf(chp, "%s ", scp->sc_name);
 8004380:	4d12      	ldr	r5, [pc, #72]	; (80043cc <shellThread+0x41c>)
 8004382:	4629      	mov	r1, r5
 8004384:	4658      	mov	r0, fp
 8004386:	f7fe f9b3 	bl	80026f0 <chprintf>
  while (scp->sc_name != NULL) {
 800438a:	f854 2f08 	ldr.w	r2, [r4, #8]!
 800438e:	2a00      	cmp	r2, #0
 8004390:	d1f7      	bne.n	8004382 <shellThread+0x3d2>
        chprintf(chp, SHELL_NEWLINE_STR);
 8004392:	4658      	mov	r0, fp
 8004394:	490e      	ldr	r1, [pc, #56]	; (80043d0 <shellThread+0x420>)
 8004396:	f7fe f9ab 	bl	80026f0 <chprintf>
 800439a:	e7bf      	b.n	800431c <shellThread+0x36c>
        chprintf(chp, "%s", cmd);
 800439c:	462a      	mov	r2, r5
 800439e:	490d      	ldr	r1, [pc, #52]	; (80043d4 <shellThread+0x424>)
 80043a0:	4658      	mov	r0, fp
 80043a2:	f7fe f9a5 	bl	80026f0 <chprintf>
        chprintf(chp, " ?" SHELL_NEWLINE_STR);
 80043a6:	4658      	mov	r0, fp
 80043a8:	490b      	ldr	r1, [pc, #44]	; (80043d8 <shellThread+0x428>)
 80043aa:	f7fe f9a1 	bl	80026f0 <chprintf>
 80043ae:	f8da 3014 	ldr.w	r3, [sl, #20]
  while (!chThdShouldTerminateX()) {
 80043b2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80043b6:	075b      	lsls	r3, r3, #29
 80043b8:	f57f ae26 	bpl.w	8004008 <shellThread+0x58>
 80043bc:	e6b2      	b.n	8004124 <shellThread+0x174>
 80043be:	bf00      	nop
 80043c0:	08006f10 	.word	0x08006f10
 80043c4:	08007390 	.word	0x08007390
 80043c8:	08006d38 	.word	0x08006d38
 80043cc:	08006f20 	.word	0x08006f20
 80043d0:	080067b4 	.word	0x080067b4
 80043d4:	08006eec 	.word	0x08006eec
 80043d8:	08006f24 	.word	0x08006f24
 80043dc:	00000000 	.word	0x00000000

080043e0 <SVC_Handler>:
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80043e0:	f3ef 8309 	mrs	r3, PSP
    psp += sizeof (struct port_extctx);
 80043e4:	3320      	adds	r3, #32
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80043e6:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80043ea:	2300      	movs	r3, #0
 80043ec:	f383 8811 	msr	BASEPRI, r3
}
 80043f0:	4770      	bx	lr
 80043f2:	bf00      	nop
	...

08004400 <chThdExit>:
 8004400:	2320      	movs	r3, #32
 8004402:	f383 8811 	msr	BASEPRI, r3
  chThdExitS(msg);
 8004406:	f7fd bd83 	b.w	8001f10 <chThdExitS>
 800440a:	bf00      	nop
 800440c:	0000      	movs	r0, r0
	...

08004410 <chSchDoReschedule>:
 * @note    Not a user function, it is meant to be invoked by the scheduler
 *          itself.
 *
 * @special
 */
void chSchDoRescheduleAhead(void) {
 8004410:	b430      	push	{r4, r5}
  thread_t *otp = currp;

  /* Picks the first thread from the ready queue and makes it current.*/
  currp = queue_fifo_remove(&ch.rlist.queue);
  currp->state = CH_STATE_CURRENT;
 8004412:	2401      	movs	r4, #1
  tp->state = CH_STATE_READY;
 8004414:	2500      	movs	r5, #0
  thread_t *otp = currp;
 8004416:	4a0c      	ldr	r2, [pc, #48]	; (8004448 <chSchDoReschedule+0x38>)
  thread_t *tp = tqp->next;
 8004418:	6810      	ldr	r0, [r2, #0]
 800441a:	6951      	ldr	r1, [r2, #20]
  tqp->next             = tp->queue.next;
 800441c:	6803      	ldr	r3, [r0, #0]
  tqp->next->queue.prev = (thread_t *)tqp;
 800441e:	605a      	str	r2, [r3, #4]
  currp->state = CH_STATE_CURRENT;
 8004420:	f880 4020 	strb.w	r4, [r0, #32]

  /* Handling idle-leave hook.*/
  if (otp->prio == IDLEPRIO) {
 8004424:	688c      	ldr	r4, [r1, #8]
  tqp->next             = tp->queue.next;
 8004426:	6013      	str	r3, [r2, #0]
  currp = queue_fifo_remove(&ch.rlist.queue);
 8004428:	6150      	str	r0, [r2, #20]
  tp->state = CH_STATE_READY;
 800442a:	f881 5020 	strb.w	r5, [r1, #32]
  cp = (thread_t *)&ch.rlist.queue;
 800442e:	e000      	b.n	8004432 <chSchDoReschedule+0x22>
 8004430:	681b      	ldr	r3, [r3, #0]
  } while (cp->prio > tp->prio);
 8004432:	689a      	ldr	r2, [r3, #8]
 8004434:	4294      	cmp	r4, r2
 8004436:	d3fb      	bcc.n	8004430 <chSchDoReschedule+0x20>
  /* Placing in ready list ahead of peers.*/
  otp = chSchReadyAheadI(otp);

  /* Swap operation as tail call.*/
  chSysSwitch(currp, otp);
}
 8004438:	bc30      	pop	{r4, r5}
  tp->queue.prev             = cp->queue.prev;
 800443a:	685a      	ldr	r2, [r3, #4]
 800443c:	e9c1 3200 	strd	r3, r2, [r1]
  tp->queue.prev->queue.next = tp;
 8004440:	6011      	str	r1, [r2, #0]
  cp->queue.prev             = tp;
 8004442:	6059      	str	r1, [r3, #4]
  chSysSwitch(currp, otp);
 8004444:	f7fb befc 	b.w	8000240 <_port_switch>
 8004448:	20000e30 	.word	0x20000e30
 800444c:	00000000 	.word	0x00000000

08004450 <chMtxUnlock>:
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxUnlock(mutex_t *mp) {
 8004450:	b570      	push	{r4, r5, r6, lr}
  thread_t *ctp = currp;
 8004452:	4d1b      	ldr	r5, [pc, #108]	; (80044c0 <chMtxUnlock+0x70>)
void chMtxUnlock(mutex_t *mp) {
 8004454:	4601      	mov	r1, r0
 8004456:	2320      	movs	r3, #32
  thread_t *ctp = currp;
 8004458:	696e      	ldr	r6, [r5, #20]
 800445a:	f383 8811 	msr	BASEPRI, r3
    chDbgAssert(ctp->mtxlist == mp, "not next in list");

    /* Removes the top mutex from the thread's owned mutexes list and marks
       it as not owned. Note, it is assumed to be the same mutex passed as
       parameter of this function.*/
    ctp->mtxlist = mp->next;
 800445e:	68c3      	ldr	r3, [r0, #12]
  return (bool)(tqp->next != (const thread_t *)tqp);
 8004460:	6800      	ldr	r0, [r0, #0]
 8004462:	63b3      	str	r3, [r6, #56]	; 0x38

    /* If a thread is waiting on the mutex then the fun part begins.*/
    if (chMtxQueueNotEmptyS(mp)) {
 8004464:	4288      	cmp	r0, r1
 8004466:	d025      	beq.n	80044b4 <chMtxUnlock+0x64>
      thread_t *tp;

      /* Recalculates the optimal thread priority by scanning the owned
         mutexes list.*/
      tprio_t newprio = ctp->realprio;
 8004468:	6bf4      	ldr	r4, [r6, #60]	; 0x3c
      lmp = ctp->mtxlist;
      while (lmp != NULL) {
 800446a:	b14b      	cbz	r3, 8004480 <chMtxUnlock+0x30>
 800446c:	681a      	ldr	r2, [r3, #0]
        /* If the highest priority thread waiting in the mutexes list has a
           greater priority than the current thread base priority then the
           final priority will have at least that priority.*/
        if (chMtxQueueNotEmptyS(lmp) &&
 800446e:	4293      	cmp	r3, r2
 8004470:	d003      	beq.n	800447a <chMtxUnlock+0x2a>
 8004472:	6892      	ldr	r2, [r2, #8]
 8004474:	4294      	cmp	r4, r2
 8004476:	bf38      	it	cc
 8004478:	4614      	movcc	r4, r2
            (lmp->queue.next->prio > newprio)) {
          newprio = lmp->queue.next->prio;
        }
        lmp = lmp->next;
 800447a:	68db      	ldr	r3, [r3, #12]
      while (lmp != NULL) {
 800447c:	2b00      	cmp	r3, #0
 800447e:	d1f5      	bne.n	800446c <chMtxUnlock+0x1c>
  tqp->next             = tp->queue.next;
 8004480:	6803      	ldr	r3, [r0, #0]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->cnt = (cnt_t)1;
#endif
      tp = queue_fifo_remove(&mp->queue);
      mp->owner = tp;
      mp->next = tp->mtxlist;
 8004482:	6b82      	ldr	r2, [r0, #56]	; 0x38
      ctp->prio = newprio;
 8004484:	60b4      	str	r4, [r6, #8]
 8004486:	600b      	str	r3, [r1, #0]
  tqp->next->queue.prev = (thread_t *)tqp;
 8004488:	6059      	str	r1, [r3, #4]
      mp->next = tp->mtxlist;
 800448a:	e9c1 0202 	strd	r0, r2, [r1, #8]
      tp->mtxlist = mp;
 800448e:	6381      	str	r1, [r0, #56]	; 0x38

      /* Note, not using chSchWakeupS() because that function expects the
         current thread to have the higher or equal priority than the ones
         in the ready list. This is not necessarily true here because we
         just changed priority.*/
      (void) chSchReadyI(tp);
 8004490:	f7fd fb06 	bl	8001aa0 <chSchReadyI>
 */
static inline bool chSchIsRescRequiredI(void) {

  chDbgCheckClassI();

  return firstprio(&ch.rlist.queue) > currp->prio;
 8004494:	682a      	ldr	r2, [r5, #0]
 8004496:	696b      	ldr	r3, [r5, #20]
  if (chSchIsRescRequiredI()) {
 8004498:	6892      	ldr	r2, [r2, #8]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	429a      	cmp	r2, r3
 800449e:	d803      	bhi.n	80044a8 <chMtxUnlock+0x58>
 80044a0:	2300      	movs	r3, #0
 80044a2:	f383 8811 	msr	BASEPRI, r3
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  }
#endif

  chSysUnlock();
}
 80044a6:	bd70      	pop	{r4, r5, r6, pc}
    chSchDoRescheduleAhead();
 80044a8:	f7ff ffb2 	bl	8004410 <chSchDoReschedule>
 80044ac:	2300      	movs	r3, #0
 80044ae:	f383 8811 	msr	BASEPRI, r3
 80044b2:	bd70      	pop	{r4, r5, r6, pc}
      mp->owner = NULL;
 80044b4:	2300      	movs	r3, #0
 80044b6:	6083      	str	r3, [r0, #8]
 80044b8:	2300      	movs	r3, #0
 80044ba:	f383 8811 	msr	BASEPRI, r3
}
 80044be:	bd70      	pop	{r4, r5, r6, pc}
 80044c0:	20000e30 	.word	0x20000e30
	...

080044d0 <cmd_mem>:
#if (SHELL_CMD_MEM_ENABLED == TRUE) || defined(__DOXYGEN__)
static void cmd_mem(BaseSequentialStream *chp, int argc, char *argv[]) {
  size_t n, total, largest;

  (void)argv;
  if (argc > 0) {
 80044d0:	2900      	cmp	r1, #0
 80044d2:	dc32      	bgt.n	800453a <cmd_mem+0x6a>
static void cmd_mem(BaseSequentialStream *chp, int argc, char *argv[]) {
 80044d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  if (heapp == NULL) {
    heapp = &default_heap;
  }

  H_LOCK(heapp);
 80044d6:	4c1d      	ldr	r4, [pc, #116]	; (800454c <cmd_mem+0x7c>)
 80044d8:	4605      	mov	r5, r0
 80044da:	f104 000c 	add.w	r0, r4, #12
 80044de:	f7fd fcaf 	bl	8001e40 <chMtxLock>
  tpages = 0U;
  lpages = 0U;
  n = 0U;
  qp = &heapp->header;
  while (H_NEXT(qp) != NULL) {
 80044e2:	6863      	ldr	r3, [r4, #4]
 80044e4:	b36b      	cbz	r3, 8004542 <cmd_mem+0x72>
  lpages = 0U;
 80044e6:	2400      	movs	r4, #0
  tpages = 0U;
 80044e8:	4622      	mov	r2, r4
  n = 0U;
 80044ea:	4627      	mov	r7, r4
    size_t pages = H_PAGES(H_NEXT(qp));
 80044ec:	6859      	ldr	r1, [r3, #4]
  while (H_NEXT(qp) != NULL) {
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	428c      	cmp	r4, r1
 80044f2:	bf38      	it	cc
 80044f4:	460c      	movcc	r4, r1

    /* Updating counters.*/
    n++;
 80044f6:	3701      	adds	r7, #1
    tpages += pages;
 80044f8:	440a      	add	r2, r1
  while (H_NEXT(qp) != NULL) {
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d1f6      	bne.n	80044ec <cmd_mem+0x1c>
 80044fe:	00d6      	lsls	r6, r2, #3
 8004500:	00e4      	lsls	r4, r4, #3

  /* Writing out unfragmented free memory.*/
  if (largestp != NULL) {
    *largestp = lpages * CH_HEAP_ALIGNMENT;
  }
  H_UNLOCK(heapp);
 8004502:	4813      	ldr	r0, [pc, #76]	; (8004550 <cmd_mem+0x80>)
 8004504:	f7ff ffa4 	bl	8004450 <chMtxUnlock>
 * @xclass
 */
size_t chCoreGetStatusX(void) {

  /*lint -save -e9033 [10.8] The cast is safe.*/
  return (size_t)(ch_memcore.topmem - ch_memcore.basemem);
 8004508:	4b12      	ldr	r3, [pc, #72]	; (8004554 <cmd_mem+0x84>)
    shellUsage(chp, "mem");
    return;
  }
  n = chHeapStatus(NULL, &total, &largest);
  chprintf(chp, "core free memory : %u bytes" SHELL_NEWLINE_STR, chCoreGetStatusX());
 800450a:	4628      	mov	r0, r5
 800450c:	685a      	ldr	r2, [r3, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4911      	ldr	r1, [pc, #68]	; (8004558 <cmd_mem+0x88>)
 8004512:	1ad2      	subs	r2, r2, r3
 8004514:	f7fe f8ec 	bl	80026f0 <chprintf>
  chprintf(chp, "heap fragments   : %u" SHELL_NEWLINE_STR, n);
 8004518:	463a      	mov	r2, r7
 800451a:	4628      	mov	r0, r5
 800451c:	490f      	ldr	r1, [pc, #60]	; (800455c <cmd_mem+0x8c>)
 800451e:	f7fe f8e7 	bl	80026f0 <chprintf>
  chprintf(chp, "heap free total  : %u bytes" SHELL_NEWLINE_STR, total);
 8004522:	4632      	mov	r2, r6
 8004524:	4628      	mov	r0, r5
 8004526:	490e      	ldr	r1, [pc, #56]	; (8004560 <cmd_mem+0x90>)
 8004528:	f7fe f8e2 	bl	80026f0 <chprintf>
  chprintf(chp, "heap free largest: %u bytes" SHELL_NEWLINE_STR, largest);
 800452c:	4622      	mov	r2, r4
 800452e:	4628      	mov	r0, r5
}
 8004530:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  chprintf(chp, "heap free largest: %u bytes" SHELL_NEWLINE_STR, largest);
 8004534:	490b      	ldr	r1, [pc, #44]	; (8004564 <cmd_mem+0x94>)
 8004536:	f7fe b8db 	b.w	80026f0 <chprintf>
    shellUsage(chp, "mem");
 800453a:	4a0b      	ldr	r2, [pc, #44]	; (8004568 <cmd_mem+0x98>)
 800453c:	490b      	ldr	r1, [pc, #44]	; (800456c <cmd_mem+0x9c>)
 800453e:	f7fe b8d7 	b.w	80026f0 <chprintf>
  while (H_NEXT(qp) != NULL) {
 8004542:	461c      	mov	r4, r3
 8004544:	461e      	mov	r6, r3
  n = 0U;
 8004546:	461f      	mov	r7, r3
 8004548:	e7db      	b.n	8004502 <cmd_mem+0x32>
 800454a:	bf00      	nop
 800454c:	20000fd4 	.word	0x20000fd4
 8004550:	20000fe0 	.word	0x20000fe0
 8004554:	20000fc8 	.word	0x20000fc8
 8004558:	08006f30 	.word	0x08006f30
 800455c:	08006f50 	.word	0x08006f50
 8004560:	08006f68 	.word	0x08006f68
 8004564:	08006f88 	.word	0x08006f88
 8004568:	08006f2c 	.word	0x08006f2c
 800456c:	08006d24 	.word	0x08006d24

08004570 <chThdRelease>:
 8004570:	2220      	movs	r2, #32
 8004572:	f382 8811 	msr	BASEPRI, r2
  tp->refs--;
 8004576:	f890 3022 	ldrb.w	r3, [r0, #34]	; 0x22
 800457a:	3b01      	subs	r3, #1
 800457c:	f880 3022 	strb.w	r3, [r0, #34]	; 0x22
  if ((tp->refs == (trefs_t)0) && (tp->state == CH_STATE_FINAL)) {
 8004580:	6a03      	ldr	r3, [r0, #32]
 8004582:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 8004586:	2b0f      	cmp	r3, #15
 8004588:	d003      	beq.n	8004592 <chThdRelease+0x22>
 800458a:	2300      	movs	r3, #0
 800458c:	f383 8811 	msr	BASEPRI, r3
 8004590:	4770      	bx	lr
void chThdRelease(thread_t *tp) {
 8004592:	b570      	push	{r4, r5, r6, lr}
    REG_REMOVE(tp);
 8004594:	e9d0 4303 	ldrd	r4, r3, [r0, #12]
 8004598:	60dc      	str	r4, [r3, #12]
 800459a:	68c4      	ldr	r4, [r0, #12]
 800459c:	2100      	movs	r1, #0
 800459e:	6123      	str	r3, [r4, #16]
 80045a0:	f381 8811 	msr	BASEPRI, r1
    switch (tp->flags & CH_FLAG_MODE_MASK) {
 80045a4:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80045a8:	f003 0303 	and.w	r3, r3, #3
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	d00c      	beq.n	80045ca <chThdRelease+0x5a>
 80045b0:	2b02      	cmp	r3, #2
 80045b2:	d000      	beq.n	80045b6 <chThdRelease+0x46>
}
 80045b4:	bd70      	pop	{r4, r5, r6, pc}
      chPoolFree(tp->mpool, chThdGetWorkingAreaX(tp));
 80045b6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80045b8:	69c0      	ldr	r0, [r0, #28]
 80045ba:	f382 8811 	msr	BASEPRI, r2
  chDbgCheckClassI();
  chDbgCheck((mp != NULL) &&
             (objp != NULL) &&
             MEM_IS_ALIGNED(objp, mp->align));

  php->next = mp->next;
 80045be:	681a      	ldr	r2, [r3, #0]
 80045c0:	6002      	str	r2, [r0, #0]
  mp->next = php;
 80045c2:	6018      	str	r0, [r3, #0]
 80045c4:	f381 8811 	msr	BASEPRI, r1
}
 80045c8:	bd70      	pop	{r4, r5, r6, pc}
      chHeapFree(chThdGetWorkingAreaX(tp));
 80045ca:	69c5      	ldr	r5, [r0, #28]
  heapp = H_HEAP(hp);
 80045cc:	e955 4302 	ldrd	r4, r3, [r5, #-8]
  H_PAGES(hp) = MEM_ALIGN_NEXT(H_SIZE(hp),
 80045d0:	3307      	adds	r3, #7
                               CH_HEAP_ALIGNMENT) / CH_HEAP_ALIGNMENT;
 80045d2:	08db      	lsrs	r3, r3, #3
  H_LOCK(heapp);
 80045d4:	f104 060c 	add.w	r6, r4, #12
  H_PAGES(hp) = MEM_ALIGN_NEXT(H_SIZE(hp),
 80045d8:	f845 3c04 	str.w	r3, [r5, #-4]
  H_LOCK(heapp);
 80045dc:	4630      	mov	r0, r6
  qp = &heapp->header;
 80045de:	3404      	adds	r4, #4
  H_LOCK(heapp);
 80045e0:	f7fd fc2e 	bl	8001e40 <chMtxLock>
  qp = &heapp->header;
 80045e4:	4623      	mov	r3, r4
  hp = (heap_header_t *)p - 1U;
 80045e6:	f1a5 0108 	sub.w	r1, r5, #8
    if (((qp == &heapp->header) || (hp > qp)) &&
 80045ea:	429c      	cmp	r4, r3
        ((H_NEXT(qp) == NULL) || (hp < H_NEXT(qp)))) {
 80045ec:	681a      	ldr	r2, [r3, #0]
    if (((qp == &heapp->header) || (hp > qp)) &&
 80045ee:	d001      	beq.n	80045f4 <chThdRelease+0x84>
 80045f0:	4299      	cmp	r1, r3
 80045f2:	d902      	bls.n	80045fa <chThdRelease+0x8a>
 80045f4:	b11a      	cbz	r2, 80045fe <chThdRelease+0x8e>
        ((H_NEXT(qp) == NULL) || (hp < H_NEXT(qp)))) {
 80045f6:	4291      	cmp	r1, r2
 80045f8:	d301      	bcc.n	80045fe <chThdRelease+0x8e>
    qp = H_NEXT(qp);
 80045fa:	4613      	mov	r3, r2
 80045fc:	e7f5      	b.n	80045ea <chThdRelease+0x7a>
      if (H_LIMIT(hp) == H_NEXT(hp)) {
 80045fe:	f855 4c04 	ldr.w	r4, [r5, #-4]
      H_NEXT(hp) = H_NEXT(qp);
 8004602:	f845 2c08 	str.w	r2, [r5, #-8]
      H_NEXT(qp) = hp;
 8004606:	6019      	str	r1, [r3, #0]
      if (H_LIMIT(hp) == H_NEXT(hp)) {
 8004608:	f855 0c08 	ldr.w	r0, [r5, #-8]
 800460c:	1c62      	adds	r2, r4, #1
 800460e:	eb01 04c2 	add.w	r4, r1, r2, lsl #3
 8004612:	42a0      	cmp	r0, r4
 8004614:	d011      	beq.n	800463a <chThdRelease+0xca>
      if ((H_LIMIT(qp) == hp)) {
 8004616:	6858      	ldr	r0, [r3, #4]
 8004618:	1c42      	adds	r2, r0, #1
 800461a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800461e:	4291      	cmp	r1, r2
 8004620:	d004      	beq.n	800462c <chThdRelease+0xbc>
  H_UNLOCK(heapp);
 8004622:	4630      	mov	r0, r6
}
 8004624:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004628:	f7ff bf12 	b.w	8004450 <chMtxUnlock>
        H_NEXT(qp) = H_NEXT(hp);
 800462c:	e955 1202 	ldrd	r1, r2, [r5, #-8]
        H_PAGES(qp) += H_PAGES(hp) + 1U;
 8004630:	3201      	adds	r2, #1
 8004632:	4410      	add	r0, r2
        H_NEXT(qp) = H_NEXT(hp);
 8004634:	e9c3 1000 	strd	r1, r0, [r3]
 8004638:	e7f3      	b.n	8004622 <chThdRelease+0xb2>
        H_NEXT(hp) = H_NEXT(H_NEXT(hp));
 800463a:	c811      	ldmia	r0, {r0, r4}
        H_PAGES(hp) += H_PAGES(H_NEXT(hp)) + 1U;
 800463c:	4422      	add	r2, r4
        H_NEXT(hp) = H_NEXT(H_NEXT(hp));
 800463e:	e945 0202 	strd	r0, r2, [r5, #-8]
 8004642:	e7e8      	b.n	8004616 <chThdRelease+0xa6>
	...

08004650 <main>:
 * @notapi
 */
void hal_lld_init(void) {

  /* Reset of all peripherals.*/
  rccResetAPB1(0xFFFFFFFF);
 8004650:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004654:	2000      	movs	r0, #0
 8004656:	4a12      	ldr	r2, [pc, #72]	; (80046a0 <main+0x50>)
}
/*
 * Application entry point.
 */
int main(void) {
 8004658:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 800465c:	6916      	ldr	r6, [r2, #16]
 800465e:	6114      	str	r4, [r2, #16]
 8004660:	6916      	ldr	r6, [r2, #16]
 8004662:	6110      	str	r0, [r2, #16]
 8004664:	6916      	ldr	r6, [r2, #16]
  rccResetAPB2(0xFFFFFFFF);
 8004666:	68d6      	ldr	r6, [r2, #12]
 8004668:	60d4      	str	r4, [r2, #12]
 800466a:	68d4      	ldr	r4, [r2, #12]
 800466c:	60d0      	str	r0, [r2, #12]
 800466e:	68d4      	ldr	r4, [r2, #12]

  /* PWR and BD clocks enabled.*/
  rccEnablePWRInterface(true);
 8004670:	69d4      	ldr	r4, [r2, #28]
  PWR->CR |= PWR_CR_DBP;
 8004672:	4d0c      	ldr	r5, [pc, #48]	; (80046a4 <main+0x54>)
  rccEnablePWRInterface(true);
 8004674:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 8004678:	61d4      	str	r4, [r2, #28]
 800467a:	69d4      	ldr	r4, [r2, #28]
  rccEnableBKPInterface(true);
 800467c:	69d4      	ldr	r4, [r2, #28]
  dma.isr_mask       = 0U;
 800467e:	4601      	mov	r1, r0
 8004680:	f044 6400 	orr.w	r4, r4, #134217728	; 0x8000000
 8004684:	61d4      	str	r4, [r2, #28]
 8004686:	69d2      	ldr	r2, [r2, #28]
  PWR->CR |= PWR_CR_DBP;
 8004688:	682c      	ldr	r4, [r5, #0]
  dma.allocated_mask = 0U;
 800468a:	4a07      	ldr	r2, [pc, #28]	; (80046a8 <main+0x58>)
 800468c:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 8004690:	602c      	str	r4, [r5, #0]
    _stm32_dma_streams[i].channel->CCR = STM32_DMA_CCR_RESET_VALUE;
 8004692:	4603      	mov	r3, r0
  dma.isr_mask       = 0U;
 8004694:	e9c2 0000 	strd	r0, r0, [r2]
 8004698:	4c04      	ldr	r4, [pc, #16]	; (80046ac <main+0x5c>)
 800469a:	4d05      	ldr	r5, [pc, #20]	; (80046b0 <main+0x60>)
 800469c:	b087      	sub	sp, #28
 800469e:	e00c      	b.n	80046ba <main+0x6a>
 80046a0:	40021000 	.word	0x40021000
 80046a4:	40007000 	.word	0x40007000
 80046a8:	20000ff0 	.word	0x20000ff0
 80046ac:	40020008 	.word	0x40020008
 80046b0:	0800717c 	.word	0x0800717c
 80046b4:	eb05 0041 	add.w	r0, r5, r1, lsl #1
 80046b8:	6844      	ldr	r4, [r0, #4]
    dma.streams[i].func = NULL;
 80046ba:	1850      	adds	r0, r2, r1
 80046bc:	3108      	adds	r1, #8
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
 80046be:	2938      	cmp	r1, #56	; 0x38
    _stm32_dma_streams[i].channel->CCR = STM32_DMA_CCR_RESET_VALUE;
 80046c0:	6023      	str	r3, [r4, #0]
    dma.streams[i].func = NULL;
 80046c2:	6083      	str	r3, [r0, #8]
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
 80046c4:	d1f6      	bne.n	80046b4 <main+0x64>
  DMA1->IFCR = 0xFFFFFFFFU;
 80046c6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80046ca:	2460      	movs	r4, #96	; 0x60
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80046cc:	f44f 7880 	mov.w	r8, #256	; 0x100
 80046d0:	f04f 0b80 	mov.w	fp, #128	; 0x80
 80046d4:	f04f 0a40 	mov.w	sl, #64	; 0x40
 80046d8:	f44f 7500 	mov.w	r5, #512	; 0x200
 80046dc:	4ad0      	ldr	r2, [pc, #832]	; (8004a20 <main+0x3d0>)
  GPIOC->CRH = config->PCData.crh;
 80046de:	f04f 3e88 	mov.w	lr, #2290649224	; 0x88888888
 80046e2:	6051      	str	r1, [r2, #4]
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80046e4:	4acf      	ldr	r2, [pc, #828]	; (8004a24 <main+0x3d4>)
#if !defined(SERIAL_ADVANCED_BUFFERING_SUPPORT) ||                          \
    (SERIAL_ADVANCED_BUFFERING_SUPPORT == FALSE) ||                         \
    defined(__DOXYGEN__)
void sdObjectInit(SerialDriver *sdp, qnotify_t inotify, qnotify_t onotify) {

  sdp->vmt = &vmt;
 80046e6:	4ed0      	ldr	r6, [pc, #832]	; (8004a28 <main+0x3d8>)
 80046e8:	f882 4306 	strb.w	r4, [r2, #774]	; 0x306
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80046ec:	f8c2 a180 	str.w	sl, [r2, #384]	; 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 80046f0:	f8c2 a000 	str.w	sl, [r2]
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80046f4:	f882 4307 	strb.w	r4, [r2, #775]	; 0x307
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80046f8:	f8c2 b180 	str.w	fp, [r2, #384]	; 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 80046fc:	f8c2 b000 	str.w	fp, [r2]
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8004700:	f882 4308 	strb.w	r4, [r2, #776]	; 0x308
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004704:	f8c2 8180 	str.w	r8, [r2, #384]	; 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004708:	f8c2 8000 	str.w	r8, [r2]
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 800470c:	f882 4309 	strb.w	r4, [r2, #777]	; 0x309
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004710:	f8c2 5180 	str.w	r5, [r2, #384]	; 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004714:	6015      	str	r5, [r2, #0]
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004716:	f44f 6580 	mov.w	r5, #1024	; 0x400
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 800471a:	f882 430a 	strb.w	r4, [r2, #778]	; 0x30a
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 800471e:	f8c2 5180 	str.w	r5, [r2, #384]	; 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004722:	6015      	str	r5, [r2, #0]
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004724:	f44f 0500 	mov.w	r5, #8388608	; 0x800000
 *
 * @init
 */
void i2cObjectInit(I2CDriver *i2cp) {

  i2cp->state  = I2C_STOP;
 8004728:	2001      	movs	r0, #1
 800472a:	46b1      	mov	r9, r6
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 800472c:	f882 4317 	strb.w	r4, [r2, #791]	; 0x317
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004730:	f8c2 5180 	str.w	r5, [r2, #384]	; 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004734:	6015      	str	r5, [r2, #0]
  rccEnableAPB2(APB2_EN_MASK, true);
 8004736:	f105 557e 	add.w	r5, r5, #1065353216	; 0x3f800000
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 800473a:	f882 4328 	strb.w	r4, [r2, #808]	; 0x328
 800473e:	f505 3504 	add.w	r5, r5, #135168	; 0x21000
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004742:	f8c2 8184 	str.w	r8, [r2, #388]	; 0x184
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004746:	f8c2 8004 	str.w	r8, [r2, #4]
 800474a:	f8d5 8018 	ldr.w	r8, [r5, #24]
  GPIOA->ODR = config->PAData.odr;
 800474e:	4cb7      	ldr	r4, [pc, #732]	; (8004a2c <main+0x3dc>)
  rccEnableAPB2(APB2_EN_MASK, true);
 8004750:	f048 087d 	orr.w	r8, r8, #125	; 0x7d
 8004754:	f8c5 8018 	str.w	r8, [r5, #24]
  GPIOA->CRH = config->PAData.crh;
 8004758:	f8df 8320 	ldr.w	r8, [pc, #800]	; 8004a7c <main+0x42c>
  rccEnableAPB2(APB2_EN_MASK, true);
 800475c:	f8d5 a018 	ldr.w	sl, [r5, #24]
  GPIOA->ODR = config->PAData.odr;
 8004760:	60e1      	str	r1, [r4, #12]
  GPIOA->CRH = config->PAData.crh;
 8004762:	f8c4 8004 	str.w	r8, [r4, #4]
  GPIOA->CRL = config->PAData.crl;
 8004766:	f5a8 5864 	sub.w	r8, r8, #14592	; 0x3900
 800476a:	f1a8 0830 	sub.w	r8, r8, #48	; 0x30
 800476e:	f8c4 8000 	str.w	r8, [r4]
  GPIOB->CRH = config->PBData.crh;
 8004772:	f508 5872 	add.w	r8, r8, #15488	; 0x3c80
 8004776:	f108 0830 	add.w	r8, r8, #48	; 0x30
  GPIOB->ODR = config->PBData.odr;
 800477a:	f8c4 140c 	str.w	r1, [r4, #1036]	; 0x40c
  GPIOB->CRH = config->PBData.crh;
 800477e:	f8c4 8404 	str.w	r8, [r4, #1028]	; 0x404
  GPIOB->CRL = config->PBData.crl;
 8004782:	f8c4 8400 	str.w	r8, [r4, #1024]	; 0x400
  GPIOC->ODR = config->PCData.odr;
 8004786:	f8df 82f8 	ldr.w	r8, [pc, #760]	; 8004a80 <main+0x430>
  GPIOB->ODR = config->PBData.odr;
 800478a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
  GPIOC->ODR = config->PCData.odr;
 800478e:	f8c8 100c 	str.w	r1, [r8, #12]
  GPIOC->CRH = config->PCData.crh;
 8004792:	f8c8 e004 	str.w	lr, [r8, #4]
  GPIOC->CRL = config->PCData.crl;
 8004796:	f8c8 e000 	str.w	lr, [r8]
  GPIOD->CRL = config->PDData.crl;
 800479a:	f8df 82e8 	ldr.w	r8, [pc, #744]	; 8004a84 <main+0x434>
  GPIOD->ODR = config->PDData.odr;
 800479e:	f8c4 180c 	str.w	r1, [r4, #2060]	; 0x80c
  GPIOD->CRH = config->PDData.crh;
 80047a2:	f8c4 e804 	str.w	lr, [r4, #2052]	; 0x804
  GPIOD->CRL = config->PDData.crl;
 80047a6:	f8c4 8800 	str.w	r8, [r4, #2048]	; 0x800
  osalEventObjectInit(&sdp->event);
  sdp->state = SD_STOP;
 80047aa:	7230      	strb	r0, [r6, #8]
  GPIOE->ODR = config->PEData.odr;
 80047ac:	f8c4 1c0c 	str.w	r1, [r4, #3084]	; 0xc0c
  GPIOE->CRH = config->PEData.crh;
 80047b0:	f8c4 ec04 	str.w	lr, [r4, #3076]	; 0xc04
  GPIOE->CRL = config->PEData.crl;
 80047b4:	f8c4 ec00 	str.w	lr, [r4, #3072]	; 0xc00
  sdp->vmt = &vmt;
 80047b8:	4c9d      	ldr	r4, [pc, #628]	; (8004a30 <main+0x3e0>)
 80047ba:	f8df 82cc 	ldr.w	r8, [pc, #716]	; 8004a88 <main+0x438>
 80047be:	f849 4b04 	str.w	r4, [r9], #4
  I2CD1.i2c    = I2C1;
 80047c2:	4c9c      	ldr	r4, [pc, #624]	; (8004a34 <main+0x3e4>)
 *
 * @init
 */
void icuObjectInit(ICUDriver *icup) {

  icup->state  = ICU_STOP;
 80047c4:	f8df e2c4 	ldr.w	lr, [pc, #708]	; 8004a8c <main+0x43c>
 80047c8:	f8c8 4034 	str.w	r4, [r8, #52]	; 0x34
  tqp->next = (thread_t *)tqp;
 80047cc:	f108 040c 	add.w	r4, r8, #12
  tqp->prev = (thread_t *)tqp;
 80047d0:	e9c8 4403 	strd	r4, r4, [r8, #12]
  ICUD1.tim = STM32_TIM1;
 80047d4:	4c98      	ldr	r4, [pc, #608]	; (8004a38 <main+0x3e8>)
 80047d6:	f8df a2b8 	ldr.w	sl, [pc, #696]	; 8004a90 <main+0x440>
 80047da:	f8ce 400c 	str.w	r4, [lr, #12]
  ICUD2.tim = STM32_TIM2;
 80047de:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  esp->next = (event_listener_t *)esp;
 80047e2:	f8c6 9004 	str.w	r9, [r6, #4]
  pwmp->state    = PWM_STOP;
 80047e6:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 8004a94 <main+0x444>
 80047ea:	f8ca 400c 	str.w	r4, [sl, #12]
  PWMD4.tim = STM32_TIM4;
 80047ee:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80047f2:	f8c9 4018 	str.w	r4, [r9, #24]
  tqp->next = (thread_t *)tqp;
 80047f6:	f106 040c 	add.w	r4, r6, #12
  PWMD4.channels = STM32_TIM4_CHANNELS;
 80047fa:	f04f 0c04 	mov.w	ip, #4
  tqp->prev = (thread_t *)tqp;
 80047fe:	e9c6 4403 	strd	r4, r4, [r6, #12]
  oqp->q_counter = size;
 8004802:	2410      	movs	r4, #16
 8004804:	f88e 0000 	strb.w	r0, [lr]
 8004808:	f888 0000 	strb.w	r0, [r8]
  icup->config = NULL;
 800480c:	f8ce 3004 	str.w	r3, [lr, #4]
  icup->state  = ICU_STOP;
 8004810:	f88a 0000 	strb.w	r0, [sl]
 8004814:	f889 0000 	strb.w	r0, [r9]
 8004818:	f889 c010 	strb.w	ip, [r9, #16]
  I2CD1.dmatx  = NULL;
 800481c:	e9c8 330b 	strd	r3, r3, [r8, #44]	; 0x2c
  i2cp->config = NULL;
 8004820:	f8c8 3004 	str.w	r3, [r8, #4]
  mp->owner = NULL;
 8004824:	f8c8 3014 	str.w	r3, [r8, #20]
  I2CD1.thread = NULL;
 8004828:	f8c8 301c 	str.w	r3, [r8, #28]
  icup->config = NULL;
 800482c:	f8ca 3004 	str.w	r3, [sl, #4]
  pwmp->config   = NULL;
 8004830:	f8c9 3004 	str.w	r3, [r9, #4]
  pwmp->enabled  = 0;
 8004834:	f8c9 300c 	str.w	r3, [r9, #12]
  iqp->q_counter = 0;
 8004838:	6173      	str	r3, [r6, #20]
  oqp->q_counter = size;
 800483a:	63b4      	str	r4, [r6, #56]	; 0x38

#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  /* Free running counter mode.*/

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();
 800483c:	69ec      	ldr	r4, [r5, #28]
  iqp->q_notify  = infy;
 800483e:	62b3      	str	r3, [r6, #40]	; 0x28
 8004840:	f044 0402 	orr.w	r4, r4, #2
 8004844:	61ec      	str	r4, [r5, #28]

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 8004846:	4c7d      	ldr	r4, [pc, #500]	; (8004a3c <main+0x3ec>)
  ST_ENABLE_CLOCK();
 8004848:	69ed      	ldr	r5, [r5, #28]
  ST_ENABLE_STOP();
 800484a:	6865      	ldr	r5, [r4, #4]
  iqp->q_link    = link;
 800484c:	62f6      	str	r6, [r6, #44]	; 0x2c
 800484e:	f445 5580 	orr.w	r5, r5, #4096	; 0x1000
  oqp->q_link    = link;
 8004852:	6536      	str	r6, [r6, #80]	; 0x50
 8004854:	6065      	str	r5, [r4, #4]

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8004856:	f648 459f 	movw	r5, #35999	; 0x8c9f
 800485a:	4c79      	ldr	r4, [pc, #484]	; (8004a40 <main+0x3f0>)
  tmp->cumulative = (rttime_t)0;
 800485c:	4667      	mov	r7, ip
 800485e:	62a5      	str	r5, [r4, #40]	; 0x28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8004860:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8004864:	62e5      	str	r5, [r4, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 8004866:	61a3      	str	r3, [r4, #24]
  STM32_ST_TIM->CCR[0] = 0;
 8004868:	6363      	str	r3, [r4, #52]	; 0x34
  STM32_ST_TIM->CCR[2] = 0;
#endif
#if ST_LLD_NUM_ALARMS > 3
  STM32_ST_TIM->CCR[3] = 0;
#endif
  STM32_ST_TIM->DIER   = 0;
 800486a:	60e3      	str	r3, [r4, #12]
  STM32_ST_TIM->CR2    = 0;
 800486c:	6063      	str	r3, [r4, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 800486e:	6160      	str	r0, [r4, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 8004870:	6020      	str	r0, [r4, #0]
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004872:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  oqp->q_top     = bp + size;
 8004876:	f106 0074 	add.w	r0, r6, #116	; 0x74
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 800487a:	f882 b31d 	strb.w	fp, [r2, #797]	; 0x31d
 800487e:	6430      	str	r0, [r6, #64]	; 0x40
  oqp->q_notify  = onfy;
 8004880:	4870      	ldr	r0, [pc, #448]	; (8004a44 <main+0x3f4>)
  tqp->next = (thread_t *)tqp;
 8004882:	4d71      	ldr	r5, [pc, #452]	; (8004a48 <main+0x3f8>)
 8004884:	64f0      	str	r0, [r6, #76]	; 0x4c
  SD1.usart = USART1;
#endif

#if STM32_SERIAL_USE_USART2
  sdObjectInit(&SD2, NULL, notify2);
  SD2.usart = USART2;
 8004886:	4871      	ldr	r0, [pc, #452]	; (8004a4c <main+0x3fc>)
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004888:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
 800488c:	6770      	str	r0, [r6, #116]	; 0x74
  iqp->q_buffer  = bp;
 800488e:	f106 0054 	add.w	r0, r6, #84	; 0x54
  iqp->q_wrptr   = bp;
 8004892:	e9c6 0008 	strd	r0, r0, [r6, #32]
  iqp->q_buffer  = bp;
 8004896:	61b0      	str	r0, [r6, #24]
  iqp->q_top     = bp + size;
 8004898:	f106 0064 	add.w	r0, r6, #100	; 0x64
  oqp->q_wrptr   = bp;
 800489c:	e9c6 0011 	strd	r0, r0, [r6, #68]	; 0x44
  iqp->q_top     = bp + size;
 80048a0:	61f0      	str	r0, [r6, #28]
  oqp->q_buffer  = bp;
 80048a2:	63f0      	str	r0, [r6, #60]	; 0x3c
 80048a4:	f106 0030 	add.w	r0, r6, #48	; 0x30
  tqp->prev = (thread_t *)tqp;
 80048a8:	e9c6 000c 	strd	r0, r0, [r6, #48]	; 0x30
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 80048ac:	6014      	str	r4, [r2, #0]
  default_heap.provider = chCoreAllocAlignedWithOffset;
 80048ae:	4868      	ldr	r0, [pc, #416]	; (8004a50 <main+0x400>)
 80048b0:	4c68      	ldr	r4, [pc, #416]	; (8004a54 <main+0x404>)
  tqp->next = (thread_t *)tqp;
 80048b2:	4a69      	ldr	r2, [pc, #420]	; (8004a58 <main+0x408>)
  tqp->prev = (thread_t *)tqp;
 80048b4:	e9c5 5500 	strd	r5, r5, [r5]
 80048b8:	6020      	str	r0, [r4, #0]
  tqp->next = (thread_t *)tqp;
 80048ba:	f104 000c 	add.w	r0, r4, #12
  tqp->prev = (thread_t *)tqp;
 80048be:	e9c4 0003 	strd	r0, r0, [r4, #12]
/* Module local functions.                                                   */
/*===========================================================================*/

static inline void dyn_list_init(dyn_list_t *dlp) {

  dlp->next = (dyn_element_t *)dlp;
 80048c2:	f102 0010 	add.w	r0, r2, #16
 80048c6:	6110      	str	r0, [r2, #16]
  mp->object_size = size;
 80048c8:	2014      	movs	r0, #20
 80048ca:	6190      	str	r0, [r2, #24]
 80048cc:	f102 0024 	add.w	r0, r2, #36	; 0x24
 80048d0:	6250      	str	r0, [r2, #36]	; 0x24
 80048d2:	f102 0028 	add.w	r0, r2, #40	; 0x28
 80048d6:	6290      	str	r0, [r2, #40]	; 0x28
 80048d8:	201c      	movs	r0, #28
  mp->align = align;
 80048da:	f8c2 c01c 	str.w	ip, [r2, #28]
 80048de:	f8c2 c034 	str.w	ip, [r2, #52]	; 0x34
  mp->object_size = size;
 80048e2:	6310      	str	r0, [r2, #48]	; 0x30
  mp->provider = provider;
 80048e4:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 8004a98 <main+0x448>
 80048e8:	f102 0040 	add.w	r0, r2, #64	; 0x40
 80048ec:	6410      	str	r0, [r2, #64]	; 0x40
  ch.vtlist.next = (virtual_timer_t *)&ch.vtlist;
 80048ee:	f105 0018 	add.w	r0, r5, #24
  ch.vtlist.prev = (virtual_timer_t *)&ch.vtlist;
 80048f2:	e9c5 0006 	strd	r0, r0, [r5, #24]
  ch_memcore.basemem = __heap_base__;
 80048f6:	f8df b1a4 	ldr.w	fp, [pc, #420]	; 8004a9c <main+0x44c>
 80048fa:	f8c2 c020 	str.w	ip, [r2, #32]
 80048fe:	f8c2 c038 	str.w	ip, [r2, #56]	; 0x38
 8004902:	4856      	ldr	r0, [pc, #344]	; (8004a5c <main+0x40c>)
  ch_memcore.topmem  = __heap_end__;
 8004904:	f8df c198 	ldr.w	ip, [pc, #408]	; 8004aa0 <main+0x450>
 8004908:	f102 0e3c 	add.w	lr, r2, #60	; 0x3c
 800490c:	e9c0 bc00 	strd	fp, ip, [r0]
 8004910:	f04f 0b00 	mov.w	fp, #0
 8004914:	f04f 0c00 	mov.w	ip, #0
 8004918:	f8c2 e03c 	str.w	lr, [r2, #60]	; 0x3c
 800491c:	f102 0e44 	add.w	lr, r2, #68	; 0x44
  ch.rlist.newer = (thread_t *)&ch.rlist;
 8004920:	e9c5 3502 	strd	r3, r5, [r5, #8]
  H_PAGES(&default_heap.header) = 0;
 8004924:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8004928:	e9c2 2200 	strd	r2, r2, [r2]
  ch.rlist.older = (thread_t *)&ch.rlist;
 800492c:	612d      	str	r5, [r5, #16]
  ch.vtlist.delta = (sysinterval_t)-1;
 800492e:	6229      	str	r1, [r5, #32]
  ch.vtlist.lasttime = (systime_t)0;
 8004930:	84ab      	strh	r3, [r5, #36]	; 0x24
 8004932:	6163      	str	r3, [r4, #20]
 8004934:	6093      	str	r3, [r2, #8]
  mp->next = NULL;
 8004936:	6153      	str	r3, [r2, #20]
 8004938:	62d3      	str	r3, [r2, #44]	; 0x2c
 800493a:	f8c2 e044 	str.w	lr, [r2, #68]	; 0x44
 800493e:	e9cd bc04 	strd	fp, ip, [sp, #16]
  tmp->last       = (rtcnt_t)0;
 8004942:	e9cd 3301 	strd	r3, r3, [sp, #4]
  tmp->best       = (rtcnt_t)-1;
 8004946:	9100      	str	r1, [sp, #0]
  ch.tm.offset = (rtcnt_t)0;
 8004948:	672b      	str	r3, [r5, #112]	; 0x70
  tmp->n          = (ucnt_t)0;
 800494a:	9303      	str	r3, [sp, #12]
    chTMStartMeasurementX(&tm);
 800494c:	4668      	mov	r0, sp
 800494e:	f7fd f827 	bl	80019a0 <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
 8004952:	4668      	mov	r0, sp
 8004954:	f7fc fffc 	bl	8001950 <chTMStopMeasurementX>
  } while (i > 0U);
 8004958:	3f01      	subs	r7, #1
 800495a:	d1f7      	bne.n	800494c <main+0x2fc>
  tp->prio      = prio;
 800495c:	2080      	movs	r0, #128	; 0x80
  tp->refs      = (trefs_t)1;
 800495e:	2101      	movs	r1, #1
  REG_INSERT(tp);
 8004960:	4b3f      	ldr	r3, [pc, #252]	; (8004a60 <main+0x410>)
  ch.tm.offset = tm.best;
 8004962:	9a00      	ldr	r2, [sp, #0]
  tp->prio      = prio;
 8004964:	e9c5 050d 	strd	r0, r5, [r5, #52]	; 0x34
  tp->realprio  = prio;
 8004968:	66a8      	str	r0, [r5, #104]	; 0x68
  tp->name      = name;
 800496a:	f8df e138 	ldr.w	lr, [pc, #312]	; 8004aa4 <main+0x454>
  REG_INSERT(tp);
 800496e:	6928      	ldr	r0, [r5, #16]
 8004970:	672a      	str	r2, [r5, #112]	; 0x70
  tlp->next = (thread_t *)tlp;
 8004972:	f103 0c28 	add.w	ip, r3, #40	; 0x28
  tqp->next = (thread_t *)tqp;
 8004976:	f103 022c 	add.w	r2, r3, #44	; 0x2c
  tp->epending  = (eventmask_t)0;
 800497a:	e9c5 7718 	strd	r7, r7, [r5, #96]	; 0x60
  tp->flags     = CH_FLAG_MODE_STATIC;
 800497e:	f885 704d 	strb.w	r7, [r5, #77]	; 0x4d
  tp->refs      = (trefs_t)1;
 8004982:	f885 104e 	strb.w	r1, [r5, #78]	; 0x4e
  tp->name      = name;
 8004986:	f8c5 e044 	str.w	lr, [r5, #68]	; 0x44
  REG_INSERT(tp);
 800498a:	63e8      	str	r0, [r5, #60]	; 0x3c
 800498c:	f04f 0b20 	mov.w	fp, #32
 8004990:	60c3      	str	r3, [r0, #12]
  currp = _thread_init(&ch.mainthread, (const char *)&ch_debug, NORMALPRIO);
 8004992:	e9c5 3304 	strd	r3, r3, [r5, #16]
 8004996:	e9c5 c215 	strd	ip, r2, [r5, #84]	; 0x54
  currp->state = CH_STATE_CURRENT;
 800499a:	f885 104c 	strb.w	r1, [r5, #76]	; 0x4c
  currp->wabase = NULL;
 800499e:	64af      	str	r7, [r5, #72]	; 0x48
  tqp->prev = (thread_t *)tqp;
 80049a0:	65ea      	str	r2, [r5, #92]	; 0x5c
 80049a2:	f38b 8811 	msr	BASEPRI, fp
  __ASM volatile ("cpsie i" : : : "memory");
 80049a6:	b662      	cpsie	i
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80049a8:	f64f 0cff 	movw	ip, #63743	; 0xf8ff
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049ac:	2010      	movs	r0, #16
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80049ae:	4b2d      	ldr	r3, [pc, #180]	; (8004a64 <main+0x414>)
  reg_value  =  (reg_value                                   |
 80049b0:	4a2d      	ldr	r2, [pc, #180]	; (8004a68 <main+0x418>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80049b2:	68d9      	ldr	r1, [r3, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80049b4:	ea01 010c 	and.w	r1, r1, ip
  reg_value  =  (reg_value                                   |
 80049b8:	430a      	orrs	r2, r1
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80049ba:	f10c 4c60 	add.w	ip, ip, #3758096384	; 0xe0000000
  SCB->AIRCR =  reg_value;
 80049be:	60da      	str	r2, [r3, #12]
 80049c0:	f6ac 3c0f 	subw	ip, ip, #2831	; 0xb0f
 80049c4:	f8dc 200c 	ldr.w	r2, [ip, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80049c8:	4928      	ldr	r1, [pc, #160]	; (8004a6c <main+0x41c>)
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80049ca:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80049ce:	f8cc 200c 	str.w	r2, [ip, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80049d2:	680a      	ldr	r2, [r1, #0]
 80049d4:	f042 0201 	orr.w	r2, r2, #1
 80049d8:	600a      	str	r2, [r1, #0]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049da:	77d8      	strb	r0, [r3, #31]
 80049dc:	f883 b022 	strb.w	fp, [r3, #34]	; 0x22
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80049e0:	f387 8811 	msr	BASEPRI, r7
  __ASM volatile ("cpsie i" : : : "memory");
 80049e4:	b662      	cpsie	i
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80049e6:	f38b 8811 	msr	BASEPRI, fp
  tp = chThdCreateSuspendedI(tdp);
 80049ea:	4821      	ldr	r0, [pc, #132]	; (8004a70 <main+0x420>)
 80049ec:	f7fc ffe0 	bl	80019b0 <chThdCreateSuspendedI>
  chSchWakeupS(tp, MSG_OK);
 80049f0:	f7fd f9de 	bl	8001db0 <chSchWakeupS.constprop.0>
 80049f4:	f387 8811 	msr	BASEPRI, r7
   * - Kernel initialization, the main() function becomes a thread and the
   *   RTOS is active.
   */
  halInit();
  chSysInit();
  AFIO->MAPR |= AFIO_MAPR_SWJ_CFG_JTAGDISABLE; //PB3, PB4, PA15 working, PA13, PA14 NOT
 80049f8:	4b1e      	ldr	r3, [pc, #120]	; (8004a74 <main+0x424>)
 80049fa:	685a      	ldr	r2, [r3, #4]
 80049fc:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8004a00:	605a      	str	r2, [r3, #4]
  //AFIO->MAPR |= AFIO_MAPR_SWJ_CFG_DISABLE;     //PB3, PB4, PA15, PA13, PA14 working
  AFIO->MAPR |= AFIO_MAPR_TIM2_REMAP_0; // Partial Remap PWM2/2 to PB3
 8004a02:	685a      	ldr	r2, [r3, #4]
 8004a04:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a08:	605a      	str	r2, [r3, #4]
 8004a0a:	f38b 8811 	msr	BASEPRI, fp
  pwmp->config = config;
 8004a0e:	491a      	ldr	r1, [pc, #104]	; (8004a78 <main+0x428>)
  if (pwmp->state == PWM_STOP) {
 8004a10:	f899 3000 	ldrb.w	r3, [r9]
  pwmp->period = config->period;
 8004a14:	6848      	ldr	r0, [r1, #4]
 8004a16:	2b01      	cmp	r3, #1
 8004a18:	e9c9 1001 	strd	r1, r0, [r9, #4]
 8004a1c:	e044      	b.n	8004aa8 <main+0x458>
 8004a1e:	bf00      	nop
 8004a20:	40020000 	.word	0x40020000
 8004a24:	e000e100 	.word	0xe000e100
 8004a28:	20000db4 	.word	0x20000db4
 8004a2c:	40010800 	.word	0x40010800
 8004a30:	080073f8 	.word	0x080073f8
 8004a34:	40005400 	.word	0x40005400
 8004a38:	40012c00 	.word	0x40012c00
 8004a3c:	e0042000 	.word	0xe0042000
 8004a40:	40000400 	.word	0x40000400
 8004a44:	08001801 	.word	0x08001801
 8004a48:	20000e30 	.word	0x20000e30
 8004a4c:	40004400 	.word	0x40004400
 8004a50:	080017c1 	.word	0x080017c1
 8004a54:	20000fd4 	.word	0x20000fd4
 8004a58:	20000ea4 	.word	0x20000ea4
 8004a5c:	20000fc8 	.word	0x20000fc8
 8004a60:	20000e5c 	.word	0x20000e5c
 8004a64:	e000ed00 	.word	0xe000ed00
 8004a68:	05fa0300 	.word	0x05fa0300
 8004a6c:	e0001000 	.word	0xe0001000
 8004a70:	080072e8 	.word	0x080072e8
 8004a74:	40010000 	.word	0x40010000
 8004a78:	200008c8 	.word	0x200008c8
 8004a7c:	888884b8 	.word	0x888884b8
 8004a80:	40011000 	.word	0x40011000
 8004a84:	88888844 	.word	0x88888844
 8004a88:	20000d30 	.word	0x20000d30
 8004a8c:	20000d68 	.word	0x20000d68
 8004a90:	20000d80 	.word	0x20000d80
 8004a94:	20000d98 	.word	0x20000d98
 8004a98:	08001921 	.word	0x08001921
 8004a9c:	200013c8 	.word	0x200013c8
 8004aa0:	20005000 	.word	0x20005000
 8004aa4:	08007200 	.word	0x08007200
 8004aa8:	f000 82e2 	beq.w	8005070 <main+0xa20>
    pwmp->tim->CR1    = 0;                  /* Timer disabled.              */
 8004aac:	f8d9 3018 	ldr.w	r3, [r9, #24]
 8004ab0:	601f      	str	r7, [r3, #0]
    pwmp->tim->CCR[0] = 0;                  /* Comparator 1 disabled.       */
 8004ab2:	635f      	str	r7, [r3, #52]	; 0x34
    pwmp->tim->CCR[1] = 0;                  /* Comparator 2 disabled.       */
 8004ab4:	639f      	str	r7, [r3, #56]	; 0x38
    pwmp->tim->CCR[2] = 0;                  /* Comparator 3 disabled.       */
 8004ab6:	63df      	str	r7, [r3, #60]	; 0x3c
    pwmp->tim->CCR[3] = 0;                  /* Comparator 4 disabled.       */
 8004ab8:	641f      	str	r7, [r3, #64]	; 0x40
    pwmp->tim->CNT  = 0;                    /* Counter reset to zero.       */
 8004aba:	625f      	str	r7, [r3, #36]	; 0x24
  psc = (pwmp->clock / pwmp->config->frequency) - 1;
 8004abc:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8004ac0:	680a      	ldr	r2, [r1, #0]
  pwmp->tim->ARR  = pwmp->period - 1;
 8004ac2:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
  psc = (pwmp->clock / pwmp->config->frequency) - 1;
 8004ac6:	fbb3 f3f2 	udiv	r3, r3, r2
  pwmp->tim->PSC  = psc;
 8004aca:	f8d9 0018 	ldr.w	r0, [r9, #24]
  switch (pwmp->config->channels[0].mode & PWM_OUTPUT_MASK) {
 8004ace:	68ca      	ldr	r2, [r1, #12]
  psc = (pwmp->clock / pwmp->config->frequency) - 1;
 8004ad0:	3b01      	subs	r3, #1
  pwmp->tim->PSC  = psc;
 8004ad2:	6283      	str	r3, [r0, #40]	; 0x28
  switch (pwmp->config->channels[0].mode & PWM_OUTPUT_MASK) {
 8004ad4:	f002 020f 	and.w	r2, r2, #15
  pwmp->tim->CR2  = pwmp->config->cr2;
 8004ad8:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  switch (pwmp->config->channels[0].mode & PWM_OUTPUT_MASK) {
 8004ada:	2a01      	cmp	r2, #1
  pwmp->tim->ARR  = pwmp->period - 1;
 8004adc:	f8c0 c02c 	str.w	ip, [r0, #44]	; 0x2c
  pwmp->tim->CR2  = pwmp->config->cr2;
 8004ae0:	6043      	str	r3, [r0, #4]
  switch (pwmp->config->channels[0].mode & PWM_OUTPUT_MASK) {
 8004ae2:	d002      	beq.n	8004aea <main+0x49a>
 8004ae4:	2a02      	cmp	r2, #2
 8004ae6:	d102      	bne.n	8004aee <main+0x49e>
 8004ae8:	4617      	mov	r7, r2
    ccer |= STM32_TIM_CCER_CC1E;
 8004aea:	f047 0701 	orr.w	r7, r7, #1
  switch (pwmp->config->channels[1].mode & PWM_OUTPUT_MASK) {
 8004aee:	694b      	ldr	r3, [r1, #20]
 8004af0:	f003 030f 	and.w	r3, r3, #15
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d003      	beq.n	8004b00 <main+0x4b0>
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	d103      	bne.n	8004b04 <main+0x4b4>
    ccer |= STM32_TIM_CCER_CC2P;
 8004afc:	f047 0720 	orr.w	r7, r7, #32
    ccer |= STM32_TIM_CCER_CC2E;
 8004b00:	f047 0710 	orr.w	r7, r7, #16
  switch (pwmp->config->channels[2].mode & PWM_OUTPUT_MASK) {
 8004b04:	69cb      	ldr	r3, [r1, #28]
 8004b06:	f003 030f 	and.w	r3, r3, #15
 8004b0a:	2b01      	cmp	r3, #1
 8004b0c:	d003      	beq.n	8004b16 <main+0x4c6>
 8004b0e:	2b02      	cmp	r3, #2
 8004b10:	d103      	bne.n	8004b1a <main+0x4ca>
    ccer |= STM32_TIM_CCER_CC3P;
 8004b12:	f447 7700 	orr.w	r7, r7, #512	; 0x200
    ccer |= STM32_TIM_CCER_CC3E;
 8004b16:	f447 7780 	orr.w	r7, r7, #256	; 0x100
  switch (pwmp->config->channels[3].mode & PWM_OUTPUT_MASK) {
 8004b1a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8004b1c:	f003 030f 	and.w	r3, r3, #15
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d003      	beq.n	8004b2c <main+0x4dc>
 8004b24:	2b02      	cmp	r3, #2
 8004b26:	d103      	bne.n	8004b30 <main+0x4e0>
    ccer |= STM32_TIM_CCER_CC4P;
 8004b28:	f447 5700 	orr.w	r7, r7, #8192	; 0x2000
    ccer |= STM32_TIM_CCER_CC4E;
 8004b2c:	f447 5780 	orr.w	r7, r7, #4096	; 0x1000
  pwmp->tim->SR    = 0;                     /* Clear pending IRQs.          */
 8004b30:	2300      	movs	r3, #0
  pwmp->tim->EGR   = STM32_TIM_EGR_UG;      /* Update event.                */
 8004b32:	f04f 0b01 	mov.w	fp, #1
  pwmp->tim->CR1   = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS |
 8004b36:	f04f 0e85 	mov.w	lr, #133	; 0x85
  pwmp->state = PWM_READY;
 8004b3a:	f04f 0c02 	mov.w	ip, #2
  pwmp->tim->DIER  = pwmp->config->dier &   /* DMA-related DIER settings.   */
 8004b3e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  pwmp->tim->CCER  = ccer;
 8004b40:	6207      	str	r7, [r0, #32]
  pwmp->tim->DIER  = pwmp->config->dier &   /* DMA-related DIER settings.   */
 8004b42:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
  pwmp->tim->EGR   = STM32_TIM_EGR_UG;      /* Update event.                */
 8004b46:	f8c0 b014 	str.w	fp, [r0, #20]
  pwmp->tim->SR    = 0;                     /* Clear pending IRQs.          */
 8004b4a:	6103      	str	r3, [r0, #16]
  pwmp->tim->DIER  = pwmp->config->dier &   /* DMA-related DIER settings.   */
 8004b4c:	60c2      	str	r2, [r0, #12]
  pwmp->tim->CR1   = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS |
 8004b4e:	f8c0 e000 	str.w	lr, [r0]
  pwmp->enabled = 0;
 8004b52:	f8c9 300c 	str.w	r3, [r9, #12]
  pwmp->state = PWM_READY;
 8004b56:	f889 c000 	strb.w	ip, [r9]
 8004b5a:	f383 8811 	msr	BASEPRI, r3
 8004b5e:	2320      	movs	r3, #32
 8004b60:	f383 8811 	msr	BASEPRI, r3
  uint32_t dier = pwmp->tim->DIER;
 8004b64:	f8d9 2018 	ldr.w	r2, [r9, #24]
 8004b68:	68d3      	ldr	r3, [r2, #12]
  if ((dier & STM32_TIM_DIER_UIE) == 0) {
 8004b6a:	07d8      	lsls	r0, r3, #31
 8004b6c:	d405      	bmi.n	8004b7a <main+0x52a>
    pwmp->tim->SR   = ~STM32_TIM_SR_UIF;
 8004b6e:	f06f 0101 	mvn.w	r1, #1
    pwmp->tim->DIER = dier | STM32_TIM_DIER_UIE;
 8004b72:	ea43 030b 	orr.w	r3, r3, fp
    pwmp->tim->SR   = ~STM32_TIM_SR_UIF;
 8004b76:	6111      	str	r1, [r2, #16]
    pwmp->tim->DIER = dier | STM32_TIM_DIER_UIE;
 8004b78:	60d3      	str	r3, [r2, #12]
 8004b7a:	2700      	movs	r7, #0
 8004b7c:	f387 8811 	msr	BASEPRI, r7

  pwmStart(&PWMD4, &pwmcfg);
  pwmEnablePeriodicNotification(&PWMD4);
  // TIM1 Outputs
  palSetPadMode(GPIOB, 8, PAL_MODE_STM32_ALTERNATE_PUSHPULL); //TIM4-CH3, Motor PWM out
 8004b80:	2210      	movs	r2, #16
 8004b82:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004b86:	48c8      	ldr	r0, [pc, #800]	; (8004ea8 <main+0x858>)
 8004b88:	f7fd f87a 	bl	8001c80 <_pal_lld_setgroupmode>

  /*
   * Starts the PWM channel 1 using 30% duty cycle.
   */
  pwmEnableChannel(&PWMD4, 2, PWM_PERCENTAGE_TO_WIDTH(&PWMD4, 3000));
 8004b8c:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8004b90:	f8d9 1008 	ldr.w	r1, [r9, #8]
 8004b94:	4ac5      	ldr	r2, [pc, #788]	; (8004eac <main+0x85c>)
 8004b96:	fb03 f301 	mul.w	r3, r3, r1
 8004b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b9e:	2020      	movs	r0, #32
 8004ba0:	0b5b      	lsrs	r3, r3, #13
 8004ba2:	f380 8811 	msr	BASEPRI, r0
  pwmEnableChannelI(pwmp, channel, width);
 8004ba6:	f8d9 200c 	ldr.w	r2, [r9, #12]
  pwmp->tim->CCR[channel] = width;
 8004baa:	f8d9 1018 	ldr.w	r1, [r9, #24]
 8004bae:	f042 0204 	orr.w	r2, r2, #4
 8004bb2:	f8c9 200c 	str.w	r2, [r9, #12]
 8004bb6:	63cb      	str	r3, [r1, #60]	; 0x3c
 8004bb8:	f387 8811 	msr	BASEPRI, r7
 8004bbc:	f380 8811 	msr	BASEPRI, r0
  uint32_t dier = pwmp->tim->DIER;
 8004bc0:	f8d9 2018 	ldr.w	r2, [r9, #24]
 8004bc4:	68d3      	ldr	r3, [r2, #12]
  if ((dier & (2 << channel)) == 0) {
 8004bc6:	0719      	lsls	r1, r3, #28
 8004bc8:	f140 8318 	bpl.w	80051fc <main+0xbac>
 8004bcc:	2300      	movs	r3, #0
 8004bce:	f383 8811 	msr	BASEPRI, r3
 8004bd2:	2220      	movs	r2, #32
 8004bd4:	f382 8811 	msr	BASEPRI, r2
  if (icup->state == ICU_STOP) {
 8004bd8:	f89a 1000 	ldrb.w	r1, [sl]
  osalDbgCheck((icup != NULL) && (config != NULL));

  osalSysLock();
  osalDbgAssert((icup->state == ICU_STOP) || (icup->state == ICU_READY),
                "invalid state");
  icup->config = config;
 8004bdc:	4ab4      	ldr	r2, [pc, #720]	; (8004eb0 <main+0x860>)
 8004bde:	2901      	cmp	r1, #1
 8004be0:	f8ca 2004 	str.w	r2, [sl, #4]
 8004be4:	f000 82eb 	beq.w	80051be <main+0xb6e>
    icup->tim->CR1    = 0;                  /* Timer disabled.              */
 8004be8:	f8da 100c 	ldr.w	r1, [sl, #12]
 8004bec:	600b      	str	r3, [r1, #0]
    icup->tim->CCR[0] = 0;                  /* Comparator 1 disabled.       */
 8004bee:	634b      	str	r3, [r1, #52]	; 0x34
    icup->tim->CCR[1] = 0;                  /* Comparator 2 disabled.       */
 8004bf0:	638b      	str	r3, [r1, #56]	; 0x38
    icup->tim->CNT    = 0;                  /* Counter reset to zero.       */
 8004bf2:	624b      	str	r3, [r1, #36]	; 0x24
  psc = (icup->clock / icup->config->frequency) - 1;
 8004bf4:	f8da 3008 	ldr.w	r3, [sl, #8]
 8004bf8:	6850      	ldr	r0, [r2, #4]
  icup->tim->SR   = 0;                      /* Clear eventual pending IRQs. */
 8004bfa:	2700      	movs	r7, #0
  psc = (icup->clock / icup->config->frequency) - 1;
 8004bfc:	fbb3 f0f0 	udiv	r0, r3, r0
  icup->tim->SR   = 0;                      /* Clear eventual pending IRQs. */
 8004c00:	f8da 300c 	ldr.w	r3, [sl, #12]
  icup->tim->DIER = icup->config->dier &    /* DMA-related DIER settings.   */
 8004c04:	6991      	ldr	r1, [r2, #24]
  icup->tim->SR   = 0;                      /* Clear eventual pending IRQs. */
 8004c06:	611f      	str	r7, [r3, #16]
  if (icup->config->arr == 0U) {
 8004c08:	69d7      	ldr	r7, [r2, #28]
  psc = (icup->clock / icup->config->frequency) - 1;
 8004c0a:	3801      	subs	r0, #1
  icup->tim->DIER = icup->config->dier &    /* DMA-related DIER settings.   */
 8004c0c:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8004c10:	60d9      	str	r1, [r3, #12]
  icup->tim->PSC = psc;
 8004c12:	6298      	str	r0, [r3, #40]	; 0x28
  if (icup->config->arr == 0U) {
 8004c14:	2f00      	cmp	r7, #0
 8004c16:	f000 82cb 	beq.w	80051b0 <main+0xb60>
    icup->tim->ARR = icup->config->arr;
 8004c1a:	62df      	str	r7, [r3, #44]	; 0x2c
  if (icup->config->channel == ICU_CHANNEL_1) {
 8004c1c:	7d11      	ldrb	r1, [r2, #20]
 8004c1e:	2900      	cmp	r1, #0
 8004c20:	f040 82b7 	bne.w	8005192 <main+0xb42>
    icup->tim->CCMR1 = STM32_TIM_CCMR1_CC1S(1) | STM32_TIM_CCMR1_CC2S(2);
 8004c24:	f240 2001 	movw	r0, #513	; 0x201
    icup->tim->SMCR  = STM32_TIM_SMCR_TS(5) | STM32_TIM_SMCR_SMS(4);
 8004c28:	2154      	movs	r1, #84	; 0x54
    if (icup->config->mode == ICU_INPUT_ACTIVE_HIGH)
 8004c2a:	7812      	ldrb	r2, [r2, #0]
    icup->tim->CCMR1 = STM32_TIM_CCMR1_CC1S(1) | STM32_TIM_CCMR1_CC2S(2);
 8004c2c:	6198      	str	r0, [r3, #24]
    icup->tim->SMCR  = STM32_TIM_SMCR_TS(5) | STM32_TIM_SMCR_SMS(4);
 8004c2e:	6099      	str	r1, [r3, #8]
    if (icup->config->mode == ICU_INPUT_ACTIVE_HIGH)
 8004c30:	2a00      	cmp	r2, #0
 8004c32:	f040 82ab 	bne.w	800518c <main+0xb3c>
      icup->tim->CCER = STM32_TIM_CCER_CC1E |
 8004c36:	2231      	movs	r2, #49	; 0x31
 8004c38:	621a      	str	r2, [r3, #32]
    icup->wccrp = &icup->tim->CCR[1];
 8004c3a:	f103 0238 	add.w	r2, r3, #56	; 0x38
    icup->pccrp = &icup->tim->CCR[0];
 8004c3e:	3334      	adds	r3, #52	; 0x34
 8004c40:	e9ca 2304 	strd	r2, r3, [sl, #16]
  icu_lld_start(icup);
  icup->state = ICU_READY;
 8004c44:	2302      	movs	r3, #2
 8004c46:	2200      	movs	r2, #0
 8004c48:	f88a 3000 	strb.w	r3, [sl]
 8004c4c:	f382 8811 	msr	BASEPRI, r2
 8004c50:	2020      	movs	r0, #32
 8004c52:	f380 8811 	msr	BASEPRI, r0
  icup->tim->CR1 = STM32_TIM_CR1_URS | STM32_TIM_CR1_CEN;
 8004c56:	f04f 0c05 	mov.w	ip, #5

  osalDbgCheck(icup != NULL);

  osalSysLock();
  osalDbgAssert(icup->state == ICU_READY, "invalid state");
  icuStartCaptureI(icup);
 8004c5a:	2703      	movs	r7, #3
  icup->tim->EGR |= STM32_TIM_EGR_UG;
 8004c5c:	f8da 300c 	ldr.w	r3, [sl, #12]
 8004c60:	6959      	ldr	r1, [r3, #20]
 8004c62:	f041 0101 	orr.w	r1, r1, #1
 8004c66:	6159      	str	r1, [r3, #20]
  icup->tim->SR = 0;
 8004c68:	611a      	str	r2, [r3, #16]
  icup->tim->CR1 = STM32_TIM_CR1_URS | STM32_TIM_CR1_CEN;
 8004c6a:	f8c3 c000 	str.w	ip, [r3]
 8004c6e:	f88a 7000 	strb.w	r7, [sl]
 8004c72:	f382 8811 	msr	BASEPRI, r2
 8004c76:	f380 8811 	msr	BASEPRI, r0
  uint32_t dier = icup->tim->DIER;
 8004c7a:	f8da 100c 	ldr.w	r1, [sl, #12]
 8004c7e:	68cb      	ldr	r3, [r1, #12]
  if ((dier & STM32_TIM_DIER_IRQ_MASK) == 0) {
 8004c80:	f013 00ff 	ands.w	r0, r3, #255	; 0xff
 8004c84:	d111      	bne.n	8004caa <main+0x65a>
    if (icup->config->channel == ICU_CHANNEL_1) {
 8004c86:	f8da 2004 	ldr.w	r2, [sl, #4]
    icup->tim->SR = 0;
 8004c8a:	6108      	str	r0, [r1, #16]
    if (icup->config->channel == ICU_CHANNEL_1) {
 8004c8c:	7d10      	ldrb	r0, [r2, #20]
 8004c8e:	2800      	cmp	r0, #0
 8004c90:	f040 82bb 	bne.w	800520a <main+0xbba>
      if (icup->config->width_cb != NULL)
 8004c94:	6890      	ldr	r0, [r2, #8]
 8004c96:	2800      	cmp	r0, #0
 8004c98:	f000 82be 	beq.w	8005218 <main+0xbc8>
        dier |= STM32_TIM_DIER_CC1IE;
 8004c9c:	f043 0306 	orr.w	r3, r3, #6
    if (icup->config->overflow_cb != NULL)
 8004ca0:	6912      	ldr	r2, [r2, #16]
 8004ca2:	b10a      	cbz	r2, 8004ca8 <main+0x658>
      dier |= STM32_TIM_DIER_UIE;
 8004ca4:	f043 0301 	orr.w	r3, r3, #1
    icup->tim->DIER = dier;
 8004ca8:	60cb      	str	r3, [r1, #12]
 8004caa:	2300      	movs	r3, #0
 8004cac:	f383 8811 	msr	BASEPRI, r3
  //ch_PWM_Freq(600000);

  icuStart(&ICUD2, &icucfg);
  icuStartCapture(&ICUD2);
  icuEnableNotifications(&ICUD2);
  palSetPadMode(GPIOB, 3, PAL_MODE_INPUT_PULLUP); //TIM2-CH2 Motor Speed feedback
 8004cb0:	2203      	movs	r2, #3
 8004cb2:	2108      	movs	r1, #8
 8004cb4:	487c      	ldr	r0, [pc, #496]	; (8004ea8 <main+0x858>)
 8004cb6:	f7fc ffe3 	bl	8001c80 <_pal_lld_setgroupmode>
 8004cba:	2320      	movs	r3, #32
 8004cbc:	f383 8811 	msr	BASEPRI, r3
void sd_lld_start(SerialDriver *sdp, const SerialConfig *config) {

  if (config == NULL)
    config = &default_config;

  if (sdp->state == SD_STOP) {
 8004cc0:	7a33      	ldrb	r3, [r6, #8]
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d10d      	bne.n	8004ce2 <main+0x692>
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004cc6:	2140      	movs	r1, #64	; 0x40
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8004cc8:	20c0      	movs	r0, #192	; 0xc0
      nvicEnableVector(STM32_USART1_NUMBER, STM32_SERIAL_USART1_PRIORITY);
    }
#endif
#if STM32_SERIAL_USE_USART2
    if (&SD2 == sdp) {
      rccEnableUSART2(true);
 8004cca:	4b7a      	ldr	r3, [pc, #488]	; (8004eb4 <main+0x864>)
 8004ccc:	69da      	ldr	r2, [r3, #28]
 8004cce:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004cd2:	61da      	str	r2, [r3, #28]
 8004cd4:	69db      	ldr	r3, [r3, #28]
 8004cd6:	4b78      	ldr	r3, [pc, #480]	; (8004eb8 <main+0x868>)
 8004cd8:	f883 0326 	strb.w	r0, [r3, #806]	; 0x326
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004cdc:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004ce0:	6059      	str	r1, [r3, #4]
  u->BRR = fck;
 8004ce2:	f240 39a9 	movw	r9, #937	; 0x3a9
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 8004ce6:	f04f 0e40 	mov.w	lr, #64	; 0x40
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8004cea:	f04f 0c01 	mov.w	ip, #1
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 8004cee:	f242 172c 	movw	r7, #8492	; 0x212c
  u->SR = 0;
 8004cf2:	2200      	movs	r2, #0
    sdp->rxmask = 0xFF;
 8004cf4:	20ff      	movs	r0, #255	; 0xff

  osalSysLock();
  osalDbgAssert((sdp->state == SD_STOP) || (sdp->state == SD_READY),
                "invalid state");
  sd_lld_start(sdp, config);
  sdp->state = SD_READY;
 8004cf6:	2102      	movs	r1, #2
  USART_TypeDef *u = sdp->usart;
 8004cf8:	6f73      	ldr	r3, [r6, #116]	; 0x74
  u->BRR = fck;
 8004cfa:	f8c3 9008 	str.w	r9, [r3, #8]
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 8004cfe:	f8c3 e010 	str.w	lr, [r3, #16]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8004d02:	f8c3 c014 	str.w	ip, [r3, #20]
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 8004d06:	60df      	str	r7, [r3, #12]
  u->SR = 0;
 8004d08:	601a      	str	r2, [r3, #0]
  (void)u->SR;  /* SR reset step 1.*/
 8004d0a:	681f      	ldr	r7, [r3, #0]
  (void)u->DR;  /* SR reset step 2.*/
 8004d0c:	685b      	ldr	r3, [r3, #4]
    sdp->rxmask = 0xFF;
 8004d0e:	f886 0078 	strb.w	r0, [r6, #120]	; 0x78
 8004d12:	7231      	strb	r1, [r6, #8]
 8004d14:	f382 8811 	msr	BASEPRI, r2
  /*
   * Activates the serial driver 2 using the driver default configuration.
   * PA2(TX) and PA3(RX) are routed to USART2.
   */
  sdStart(&SD2, NULL);
  palSetPadMode(GPIOA, 2, PAL_MODE_STM32_ALTERNATE_PUSHPULL); //UART TX
 8004d18:	2210      	movs	r2, #16
 8004d1a:	2104      	movs	r1, #4
 8004d1c:	4867      	ldr	r0, [pc, #412]	; (8004ebc <main+0x86c>)
 8004d1e:	f7fc ffaf 	bl	8001c80 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOB, 4, PAL_MODE_OUTPUT_PUSHPULL); //CW/CCW
 8004d22:	2206      	movs	r2, #6
 8004d24:	2110      	movs	r1, #16
 8004d26:	4860      	ldr	r0, [pc, #384]	; (8004ea8 <main+0x858>)
 8004d28:	f7fc ffaa 	bl	8001c80 <_pal_lld_setgroupmode>
  //palSetPad(GPIOB, 4);
  palClearPad(GPIOC, 13); // Set EPROM to Write Protect Off
 8004d2c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004d30:	4863      	ldr	r0, [pc, #396]	; (8004ec0 <main+0x870>)
  palSetPadMode(GPIOC, 13, PAL_MODE_OUTPUT_PUSHPULL); // EPROM WP
 8004d32:	2206      	movs	r2, #6
  palClearPad(GPIOC, 13); // Set EPROM to Write Protect Off
 8004d34:	6141      	str	r1, [r0, #20]
  palSetPadMode(GPIOC, 13, PAL_MODE_OUTPUT_PUSHPULL); // EPROM WP
 8004d36:	f7fc ffa3 	bl	8001c80 <_pal_lld_setgroupmode>

  chprintf((BaseSequentialStream *)&SD2, "ChibiOS Bluepill F103 Shell v0.1\r\n");
 8004d3a:	4962      	ldr	r1, [pc, #392]	; (8004ec4 <main+0x874>)
 8004d3c:	4862      	ldr	r0, [pc, #392]	; (8004ec8 <main+0x878>)
 8004d3e:	f7fd fcd7 	bl	80026f0 <chprintf>
 8004d42:	4b62      	ldr	r3, [pc, #392]	; (8004ecc <main+0x87c>)
 8004d44:	2220      	movs	r2, #32
 8004d46:	601b      	str	r3, [r3, #0]
 8004d48:	f382 8811 	msr	BASEPRI, r2
  if (i2cp->state == I2C_STOP) {
 8004d4c:	f898 9000 	ldrb.w	r9, [r8]
  osalDbgCheck((i2cp != NULL) && (config != NULL));
  osalDbgAssert((i2cp->state == I2C_STOP) || (i2cp->state == I2C_READY) ||
                (i2cp->state == I2C_LOCKED), "invalid state");

  osalSysLock();
  i2cp->config = config;
 8004d50:	4b5f      	ldr	r3, [pc, #380]	; (8004ed0 <main+0x880>)
 8004d52:	f1b9 0f01 	cmp.w	r9, #1
  I2C_TypeDef *dp = i2cp->i2c;
 8004d56:	f8d8 7034 	ldr.w	r7, [r8, #52]	; 0x34
 8004d5a:	f8c8 3004 	str.w	r3, [r8, #4]
  if (i2cp->state == I2C_STOP) {
 8004d5e:	d13c      	bne.n	8004dda <main+0x78a>
    i2cp->txdmamode = STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE |
 8004d60:	239a      	movs	r3, #154	; 0x9a
    i2cp->rxdmamode = STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE |
 8004d62:	228a      	movs	r2, #138	; 0x8a
      rccResetI2C1();
 8004d64:	4e53      	ldr	r6, [pc, #332]	; (8004eb4 <main+0x864>)
    i2cp->txdmamode = STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE |
 8004d66:	f8c8 3028 	str.w	r3, [r8, #40]	; 0x28
      rccResetI2C1();
 8004d6a:	6933      	ldr	r3, [r6, #16]
    i2cp->rxdmamode = STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE |
 8004d6c:	f8c8 2024 	str.w	r2, [r8, #36]	; 0x24
      rccResetI2C1();
 8004d70:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004d74:	6133      	str	r3, [r6, #16]
 8004d76:	6933      	ldr	r3, [r6, #16]
 8004d78:	4956      	ldr	r1, [pc, #344]	; (8004ed4 <main+0x884>)
 8004d7a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004d7e:	6133      	str	r3, [r6, #16]
 8004d80:	2006      	movs	r0, #6
 8004d82:	6933      	ldr	r3, [r6, #16]
const stm32_dma_stream_t *dmaStreamAllocI(uint32_t id,
 8004d84:	f7fc fc74 	bl	8001670 <dmaStreamAllocI.part.0.constprop.0>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	4953      	ldr	r1, [pc, #332]	; (8004ed8 <main+0x888>)
 8004d8c:	2005      	movs	r0, #5
      i2cp->dmarx = dmaStreamAllocI(STM32_I2C_I2C1_RX_DMA_STREAM,
 8004d8e:	f8c8 302c 	str.w	r3, [r8, #44]	; 0x2c
 8004d92:	f7fc fc6d 	bl	8001670 <dmaStreamAllocI.part.0.constprop.0>
 8004d96:	4602      	mov	r2, r0
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8004d98:	f04f 0c50 	mov.w	ip, #80	; 0x50
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004d9c:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
      rccEnableI2C1(true);
 8004da0:	69f3      	ldr	r3, [r6, #28]
      i2cp->dmatx = dmaStreamAllocI(STM32_I2C_I2C1_TX_DMA_STREAM,
 8004da2:	f8c8 2030 	str.w	r2, [r8, #48]	; 0x30
      rccEnableI2C1(true);
 8004da6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004daa:	61f3      	str	r3, [r6, #28]
      i2cp->txdmamode |= STM32_DMA_CR_CHSEL(I2C1_TX_DMA_CHANNEL) |
 8004dac:	e9d8 2309 	ldrd	r2, r3, [r8, #36]	; 0x24
      i2cp->rxdmamode |= STM32_DMA_CR_CHSEL(I2C1_RX_DMA_CHANNEL) |
 8004db0:	f442 5140 	orr.w	r1, r2, #12288	; 0x3000
      i2cp->txdmamode |= STM32_DMA_CR_CHSEL(I2C1_TX_DMA_CHANNEL) |
 8004db4:	f443 5240 	orr.w	r2, r3, #12288	; 0x3000
      rccEnableI2C1(true);
 8004db8:	69f3      	ldr	r3, [r6, #28]
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8004dba:	4b3f      	ldr	r3, [pc, #252]	; (8004eb8 <main+0x868>)
      i2cp->rxdmamode |= STM32_DMA_CR_CHSEL(I2C1_RX_DMA_CHANNEL) |
 8004dbc:	f8c8 1024 	str.w	r1, [r8, #36]	; 0x24
 8004dc0:	f883 c31f 	strb.w	ip, [r3, #799]	; 0x31f
      i2cp->txdmamode |= STM32_DMA_CR_CHSEL(I2C1_TX_DMA_CHANNEL) |
 8004dc4:	f8c8 2028 	str.w	r2, [r8, #40]	; 0x28
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004dc8:	f8c3 0180 	str.w	r0, [r3, #384]	; 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004dcc:	6018      	str	r0, [r3, #0]
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8004dce:	f883 c320 	strb.w	ip, [r3, #800]	; 0x320
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004dd2:	f8c3 9184 	str.w	r9, [r3, #388]	; 0x184
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004dd6:	f8c3 9004 	str.w	r9, [r3, #4]
  dp->CR1 = I2C_CR1_SWRST;
 8004dda:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
  dp->CR2 = I2C_CR2_ITERREN | I2C_CR2_DMAEN;
 8004dde:	f44f 6610 	mov.w	r6, #2304	; 0x900
  dp->CR1 = 0;
 8004de2:	2300      	movs	r3, #0
  dp->CR2 &= (uint16_t)~I2C_CR2_FREQ;
 8004de4:	f64f 70c0 	movw	r0, #65472	; 0xffc0
  dmaStreamSetPeripheral(i2cp->dmarx, &dp->DR);
 8004de8:	f8d8 102c 	ldr.w	r1, [r8, #44]	; 0x2c
 8004dec:	684a      	ldr	r2, [r1, #4]
  dmaStreamSetPeripheral(i2cp->dmatx, &dp->DR);
 8004dee:	f8d8 1030 	ldr.w	r1, [r8, #48]	; 0x30
 8004df2:	f8d1 e004 	ldr.w	lr, [r1, #4]
  dmaStreamSetPeripheral(i2cp->dmarx, &dp->DR);
 8004df6:	f107 0110 	add.w	r1, r7, #16
 8004dfa:	6091      	str	r1, [r2, #8]
  i2c_lld_set_clock(i2cp);
 8004dfc:	f8d8 2034 	ldr.w	r2, [r8, #52]	; 0x34
  dmaStreamSetPeripheral(i2cp->dmatx, &dp->DR);
 8004e00:	f8ce 1008 	str.w	r1, [lr, #8]
  dp->CR1 = I2C_CR1_SWRST;
 8004e04:	f8c7 c000 	str.w	ip, [r7]
  dp->CR1 = 0;
 8004e08:	603b      	str	r3, [r7, #0]
  dp->CR2 = I2C_CR2_ITERREN | I2C_CR2_DMAEN;
 8004e0a:	607e      	str	r6, [r7, #4]
  dp->CR2 &= (uint16_t)~I2C_CR2_FREQ;
 8004e0c:	6856      	ldr	r6, [r2, #4]
  i2c_lld_set_clock(i2cp);
 8004e0e:	f8d8 1004 	ldr.w	r1, [r8, #4]
  dp->CR2 &= (uint16_t)~I2C_CR2_FREQ;
 8004e12:	4006      	ands	r6, r0
  i2cdutycycle_t duty = i2cp->config->duty_cycle;
 8004e14:	f891 c008 	ldrb.w	ip, [r1, #8]
  int32_t clock_speed = i2cp->config->clock_speed;
 8004e18:	6848      	ldr	r0, [r1, #4]
  dp->CR2 &= (uint16_t)~I2C_CR2_FREQ;
 8004e1a:	6056      	str	r6, [r2, #4]
  dp->CR2 |= (uint16_t)I2C_CLK_FREQ;
 8004e1c:	6856      	ldr	r6, [r2, #4]
  if (clock_speed <= 100000) {
 8004e1e:	f8df e0d4 	ldr.w	lr, [pc, #212]	; 8004ef4 <main+0x8a4>
  dp->CR2 |= (uint16_t)I2C_CLK_FREQ;
 8004e22:	f046 0624 	orr.w	r6, r6, #36	; 0x24
  if (clock_speed <= 100000) {
 8004e26:	4570      	cmp	r0, lr
  dp->CR2 |= (uint16_t)I2C_CLK_FREQ;
 8004e28:	6056      	str	r6, [r2, #4]
  if (clock_speed <= 100000) {
 8004e2a:	f300 819b 	bgt.w	8005164 <main+0xb14>
    clock_div = (uint16_t)(STM32_PCLK1 / (clock_speed * 2));
 8004e2e:	4b2b      	ldr	r3, [pc, #172]	; (8004edc <main+0x88c>)
 8004e30:	0040      	lsls	r0, r0, #1
 8004e32:	fb93 f3f0 	sdiv	r3, r3, r0
    dp->TRISE = I2C_CLK_FREQ + 1;
 8004e36:	2025      	movs	r0, #37	; 0x25
    regCCR |= (clock_div & I2C_CCR_CCR);
 8004e38:	f3c3 030b 	ubfx	r3, r3, #0, #12
    dp->TRISE = I2C_CLK_FREQ + 1;
 8004e3c:	6210      	str	r0, [r2, #32]
  dp->CCR = regCCR;
 8004e3e:	61d3      	str	r3, [r2, #28]
  i2copmode_t opmode = i2cp->config->op_mode;
 8004e40:	7809      	ldrb	r1, [r1, #0]
  regCR1 = dp->CR1;
 8004e42:	6813      	ldr	r3, [r2, #0]
  switch (opmode) {
 8004e44:	2902      	cmp	r1, #2
  regCR1 = dp->CR1;
 8004e46:	b29b      	uxth	r3, r3
  switch (opmode) {
 8004e48:	f000 8186 	beq.w	8005158 <main+0xb08>
 8004e4c:	2903      	cmp	r1, #3
 8004e4e:	f000 8180 	beq.w	8005152 <main+0xb02>
 8004e52:	2901      	cmp	r1, #1
 8004e54:	f000 8179 	beq.w	800514a <main+0xafa>
  i2c_lld_start(i2cp);
  i2cp->state = I2C_READY;
 8004e58:	f04f 0902 	mov.w	r9, #2
  dp->CR1 = regCR1;
 8004e5c:	6013      	str	r3, [r2, #0]
  dp->CR1 |= I2C_CR1_PE;
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	2600      	movs	r6, #0
 8004e62:	f043 0301 	orr.w	r3, r3, #1
 8004e66:	603b      	str	r3, [r7, #0]
 8004e68:	f888 9000 	strb.w	r9, [r8]
 8004e6c:	f386 8811 	msr	BASEPRI, r6
 * EXPORTED FUNCTIONS
 *******************************************************************************
 */
void I2CInitLocal(void) {
  i2cStart(&I2C_BUS, &i2cfg1);
  palSetPadMode(GPIOB, 6, PAL_MODE_STM32_ALTERNATE_PUSHPULL);
 8004e70:	2210      	movs	r2, #16
 8004e72:	2140      	movs	r1, #64	; 0x40
 8004e74:	480c      	ldr	r0, [pc, #48]	; (8004ea8 <main+0x858>)
 8004e76:	f7fc ff03 	bl	8001c80 <_pal_lld_setgroupmode>
    //palSetPadMode(GPIOB, 6, PAL_MODE_STM32_ALTERNATE_OPENDRAIN);
    //palSetPadMode(GPIOB, 7, PAL_MODE_STM32_ALTERNATE_PUSHPULL);
    palSetPadMode(GPIOB, 7, PAL_MODE_STM32_ALTERNATE_OPENDRAIN);
 8004e7a:	2211      	movs	r2, #17
 8004e7c:	2180      	movs	r1, #128	; 0x80
 8004e7e:	480a      	ldr	r0, [pc, #40]	; (8004ea8 <main+0x858>)
 8004e80:	f7fc fefe 	bl	8001c80 <_pal_lld_setgroupmode>
}

void configInit(void) {
    chprintf((BaseSequentialStream *)&SD2, "Open EEPROM...");
 8004e84:	4916      	ldr	r1, [pc, #88]	; (8004ee0 <main+0x890>)
 8004e86:	4810      	ldr	r0, [pc, #64]	; (8004ec8 <main+0x878>)
 8004e88:	f7fd fc32 	bl	80026f0 <chprintf>
    if (drv->id == id) {
 8004e8c:	4b15      	ldr	r3, [pc, #84]	; (8004ee4 <main+0x894>)
 8004e8e:	781a      	ldrb	r2, [r3, #0]
 8004e90:	2a18      	cmp	r2, #24
 8004e92:	f040 81ff 	bne.w	8005294 <main+0xc44>
  efs->vmt      = eepdev->efsvmt;
 8004e96:	6858      	ldr	r0, [r3, #4]
  efs->cfg      = eepcfg;
 8004e98:	4f13      	ldr	r7, [pc, #76]	; (8004ee8 <main+0x898>)
  efs->vmt      = eepdev->efsvmt;
 8004e9a:	4b14      	ldr	r3, [pc, #80]	; (8004eec <main+0x89c>)
    eeFS = I2CEepromFileOpen(&eeFile, &eeCfg, EepromFindDevice(EEPROM_DEV_24XX));
 8004e9c:	4a14      	ldr	r2, [pc, #80]	; (8004ef0 <main+0x8a0>)
  efs->position = 0;
 8004e9e:	e9c3 6601 	strd	r6, r6, [r3, #4]
  efs->vmt      = eepdev->efsvmt;
 8004ea2:	6018      	str	r0, [r3, #0]
  efs->cfg      = eepcfg;
 8004ea4:	60df      	str	r7, [r3, #12]
 8004ea6:	e027      	b.n	8004ef8 <main+0x8a8>
 8004ea8:	40010c00 	.word	0x40010c00
 8004eac:	d1b71759 	.word	0xd1b71759
 8004eb0:	200008a4 	.word	0x200008a4
 8004eb4:	40021000 	.word	0x40021000
 8004eb8:	e000e100 	.word	0xe000e100
 8004ebc:	40010800 	.word	0x40010800
 8004ec0:	40011000 	.word	0x40011000
 8004ec4:	08006fa8 	.word	0x08006fa8
 8004ec8:	20000db4 	.word	0x20000db4
 8004ecc:	20001270 	.word	0x20001270
 8004ed0:	080072dc 	.word	0x080072dc
 8004ed4:	08001c11 	.word	0x08001c11
 8004ed8:	08001bd1 	.word	0x08001bd1
 8004edc:	02255100 	.word	0x02255100
 8004ee0:	08006fcc 	.word	0x08006fcc
 8004ee4:	20000894 	.word	0x20000894
 8004ee8:	080072c0 	.word	0x080072c0
 8004eec:	20001034 	.word	0x20001034
 8004ef0:	20001030 	.word	0x20001030
 8004ef4:	000186a0 	.word	0x000186a0
    chprintf((BaseSequentialStream *)&SD2, "Done\r\n");
 8004ef8:	49c9      	ldr	r1, [pc, #804]	; (8005220 <main+0xbd0>)
 8004efa:	48ca      	ldr	r0, [pc, #808]	; (8005224 <main+0xbd4>)
    eeFS = I2CEepromFileOpen(&eeFile, &eeCfg, EepromFindDevice(EEPROM_DEV_24XX));
 8004efc:	6013      	str	r3, [r2, #0]
    configParameterRead();
    cudata.configstruct.in_freq = 500000;
    cudata.configstruct.out_freq = 500000;
    cudata.configstruct.fs_corr = 4.42;
    cudata.configstruct.corr = 1050;   //1050 = 105%
 8004efe:	f240 471a 	movw	r7, #1050	; 0x41a
    chprintf((BaseSequentialStream *)&SD2, "Done\r\n");
 8004f02:	f7fd fbf5 	bl	80026f0 <chprintf>
    configParameterRead();
 8004f06:	f7fe ff5b 	bl	8003dc0 <configParameterRead>

#include "ch.h"
#include "hal.h"

void hc05_init(void){
  palSetPad(GPIOC, 14); // HC05 Enable off
 8004f0a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    cudata.configstruct.in_freq = 500000;
 8004f0e:	4bc6      	ldr	r3, [pc, #792]	; (8005228 <main+0xbd8>)
 8004f10:	48c6      	ldr	r0, [pc, #792]	; (800522c <main+0xbdc>)
    cudata.configstruct.fs_corr = 4.42;
 8004f12:	4ac7      	ldr	r2, [pc, #796]	; (8005230 <main+0xbe0>)
 8004f14:	6101      	str	r1, [r0, #16]
    cudata.configstruct.corr = 1050;   //1050 = 105%
 8004f16:	f8a3 7082 	strh.w	r7, [r3, #130]	; 0x82
    cudata.configstruct.in_freq = 500000;
 8004f1a:	4fc6      	ldr	r7, [pc, #792]	; (8005234 <main+0xbe4>)
    cudata.configstruct.fs_corr = 4.42;
 8004f1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
//  palClearPad(GPIOC, 14); // HC05 Enable on
  palSetPadMode(GPIOC, 14, PAL_MODE_OUTPUT_PUSHPULL); // HC05 Enable Low active
 8004f20:	2206      	movs	r2, #6
    cudata.configstruct.out_freq = 500000;
 8004f22:	e9c3 7722 	strd	r7, r7, [r3, #136]	; 0x88
 8004f26:	f7fc feab 	bl	8001c80 <_pal_lld_setgroupmode>
  palSetPad(GPIOA, 1); // HC05 Off
 8004f2a:	48c3      	ldr	r0, [pc, #780]	; (8005238 <main+0xbe8>)
//  palClearPad(GPIOA, 1); // HC05 On
  palSetPadMode(GPIOA, 1, PAL_MODE_OUTPUT_PUSHPULL); // HC05 On Low active
 8004f2c:	4649      	mov	r1, r9
  palSetPad(GPIOA, 1); // HC05 Off
 8004f2e:	f8c0 9010 	str.w	r9, [r0, #16]
  palSetPadMode(GPIOA, 1, PAL_MODE_OUTPUT_PUSHPULL); // HC05 On Low active
 8004f32:	2206      	movs	r2, #6
 8004f34:	f7fc fea4 	bl	8001c80 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOB, 12, PAL_MODE_INPUT_PULLUP); // HC05 State
 8004f38:	2203      	movs	r2, #3
 8004f3a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004f3e:	48bf      	ldr	r0, [pc, #764]	; (800523c <main+0xbec>)
 8004f40:	f7fc fe9e 	bl	8001c80 <_pal_lld_setgroupmode>
 8004f44:	2320      	movs	r3, #32
 8004f46:	f383 8811 	msr	BASEPRI, r3
  tp->refs      = (trefs_t)1;
 8004f4a:	f04f 0c01 	mov.w	ip, #1
  tp->prio      = prio;
 8004f4e:	2181      	movs	r1, #129	; 0x81
  tp->wabase = (stkalign_t *)wsp;
 8004f50:	4bbb      	ldr	r3, [pc, #748]	; (8005240 <main+0xbf0>)
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8004f52:	4abc      	ldr	r2, [pc, #752]	; (8005244 <main+0xbf4>)
 8004f54:	f103 07dc 	add.w	r7, r3, #220	; 0xdc
 8004f58:	48bb      	ldr	r0, [pc, #748]	; (8005248 <main+0xbf8>)
 8004f5a:	f8c3 7114 	str.w	r7, [r3, #276]	; 0x114
 8004f5e:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
  tp->name      = name;
 8004f62:	4fba      	ldr	r7, [pc, #744]	; (800524c <main+0xbfc>)
  REG_INSERT(tp);
 8004f64:	692a      	ldr	r2, [r5, #16]
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8004f66:	f8c3 00fc 	str.w	r0, [r3, #252]	; 0xfc
  REG_INSERT(tp);
 8004f6a:	f503 7080 	add.w	r0, r3, #256	; 0x100
 8004f6e:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  tp->prio      = prio;
 8004f72:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
  tp->realprio  = prio;
 8004f76:	f8c3 113c 	str.w	r1, [r3, #316]	; 0x13c
  tp->epending  = (eventmask_t)0;
 8004f7a:	e9c3 664d 	strd	r6, r6, [r3, #308]	; 0x134
  tp->state     = CH_STATE_WTSTART;
 8004f7e:	f8a3 9120 	strh.w	r9, [r3, #288]	; 0x120
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8004f82:	f8c3 60e0 	str.w	r6, [r3, #224]	; 0xe0
  REG_INSERT(tp);
 8004f86:	f8c3 510c 	str.w	r5, [r3, #268]	; 0x10c
  tp->wabase = (stkalign_t *)wsp;
 8004f8a:	f8c3 311c 	str.w	r3, [r3, #284]	; 0x11c
  tp->refs      = (trefs_t)1;
 8004f8e:	f883 c122 	strb.w	ip, [r3, #290]	; 0x122
  tp->name      = name;
 8004f92:	f8c3 7118 	str.w	r7, [r3, #280]	; 0x118
  tlp->next = (thread_t *)tlp;
 8004f96:	f503 7194 	add.w	r1, r3, #296	; 0x128
  REG_INSERT(tp);
 8004f9a:	60d0      	str	r0, [r2, #12]
  tqp->next = (thread_t *)tqp;
 8004f9c:	f503 7296 	add.w	r2, r3, #300	; 0x12c
 8004fa0:	e9c3 124a 	strd	r1, r2, [r3, #296]	; 0x128
  tqp->prev = (thread_t *)tqp;
 8004fa4:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
 8004fa8:	6128      	str	r0, [r5, #16]
  chSchWakeupS(tp, MSG_OK);
 8004faa:	f7fc ff01 	bl	8001db0 <chSchWakeupS.constprop.0>
 8004fae:	f386 8811 	msr	BASEPRI, r6
  thread_t *shelltp = NULL;
 8004fb2:	4635      	mov	r5, r6
  H_LOCK(heapp);
 8004fb4:	4ea6      	ldr	r6, [pc, #664]	; (8005250 <main+0xc00>)
 8004fb6:	f8df a2ac 	ldr.w	sl, [pc, #684]	; 8005264 <main+0xc14>
 8004fba:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 8005268 <main+0xc18>
 8004fbe:	f8df 82ac 	ldr.w	r8, [pc, #684]	; 800526c <main+0xc1c>
  qp = &heapp->header;
 8004fc2:	f1a6 0708 	sub.w	r7, r6, #8
   * Normal main() thread activity, in this demo it does nothing except
   * sleeping in a loop and check the button state, when the button is
   * pressed the test procedure is launched.
   */
  while (true) {
    if (!shelltp)
 8004fc6:	b14d      	cbz	r5, 8004fdc <main+0x98c>
      shelltp = chThdCreateFromHeap(NULL, SHELL_WA_SIZE,
                                    "shell", NORMALPRIO + 1,
                                    shellThread, (void *)&shell_cfg1);
    else if (chThdTerminatedX(shelltp)) {
 8004fc8:	f895 3020 	ldrb.w	r3, [r5, #32]
 8004fcc:	2b0f      	cmp	r3, #15
 8004fce:	d07c      	beq.n	80050ca <main+0xa7a>
      chThdRelease(shelltp);    /* Recovers memory of the previous shell.   */
      shelltp = NULL;           /* Triggers spawning of a new shell.        */
    }
    chThdSleepMilliseconds(500);
 8004fd0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004fd4:	f7fd f904 	bl	80021e0 <chThdSleep>
    if (!shelltp)
 8004fd8:	2d00      	cmp	r5, #0
 8004fda:	d1f5      	bne.n	8004fc8 <main+0x978>
  H_LOCK(heapp);
 8004fdc:	4630      	mov	r0, r6
 8004fde:	f7fc ff2f 	bl	8001e40 <chMtxLock>
  while (H_NEXT(qp) != NULL) {
 8004fe2:	6863      	ldr	r3, [r4, #4]
  qp = &heapp->header;
 8004fe4:	4638      	mov	r0, r7
  while (H_NEXT(qp) != NULL) {
 8004fe6:	b90b      	cbnz	r3, 8004fec <main+0x99c>
 8004fe8:	e017      	b.n	800501a <main+0x9ca>
 8004fea:	4613      	mov	r3, r2
    if ((ahp < H_LIMIT(hp)) && (pages <= NPAGES(H_LIMIT(hp), ahp + 1U))) {
 8004fec:	6859      	ldr	r1, [r3, #4]
    ahp = (heap_header_t *)MEM_ALIGN_NEXT(H_BLOCK(hp), align) - 1U;
 8004fee:	f103 050f 	add.w	r5, r3, #15
    if ((ahp < H_LIMIT(hp)) && (pages <= NPAGES(H_LIMIT(hp), ahp + 1U))) {
 8004ff2:	1c4a      	adds	r2, r1, #1
    ahp = (heap_header_t *)MEM_ALIGN_NEXT(H_BLOCK(hp), align) - 1U;
 8004ff4:	f025 0507 	bic.w	r5, r5, #7
    if ((ahp < H_LIMIT(hp)) && (pages <= NPAGES(H_LIMIT(hp), ahp + 1U))) {
 8004ff8:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    ahp = (heap_header_t *)MEM_ALIGN_NEXT(H_BLOCK(hp), align) - 1U;
 8004ffc:	f1a5 0e08 	sub.w	lr, r5, #8
    if ((ahp < H_LIMIT(hp)) && (pages <= NPAGES(H_LIMIT(hp), ahp + 1U))) {
 8005000:	4596      	cmp	lr, r2
 8005002:	d206      	bcs.n	8005012 <main+0x9c2>
 8005004:	eba2 0c05 	sub.w	ip, r2, r5
 8005008:	ea4f 0cec 	mov.w	ip, ip, asr #3
 800500c:	f5bc 7f8c 	cmp.w	ip, #280	; 0x118
 8005010:	d863      	bhi.n	80050da <main+0xa8a>
  while (H_NEXT(qp) != NULL) {
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	4618      	mov	r0, r3
 8005016:	2a00      	cmp	r2, #0
 8005018:	d1e7      	bne.n	8004fea <main+0x99a>
  H_UNLOCK(heapp);
 800501a:	4630      	mov	r0, r6
 800501c:	f7ff fa18 	bl	8004450 <chMtxUnlock>
  if (heapp->provider != NULL) {
 8005020:	6823      	ldr	r3, [r4, #0]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d054      	beq.n	80050d0 <main+0xa80>
    ahp = heapp->provider(pages * CH_HEAP_ALIGNMENT,
 8005026:	2208      	movs	r2, #8
 8005028:	f640 00c8 	movw	r0, #2248	; 0x8c8
 800502c:	4611      	mov	r1, r2
 800502e:	4798      	blx	r3
    if (ahp != NULL) {
 8005030:	4605      	mov	r5, r0
 8005032:	2800      	cmp	r0, #0
 8005034:	d04c      	beq.n	80050d0 <main+0xa80>
      H_SIZE(hp) = size;
 8005036:	f640 03c8 	movw	r3, #2248	; 0x8c8
 800503a:	e940 4302 	strd	r4, r3, [r0, #-8]
  wsp = chHeapAllocAligned(heapp, size, PORT_WORKING_AREA_ALIGN);
  if (wsp == NULL) {
    return NULL;
  }

  thread_descriptor_t td = {
 800503e:	2381      	movs	r3, #129	; 0x81
    name,
    wsp,
    (stkalign_t *)((uint8_t *)wsp + size),
 8005040:	f605 02c8 	addw	r2, r5, #2248	; 0x8c8
  thread_descriptor_t td = {
 8005044:	9303      	str	r3, [sp, #12]
 8005046:	e9cd a500 	strd	sl, r5, [sp]
 800504a:	2320      	movs	r3, #32
 800504c:	e9cd 9804 	strd	r9, r8, [sp, #16]
 8005050:	9202      	str	r2, [sp, #8]
 8005052:	f383 8811 	msr	BASEPRI, r3
                  (uint8_t *)wsp + size,
                  CH_DBG_STACK_FILL_VALUE);
#endif

  chSysLock();
  tp = chThdCreateSuspendedI(&td);
 8005056:	4668      	mov	r0, sp
 8005058:	f7fc fcaa 	bl	80019b0 <chThdCreateSuspendedI>
  tp->flags = CH_FLAG_MODE_HEAP;
 800505c:	2301      	movs	r3, #1
 800505e:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  tp = chThdCreateSuspendedI(&td);
 8005062:	4605      	mov	r5, r0
  chSchWakeupS(tp, MSG_OK);
 8005064:	f7fc fea4 	bl	8001db0 <chSchWakeupS.constprop.0>
 8005068:	2300      	movs	r3, #0
 800506a:	f383 8811 	msr	BASEPRI, r3
 800506e:	e7af      	b.n	8004fd0 <main+0x980>
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8005070:	f04f 4c80 	mov.w	ip, #1073741824	; 0x40000000
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8005074:	f04f 0e70 	mov.w	lr, #112	; 0x70
    pwmp->tim->CCMR1 = STM32_TIM_CCMR1_OC1M(6) | STM32_TIM_CCMR1_OC1PE |
 8005078:	f646 0268 	movw	r2, #26728	; 0x6868
      rccEnableTIM4(true);
 800507c:	4b75      	ldr	r3, [pc, #468]	; (8005254 <main+0xc04>)
 800507e:	f8d3 b01c 	ldr.w	fp, [r3, #28]
 8005082:	f04b 0b04 	orr.w	fp, fp, #4
 8005086:	f8c3 b01c 	str.w	fp, [r3, #28]
 800508a:	f8d3 b01c 	ldr.w	fp, [r3, #28]
      rccResetTIM4();
 800508e:	f8d3 b010 	ldr.w	fp, [r3, #16]
 8005092:	f04b 0b04 	orr.w	fp, fp, #4
 8005096:	f8c3 b010 	str.w	fp, [r3, #16]
 800509a:	f8d3 b010 	ldr.w	fp, [r3, #16]
 800509e:	f02b 0b04 	bic.w	fp, fp, #4
 80050a2:	f8c3 b010 	str.w	fp, [r3, #16]
 80050a6:	691b      	ldr	r3, [r3, #16]
 80050a8:	4b6b      	ldr	r3, [pc, #428]	; (8005258 <main+0xc08>)
    pwmp->tim->CCMR1 = STM32_TIM_CCMR1_OC1M(6) | STM32_TIM_CCMR1_OC1PE |
 80050aa:	f8d9 b018 	ldr.w	fp, [r9, #24]
 80050ae:	f883 e31e 	strb.w	lr, [r3, #798]	; 0x31e
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80050b2:	f8c3 c180 	str.w	ip, [r3, #384]	; 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 80050b6:	f8c3 c000 	str.w	ip, [r3]
      pwmp->clock = STM32_TIMCLK1;
 80050ba:	4b68      	ldr	r3, [pc, #416]	; (800525c <main+0xc0c>)
    pwmp->tim->CCMR1 = STM32_TIM_CCMR1_OC1M(6) | STM32_TIM_CCMR1_OC1PE |
 80050bc:	f8cb 2018 	str.w	r2, [fp, #24]
      pwmp->clock = STM32_TIMCLK1;
 80050c0:	f8c9 3014 	str.w	r3, [r9, #20]
    pwmp->tim->CCMR2 = STM32_TIM_CCMR2_OC3M(6) | STM32_TIM_CCMR2_OC3PE |
 80050c4:	f8cb 201c 	str.w	r2, [fp, #28]
 80050c8:	e4f8      	b.n	8004abc <main+0x46c>
      chThdRelease(shelltp);    /* Recovers memory of the previous shell.   */
 80050ca:	4628      	mov	r0, r5
 80050cc:	f7ff fa50 	bl	8004570 <chThdRelease>
    chThdSleepMilliseconds(500);
 80050d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80050d4:	f7fd f884 	bl	80021e0 <chThdSleep>
    if (!shelltp)
 80050d8:	e780      	b.n	8004fdc <main+0x98c>
      if (ahp > hp) {
 80050da:	4573      	cmp	r3, lr
 80050dc:	d21b      	bcs.n	8005116 <main+0xac6>
        if (bpages > pages) {
 80050de:	f240 1119 	movw	r1, #281	; 0x119
        H_PAGES(hp) = NPAGES(ahp, H_BLOCK(hp));
 80050e2:	f103 0208 	add.w	r2, r3, #8
 80050e6:	ebae 0202 	sub.w	r2, lr, r2
 80050ea:	10d2      	asrs	r2, r2, #3
        if (bpages > pages) {
 80050ec:	458c      	cmp	ip, r1
        H_PAGES(hp) = NPAGES(ahp, H_BLOCK(hp));
 80050ee:	605a      	str	r2, [r3, #4]
        if (bpages > pages) {
 80050f0:	d009      	beq.n	8005106 <main+0xab6>
          H_NEXT(fp) = H_NEXT(hp);
 80050f2:	681a      	ldr	r2, [r3, #0]
          H_PAGES(fp) = (bpages - pages) - 1U;
 80050f4:	f5ac 718d 	sub.w	r1, ip, #282	; 0x11a
          fp = H_BLOCK(ahp) + pages;
 80050f8:	f605 00c8 	addw	r0, r5, #2248	; 0x8c8
          H_PAGES(fp) = (bpages - pages) - 1U;
 80050fc:	f8ce 18d4 	str.w	r1, [lr, #2260]	; 0x8d4
          H_NEXT(fp) = H_NEXT(hp);
 8005100:	f8ce 28d0 	str.w	r2, [lr, #2256]	; 0x8d0
          H_NEXT(hp) = fp;
 8005104:	6018      	str	r0, [r3, #0]
      H_SIZE(hp) = size;
 8005106:	f640 03c8 	movw	r3, #2248	; 0x8c8
      H_UNLOCK(heapp);
 800510a:	4630      	mov	r0, r6
      H_SIZE(hp) = size;
 800510c:	e9ce 4300 	strd	r4, r3, [lr]
      H_UNLOCK(heapp);
 8005110:	f7ff f99e 	bl	8004450 <chMtxUnlock>
 8005114:	e793      	b.n	800503e <main+0x9ee>
        if (H_PAGES(hp) == pages) {
 8005116:	f240 1519 	movw	r5, #281	; 0x119
 800511a:	42a9      	cmp	r1, r5
 800511c:	d00f      	beq.n	800513e <main+0xaee>
          H_PAGES(fp) = NPAGES(H_LIMIT(hp), H_BLOCK(fp));
 800511e:	f603 01d8 	addw	r1, r3, #2264	; 0x8d8
          H_NEXT(fp) = H_NEXT(hp);
 8005122:	681d      	ldr	r5, [r3, #0]
          H_PAGES(fp) = NPAGES(H_LIMIT(hp), H_BLOCK(fp));
 8005124:	1a52      	subs	r2, r2, r1
 8005126:	10d2      	asrs	r2, r2, #3
          fp = H_BLOCK(hp) + pages;
 8005128:	f503 610d 	add.w	r1, r3, #2256	; 0x8d0
          H_NEXT(fp) = H_NEXT(hp);
 800512c:	f8c3 58d0 	str.w	r5, [r3, #2256]	; 0x8d0
          H_PAGES(fp) = NPAGES(H_LIMIT(hp), H_BLOCK(fp));
 8005130:	f8c3 28d4 	str.w	r2, [r3, #2260]	; 0x8d4
          H_NEXT(qp) = fp;
 8005134:	469e      	mov	lr, r3
 8005136:	f103 0508 	add.w	r5, r3, #8
 800513a:	6001      	str	r1, [r0, #0]
 800513c:	e7e3      	b.n	8005106 <main+0xab6>
          H_NEXT(qp) = H_NEXT(hp);
 800513e:	461d      	mov	r5, r3
 8005140:	f855 2b08 	ldr.w	r2, [r5], #8
 8005144:	469e      	mov	lr, r3
 8005146:	6002      	str	r2, [r0, #0]
 8005148:	e7dd      	b.n	8005106 <main+0xab6>
    regCR1 &= (uint16_t)~(I2C_CR1_SMBUS|I2C_CR1_SMBTYPE);
 800514a:	f023 030a 	bic.w	r3, r3, #10
 800514e:	b29b      	uxth	r3, r3
 8005150:	e682      	b.n	8004e58 <main+0x808>
    regCR1 |= (I2C_CR1_SMBUS|I2C_CR1_SMBTYPE);
 8005152:	f043 030a 	orr.w	r3, r3, #10
 8005156:	e67f      	b.n	8004e58 <main+0x808>
 8005158:	f023 0308 	bic.w	r3, r3, #8
 800515c:	b29b      	uxth	r3, r3
    regCR1 &= (uint16_t)~(I2C_CR1_SMBTYPE);
 800515e:	f043 0302 	orr.w	r3, r3, #2
 8005162:	e679      	b.n	8004e58 <main+0x808>
  else if (clock_speed <= 400000) {
 8005164:	4e3e      	ldr	r6, [pc, #248]	; (8005260 <main+0xc10>)
 8005166:	42b0      	cmp	r0, r6
 8005168:	f73f ae69 	bgt.w	8004e3e <main+0x7ee>
    if (duty == FAST_DUTY_CYCLE_2) {
 800516c:	f1bc 0f02 	cmp.w	ip, #2
 8005170:	d07e      	beq.n	8005270 <main+0xc20>
    else if (duty == FAST_DUTY_CYCLE_16_9) {
 8005172:	f1bc 0f03 	cmp.w	ip, #3
 8005176:	f000 8083 	beq.w	8005280 <main+0xc30>
  regCCR = 0;
 800517a:	4618      	mov	r0, r3
  clock_div = I2C_CCR_CCR;
 800517c:	f640 73ff 	movw	r3, #4095	; 0xfff
    dp->TRISE = (I2C_CLK_FREQ * 300 / 1000) + 1;
 8005180:	260b      	movs	r6, #11
    regCCR |= (I2C_CCR_FS | (clock_div & I2C_CCR_CCR));
 8005182:	4303      	orrs	r3, r0
 8005184:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    dp->TRISE = (I2C_CLK_FREQ * 300 / 1000) + 1;
 8005188:	6216      	str	r6, [r2, #32]
 800518a:	e658      	b.n	8004e3e <main+0x7ee>
      icup->tim->CCER = STM32_TIM_CCER_CC1E | STM32_TIM_CCER_CC1P |
 800518c:	2213      	movs	r2, #19
 800518e:	621a      	str	r2, [r3, #32]
 8005190:	e553      	b.n	8004c3a <main+0x5ea>
    icup->tim->CCMR1 = STM32_TIM_CCMR1_CC1S(2) | STM32_TIM_CCMR1_CC2S(1);
 8005192:	f44f 7081 	mov.w	r0, #258	; 0x102
    icup->tim->SMCR  = STM32_TIM_SMCR_TS(6) | STM32_TIM_SMCR_SMS(4);
 8005196:	2164      	movs	r1, #100	; 0x64
    if (icup->config->mode == ICU_INPUT_ACTIVE_HIGH)
 8005198:	7812      	ldrb	r2, [r2, #0]
    icup->tim->CCMR1 = STM32_TIM_CCMR1_CC1S(2) | STM32_TIM_CCMR1_CC2S(1);
 800519a:	6198      	str	r0, [r3, #24]
    icup->tim->SMCR  = STM32_TIM_SMCR_TS(6) | STM32_TIM_SMCR_SMS(4);
 800519c:	6099      	str	r1, [r3, #8]
    if (icup->config->mode == ICU_INPUT_ACTIVE_HIGH)
 800519e:	b95a      	cbnz	r2, 80051b8 <main+0xb68>
      icup->tim->CCER = STM32_TIM_CCER_CC1E | STM32_TIM_CCER_CC1P |
 80051a0:	2213      	movs	r2, #19
 80051a2:	621a      	str	r2, [r3, #32]
    icup->wccrp = &icup->tim->CCR[0];
 80051a4:	f103 0234 	add.w	r2, r3, #52	; 0x34
    icup->pccrp = &icup->tim->CCR[1];
 80051a8:	3338      	adds	r3, #56	; 0x38
 80051aa:	e9ca 2304 	strd	r2, r3, [sl, #16]
 80051ae:	e549      	b.n	8004c44 <main+0x5f4>
    icup->tim->ARR = 0xFFFFFFFFU;
 80051b0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80051b4:	62d9      	str	r1, [r3, #44]	; 0x2c
 80051b6:	e531      	b.n	8004c1c <main+0x5cc>
      icup->tim->CCER = STM32_TIM_CCER_CC1E |
 80051b8:	2231      	movs	r2, #49	; 0x31
 80051ba:	621a      	str	r2, [r3, #32]
 80051bc:	e7f2      	b.n	80051a4 <main+0xb54>
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80051be:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80051c2:	2770      	movs	r7, #112	; 0x70
      rccEnableTIM2(true);
 80051c4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80051c8:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80051cc:	69d9      	ldr	r1, [r3, #28]
 80051ce:	f041 0101 	orr.w	r1, r1, #1
 80051d2:	61d9      	str	r1, [r3, #28]
 80051d4:	69d9      	ldr	r1, [r3, #28]
      rccResetTIM2();
 80051d6:	6919      	ldr	r1, [r3, #16]
 80051d8:	f041 0101 	orr.w	r1, r1, #1
 80051dc:	6119      	str	r1, [r3, #16]
 80051de:	6919      	ldr	r1, [r3, #16]
 80051e0:	f021 0101 	bic.w	r1, r1, #1
 80051e4:	6119      	str	r1, [r3, #16]
 80051e6:	691b      	ldr	r3, [r3, #16]
      icup->clock = STM32_TIMCLK1;
 80051e8:	491c      	ldr	r1, [pc, #112]	; (800525c <main+0xc0c>)
 80051ea:	4b1b      	ldr	r3, [pc, #108]	; (8005258 <main+0xc08>)
 80051ec:	f883 731c 	strb.w	r7, [r3, #796]	; 0x31c
 80051f0:	f8ca 1008 	str.w	r1, [sl, #8]
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80051f4:	f8c3 0180 	str.w	r0, [r3, #384]	; 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 80051f8:	6018      	str	r0, [r3, #0]
 80051fa:	e4fb      	b.n	8004bf4 <main+0x5a4>
    pwmp->tim->SR   = ~(2 << channel);
 80051fc:	f06f 0108 	mvn.w	r1, #8
    pwmp->tim->DIER = dier | (2 << channel);
 8005200:	f043 0308 	orr.w	r3, r3, #8
    pwmp->tim->SR   = ~(2 << channel);
 8005204:	6111      	str	r1, [r2, #16]
    pwmp->tim->DIER = dier | (2 << channel);
 8005206:	60d3      	str	r3, [r2, #12]
 8005208:	e4e0      	b.n	8004bcc <main+0x57c>
      if (icup->config->width_cb != NULL)
 800520a:	6890      	ldr	r0, [r2, #8]
 800520c:	2800      	cmp	r0, #0
 800520e:	f47f ad45 	bne.w	8004c9c <main+0x64c>
      dier |= STM32_TIM_DIER_CC2IE;
 8005212:	f043 0304 	orr.w	r3, r3, #4
 8005216:	e543      	b.n	8004ca0 <main+0x650>
      dier |= STM32_TIM_DIER_CC1IE;
 8005218:	f043 0302 	orr.w	r3, r3, #2
 800521c:	e540      	b.n	8004ca0 <main+0x650>
 800521e:	bf00      	nop
 8005220:	08006fdc 	.word	0x08006fdc
 8005224:	20000db4 	.word	0x20000db4
 8005228:	20000800 	.word	0x20000800
 800522c:	40011000 	.word	0x40011000
 8005230:	408d70a4 	.word	0x408d70a4
 8005234:	0007a120 	.word	0x0007a120
 8005238:	40010800 	.word	0x40010800
 800523c:	40010c00 	.word	0x40010c00
 8005240:	20001280 	.word	0x20001280
 8005244:	08002201 	.word	0x08002201
 8005248:	08000251 	.word	0x08000251
 800524c:	08006fe4 	.word	0x08006fe4
 8005250:	20000fe0 	.word	0x20000fe0
 8005254:	40021000 	.word	0x40021000
 8005258:	e000e100 	.word	0xe000e100
 800525c:	044aa200 	.word	0x044aa200
 8005260:	00061a80 	.word	0x00061a80
 8005264:	08006eb0 	.word	0x08006eb0
 8005268:	08003fb1 	.word	0x08003fb1
 800526c:	08007380 	.word	0x08007380
      clock_div = (uint16_t)(STM32_PCLK1 / (clock_speed * 3));
 8005270:	4e09      	ldr	r6, [pc, #36]	; (8005298 <main+0xc48>)
 8005272:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8005276:	fbb6 f6f0 	udiv	r6, r6, r0
  regCCR = 0;
 800527a:	4618      	mov	r0, r3
      clock_div = (uint16_t)(STM32_PCLK1 / (clock_speed * 3));
 800527c:	b2b3      	uxth	r3, r6
 800527e:	e77f      	b.n	8005180 <main+0xb30>
      clock_div = (uint16_t)(STM32_PCLK1 / (clock_speed * 25));
 8005280:	2319      	movs	r3, #25
 8005282:	fb03 f600 	mul.w	r6, r3, r0
 8005286:	4b04      	ldr	r3, [pc, #16]	; (8005298 <main+0xc48>)
      regCCR |= I2C_CCR_DUTY;
 8005288:	f44f 4080 	mov.w	r0, #16384	; 0x4000
      clock_div = (uint16_t)(STM32_PCLK1 / (clock_speed * 25));
 800528c:	fbb3 f3f6 	udiv	r3, r3, r6
 8005290:	b29b      	uxth	r3, r3
      regCCR |= I2C_CCR_DUTY;
 8005292:	e775      	b.n	8005180 <main+0xb30>
  efs->vmt      = eepdev->efsvmt;
 8005294:	6873      	ldr	r3, [r6, #4]
 8005296:	deff      	udf	#255	; 0xff
 8005298:	02255100 	.word	0x02255100
 800529c:	00000000 	.word	0x00000000

080052a0 <cmd_threads>:
static void cmd_threads(BaseSequentialStream *chp, int argc, char *argv[]) {
  static const char *states[] = {CH_STATE_NAMES};
  thread_t *tp;

  (void)argv;
  if (argc > 0) {
 80052a0:	2900      	cmp	r1, #0
 80052a2:	dc4d      	bgt.n	8005340 <cmd_threads+0xa0>
static void cmd_threads(BaseSequentialStream *chp, int argc, char *argv[]) {
 80052a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    shellUsage(chp, "threads");
    return;
  }
  chprintf(chp, "stklimit    stack     addr refs prio     state         name\r\n" SHELL_NEWLINE_STR);
 80052a8:	4927      	ldr	r1, [pc, #156]	; (8005348 <cmd_threads+0xa8>)
static void cmd_threads(BaseSequentialStream *chp, int argc, char *argv[]) {
 80052aa:	b087      	sub	sp, #28
 80052ac:	4605      	mov	r5, r0
 80052ae:	2620      	movs	r6, #32
  chprintf(chp, "stklimit    stack     addr refs prio     state         name\r\n" SHELL_NEWLINE_STR);
 80052b0:	f7fd fa1e 	bl	80026f0 <chprintf>
 80052b4:	f386 8811 	msr	BASEPRI, r6
 */
thread_t *chRegFirstThread(void) {
  thread_t *tp;

  chSysLock();
  tp = ch.rlist.newer;
 80052b8:	4f24      	ldr	r7, [pc, #144]	; (800534c <cmd_threads+0xac>)
 80052ba:	2200      	movs	r2, #0
 80052bc:	68fc      	ldr	r4, [r7, #12]
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->refs++;
 80052be:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 80052c2:	3301      	adds	r3, #1
 80052c4:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
 80052c8:	f382 8811 	msr	BASEPRI, r2
#endif
  chSysUnlock();

  return tp;
 80052cc:	f8df a088 	ldr.w	sl, [pc, #136]	; 8005358 <cmd_threads+0xb8>
#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
    uint32_t stklimit = (uint32_t)tp->wabase;
#else
    uint32_t stklimit = 0U;
#endif
    chprintf(chp, "%08lx %08lx %08lx %4lu %4lu %9s %12s" SHELL_NEWLINE_STR,
 80052d0:	f8df 9088 	ldr.w	r9, [pc, #136]	; 800535c <cmd_threads+0xbc>
 80052d4:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8005360 <cmd_threads+0xc0>
 80052d8:	e00b      	b.n	80052f2 <cmd_threads+0x52>
    ntp = NULL;
  }
#if CH_CFG_USE_DYNAMIC == TRUE
  else {
    chDbgAssert(ntp->refs < (trefs_t)255, "too many references");
    ntp->refs++;
 80052da:	f89b 3022 	ldrb.w	r3, [fp, #34]	; 0x22
 80052de:	2200      	movs	r2, #0
 80052e0:	3301      	adds	r3, #1
 80052e2:	f88b 3022 	strb.w	r3, [fp, #34]	; 0x22
 80052e6:	f382 8811 	msr	BASEPRI, r2
  }
#endif
  chSysUnlock();
#if CH_CFG_USE_DYNAMIC == TRUE
  chThdRelease(tp);
 80052ea:	4620      	mov	r0, r4
 80052ec:	f7ff f940 	bl	8004570 <chThdRelease>
 80052f0:	465c      	mov	r4, fp
             stklimit, (uint32_t)tp->ctx.sp, (uint32_t)tp,
             (uint32_t)tp->refs - 1, (uint32_t)tp->prio, states[tp->state],
             tp->name == NULL ? "" : tp->name);
 80052f2:	69a1      	ldr	r1, [r4, #24]
             (uint32_t)tp->refs - 1, (uint32_t)tp->prio, states[tp->state],
 80052f4:	f894 3020 	ldrb.w	r3, [r4, #32]
    chprintf(chp, "%08lx %08lx %08lx %4lu %4lu %9s %12s" SHELL_NEWLINE_STR,
 80052f8:	2900      	cmp	r1, #0
 80052fa:	bf08      	it	eq
 80052fc:	4649      	moveq	r1, r9
             (uint32_t)tp->refs - 1, (uint32_t)tp->prio, states[tp->state],
 80052fe:	f894 0022 	ldrb.w	r0, [r4, #34]	; 0x22
 8005302:	f8d4 c008 	ldr.w	ip, [r4, #8]
    chprintf(chp, "%08lx %08lx %08lx %4lu %4lu %9s %12s" SHELL_NEWLINE_STR,
 8005306:	f85a e023 	ldr.w	lr, [sl, r3, lsl #2]
 800530a:	3801      	subs	r0, #1
    uint32_t stklimit = (uint32_t)tp->wabase;
 800530c:	69e2      	ldr	r2, [r4, #28]
    chprintf(chp, "%08lx %08lx %08lx %4lu %4lu %9s %12s" SHELL_NEWLINE_STR,
 800530e:	6963      	ldr	r3, [r4, #20]
 8005310:	e9cd e103 	strd	lr, r1, [sp, #12]
 8005314:	e9cd 0c01 	strd	r0, ip, [sp, #4]
 8005318:	4641      	mov	r1, r8
 800531a:	4628      	mov	r0, r5
 800531c:	9400      	str	r4, [sp, #0]
 800531e:	f7fd f9e7 	bl	80026f0 <chprintf>
 8005322:	f386 8811 	msr	BASEPRI, r6
  ntp = tp->newer;
 8005326:	f8d4 b00c 	ldr.w	fp, [r4, #12]
  if (ntp == (thread_t *)&ch.rlist) {
 800532a:	45bb      	cmp	fp, r7
 800532c:	d1d5      	bne.n	80052da <cmd_threads+0x3a>
 800532e:	2300      	movs	r3, #0
 8005330:	f383 8811 	msr	BASEPRI, r3
  chThdRelease(tp);
 8005334:	4620      	mov	r0, r4
    tp = chRegNextThread(tp);
  } while (tp != NULL);
}
 8005336:	b007      	add	sp, #28
 8005338:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800533c:	f7ff b918 	b.w	8004570 <chThdRelease>
    shellUsage(chp, "threads");
 8005340:	4a03      	ldr	r2, [pc, #12]	; (8005350 <cmd_threads+0xb0>)
 8005342:	4904      	ldr	r1, [pc, #16]	; (8005354 <cmd_threads+0xb4>)
 8005344:	f7fd b9d4 	b.w	80026f0 <chprintf>
 8005348:	08006ff4 	.word	0x08006ff4
 800534c:	20000e30 	.word	0x20000e30
 8005350:	08006fec 	.word	0x08006fec
 8005354:	08006d24 	.word	0x08006d24
 8005358:	080073b8 	.word	0x080073b8
 800535c:	0800695c 	.word	0x0800695c
 8005360:	08007034 	.word	0x08007034
	...

08005370 <__fitted_write>:
}

/**
 * @brief   Write data that can be fitted in one page boundary
 */
static msg_t __fitted_write(void *ip, const uint8_t *data, size_t len, uint32_t *written) {
 8005370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  return ((EepromFileStream *)ip)->position;
 8005374:	e9d0 c402 	ldrd	ip, r4, [r0, #8]
  tmo = ((txbytes + rxbytes + 1) * bitsinbyte * 1000);
 8005378:	f242 7710 	movw	r7, #10000	; 0x2710
static msg_t __fitted_write(void *ip, const uint8_t *data, size_t len, uint32_t *written) {
 800537c:	4698      	mov	r8, r3
 800537e:	4606      	mov	r6, r0
  eeprom_split_addr(eepcfg->write_buf, (offset + eepcfg->barrier_low));
 8005380:	6820      	ldr	r0, [r4, #0]
 8005382:	69a3      	ldr	r3, [r4, #24]
  tmo = ((txbytes + rxbytes + 1) * bitsinbyte * 1000);
 8005384:	f102 0e03 	add.w	lr, r2, #3
  eeprom_split_addr(eepcfg->write_buf, (offset + eepcfg->barrier_low));
 8005388:	4460      	add	r0, ip
  tmo = ((txbytes + rxbytes + 1) * bitsinbyte * 1000);
 800538a:	fb07 f70e 	mul.w	r7, r7, lr
  eeprom_split_addr(eepcfg->write_buf, (offset + eepcfg->barrier_low));
 800538e:	0a00      	lsrs	r0, r0, #8
 8005390:	7018      	strb	r0, [r3, #0]
 8005392:	6820      	ldr	r0, [r4, #0]
 8005394:	69a3      	ldr	r3, [r4, #24]
  tmo /= EEPROM_I2C_CLOCK;
 8005396:	f8df e0bc 	ldr.w	lr, [pc, #188]	; 8005454 <__fitted_write+0xe4>
  eeprom_split_addr(eepcfg->write_buf, (offset + eepcfg->barrier_low));
 800539a:	4460      	add	r0, ip
  tmo /= EEPROM_I2C_CLOCK;
 800539c:	09ff      	lsrs	r7, r7, #7
  eeprom_split_addr(eepcfg->write_buf, (offset + eepcfg->barrier_low));
 800539e:	7058      	strb	r0, [r3, #1]
  tmo /= EEPROM_I2C_CLOCK;
 80053a0:	fbae 3707 	umull	r3, r7, lr, r7
  memcpy(&(eepcfg->write_buf[2]), data, len);
 80053a4:	69a0      	ldr	r0, [r4, #24]
static msg_t __fitted_write(void *ip, const uint8_t *data, size_t len, uint32_t *written) {
 80053a6:	b087      	sub	sp, #28
  tmo /= EEPROM_I2C_CLOCK;
 80053a8:	093b      	lsrs	r3, r7, #4
  memcpy(&(eepcfg->write_buf[2]), data, len);
 80053aa:	3002      	adds	r0, #2
static msg_t __fitted_write(void *ip, const uint8_t *data, size_t len, uint32_t *written) {
 80053ac:	4615      	mov	r5, r2
  tmo /= EEPROM_I2C_CLOCK;
 80053ae:	9305      	str	r3, [sp, #20]
  memcpy(&(eepcfg->write_buf[2]), data, len);
 80053b0:	f7fa ff5c 	bl	800026c <memcpy>
 */
void i2cAcquireBus(I2CDriver *i2cp) {

  osalDbgCheck(i2cp != NULL);

  osalMutexLock(&i2cp->mutex);
 80053b4:	6920      	ldr	r0, [r4, #16]
static msg_t __fitted_write(void *ip, const uint8_t *data, size_t len, uint32_t *written) {
 80053b6:	46c1      	mov	r9, r8
 * @api
 */
static inline void osalMutexLock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxLock(mp);
 80053b8:	300c      	adds	r0, #12
 80053ba:	f7fc fd41 	bl	8001e40 <chMtxLock>
 80053be:	2220      	movs	r2, #32
  status = i2cMasterTransmitTimeout(eepcfg->i2cp, eepcfg->addr,
 80053c0:	f8d4 8010 	ldr.w	r8, [r4, #16]
 80053c4:	f8b4 a014 	ldrh.w	sl, [r4, #20]
                                    eepcfg->write_buf, (len + 2), NULL, 0, tmo);
 80053c8:	f8d4 b018 	ldr.w	fp, [r4, #24]
 80053cc:	f382 8811 	msr	BASEPRI, r2
  return TIME_MS2I(tmo);
 80053d0:	f44f 6cfa 	mov.w	ip, #2000	; 0x7d0
  i2cp->errors = I2C_NO_ERROR;
 80053d4:	2700      	movs	r7, #0
  i2cp->state = I2C_ACTIVE_TX;
 80053d6:	2203      	movs	r2, #3
 80053d8:	f240 30e7 	movw	r0, #999	; 0x3e7
 80053dc:	2100      	movs	r1, #0
  tmo += 10; /* some additional milliseconds to be safer */
 80053de:	9b05      	ldr	r3, [sp, #20]
 80053e0:	f888 2000 	strb.w	r2, [r8]
 80053e4:	330a      	adds	r3, #10
  return TIME_MS2I(tmo);
 80053e6:	fbec 0103 	umlal	r0, r1, ip, r3
 80053ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80053ee:	2300      	movs	r3, #0
  i2cp->errors = I2C_NO_ERROR;
 80053f0:	f8c8 7008 	str.w	r7, [r8, #8]
 80053f4:	f7fb ffc0 	bl	8001378 <__aeabi_uldivmod>
  systime_t tmo = calc_timeout(eepcfg->i2cp, (len + 2), 0);
 80053f8:	1cab      	adds	r3, r5, #2
  rdymsg = i2c_lld_master_transmit_timeout(i2cp, addr, txbuf, txbytes,
 80053fa:	4651      	mov	r1, sl
  status = i2cMasterTransmitTimeout(eepcfg->i2cp, eepcfg->addr,
 80053fc:	9002      	str	r0, [sp, #8]
 80053fe:	465a      	mov	r2, fp
 8005400:	4640      	mov	r0, r8
 8005402:	e9cd 7700 	strd	r7, r7, [sp]
 8005406:	f7fc ff4b 	bl	80022a0 <i2c_lld_master_transmit_timeout>
 800540a:	4682      	mov	sl, r0
    i2cp->state = I2C_LOCKED;
 800540c:	3001      	adds	r0, #1
 800540e:	bf14      	ite	ne
 8005410:	2302      	movne	r3, #2
 8005412:	2305      	moveq	r3, #5
 8005414:	f888 3000 	strb.w	r3, [r8]
 8005418:	f387 8811 	msr	BASEPRI, r7
 */
void i2cReleaseBus(I2CDriver *i2cp) {

  osalDbgCheck(i2cp != NULL);

  osalMutexUnlock(&i2cp->mutex);
 800541c:	6920      	ldr	r0, [r4, #16]
 * @api
 */
static inline void osalMutexUnlock(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxUnlock(mp);
 800541e:	300c      	adds	r0, #12
 8005420:	f7ff f816 	bl	8004450 <chMtxUnlock>
  chThdSleep(eepcfg->write_time);
 8005424:	89e0      	ldrh	r0, [r4, #14]
 8005426:	f7fc fedb 	bl	80021e0 <chThdSleep>

  osalDbgAssert(len > 0, "len must be greater than 0");

  status = eeprom_write(((I2CEepromFileStream *)ip)->cfg,
                        eepfs_getposition(ip), data, len);
  if (status == MSG_OK) {
 800542a:	f1ba 0f00 	cmp.w	sl, #0
 800542e:	d003      	beq.n	8005438 <__fitted_write+0xc8>
    *written += len;
    eepfs_lseek(ip, eepfs_getposition(ip) + len);
  }

  return status;
}
 8005430:	4650      	mov	r0, sl
 8005432:	b007      	add	sp, #28
 8005434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    *written += len;
 8005438:	f8d9 3000 	ldr.w	r3, [r9]
    eepfs_lseek(ip, eepfs_getposition(ip) + len);
 800543c:	4630      	mov	r0, r6
    *written += len;
 800543e:	442b      	add	r3, r5
 8005440:	f8c9 3000 	str.w	r3, [r9]
    eepfs_lseek(ip, eepfs_getposition(ip) + len);
 8005444:	68b1      	ldr	r1, [r6, #8]
 8005446:	4429      	add	r1, r5
 8005448:	f7fc fc92 	bl	8001d70 <eepfs_lseek>
}
 800544c:	4650      	mov	r0, sl
 800544e:	b007      	add	sp, #28
 8005450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005454:	014f8b59 	.word	0x014f8b59
	...

08005460 <write>:
 *            aligned to EEPROM page boundaries.
 */
static size_t write(void *ip, const uint8_t *bp, size_t n) {

  size_t   len = 0;      /* bytes to be written per transaction */
  uint32_t written = 0;  /* total bytes successfully written */
 8005460:	2300      	movs	r3, #0
static size_t write(void *ip, const uint8_t *bp, size_t n) {
 8005462:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005466:	b082      	sub	sp, #8
  uint32_t firstpage;
  uint32_t lastpage;

  osalDbgCheck((ip != NULL) && (((EepromFileStream *)ip)->vmt != NULL));

  if (n == 0)
 8005468:	4614      	mov	r4, r2
  uint32_t written = 0;  /* total bytes successfully written */
 800546a:	9301      	str	r3, [sp, #4]
  if (n == 0)
 800546c:	b91a      	cbnz	r2, 8005476 <write+0x16>
      __fitted_write(ip, bp, len, &written);
    }
  }

  return written;
}
 800546e:	4620      	mov	r0, r4
 8005470:	b002      	add	sp, #8
 8005472:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005476:	4606      	mov	r6, r0
msg_t eepfs_getposition(void *ip) {
 8005478:	460d      	mov	r5, r1
  if (((size_t)eepfs_getposition(ip) + n) > (size_t)eepfs_getsize(ip))
 800547a:	f7fc fc89 	bl	8001d90 <eepfs_getsize>
  return ((EepromFileStream *)ip)->position;
 800547e:	68b2      	ldr	r2, [r6, #8]
 8005480:	18a3      	adds	r3, r4, r2
 8005482:	4283      	cmp	r3, r0
 8005484:	d82e      	bhi.n	80054e4 <write+0x84>
  pagesize  =  ((EepromFileStream *)ip)->cfg->pagesize;
 8005486:	68f3      	ldr	r3, [r6, #12]
  firstpage = (((EepromFileStream *)ip)->cfg->barrier_low +
 8005488:	6819      	ldr	r1, [r3, #0]
               eepfs_getposition(ip)) / pagesize;
 800548a:	899f      	ldrh	r7, [r3, #12]
  firstpage = (((EepromFileStream *)ip)->cfg->barrier_low +
 800548c:	440a      	add	r2, r1
               eepfs_getposition(ip) + n - 1) / pagesize;
 800548e:	1e51      	subs	r1, r2, #1
 8005490:	4421      	add	r1, r4
  lastpage  = (((EepromFileStream *)ip)->cfg->barrier_low +
 8005492:	fbb1 f1f7 	udiv	r1, r1, r7
  firstpage = (((EepromFileStream *)ip)->cfg->barrier_low +
 8005496:	fbb2 f3f7 	udiv	r3, r2, r7
  if (firstpage == lastpage) {
 800549a:	428b      	cmp	r3, r1
 800549c:	d028      	beq.n	80054f0 <write+0x90>
    len =  ((firstpage + 1) * pagesize) - eepfs_getposition(ip);
 800549e:	fb03 7307 	mla	r3, r3, r7, r7
    len -= ((EepromFileStream *)ip)->cfg->barrier_low;
 80054a2:	eba3 0802 	sub.w	r8, r3, r2
    if (__fitted_write(ip, bp, len, &written) != MSG_OK)
 80054a6:	4642      	mov	r2, r8
 80054a8:	4629      	mov	r1, r5
 80054aa:	4630      	mov	r0, r6
 80054ac:	ab01      	add	r3, sp, #4
 80054ae:	f7ff ff5f 	bl	8005370 <__fitted_write>
 80054b2:	b990      	cbnz	r0, 80054da <write+0x7a>
    while ((n - written) > pagesize) {
 80054b4:	9b01      	ldr	r3, [sp, #4]
    bp += len;
 80054b6:	4445      	add	r5, r8
    while ((n - written) > pagesize) {
 80054b8:	1ae2      	subs	r2, r4, r3
 80054ba:	4297      	cmp	r7, r2
 80054bc:	d304      	bcc.n	80054c8 <write+0x68>
 80054be:	e01f      	b.n	8005500 <write+0xa0>
 80054c0:	9b01      	ldr	r3, [sp, #4]
 80054c2:	1ae2      	subs	r2, r4, r3
 80054c4:	4297      	cmp	r7, r2
 80054c6:	d21b      	bcs.n	8005500 <write+0xa0>
      if (__fitted_write(ip, bp, len, &written) != MSG_OK)
 80054c8:	4629      	mov	r1, r5
 80054ca:	463a      	mov	r2, r7
 80054cc:	4630      	mov	r0, r6
 80054ce:	ab01      	add	r3, sp, #4
 80054d0:	f7ff ff4e 	bl	8005370 <__fitted_write>
      bp += len;
 80054d4:	443d      	add	r5, r7
      if (__fitted_write(ip, bp, len, &written) != MSG_OK)
 80054d6:	2800      	cmp	r0, #0
 80054d8:	d0f2      	beq.n	80054c0 <write+0x60>
  return written;
 80054da:	9c01      	ldr	r4, [sp, #4]
}
 80054dc:	4620      	mov	r0, r4
 80054de:	b002      	add	sp, #8
 80054e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (n == 0)
 80054e4:	1a84      	subs	r4, r0, r2
 80054e6:	d1ce      	bne.n	8005486 <write+0x26>
}
 80054e8:	4620      	mov	r0, r4
 80054ea:	b002      	add	sp, #8
 80054ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __fitted_write(ip, bp, len, &written);
 80054f0:	4622      	mov	r2, r4
 80054f2:	4629      	mov	r1, r5
 80054f4:	4630      	mov	r0, r6
 80054f6:	ab01      	add	r3, sp, #4
 80054f8:	f7ff ff3a 	bl	8005370 <__fitted_write>
    return written;
 80054fc:	9c01      	ldr	r4, [sp, #4]
 80054fe:	e7b6      	b.n	800546e <write+0xe>
    if (len == 0)
 8005500:	b90a      	cbnz	r2, 8005506 <write+0xa6>
 8005502:	461c      	mov	r4, r3
 8005504:	e7b3      	b.n	800546e <write+0xe>
      __fitted_write(ip, bp, len, &written);
 8005506:	4629      	mov	r1, r5
 8005508:	4630      	mov	r0, r6
 800550a:	ab01      	add	r3, sp, #4
 800550c:	f7ff ff30 	bl	8005370 <__fitted_write>
 8005510:	e7e3      	b.n	80054da <write+0x7a>
 8005512:	bf00      	nop
	...

08005520 <read>:
static size_t read(void *ip, uint8_t *bp, size_t n) {
  msg_t status = MSG_OK;

  osalDbgCheck((ip != NULL) && (((EepromFileStream *)ip)->vmt != NULL));

  if (n == 0)
 8005520:	b90a      	cbnz	r2, 8005526 <read+0x6>
    return 0;
 8005522:	2000      	movs	r0, #0
    return 0;
  else {
    eepfs_lseek(ip, (eepfs_getposition(ip) + n));
    return n;
  }
}
 8005524:	4770      	bx	lr
static size_t read(void *ip, uint8_t *bp, size_t n) {
 8005526:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800552a:	4605      	mov	r5, r0
 800552c:	b089      	sub	sp, #36	; 0x24
 800552e:	460e      	mov	r6, r1
 8005530:	4614      	mov	r4, r2
  if (((size_t)eepfs_getposition(ip) + n) > (size_t)eepfs_getsize(ip))
 8005532:	f7fc fc2d 	bl	8001d90 <eepfs_getsize>
 8005536:	68a9      	ldr	r1, [r5, #8]
 8005538:	1853      	adds	r3, r2, r1
 800553a:	4283      	cmp	r3, r0
 800553c:	d85b      	bhi.n	80055f6 <read+0xd6>
  if (n == 1) {
 800553e:	2c01      	cmp	r4, #1
 8005540:	d05c      	beq.n	80055fc <read+0xdc>
  tmo = ((txbytes + rxbytes + 1) * bitsinbyte * 1000);
 8005542:	f242 7310 	movw	r3, #10000	; 0x2710
  status  = eeprom_read(((I2CEepromFileStream *)ip)->cfg,
 8005546:	68ef      	ldr	r7, [r5, #12]
  tmo = ((txbytes + rxbytes + 1) * bitsinbyte * 1000);
 8005548:	f104 0c03 	add.w	ip, r4, #3
  eeprom_split_addr(eepcfg->write_buf, (offset + eepcfg->barrier_low));
 800554c:	6838      	ldr	r0, [r7, #0]
 800554e:	69ba      	ldr	r2, [r7, #24]
 8005550:	4408      	add	r0, r1
  tmo = ((txbytes + rxbytes + 1) * bitsinbyte * 1000);
 8005552:	fb03 f30c 	mul.w	r3, r3, ip
  eeprom_split_addr(eepcfg->write_buf, (offset + eepcfg->barrier_low));
 8005556:	0a00      	lsrs	r0, r0, #8
 8005558:	7010      	strb	r0, [r2, #0]
 800555a:	6838      	ldr	r0, [r7, #0]
  tmo /= EEPROM_I2C_CLOCK;
 800555c:	4a3c      	ldr	r2, [pc, #240]	; (8005650 <read+0x130>)
  eeprom_split_addr(eepcfg->write_buf, (offset + eepcfg->barrier_low));
 800555e:	4401      	add	r1, r0
  tmo /= EEPROM_I2C_CLOCK;
 8005560:	09db      	lsrs	r3, r3, #7
  eeprom_split_addr(eepcfg->write_buf, (offset + eepcfg->barrier_low));
 8005562:	69b8      	ldr	r0, [r7, #24]
  tmo /= EEPROM_I2C_CLOCK;
 8005564:	fba2 2303 	umull	r2, r3, r2, r3
  eeprom_split_addr(eepcfg->write_buf, (offset + eepcfg->barrier_low));
 8005568:	7041      	strb	r1, [r0, #1]
  osalMutexLock(&i2cp->mutex);
 800556a:	6938      	ldr	r0, [r7, #16]
  tmo /= EEPROM_I2C_CLOCK;
 800556c:	091b      	lsrs	r3, r3, #4
  chMtxLock(mp);
 800556e:	300c      	adds	r0, #12
 8005570:	9305      	str	r3, [sp, #20]
 8005572:	f7fc fc65 	bl	8001e40 <chMtxLock>
 8005576:	2220      	movs	r2, #32
  status = i2cMasterTransmitTimeout(eepcfg->i2cp, eepcfg->addr,
 8005578:	f8d7 8010 	ldr.w	r8, [r7, #16]
 800557c:	f8b7 a014 	ldrh.w	sl, [r7, #20]
                                    eepcfg->write_buf, 2, data, len, tmo);
 8005580:	f8d7 b018 	ldr.w	fp, [r7, #24]
 8005584:	f382 8811 	msr	BASEPRI, r2
  return TIME_MS2I(tmo);
 8005588:	f44f 6cfa 	mov.w	ip, #2000	; 0x7d0
  i2cp->state = I2C_ACTIVE_TX;
 800558c:	2203      	movs	r2, #3
  i2cp->errors = I2C_NO_ERROR;
 800558e:	f04f 0900 	mov.w	r9, #0
 8005592:	f240 30e7 	movw	r0, #999	; 0x3e7
 8005596:	2100      	movs	r1, #0
  tmo += 10; /* some additional milliseconds to be safer */
 8005598:	9b05      	ldr	r3, [sp, #20]
  i2cp->state = I2C_ACTIVE_TX;
 800559a:	f888 2000 	strb.w	r2, [r8]
 800559e:	330a      	adds	r3, #10
  return TIME_MS2I(tmo);
 80055a0:	fbec 0103 	umlal	r0, r1, ip, r3
 80055a4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80055a8:	2300      	movs	r3, #0
  i2cp->errors = I2C_NO_ERROR;
 80055aa:	f8c8 9008 	str.w	r9, [r8, #8]
 80055ae:	f7fb fee3 	bl	8001378 <__aeabi_uldivmod>
  rdymsg = i2c_lld_master_transmit_timeout(i2cp, addr, txbuf, txbytes,
 80055b2:	e9cd 6400 	strd	r6, r4, [sp]
  status = i2cMasterTransmitTimeout(eepcfg->i2cp, eepcfg->addr,
 80055b6:	9002      	str	r0, [sp, #8]
 80055b8:	465a      	mov	r2, fp
 80055ba:	4651      	mov	r1, sl
 80055bc:	4640      	mov	r0, r8
 80055be:	2302      	movs	r3, #2
 80055c0:	f7fc fe6e 	bl	80022a0 <i2c_lld_master_transmit_timeout>
    i2cp->state = I2C_LOCKED;
 80055c4:	1c43      	adds	r3, r0, #1
 80055c6:	bf14      	ite	ne
 80055c8:	2302      	movne	r3, #2
 80055ca:	2305      	moveq	r3, #5
  rdymsg = i2c_lld_master_transmit_timeout(i2cp, addr, txbuf, txbytes,
 80055cc:	4606      	mov	r6, r0
  if (rdymsg == MSG_TIMEOUT) {
 80055ce:	f888 3000 	strb.w	r3, [r8]
 80055d2:	f389 8811 	msr	BASEPRI, r9
  osalMutexUnlock(&i2cp->mutex);
 80055d6:	6938      	ldr	r0, [r7, #16]
  chMtxUnlock(mp);
 80055d8:	300c      	adds	r0, #12
 80055da:	f7fe ff39 	bl	8004450 <chMtxUnlock>
  if (status != MSG_OK)
 80055de:	b11e      	cbz	r6, 80055e8 <read+0xc8>
        return 0;
 80055e0:	2000      	movs	r0, #0
}
 80055e2:	b009      	add	sp, #36	; 0x24
 80055e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    eepfs_lseek(ip, (eepfs_getposition(ip) + n));
 80055e8:	68a9      	ldr	r1, [r5, #8]
 80055ea:	4628      	mov	r0, r5
 80055ec:	4421      	add	r1, r4
 80055ee:	f7fc fbbf 	bl	8001d70 <eepfs_lseek>
 80055f2:	4620      	mov	r0, r4
 80055f4:	e7f5      	b.n	80055e2 <read+0xc2>
  if (n == 0)
 80055f6:	1a44      	subs	r4, r0, r1
 80055f8:	d0f2      	beq.n	80055e0 <read+0xc0>
 80055fa:	e7a0      	b.n	800553e <read+0x1e>
    if ((eepfs_getposition(ip) + 1) < eepfs_getsize(ip)) {
 80055fc:	1c4b      	adds	r3, r1, #1
 80055fe:	4298      	cmp	r0, r3
 8005600:	dd10      	ble.n	8005624 <read+0x104>
      if (read(ip, __buf, 2) == 2) {
 8005602:	2202      	movs	r2, #2
 8005604:	4628      	mov	r0, r5
 8005606:	a907      	add	r1, sp, #28
 8005608:	f7ff ff8a 	bl	8005520 <read>
 800560c:	2802      	cmp	r0, #2
 800560e:	d1e7      	bne.n	80055e0 <read+0xc0>
        eepfs_lseek(ip, (eepfs_getposition(ip) + 1));
 8005610:	68a9      	ldr	r1, [r5, #8]
 8005612:	4628      	mov	r0, r5
 8005614:	3101      	adds	r1, #1
 8005616:	f7fc fbab 	bl	8001d70 <eepfs_lseek>
        bp[0] = __buf[0];
 800561a:	f89d 301c 	ldrb.w	r3, [sp, #28]
        return 1;
 800561e:	4620      	mov	r0, r4
        bp[0] = __buf[0];
 8005620:	7033      	strb	r3, [r6, #0]
        return 1;
 8005622:	e7de      	b.n	80055e2 <read+0xc2>
      eepfs_lseek(ip, (eepfs_getposition(ip) - 1));
 8005624:	3901      	subs	r1, #1
 8005626:	4628      	mov	r0, r5
 8005628:	f7fc fba2 	bl	8001d70 <eepfs_lseek>
      if (read(ip, __buf, 2) == 2) {
 800562c:	2202      	movs	r2, #2
 800562e:	4628      	mov	r0, r5
 8005630:	a907      	add	r1, sp, #28
 8005632:	f7ff ff75 	bl	8005520 <read>
 8005636:	2802      	cmp	r0, #2
 8005638:	d1d2      	bne.n	80055e0 <read+0xc0>
        eepfs_lseek(ip, (eepfs_getposition(ip) + 2));
 800563a:	68a9      	ldr	r1, [r5, #8]
 800563c:	4628      	mov	r0, r5
 800563e:	3102      	adds	r1, #2
 8005640:	f7fc fb96 	bl	8001d70 <eepfs_lseek>
        bp[0] = __buf[1];
 8005644:	f89d 301d 	ldrb.w	r3, [sp, #29]
        return 1;
 8005648:	4620      	mov	r0, r4
        bp[0] = __buf[1];
 800564a:	7033      	strb	r3, [r6, #0]
        return 1;
 800564c:	e7c9      	b.n	80055e2 <read+0xc2>
 800564e:	bf00      	nop
 8005650:	014f8b59 	.word	0x014f8b59
	...

08005660 <__early_init>:
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 8005660:	4a1b      	ldr	r2, [pc, #108]	; (80056d0 <__early_init+0x70>)
  while (!(RCC->CR & RCC_CR_HSIRDY))
 8005662:	4613      	mov	r3, r2
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 8005664:	6811      	ldr	r1, [r2, #0]
 8005666:	f041 0101 	orr.w	r1, r1, #1
 800566a:	6011      	str	r1, [r2, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 800566c:	681a      	ldr	r2, [r3, #0]
 800566e:	0791      	lsls	r1, r2, #30
 8005670:	d5fc      	bpl.n	800566c <__early_init+0xc>
    ;                                       /* Wait until HSI is stable.    */
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
  RCC->CFGR = 0;                            /* CFGR reset value.            */
 8005672:	2000      	movs	r0, #0
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
 8005674:	6819      	ldr	r1, [r3, #0]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8005676:	4a16      	ldr	r2, [pc, #88]	; (80056d0 <__early_init+0x70>)
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
 8005678:	f001 01f9 	and.w	r1, r1, #249	; 0xf9
 800567c:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0;                            /* CFGR reset value.            */
 800567e:	6058      	str	r0, [r3, #4]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8005680:	6853      	ldr	r3, [r2, #4]
 8005682:	f013 0f0c 	tst.w	r3, #12
 8005686:	d1fb      	bne.n	8005680 <__early_init+0x20>
#if defined(STM32_HSE_BYPASS)
  /* HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#endif
  /* HSE activation.*/
  RCC->CR |= RCC_CR_HSEON;
 8005688:	6811      	ldr	r1, [r2, #0]
  while (!(RCC->CR & RCC_CR_HSERDY))
 800568a:	4b11      	ldr	r3, [pc, #68]	; (80056d0 <__early_init+0x70>)
  RCC->CR |= RCC_CR_HSEON;
 800568c:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8005690:	6011      	str	r1, [r2, #0]
  while (!(RCC->CR & RCC_CR_HSERDY))
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	0392      	lsls	r2, r2, #14
 8005696:	d5fc      	bpl.n	8005692 <__early_init+0x32>
    ;                                       /* Waits until LSI is stable.   */
#endif

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->CFGR |= STM32_PLLMUL | STM32_PLLXTPRE | STM32_PLLSRC;
 8005698:	6859      	ldr	r1, [r3, #4]
  RCC->CR   |= RCC_CR_PLLON;
  while (!(RCC->CR & RCC_CR_PLLRDY))
 800569a:	4a0d      	ldr	r2, [pc, #52]	; (80056d0 <__early_init+0x70>)
  RCC->CFGR |= STM32_PLLMUL | STM32_PLLXTPRE | STM32_PLLSRC;
 800569c:	f441 11e8 	orr.w	r1, r1, #1900544	; 0x1d0000
 80056a0:	6059      	str	r1, [r3, #4]
  RCC->CR   |= RCC_CR_PLLON;
 80056a2:	6819      	ldr	r1, [r3, #0]
 80056a4:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 80056a8:	6019      	str	r1, [r3, #0]
  while (!(RCC->CR & RCC_CR_PLLRDY))
 80056aa:	6813      	ldr	r3, [r2, #0]
 80056ac:	019b      	lsls	r3, r3, #6
 80056ae:	d5fc      	bpl.n	80056aa <__early_init+0x4a>
              STM32_PLLSRC | STM32_ADCPRE | STM32_PPRE2  | STM32_PPRE1    |
              STM32_HPRE;
#endif

  /* Flash setup and final clock selection.   */
  FLASH->ACR = STM32_FLASHBITS;
 80056b0:	2112      	movs	r1, #18
 80056b2:	4b08      	ldr	r3, [pc, #32]	; (80056d4 <__early_init+0x74>)
  RCC->CFGR = STM32_MCOSEL | STM32_USBPRE | STM32_PLLMUL | STM32_PLLXTPRE |
 80056b4:	4808      	ldr	r0, [pc, #32]	; (80056d8 <__early_init+0x78>)
 80056b6:	6050      	str	r0, [r2, #4]
  FLASH->ACR = STM32_FLASHBITS;
 80056b8:	6019      	str	r1, [r3, #0]

  /* Switching to the configured clock source if it is different from HSI.*/
#if (STM32_SW != STM32_SW_HSI)
  /* Switches clock source.*/
  RCC->CFGR |= STM32_SW;
 80056ba:	6853      	ldr	r3, [r2, #4]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
 80056bc:	4904      	ldr	r1, [pc, #16]	; (80056d0 <__early_init+0x70>)
  RCC->CFGR |= STM32_SW;
 80056be:	f043 0302 	orr.w	r3, r3, #2
 80056c2:	6053      	str	r3, [r2, #4]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
 80056c4:	684b      	ldr	r3, [r1, #4]
 80056c6:	f003 030c 	and.w	r3, r3, #12
 80056ca:	2b08      	cmp	r3, #8
 80056cc:	d1fa      	bne.n	80056c4 <__early_init+0x64>
 * any other initialization.
 */
void __early_init(void) {

  stm32_clock_init();
}
 80056ce:	4770      	bx	lr
 80056d0:	40021000 	.word	0x40021000
 80056d4:	40022000 	.word	0x40022000
 80056d8:	001d6400 	.word	0x001d6400
 80056dc:	00000000 	.word	0x00000000

080056e0 <VectorD8>:
OSAL_IRQ_HANDLER(STM32_USART2_HANDLER) {
 80056e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USART_TypeDef *u = sdp->usart;
 80056e4:	4c6c      	ldr	r4, [pc, #432]	; (8005898 <VectorD8+0x1b8>)
 80056e6:	6f66      	ldr	r6, [r4, #116]	; 0x74
  uint16_t cr1 = u->CR1;
 80056e8:	f8d6 800c 	ldr.w	r8, [r6, #12]
  uint16_t sr = u->SR;
 80056ec:	6833      	ldr	r3, [r6, #0]
  if (sr & USART_SR_LBD) {
 80056ee:	05da      	lsls	r2, r3, #23
  uint16_t sr = u->SR;
 80056f0:	b29d      	uxth	r5, r3
  if (sr & USART_SR_LBD) {
 80056f2:	f100 8082 	bmi.w	80057fa <VectorD8+0x11a>
 80056f6:	2320      	movs	r3, #32
 80056f8:	f383 8811 	msr	BASEPRI, r3
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 80056fc:	f015 0f2f 	tst.w	r5, #47	; 0x2f
 8005700:	d04f      	beq.n	80057a2 <VectorD8+0xc2>
  chEvtBroadcastFlagsI(esp, flags);
 8005702:	4f66      	ldr	r7, [pc, #408]	; (800589c <VectorD8+0x1bc>)

  tp = queue_fifo_remove(tqp);

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
 8005704:	f04f 0a00 	mov.w	sl, #0
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {

  if (queue_notempty(tqp)) {
 8005708:	f107 0908 	add.w	r9, r7, #8
 800570c:	e008      	b.n	8005720 <VectorD8+0x40>
    if (sr & USART_SR_RXNE)
 800570e:	06a8      	lsls	r0, r5, #26
    b = (uint8_t)u->DR & sdp->rxmask;
 8005710:	f8d6 b004 	ldr.w	fp, [r6, #4]
    if (sr & USART_SR_RXNE)
 8005714:	d41e      	bmi.n	8005754 <VectorD8+0x74>
    sr = u->SR;
 8005716:	6833      	ldr	r3, [r6, #0]
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 8005718:	f013 0f2f 	tst.w	r3, #47	; 0x2f
    sr = u->SR;
 800571c:	b29d      	uxth	r5, r3
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 800571e:	d040      	beq.n	80057a2 <VectorD8+0xc2>
    if (sr & (USART_SR_ORE | USART_SR_NE | USART_SR_FE  | USART_SR_PE))
 8005720:	072b      	lsls	r3, r5, #28
 8005722:	d0f4      	beq.n	800570e <VectorD8+0x2e>
    sts |= SD_OVERRUN_ERROR;
 8005724:	f015 0f08 	tst.w	r5, #8
 8005728:	bf0c      	ite	eq
 800572a:	2100      	moveq	r1, #0
 800572c:	2180      	movne	r1, #128	; 0x80
  if (sr & USART_SR_PE)
 800572e:	07e8      	lsls	r0, r5, #31
    sts |= SD_PARITY_ERROR;
 8005730:	bf48      	it	mi
 8005732:	f041 0120 	orrmi.w	r1, r1, #32
  if (sr & USART_SR_FE)
 8005736:	07aa      	lsls	r2, r5, #30
    sts |= SD_FRAMING_ERROR;
 8005738:	bf48      	it	mi
 800573a:	f041 0140 	orrmi.w	r1, r1, #64	; 0x40
  if (sr & USART_SR_NE)
 800573e:	076b      	lsls	r3, r5, #29
 8005740:	4638      	mov	r0, r7
    sts |= SD_NOISE_ERROR;
 8005742:	bf48      	it	mi
 8005744:	f441 7180 	orrmi.w	r1, r1, #256	; 0x100
 8005748:	f7fc f9c2 	bl	8001ad0 <chEvtBroadcastFlagsI>
    if (sr & USART_SR_RXNE)
 800574c:	06a8      	lsls	r0, r5, #26
    b = (uint8_t)u->DR & sdp->rxmask;
 800574e:	f8d6 b004 	ldr.w	fp, [r6, #4]
    if (sr & USART_SR_RXNE)
 8005752:	d5e0      	bpl.n	8005716 <VectorD8+0x36>
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 8005754:	6963      	ldr	r3, [r4, #20]
    b = (uint8_t)u->DR & sdp->rxmask;
 8005756:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
 800575a:	2b00      	cmp	r3, #0
 800575c:	d03c      	beq.n	80057d8 <VectorD8+0xf8>
  if (!iqIsFullI(iqp)) {
 800575e:	e9d4 3208 	ldrd	r3, r2, [r4, #32]
 8005762:	4293      	cmp	r3, r2
 8005764:	d040      	beq.n	80057e8 <VectorD8+0x108>
    iqp->q_counter++;
 8005766:	6962      	ldr	r2, [r4, #20]
    *iqp->q_wrptr++ = b;
 8005768:	1c59      	adds	r1, r3, #1
    iqp->q_counter++;
 800576a:	3201      	adds	r2, #1
 800576c:	ea05 050b 	and.w	r5, r5, fp
 8005770:	6162      	str	r2, [r4, #20]
    *iqp->q_wrptr++ = b;
 8005772:	6221      	str	r1, [r4, #32]
 8005774:	701d      	strb	r5, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 8005776:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 800577a:	429a      	cmp	r2, r3
 800577c:	d301      	bcc.n	8005782 <VectorD8+0xa2>
      iqp->q_wrptr = iqp->q_buffer;
 800577e:	69a3      	ldr	r3, [r4, #24]
 8005780:	6223      	str	r3, [r4, #32]
  return (bool)(tqp->next != (const thread_t *)tqp);
 8005782:	68e0      	ldr	r0, [r4, #12]
 8005784:	4548      	cmp	r0, r9
 8005786:	d0c6      	beq.n	8005716 <VectorD8+0x36>
  tqp->next             = tp->queue.next;
 8005788:	6803      	ldr	r3, [r0, #0]
 800578a:	60e3      	str	r3, [r4, #12]
  tqp->next->queue.prev = (thread_t *)tqp;
 800578c:	f8c3 9004 	str.w	r9, [r3, #4]
 8005790:	f8c0 a024 	str.w	sl, [r0, #36]	; 0x24
  (void) chSchReadyI(tp);
 8005794:	f7fc f984 	bl	8001aa0 <chSchReadyI>
    sr = u->SR;
 8005798:	6833      	ldr	r3, [r6, #0]
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 800579a:	f013 0f2f 	tst.w	r3, #47	; 0x2f
    sr = u->SR;
 800579e:	b29d      	uxth	r5, r3
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 80057a0:	d1be      	bne.n	8005720 <VectorD8+0x40>
 80057a2:	2300      	movs	r3, #0
 80057a4:	f383 8811 	msr	BASEPRI, r3
  if ((cr1 & USART_CR1_TXEIE) && (sr & USART_SR_TXE)) {
 80057a8:	f018 0f80 	tst.w	r8, #128	; 0x80
 80057ac:	d001      	beq.n	80057b2 <VectorD8+0xd2>
 80057ae:	062a      	lsls	r2, r5, #24
 80057b0:	d432      	bmi.n	8005818 <VectorD8+0x138>
  if ((cr1 & USART_CR1_TCIE) && (sr & USART_SR_TC)) {
 80057b2:	f018 0f40 	tst.w	r8, #64	; 0x40
 80057b6:	d00b      	beq.n	80057d0 <VectorD8+0xf0>
 80057b8:	066b      	lsls	r3, r5, #25
 80057ba:	d509      	bpl.n	80057d0 <VectorD8+0xf0>
 80057bc:	2320      	movs	r3, #32
 80057be:	f383 8811 	msr	BASEPRI, r3
    if (oqIsEmptyI(&sdp->oqueue)) {
 80057c2:	e9d4 2311 	ldrd	r2, r3, [r4, #68]	; 0x44
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d04b      	beq.n	8005862 <VectorD8+0x182>
 80057ca:	2300      	movs	r3, #0
 80057cc:	f383 8811 	msr	BASEPRI, r3
}
 80057d0:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 80057d4:	f7fc b87c 	b.w	80018d0 <_port_irq_epilogue>
 80057d8:	2104      	movs	r1, #4
 80057da:	4638      	mov	r0, r7
 80057dc:	f7fc f978 	bl	8001ad0 <chEvtBroadcastFlagsI>
  if (!iqIsFullI(iqp)) {
 80057e0:	e9d4 3208 	ldrd	r3, r2, [r4, #32]
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d1be      	bne.n	8005766 <VectorD8+0x86>
 80057e8:	6962      	ldr	r2, [r4, #20]
 80057ea:	2a00      	cmp	r2, #0
 80057ec:	d0bb      	beq.n	8005766 <VectorD8+0x86>
 80057ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80057f2:	4638      	mov	r0, r7
 80057f4:	f7fc f96c 	bl	8001ad0 <chEvtBroadcastFlagsI>
 80057f8:	e78d      	b.n	8005716 <VectorD8+0x36>
 80057fa:	2320      	movs	r3, #32
 80057fc:	f383 8811 	msr	BASEPRI, r3
 8005800:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005804:	1d20      	adds	r0, r4, #4
 8005806:	f7fc f963 	bl	8001ad0 <chEvtBroadcastFlagsI>
    u->SR = ~USART_SR_LBD;
 800580a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800580e:	2300      	movs	r3, #0
 8005810:	6032      	str	r2, [r6, #0]
 8005812:	f383 8811 	msr	BASEPRI, r3
 8005816:	e76e      	b.n	80056f6 <VectorD8+0x16>
 8005818:	2320      	movs	r3, #32
 800581a:	f383 8811 	msr	BASEPRI, r3
  if (!oqIsEmptyI(oqp)) {
 800581e:	e9d4 2311 	ldrd	r2, r3, [r4, #68]	; 0x44
 8005822:	429a      	cmp	r2, r3
 8005824:	d02a      	beq.n	800587c <VectorD8+0x19c>
    oqp->q_counter++;
 8005826:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    if (oqp->q_rdptr >= oqp->q_top) {
 8005828:	6c20      	ldr	r0, [r4, #64]	; 0x40
    b = *oqp->q_rdptr++;
 800582a:	1c59      	adds	r1, r3, #1
    oqp->q_counter++;
 800582c:	3201      	adds	r2, #1
 800582e:	63a2      	str	r2, [r4, #56]	; 0x38
    b = *oqp->q_rdptr++;
 8005830:	64a1      	str	r1, [r4, #72]	; 0x48
    if (oqp->q_rdptr >= oqp->q_top) {
 8005832:	4281      	cmp	r1, r0
    b = *oqp->q_rdptr++;
 8005834:	781f      	ldrb	r7, [r3, #0]
    if (oqp->q_rdptr >= oqp->q_top) {
 8005836:	d301      	bcc.n	800583c <VectorD8+0x15c>
      oqp->q_rdptr = oqp->q_buffer;
 8005838:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800583a:	64a3      	str	r3, [r4, #72]	; 0x48
  return (bool)(tqp->next != (const thread_t *)tqp);
 800583c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800583e:	4b18      	ldr	r3, [pc, #96]	; (80058a0 <VectorD8+0x1c0>)
 8005840:	4298      	cmp	r0, r3
 8005842:	d006      	beq.n	8005852 <VectorD8+0x172>
  tp->u.rdymsg = msg;
 8005844:	2100      	movs	r1, #0
  tqp->next             = tp->queue.next;
 8005846:	6802      	ldr	r2, [r0, #0]
 8005848:	6322      	str	r2, [r4, #48]	; 0x30
  tqp->next->queue.prev = (thread_t *)tqp;
 800584a:	6053      	str	r3, [r2, #4]
 800584c:	6241      	str	r1, [r0, #36]	; 0x24
  (void) chSchReadyI(tp);
 800584e:	f7fc f927 	bl	8001aa0 <chSchReadyI>
      u->DR = b;
 8005852:	6077      	str	r7, [r6, #4]
 8005854:	2300      	movs	r3, #0
 8005856:	f383 8811 	msr	BASEPRI, r3
  if ((cr1 & USART_CR1_TCIE) && (sr & USART_SR_TC)) {
 800585a:	f018 0f40 	tst.w	r8, #64	; 0x40
 800585e:	d0b7      	beq.n	80057d0 <VectorD8+0xf0>
 8005860:	e7aa      	b.n	80057b8 <VectorD8+0xd8>
    if (oqIsEmptyI(&sdp->oqueue)) {
 8005862:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005864:	2b00      	cmp	r3, #0
 8005866:	d0b0      	beq.n	80057ca <VectorD8+0xea>
 8005868:	2110      	movs	r1, #16
 800586a:	480c      	ldr	r0, [pc, #48]	; (800589c <VectorD8+0x1bc>)
 800586c:	f7fc f930 	bl	8001ad0 <chEvtBroadcastFlagsI>
      u->CR1 = cr1 & ~USART_CR1_TCIE;
 8005870:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 8005874:	ea08 0303 	and.w	r3, r8, r3
 8005878:	60f3      	str	r3, [r6, #12]
 800587a:	e7a6      	b.n	80057ca <VectorD8+0xea>
  if (!oqIsEmptyI(oqp)) {
 800587c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800587e:	2a00      	cmp	r2, #0
 8005880:	d0d1      	beq.n	8005826 <VectorD8+0x146>
 8005882:	2108      	movs	r1, #8
 8005884:	4805      	ldr	r0, [pc, #20]	; (800589c <VectorD8+0x1bc>)
 8005886:	f7fc f923 	bl	8001ad0 <chEvtBroadcastFlagsI>
      u->CR1 = cr1 & ~USART_CR1_TXEIE;
 800588a:	f64f 737f 	movw	r3, #65407	; 0xff7f
 800588e:	ea08 0303 	and.w	r3, r8, r3
 8005892:	60f3      	str	r3, [r6, #12]
 8005894:	e7de      	b.n	8005854 <VectorD8+0x174>
 8005896:	bf00      	nop
 8005898:	20000db4 	.word	0x20000db4
 800589c:	20000db8 	.word	0x20000db8
 80058a0:	20000de4 	.word	0x20000de4
	...

080058b0 <VectorB8>:
OSAL_IRQ_HANDLER(STM32_TIM4_HANDLER) {
 80058b0:	b538      	push	{r3, r4, r5, lr}
 * @notapi
 */
void pwm_lld_serve_interrupt(PWMDriver *pwmp) {
  uint32_t sr;

  sr  = pwmp->tim->SR;
 80058b2:	4d17      	ldr	r5, [pc, #92]	; (8005910 <VectorB8+0x60>)
 80058b4:	69ab      	ldr	r3, [r5, #24]
 80058b6:	691c      	ldr	r4, [r3, #16]
  sr &= pwmp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 80058b8:	68da      	ldr	r2, [r3, #12]
 80058ba:	4014      	ands	r4, r2
 80058bc:	b2e2      	uxtb	r2, r4
  pwmp->tim->SR = ~sr;
 80058be:	43d2      	mvns	r2, r2
 80058c0:	611a      	str	r2, [r3, #16]
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
 80058c2:	07a3      	lsls	r3, r4, #30
 80058c4:	d504      	bpl.n	80058d0 <VectorB8+0x20>
      (pwmp->config->channels[0].callback != NULL))
 80058c6:	686b      	ldr	r3, [r5, #4]
 80058c8:	691b      	ldr	r3, [r3, #16]
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
 80058ca:	b10b      	cbz	r3, 80058d0 <VectorB8+0x20>
    pwmp->config->channels[0].callback(pwmp);
 80058cc:	4628      	mov	r0, r5
 80058ce:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
 80058d0:	0760      	lsls	r0, r4, #29
 80058d2:	d504      	bpl.n	80058de <VectorB8+0x2e>
      (pwmp->config->channels[1].callback != NULL))
 80058d4:	686b      	ldr	r3, [r5, #4]
 80058d6:	699b      	ldr	r3, [r3, #24]
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
 80058d8:	b10b      	cbz	r3, 80058de <VectorB8+0x2e>
    pwmp->config->channels[1].callback(pwmp);
 80058da:	480d      	ldr	r0, [pc, #52]	; (8005910 <VectorB8+0x60>)
 80058dc:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
 80058de:	0721      	lsls	r1, r4, #28
 80058e0:	d504      	bpl.n	80058ec <VectorB8+0x3c>
      (pwmp->config->channels[2].callback != NULL))
 80058e2:	686b      	ldr	r3, [r5, #4]
 80058e4:	6a1b      	ldr	r3, [r3, #32]
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
 80058e6:	b10b      	cbz	r3, 80058ec <VectorB8+0x3c>
    pwmp->config->channels[2].callback(pwmp);
 80058e8:	4809      	ldr	r0, [pc, #36]	; (8005910 <VectorB8+0x60>)
 80058ea:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
 80058ec:	06e2      	lsls	r2, r4, #27
 80058ee:	d504      	bpl.n	80058fa <VectorB8+0x4a>
      (pwmp->config->channels[3].callback != NULL))
 80058f0:	686b      	ldr	r3, [r5, #4]
 80058f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
 80058f4:	b10b      	cbz	r3, 80058fa <VectorB8+0x4a>
    pwmp->config->channels[3].callback(pwmp);
 80058f6:	4806      	ldr	r0, [pc, #24]	; (8005910 <VectorB8+0x60>)
 80058f8:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_UIF) != 0) && (pwmp->config->callback != NULL))
 80058fa:	07e3      	lsls	r3, r4, #31
 80058fc:	d504      	bpl.n	8005908 <VectorB8+0x58>
 80058fe:	686b      	ldr	r3, [r5, #4]
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	b10b      	cbz	r3, 8005908 <VectorB8+0x58>
    pwmp->config->callback(pwmp);
 8005904:	4802      	ldr	r0, [pc, #8]	; (8005910 <VectorB8+0x60>)
 8005906:	4798      	blx	r3
}
 8005908:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  OSAL_IRQ_EPILOGUE();
 800590c:	f7fb bfe0 	b.w	80018d0 <_port_irq_epilogue>
 8005910:	20000d98 	.word	0x20000d98
	...

08005920 <VectorB0>:
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
 8005920:	b508      	push	{r3, lr}
  icu_lld_serve_interrupt(&ICUD2);
 8005922:	4803      	ldr	r0, [pc, #12]	; (8005930 <VectorB0+0x10>)
 8005924:	f7fc f90c 	bl	8001b40 <icu_lld_serve_interrupt>
}
 8005928:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 800592c:	f7fb bfd0 	b.w	80018d0 <_port_irq_epilogue>
 8005930:	20000d80 	.word	0x20000d80
	...

08005940 <VectorA4>:
OSAL_IRQ_HANDLER(STM32_TIM1_UP_HANDLER) {
 8005940:	b508      	push	{r3, lr}
  icu_lld_serve_interrupt(&ICUD1);
 8005942:	4803      	ldr	r0, [pc, #12]	; (8005950 <VectorA4+0x10>)
 8005944:	f7fc f8fc 	bl	8001b40 <icu_lld_serve_interrupt>
}
 8005948:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 800594c:	f7fb bfc0 	b.w	80018d0 <_port_irq_epilogue>
 8005950:	20000d68 	.word	0x20000d68
	...

08005960 <VectorAC>:
 8005960:	f7ff bfee 	b.w	8005940 <VectorA4>
	...

08005970 <VectorB4>:
OSAL_IRQ_HANDLER(ST_HANDLER) {
 8005970:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
void st_lld_serve_interrupt(void) {
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;

  sr  = timp->SR;
 8005974:	4d2c      	ldr	r5, [pc, #176]	; (8005a28 <VectorB4+0xb8>)
 8005976:	692b      	ldr	r3, [r5, #16]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 8005978:	68ea      	ldr	r2, [r5, #12]
 800597a:	4013      	ands	r3, r2
 800597c:	b2da      	uxtb	r2, r3
  timp->SR = ~sr;
 800597e:	43d2      	mvns	r2, r2

  if ((sr & TIM_SR_CC1IF) != 0U)
 8005980:	079b      	lsls	r3, r3, #30
  timp->SR = ~sr;
 8005982:	612a      	str	r2, [r5, #16]
  if ((sr & TIM_SR_CC1IF) != 0U)
 8005984:	d403      	bmi.n	800598e <VectorB4+0x1e>
}
 8005986:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  OSAL_IRQ_EPILOGUE();
 800598a:	f7fb bfa1 	b.w	80018d0 <_port_irq_epilogue>
 800598e:	2320      	movs	r3, #32
 8005990:	f383 8811 	msr	BASEPRI, r3
  virtual_timer_t *vtp;
  systime_t now;
  sysinterval_t delta, nowdelta;

  /* Looping through timers.*/
  vtp = ch.vtlist.next;
 8005994:	4e25      	ldr	r6, [pc, #148]	; (8005a2c <VectorB4+0xbc>)
 8005996:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  while (true) {

    /* Getting the system time as reference.*/
    now = chVTGetSystemTimeX();
    nowdelta = chTimeDiffX(ch.vtlist.lasttime, now);
 8005998:	8cb2      	ldrh	r2, [r6, #36]	; 0x24
  vtp = ch.vtlist.next;
 800599a:	69b0      	ldr	r0, [r6, #24]
 800599c:	b29b      	uxth	r3, r3

    /* The list scan is limited by the timers header having
       "ch.vtlist.vt_delta == (sysinterval_t)-1" which is
       greater than all deltas.*/
    if (nowdelta < vtp->delta) {
 800599e:	6881      	ldr	r1, [r0, #8]
  return (sysinterval_t)((systime_t)(end - start));
 80059a0:	1a9c      	subs	r4, r3, r2
 80059a2:	b2a4      	uxth	r4, r4
 80059a4:	428c      	cmp	r4, r1
      nowdelta -= vtp->delta;

      vtp->next->prev = (virtual_timer_t *)&ch.vtlist;
      ch.vtlist.next = vtp->next;
      fn = vtp->func;
      vtp->func = NULL;
 80059a6:	bf28      	it	cs
 80059a8:	2700      	movcs	r7, #0
 80059aa:	f106 0818 	add.w	r8, r6, #24
    if (nowdelta < vtp->delta) {
 80059ae:	d321      	bcc.n	80059f4 <VectorB4+0x84>
 80059b0:	f04f 0920 	mov.w	r9, #32
 80059b4:	e000      	b.n	80059b8 <VectorB4+0x48>
 80059b6:	8cb2      	ldrh	r2, [r6, #36]	; 0x24
      vtp->next->prev = (virtual_timer_t *)&ch.vtlist;
 80059b8:	6803      	ldr	r3, [r0, #0]
      ch.vtlist.lasttime += vtp->delta;
 80059ba:	440a      	add	r2, r1

      /* If the list becomes empty then the timer is stopped.*/
      if (ch.vtlist.next == (virtual_timer_t *)&ch.vtlist) {
 80059bc:	4543      	cmp	r3, r8
      ch.vtlist.lasttime += vtp->delta;
 80059be:	84b2      	strh	r2, [r6, #36]	; 0x24
      nowdelta -= vtp->delta;
 80059c0:	eba4 0401 	sub.w	r4, r4, r1
      fn = vtp->func;
 80059c4:	68c2      	ldr	r2, [r0, #12]
      vtp->next->prev = (virtual_timer_t *)&ch.vtlist;
 80059c6:	f8c3 8004 	str.w	r8, [r3, #4]
      ch.vtlist.next = vtp->next;
 80059ca:	61b3      	str	r3, [r6, #24]
      vtp->func = NULL;
 80059cc:	60c7      	str	r7, [r0, #12]
  STM32_ST_TIM->DIER = 0U;
 80059ce:	bf08      	it	eq
 80059d0:	60ef      	streq	r7, [r5, #12]
 80059d2:	f387 8811 	msr	BASEPRI, r7
        port_timer_stop_alarm();
      }

      /* The callback is invoked outside the kernel critical zone.*/
      chSysUnlockFromISR();
      fn(vtp->par);
 80059d6:	6900      	ldr	r0, [r0, #16]
 80059d8:	4790      	blx	r2
 80059da:	f389 8811 	msr	BASEPRI, r9
      chSysLockFromISR();

      /* Next element in the list.*/
      vtp = ch.vtlist.next;
 80059de:	69b0      	ldr	r0, [r6, #24]
    }
    while (vtp->delta <= nowdelta);
 80059e0:	6881      	ldr	r1, [r0, #8]
 80059e2:	428c      	cmp	r4, r1
 80059e4:	d2e7      	bcs.n	80059b6 <VectorB4+0x46>
  return (systime_t)STM32_ST_TIM->CNT;
 80059e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    nowdelta = chTimeDiffX(ch.vtlist.lasttime, now);
 80059e8:	8cb2      	ldrh	r2, [r6, #36]	; 0x24
 80059ea:	b29b      	uxth	r3, r3
 80059ec:	1a9c      	subs	r4, r3, r2
 80059ee:	b2a4      	uxth	r4, r4
    if (nowdelta < vtp->delta) {
 80059f0:	428c      	cmp	r4, r1
 80059f2:	d2dd      	bcs.n	80059b0 <VectorB4+0x40>
  }

  /* If the list is empty, nothing else to do.*/
  if (ch.vtlist.next == (virtual_timer_t *)&ch.vtlist) {
 80059f4:	4540      	cmp	r0, r8
 80059f6:	d010      	beq.n	8005a1a <VectorB4+0xaa>
  return systime + (systime_t)interval;
 80059f8:	f64f 71ff 	movw	r1, #65535	; 0xffff
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  ch.vtlist.lasttime += nowdelta;
  ch.vtlist.next->delta -= nowdelta;
 80059fc:	6882      	ldr	r2, [r0, #8]
  ch.vtlist.lasttime += nowdelta;
 80059fe:	84b3      	strh	r3, [r6, #36]	; 0x24
  ch.vtlist.next->delta -= nowdelta;
 8005a00:	1b14      	subs	r4, r2, r4
 8005a02:	42a1      	cmp	r1, r4
 8005a04:	460a      	mov	r2, r1
 8005a06:	bf28      	it	cs
 8005a08:	4622      	movcs	r2, r4
 8005a0a:	2a02      	cmp	r2, #2
 8005a0c:	bf2c      	ite	cs
 8005a0e:	189b      	addcs	r3, r3, r2
 8005a10:	3302      	addcc	r3, #2
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8005a12:	4a05      	ldr	r2, [pc, #20]	; (8005a28 <VectorB4+0xb8>)
 8005a14:	b29b      	uxth	r3, r3
 8005a16:	6084      	str	r4, [r0, #8]
 8005a18:	6353      	str	r3, [r2, #52]	; 0x34
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	f383 8811 	msr	BASEPRI, r3
}
 8005a20:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  OSAL_IRQ_EPILOGUE();
 8005a24:	f7fb bf54 	b.w	80018d0 <_port_irq_epilogue>
 8005a28:	40000400 	.word	0x40000400
 8005a2c:	20000e30 	.word	0x20000e30

08005a30 <VectorC0>:
  uint16_t sr = I2CD1.i2c->SR1;
 8005a30:	4a35      	ldr	r2, [pc, #212]	; (8005b08 <VectorC0+0xd8>)
OSAL_IRQ_HANDLER(STM32_I2C1_ERROR_HANDLER) {
 8005a32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  dmaStreamDisable(i2cp->dmatx);
 8005a34:	e9d2 640c 	ldrd	r6, r4, [r2, #48]	; 0x30
  uint16_t sr = I2CD1.i2c->SR1;
 8005a38:	6961      	ldr	r1, [r4, #20]
  dmaStreamDisable(i2cp->dmatx);
 8005a3a:	230e      	movs	r3, #14
  I2CD1.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
 8005a3c:	f401 405f 	and.w	r0, r1, #57088	; 0xdf00
 8005a40:	43c0      	mvns	r0, r0
  dmaStreamDisable(i2cp->dmatx);
 8005a42:	6877      	ldr	r7, [r6, #4]
  I2CD1.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
 8005a44:	6160      	str	r0, [r4, #20]
  dmaStreamDisable(i2cp->dmatx);
 8005a46:	683d      	ldr	r5, [r7, #0]
  dmaStreamDisable(i2cp->dmarx);
 8005a48:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  dmaStreamDisable(i2cp->dmatx);
 8005a4a:	f025 050f 	bic.w	r5, r5, #15
 8005a4e:	603d      	str	r5, [r7, #0]
 8005a50:	7b75      	ldrb	r5, [r6, #13]
 8005a52:	6837      	ldr	r7, [r6, #0]
 8005a54:	fa03 f505 	lsl.w	r5, r3, r5
  dmaStreamDisable(i2cp->dmarx);
 8005a58:	6846      	ldr	r6, [r0, #4]
  dmaStreamDisable(i2cp->dmatx);
 8005a5a:	607d      	str	r5, [r7, #4]
  dmaStreamDisable(i2cp->dmarx);
 8005a5c:	6835      	ldr	r5, [r6, #0]
 8005a5e:	6807      	ldr	r7, [r0, #0]
 8005a60:	f025 050f 	bic.w	r5, r5, #15
 8005a64:	6035      	str	r5, [r6, #0]
 8005a66:	7b45      	ldrb	r5, [r0, #13]
  uint16_t sr = I2CD1.i2c->SR1;
 8005a68:	b288      	uxth	r0, r1
  dmaStreamDisable(i2cp->dmarx);
 8005a6a:	40ab      	lsls	r3, r5
 8005a6c:	607b      	str	r3, [r7, #4]
  if (sr & I2C_SR1_BERR) {                          /* Bus error.           */
 8005a6e:	f411 7380 	ands.w	r3, r1, #256	; 0x100
 8005a72:	d139      	bne.n	8005ae8 <VectorC0+0xb8>
  i2cp->errors = I2C_NO_ERROR;
 8005a74:	6093      	str	r3, [r2, #8]
  if (sr & I2C_SR1_ARLO)                            /* Arbitration lost.    */
 8005a76:	0585      	lsls	r5, r0, #22
    i2cp->errors |= I2C_ARBITRATION_LOST;
 8005a78:	bf44      	itt	mi
 8005a7a:	f043 0302 	orrmi.w	r3, r3, #2
 8005a7e:	6093      	strmi	r3, [r2, #8]
  if (sr & I2C_SR1_AF) {                            /* Acknowledge fail.    */
 8005a80:	0547      	lsls	r7, r0, #21
 8005a82:	d50a      	bpl.n	8005a9a <VectorC0+0x6a>
    i2cp->i2c->CR2 &= ~I2C_CR2_ITEVTEN;
 8005a84:	6865      	ldr	r5, [r4, #4]
    i2cp->errors |= I2C_ACK_FAILURE;
 8005a86:	f043 0304 	orr.w	r3, r3, #4
    i2cp->i2c->CR2 &= ~I2C_CR2_ITEVTEN;
 8005a8a:	f425 7500 	bic.w	r5, r5, #512	; 0x200
 8005a8e:	6065      	str	r5, [r4, #4]
    i2cp->i2c->CR1 |= I2C_CR1_STOP;                 /* Setting stop bit.    */
 8005a90:	6825      	ldr	r5, [r4, #0]
 8005a92:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 8005a96:	6025      	str	r5, [r4, #0]
    i2cp->errors |= I2C_ACK_FAILURE;
 8005a98:	6093      	str	r3, [r2, #8]
  if (sr & I2C_SR1_OVR)                             /* Overrun.             */
 8005a9a:	0506      	lsls	r6, r0, #20
    i2cp->errors |= I2C_OVERRUN;
 8005a9c:	bf44      	itt	mi
 8005a9e:	f043 0308 	orrmi.w	r3, r3, #8
 8005aa2:	6093      	strmi	r3, [r2, #8]
  if (sr & I2C_SR1_TIMEOUT)                         /* SMBus Timeout.       */
 8005aa4:	0445      	lsls	r5, r0, #17
    i2cp->errors |= I2C_TIMEOUT;
 8005aa6:	bf44      	itt	mi
 8005aa8:	f043 0320 	orrmi.w	r3, r3, #32
 8005aac:	6093      	strmi	r3, [r2, #8]
  if (sr & I2C_SR1_PECERR)                          /* PEC error.           */
 8005aae:	04c4      	lsls	r4, r0, #19
 8005ab0:	d522      	bpl.n	8005af8 <VectorC0+0xc8>
    i2cp->errors |= I2C_PEC_ERROR;
 8005ab2:	f043 0310 	orr.w	r3, r3, #16
  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 8005ab6:	0408      	lsls	r0, r1, #16
    i2cp->errors |= I2C_PEC_ERROR;
 8005ab8:	6093      	str	r3, [r2, #8]
  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 8005aba:	d502      	bpl.n	8005ac2 <VectorC0+0x92>
    i2cp->errors |= I2C_SMB_ALERT;
 8005abc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ac0:	6093      	str	r3, [r2, #8]
 8005ac2:	2320      	movs	r3, #32
 8005ac4:	f383 8811 	msr	BASEPRI, r3
  if (*trp != NULL) {
 8005ac8:	69d0      	ldr	r0, [r2, #28]
 8005aca:	b130      	cbz	r0, 8005ada <VectorC0+0xaa>
    tp->u.rdymsg = msg;
 8005acc:	f06f 0101 	mvn.w	r1, #1
    *trp = NULL;
 8005ad0:	2300      	movs	r3, #0
    tp->u.rdymsg = msg;
 8005ad2:	6241      	str	r1, [r0, #36]	; 0x24
    *trp = NULL;
 8005ad4:	61d3      	str	r3, [r2, #28]
    (void) chSchReadyI(tp);
 8005ad6:	f7fb ffe3 	bl	8001aa0 <chSchReadyI>
 8005ada:	2300      	movs	r3, #0
 8005adc:	f383 8811 	msr	BASEPRI, r3
}
 8005ae0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  OSAL_IRQ_EPILOGUE();
 8005ae4:	f7fb bef4 	b.w	80018d0 <_port_irq_epilogue>
    i2cp->errors |= I2C_BUS_ERROR;
 8005ae8:	2601      	movs	r6, #1
    i2cp->i2c->SR1 &= ~I2C_SR1_BERR;
 8005aea:	6965      	ldr	r5, [r4, #20]
 8005aec:	4633      	mov	r3, r6
 8005aee:	f425 7580 	bic.w	r5, r5, #256	; 0x100
    i2cp->errors |= I2C_BUS_ERROR;
 8005af2:	6096      	str	r6, [r2, #8]
    i2cp->i2c->SR1 &= ~I2C_SR1_BERR;
 8005af4:	6165      	str	r5, [r4, #20]
 8005af6:	e7be      	b.n	8005a76 <VectorC0+0x46>
  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 8005af8:	0409      	lsls	r1, r1, #16
 8005afa:	d4df      	bmi.n	8005abc <VectorC0+0x8c>
  if (i2cp->errors != I2C_NO_ERROR)
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d1e0      	bne.n	8005ac2 <VectorC0+0x92>
}
 8005b00:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  OSAL_IRQ_EPILOGUE();
 8005b04:	f7fb bee4 	b.w	80018d0 <_port_irq_epilogue>
 8005b08:	20000d30 	.word	0x20000d30
 8005b0c:	00000000 	.word	0x00000000

08005b10 <VectorBC>:
  I2C_TypeDef *dp = i2cp->i2c;
 8005b10:	4a45      	ldr	r2, [pc, #276]	; (8005c28 <VectorBC+0x118>)
OSAL_IRQ_HANDLER(STM32_I2C1_EVENT_HANDLER) {
 8005b12:	b538      	push	{r3, r4, r5, lr}
  I2C_TypeDef *dp = i2cp->i2c;
 8005b14:	6b54      	ldr	r4, [r2, #52]	; 0x34
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 8005b16:	4945      	ldr	r1, [pc, #276]	; (8005c2c <VectorBC+0x11c>)
  uint32_t regSR2 = dp->SR2;
 8005b18:	69a3      	ldr	r3, [r4, #24]
  uint32_t event = dp->SR1;
 8005b1a:	6965      	ldr	r5, [r4, #20]
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 8005b1c:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 8005b20:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005b24:	428b      	cmp	r3, r1
 8005b26:	d062      	beq.n	8005bee <VectorBC+0xde>
 8005b28:	d833      	bhi.n	8005b92 <VectorBC+0x82>
 8005b2a:	3907      	subs	r1, #7
 8005b2c:	428b      	cmp	r3, r1
 8005b2e:	d024      	beq.n	8005b7a <VectorBC+0x6a>
 8005b30:	3101      	adds	r1, #1
 8005b32:	428b      	cmp	r3, r1
 8005b34:	d11e      	bne.n	8005b74 <VectorBC+0x64>
    dmaStreamEnable(i2cp->dmarx);
 8005b36:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 8005b38:	6862      	ldr	r2, [r4, #4]
    dmaStreamEnable(i2cp->dmarx);
 8005b3a:	685b      	ldr	r3, [r3, #4]
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 8005b3c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005b40:	6062      	str	r2, [r4, #4]
    dmaStreamEnable(i2cp->dmarx);
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	f042 0201 	orr.w	r2, r2, #1
 8005b48:	601a      	str	r2, [r3, #0]
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
 8005b4a:	6862      	ldr	r2, [r4, #4]
 8005b4c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005b50:	6062      	str	r2, [r4, #4]
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	2b01      	cmp	r3, #1
 8005b56:	d945      	bls.n	8005be4 <VectorBC+0xd4>
  if (event & (I2C_SR1_ADDR | I2C_SR1_ADD10))
 8005b58:	f015 0f0a 	tst.w	r5, #10
    (void)dp->SR2;
 8005b5c:	bf18      	it	ne
 8005b5e:	69a3      	ldrne	r3, [r4, #24]
  if (event & I2C_SR1_BERR) {
 8005b60:	05eb      	lsls	r3, r5, #23
 8005b62:	d503      	bpl.n	8005b6c <VectorBC+0x5c>
    dp->SR1 &= ~I2C_SR1_BERR;
 8005b64:	6963      	ldr	r3, [r4, #20]
 8005b66:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b6a:	6163      	str	r3, [r4, #20]
}
 8005b6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  OSAL_IRQ_EPILOGUE();
 8005b70:	f7fb beae 	b.w	80018d0 <_port_irq_epilogue>
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 8005b74:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 8005b78:	d1ee      	bne.n	8005b58 <VectorBC+0x48>
    if ((i2cp->addr >> 8) > 0) {
 8005b7a:	8c13      	ldrh	r3, [r2, #32]
 8005b7c:	0a1a      	lsrs	r2, r3, #8
 8005b7e:	d039      	beq.n	8005bf4 <VectorBC+0xe4>
      dp->DR = 0xF0 | (0x6 & (i2cp->addr >> 8)) | (0x1 & i2cp->addr);
 8005b80:	f002 0206 	and.w	r2, r2, #6
 8005b84:	f003 0301 	and.w	r3, r3, #1
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8005b8e:	6123      	str	r3, [r4, #16]
 8005b90:	e7e2      	b.n	8005b58 <VectorBC+0x48>
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 8005b92:	4927      	ldr	r1, [pc, #156]	; (8005c30 <VectorBC+0x120>)
 8005b94:	428b      	cmp	r3, r1
 8005b96:	d035      	beq.n	8005c04 <VectorBC+0xf4>
 8005b98:	3102      	adds	r1, #2
 8005b9a:	428b      	cmp	r3, r1
 8005b9c:	d1dc      	bne.n	8005b58 <VectorBC+0x48>
    if (dmaStreamGetTransactionSize(i2cp->dmarx) > 0) {
 8005b9e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    (void)dp->DR; /* clear BTF.*/
 8005ba0:	6921      	ldr	r1, [r4, #16]
    if (dmaStreamGetTransactionSize(i2cp->dmarx) > 0) {
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	b143      	cbz	r3, 8005bba <VectorBC+0xaa>
      i2cp->addr |= 0x01;
 8005ba8:	8c11      	ldrh	r1, [r2, #32]
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 8005baa:	6823      	ldr	r3, [r4, #0]
      i2cp->addr |= 0x01;
 8005bac:	f041 0101 	orr.w	r1, r1, #1
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 8005bb0:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
      i2cp->addr |= 0x01;
 8005bb4:	8411      	strh	r1, [r2, #32]
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 8005bb6:	6023      	str	r3, [r4, #0]
 8005bb8:	e7d8      	b.n	8005b6c <VectorBC+0x5c>
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 8005bba:	6861      	ldr	r1, [r4, #4]
 8005bbc:	2020      	movs	r0, #32
 8005bbe:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8005bc2:	6061      	str	r1, [r4, #4]
    dp->CR1 |= I2C_CR1_STOP;
 8005bc4:	6821      	ldr	r1, [r4, #0]
 8005bc6:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8005bca:	6021      	str	r1, [r4, #0]
 8005bcc:	f380 8811 	msr	BASEPRI, r0
  if (*trp != NULL) {
 8005bd0:	69d0      	ldr	r0, [r2, #28]
 8005bd2:	b118      	cbz	r0, 8005bdc <VectorBC+0xcc>
    tp->u.rdymsg = msg;
 8005bd4:	6243      	str	r3, [r0, #36]	; 0x24
    *trp = NULL;
 8005bd6:	61d3      	str	r3, [r2, #28]
    (void) chSchReadyI(tp);
 8005bd8:	f7fb ff62 	bl	8001aa0 <chSchReadyI>
 8005bdc:	2300      	movs	r3, #0
 8005bde:	f383 8811 	msr	BASEPRI, r3
 8005be2:	e7b9      	b.n	8005b58 <VectorBC+0x48>
      dp->CR1 &= ~I2C_CR1_ACK;
 8005be4:	6823      	ldr	r3, [r4, #0]
 8005be6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005bea:	6023      	str	r3, [r4, #0]
 8005bec:	e7b4      	b.n	8005b58 <VectorBC+0x48>
    dp->DR = (0xFF & (i2cp->addr >> 1));
 8005bee:	8c13      	ldrh	r3, [r2, #32]
 8005bf0:	f3c3 0347 	ubfx	r3, r3, #1, #8
 8005bf4:	6123      	str	r3, [r4, #16]
  if (event & (I2C_SR1_ADDR | I2C_SR1_ADD10))
 8005bf6:	f015 0f0a 	tst.w	r5, #10
    (void)dp->SR2;
 8005bfa:	bf18      	it	ne
 8005bfc:	69a3      	ldrne	r3, [r4, #24]
  if (event & I2C_SR1_BERR) {
 8005bfe:	05eb      	lsls	r3, r5, #23
 8005c00:	d5b4      	bpl.n	8005b6c <VectorBC+0x5c>
 8005c02:	e7af      	b.n	8005b64 <VectorBC+0x54>
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 8005c04:	6863      	ldr	r3, [r4, #4]
    dmaStreamEnable(i2cp->dmatx);
 8005c06:	6b12      	ldr	r2, [r2, #48]	; 0x30
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 8005c08:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    dmaStreamEnable(i2cp->dmatx);
 8005c0c:	6852      	ldr	r2, [r2, #4]
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 8005c0e:	6063      	str	r3, [r4, #4]
    dmaStreamEnable(i2cp->dmatx);
 8005c10:	6813      	ldr	r3, [r2, #0]
  if (event & (I2C_SR1_ADDR | I2C_SR1_ADD10))
 8005c12:	f015 0f0a 	tst.w	r5, #10
    dmaStreamEnable(i2cp->dmatx);
 8005c16:	f043 0301 	orr.w	r3, r3, #1
 8005c1a:	6013      	str	r3, [r2, #0]
    (void)dp->SR2;
 8005c1c:	bf18      	it	ne
 8005c1e:	69a3      	ldrne	r3, [r4, #24]
  if (event & I2C_SR1_BERR) {
 8005c20:	05eb      	lsls	r3, r5, #23
 8005c22:	d5a3      	bpl.n	8005b6c <VectorBC+0x5c>
 8005c24:	e79e      	b.n	8005b64 <VectorBC+0x54>
 8005c26:	bf00      	nop
 8005c28:	20000d30 	.word	0x20000d30
 8005c2c:	00030008 	.word	0x00030008
 8005c30:	00070082 	.word	0x00070082
	...

08005c40 <Vector84>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 8005c40:	b508      	push	{r3, lr}
  dmaServeInterrupt(STM32_DMA1_STREAM7);
 8005c42:	4803      	ldr	r0, [pc, #12]	; (8005c50 <Vector84+0x10>)
 8005c44:	f7fc f854 	bl	8001cf0 <dmaServeInterrupt>
}
 8005c48:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8005c4c:	f7fb be40 	b.w	80018d0 <_port_irq_epilogue>
 8005c50:	080071dc 	.word	0x080071dc
	...

08005c60 <Vector80>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 8005c60:	b508      	push	{r3, lr}
  dmaServeInterrupt(STM32_DMA1_STREAM6);
 8005c62:	4803      	ldr	r0, [pc, #12]	; (8005c70 <Vector80+0x10>)
 8005c64:	f7fc f844 	bl	8001cf0 <dmaServeInterrupt>
}
 8005c68:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8005c6c:	f7fb be30 	b.w	80018d0 <_port_irq_epilogue>
 8005c70:	080071cc 	.word	0x080071cc
	...

08005c80 <Vector7C>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8005c80:	b508      	push	{r3, lr}
  dmaServeInterrupt(STM32_DMA1_STREAM5);
 8005c82:	4803      	ldr	r0, [pc, #12]	; (8005c90 <Vector7C+0x10>)
 8005c84:	f7fc f834 	bl	8001cf0 <dmaServeInterrupt>
}
 8005c88:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8005c8c:	f7fb be20 	b.w	80018d0 <_port_irq_epilogue>
 8005c90:	080071bc 	.word	0x080071bc
	...

08005ca0 <Vector78>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 8005ca0:	b508      	push	{r3, lr}
  dmaServeInterrupt(STM32_DMA1_STREAM4);
 8005ca2:	4803      	ldr	r0, [pc, #12]	; (8005cb0 <Vector78+0x10>)
 8005ca4:	f7fc f824 	bl	8001cf0 <dmaServeInterrupt>
}
 8005ca8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8005cac:	f7fb be10 	b.w	80018d0 <_port_irq_epilogue>
 8005cb0:	080071ac 	.word	0x080071ac
	...

08005cc0 <Vector74>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 8005cc0:	b508      	push	{r3, lr}
  dmaServeInterrupt(STM32_DMA1_STREAM3);
 8005cc2:	4803      	ldr	r0, [pc, #12]	; (8005cd0 <Vector74+0x10>)
 8005cc4:	f7fc f814 	bl	8001cf0 <dmaServeInterrupt>
}
 8005cc8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8005ccc:	f7fb be00 	b.w	80018d0 <_port_irq_epilogue>
 8005cd0:	0800719c 	.word	0x0800719c
	...

08005ce0 <Vector70>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 8005ce0:	b508      	push	{r3, lr}
  dmaServeInterrupt(STM32_DMA1_STREAM2);
 8005ce2:	4803      	ldr	r0, [pc, #12]	; (8005cf0 <Vector70+0x10>)
 8005ce4:	f7fc f804 	bl	8001cf0 <dmaServeInterrupt>
}
 8005ce8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8005cec:	f7fb bdf0 	b.w	80018d0 <_port_irq_epilogue>
 8005cf0:	0800718c 	.word	0x0800718c
	...

08005d00 <Vector6C>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8005d00:	b508      	push	{r3, lr}
  dmaServeInterrupt(STM32_DMA1_STREAM1);
 8005d02:	4803      	ldr	r0, [pc, #12]	; (8005d10 <Vector6C+0x10>)
 8005d04:	f7fb fff4 	bl	8001cf0 <dmaServeInterrupt>
}
 8005d08:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8005d0c:	f7fb bde0 	b.w	80018d0 <_port_irq_epilogue>
 8005d10:	0800717c 	.word	0x0800717c
	...

08005d20 <__init_ram_areas>:
}

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 8005d20:	b4f0      	push	{r4, r5, r6, r7}
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
      *p = 0;
 8005d22:	2600      	movs	r6, #0
 8005d24:	4f13      	ldr	r7, [pc, #76]	; (8005d74 <__init_ram_areas+0x54>)
void __init_ram_areas(void) {
 8005d26:	4d14      	ldr	r5, [pc, #80]	; (8005d78 <__init_ram_areas+0x58>)
 8005d28:	4814      	ldr	r0, [pc, #80]	; (8005d7c <__init_ram_areas+0x5c>)
 8005d2a:	4b15      	ldr	r3, [pc, #84]	; (8005d80 <__init_ram_areas+0x60>)
 8005d2c:	4915      	ldr	r1, [pc, #84]	; (8005d84 <__init_ram_areas+0x64>)
 8005d2e:	f107 0c70 	add.w	ip, r7, #112	; 0x70
    while (p < rap->clear_area) {
 8005d32:	4298      	cmp	r0, r3
 8005d34:	d911      	bls.n	8005d5a <__init_ram_areas+0x3a>
 8005d36:	461a      	mov	r2, r3
 8005d38:	3904      	subs	r1, #4
      *p = *tp;
 8005d3a:	f851 4f04 	ldr.w	r4, [r1, #4]!
 8005d3e:	f842 4b04 	str.w	r4, [r2], #4
    while (p < rap->clear_area) {
 8005d42:	4290      	cmp	r0, r2
 8005d44:	d8f9      	bhi.n	8005d3a <__init_ram_areas+0x1a>
 8005d46:	1e42      	subs	r2, r0, #1
 8005d48:	1ad2      	subs	r2, r2, r3
 8005d4a:	f022 0203 	bic.w	r2, r2, #3
 8005d4e:	3204      	adds	r2, #4
 8005d50:	4413      	add	r3, r2
    while (p < rap->no_init_area) {
 8005d52:	429d      	cmp	r5, r3
 8005d54:	d903      	bls.n	8005d5e <__init_ram_areas+0x3e>
      *p = 0;
 8005d56:	f843 6b04 	str.w	r6, [r3], #4
    while (p < rap->no_init_area) {
 8005d5a:	429d      	cmp	r5, r3
 8005d5c:	d8fb      	bhi.n	8005d56 <__init_ram_areas+0x36>
      p++;
    }
    rap++;
  }
  while (rap < &ram_areas[CRT1_AREAS_NUMBER]);
 8005d5e:	4567      	cmp	r7, ip
 8005d60:	d005      	beq.n	8005d6e <__init_ram_areas+0x4e>
 8005d62:	e9d7 1304 	ldrd	r1, r3, [r7, #16]
 8005d66:	e9d7 0506 	ldrd	r0, r5, [r7, #24]
 8005d6a:	3710      	adds	r7, #16
 8005d6c:	e7e1      	b.n	8005d32 <__init_ram_areas+0x12>
#endif
}
 8005d6e:	bcf0      	pop	{r4, r5, r6, r7}
 8005d70:	4770      	bx	lr
 8005d72:	bf00      	nop
 8005d74:	08007300 	.word	0x08007300
 8005d78:	200013c8 	.word	0x200013c8
 8005d7c:	200013c8 	.word	0x200013c8
 8005d80:	200013c8 	.word	0x200013c8
 8005d84:	08007a84 	.word	0x08007a84
	...

08005d90 <__default_exit>:
  while (true) {
 8005d90:	e7fe      	b.n	8005d90 <__default_exit>
 8005d92:	bf00      	nop
	...

08005da0 <__late_init>:
 8005da0:	4770      	bx	lr
 8005da2:	bf00      	nop
	...

08005db0 <__core_init>:
}
 8005db0:	4770      	bx	lr
 8005db2:	bf00      	nop

08005db4 <atoi>:
 8005db4:	220a      	movs	r2, #10
 8005db6:	2100      	movs	r1, #0
 8005db8:	f000 b888 	b.w	8005ecc <strtol>

08005dbc <_strtol_l.isra.0>:
 8005dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dc0:	460d      	mov	r5, r1
 8005dc2:	4681      	mov	r9, r0
 8005dc4:	4840      	ldr	r0, [pc, #256]	; (8005ec8 <_strtol_l.isra.0+0x10c>)
 8005dc6:	462f      	mov	r7, r5
 8005dc8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005dcc:	5d06      	ldrb	r6, [r0, r4]
 8005dce:	f016 0608 	ands.w	r6, r6, #8
 8005dd2:	d1f8      	bne.n	8005dc6 <_strtol_l.isra.0+0xa>
 8005dd4:	2c2d      	cmp	r4, #45	; 0x2d
 8005dd6:	d053      	beq.n	8005e80 <_strtol_l.isra.0+0xc4>
 8005dd8:	2c2b      	cmp	r4, #43	; 0x2b
 8005dda:	d027      	beq.n	8005e2c <_strtol_l.isra.0+0x70>
 8005ddc:	46a3      	mov	fp, r4
 8005dde:	f06f 4800 	mvn.w	r8, #2147483648	; 0x80000000
 8005de2:	b353      	cbz	r3, 8005e3a <_strtol_l.isra.0+0x7e>
 8005de4:	2b10      	cmp	r3, #16
 8005de6:	d052      	beq.n	8005e8e <_strtol_l.isra.0+0xd2>
 8005de8:	469e      	mov	lr, r3
 8005dea:	2700      	movs	r7, #0
 8005dec:	fbb8 fcfe 	udiv	ip, r8, lr
 8005df0:	4638      	mov	r0, r7
 8005df2:	fb0e 8a1c 	mls	sl, lr, ip, r8
 8005df6:	e005      	b.n	8005e04 <_strtol_l.isra.0+0x48>
 8005df8:	d036      	beq.n	8005e68 <_strtol_l.isra.0+0xac>
 8005dfa:	2701      	movs	r7, #1
 8005dfc:	fb0e 4000 	mla	r0, lr, r0, r4
 8005e00:	f815 bb01 	ldrb.w	fp, [r5], #1
 8005e04:	f1ab 0430 	sub.w	r4, fp, #48	; 0x30
 8005e08:	2c09      	cmp	r4, #9
 8005e0a:	d905      	bls.n	8005e18 <_strtol_l.isra.0+0x5c>
 8005e0c:	f1ab 0441 	sub.w	r4, fp, #65	; 0x41
 8005e10:	2c19      	cmp	r4, #25
 8005e12:	d818      	bhi.n	8005e46 <_strtol_l.isra.0+0x8a>
 8005e14:	f1ab 0437 	sub.w	r4, fp, #55	; 0x37
 8005e18:	42a3      	cmp	r3, r4
 8005e1a:	dd1c      	ble.n	8005e56 <_strtol_l.isra.0+0x9a>
 8005e1c:	f1b7 3fff 	cmp.w	r7, #4294967295	; 0xffffffff
 8005e20:	d0ee      	beq.n	8005e00 <_strtol_l.isra.0+0x44>
 8005e22:	4584      	cmp	ip, r0
 8005e24:	d2e8      	bcs.n	8005df8 <_strtol_l.isra.0+0x3c>
 8005e26:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005e2a:	e7e9      	b.n	8005e00 <_strtol_l.isra.0+0x44>
 8005e2c:	f895 b000 	ldrb.w	fp, [r5]
 8005e30:	f06f 4800 	mvn.w	r8, #2147483648	; 0x80000000
 8005e34:	1cbd      	adds	r5, r7, #2
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d1d4      	bne.n	8005de4 <_strtol_l.isra.0+0x28>
 8005e3a:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
 8005e3e:	d035      	beq.n	8005eac <_strtol_l.isra.0+0xf0>
 8005e40:	230a      	movs	r3, #10
 8005e42:	469e      	mov	lr, r3
 8005e44:	e7d1      	b.n	8005dea <_strtol_l.isra.0+0x2e>
 8005e46:	f1ab 0461 	sub.w	r4, fp, #97	; 0x61
 8005e4a:	2c19      	cmp	r4, #25
 8005e4c:	d803      	bhi.n	8005e56 <_strtol_l.isra.0+0x9a>
 8005e4e:	f1ab 0457 	sub.w	r4, fp, #87	; 0x57
 8005e52:	42a3      	cmp	r3, r4
 8005e54:	dce2      	bgt.n	8005e1c <_strtol_l.isra.0+0x60>
 8005e56:	1c7b      	adds	r3, r7, #1
 8005e58:	d00b      	beq.n	8005e72 <_strtol_l.isra.0+0xb6>
 8005e5a:	b106      	cbz	r6, 8005e5e <_strtol_l.isra.0+0xa2>
 8005e5c:	4240      	negs	r0, r0
 8005e5e:	b10a      	cbz	r2, 8005e64 <_strtol_l.isra.0+0xa8>
 8005e60:	bb7f      	cbnz	r7, 8005ec2 <_strtol_l.isra.0+0x106>
 8005e62:	6011      	str	r1, [r2, #0]
 8005e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e68:	45a2      	cmp	sl, r4
 8005e6a:	dac6      	bge.n	8005dfa <_strtol_l.isra.0+0x3e>
 8005e6c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005e70:	e7c6      	b.n	8005e00 <_strtol_l.isra.0+0x44>
 8005e72:	2322      	movs	r3, #34	; 0x22
 8005e74:	f8c9 3000 	str.w	r3, [r9]
 8005e78:	b302      	cbz	r2, 8005ebc <_strtol_l.isra.0+0x100>
 8005e7a:	4640      	mov	r0, r8
 8005e7c:	1e69      	subs	r1, r5, #1
 8005e7e:	e7f0      	b.n	8005e62 <_strtol_l.isra.0+0xa6>
 8005e80:	f895 b000 	ldrb.w	fp, [r5]
 8005e84:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8005e88:	2601      	movs	r6, #1
 8005e8a:	1cbd      	adds	r5, r7, #2
 8005e8c:	e7a9      	b.n	8005de2 <_strtol_l.isra.0+0x26>
 8005e8e:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
 8005e92:	d1a9      	bne.n	8005de8 <_strtol_l.isra.0+0x2c>
 8005e94:	7828      	ldrb	r0, [r5, #0]
 8005e96:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8005e9a:	2858      	cmp	r0, #88	; 0x58
 8005e9c:	d1a4      	bne.n	8005de8 <_strtol_l.isra.0+0x2c>
 8005e9e:	f04f 0e10 	mov.w	lr, #16
 8005ea2:	f895 b001 	ldrb.w	fp, [r5, #1]
 8005ea6:	4673      	mov	r3, lr
 8005ea8:	3502      	adds	r5, #2
 8005eaa:	e79e      	b.n	8005dea <_strtol_l.isra.0+0x2e>
 8005eac:	782b      	ldrb	r3, [r5, #0]
 8005eae:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005eb2:	2b58      	cmp	r3, #88	; 0x58
 8005eb4:	d0f3      	beq.n	8005e9e <_strtol_l.isra.0+0xe2>
 8005eb6:	2308      	movs	r3, #8
 8005eb8:	469e      	mov	lr, r3
 8005eba:	e796      	b.n	8005dea <_strtol_l.isra.0+0x2e>
 8005ebc:	4640      	mov	r0, r8
 8005ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ec2:	4680      	mov	r8, r0
 8005ec4:	e7d9      	b.n	8005e7a <_strtol_l.isra.0+0xbe>
 8005ec6:	bf00      	nop
 8005ec8:	08007449 	.word	0x08007449

08005ecc <strtol>:
 8005ecc:	b430      	push	{r4, r5}
 8005ece:	460d      	mov	r5, r1
 8005ed0:	4c03      	ldr	r4, [pc, #12]	; (8005ee0 <strtol+0x14>)
 8005ed2:	4613      	mov	r3, r2
 8005ed4:	4601      	mov	r1, r0
 8005ed6:	462a      	mov	r2, r5
 8005ed8:	6820      	ldr	r0, [r4, #0]
 8005eda:	bc30      	pop	{r4, r5}
 8005edc:	f7ff bf6e 	b.w	8005dbc <_strtol_l.isra.0>
 8005ee0:	20000904 	.word	0x20000904

08005ee4 <memset>:
 8005ee4:	b4f0      	push	{r4, r5, r6, r7}
 8005ee6:	0786      	lsls	r6, r0, #30
 8005ee8:	d046      	beq.n	8005f78 <memset+0x94>
 8005eea:	1e54      	subs	r4, r2, #1
 8005eec:	2a00      	cmp	r2, #0
 8005eee:	d03c      	beq.n	8005f6a <memset+0x86>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	b2ca      	uxtb	r2, r1
 8005ef4:	e001      	b.n	8005efa <memset+0x16>
 8005ef6:	3c01      	subs	r4, #1
 8005ef8:	d337      	bcc.n	8005f6a <memset+0x86>
 8005efa:	f803 2b01 	strb.w	r2, [r3], #1
 8005efe:	079d      	lsls	r5, r3, #30
 8005f00:	d1f9      	bne.n	8005ef6 <memset+0x12>
 8005f02:	2c03      	cmp	r4, #3
 8005f04:	d92a      	bls.n	8005f5c <memset+0x78>
 8005f06:	b2cd      	uxtb	r5, r1
 8005f08:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8005f0c:	2c0f      	cmp	r4, #15
 8005f0e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8005f12:	d934      	bls.n	8005f7e <memset+0x9a>
 8005f14:	f1a4 0210 	sub.w	r2, r4, #16
 8005f18:	f022 0c0f 	bic.w	ip, r2, #15
 8005f1c:	f103 0720 	add.w	r7, r3, #32
 8005f20:	0916      	lsrs	r6, r2, #4
 8005f22:	4467      	add	r7, ip
 8005f24:	f103 0210 	add.w	r2, r3, #16
 8005f28:	e942 5504 	strd	r5, r5, [r2, #-16]
 8005f2c:	e942 5502 	strd	r5, r5, [r2, #-8]
 8005f30:	3210      	adds	r2, #16
 8005f32:	42ba      	cmp	r2, r7
 8005f34:	d1f8      	bne.n	8005f28 <memset+0x44>
 8005f36:	1c72      	adds	r2, r6, #1
 8005f38:	f014 0f0c 	tst.w	r4, #12
 8005f3c:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8005f40:	f004 060f 	and.w	r6, r4, #15
 8005f44:	d013      	beq.n	8005f6e <memset+0x8a>
 8005f46:	1f33      	subs	r3, r6, #4
 8005f48:	f023 0303 	bic.w	r3, r3, #3
 8005f4c:	3304      	adds	r3, #4
 8005f4e:	4413      	add	r3, r2
 8005f50:	f842 5b04 	str.w	r5, [r2], #4
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d1fb      	bne.n	8005f50 <memset+0x6c>
 8005f58:	f006 0403 	and.w	r4, r6, #3
 8005f5c:	b12c      	cbz	r4, 8005f6a <memset+0x86>
 8005f5e:	b2ca      	uxtb	r2, r1
 8005f60:	441c      	add	r4, r3
 8005f62:	f803 2b01 	strb.w	r2, [r3], #1
 8005f66:	429c      	cmp	r4, r3
 8005f68:	d1fb      	bne.n	8005f62 <memset+0x7e>
 8005f6a:	bcf0      	pop	{r4, r5, r6, r7}
 8005f6c:	4770      	bx	lr
 8005f6e:	4634      	mov	r4, r6
 8005f70:	4613      	mov	r3, r2
 8005f72:	2c00      	cmp	r4, #0
 8005f74:	d1f3      	bne.n	8005f5e <memset+0x7a>
 8005f76:	e7f8      	b.n	8005f6a <memset+0x86>
 8005f78:	4614      	mov	r4, r2
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	e7c1      	b.n	8005f02 <memset+0x1e>
 8005f7e:	461a      	mov	r2, r3
 8005f80:	4626      	mov	r6, r4
 8005f82:	e7e0      	b.n	8005f46 <memset+0x62>

08005f84 <strchr>:
 8005f84:	f011 01ff 	ands.w	r1, r1, #255	; 0xff
 8005f88:	4603      	mov	r3, r0
 8005f8a:	d044      	beq.n	8006016 <strchr+0x92>
 8005f8c:	0782      	lsls	r2, r0, #30
 8005f8e:	d132      	bne.n	8005ff6 <strchr+0x72>
 8005f90:	b470      	push	{r4, r5, r6}
 8005f92:	6804      	ldr	r4, [r0, #0]
 8005f94:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 8005f98:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 8005f9c:	ea86 0504 	eor.w	r5, r6, r4
 8005fa0:	f1a5 3301 	sub.w	r3, r5, #16843009	; 0x1010101
 8005fa4:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 8005fa8:	ea23 0305 	bic.w	r3, r3, r5
 8005fac:	ea22 0204 	bic.w	r2, r2, r4
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 8005fb6:	d10f      	bne.n	8005fd8 <strchr+0x54>
 8005fb8:	f850 4f04 	ldr.w	r4, [r0, #4]!
 8005fbc:	ea84 0506 	eor.w	r5, r4, r6
 8005fc0:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
 8005fc4:	f1a4 3301 	sub.w	r3, r4, #16843009	; 0x1010101
 8005fc8:	ea22 0205 	bic.w	r2, r2, r5
 8005fcc:	ea23 0304 	bic.w	r3, r3, r4
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 8005fd6:	d0ef      	beq.n	8005fb8 <strchr+0x34>
 8005fd8:	7803      	ldrb	r3, [r0, #0]
 8005fda:	b923      	cbnz	r3, 8005fe6 <strchr+0x62>
 8005fdc:	e036      	b.n	800604c <strchr+0xc8>
 8005fde:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d032      	beq.n	800604c <strchr+0xc8>
 8005fe6:	4299      	cmp	r1, r3
 8005fe8:	d1f9      	bne.n	8005fde <strchr+0x5a>
 8005fea:	e030      	b.n	800604e <strchr+0xca>
 8005fec:	428a      	cmp	r2, r1
 8005fee:	d011      	beq.n	8006014 <strchr+0x90>
 8005ff0:	079a      	lsls	r2, r3, #30
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	d0cc      	beq.n	8005f90 <strchr+0xc>
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ffc:	2a00      	cmp	r2, #0
 8005ffe:	d1f5      	bne.n	8005fec <strchr+0x68>
 8006000:	4610      	mov	r0, r2
 8006002:	4770      	bx	lr
 8006004:	0799      	lsls	r1, r3, #30
 8006006:	4618      	mov	r0, r3
 8006008:	d007      	beq.n	800601a <strchr+0x96>
 800600a:	781a      	ldrb	r2, [r3, #0]
 800600c:	4618      	mov	r0, r3
 800600e:	3301      	adds	r3, #1
 8006010:	2a00      	cmp	r2, #0
 8006012:	d1f7      	bne.n	8006004 <strchr+0x80>
 8006014:	4770      	bx	lr
 8006016:	0782      	lsls	r2, r0, #30
 8006018:	d1f7      	bne.n	800600a <strchr+0x86>
 800601a:	6802      	ldr	r2, [r0, #0]
 800601c:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 8006020:	ea23 0302 	bic.w	r3, r3, r2
 8006024:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 8006028:	d108      	bne.n	800603c <strchr+0xb8>
 800602a:	f850 2f04 	ldr.w	r2, [r0, #4]!
 800602e:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 8006032:	ea23 0302 	bic.w	r3, r3, r2
 8006036:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 800603a:	d0f6      	beq.n	800602a <strchr+0xa6>
 800603c:	7803      	ldrb	r3, [r0, #0]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d0e8      	beq.n	8006014 <strchr+0x90>
 8006042:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8006046:	2b00      	cmp	r3, #0
 8006048:	d1fb      	bne.n	8006042 <strchr+0xbe>
 800604a:	4770      	bx	lr
 800604c:	4618      	mov	r0, r3
 800604e:	bc70      	pop	{r4, r5, r6}
 8006050:	4770      	bx	lr
 8006052:	bf00      	nop

08006054 <strpbrk>:
 8006054:	b430      	push	{r4, r5}
 8006056:	7804      	ldrb	r4, [r0, #0]
 8006058:	b1a4      	cbz	r4, 8006084 <strpbrk+0x30>
 800605a:	780d      	ldrb	r5, [r1, #0]
 800605c:	460a      	mov	r2, r1
 800605e:	462b      	mov	r3, r5
 8006060:	b91d      	cbnz	r5, 800606a <strpbrk+0x16>
 8006062:	e00a      	b.n	800607a <strpbrk+0x26>
 8006064:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8006068:	b13b      	cbz	r3, 800607a <strpbrk+0x26>
 800606a:	429c      	cmp	r4, r3
 800606c:	d1fa      	bne.n	8006064 <strpbrk+0x10>
 800606e:	7813      	ldrb	r3, [r2, #0]
 8006070:	bc30      	pop	{r4, r5}
 8006072:	2b00      	cmp	r3, #0
 8006074:	bf08      	it	eq
 8006076:	2000      	moveq	r0, #0
 8006078:	4770      	bx	lr
 800607a:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 800607e:	2c00      	cmp	r4, #0
 8006080:	d1ec      	bne.n	800605c <strpbrk+0x8>
 8006082:	e7f4      	b.n	800606e <strpbrk+0x1a>
 8006084:	4620      	mov	r0, r4
 8006086:	bc30      	pop	{r4, r5}
 8006088:	4770      	bx	lr
 800608a:	bf00      	nop

0800608c <strspn>:
 800608c:	b470      	push	{r4, r5, r6}
 800608e:	7804      	ldrb	r4, [r0, #0]
 8006090:	b18c      	cbz	r4, 80060b6 <strspn+0x2a>
 8006092:	4605      	mov	r5, r0
 8006094:	780e      	ldrb	r6, [r1, #0]
 8006096:	b15e      	cbz	r6, 80060b0 <strspn+0x24>
 8006098:	460a      	mov	r2, r1
 800609a:	4633      	mov	r3, r6
 800609c:	e002      	b.n	80060a4 <strspn+0x18>
 800609e:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 80060a2:	b12b      	cbz	r3, 80060b0 <strspn+0x24>
 80060a4:	42a3      	cmp	r3, r4
 80060a6:	d1fa      	bne.n	800609e <strspn+0x12>
 80060a8:	f815 4f01 	ldrb.w	r4, [r5, #1]!
 80060ac:	2c00      	cmp	r4, #0
 80060ae:	d1f2      	bne.n	8006096 <strspn+0xa>
 80060b0:	1a28      	subs	r0, r5, r0
 80060b2:	bc70      	pop	{r4, r5, r6}
 80060b4:	4770      	bx	lr
 80060b6:	4620      	mov	r0, r4
 80060b8:	e7fb      	b.n	80060b2 <strspn+0x26>
 80060ba:	bf00      	nop
