#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Jan  9 16:55:46 2025
# Process ID: 12316
# Current directory: C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.runs/synth_1
# Command line: vivado.exe -log LCD_INIT.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LCD_INIT.tcl
# Log file: C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.runs/synth_1/LCD_INIT.vds
# Journal file: C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.runs/synth_1\vivado.jou
# Running On: CIP-S-128-006, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 4, Host memory: 17095 MB
#-----------------------------------------------------------
source LCD_INIT.tcl -notrace
Command: synth_design -top LCD_INIT -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5748
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1411.836 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port reset_n is neither a static name nor a globally static expression [C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/sources_1/new/Send8BitSPI2.vhd:196]
INFO: [Synth 8-638] synthesizing module 'LCD_INIT' [C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/sources_1/new/toplevel.vhd:51]
INFO: [Synth 8-3491] module 'Send8BitSPI2' declared at 'C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/sources_1/new/Send8BitSPI2.vhd:7' bound to instance 'SPI_SEND' of component 'Send8BitSPI2' [C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/sources_1/new/toplevel.vhd:80]
INFO: [Synth 8-638] synthesizing module 'Send8BitSPI2' [C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/sources_1/new/Send8BitSPI2.vhd:24]
	Parameter slaves bound to: 1 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'spi_master' declared at 'C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/sources_1/imports/Downloads/spi_master.vhd:32' bound to instance 'SPI_0_INST' of component 'spi_master' [C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/sources_1/new/Send8BitSPI2.vhd:189]
INFO: [Synth 8-638] synthesizing module 'spi_master' [C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/sources_1/imports/Downloads/spi_master.vhd:54]
	Parameter slaves bound to: 1 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_master' (1#1) [C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/sources_1/imports/Downloads/spi_master.vhd:54]
	Parameter slaves bound to: 1 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'spi_master' declared at 'C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/sources_1/imports/Downloads/spi_master.vhd:32' bound to instance 'SPI_1_INST' of component 'spi_master' [C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/sources_1/new/Send8BitSPI2.vhd:213]
INFO: [Synth 8-638] synthesizing module 'spi_master__parameterized1' [C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/sources_1/imports/Downloads/spi_master.vhd:54]
	Parameter slaves bound to: 1 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_master__parameterized1' (1#1) [C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/sources_1/imports/Downloads/spi_master.vhd:54]
	Parameter slaves bound to: 1 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'spi_master' declared at 'C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/sources_1/imports/Downloads/spi_master.vhd:32' bound to instance 'SPI_2_INST' of component 'spi_master' [C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/sources_1/new/Send8BitSPI2.vhd:236]
WARNING: [Synth 8-6014] Unused sequential element debug_state_reg was removed.  [C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/sources_1/new/Send8BitSPI2.vhd:352]
WARNING: [Synth 8-3848] Net tx_buf_2 in module/entity Send8BitSPI2 does not have driver. [C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/sources_1/new/Send8BitSPI2.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'Send8BitSPI2' (2#1) [C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/sources_1/new/Send8BitSPI2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'LCD_INIT' (3#1) [C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/sources_1/new/toplevel.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1411.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1411.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1411.836 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1411.836 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/constrs_1/imports/constraints/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset_n'. [C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/constrs_1/imports/constraints/Nexys4_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/constrs_1/imports/constraints/Nexys4_Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset_n'. [C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/constrs_1/imports/constraints/Nexys4_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/constrs_1/imports/constraints/Nexys4_Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/constrs_1/imports/constraints/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.srcs/constrs_1/imports/constraints/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LCD_INIT_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LCD_INIT_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1412.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1412.898 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1412.898 ; gain = 1.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1412.898 ; gain = 1.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1412.898 ; gain = 1.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1412.898 ; gain = 1.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 9     
	   3 Input    7 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 14    
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 13    
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 4     
	  31 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	  31 Input    6 Bit        Muxes := 1     
	  10 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	  22 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	  31 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	  31 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 97    
	   3 Input    1 Bit        Muxes := 5     
	  31 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module spi_master.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1412.898 ; gain = 1.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+------------------+---------------+----------------+
|Module Name  | RTL Object       | Depth x Width | Implemented As | 
+-------------+------------------+---------------+----------------+
|Send8BitSPI2 | LCD_init_cmd[0]  | 32x8          | LUT            | 
|Send8BitSPI2 | LCD_init_data[0] | 128x8         | LUT            | 
|Send8BitSPI2 | LCD_init_cmd[0]  | 32x8          | LUT            | 
|Send8BitSPI2 | LCD_init_data[0] | 128x8         | LUT            | 
+-------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1412.898 ; gain = 1.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1412.898 ; gain = 1.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1412.898 ; gain = 1.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1412.898 ; gain = 1.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1412.898 ; gain = 1.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1412.898 ; gain = 1.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1412.898 ; gain = 1.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1412.898 ; gain = 1.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1412.898 ; gain = 1.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    95|
|3     |LUT1   |    10|
|4     |LUT2   |   222|
|5     |LUT3   |    72|
|6     |LUT4   |    60|
|7     |LUT5   |    61|
|8     |LUT6   |   107|
|9     |MUXF7  |     1|
|10    |FDCE   |    75|
|11    |FDPE   |     6|
|12    |FDRE   |   267|
|13    |FDSE   |     4|
|14    |IBUF   |     1|
|15    |OBUF   |     6|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1412.898 ; gain = 1.062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1412.898 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1412.898 ; gain = 1.062
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1417.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1422.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d78d3ef6
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 7 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1422.965 ; gain = 11.129
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/fij32622/Desktop/SPI2_TB/SPI2_TB.runs/synth_1/LCD_INIT.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LCD_INIT_utilization_synth.rpt -pb LCD_INIT_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 16:56:32 2025...
