Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/binahmed/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 777204d93deb41f7bd8417837dccd96f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot soc_test_behav xil_defaultlib.soc_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv" Line 1. Module $unit_lib_sv has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/tb/soc_test.sv" Line 3. Module soc_test has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/rv32i_soc.sv" Line 1. Module rv32i_soc_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/rv32i_top.sv" Line 1. Module rv32i_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv" Line 1. Module csr_file has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv" Line 3. Module data_path has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/program_counter.sv" Line 1. Module program_counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/reg_file.sv" Line 1. Module reg_file has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/imm_gen.sv" Line 1. Module imm_gen has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/control_unit.sv" Line 1. Module control_unit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv" Line 14. Module decode_control has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv" Line 1. Module forwarding_unit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/hazard_controller.sv" Line 1. Module hazard_handler has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/pipeline_controller.sv" Line 1. Module pipeline_controller has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/WishboneInterconnect/wishbone_controller.sv" Line 2. Module wishbone_controller has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/WishboneInterconnect/wb_intercon.sv" Line 1. Module wb_intercon has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/gpio/gpio_top.sv" Line 115. Module gpio_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_mem.sv" Line 3. Module data_mem(DEPTH=128) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_mem.sv" Line 3. Module data_mem(DEPTH=128) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/rom.sv" Line 1. Module rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/clint_wishbone.sv" Line 21. Module clint_wishbone has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.riscv_types
Compiling package xil_defaultlib.$unit_lib_sv
Compiling module xil_defaultlib.csr_file
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.mux2x1(n=32)
Compiling module xil_defaultlib.n_bit_reg(n=1)
Compiling module xil_defaultlib.n_bit_reg_wclr(n=64)
Compiling module xil_defaultlib.n_bit_reg_wclr(n=32,CLR_VALUE=32...
Compiling module xil_defaultlib.n_bit_reg_wclr(n=96)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.one_hot_mux2x1
Compiling module xil_defaultlib.one_hot_mux2x1(n=4)
Compiling module xil_defaultlib.mux2x1(n=8)
Compiling module xil_defaultlib.mux2x1(n=11)
Compiling module xil_defaultlib.one_hot_mux3x1
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.n_bit_reg_wclr(n=247)
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.n_bit_add_sub
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.n_bit_reg_wclr(n=263)
Compiling module xil_defaultlib.one_hot_mux3x1(n=32)
Compiling module xil_defaultlib.n_bit_reg_wclr(n=73)
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.branch_controller
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.hazard_handler
Compiling module xil_defaultlib.pipeline_controller
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.rv32i_top
Compiling module xil_defaultlib.n_bit_dec
Compiling module xil_defaultlib.one_hot_mux2x1(n=5)
Compiling module xil_defaultlib.n_bit_dec(n=1)
Compiling module xil_defaultlib.one_hot_mux3x1(n=4)
Compiling module xil_defaultlib.store_aligner
Compiling module xil_defaultlib.n_bit_reg(n=5)
Compiling module xil_defaultlib.mux4x1(n=8)
Compiling module xil_defaultlib.mux2x1(n=24)
Compiling module xil_defaultlib.mux2x1(n=16)
Compiling module xil_defaultlib.mux4x1(n=32)
Compiling module xil_defaultlib.load_aligner
Compiling module xil_defaultlib.wishbone_controller
Compiling module xil_defaultlib.wb_mux(num_slaves=6,MATCH_ADDR=1...
Compiling module xil_defaultlib.wb_intercon
Compiling module xil_defaultlib.bidirec
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.n_bit_reg(n=32)
Compiling module xil_defaultlib.data_mem(DEPTH=128)
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.clint_wishbone
Compiling module xil_defaultlib.rv32i_soc_default
Compiling module xil_defaultlib.soc_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_test_behav
