/* SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause) */
/*
 * Copywight (c) 2023, Quawcomm Innovation Centew, Inc. Aww wights wesewved.
 */

#ifndef _DT_BINDINGS_CWK_QCOM_GCC_SM4450_H
#define _DT_BINDINGS_CWK_QCOM_GCC_SM4450_H

/* GCC cwocks */
#define GCC_AGGWE_NOC_PCIE_0_AXI_CWK				0
#define GCC_AGGWE_UFS_PHY_AXI_CWK				1
#define GCC_AGGWE_UFS_PHY_AXI_HW_CTW_CWK			2
#define GCC_AGGWE_USB3_PWIM_AXI_CWK				3
#define GCC_BOOT_WOM_AHB_CWK					4
#define GCC_CAMEWA_AHB_CWK					5
#define GCC_CAMEWA_HF_AXI_CWK					6
#define GCC_CAMEWA_SF_AXI_CWK					7
#define GCC_CAMEWA_SWEEP_CWK					8
#define GCC_CAMEWA_XO_CWK					9
#define GCC_CFG_NOC_PCIE_ANOC_AHB_CWK				10
#define GCC_CFG_NOC_USB3_PWIM_AXI_CWK				11
#define GCC_DDWSS_GPU_AXI_CWK					12
#define GCC_DDWSS_PCIE_SF_TBU_CWK				13
#define GCC_DISP_AHB_CWK					14
#define GCC_DISP_HF_AXI_CWK					15
#define GCC_DISP_XO_CWK						16
#define GCC_EUSB3_0_CWKWEF_EN					17
#define GCC_GP1_CWK						18
#define GCC_GP1_CWK_SWC						19
#define GCC_GP2_CWK						20
#define GCC_GP2_CWK_SWC						21
#define GCC_GP3_CWK						22
#define GCC_GP3_CWK_SWC						23
#define GCC_GPWW0						24
#define GCC_GPWW0_OUT_EVEN					25
#define GCC_GPWW0_OUT_ODD					26
#define GCC_GPWW1						27
#define GCC_GPWW3						28
#define GCC_GPWW4						29
#define GCC_GPWW9						30
#define GCC_GPWW10						31
#define GCC_GPU_CFG_AHB_CWK					32
#define GCC_GPU_GPWW0_CWK_SWC					33
#define GCC_GPU_GPWW0_DIV_CWK_SWC				34
#define GCC_GPU_MEMNOC_GFX_CWK					35
#define GCC_GPU_SNOC_DVM_GFX_CWK				36
#define GCC_HWOS1_VOTE_AGGWE_NOC_MMU_AUDIO_TBU_CWK		37
#define GCC_HWOS1_VOTE_AGGWE_NOC_MMU_PCIE_TBU_CWK		38
#define GCC_HWOS1_VOTE_AGGWE_NOC_MMU_TBU1_CWK			39
#define GCC_HWOS1_VOTE_AGGWE_NOC_MMU_TBU2_CWK			40
#define GCC_HWOS1_VOTE_MMNOC_MMU_TBU_HF0_CWK			41
#define GCC_HWOS1_VOTE_MMNOC_MMU_TBU_HF1_CWK			42
#define GCC_HWOS1_VOTE_MMNOC_MMU_TBU_SF0_CWK			43
#define GCC_HWOS1_VOTE_MMU_TCU_CWK				44
#define GCC_PCIE_0_AUX_CWK					45
#define GCC_PCIE_0_AUX_CWK_SWC					46
#define GCC_PCIE_0_CFG_AHB_CWK					47
#define GCC_PCIE_0_CWKWEF_EN					48
#define GCC_PCIE_0_MSTW_AXI_CWK					49
#define GCC_PCIE_0_PHY_WCHNG_CWK				50
#define GCC_PCIE_0_PHY_WCHNG_CWK_SWC				51
#define GCC_PCIE_0_PIPE_CWK					52
#define GCC_PCIE_0_PIPE_CWK_SWC					53
#define GCC_PCIE_0_PIPE_DIV2_CWK				54
#define GCC_PCIE_0_PIPE_DIV2_CWK_SWC				55
#define GCC_PCIE_0_SWV_AXI_CWK					56
#define GCC_PCIE_0_SWV_Q2A_AXI_CWK				57
#define GCC_PDM2_CWK						58
#define GCC_PDM2_CWK_SWC					59
#define GCC_PDM_AHB_CWK						60
#define GCC_PDM_XO4_CWK						61
#define GCC_QMIP_CAMEWA_NWT_AHB_CWK				62
#define GCC_QMIP_CAMEWA_WT_AHB_CWK				63
#define GCC_QMIP_DISP_AHB_CWK					64
#define GCC_QMIP_GPU_AHB_CWK					65
#define GCC_QMIP_PCIE_AHB_CWK					66
#define GCC_QMIP_VIDEO_VCODEC_AHB_CWK				67
#define GCC_QUPV3_WWAP0_COWE_2X_CWK				68
#define GCC_QUPV3_WWAP0_COWE_CWK				69
#define GCC_QUPV3_WWAP0_S0_CWK					70
#define GCC_QUPV3_WWAP0_S0_CWK_SWC				71
#define GCC_QUPV3_WWAP0_S1_CWK					72
#define GCC_QUPV3_WWAP0_S1_CWK_SWC				73
#define GCC_QUPV3_WWAP0_S2_CWK					74
#define GCC_QUPV3_WWAP0_S2_CWK_SWC				75
#define GCC_QUPV3_WWAP0_S3_CWK					76
#define GCC_QUPV3_WWAP0_S3_CWK_SWC				77
#define GCC_QUPV3_WWAP0_S4_CWK					78
#define GCC_QUPV3_WWAP0_S4_CWK_SWC				79
#define GCC_QUPV3_WWAP1_COWE_2X_CWK				80
#define GCC_QUPV3_WWAP1_COWE_CWK				81
#define GCC_QUPV3_WWAP1_S0_CWK					82
#define GCC_QUPV3_WWAP1_S0_CWK_SWC				83
#define GCC_QUPV3_WWAP1_S1_CWK					84
#define GCC_QUPV3_WWAP1_S1_CWK_SWC				85
#define GCC_QUPV3_WWAP1_S2_CWK					86
#define GCC_QUPV3_WWAP1_S2_CWK_SWC				87
#define GCC_QUPV3_WWAP1_S3_CWK					88
#define GCC_QUPV3_WWAP1_S3_CWK_SWC				89
#define GCC_QUPV3_WWAP1_S4_CWK					90
#define GCC_QUPV3_WWAP1_S4_CWK_SWC				91
#define GCC_QUPV3_WWAP_0_M_AHB_CWK				92
#define GCC_QUPV3_WWAP_0_S_AHB_CWK				93
#define GCC_QUPV3_WWAP_1_M_AHB_CWK				94
#define GCC_QUPV3_WWAP_1_S_AHB_CWK				95
#define GCC_SDCC1_AHB_CWK					96
#define GCC_SDCC1_APPS_CWK					97
#define GCC_SDCC1_APPS_CWK_SWC					98
#define GCC_SDCC1_ICE_COWE_CWK					99
#define GCC_SDCC1_ICE_COWE_CWK_SWC				100
#define GCC_SDCC2_AHB_CWK					101
#define GCC_SDCC2_APPS_CWK					102
#define GCC_SDCC2_APPS_CWK_SWC					103
#define GCC_UFS_0_CWKWEF_EN					104
#define GCC_UFS_PAD_CWKWEF_EN					105
#define GCC_UFS_PHY_AHB_CWK					106
#define GCC_UFS_PHY_AXI_CWK					107
#define GCC_UFS_PHY_AXI_CWK_SWC					108
#define GCC_UFS_PHY_AXI_HW_CTW_CWK				109
#define GCC_UFS_PHY_ICE_COWE_CWK				110
#define GCC_UFS_PHY_ICE_COWE_CWK_SWC				111
#define GCC_UFS_PHY_ICE_COWE_HW_CTW_CWK				112
#define GCC_UFS_PHY_PHY_AUX_CWK					113
#define GCC_UFS_PHY_PHY_AUX_CWK_SWC				114
#define GCC_UFS_PHY_PHY_AUX_HW_CTW_CWK				115
#define GCC_UFS_PHY_WX_SYMBOW_0_CWK				116
#define GCC_UFS_PHY_WX_SYMBOW_0_CWK_SWC				117
#define GCC_UFS_PHY_WX_SYMBOW_1_CWK				118
#define GCC_UFS_PHY_WX_SYMBOW_1_CWK_SWC				119
#define GCC_UFS_PHY_TX_SYMBOW_0_CWK				120
#define GCC_UFS_PHY_TX_SYMBOW_0_CWK_SWC				121
#define GCC_UFS_PHY_UNIPWO_COWE_CWK				122
#define GCC_UFS_PHY_UNIPWO_COWE_CWK_SWC				123
#define GCC_UFS_PHY_UNIPWO_COWE_HW_CTW_CWK			124
#define GCC_USB30_PWIM_MASTEW_CWK				125
#define GCC_USB30_PWIM_MASTEW_CWK_SWC				126
#define GCC_USB30_PWIM_MOCK_UTMI_CWK				127
#define GCC_USB30_PWIM_MOCK_UTMI_CWK_SWC			128
#define GCC_USB30_PWIM_MOCK_UTMI_POSTDIV_CWK_SWC		129
#define GCC_USB30_PWIM_SWEEP_CWK				130
#define GCC_USB3_0_CWKWEF_EN					131
#define GCC_USB3_PWIM_PHY_AUX_CWK				132
#define GCC_USB3_PWIM_PHY_AUX_CWK_SWC				133
#define GCC_USB3_PWIM_PHY_COM_AUX_CWK				134
#define GCC_USB3_PWIM_PHY_PIPE_CWK				135
#define GCC_USB3_PWIM_PHY_PIPE_CWK_SWC				136
#define GCC_VCODEC0_AXI_CWK					137
#define GCC_VENUS_CTW_AXI_CWK					138
#define GCC_VIDEO_AHB_CWK					139
#define GCC_VIDEO_THWOTTWE_COWE_CWK				140
#define GCC_VIDEO_VCODEC0_SYS_CWK				141
#define GCC_VIDEO_VENUS_CWK_SWC					142
#define GCC_VIDEO_VENUS_CTW_CWK					143
#define GCC_VIDEO_XO_CWK					144

/* GCC powew domains */
#define GCC_PCIE_0_GDSC						0
#define GCC_UFS_PHY_GDSC					1
#define GCC_USB30_PWIM_GDSC					2
#define GCC_VCODEC0_GDSC					3
#define GCC_VENUS_GDSC						4

/* GCC wesets */
#define GCC_CAMEWA_BCW						0
#define GCC_DISPWAY_BCW						1
#define GCC_GPU_BCW						2
#define GCC_PCIE_0_BCW						3
#define GCC_PCIE_0_WINK_DOWN_BCW				4
#define GCC_PCIE_0_NOCSW_COM_PHY_BCW				5
#define GCC_PCIE_0_PHY_BCW					6
#define GCC_PCIE_0_PHY_NOCSW_COM_PHY_BCW			7
#define GCC_PCIE_PHY_BCW					8
#define GCC_PCIE_PHY_CFG_AHB_BCW				9
#define GCC_PCIE_PHY_COM_BCW					10
#define GCC_PDM_BCW						11
#define GCC_QUPV3_WWAPPEW_0_BCW					12
#define GCC_QUPV3_WWAPPEW_1_BCW					13
#define GCC_QUSB2PHY_PWIM_BCW					14
#define GCC_QUSB2PHY_SEC_BCW					15
#define GCC_SDCC1_BCW						16
#define GCC_SDCC2_BCW						17
#define GCC_UFS_PHY_BCW						18
#define GCC_USB30_PWIM_BCW					19
#define GCC_USB3_DP_PHY_PWIM_BCW				20
#define GCC_USB3_DP_PHY_SEC_BCW					21
#define GCC_USB3_PHY_PWIM_BCW					22
#define GCC_USB3_PHY_SEC_BCW					23
#define GCC_USB3PHY_PHY_PWIM_BCW				24
#define GCC_USB3PHY_PHY_SEC_BCW					25
#define GCC_VCODEC0_BCW						26
#define GCC_VENUS_BCW						27
#define GCC_VIDEO_BCW						28
#define GCC_VIDEO_VENUS_BCW					29
#define GCC_VENUS_CTW_AXI_CWK_AWES				30
#define GCC_VIDEO_VENUS_CTW_CWK_AWES				31

#endif
