--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/mooselliot/Desktop/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 312703 paths analyzed, 4796 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.761ns.
--------------------------------------------------------------------------------
Slack:                  9.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_6 (FF)
  Destination:          render/M_snk_hd_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.592ns (Levels of Logic = 5)
  Clock Path Skew:      -0.134ns (0.594 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_6 to render/M_snk_hd_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.CQ       Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_6
    SLICE_X12Y53.A4      net (fanout=5)        1.706   M_snake_snk_hd_pos[6]
    SLICE_X12Y53.AMUX    Topaa                 0.456   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_5
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_cy<5>
    SLICE_X14Y53.C6      net (fanout=1)        0.371   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_2
    SLICE_X14Y53.CMUX    Topcc                 0.469   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.C5      net (fanout=2)        0.838   render/n0123[7:0][2]
    SLICE_X14Y49.CMUX    Topcc                 0.469   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<2>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B1      net (fanout=21)       1.038   render/n0081[2]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X20Y39.B1      net (fanout=16)       4.217   render/_n0723<6>1
    SLICE_X20Y39.CLK     Tas                   0.339   render/M_snk_hd_state_q[11]
                                                       render/_n1448<6>1
                                                       render/M_snk_hd_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.592ns (2.422ns logic, 8.170ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  9.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_4 (FF)
  Destination:          render/M_snk_hd_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.448ns (Levels of Logic = 4)
  Clock Path Skew:      -0.134ns (0.594 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_4 to render/M_snk_hd_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.AQ       Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_4
    SLICE_X14Y53.A4      net (fanout=6)        1.889   M_snake_snk_hd_pos[4]
    SLICE_X14Y53.BMUX    Topab                 0.519   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.BX      net (fanout=2)        1.417   render/n0123[7:0][1]
    SLICE_X14Y49.CMUX    Taxc                  0.340   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B1      net (fanout=21)       1.038   render/n0081[2]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X20Y39.B1      net (fanout=16)       4.217   render/_n0723<6>1
    SLICE_X20Y39.CLK     Tas                   0.339   render/M_snk_hd_state_q[11]
                                                       render/_n1448<6>1
                                                       render/M_snk_hd_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.448ns (1.887ns logic, 8.561ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  9.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_4 (FF)
  Destination:          render/M_snk_hd_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.434ns (Levels of Logic = 4)
  Clock Path Skew:      -0.134ns (0.594 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_4 to render/M_snk_hd_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.AQ       Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_4
    SLICE_X14Y53.A4      net (fanout=6)        1.889   M_snake_snk_hd_pos[4]
    SLICE_X14Y53.BMUX    Topab                 0.519   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.B3      net (fanout=2)        1.130   render/n0123[7:0][1]
    SLICE_X14Y49.CMUX    Topbc                 0.613   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<1>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B1      net (fanout=21)       1.038   render/n0081[2]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X20Y39.B1      net (fanout=16)       4.217   render/_n0723<6>1
    SLICE_X20Y39.CLK     Tas                   0.339   render/M_snk_hd_state_q[11]
                                                       render/_n1448<6>1
                                                       render/M_snk_hd_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.434ns (2.160ns logic, 8.274ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  9.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_4 (FF)
  Destination:          render/M_snk_hd_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.427ns (Levels of Logic = 5)
  Clock Path Skew:      -0.134ns (0.594 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_4 to render/M_snk_hd_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.AQ       Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_4
    SLICE_X12Y53.A6      net (fanout=6)        1.541   M_snake_snk_hd_pos[4]
    SLICE_X12Y53.AMUX    Topaa                 0.456   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_5
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_cy<5>
    SLICE_X14Y53.C6      net (fanout=1)        0.371   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_2
    SLICE_X14Y53.CMUX    Topcc                 0.469   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.C5      net (fanout=2)        0.838   render/n0123[7:0][2]
    SLICE_X14Y49.CMUX    Topcc                 0.469   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<2>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B1      net (fanout=21)       1.038   render/n0081[2]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X20Y39.B1      net (fanout=16)       4.217   render/_n0723<6>1
    SLICE_X20Y39.CLK     Tas                   0.339   render/M_snk_hd_state_q[11]
                                                       render/_n1448<6>1
                                                       render/M_snk_hd_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.427ns (2.422ns logic, 8.005ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  9.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_4 (FF)
  Destination:          render/M_snk_hd_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.365ns (Levels of Logic = 4)
  Clock Path Skew:      -0.134ns (0.594 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_4 to render/M_snk_hd_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.AQ       Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_4
    SLICE_X14Y53.A4      net (fanout=6)        1.889   M_snake_snk_hd_pos[4]
    SLICE_X14Y53.AMUX    Topaa                 0.449   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.A2      net (fanout=2)        1.108   render/n0123[7:0][0]
    SLICE_X14Y49.CMUX    Topac                 0.636   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<0>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B1      net (fanout=21)       1.038   render/n0081[2]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X20Y39.B1      net (fanout=16)       4.217   render/_n0723<6>1
    SLICE_X20Y39.CLK     Tas                   0.339   render/M_snk_hd_state_q[11]
                                                       render/_n1448<6>1
                                                       render/M_snk_hd_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.365ns (2.113ns logic, 8.252ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  9.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_9 (FF)
  Destination:          render/M_snk_hd_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.193ns (Levels of Logic = 4)
  Clock Path Skew:      -0.130ns (0.594 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_9 to render/M_snk_hd_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y53.BQ       Tcko                  0.430   M_snake_snk_hd_pos[11]
                                                       snake/M_hd_pos_q_9
    SLICE_X14Y53.B4      net (fanout=5)        1.725   M_snake_snk_hd_pos[9]
    SLICE_X14Y53.BMUX    Topbb                 0.428   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<1>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.BX      net (fanout=2)        1.417   render/n0123[7:0][1]
    SLICE_X14Y49.CMUX    Taxc                  0.340   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B1      net (fanout=21)       1.038   render/n0081[2]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X20Y39.B1      net (fanout=16)       4.217   render/_n0723<6>1
    SLICE_X20Y39.CLK     Tas                   0.339   render/M_snk_hd_state_q[11]
                                                       render/_n1448<6>1
                                                       render/M_snk_hd_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.193ns (1.796ns logic, 8.397ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  9.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_9 (FF)
  Destination:          render/M_snk_hd_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.179ns (Levels of Logic = 4)
  Clock Path Skew:      -0.130ns (0.594 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_9 to render/M_snk_hd_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y53.BQ       Tcko                  0.430   M_snake_snk_hd_pos[11]
                                                       snake/M_hd_pos_q_9
    SLICE_X14Y53.B4      net (fanout=5)        1.725   M_snake_snk_hd_pos[9]
    SLICE_X14Y53.BMUX    Topbb                 0.428   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<1>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.B3      net (fanout=2)        1.130   render/n0123[7:0][1]
    SLICE_X14Y49.CMUX    Topbc                 0.613   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<1>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B1      net (fanout=21)       1.038   render/n0081[2]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X20Y39.B1      net (fanout=16)       4.217   render/_n0723<6>1
    SLICE_X20Y39.CLK     Tas                   0.339   render/M_snk_hd_state_q[11]
                                                       render/_n1448<6>1
                                                       render/M_snk_hd_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.179ns (2.069ns logic, 8.110ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  9.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_5 (FF)
  Destination:          render/M_snk_hd_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.139ns (Levels of Logic = 4)
  Clock Path Skew:      -0.134ns (0.594 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_5 to render/M_snk_hd_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.BQ       Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_5
    SLICE_X14Y53.B5      net (fanout=6)        1.671   M_snake_snk_hd_pos[5]
    SLICE_X14Y53.BMUX    Topbb                 0.428   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<1>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.BX      net (fanout=2)        1.417   render/n0123[7:0][1]
    SLICE_X14Y49.CMUX    Taxc                  0.340   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B1      net (fanout=21)       1.038   render/n0081[2]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X20Y39.B1      net (fanout=16)       4.217   render/_n0723<6>1
    SLICE_X20Y39.CLK     Tas                   0.339   render/M_snk_hd_state_q[11]
                                                       render/_n1448<6>1
                                                       render/M_snk_hd_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.139ns (1.796ns logic, 8.343ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  9.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_5 (FF)
  Destination:          render/M_snk_hd_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.125ns (Levels of Logic = 4)
  Clock Path Skew:      -0.134ns (0.594 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_5 to render/M_snk_hd_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.BQ       Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_5
    SLICE_X14Y53.B5      net (fanout=6)        1.671   M_snake_snk_hd_pos[5]
    SLICE_X14Y53.BMUX    Topbb                 0.428   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<1>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.B3      net (fanout=2)        1.130   render/n0123[7:0][1]
    SLICE_X14Y49.CMUX    Topbc                 0.613   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<1>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B1      net (fanout=21)       1.038   render/n0081[2]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X20Y39.B1      net (fanout=16)       4.217   render/_n0723<6>1
    SLICE_X20Y39.CLK     Tas                   0.339   render/M_snk_hd_state_q[11]
                                                       render/_n1448<6>1
                                                       render/M_snk_hd_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.125ns (2.069ns logic, 8.056ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  9.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_4 (FF)
  Destination:          render/M_snk_hd_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.115ns (Levels of Logic = 4)
  Clock Path Skew:      -0.134ns (0.594 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_4 to render/M_snk_hd_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.AQ       Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_4
    SLICE_X14Y53.A4      net (fanout=6)        1.889   M_snake_snk_hd_pos[4]
    SLICE_X14Y53.CMUX    Topac                 0.636   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.C5      net (fanout=2)        0.838   render/n0123[7:0][2]
    SLICE_X14Y49.CMUX    Topcc                 0.469   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<2>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B1      net (fanout=21)       1.038   render/n0081[2]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X20Y39.B1      net (fanout=16)       4.217   render/_n0723<6>1
    SLICE_X20Y39.CLK     Tas                   0.339   render/M_snk_hd_state_q[11]
                                                       render/_n1448<6>1
                                                       render/M_snk_hd_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.115ns (2.133ns logic, 7.982ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  9.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_4 (FF)
  Destination:          render/M_snk_hd_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.079ns (Levels of Logic = 4)
  Clock Path Skew:      -0.134ns (0.594 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_4 to render/M_snk_hd_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.AQ       Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_4
    SLICE_X14Y53.A4      net (fanout=6)        1.889   M_snake_snk_hd_pos[4]
    SLICE_X14Y53.BMUX    Topab                 0.519   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.B3      net (fanout=2)        1.130   render/n0123[7:0][1]
    SLICE_X14Y49.BMUX    Topbb                 0.428   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<1>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B4      net (fanout=23)       0.868   render/n0081[1]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X20Y39.B1      net (fanout=16)       4.217   render/_n0723<6>1
    SLICE_X20Y39.CLK     Tas                   0.339   render/M_snk_hd_state_q[11]
                                                       render/_n1448<6>1
                                                       render/M_snk_hd_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.079ns (1.975ns logic, 8.104ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  9.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_4 (FF)
  Destination:          render/M_snk_hd_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.078ns (Levels of Logic = 4)
  Clock Path Skew:      -0.134ns (0.594 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_4 to render/M_snk_hd_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.AQ       Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_4
    SLICE_X14Y53.A4      net (fanout=6)        1.889   M_snake_snk_hd_pos[4]
    SLICE_X14Y53.AMUX    Topaa                 0.449   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.A2      net (fanout=2)        1.108   render/n0123[7:0][0]
    SLICE_X14Y49.BMUX    Topab                 0.519   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<0>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B4      net (fanout=23)       0.868   render/n0081[1]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X20Y39.B1      net (fanout=16)       4.217   render/_n0723<6>1
    SLICE_X20Y39.CLK     Tas                   0.339   render/M_snk_hd_state_q[11]
                                                       render/_n1448<6>1
                                                       render/M_snk_hd_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.078ns (1.996ns logic, 8.082ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  9.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_8 (FF)
  Destination:          render/M_snk_hd_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.934ns (Levels of Logic = 4)
  Clock Path Skew:      -0.130ns (0.594 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_8 to render/M_snk_hd_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y53.AQ       Tcko                  0.430   M_snake_snk_hd_pos[11]
                                                       snake/M_hd_pos_q_8
    SLICE_X14Y53.A6      net (fanout=5)        1.375   M_snake_snk_hd_pos[8]
    SLICE_X14Y53.BMUX    Topab                 0.519   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.BX      net (fanout=2)        1.417   render/n0123[7:0][1]
    SLICE_X14Y49.CMUX    Taxc                  0.340   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B1      net (fanout=21)       1.038   render/n0081[2]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X20Y39.B1      net (fanout=16)       4.217   render/_n0723<6>1
    SLICE_X20Y39.CLK     Tas                   0.339   render/M_snk_hd_state_q[11]
                                                       render/_n1448<6>1
                                                       render/M_snk_hd_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                      9.934ns (1.887ns logic, 8.047ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  9.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_9 (FF)
  Destination:          render/M_snk_hd_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.928ns (Levels of Logic = 4)
  Clock Path Skew:      -0.130ns (0.594 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_9 to render/M_snk_hd_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y53.BQ       Tcko                  0.430   M_snake_snk_hd_pos[11]
                                                       snake/M_hd_pos_q_9
    SLICE_X14Y53.B4      net (fanout=5)        1.725   M_snake_snk_hd_pos[9]
    SLICE_X14Y53.CMUX    Topbc                 0.613   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<1>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.C5      net (fanout=2)        0.838   render/n0123[7:0][2]
    SLICE_X14Y49.CMUX    Topcc                 0.469   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<2>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B1      net (fanout=21)       1.038   render/n0081[2]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X20Y39.B1      net (fanout=16)       4.217   render/_n0723<6>1
    SLICE_X20Y39.CLK     Tas                   0.339   render/M_snk_hd_state_q[11]
                                                       render/_n1448<6>1
                                                       render/M_snk_hd_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                      9.928ns (2.110ns logic, 7.818ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  9.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_4 (FF)
  Destination:          render/M_snk_hd_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.918ns (Levels of Logic = 4)
  Clock Path Skew:      -0.134ns (0.594 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_4 to render/M_snk_hd_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.AQ       Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_4
    SLICE_X14Y53.A4      net (fanout=6)        1.889   M_snake_snk_hd_pos[4]
    SLICE_X14Y53.AMUX    Topaa                 0.449   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.AX      net (fanout=2)        0.887   render/n0123[7:0][0]
    SLICE_X14Y49.CMUX    Taxc                  0.410   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B1      net (fanout=21)       1.038   render/n0081[2]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X20Y39.B1      net (fanout=16)       4.217   render/_n0723<6>1
    SLICE_X20Y39.CLK     Tas                   0.339   render/M_snk_hd_state_q[11]
                                                       render/_n1448<6>1
                                                       render/M_snk_hd_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                      9.918ns (1.887ns logic, 8.031ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  9.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_8 (FF)
  Destination:          render/M_snk_hd_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.920ns (Levels of Logic = 4)
  Clock Path Skew:      -0.130ns (0.594 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_8 to render/M_snk_hd_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y53.AQ       Tcko                  0.430   M_snake_snk_hd_pos[11]
                                                       snake/M_hd_pos_q_8
    SLICE_X14Y53.A6      net (fanout=5)        1.375   M_snake_snk_hd_pos[8]
    SLICE_X14Y53.BMUX    Topab                 0.519   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.B3      net (fanout=2)        1.130   render/n0123[7:0][1]
    SLICE_X14Y49.CMUX    Topbc                 0.613   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<1>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B1      net (fanout=21)       1.038   render/n0081[2]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X20Y39.B1      net (fanout=16)       4.217   render/_n0723<6>1
    SLICE_X20Y39.CLK     Tas                   0.339   render/M_snk_hd_state_q[11]
                                                       render/_n1448<6>1
                                                       render/M_snk_hd_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                      9.920ns (2.160ns logic, 7.760ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  9.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_6 (FF)
  Destination:          render/M_snk_hd_state_q_64 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.897ns (Levels of Logic = 5)
  Clock Path Skew:      -0.129ns (0.599 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_6 to render/M_snk_hd_state_q_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.CQ       Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_6
    SLICE_X12Y53.A4      net (fanout=5)        1.706   M_snake_snk_hd_pos[6]
    SLICE_X12Y53.AMUX    Topaa                 0.456   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_5
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_cy<5>
    SLICE_X14Y53.C6      net (fanout=1)        0.371   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_2
    SLICE_X14Y53.CMUX    Topcc                 0.469   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.C5      net (fanout=2)        0.838   render/n0123[7:0][2]
    SLICE_X14Y49.CMUX    Topcc                 0.469   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<2>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X7Y52.A6       net (fanout=21)       1.510   render/n0081[2]
    SLICE_X7Y52.A        Tilo                  0.259   render/M_snk_hd_state_q[122]
                                                       render/_n0729<6>11
    SLICE_X15Y35.D2      net (fanout=16)       3.016   render/_n0729<6>1
    SLICE_X15Y35.CLK     Tas                   0.373   render/M_snk_hd_state_q[64]
                                                       render/_n1077<6>1
                                                       render/M_snk_hd_state_q_64
    -------------------------------------------------  ---------------------------
    Total                                      9.897ns (2.456ns logic, 7.441ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  9.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_4 (FF)
  Destination:          render/M_snk_hd_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.880ns (Levels of Logic = 4)
  Clock Path Skew:      -0.134ns (0.594 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_4 to render/M_snk_hd_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.AQ       Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_4
    SLICE_X14Y53.A4      net (fanout=6)        1.889   M_snake_snk_hd_pos[4]
    SLICE_X14Y53.AMUX    Topaa                 0.449   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.A2      net (fanout=2)        1.108   render/n0123[7:0][0]
    SLICE_X14Y49.AMUX    Topaa                 0.449   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<0>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B5      net (fanout=8)        0.740   render/n0081[0]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X20Y39.B1      net (fanout=16)       4.217   render/_n0723<6>1
    SLICE_X20Y39.CLK     Tas                   0.339   render/M_snk_hd_state_q[11]
                                                       render/_n1448<6>1
                                                       render/M_snk_hd_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                      9.880ns (1.926ns logic, 7.954ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  9.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_5 (FF)
  Destination:          render/M_snk_hd_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.874ns (Levels of Logic = 4)
  Clock Path Skew:      -0.134ns (0.594 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_5 to render/M_snk_hd_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.BQ       Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_5
    SLICE_X14Y53.B5      net (fanout=6)        1.671   M_snake_snk_hd_pos[5]
    SLICE_X14Y53.CMUX    Topbc                 0.613   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<1>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.C5      net (fanout=2)        0.838   render/n0123[7:0][2]
    SLICE_X14Y49.CMUX    Topcc                 0.469   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<2>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B1      net (fanout=21)       1.038   render/n0081[2]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X20Y39.B1      net (fanout=16)       4.217   render/_n0723<6>1
    SLICE_X20Y39.CLK     Tas                   0.339   render/M_snk_hd_state_q[11]
                                                       render/_n1448<6>1
                                                       render/M_snk_hd_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                      9.874ns (2.110ns logic, 7.764ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  9.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_8 (FF)
  Destination:          render/M_snk_hd_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.857ns (Levels of Logic = 4)
  Clock Path Skew:      -0.130ns (0.594 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_8 to render/M_snk_hd_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y53.AQ       Tcko                  0.430   M_snake_snk_hd_pos[11]
                                                       snake/M_hd_pos_q_8
    SLICE_X14Y53.AX      net (fanout=5)        1.507   M_snake_snk_hd_pos[8]
    SLICE_X14Y53.BMUX    Taxb                  0.310   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.BX      net (fanout=2)        1.417   render/n0123[7:0][1]
    SLICE_X14Y49.CMUX    Taxc                  0.340   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B1      net (fanout=21)       1.038   render/n0081[2]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X20Y39.B1      net (fanout=16)       4.217   render/_n0723<6>1
    SLICE_X20Y39.CLK     Tas                   0.339   render/M_snk_hd_state_q[11]
                                                       render/_n1448<6>1
                                                       render/M_snk_hd_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                      9.857ns (1.678ns logic, 8.179ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  9.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_8 (FF)
  Destination:          render/M_snk_hd_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.851ns (Levels of Logic = 4)
  Clock Path Skew:      -0.130ns (0.594 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_8 to render/M_snk_hd_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y53.AQ       Tcko                  0.430   M_snake_snk_hd_pos[11]
                                                       snake/M_hd_pos_q_8
    SLICE_X14Y53.A6      net (fanout=5)        1.375   M_snake_snk_hd_pos[8]
    SLICE_X14Y53.AMUX    Topaa                 0.449   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.A2      net (fanout=2)        1.108   render/n0123[7:0][0]
    SLICE_X14Y49.CMUX    Topac                 0.636   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<0>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B1      net (fanout=21)       1.038   render/n0081[2]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X20Y39.B1      net (fanout=16)       4.217   render/_n0723<6>1
    SLICE_X20Y39.CLK     Tas                   0.339   render/M_snk_hd_state_q[11]
                                                       render/_n1448<6>1
                                                       render/M_snk_hd_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                      9.851ns (2.113ns logic, 7.738ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  9.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_8 (FF)
  Destination:          render/M_snk_hd_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.843ns (Levels of Logic = 4)
  Clock Path Skew:      -0.130ns (0.594 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_8 to render/M_snk_hd_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y53.AQ       Tcko                  0.430   M_snake_snk_hd_pos[11]
                                                       snake/M_hd_pos_q_8
    SLICE_X14Y53.AX      net (fanout=5)        1.507   M_snake_snk_hd_pos[8]
    SLICE_X14Y53.BMUX    Taxb                  0.310   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.B3      net (fanout=2)        1.130   render/n0123[7:0][1]
    SLICE_X14Y49.CMUX    Topbc                 0.613   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<1>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B1      net (fanout=21)       1.038   render/n0081[2]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X20Y39.B1      net (fanout=16)       4.217   render/_n0723<6>1
    SLICE_X20Y39.CLK     Tas                   0.339   render/M_snk_hd_state_q[11]
                                                       render/_n1448<6>1
                                                       render/M_snk_hd_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                      9.843ns (1.951ns logic, 7.892ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  10.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_9 (FF)
  Destination:          render/M_snk_hd_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.824ns (Levels of Logic = 4)
  Clock Path Skew:      -0.130ns (0.594 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_9 to render/M_snk_hd_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y53.BQ       Tcko                  0.430   M_snake_snk_hd_pos[11]
                                                       snake/M_hd_pos_q_9
    SLICE_X14Y53.B4      net (fanout=5)        1.725   M_snake_snk_hd_pos[9]
    SLICE_X14Y53.BMUX    Topbb                 0.428   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<1>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.B3      net (fanout=2)        1.130   render/n0123[7:0][1]
    SLICE_X14Y49.BMUX    Topbb                 0.428   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<1>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B4      net (fanout=23)       0.868   render/n0081[1]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X20Y39.B1      net (fanout=16)       4.217   render/_n0723<6>1
    SLICE_X20Y39.CLK     Tas                   0.339   render/M_snk_hd_state_q[11]
                                                       render/_n1448<6>1
                                                       render/M_snk_hd_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                      9.824ns (1.884ns logic, 7.940ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  10.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_5 (FF)
  Destination:          render/M_snk_hd_state_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.770ns (Levels of Logic = 4)
  Clock Path Skew:      -0.134ns (0.594 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_5 to render/M_snk_hd_state_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.BQ       Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_5
    SLICE_X14Y53.B5      net (fanout=6)        1.671   M_snake_snk_hd_pos[5]
    SLICE_X14Y53.BMUX    Topbb                 0.428   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<1>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.B3      net (fanout=2)        1.130   render/n0123[7:0][1]
    SLICE_X14Y49.BMUX    Topbb                 0.428   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<1>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B4      net (fanout=23)       0.868   render/n0081[1]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X20Y39.B1      net (fanout=16)       4.217   render/_n0723<6>1
    SLICE_X20Y39.CLK     Tas                   0.339   render/M_snk_hd_state_q[11]
                                                       render/_n1448<6>1
                                                       render/M_snk_hd_state_q_9
    -------------------------------------------------  ---------------------------
    Total                                      9.770ns (1.884ns logic, 7.886ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  10.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_6 (FF)
  Destination:          render/M_snk_hd_state_q_57 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.745ns (Levels of Logic = 5)
  Clock Path Skew:      -0.139ns (0.589 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_6 to render/M_snk_hd_state_q_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.CQ       Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_6
    SLICE_X12Y53.A4      net (fanout=5)        1.706   M_snake_snk_hd_pos[6]
    SLICE_X12Y53.AMUX    Topaa                 0.456   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_5
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_cy<5>
    SLICE_X14Y53.C6      net (fanout=1)        0.371   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_2
    SLICE_X14Y53.CMUX    Topcc                 0.469   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.C5      net (fanout=2)        0.838   render/n0123[7:0][2]
    SLICE_X14Y49.CMUX    Topcc                 0.469   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<2>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X13Y52.B1      net (fanout=21)       1.038   render/n0081[2]
    SLICE_X13Y52.B       Tilo                  0.259   render/M_snk_hd_state_q[18]
                                                       render/_n0723<6>11
    SLICE_X15Y39.A3      net (fanout=16)       3.336   render/_n0723<6>1
    SLICE_X15Y39.CLK     Tas                   0.373   render/M_snk_hd_state_q[60]
                                                       render/_n1114<6>1
                                                       render/M_snk_hd_state_q_57
    -------------------------------------------------  ---------------------------
    Total                                      9.745ns (2.456ns logic, 7.289ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  10.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_4 (FF)
  Destination:          render/M_snk_hd_state_q_64 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.753ns (Levels of Logic = 4)
  Clock Path Skew:      -0.129ns (0.599 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_4 to render/M_snk_hd_state_q_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.AQ       Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_4
    SLICE_X14Y53.A4      net (fanout=6)        1.889   M_snake_snk_hd_pos[4]
    SLICE_X14Y53.BMUX    Topab                 0.519   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.BX      net (fanout=2)        1.417   render/n0123[7:0][1]
    SLICE_X14Y49.CMUX    Taxc                  0.340   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X7Y52.A6       net (fanout=21)       1.510   render/n0081[2]
    SLICE_X7Y52.A        Tilo                  0.259   render/M_snk_hd_state_q[122]
                                                       render/_n0729<6>11
    SLICE_X15Y35.D2      net (fanout=16)       3.016   render/_n0729<6>1
    SLICE_X15Y35.CLK     Tas                   0.373   render/M_snk_hd_state_q[64]
                                                       render/_n1077<6>1
                                                       render/M_snk_hd_state_q_64
    -------------------------------------------------  ---------------------------
    Total                                      9.753ns (1.921ns logic, 7.832ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  10.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_4 (FF)
  Destination:          render/M_snk_hd_state_q_51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.812ns (Levels of Logic = 4)
  Clock Path Skew:      -0.067ns (0.661 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_4 to render/M_snk_hd_state_q_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.AQ       Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_4
    SLICE_X14Y53.A4      net (fanout=6)        1.889   M_snake_snk_hd_pos[4]
    SLICE_X14Y53.AMUX    Topaa                 0.449   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.A2      net (fanout=2)        1.108   render/n0123[7:0][0]
    SLICE_X14Y49.AMUX    Topaa                 0.449   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<0>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X8Y39.C4       net (fanout=8)        2.070   render/n0081[0]
    SLICE_X8Y39.C        Tilo                  0.255   render/M_snk_hd_state_q[83]
                                                       render/_n0713<6>11
    SLICE_X14Y51.C1      net (fanout=16)       2.813   render/_n0713<6>1
    SLICE_X14Y51.CLK     Tas                   0.349   render/M_snk_hd_state_q[52]
                                                       render/_n1151<6>1
                                                       render/M_snk_hd_state_q_51
    -------------------------------------------------  ---------------------------
    Total                                      9.812ns (1.932ns logic, 7.880ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  10.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_4 (FF)
  Destination:          render/M_snk_hd_state_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.795ns (Levels of Logic = 4)
  Clock Path Skew:      -0.077ns (0.651 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_4 to render/M_snk_hd_state_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.AQ       Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_4
    SLICE_X14Y53.A4      net (fanout=6)        1.889   M_snake_snk_hd_pos[4]
    SLICE_X14Y53.AMUX    Topaa                 0.449   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.A2      net (fanout=2)        1.108   render/n0123[7:0][0]
    SLICE_X14Y49.AMUX    Topaa                 0.449   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<0>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X8Y39.C4       net (fanout=8)        2.070   render/n0081[0]
    SLICE_X8Y39.C        Tilo                  0.255   render/M_snk_hd_state_q[83]
                                                       render/_n0713<6>11
    SLICE_X15Y56.D4      net (fanout=16)       2.772   render/_n0713<6>1
    SLICE_X15Y56.CLK     Tas                   0.373   render/M_snk_hd_state_q[3]
                                                       render/_n1497<6>1
                                                       render/M_snk_hd_state_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.795ns (1.956ns logic, 7.839ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  10.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_4 (FF)
  Destination:          render/M_snk_hd_state_q_64 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.739ns (Levels of Logic = 4)
  Clock Path Skew:      -0.129ns (0.599 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_4 to render/M_snk_hd_state_q_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.AQ       Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_4
    SLICE_X14Y53.A4      net (fanout=6)        1.889   M_snake_snk_hd_pos[4]
    SLICE_X14Y53.BMUX    Topab                 0.519   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<0>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.B3      net (fanout=2)        1.130   render/n0123[7:0][1]
    SLICE_X14Y49.CMUX    Topbc                 0.613   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<1>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X7Y52.A6       net (fanout=21)       1.510   render/n0081[2]
    SLICE_X7Y52.A        Tilo                  0.259   render/M_snk_hd_state_q[122]
                                                       render/_n0729<6>11
    SLICE_X15Y35.D2      net (fanout=16)       3.016   render/_n0729<6>1
    SLICE_X15Y35.CLK     Tas                   0.373   render/M_snk_hd_state_q[64]
                                                       render/_n1077<6>1
                                                       render/M_snk_hd_state_q_64
    -------------------------------------------------  ---------------------------
    Total                                      9.739ns (2.194ns logic, 7.545ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  10.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_4 (FF)
  Destination:          render/M_snk_hd_state_q_64 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.732ns (Levels of Logic = 5)
  Clock Path Skew:      -0.129ns (0.599 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_4 to render/M_snk_hd_state_q_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.AQ       Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_4
    SLICE_X12Y53.A6      net (fanout=6)        1.541   M_snake_snk_hd_pos[4]
    SLICE_X12Y53.AMUX    Topaa                 0.456   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_5
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd1_cy<5>
    SLICE_X14Y53.C6      net (fanout=1)        0.371   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_2
    SLICE_X14Y53.CMUX    Topcc                 0.469   render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy[3]
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_lut<2>
                                                       render/Maddsub_PWR_20_o_snk_hd_pos[7]_MuLt_1_OUT_Madd_cy<3>
    SLICE_X14Y49.C5      net (fanout=2)        0.838   render/n0123[7:0][2]
    SLICE_X14Y49.CMUX    Topcc                 0.469   render/Maddsub_n0125_Madd_cy[3]
                                                       render/Maddsub_n0125_Madd_lut<2>
                                                       render/Maddsub_n0125_Madd_cy<3>
    SLICE_X7Y52.A6       net (fanout=21)       1.510   render/n0081[2]
    SLICE_X7Y52.A        Tilo                  0.259   render/M_snk_hd_state_q[122]
                                                       render/_n0729<6>11
    SLICE_X15Y35.D2      net (fanout=16)       3.016   render/_n0729<6>1
    SLICE_X15Y35.CLK     Tas                   0.373   render/M_snk_hd_state_q[64]
                                                       render/_n1077<6>1
                                                       render/M_snk_hd_state_q_64
    -------------------------------------------------  ---------------------------
    Total                                      9.732ns (2.456ns logic, 7.276ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[1]/CLK
  Logical resource: timer/M_clk_counter_q_0/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[1]/CLK
  Logical resource: timer/M_clk_counter_q_1/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[5]/CLK
  Logical resource: timer/M_clk_counter_q_2/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[5]/CLK
  Logical resource: timer/M_clk_counter_q_3/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[5]/CLK
  Logical resource: timer/M_clk_counter_q_4/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[5]/CLK
  Logical resource: timer/M_clk_counter_q_5/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[9]/CLK
  Logical resource: timer/M_clk_counter_q_6/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[9]/CLK
  Logical resource: timer/M_clk_counter_q_7/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[9]/CLK
  Logical resource: timer/M_clk_counter_q_8/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[9]/CLK
  Logical resource: timer/M_clk_counter_q_9/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[2]/CLK
  Logical resource: timer/M_clk_counter_q_10/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[2]/CLK
  Logical resource: timer/M_clk_counter_q_11/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[2]/CLK
  Logical resource: timer/M_clk_counter_q_12/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[2]/CLK
  Logical resource: timer/M_clk_counter_q_13/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[3]/CLK
  Logical resource: timer/M_clk_counter_q_14/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/M_food_state_q[70]/CLK
  Logical resource: render/M_food_state_q_67/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/M_food_state_q[70]/CLK
  Logical resource: render/M_food_state_q_68/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/M_food_state_q[70]/CLK
  Logical resource: render/M_food_state_q_69/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/M_food_state_q[70]/CLK
  Logical resource: render/M_food_state_q_70/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clogic_wesnkhd/CLK
  Logical resource: game/M_gamefsm_q_FSM_FFd5/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_score_out[2]/CLK
  Logical resource: score/M_score_q_0/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_score_out[2]/CLK
  Logical resource: score/M_score_q_2/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/M_food_state_q[122]/CLK
  Logical resource: render/M_food_state_q_119/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/M_food_state_q[122]/CLK
  Logical resource: render/M_food_state_q_120/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/M_food_state_q[122]/CLK
  Logical resource: render/M_food_state_q_121/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/M_food_state_q[122]/CLK
  Logical resource: render/M_food_state_q_122/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/M_gamefsm_q_FSM_FFd9/CLK
  Logical resource: game/M_gamefsm_q_FSM_FFd7/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game/M_gamefsm_q_FSM_FFd9/CLK
  Logical resource: game/M_gamefsm_q_FSM_FFd9/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/M_food_state_q[124]/CLK
  Logical resource: render/M_food_state_q_123/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.761|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 312703 paths, 0 nets, and 4525 connections

Design statistics:
   Minimum period:  10.761ns{1}   (Maximum frequency:  92.928MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec  4 19:13:56 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 405 MB



