<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>MCUXpresso SDK API Reference Manual: CACHE: CACHE Memory Controller</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="fs_logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">MCUXpresso SDK API Reference Manual
   &#160;<span id="projectnumber">Rev 2.13.0</span>
   </div>
   <div id="projectbrief">NXP Semiconductors</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>API&#160;Reference</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00009.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">CACHE: CACHE Memory Controller</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Overview</h2>
<p>The MCUXpresso SDK provides a peripheral driver for the CACHE Controller of MCUXpresso SDK devices.</p>
<p>The CACHE driver is created to help the user more easily operate the cache memory. The APIs for basic operations are including the following three levels: 1L. The local cache driver API. This level provides the caches controller drivers.</p>
<p>2L. The unified cache driver API. This level provides many APIs for unified cache driver APIs for combined L1 and L2 cache maintain operations. This is provided for SDK drivers (DMA, ENET, USDHC, etc) which should do the cache maintenance in their transactional APIs. Because in this arch, there is no L2 cache so the unified cache driver API directly calls local driver APIs.</p>
<h1><a class="anchor" id="CACHEFuncGrps"></a>
Function groups</h1>
<h2><a class="anchor" id="CACHEMaintainOperation"></a>
CACHE Operation</h2>
<p>There are Enable/Disable APIs for cache control and cache maintenance operations as Invalidate/Clean/CleanInvalidate by all and by address range. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:a00282"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#a00282">cache64_config_t</a></td></tr>
<tr class="memdesc:a00282"><td class="mdescLeft">&#160;</td><td class="mdescRight">CACHE64 configuration structure.  <a href="a00009.html#a00282">More...</a><br/></td></tr>
<tr class="separator:a00282"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae3dbe62ff4bd1b81d72641443e33b079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#gae3dbe62ff4bd1b81d72641443e33b079">CACHE64_LINESIZE_BYTE</a>&#160;&#160;&#160;(FSL_FEATURE_CACHE64_CTRL_LINESIZE_BYTE)</td></tr>
<tr class="memdesc:gae3dbe62ff4bd1b81d72641443e33b079"><td class="mdescLeft">&#160;</td><td class="mdescRight">cache line size.  <a href="#gae3dbe62ff4bd1b81d72641443e33b079">More...</a><br/></td></tr>
<tr class="separator:gae3dbe62ff4bd1b81d72641443e33b079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga966ae454400b31df07c9b740767f6f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#ga966ae454400b31df07c9b740767f6f7e">CACHE64_REGION_NUM</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:ga966ae454400b31df07c9b740767f6f7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">cache region number.  <a href="#ga966ae454400b31df07c9b740767f6f7e">More...</a><br/></td></tr>
<tr class="separator:ga966ae454400b31df07c9b740767f6f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dbe0948cae3e22808e05b2c07963e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#ga0dbe0948cae3e22808e05b2c07963e9b">CACHE64_REGION_ALIGNMENT</a>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="memdesc:ga0dbe0948cae3e22808e05b2c07963e9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">cache region alignment.  <a href="#ga0dbe0948cae3e22808e05b2c07963e9b">More...</a><br/></td></tr>
<tr class="separator:ga0dbe0948cae3e22808e05b2c07963e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gabf2d1e111b55ef455f9b059e2d632425"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#gabf2d1e111b55ef455f9b059e2d632425">cache64_policy_t</a> { <br/>
&#160;&#160;<a class="el" href="a00009.html#ggabf2d1e111b55ef455f9b059e2d632425a847ead08db66652f8269fe173499f503">kCACHE64_PolicyNonCacheable</a> = 0, 
<br/>
&#160;&#160;<a class="el" href="a00009.html#ggabf2d1e111b55ef455f9b059e2d632425ab63520aeedd042347aa16e6250a6372d">kCACHE64_PolicyWriteThrough</a> = 1, 
<br/>
&#160;&#160;<a class="el" href="a00009.html#ggabf2d1e111b55ef455f9b059e2d632425a8cec6770f6ec2da963a8efc7b07e8ce4">kCACHE64_PolicyWriteBack</a> = 2
<br/>
 }</td></tr>
<tr class="memdesc:gabf2d1e111b55ef455f9b059e2d632425"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level 2 cache controller way size.  <a href="a00009.html#gabf2d1e111b55ef455f9b059e2d632425">More...</a><br/></td></tr>
<tr class="separator:gabf2d1e111b55ef455f9b059e2d632425"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Driver version</h2></td></tr>
<tr class="memitem:gac954b8be2bb59a983a9594c59e4b4fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#gac954b8be2bb59a983a9594c59e4b4fa5">FSL_CACHE_DRIVER_VERSION</a>&#160;&#160;&#160;(<a class="el" href="a00213.html#ga812138aa3315b0c6953c1a26130bcc37">MAKE_VERSION</a>(2, 0, 6))</td></tr>
<tr class="memdesc:gac954b8be2bb59a983a9594c59e4b4fa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">cache driver version.  <a href="#gac954b8be2bb59a983a9594c59e4b4fa5">More...</a><br/></td></tr>
<tr class="separator:gac954b8be2bb59a983a9594c59e4b4fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
cache control for cache64</h2></td></tr>
<tr class="memitem:gade87e026da812787adc1fcba722354e4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#gade87e026da812787adc1fcba722354e4">CACHE64_GetInstance</a> (CACHE64_POLSEL_Type *base)</td></tr>
<tr class="memdesc:gade87e026da812787adc1fcba722354e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an instance number given periphearl base address.  <a href="#gade87e026da812787adc1fcba722354e4">More...</a><br/></td></tr>
<tr class="separator:gade87e026da812787adc1fcba722354e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0c17677e350b4fbb2f948fe0d1849c6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#gae0c17677e350b4fbb2f948fe0d1849c6">CACHE64_GetInstanceByAddr</a> (uint32_t address)</td></tr>
<tr class="memdesc:gae0c17677e350b4fbb2f948fe0d1849c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">brief Returns an instance number given physical memory address.  <a href="#gae0c17677e350b4fbb2f948fe0d1849c6">More...</a><br/></td></tr>
<tr class="separator:gae0c17677e350b4fbb2f948fe0d1849c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaf4a9f883482372bb5d215ea7772335"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a00213.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#gaeaf4a9f883482372bb5d215ea7772335">CACHE64_Init</a> (CACHE64_POLSEL_Type *base, const <a class="el" href="a00009.html#a00282">cache64_config_t</a> *config)</td></tr>
<tr class="memdesc:gaeaf4a9f883482372bb5d215ea7772335"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes an CACHE64 instance with the user configuration structure.  <a href="#gaeaf4a9f883482372bb5d215ea7772335">More...</a><br/></td></tr>
<tr class="separator:gaeaf4a9f883482372bb5d215ea7772335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e5b6b0432722fcca3b9da743837d115"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#ga0e5b6b0432722fcca3b9da743837d115">CACHE64_GetDefaultConfig</a> (<a class="el" href="a00009.html#a00282">cache64_config_t</a> *config)</td></tr>
<tr class="memdesc:ga0e5b6b0432722fcca3b9da743837d115"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the default configuration structure.  <a href="#ga0e5b6b0432722fcca3b9da743837d115">More...</a><br/></td></tr>
<tr class="separator:ga0e5b6b0432722fcca3b9da743837d115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0085a12c40231c31c9445ea0728727ed"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#ga0085a12c40231c31c9445ea0728727ed">CACHE64_EnableCache</a> (CACHE64_CTRL_Type *base)</td></tr>
<tr class="memdesc:ga0085a12c40231c31c9445ea0728727ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the cache.  <a href="#ga0085a12c40231c31c9445ea0728727ed">More...</a><br/></td></tr>
<tr class="separator:ga0085a12c40231c31c9445ea0728727ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga550c9e9bb6da433532b2bc61ef452c4d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#ga550c9e9bb6da433532b2bc61ef452c4d">CACHE64_DisableCache</a> (CACHE64_CTRL_Type *base)</td></tr>
<tr class="memdesc:ga550c9e9bb6da433532b2bc61ef452c4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the cache.  <a href="#ga550c9e9bb6da433532b2bc61ef452c4d">More...</a><br/></td></tr>
<tr class="separator:ga550c9e9bb6da433532b2bc61ef452c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aca6fd8bfafb35869edbe2b7468718c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#ga5aca6fd8bfafb35869edbe2b7468718c">CACHE64_InvalidateCache</a> (CACHE64_CTRL_Type *base)</td></tr>
<tr class="memdesc:ga5aca6fd8bfafb35869edbe2b7468718c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidates the cache.  <a href="#ga5aca6fd8bfafb35869edbe2b7468718c">More...</a><br/></td></tr>
<tr class="separator:ga5aca6fd8bfafb35869edbe2b7468718c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5708a2ec10bff7ed280d7ffd1b7fd8e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#gab5708a2ec10bff7ed280d7ffd1b7fd8e">CACHE64_InvalidateCacheByRange</a> (uint32_t address, uint32_t size_byte)</td></tr>
<tr class="memdesc:gab5708a2ec10bff7ed280d7ffd1b7fd8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidates cache by range.  <a href="#gab5708a2ec10bff7ed280d7ffd1b7fd8e">More...</a><br/></td></tr>
<tr class="separator:gab5708a2ec10bff7ed280d7ffd1b7fd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f9847536e6dfa43c5cc8d7b1fdc12c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#ga94f9847536e6dfa43c5cc8d7b1fdc12c">CACHE64_CleanCache</a> (CACHE64_CTRL_Type *base)</td></tr>
<tr class="memdesc:ga94f9847536e6dfa43c5cc8d7b1fdc12c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cleans the cache.  <a href="#ga94f9847536e6dfa43c5cc8d7b1fdc12c">More...</a><br/></td></tr>
<tr class="separator:ga94f9847536e6dfa43c5cc8d7b1fdc12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa58810e21feecf5a2e6068d8ddcf44ed"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#gaa58810e21feecf5a2e6068d8ddcf44ed">CACHE64_CleanCacheByRange</a> (uint32_t address, uint32_t size_byte)</td></tr>
<tr class="memdesc:gaa58810e21feecf5a2e6068d8ddcf44ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cleans cache by range.  <a href="#gaa58810e21feecf5a2e6068d8ddcf44ed">More...</a><br/></td></tr>
<tr class="separator:gaa58810e21feecf5a2e6068d8ddcf44ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53e189d489b6c5b92fb4247f3d99267"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#gad53e189d489b6c5b92fb4247f3d99267">CACHE64_CleanInvalidateCache</a> (CACHE64_CTRL_Type *base)</td></tr>
<tr class="memdesc:gad53e189d489b6c5b92fb4247f3d99267"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cleans and invalidates the cache.  <a href="#gad53e189d489b6c5b92fb4247f3d99267">More...</a><br/></td></tr>
<tr class="separator:gad53e189d489b6c5b92fb4247f3d99267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42193b70293f931926cdfd5a83c04179"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#ga42193b70293f931926cdfd5a83c04179">CACHE64_CleanInvalidateCacheByRange</a> (uint32_t address, uint32_t size_byte)</td></tr>
<tr class="memdesc:ga42193b70293f931926cdfd5a83c04179"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cleans and invalidate cache by range.  <a href="#ga42193b70293f931926cdfd5a83c04179">More...</a><br/></td></tr>
<tr class="separator:ga42193b70293f931926cdfd5a83c04179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd0397e6846105585224c3b9f7a89eeb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#gacd0397e6846105585224c3b9f7a89eeb">CACHE64_EnableWriteBuffer</a> (CACHE64_CTRL_Type *base, bool enable)</td></tr>
<tr class="memdesc:gacd0397e6846105585224c3b9f7a89eeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables/disables the write buffer.  <a href="#gacd0397e6846105585224c3b9f7a89eeb">More...</a><br/></td></tr>
<tr class="separator:gacd0397e6846105585224c3b9f7a89eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Unified Cache Control for all caches</h2></td></tr>
<tr class="memitem:gab9e79fa88e11db521b74f5316de68676"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#gab9e79fa88e11db521b74f5316de68676">ICACHE_InvalidateByRange</a> (uint32_t address, uint32_t size_byte)</td></tr>
<tr class="memdesc:gab9e79fa88e11db521b74f5316de68676"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidates instruction cache by range.  <a href="#gab9e79fa88e11db521b74f5316de68676">More...</a><br/></td></tr>
<tr class="separator:gab9e79fa88e11db521b74f5316de68676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4a0028d417cbce2b62222ca06ad185"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#ga4a4a0028d417cbce2b62222ca06ad185">DCACHE_InvalidateByRange</a> (uint32_t address, uint32_t size_byte)</td></tr>
<tr class="memdesc:ga4a4a0028d417cbce2b62222ca06ad185"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidates data cache by range.  <a href="#ga4a4a0028d417cbce2b62222ca06ad185">More...</a><br/></td></tr>
<tr class="separator:ga4a4a0028d417cbce2b62222ca06ad185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa201659a87d58936f5e7e07ab12d634c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#gaa201659a87d58936f5e7e07ab12d634c">DCACHE_CleanByRange</a> (uint32_t address, uint32_t size_byte)</td></tr>
<tr class="memdesc:gaa201659a87d58936f5e7e07ab12d634c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clean data cache by range.  <a href="#gaa201659a87d58936f5e7e07ab12d634c">More...</a><br/></td></tr>
<tr class="separator:gaa201659a87d58936f5e7e07ab12d634c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga829a56918d5a245ffc86121703bdc160"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#ga829a56918d5a245ffc86121703bdc160">DCACHE_CleanInvalidateByRange</a> (uint32_t address, uint32_t size_byte)</td></tr>
<tr class="memdesc:ga829a56918d5a245ffc86121703bdc160"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cleans and Invalidates data cache by range.  <a href="#ga829a56918d5a245ffc86121703bdc160">More...</a><br/></td></tr>
<tr class="separator:ga829a56918d5a245ffc86121703bdc160"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="a00282" id="a00282"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cache64_config_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="memberdecls">
<tr><td colspan="2"><h3>Data Fields</h3></td></tr>
<tr class="memitem:a7fa55b07325cc990e26d4fed2afd6ca9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00009.html#a7fa55b07325cc990e26d4fed2afd6ca9">boundaryAddr</a> [<a class="el" href="a00009.html#ga966ae454400b31df07c9b740767f6f7e">CACHE64_REGION_NUM</a>-1]</td></tr>
<tr class="memdesc:a7fa55b07325cc990e26d4fed2afd6ca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; The cache controller can divide whole memory into 3 regions.  <a href="#a7fa55b07325cc990e26d4fed2afd6ca9">More...</a><br/></td></tr>
<tr class="separator:a7fa55b07325cc990e26d4fed2afd6ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h4 class="groupheader">Field Documentation</h4>
<a class="anchor" id="a7fa55b07325cc990e26d4fed2afd6ca9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cache64_config_t::boundaryAddr[<a class="el" href="a00009.html#ga966ae454400b31df07c9b740767f6f7e">CACHE64_REGION_NUM</a>-1]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Boundary address is the FlexSPI internal address (start from 0) instead of system address (start from FlexSPI AMBA base) to split adjacent regions and must be 1KB aligned. The boundary address itself locates in upper region. Cacheable policy for each region. </p>

</div>
</div>

</div>
</div>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gac954b8be2bb59a983a9594c59e4b4fa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSL_CACHE_DRIVER_VERSION&#160;&#160;&#160;(<a class="el" href="a00213.html#ga812138aa3315b0c6953c1a26130bcc37">MAKE_VERSION</a>(2, 0, 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gae3dbe62ff4bd1b81d72641443e33b079"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE64_LINESIZE_BYTE&#160;&#160;&#160;(FSL_FEATURE_CACHE64_CTRL_LINESIZE_BYTE)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga966ae454400b31df07c9b740767f6f7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE64_REGION_NUM&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga0dbe0948cae3e22808e05b2c07963e9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE64_REGION_ALIGNMENT&#160;&#160;&#160;(0x400U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="gabf2d1e111b55ef455f9b059e2d632425"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00009.html#gabf2d1e111b55ef455f9b059e2d632425">cache64_policy_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ggabf2d1e111b55ef455f9b059e2d632425a847ead08db66652f8269fe173499f503"></a>kCACHE64_PolicyNonCacheable</em>&nbsp;</td><td class="fielddoc">
<p>Non-cacheable. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggabf2d1e111b55ef455f9b059e2d632425ab63520aeedd042347aa16e6250a6372d"></a>kCACHE64_PolicyWriteThrough</em>&nbsp;</td><td class="fielddoc">
<p>Write through. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggabf2d1e111b55ef455f9b059e2d632425a8cec6770f6ec2da963a8efc7b07e8ce4"></a>kCACHE64_PolicyWriteBack</em>&nbsp;</td><td class="fielddoc">
<p>Write back. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gade87e026da812787adc1fcba722354e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CACHE64_GetInstance </td>
          <td>(</td>
          <td class="paramtype">CACHE64_POLSEL_Type *&#160;</td>
          <td class="paramname"><em>base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>The peripheral base address. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>CACHE64_POLSEL instance number starting from 0. </dd></dl>

</div>
</div>
<a class="anchor" id="gae0c17677e350b4fbb2f948fe0d1849c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CACHE64_GetInstanceByAddr </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>param address The physical memory address. </p>
<dl class="section return"><dt>Returns</dt><dd>CACHE64_CTRL instance number starting from 0. </dd></dl>

</div>
</div>
<a class="anchor" id="gaeaf4a9f883482372bb5d215ea7772335"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a00213.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a> CACHE64_Init </td>
          <td>(</td>
          <td class="paramtype">CACHE64_POLSEL_Type *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="a00009.html#a00282">cache64_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function configures the CACHE64 module with user-defined settings. Call the <a class="el" href="a00009.html#ga0e5b6b0432722fcca3b9da743837d115" title="Gets the default configuration structure. ">CACHE64_GetDefaultConfig()</a> function to configure the configuration structure and get the default configuration.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>CACHE64_POLSEL peripheral base address. </td></tr>
    <tr><td class="paramname">config</td><td>Pointer to a user-defined configuration structure. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">kStatus_Success</td><td>CACHE64 initialize succeed </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga0e5b6b0432722fcca3b9da743837d115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CACHE64_GetDefaultConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00009.html#a00282">cache64_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function initializes the CACHE64 configuration structure to a default value. The default values are first region covers whole cacheable area, and policy set to write back.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">config</td><td>Pointer to a configuration structure. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga0085a12c40231c31c9445ea0728727ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CACHE64_EnableCache </td>
          <td>(</td>
          <td class="paramtype">CACHE64_CTRL_Type *&#160;</td>
          <td class="paramname"><em>base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>CACHE64_CTRL peripheral base address. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga550c9e9bb6da433532b2bc61ef452c4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CACHE64_DisableCache </td>
          <td>(</td>
          <td class="paramtype">CACHE64_CTRL_Type *&#160;</td>
          <td class="paramname"><em>base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>CACHE64_CTRL peripheral base address. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga5aca6fd8bfafb35869edbe2b7468718c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CACHE64_InvalidateCache </td>
          <td>(</td>
          <td class="paramtype">CACHE64_CTRL_Type *&#160;</td>
          <td class="paramname"><em>base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>CACHE64_CTRL peripheral base address. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gab5708a2ec10bff7ed280d7ffd1b7fd8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CACHE64_InvalidateCacheByRange </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size_byte</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">address</td><td>The physical address of cache. </td></tr>
    <tr><td class="paramname">size_byte</td><td>size of the memory to be invalidated. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Address and size should be aligned to "CACHE64_LINESIZE_BYTE". The startAddr here will be forced to align to CACHE64_LINESIZE_BYTE if startAddr is not aligned. For the size_byte, application should make sure the alignment or make sure the right operation order if the size_byte is not aligned. </dd></dl>

</div>
</div>
<a class="anchor" id="ga94f9847536e6dfa43c5cc8d7b1fdc12c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CACHE64_CleanCache </td>
          <td>(</td>
          <td class="paramtype">CACHE64_CTRL_Type *&#160;</td>
          <td class="paramname"><em>base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>CACHE64_CTRL peripheral base address. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaa58810e21feecf5a2e6068d8ddcf44ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CACHE64_CleanCacheByRange </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size_byte</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">address</td><td>The physical address of cache. </td></tr>
    <tr><td class="paramname">size_byte</td><td>size of the memory to be cleaned. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Address and size should be aligned to "CACHE64_LINESIZE_BYTE". The startAddr here will be forced to align to CACHE64_LINESIZE_BYTE if startAddr is not aligned. For the size_byte, application should make sure the alignment or make sure the right operation order if the size_byte is not aligned. </dd></dl>

</div>
</div>
<a class="anchor" id="gad53e189d489b6c5b92fb4247f3d99267"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CACHE64_CleanInvalidateCache </td>
          <td>(</td>
          <td class="paramtype">CACHE64_CTRL_Type *&#160;</td>
          <td class="paramname"><em>base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>CACHE64_CTRL peripheral base address. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga42193b70293f931926cdfd5a83c04179"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CACHE64_CleanInvalidateCacheByRange </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size_byte</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">address</td><td>The physical address of cache. </td></tr>
    <tr><td class="paramname">size_byte</td><td>size of the memory to be Cleaned and Invalidated. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Address and size should be aligned to "CACHE64_LINESIZE_BYTE". The startAddr here will be forced to align to CACHE64_LINESIZE_BYTE if startAddr is not aligned. For the size_byte, application should make sure the alignment or make sure the right operation order if the size_byte is not aligned. </dd></dl>

</div>
</div>
<a class="anchor" id="gacd0397e6846105585224c3b9f7a89eeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CACHE64_EnableWriteBuffer </td>
          <td>(</td>
          <td class="paramtype">CACHE64_CTRL_Type *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>CACHE64_CTRL peripheral base address. </td></tr>
    <tr><td class="paramname">enable</td><td>The enable or disable flag. true - enable the write buffer. false - disable the write buffer. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gab9e79fa88e11db521b74f5316de68676"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ICACHE_InvalidateByRange </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size_byte</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">address</td><td>The physical address. </td></tr>
    <tr><td class="paramname">size_byte</td><td>size of the memory to be invalidated. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Address and size should be aligned to CACHE64_LINESIZE_BYTE due to the cache operation unit FSL_FEATURE_CACHE64_CTRL_LINESIZE_BYTE. The startAddr here will be forced to align to the cache line size if startAddr is not aligned. For the size_byte, application should make sure the alignment or make sure the right operation order if the size_byte is not aligned. </dd></dl>

</div>
</div>
<a class="anchor" id="ga4a4a0028d417cbce2b62222ca06ad185"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DCACHE_InvalidateByRange </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size_byte</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">address</td><td>The physical address. </td></tr>
    <tr><td class="paramname">size_byte</td><td>size of the memory to be invalidated. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Address and size should be aligned to CACHE64_LINESIZE_BYTE due to the cache operation unit FSL_FEATURE_CACHE64_CTRL_LINESIZE_BYTE. The startAddr here will be forced to align to the cache line size if startAddr is not aligned. For the size_byte, application should make sure the alignment or make sure the right operation order if the size_byte is not aligned. </dd></dl>

</div>
</div>
<a class="anchor" id="gaa201659a87d58936f5e7e07ab12d634c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DCACHE_CleanByRange </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size_byte</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">address</td><td>The physical address. </td></tr>
    <tr><td class="paramname">size_byte</td><td>size of the memory to be cleaned. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Address and size should be aligned to CACHE64_LINESIZE_BYTE due to the cache operation unit FSL_FEATURE_CACHE64_CTRL_LINESIZE_BYTE. The startAddr here will be forced to align to the cache line size if startAddr is not aligned. For the size_byte, application should make sure the alignment or make sure the right operation order if the size_byte is not aligned. </dd></dl>

</div>
</div>
<a class="anchor" id="ga829a56918d5a245ffc86121703bdc160"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DCACHE_CleanInvalidateByRange </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size_byte</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">address</td><td>The physical address. </td></tr>
    <tr><td class="paramname">size_byte</td><td>size of the memory to be Cleaned and Invalidated. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Address and size should be aligned to CACHE64_LINESIZE_BYTE due to the cache operation unit FSL_FEATURE_CACHE64_CTRL_LINESIZE_BYTE. The startAddr here will be forced to align to the cache line size if startAddr is not aligned. For the size_byte, application should make sure the alignment or make sure the right operation order if the size_byte is not aligned. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.5-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul class="foot">
    <li class="footer">&copy; 2016 NXP Semiconductors. All rights reserved.
    </li>
  </ul>
</div>
</body>
</html>
