# Verilog Practice

## File Structure

- all file names are written in camelCase.
- folder name suggests the circuit we are building.
- `design.v` contains design module.
- `designTb.v` contains test bench.
- `design` contains compiled design.
- `dump.vcd` contains all the dumped variables.

## Last updated

| Date       | Circuit name       |
| ---------- | ------------------ |
| 06/05/2023 | Half adder         |
| 05/05/2023 | Full adder         |
| 05/05/2023 | Half Subtractor    |
| 05/05/2023 | Full Subtractor    |
| 06/05/2023 | Four Bit Adder     |
| 06/05/2023 | Two X one Mux      |
| 06/05/2023 | Four X one Mux     |
| 06/05/2023 | Eight X one Mux    |
| 06/05/2023 | Two Bit Multiplier |
