Classic Timing Analyzer report for RV32IM
Wed Mar 20 13:58:23 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                              ;
+------------------------------+-------+---------------+-------------+---------------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From          ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------------+----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 9.414 ns    ; RD_ADDRESS[3] ; ID_RD[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;               ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------+
; tpd                                                                          ;
+-------+-------------------+-----------------+---------------+----------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From          ; To             ;
+-------+-------------------+-----------------+---------------+----------------+
; N/A   ; None              ; 9.414 ns        ; RD_ADDRESS[3] ; ID_RD[3]       ;
; N/A   ; None              ; 9.336 ns        ; RD_ADDRESS[2] ; ID_RD[2]       ;
; N/A   ; None              ; 9.111 ns        ; RD_ADDRESS[1] ; ID_RD[1]       ;
; N/A   ; None              ; 8.909 ns        ; DATA[5]       ; ID_RD_DATA[5]  ;
; N/A   ; None              ; 8.909 ns        ; DATA[29]      ; ID_RD_DATA[29] ;
; N/A   ; None              ; 8.908 ns        ; DATA[2]       ; ID_RD_DATA[2]  ;
; N/A   ; None              ; 8.907 ns        ; WB_OP         ; ID_RD[3]       ;
; N/A   ; None              ; 8.894 ns        ; RD_ADDRESS[4] ; ID_RD[4]       ;
; N/A   ; None              ; 8.887 ns        ; RD_ADDRESS[0] ; ID_RD[0]       ;
; N/A   ; None              ; 8.883 ns        ; DATA[18]      ; ID_RD_DATA[18] ;
; N/A   ; None              ; 8.876 ns        ; WB_OP         ; ID_RD[1]       ;
; N/A   ; None              ; 8.854 ns        ; DATA[16]      ; ID_RD_DATA[16] ;
; N/A   ; None              ; 8.851 ns        ; WB_OP         ; ID_RD[2]       ;
; N/A   ; None              ; 8.843 ns        ; DATA[10]      ; ID_RD_DATA[10] ;
; N/A   ; None              ; 8.837 ns        ; DATA[27]      ; ID_RD_DATA[27] ;
; N/A   ; None              ; 8.834 ns        ; DATA[30]      ; ID_RD_DATA[30] ;
; N/A   ; None              ; 8.830 ns        ; DATA[23]      ; ID_RD_DATA[23] ;
; N/A   ; None              ; 8.823 ns        ; DATA[21]      ; ID_RD_DATA[21] ;
; N/A   ; None              ; 8.822 ns        ; DATA[14]      ; ID_RD_DATA[14] ;
; N/A   ; None              ; 8.812 ns        ; DATA[4]       ; ID_RD_DATA[4]  ;
; N/A   ; None              ; 8.811 ns        ; DATA[22]      ; ID_RD_DATA[22] ;
; N/A   ; None              ; 8.809 ns        ; DATA[20]      ; ID_RD_DATA[20] ;
; N/A   ; None              ; 8.806 ns        ; DATA[11]      ; ID_RD_DATA[11] ;
; N/A   ; None              ; 8.804 ns        ; DATA[1]       ; ID_RD_DATA[1]  ;
; N/A   ; None              ; 8.779 ns        ; DATA[25]      ; ID_RD_DATA[25] ;
; N/A   ; None              ; 8.624 ns        ; WB_OP         ; ID_RD[0]       ;
; N/A   ; None              ; 8.617 ns        ; DATA[12]      ; ID_RD_DATA[12] ;
; N/A   ; None              ; 8.608 ns        ; WB_OP         ; ID_RD[4]       ;
; N/A   ; None              ; 8.603 ns        ; DATA[6]       ; ID_RD_DATA[6]  ;
; N/A   ; None              ; 8.588 ns        ; DATA[7]       ; ID_RD_DATA[7]  ;
; N/A   ; None              ; 8.297 ns        ; DATA[26]      ; ID_RD_DATA[26] ;
; N/A   ; None              ; 8.140 ns        ; DATA[9]       ; ID_RD_DATA[9]  ;
; N/A   ; None              ; 8.081 ns        ; DATA[15]      ; ID_RD_DATA[15] ;
; N/A   ; None              ; 8.026 ns        ; DATA[31]      ; ID_RD_DATA[31] ;
; N/A   ; None              ; 8.010 ns        ; DATA[13]      ; ID_RD_DATA[13] ;
; N/A   ; None              ; 7.990 ns        ; DATA[0]       ; ID_RD_DATA[0]  ;
; N/A   ; None              ; 7.970 ns        ; DATA[3]       ; ID_RD_DATA[3]  ;
; N/A   ; None              ; 7.960 ns        ; DATA[24]      ; ID_RD_DATA[24] ;
; N/A   ; None              ; 7.934 ns        ; DATA[8]       ; ID_RD_DATA[8]  ;
; N/A   ; None              ; 7.934 ns        ; DATA[28]      ; ID_RD_DATA[28] ;
; N/A   ; None              ; 7.920 ns        ; DATA[17]      ; ID_RD_DATA[17] ;
; N/A   ; None              ; 7.916 ns        ; DATA[19]      ; ID_RD_DATA[19] ;
+-------+-------------------+-----------------+---------------+----------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 20 13:58:23 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RV32IM -c RV32IM --timing_analysis_only
Info: Longest tpd from source pin "RD_ADDRESS[3]" to destination pin "ID_RD[3]" is 9.414 ns
    Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_J8; Fanout = 1; PIN Node = 'RD_ADDRESS[3]'
    Info: 2: + IC(4.773 ns) + CELL(0.413 ns) = 6.008 ns; Loc. = LCCOMB_X1_Y32_N26; Fanout = 1; COMB Node = 'WB:inst|MUX2X1:MUX_DATA|O[3]~1'
    Info: 3: + IC(0.744 ns) + CELL(2.662 ns) = 9.414 ns; Loc. = PIN_C2; Fanout = 0; PIN Node = 'ID_RD[3]'
    Info: Total cell delay = 3.897 ns ( 41.40 % )
    Info: Total interconnect delay = 5.517 ns ( 58.60 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Wed Mar 20 13:58:23 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


