// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2026 Samsung Electronics Co., Ltd.
 * Author: Raghav Sharma <raghav.s@samsung.com>
 *
 * Common Clock Framework support for Exynos 8855 SoC.
 */

#include <linux/clk-provider.h>
#include <linux/of.h>
#include <linux/platform_device.h>

#include <dt-bindings/clock/samsung,exynos8855.h>

#include "clk.h"
#include "clk-exynos-arm64.h"

/* NOTE: Must be equal to the last clock ID increased by one */
#define CLKS_NR_TOP                     (CLKCMU_DOUT_G3D_HTU + 1)
#define CLKS_NR_PERIC                   (CLK_GOUT_USI_PERIC + 1)
#define CLKS_NR_PERIS                   (CLK_GOUT_WDT1_PERIS + 1)

#define EXYNOS8855_PERIS_GATE_DBG_OFFSET      0x2004
#define EXYNOS8855_PERIC_GATE_DBG_OFFSET      0x2024
#define EXYNOS8855_TOP_GATE_DBG_OFFSET      0x20A0

#define EXYNOS8855_DRCG_EN_OFFSET       0x104
#define EXYNOS8855_MEMCLK_OFFSET        0x108

/* ---- CMU_TOP --------------------------------------------------------- */

/* Register Offset definitions for CMU_TOP (0x13900000) */
/* PLL */
#define PLL_LOCKTIME_PLL_SHARED0		             0x8
#define PLL_LOCKTIME_PLL_SHARED1		             0x10
#define PLL_LOCKTIME_PLL_SHARED2		             0x18
#define PLL_LOCKTIME_PLL_MMC                                 0x20
#define PLL_LOCKTIME_PLL_SHARED3		             0x28
#define PLL_LOCKTIME_PLL_SHARED4		             0x38
#define PLL_LOCKTIME_PLL_MIF_SWITCH		             0x30
#define PLL_CON0_PLL_MMC			             0x1c0
#define PLL_CON3_PLL_MMC			             0x1cc
#define PLL_CON0_PLL_SHARED0			             0x100
#define PLL_CON3_PLL_SHARED0			             0x10c
#define PLL_CON0_PLL_SHARED1			             0x140
#define PLL_CON3_PLL_SHARED1			             0x14c
#define PLL_CON0_PLL_SHARED2			             0x180
#define PLL_CON3_PLL_SHARED2			             0x18c
#define PLL_CON0_PLL_SHARED3			             0x200
#define PLL_CON3_PLL_SHARED3			             0x20c
#define PLL_CON0_PLL_SHARED4			             0x280
#define PLL_CON3_PLL_SHARED4			             0x28c
#define PLL_CON0_PLL_MIF_SWITCH		             0x240
#define PLL_CON3_PLL_MIF_SWITCH		             0x24c

/* MUX & DIV */
#define CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_CPU                   0x1000
#define CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_NOC                   0x1004
#define CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_SWITCH             0x1008
#define CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_NOCP               0x100c
#define CMU_TOP_CLK_CON_MUX_CLKCMU_DSU_SWITCH                0x1010
#define CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL1_SWITCH             0x1014
#define CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK0                  0x1018
#define CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK1                  0x101c
#define CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK2                  0x1020
#define CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK3                  0x1024
#define CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK4                  0x1028
#define CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_TOP             0x102c
#define CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST                 0x1030
#define CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_CPU             0x1034
#define CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_MIF0            0x1038
#define CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_NOC                  0x103c
#define CMU_TOP_CLK_CON_MUX_CLKCMU_CSTAT_NOC                 0x1040
#define CMU_TOP_CLK_CON_MUX_CLKCMU_CSTAT_BYRP                0x1044
#define CMU_TOP_CLK_CON_MUX_CLKCMU_DPU_NOC                   0x1048
#define CMU_TOP_CLK_CON_MUX_CLKCMU_G3DCORE_SWITCH            0x104c
#define CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_NOC                   0x1058
#define CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_JPEG                  0x105c
#define CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_GDC                   0x1060
#define CMU_TOP_CLK_CON_MUX_CLKCMU_MIF1_NOCP                 0x1064
#define CMU_TOP_CLK_CON_MUX_CLKCMU_MFC_NOC                   0x1068
#define CMU_TOP_CLK_CON_MUX_CLKCMU_MIF0_NOCP                 0x106c
#define CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL0_NOC                 0x1070
#define CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL1A_NOC                0x1074
#define CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC_NOC                 0x1078
#define CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC_MMC_CARD            0x107c
#define CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC_IP                  0x1080
#define CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_CPU                   0x1800
#define CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_NOC                   0x1804
#define CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH             0x1808
#define CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_NOCP               0x180c
#define CMU_TOP_CLK_CON_DIV_CLKCMU_DSU_SWITCH                0x1810
#define CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH             0x1814
#define CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK0                  0x1818
#define CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK1                  0x181c
#define CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK2                  0x1820
#define CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK3                  0x1824
#define CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK4                  0x1828
#define CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_TOP             0x182c
#define CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST                 0x1830
#define CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_NOC                  0x1834
#define CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_CPU             0x1838
#define CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_MIF0            0x183c
#define CMU_TOP_CLK_CON_DIV_CLKCMU_CSTAT_NOC                 0x1840
#define CMU_TOP_CLK_CON_DIV_CLKCMU_CSTAT_BYRP                0x1844
#define CMU_TOP_CLK_CON_DIV_CLKCMU_DPU_NOC                   0x1848
#define CMU_TOP_CLK_CON_DIV_CLKCMU_G3DCORE_SWITCH            0x184c
#define CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_NOC                   0x1858
#define CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_JPEG                  0x185c
#define CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_GDC                   0x1860
#define CMU_TOP_CLK_CON_DIV_CLKCMU_MIF1_NOCP                 0x1864
#define CMU_TOP_CLK_CON_DIV_CLKCMU_MFC_NOC                   0x1868
#define CMU_TOP_CLK_CON_DIV_CLKCMU_MIF0_NOCP                 0x186c
#define CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL0_NOC                 0x1870
#define CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL1A_NOC                0x1874
#define CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC_NOC                 0x1878
#define CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC_MMC_CARD            0x187c
#define CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC_IP		     0x1880
#define CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_GIC                 0x10c4
#define CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_NOC                 0x10c8
#define CMU_TOP_CLK_CON_DIV_CLKCMU_PERIS_GIC                 0x18c0
#define CMU_TOP_CLK_CON_DIV_CLKCMU_PERIS_NOC                 0x18c4
#define CMU_TOP_CLK_CON_MUX_CLKCMU_HSI_NOC                   0x1050
#define CMU_TOP_CLK_CON_MUX_CLKCMU_HSI_UFS_EMBD              0x1054
#define CMU_TOP_CLK_CON_DIV_CLKCMU_HSI_NOC                   0x1850
#define CMU_TOP_CLK_CON_DIV_CLKCMU_HSI_UFS_EMBD              0x1854
#define CMU_TOP_CLK_CON_MUX_CLKCMU_RGBP_NOC                  0x1084
#define CMU_TOP_CLK_CON_MUX_CLKCMU_YUVP_NOC                  0x1090
#define CMU_TOP_CLK_CON_MUX_CLKCMU_ALIVE_NOC                 0x1094
#define CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_DCPHY                0x1098
#define CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_OIS                  0x109c
#define CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOCD_0               0x10a0
#define CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOCD_1               0x10a4
#define CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU0_NOC                 0x10ac
#define CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU0_XMAA                0x10b0
#define CMU_TOP_CLK_CON_MUX_CLKCMU_SDMA_NOC                  0x10b4
#define CMU_TOP_CLK_CON_MUX_CLKCMU_DNC_HTU                   0x10b8
#define CMU_TOP_CLK_CON_MUX_CLKCMU_DNC_NOC                   0x10bc
#define CMU_TOP_CLK_CON_MUX_CLKCMU_PSP_NOC                   0x10c0
#define CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_NOCP                  0x10cc
#define CMU_TOP_CLK_CON_MUX_CLKCMU_USI_NOC                   0x10d0
#define CMU_TOP_CLK_CON_MUX_CLKCMU_USI_IP                    0x10d4
#define CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_DBG_NOC            0x10d8
#define CMU_TOP_CLK_CON_MUX_CLKCMU_BOOST_RCO                 0x10dc
#define CMU_TOP_CLK_CON_MUX_CLKCMU_MIF0_SWITCH               0x10e0
#define CMU_TOP_CLK_CON_MUX_CLKCMU_MIF1_SWITCH               0x10e4
#define CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL1B_NOC                0x10e8
#define CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL2_SWITCH             0x10ec
#define CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_MIF1            0x10f0
#define CMU_TOP_CLK_CON_MUX_CLKCMU_CSTAT_MCSC                0x10f4
#define CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_HTU                   0x10f8
#define CMU_TOP_CLK_CON_DIV_CLKCMU_RGBP_NOC                  0x1884
#define CMU_TOP_CLK_CON_DIV_CLKCMU_YUVP_NOC                  0x1890
#define CMU_TOP_CLK_CON_DIV_CLKCMU_ALIVE_NOC                 0x1894
#define CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_DCPHY                0x1898
#define CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_OIS                  0x189c
#define CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOCD_0               0x18a0
#define CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOCD_1               0x18a4
#define CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU0_NOC                 0x18a8
#define CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU0_XMAA                0x18ac
#define CMU_TOP_CLK_CON_DIV_CLKCMU_SDMA_NOC                  0x18b0
#define CMU_TOP_CLK_CON_DIV_CLKCMU_DNC_HTU                   0x18b4
#define CMU_TOP_CLK_CON_DIV_CLKCMU_DNC_NOC                   0x18b8
#define CMU_TOP_CLK_CON_DIV_CLKCMU_PSP_NOC                   0x18bc
#define CMU_TOP_CLK_CON_DIV_CLKCMU_G3D_NOCP                  0x18c8
#define CMU_TOP_CLK_CON_DIV_CLKCMU_USI_NOC                   0x18cc
#define CMU_TOP_CLK_CON_DIV_CLKCMU_USI_IP                    0x18d0
#define CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_DBG_NOC            0x18d4
#define CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL1B_NOC                0x18d8
#define CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH             0x18dc
#define CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_MIF1            0x18e0
#define CMU_TOP_CLK_CON_DIV_CLKCMU_CSTAT_MCSC                0x18e4
#define CMU_TOP_CLK_CON_DIV_CLKCMU_G3D_HTU                   0x18e8
#define CMU_TOP_CLK_CON_MUX_CLKCMU_USB_NOC                   0x1088
#define CMU_TOP_CLK_CON_MUX_CLKCMU_USB_USB20DRD              0x108c
#define CMU_TOP_CLK_CON_DIV_CLKCMU_USB_NOC                   0x1888
#define CMU_TOP_CLK_CON_DIV_CLKCMU_USB_USB20DRD              0x188c
#define CMU_TOP_CONTROLLER_OPTION0_CMU_CTRL                  0x800

static const unsigned long top_clk_regs[] __initconst = {
	PLL_LOCKTIME_PLL_MMC,
	PLL_LOCKTIME_PLL_SHARED0,
	PLL_LOCKTIME_PLL_SHARED1,
	PLL_LOCKTIME_PLL_SHARED2,
	PLL_LOCKTIME_PLL_SHARED3,
	PLL_LOCKTIME_PLL_SHARED4,
	PLL_LOCKTIME_PLL_MIF_SWITCH,
	PLL_CON0_PLL_MMC,
	PLL_CON3_PLL_MMC,
	PLL_CON0_PLL_SHARED0,
	PLL_CON3_PLL_SHARED0,
	PLL_CON0_PLL_SHARED1,
	PLL_CON3_PLL_SHARED1,
	PLL_CON0_PLL_SHARED2,
	PLL_CON3_PLL_SHARED2,
	PLL_CON0_PLL_SHARED3,
	PLL_CON3_PLL_SHARED3,
	PLL_CON0_PLL_SHARED4,
	PLL_CON3_PLL_SHARED4,
	PLL_CON0_PLL_MIF_SWITCH,
	PLL_CON3_PLL_MIF_SWITCH,
	CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_CPU,
	CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_NOC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_SWITCH,
	CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_NOCP,
	CMU_TOP_CLK_CON_MUX_CLKCMU_DSU_SWITCH,
	CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL1_SWITCH,
	CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK0,
	CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK1,
	CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK2,
	CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK3,
	CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK4,
	CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_TOP,
	CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST,
	CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_CPU,
	CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_MIF0,
	CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_NOC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_CSTAT_NOC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_CSTAT_BYRP,
	CMU_TOP_CLK_CON_MUX_CLKCMU_DPU_NOC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_G3DCORE_SWITCH,
	CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_NOC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_JPEG,
	CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_GDC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_MIF1_NOCP,
	CMU_TOP_CLK_CON_MUX_CLKCMU_MFC_NOC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_MIF0_NOCP,
	CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL0_NOC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL1A_NOC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC_NOC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC_MMC_CARD,
	CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC_IP,
	CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC_NOC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC_MMC_CARD,
	CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC_IP,
	CMU_TOP_CLK_CON_DIV_CLKCMU_PERIS_GIC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_PERIS_NOC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_HSI_NOC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_HSI_UFS_EMBD,
	CMU_TOP_CLK_CON_DIV_CLKCMU_HSI_NOC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_HSI_UFS_EMBD,
	CMU_TOP_CLK_CON_MUX_CLKCMU_RGBP_NOC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_USB_NOC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_USB_USB20DRD,
	CMU_TOP_CLK_CON_MUX_CLKCMU_YUVP_NOC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_ALIVE_NOC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_DCPHY,
	CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_OIS,
	CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOCD_0,
	CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOCD_1,
	CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU0_NOC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU0_XMAA,
	CMU_TOP_CLK_CON_MUX_CLKCMU_SDMA_NOC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_DNC_HTU,
	CMU_TOP_CLK_CON_MUX_CLKCMU_DNC_NOC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_PSP_NOC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_GIC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_NOC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_NOCP,
	CMU_TOP_CLK_CON_MUX_CLKCMU_USI_NOC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_USI_IP,
	CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_DBG_NOC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_BOOST_RCO,
	CMU_TOP_CLK_CON_MUX_CLKCMU_MIF0_SWITCH,
	CMU_TOP_CLK_CON_MUX_CLKCMU_MIF1_SWITCH,
	CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL1B_NOC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL2_SWITCH,
	CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_MIF1,
	CMU_TOP_CLK_CON_MUX_CLKCMU_CSTAT_MCSC,
	CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_HTU,
	CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_CPU,
	CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_NOC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH,
	CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_NOCP,
	CMU_TOP_CLK_CON_DIV_CLKCMU_DSU_SWITCH,
	CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH,
	CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK0,
	CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK1,
	CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK2,
	CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK3,
	CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK4,
	CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_TOP,
	CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST,
	CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_CPU,
	CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_MIF0,
	CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_NOC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_CSTAT_NOC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_CSTAT_BYRP,
	CMU_TOP_CLK_CON_DIV_CLKCMU_DPU_NOC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_G3DCORE_SWITCH,
	CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_NOC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_JPEG,
	CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_GDC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_MIF1_NOCP,
	CMU_TOP_CLK_CON_DIV_CLKCMU_MFC_NOC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_MIF0_NOCP,
	CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL0_NOC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL1A_NOC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_RGBP_NOC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_USB_NOC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_USB_USB20DRD,
	CMU_TOP_CLK_CON_DIV_CLKCMU_YUVP_NOC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_ALIVE_NOC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_DCPHY,
	CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_OIS,
	CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOCD_0,
	CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOCD_1,
	CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU0_NOC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU0_XMAA,
	CMU_TOP_CLK_CON_DIV_CLKCMU_SDMA_NOC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_DNC_HTU,
	CMU_TOP_CLK_CON_DIV_CLKCMU_DNC_NOC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_PSP_NOC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_G3D_NOCP,
	CMU_TOP_CLK_CON_DIV_CLKCMU_USI_NOC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_USI_IP,
	CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_DBG_NOC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL1B_NOC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH,
	CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_MIF1,
	CMU_TOP_CLK_CON_DIV_CLKCMU_CSTAT_MCSC,
	CMU_TOP_CLK_CON_DIV_CLKCMU_G3D_HTU,
	CMU_TOP_CONTROLLER_OPTION0_CMU_CTRL,
};

static const struct samsung_pll_clock top_pll_clks[] __initconst = {
	PLL(pll_4313, FOUT_SHARED0_PLL, "fout_shared0_pll", "oscclk",
	    PLL_LOCKTIME_PLL_SHARED0, PLL_CON3_PLL_SHARED0, NULL),
	PLL(pll_4313, FOUT_SHARED1_PLL, "fout_shared1_pll", "oscclk",
	    PLL_LOCKTIME_PLL_SHARED1, PLL_CON3_PLL_SHARED1, NULL),
	PLL(pll_4313, FOUT_SHARED2_PLL, "fout_shared2_pll", "oscclk",
	    PLL_LOCKTIME_PLL_SHARED2, PLL_CON3_PLL_SHARED2, NULL),
	PLL(pll_4313, FOUT_SHARED3_PLL, "fout_shared3_pll", "oscclk",
	    PLL_LOCKTIME_PLL_SHARED3, PLL_CON3_PLL_SHARED3, NULL),
	PLL(pll_4313, FOUT_SHARED4_PLL, "fout_shared4_pll", "oscclk",
	    PLL_LOCKTIME_PLL_SHARED4, PLL_CON3_PLL_SHARED4, NULL),
	PLL(pll_4313, FOUT_MMC_PLL, "fout_mmc_pll", "oscclk",
	    PLL_LOCKTIME_PLL_MMC, PLL_CON3_PLL_MMC, NULL),
	PLL(pll_4313, FOUT_MIF_SWITCH_PLL, "fout_mif_switch_pll", "oscclk",
	    PLL_LOCKTIME_PLL_MIF_SWITCH, PLL_CON3_PLL_MIF_SWITCH, NULL),
};

/* List of parent clocks for Muxes in CMU_TOP */
PNAME(mout_shared0_pll_p) = { "oscclk", "fout_shared0_pll" };
PNAME(mout_shared1_pll_p) = { "oscclk", "fout_shared1_pll" };
PNAME(mout_shared2_pll_p) = { "oscclk", "fout_shared2_pll" };
PNAME(mout_shared3_pll_p) = { "oscclk", "fout_shared3_pll" };
PNAME(mout_shared4_pll_p) = { "oscclk", "fout_shared4_pll" };
PNAME(mout_mmc_pll_p) = { "oscclk", "fout_mmc_pll" };
PNAME(mout_mif_switch_pll_p) = { "oscclk", "fout_mif_switch_pll" };

/* New parent arrays for additional CMU_TOP MUX clocks */
PNAME(mout_clkcmu_aud_cpu_p)            = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_aud_noc_p)            = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared4_div3", "dout_shared3_div3"};
PNAME(mout_clkcmu_cpucl0_switch_p)      = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared3_div1",
						"dout_shared4_div3", "dout_shared3_div3"};
PNAME(mout_clkcmu_cpucl0_nocp_p)        = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_dsu_switch_p)         = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared3_div1",
						"dout_shared4_div3", "dout_shared3_div3"};
PNAME(mout_clkcmu_cpucl1_switch_p)      = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared3_div1",
						"dout_shared4_div3", "dout_shared3_div3"};
PNAME(mout_clkcmu_cis_clk0_p)           = { "oscclk", "dout_shared0_div4"};
PNAME(mout_clkcmu_cis_clk1_p)           = { "oscclk", "dout_shared0_div4"};
PNAME(mout_clkcmu_cis_clk2_p)           = { "oscclk", "dout_shared0_div4"};
PNAME(mout_clkcmu_cis_clk3_p)           = { "oscclk", "dout_shared0_div4"};
PNAME(mout_clkcmu_cis_clk4_p)           = { "oscclk", "dout_shared0_div4"};
PNAME(mout_clkcmu_cmu_boost_top_p)      = { "dout_shared0_div4", "dout_shared1_div4"};
PNAME(mout_clkcmu_cmu_boost_p)          = { "dout_shared0_div4", "dout_shared1_div4"};
PNAME(mout_clkcmu_cmu_boost_cpu_p)      = { "dout_shared0_div4", "dout_shared1_div4"};
PNAME(mout_clkcmu_cmu_boost_mif0_p)     = { "dout_shared0_div4", "dout_shared1_div4"};
PNAME(mout_clkcmu_csis_noc_p)           = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_cstat_noc_p)          = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_cstat_byrp_p)         = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_dpu_noc_p)            = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_g3dcore_switch_p)     = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_m2m_noc_p)            = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_m2m_jpeg_p)           = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_m2m_gdc_p)            = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_mif1_nocp_p)          = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_mfc_noc_p)            = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_mif0_nocp_p)          = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_nocl0_noc_p)          = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_nocl1a_noc_p)         = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_rgbp_noc_p)           = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_yuvp_noc_p)           = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_alive_noc_p)          = { "dout_shared0_div2", "dout_shared1_div4"};
PNAME(mout_clkcmu_csis_dcphy_p)         = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared0_div4",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_csis_ois_p)           = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared0_div4",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_icpu_nocd_0_p)        = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div1",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_icpu_nocd_1_p)        = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div1",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_gnpu0_noc_p)          = { "dout_shared2_div1", "dout_shared3_div1",
						"dout_shared1_div2", "dout_shared1_div4",
						"dout_shared4_div3", "dout_shared2_div1",
						"dout_shared4_div3", "dout_shared3_div3"};
PNAME(mout_clkcmu_gnpu0_xmaa_p)         = { "dout_shared2_div1", "dout_shared3_div1",
						"dout_shared1_div2", "dout_shared1_div4",
						"dout_shared4_div3", "dout_shared2_div1",
						"dout_shared4_div3", "dout_shared3_div3"};
PNAME(mout_clkcmu_sdma_noc_p)           = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared0_div3", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared4_div3", "dout_shared3_div3"};
PNAME(mout_clkcmu_dnc_htu_p)            = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared0_div3", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared4_div3", "dout_shared3_div3"};
PNAME(mout_clkcmu_dnc_noc_p)            = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared0_div3", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared4_div3", "dout_shared3_div3"};
PNAME(mout_clkcmu_psp_noc_p)            = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared0_div3", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_g3d_nocp_p)           = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_usi_noc_p)            = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "fout_mmc_pll_div2",
						"dout_shared1_div4", "dout_shared3_div3"};
PNAME(mout_clkcmu_usi_ip_p)             = { "dout_shared0_div4", "dout_shared1_div4"};
PNAME(mout_clkcmu_cpucl0_dbg_noc_p)     = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_boost_rco_p)          = { "oscclk", "clkalive_cmu_boost"};
PNAME(mout_clkcmu_mif0_switch_p)        = { "fout_mif_switch_pll_div1", "dout_shared0_div1",
						"dout_shared0_div2", "dout_shared1_div1"};
PNAME(mout_clkcmu_mif1_switch_p)        = { "fout_mif_switch_pll_div1", "dout_shared0_div1",
						"dout_shared0_div2", "dout_shared1_div1"};
PNAME(mout_clkcmu_nocl1b_noc_p)         = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_cpucl2_switch_p)      = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared3_div1",
						"dout_shared4_div3", "dout_shared3_div3"};
PNAME(mout_clkcmu_cmu_boost_mif1_p)     = { "dout_shared0_div4", "dout_shared1_div4"};
PNAME(mout_clkcmu_cstat_mcsc_p)         = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_g3d_htu_p)            = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};

PNAME(mout_clkcmu_peric_noc_p)            = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"fout_mmc_pll_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_peric_mmc_card_p)       = { "oscclk", "dout_shared0_div2",
						"fout_mmc_pll_div1", "dout_shared1_div2",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_peric_ip_p)            = { "dout_shared0_div4", "dout_shared1_div4"};
PNAME(mout_clkcmu_peris_gic_p)            = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared1_div4", "dout_shared2_div2",
						"fout_mmc_pll_clkout_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_peris_noc_p)            = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared1_div4", "dout_shared2_div2",
						"fout_mmc_pll_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_hsi_noc_p)            = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_hsi_ufs_embd_p)            = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared1_div2", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_usb_noc_p)            = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared0_div4", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};
PNAME(mout_clkcmu_usb_usb20drd_p)            = { "dout_shared0_div2", "dout_shared0_div3",
						"dout_shared0_div4", "dout_shared1_div3",
						"dout_shared2_div2", "dout_shared2_div3",
						"dout_shared3_div2", "dout_shared3_div3"};

static const struct samsung_mux_clock top_mux_clks[] __initconst = {
	MUX(MOUT_SHARED0_PLL, "mout_shared0_pll", mout_shared0_pll_p,
	    PLL_CON0_PLL_SHARED0, 4, 1),
	MUX(MOUT_SHARED1_PLL, "mout_shared1_pll", mout_shared1_pll_p,
	    PLL_CON0_PLL_SHARED1, 4, 1),
	MUX(MOUT_SHARED2_PLL, "mout_shared2_pll", mout_shared2_pll_p,
	    PLL_CON0_PLL_SHARED2, 4, 1),
	MUX(MOUT_SHARED3_PLL, "mout_shared3_pll", mout_shared3_pll_p,
	    PLL_CON0_PLL_SHARED3, 4, 1),
	MUX(MOUT_SHARED4_PLL, "mout_shared4_pll", mout_shared4_pll_p,
	    PLL_CON0_PLL_SHARED4, 4, 1),
	MUX(MOUT_MMC_PLL, "mout_mmc_pll", mout_mmc_pll_p,
	    PLL_CON0_PLL_MMC, 4, 1),
	MUX(CLKCMU_MOUT_PERIC_NOC, "mout_clkcmu_peric_noc",
	    mout_clkcmu_peric_noc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC_NOC, 0, 3),
	MUX(CLKCMU_MOUT_PERIC_MMC_CARD, "mout_clkcmu_peric_mmc_card",
	    mout_clkcmu_peric_mmc_card_p, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC_MMC_CARD, 0, 3),
	MUX(CLKCMU_MOUT_PERIC_IP, "mout_clkcmu_peric_ip",
	    mout_clkcmu_peric_ip_p, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC_IP, 0, 1),
	MUX(CLKCMU_MOUT_PERIS_GIC, "mout_clkcmu_peris_gic",
	    mout_clkcmu_peris_gic_p, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_GIC, 0, 3),
	MUX(CLKCMU_MOUT_PERIS_NOC, "mout_clkcmu_peris_noc",
	    mout_clkcmu_peris_noc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_NOC, 0, 3),
	MUX(CLKCMU_MOUT_HSI_NOC, "mout_clkcmu_hsi_noc",
	    mout_clkcmu_hsi_noc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI_NOC, 0, 3),
	MUX(CLKCMU_MOUT_HSI_UFS_EMBD, "mout_clkcmu_hsi_ufs_embd",
	    mout_clkcmu_hsi_ufs_embd_p, CMU_TOP_CLK_CON_MUX_CLKCMU_HSI_UFS_EMBD, 0, 3),
	MUX(CLKCMU_MOUT_USB_NOC, "mout_clkcmu_usb_noc",
	    mout_clkcmu_usb_noc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_USB_NOC, 0, 3),
	MUX(CLKCMU_MOUT_USB_USB20DRD, "mout_clkcmu_usb_usb20drd",
	    mout_clkcmu_usb_usb20drd_p, CMU_TOP_CLK_CON_MUX_CLKCMU_USB_USB20DRD, 0, 3),
	MUX(MOUT_MIF_SWITCH_PLL, "mout_mif_switch_pll", mout_mif_switch_pll_p,
	    PLL_CON0_PLL_MIF_SWITCH, 4, 1),
	MUX(CLKCMU_MOUT_AUD_CPU, "mout_clkcmu_aud_cpu",
	    mout_clkcmu_aud_cpu_p, CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_CPU, 0, 3),
	MUX(CLKCMU_MOUT_AUD_NOC, "mout_clkcmu_aud_noc",
	    mout_clkcmu_aud_noc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_NOC, 0, 3),
	MUX(CLKCMU_MOUT_CPUCL0_SWITCH, "mout_clkcmu_cpucl0_switch",
	    mout_clkcmu_cpucl0_switch_p, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_SWITCH, 0, 3),
	MUX(CLKCMU_MOUT_CPUCL0_NOCP, "mout_clkcmu_cpucl0_nocp",
	    mout_clkcmu_cpucl0_nocp_p, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_NOCP, 0, 3),
	MUX(CLKCMU_MOUT_DSU_SWITCH, "mout_clkcmu_dsu_switch",
	    mout_clkcmu_dsu_switch_p, CMU_TOP_CLK_CON_MUX_CLKCMU_DSU_SWITCH, 0, 3),
	MUX(CLKCMU_MOUT_CPUCL1_SWITCH, "mout_clkcmu_cpucl1_switch",
	    mout_clkcmu_cpucl1_switch_p, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL1_SWITCH, 0, 3),
	MUX(CLKCMU_MOUT_CIS_CLK0, "mout_clkcmu_cis_clk0",
	    mout_clkcmu_cis_clk0_p, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK0, 0, 1),
	MUX(CLKCMU_MOUT_CIS_CLK1, "mout_clkcmu_cis_clk1",
	    mout_clkcmu_cis_clk1_p, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK1, 0, 1),
	MUX(CLKCMU_MOUT_CIS_CLK2, "mout_clkcmu_cis_clk2",
	    mout_clkcmu_cis_clk2_p, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK2, 0, 1),
	MUX(CLKCMU_MOUT_CIS_CLK3, "mout_clkcmu_cis_clk3",
	    mout_clkcmu_cis_clk3_p, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK3, 0, 1),
	MUX(CLKCMU_MOUT_CIS_CLK4, "mout_clkcmu_cis_clk4",
	    mout_clkcmu_cis_clk4_p, CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK4, 0, 1),
	MUX(CLKCMU_MOUT_CMU_BOOST_TOP, "mout_clkcmu_cmu_boost_top",
	    mout_clkcmu_cmu_boost_top_p, CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_TOP, 0, 1),
	MUX(CLKCMU_MOUT_CMU_BOOST, "mout_clkcmu_cmu_boost",
	    mout_clkcmu_cmu_boost_p, CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST, 0, 1),
	MUX(CLKCMU_MOUT_CMU_BOOST_CPU, "mout_clkcmu_cmu_boost_cpu",
	    mout_clkcmu_cmu_boost_cpu_p, CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_CPU, 0, 1),
	MUX(CLKCMU_MOUT_CMU_BOOST_MIF0, "mout_clkcmu_cmu_boost_mif0",
	    mout_clkcmu_cmu_boost_mif0_p, CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_MIF0, 0, 1),
	MUX(CLKCMU_MOUT_CSIS_NOC, "mout_clkcmu_csis_noc",
	    mout_clkcmu_csis_noc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_NOC, 0, 3),
	MUX(CLKCMU_MOUT_CSTAT_NOC, "mout_clkcmu_cstat_noc",
	    mout_clkcmu_cstat_noc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_CSTAT_NOC, 0, 3),
	MUX(CLKCMU_MOUT_CSTAT_BYRP, "mout_clkcmu_cstat_byrp",
	    mout_clkcmu_cstat_byrp_p, CMU_TOP_CLK_CON_MUX_CLKCMU_CSTAT_BYRP, 0, 3),
	MUX(CLKCMU_MOUT_DPU_NOC, "mout_clkcmu_dpu_noc",
	    mout_clkcmu_dpu_noc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_DPU_NOC, 0, 3),
	MUX(CLKCMU_MOUT_G3DCORE_SWITCH, "mout_clkcmu_g3dcore_switch",
	    mout_clkcmu_g3dcore_switch_p, CMU_TOP_CLK_CON_MUX_CLKCMU_G3DCORE_SWITCH, 0, 3),
	MUX(CLKCMU_MOUT_M2M_NOC, "mout_clkcmu_m2m_noc",
	    mout_clkcmu_m2m_noc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_NOC, 0, 3),
	MUX(CLKCMU_MOUT_M2M_JPEG, "mout_clkcmu_m2m_jpeg",
	    mout_clkcmu_m2m_jpeg_p, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_JPEG, 0, 3),
	MUX(CLKCMU_MOUT_M2M_GDC, "mout_clkcmu_m2m_gdc",
	    mout_clkcmu_m2m_gdc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_GDC, 0, 3),
	MUX(CLKCMU_MOUT_MIF1_NOCP, "mout_clkcmu_mif1_nocp",
	    mout_clkcmu_mif1_nocp_p, CMU_TOP_CLK_CON_MUX_CLKCMU_MIF1_NOCP, 0, 3),
	MUX(CLKCMU_MOUT_MFC_NOC, "mout_clkcmu_mfc_noc",
	    mout_clkcmu_mfc_noc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_MFC_NOC, 0, 3),
	MUX(CLKCMU_MOUT_MIF0_NOCP, "mout_clkcmu_mif0_nocp",
	    mout_clkcmu_mif0_nocp_p, CMU_TOP_CLK_CON_MUX_CLKCMU_MIF0_NOCP, 0, 3),
	MUX(CLKCMU_MOUT_NOCL0_NOC, "mout_clkcmu_nocl0_noc",
	    mout_clkcmu_nocl0_noc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL0_NOC, 0, 3),
	MUX(CLKCMU_MOUT_NOCL1A_NOC, "mout_clkcmu_nocl1a_noc",
	    mout_clkcmu_nocl1a_noc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL1A_NOC, 0, 3),
	MUX(CLKCMU_MOUT_RGBP_NOC, "mout_clkcmu_rgbp_noc",
	    mout_clkcmu_rgbp_noc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_RGBP_NOC, 0, 3),
	MUX(CLKCMU_MOUT_YUVP_NOC, "mout_clkcmu_yuvp_noc",
	    mout_clkcmu_yuvp_noc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_YUVP_NOC, 0, 3),
	MUX(CLKCMU_MOUT_ALIVE_NOC, "mout_clkcmu_alive_noc",
	    mout_clkcmu_alive_noc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_ALIVE_NOC, 0, 1),
	MUX(CLKCMU_MOUT_CSIS_DCPHY, "mout_clkcmu_csis_dcphy",
	    mout_clkcmu_csis_dcphy_p, CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_DCPHY, 0, 3),
	MUX(CLKCMU_MOUT_CSIS_OIS, "mout_clkcmu_csis_ois",
	    mout_clkcmu_csis_ois_p, CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_OIS, 0, 3),
	MUX(CLKCMU_MOUT_ICPU_NOCD_0, "mout_clkcmu_icpu_nocd_0",
	    mout_clkcmu_icpu_nocd_0_p, CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOCD_0, 0, 3),
	MUX(CLKCMU_MOUT_ICPU_NOCD_1, "mout_clkcmu_icpu_nocd_1",
	    mout_clkcmu_icpu_nocd_1_p, CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOCD_1, 0, 3),
	MUX(CLKCMU_MOUT_GNPU0_NOC, "mout_clkcmu_gnpu0_noc",
	    mout_clkcmu_gnpu0_noc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU0_NOC, 0, 3),
	MUX(CLKCMU_MOUT_GNPU0_XMAA, "mout_clkcmu_gnpu0_xmaa",
	    mout_clkcmu_gnpu0_xmaa_p, CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU0_XMAA, 0, 3),
	MUX(CLKCMU_MOUT_SDMA_NOC, "mout_clkcmu_sdma_noc",
	    mout_clkcmu_sdma_noc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_SDMA_NOC, 0, 3),
	MUX(CLKCMU_MOUT_DNC_HTU, "mout_clkcmu_dnc_htu",
	    mout_clkcmu_dnc_htu_p, CMU_TOP_CLK_CON_MUX_CLKCMU_DNC_HTU, 0, 3),
	MUX(CLKCMU_MOUT_DNC_NOC, "mout_clkcmu_dnc_noc",
	    mout_clkcmu_dnc_noc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_DNC_NOC, 0, 3),
	MUX(CLKCMU_MOUT_PSP_NOC, "mout_clkcmu_psp_noc",
	    mout_clkcmu_psp_noc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_PSP_NOC, 0, 3),
	MUX(CLKCMU_MOUT_G3D_NOCP, "mout_clkcmu_g3d_nocp",
	    mout_clkcmu_g3d_nocp_p, CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_NOCP, 0, 3),
	MUX(CLKCMU_MOUT_USI_NOC, "mout_clkcmu_usi_noc",
	    mout_clkcmu_usi_noc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_USI_NOC, 0, 3),
	MUX(CLKCMU_MOUT_USI_IP, "mout_clkcmu_usi_ip",
	    mout_clkcmu_usi_ip_p, CMU_TOP_CLK_CON_MUX_CLKCMU_USI_IP, 0, 1),
	MUX(CLKCMU_MOUT_CPUCL0_DBG_NOC, "mout_clkcmu_cpucl0_dbg_noc",
	    mout_clkcmu_cpucl0_dbg_noc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_DBG_NOC, 0, 3),
	MUX(CLKCMU_MOUT_BOOST_RCO, "mout_clkcmu_boost_rco",
	    mout_clkcmu_boost_rco_p, CMU_TOP_CLK_CON_MUX_CLKCMU_BOOST_RCO, 0, 1),
	MUX(CLKCMU_MOUT_MIF0_SWITCH, "mout_clkcmu_mif0_switch",
	    mout_clkcmu_mif0_switch_p, CMU_TOP_CLK_CON_MUX_CLKCMU_MIF0_SWITCH, 0, 2),
	MUX(CLKCMU_MOUT_MIF1_SWITCH, "mout_clkcmu_mif1_switch",
	    mout_clkcmu_mif1_switch_p, CMU_TOP_CLK_CON_MUX_CLKCMU_MIF1_SWITCH, 0, 2),
	MUX(CLKCMU_MOUT_NOCL1B_NOC, "mout_clkcmu_nocl1b_noc",
	    mout_clkcmu_nocl1b_noc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL1B_NOC, 0, 3),
	MUX(CLKCMU_MOUT_CPUCL2_SWITCH, "mout_clkcmu_cpucl2_switch",
	    mout_clkcmu_cpucl2_switch_p, CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL2_SWITCH, 0, 3),
	MUX(CLKCMU_MOUT_CMU_BOOST_MIF1, "mout_clkcmu_cmu_boost_mif1",
	    mout_clkcmu_cmu_boost_mif1_p, CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_MIF1, 0, 1),
	MUX(CLKCMU_MOUT_CSTAT_MCSC, "mout_clkcmu_cstat_mcsc",
	    mout_clkcmu_cstat_mcsc_p, CMU_TOP_CLK_CON_MUX_CLKCMU_CSTAT_MCSC, 0, 3),
	MUX(CLKCMU_MOUT_G3D_HTU, "mout_clkcmu_g3d_htu",
	    mout_clkcmu_g3d_htu_p, CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_HTU, 0, 3),
};

static const struct samsung_div_clock top_div_clks[] __initconst = {
	DIV(CLKCMU_DOUT_PERIC_NOC, "dout_clkcmu_peric_noc",
	    "mout_clkcmu_peric_noc", CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC_NOC,
	    0, 4),
	DIV(CLKCMU_DOUT_PERIC_MMC_CARD, "dout_clkcmu_peric_mmc_card",
	    "mout_clkcmu_peric_mmc_card", CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC_MMC_CARD,
	    0, 10),
	DIV(CLKCMU_DOUT_PERIC_IP, "dout_clkcmu_peric_ip",
	    "mout_clkcmu_peric_ip", CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC_IP,
	    0, 4),
	DIV(CLKCMU_DOUT_PERIS_GIC, "dout_clkcmu_peris_gic",
	    "mout_clkcmu_peris_gic", CMU_TOP_CLK_CON_DIV_CLKCMU_PERIS_GIC,
	    0, 4),
	DIV(CLKCMU_DOUT_PERIS_NOC, "dout_clkcmu_peris_noc",
	    "mout_clkcmu_peris_noc", CMU_TOP_CLK_CON_DIV_CLKCMU_PERIS_NOC,
	    0, 4),
	DIV(CLKCMU_DOUT_HSI_NOC, "dout_clkcmu_hsi_noc",
	    "mout_clkcmu_hsi_noc", CMU_TOP_CLK_CON_DIV_CLKCMU_HSI_NOC,
	    0, 4),
	DIV(CLKCMU_DOUT_HSI_UFS_EMBD, "dout_clkcmu_hsi_ufs_embd",
	    "mout_clkcmu_hsi_ufs_embd", CMU_TOP_CLK_CON_DIV_CLKCMU_HSI_UFS_EMBD,
	    0, 4),
	DIV(CLKCMU_DOUT_USB_NOC, "dout_clkcmu_usb_noc",
	    "mout_clkcmu_usb_noc", CMU_TOP_CLK_CON_DIV_CLKCMU_USB_NOC,
	    0, 4),
	DIV(CLKCMU_DOUT_USB_USB20DRD, "dout_clkcmu_usb_usb20drd",
	    "mout_clkcmu_usb_usb20drd", CMU_TOP_CLK_CON_DIV_CLKCMU_USB_USB20DRD,
	    0, 5),
	DIV(CLKCMU_DOUT_AUD_CPU, "dout_clkcmu_aud_cpu",
	    "mout_clkcmu_aud_cpu", CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_CPU, 0, 4),
	DIV(CLKCMU_DOUT_AUD_NOC, "dout_clkcmu_aud_noc",
	    "mout_clkcmu_aud_noc", CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_NOC, 0, 4),
	DIV(CLKCMU_DOUT_CPUCL0_SWITCH, "dout_clkcmu_cpucl0_switch",
	    "mout_clkcmu_cpucl0_switch", CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH, 0, 4),
	DIV(CLKCMU_DOUT_CPUCL0_NOCP, "dout_clkcmu_cpucl0_nocp",
	    "mout_clkcmu_cpucl0_nocp", CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_NOCP, 0, 4),
	DIV(CLKCMU_DOUT_DSU_SWITCH, "dout_clkcmu_dsu_switch",
	    "mout_clkcmu_dsu_switch", CMU_TOP_CLK_CON_DIV_CLKCMU_DSU_SWITCH, 0, 4),
	DIV(CLKCMU_DOUT_CPUCL1_SWITCH, "dout_clkcmu_cpucl1_switch",
	    "mout_clkcmu_cpucl1_switch", CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH, 0, 4),
	DIV(CLKCMU_DOUT_CIS_CLK0, "dout_clkcmu_cis_clk0",
	    "mout_clkcmu_cis_clk0", CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK0, 0, 5),
	DIV(CLKCMU_DOUT_CIS_CLK1, "dout_clkcmu_cis_clk1",
	    "mout_clkcmu_cis_clk1", CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK1, 0, 5),
	DIV(CLKCMU_DOUT_CIS_CLK2, "dout_clkcmu_cis_clk2",
	    "mout_clkcmu_cis_clk2", CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK2, 0, 5),
	DIV(CLKCMU_DOUT_CIS_CLK3, "dout_clkcmu_cis_clk3",
	    "mout_clkcmu_cis_clk3", CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK3, 0, 5),
	DIV(CLKCMU_DOUT_CIS_CLK4, "dout_clkcmu_cis_clk4",
	    "mout_clkcmu_cis_clk4", CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK4, 0, 5),
	DIV(CLKCMU_DOUT_CMU_BOOST_TOP, "dout_clkcmu_cmu_boost_top",
	    "mout_clkcmu_cmu_boost_top", CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_TOP, 0, 4),
	DIV(CLKCMU_DOUT_CMU_BOOST, "dout_clkcmu_cmu_boost",
	    "mout_clkcmu_cmu_boost", CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST, 0, 4),
	DIV(CLKCMU_DOUT_CMU_BOOST_CPU, "dout_clkcmu_cmu_boost_cpu",
	    "mout_clkcmu_cmu_boost_cpu", CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_CPU, 0, 4),
	DIV(CLKCMU_DOUT_CMU_BOOST_MIF0, "dout_clkcmu_cmu_boost_mif0",
	    "mout_clkcmu_cmu_boost_mif0", CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_MIF0, 0, 4),
	DIV(CLKCMU_DOUT_CSIS_NOC, "dout_clkcmu_csis_noc",
	    "mout_clkcmu_csis_noc", CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_NOC, 0, 4),
	DIV(CLKCMU_DOUT_CSTAT_NOC, "dout_clkcmu_cstat_noc",
	    "mout_clkcmu_cstat_noc", CMU_TOP_CLK_CON_DIV_CLKCMU_CSTAT_NOC, 0, 4),
	DIV(CLKCMU_DOUT_CSTAT_BYRP, "dout_clkcmu_cstat_byrp",
	    "mout_clkcmu_cstat_byrp", CMU_TOP_CLK_CON_DIV_CLKCMU_CSTAT_BYRP, 0, 4),
	DIV(CLKCMU_DOUT_DPU_NOC, "dout_clkcmu_dpu_noc",
	    "mout_clkcmu_dpu_noc", CMU_TOP_CLK_CON_DIV_CLKCMU_DPU_NOC, 0, 4),
	DIV(CLKCMU_DOUT_G3DCORE_SWITCH, "dout_clkcmu_g3dcore_switch",
	    "mout_clkcmu_g3dcore_switch", CMU_TOP_CLK_CON_DIV_CLKCMU_G3DCORE_SWITCH, 0, 4),
	DIV(CLKCMU_DOUT_M2M_NOC, "dout_clkcmu_m2m_noc",
	    "mout_clkcmu_m2m_noc", CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_NOC, 0, 4),
	DIV(CLKCMU_DOUT_M2M_JPEG, "dout_clkcmu_m2m_jpeg",
	    "mout_clkcmu_m2m_jpeg", CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_JPEG, 0, 4),
	DIV(CLKCMU_DOUT_M2M_GDC, "dout_clkcmu_m2m_gdc",
	    "mout_clkcmu_m2m_gdc", CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_GDC, 0, 4),
	DIV(CLKCMU_DOUT_MIF1_NOCP, "dout_clkcmu_mif1_nocp",
	    "mout_clkcmu_mif1_nocp", CMU_TOP_CLK_CON_DIV_CLKCMU_MIF1_NOCP, 0, 4),
	DIV(CLKCMU_DOUT_MFC_NOC, "dout_clkcmu_mfc_noc",
	    "mout_clkcmu_mfc_noc", CMU_TOP_CLK_CON_DIV_CLKCMU_MFC_NOC, 0, 4),
	DIV(CLKCMU_DOUT_MIF0_NOCP, "dout_clkcmu_mif0_nocp",
	    "mout_clkcmu_mif0_nocp", CMU_TOP_CLK_CON_DIV_CLKCMU_MIF0_NOCP, 0, 4),
	DIV(CLKCMU_DOUT_NOCL0_NOC, "dout_clkcmu_nocl0_noc",
	    "mout_clkcmu_nocl0_noc", CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL0_NOC, 0, 4),
	DIV(CLKCMU_DOUT_NOCL1A_NOC, "dout_clkcmu_nocl1a_noc",
	    "mout_clkcmu_nocl1a_noc", CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL1A_NOC, 0, 4),
	DIV(CLKCMU_DOUT_RGBP_NOC, "dout_clkcmu_rgbp_noc",
	    "mout_clkcmu_rgbp_noc", CMU_TOP_CLK_CON_DIV_CLKCMU_RGBP_NOC, 0, 4),
	DIV(CLKCMU_DOUT_YUVP_NOC, "dout_clkcmu_yuvp_noc",
	    "mout_clkcmu_yuvp_noc", CMU_TOP_CLK_CON_DIV_CLKCMU_YUVP_NOC, 0, 4),
	DIV(CLKCMU_DOUT_ALIVE_NOC, "dout_clkcmu_alive_noc",
	    "mout_clkcmu_alive_noc", CMU_TOP_CLK_CON_DIV_CLKCMU_ALIVE_NOC, 0, 4),
	DIV(CLKCMU_DOUT_CSIS_DCPHY, "dout_clkcmu_csis_dcphy",
	    "mout_clkcmu_csis_dcphy", CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_DCPHY, 0, 4),
	DIV(CLKCMU_DOUT_CSIS_OIS, "dout_clkcmu_csis_ois",
	    "mout_clkcmu_csis_ois", CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_OIS, 0, 4),
	DIV(CLKCMU_DOUT_ICPU_NOCD_0, "dout_clkcmu_icpu_nocd_0",
	    "mout_clkcmu_icpu_nocd_0", CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOCD_0, 0, 4),
	DIV(CLKCMU_DOUT_ICPU_NOCD_1, "dout_clkcmu_icpu_nocd_1",
	    "mout_clkcmu_icpu_nocd_1", CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOCD_1, 0, 4),
	DIV(CLKCMU_DOUT_GNPU0_NOC, "dout_clkcmu_gnpu0_noc",
	    "mout_clkcmu_gnpu0_noc", CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU0_NOC, 0, 4),
	DIV(CLKCMU_DOUT_GNPU0_XMAA, "dout_clkcmu_gnpu0_xmaa",
	    "mout_clkcmu_gnpu0_xmaa", CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU0_XMAA, 0, 4),
	DIV(CLKCMU_DOUT_SDMA_NOC, "dout_clkcmu_sdma_noc",
	    "mout_clkcmu_sdma_noc", CMU_TOP_CLK_CON_DIV_CLKCMU_SDMA_NOC, 0, 4),
	DIV(CLKCMU_DOUT_DNC_HTU, "dout_clkcmu_dnc_htu",
	    "mout_clkcmu_dnc_htu", CMU_TOP_CLK_CON_DIV_CLKCMU_DNC_HTU, 0, 4),
	DIV(CLKCMU_DOUT_DNC_NOC, "dout_clkcmu_dnc_noc",
	    "mout_clkcmu_dnc_noc", CMU_TOP_CLK_CON_DIV_CLKCMU_DNC_NOC, 0, 4),
	DIV(CLKCMU_DOUT_PSP_NOC, "dout_clkcmu_psp_noc",
	    "mout_clkcmu_psp_noc", CMU_TOP_CLK_CON_DIV_CLKCMU_PSP_NOC, 0, 4),
	DIV(CLKCMU_DOUT_G3D_NOCP, "dout_clkcmu_g3d_nocp",
	    "mout_clkcmu_g3d_nocp", CMU_TOP_CLK_CON_DIV_CLKCMU_G3D_NOCP, 0, 4),
	DIV(CLKCMU_DOUT_USI_NOC, "dout_clkcmu_usi_noc",
	    "mout_clkcmu_usi_noc", CMU_TOP_CLK_CON_DIV_CLKCMU_USI_NOC, 0, 4),
	DIV(CLKCMU_DOUT_USI_IP, "dout_clkcmu_usi_ip",
	    "mout_clkcmu_usi_ip", CMU_TOP_CLK_CON_DIV_CLKCMU_USI_IP, 0, 4),
	DIV(CLKCMU_DOUT_CPUCL0_DBG_NOC, "dout_clkcmu_cpucl0_dbg_noc",
	    "mout_clkcmu_cpucl0_dbg_noc", CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_DBG_NOC, 0, 4),
	DIV(CLKCMU_DOUT_NOCL1B_NOC, "dout_clkcmu_nocl1b_noc",
	    "mout_clkcmu_nocl1b_noc", CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL1B_NOC, 0, 4),
	DIV(CLKCMU_DOUT_CPUCL2_SWITCH, "dout_clkcmu_cpucl2_switch",
	    "mout_clkcmu_cpucl2_switch", CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH, 0, 4),
	DIV(CLKCMU_DOUT_CMU_BOOST_MIF1, "dout_clkcmu_cmu_boost_mif1",
	    "mout_clkcmu_cmu_boost_mif1", CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_MIF1, 0, 4),
	DIV(CLKCMU_DOUT_CSTAT_MCSC, "dout_clkcmu_cstat_mcsc",
	    "mout_clkcmu_cstat_mcsc", CMU_TOP_CLK_CON_DIV_CLKCMU_CSTAT_MCSC, 0, 4),
	DIV(CLKCMU_DOUT_G3D_HTU, "dout_clkcmu_g3d_htu",
	    "mout_clkcmu_g3d_htu", CMU_TOP_CLK_CON_DIV_CLKCMU_G3D_HTU, 0, 4),
};

static const struct samsung_fixed_factor_clock top_fixed_factor_clks[] __initconst = {
	FFACTOR(DOUT_SHARED0_DIV1, "dout_shared0_div1",
		"mout_shared0_pll", 1, 1, 0),
	FFACTOR(DOUT_SHARED0_DIV2, "dout_shared0_div2",
		"mout_shared0_pll", 1, 2, 0),
	FFACTOR(DOUT_SHARED0_DIV3, "dout_shared0_div3",
		"mout_shared0_pll", 1, 3, 0),
	FFACTOR(DOUT_SHARED0_DIV4, "dout_shared0_div4",
		"mout_shared0_pll", 1, 4, 0),
	FFACTOR(DOUT_SHARED1_DIV1, "dout_shared1_div1",
		"mout_shared1_pll", 1, 1, 0),
	FFACTOR(DOUT_SHARED1_DIV2, "dout_shared1_div2",
		"mout_shared1_pll", 1, 2, 0),
	FFACTOR(DOUT_SHARED1_DIV3, "dout_shared1_div3",
		"mout_shared1_pll", 1, 3, 0),
	FFACTOR(DOUT_SHARED1_DIV4, "dout_shared1_div4",
		"mout_shared1_pll", 1, 4, 0),
	FFACTOR(DOUT_SHARED2_DIV1, "dout_shared2_div1",
		"mout_shared2_pll", 1, 1, 0),
	FFACTOR(DOUT_SHARED2_DIV2, "dout_shared2_div2",
		"mout_shared2_pll", 1, 2, 0),
	FFACTOR(DOUT_SHARED2_DIV3, "dout_shared2_div3",
		"mout_shared2_pll", 1, 3, 0),
	FFACTOR(DOUT_SHARED2_DIV4, "dout_shared2_div4",
		"mout_shared2_pll", 1, 4, 0),
	FFACTOR(DOUT_SHARED3_DIV1, "dout_shared3_div1",
		"mout_shared3_pll", 1, 1, 0),
	FFACTOR(DOUT_SHARED3_DIV2, "dout_shared3_div2",
		"mout_shared3_pll", 1, 2, 0),
	FFACTOR(DOUT_SHARED3_DIV3, "dout_shared3_div3",
		"mout_shared3_pll", 1, 3, 0),
	FFACTOR(DOUT_SHARED3_DIV4, "dout_shared3_div4",
		"mout_shared3_pll", 1, 4, 0),
	FFACTOR(DOUT_SHARED4_DIV1, "dout_shared4_div1",
		"mout_shared4_pll", 1, 1, 0),
	FFACTOR(DOUT_SHARED4_DIV2, "dout_shared4_div2",
		"mout_shared4_pll", 1, 2, 0),
	FFACTOR(DOUT_SHARED4_DIV3, "dout_shared4_div3",
		"mout_shared4_pll", 1, 3, 0),
	FFACTOR(DOUT_SHARED4_DIV4, "dout_shared4_div4",
		"mout_shared4_pll", 1, 4, 0),
	FFACTOR(FOUT_MMC_PLL_DIV1, "fout_mmc_pll_div1",
		"mout_mmc_pll", 1, 1, 0),
	FFACTOR(FOUT_MMC_PLL_DIV2, "fout_mmc_pll_div2",
		"mout_mmc_pll", 1, 2, 0),
	FFACTOR(FOUT_MMC_PLL_CLKOUT_DIV2, "fout_mmc_pll_clkout_div2",
		"mout_mmc_pll", 1, 2, 0),
	FFACTOR(FOUT_MMC_PLL_DIV3, "fout_mmc_pll_div3",
		"mout_mmc_pll", 1, 3, 0),
	FFACTOR(FOUT_MMC_PLL_DIV4, "fout_mmc_pll_div4",
		"mout_mmc_pll", 1, 4, 0),
	FFACTOR(FOUT_MIF_SWITCH_PLL_DIV1, "fout_mif_switch_pll_div1",
		"mout_mif_switch_pll", 1, 1, 0),
	FFACTOR(FOUT_MIF_SWITCH_PLL_DIV2, "fout_mif_switch_pll_div2",
		"mout_mif_switch_pll", 1, 2, 0),
	FFACTOR(FOUT_MIF_SWITCH_PLL_DIV3, "fout_mif_switch_pll_div3",
		"mout_mif_switch_pll", 1, 3, 0),
	FFACTOR(FOUT_MIF_SWITCH_PLL_DIV4, "fout_mif_switch_pll_div4",
		"mout_mif_switch_pll", 1, 4, 0),
};

static const struct samsung_fixed_rate_clock top_fixed_rate_clks[] __initconst = {
	FRATE(0, "oscclk_usb_link", NULL, 0, 19200000),
};

static const struct samsung_cmu_info top_cmu_info __initconst = {
	.pll_clks		= top_pll_clks,
	.nr_pll_clks		= ARRAY_SIZE(top_pll_clks),
	.mux_clks               = top_mux_clks,
	.nr_mux_clks            = ARRAY_SIZE(top_mux_clks),
	.div_clks               = top_div_clks,
	.nr_div_clks            = ARRAY_SIZE(top_div_clks),
	.fixed_factor_clks	= top_fixed_factor_clks,
	.nr_fixed_factor_clks	= ARRAY_SIZE(top_fixed_factor_clks),
	.fixed_clks             = top_fixed_rate_clks,
	.nr_fixed_clks          = ARRAY_SIZE(top_fixed_rate_clks),
	.nr_clk_ids             = CLKS_NR_TOP,
	.clk_regs               = top_clk_regs,
	.nr_clk_regs            = ARRAY_SIZE(top_clk_regs),
	.auto_clock_gate        = true,
	.gate_dbg_offset        = EXYNOS8855_TOP_GATE_DBG_OFFSET,
	.option_offset          = CMU_TOP_CONTROLLER_OPTION0_CMU_CTRL,
};

static void __init exynos8855_cmu_top_init(struct device_node *np)
{
	exynos_arm64_register_cmu(NULL, np, &top_cmu_info);
}

/* Register CMU_TOP early, as it's a dependency for other early domains */
CLK_OF_DECLARE(exynos8855_cmu_top, "samsung,exynos8855-cmu-top",
	       exynos8855_cmu_top_init);

/* ---- CMU_PERIC --------------------------------------------------------- */

/* Register Offset definitions for CMU_PERIC (0x15400000) */
#define CMU_PERIC_PLL_CON0_MUX_CLKCMU_PERIC_IP_USER            0x600
#define CMU_PERIC_PLL_CON0_MUX_CLKCMU_PERIC_MMC_CARD_USER      0x610
#define CMU_PERIC_PLL_CON0_MUX_CLKCMU_PERIC_NOC_USER           0x620
#define CMU_PERIC_CLK_CON_MUX_CLK_PERIC_I2C                    0x1000
#define CMU_PERIC_CLK_CON_MUX_CLK_PERIC_UART_DBG               0x1004
#define CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI00                  0x1008
#define CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI01                  0x100c
#define CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI02                  0x1010
#define CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI03                  0x1014
#define CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI04                  0x1018
#define CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI09_USI_OIS          0x101c
#define CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI10_USI_OIS          0x1020
#define CMU_PERIC_CLK_CON_DIV_CLK_PERIC_NOCP                   0x1800
#define CMU_PERIC_CLK_CON_DIV_CLK_PERIC_UART_DBG               0x1804
#define CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI00_USI              0x1808
#define CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI01_USI              0x180c
#define CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI02_USI              0x1810
#define CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI03_USI              0x1814
#define CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI04_USI              0x1818
#define CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI09_USI_OIS          0x181c
#define CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI10_USI_OIS          0x1820
#define CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI_I2C                0x1824
#define CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_CMU_PERIC_IPCLKPORT_PCLK    0x2004
#define CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_SYSREG_PERIC_IPCLKPORT_PCLK 0x2060
#define CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_UART_DBG_IPCLKPORT_PCLK     0x2064
#define CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI00_USI_IPCLKPORT_PCLK    0x206c
#define CMU_PERIC_CONTROLLER_OPTION0_CMU_CTRL                  0x800

static const unsigned long peric_clk_regs[] __initconst = {
	CMU_PERIC_PLL_CON0_MUX_CLKCMU_PERIC_IP_USER,
	CMU_PERIC_PLL_CON0_MUX_CLKCMU_PERIC_MMC_CARD_USER,
	CMU_PERIC_PLL_CON0_MUX_CLKCMU_PERIC_NOC_USER,
	CMU_PERIC_CLK_CON_MUX_CLK_PERIC_I2C,
	CMU_PERIC_CLK_CON_MUX_CLK_PERIC_UART_DBG,
	CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI00,
	CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI01,
	CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI02,
	CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI03,
	CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI04,
	CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI09_USI_OIS,
	CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI10_USI_OIS,
	CMU_PERIC_CLK_CON_DIV_CLK_PERIC_NOCP,
	CMU_PERIC_CLK_CON_DIV_CLK_PERIC_UART_DBG,
	CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI00_USI,
	CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI01_USI,
	CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI02_USI,
	CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI03_USI,
	CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI04_USI,
	CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI09_USI_OIS,
	CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI10_USI_OIS,
	CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI_I2C,
	CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_CMU_PERIC_IPCLKPORT_PCLK,
	CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_SYSREG_PERIC_IPCLKPORT_PCLK,
	CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_UART_DBG_IPCLKPORT_PCLK,
	CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI00_USI_IPCLKPORT_PCLK,
	CMU_PERIC_CONTROLLER_OPTION0_CMU_CTRL,
};

/* List of parent clocks for Muxes in CMU_PERIC */
PNAME(mout_clkcmu_peric_ip_user_p) = { "oscclk", "dout_clkcmu_peric_ip" };
PNAME(mout_clkcmu_peric_mmc_card_user_p) = { "oscclk", "dout_clkcmu_peric_mmc_card" };
PNAME(mout_clkcmu_peric_noc_user_p) = { "oscclk", "dout_clkcmu_peric_noc" };
PNAME(mout_clkcmu_peric_i2c_p) = { "oscclk", "mout_clkcmu_peric_ip_user" };
PNAME(mout_clkcmu_peric_uart_dbg_p) = { "oscclk", "mout_clkcmu_peric_ip_user" };
PNAME(mout_clkcmu_peric_usi0n_p) = { "oscclk", "mout_clkcmu_peric_ip_user" };
PNAME(mout_clkcmu_peric_usi09_usi_ois_p) = { "oscclk", "mout_clkcmu_peric_ip_user" };
PNAME(mout_clkcmu_peric_usi10_usi_ois_p) = { "oscclk", "mout_clkcmu_peric_ip_user" };

static const struct samsung_mux_clock peric_mux_clks[] __initconst = {
	MUX(CLK_MOUT_PERIC_IP_USER, "mout_clkcmu_peric_ip_user",
	    mout_clkcmu_peric_ip_user_p, CMU_PERIC_PLL_CON0_MUX_CLKCMU_PERIC_IP_USER, 4, 1),
	MUX(CLK_MOUT_PERIC_MMC_CARD_USER, "mout_clkcmu_peric_mmc_card_user",
	    mout_clkcmu_peric_mmc_card_user_p, CMU_PERIC_PLL_CON0_MUX_CLKCMU_PERIC_MMC_CARD_USER,
		4, 1),
	MUX(CLK_MOUT_PERIC_NOC_USER, "mout_clkcmu_peric_noc_user",
	    mout_clkcmu_peric_noc_user_p, CMU_PERIC_PLL_CON0_MUX_CLKCMU_PERIC_NOC_USER, 4, 1),
	MUX(CLK_MOUT_PERIC_I2C, "mout_clkcmu_peric_i2c",
	    mout_clkcmu_peric_i2c_p, CMU_PERIC_CLK_CON_MUX_CLK_PERIC_I2C, 0, 1),
	MUX(CLK_MOUT_PERIC_UART_DBG, "mout_clkcmu_peric_uart_dbg",
	    mout_clkcmu_peric_uart_dbg_p, CMU_PERIC_CLK_CON_MUX_CLK_PERIC_UART_DBG, 0, 1),
	MUX(CLK_MOUT_PERIC_USI00, "mout_clkcmu_peric_usi00",
	    mout_clkcmu_peric_usi0n_p, CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI00, 0, 1),
	MUX(CLK_MOUT_PERIC_USI01, "mout_clkcmu_peric_usi01",
	    mout_clkcmu_peric_usi0n_p, CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI01, 0, 1),
	MUX(CLK_MOUT_PERIC_USI02, "mout_clkcmu_peric_usi02",
	    mout_clkcmu_peric_usi0n_p, CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI02, 0, 1),
	MUX(CLK_MOUT_PERIC_USI03, "mout_clkcmu_peric_usi03",
	    mout_clkcmu_peric_usi0n_p, CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI03, 0, 1),
	MUX(CLK_MOUT_PERIC_USI04, "mout_clkcmu_peric_usi04",
	    mout_clkcmu_peric_usi0n_p, CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI04, 0, 1),
	MUX(CLK_MOUT_PERIC_USI09_USI_OIS, "mout_clkcmu_peric_usi09_usi_ois",
	    mout_clkcmu_peric_usi09_usi_ois_p, CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI09_USI_OIS, 0, 1),
	MUX(CLK_MOUT_PERIC_USI10_USI_OIS, "mout_clkcmu_peric_usi10_usi_ois",
	    mout_clkcmu_peric_usi10_usi_ois_p, CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI10_USI_OIS, 0, 1),
};

static const struct samsung_div_clock peric_div_clks[] __initconst = {
	DIV(CLK_DOUT_PERIC_NOCP, "dout_clkcmu_peric_nocp",
	    "mout_clkcmu_peric_noc_user", CMU_PERIC_CLK_CON_DIV_CLK_PERIC_NOCP,
	    0, 4),
	DIV(CLK_DOUT_PERIC_UART_DBG, "dout_clkcmu_peric_uart_dbg",
	    "mout_clkcmu_peric_uart_dbg", CMU_PERIC_CLK_CON_DIV_CLK_PERIC_UART_DBG,
	    0, 4),
	DIV(CLK_DOUT_PERIC_USI00_USI, "dout_clkcmu_peric_usi00_usi",
	    "mout_clkcmu_peric_usi00", CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI00_USI,
	    0, 4),
	DIV(CLK_DOUT_PERIC_USI01_USI, "dout_clkcmu_peric_usi01_usi",
	    "mout_clkcmu_peric_usi01", CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI01_USI,
	    0, 4),
	DIV(CLK_DOUT_PERIC_USI02_USI, "dout_clkcmu_peric_usi02_usi",
	    "mout_clkcmu_peric_usi02", CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI02_USI,
	    0, 4),
	DIV(CLK_DOUT_PERIC_USI03_USI, "dout_clkcmu_peric_usi03_usi",
	    "mout_clkcmu_peric_usi03", CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI03_USI,
	    0, 4),
	DIV(CLK_DOUT_PERIC_USI04_USI, "dout_clkcmu_peric_usi04_usi",
	    "mout_clkcmu_peric_usi04", CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI04_USI,
	    0, 4),
	DIV(CLK_DOUT_PERIC_USI09_USI_OIS, "dout_clkcmu_peric_usi09_usi_ois",
	    "mout_clkcmu_peric_usi09_usi_ois", CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI09_USI_OIS,
	    0, 4),
	DIV(CLK_DOUT_PERIC_USI10_USI_OIS, "dout_clkcmu_peric_usi10_usi_ois",
	    "mout_clkcmu_peric_usi10_usi_ois", CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI10_USI_OIS,
	    0, 4),
	DIV(CLK_DOUT_PERIC_USI_I2C, "dout_clkcmu_peric_usi_i2c",
	    "mout_clkcmu_peric_i2c", CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI_I2C,
	    0, 4),
};

static const struct samsung_gate_clock peric_gate_clks[] __initconst = {
	/* System will hang if this critical clock is gated */
	GATE(CLK_GOUT_CMU_PERIC, "gout_cmu_peric",
	     "dout_clkcmu_peric_nocp",
	     CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_CMU_PERIC_IPCLKPORT_PCLK,
	     21, 0, 0),
	GATE(CLK_GOUT_SYSREG_PERIC, "gout_sysreg_peric",
	     "dout_clkcmu_peric_nocp",
	     CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_SYSREG_PERIC_IPCLKPORT_PCLK,
	     21, 0, 0),
	/* System will hang if this critical clock is gated */
	GATE(CLK_GOUT_UART_DBG_PERIC, "gout_uart_dbg_peric",
	     "dout_clkcmu_peric_uart_dbg",
	     CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_UART_DBG_IPCLKPORT_PCLK,
	     21, 0, 0),
	GATE(CLK_GOUT_USI_PERIC, "gout_usi_peric",
	     "dout_clkcmu_peric_nocp",
	     CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI00_USI_IPCLKPORT_PCLK,
	     21, 0, 0),
};

static const unsigned long dcrg_memclk_sysreg[] __initconst = {
	EXYNOS8855_DRCG_EN_OFFSET,
	EXYNOS8855_MEMCLK_OFFSET,
};

static const struct samsung_cmu_info peric_cmu_info __initconst = {
	.mux_clks               = peric_mux_clks,
	.nr_mux_clks            = ARRAY_SIZE(peric_mux_clks),
	.div_clks               = peric_div_clks,
	.nr_div_clks            = ARRAY_SIZE(peric_div_clks),
	.gate_clks              = peric_gate_clks,
	.nr_gate_clks           = ARRAY_SIZE(peric_gate_clks),
	.nr_clk_ids             = CLKS_NR_PERIC,
	.clk_regs               = peric_clk_regs,
	.nr_clk_regs            = ARRAY_SIZE(peric_clk_regs),
	.sysreg_clk_regs	= dcrg_memclk_sysreg,
	.nr_sysreg_clk_regs	= ARRAY_SIZE(dcrg_memclk_sysreg),
	.clk_name               = "bus",
	.auto_clock_gate        = true,
	.gate_dbg_offset        = EXYNOS8855_PERIC_GATE_DBG_OFFSET,
	.option_offset          = CMU_PERIC_CONTROLLER_OPTION0_CMU_CTRL,
	.drcg_offset            = EXYNOS8855_DRCG_EN_OFFSET,
	.memclk_offset          = EXYNOS8855_MEMCLK_OFFSET,
};

/* ---- CMU_PERIS --------------------------------------------------------- */

/* Register Offset definitions for CMU_PERIS (0x10030000) */
#define CMU_PERIS_PLL_CON0_MUX_CLKCMU_PERIS_NOC_USER           0x600
#define CMU_PERIS_CLK_CON_MUX_CLK_PERIS_GIC                    0x1000
#define CMU_PERIS_PLL_CON0_MUX_CLK_PERIS_GIC_USER              0x610
#define CMU_PERIS_CLK_CON_DIV_CLK_PERIS_NOCP                   0x1800
#define CMU_PERIS_CLK_CON_DIV_CLK_PERIS_OTP                    0x1804
#define CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK     0x201c
#define CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK  0x2040
#define CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK          0x2048
#define CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK          0x204c
#define CMU_PERIS_CONTROLLER_OPTION0_CMU_CTRL                  0x800

static const unsigned long peris_clk_regs[] __initconst = {
	CMU_PERIS_PLL_CON0_MUX_CLKCMU_PERIS_NOC_USER,
	CMU_PERIS_CLK_CON_MUX_CLK_PERIS_GIC,
	CMU_PERIS_PLL_CON0_MUX_CLK_PERIS_GIC_USER,
	CMU_PERIS_CLK_CON_DIV_CLK_PERIS_NOCP,
	CMU_PERIS_CLK_CON_DIV_CLK_PERIS_OTP,
	CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK,
	CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK,
	CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK,
	CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK,
	CMU_PERIS_CONTROLLER_OPTION0_CMU_CTRL,
};

/* List of parent clocks for Muxes in CMU_PERIS */
PNAME(mout_clkcmu_peris_noc_user_p) = { "oscclk", "dout_clkcmu_peris_noc" };
PNAME(mout_clk_peris_gic_p) = { "oscclk", "mout_clkcmu_peris_gic_user" };
PNAME(mout_clkcmu_peris_gic_user_p) = { "oscclk", "dout_clkcmu_peris_gic" };

static const struct samsung_mux_clock peris_mux_clks[] __initconst = {
	MUX(CLK_MOUT_PERIS_NOC_USER, "mout_clkcmu_peris_noc_user",
	    mout_clkcmu_peris_noc_user_p, CMU_PERIS_PLL_CON0_MUX_CLKCMU_PERIS_NOC_USER, 4, 1),
	MUX(CLK_MOUT_PERIS_GIC, "mout_clk_peris_gic",
	    mout_clk_peris_gic_p, CMU_PERIS_CLK_CON_MUX_CLK_PERIS_GIC, 0, 1),
	MUX(CLK_MOUT_PERIS_GIC_USER, "mout_clkcmu_peris_gic_user",
	    mout_clkcmu_peris_gic_user_p, CMU_PERIS_PLL_CON0_MUX_CLK_PERIS_GIC_USER, 4, 1),
};

static const struct samsung_div_clock peris_div_clks[] __initconst = {
	DIV(CLK_DOUT_PERIS_NOCP, "dout_clkcmu_peris_nocp",
	    "mout_clkcmu_peris_noc_user", CMU_PERIS_CLK_CON_DIV_CLK_PERIS_NOCP,
	    0, 4),
	DIV(CLK_DOUT_PERIS_OTP, "dout_clkcmu_peris_otp",
	    "oscclk", CMU_PERIS_CLK_CON_DIV_CLK_PERIS_OTP,
	    0, 4),
};

static const struct samsung_gate_clock peris_gate_clks[] __initconst = {
	/* System will hang if this critical clock is gated */
	GATE(CLK_GOUT_CMU_PERIS, "gout_cmu_peris",
	     "dout_clkcmu_peris_nocp",
	     CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK,
	     21, 0, 0),
	GATE(CLK_GOUT_SYSREG_PERIS, "gout_sysreg_peris",
	     "dout_clkcmu_peris_nocp",
	     CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK,
	     21, 0, 0),
	GATE(CLK_GOUT_WDT0_PERIS, "gout_wdt0_peris",
	     "dout_clkcmu_peris_nocp",
	     CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK,
	     21, 0, 0),
	GATE(CLK_GOUT_WDT1_PERIS, "gout_wdt1_peris",
	     "dout_clkcmu_peris_nocp",
	     CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK,
	     21, 0, 0),
};

static const unsigned long dcrg_sysreg[] __initconst = {
	EXYNOS8855_DRCG_EN_OFFSET,
};

static const struct samsung_cmu_info peris_cmu_info __initconst = {
	.mux_clks               = peris_mux_clks,
	.nr_mux_clks            = ARRAY_SIZE(peris_mux_clks),
	.div_clks               = peris_div_clks,
	.nr_div_clks            = ARRAY_SIZE(peris_div_clks),
	.gate_clks              = peris_gate_clks,
	.nr_gate_clks           = ARRAY_SIZE(peris_gate_clks),
	.nr_clk_ids             = CLKS_NR_PERIS,
	.clk_regs               = peris_clk_regs,
	.nr_clk_regs            = ARRAY_SIZE(peris_clk_regs),
	.sysreg_clk_regs	= dcrg_sysreg,
	.nr_sysreg_clk_regs	= ARRAY_SIZE(dcrg_sysreg),
	.clk_name               = "bus",
	.auto_clock_gate        = true,
	.gate_dbg_offset        = EXYNOS8855_PERIS_GATE_DBG_OFFSET,
	.option_offset          = CMU_PERIS_CONTROLLER_OPTION0_CMU_CTRL,
	.drcg_offset            = EXYNOS8855_DRCG_EN_OFFSET,
};

static int __init exynos8855_cmu_probe(struct platform_device *pdev)
{
	const struct samsung_cmu_info *info;
	struct device *dev = &pdev->dev;

	info = of_device_get_match_data(dev);
	exynos_arm64_register_cmu(dev, dev->of_node, info);

	return 0;
}

static const struct of_device_id exynos8855_cmu_of_match[] = {
	{
		.compatible = "samsung,exynos8855-cmu-peric",
		.data = &peric_cmu_info,
	}, {
		.compatible = "samsung,exynos8855-cmu-peris",
		.data = &peris_cmu_info,
	}, {
		.compatible = "samsung,exynos8855-cmu-top",
		.data = &top_cmu_info,
	},
	{ }
};

static struct platform_driver exynos8855_cmu_driver __refdata = {
	.driver = {
		.name = "exynos8855-cmu",
		.of_match_table = exynos8855_cmu_of_match,
		.suppress_bind_attrs = true,
	},
	.probe = exynos8855_cmu_probe,
};

static int __init exynos8855_cmu_init(void)
{
	return platform_driver_register(&exynos8855_cmu_driver);
}
core_initcall(exynos8855_cmu_init);
