--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6639541 paths analyzed, 335 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.062ns.
--------------------------------------------------------------------------------
Slack:                  1.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.021ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.618 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A1      net (fanout=9)        2.650   test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A       Tilo                  0.254   test/alu/Mmux_op1[7]_op1[7]_mux_40_OUT2
                                                       test/Mmux_M_alu_op151
    DSP48_X0Y9.B4        net (fanout=42)       1.636   test/M_alu_op1[4]
    DSP48_X0Y9.M5        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X1Y38.B6       net (fanout=1)        1.150   test/alu/n0189[5]
    SLICE_X1Y38.B        Tilo                  0.259   test/alu/Mmux_out66
                                                       test/alu/Mmux_out66
    SLICE_X12Y41.A6      net (fanout=2)        1.867   test/alu/Mmux_out67
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X6Y30.B2       net (fanout=18)       2.147   M_test_out[5]
    SLICE_X6Y30.B        Tilo                  0.235   test/N264
                                                       test/M_alu_out[7]_GND_3_o_equal_76_o<7>11
    SLICE_X6Y36.D4       net (fanout=2)        0.775   test/M_alu_out[7]_GND_3_o_equal_76_o<7>1
    SLICE_X6Y36.D        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In14
    SLICE_X6Y36.C4       net (fanout=1)        0.489   test/M_state_q_FSM_FFd4-In14
    SLICE_X6Y36.C        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In15
    SLICE_X11Y38.BX      net (fanout=3)        1.397   test/M_state_q_FSM_FFd4-In
    SLICE_X11Y38.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd4_3
                                                       test/M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     18.021ns (5.910ns logic, 12.111ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  1.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd3_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.021ns (Levels of Logic = 7)
  Clock Path Skew:      -0.001ns (0.623 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A1      net (fanout=9)        2.650   test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A       Tilo                  0.254   test/alu/Mmux_op1[7]_op1[7]_mux_40_OUT2
                                                       test/Mmux_M_alu_op151
    DSP48_X0Y9.B4        net (fanout=42)       1.636   test/M_alu_op1[4]
    DSP48_X0Y9.M5        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X1Y38.B6       net (fanout=1)        1.150   test/alu/n0189[5]
    SLICE_X1Y38.B        Tilo                  0.259   test/alu/Mmux_out66
                                                       test/alu/Mmux_out66
    SLICE_X12Y41.A6      net (fanout=2)        1.867   test/alu/Mmux_out67
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X9Y35.D3       net (fanout=18)       1.275   M_test_out[5]
    SLICE_X9Y35.D        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_alu_out[7]_GND_3_o_equal_165_o<7>21
    SLICE_X3Y36.B4       net (fanout=4)        1.008   test/M_alu_out[7]_GND_3_o_equal_165_o<7>2
    SLICE_X3Y36.B        Tilo                  0.259   test/M_state_q_FSM_FFd3-In5
                                                       test/M_state_q_FSM_FFd3-In5
    SLICE_X6Y36.B2       net (fanout=1)        1.191   test/M_state_q_FSM_FFd3-In5
    SLICE_X6Y36.B        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X11Y36.DX      net (fanout=4)        1.286   test/M_state_q_FSM_FFd3-In
    SLICE_X11Y36.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd3_4
                                                       test/M_state_q_FSM_FFd3_4
    -------------------------------------------------  ---------------------------
    Total                                     18.021ns (5.958ns logic, 12.063ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  2.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.956ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.618 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A1      net (fanout=9)        2.650   test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A       Tilo                  0.254   test/alu/Mmux_op1[7]_op1[7]_mux_40_OUT2
                                                       test/Mmux_M_alu_op151
    DSP48_X0Y9.B4        net (fanout=42)       1.636   test/M_alu_op1[4]
    DSP48_X0Y9.M5        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X1Y38.B6       net (fanout=1)        1.150   test/alu/n0189[5]
    SLICE_X1Y38.B        Tilo                  0.259   test/alu/Mmux_out66
                                                       test/alu/Mmux_out66
    SLICE_X12Y41.A6      net (fanout=2)        1.867   test/alu/Mmux_out67
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X6Y30.B2       net (fanout=18)       2.147   M_test_out[5]
    SLICE_X6Y30.B        Tilo                  0.235   test/N264
                                                       test/M_alu_out[7]_GND_3_o_equal_76_o<7>11
    SLICE_X6Y36.D4       net (fanout=2)        0.775   test/M_alu_out[7]_GND_3_o_equal_76_o<7>1
    SLICE_X6Y36.D        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In14
    SLICE_X6Y36.C4       net (fanout=1)        0.489   test/M_state_q_FSM_FFd4-In14
    SLICE_X6Y36.C        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In15
    SLICE_X11Y38.CX      net (fanout=3)        1.332   test/M_state_q_FSM_FFd4-In
    SLICE_X11Y38.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd4_3
                                                       test/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                     17.956ns (5.910ns logic, 12.046ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  2.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd5_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.882ns (Levels of Logic = 10)
  Clock Path Skew:      -0.025ns (0.313 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd5_1 to test/M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5_1
    SLICE_X11Y38.C1      net (fanout=13)       2.136   test/M_state_q_FSM_FFd5_1
    SLICE_X11Y38.C       Tilo                  0.259   test/M_state_q_FSM_FFd4_3
                                                       test/Mmux_M_alu_op141
    SLICE_X13Y49.B4      net (fanout=37)       2.739   test/M_alu_op1[3]
    SLICE_X13Y49.B       Tilo                  0.259   test/alu/Mmux_out38
                                                       test/alu/adder/GND_5_o_op1[6]_LessThan_46_o31
    SLICE_X12Y52.D1      net (fanout=4)        1.910   test/alu/GND_5_o_op1[6]_LessThan_46_o_mmx_out3
    SLICE_X12Y52.D       Tilo                  0.254   test/alu/adder/Mmux__n033915111
                                                       test/alu/adder/Mmux__n033915111
    SLICE_X12Y52.C6      net (fanout=2)        0.151   test/alu/adder/Mmux__n033915111
    SLICE_X12Y52.C       Tilo                  0.255   test/alu/adder/Mmux__n033915111
                                                       test/alu/adder/Mmux__n033915112_SW0
    SLICE_X14Y41.A4      net (fanout=1)        1.211   test/alu/N429
    SLICE_X14Y41.A       Tilo                  0.235   test/alu/N396
                                                       test/alu/Mmux_out68
    SLICE_X12Y41.B1      net (fanout=3)        0.932   test/alu/Mmux_out69
    SLICE_X12Y41.B       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out610_SW1
    SLICE_X12Y41.A2      net (fanout=2)        0.976   test/alu/N397
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X6Y30.B2       net (fanout=18)       2.147   M_test_out[5]
    SLICE_X6Y30.B        Tilo                  0.235   test/N264
                                                       test/M_alu_out[7]_GND_3_o_equal_76_o<7>11
    SLICE_X6Y36.D4       net (fanout=2)        0.775   test/M_alu_out[7]_GND_3_o_equal_76_o<7>1
    SLICE_X6Y36.D        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In14
    SLICE_X6Y36.C4       net (fanout=1)        0.489   test/M_state_q_FSM_FFd4-In14
    SLICE_X6Y36.C        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In15
    SLICE_X11Y38.BX      net (fanout=3)        1.397   test/M_state_q_FSM_FFd4-In
    SLICE_X11Y38.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd4_3
                                                       test/M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     17.882ns (3.019ns logic, 14.863ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  2.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd5_1 (FF)
  Destination:          test/M_state_q_FSM_FFd3_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.882ns (Levels of Logic = 10)
  Clock Path Skew:      -0.020ns (0.318 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd5_1 to test/M_state_q_FSM_FFd3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5_1
    SLICE_X11Y38.C1      net (fanout=13)       2.136   test/M_state_q_FSM_FFd5_1
    SLICE_X11Y38.C       Tilo                  0.259   test/M_state_q_FSM_FFd4_3
                                                       test/Mmux_M_alu_op141
    SLICE_X13Y49.B4      net (fanout=37)       2.739   test/M_alu_op1[3]
    SLICE_X13Y49.B       Tilo                  0.259   test/alu/Mmux_out38
                                                       test/alu/adder/GND_5_o_op1[6]_LessThan_46_o31
    SLICE_X12Y52.D1      net (fanout=4)        1.910   test/alu/GND_5_o_op1[6]_LessThan_46_o_mmx_out3
    SLICE_X12Y52.D       Tilo                  0.254   test/alu/adder/Mmux__n033915111
                                                       test/alu/adder/Mmux__n033915111
    SLICE_X12Y52.C6      net (fanout=2)        0.151   test/alu/adder/Mmux__n033915111
    SLICE_X12Y52.C       Tilo                  0.255   test/alu/adder/Mmux__n033915111
                                                       test/alu/adder/Mmux__n033915112_SW0
    SLICE_X14Y41.A4      net (fanout=1)        1.211   test/alu/N429
    SLICE_X14Y41.A       Tilo                  0.235   test/alu/N396
                                                       test/alu/Mmux_out68
    SLICE_X12Y41.B1      net (fanout=3)        0.932   test/alu/Mmux_out69
    SLICE_X12Y41.B       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out610_SW1
    SLICE_X12Y41.A2      net (fanout=2)        0.976   test/alu/N397
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X9Y35.D3       net (fanout=18)       1.275   M_test_out[5]
    SLICE_X9Y35.D        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_alu_out[7]_GND_3_o_equal_165_o<7>21
    SLICE_X3Y36.B4       net (fanout=4)        1.008   test/M_alu_out[7]_GND_3_o_equal_165_o<7>2
    SLICE_X3Y36.B        Tilo                  0.259   test/M_state_q_FSM_FFd3-In5
                                                       test/M_state_q_FSM_FFd3-In5
    SLICE_X6Y36.B2       net (fanout=1)        1.191   test/M_state_q_FSM_FFd3-In5
    SLICE_X6Y36.B        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X11Y36.DX      net (fanout=4)        1.286   test/M_state_q_FSM_FFd3-In
    SLICE_X11Y36.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd3_4
                                                       test/M_state_q_FSM_FFd3_4
    -------------------------------------------------  ---------------------------
    Total                                     17.882ns (3.067ns logic, 14.815ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  2.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd5_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.817ns (Levels of Logic = 10)
  Clock Path Skew:      -0.025ns (0.313 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd5_1 to test/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5_1
    SLICE_X11Y38.C1      net (fanout=13)       2.136   test/M_state_q_FSM_FFd5_1
    SLICE_X11Y38.C       Tilo                  0.259   test/M_state_q_FSM_FFd4_3
                                                       test/Mmux_M_alu_op141
    SLICE_X13Y49.B4      net (fanout=37)       2.739   test/M_alu_op1[3]
    SLICE_X13Y49.B       Tilo                  0.259   test/alu/Mmux_out38
                                                       test/alu/adder/GND_5_o_op1[6]_LessThan_46_o31
    SLICE_X12Y52.D1      net (fanout=4)        1.910   test/alu/GND_5_o_op1[6]_LessThan_46_o_mmx_out3
    SLICE_X12Y52.D       Tilo                  0.254   test/alu/adder/Mmux__n033915111
                                                       test/alu/adder/Mmux__n033915111
    SLICE_X12Y52.C6      net (fanout=2)        0.151   test/alu/adder/Mmux__n033915111
    SLICE_X12Y52.C       Tilo                  0.255   test/alu/adder/Mmux__n033915111
                                                       test/alu/adder/Mmux__n033915112_SW0
    SLICE_X14Y41.A4      net (fanout=1)        1.211   test/alu/N429
    SLICE_X14Y41.A       Tilo                  0.235   test/alu/N396
                                                       test/alu/Mmux_out68
    SLICE_X12Y41.B1      net (fanout=3)        0.932   test/alu/Mmux_out69
    SLICE_X12Y41.B       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out610_SW1
    SLICE_X12Y41.A2      net (fanout=2)        0.976   test/alu/N397
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X6Y30.B2       net (fanout=18)       2.147   M_test_out[5]
    SLICE_X6Y30.B        Tilo                  0.235   test/N264
                                                       test/M_alu_out[7]_GND_3_o_equal_76_o<7>11
    SLICE_X6Y36.D4       net (fanout=2)        0.775   test/M_alu_out[7]_GND_3_o_equal_76_o<7>1
    SLICE_X6Y36.D        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In14
    SLICE_X6Y36.C4       net (fanout=1)        0.489   test/M_state_q_FSM_FFd4-In14
    SLICE_X6Y36.C        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In15
    SLICE_X11Y38.CX      net (fanout=3)        1.332   test/M_state_q_FSM_FFd4-In
    SLICE_X11Y38.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd4_3
                                                       test/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                     17.817ns (3.019ns logic, 14.798ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  2.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.828ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.618 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A1      net (fanout=9)        2.650   test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A       Tilo                  0.254   test/alu/Mmux_op1[7]_op1[7]_mux_40_OUT2
                                                       test/Mmux_M_alu_op151
    DSP48_X0Y9.B4        net (fanout=42)       1.636   test/M_alu_op1[4]
    DSP48_X0Y9.M5        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X1Y38.B6       net (fanout=1)        1.150   test/alu/n0189[5]
    SLICE_X1Y38.B        Tilo                  0.259   test/alu/Mmux_out66
                                                       test/alu/Mmux_out66
    SLICE_X12Y41.A6      net (fanout=2)        1.867   test/alu/Mmux_out67
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X9Y35.B6       net (fanout=18)       1.027   M_test_out[5]
    SLICE_X9Y35.B        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_alu_out[7]_GND_3_o_equal_282_o<7>11
    SLICE_X5Y35.B4       net (fanout=2)        0.881   test/M_alu_out[7]_GND_3_o_equal_282_o<7>1
    SLICE_X5Y35.B        Tilo                  0.259   test/N119
                                                       test/M_state_q_FSM_FFd4-In6_SW1
    SLICE_X6Y36.C2       net (fanout=1)        1.262   test/N80
    SLICE_X6Y36.C        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In15
    SLICE_X11Y38.BX      net (fanout=3)        1.397   test/M_state_q_FSM_FFd4-In
    SLICE_X11Y38.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd4_3
                                                       test/M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     17.828ns (5.958ns logic, 11.870ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  2.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.817ns (Levels of Logic = 7)
  Clock Path Skew:      -0.001ns (0.623 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A1      net (fanout=9)        2.650   test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A       Tilo                  0.254   test/alu/Mmux_op1[7]_op1[7]_mux_40_OUT2
                                                       test/Mmux_M_alu_op151
    DSP48_X0Y9.B4        net (fanout=42)       1.636   test/M_alu_op1[4]
    DSP48_X0Y9.M5        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X1Y38.B6       net (fanout=1)        1.150   test/alu/n0189[5]
    SLICE_X1Y38.B        Tilo                  0.259   test/alu/Mmux_out66
                                                       test/alu/Mmux_out66
    SLICE_X12Y41.A6      net (fanout=2)        1.867   test/alu/Mmux_out67
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X9Y35.D3       net (fanout=18)       1.275   M_test_out[5]
    SLICE_X9Y35.D        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_alu_out[7]_GND_3_o_equal_165_o<7>21
    SLICE_X3Y36.B4       net (fanout=4)        1.008   test/M_alu_out[7]_GND_3_o_equal_165_o<7>2
    SLICE_X3Y36.B        Tilo                  0.259   test/M_state_q_FSM_FFd3-In5
                                                       test/M_state_q_FSM_FFd3-In5
    SLICE_X6Y36.B2       net (fanout=1)        1.191   test/M_state_q_FSM_FFd3-In5
    SLICE_X6Y36.B        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X11Y36.BX      net (fanout=4)        1.082   test/M_state_q_FSM_FFd3-In
    SLICE_X11Y36.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd3_4
                                                       test/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     17.817ns (5.958ns logic, 11.859ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  2.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.795ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.618 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y44.A2      net (fanout=13)       2.345   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y44.A       Tilo                  0.254   test/Mmux_M_alu_op18
                                                       test/Mmux_M_alu_op18_1
    SLICE_X12Y47.D4      net (fanout=8)        1.442   test/Mmux_M_alu_op18
    SLICE_X12Y47.D       Tilo                  0.254   test/alu/op1[7]_op1[7]_mux_34_OUT[5]
                                                       test/alu/adder/op1[7]_op1[7]_mux_34_OUT<5>1
    SLICE_X15Y50.A1      net (fanout=14)       1.925   test/alu/op1[7]_op1[7]_mux_34_OUT[5]
    SLICE_X15Y50.A       Tilo                  0.259   test/alu/adder/N434
                                                       test/alu/adder/_n03121221
    SLICE_X14Y50.B2      net (fanout=3)        0.560   test/alu/adder/_n0312122
    SLICE_X14Y50.B       Tilo                  0.235   test/Mmux_out39
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT31
    SLICE_X13Y50.D2      net (fanout=4)        1.076   test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT3
    SLICE_X13Y50.D       Tilo                  0.259   test/alu/N148
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT34_SW2
    SLICE_X14Y50.D5      net (fanout=1)        0.455   test/alu/N148
    SLICE_X14Y50.D       Tilo                  0.235   test/Mmux_out39
                                                       test/alu/Mmux_out39
    SLICE_X3Y37.D3       net (fanout=8)        2.164   test/Mmux_out39
    SLICE_X3Y37.D        Tilo                  0.259   test/N478
                                                       test/alu/Mmux_out311_SW7
    SLICE_X8Y37.C1       net (fanout=1)        1.171   test/N478
    SLICE_X8Y37.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In12
                                                       test/M_state_q_FSM_FFd4-In12_SW0
    SLICE_X8Y37.D3       net (fanout=1)        0.487   test/N314
    SLICE_X8Y37.D        Tilo                  0.254   test/M_state_q_FSM_FFd4-In12
                                                       test/M_state_q_FSM_FFd4-In12
    SLICE_X6Y36.D2       net (fanout=1)        1.006   test/M_state_q_FSM_FFd4-In12
    SLICE_X6Y36.D        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In14
    SLICE_X6Y36.C4       net (fanout=1)        0.489   test/M_state_q_FSM_FFd4-In14
    SLICE_X6Y36.C        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In15
    SLICE_X11Y38.BX      net (fanout=3)        1.397   test/M_state_q_FSM_FFd4-In
    SLICE_X11Y38.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd4_3
                                                       test/M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     17.795ns (3.278ns logic, 14.517ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  2.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.793ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.618 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A1      net (fanout=9)        2.650   test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A       Tilo                  0.254   test/alu/Mmux_op1[7]_op1[7]_mux_40_OUT2
                                                       test/Mmux_M_alu_op151
    DSP48_X0Y9.B4        net (fanout=42)       1.636   test/M_alu_op1[4]
    DSP48_X0Y9.M5        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X1Y38.B6       net (fanout=1)        1.150   test/alu/n0189[5]
    SLICE_X1Y38.B        Tilo                  0.259   test/alu/Mmux_out66
                                                       test/alu/Mmux_out66
    SLICE_X12Y41.A6      net (fanout=2)        1.867   test/alu/Mmux_out67
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X6Y30.B2       net (fanout=18)       2.147   M_test_out[5]
    SLICE_X6Y30.B        Tilo                  0.235   test/N264
                                                       test/M_alu_out[7]_GND_3_o_equal_76_o<7>11
    SLICE_X6Y30.A5       net (fanout=2)        0.205   test/M_alu_out[7]_GND_3_o_equal_76_o<7>1
    SLICE_X6Y30.A        Tilo                  0.235   test/N264
                                                       test/M_state_q_FSM_FFd4-In10
    SLICE_X6Y36.C5       net (fanout=1)        0.831   test/M_state_q_FSM_FFd4-In11
    SLICE_X6Y36.C        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In15
    SLICE_X11Y38.BX      net (fanout=3)        1.397   test/M_state_q_FSM_FFd4-In
    SLICE_X11Y38.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd4_3
                                                       test/M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     17.793ns (5.910ns logic, 11.883ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  2.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.773ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.714 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A1      net (fanout=9)        2.650   test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A       Tilo                  0.254   test/alu/Mmux_op1[7]_op1[7]_mux_40_OUT2
                                                       test/Mmux_M_alu_op151
    DSP48_X0Y9.B4        net (fanout=42)       1.636   test/M_alu_op1[4]
    DSP48_X0Y9.M5        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X1Y38.B6       net (fanout=1)        1.150   test/alu/n0189[5]
    SLICE_X1Y38.B        Tilo                  0.259   test/alu/Mmux_out66
                                                       test/alu/Mmux_out66
    SLICE_X12Y41.A6      net (fanout=2)        1.867   test/alu/Mmux_out67
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X8Y36.B1       net (fanout=18)       1.549   M_test_out[5]
    SLICE_X8Y36.B        Tilo                  0.254   test/N382
                                                       test/Mmux_M_counter_d112_SW3
    SLICE_X11Y20.A1      net (fanout=2)        1.964   test/N343
    SLICE_X11Y20.A       Tilo                  0.259   test/M_counter_q[24]
                                                       test/Mmux_M_counter_d112
    SLICE_X11Y19.B2      net (fanout=14)       0.980   test/Mmux_M_counter_d112
    SLICE_X11Y19.CLK     Tas                   0.373   test/M_counter_q[22]
                                                       test/Mmux_M_counter_d1544
                                                       test/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                     17.773ns (5.977ns logic, 11.796ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  2.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.763ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.618 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A1      net (fanout=9)        2.650   test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A       Tilo                  0.254   test/alu/Mmux_op1[7]_op1[7]_mux_40_OUT2
                                                       test/Mmux_M_alu_op151
    DSP48_X0Y9.B4        net (fanout=42)       1.636   test/M_alu_op1[4]
    DSP48_X0Y9.M5        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X1Y38.B6       net (fanout=1)        1.150   test/alu/n0189[5]
    SLICE_X1Y38.B        Tilo                  0.259   test/alu/Mmux_out66
                                                       test/alu/Mmux_out66
    SLICE_X12Y41.A6      net (fanout=2)        1.867   test/alu/Mmux_out67
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X9Y35.B6       net (fanout=18)       1.027   M_test_out[5]
    SLICE_X9Y35.B        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_alu_out[7]_GND_3_o_equal_282_o<7>11
    SLICE_X5Y35.B4       net (fanout=2)        0.881   test/M_alu_out[7]_GND_3_o_equal_282_o<7>1
    SLICE_X5Y35.B        Tilo                  0.259   test/N119
                                                       test/M_state_q_FSM_FFd4-In6_SW1
    SLICE_X6Y36.C2       net (fanout=1)        1.262   test/N80
    SLICE_X6Y36.C        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In15
    SLICE_X11Y38.CX      net (fanout=3)        1.332   test/M_state_q_FSM_FFd4-In
    SLICE_X11Y38.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd4_3
                                                       test/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                     17.763ns (5.958ns logic, 11.805ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  2.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.750ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.714 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A1      net (fanout=9)        2.650   test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A       Tilo                  0.254   test/alu/Mmux_op1[7]_op1[7]_mux_40_OUT2
                                                       test/Mmux_M_alu_op151
    DSP48_X0Y9.B4        net (fanout=42)       1.636   test/M_alu_op1[4]
    DSP48_X0Y9.M5        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X1Y38.B6       net (fanout=1)        1.150   test/alu/n0189[5]
    SLICE_X1Y38.B        Tilo                  0.259   test/alu/Mmux_out66
                                                       test/alu/Mmux_out66
    SLICE_X12Y41.A6      net (fanout=2)        1.867   test/alu/Mmux_out67
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X8Y36.B1       net (fanout=18)       1.549   M_test_out[5]
    SLICE_X8Y36.B        Tilo                  0.254   test/N382
                                                       test/Mmux_M_counter_d112_SW3
    SLICE_X11Y20.A1      net (fanout=2)        1.964   test/N343
    SLICE_X11Y20.A       Tilo                  0.259   test/M_counter_q[24]
                                                       test/Mmux_M_counter_d112
    SLICE_X11Y19.C1      net (fanout=14)       0.957   test/Mmux_M_counter_d112
    SLICE_X11Y19.CLK     Tas                   0.373   test/M_counter_q[22]
                                                       test/Mmux_M_counter_d1654
                                                       test/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                     17.750ns (5.977ns logic, 11.773ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  2.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.746ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.618 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A1      net (fanout=9)        2.650   test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A       Tilo                  0.254   test/alu/Mmux_op1[7]_op1[7]_mux_40_OUT2
                                                       test/Mmux_M_alu_op151
    DSP48_X0Y9.B4        net (fanout=42)       1.636   test/M_alu_op1[4]
    DSP48_X0Y9.M5        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X1Y38.B6       net (fanout=1)        1.150   test/alu/n0189[5]
    SLICE_X1Y38.B        Tilo                  0.259   test/alu/Mmux_out66
                                                       test/alu/Mmux_out66
    SLICE_X12Y41.A6      net (fanout=2)        1.867   test/alu/Mmux_out67
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X6Y30.B2       net (fanout=18)       2.147   M_test_out[5]
    SLICE_X6Y30.B        Tilo                  0.235   test/N264
                                                       test/M_alu_out[7]_GND_3_o_equal_76_o<7>11
    SLICE_X6Y36.D4       net (fanout=2)        0.775   test/M_alu_out[7]_GND_3_o_equal_76_o<7>1
    SLICE_X6Y36.D        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In14
    SLICE_X6Y36.C4       net (fanout=1)        0.489   test/M_state_q_FSM_FFd4-In14
    SLICE_X6Y36.C        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In15
    SLICE_X11Y38.AX      net (fanout=3)        1.122   test/M_state_q_FSM_FFd4-In
    SLICE_X11Y38.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd4_3
                                                       test/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     17.746ns (5.910ns logic, 11.836ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  2.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.751ns (Levels of Logic = 7)
  Clock Path Skew:      -0.001ns (0.623 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A1      net (fanout=9)        2.650   test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A       Tilo                  0.254   test/alu/Mmux_op1[7]_op1[7]_mux_40_OUT2
                                                       test/Mmux_M_alu_op151
    DSP48_X0Y9.B4        net (fanout=42)       1.636   test/M_alu_op1[4]
    DSP48_X0Y9.M5        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X1Y38.B6       net (fanout=1)        1.150   test/alu/n0189[5]
    SLICE_X1Y38.B        Tilo                  0.259   test/alu/Mmux_out66
                                                       test/alu/Mmux_out66
    SLICE_X12Y41.A6      net (fanout=2)        1.867   test/alu/Mmux_out67
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X9Y35.D3       net (fanout=18)       1.275   M_test_out[5]
    SLICE_X9Y35.D        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_alu_out[7]_GND_3_o_equal_165_o<7>21
    SLICE_X3Y36.B4       net (fanout=4)        1.008   test/M_alu_out[7]_GND_3_o_equal_165_o<7>2
    SLICE_X3Y36.B        Tilo                  0.259   test/M_state_q_FSM_FFd3-In5
                                                       test/M_state_q_FSM_FFd3-In5
    SLICE_X6Y36.B2       net (fanout=1)        1.191   test/M_state_q_FSM_FFd3-In5
    SLICE_X6Y36.B        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X11Y36.CX      net (fanout=4)        1.016   test/M_state_q_FSM_FFd3-In
    SLICE_X11Y36.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd3_4
                                                       test/M_state_q_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                     17.751ns (5.958ns logic, 11.793ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  2.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.730ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.618 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y44.A2      net (fanout=13)       2.345   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y44.A       Tilo                  0.254   test/Mmux_M_alu_op18
                                                       test/Mmux_M_alu_op18_1
    SLICE_X12Y47.D4      net (fanout=8)        1.442   test/Mmux_M_alu_op18
    SLICE_X12Y47.D       Tilo                  0.254   test/alu/op1[7]_op1[7]_mux_34_OUT[5]
                                                       test/alu/adder/op1[7]_op1[7]_mux_34_OUT<5>1
    SLICE_X15Y50.A1      net (fanout=14)       1.925   test/alu/op1[7]_op1[7]_mux_34_OUT[5]
    SLICE_X15Y50.A       Tilo                  0.259   test/alu/adder/N434
                                                       test/alu/adder/_n03121221
    SLICE_X14Y50.B2      net (fanout=3)        0.560   test/alu/adder/_n0312122
    SLICE_X14Y50.B       Tilo                  0.235   test/Mmux_out39
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT31
    SLICE_X13Y50.D2      net (fanout=4)        1.076   test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT3
    SLICE_X13Y50.D       Tilo                  0.259   test/alu/N148
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT34_SW2
    SLICE_X14Y50.D5      net (fanout=1)        0.455   test/alu/N148
    SLICE_X14Y50.D       Tilo                  0.235   test/Mmux_out39
                                                       test/alu/Mmux_out39
    SLICE_X3Y37.D3       net (fanout=8)        2.164   test/Mmux_out39
    SLICE_X3Y37.D        Tilo                  0.259   test/N478
                                                       test/alu/Mmux_out311_SW7
    SLICE_X8Y37.C1       net (fanout=1)        1.171   test/N478
    SLICE_X8Y37.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In12
                                                       test/M_state_q_FSM_FFd4-In12_SW0
    SLICE_X8Y37.D3       net (fanout=1)        0.487   test/N314
    SLICE_X8Y37.D        Tilo                  0.254   test/M_state_q_FSM_FFd4-In12
                                                       test/M_state_q_FSM_FFd4-In12
    SLICE_X6Y36.D2       net (fanout=1)        1.006   test/M_state_q_FSM_FFd4-In12
    SLICE_X6Y36.D        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In14
    SLICE_X6Y36.C4       net (fanout=1)        0.489   test/M_state_q_FSM_FFd4-In14
    SLICE_X6Y36.C        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In15
    SLICE_X11Y38.CX      net (fanout=3)        1.332   test/M_state_q_FSM_FFd4-In
    SLICE_X11Y38.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd4_3
                                                       test/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                     17.730ns (3.278ns logic, 14.452ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  2.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.728ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.618 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A1      net (fanout=9)        2.650   test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A       Tilo                  0.254   test/alu/Mmux_op1[7]_op1[7]_mux_40_OUT2
                                                       test/Mmux_M_alu_op151
    DSP48_X0Y9.B4        net (fanout=42)       1.636   test/M_alu_op1[4]
    DSP48_X0Y9.M5        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X1Y38.B6       net (fanout=1)        1.150   test/alu/n0189[5]
    SLICE_X1Y38.B        Tilo                  0.259   test/alu/Mmux_out66
                                                       test/alu/Mmux_out66
    SLICE_X12Y41.A6      net (fanout=2)        1.867   test/alu/Mmux_out67
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X6Y30.B2       net (fanout=18)       2.147   M_test_out[5]
    SLICE_X6Y30.B        Tilo                  0.235   test/N264
                                                       test/M_alu_out[7]_GND_3_o_equal_76_o<7>11
    SLICE_X6Y30.A5       net (fanout=2)        0.205   test/M_alu_out[7]_GND_3_o_equal_76_o<7>1
    SLICE_X6Y30.A        Tilo                  0.235   test/N264
                                                       test/M_state_q_FSM_FFd4-In10
    SLICE_X6Y36.C5       net (fanout=1)        0.831   test/M_state_q_FSM_FFd4-In11
    SLICE_X6Y36.C        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In15
    SLICE_X11Y38.CX      net (fanout=3)        1.332   test/M_state_q_FSM_FFd4-In
    SLICE_X11Y38.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd4_3
                                                       test/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                     17.728ns (5.910ns logic, 11.818ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  2.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.718ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.618 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A1      net (fanout=9)        2.650   test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A       Tilo                  0.254   test/alu/Mmux_op1[7]_op1[7]_mux_40_OUT2
                                                       test/Mmux_M_alu_op151
    DSP48_X0Y9.B4        net (fanout=42)       1.636   test/M_alu_op1[4]
    DSP48_X0Y9.M5        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X1Y38.B6       net (fanout=1)        1.150   test/alu/n0189[5]
    SLICE_X1Y38.B        Tilo                  0.259   test/alu/Mmux_out66
                                                       test/alu/Mmux_out66
    SLICE_X12Y41.A6      net (fanout=2)        1.867   test/alu/Mmux_out67
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X8Y35.C3       net (fanout=18)       1.262   M_test_out[5]
    SLICE_X8Y35.C        Tilo                  0.255   test/alu/N76
                                                       test/M_alu_out[7]_GND_3_o_equal_192_o<7>
    SLICE_X6Y30.A4       net (fanout=1)        0.995   test/M_alu_out[7]_GND_3_o_equal_192_o
    SLICE_X6Y30.A        Tilo                  0.235   test/N264
                                                       test/M_state_q_FSM_FFd4-In10
    SLICE_X6Y36.C5       net (fanout=1)        0.831   test/M_state_q_FSM_FFd4-In11
    SLICE_X6Y36.C        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In15
    SLICE_X11Y38.BX      net (fanout=3)        1.397   test/M_state_q_FSM_FFd4-In
    SLICE_X11Y38.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd4_3
                                                       test/M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     17.718ns (5.930ns logic, 11.788ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  2.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd5_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.691ns (Levels of Logic = 11)
  Clock Path Skew:      -0.025ns (0.313 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd5_1 to test/M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5_1
    SLICE_X12Y44.A1      net (fanout=13)       2.241   test/M_state_q_FSM_FFd5_1
    SLICE_X12Y44.A       Tilo                  0.254   test/Mmux_M_alu_op18
                                                       test/Mmux_M_alu_op18_1
    SLICE_X12Y47.D4      net (fanout=8)        1.442   test/Mmux_M_alu_op18
    SLICE_X12Y47.D       Tilo                  0.254   test/alu/op1[7]_op1[7]_mux_34_OUT[5]
                                                       test/alu/adder/op1[7]_op1[7]_mux_34_OUT<5>1
    SLICE_X15Y50.A1      net (fanout=14)       1.925   test/alu/op1[7]_op1[7]_mux_34_OUT[5]
    SLICE_X15Y50.A       Tilo                  0.259   test/alu/adder/N434
                                                       test/alu/adder/_n03121221
    SLICE_X14Y50.B2      net (fanout=3)        0.560   test/alu/adder/_n0312122
    SLICE_X14Y50.B       Tilo                  0.235   test/Mmux_out39
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT31
    SLICE_X13Y50.D2      net (fanout=4)        1.076   test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT3
    SLICE_X13Y50.D       Tilo                  0.259   test/alu/N148
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT34_SW2
    SLICE_X14Y50.D5      net (fanout=1)        0.455   test/alu/N148
    SLICE_X14Y50.D       Tilo                  0.235   test/Mmux_out39
                                                       test/alu/Mmux_out39
    SLICE_X3Y37.D3       net (fanout=8)        2.164   test/Mmux_out39
    SLICE_X3Y37.D        Tilo                  0.259   test/N478
                                                       test/alu/Mmux_out311_SW7
    SLICE_X8Y37.C1       net (fanout=1)        1.171   test/N478
    SLICE_X8Y37.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In12
                                                       test/M_state_q_FSM_FFd4-In12_SW0
    SLICE_X8Y37.D3       net (fanout=1)        0.487   test/N314
    SLICE_X8Y37.D        Tilo                  0.254   test/M_state_q_FSM_FFd4-In12
                                                       test/M_state_q_FSM_FFd4-In12
    SLICE_X6Y36.D2       net (fanout=1)        1.006   test/M_state_q_FSM_FFd4-In12
    SLICE_X6Y36.D        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In14
    SLICE_X6Y36.C4       net (fanout=1)        0.489   test/M_state_q_FSM_FFd4-In14
    SLICE_X6Y36.C        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In15
    SLICE_X11Y38.BX      net (fanout=3)        1.397   test/M_state_q_FSM_FFd4-In
    SLICE_X11Y38.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd4_3
                                                       test/M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     17.691ns (3.278ns logic, 14.413ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  2.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd5_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.689ns (Levels of Logic = 10)
  Clock Path Skew:      -0.025ns (0.313 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd5_1 to test/M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5_1
    SLICE_X11Y38.C1      net (fanout=13)       2.136   test/M_state_q_FSM_FFd5_1
    SLICE_X11Y38.C       Tilo                  0.259   test/M_state_q_FSM_FFd4_3
                                                       test/Mmux_M_alu_op141
    SLICE_X13Y49.B4      net (fanout=37)       2.739   test/M_alu_op1[3]
    SLICE_X13Y49.B       Tilo                  0.259   test/alu/Mmux_out38
                                                       test/alu/adder/GND_5_o_op1[6]_LessThan_46_o31
    SLICE_X12Y52.D1      net (fanout=4)        1.910   test/alu/GND_5_o_op1[6]_LessThan_46_o_mmx_out3
    SLICE_X12Y52.D       Tilo                  0.254   test/alu/adder/Mmux__n033915111
                                                       test/alu/adder/Mmux__n033915111
    SLICE_X12Y52.C6      net (fanout=2)        0.151   test/alu/adder/Mmux__n033915111
    SLICE_X12Y52.C       Tilo                  0.255   test/alu/adder/Mmux__n033915111
                                                       test/alu/adder/Mmux__n033915112_SW0
    SLICE_X14Y41.A4      net (fanout=1)        1.211   test/alu/N429
    SLICE_X14Y41.A       Tilo                  0.235   test/alu/N396
                                                       test/alu/Mmux_out68
    SLICE_X12Y41.B1      net (fanout=3)        0.932   test/alu/Mmux_out69
    SLICE_X12Y41.B       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out610_SW1
    SLICE_X12Y41.A2      net (fanout=2)        0.976   test/alu/N397
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X9Y35.B6       net (fanout=18)       1.027   M_test_out[5]
    SLICE_X9Y35.B        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_alu_out[7]_GND_3_o_equal_282_o<7>11
    SLICE_X5Y35.B4       net (fanout=2)        0.881   test/M_alu_out[7]_GND_3_o_equal_282_o<7>1
    SLICE_X5Y35.B        Tilo                  0.259   test/N119
                                                       test/M_state_q_FSM_FFd4-In6_SW1
    SLICE_X6Y36.C2       net (fanout=1)        1.262   test/N80
    SLICE_X6Y36.C        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In15
    SLICE_X11Y38.BX      net (fanout=3)        1.397   test/M_state_q_FSM_FFd4-In
    SLICE_X11Y38.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd4_3
                                                       test/M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     17.689ns (3.067ns logic, 14.622ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  2.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd5_1 (FF)
  Destination:          test/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.678ns (Levels of Logic = 10)
  Clock Path Skew:      -0.020ns (0.318 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd5_1 to test/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5_1
    SLICE_X11Y38.C1      net (fanout=13)       2.136   test/M_state_q_FSM_FFd5_1
    SLICE_X11Y38.C       Tilo                  0.259   test/M_state_q_FSM_FFd4_3
                                                       test/Mmux_M_alu_op141
    SLICE_X13Y49.B4      net (fanout=37)       2.739   test/M_alu_op1[3]
    SLICE_X13Y49.B       Tilo                  0.259   test/alu/Mmux_out38
                                                       test/alu/adder/GND_5_o_op1[6]_LessThan_46_o31
    SLICE_X12Y52.D1      net (fanout=4)        1.910   test/alu/GND_5_o_op1[6]_LessThan_46_o_mmx_out3
    SLICE_X12Y52.D       Tilo                  0.254   test/alu/adder/Mmux__n033915111
                                                       test/alu/adder/Mmux__n033915111
    SLICE_X12Y52.C6      net (fanout=2)        0.151   test/alu/adder/Mmux__n033915111
    SLICE_X12Y52.C       Tilo                  0.255   test/alu/adder/Mmux__n033915111
                                                       test/alu/adder/Mmux__n033915112_SW0
    SLICE_X14Y41.A4      net (fanout=1)        1.211   test/alu/N429
    SLICE_X14Y41.A       Tilo                  0.235   test/alu/N396
                                                       test/alu/Mmux_out68
    SLICE_X12Y41.B1      net (fanout=3)        0.932   test/alu/Mmux_out69
    SLICE_X12Y41.B       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out610_SW1
    SLICE_X12Y41.A2      net (fanout=2)        0.976   test/alu/N397
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X9Y35.D3       net (fanout=18)       1.275   M_test_out[5]
    SLICE_X9Y35.D        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_alu_out[7]_GND_3_o_equal_165_o<7>21
    SLICE_X3Y36.B4       net (fanout=4)        1.008   test/M_alu_out[7]_GND_3_o_equal_165_o<7>2
    SLICE_X3Y36.B        Tilo                  0.259   test/M_state_q_FSM_FFd3-In5
                                                       test/M_state_q_FSM_FFd3-In5
    SLICE_X6Y36.B2       net (fanout=1)        1.191   test/M_state_q_FSM_FFd3-In5
    SLICE_X6Y36.B        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X11Y36.BX      net (fanout=4)        1.082   test/M_state_q_FSM_FFd3-In
    SLICE_X11Y36.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd3_4
                                                       test/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     17.678ns (3.067ns logic, 14.611ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  2.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.664ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.185 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd3_1 to test/M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd3_4
                                                       test/M_state_q_FSM_FFd3_1
    SLICE_X11Y38.C2      net (fanout=9)        1.918   test/M_state_q_FSM_FFd3_1
    SLICE_X11Y38.C       Tilo                  0.259   test/M_state_q_FSM_FFd4_3
                                                       test/Mmux_M_alu_op141
    SLICE_X13Y49.B4      net (fanout=37)       2.739   test/M_alu_op1[3]
    SLICE_X13Y49.B       Tilo                  0.259   test/alu/Mmux_out38
                                                       test/alu/adder/GND_5_o_op1[6]_LessThan_46_o31
    SLICE_X12Y52.D1      net (fanout=4)        1.910   test/alu/GND_5_o_op1[6]_LessThan_46_o_mmx_out3
    SLICE_X12Y52.D       Tilo                  0.254   test/alu/adder/Mmux__n033915111
                                                       test/alu/adder/Mmux__n033915111
    SLICE_X12Y52.C6      net (fanout=2)        0.151   test/alu/adder/Mmux__n033915111
    SLICE_X12Y52.C       Tilo                  0.255   test/alu/adder/Mmux__n033915111
                                                       test/alu/adder/Mmux__n033915112_SW0
    SLICE_X14Y41.A4      net (fanout=1)        1.211   test/alu/N429
    SLICE_X14Y41.A       Tilo                  0.235   test/alu/N396
                                                       test/alu/Mmux_out68
    SLICE_X12Y41.B1      net (fanout=3)        0.932   test/alu/Mmux_out69
    SLICE_X12Y41.B       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out610_SW1
    SLICE_X12Y41.A2      net (fanout=2)        0.976   test/alu/N397
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X6Y30.B2       net (fanout=18)       2.147   M_test_out[5]
    SLICE_X6Y30.B        Tilo                  0.235   test/N264
                                                       test/M_alu_out[7]_GND_3_o_equal_76_o<7>11
    SLICE_X6Y36.D4       net (fanout=2)        0.775   test/M_alu_out[7]_GND_3_o_equal_76_o<7>1
    SLICE_X6Y36.D        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In14
    SLICE_X6Y36.C4       net (fanout=1)        0.489   test/M_state_q_FSM_FFd4-In14
    SLICE_X6Y36.C        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In15
    SLICE_X11Y38.BX      net (fanout=3)        1.397   test/M_state_q_FSM_FFd4-In
    SLICE_X11Y38.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd4_3
                                                       test/M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     17.664ns (3.019ns logic, 14.645ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  2.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd5_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.654ns (Levels of Logic = 10)
  Clock Path Skew:      -0.025ns (0.313 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd5_1 to test/M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5_1
    SLICE_X11Y38.C1      net (fanout=13)       2.136   test/M_state_q_FSM_FFd5_1
    SLICE_X11Y38.C       Tilo                  0.259   test/M_state_q_FSM_FFd4_3
                                                       test/Mmux_M_alu_op141
    SLICE_X13Y49.B4      net (fanout=37)       2.739   test/M_alu_op1[3]
    SLICE_X13Y49.B       Tilo                  0.259   test/alu/Mmux_out38
                                                       test/alu/adder/GND_5_o_op1[6]_LessThan_46_o31
    SLICE_X12Y52.D1      net (fanout=4)        1.910   test/alu/GND_5_o_op1[6]_LessThan_46_o_mmx_out3
    SLICE_X12Y52.D       Tilo                  0.254   test/alu/adder/Mmux__n033915111
                                                       test/alu/adder/Mmux__n033915111
    SLICE_X12Y52.C6      net (fanout=2)        0.151   test/alu/adder/Mmux__n033915111
    SLICE_X12Y52.C       Tilo                  0.255   test/alu/adder/Mmux__n033915111
                                                       test/alu/adder/Mmux__n033915112_SW0
    SLICE_X14Y41.A4      net (fanout=1)        1.211   test/alu/N429
    SLICE_X14Y41.A       Tilo                  0.235   test/alu/N396
                                                       test/alu/Mmux_out68
    SLICE_X12Y41.B1      net (fanout=3)        0.932   test/alu/Mmux_out69
    SLICE_X12Y41.B       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out610_SW1
    SLICE_X12Y41.A2      net (fanout=2)        0.976   test/alu/N397
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X6Y30.B2       net (fanout=18)       2.147   M_test_out[5]
    SLICE_X6Y30.B        Tilo                  0.235   test/N264
                                                       test/M_alu_out[7]_GND_3_o_equal_76_o<7>11
    SLICE_X6Y30.A5       net (fanout=2)        0.205   test/M_alu_out[7]_GND_3_o_equal_76_o<7>1
    SLICE_X6Y30.A        Tilo                  0.235   test/N264
                                                       test/M_state_q_FSM_FFd4-In10
    SLICE_X6Y36.C5       net (fanout=1)        0.831   test/M_state_q_FSM_FFd4-In11
    SLICE_X6Y36.C        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In15
    SLICE_X11Y38.BX      net (fanout=3)        1.397   test/M_state_q_FSM_FFd4-In
    SLICE_X11Y38.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd4_3
                                                       test/M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     17.654ns (3.019ns logic, 14.635ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  2.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.666ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.618 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X10Y46.A2      net (fanout=13)       2.247   test/M_state_q_FSM_FFd1_2
    SLICE_X10Y46.A       Tilo                  0.235   test/alu/Mmux_out71
                                                       test/Mmux_M_alu_op161
    DSP48_X0Y9.B5        net (fanout=41)       1.703   test/M_alu_op1[5]
    DSP48_X0Y9.M5        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X1Y38.B6       net (fanout=1)        1.150   test/alu/n0189[5]
    SLICE_X1Y38.B        Tilo                  0.259   test/alu/Mmux_out66
                                                       test/alu/Mmux_out66
    SLICE_X12Y41.A6      net (fanout=2)        1.867   test/alu/Mmux_out67
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X6Y30.B2       net (fanout=18)       2.147   M_test_out[5]
    SLICE_X6Y30.B        Tilo                  0.235   test/N264
                                                       test/M_alu_out[7]_GND_3_o_equal_76_o<7>11
    SLICE_X6Y36.D4       net (fanout=2)        0.775   test/M_alu_out[7]_GND_3_o_equal_76_o<7>1
    SLICE_X6Y36.D        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In14
    SLICE_X6Y36.C4       net (fanout=1)        0.489   test/M_state_q_FSM_FFd4-In14
    SLICE_X6Y36.C        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In15
    SLICE_X11Y38.BX      net (fanout=3)        1.397   test/M_state_q_FSM_FFd4-In
    SLICE_X11Y38.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd4_3
                                                       test/M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     17.666ns (5.891ns logic, 11.775ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  2.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd3_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.666ns (Levels of Logic = 7)
  Clock Path Skew:      -0.001ns (0.623 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X10Y46.A2      net (fanout=13)       2.247   test/M_state_q_FSM_FFd1_2
    SLICE_X10Y46.A       Tilo                  0.235   test/alu/Mmux_out71
                                                       test/Mmux_M_alu_op161
    DSP48_X0Y9.B5        net (fanout=41)       1.703   test/M_alu_op1[5]
    DSP48_X0Y9.M5        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X1Y38.B6       net (fanout=1)        1.150   test/alu/n0189[5]
    SLICE_X1Y38.B        Tilo                  0.259   test/alu/Mmux_out66
                                                       test/alu/Mmux_out66
    SLICE_X12Y41.A6      net (fanout=2)        1.867   test/alu/Mmux_out67
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X9Y35.D3       net (fanout=18)       1.275   M_test_out[5]
    SLICE_X9Y35.D        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_alu_out[7]_GND_3_o_equal_165_o<7>21
    SLICE_X3Y36.B4       net (fanout=4)        1.008   test/M_alu_out[7]_GND_3_o_equal_165_o<7>2
    SLICE_X3Y36.B        Tilo                  0.259   test/M_state_q_FSM_FFd3-In5
                                                       test/M_state_q_FSM_FFd3-In5
    SLICE_X6Y36.B2       net (fanout=1)        1.191   test/M_state_q_FSM_FFd3-In5
    SLICE_X6Y36.B        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X11Y36.DX      net (fanout=4)        1.286   test/M_state_q_FSM_FFd3-In
    SLICE_X11Y36.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd3_4
                                                       test/M_state_q_FSM_FFd3_4
    -------------------------------------------------  ---------------------------
    Total                                     17.666ns (5.939ns logic, 11.727ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  2.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.651ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.190 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A1      net (fanout=9)        2.650   test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A       Tilo                  0.254   test/alu/Mmux_op1[7]_op1[7]_mux_40_OUT2
                                                       test/Mmux_M_alu_op151
    DSP48_X0Y9.B4        net (fanout=42)       1.636   test/M_alu_op1[4]
    DSP48_X0Y9.M5        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X1Y38.B6       net (fanout=1)        1.150   test/alu/n0189[5]
    SLICE_X1Y38.B        Tilo                  0.259   test/alu/Mmux_out66
                                                       test/alu/Mmux_out66
    SLICE_X12Y41.A6      net (fanout=2)        1.867   test/alu/Mmux_out67
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X5Y33.A4       net (fanout=18)       1.928   M_test_out[5]
    SLICE_X5Y33.A        Tilo                  0.259   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_282_o<7>11_SW9
    SLICE_X5Y33.B6       net (fanout=1)        0.143   test/N385
    SLICE_X5Y33.B        Tilo                  0.259   M_test_out[4]
                                                       test/M_state_q_FSM_FFd2-In2
    SLICE_X13Y36.B3      net (fanout=1)        1.357   test/M_state_q_FSM_FFd2-In2
    SLICE_X13Y36.B       Tilo                  0.259   test/M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In8
    SLICE_X12Y36.CX      net (fanout=4)        0.967   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y36.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd2_4
                                                       test/M_state_q_FSM_FFd2_3
    -------------------------------------------------  ---------------------------
    Total                                     17.651ns (5.953ns logic, 11.698ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  2.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          test/M_state_q_FSM_FFd3_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.664ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd3_1 to test/M_state_q_FSM_FFd3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd3_4
                                                       test/M_state_q_FSM_FFd3_1
    SLICE_X11Y38.C2      net (fanout=9)        1.918   test/M_state_q_FSM_FFd3_1
    SLICE_X11Y38.C       Tilo                  0.259   test/M_state_q_FSM_FFd4_3
                                                       test/Mmux_M_alu_op141
    SLICE_X13Y49.B4      net (fanout=37)       2.739   test/M_alu_op1[3]
    SLICE_X13Y49.B       Tilo                  0.259   test/alu/Mmux_out38
                                                       test/alu/adder/GND_5_o_op1[6]_LessThan_46_o31
    SLICE_X12Y52.D1      net (fanout=4)        1.910   test/alu/GND_5_o_op1[6]_LessThan_46_o_mmx_out3
    SLICE_X12Y52.D       Tilo                  0.254   test/alu/adder/Mmux__n033915111
                                                       test/alu/adder/Mmux__n033915111
    SLICE_X12Y52.C6      net (fanout=2)        0.151   test/alu/adder/Mmux__n033915111
    SLICE_X12Y52.C       Tilo                  0.255   test/alu/adder/Mmux__n033915111
                                                       test/alu/adder/Mmux__n033915112_SW0
    SLICE_X14Y41.A4      net (fanout=1)        1.211   test/alu/N429
    SLICE_X14Y41.A       Tilo                  0.235   test/alu/N396
                                                       test/alu/Mmux_out68
    SLICE_X12Y41.B1      net (fanout=3)        0.932   test/alu/Mmux_out69
    SLICE_X12Y41.B       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out610_SW1
    SLICE_X12Y41.A2      net (fanout=2)        0.976   test/alu/N397
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X9Y35.D3       net (fanout=18)       1.275   M_test_out[5]
    SLICE_X9Y35.D        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_alu_out[7]_GND_3_o_equal_165_o<7>21
    SLICE_X3Y36.B4       net (fanout=4)        1.008   test/M_alu_out[7]_GND_3_o_equal_165_o<7>2
    SLICE_X3Y36.B        Tilo                  0.259   test/M_state_q_FSM_FFd3-In5
                                                       test/M_state_q_FSM_FFd3-In5
    SLICE_X6Y36.B2       net (fanout=1)        1.191   test/M_state_q_FSM_FFd3-In5
    SLICE_X6Y36.B        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd3-In10
    SLICE_X11Y36.DX      net (fanout=4)        1.286   test/M_state_q_FSM_FFd3-In
    SLICE_X11Y36.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd3_4
                                                       test/M_state_q_FSM_FFd3_4
    -------------------------------------------------  ---------------------------
    Total                                     17.664ns (3.067ns logic, 14.597ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  2.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd5_1 (FF)
  Destination:          test/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.634ns (Levels of Logic = 10)
  Clock Path Skew:      -0.029ns (0.714 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd5_1 to test/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5_1
    SLICE_X11Y38.C1      net (fanout=13)       2.136   test/M_state_q_FSM_FFd5_1
    SLICE_X11Y38.C       Tilo                  0.259   test/M_state_q_FSM_FFd4_3
                                                       test/Mmux_M_alu_op141
    SLICE_X13Y49.B4      net (fanout=37)       2.739   test/M_alu_op1[3]
    SLICE_X13Y49.B       Tilo                  0.259   test/alu/Mmux_out38
                                                       test/alu/adder/GND_5_o_op1[6]_LessThan_46_o31
    SLICE_X12Y52.D1      net (fanout=4)        1.910   test/alu/GND_5_o_op1[6]_LessThan_46_o_mmx_out3
    SLICE_X12Y52.D       Tilo                  0.254   test/alu/adder/Mmux__n033915111
                                                       test/alu/adder/Mmux__n033915111
    SLICE_X12Y52.C6      net (fanout=2)        0.151   test/alu/adder/Mmux__n033915111
    SLICE_X12Y52.C       Tilo                  0.255   test/alu/adder/Mmux__n033915111
                                                       test/alu/adder/Mmux__n033915112_SW0
    SLICE_X14Y41.A4      net (fanout=1)        1.211   test/alu/N429
    SLICE_X14Y41.A       Tilo                  0.235   test/alu/N396
                                                       test/alu/Mmux_out68
    SLICE_X12Y41.B1      net (fanout=3)        0.932   test/alu/Mmux_out69
    SLICE_X12Y41.B       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out610_SW1
    SLICE_X12Y41.A2      net (fanout=2)        0.976   test/alu/N397
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X8Y36.B1       net (fanout=18)       1.549   M_test_out[5]
    SLICE_X8Y36.B        Tilo                  0.254   test/N382
                                                       test/Mmux_M_counter_d112_SW3
    SLICE_X11Y20.A1      net (fanout=2)        1.964   test/N343
    SLICE_X11Y20.A       Tilo                  0.259   test/M_counter_q[24]
                                                       test/Mmux_M_counter_d112
    SLICE_X11Y19.B2      net (fanout=14)       0.980   test/Mmux_M_counter_d112
    SLICE_X11Y19.CLK     Tas                   0.373   test/M_counter_q[22]
                                                       test/Mmux_M_counter_d1544
                                                       test/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                     17.634ns (3.086ns logic, 14.548ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  2.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.653ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.618 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A1      net (fanout=9)        2.650   test/M_state_q_FSM_FFd1_1
    SLICE_X12Y43.A       Tilo                  0.254   test/alu/Mmux_op1[7]_op1[7]_mux_40_OUT2
                                                       test/Mmux_M_alu_op151
    DSP48_X0Y9.B4        net (fanout=42)       1.636   test/M_alu_op1[4]
    DSP48_X0Y9.M5        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X1Y38.B6       net (fanout=1)        1.150   test/alu/n0189[5]
    SLICE_X1Y38.B        Tilo                  0.259   test/alu/Mmux_out66
                                                       test/alu/Mmux_out66
    SLICE_X12Y41.A6      net (fanout=2)        1.867   test/alu/Mmux_out67
    SLICE_X12Y41.A       Tilo                  0.254   test/alu/N397
                                                       test/alu/Mmux_out614
    SLICE_X8Y35.C3       net (fanout=18)       1.262   M_test_out[5]
    SLICE_X8Y35.C        Tilo                  0.255   test/alu/N76
                                                       test/M_alu_out[7]_GND_3_o_equal_192_o<7>
    SLICE_X6Y30.A4       net (fanout=1)        0.995   test/M_alu_out[7]_GND_3_o_equal_192_o
    SLICE_X6Y30.A        Tilo                  0.235   test/N264
                                                       test/M_state_q_FSM_FFd4-In10
    SLICE_X6Y36.C5       net (fanout=1)        0.831   test/M_state_q_FSM_FFd4-In11
    SLICE_X6Y36.C        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In15
    SLICE_X11Y38.CX      net (fanout=3)        1.332   test/M_state_q_FSM_FFd4-In
    SLICE_X11Y38.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd4_3
                                                       test/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                     17.653ns (5.930ns logic, 11.723ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  2.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd5_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.626ns (Levels of Logic = 11)
  Clock Path Skew:      -0.025ns (0.313 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd5_1 to test/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5_1
    SLICE_X12Y44.A1      net (fanout=13)       2.241   test/M_state_q_FSM_FFd5_1
    SLICE_X12Y44.A       Tilo                  0.254   test/Mmux_M_alu_op18
                                                       test/Mmux_M_alu_op18_1
    SLICE_X12Y47.D4      net (fanout=8)        1.442   test/Mmux_M_alu_op18
    SLICE_X12Y47.D       Tilo                  0.254   test/alu/op1[7]_op1[7]_mux_34_OUT[5]
                                                       test/alu/adder/op1[7]_op1[7]_mux_34_OUT<5>1
    SLICE_X15Y50.A1      net (fanout=14)       1.925   test/alu/op1[7]_op1[7]_mux_34_OUT[5]
    SLICE_X15Y50.A       Tilo                  0.259   test/alu/adder/N434
                                                       test/alu/adder/_n03121221
    SLICE_X14Y50.B2      net (fanout=3)        0.560   test/alu/adder/_n0312122
    SLICE_X14Y50.B       Tilo                  0.235   test/Mmux_out39
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT31
    SLICE_X13Y50.D2      net (fanout=4)        1.076   test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT3
    SLICE_X13Y50.D       Tilo                  0.259   test/alu/N148
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT34_SW2
    SLICE_X14Y50.D5      net (fanout=1)        0.455   test/alu/N148
    SLICE_X14Y50.D       Tilo                  0.235   test/Mmux_out39
                                                       test/alu/Mmux_out39
    SLICE_X3Y37.D3       net (fanout=8)        2.164   test/Mmux_out39
    SLICE_X3Y37.D        Tilo                  0.259   test/N478
                                                       test/alu/Mmux_out311_SW7
    SLICE_X8Y37.C1       net (fanout=1)        1.171   test/N478
    SLICE_X8Y37.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In12
                                                       test/M_state_q_FSM_FFd4-In12_SW0
    SLICE_X8Y37.D3       net (fanout=1)        0.487   test/N314
    SLICE_X8Y37.D        Tilo                  0.254   test/M_state_q_FSM_FFd4-In12
                                                       test/M_state_q_FSM_FFd4-In12
    SLICE_X6Y36.D2       net (fanout=1)        1.006   test/M_state_q_FSM_FFd4-In12
    SLICE_X6Y36.D        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In14
    SLICE_X6Y36.C4       net (fanout=1)        0.489   test/M_state_q_FSM_FFd4-In14
    SLICE_X6Y36.C        Tilo                  0.235   test/M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4-In15
    SLICE_X11Y38.CX      net (fanout=3)        1.332   test/M_state_q_FSM_FFd4-In
    SLICE_X11Y38.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd4_3
                                                       test/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                     17.626ns (3.278ns logic, 14.348ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd2_4/CLK
  Logical resource: test/M_state_q_FSM_FFd2_1/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd2_4/CLK
  Logical resource: test/M_state_q_FSM_FFd2_2/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd2_4/CLK
  Logical resource: test/M_state_q_FSM_FFd2_3/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd2_4/CLK
  Logical resource: test/M_state_q_FSM_FFd2_4/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd4/CLK
  Logical resource: test/M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd4/CLK
  Logical resource: test/M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/M_counter_q[26]/CLK
  Logical resource: test/M_counter_q_25/CK
  Location pin: SLICE_X10Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: test/M_counter_q[26]/CLK
  Logical resource: test/M_counter_q_26/CK
  Location pin: SLICE_X10Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X3Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X3Y35.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X3Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.062|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6639541 paths, 0 nets, and 2794 connections

Design statistics:
   Minimum period:  18.062ns{1}   (Maximum frequency:  55.365MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 19 22:32:48 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



