Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu May 22 21:40:49 2025
| Host         : PC running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1595)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3732)
5. checking no_input_delay (13)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1595)
---------------------------
 There are 62 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 1495 register/latch pins with no clock driven by root clock pin: clk_divider/clk_4_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: im/scan_seg_1/clkout_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3732)
---------------------------------------------------
 There are 3732 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3772          inf        0.000                      0                 3772           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3772 Endpoints
Min Delay          3772 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        71.182ns  (logic 13.246ns (18.608%)  route 57.937ns (81.392%))
  Logic Levels:           51  (CARRY4=15 FDCE=1 LUT3=4 LUT4=3 LUT5=18 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[2]/C
    SLICE_X29Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top/mem_wb_0/rd_index_out_reg[2]/Q
                         net (fo=51, routed)          3.523     3.979    top/mem_wb_0/MEM_WB_WB_rd_index[2]
    SLICE_X41Y14         LUT5 (Prop_lut5_I2_O)        0.124     4.103 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         7.682    11.785    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124    11.909 r  top/mem_wb_0/g0_b0_i_1743/O
                         net (fo=126, routed)         5.144    17.053    top/mem_wb_0/g0_b0_i_1743_n_0
    SLICE_X14Y29         LUT3 (Prop_lut3_I1_O)        0.124    17.177 r  top/mem_wb_0/g0_b0_i_929/O
                         net (fo=77, routed)          5.817    22.994    top/mem_wb_0/im/p_0_in[9]
    SLICE_X30Y40         LUT6 (Prop_lut6_I4_O)        0.124    23.118 r  top/mem_wb_0/g0_b0_i_7043/O
                         net (fo=1, routed)           0.000    23.118    top/mem_wb_0/g0_b0_i_7043_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.651 r  top/mem_wb_0/g0_b0_i_5803/CO[3]
                         net (fo=1, routed)           0.000    23.651    top/mem_wb_0/g0_b0_i_5803_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.768 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    23.768    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.007 r  top/mem_wb_0/g0_b0_i_2866/O[2]
                         net (fo=3, routed)           0.826    24.833    top/mem_wb_0/g0_b0_i_2866_n_5
    SLICE_X32Y41         LUT3 (Prop_lut3_I2_O)        0.301    25.134 r  top/mem_wb_0/g0_b0_i_2864/O
                         net (fo=2, routed)           0.678    25.812    top/mem_wb_0/g0_b0_i_2864_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I0_O)        0.124    25.936 r  top/mem_wb_0/g0_b0_i_1724/O
                         net (fo=2, routed)           1.171    27.106    top/mem_wb_0/g0_b0_i_1724_n_0
    SLICE_X31Y43         LUT5 (Prop_lut5_I0_O)        0.124    27.230 r  top/mem_wb_0/g0_b0_i_1728/O
                         net (fo=1, routed)           0.000    27.230    top/mem_wb_0/g0_b0_i_1728_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.628 r  top/mem_wb_0/g0_b0_i_919/CO[3]
                         net (fo=1, routed)           0.000    27.628    top/mem_wb_0/g0_b0_i_919_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.742 r  top/mem_wb_0/g0_b0_i_495/CO[3]
                         net (fo=1, routed)           0.000    27.742    top/mem_wb_0/g0_b0_i_495_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.856 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.856    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.970    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.304 f  top/mem_wb_0/g0_b0_i_1039/O[1]
                         net (fo=20, routed)          2.251    30.556    top/mem_wb_0/g0_b0_i_1039_n_6
    SLICE_X8Y60          LUT3 (Prop_lut3_I0_O)        0.303    30.859 r  top/mem_wb_0/g0_b0_i_7935/O
                         net (fo=1, routed)           0.710    31.569    top/mem_wb_0/g0_b0_i_7935_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.954 r  top/mem_wb_0/g0_b0_i_7052/CO[3]
                         net (fo=1, routed)           0.000    31.954    top/mem_wb_0/g0_b0_i_7052_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.288 r  top/mem_wb_0/g0_b0_i_5832/O[1]
                         net (fo=3, routed)           0.863    33.151    top/mem_wb_0/g0_b0_i_5832_n_6
    SLICE_X8Y60          LUT3 (Prop_lut3_I1_O)        0.303    33.454 r  top/mem_wb_0/g0_b0_i_4378/O
                         net (fo=1, routed)           0.545    33.999    top/mem_wb_0/g0_b0_i_4378_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.549 r  top/mem_wb_0/g0_b0_i_2902/CO[3]
                         net (fo=1, routed)           0.000    34.549    top/mem_wb_0/g0_b0_i_2902_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.872 r  top/mem_wb_0/g0_b0_i_1797/O[1]
                         net (fo=3, routed)           1.169    36.041    top/mem_wb_0/g0_b0_i_1797_n_6
    SLICE_X9Y56          LUT4 (Prop_lut4_I0_O)        0.306    36.347 r  top/mem_wb_0/g0_b0_i_1824/O
                         net (fo=1, routed)           0.490    36.837    top/mem_wb_0/g0_b0_i_1824_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.344 r  top/mem_wb_0/g0_b0_i_956/CO[3]
                         net (fo=1, routed)           0.000    37.344    top/mem_wb_0/g0_b0_i_956_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.458 r  top/mem_wb_0/g0_b0_i_506/CO[3]
                         net (fo=1, routed)           0.000    37.458    top/mem_wb_0/g0_b0_i_506_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.572 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          3.108    40.680    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X7Y69          LUT4 (Prop_lut4_I3_O)        0.124    40.804 r  top/mem_wb_0/g0_b0_i_258/O
                         net (fo=21, routed)          1.708    42.512    top/mem_wb_0/g0_b0_i_258_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I4_O)        0.124    42.636 r  top/mem_wb_0/g0_b0_i_8828/O
                         net (fo=1, routed)           0.154    42.790    top/mem_wb_0/g0_b0_i_8828_n_0
    SLICE_X11Y72         LUT5 (Prop_lut5_I4_O)        0.124    42.914 r  top/mem_wb_0/g0_b0_i_8792/O
                         net (fo=1, routed)           0.712    43.626    top/mem_wb_0/g0_b0_i_8792_n_0
    SLICE_X11Y71         LUT5 (Prop_lut5_I3_O)        0.124    43.750 r  top/mem_wb_0/g0_b0_i_8693/O
                         net (fo=4, routed)           0.970    44.720    top/mem_wb_0/g0_b0_i_8693_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124    44.844 r  top/mem_wb_0/g0_b0_i_8443/O
                         net (fo=1, routed)           0.665    45.510    top/mem_wb_0/g0_b0_i_8443_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124    45.634 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           1.033    46.667    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.124    46.791 r  top/mem_wb_0/g0_b0_i_7962/O
                         net (fo=1, routed)           0.580    47.371    top/mem_wb_0/g0_b0_i_7962_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.124    47.495 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.909    48.404    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X7Y71          LUT5 (Prop_lut5_I4_O)        0.124    48.528 r  top/mem_wb_0/g0_b0_i_5931/O
                         net (fo=4, routed)           0.844    49.372    top/mem_wb_0/g0_b0_i_5931_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124    49.496 r  top/mem_wb_0/g0_b0_i_5928/O
                         net (fo=4, routed)           1.038    50.534    top/mem_wb_0/g0_b0_i_5928_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I0_O)        0.124    50.658 r  top/mem_wb_0/g0_b0_i_4508/O
                         net (fo=1, routed)           0.945    51.602    top/mem_wb_0/g0_b0_i_4508_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I3_O)        0.124    51.726 r  top/mem_wb_0/g0_b0_i_3039/O
                         net (fo=4, routed)           0.744    52.470    top/mem_wb_0/g0_b0_i_3039_n_0
    SLICE_X7Y70          LUT5 (Prop_lut5_I4_O)        0.124    52.594 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           1.099    53.693    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X8Y70          LUT5 (Prop_lut5_I4_O)        0.124    53.817 r  top/mem_wb_0/g0_b0_i_1947/O
                         net (fo=4, routed)           0.967    54.784    top/mem_wb_0/g0_b0_i_1947_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I4_O)        0.124    54.908 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           0.816    55.724    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X8Y68          LUT5 (Prop_lut5_I4_O)        0.124    55.848 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.682    56.530    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X11Y67         LUT5 (Prop_lut5_I4_O)        0.124    56.654 r  top/mem_wb_0/g0_b0_i_539/O
                         net (fo=4, routed)           0.835    57.489    top/mem_wb_0/g0_b0_i_539_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    57.613 r  top/mem_wb_0/g0_b0_i_540/O
                         net (fo=1, routed)           0.653    58.266    top/mem_wb_0/g0_b0_i_540_n_0
    SLICE_X10Y66         LUT5 (Prop_lut5_I0_O)        0.124    58.390 r  top/mem_wb_0/g0_b0_i_256/O
                         net (fo=3, routed)           1.346    59.736    top/mem_wb_0/g0_b0_i_256_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.124    59.860 r  top/mem_wb_0/g0_b0_i_121/O
                         net (fo=4, routed)           1.191    61.051    top/mem_wb_0/g0_b0_i_121_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.124    61.175 r  top/mem_wb_0/g0_b0_i_67/O
                         net (fo=1, routed)           0.713    61.888    top/mem_wb_0/g0_b0_i_67_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.124    62.012 r  top/mem_wb_0/g0_b0_i_17/O
                         net (fo=1, routed)           0.952    62.964    top/mem_wb_0/g0_b0_i_17_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    63.088 r  top/mem_wb_0/g0_b0_i_3/O
                         net (fo=8, routed)           1.877    64.965    im/n_array[2]
    SLICE_X64Y67         LUT6 (Prop_lut6_I2_O)        0.124    65.089 r  im/g0_b5/O
                         net (fo=2, routed)           2.527    67.616    D3_OBUF
    A3                   OBUF (Prop_obuf_I_O)         3.567    71.182 r  A3_OBUF_inst/O
                         net (fo=0)                   0.000    71.182    A3
    A3                                                                r  A3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        70.875ns  (logic 13.238ns (18.678%)  route 57.637ns (81.322%))
  Logic Levels:           51  (CARRY4=15 FDCE=1 LUT3=4 LUT4=3 LUT5=18 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[2]/C
    SLICE_X29Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top/mem_wb_0/rd_index_out_reg[2]/Q
                         net (fo=51, routed)          3.523     3.979    top/mem_wb_0/MEM_WB_WB_rd_index[2]
    SLICE_X41Y14         LUT5 (Prop_lut5_I2_O)        0.124     4.103 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         7.682    11.785    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124    11.909 r  top/mem_wb_0/g0_b0_i_1743/O
                         net (fo=126, routed)         5.144    17.053    top/mem_wb_0/g0_b0_i_1743_n_0
    SLICE_X14Y29         LUT3 (Prop_lut3_I1_O)        0.124    17.177 r  top/mem_wb_0/g0_b0_i_929/O
                         net (fo=77, routed)          5.817    22.994    top/mem_wb_0/im/p_0_in[9]
    SLICE_X30Y40         LUT6 (Prop_lut6_I4_O)        0.124    23.118 r  top/mem_wb_0/g0_b0_i_7043/O
                         net (fo=1, routed)           0.000    23.118    top/mem_wb_0/g0_b0_i_7043_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.651 r  top/mem_wb_0/g0_b0_i_5803/CO[3]
                         net (fo=1, routed)           0.000    23.651    top/mem_wb_0/g0_b0_i_5803_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.768 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    23.768    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.007 r  top/mem_wb_0/g0_b0_i_2866/O[2]
                         net (fo=3, routed)           0.826    24.833    top/mem_wb_0/g0_b0_i_2866_n_5
    SLICE_X32Y41         LUT3 (Prop_lut3_I2_O)        0.301    25.134 r  top/mem_wb_0/g0_b0_i_2864/O
                         net (fo=2, routed)           0.678    25.812    top/mem_wb_0/g0_b0_i_2864_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I0_O)        0.124    25.936 r  top/mem_wb_0/g0_b0_i_1724/O
                         net (fo=2, routed)           1.171    27.106    top/mem_wb_0/g0_b0_i_1724_n_0
    SLICE_X31Y43         LUT5 (Prop_lut5_I0_O)        0.124    27.230 r  top/mem_wb_0/g0_b0_i_1728/O
                         net (fo=1, routed)           0.000    27.230    top/mem_wb_0/g0_b0_i_1728_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.628 r  top/mem_wb_0/g0_b0_i_919/CO[3]
                         net (fo=1, routed)           0.000    27.628    top/mem_wb_0/g0_b0_i_919_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.742 r  top/mem_wb_0/g0_b0_i_495/CO[3]
                         net (fo=1, routed)           0.000    27.742    top/mem_wb_0/g0_b0_i_495_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.856 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.856    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.970    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.304 f  top/mem_wb_0/g0_b0_i_1039/O[1]
                         net (fo=20, routed)          2.251    30.556    top/mem_wb_0/g0_b0_i_1039_n_6
    SLICE_X8Y60          LUT3 (Prop_lut3_I0_O)        0.303    30.859 r  top/mem_wb_0/g0_b0_i_7935/O
                         net (fo=1, routed)           0.710    31.569    top/mem_wb_0/g0_b0_i_7935_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.954 r  top/mem_wb_0/g0_b0_i_7052/CO[3]
                         net (fo=1, routed)           0.000    31.954    top/mem_wb_0/g0_b0_i_7052_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.288 r  top/mem_wb_0/g0_b0_i_5832/O[1]
                         net (fo=3, routed)           0.863    33.151    top/mem_wb_0/g0_b0_i_5832_n_6
    SLICE_X8Y60          LUT3 (Prop_lut3_I1_O)        0.303    33.454 r  top/mem_wb_0/g0_b0_i_4378/O
                         net (fo=1, routed)           0.545    33.999    top/mem_wb_0/g0_b0_i_4378_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.549 r  top/mem_wb_0/g0_b0_i_2902/CO[3]
                         net (fo=1, routed)           0.000    34.549    top/mem_wb_0/g0_b0_i_2902_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.872 r  top/mem_wb_0/g0_b0_i_1797/O[1]
                         net (fo=3, routed)           1.169    36.041    top/mem_wb_0/g0_b0_i_1797_n_6
    SLICE_X9Y56          LUT4 (Prop_lut4_I0_O)        0.306    36.347 r  top/mem_wb_0/g0_b0_i_1824/O
                         net (fo=1, routed)           0.490    36.837    top/mem_wb_0/g0_b0_i_1824_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.344 r  top/mem_wb_0/g0_b0_i_956/CO[3]
                         net (fo=1, routed)           0.000    37.344    top/mem_wb_0/g0_b0_i_956_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.458 r  top/mem_wb_0/g0_b0_i_506/CO[3]
                         net (fo=1, routed)           0.000    37.458    top/mem_wb_0/g0_b0_i_506_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.572 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          3.108    40.680    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X7Y69          LUT4 (Prop_lut4_I3_O)        0.124    40.804 r  top/mem_wb_0/g0_b0_i_258/O
                         net (fo=21, routed)          1.708    42.512    top/mem_wb_0/g0_b0_i_258_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I4_O)        0.124    42.636 r  top/mem_wb_0/g0_b0_i_8828/O
                         net (fo=1, routed)           0.154    42.790    top/mem_wb_0/g0_b0_i_8828_n_0
    SLICE_X11Y72         LUT5 (Prop_lut5_I4_O)        0.124    42.914 r  top/mem_wb_0/g0_b0_i_8792/O
                         net (fo=1, routed)           0.712    43.626    top/mem_wb_0/g0_b0_i_8792_n_0
    SLICE_X11Y71         LUT5 (Prop_lut5_I3_O)        0.124    43.750 r  top/mem_wb_0/g0_b0_i_8693/O
                         net (fo=4, routed)           0.970    44.720    top/mem_wb_0/g0_b0_i_8693_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124    44.844 r  top/mem_wb_0/g0_b0_i_8443/O
                         net (fo=1, routed)           0.665    45.510    top/mem_wb_0/g0_b0_i_8443_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124    45.634 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           1.033    46.667    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.124    46.791 r  top/mem_wb_0/g0_b0_i_7962/O
                         net (fo=1, routed)           0.580    47.371    top/mem_wb_0/g0_b0_i_7962_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.124    47.495 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.909    48.404    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X7Y71          LUT5 (Prop_lut5_I4_O)        0.124    48.528 r  top/mem_wb_0/g0_b0_i_5931/O
                         net (fo=4, routed)           0.844    49.372    top/mem_wb_0/g0_b0_i_5931_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124    49.496 r  top/mem_wb_0/g0_b0_i_5928/O
                         net (fo=4, routed)           1.038    50.534    top/mem_wb_0/g0_b0_i_5928_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I0_O)        0.124    50.658 r  top/mem_wb_0/g0_b0_i_4508/O
                         net (fo=1, routed)           0.945    51.602    top/mem_wb_0/g0_b0_i_4508_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I3_O)        0.124    51.726 r  top/mem_wb_0/g0_b0_i_3039/O
                         net (fo=4, routed)           0.744    52.470    top/mem_wb_0/g0_b0_i_3039_n_0
    SLICE_X7Y70          LUT5 (Prop_lut5_I4_O)        0.124    52.594 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           1.099    53.693    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X8Y70          LUT5 (Prop_lut5_I4_O)        0.124    53.817 r  top/mem_wb_0/g0_b0_i_1947/O
                         net (fo=4, routed)           0.967    54.784    top/mem_wb_0/g0_b0_i_1947_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I4_O)        0.124    54.908 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           0.816    55.724    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X8Y68          LUT5 (Prop_lut5_I4_O)        0.124    55.848 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.682    56.530    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X11Y67         LUT5 (Prop_lut5_I4_O)        0.124    56.654 r  top/mem_wb_0/g0_b0_i_539/O
                         net (fo=4, routed)           0.835    57.489    top/mem_wb_0/g0_b0_i_539_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    57.613 r  top/mem_wb_0/g0_b0_i_540/O
                         net (fo=1, routed)           0.653    58.266    top/mem_wb_0/g0_b0_i_540_n_0
    SLICE_X10Y66         LUT5 (Prop_lut5_I0_O)        0.124    58.390 r  top/mem_wb_0/g0_b0_i_256/O
                         net (fo=3, routed)           1.346    59.736    top/mem_wb_0/g0_b0_i_256_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.124    59.860 r  top/mem_wb_0/g0_b0_i_121/O
                         net (fo=4, routed)           1.191    61.051    top/mem_wb_0/g0_b0_i_121_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.124    61.175 r  top/mem_wb_0/g0_b0_i_67/O
                         net (fo=1, routed)           0.713    61.888    top/mem_wb_0/g0_b0_i_67_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.124    62.012 r  top/mem_wb_0/g0_b0_i_17/O
                         net (fo=1, routed)           0.952    62.964    top/mem_wb_0/g0_b0_i_17_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    63.088 r  top/mem_wb_0/g0_b0_i_3/O
                         net (fo=8, routed)           1.858    64.946    im/n_array[2]
    SLICE_X64Y67         LUT6 (Prop_lut6_I2_O)        0.124    65.070 r  im/g0_b4/O
                         net (fo=2, routed)           2.246    67.316    F4_OBUF
    B1                   OBUF (Prop_obuf_I_O)         3.559    70.875 r  B1_OBUF_inst/O
                         net (fo=0)                   0.000    70.875    B1
    B1                                                                r  B1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        70.818ns  (logic 13.240ns (18.696%)  route 57.579ns (81.305%))
  Logic Levels:           51  (CARRY4=15 FDCE=1 LUT3=4 LUT4=3 LUT5=18 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[2]/C
    SLICE_X29Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top/mem_wb_0/rd_index_out_reg[2]/Q
                         net (fo=51, routed)          3.523     3.979    top/mem_wb_0/MEM_WB_WB_rd_index[2]
    SLICE_X41Y14         LUT5 (Prop_lut5_I2_O)        0.124     4.103 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         7.682    11.785    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124    11.909 r  top/mem_wb_0/g0_b0_i_1743/O
                         net (fo=126, routed)         5.144    17.053    top/mem_wb_0/g0_b0_i_1743_n_0
    SLICE_X14Y29         LUT3 (Prop_lut3_I1_O)        0.124    17.177 r  top/mem_wb_0/g0_b0_i_929/O
                         net (fo=77, routed)          5.817    22.994    top/mem_wb_0/im/p_0_in[9]
    SLICE_X30Y40         LUT6 (Prop_lut6_I4_O)        0.124    23.118 r  top/mem_wb_0/g0_b0_i_7043/O
                         net (fo=1, routed)           0.000    23.118    top/mem_wb_0/g0_b0_i_7043_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.651 r  top/mem_wb_0/g0_b0_i_5803/CO[3]
                         net (fo=1, routed)           0.000    23.651    top/mem_wb_0/g0_b0_i_5803_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.768 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    23.768    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.007 r  top/mem_wb_0/g0_b0_i_2866/O[2]
                         net (fo=3, routed)           0.826    24.833    top/mem_wb_0/g0_b0_i_2866_n_5
    SLICE_X32Y41         LUT3 (Prop_lut3_I2_O)        0.301    25.134 r  top/mem_wb_0/g0_b0_i_2864/O
                         net (fo=2, routed)           0.678    25.812    top/mem_wb_0/g0_b0_i_2864_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I0_O)        0.124    25.936 r  top/mem_wb_0/g0_b0_i_1724/O
                         net (fo=2, routed)           1.171    27.106    top/mem_wb_0/g0_b0_i_1724_n_0
    SLICE_X31Y43         LUT5 (Prop_lut5_I0_O)        0.124    27.230 r  top/mem_wb_0/g0_b0_i_1728/O
                         net (fo=1, routed)           0.000    27.230    top/mem_wb_0/g0_b0_i_1728_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.628 r  top/mem_wb_0/g0_b0_i_919/CO[3]
                         net (fo=1, routed)           0.000    27.628    top/mem_wb_0/g0_b0_i_919_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.742 r  top/mem_wb_0/g0_b0_i_495/CO[3]
                         net (fo=1, routed)           0.000    27.742    top/mem_wb_0/g0_b0_i_495_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.856 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.856    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.970    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.304 f  top/mem_wb_0/g0_b0_i_1039/O[1]
                         net (fo=20, routed)          2.251    30.556    top/mem_wb_0/g0_b0_i_1039_n_6
    SLICE_X8Y60          LUT3 (Prop_lut3_I0_O)        0.303    30.859 r  top/mem_wb_0/g0_b0_i_7935/O
                         net (fo=1, routed)           0.710    31.569    top/mem_wb_0/g0_b0_i_7935_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.954 r  top/mem_wb_0/g0_b0_i_7052/CO[3]
                         net (fo=1, routed)           0.000    31.954    top/mem_wb_0/g0_b0_i_7052_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.288 r  top/mem_wb_0/g0_b0_i_5832/O[1]
                         net (fo=3, routed)           0.863    33.151    top/mem_wb_0/g0_b0_i_5832_n_6
    SLICE_X8Y60          LUT3 (Prop_lut3_I1_O)        0.303    33.454 r  top/mem_wb_0/g0_b0_i_4378/O
                         net (fo=1, routed)           0.545    33.999    top/mem_wb_0/g0_b0_i_4378_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.549 r  top/mem_wb_0/g0_b0_i_2902/CO[3]
                         net (fo=1, routed)           0.000    34.549    top/mem_wb_0/g0_b0_i_2902_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.872 r  top/mem_wb_0/g0_b0_i_1797/O[1]
                         net (fo=3, routed)           1.169    36.041    top/mem_wb_0/g0_b0_i_1797_n_6
    SLICE_X9Y56          LUT4 (Prop_lut4_I0_O)        0.306    36.347 r  top/mem_wb_0/g0_b0_i_1824/O
                         net (fo=1, routed)           0.490    36.837    top/mem_wb_0/g0_b0_i_1824_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.344 r  top/mem_wb_0/g0_b0_i_956/CO[3]
                         net (fo=1, routed)           0.000    37.344    top/mem_wb_0/g0_b0_i_956_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.458 r  top/mem_wb_0/g0_b0_i_506/CO[3]
                         net (fo=1, routed)           0.000    37.458    top/mem_wb_0/g0_b0_i_506_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.572 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          3.108    40.680    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X7Y69          LUT4 (Prop_lut4_I3_O)        0.124    40.804 r  top/mem_wb_0/g0_b0_i_258/O
                         net (fo=21, routed)          1.708    42.512    top/mem_wb_0/g0_b0_i_258_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I4_O)        0.124    42.636 r  top/mem_wb_0/g0_b0_i_8828/O
                         net (fo=1, routed)           0.154    42.790    top/mem_wb_0/g0_b0_i_8828_n_0
    SLICE_X11Y72         LUT5 (Prop_lut5_I4_O)        0.124    42.914 r  top/mem_wb_0/g0_b0_i_8792/O
                         net (fo=1, routed)           0.712    43.626    top/mem_wb_0/g0_b0_i_8792_n_0
    SLICE_X11Y71         LUT5 (Prop_lut5_I3_O)        0.124    43.750 r  top/mem_wb_0/g0_b0_i_8693/O
                         net (fo=4, routed)           0.970    44.720    top/mem_wb_0/g0_b0_i_8693_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124    44.844 r  top/mem_wb_0/g0_b0_i_8443/O
                         net (fo=1, routed)           0.665    45.510    top/mem_wb_0/g0_b0_i_8443_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124    45.634 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           1.033    46.667    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.124    46.791 r  top/mem_wb_0/g0_b0_i_7962/O
                         net (fo=1, routed)           0.580    47.371    top/mem_wb_0/g0_b0_i_7962_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.124    47.495 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.909    48.404    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X7Y71          LUT5 (Prop_lut5_I4_O)        0.124    48.528 r  top/mem_wb_0/g0_b0_i_5931/O
                         net (fo=4, routed)           0.844    49.372    top/mem_wb_0/g0_b0_i_5931_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124    49.496 r  top/mem_wb_0/g0_b0_i_5928/O
                         net (fo=4, routed)           1.038    50.534    top/mem_wb_0/g0_b0_i_5928_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I0_O)        0.124    50.658 r  top/mem_wb_0/g0_b0_i_4508/O
                         net (fo=1, routed)           0.945    51.602    top/mem_wb_0/g0_b0_i_4508_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I3_O)        0.124    51.726 r  top/mem_wb_0/g0_b0_i_3039/O
                         net (fo=4, routed)           0.744    52.470    top/mem_wb_0/g0_b0_i_3039_n_0
    SLICE_X7Y70          LUT5 (Prop_lut5_I4_O)        0.124    52.594 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           1.099    53.693    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X8Y70          LUT5 (Prop_lut5_I4_O)        0.124    53.817 r  top/mem_wb_0/g0_b0_i_1947/O
                         net (fo=4, routed)           0.967    54.784    top/mem_wb_0/g0_b0_i_1947_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I4_O)        0.124    54.908 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           0.816    55.724    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X8Y68          LUT5 (Prop_lut5_I4_O)        0.124    55.848 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.682    56.530    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X11Y67         LUT5 (Prop_lut5_I4_O)        0.124    56.654 r  top/mem_wb_0/g0_b0_i_539/O
                         net (fo=4, routed)           0.835    57.489    top/mem_wb_0/g0_b0_i_539_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    57.613 r  top/mem_wb_0/g0_b0_i_540/O
                         net (fo=1, routed)           0.653    58.266    top/mem_wb_0/g0_b0_i_540_n_0
    SLICE_X10Y66         LUT5 (Prop_lut5_I0_O)        0.124    58.390 r  top/mem_wb_0/g0_b0_i_256/O
                         net (fo=3, routed)           1.346    59.736    top/mem_wb_0/g0_b0_i_256_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.124    59.860 r  top/mem_wb_0/g0_b0_i_121/O
                         net (fo=4, routed)           1.191    61.051    top/mem_wb_0/g0_b0_i_121_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.124    61.175 f  top/mem_wb_0/g0_b0_i_67/O
                         net (fo=1, routed)           0.713    61.888    top/mem_wb_0/g0_b0_i_67_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.124    62.012 f  top/mem_wb_0/g0_b0_i_17/O
                         net (fo=1, routed)           0.952    62.964    top/mem_wb_0/g0_b0_i_17_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    63.088 f  top/mem_wb_0/g0_b0_i_3/O
                         net (fo=8, routed)           1.600    64.688    im/n_array[2]
    SLICE_X65Y67         LUT6 (Prop_lut6_I2_O)        0.124    64.812 r  im/g0_b6/O
                         net (fo=2, routed)           2.446    67.258    E3_OBUF
    A4                   OBUF (Prop_obuf_I_O)         3.561    70.818 r  A4_OBUF_inst/O
                         net (fo=0)                   0.000    70.818    A4
    A4                                                                r  A4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        70.730ns  (logic 13.244ns (18.725%)  route 57.486ns (81.275%))
  Logic Levels:           51  (CARRY4=15 FDCE=1 LUT3=4 LUT4=3 LUT5=18 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[2]/C
    SLICE_X29Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top/mem_wb_0/rd_index_out_reg[2]/Q
                         net (fo=51, routed)          3.523     3.979    top/mem_wb_0/MEM_WB_WB_rd_index[2]
    SLICE_X41Y14         LUT5 (Prop_lut5_I2_O)        0.124     4.103 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         7.682    11.785    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124    11.909 r  top/mem_wb_0/g0_b0_i_1743/O
                         net (fo=126, routed)         5.144    17.053    top/mem_wb_0/g0_b0_i_1743_n_0
    SLICE_X14Y29         LUT3 (Prop_lut3_I1_O)        0.124    17.177 r  top/mem_wb_0/g0_b0_i_929/O
                         net (fo=77, routed)          5.817    22.994    top/mem_wb_0/im/p_0_in[9]
    SLICE_X30Y40         LUT6 (Prop_lut6_I4_O)        0.124    23.118 r  top/mem_wb_0/g0_b0_i_7043/O
                         net (fo=1, routed)           0.000    23.118    top/mem_wb_0/g0_b0_i_7043_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.651 r  top/mem_wb_0/g0_b0_i_5803/CO[3]
                         net (fo=1, routed)           0.000    23.651    top/mem_wb_0/g0_b0_i_5803_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.768 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    23.768    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.007 r  top/mem_wb_0/g0_b0_i_2866/O[2]
                         net (fo=3, routed)           0.826    24.833    top/mem_wb_0/g0_b0_i_2866_n_5
    SLICE_X32Y41         LUT3 (Prop_lut3_I2_O)        0.301    25.134 r  top/mem_wb_0/g0_b0_i_2864/O
                         net (fo=2, routed)           0.678    25.812    top/mem_wb_0/g0_b0_i_2864_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I0_O)        0.124    25.936 r  top/mem_wb_0/g0_b0_i_1724/O
                         net (fo=2, routed)           1.171    27.106    top/mem_wb_0/g0_b0_i_1724_n_0
    SLICE_X31Y43         LUT5 (Prop_lut5_I0_O)        0.124    27.230 r  top/mem_wb_0/g0_b0_i_1728/O
                         net (fo=1, routed)           0.000    27.230    top/mem_wb_0/g0_b0_i_1728_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.628 r  top/mem_wb_0/g0_b0_i_919/CO[3]
                         net (fo=1, routed)           0.000    27.628    top/mem_wb_0/g0_b0_i_919_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.742 r  top/mem_wb_0/g0_b0_i_495/CO[3]
                         net (fo=1, routed)           0.000    27.742    top/mem_wb_0/g0_b0_i_495_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.856 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.856    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.970    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.304 f  top/mem_wb_0/g0_b0_i_1039/O[1]
                         net (fo=20, routed)          2.251    30.556    top/mem_wb_0/g0_b0_i_1039_n_6
    SLICE_X8Y60          LUT3 (Prop_lut3_I0_O)        0.303    30.859 r  top/mem_wb_0/g0_b0_i_7935/O
                         net (fo=1, routed)           0.710    31.569    top/mem_wb_0/g0_b0_i_7935_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.954 r  top/mem_wb_0/g0_b0_i_7052/CO[3]
                         net (fo=1, routed)           0.000    31.954    top/mem_wb_0/g0_b0_i_7052_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.288 r  top/mem_wb_0/g0_b0_i_5832/O[1]
                         net (fo=3, routed)           0.863    33.151    top/mem_wb_0/g0_b0_i_5832_n_6
    SLICE_X8Y60          LUT3 (Prop_lut3_I1_O)        0.303    33.454 r  top/mem_wb_0/g0_b0_i_4378/O
                         net (fo=1, routed)           0.545    33.999    top/mem_wb_0/g0_b0_i_4378_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.549 r  top/mem_wb_0/g0_b0_i_2902/CO[3]
                         net (fo=1, routed)           0.000    34.549    top/mem_wb_0/g0_b0_i_2902_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.872 r  top/mem_wb_0/g0_b0_i_1797/O[1]
                         net (fo=3, routed)           1.169    36.041    top/mem_wb_0/g0_b0_i_1797_n_6
    SLICE_X9Y56          LUT4 (Prop_lut4_I0_O)        0.306    36.347 r  top/mem_wb_0/g0_b0_i_1824/O
                         net (fo=1, routed)           0.490    36.837    top/mem_wb_0/g0_b0_i_1824_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.344 r  top/mem_wb_0/g0_b0_i_956/CO[3]
                         net (fo=1, routed)           0.000    37.344    top/mem_wb_0/g0_b0_i_956_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.458 r  top/mem_wb_0/g0_b0_i_506/CO[3]
                         net (fo=1, routed)           0.000    37.458    top/mem_wb_0/g0_b0_i_506_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.572 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          3.108    40.680    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X7Y69          LUT4 (Prop_lut4_I3_O)        0.124    40.804 r  top/mem_wb_0/g0_b0_i_258/O
                         net (fo=21, routed)          1.708    42.512    top/mem_wb_0/g0_b0_i_258_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I4_O)        0.124    42.636 r  top/mem_wb_0/g0_b0_i_8828/O
                         net (fo=1, routed)           0.154    42.790    top/mem_wb_0/g0_b0_i_8828_n_0
    SLICE_X11Y72         LUT5 (Prop_lut5_I4_O)        0.124    42.914 r  top/mem_wb_0/g0_b0_i_8792/O
                         net (fo=1, routed)           0.712    43.626    top/mem_wb_0/g0_b0_i_8792_n_0
    SLICE_X11Y71         LUT5 (Prop_lut5_I3_O)        0.124    43.750 r  top/mem_wb_0/g0_b0_i_8693/O
                         net (fo=4, routed)           0.970    44.720    top/mem_wb_0/g0_b0_i_8693_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124    44.844 r  top/mem_wb_0/g0_b0_i_8443/O
                         net (fo=1, routed)           0.665    45.510    top/mem_wb_0/g0_b0_i_8443_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124    45.634 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           1.033    46.667    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.124    46.791 r  top/mem_wb_0/g0_b0_i_7962/O
                         net (fo=1, routed)           0.580    47.371    top/mem_wb_0/g0_b0_i_7962_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.124    47.495 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.909    48.404    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X7Y71          LUT5 (Prop_lut5_I4_O)        0.124    48.528 r  top/mem_wb_0/g0_b0_i_5931/O
                         net (fo=4, routed)           0.844    49.372    top/mem_wb_0/g0_b0_i_5931_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124    49.496 r  top/mem_wb_0/g0_b0_i_5928/O
                         net (fo=4, routed)           1.038    50.534    top/mem_wb_0/g0_b0_i_5928_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I0_O)        0.124    50.658 r  top/mem_wb_0/g0_b0_i_4508/O
                         net (fo=1, routed)           0.945    51.602    top/mem_wb_0/g0_b0_i_4508_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I3_O)        0.124    51.726 r  top/mem_wb_0/g0_b0_i_3039/O
                         net (fo=4, routed)           0.744    52.470    top/mem_wb_0/g0_b0_i_3039_n_0
    SLICE_X7Y70          LUT5 (Prop_lut5_I4_O)        0.124    52.594 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           1.099    53.693    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X8Y70          LUT5 (Prop_lut5_I4_O)        0.124    53.817 r  top/mem_wb_0/g0_b0_i_1947/O
                         net (fo=4, routed)           0.967    54.784    top/mem_wb_0/g0_b0_i_1947_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I4_O)        0.124    54.908 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           0.816    55.724    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X8Y68          LUT5 (Prop_lut5_I4_O)        0.124    55.848 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.682    56.530    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X11Y67         LUT5 (Prop_lut5_I4_O)        0.124    56.654 r  top/mem_wb_0/g0_b0_i_539/O
                         net (fo=4, routed)           0.835    57.489    top/mem_wb_0/g0_b0_i_539_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    57.613 r  top/mem_wb_0/g0_b0_i_540/O
                         net (fo=1, routed)           0.653    58.266    top/mem_wb_0/g0_b0_i_540_n_0
    SLICE_X10Y66         LUT5 (Prop_lut5_I0_O)        0.124    58.390 r  top/mem_wb_0/g0_b0_i_256/O
                         net (fo=3, routed)           1.346    59.736    top/mem_wb_0/g0_b0_i_256_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.124    59.860 r  top/mem_wb_0/g0_b0_i_121/O
                         net (fo=4, routed)           1.191    61.051    top/mem_wb_0/g0_b0_i_121_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.124    61.175 r  top/mem_wb_0/g0_b0_i_67/O
                         net (fo=1, routed)           0.713    61.888    top/mem_wb_0/g0_b0_i_67_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.124    62.012 r  top/mem_wb_0/g0_b0_i_17/O
                         net (fo=1, routed)           0.952    62.964    top/mem_wb_0/g0_b0_i_17_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    63.088 r  top/mem_wb_0/g0_b0_i_3/O
                         net (fo=8, routed)           1.709    64.797    im/n_array[2]
    SLICE_X64Y67         LUT6 (Prop_lut6_I2_O)        0.124    64.921 r  im/g0_b2/O
                         net (fo=2, routed)           2.244    67.165    E2_OBUF
    B3                   OBUF (Prop_obuf_I_O)         3.565    70.730 r  B3_OBUF_inst/O
                         net (fo=0)                   0.000    70.730    B3
    B3                                                                r  B3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        70.673ns  (logic 13.222ns (18.709%)  route 57.451ns (81.291%))
  Logic Levels:           51  (CARRY4=15 FDCE=1 LUT3=4 LUT4=3 LUT5=18 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[2]/C
    SLICE_X29Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top/mem_wb_0/rd_index_out_reg[2]/Q
                         net (fo=51, routed)          3.523     3.979    top/mem_wb_0/MEM_WB_WB_rd_index[2]
    SLICE_X41Y14         LUT5 (Prop_lut5_I2_O)        0.124     4.103 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         7.682    11.785    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124    11.909 r  top/mem_wb_0/g0_b0_i_1743/O
                         net (fo=126, routed)         5.144    17.053    top/mem_wb_0/g0_b0_i_1743_n_0
    SLICE_X14Y29         LUT3 (Prop_lut3_I1_O)        0.124    17.177 r  top/mem_wb_0/g0_b0_i_929/O
                         net (fo=77, routed)          5.817    22.994    top/mem_wb_0/im/p_0_in[9]
    SLICE_X30Y40         LUT6 (Prop_lut6_I4_O)        0.124    23.118 r  top/mem_wb_0/g0_b0_i_7043/O
                         net (fo=1, routed)           0.000    23.118    top/mem_wb_0/g0_b0_i_7043_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.651 r  top/mem_wb_0/g0_b0_i_5803/CO[3]
                         net (fo=1, routed)           0.000    23.651    top/mem_wb_0/g0_b0_i_5803_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.768 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    23.768    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.007 r  top/mem_wb_0/g0_b0_i_2866/O[2]
                         net (fo=3, routed)           0.826    24.833    top/mem_wb_0/g0_b0_i_2866_n_5
    SLICE_X32Y41         LUT3 (Prop_lut3_I2_O)        0.301    25.134 r  top/mem_wb_0/g0_b0_i_2864/O
                         net (fo=2, routed)           0.678    25.812    top/mem_wb_0/g0_b0_i_2864_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I0_O)        0.124    25.936 r  top/mem_wb_0/g0_b0_i_1724/O
                         net (fo=2, routed)           1.171    27.106    top/mem_wb_0/g0_b0_i_1724_n_0
    SLICE_X31Y43         LUT5 (Prop_lut5_I0_O)        0.124    27.230 r  top/mem_wb_0/g0_b0_i_1728/O
                         net (fo=1, routed)           0.000    27.230    top/mem_wb_0/g0_b0_i_1728_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.628 r  top/mem_wb_0/g0_b0_i_919/CO[3]
                         net (fo=1, routed)           0.000    27.628    top/mem_wb_0/g0_b0_i_919_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.742 r  top/mem_wb_0/g0_b0_i_495/CO[3]
                         net (fo=1, routed)           0.000    27.742    top/mem_wb_0/g0_b0_i_495_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.856 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.856    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.970    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.304 f  top/mem_wb_0/g0_b0_i_1039/O[1]
                         net (fo=20, routed)          2.251    30.556    top/mem_wb_0/g0_b0_i_1039_n_6
    SLICE_X8Y60          LUT3 (Prop_lut3_I0_O)        0.303    30.859 r  top/mem_wb_0/g0_b0_i_7935/O
                         net (fo=1, routed)           0.710    31.569    top/mem_wb_0/g0_b0_i_7935_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.954 r  top/mem_wb_0/g0_b0_i_7052/CO[3]
                         net (fo=1, routed)           0.000    31.954    top/mem_wb_0/g0_b0_i_7052_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.288 r  top/mem_wb_0/g0_b0_i_5832/O[1]
                         net (fo=3, routed)           0.863    33.151    top/mem_wb_0/g0_b0_i_5832_n_6
    SLICE_X8Y60          LUT3 (Prop_lut3_I1_O)        0.303    33.454 r  top/mem_wb_0/g0_b0_i_4378/O
                         net (fo=1, routed)           0.545    33.999    top/mem_wb_0/g0_b0_i_4378_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.549 r  top/mem_wb_0/g0_b0_i_2902/CO[3]
                         net (fo=1, routed)           0.000    34.549    top/mem_wb_0/g0_b0_i_2902_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.872 r  top/mem_wb_0/g0_b0_i_1797/O[1]
                         net (fo=3, routed)           1.169    36.041    top/mem_wb_0/g0_b0_i_1797_n_6
    SLICE_X9Y56          LUT4 (Prop_lut4_I0_O)        0.306    36.347 r  top/mem_wb_0/g0_b0_i_1824/O
                         net (fo=1, routed)           0.490    36.837    top/mem_wb_0/g0_b0_i_1824_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.344 r  top/mem_wb_0/g0_b0_i_956/CO[3]
                         net (fo=1, routed)           0.000    37.344    top/mem_wb_0/g0_b0_i_956_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.458 r  top/mem_wb_0/g0_b0_i_506/CO[3]
                         net (fo=1, routed)           0.000    37.458    top/mem_wb_0/g0_b0_i_506_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.572 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          3.108    40.680    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X7Y69          LUT4 (Prop_lut4_I3_O)        0.124    40.804 r  top/mem_wb_0/g0_b0_i_258/O
                         net (fo=21, routed)          1.708    42.512    top/mem_wb_0/g0_b0_i_258_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I4_O)        0.124    42.636 r  top/mem_wb_0/g0_b0_i_8828/O
                         net (fo=1, routed)           0.154    42.790    top/mem_wb_0/g0_b0_i_8828_n_0
    SLICE_X11Y72         LUT5 (Prop_lut5_I4_O)        0.124    42.914 r  top/mem_wb_0/g0_b0_i_8792/O
                         net (fo=1, routed)           0.712    43.626    top/mem_wb_0/g0_b0_i_8792_n_0
    SLICE_X11Y71         LUT5 (Prop_lut5_I3_O)        0.124    43.750 r  top/mem_wb_0/g0_b0_i_8693/O
                         net (fo=4, routed)           0.970    44.720    top/mem_wb_0/g0_b0_i_8693_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124    44.844 r  top/mem_wb_0/g0_b0_i_8443/O
                         net (fo=1, routed)           0.665    45.510    top/mem_wb_0/g0_b0_i_8443_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124    45.634 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           1.033    46.667    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.124    46.791 r  top/mem_wb_0/g0_b0_i_7962/O
                         net (fo=1, routed)           0.580    47.371    top/mem_wb_0/g0_b0_i_7962_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.124    47.495 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.909    48.404    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X7Y71          LUT5 (Prop_lut5_I4_O)        0.124    48.528 r  top/mem_wb_0/g0_b0_i_5931/O
                         net (fo=4, routed)           0.844    49.372    top/mem_wb_0/g0_b0_i_5931_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124    49.496 r  top/mem_wb_0/g0_b0_i_5928/O
                         net (fo=4, routed)           1.038    50.534    top/mem_wb_0/g0_b0_i_5928_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I0_O)        0.124    50.658 r  top/mem_wb_0/g0_b0_i_4508/O
                         net (fo=1, routed)           0.945    51.602    top/mem_wb_0/g0_b0_i_4508_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I3_O)        0.124    51.726 r  top/mem_wb_0/g0_b0_i_3039/O
                         net (fo=4, routed)           0.744    52.470    top/mem_wb_0/g0_b0_i_3039_n_0
    SLICE_X7Y70          LUT5 (Prop_lut5_I4_O)        0.124    52.594 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           1.099    53.693    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X8Y70          LUT5 (Prop_lut5_I4_O)        0.124    53.817 r  top/mem_wb_0/g0_b0_i_1947/O
                         net (fo=4, routed)           0.967    54.784    top/mem_wb_0/g0_b0_i_1947_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I4_O)        0.124    54.908 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           0.816    55.724    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X8Y68          LUT5 (Prop_lut5_I4_O)        0.124    55.848 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.682    56.530    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X11Y67         LUT5 (Prop_lut5_I4_O)        0.124    56.654 r  top/mem_wb_0/g0_b0_i_539/O
                         net (fo=4, routed)           0.835    57.489    top/mem_wb_0/g0_b0_i_539_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    57.613 r  top/mem_wb_0/g0_b0_i_540/O
                         net (fo=1, routed)           0.653    58.266    top/mem_wb_0/g0_b0_i_540_n_0
    SLICE_X10Y66         LUT5 (Prop_lut5_I0_O)        0.124    58.390 r  top/mem_wb_0/g0_b0_i_256/O
                         net (fo=3, routed)           1.346    59.736    top/mem_wb_0/g0_b0_i_256_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.124    59.860 r  top/mem_wb_0/g0_b0_i_121/O
                         net (fo=4, routed)           1.191    61.051    top/mem_wb_0/g0_b0_i_121_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.124    61.175 r  top/mem_wb_0/g0_b0_i_67/O
                         net (fo=1, routed)           0.713    61.888    top/mem_wb_0/g0_b0_i_67_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.124    62.012 r  top/mem_wb_0/g0_b0_i_17/O
                         net (fo=1, routed)           0.952    62.964    top/mem_wb_0/g0_b0_i_17_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    63.088 r  top/mem_wb_0/g0_b0_i_3/O
                         net (fo=8, routed)           1.877    64.965    im/n_array[2]
    SLICE_X64Y67         LUT6 (Prop_lut6_I2_O)        0.124    65.089 r  im/g0_b5/O
                         net (fo=2, routed)           2.041    67.130    D3_OBUF
    D3                   OBUF (Prop_obuf_I_O)         3.543    70.673 r  D3_OBUF_inst/O
                         net (fo=0)                   0.000    70.673    D3
    D3                                                                r  D3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        70.672ns  (logic 13.242ns (18.737%)  route 57.431ns (81.263%))
  Logic Levels:           51  (CARRY4=15 FDCE=1 LUT3=4 LUT4=3 LUT5=18 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[2]/C
    SLICE_X29Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top/mem_wb_0/rd_index_out_reg[2]/Q
                         net (fo=51, routed)          3.523     3.979    top/mem_wb_0/MEM_WB_WB_rd_index[2]
    SLICE_X41Y14         LUT5 (Prop_lut5_I2_O)        0.124     4.103 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         7.682    11.785    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124    11.909 r  top/mem_wb_0/g0_b0_i_1743/O
                         net (fo=126, routed)         5.144    17.053    top/mem_wb_0/g0_b0_i_1743_n_0
    SLICE_X14Y29         LUT3 (Prop_lut3_I1_O)        0.124    17.177 r  top/mem_wb_0/g0_b0_i_929/O
                         net (fo=77, routed)          5.817    22.994    top/mem_wb_0/im/p_0_in[9]
    SLICE_X30Y40         LUT6 (Prop_lut6_I4_O)        0.124    23.118 r  top/mem_wb_0/g0_b0_i_7043/O
                         net (fo=1, routed)           0.000    23.118    top/mem_wb_0/g0_b0_i_7043_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.651 r  top/mem_wb_0/g0_b0_i_5803/CO[3]
                         net (fo=1, routed)           0.000    23.651    top/mem_wb_0/g0_b0_i_5803_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.768 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    23.768    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.007 r  top/mem_wb_0/g0_b0_i_2866/O[2]
                         net (fo=3, routed)           0.826    24.833    top/mem_wb_0/g0_b0_i_2866_n_5
    SLICE_X32Y41         LUT3 (Prop_lut3_I2_O)        0.301    25.134 r  top/mem_wb_0/g0_b0_i_2864/O
                         net (fo=2, routed)           0.678    25.812    top/mem_wb_0/g0_b0_i_2864_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I0_O)        0.124    25.936 r  top/mem_wb_0/g0_b0_i_1724/O
                         net (fo=2, routed)           1.171    27.106    top/mem_wb_0/g0_b0_i_1724_n_0
    SLICE_X31Y43         LUT5 (Prop_lut5_I0_O)        0.124    27.230 r  top/mem_wb_0/g0_b0_i_1728/O
                         net (fo=1, routed)           0.000    27.230    top/mem_wb_0/g0_b0_i_1728_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.628 r  top/mem_wb_0/g0_b0_i_919/CO[3]
                         net (fo=1, routed)           0.000    27.628    top/mem_wb_0/g0_b0_i_919_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.742 r  top/mem_wb_0/g0_b0_i_495/CO[3]
                         net (fo=1, routed)           0.000    27.742    top/mem_wb_0/g0_b0_i_495_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.856 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.856    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.970    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.304 f  top/mem_wb_0/g0_b0_i_1039/O[1]
                         net (fo=20, routed)          2.251    30.556    top/mem_wb_0/g0_b0_i_1039_n_6
    SLICE_X8Y60          LUT3 (Prop_lut3_I0_O)        0.303    30.859 r  top/mem_wb_0/g0_b0_i_7935/O
                         net (fo=1, routed)           0.710    31.569    top/mem_wb_0/g0_b0_i_7935_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.954 r  top/mem_wb_0/g0_b0_i_7052/CO[3]
                         net (fo=1, routed)           0.000    31.954    top/mem_wb_0/g0_b0_i_7052_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.288 r  top/mem_wb_0/g0_b0_i_5832/O[1]
                         net (fo=3, routed)           0.863    33.151    top/mem_wb_0/g0_b0_i_5832_n_6
    SLICE_X8Y60          LUT3 (Prop_lut3_I1_O)        0.303    33.454 r  top/mem_wb_0/g0_b0_i_4378/O
                         net (fo=1, routed)           0.545    33.999    top/mem_wb_0/g0_b0_i_4378_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.549 r  top/mem_wb_0/g0_b0_i_2902/CO[3]
                         net (fo=1, routed)           0.000    34.549    top/mem_wb_0/g0_b0_i_2902_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.872 r  top/mem_wb_0/g0_b0_i_1797/O[1]
                         net (fo=3, routed)           1.169    36.041    top/mem_wb_0/g0_b0_i_1797_n_6
    SLICE_X9Y56          LUT4 (Prop_lut4_I0_O)        0.306    36.347 r  top/mem_wb_0/g0_b0_i_1824/O
                         net (fo=1, routed)           0.490    36.837    top/mem_wb_0/g0_b0_i_1824_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.344 r  top/mem_wb_0/g0_b0_i_956/CO[3]
                         net (fo=1, routed)           0.000    37.344    top/mem_wb_0/g0_b0_i_956_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.458 r  top/mem_wb_0/g0_b0_i_506/CO[3]
                         net (fo=1, routed)           0.000    37.458    top/mem_wb_0/g0_b0_i_506_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.572 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          3.108    40.680    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X7Y69          LUT4 (Prop_lut4_I3_O)        0.124    40.804 r  top/mem_wb_0/g0_b0_i_258/O
                         net (fo=21, routed)          1.708    42.512    top/mem_wb_0/g0_b0_i_258_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I4_O)        0.124    42.636 r  top/mem_wb_0/g0_b0_i_8828/O
                         net (fo=1, routed)           0.154    42.790    top/mem_wb_0/g0_b0_i_8828_n_0
    SLICE_X11Y72         LUT5 (Prop_lut5_I4_O)        0.124    42.914 r  top/mem_wb_0/g0_b0_i_8792/O
                         net (fo=1, routed)           0.712    43.626    top/mem_wb_0/g0_b0_i_8792_n_0
    SLICE_X11Y71         LUT5 (Prop_lut5_I3_O)        0.124    43.750 r  top/mem_wb_0/g0_b0_i_8693/O
                         net (fo=4, routed)           0.970    44.720    top/mem_wb_0/g0_b0_i_8693_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124    44.844 r  top/mem_wb_0/g0_b0_i_8443/O
                         net (fo=1, routed)           0.665    45.510    top/mem_wb_0/g0_b0_i_8443_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124    45.634 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           1.033    46.667    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.124    46.791 r  top/mem_wb_0/g0_b0_i_7962/O
                         net (fo=1, routed)           0.580    47.371    top/mem_wb_0/g0_b0_i_7962_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.124    47.495 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.909    48.404    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X7Y71          LUT5 (Prop_lut5_I4_O)        0.124    48.528 r  top/mem_wb_0/g0_b0_i_5931/O
                         net (fo=4, routed)           0.844    49.372    top/mem_wb_0/g0_b0_i_5931_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124    49.496 r  top/mem_wb_0/g0_b0_i_5928/O
                         net (fo=4, routed)           1.038    50.534    top/mem_wb_0/g0_b0_i_5928_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I0_O)        0.124    50.658 r  top/mem_wb_0/g0_b0_i_4508/O
                         net (fo=1, routed)           0.945    51.602    top/mem_wb_0/g0_b0_i_4508_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I3_O)        0.124    51.726 r  top/mem_wb_0/g0_b0_i_3039/O
                         net (fo=4, routed)           0.744    52.470    top/mem_wb_0/g0_b0_i_3039_n_0
    SLICE_X7Y70          LUT5 (Prop_lut5_I4_O)        0.124    52.594 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           1.099    53.693    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X8Y70          LUT5 (Prop_lut5_I4_O)        0.124    53.817 r  top/mem_wb_0/g0_b0_i_1947/O
                         net (fo=4, routed)           0.967    54.784    top/mem_wb_0/g0_b0_i_1947_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I4_O)        0.124    54.908 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           0.816    55.724    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X8Y68          LUT5 (Prop_lut5_I4_O)        0.124    55.848 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.682    56.530    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X11Y67         LUT5 (Prop_lut5_I4_O)        0.124    56.654 r  top/mem_wb_0/g0_b0_i_539/O
                         net (fo=4, routed)           0.835    57.489    top/mem_wb_0/g0_b0_i_539_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    57.613 r  top/mem_wb_0/g0_b0_i_540/O
                         net (fo=1, routed)           0.653    58.266    top/mem_wb_0/g0_b0_i_540_n_0
    SLICE_X10Y66         LUT5 (Prop_lut5_I0_O)        0.124    58.390 r  top/mem_wb_0/g0_b0_i_256/O
                         net (fo=3, routed)           1.346    59.736    top/mem_wb_0/g0_b0_i_256_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.124    59.860 r  top/mem_wb_0/g0_b0_i_121/O
                         net (fo=4, routed)           1.191    61.051    top/mem_wb_0/g0_b0_i_121_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.124    61.175 r  top/mem_wb_0/g0_b0_i_67/O
                         net (fo=1, routed)           0.713    61.888    top/mem_wb_0/g0_b0_i_67_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.124    62.012 r  top/mem_wb_0/g0_b0_i_17/O
                         net (fo=1, routed)           0.952    62.964    top/mem_wb_0/g0_b0_i_17_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    63.088 r  top/mem_wb_0/g0_b0_i_3/O
                         net (fo=8, routed)           1.599    64.687    im/n_array[2]
    SLICE_X65Y67         LUT6 (Prop_lut6_I2_O)        0.124    64.811 r  im/g0_b7/O
                         net (fo=2, routed)           2.299    67.110    D4_OBUF
    B4                   OBUF (Prop_obuf_I_O)         3.563    70.673 r  B4_OBUF_inst/O
                         net (fo=0)                   0.000    70.673    B4
    B4                                                                r  B4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        70.642ns  (logic 13.224ns (18.720%)  route 57.417ns (81.280%))
  Logic Levels:           51  (CARRY4=15 FDCE=1 LUT3=4 LUT4=3 LUT5=18 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[2]/C
    SLICE_X29Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top/mem_wb_0/rd_index_out_reg[2]/Q
                         net (fo=51, routed)          3.523     3.979    top/mem_wb_0/MEM_WB_WB_rd_index[2]
    SLICE_X41Y14         LUT5 (Prop_lut5_I2_O)        0.124     4.103 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         7.682    11.785    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124    11.909 r  top/mem_wb_0/g0_b0_i_1743/O
                         net (fo=126, routed)         5.144    17.053    top/mem_wb_0/g0_b0_i_1743_n_0
    SLICE_X14Y29         LUT3 (Prop_lut3_I1_O)        0.124    17.177 r  top/mem_wb_0/g0_b0_i_929/O
                         net (fo=77, routed)          5.817    22.994    top/mem_wb_0/im/p_0_in[9]
    SLICE_X30Y40         LUT6 (Prop_lut6_I4_O)        0.124    23.118 r  top/mem_wb_0/g0_b0_i_7043/O
                         net (fo=1, routed)           0.000    23.118    top/mem_wb_0/g0_b0_i_7043_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.651 r  top/mem_wb_0/g0_b0_i_5803/CO[3]
                         net (fo=1, routed)           0.000    23.651    top/mem_wb_0/g0_b0_i_5803_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.768 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    23.768    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.007 r  top/mem_wb_0/g0_b0_i_2866/O[2]
                         net (fo=3, routed)           0.826    24.833    top/mem_wb_0/g0_b0_i_2866_n_5
    SLICE_X32Y41         LUT3 (Prop_lut3_I2_O)        0.301    25.134 r  top/mem_wb_0/g0_b0_i_2864/O
                         net (fo=2, routed)           0.678    25.812    top/mem_wb_0/g0_b0_i_2864_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I0_O)        0.124    25.936 r  top/mem_wb_0/g0_b0_i_1724/O
                         net (fo=2, routed)           1.171    27.106    top/mem_wb_0/g0_b0_i_1724_n_0
    SLICE_X31Y43         LUT5 (Prop_lut5_I0_O)        0.124    27.230 r  top/mem_wb_0/g0_b0_i_1728/O
                         net (fo=1, routed)           0.000    27.230    top/mem_wb_0/g0_b0_i_1728_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.628 r  top/mem_wb_0/g0_b0_i_919/CO[3]
                         net (fo=1, routed)           0.000    27.628    top/mem_wb_0/g0_b0_i_919_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.742 r  top/mem_wb_0/g0_b0_i_495/CO[3]
                         net (fo=1, routed)           0.000    27.742    top/mem_wb_0/g0_b0_i_495_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.856 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.856    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.970    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.304 f  top/mem_wb_0/g0_b0_i_1039/O[1]
                         net (fo=20, routed)          2.251    30.556    top/mem_wb_0/g0_b0_i_1039_n_6
    SLICE_X8Y60          LUT3 (Prop_lut3_I0_O)        0.303    30.859 r  top/mem_wb_0/g0_b0_i_7935/O
                         net (fo=1, routed)           0.710    31.569    top/mem_wb_0/g0_b0_i_7935_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.954 r  top/mem_wb_0/g0_b0_i_7052/CO[3]
                         net (fo=1, routed)           0.000    31.954    top/mem_wb_0/g0_b0_i_7052_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.288 r  top/mem_wb_0/g0_b0_i_5832/O[1]
                         net (fo=3, routed)           0.863    33.151    top/mem_wb_0/g0_b0_i_5832_n_6
    SLICE_X8Y60          LUT3 (Prop_lut3_I1_O)        0.303    33.454 r  top/mem_wb_0/g0_b0_i_4378/O
                         net (fo=1, routed)           0.545    33.999    top/mem_wb_0/g0_b0_i_4378_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.549 r  top/mem_wb_0/g0_b0_i_2902/CO[3]
                         net (fo=1, routed)           0.000    34.549    top/mem_wb_0/g0_b0_i_2902_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.872 r  top/mem_wb_0/g0_b0_i_1797/O[1]
                         net (fo=3, routed)           1.169    36.041    top/mem_wb_0/g0_b0_i_1797_n_6
    SLICE_X9Y56          LUT4 (Prop_lut4_I0_O)        0.306    36.347 r  top/mem_wb_0/g0_b0_i_1824/O
                         net (fo=1, routed)           0.490    36.837    top/mem_wb_0/g0_b0_i_1824_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.344 r  top/mem_wb_0/g0_b0_i_956/CO[3]
                         net (fo=1, routed)           0.000    37.344    top/mem_wb_0/g0_b0_i_956_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.458 r  top/mem_wb_0/g0_b0_i_506/CO[3]
                         net (fo=1, routed)           0.000    37.458    top/mem_wb_0/g0_b0_i_506_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.572 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          3.108    40.680    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X7Y69          LUT4 (Prop_lut4_I3_O)        0.124    40.804 r  top/mem_wb_0/g0_b0_i_258/O
                         net (fo=21, routed)          1.708    42.512    top/mem_wb_0/g0_b0_i_258_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I4_O)        0.124    42.636 r  top/mem_wb_0/g0_b0_i_8828/O
                         net (fo=1, routed)           0.154    42.790    top/mem_wb_0/g0_b0_i_8828_n_0
    SLICE_X11Y72         LUT5 (Prop_lut5_I4_O)        0.124    42.914 r  top/mem_wb_0/g0_b0_i_8792/O
                         net (fo=1, routed)           0.712    43.626    top/mem_wb_0/g0_b0_i_8792_n_0
    SLICE_X11Y71         LUT5 (Prop_lut5_I3_O)        0.124    43.750 r  top/mem_wb_0/g0_b0_i_8693/O
                         net (fo=4, routed)           0.970    44.720    top/mem_wb_0/g0_b0_i_8693_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124    44.844 r  top/mem_wb_0/g0_b0_i_8443/O
                         net (fo=1, routed)           0.665    45.510    top/mem_wb_0/g0_b0_i_8443_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124    45.634 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           1.033    46.667    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.124    46.791 r  top/mem_wb_0/g0_b0_i_7962/O
                         net (fo=1, routed)           0.580    47.371    top/mem_wb_0/g0_b0_i_7962_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.124    47.495 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.909    48.404    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X7Y71          LUT5 (Prop_lut5_I4_O)        0.124    48.528 r  top/mem_wb_0/g0_b0_i_5931/O
                         net (fo=4, routed)           0.844    49.372    top/mem_wb_0/g0_b0_i_5931_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124    49.496 r  top/mem_wb_0/g0_b0_i_5928/O
                         net (fo=4, routed)           1.038    50.534    top/mem_wb_0/g0_b0_i_5928_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I0_O)        0.124    50.658 r  top/mem_wb_0/g0_b0_i_4508/O
                         net (fo=1, routed)           0.945    51.602    top/mem_wb_0/g0_b0_i_4508_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I3_O)        0.124    51.726 r  top/mem_wb_0/g0_b0_i_3039/O
                         net (fo=4, routed)           0.744    52.470    top/mem_wb_0/g0_b0_i_3039_n_0
    SLICE_X7Y70          LUT5 (Prop_lut5_I4_O)        0.124    52.594 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           1.099    53.693    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X8Y70          LUT5 (Prop_lut5_I4_O)        0.124    53.817 r  top/mem_wb_0/g0_b0_i_1947/O
                         net (fo=4, routed)           0.967    54.784    top/mem_wb_0/g0_b0_i_1947_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I4_O)        0.124    54.908 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           0.816    55.724    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X8Y68          LUT5 (Prop_lut5_I4_O)        0.124    55.848 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.682    56.530    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X11Y67         LUT5 (Prop_lut5_I4_O)        0.124    56.654 r  top/mem_wb_0/g0_b0_i_539/O
                         net (fo=4, routed)           0.835    57.489    top/mem_wb_0/g0_b0_i_539_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    57.613 r  top/mem_wb_0/g0_b0_i_540/O
                         net (fo=1, routed)           0.653    58.266    top/mem_wb_0/g0_b0_i_540_n_0
    SLICE_X10Y66         LUT5 (Prop_lut5_I0_O)        0.124    58.390 r  top/mem_wb_0/g0_b0_i_256/O
                         net (fo=3, routed)           1.346    59.736    top/mem_wb_0/g0_b0_i_256_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.124    59.860 r  top/mem_wb_0/g0_b0_i_121/O
                         net (fo=4, routed)           1.191    61.051    top/mem_wb_0/g0_b0_i_121_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.124    61.175 r  top/mem_wb_0/g0_b0_i_67/O
                         net (fo=1, routed)           0.713    61.888    top/mem_wb_0/g0_b0_i_67_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.124    62.012 r  top/mem_wb_0/g0_b0_i_17/O
                         net (fo=1, routed)           0.952    62.964    top/mem_wb_0/g0_b0_i_17_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    63.088 r  top/mem_wb_0/g0_b0_i_3/O
                         net (fo=8, routed)           1.681    64.769    im/n_array[2]
    SLICE_X65Y67         LUT6 (Prop_lut6_I2_O)        0.124    64.893 r  im/g0_b0/O
                         net (fo=2, routed)           2.204    67.096    H2_OBUF
    D5                   OBUF (Prop_obuf_I_O)         3.545    70.642 r  D5_OBUF_inst/O
                         net (fo=0)                   0.000    70.642    D5
    D5                                                                r  D5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        70.580ns  (logic 13.239ns (18.758%)  route 57.340ns (81.242%))
  Logic Levels:           51  (CARRY4=15 FDCE=1 LUT3=4 LUT4=3 LUT5=18 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[2]/C
    SLICE_X29Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top/mem_wb_0/rd_index_out_reg[2]/Q
                         net (fo=51, routed)          3.523     3.979    top/mem_wb_0/MEM_WB_WB_rd_index[2]
    SLICE_X41Y14         LUT5 (Prop_lut5_I2_O)        0.124     4.103 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         7.682    11.785    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124    11.909 r  top/mem_wb_0/g0_b0_i_1743/O
                         net (fo=126, routed)         5.144    17.053    top/mem_wb_0/g0_b0_i_1743_n_0
    SLICE_X14Y29         LUT3 (Prop_lut3_I1_O)        0.124    17.177 r  top/mem_wb_0/g0_b0_i_929/O
                         net (fo=77, routed)          5.817    22.994    top/mem_wb_0/im/p_0_in[9]
    SLICE_X30Y40         LUT6 (Prop_lut6_I4_O)        0.124    23.118 r  top/mem_wb_0/g0_b0_i_7043/O
                         net (fo=1, routed)           0.000    23.118    top/mem_wb_0/g0_b0_i_7043_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.651 r  top/mem_wb_0/g0_b0_i_5803/CO[3]
                         net (fo=1, routed)           0.000    23.651    top/mem_wb_0/g0_b0_i_5803_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.768 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    23.768    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.007 r  top/mem_wb_0/g0_b0_i_2866/O[2]
                         net (fo=3, routed)           0.826    24.833    top/mem_wb_0/g0_b0_i_2866_n_5
    SLICE_X32Y41         LUT3 (Prop_lut3_I2_O)        0.301    25.134 r  top/mem_wb_0/g0_b0_i_2864/O
                         net (fo=2, routed)           0.678    25.812    top/mem_wb_0/g0_b0_i_2864_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I0_O)        0.124    25.936 r  top/mem_wb_0/g0_b0_i_1724/O
                         net (fo=2, routed)           1.171    27.106    top/mem_wb_0/g0_b0_i_1724_n_0
    SLICE_X31Y43         LUT5 (Prop_lut5_I0_O)        0.124    27.230 r  top/mem_wb_0/g0_b0_i_1728/O
                         net (fo=1, routed)           0.000    27.230    top/mem_wb_0/g0_b0_i_1728_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.628 r  top/mem_wb_0/g0_b0_i_919/CO[3]
                         net (fo=1, routed)           0.000    27.628    top/mem_wb_0/g0_b0_i_919_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.742 r  top/mem_wb_0/g0_b0_i_495/CO[3]
                         net (fo=1, routed)           0.000    27.742    top/mem_wb_0/g0_b0_i_495_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.856 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.856    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.970    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.304 f  top/mem_wb_0/g0_b0_i_1039/O[1]
                         net (fo=20, routed)          2.251    30.556    top/mem_wb_0/g0_b0_i_1039_n_6
    SLICE_X8Y60          LUT3 (Prop_lut3_I0_O)        0.303    30.859 r  top/mem_wb_0/g0_b0_i_7935/O
                         net (fo=1, routed)           0.710    31.569    top/mem_wb_0/g0_b0_i_7935_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.954 r  top/mem_wb_0/g0_b0_i_7052/CO[3]
                         net (fo=1, routed)           0.000    31.954    top/mem_wb_0/g0_b0_i_7052_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.288 r  top/mem_wb_0/g0_b0_i_5832/O[1]
                         net (fo=3, routed)           0.863    33.151    top/mem_wb_0/g0_b0_i_5832_n_6
    SLICE_X8Y60          LUT3 (Prop_lut3_I1_O)        0.303    33.454 r  top/mem_wb_0/g0_b0_i_4378/O
                         net (fo=1, routed)           0.545    33.999    top/mem_wb_0/g0_b0_i_4378_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.549 r  top/mem_wb_0/g0_b0_i_2902/CO[3]
                         net (fo=1, routed)           0.000    34.549    top/mem_wb_0/g0_b0_i_2902_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.872 r  top/mem_wb_0/g0_b0_i_1797/O[1]
                         net (fo=3, routed)           1.169    36.041    top/mem_wb_0/g0_b0_i_1797_n_6
    SLICE_X9Y56          LUT4 (Prop_lut4_I0_O)        0.306    36.347 r  top/mem_wb_0/g0_b0_i_1824/O
                         net (fo=1, routed)           0.490    36.837    top/mem_wb_0/g0_b0_i_1824_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.344 r  top/mem_wb_0/g0_b0_i_956/CO[3]
                         net (fo=1, routed)           0.000    37.344    top/mem_wb_0/g0_b0_i_956_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.458 r  top/mem_wb_0/g0_b0_i_506/CO[3]
                         net (fo=1, routed)           0.000    37.458    top/mem_wb_0/g0_b0_i_506_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.572 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          3.108    40.680    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X7Y69          LUT4 (Prop_lut4_I3_O)        0.124    40.804 r  top/mem_wb_0/g0_b0_i_258/O
                         net (fo=21, routed)          1.708    42.512    top/mem_wb_0/g0_b0_i_258_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I4_O)        0.124    42.636 r  top/mem_wb_0/g0_b0_i_8828/O
                         net (fo=1, routed)           0.154    42.790    top/mem_wb_0/g0_b0_i_8828_n_0
    SLICE_X11Y72         LUT5 (Prop_lut5_I4_O)        0.124    42.914 r  top/mem_wb_0/g0_b0_i_8792/O
                         net (fo=1, routed)           0.712    43.626    top/mem_wb_0/g0_b0_i_8792_n_0
    SLICE_X11Y71         LUT5 (Prop_lut5_I3_O)        0.124    43.750 r  top/mem_wb_0/g0_b0_i_8693/O
                         net (fo=4, routed)           0.970    44.720    top/mem_wb_0/g0_b0_i_8693_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124    44.844 r  top/mem_wb_0/g0_b0_i_8443/O
                         net (fo=1, routed)           0.665    45.510    top/mem_wb_0/g0_b0_i_8443_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124    45.634 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           1.033    46.667    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.124    46.791 r  top/mem_wb_0/g0_b0_i_7962/O
                         net (fo=1, routed)           0.580    47.371    top/mem_wb_0/g0_b0_i_7962_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.124    47.495 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.909    48.404    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X7Y71          LUT5 (Prop_lut5_I4_O)        0.124    48.528 r  top/mem_wb_0/g0_b0_i_5931/O
                         net (fo=4, routed)           0.844    49.372    top/mem_wb_0/g0_b0_i_5931_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124    49.496 r  top/mem_wb_0/g0_b0_i_5928/O
                         net (fo=4, routed)           1.038    50.534    top/mem_wb_0/g0_b0_i_5928_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I0_O)        0.124    50.658 r  top/mem_wb_0/g0_b0_i_4508/O
                         net (fo=1, routed)           0.945    51.602    top/mem_wb_0/g0_b0_i_4508_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I3_O)        0.124    51.726 r  top/mem_wb_0/g0_b0_i_3039/O
                         net (fo=4, routed)           0.744    52.470    top/mem_wb_0/g0_b0_i_3039_n_0
    SLICE_X7Y70          LUT5 (Prop_lut5_I4_O)        0.124    52.594 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           1.099    53.693    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X8Y70          LUT5 (Prop_lut5_I4_O)        0.124    53.817 r  top/mem_wb_0/g0_b0_i_1947/O
                         net (fo=4, routed)           0.967    54.784    top/mem_wb_0/g0_b0_i_1947_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I4_O)        0.124    54.908 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           0.816    55.724    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X8Y68          LUT5 (Prop_lut5_I4_O)        0.124    55.848 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.682    56.530    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X11Y67         LUT5 (Prop_lut5_I4_O)        0.124    56.654 r  top/mem_wb_0/g0_b0_i_539/O
                         net (fo=4, routed)           0.835    57.489    top/mem_wb_0/g0_b0_i_539_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    57.613 r  top/mem_wb_0/g0_b0_i_540/O
                         net (fo=1, routed)           0.653    58.266    top/mem_wb_0/g0_b0_i_540_n_0
    SLICE_X10Y66         LUT5 (Prop_lut5_I0_O)        0.124    58.390 r  top/mem_wb_0/g0_b0_i_256/O
                         net (fo=3, routed)           1.346    59.736    top/mem_wb_0/g0_b0_i_256_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.124    59.860 r  top/mem_wb_0/g0_b0_i_121/O
                         net (fo=4, routed)           1.191    61.051    top/mem_wb_0/g0_b0_i_121_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.124    61.175 r  top/mem_wb_0/g0_b0_i_67/O
                         net (fo=1, routed)           0.713    61.888    top/mem_wb_0/g0_b0_i_67_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.124    62.012 r  top/mem_wb_0/g0_b0_i_17/O
                         net (fo=1, routed)           0.952    62.964    top/mem_wb_0/g0_b0_i_17_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    63.088 r  top/mem_wb_0/g0_b0_i_3/O
                         net (fo=8, routed)           1.707    64.795    im/n_array[2]
    SLICE_X64Y67         LUT6 (Prop_lut6_I2_O)        0.124    64.919 r  im/g0_b3/O
                         net (fo=2, routed)           2.101    67.019    F3_OBUF
    A1                   OBUF (Prop_obuf_I_O)         3.560    70.580 r  A1_OBUF_inst/O
                         net (fo=0)                   0.000    70.580    A1
    A1                                                                r  A1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        70.516ns  (logic 13.225ns (18.755%)  route 57.291ns (81.245%))
  Logic Levels:           51  (CARRY4=15 FDCE=1 LUT3=4 LUT4=3 LUT5=18 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[2]/C
    SLICE_X29Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top/mem_wb_0/rd_index_out_reg[2]/Q
                         net (fo=51, routed)          3.523     3.979    top/mem_wb_0/MEM_WB_WB_rd_index[2]
    SLICE_X41Y14         LUT5 (Prop_lut5_I2_O)        0.124     4.103 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         7.682    11.785    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124    11.909 r  top/mem_wb_0/g0_b0_i_1743/O
                         net (fo=126, routed)         5.144    17.053    top/mem_wb_0/g0_b0_i_1743_n_0
    SLICE_X14Y29         LUT3 (Prop_lut3_I1_O)        0.124    17.177 r  top/mem_wb_0/g0_b0_i_929/O
                         net (fo=77, routed)          5.817    22.994    top/mem_wb_0/im/p_0_in[9]
    SLICE_X30Y40         LUT6 (Prop_lut6_I4_O)        0.124    23.118 r  top/mem_wb_0/g0_b0_i_7043/O
                         net (fo=1, routed)           0.000    23.118    top/mem_wb_0/g0_b0_i_7043_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.651 r  top/mem_wb_0/g0_b0_i_5803/CO[3]
                         net (fo=1, routed)           0.000    23.651    top/mem_wb_0/g0_b0_i_5803_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.768 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    23.768    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.007 r  top/mem_wb_0/g0_b0_i_2866/O[2]
                         net (fo=3, routed)           0.826    24.833    top/mem_wb_0/g0_b0_i_2866_n_5
    SLICE_X32Y41         LUT3 (Prop_lut3_I2_O)        0.301    25.134 r  top/mem_wb_0/g0_b0_i_2864/O
                         net (fo=2, routed)           0.678    25.812    top/mem_wb_0/g0_b0_i_2864_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I0_O)        0.124    25.936 r  top/mem_wb_0/g0_b0_i_1724/O
                         net (fo=2, routed)           1.171    27.106    top/mem_wb_0/g0_b0_i_1724_n_0
    SLICE_X31Y43         LUT5 (Prop_lut5_I0_O)        0.124    27.230 r  top/mem_wb_0/g0_b0_i_1728/O
                         net (fo=1, routed)           0.000    27.230    top/mem_wb_0/g0_b0_i_1728_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.628 r  top/mem_wb_0/g0_b0_i_919/CO[3]
                         net (fo=1, routed)           0.000    27.628    top/mem_wb_0/g0_b0_i_919_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.742 r  top/mem_wb_0/g0_b0_i_495/CO[3]
                         net (fo=1, routed)           0.000    27.742    top/mem_wb_0/g0_b0_i_495_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.856 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.856    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.970    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.304 f  top/mem_wb_0/g0_b0_i_1039/O[1]
                         net (fo=20, routed)          2.251    30.556    top/mem_wb_0/g0_b0_i_1039_n_6
    SLICE_X8Y60          LUT3 (Prop_lut3_I0_O)        0.303    30.859 r  top/mem_wb_0/g0_b0_i_7935/O
                         net (fo=1, routed)           0.710    31.569    top/mem_wb_0/g0_b0_i_7935_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.954 r  top/mem_wb_0/g0_b0_i_7052/CO[3]
                         net (fo=1, routed)           0.000    31.954    top/mem_wb_0/g0_b0_i_7052_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.288 r  top/mem_wb_0/g0_b0_i_5832/O[1]
                         net (fo=3, routed)           0.863    33.151    top/mem_wb_0/g0_b0_i_5832_n_6
    SLICE_X8Y60          LUT3 (Prop_lut3_I1_O)        0.303    33.454 r  top/mem_wb_0/g0_b0_i_4378/O
                         net (fo=1, routed)           0.545    33.999    top/mem_wb_0/g0_b0_i_4378_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.549 r  top/mem_wb_0/g0_b0_i_2902/CO[3]
                         net (fo=1, routed)           0.000    34.549    top/mem_wb_0/g0_b0_i_2902_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.872 r  top/mem_wb_0/g0_b0_i_1797/O[1]
                         net (fo=3, routed)           1.169    36.041    top/mem_wb_0/g0_b0_i_1797_n_6
    SLICE_X9Y56          LUT4 (Prop_lut4_I0_O)        0.306    36.347 r  top/mem_wb_0/g0_b0_i_1824/O
                         net (fo=1, routed)           0.490    36.837    top/mem_wb_0/g0_b0_i_1824_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.344 r  top/mem_wb_0/g0_b0_i_956/CO[3]
                         net (fo=1, routed)           0.000    37.344    top/mem_wb_0/g0_b0_i_956_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.458 r  top/mem_wb_0/g0_b0_i_506/CO[3]
                         net (fo=1, routed)           0.000    37.458    top/mem_wb_0/g0_b0_i_506_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.572 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          3.108    40.680    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X7Y69          LUT4 (Prop_lut4_I3_O)        0.124    40.804 r  top/mem_wb_0/g0_b0_i_258/O
                         net (fo=21, routed)          1.708    42.512    top/mem_wb_0/g0_b0_i_258_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I4_O)        0.124    42.636 r  top/mem_wb_0/g0_b0_i_8828/O
                         net (fo=1, routed)           0.154    42.790    top/mem_wb_0/g0_b0_i_8828_n_0
    SLICE_X11Y72         LUT5 (Prop_lut5_I4_O)        0.124    42.914 r  top/mem_wb_0/g0_b0_i_8792/O
                         net (fo=1, routed)           0.712    43.626    top/mem_wb_0/g0_b0_i_8792_n_0
    SLICE_X11Y71         LUT5 (Prop_lut5_I3_O)        0.124    43.750 r  top/mem_wb_0/g0_b0_i_8693/O
                         net (fo=4, routed)           0.970    44.720    top/mem_wb_0/g0_b0_i_8693_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124    44.844 r  top/mem_wb_0/g0_b0_i_8443/O
                         net (fo=1, routed)           0.665    45.510    top/mem_wb_0/g0_b0_i_8443_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124    45.634 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           1.033    46.667    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.124    46.791 r  top/mem_wb_0/g0_b0_i_7962/O
                         net (fo=1, routed)           0.580    47.371    top/mem_wb_0/g0_b0_i_7962_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.124    47.495 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.909    48.404    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X7Y71          LUT5 (Prop_lut5_I4_O)        0.124    48.528 r  top/mem_wb_0/g0_b0_i_5931/O
                         net (fo=4, routed)           0.844    49.372    top/mem_wb_0/g0_b0_i_5931_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124    49.496 r  top/mem_wb_0/g0_b0_i_5928/O
                         net (fo=4, routed)           1.038    50.534    top/mem_wb_0/g0_b0_i_5928_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I0_O)        0.124    50.658 r  top/mem_wb_0/g0_b0_i_4508/O
                         net (fo=1, routed)           0.945    51.602    top/mem_wb_0/g0_b0_i_4508_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I3_O)        0.124    51.726 r  top/mem_wb_0/g0_b0_i_3039/O
                         net (fo=4, routed)           0.744    52.470    top/mem_wb_0/g0_b0_i_3039_n_0
    SLICE_X7Y70          LUT5 (Prop_lut5_I4_O)        0.124    52.594 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           1.099    53.693    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X8Y70          LUT5 (Prop_lut5_I4_O)        0.124    53.817 r  top/mem_wb_0/g0_b0_i_1947/O
                         net (fo=4, routed)           0.967    54.784    top/mem_wb_0/g0_b0_i_1947_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I4_O)        0.124    54.908 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           0.816    55.724    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X8Y68          LUT5 (Prop_lut5_I4_O)        0.124    55.848 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.682    56.530    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X11Y67         LUT5 (Prop_lut5_I4_O)        0.124    56.654 r  top/mem_wb_0/g0_b0_i_539/O
                         net (fo=4, routed)           0.835    57.489    top/mem_wb_0/g0_b0_i_539_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    57.613 r  top/mem_wb_0/g0_b0_i_540/O
                         net (fo=1, routed)           0.653    58.266    top/mem_wb_0/g0_b0_i_540_n_0
    SLICE_X10Y66         LUT5 (Prop_lut5_I0_O)        0.124    58.390 r  top/mem_wb_0/g0_b0_i_256/O
                         net (fo=3, routed)           1.346    59.736    top/mem_wb_0/g0_b0_i_256_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.124    59.860 r  top/mem_wb_0/g0_b0_i_121/O
                         net (fo=4, routed)           1.191    61.051    top/mem_wb_0/g0_b0_i_121_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.124    61.175 r  top/mem_wb_0/g0_b0_i_67/O
                         net (fo=1, routed)           0.713    61.888    top/mem_wb_0/g0_b0_i_67_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.124    62.012 r  top/mem_wb_0/g0_b0_i_17/O
                         net (fo=1, routed)           0.952    62.964    top/mem_wb_0/g0_b0_i_17_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    63.088 r  top/mem_wb_0/g0_b0_i_3/O
                         net (fo=8, routed)           1.599    64.687    im/n_array[2]
    SLICE_X65Y67         LUT6 (Prop_lut6_I2_O)        0.124    64.811 r  im/g0_b7/O
                         net (fo=2, routed)           2.159    66.970    D4_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.546    70.516 r  D4_OBUF_inst/O
                         net (fo=0)                   0.000    70.516    D4
    D4                                                                r  D4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            F4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        70.487ns  (logic 13.214ns (18.747%)  route 57.273ns (81.253%))
  Logic Levels:           51  (CARRY4=15 FDCE=1 LUT3=4 LUT4=3 LUT5=18 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[2]/C
    SLICE_X29Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top/mem_wb_0/rd_index_out_reg[2]/Q
                         net (fo=51, routed)          3.523     3.979    top/mem_wb_0/MEM_WB_WB_rd_index[2]
    SLICE_X41Y14         LUT5 (Prop_lut5_I2_O)        0.124     4.103 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         7.682    11.785    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124    11.909 r  top/mem_wb_0/g0_b0_i_1743/O
                         net (fo=126, routed)         5.144    17.053    top/mem_wb_0/g0_b0_i_1743_n_0
    SLICE_X14Y29         LUT3 (Prop_lut3_I1_O)        0.124    17.177 r  top/mem_wb_0/g0_b0_i_929/O
                         net (fo=77, routed)          5.817    22.994    top/mem_wb_0/im/p_0_in[9]
    SLICE_X30Y40         LUT6 (Prop_lut6_I4_O)        0.124    23.118 r  top/mem_wb_0/g0_b0_i_7043/O
                         net (fo=1, routed)           0.000    23.118    top/mem_wb_0/g0_b0_i_7043_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.651 r  top/mem_wb_0/g0_b0_i_5803/CO[3]
                         net (fo=1, routed)           0.000    23.651    top/mem_wb_0/g0_b0_i_5803_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.768 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    23.768    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.007 r  top/mem_wb_0/g0_b0_i_2866/O[2]
                         net (fo=3, routed)           0.826    24.833    top/mem_wb_0/g0_b0_i_2866_n_5
    SLICE_X32Y41         LUT3 (Prop_lut3_I2_O)        0.301    25.134 r  top/mem_wb_0/g0_b0_i_2864/O
                         net (fo=2, routed)           0.678    25.812    top/mem_wb_0/g0_b0_i_2864_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I0_O)        0.124    25.936 r  top/mem_wb_0/g0_b0_i_1724/O
                         net (fo=2, routed)           1.171    27.106    top/mem_wb_0/g0_b0_i_1724_n_0
    SLICE_X31Y43         LUT5 (Prop_lut5_I0_O)        0.124    27.230 r  top/mem_wb_0/g0_b0_i_1728/O
                         net (fo=1, routed)           0.000    27.230    top/mem_wb_0/g0_b0_i_1728_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.628 r  top/mem_wb_0/g0_b0_i_919/CO[3]
                         net (fo=1, routed)           0.000    27.628    top/mem_wb_0/g0_b0_i_919_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.742 r  top/mem_wb_0/g0_b0_i_495/CO[3]
                         net (fo=1, routed)           0.000    27.742    top/mem_wb_0/g0_b0_i_495_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.856 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.856    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.970    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.304 f  top/mem_wb_0/g0_b0_i_1039/O[1]
                         net (fo=20, routed)          2.251    30.556    top/mem_wb_0/g0_b0_i_1039_n_6
    SLICE_X8Y60          LUT3 (Prop_lut3_I0_O)        0.303    30.859 r  top/mem_wb_0/g0_b0_i_7935/O
                         net (fo=1, routed)           0.710    31.569    top/mem_wb_0/g0_b0_i_7935_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    31.954 r  top/mem_wb_0/g0_b0_i_7052/CO[3]
                         net (fo=1, routed)           0.000    31.954    top/mem_wb_0/g0_b0_i_7052_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.288 r  top/mem_wb_0/g0_b0_i_5832/O[1]
                         net (fo=3, routed)           0.863    33.151    top/mem_wb_0/g0_b0_i_5832_n_6
    SLICE_X8Y60          LUT3 (Prop_lut3_I1_O)        0.303    33.454 r  top/mem_wb_0/g0_b0_i_4378/O
                         net (fo=1, routed)           0.545    33.999    top/mem_wb_0/g0_b0_i_4378_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.549 r  top/mem_wb_0/g0_b0_i_2902/CO[3]
                         net (fo=1, routed)           0.000    34.549    top/mem_wb_0/g0_b0_i_2902_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.872 r  top/mem_wb_0/g0_b0_i_1797/O[1]
                         net (fo=3, routed)           1.169    36.041    top/mem_wb_0/g0_b0_i_1797_n_6
    SLICE_X9Y56          LUT4 (Prop_lut4_I0_O)        0.306    36.347 r  top/mem_wb_0/g0_b0_i_1824/O
                         net (fo=1, routed)           0.490    36.837    top/mem_wb_0/g0_b0_i_1824_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.344 r  top/mem_wb_0/g0_b0_i_956/CO[3]
                         net (fo=1, routed)           0.000    37.344    top/mem_wb_0/g0_b0_i_956_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.458 r  top/mem_wb_0/g0_b0_i_506/CO[3]
                         net (fo=1, routed)           0.000    37.458    top/mem_wb_0/g0_b0_i_506_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.572 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          3.108    40.680    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X7Y69          LUT4 (Prop_lut4_I3_O)        0.124    40.804 r  top/mem_wb_0/g0_b0_i_258/O
                         net (fo=21, routed)          1.708    42.512    top/mem_wb_0/g0_b0_i_258_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I4_O)        0.124    42.636 r  top/mem_wb_0/g0_b0_i_8828/O
                         net (fo=1, routed)           0.154    42.790    top/mem_wb_0/g0_b0_i_8828_n_0
    SLICE_X11Y72         LUT5 (Prop_lut5_I4_O)        0.124    42.914 r  top/mem_wb_0/g0_b0_i_8792/O
                         net (fo=1, routed)           0.712    43.626    top/mem_wb_0/g0_b0_i_8792_n_0
    SLICE_X11Y71         LUT5 (Prop_lut5_I3_O)        0.124    43.750 r  top/mem_wb_0/g0_b0_i_8693/O
                         net (fo=4, routed)           0.970    44.720    top/mem_wb_0/g0_b0_i_8693_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124    44.844 r  top/mem_wb_0/g0_b0_i_8443/O
                         net (fo=1, routed)           0.665    45.510    top/mem_wb_0/g0_b0_i_8443_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124    45.634 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           1.033    46.667    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.124    46.791 r  top/mem_wb_0/g0_b0_i_7962/O
                         net (fo=1, routed)           0.580    47.371    top/mem_wb_0/g0_b0_i_7962_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I3_O)        0.124    47.495 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.909    48.404    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X7Y71          LUT5 (Prop_lut5_I4_O)        0.124    48.528 r  top/mem_wb_0/g0_b0_i_5931/O
                         net (fo=4, routed)           0.844    49.372    top/mem_wb_0/g0_b0_i_5931_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124    49.496 r  top/mem_wb_0/g0_b0_i_5928/O
                         net (fo=4, routed)           1.038    50.534    top/mem_wb_0/g0_b0_i_5928_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I0_O)        0.124    50.658 r  top/mem_wb_0/g0_b0_i_4508/O
                         net (fo=1, routed)           0.945    51.602    top/mem_wb_0/g0_b0_i_4508_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I3_O)        0.124    51.726 r  top/mem_wb_0/g0_b0_i_3039/O
                         net (fo=4, routed)           0.744    52.470    top/mem_wb_0/g0_b0_i_3039_n_0
    SLICE_X7Y70          LUT5 (Prop_lut5_I4_O)        0.124    52.594 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           1.099    53.693    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X8Y70          LUT5 (Prop_lut5_I4_O)        0.124    53.817 r  top/mem_wb_0/g0_b0_i_1947/O
                         net (fo=4, routed)           0.967    54.784    top/mem_wb_0/g0_b0_i_1947_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I4_O)        0.124    54.908 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           0.816    55.724    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X8Y68          LUT5 (Prop_lut5_I4_O)        0.124    55.848 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.682    56.530    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X11Y67         LUT5 (Prop_lut5_I4_O)        0.124    56.654 r  top/mem_wb_0/g0_b0_i_539/O
                         net (fo=4, routed)           0.835    57.489    top/mem_wb_0/g0_b0_i_539_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    57.613 r  top/mem_wb_0/g0_b0_i_540/O
                         net (fo=1, routed)           0.653    58.266    top/mem_wb_0/g0_b0_i_540_n_0
    SLICE_X10Y66         LUT5 (Prop_lut5_I0_O)        0.124    58.390 r  top/mem_wb_0/g0_b0_i_256/O
                         net (fo=3, routed)           1.346    59.736    top/mem_wb_0/g0_b0_i_256_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.124    59.860 r  top/mem_wb_0/g0_b0_i_121/O
                         net (fo=4, routed)           1.191    61.051    top/mem_wb_0/g0_b0_i_121_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.124    61.175 r  top/mem_wb_0/g0_b0_i_67/O
                         net (fo=1, routed)           0.713    61.888    top/mem_wb_0/g0_b0_i_67_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.124    62.012 r  top/mem_wb_0/g0_b0_i_17/O
                         net (fo=1, routed)           0.952    62.964    top/mem_wb_0/g0_b0_i_17_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    63.088 r  top/mem_wb_0/g0_b0_i_3/O
                         net (fo=8, routed)           1.858    64.946    im/n_array[2]
    SLICE_X64Y67         LUT6 (Prop_lut6_I2_O)        0.124    65.070 r  im/g0_b4/O
                         net (fo=2, routed)           1.883    66.952    F4_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.535    70.487 r  F4_OBUF_inst/O
                         net (fo=0)                   0.000    70.487    F4
    F4                                                                r  F4 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top/alu_mem_0/rd_index_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/mem_wb_0/rd_index_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE                         0.000     0.000 r  top/alu_mem_0/rd_index_out_reg[1]/C
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/alu_mem_0/rd_index_out_reg[1]/Q
                         net (fo=1, routed)           0.110     0.251    top/mem_wb_0/rd_index_out_reg[4]_1[1]
    SLICE_X31Y8          FDCE                                         r  top/mem_wb_0/rd_index_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/alu_mem_0/rd_index_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/mem_wb_0/rd_index_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDCE                         0.000     0.000 r  top/alu_mem_0/rd_index_out_reg[2]/C
    SLICE_X29Y8          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/alu_mem_0/rd_index_out_reg[2]/Q
                         net (fo=1, routed)           0.110     0.251    top/mem_wb_0/rd_index_out_reg[4]_1[2]
    SLICE_X29Y8          FDCE                                         r  top/mem_wb_0/rd_index_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/alu_mem_0/read_data_2_out_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/mem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.495%)  route 0.118ns (45.505%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE                         0.000     0.000 r  top/alu_mem_0/read_data_2_out_reg[10]/C
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/alu_mem_0/read_data_2_out_reg[10]/Q
                         net (fo=4, routed)           0.118     0.259    top/mem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y10         RAMB36E1                                     r  top/mem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/alu_mem_0/read_data_2_out_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/mem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.495%)  route 0.118ns (45.505%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE                         0.000     0.000 r  top/alu_mem_0/read_data_2_out_reg[12]/C
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/alu_mem_0/read_data_2_out_reg[12]/Q
                         net (fo=4, routed)           0.118     0.259    top/mem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y10         RAMB36E1                                     r  top/mem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/alu_mem_0/read_data_2_out_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/mem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.495%)  route 0.118ns (45.505%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE                         0.000     0.000 r  top/alu_mem_0/read_data_2_out_reg[14]/C
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/alu_mem_0/read_data_2_out_reg[14]/Q
                         net (fo=4, routed)           0.118     0.259    top/mem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y10         RAMB36E1                                     r  top/mem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/ALU_MEM_result_out_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/wb_0/regs_reg[409]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE                         0.000     0.000 r  top/mem_wb_0/ALU_MEM_result_out_reg[25]/C
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/mem_wb_0/ALU_MEM_result_out_reg[25]/Q
                         net (fo=33, routed)          0.077     0.218    top/mem_wb_0/MEM_WB_WB_ALU_MEM_result[25]
    SLICE_X38Y20         LUT4 (Prop_lut4_I2_O)        0.045     0.263 r  top/mem_wb_0/regs[409]_i_1/O
                         net (fo=3, routed)           0.000     0.263    top/wb_0/D[377]
    SLICE_X38Y20         FDCE                                         r  top/wb_0/regs_reg[409]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/if_id_0/pc_out_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/id_alu_0/pc_out_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDCE                         0.000     0.000 r  top/if_id_0/pc_out_reg[31]/C
    SLICE_X28Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/if_id_0/pc_out_reg[31]/Q
                         net (fo=1, routed)           0.086     0.227    top/if_id_0/IF_ID_ID_pc[31]
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.045     0.272 r  top/if_id_0/pc_out[31]_i_1/O
                         net (fo=1, routed)           0.000     0.272    top/id_alu_0/pc_out_reg[31]_3[31]
    SLICE_X29Y19         FDCE                                         r  top/id_alu_0/pc_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/id_alu_0/rd_index_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/alu_mem_0/rd_index_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.164ns (59.554%)  route 0.111ns (40.446%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDCE                         0.000     0.000 r  top/id_alu_0/rd_index_out_reg[0]/C
    SLICE_X30Y8          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  top/id_alu_0/rd_index_out_reg[0]/Q
                         net (fo=1, routed)           0.111     0.275    top/alu_mem_0/rd_index_out_reg[4]_1[0]
    SLICE_X31Y8          FDCE                                         r  top/alu_mem_0/rd_index_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/id_0/rd_index_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            top/id_alu_0/rd_index_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.203ns (70.320%)  route 0.086ns (29.680%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          LDCE                         0.000     0.000 r  top/id_0/rd_index_reg[2]/G
    SLICE_X28Y8          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  top/id_0/rd_index_reg[2]/Q
                         net (fo=1, routed)           0.086     0.244    top/id_0/ID_ID_ALU_rd_index[2]
    SLICE_X29Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.289 r  top/id_0/rd_index_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.289    top/id_alu_0/rd_index_out_reg[4]_1[2]
    SLICE_X29Y8          FDCE                                         r  top/id_alu_0/rd_index_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im/data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/id_alu_0/read_data_1_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDCE                         0.000     0.000 r  im/data_reg[0]/C
    SLICE_X36Y13         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  im/data_reg[0]/Q
                         net (fo=1, routed)           0.062     0.190    top/id_0/read_data_1_out_reg[0]_0[0]
    SLICE_X36Y13         LUT5 (Prop_lut5_I0_O)        0.099     0.289 r  top/id_0/read_data_1_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.289    top/id_alu_0/read_data_1_out_reg[31]_2[0]
    SLICE_X36Y13         FDCE                                         r  top/id_alu_0/read_data_1_out_reg[0]/D
  -------------------------------------------------------------------    -------------------





