Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec 18 20:50:48 2019
| Host         : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file riscv_top_control_sets_placed.rpt
| Design       : riscv_top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   106 |
|    Minimum number of control sets                        |   106 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    89 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   106 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |    33 |
| >= 14 to < 16      |     0 |
| >= 16              |    52 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           25 |
| No           | No                    | Yes                    |              31 |           16 |
| No           | Yes                   | No                     |             814 |          243 |
| Yes          | No                    | No                     |             170 |           58 |
| Yes          | No                    | Yes                    |              34 |           14 |
| Yes          | Yes                   | No                     |            1797 |          756 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|       Clock Signal      |                            Enable Signal                            |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+-------------------------+---------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  clk_inst/inst/clk_out5 |                                                                     | btnC_IBUF                                             |                2 |              2 |
|  clk_inst/inst/clk_out5 | cpu0/mem_ctrl0/count                                                | rst_BUFG                                              |                1 |              4 |
|  clk_inst/inst/clk_out5 | cpu0/mem_ctrl0/cache1/E[0]                                          | rst_BUFG                                              |                2 |              4 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_rx_blk/d_oversample_tick_cnt                     | rst_BUFG                                              |                3 |              4 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_blk/d_baud_clk_tick_cnt                       | rst_BUFG                                              |                2 |              4 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_rx_blk/q_state[4]_i_1__0_n_0                     | rst_BUFG                                              |                1 |              5 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_blk/q_state[4]_i_1_n_0                        | rst_BUFG                                              |                2 |              5 |
|  clk_inst/inst/clk_out5 |                                                                     | cpu0/mem_ctrl0/SR[0]                                  |                3 |              8 |
|  clk_inst/inst/clk_out5 |                                                                     | hci0/uart_blk/uart_rx_fifo/q_empty_reg_1[0]           |                4 |              8 |
|  clk_inst/inst/clk_out5 | cpu0/mem_ctrl0/data_to_mem[7]_i_1_n_0                               |                                                       |                4 |              8 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_fifo/q_decode_cnt_reg[0]                      | rst_BUFG                                              |                6 |              8 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_rx_fifo/q_empty_reg_4[0]                         | rst_BUFG                                              |                6 |              8 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_fifo/q_empty_reg_0                            | rst_BUFG                                              |                4 |              8 |
|  clk_inst/inst/clk_out5 | cpu0/mem_ctrl0/data_out[23]_i_2_n_0                                 | cpu0/mem_ctrl0/data_out[23]_i_1_n_0                   |                5 |              8 |
|  clk_inst/inst/clk_out5 | cpu0/mem_ctrl0/data_out[15]_i_2_n_0                                 | cpu0/mem_ctrl0/data_out[15]_i_1_n_0                   |                5 |              8 |
|  clk_inst/inst/clk_out5 | cpu0/mem_ctrl0/data_out[7]_i_2_n_0                                  | cpu0/mem_ctrl0/data_out[7]_i_1_n_0                    |                6 |              8 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_rx_blk/d_data                                    | rst_BUFG                                              |                3 |              8 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_blk/d_data                                    | rst_BUFG                                              |                3 |              8 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_fifo/q_empty_reg_2[0]                         | rst_BUFG                                              |                5 |              9 |
|  clk_inst/inst/clk_out5 | hci0/io_in_fifo/wr_en_prot                                          | rst_BUFG                                              |                5 |             10 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_fifo/wr_en_prot                               | rst_BUFG                                              |                4 |             10 |
|  clk_inst/inst/clk_out5 | hci0/io_in_fifo/q_data_array_reg_256_319_0_2_i_1_n_0                |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/io_in_fifo/q_data_array_reg_192_255_0_2_i_1_n_0                |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/io_in_fifo/q_data_array_reg_320_383_0_2_i_1_n_0                |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/io_in_fifo/q_data_array_reg_128_191_0_2_i_1_n_0                |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/io_in_fifo/q_data_array_reg_0_63_0_2_i_1_n_0                   |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/io_in_fifo/q_data_array_reg_384_447_0_2_i_1_n_0                |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/io_in_fifo/q_data_array_reg_448_511_0_2_i_1_n_0                |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/io_in_fifo/q_data_array_reg_960_1023_0_2_i_1_n_0               |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/io_in_fifo/q_data_array_reg_896_959_0_2_i_1_n_0                |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/io_in_fifo/q_data_array_reg_832_895_0_2_i_1_n_0                |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2_i_4_n_0        |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2_i_1__0_n_0  |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2_i_1__0_n_0  |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_0_2_i_1__0_n_0  |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2_i_1__0_n_0  |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2_i_1__0_n_0  |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_0_2_i_1__0_n_0  |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2_i_1__0_n_0  |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_0_2_i_1__0_n_0  |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_0_2_i_1__0_n_0  |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_0_2_i_1__0_n_0   |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_0_2_i_1__0_n_0  |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2_i_1__0_n_0  |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2_i_1__0_n_0 |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/io_in_fifo/q_data_array_reg_64_127_0_2_i_1_n_0                 |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_0_2_i_1__0_n_0  |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/io_in_fifo/q_data_array_reg_704_767_0_2_i_1_n_0                |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/io_in_fifo/q_data_array_reg_576_639_0_2_i_1_n_0                |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/io_in_fifo/q_data_array_reg_768_831_0_2_i_1_n_0                |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/io_in_fifo/q_data_array_reg_640_703_0_2_i_1_n_0                |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/io_in_fifo/q_data_array_reg_512_575_0_2_i_1_n_0                |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_0_2_i_1__0_n_0  |                                                       |                3 |             12 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_rx_fifo/E[0]                                     | rst_BUFG                                              |                4 |             13 |
|  clk_inst/inst/clk_out5 |                                                                     |                                                       |               13 |             16 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5_i_1_n_0         |                                                       |                2 |             16 |
|  clk_inst/inst/clk_out5 | cpu0/mem_ctrl0/addr_to_mem[17]_i_1_n_0                              |                                                       |                7 |             18 |
|  clk_inst/inst/clk_out5 | hci0/io_in_fifo/rd_en_prot                                          | rst_BUFG                                              |                6 |             20 |
|  clk_inst/inst/clk_out5 | hci0/uart_blk/uart_tx_blk/E[0]                                      | rst_BUFG                                              |                8 |             20 |
|  clk_inst/inst/clk_out5 | cpu0/id_ex0/ex_ctrlsel_reg[3]_1                                     |                                                       |                7 |             26 |
|  clk_inst/inst/clk_out5 | cpu0/id_ex0/ex_ctrlsel_reg[3]_2                                     |                                                       |                7 |             26 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_addr_reg[1]_4[0]                                 | rst_BUFG                                              |               16 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_addr_reg[1]_6[0]                                 | rst_BUFG                                              |               11 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_addr_reg[2]_0[0]                                 | rst_BUFG                                              |               11 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_addr_reg[0]_2[0]                                 | rst_BUFG                                              |               19 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_addr_reg[2]_1[0]                                 | rst_BUFG                                              |               14 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_addr_reg[2]_2[0]                                 | rst_BUFG                                              |               16 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_addr_reg[1]_0[0]                                 | rst_BUFG                                              |               14 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/E[0]                                                   | rst_BUFG                                              |               10 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_addr_reg[2]_5[0]                                 | rst_BUFG                                              |               20 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_addr_reg[1]_1[0]                                 | rst_BUFG                                              |                9 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_addr_reg[2]_7[0]                                 | rst_BUFG                                              |               15 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_addr_reg[1]_5[0]                                 | rst_BUFG                                              |               23 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_addr_reg[0]_3[0]                                 | rst_BUFG                                              |               14 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_addr_reg[2]_4[0]                                 | rst_BUFG                                              |               22 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_addr_reg[1]_3[0]                                 | rst_BUFG                                              |               12 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_addr_reg[2]_6[0]                                 | rst_BUFG                                              |               15 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_addr_reg[3]_0[0]                                 | rst_BUFG                                              |               12 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_addr_reg[2]_3[0]                                 | rst_BUFG                                              |               15 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_enable_reg_7[0]                                  | rst_BUFG                                              |               20 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_enable_reg_5[0]                                  | rst_BUFG                                              |               13 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_enable_reg_3[0]                                  | rst_BUFG                                              |               14 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_enable_reg_0[0]                                  | rst_BUFG                                              |               11 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_enable_reg_1[0]                                  | rst_BUFG                                              |               11 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_addr_reg[2]_8[0]                                 | rst_BUFG                                              |               14 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_enable_reg_4[0]                                  | rst_BUFG                                              |               13 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_enable_reg_2[0]                                  | rst_BUFG                                              |               14 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_enable_reg_8[0]                                  | rst_BUFG                                              |               14 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_enable_reg_6[0]                                  | rst_BUFG                                              |               10 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_addr_reg[0]_0[0]                                 | rst_BUFG                                              |               11 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_addr_reg[0]_1[0]                                 | rst_BUFG                                              |               15 |             32 |
|  clk_inst/inst/clk_out5 | cpu0/mem_wb0/wb_rd_addr_reg[1]_2[0]                                 | rst_BUFG                                              |               24 |             32 |
|  clk_inst/inst/clk_out5 | hci0/Q[0]                                                           | rst_BUFG                                              |                8 |             32 |
| ~rst_BUFG               |                                                                     |                                                       |               12 |             33 |
|  clk_inst/inst/clk_out5 | cpu0/id_ex0/ex_pc[31]_i_1_n_0                                       | rst_BUFG                                              |               10 |             37 |
|  clk_inst/inst/clk_out5 | cpu0/mem_ctrl0/p_1_in                                               | cpu0/mem_wb0/wb_rd_data0_n_0                          |               17 |             38 |
|  clk_inst/inst/clk_out5 | cpu0/mem_ctrl0/data_out[31]_bret_i_2_n_0                            | cpu0/mem_ctrl0/data_out[31]_bret_i_1_n_0              |               13 |             40 |
|  clk_inst/inst/clk_out5 | cpu0/mem_ctrl0/cache1/p_1_in_0                                      | rst_BUFG                                              |               23 |             52 |
|  clk_inst/inst/clk_out5 |                                                                     | cpu0/mem_ctrl0/q_io_en_reg                            |               23 |             88 |
|  clk_inst/inst/clk_out5 | cpu0/mem_ctrl0/cache1/p_1_in_0                                      | cpu0/mem_ctrl0/cache1/FSM_onehot_q_state_reg[13]_1[0] |               30 |             96 |
|  clk_inst/inst/clk_out5 | cpu0/id_ex0/ex_jmp_addr[31]_bret_i_1_n_0                            |                                                       |               47 |            144 |
|  clk_inst/inst/clk_out5 | cpu0/mem_ctrl0/cache0/tag_reg_0_255_0_0_i_1_n_0                     |                                                       |               37 |            148 |
|  clk_inst/inst/clk_out5 | cpu0/mem_ctrl0/cache1/tag_reg_0_255_0_0_i_1__0_n_0                  |                                                       |               37 |            148 |
|  clk_inst/inst/clk_out5 | cpu0/mem_ctrl0/p_1_in                                               | rst_BUFG                                              |               89 |            180 |
|  clk_inst/inst/clk_out5 | cpu0/mem_ctrl0/cache1/assigned_reg                                  | rst_BUFG                                              |               47 |            192 |
|  clk_inst/inst/clk_out5 |                                                                     | rst_BUFG                                              |              227 |            739 |
+-------------------------+---------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+


