module Rebarrel(
input logic [0:7] a,
input logic s1,s2,
output [0:7] d
);

mux4(a[0],a[0],a[0],a[0],s2,s1,d[0]);
mux4(a[1],a[1],a[1],a[1],s2,s1,d[1]);
mux4(a[2],a[2],a[2],a[2],s2,s1,d[2]);
mux4(a[3],a[3],a[3],a[3],s2,s1,d[3]);
mux4(a[4],a[4],a[4],a[4],s2,s1,d[4]);
mux4(a[5],a[5],a[5],a[5],s2,s1,d[5]);
mux4(a[6],a[6],a[6],a[6],s2,s1,d[6]);
mux4(a[7],a[7],a[7],a[7],s2,s1,d[7]);

endmodule