#-----------------------------------------------------------
# Vivado v2025.1.1 (64-bit)
# SW Build 6233196 on Thu Sep 11 21:27:30 MDT 2025
# IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
# SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
# Start of session at: Sat Jan  3 22:01:13 2026
# Process ID         : 31236
# Current directory  : D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/Vivado_Project/RISC-V-RV32I.runs/synth_1
# Command line       : vivado.exe -log RISC_V_RV32I_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISC_V_RV32I_top.tcl
# Log file           : D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/Vivado_Project/RISC-V-RV32I.runs/synth_1/RISC_V_RV32I_top.vds
# Journal file       : D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/Vivado_Project/RISC-V-RV32I.runs/synth_1\vivado.jou
# Running On         : Tyler
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) Ultra 9 185H
# CPU Frequency      : 3072 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 33945 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36093 MB
# Available Virtual  : 10732 MB
#-----------------------------------------------------------
source RISC_V_RV32I_top.tcl -notrace
