
LLDN_m128rfa1_kitrfa1_0x0004.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000010a  00800200  00009e04  00009e98  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00009aac  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bootloader   00000358  00009aac  00009aac  00009b40  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .bss          00000ee8  0080030a  0080030a  00009fa2  2**0
                  ALLOC
  4 .comment      0000008b  00000000  00000000  00009fa2  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000a030  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000003b0  00000000  00000000  0000a070  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000a316  00000000  00000000  0000a420  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003afa  00000000  00000000  00014736  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00006340  00000000  00000000  00018230  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00002e38  00000000  00000000  0001e570  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00004076  00000000  00000000  000213a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00005888  00000000  00000000  0002541e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000000b0  00000000  00000000  0002aca6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 7b 01 	jmp	0x2f6	; 0x2f6 <__ctors_end>
       4:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
       8:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
       c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      10:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      14:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      18:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      1c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      20:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      24:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      28:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      2c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      30:	0c 94 cd 3b 	jmp	0x779a	; 0x779a <__vector_12>
      34:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      38:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      3c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      40:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      44:	0c 94 35 2b 	jmp	0x566a	; 0x566a <__vector_17>
      48:	0c 94 72 2b 	jmp	0x56e4	; 0x56e4 <__vector_18>
      4c:	0c 94 af 2b 	jmp	0x575e	; 0x575e <__vector_19>
      50:	0c 94 f8 2a 	jmp	0x55f0	; 0x55f0 <__vector_20>
      54:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      58:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      5c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      60:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      64:	0c 94 c9 3f 	jmp	0x7f92	; 0x7f92 <__vector_25>
      68:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      6c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      70:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      74:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      78:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      7c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      80:	0c 94 29 2c 	jmp	0x5852	; 0x5852 <__vector_32>
      84:	0c 94 66 2c 	jmp	0x58cc	; 0x58cc <__vector_33>
      88:	0c 94 a3 2c 	jmp	0x5946	; 0x5946 <__vector_34>
      8c:	0c 94 ec 2b 	jmp	0x57d8	; 0x57d8 <__vector_35>
      90:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      94:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      98:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      9c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      a0:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      a4:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      a8:	0c 94 1d 2d 	jmp	0x5a3a	; 0x5a3a <__vector_42>
      ac:	0c 94 5a 2d 	jmp	0x5ab4	; 0x5ab4 <__vector_43>
      b0:	0c 94 97 2d 	jmp	0x5b2e	; 0x5b2e <__vector_44>
      b4:	0c 94 e0 2c 	jmp	0x59c0	; 0x59c0 <__vector_45>
      b8:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      bc:	0c 94 11 2e 	jmp	0x5c22	; 0x5c22 <__vector_47>
      c0:	0c 94 4e 2e 	jmp	0x5c9c	; 0x5c9c <__vector_48>
      c4:	0c 94 8b 2e 	jmp	0x5d16	; 0x5d16 <__vector_49>
      c8:	0c 94 d4 2d 	jmp	0x5ba8	; 0x5ba8 <__vector_50>
      cc:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      d0:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      d4:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      d8:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      dc:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      e0:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      e4:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      e8:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      ec:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      f0:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      f4:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      f8:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      fc:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
     100:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
     104:	0c 94 de 32 	jmp	0x65bc	; 0x65bc <__vector_65>
     108:	0c 94 1b 33 	jmp	0x6636	; 0x6636 <__vector_66>
     10c:	0c 94 58 33 	jmp	0x66b0	; 0x66b0 <__vector_67>
     110:	0c 94 a1 32 	jmp	0x6542	; 0x6542 <__vector_68>
     114:	0c 94 95 33 	jmp	0x672a	; 0x672a <__vector_69>
     118:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
     11c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
     120:	e7 17       	cp	r30, r23
     122:	0e 18       	sub	r0, r14
     124:	ec 17       	cp	r30, r28
     126:	0e 18       	sub	r0, r14
     128:	f1 17       	cp	r31, r17
     12a:	f6 17       	cp	r31, r22
     12c:	fb 17       	cp	r31, r27
     12e:	00 18       	sub	r0, r0
     130:	09 18       	sub	r0, r9
     132:	05 18       	sub	r0, r5

00000134 <__trampolines_end>:
     134:	6e 61       	ori	r22, 0x1E	; 30
     136:	6e 00       	.word	0x006e	; ????

00000138 <__c.2332>:
     138:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     148:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     158:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     168:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     178:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     188:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     198:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     1a8:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     1b8:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     1c8:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     1d8:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     1e8:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     1f8:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     208:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     218:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     228:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000236 <baudctrl_1mhz>:
     236:	33 00 19 00 0c 00 06 00 03 00 02 00 01 00 ff 00     3...............

00000246 <baudctrl_8mhz>:
     246:	a0 01 cf 00 67 00 33 00 19 00 0c 00 07 00 08 00     ....g.3.........

00000256 <baudctrl_16mhz>:
     256:	40 03 a0 01 cf 00 67 00 33 00 19 00 10 00 10 00     @.....g.3.......

00000266 <baudctrl_1mhz>:
     266:	33 00 19 00 0c 00 06 00 03 00 02 00 01 00 ff 00     3...............

00000276 <baudctrl_8mhz>:
     276:	a0 01 cf 00 67 00 33 00 19 00 0c 00 07 00 08 00     ....g.3.........

00000286 <baudctrl_16mhz>:
     286:	40 03 a0 01 cf 00 67 00 33 00 19 00 10 00 10 00     @.....g.3.......

00000296 <baudctrl_1mhz>:
     296:	33 00 19 00 0c 00 06 00 03 00 02 00 01 00 ff 00     3...............

000002a6 <baudctrl_8mhz>:
     2a6:	a0 01 cf 00 67 00 33 00 19 00 0c 00 07 00 08 00     ....g.3.........

000002b6 <baudctrl_16mhz>:
     2b6:	40 03 a0 01 cf 00 67 00 33 00 19 00 10 00 10 00     @.....g.3.......

000002c6 <baudctrl_1mhz>:
     2c6:	33 00 19 00 0c 00 06 00 03 00 02 00 01 00 ff 00     3...............

000002d6 <baudctrl_8mhz>:
     2d6:	a0 01 cf 00 67 00 33 00 19 00 0c 00 07 00 08 00     ....g.3.........

000002e6 <baudctrl_16mhz>:
     2e6:	40 03 a0 01 cf 00 67 00 33 00 19 00 10 00 10 00     @.....g.3.......

000002f6 <__ctors_end>:
     2f6:	11 24       	eor	r1, r1
     2f8:	1f be       	out	0x3f, r1	; 63
     2fa:	cf ef       	ldi	r28, 0xFF	; 255
     2fc:	d1 e4       	ldi	r29, 0x41	; 65
     2fe:	de bf       	out	0x3e, r29	; 62
     300:	cd bf       	out	0x3d, r28	; 61

00000302 <__do_copy_data>:
     302:	13 e0       	ldi	r17, 0x03	; 3
     304:	a0 e0       	ldi	r26, 0x00	; 0
     306:	b2 e0       	ldi	r27, 0x02	; 2
     308:	e4 e0       	ldi	r30, 0x04	; 4
     30a:	fe e9       	ldi	r31, 0x9E	; 158
     30c:	00 e0       	ldi	r16, 0x00	; 0
     30e:	0b bf       	out	0x3b, r16	; 59
     310:	02 c0       	rjmp	.+4      	; 0x316 <__do_copy_data+0x14>
     312:	07 90       	elpm	r0, Z+
     314:	0d 92       	st	X+, r0
     316:	aa 30       	cpi	r26, 0x0A	; 10
     318:	b1 07       	cpc	r27, r17
     31a:	d9 f7       	brne	.-10     	; 0x312 <__do_copy_data+0x10>

0000031c <__do_clear_bss>:
     31c:	21 e1       	ldi	r18, 0x11	; 17
     31e:	aa e0       	ldi	r26, 0x0A	; 10
     320:	b3 e0       	ldi	r27, 0x03	; 3
     322:	01 c0       	rjmp	.+2      	; 0x326 <.do_clear_bss_start>

00000324 <.do_clear_bss_loop>:
     324:	1d 92       	st	X+, r1

00000326 <.do_clear_bss_start>:
     326:	a2 3f       	cpi	r26, 0xF2	; 242
     328:	b2 07       	cpc	r27, r18
     32a:	e1 f7       	brne	.-8      	; 0x324 <.do_clear_bss_loop>
     32c:	0e 94 ee 07 	call	0xfdc	; 0xfdc <main>
     330:	0c 94 54 4d 	jmp	0x9aa8	; 0x9aa8 <_exit>

00000334 <__bad_interrupt>:
     334:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000338 <sysclk_get_main_hz>:
 * configured source clock using fuses.
 * \eg. #define SYSCLK_SOURCE SYSCLK_SRC_RC16MHZ to use internal RC
 * oscillator for clock source.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
     338:	cf 93       	push	r28
     33a:	df 93       	push	r29
     33c:	cd b7       	in	r28, 0x3d	; 61
     33e:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_SRC_RC128KHZ:
		return 128000UL;

#if MEGA_RF
	case SYSCLK_SRC_TRS16MHZ:
		return 16000000UL;
     340:	80 e0       	ldi	r24, 0x00	; 0
     342:	94 e2       	ldi	r25, 0x24	; 36
     344:	a4 ef       	ldi	r26, 0xF4	; 244
     346:	b0 e0       	ldi	r27, 0x00	; 0
#endif
	default:

		return 1000000UL;
	}
}
     348:	bc 01       	movw	r22, r24
     34a:	cd 01       	movw	r24, r26
     34c:	df 91       	pop	r29
     34e:	cf 91       	pop	r28
     350:	08 95       	ret

00000352 <sysclk_get_source_clock_hz>:
 * is set.
 *
 * \return Frequency of the system clock, in Hz.
 */
static inline uint32_t sysclk_get_source_clock_hz(void)
{
     352:	cf 93       	push	r28
     354:	df 93       	push	r29
     356:	cd b7       	in	r28, 0x3d	; 61
     358:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_PSDIV_1: /* Fall through */
		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
			return sysclk_get_main_hz() / 2;
		} else {
			return sysclk_get_main_hz();
     35a:	0e 94 9c 01 	call	0x338	; 0x338 <sysclk_get_main_hz>
     35e:	dc 01       	movw	r26, r24
     360:	cb 01       	movw	r24, r22

	default:
		/*Invalide case*/
		return 0;
	}
}
     362:	bc 01       	movw	r22, r24
     364:	cd 01       	movw	r24, r26
     366:	df 91       	pop	r29
     368:	cf 91       	pop	r28
     36a:	08 95       	ret

0000036c <usart_double_baud_enable>:
 * \brief Double the USART transmission speed.
 *
 * \param usart The USART module.
 */
static inline void usart_double_baud_enable(USART_t *usart)
{
     36c:	cf 93       	push	r28
     36e:	df 93       	push	r29
     370:	00 d0       	rcall	.+0      	; 0x372 <usart_double_baud_enable+0x6>
     372:	cd b7       	in	r28, 0x3d	; 61
     374:	de b7       	in	r29, 0x3e	; 62
     376:	9a 83       	std	Y+2, r25	; 0x02
     378:	89 83       	std	Y+1, r24	; 0x01
	usart->UCSRnA |=  USART_U2X_bm;
     37a:	89 81       	ldd	r24, Y+1	; 0x01
     37c:	9a 81       	ldd	r25, Y+2	; 0x02
     37e:	fc 01       	movw	r30, r24
     380:	80 81       	ld	r24, Z
     382:	28 2f       	mov	r18, r24
     384:	22 60       	ori	r18, 0x02	; 2
     386:	89 81       	ldd	r24, Y+1	; 0x01
     388:	9a 81       	ldd	r25, Y+2	; 0x02
     38a:	fc 01       	movw	r30, r24
     38c:	20 83       	st	Z, r18
}
     38e:	00 00       	nop
     390:	0f 90       	pop	r0
     392:	0f 90       	pop	r0
     394:	df 91       	pop	r29
     396:	cf 91       	pop	r28
     398:	08 95       	ret

0000039a <usart_serial_init>:
 * \retval true if the initialization was successful
 * \retval false if initialization failed (error in baud rate calculation)
 */
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
     39a:	cf 93       	push	r28
     39c:	df 93       	push	r29
     39e:	cd b7       	in	r28, 0x3d	; 61
     3a0:	de b7       	in	r29, 0x3e	; 62
     3a2:	2b 97       	sbiw	r28, 0x0b	; 11
     3a4:	0f b6       	in	r0, 0x3f	; 63
     3a6:	f8 94       	cli
     3a8:	de bf       	out	0x3e, r29	; 62
     3aa:	0f be       	out	0x3f, r0	; 63
     3ac:	cd bf       	out	0x3d, r28	; 61
     3ae:	99 87       	std	Y+9, r25	; 0x09
     3b0:	88 87       	std	Y+8, r24	; 0x08
     3b2:	7b 87       	std	Y+11, r23	; 0x0b
     3b4:	6a 87       	std	Y+10, r22	; 0x0a
	/* USART options. */
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
     3b6:	8a 85       	ldd	r24, Y+10	; 0x0a
     3b8:	9b 85       	ldd	r25, Y+11	; 0x0b
     3ba:	fc 01       	movw	r30, r24
     3bc:	84 81       	ldd	r24, Z+4	; 0x04
     3be:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
     3c0:	8a 85       	ldd	r24, Y+10	; 0x0a
     3c2:	9b 85       	ldd	r25, Y+11	; 0x0b
     3c4:	fc 01       	movw	r30, r24
     3c6:	85 81       	ldd	r24, Z+5	; 0x05
     3c8:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
     3ca:	8a 85       	ldd	r24, Y+10	; 0x0a
     3cc:	9b 85       	ldd	r25, Y+11	; 0x0b
     3ce:	fc 01       	movw	r30, r24
     3d0:	86 81       	ldd	r24, Z+6	; 0x06
     3d2:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
     3d4:	8a 85       	ldd	r24, Y+10	; 0x0a
     3d6:	9b 85       	ldd	r25, Y+11	; 0x0b
     3d8:	fc 01       	movw	r30, r24
     3da:	80 81       	ld	r24, Z
     3dc:	91 81       	ldd	r25, Z+1	; 0x01
     3de:	a2 81       	ldd	r26, Z+2	; 0x02
     3e0:	b3 81       	ldd	r27, Z+3	; 0x03
     3e2:	89 83       	std	Y+1, r24	; 0x01
     3e4:	9a 83       	std	Y+2, r25	; 0x02
     3e6:	ab 83       	std	Y+3, r26	; 0x03
     3e8:	bc 83       	std	Y+4, r27	; 0x04

	if (usart_init_rs232(usart, &usart_rs232_options)) {
     3ea:	88 85       	ldd	r24, Y+8	; 0x08
     3ec:	99 85       	ldd	r25, Y+9	; 0x09
     3ee:	9e 01       	movw	r18, r28
     3f0:	2f 5f       	subi	r18, 0xFF	; 255
     3f2:	3f 4f       	sbci	r19, 0xFF	; 255
     3f4:	b9 01       	movw	r22, r18
     3f6:	0e 94 25 37 	call	0x6e4a	; 0x6e4a <usart_init_rs232>
     3fa:	88 23       	and	r24, r24
     3fc:	11 f0       	breq	.+4      	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
		return true;
     3fe:	81 e0       	ldi	r24, 0x01	; 1
     400:	01 c0       	rjmp	.+2      	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
	} else {
		return false;
     402:	80 e0       	ldi	r24, 0x00	; 0
	}
}
     404:	2b 96       	adiw	r28, 0x0b	; 11
     406:	0f b6       	in	r0, 0x3f	; 63
     408:	f8 94       	cli
     40a:	de bf       	out	0x3e, r29	; 62
     40c:	0f be       	out	0x3f, r0	; 63
     40e:	cd bf       	out	0x3d, r28	; 61
     410:	df 91       	pop	r29
     412:	cf 91       	pop	r28
     414:	08 95       	ret

00000416 <usart_serial_putchar>:
 * \param c       Character to write.
 *
 * \return Status code
 */
static inline status_code_t usart_serial_putchar(usart_if usart, uint8_t c)
{
     416:	cf 93       	push	r28
     418:	df 93       	push	r29
     41a:	00 d0       	rcall	.+0      	; 0x41c <usart_serial_putchar+0x6>
     41c:	1f 92       	push	r1
     41e:	cd b7       	in	r28, 0x3d	; 61
     420:	de b7       	in	r29, 0x3e	; 62
     422:	9a 83       	std	Y+2, r25	; 0x02
     424:	89 83       	std	Y+1, r24	; 0x01
     426:	6b 83       	std	Y+3, r22	; 0x03
	return usart_putchar(usart, c);
     428:	89 81       	ldd	r24, Y+1	; 0x01
     42a:	9a 81       	ldd	r25, Y+2	; 0x02
     42c:	6b 81       	ldd	r22, Y+3	; 0x03
     42e:	0e 94 33 39 	call	0x7266	; 0x7266 <usart_putchar>
}
     432:	0f 90       	pop	r0
     434:	0f 90       	pop	r0
     436:	0f 90       	pop	r0
     438:	df 91       	pop	r29
     43a:	cf 91       	pop	r28
     43c:	08 95       	ret

0000043e <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
     43e:	cf 93       	push	r28
     440:	df 93       	push	r29
     442:	00 d0       	rcall	.+0      	; 0x444 <usart_serial_getchar+0x6>
     444:	00 d0       	rcall	.+0      	; 0x446 <usart_serial_getchar+0x8>
     446:	cd b7       	in	r28, 0x3d	; 61
     448:	de b7       	in	r29, 0x3e	; 62
     44a:	9a 83       	std	Y+2, r25	; 0x02
     44c:	89 83       	std	Y+1, r24	; 0x01
     44e:	7c 83       	std	Y+4, r23	; 0x04
     450:	6b 83       	std	Y+3, r22	; 0x03
	*data = usart_getchar(usart);
     452:	89 81       	ldd	r24, Y+1	; 0x01
     454:	9a 81       	ldd	r25, Y+2	; 0x02
     456:	0e 94 52 39 	call	0x72a4	; 0x72a4 <usart_getchar>
     45a:	28 2f       	mov	r18, r24
     45c:	8b 81       	ldd	r24, Y+3	; 0x03
     45e:	9c 81       	ldd	r25, Y+4	; 0x04
     460:	fc 01       	movw	r30, r24
     462:	20 83       	st	Z, r18
}
     464:	00 00       	nop
     466:	0f 90       	pop	r0
     468:	0f 90       	pop	r0
     46a:	0f 90       	pop	r0
     46c:	0f 90       	pop	r0
     46e:	df 91       	pop	r29
     470:	cf 91       	pop	r28
     472:	08 95       	ret

00000474 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
     474:	cf 93       	push	r28
     476:	df 93       	push	r29
     478:	00 d0       	rcall	.+0      	; 0x47a <stdio_serial_init+0x6>
     47a:	00 d0       	rcall	.+0      	; 0x47c <stdio_serial_init+0x8>
     47c:	cd b7       	in	r28, 0x3d	; 61
     47e:	de b7       	in	r29, 0x3e	; 62
     480:	9a 83       	std	Y+2, r25	; 0x02
     482:	89 83       	std	Y+1, r24	; 0x01
     484:	7c 83       	std	Y+4, r23	; 0x04
     486:	6b 83       	std	Y+3, r22	; 0x03
	stdio_base = (void *)usart;
     488:	89 81       	ldd	r24, Y+1	; 0x01
     48a:	9a 81       	ldd	r25, Y+2	; 0x02
     48c:	90 93 e6 11 	sts	0x11E6, r25	; 0x8011e6 <stdio_base+0x1>
     490:	80 93 e5 11 	sts	0x11E5, r24	; 0x8011e5 <stdio_base>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     494:	8b e0       	ldi	r24, 0x0B	; 11
     496:	92 e0       	ldi	r25, 0x02	; 2
     498:	90 93 e4 11 	sts	0x11E4, r25	; 0x8011e4 <ptr_put+0x1>
     49c:	80 93 e3 11 	sts	0x11E3, r24	; 0x8011e3 <ptr_put>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     4a0:	8f e1       	ldi	r24, 0x1F	; 31
     4a2:	92 e0       	ldi	r25, 0x02	; 2
     4a4:	90 93 e2 11 	sts	0x11E2, r25	; 0x8011e2 <ptr_get+0x1>
     4a8:	80 93 e1 11 	sts	0x11E1, r24	; 0x8011e1 <ptr_get>
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
     4ac:	2b 81       	ldd	r18, Y+3	; 0x03
     4ae:	3c 81       	ldd	r19, Y+4	; 0x04
     4b0:	89 81       	ldd	r24, Y+1	; 0x01
     4b2:	9a 81       	ldd	r25, Y+2	; 0x02
     4b4:	b9 01       	movw	r22, r18
     4b6:	0e 94 cd 01 	call	0x39a	; 0x39a <usart_serial_init>
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
     4ba:	65 e0       	ldi	r22, 0x05	; 5
     4bc:	7e e3       	ldi	r23, 0x3E	; 62
     4be:	84 e2       	ldi	r24, 0x24	; 36
     4c0:	9e e3       	ldi	r25, 0x3E	; 62
     4c2:	0e 94 ec 4a 	call	0x95d8	; 0x95d8 <fdevopen>
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
     4c6:	00 00       	nop
     4c8:	0f 90       	pop	r0
     4ca:	0f 90       	pop	r0
     4cc:	0f 90       	pop	r0
     4ce:	0f 90       	pop	r0
     4d0:	df 91       	pop	r29
     4d2:	cf 91       	pop	r28
     4d4:	08 95       	ret

000004d6 <macsc_read32>:
 */
static inline uint32_t macsc_read32(volatile uint8_t *hh,
		volatile uint8_t *hl,
		volatile uint8_t *lh,
		volatile uint8_t *ll)
{
     4d6:	cf 93       	push	r28
     4d8:	df 93       	push	r29
     4da:	cd b7       	in	r28, 0x3d	; 61
     4dc:	de b7       	in	r29, 0x3e	; 62
     4de:	2c 97       	sbiw	r28, 0x0c	; 12
     4e0:	0f b6       	in	r0, 0x3f	; 63
     4e2:	f8 94       	cli
     4e4:	de bf       	out	0x3e, r29	; 62
     4e6:	0f be       	out	0x3f, r0	; 63
     4e8:	cd bf       	out	0x3d, r28	; 61
     4ea:	9e 83       	std	Y+6, r25	; 0x06
     4ec:	8d 83       	std	Y+5, r24	; 0x05
     4ee:	78 87       	std	Y+8, r23	; 0x08
     4f0:	6f 83       	std	Y+7, r22	; 0x07
     4f2:	5a 87       	std	Y+10, r21	; 0x0a
     4f4:	49 87       	std	Y+9, r20	; 0x09
     4f6:	3c 87       	std	Y+12, r19	; 0x0c
     4f8:	2b 87       	std	Y+11, r18	; 0x0b
		uint8_t a[4];
		uint32_t rv;
	}
	x;

	x.a[0] = *ll;
     4fa:	8b 85       	ldd	r24, Y+11	; 0x0b
     4fc:	9c 85       	ldd	r25, Y+12	; 0x0c
     4fe:	fc 01       	movw	r30, r24
     500:	80 81       	ld	r24, Z
     502:	89 83       	std	Y+1, r24	; 0x01
	x.a[1] = *lh;
     504:	89 85       	ldd	r24, Y+9	; 0x09
     506:	9a 85       	ldd	r25, Y+10	; 0x0a
     508:	fc 01       	movw	r30, r24
     50a:	80 81       	ld	r24, Z
     50c:	8a 83       	std	Y+2, r24	; 0x02
	x.a[2] = *hl;
     50e:	8f 81       	ldd	r24, Y+7	; 0x07
     510:	98 85       	ldd	r25, Y+8	; 0x08
     512:	fc 01       	movw	r30, r24
     514:	80 81       	ld	r24, Z
     516:	8b 83       	std	Y+3, r24	; 0x03
	x.a[3] = *hh;
     518:	8d 81       	ldd	r24, Y+5	; 0x05
     51a:	9e 81       	ldd	r25, Y+6	; 0x06
     51c:	fc 01       	movw	r30, r24
     51e:	80 81       	ld	r24, Z
     520:	8c 83       	std	Y+4, r24	; 0x04

	return x.rv;
     522:	89 81       	ldd	r24, Y+1	; 0x01
     524:	9a 81       	ldd	r25, Y+2	; 0x02
     526:	ab 81       	ldd	r26, Y+3	; 0x03
     528:	bc 81       	ldd	r27, Y+4	; 0x04
}
     52a:	bc 01       	movw	r22, r24
     52c:	cd 01       	movw	r24, r26
     52e:	2c 96       	adiw	r28, 0x0c	; 12
     530:	0f b6       	in	r0, 0x3f	; 63
     532:	f8 94       	cli
     534:	de bf       	out	0x3e, r29	; 62
     536:	0f be       	out	0x3f, r0	; 63
     538:	cd bf       	out	0x3d, r28	; 61
     53a:	df 91       	pop	r29
     53c:	cf 91       	pop	r28
     53e:	08 95       	ret

00000540 <macsc_read_count>:
 * \brief Reads the Counter value of the MAC Symbol counter
 *
 * \note Output the Counter value
 */
static inline uint32_t macsc_read_count(void)
{
     540:	cf 93       	push	r28
     542:	df 93       	push	r29
     544:	cd b7       	in	r28, 0x3d	; 61
     546:	de b7       	in	r29, 0x3e	; 62
	return (MACSC_READ32(SCCNT));
     548:	21 ee       	ldi	r18, 0xE1	; 225
     54a:	30 e0       	ldi	r19, 0x00	; 0
     54c:	42 ee       	ldi	r20, 0xE2	; 226
     54e:	50 e0       	ldi	r21, 0x00	; 0
     550:	63 ee       	ldi	r22, 0xE3	; 227
     552:	70 e0       	ldi	r23, 0x00	; 0
     554:	84 ee       	ldi	r24, 0xE4	; 228
     556:	90 e0       	ldi	r25, 0x00	; 0
     558:	0e 94 6b 02 	call	0x4d6	; 0x4d6 <macsc_read32>
     55c:	dc 01       	movw	r26, r24
     55e:	cb 01       	movw	r24, r22
}
     560:	bc 01       	movw	r22, r24
     562:	cd 01       	movw	r24, r26
     564:	df 91       	pop	r29
     566:	cf 91       	pop	r28
     568:	08 95       	ret

0000056a <macsc_enable_manual_bts>:
 * timestamp register.
 * The bit is cleared afterwards.
 *
 */
static inline void macsc_enable_manual_bts(void)
{
     56a:	cf 93       	push	r28
     56c:	df 93       	push	r29
     56e:	cd b7       	in	r28, 0x3d	; 61
     570:	de b7       	in	r29, 0x3e	; 62
	SCCR0 |= (1 << SCMBTS);
     572:	8c ed       	ldi	r24, 0xDC	; 220
     574:	90 e0       	ldi	r25, 0x00	; 0
     576:	2c ed       	ldi	r18, 0xDC	; 220
     578:	30 e0       	ldi	r19, 0x00	; 0
     57a:	f9 01       	movw	r30, r18
     57c:	20 81       	ld	r18, Z
     57e:	20 64       	ori	r18, 0x40	; 64
     580:	fc 01       	movw	r30, r24
     582:	20 83       	st	Z, r18
	SCCR0 &= ~(1 << SCTSE);
     584:	8c ed       	ldi	r24, 0xDC	; 220
     586:	90 e0       	ldi	r25, 0x00	; 0
     588:	2c ed       	ldi	r18, 0xDC	; 220
     58a:	30 e0       	ldi	r19, 0x00	; 0
     58c:	f9 01       	movw	r30, r18
     58e:	20 81       	ld	r18, Z
     590:	27 7f       	andi	r18, 0xF7	; 247
     592:	fc 01       	movw	r30, r24
     594:	20 83       	st	Z, r18
}
     596:	00 00       	nop
     598:	df 91       	pop	r29
     59a:	cf 91       	pop	r28
     59c:	08 95       	ret

0000059e <appSendData>:
AppState_t	appState = APP_STATE_INITIAL;
static NWK_DataReq_t msgReq;
static uint8_t PanId;

 void appSendData(void)
{
     59e:	cf 93       	push	r28
     5a0:	df 93       	push	r29
     5a2:	cd b7       	in	r28, 0x3d	; 61
     5a4:	de b7       	in	r29, 0x3e	; 62
	if(msgReq.options != 0)
     5a6:	80 91 20 03 	lds	r24, 0x0320	; 0x800320 <msgReq+0x9>
     5aa:	90 91 21 03 	lds	r25, 0x0321	; 0x800321 <msgReq+0xa>
     5ae:	89 2b       	or	r24, r25
     5b0:	41 f0       	breq	.+16     	; 0x5c2 <appSendData+0x24>
	{
		NWK_DataReq(&msgReq);
     5b2:	87 e1       	ldi	r24, 0x17	; 23
     5b4:	93 e0       	ldi	r25, 0x03	; 3
     5b6:	0e 94 43 09 	call	0x1286	; 0x1286 <NWK_DataReq>
		#if PRINT
		//printf("\nREQ %d",msgReq.options);
		#endif
	#if !APP_COORDINATOR
			macsc_set_cmp2_int_cb(0);
     5ba:	80 e0       	ldi	r24, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	0e 94 bc 35 	call	0x6b78	; 0x6b78 <macsc_set_cmp2_int_cb>
	#endif
	}
}
     5c2:	00 00       	nop
     5c4:	df 91       	pop	r29
     5c6:	cf 91       	pop	r28
     5c8:	08 95       	ret

000005ca <send_message_timeHandler>:
	uint32_t be_read = 0;
	uint32_t tmr_read= 0;
	int msg_wait_time;
	int ok_seq = -1;
	static void send_message_timeHandler(void)
	{
     5ca:	cf 93       	push	r28
     5cc:	df 93       	push	r29
     5ce:	cd b7       	in	r28, 0x3d	; 61
     5d0:	de b7       	in	r29, 0x3e	; 62
		appSendData();
     5d2:	0e 94 cf 02 	call	0x59e	; 0x59e <appSendData>
		#if MASTER_MACSC == 0
			timer_stop();
		#else 
		macsc_disable_cmp_int(MACSC_CC1);
     5d6:	81 e0       	ldi	r24, 0x01	; 1
     5d8:	0e 94 97 34 	call	0x692e	; 0x692e <macsc_disable_cmp_int>
		#endif
	
	}
     5dc:	00 00       	nop
     5de:	df 91       	pop	r29
     5e0:	cf 91       	pop	r28
     5e2:	08 95       	ret

000005e4 <node_time_handler>:

	static void node_time_handler(void)
	{
     5e4:	cf 93       	push	r28
     5e6:	df 93       	push	r29
     5e8:	cd b7       	in	r28, 0x3d	; 61
     5ea:	de b7       	in	r29, 0x3e	; 62
		beacon_tmr = true;
     5ec:	81 e0       	ldi	r24, 0x01	; 1
     5ee:	80 93 35 03 	sts	0x0335, r24	; 0x800335 <beacon_tmr>
		tmr_read = macsc_read_count();
     5f2:	0e 94 a0 02 	call	0x540	; 0x540 <macsc_read_count>
     5f6:	dc 01       	movw	r26, r24
     5f8:	cb 01       	movw	r24, r22
     5fa:	80 93 3a 03 	sts	0x033A, r24	; 0x80033a <tmr_read>
     5fe:	90 93 3b 03 	sts	0x033B, r25	; 0x80033b <tmr_read+0x1>
     602:	a0 93 3c 03 	sts	0x033C, r26	; 0x80033c <tmr_read+0x2>
     606:	b0 93 3d 03 	sts	0x033D, r27	; 0x80033d <tmr_read+0x3>
		return;
     60a:	00 00       	nop
	}
     60c:	df 91       	pop	r29
     60e:	cf 91       	pop	r28
     610:	08 95       	ret

00000612 <disc_time_hndlr>:
	
	
	static void disc_time_hndlr(void)
	{
     612:	cf 93       	push	r28
     614:	df 93       	push	r29
     616:	cd b7       	in	r28, 0x3d	; 61
     618:	de b7       	in	r29, 0x3e	; 62
		printf("\nDisc");
     61a:	83 e6       	ldi	r24, 0x63	; 99
     61c:	92 e0       	ldi	r25, 0x02	; 2
     61e:	89 2f       	mov	r24, r25
     620:	8f 93       	push	r24
     622:	83 e6       	ldi	r24, 0x63	; 99
     624:	92 e0       	ldi	r25, 0x02	; 2
     626:	8f 93       	push	r24
     628:	0e 94 73 4b 	call	0x96e6	; 0x96e6 <printf>
     62c:	0f 90       	pop	r0
     62e:	0f 90       	pop	r0
			NWK_DataReq(&msgReqDiscResponse);
     630:	85 e1       	ldi	r24, 0x15	; 21
     632:	92 e0       	ldi	r25, 0x02	; 2
     634:	0e 94 43 09 	call	0x1286	; 0x1286 <NWK_DataReq>
		macsc_set_cmp1_int_cb(0);
     638:	80 e0       	ldi	r24, 0x00	; 0
     63a:	90 e0       	ldi	r25, 0x00	; 0
     63c:	0e 94 a9 35 	call	0x6b52	; 0x6b52 <macsc_set_cmp1_int_cb>
		
	}
     640:	00 00       	nop
     642:	df 91       	pop	r29
     644:	cf 91       	pop	r28
     646:	08 95       	ret

00000648 <config_time_hndlr>:
	
	static void config_time_hndlr(void)
	{
     648:	cf 93       	push	r28
     64a:	df 93       	push	r29
     64c:	cd b7       	in	r28, 0x3d	; 61
     64e:	de b7       	in	r29, 0x3e	; 62
		if(ack_received)
     650:	80 91 2c 03 	lds	r24, 0x032C	; 0x80032c <ack_received>
     654:	88 23       	and	r24, r24
     656:	31 f0       	breq	.+12     	; 0x664 <config_time_hndlr+0x1c>
		{
			NWK_DataReq(&msgReqConfigStatus);
     658:	89 e2       	ldi	r24, 0x29	; 41
     65a:	92 e0       	ldi	r25, 0x02	; 2
     65c:	0e 94 43 09 	call	0x1286	; 0x1286 <NWK_DataReq>
			ack_received = false;
     660:	10 92 2c 03 	sts	0x032C, r1	; 0x80032c <ack_received>
		}
		macsc_set_cmp1_int_cb(0);
     664:	80 e0       	ldi	r24, 0x00	; 0
     666:	90 e0       	ldi	r25, 0x00	; 0
     668:	0e 94 a9 35 	call	0x6b52	; 0x6b52 <macsc_set_cmp1_int_cb>
		
	}
     66c:	00 00       	nop
     66e:	df 91       	pop	r29
     670:	cf 91       	pop	r28
     672:	08 95       	ret

00000674 <online_time_hndlr>:
	
		
	static void online_time_hndlr(void)
	{
     674:	cf 93       	push	r28
     676:	df 93       	push	r29
     678:	cd b7       	in	r28, 0x3d	; 61
     67a:	de b7       	in	r29, 0x3e	; 62
		printf("\ndata_msg");
     67c:	89 e6       	ldi	r24, 0x69	; 105
     67e:	92 e0       	ldi	r25, 0x02	; 2
     680:	89 2f       	mov	r24, r25
     682:	8f 93       	push	r24
     684:	89 e6       	ldi	r24, 0x69	; 105
     686:	92 e0       	ldi	r25, 0x02	; 2
     688:	8f 93       	push	r24
     68a:	0e 94 73 4b 	call	0x96e6	; 0x96e6 <printf>
     68e:	0f 90       	pop	r0
     690:	0f 90       	pop	r0
		NWK_DataReq(&msgReqData);
     692:	8d e3       	ldi	r24, 0x3D	; 61
     694:	92 e0       	ldi	r25, 0x02	; 2
     696:	0e 94 43 09 	call	0x1286	; 0x1286 <NWK_DataReq>
		macsc_set_cmp1_int_cb(0);		
     69a:	80 e0       	ldi	r24, 0x00	; 0
     69c:	90 e0       	ldi	r25, 0x00	; 0
     69e:	0e 94 a9 35 	call	0x6b52	; 0x6b52 <macsc_set_cmp1_int_cb>
	}
     6a2:	00 00       	nop
     6a4:	df 91       	pop	r29
     6a6:	cf 91       	pop	r28
     6a8:	08 95       	ret

000006aa <appBeaconInd>:
	
	static bool appBeaconInd(NWK_DataInd_t *ind)
	{
     6aa:	ef 92       	push	r14
     6ac:	ff 92       	push	r15
     6ae:	0f 93       	push	r16
     6b0:	1f 93       	push	r17
     6b2:	cf 93       	push	r28
     6b4:	df 93       	push	r29
     6b6:	00 d0       	rcall	.+0      	; 0x6b8 <appBeaconInd+0xe>
     6b8:	00 d0       	rcall	.+0      	; 0x6ba <appBeaconInd+0x10>
     6ba:	cd b7       	in	r28, 0x3d	; 61
     6bc:	de b7       	in	r29, 0x3e	; 62
     6be:	9c 83       	std	Y+4, r25	; 0x04
     6c0:	8b 83       	std	Y+3, r24	; 0x03
		NwkFrameBeaconHeaderLLDN_t *tmp_beacon = (NwkFrameBeaconHeaderLLDN_t*)ind->data;
     6c2:	8b 81       	ldd	r24, Y+3	; 0x03
     6c4:	9c 81       	ldd	r25, Y+4	; 0x04
     6c6:	fc 01       	movw	r30, r24
     6c8:	80 85       	ldd	r24, Z+8	; 0x08
     6ca:	91 85       	ldd	r25, Z+9	; 0x09
     6cc:	9a 83       	std	Y+2, r25	; 0x02
     6ce:	89 83       	std	Y+1, r24	; 0x01
		rec_beacon = *tmp_beacon;
     6d0:	89 81       	ldd	r24, Y+1	; 0x01
     6d2:	9a 81       	ldd	r25, Y+2	; 0x02
     6d4:	28 e0       	ldi	r18, 0x08	; 8
     6d6:	fc 01       	movw	r30, r24
     6d8:	ab e9       	ldi	r26, 0x9B	; 155
     6da:	b1 e1       	ldi	r27, 0x11	; 17
     6dc:	01 90       	ld	r0, Z+
     6de:	0d 92       	st	X+, r0
     6e0:	2a 95       	dec	r18
     6e2:	e1 f7       	brne	.-8      	; 0x6dc <appBeaconInd+0x32>
		PanId = tmp_beacon->PanId;
     6e4:	89 81       	ldd	r24, Y+1	; 0x01
     6e6:	9a 81       	ldd	r25, Y+2	; 0x02
     6e8:	fc 01       	movw	r30, r24
     6ea:	84 81       	ldd	r24, Z+4	; 0x04
     6ec:	80 93 2b 03 	sts	0x032B, r24	; 0x80032b <PanId>
		tTS =  ((p_var*sp + (m+ tmp_beacon->TimeSlotSize )*sm + macMinLIFSPeriod)/v_var)  / (SYMBOL_TIME);
     6f0:	89 81       	ldd	r24, Y+1	; 0x01
     6f2:	9a 81       	ldd	r25, Y+2	; 0x02
     6f4:	fc 01       	movw	r30, r24
     6f6:	86 81       	ldd	r24, Z+6	; 0x06
     6f8:	88 2f       	mov	r24, r24
     6fa:	90 e0       	ldi	r25, 0x00	; 0
     6fc:	03 96       	adiw	r24, 0x03	; 3
     6fe:	88 0f       	add	r24, r24
     700:	99 1f       	adc	r25, r25
     702:	09 2e       	mov	r0, r25
     704:	00 0c       	add	r0, r0
     706:	aa 0b       	sbc	r26, r26
     708:	bb 0b       	sbc	r27, r27
     70a:	bc 01       	movw	r22, r24
     70c:	cd 01       	movw	r24, r26
     70e:	0e 94 4d 48 	call	0x909a	; 0x909a <__floatsisf>
     712:	dc 01       	movw	r26, r24
     714:	cb 01       	movw	r24, r22
     716:	20 e0       	ldi	r18, 0x00	; 0
     718:	30 e0       	ldi	r19, 0x00	; 0
     71a:	40 e4       	ldi	r20, 0x40	; 64
     71c:	51 e4       	ldi	r21, 0x41	; 65
     71e:	bc 01       	movw	r22, r24
     720:	cd 01       	movw	r24, r26
     722:	0e 94 37 47 	call	0x8e6e	; 0x8e6e <__addsf3>
     726:	dc 01       	movw	r26, r24
     728:	cb 01       	movw	r24, r22
     72a:	20 e0       	ldi	r18, 0x00	; 0
     72c:	30 e0       	ldi	r19, 0x00	; 0
     72e:	40 e2       	ldi	r20, 0x20	; 32
     730:	52 e4       	ldi	r21, 0x42	; 66
     732:	bc 01       	movw	r22, r24
     734:	cd 01       	movw	r24, r26
     736:	0e 94 37 47 	call	0x8e6e	; 0x8e6e <__addsf3>
     73a:	dc 01       	movw	r26, r24
     73c:	cb 01       	movw	r24, r22
     73e:	20 e0       	ldi	r18, 0x00	; 0
     740:	34 e2       	ldi	r19, 0x24	; 36
     742:	44 e7       	ldi	r20, 0x74	; 116
     744:	57 e4       	ldi	r21, 0x47	; 71
     746:	bc 01       	movw	r22, r24
     748:	cd 01       	movw	r24, r26
     74a:	0e 94 a3 47 	call	0x8f46	; 0x8f46 <__divsf3>
     74e:	dc 01       	movw	r26, r24
     750:	cb 01       	movw	r24, r22
     752:	2d eb       	ldi	r18, 0xBD	; 189
     754:	37 e3       	ldi	r19, 0x37	; 55
     756:	46 e8       	ldi	r20, 0x86	; 134
     758:	57 e3       	ldi	r21, 0x37	; 55
     75a:	bc 01       	movw	r22, r24
     75c:	cd 01       	movw	r24, r26
     75e:	0e 94 a3 47 	call	0x8f46	; 0x8f46 <__divsf3>
     762:	dc 01       	movw	r26, r24
     764:	cb 01       	movw	r24, r22
     766:	80 93 a3 11 	sts	0x11A3, r24	; 0x8011a3 <tTS>
     76a:	90 93 a4 11 	sts	0x11A4, r25	; 0x8011a4 <tTS+0x1>
     76e:	a0 93 a5 11 	sts	0x11A5, r26	; 0x8011a5 <tTS+0x2>
     772:	b0 93 a6 11 	sts	0x11A6, r27	; 0x8011a6 <tTS+0x3>
		printf("\nBE %f", tTS);
     776:	80 91 a3 11 	lds	r24, 0x11A3	; 0x8011a3 <tTS>
     77a:	90 91 a4 11 	lds	r25, 0x11A4	; 0x8011a4 <tTS+0x1>
     77e:	a0 91 a5 11 	lds	r26, 0x11A5	; 0x8011a5 <tTS+0x2>
     782:	b0 91 a6 11 	lds	r27, 0x11A6	; 0x8011a6 <tTS+0x3>
     786:	2b 2f       	mov	r18, r27
     788:	2f 93       	push	r18
     78a:	2a 2f       	mov	r18, r26
     78c:	2f 93       	push	r18
     78e:	29 2f       	mov	r18, r25
     790:	2f 93       	push	r18
     792:	8f 93       	push	r24
     794:	83 e7       	ldi	r24, 0x73	; 115
     796:	92 e0       	ldi	r25, 0x02	; 2
     798:	89 2f       	mov	r24, r25
     79a:	8f 93       	push	r24
     79c:	83 e7       	ldi	r24, 0x73	; 115
     79e:	92 e0       	ldi	r25, 0x02	; 2
     7a0:	8f 93       	push	r24
     7a2:	0e 94 73 4b 	call	0x96e6	; 0x96e6 <printf>
     7a6:	0f 90       	pop	r0
     7a8:	0f 90       	pop	r0
     7aa:	0f 90       	pop	r0
     7ac:	0f 90       	pop	r0
     7ae:	0f 90       	pop	r0
     7b0:	0f 90       	pop	r0
		if(rec_beacon.Flags.txState == STATE && rec_beacon.confSeqNumber == 0)
     7b2:	80 91 9e 11 	lds	r24, 0x119E	; 0x80119e <rec_beacon+0x3>
     7b6:	87 70       	andi	r24, 0x07	; 7
     7b8:	28 2f       	mov	r18, r24
     7ba:	30 e0       	ldi	r19, 0x00	; 0
     7bc:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     7c0:	88 2f       	mov	r24, r24
     7c2:	90 e0       	ldi	r25, 0x00	; 0
     7c4:	28 17       	cp	r18, r24
     7c6:	39 07       	cpc	r19, r25
     7c8:	09 f0       	breq	.+2      	; 0x7cc <appBeaconInd+0x122>
     7ca:	ae c0       	rjmp	.+348    	; 0x928 <appBeaconInd+0x27e>
     7cc:	80 91 a0 11 	lds	r24, 0x11A0	; 0x8011a0 <rec_beacon+0x5>
     7d0:	88 23       	and	r24, r24
     7d2:	09 f0       	breq	.+2      	; 0x7d6 <appBeaconInd+0x12c>
     7d4:	a9 c0       	rjmp	.+338    	; 0x928 <appBeaconInd+0x27e>
		{
			if(STATE == DISC_MODE) 
     7d6:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     7da:	84 30       	cpi	r24, 0x04	; 4
     7dc:	29 f4       	brne	.+10     	; 0x7e8 <appBeaconInd+0x13e>
				macsc_set_cmp1_int_cb(disc_time_hndlr);
     7de:	89 e0       	ldi	r24, 0x09	; 9
     7e0:	93 e0       	ldi	r25, 0x03	; 3
     7e2:	0e 94 a9 35 	call	0x6b52	; 0x6b52 <macsc_set_cmp1_int_cb>
     7e6:	11 c0       	rjmp	.+34     	; 0x80a <appBeaconInd+0x160>
			else if(STATE == CONFIG_MODE)
     7e8:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     7ec:	86 30       	cpi	r24, 0x06	; 6
     7ee:	29 f4       	brne	.+10     	; 0x7fa <appBeaconInd+0x150>
				macsc_set_cmp1_int_cb(config_time_hndlr);
     7f0:	84 e2       	ldi	r24, 0x24	; 36
     7f2:	93 e0       	ldi	r25, 0x03	; 3
     7f4:	0e 94 a9 35 	call	0x6b52	; 0x6b52 <macsc_set_cmp1_int_cb>
     7f8:	08 c0       	rjmp	.+16     	; 0x80a <appBeaconInd+0x160>
			else if(STATE == ONLINE_MODE)
     7fa:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     7fe:	88 23       	and	r24, r24
     800:	21 f4       	brne	.+8      	; 0x80a <appBeaconInd+0x160>
				macsc_set_cmp1_int_cb(online_time_hndlr);
     802:	8a e3       	ldi	r24, 0x3A	; 58
     804:	93 e0       	ldi	r25, 0x03	; 3
     806:	0e 94 a9 35 	call	0x6b52	; 0x6b52 <macsc_set_cmp1_int_cb>
					
			
			
			if(STATE == ONLINE_MODE)
     80a:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     80e:	88 23       	and	r24, r24
     810:	09 f0       	breq	.+2      	; 0x814 <appBeaconInd+0x16a>
     812:	49 c0       	rjmp	.+146    	; 0x8a6 <appBeaconInd+0x1fc>
			{
				msg_wait_time = (2*rec_beacon.Flags.numBaseMgmtTimeslots + assTimeSlot) * tTS /*+ 80 + 45*assTimeSlot*/;
     814:	80 91 9e 11 	lds	r24, 0x119E	; 0x80119e <rec_beacon+0x3>
     818:	82 95       	swap	r24
     81a:	86 95       	lsr	r24
     81c:	87 70       	andi	r24, 0x07	; 7
     81e:	88 2f       	mov	r24, r24
     820:	90 e0       	ldi	r25, 0x00	; 0
     822:	9c 01       	movw	r18, r24
     824:	22 0f       	add	r18, r18
     826:	33 1f       	adc	r19, r19
     828:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <assTimeSlot>
     82c:	88 2f       	mov	r24, r24
     82e:	90 e0       	ldi	r25, 0x00	; 0
     830:	82 0f       	add	r24, r18
     832:	93 1f       	adc	r25, r19
     834:	09 2e       	mov	r0, r25
     836:	00 0c       	add	r0, r0
     838:	aa 0b       	sbc	r26, r26
     83a:	bb 0b       	sbc	r27, r27
     83c:	bc 01       	movw	r22, r24
     83e:	cd 01       	movw	r24, r26
     840:	0e 94 4d 48 	call	0x909a	; 0x909a <__floatsisf>
     844:	7b 01       	movw	r14, r22
     846:	8c 01       	movw	r16, r24
     848:	80 91 a3 11 	lds	r24, 0x11A3	; 0x8011a3 <tTS>
     84c:	90 91 a4 11 	lds	r25, 0x11A4	; 0x8011a4 <tTS+0x1>
     850:	a0 91 a5 11 	lds	r26, 0x11A5	; 0x8011a5 <tTS+0x2>
     854:	b0 91 a6 11 	lds	r27, 0x11A6	; 0x8011a6 <tTS+0x3>
     858:	9c 01       	movw	r18, r24
     85a:	ad 01       	movw	r20, r26
     85c:	c8 01       	movw	r24, r16
     85e:	b7 01       	movw	r22, r14
     860:	0e 94 d9 48 	call	0x91b2	; 0x91b2 <__mulsf3>
     864:	dc 01       	movw	r26, r24
     866:	cb 01       	movw	r24, r22
     868:	bc 01       	movw	r22, r24
     86a:	cd 01       	movw	r24, r26
     86c:	0e 94 15 48 	call	0x902a	; 0x902a <__fixsfsi>
     870:	dc 01       	movw	r26, r24
     872:	cb 01       	movw	r24, r22
     874:	90 93 ac 11 	sts	0x11AC, r25	; 0x8011ac <msg_wait_time+0x1>
     878:	80 93 ab 11 	sts	0x11AB, r24	; 0x8011ab <msg_wait_time>
				printf("msg_wait %d", msg_wait_time);
     87c:	80 91 ab 11 	lds	r24, 0x11AB	; 0x8011ab <msg_wait_time>
     880:	90 91 ac 11 	lds	r25, 0x11AC	; 0x8011ac <msg_wait_time+0x1>
     884:	29 2f       	mov	r18, r25
     886:	2f 93       	push	r18
     888:	8f 93       	push	r24
     88a:	8a e7       	ldi	r24, 0x7A	; 122
     88c:	92 e0       	ldi	r25, 0x02	; 2
     88e:	89 2f       	mov	r24, r25
     890:	8f 93       	push	r24
     892:	8a e7       	ldi	r24, 0x7A	; 122
     894:	92 e0       	ldi	r25, 0x02	; 2
     896:	8f 93       	push	r24
     898:	0e 94 73 4b 	call	0x96e6	; 0x96e6 <printf>
     89c:	0f 90       	pop	r0
     89e:	0f 90       	pop	r0
     8a0:	0f 90       	pop	r0
     8a2:	0f 90       	pop	r0
     8a4:	2b c0       	rjmp	.+86     	; 0x8fc <appBeaconInd+0x252>
			}
			else	
				msg_wait_time = tTS * rec_beacon.Flags.numBaseMgmtTimeslots; 
     8a6:	80 91 9e 11 	lds	r24, 0x119E	; 0x80119e <rec_beacon+0x3>
     8aa:	82 95       	swap	r24
     8ac:	86 95       	lsr	r24
     8ae:	87 70       	andi	r24, 0x07	; 7
     8b0:	88 2f       	mov	r24, r24
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	09 2e       	mov	r0, r25
     8b6:	00 0c       	add	r0, r0
     8b8:	aa 0b       	sbc	r26, r26
     8ba:	bb 0b       	sbc	r27, r27
     8bc:	bc 01       	movw	r22, r24
     8be:	cd 01       	movw	r24, r26
     8c0:	0e 94 4d 48 	call	0x909a	; 0x909a <__floatsisf>
     8c4:	7b 01       	movw	r14, r22
     8c6:	8c 01       	movw	r16, r24
     8c8:	80 91 a3 11 	lds	r24, 0x11A3	; 0x8011a3 <tTS>
     8cc:	90 91 a4 11 	lds	r25, 0x11A4	; 0x8011a4 <tTS+0x1>
     8d0:	a0 91 a5 11 	lds	r26, 0x11A5	; 0x8011a5 <tTS+0x2>
     8d4:	b0 91 a6 11 	lds	r27, 0x11A6	; 0x8011a6 <tTS+0x3>
     8d8:	9c 01       	movw	r18, r24
     8da:	ad 01       	movw	r20, r26
     8dc:	c8 01       	movw	r24, r16
     8de:	b7 01       	movw	r22, r14
     8e0:	0e 94 d9 48 	call	0x91b2	; 0x91b2 <__mulsf3>
     8e4:	dc 01       	movw	r26, r24
     8e6:	cb 01       	movw	r24, r22
     8e8:	bc 01       	movw	r22, r24
     8ea:	cd 01       	movw	r24, r26
     8ec:	0e 94 15 48 	call	0x902a	; 0x902a <__fixsfsi>
     8f0:	dc 01       	movw	r26, r24
     8f2:	cb 01       	movw	r24, r22
     8f4:	90 93 ac 11 	sts	0x11AC, r25	; 0x8011ac <msg_wait_time+0x1>
     8f8:	80 93 ab 11 	sts	0x11AB, r24	; 0x8011ab <msg_wait_time>
			macsc_enable_cmp_int(MACSC_CC1);
     8fc:	81 e0       	ldi	r24, 0x01	; 1
     8fe:	0e 94 22 34 	call	0x6844	; 0x6844 <macsc_enable_cmp_int>
			macsc_use_cmp(MACSC_RELATIVE_CMP, msg_wait_time - 150, MACSC_CC1);
     902:	80 91 ab 11 	lds	r24, 0x11AB	; 0x8011ab <msg_wait_time>
     906:	90 91 ac 11 	lds	r25, 0x11AC	; 0x8011ac <msg_wait_time+0x1>
     90a:	86 59       	subi	r24, 0x96	; 150
     90c:	91 09       	sbc	r25, r1
     90e:	09 2e       	mov	r0, r25
     910:	00 0c       	add	r0, r0
     912:	aa 0b       	sbc	r26, r26
     914:	bb 0b       	sbc	r27, r27
     916:	21 e0       	ldi	r18, 0x01	; 1
     918:	ac 01       	movw	r20, r24
     91a:	bd 01       	movw	r22, r26
     91c:	81 e0       	ldi	r24, 0x01	; 1
     91e:	0e 94 d6 34 	call	0x69ac	; 0x69ac <macsc_use_cmp>
 			macsc_enable_manual_bts();
     922:	0e 94 b5 02 	call	0x56a	; 0x56a <macsc_enable_manual_bts>
     926:	0d c0       	rjmp	.+26     	; 0x942 <appBeaconInd+0x298>
			
		}

		else if (rec_beacon.Flags.txState == RESET_MODE)
     928:	80 91 9e 11 	lds	r24, 0x119E	; 0x80119e <rec_beacon+0x3>
     92c:	87 70       	andi	r24, 0x07	; 7
     92e:	87 30       	cpi	r24, 0x07	; 7
     930:	41 f4       	brne	.+16     	; 0x942 <appBeaconInd+0x298>
		{
			PHY_SetTdmaMode(false);
     932:	80 e0       	ldi	r24, 0x00	; 0
     934:	0e 94 6e 1d 	call	0x3adc	; 0x3adc <PHY_SetTdmaMode>
			ack_received = 0;
     938:	10 92 2c 03 	sts	0x032C, r1	; 0x80032c <ack_received>
			STATE = DISC_MODE;
     93c:	84 e0       	ldi	r24, 0x04	; 4
     93e:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <STATE>
		}
		return true;
     942:	81 e0       	ldi	r24, 0x01	; 1
	}
     944:	0f 90       	pop	r0
     946:	0f 90       	pop	r0
     948:	0f 90       	pop	r0
     94a:	0f 90       	pop	r0
     94c:	df 91       	pop	r29
     94e:	cf 91       	pop	r28
     950:	1f 91       	pop	r17
     952:	0f 91       	pop	r16
     954:	ff 90       	pop	r15
     956:	ef 90       	pop	r14
     958:	08 95       	ret

0000095a <check_ack>:
	
	bool check_ack(int addr)
	{
     95a:	cf 93       	push	r28
     95c:	df 93       	push	r29
     95e:	00 d0       	rcall	.+0      	; 0x960 <check_ack+0x6>
     960:	00 d0       	rcall	.+0      	; 0x962 <check_ack+0x8>
     962:	00 d0       	rcall	.+0      	; 0x964 <check_ack+0xa>
     964:	cd b7       	in	r28, 0x3d	; 61
     966:	de b7       	in	r29, 0x3e	; 62
     968:	9e 83       	std	Y+6, r25	; 0x06
     96a:	8d 83       	std	Y+5, r24	; 0x05
		int pos =  addr / 8;
     96c:	8d 81       	ldd	r24, Y+5	; 0x05
     96e:	9e 81       	ldd	r25, Y+6	; 0x06
     970:	99 23       	and	r25, r25
     972:	0c f4       	brge	.+2      	; 0x976 <check_ack+0x1c>
     974:	07 96       	adiw	r24, 0x07	; 7
     976:	95 95       	asr	r25
     978:	87 95       	ror	r24
     97a:	95 95       	asr	r25
     97c:	87 95       	ror	r24
     97e:	95 95       	asr	r25
     980:	87 95       	ror	r24
     982:	9a 83       	std	Y+2, r25	; 0x02
     984:	89 83       	std	Y+1, r24	; 0x01
		int bit_shift = 8 - addr % 8;
     986:	8d 81       	ldd	r24, Y+5	; 0x05
     988:	9e 81       	ldd	r25, Y+6	; 0x06
     98a:	87 70       	andi	r24, 0x07	; 7
     98c:	90 78       	andi	r25, 0x80	; 128
     98e:	99 23       	and	r25, r25
     990:	24 f4       	brge	.+8      	; 0x99a <check_ack+0x40>
     992:	01 97       	sbiw	r24, 0x01	; 1
     994:	88 6f       	ori	r24, 0xF8	; 248
     996:	9f 6f       	ori	r25, 0xFF	; 255
     998:	01 96       	adiw	r24, 0x01	; 1
     99a:	9c 01       	movw	r18, r24
     99c:	88 e0       	ldi	r24, 0x08	; 8
     99e:	90 e0       	ldi	r25, 0x00	; 0
     9a0:	82 1b       	sub	r24, r18
     9a2:	93 0b       	sbc	r25, r19
     9a4:	9c 83       	std	Y+4, r25	; 0x04
     9a6:	8b 83       	std	Y+3, r24	; 0x03
		printf("\n ack rec %hhx ", ackframe->ackFlags[pos]);
     9a8:	20 91 af 11 	lds	r18, 0x11AF	; 0x8011af <ackframe>
     9ac:	30 91 b0 11 	lds	r19, 0x11B0	; 0x8011b0 <ackframe+0x1>
     9b0:	89 81       	ldd	r24, Y+1	; 0x01
     9b2:	9a 81       	ldd	r25, Y+2	; 0x02
     9b4:	82 0f       	add	r24, r18
     9b6:	93 1f       	adc	r25, r19
     9b8:	01 96       	adiw	r24, 0x01	; 1
     9ba:	fc 01       	movw	r30, r24
     9bc:	80 81       	ld	r24, Z
     9be:	88 2f       	mov	r24, r24
     9c0:	90 e0       	ldi	r25, 0x00	; 0
     9c2:	29 2f       	mov	r18, r25
     9c4:	2f 93       	push	r18
     9c6:	8f 93       	push	r24
     9c8:	86 e8       	ldi	r24, 0x86	; 134
     9ca:	92 e0       	ldi	r25, 0x02	; 2
     9cc:	89 2f       	mov	r24, r25
     9ce:	8f 93       	push	r24
     9d0:	86 e8       	ldi	r24, 0x86	; 134
     9d2:	92 e0       	ldi	r25, 0x02	; 2
     9d4:	8f 93       	push	r24
     9d6:	0e 94 73 4b 	call	0x96e6	; 0x96e6 <printf>
     9da:	0f 90       	pop	r0
     9dc:	0f 90       	pop	r0
     9de:	0f 90       	pop	r0
     9e0:	0f 90       	pop	r0
		if( ackframe->ackFlags[pos] & 1 << bit_shift)
     9e2:	20 91 af 11 	lds	r18, 0x11AF	; 0x8011af <ackframe>
     9e6:	30 91 b0 11 	lds	r19, 0x11B0	; 0x8011b0 <ackframe+0x1>
     9ea:	89 81       	ldd	r24, Y+1	; 0x01
     9ec:	9a 81       	ldd	r25, Y+2	; 0x02
     9ee:	82 0f       	add	r24, r18
     9f0:	93 1f       	adc	r25, r19
     9f2:	01 96       	adiw	r24, 0x01	; 1
     9f4:	fc 01       	movw	r30, r24
     9f6:	80 81       	ld	r24, Z
     9f8:	88 2f       	mov	r24, r24
     9fa:	90 e0       	ldi	r25, 0x00	; 0
     9fc:	0b 80       	ldd	r0, Y+3	; 0x03
     9fe:	02 c0       	rjmp	.+4      	; 0xa04 <check_ack+0xaa>
     a00:	95 95       	asr	r25
     a02:	87 95       	ror	r24
     a04:	0a 94       	dec	r0
     a06:	e2 f7       	brpl	.-8      	; 0xa00 <check_ack+0xa6>
     a08:	81 70       	andi	r24, 0x01	; 1
     a0a:	99 27       	eor	r25, r25
     a0c:	89 2b       	or	r24, r25
     a0e:	11 f0       	breq	.+4      	; 0xa14 <check_ack+0xba>
		{
			return true;
     a10:	81 e0       	ldi	r24, 0x01	; 1
     a12:	01 c0       	rjmp	.+2      	; 0xa16 <check_ack+0xbc>
		}
		else
			return false;
     a14:	80 e0       	ldi	r24, 0x00	; 0
	}
     a16:	26 96       	adiw	r28, 0x06	; 6
     a18:	0f b6       	in	r0, 0x3f	; 63
     a1a:	f8 94       	cli
     a1c:	de bf       	out	0x3e, r29	; 62
     a1e:	0f be       	out	0x3f, r0	; 63
     a20:	cd bf       	out	0x3d, r28	; 61
     a22:	df 91       	pop	r29
     a24:	cf 91       	pop	r28
     a26:	08 95       	ret

00000a28 <appAckInd>:
	
	static bool appAckInd(NWK_DataInd_t *ind)
	{
     a28:	ef 92       	push	r14
     a2a:	ff 92       	push	r15
     a2c:	0f 93       	push	r16
     a2e:	1f 93       	push	r17
     a30:	cf 93       	push	r28
     a32:	df 93       	push	r29
     a34:	00 d0       	rcall	.+0      	; 0xa36 <appAckInd+0xe>
     a36:	00 d0       	rcall	.+0      	; 0xa38 <appAckInd+0x10>
     a38:	00 d0       	rcall	.+0      	; 0xa3a <appAckInd+0x12>
     a3a:	cd b7       	in	r28, 0x3d	; 61
     a3c:	de b7       	in	r29, 0x3e	; 62
     a3e:	9e 83       	std	Y+6, r25	; 0x06
     a40:	8d 83       	std	Y+5, r24	; 0x05
		#if !MASTER_MACSC
		ind->data = ind->data - (uint8_t) 1;
		#endif
		ackframe = (NWK_ACKFormat_t*)ind->data;
     a42:	8d 81       	ldd	r24, Y+5	; 0x05
     a44:	9e 81       	ldd	r25, Y+6	; 0x06
     a46:	fc 01       	movw	r30, r24
     a48:	80 85       	ldd	r24, Z+8	; 0x08
     a4a:	91 85       	ldd	r25, Z+9	; 0x09
     a4c:	90 93 b0 11 	sts	0x11B0, r25	; 0x8011b0 <ackframe+0x1>
     a50:	80 93 af 11 	sts	0x11AF, r24	; 0x8011af <ackframe>

		if(PanId == ackframe->sourceId)
     a54:	80 91 af 11 	lds	r24, 0x11AF	; 0x8011af <ackframe>
     a58:	90 91 b0 11 	lds	r25, 0x11B0	; 0x8011b0 <ackframe+0x1>
     a5c:	fc 01       	movw	r30, r24
     a5e:	90 81       	ld	r25, Z
     a60:	80 91 2b 03 	lds	r24, 0x032B	; 0x80032b <PanId>
     a64:	98 17       	cp	r25, r24
     a66:	09 f0       	breq	.+2      	; 0xa6a <appAckInd+0x42>
     a68:	c7 c0       	rjmp	.+398    	; 0xbf8 <appAckInd+0x1d0>
		{
			if(STATE == ONLINE_MODE && rec_beacon.Flags.txState == ONLINE_MODE)
     a6a:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     a6e:	88 23       	and	r24, r24
     a70:	09 f0       	breq	.+2      	; 0xa74 <appAckInd+0x4c>
     a72:	b1 c0       	rjmp	.+354    	; 0xbd6 <appAckInd+0x1ae>
     a74:	80 91 9e 11 	lds	r24, 0x119E	; 0x80119e <rec_beacon+0x3>
     a78:	87 70       	andi	r24, 0x07	; 7
     a7a:	88 23       	and	r24, r24
     a7c:	09 f0       	breq	.+2      	; 0xa80 <appAckInd+0x58>
     a7e:	ab c0       	rjmp	.+342    	; 0xbd6 <appAckInd+0x1ae>
			{
				ack_received = check_ack(assTimeSlot + 1);
     a80:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <assTimeSlot>
     a84:	88 2f       	mov	r24, r24
     a86:	90 e0       	ldi	r25, 0x00	; 0
     a88:	01 96       	adiw	r24, 0x01	; 1
     a8a:	0e 94 ad 04 	call	0x95a	; 0x95a <check_ack>
     a8e:	80 93 2c 03 	sts	0x032C, r24	; 0x80032c <ack_received>
				if(!ack_received)
     a92:	90 91 2c 03 	lds	r25, 0x032C	; 0x80032c <ack_received>
     a96:	81 e0       	ldi	r24, 0x01	; 1
     a98:	89 27       	eor	r24, r25
     a9a:	88 23       	and	r24, r24
     a9c:	09 f4       	brne	.+2      	; 0xaa0 <appAckInd+0x78>
     a9e:	ac c0       	rjmp	.+344    	; 0xbf8 <appAckInd+0x1d0>
				{
				
					int retransmition_slot = 0;
     aa0:	1a 82       	std	Y+2, r1	; 0x02
     aa2:	19 82       	std	Y+1, r1	; 0x01
					

					for(int i = 0; i < assTimeSlot && i < (rec_beacon.NumberOfBaseTimeslotsinSuperframe - 3)/2; i++) // -3 because of 2 mgmt and 1 gack
     aa4:	1c 82       	std	Y+4, r1	; 0x04
     aa6:	1b 82       	std	Y+3, r1	; 0x03
     aa8:	14 c0       	rjmp	.+40     	; 0xad2 <appAckInd+0xaa>
						if( !check_ack(i+1) )
     aaa:	8b 81       	ldd	r24, Y+3	; 0x03
     aac:	9c 81       	ldd	r25, Y+4	; 0x04
     aae:	01 96       	adiw	r24, 0x01	; 1
     ab0:	0e 94 ad 04 	call	0x95a	; 0x95a <check_ack>
     ab4:	98 2f       	mov	r25, r24
     ab6:	81 e0       	ldi	r24, 0x01	; 1
     ab8:	89 27       	eor	r24, r25
     aba:	88 23       	and	r24, r24
     abc:	29 f0       	breq	.+10     	; 0xac8 <appAckInd+0xa0>
							retransmition_slot++;
     abe:	89 81       	ldd	r24, Y+1	; 0x01
     ac0:	9a 81       	ldd	r25, Y+2	; 0x02
     ac2:	01 96       	adiw	r24, 0x01	; 1
     ac4:	9a 83       	std	Y+2, r25	; 0x02
     ac6:	89 83       	std	Y+1, r24	; 0x01
				{
				
					int retransmition_slot = 0;
					

					for(int i = 0; i < assTimeSlot && i < (rec_beacon.NumberOfBaseTimeslotsinSuperframe - 3)/2; i++) // -3 because of 2 mgmt and 1 gack
     ac8:	8b 81       	ldd	r24, Y+3	; 0x03
     aca:	9c 81       	ldd	r25, Y+4	; 0x04
     acc:	01 96       	adiw	r24, 0x01	; 1
     ace:	9c 83       	std	Y+4, r25	; 0x04
     ad0:	8b 83       	std	Y+3, r24	; 0x03
     ad2:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <assTimeSlot>
     ad6:	28 2f       	mov	r18, r24
     ad8:	30 e0       	ldi	r19, 0x00	; 0
     ada:	8b 81       	ldd	r24, Y+3	; 0x03
     adc:	9c 81       	ldd	r25, Y+4	; 0x04
     ade:	82 17       	cp	r24, r18
     ae0:	93 07       	cpc	r25, r19
     ae2:	84 f4       	brge	.+32     	; 0xb04 <appAckInd+0xdc>
     ae4:	80 91 a2 11 	lds	r24, 0x11A2	; 0x8011a2 <rec_beacon+0x7>
     ae8:	88 2f       	mov	r24, r24
     aea:	90 e0       	ldi	r25, 0x00	; 0
     aec:	03 97       	sbiw	r24, 0x03	; 3
     aee:	99 23       	and	r25, r25
     af0:	0c f4       	brge	.+2      	; 0xaf4 <appAckInd+0xcc>
     af2:	01 96       	adiw	r24, 0x01	; 1
     af4:	95 95       	asr	r25
     af6:	87 95       	ror	r24
     af8:	9c 01       	movw	r18, r24
     afa:	8b 81       	ldd	r24, Y+3	; 0x03
     afc:	9c 81       	ldd	r25, Y+4	; 0x04
     afe:	82 17       	cp	r24, r18
     b00:	93 07       	cpc	r25, r19
     b02:	9c f2       	brlt	.-90     	; 0xaaa <appAckInd+0x82>
					
// 					if( retransmition_slot > (rec_beacon.NumberOfBaseTimeslotsinSuperframe - 3)/2 - 1)
// 						return false;
										
					
					if(retransmition_slot == 0)
     b04:	89 81       	ldd	r24, Y+1	; 0x01
     b06:	9a 81       	ldd	r25, Y+2	; 0x02
     b08:	89 2b       	or	r24, r25
     b0a:	29 f4       	brne	.+10     	; 0xb16 <appAckInd+0xee>
					{
						NWK_DataReq(&msgReqData);
     b0c:	8d e3       	ldi	r24, 0x3D	; 61
     b0e:	92 e0       	ldi	r25, 0x02	; 2
     b10:	0e 94 43 09 	call	0x1286	; 0x1286 <NWK_DataReq>
     b14:	3b c0       	rjmp	.+118    	; 0xb8c <appAckInd+0x164>
					}
					else
					{
						#if MASTER_MACSC
						macsc_enable_manual_bts();
     b16:	0e 94 b5 02 	call	0x56a	; 0x56a <macsc_enable_manual_bts>
						macsc_set_cmp1_int_cb(online_time_hndlr);
     b1a:	8a e3       	ldi	r24, 0x3A	; 58
     b1c:	93 e0       	ldi	r25, 0x03	; 3
     b1e:	0e 94 a9 35 	call	0x6b52	; 0x6b52 <macsc_set_cmp1_int_cb>
						macsc_enable_cmp_int(MACSC_CC1);
     b22:	81 e0       	ldi	r24, 0x01	; 1
     b24:	0e 94 22 34 	call	0x6844	; 0x6844 <macsc_enable_cmp_int>
						macsc_use_cmp(MACSC_RELATIVE_CMP, tTS * retransmition_slot - 40, MACSC_CC1);
     b28:	89 81       	ldd	r24, Y+1	; 0x01
     b2a:	9a 81       	ldd	r25, Y+2	; 0x02
     b2c:	09 2e       	mov	r0, r25
     b2e:	00 0c       	add	r0, r0
     b30:	aa 0b       	sbc	r26, r26
     b32:	bb 0b       	sbc	r27, r27
     b34:	bc 01       	movw	r22, r24
     b36:	cd 01       	movw	r24, r26
     b38:	0e 94 4d 48 	call	0x909a	; 0x909a <__floatsisf>
     b3c:	7b 01       	movw	r14, r22
     b3e:	8c 01       	movw	r16, r24
     b40:	80 91 a3 11 	lds	r24, 0x11A3	; 0x8011a3 <tTS>
     b44:	90 91 a4 11 	lds	r25, 0x11A4	; 0x8011a4 <tTS+0x1>
     b48:	a0 91 a5 11 	lds	r26, 0x11A5	; 0x8011a5 <tTS+0x2>
     b4c:	b0 91 a6 11 	lds	r27, 0x11A6	; 0x8011a6 <tTS+0x3>
     b50:	9c 01       	movw	r18, r24
     b52:	ad 01       	movw	r20, r26
     b54:	c8 01       	movw	r24, r16
     b56:	b7 01       	movw	r22, r14
     b58:	0e 94 d9 48 	call	0x91b2	; 0x91b2 <__mulsf3>
     b5c:	dc 01       	movw	r26, r24
     b5e:	cb 01       	movw	r24, r22
     b60:	20 e0       	ldi	r18, 0x00	; 0
     b62:	30 e0       	ldi	r19, 0x00	; 0
     b64:	40 e2       	ldi	r20, 0x20	; 32
     b66:	52 e4       	ldi	r21, 0x42	; 66
     b68:	bc 01       	movw	r22, r24
     b6a:	cd 01       	movw	r24, r26
     b6c:	0e 94 36 47 	call	0x8e6c	; 0x8e6c <__subsf3>
     b70:	dc 01       	movw	r26, r24
     b72:	cb 01       	movw	r24, r22
     b74:	bc 01       	movw	r22, r24
     b76:	cd 01       	movw	r24, r26
     b78:	0e 94 1c 48 	call	0x9038	; 0x9038 <__fixunssfsi>
     b7c:	dc 01       	movw	r26, r24
     b7e:	cb 01       	movw	r24, r22
     b80:	21 e0       	ldi	r18, 0x01	; 1
     b82:	ac 01       	movw	r20, r24
     b84:	bd 01       	movw	r22, r26
     b86:	81 e0       	ldi	r24, 0x01	; 1
     b88:	0e 94 d6 34 	call	0x69ac	; 0x69ac <macsc_use_cmp>
						#endif
					}					
					printf("\nretransmition_slot %d , %f", retransmition_slot, tTS);
     b8c:	80 91 a3 11 	lds	r24, 0x11A3	; 0x8011a3 <tTS>
     b90:	90 91 a4 11 	lds	r25, 0x11A4	; 0x8011a4 <tTS+0x1>
     b94:	a0 91 a5 11 	lds	r26, 0x11A5	; 0x8011a5 <tTS+0x2>
     b98:	b0 91 a6 11 	lds	r27, 0x11A6	; 0x8011a6 <tTS+0x3>
     b9c:	2b 2f       	mov	r18, r27
     b9e:	2f 93       	push	r18
     ba0:	2a 2f       	mov	r18, r26
     ba2:	2f 93       	push	r18
     ba4:	29 2f       	mov	r18, r25
     ba6:	2f 93       	push	r18
     ba8:	8f 93       	push	r24
     baa:	8a 81       	ldd	r24, Y+2	; 0x02
     bac:	8f 93       	push	r24
     bae:	89 81       	ldd	r24, Y+1	; 0x01
     bb0:	8f 93       	push	r24
     bb2:	86 e9       	ldi	r24, 0x96	; 150
     bb4:	92 e0       	ldi	r25, 0x02	; 2
     bb6:	89 2f       	mov	r24, r25
     bb8:	8f 93       	push	r24
     bba:	86 e9       	ldi	r24, 0x96	; 150
     bbc:	92 e0       	ldi	r25, 0x02	; 2
     bbe:	8f 93       	push	r24
     bc0:	0e 94 73 4b 	call	0x96e6	; 0x96e6 <printf>
     bc4:	8d b7       	in	r24, 0x3d	; 61
     bc6:	9e b7       	in	r25, 0x3e	; 62
     bc8:	08 96       	adiw	r24, 0x08	; 8
     bca:	0f b6       	in	r0, 0x3f	; 63
     bcc:	f8 94       	cli
     bce:	de bf       	out	0x3e, r29	; 62
     bd0:	0f be       	out	0x3f, r0	; 63
     bd2:	cd bf       	out	0x3d, r28	; 61
		if(PanId == ackframe->sourceId)
		{
			if(STATE == ONLINE_MODE && rec_beacon.Flags.txState == ONLINE_MODE)
			{
				ack_received = check_ack(assTimeSlot + 1);
				if(!ack_received)
     bd4:	11 c0       	rjmp	.+34     	; 0xbf8 <appAckInd+0x1d0>

				}				
			}
			else
			{
				ack_received = check_ack(APP_ADDR);								
     bd6:	84 e0       	ldi	r24, 0x04	; 4
     bd8:	90 e0       	ldi	r25, 0x00	; 0
     bda:	0e 94 ad 04 	call	0x95a	; 0x95a <check_ack>
     bde:	80 93 2c 03 	sts	0x032C, r24	; 0x80032c <ack_received>
				if(STATE == DISC_MODE && ack_received)
     be2:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     be6:	84 30       	cpi	r24, 0x04	; 4
     be8:	39 f4       	brne	.+14     	; 0xbf8 <appAckInd+0x1d0>
     bea:	80 91 2c 03 	lds	r24, 0x032C	; 0x80032c <ack_received>
     bee:	88 23       	and	r24, r24
     bf0:	19 f0       	breq	.+6      	; 0xbf8 <appAckInd+0x1d0>
					STATE = CONFIG_MODE;
     bf2:	86 e0       	ldi	r24, 0x06	; 6
     bf4:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <STATE>
			}
		}
		return true;
     bf8:	81 e0       	ldi	r24, 0x01	; 1
	}
     bfa:	26 96       	adiw	r28, 0x06	; 6
     bfc:	0f b6       	in	r0, 0x3f	; 63
     bfe:	f8 94       	cli
     c00:	de bf       	out	0x3e, r29	; 62
     c02:	0f be       	out	0x3f, r0	; 63
     c04:	cd bf       	out	0x3d, r28	; 61
     c06:	df 91       	pop	r29
     c08:	cf 91       	pop	r28
     c0a:	1f 91       	pop	r17
     c0c:	0f 91       	pop	r16
     c0e:	ff 90       	pop	r15
     c10:	ef 90       	pop	r14
     c12:	08 95       	ret

00000c14 <appCommandInd>:
	
	static bool appCommandInd(NWK_DataInd_t *ind)
	{
     c14:	cf 93       	push	r28
     c16:	df 93       	push	r29
     c18:	00 d0       	rcall	.+0      	; 0xc1a <appCommandInd+0x6>
     c1a:	00 d0       	rcall	.+0      	; 0xc1c <appCommandInd+0x8>
     c1c:	cd b7       	in	r28, 0x3d	; 61
     c1e:	de b7       	in	r29, 0x3e	; 62
     c20:	9c 83       	std	Y+4, r25	; 0x04
     c22:	8b 83       	std	Y+3, r24	; 0x03
		#if !MASTER_MACSC
		ind->data = ind->data - (uint8_t) 1;
		#endif
		printf("\n Command ind");
     c24:	82 eb       	ldi	r24, 0xB2	; 178
     c26:	92 e0       	ldi	r25, 0x02	; 2
     c28:	89 2f       	mov	r24, r25
     c2a:	8f 93       	push	r24
     c2c:	82 eb       	ldi	r24, 0xB2	; 178
     c2e:	92 e0       	ldi	r25, 0x02	; 2
     c30:	8f 93       	push	r24
     c32:	0e 94 73 4b 	call	0x96e6	; 0x96e6 <printf>
     c36:	0f 90       	pop	r0
     c38:	0f 90       	pop	r0
		if(ind->data[0] == LL_CONFIGURATION_REQUEST)
     c3a:	8b 81       	ldd	r24, Y+3	; 0x03
     c3c:	9c 81       	ldd	r25, Y+4	; 0x04
     c3e:	fc 01       	movw	r30, r24
     c40:	80 85       	ldd	r24, Z+8	; 0x08
     c42:	91 85       	ldd	r25, Z+9	; 0x09
     c44:	fc 01       	movw	r30, r24
     c46:	80 81       	ld	r24, Z
     c48:	8f 30       	cpi	r24, 0x0F	; 15
     c4a:	09 f0       	breq	.+2      	; 0xc4e <appCommandInd+0x3a>
     c4c:	54 c0       	rjmp	.+168    	; 0xcf6 <appCommandInd+0xe2>
		{
			NWK_ConfigRequest_t *msg = (NWK_ConfigRequest_t*)ind->data;
     c4e:	8b 81       	ldd	r24, Y+3	; 0x03
     c50:	9c 81       	ldd	r25, Y+4	; 0x04
     c52:	fc 01       	movw	r30, r24
     c54:	80 85       	ldd	r24, Z+8	; 0x08
     c56:	91 85       	ldd	r25, Z+9	; 0x09
     c58:	9a 83       	std	Y+2, r25	; 0x02
     c5a:	89 83       	std	Y+1, r24	; 0x01
			if(msg->macAddr == APP_ADDR)
     c5c:	89 81       	ldd	r24, Y+1	; 0x01
     c5e:	9a 81       	ldd	r25, Y+2	; 0x02
     c60:	fc 01       	movw	r30, r24
     c62:	84 81       	ldd	r24, Z+4	; 0x04
     c64:	84 30       	cpi	r24, 0x04	; 4
     c66:	09 f0       	breq	.+2      	; 0xc6a <appCommandInd+0x56>
     c68:	46 c0       	rjmp	.+140    	; 0xcf6 <appCommandInd+0xe2>
			{
				PHY_SetChannel(msg->tx_channel);
     c6a:	89 81       	ldd	r24, Y+1	; 0x01
     c6c:	9a 81       	ldd	r25, Y+2	; 0x02
     c6e:	fc 01       	movw	r30, r24
     c70:	82 81       	ldd	r24, Z+2	; 0x02
     c72:	0e 94 2f 1e 	call	0x3c5e	; 0x3c5e <PHY_SetChannel>
				NWK_SetPanId(msg->s_macAddr);
     c76:	89 81       	ldd	r24, Y+1	; 0x01
     c78:	9a 81       	ldd	r25, Y+2	; 0x02
     c7a:	fc 01       	movw	r30, r24
     c7c:	81 81       	ldd	r24, Z+1	; 0x01
     c7e:	88 2f       	mov	r24, r24
     c80:	90 e0       	ldi	r25, 0x00	; 0
     c82:	0e 94 75 08 	call	0x10ea	; 0x10ea <NWK_SetPanId>
				PanId = msg->s_macAddr;
     c86:	89 81       	ldd	r24, Y+1	; 0x01
     c88:	9a 81       	ldd	r25, Y+2	; 0x02
     c8a:	fc 01       	movw	r30, r24
     c8c:	81 81       	ldd	r24, Z+1	; 0x01
     c8e:	80 93 2b 03 	sts	0x032B, r24	; 0x80032b <PanId>
				assTimeSlot = msg->assTimeSlot;
     c92:	89 81       	ldd	r24, Y+1	; 0x01
     c94:	9a 81       	ldd	r25, Y+2	; 0x02
     c96:	fc 01       	movw	r30, r24
     c98:	83 81       	ldd	r24, Z+3	; 0x03
     c9a:	80 93 0b 02 	sts	0x020B, r24	; 0x80020b <assTimeSlot>
				n = msg->conf.tsDuration;
     c9e:	89 81       	ldd	r24, Y+1	; 0x01
     ca0:	9a 81       	ldd	r25, Y+2	; 0x02
     ca2:	fc 01       	movw	r30, r24
     ca4:	85 81       	ldd	r24, Z+5	; 0x05
     ca6:	8f 77       	andi	r24, 0x7F	; 127
     ca8:	80 93 15 03 	sts	0x0315, r24	; 0x800315 <n>
				associated = 1;
     cac:	81 e0       	ldi	r24, 0x01	; 1
     cae:	80 93 2e 03 	sts	0x032E, r24	; 0x80032e <associated>
				STATE = ONLINE_MODE;
     cb2:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <STATE>
				PHY_SetTdmaMode(true);
     cb6:	81 e0       	ldi	r24, 0x01	; 1
     cb8:	0e 94 6e 1d 	call	0x3adc	; 0x3adc <PHY_SetTdmaMode>
				printf("\n asstimeslot %d, tsDuration %hhx", assTimeSlot, n);
     cbc:	80 91 15 03 	lds	r24, 0x0315	; 0x800315 <n>
     cc0:	28 2f       	mov	r18, r24
     cc2:	30 e0       	ldi	r19, 0x00	; 0
     cc4:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <assTimeSlot>
     cc8:	88 2f       	mov	r24, r24
     cca:	90 e0       	ldi	r25, 0x00	; 0
     ccc:	43 2f       	mov	r20, r19
     cce:	4f 93       	push	r20
     cd0:	2f 93       	push	r18
     cd2:	29 2f       	mov	r18, r25
     cd4:	2f 93       	push	r18
     cd6:	8f 93       	push	r24
     cd8:	80 ec       	ldi	r24, 0xC0	; 192
     cda:	92 e0       	ldi	r25, 0x02	; 2
     cdc:	89 2f       	mov	r24, r25
     cde:	8f 93       	push	r24
     ce0:	80 ec       	ldi	r24, 0xC0	; 192
     ce2:	92 e0       	ldi	r25, 0x02	; 2
     ce4:	8f 93       	push	r24
     ce6:	0e 94 73 4b 	call	0x96e6	; 0x96e6 <printf>
     cea:	0f 90       	pop	r0
     cec:	0f 90       	pop	r0
     cee:	0f 90       	pop	r0
     cf0:	0f 90       	pop	r0
     cf2:	0f 90       	pop	r0
     cf4:	0f 90       	pop	r0
			}
		}
		return true;
     cf6:	81 e0       	ldi	r24, 0x01	; 1
	}
     cf8:	0f 90       	pop	r0
     cfa:	0f 90       	pop	r0
     cfc:	0f 90       	pop	r0
     cfe:	0f 90       	pop	r0
     d00:	df 91       	pop	r29
     d02:	cf 91       	pop	r28
     d04:	08 95       	ret

00000d06 <appPrepareDiscoverResponse>:

	void appPrepareDiscoverResponse()
	{
     d06:	cf 93       	push	r28
     d08:	df 93       	push	r29
     d0a:	cd b7       	in	r28, 0x3d	; 61
     d0c:	de b7       	in	r29, 0x3e	; 62
		msgReq.dstAddr				= 0;
     d0e:	10 92 1d 03 	sts	0x031D, r1	; 0x80031d <msgReq+0x6>
     d12:	10 92 1c 03 	sts	0x031C, r1	; 0x80031c <msgReq+0x5>
		msgReq.dstEndpoint			= APP_COMMAND_ENDPOINT;
     d16:	83 e0       	ldi	r24, 0x03	; 3
     d18:	80 93 1e 03 	sts	0x031E, r24	; 0x80031e <msgReq+0x7>
		msgReq.srcEndpoint			= APP_COMMAND_ENDPOINT;
     d1c:	83 e0       	ldi	r24, 0x03	; 3
     d1e:	80 93 1f 03 	sts	0x031F, r24	; 0x80031f <msgReq+0x8>
		msgReq.options				= NWK_OPT_MAC_COMMAND;
     d22:	80 e0       	ldi	r24, 0x00	; 0
     d24:	90 e8       	ldi	r25, 0x80	; 128
     d26:	90 93 21 03 	sts	0x0321, r25	; 0x800321 <msgReq+0xa>
     d2a:	80 93 20 03 	sts	0x0320, r24	; 0x800320 <msgReq+0x9>
		msgReq.data					= (uint8_t*)&msgDiscResponse;
     d2e:	8d e0       	ldi	r24, 0x0D	; 13
     d30:	92 e0       	ldi	r25, 0x02	; 2
     d32:	90 93 25 03 	sts	0x0325, r25	; 0x800325 <msgReq+0xe>
     d36:	80 93 24 03 	sts	0x0324, r24	; 0x800324 <msgReq+0xd>
		msgReq.size					= sizeof(msgDiscResponse);
     d3a:	83 e0       	ldi	r24, 0x03	; 3
     d3c:	80 93 26 03 	sts	0x0326, r24	; 0x800326 <msgReq+0xf>
	}
     d40:	00 00       	nop
     d42:	df 91       	pop	r29
     d44:	cf 91       	pop	r28
     d46:	08 95       	ret

00000d48 <appPrepareConfigurationStatus>:
	
	void appPrepareConfigurationStatus()
	{		
     d48:	cf 93       	push	r28
     d4a:	df 93       	push	r29
     d4c:	cd b7       	in	r28, 0x3d	; 61
     d4e:	de b7       	in	r29, 0x3e	; 62
		msgReq.dstAddr				= 0;
     d50:	10 92 1d 03 	sts	0x031D, r1	; 0x80031d <msgReq+0x6>
     d54:	10 92 1c 03 	sts	0x031C, r1	; 0x80031c <msgReq+0x5>
		msgReq.dstEndpoint			= APP_COMMAND_ENDPOINT;
     d58:	83 e0       	ldi	r24, 0x03	; 3
     d5a:	80 93 1e 03 	sts	0x031E, r24	; 0x80031e <msgReq+0x7>
		msgReq.srcEndpoint			= APP_COMMAND_ENDPOINT;
     d5e:	83 e0       	ldi	r24, 0x03	; 3
     d60:	80 93 1f 03 	sts	0x031F, r24	; 0x80031f <msgReq+0x8>
		msgReq.options				= NWK_OPT_MAC_COMMAND;
     d64:	80 e0       	ldi	r24, 0x00	; 0
     d66:	90 e8       	ldi	r25, 0x80	; 128
     d68:	90 93 21 03 	sts	0x0321, r25	; 0x800321 <msgReq+0xa>
     d6c:	80 93 20 03 	sts	0x0320, r24	; 0x800320 <msgReq+0x9>
		msgReq.data					= (uint8_t*)&msgConfigStatus;
     d70:	80 e1       	ldi	r24, 0x10	; 16
     d72:	92 e0       	ldi	r25, 0x02	; 2
     d74:	90 93 25 03 	sts	0x0325, r25	; 0x800325 <msgReq+0xe>
     d78:	80 93 24 03 	sts	0x0324, r24	; 0x800324 <msgReq+0xd>
		msgReq.size					= sizeof(msgConfigStatus);
     d7c:	85 e0       	ldi	r24, 0x05	; 5
     d7e:	80 93 26 03 	sts	0x0326, r24	; 0x800326 <msgReq+0xf>
	}
     d82:	00 00       	nop
     d84:	df 91       	pop	r29
     d86:	cf 91       	pop	r28
     d88:	08 95       	ret

00000d8a <appPrepareDataFrame>:
	
	void appPrepareDataFrame(void)
	{
     d8a:	cf 93       	push	r28
     d8c:	df 93       	push	r29
     d8e:	cd b7       	in	r28, 0x3d	; 61
     d90:	de b7       	in	r29, 0x3e	; 62
		
		PHY_SetTdmaMode(true);
     d92:	81 e0       	ldi	r24, 0x01	; 1
     d94:	0e 94 6e 1d 	call	0x3adc	; 0x3adc <PHY_SetTdmaMode>

	
		msgReq.dstAddr				= 0;
     d98:	10 92 1d 03 	sts	0x031D, r1	; 0x80031d <msgReq+0x6>
     d9c:	10 92 1c 03 	sts	0x031C, r1	; 0x80031c <msgReq+0x5>
		msgReq.dstEndpoint			= APP_COMMAND_ENDPOINT;
     da0:	83 e0       	ldi	r24, 0x03	; 3
     da2:	80 93 1e 03 	sts	0x031E, r24	; 0x80031e <msgReq+0x7>
		msgReq.srcEndpoint			= APP_COMMAND_ENDPOINT;
     da6:	83 e0       	ldi	r24, 0x03	; 3
     da8:	80 93 1f 03 	sts	0x031F, r24	; 0x80031f <msgReq+0x8>
		msgReq.options				= NWK_OPT_LLDN_DATA;
     dac:	80 e0       	ldi	r24, 0x00	; 0
     dae:	90 e2       	ldi	r25, 0x20	; 32
     db0:	90 93 21 03 	sts	0x0321, r25	; 0x800321 <msgReq+0xa>
     db4:	80 93 20 03 	sts	0x0320, r24	; 0x800320 <msgReq+0x9>
		msgReq.data					= (uint8_t *)&data_payload;
     db8:	8c e0       	ldi	r24, 0x0C	; 12
     dba:	92 e0       	ldi	r25, 0x02	; 2
     dbc:	90 93 25 03 	sts	0x0325, r25	; 0x800325 <msgReq+0xe>
     dc0:	80 93 24 03 	sts	0x0324, r24	; 0x800324 <msgReq+0xd>
		msgReq.size					= sizeof(data_payload);
     dc4:	81 e0       	ldi	r24, 0x01	; 1
     dc6:	80 93 26 03 	sts	0x0326, r24	; 0x800326 <msgReq+0xf>
	}
     dca:	00 00       	nop
     dcc:	df 91       	pop	r29
     dce:	cf 91       	pop	r28
     dd0:	08 95       	ret

00000dd2 <appInit>:
	
	
#endif // APP_COORDINATOR

static void appInit(void)
{
     dd2:	cf 93       	push	r28
     dd4:	df 93       	push	r29
     dd6:	cd b7       	in	r28, 0x3d	; 61
     dd8:	de b7       	in	r29, 0x3e	; 62
	NWK_SetAddr(APP_ADDR);
     dda:	84 e0       	ldi	r24, 0x04	; 4
     ddc:	90 e0       	ldi	r25, 0x00	; 0
     dde:	0e 94 5e 08 	call	0x10bc	; 0x10bc <NWK_SetAddr>
	PHY_SetChannel(APP_CHANNEL);
     de2:	8f e0       	ldi	r24, 0x0F	; 15
     de4:	0e 94 2f 1e 	call	0x3c5e	; 0x3c5e <PHY_SetChannel>
	PHY_SetRxState(true);
     de8:	81 e0       	ldi	r24, 0x01	; 1
     dea:	0e 94 1f 1e 	call	0x3c3e	; 0x3c3e <PHY_SetRxState>
		PanId = APP_PANID;
		ACKFrame.sourceId = APP_PANID;
		PHY_SetTdmaMode(true);
	NWK_OpenEndpoint(APP_COMMAND_ENDPOINT, appCommandInd);
	#else
		appPrepareDiscoverResponse();	
     dee:	0e 94 83 06 	call	0xd06	; 0xd06 <appPrepareDiscoverResponse>
		/*
		 * Enable CSMA/CA
		 * Enable Random CSMA seed generator
		 */
		PHY_SetTdmaMode(false);
     df2:	80 e0       	ldi	r24, 0x00	; 0
     df4:	0e 94 6e 1d 	call	0x3adc	; 0x3adc <PHY_SetTdmaMode>
		PHY_SetOptimizedCSMAValues();
     df8:	0e 94 fd 1d 	call	0x3bfa	; 0x3bfa <PHY_SetOptimizedCSMAValues>
		
		
		
		payloadSize = 127;
     dfc:	8f e7       	ldi	r24, 0x7F	; 127
     dfe:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <payloadSize>
		NWK_OpenEndpoint(APP_BEACON_ENDPOINT, appBeaconInd);
     e02:	65 e5       	ldi	r22, 0x55	; 85
     e04:	73 e0       	ldi	r23, 0x03	; 3
     e06:	80 e0       	ldi	r24, 0x00	; 0
     e08:	0e 94 8c 08 	call	0x1118	; 0x1118 <NWK_OpenEndpoint>
		NWK_OpenEndpoint(APP_ACK_ENDPOINT, appAckInd);
     e0c:	64 e1       	ldi	r22, 0x14	; 20
     e0e:	75 e0       	ldi	r23, 0x05	; 5
     e10:	84 e0       	ldi	r24, 0x04	; 4
     e12:	0e 94 8c 08 	call	0x1118	; 0x1118 <NWK_OpenEndpoint>
		NWK_OpenEndpoint(APP_COMMAND_ENDPOINT, appCommandInd);
     e16:	6a e0       	ldi	r22, 0x0A	; 10
     e18:	76 e0       	ldi	r23, 0x06	; 6
     e1a:	83 e0       	ldi	r24, 0x03	; 3
     e1c:	0e 94 8c 08 	call	0x1118	; 0x1118 <NWK_OpenEndpoint>
		/*
		* Configure interrupts callback functions
		*/
		
	#endif // APP_COORDENATOR
	PHY_SetPromiscuousMode(true);
     e20:	81 e0       	ldi	r24, 0x01	; 1
     e22:	0e 94 a9 1d 	call	0x3b52	; 0x3b52 <PHY_SetPromiscuousMode>

}
     e26:	00 00       	nop
     e28:	df 91       	pop	r29
     e2a:	cf 91       	pop	r28
     e2c:	08 95       	ret

00000e2e <APP_TaskHandler>:

static void APP_TaskHandler(void)
{
     e2e:	cf 93       	push	r28
     e30:	df 93       	push	r29
     e32:	00 d0       	rcall	.+0      	; 0xe34 <APP_TaskHandler+0x6>
     e34:	00 d0       	rcall	.+0      	; 0xe36 <APP_TaskHandler+0x8>
     e36:	cd b7       	in	r28, 0x3d	; 61
     e38:	de b7       	in	r29, 0x3e	; 62
	switch (appState){
     e3a:	80 91 16 03 	lds	r24, 0x0316	; 0x800316 <appState>
     e3e:	88 2f       	mov	r24, r24
     e40:	90 e0       	ldi	r25, 0x00	; 0
     e42:	84 30       	cpi	r24, 0x04	; 4
     e44:	91 05       	cpc	r25, r1
     e46:	e9 f0       	breq	.+58     	; 0xe82 <APP_TaskHandler+0x54>
     e48:	85 30       	cpi	r24, 0x05	; 5
     e4a:	91 05       	cpc	r25, r1
     e4c:	2c f4       	brge	.+10     	; 0xe58 <APP_TaskHandler+0x2a>
     e4e:	00 97       	sbiw	r24, 0x00	; 0
     e50:	61 f0       	breq	.+24     	; 0xe6a <APP_TaskHandler+0x3c>
     e52:	02 97       	sbiw	r24, 0x02	; 2
     e54:	81 f0       	breq	.+32     	; 0xe76 <APP_TaskHandler+0x48>
			break;
		}
		#endif
		default:
		{
			break;
     e56:	ba c0       	rjmp	.+372    	; 0xfcc <APP_TaskHandler+0x19e>

}

static void APP_TaskHandler(void)
{
	switch (appState){
     e58:	86 30       	cpi	r24, 0x06	; 6
     e5a:	91 05       	cpc	r25, r1
     e5c:	b1 f1       	breq	.+108    	; 0xeca <APP_TaskHandler+0x9c>
     e5e:	86 30       	cpi	r24, 0x06	; 6
     e60:	91 05       	cpc	r25, r1
     e62:	ac f0       	brlt	.+42     	; 0xe8e <APP_TaskHandler+0x60>
     e64:	07 97       	sbiw	r24, 0x07	; 7
     e66:	b9 f1       	breq	.+110    	; 0xed6 <APP_TaskHandler+0xa8>
			break;
		}
		#endif
		default:
		{
			break;
     e68:	b1 c0       	rjmp	.+354    	; 0xfcc <APP_TaskHandler+0x19e>
static void APP_TaskHandler(void)
{
	switch (appState){
		case APP_STATE_INITIAL:
		{
			appInit();
     e6a:	0e 94 e9 06 	call	0xdd2	; 0xdd2 <appInit>
			#if APP_COORDINATOR
				appState = APP_STATE_ATT_PAN_STATE;
			#else
				appState = APP_STATE_IDLE;
     e6e:	81 e0       	ldi	r24, 0x01	; 1
     e70:	80 93 16 03 	sts	0x0316, r24	; 0x800316 <appState>
			#endif
			break;
     e74:	ab c0       	rjmp	.+342    	; 0xfcc <APP_TaskHandler+0x19e>
		}
		case APP_STATE_SEND:
		{
			appSendData();
     e76:	0e 94 cf 02 	call	0x59e	; 0x59e <appSendData>
			#if APP_COORDINATOR
				/* Every time a message is send updates coordinator to prepare next message */
				appState = APP_STATE_ATT_PAN_STATE;
			#else
				appState = APP_STATE_IDLE;
     e7a:	81 e0       	ldi	r24, 0x01	; 1
     e7c:	80 93 16 03 	sts	0x0316, r24	; 0x800316 <appState>
			#endif
			break;
     e80:	a5 c0       	rjmp	.+330    	; 0xfcc <APP_TaskHandler+0x19e>
			break;	
		}
		#else // NODES SPECIFIC STATE MACHINE
		case APP_STATE_PREP_DISC_REPONSE:
		{
			appPrepareDiscoverResponse();
     e82:	0e 94 83 06 	call	0xd06	; 0xd06 <appPrepareDiscoverResponse>
			appState = APP_STATE_IDLE;	
     e86:	81 e0       	ldi	r24, 0x01	; 1
     e88:	80 93 16 03 	sts	0x0316, r24	; 0x800316 <appState>
			break;
     e8c:	9f c0       	rjmp	.+318    	; 0xfcc <APP_TaskHandler+0x19e>
		}
		
		case APP_STATE_PREP_CONFIG_STATUS:
		{
			// se o nodo recebeu ack na fase do discovery prepara a mensagem de configuration status
			if(ack_received && rec_beacon.confSeqNumber == 0 && associated == 0 && STATE != ONLINE_MODE) {
     e8e:	80 91 2c 03 	lds	r24, 0x032C	; 0x80032c <ack_received>
     e92:	88 23       	and	r24, r24
     e94:	89 f0       	breq	.+34     	; 0xeb8 <APP_TaskHandler+0x8a>
     e96:	80 91 a0 11 	lds	r24, 0x11A0	; 0x8011a0 <rec_beacon+0x5>
     e9a:	88 23       	and	r24, r24
     e9c:	69 f4       	brne	.+26     	; 0xeb8 <APP_TaskHandler+0x8a>
     e9e:	90 91 2e 03 	lds	r25, 0x032E	; 0x80032e <associated>
     ea2:	81 e0       	ldi	r24, 0x01	; 1
     ea4:	89 27       	eor	r24, r25
     ea6:	88 23       	and	r24, r24
     ea8:	39 f0       	breq	.+14     	; 0xeb8 <APP_TaskHandler+0x8a>
     eaa:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     eae:	88 23       	and	r24, r24
     eb0:	19 f0       	breq	.+6      	; 0xeb8 <APP_TaskHandler+0x8a>
				appPrepareConfigurationStatus();
     eb2:	0e 94 a4 06 	call	0xd48	; 0xd48 <appPrepareConfigurationStatus>
     eb6:	03 c0       	rjmp	.+6      	; 0xebe <APP_TaskHandler+0x90>
			}
			// se o nodo no recebeu desativa o timer e fica em idle
			else {
				#if MASTER_MACSC
				macsc_disable_cmp_int(MACSC_CC1);
     eb8:	81 e0       	ldi	r24, 0x01	; 1
     eba:	0e 94 97 34 	call	0x692e	; 0x692e <macsc_disable_cmp_int>
				#else
				timer_stop();
				#endif
			}
			ack_received = 0;
     ebe:	10 92 2c 03 	sts	0x032C, r1	; 0x80032c <ack_received>
			appState = APP_STATE_IDLE;
     ec2:	81 e0       	ldi	r24, 0x01	; 1
     ec4:	80 93 16 03 	sts	0x0316, r24	; 0x800316 <appState>
			break;
     ec8:	81 c0       	rjmp	.+258    	; 0xfcc <APP_TaskHandler+0x19e>
		}
		case APP_STATE_PREP_DATA_FRAME:
		{
			appPrepareDataFrame();
     eca:	0e 94 c5 06 	call	0xd8a	; 0xd8a <appPrepareDataFrame>
			appState = APP_STATE_IDLE;
     ece:	81 e0       	ldi	r24, 0x01	; 1
     ed0:	80 93 16 03 	sts	0x0316, r24	; 0x800316 <appState>
			break;
     ed4:	7b c0       	rjmp	.+246    	; 0xfcc <APP_TaskHandler+0x19e>
		}
		case APP_STATE_RETRANSMIT_DATA:
		{
			if(!ack_received)
     ed6:	90 91 2c 03 	lds	r25, 0x032C	; 0x80032c <ack_received>
     eda:	81 e0       	ldi	r24, 0x01	; 1
     edc:	89 27       	eor	r24, r25
     ede:	88 23       	and	r24, r24
     ee0:	09 f4       	brne	.+2      	; 0xee4 <APP_TaskHandler+0xb6>
     ee2:	70 c0       	rjmp	.+224    	; 0xfc4 <APP_TaskHandler+0x196>
			{
				appState = APP_STATE_IDLE;
     ee4:	81 e0       	ldi	r24, 0x01	; 1
     ee6:	80 93 16 03 	sts	0x0316, r24	; 0x800316 <appState>
				
				int retransmition_slot = 0;
     eea:	1a 82       	std	Y+2, r1	; 0x02
     eec:	19 82       	std	Y+1, r1	; 0x01
				
				
				for(int i = 0; i < assTimeSlot - 1 && i < (rec_beacon.NumberOfBaseTimeslotsinSuperframe - 3)/2; i++) // -3 because of 2 mgmt and 1 gack
     eee:	1c 82       	std	Y+4, r1	; 0x04
     ef0:	1b 82       	std	Y+3, r1	; 0x03
     ef2:	13 c0       	rjmp	.+38     	; 0xf1a <APP_TaskHandler+0xec>
					if( !check_ack(i) )
     ef4:	8b 81       	ldd	r24, Y+3	; 0x03
     ef6:	9c 81       	ldd	r25, Y+4	; 0x04
     ef8:	0e 94 ad 04 	call	0x95a	; 0x95a <check_ack>
     efc:	98 2f       	mov	r25, r24
     efe:	81 e0       	ldi	r24, 0x01	; 1
     f00:	89 27       	eor	r24, r25
     f02:	88 23       	and	r24, r24
     f04:	29 f0       	breq	.+10     	; 0xf10 <APP_TaskHandler+0xe2>
						retransmition_slot++;
     f06:	89 81       	ldd	r24, Y+1	; 0x01
     f08:	9a 81       	ldd	r25, Y+2	; 0x02
     f0a:	01 96       	adiw	r24, 0x01	; 1
     f0c:	9a 83       	std	Y+2, r25	; 0x02
     f0e:	89 83       	std	Y+1, r24	; 0x01
				appState = APP_STATE_IDLE;
				
				int retransmition_slot = 0;
				
				
				for(int i = 0; i < assTimeSlot - 1 && i < (rec_beacon.NumberOfBaseTimeslotsinSuperframe - 3)/2; i++) // -3 because of 2 mgmt and 1 gack
     f10:	8b 81       	ldd	r24, Y+3	; 0x03
     f12:	9c 81       	ldd	r25, Y+4	; 0x04
     f14:	01 96       	adiw	r24, 0x01	; 1
     f16:	9c 83       	std	Y+4, r25	; 0x04
     f18:	8b 83       	std	Y+3, r24	; 0x03
     f1a:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <assTimeSlot>
     f1e:	88 2f       	mov	r24, r24
     f20:	90 e0       	ldi	r25, 0x00	; 0
     f22:	9c 01       	movw	r18, r24
     f24:	21 50       	subi	r18, 0x01	; 1
     f26:	31 09       	sbc	r19, r1
     f28:	8b 81       	ldd	r24, Y+3	; 0x03
     f2a:	9c 81       	ldd	r25, Y+4	; 0x04
     f2c:	82 17       	cp	r24, r18
     f2e:	93 07       	cpc	r25, r19
     f30:	84 f4       	brge	.+32     	; 0xf52 <APP_TaskHandler+0x124>
     f32:	80 91 a2 11 	lds	r24, 0x11A2	; 0x8011a2 <rec_beacon+0x7>
     f36:	88 2f       	mov	r24, r24
     f38:	90 e0       	ldi	r25, 0x00	; 0
     f3a:	03 97       	sbiw	r24, 0x03	; 3
     f3c:	99 23       	and	r25, r25
     f3e:	0c f4       	brge	.+2      	; 0xf42 <APP_TaskHandler+0x114>
     f40:	01 96       	adiw	r24, 0x01	; 1
     f42:	95 95       	asr	r25
     f44:	87 95       	ror	r24
     f46:	9c 01       	movw	r18, r24
     f48:	8b 81       	ldd	r24, Y+3	; 0x03
     f4a:	9c 81       	ldd	r25, Y+4	; 0x04
     f4c:	82 17       	cp	r24, r18
     f4e:	93 07       	cpc	r25, r19
     f50:	8c f2       	brlt	.-94     	; 0xef4 <APP_TaskHandler+0xc6>
					if( !check_ack(i) )
						retransmition_slot++;
					
				printf("\nretransmition_slot %d", retransmition_slot);
     f52:	8a 81       	ldd	r24, Y+2	; 0x02
     f54:	8f 93       	push	r24
     f56:	89 81       	ldd	r24, Y+1	; 0x01
     f58:	8f 93       	push	r24
     f5a:	82 ee       	ldi	r24, 0xE2	; 226
     f5c:	92 e0       	ldi	r25, 0x02	; 2
     f5e:	89 2f       	mov	r24, r25
     f60:	8f 93       	push	r24
     f62:	82 ee       	ldi	r24, 0xE2	; 226
     f64:	92 e0       	ldi	r25, 0x02	; 2
     f66:	8f 93       	push	r24
     f68:	0e 94 73 4b 	call	0x96e6	; 0x96e6 <printf>
     f6c:	0f 90       	pop	r0
     f6e:	0f 90       	pop	r0
     f70:	0f 90       	pop	r0
     f72:	0f 90       	pop	r0
				
				if(retransmition_slot == 0)
     f74:	89 81       	ldd	r24, Y+1	; 0x01
     f76:	9a 81       	ldd	r25, Y+2	; 0x02
     f78:	89 2b       	or	r24, r25
     f7a:	19 f4       	brne	.+6      	; 0xf82 <APP_TaskHandler+0x154>
				{
					appSendData();
     f7c:	0e 94 cf 02 	call	0x59e	; 0x59e <appSendData>
			else
			{
				appState = APP_STATE_IDLE;
			}
			
			break;
     f80:	24 c0       	rjmp	.+72     	; 0xfca <APP_TaskHandler+0x19c>
					// appState = APP_STATE_SEND;			
				}
				else
				{
					#if MASTER_MACSC
					macsc_enable_manual_bts();
     f82:	0e 94 b5 02 	call	0x56a	; 0x56a <macsc_enable_manual_bts>
					macsc_set_cmp1_int_cb(send_message_timeHandler);
     f86:	85 ee       	ldi	r24, 0xE5	; 229
     f88:	92 e0       	ldi	r25, 0x02	; 2
     f8a:	0e 94 a9 35 	call	0x6b52	; 0x6b52 <macsc_set_cmp1_int_cb>
					macsc_enable_cmp_int(MACSC_CC1);
     f8e:	81 e0       	ldi	r24, 0x01	; 1
     f90:	0e 94 22 34 	call	0x6844	; 0x6844 <macsc_enable_cmp_int>
					macsc_use_cmp(MACSC_RELATIVE_CMP, ts_time * retransmition_slot, MACSC_CC1);
     f94:	40 91 ad 11 	lds	r20, 0x11AD	; 0x8011ad <ts_time>
     f98:	50 91 ae 11 	lds	r21, 0x11AE	; 0x8011ae <ts_time+0x1>
     f9c:	29 81       	ldd	r18, Y+1	; 0x01
     f9e:	3a 81       	ldd	r19, Y+2	; 0x02
     fa0:	42 9f       	mul	r20, r18
     fa2:	c0 01       	movw	r24, r0
     fa4:	43 9f       	mul	r20, r19
     fa6:	90 0d       	add	r25, r0
     fa8:	52 9f       	mul	r21, r18
     faa:	90 0d       	add	r25, r0
     fac:	11 24       	eor	r1, r1
     fae:	09 2e       	mov	r0, r25
     fb0:	00 0c       	add	r0, r0
     fb2:	aa 0b       	sbc	r26, r26
     fb4:	bb 0b       	sbc	r27, r27
     fb6:	21 e0       	ldi	r18, 0x01	; 1
     fb8:	ac 01       	movw	r20, r24
     fba:	bd 01       	movw	r22, r26
     fbc:	81 e0       	ldi	r24, 0x01	; 1
     fbe:	0e 94 d6 34 	call	0x69ac	; 0x69ac <macsc_use_cmp>
			else
			{
				appState = APP_STATE_IDLE;
			}
			
			break;
     fc2:	03 c0       	rjmp	.+6      	; 0xfca <APP_TaskHandler+0x19c>
				}
				
			}
			else
			{
				appState = APP_STATE_IDLE;
     fc4:	81 e0       	ldi	r24, 0x01	; 1
     fc6:	80 93 16 03 	sts	0x0316, r24	; 0x800316 <appState>
			}
			
			break;
     fca:	00 00       	nop
		default:
		{
			break;
		}
	}
}
     fcc:	00 00       	nop
     fce:	0f 90       	pop	r0
     fd0:	0f 90       	pop	r0
     fd2:	0f 90       	pop	r0
     fd4:	0f 90       	pop	r0
     fd6:	df 91       	pop	r29
     fd8:	cf 91       	pop	r28
     fda:	08 95       	ret

00000fdc <main>:

	/*****************************************************************************
	*****************************************************************************/
	int main(void)
	{
     fdc:	0f 93       	push	r16
     fde:	1f 93       	push	r17
     fe0:	cf 93       	push	r28
     fe2:	df 93       	push	r29
     fe4:	cd b7       	in	r28, 0x3d	; 61
     fe6:	de b7       	in	r29, 0x3e	; 62
     fe8:	27 97       	sbiw	r28, 0x07	; 7
     fea:	0f b6       	in	r0, 0x3f	; 63
     fec:	f8 94       	cli
     fee:	de bf       	out	0x3e, r29	; 62
     ff0:	0f be       	out	0x3f, r0	; 63
     ff2:	cd bf       	out	0x3d, r28	; 61
		sysclk_init();
     ff4:	0e 94 ec 3c 	call	0x79d8	; 0x79d8 <sysclk_init>
		board_init();
     ff8:	0e 94 21 40 	call	0x8042	; 0x8042 <board_init>

		SYS_Init();
     ffc:	0e 94 0f 21 	call	0x421e	; 0x421e <SYS_Init>
		/* Disable CSMA/CA
		 * Disable auto ACK
		 * Enable Rx of LLDN Frame Type as described in 802.15.4e - 2012 
		 */

		sm_init();
    1000:	0e 94 4f 32 	call	0x649e	; 0x649e <sm_init>

		// Initialize interrupt vector table support.
	#if (SIO2HOST_CHANNEL == SIO_USB)
		irq_initialize_vectors();
	#endif
		cpu_irq_enable();
    1004:	78 94       	sei

	#if 1
	#if (SIO2HOST_CHANNEL == SIO_USB)
		stdio_usb_init();
	#else
		const usart_serial_options_t usart_serial_options =
    1006:	27 e0       	ldi	r18, 0x07	; 7
    1008:	e9 ef       	ldi	r30, 0xF9	; 249
    100a:	f2 e0       	ldi	r31, 0x02	; 2
    100c:	ce 01       	movw	r24, r28
    100e:	01 96       	adiw	r24, 0x01	; 1
    1010:	dc 01       	movw	r26, r24
    1012:	01 90       	ld	r0, Z+
    1014:	0d 92       	st	X+, r0
    1016:	2a 95       	dec	r18
    1018:	e1 f7       	brne	.-8      	; 0x1012 <__EEPROM_REGION_LENGTH__+0x12>
			.charlength   = USART_HOST_CHAR_LENGTH,
			.paritytype   = USART_HOST_PARITY,
			.stopbits     = USART_HOST_STOP_BITS
		};

		stdio_serial_init(USART_HOST, &usart_serial_options);
    101a:	ce 01       	movw	r24, r28
    101c:	01 96       	adiw	r24, 0x01	; 1
    101e:	bc 01       	movw	r22, r24
    1020:	80 ec       	ldi	r24, 0xC0	; 192
    1022:	90 e0       	ldi	r25, 0x00	; 0
    1024:	0e 94 3a 02 	call	0x474	; 0x474 <stdio_serial_init>
		usart_double_baud_enable(USART_HOST);
    1028:	80 ec       	ldi	r24, 0xC0	; 192
    102a:	90 e0       	ldi	r25, 0x00	; 0
    102c:	0e 94 b6 01 	call	0x36c	; 0x36c <usart_double_baud_enable>
		usart_set_baudrate_precalculated(USART_HOST, USART_HOST_BAUDRATE, sysclk_get_source_clock_hz());
    1030:	0e 94 a9 01 	call	0x352	; 0x352 <sysclk_get_source_clock_hz>
    1034:	dc 01       	movw	r26, r24
    1036:	cb 01       	movw	r24, r22
    1038:	8c 01       	movw	r16, r24
    103a:	9d 01       	movw	r18, r26
    103c:	40 e0       	ldi	r20, 0x00	; 0
    103e:	52 ec       	ldi	r21, 0xC2	; 194
    1040:	61 e0       	ldi	r22, 0x01	; 1
    1042:	70 e0       	ldi	r23, 0x00	; 0
    1044:	80 ec       	ldi	r24, 0xC0	; 192
    1046:	90 e0       	ldi	r25, 0x00	; 0
    1048:	0e 94 ce 39 	call	0x739c	; 0x739c <usart_set_baudrate_precalculated>

	#endif
	#endif
		for(;;)
		{
			SYS_TaskHandler();
    104c:	0e 94 1f 21 	call	0x423e	; 0x423e <SYS_TaskHandler>
			APP_TaskHandler();
    1050:	0e 94 17 07 	call	0xe2e	; 0xe2e <APP_TaskHandler>
		}
    1054:	fb cf       	rjmp	.-10     	; 0x104c <__EEPROM_REGION_LENGTH__+0x4c>

00001056 <NWK_Init>:

/*************************************************************************//**
*  @brief Initializes all network layer modules
*****************************************************************************/
void NWK_Init(void)
{
    1056:	cf 93       	push	r28
    1058:	df 93       	push	r29
    105a:	1f 92       	push	r1
    105c:	cd b7       	in	r28, 0x3d	; 61
    105e:	de b7       	in	r29, 0x3e	; 62
	nwkIb.nwkSeqNum = 0;
    1060:	10 92 b5 11 	sts	0x11B5, r1	; 0x8011b5 <nwkIb+0x4>
	nwkIb.macSeqNum = 0;
    1064:	10 92 b6 11 	sts	0x11B6, r1	; 0x8011b6 <nwkIb+0x5>
	nwkIb.addr = 0;
    1068:	10 92 b2 11 	sts	0x11B2, r1	; 0x8011b2 <nwkIb+0x1>
    106c:	10 92 b1 11 	sts	0x11B1, r1	; 0x8011b1 <nwkIb>
	nwkIb.lock = 0;
    1070:	10 92 d8 11 	sts	0x11D8, r1	; 0x8011d8 <nwkIb+0x27>
    1074:	10 92 d7 11 	sts	0x11D7, r1	; 0x8011d7 <nwkIb+0x26>

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    1078:	19 82       	std	Y+1, r1	; 0x01
    107a:	0e c0       	rjmp	.+28     	; 0x1098 <NWK_Init+0x42>
		nwkIb.endpoint[i] = NULL;
    107c:	89 81       	ldd	r24, Y+1	; 0x01
    107e:	88 2f       	mov	r24, r24
    1080:	90 e0       	ldi	r25, 0x00	; 0
    1082:	03 96       	adiw	r24, 0x03	; 3
    1084:	88 0f       	add	r24, r24
    1086:	99 1f       	adc	r25, r25
    1088:	8f 54       	subi	r24, 0x4F	; 79
    108a:	9e 4e       	sbci	r25, 0xEE	; 238
    108c:	fc 01       	movw	r30, r24
    108e:	11 82       	std	Z+1, r1	; 0x01
    1090:	10 82       	st	Z, r1
	nwkIb.nwkSeqNum = 0;
	nwkIb.macSeqNum = 0;
	nwkIb.addr = 0;
	nwkIb.lock = 0;

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    1092:	89 81       	ldd	r24, Y+1	; 0x01
    1094:	8f 5f       	subi	r24, 0xFF	; 255
    1096:	89 83       	std	Y+1, r24	; 0x01
    1098:	89 81       	ldd	r24, Y+1	; 0x01
    109a:	80 31       	cpi	r24, 0x10	; 16
    109c:	78 f3       	brcs	.-34     	; 0x107c <NWK_Init+0x26>
		nwkIb.endpoint[i] = NULL;
	}

	nwkTxInit();
    109e:	0e 94 1f 18 	call	0x303e	; 0x303e <nwkTxInit>
	nwkRxInit();
    10a2:	0e 94 fa 0f 	call	0x1ff4	; 0x1ff4 <nwkRxInit>
	nwkFrameInit();
    10a6:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <nwkFrameInit>
	nwkDataReqInit();
    10aa:	0e 94 37 09 	call	0x126e	; 0x126e <nwkDataReqInit>
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityInit();
#endif

#ifdef NWK_ENABLE_MULTICAST
	nwkGroupInit();
    10ae:	0e 94 34 0f 	call	0x1e68	; 0x1e68 <nwkGroupInit>
#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	nwkRouteDiscoveryInit();
#endif
}
    10b2:	00 00       	nop
    10b4:	0f 90       	pop	r0
    10b6:	df 91       	pop	r29
    10b8:	cf 91       	pop	r28
    10ba:	08 95       	ret

000010bc <NWK_SetAddr>:
/*************************************************************************//**
*  @brief Sets network address of the node
*  @param[in] addr Adddress to set
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
    10bc:	cf 93       	push	r28
    10be:	df 93       	push	r29
    10c0:	00 d0       	rcall	.+0      	; 0x10c2 <NWK_SetAddr+0x6>
    10c2:	cd b7       	in	r28, 0x3d	; 61
    10c4:	de b7       	in	r29, 0x3e	; 62
    10c6:	9a 83       	std	Y+2, r25	; 0x02
    10c8:	89 83       	std	Y+1, r24	; 0x01
	nwkIb.addr = addr;
    10ca:	89 81       	ldd	r24, Y+1	; 0x01
    10cc:	9a 81       	ldd	r25, Y+2	; 0x02
    10ce:	90 93 b2 11 	sts	0x11B2, r25	; 0x8011b2 <nwkIb+0x1>
    10d2:	80 93 b1 11 	sts	0x11B1, r24	; 0x8011b1 <nwkIb>
	PHY_SetShortAddr(addr);
    10d6:	89 81       	ldd	r24, Y+1	; 0x01
    10d8:	9a 81       	ldd	r25, Y+2	; 0x02
    10da:	0e 94 69 1e 	call	0x3cd2	; 0x3cd2 <PHY_SetShortAddr>
}
    10de:	00 00       	nop
    10e0:	0f 90       	pop	r0
    10e2:	0f 90       	pop	r0
    10e4:	df 91       	pop	r29
    10e6:	cf 91       	pop	r28
    10e8:	08 95       	ret

000010ea <NWK_SetPanId>:
/*************************************************************************//**
*  @brief Sets network identifier (PAN) of the node
*  @param[in] panId PAN ID to set
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
    10ea:	cf 93       	push	r28
    10ec:	df 93       	push	r29
    10ee:	00 d0       	rcall	.+0      	; 0x10f0 <NWK_SetPanId+0x6>
    10f0:	cd b7       	in	r28, 0x3d	; 61
    10f2:	de b7       	in	r29, 0x3e	; 62
    10f4:	9a 83       	std	Y+2, r25	; 0x02
    10f6:	89 83       	std	Y+1, r24	; 0x01
	nwkIb.panId = panId;
    10f8:	89 81       	ldd	r24, Y+1	; 0x01
    10fa:	9a 81       	ldd	r25, Y+2	; 0x02
    10fc:	90 93 b4 11 	sts	0x11B4, r25	; 0x8011b4 <nwkIb+0x3>
    1100:	80 93 b3 11 	sts	0x11B3, r24	; 0x8011b3 <nwkIb+0x2>
	PHY_SetPanId(panId);
    1104:	89 81       	ldd	r24, Y+1	; 0x01
    1106:	9a 81       	ldd	r25, Y+2	; 0x02
    1108:	0e 94 45 1e 	call	0x3c8a	; 0x3c8a <PHY_SetPanId>
}
    110c:	00 00       	nop
    110e:	0f 90       	pop	r0
    1110:	0f 90       	pop	r0
    1112:	df 91       	pop	r29
    1114:	cf 91       	pop	r28
    1116:	08 95       	ret

00001118 <NWK_OpenEndpoint>:
*  @brief Registers callback @a ind for the endpoint @a endpoint
*  @param[in] id Endpoint index (1-15)
*  @param[in] handler Pointer to the callback function
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
    1118:	cf 93       	push	r28
    111a:	df 93       	push	r29
    111c:	00 d0       	rcall	.+0      	; 0x111e <NWK_OpenEndpoint+0x6>
    111e:	1f 92       	push	r1
    1120:	cd b7       	in	r28, 0x3d	; 61
    1122:	de b7       	in	r29, 0x3e	; 62
    1124:	89 83       	std	Y+1, r24	; 0x01
    1126:	7b 83       	std	Y+3, r23	; 0x03
    1128:	6a 83       	std	Y+2, r22	; 0x02
	nwkIb.endpoint[id] = handler;
    112a:	89 81       	ldd	r24, Y+1	; 0x01
    112c:	88 2f       	mov	r24, r24
    112e:	90 e0       	ldi	r25, 0x00	; 0
    1130:	03 96       	adiw	r24, 0x03	; 3
    1132:	88 0f       	add	r24, r24
    1134:	99 1f       	adc	r25, r25
    1136:	8f 54       	subi	r24, 0x4F	; 79
    1138:	9e 4e       	sbci	r25, 0xEE	; 238
    113a:	2a 81       	ldd	r18, Y+2	; 0x02
    113c:	3b 81       	ldd	r19, Y+3	; 0x03
    113e:	fc 01       	movw	r30, r24
    1140:	31 83       	std	Z+1, r19	; 0x01
    1142:	20 83       	st	Z, r18
}
    1144:	00 00       	nop
    1146:	0f 90       	pop	r0
    1148:	0f 90       	pop	r0
    114a:	0f 90       	pop	r0
    114c:	df 91       	pop	r29
    114e:	cf 91       	pop	r28
    1150:	08 95       	ret

00001152 <NWK_Busy>:
/*************************************************************************//**
*  @brief Checks if network layer is ready for sleep
*  @return @c true if network layer is ready for sleep or @c false otherwise
*****************************************************************************/
bool NWK_Busy(void)
{
    1152:	cf 93       	push	r28
    1154:	df 93       	push	r29
    1156:	cd b7       	in	r28, 0x3d	; 61
    1158:	de b7       	in	r29, 0x3e	; 62
	return nwkIb.lock > 0;
    115a:	80 91 d7 11 	lds	r24, 0x11D7	; 0x8011d7 <nwkIb+0x26>
    115e:	90 91 d8 11 	lds	r25, 0x11D8	; 0x8011d8 <nwkIb+0x27>
    1162:	21 e0       	ldi	r18, 0x01	; 1
    1164:	89 2b       	or	r24, r25
    1166:	09 f4       	brne	.+2      	; 0x116a <NWK_Busy+0x18>
    1168:	20 e0       	ldi	r18, 0x00	; 0
    116a:	82 2f       	mov	r24, r18
}
    116c:	df 91       	pop	r29
    116e:	cf 91       	pop	r28
    1170:	08 95       	ret

00001172 <NWK_Lock>:

/*************************************************************************//**
*  @brief Increases the lock counter and sets a busy state
*****************************************************************************/
void NWK_Lock(void)
{
    1172:	cf 93       	push	r28
    1174:	df 93       	push	r29
    1176:	cd b7       	in	r28, 0x3d	; 61
    1178:	de b7       	in	r29, 0x3e	; 62
	nwkIb.lock++;
    117a:	80 91 d7 11 	lds	r24, 0x11D7	; 0x8011d7 <nwkIb+0x26>
    117e:	90 91 d8 11 	lds	r25, 0x11D8	; 0x8011d8 <nwkIb+0x27>
    1182:	01 96       	adiw	r24, 0x01	; 1
    1184:	90 93 d8 11 	sts	0x11D8, r25	; 0x8011d8 <nwkIb+0x27>
    1188:	80 93 d7 11 	sts	0x11D7, r24	; 0x8011d7 <nwkIb+0x26>
}
    118c:	00 00       	nop
    118e:	df 91       	pop	r29
    1190:	cf 91       	pop	r28
    1192:	08 95       	ret

00001194 <NWK_Unlock>:

/*************************************************************************//**
*  @brief Decreases the lock counter and sets a free state if counter reaches 0
*****************************************************************************/
void NWK_Unlock(void)
{
    1194:	cf 93       	push	r28
    1196:	df 93       	push	r29
    1198:	cd b7       	in	r28, 0x3d	; 61
    119a:	de b7       	in	r29, 0x3e	; 62
	nwkIb.lock--;
    119c:	80 91 d7 11 	lds	r24, 0x11D7	; 0x8011d7 <nwkIb+0x26>
    11a0:	90 91 d8 11 	lds	r25, 0x11D8	; 0x8011d8 <nwkIb+0x27>
    11a4:	01 97       	sbiw	r24, 0x01	; 1
    11a6:	90 93 d8 11 	sts	0x11D8, r25	; 0x8011d8 <nwkIb+0x27>
    11aa:	80 93 d7 11 	sts	0x11D7, r24	; 0x8011d7 <nwkIb+0x26>
}
    11ae:	00 00       	nop
    11b0:	df 91       	pop	r29
    11b2:	cf 91       	pop	r28
    11b4:	08 95       	ret

000011b6 <NWK_SleepReq>:

/*************************************************************************//**
*  @brief Puts network layer to a sleeping state
*****************************************************************************/
void NWK_SleepReq(void)
{
    11b6:	cf 93       	push	r28
    11b8:	df 93       	push	r29
    11ba:	cd b7       	in	r28, 0x3d	; 61
    11bc:	de b7       	in	r29, 0x3e	; 62
	PHY_Sleep();
    11be:	0e 94 b2 1e 	call	0x3d64	; 0x3d64 <PHY_Sleep>
}
    11c2:	00 00       	nop
    11c4:	df 91       	pop	r29
    11c6:	cf 91       	pop	r28
    11c8:	08 95       	ret

000011ca <NWK_WakeupReq>:

/*************************************************************************//**
*  @brief Puts network layer to an active state
*****************************************************************************/
void NWK_WakeupReq(void)
{
    11ca:	cf 93       	push	r28
    11cc:	df 93       	push	r29
    11ce:	cd b7       	in	r28, 0x3d	; 61
    11d0:	de b7       	in	r29, 0x3e	; 62
	PHY_Wakeup();
    11d2:	0e 94 cb 1e 	call	0x3d96	; 0x3d96 <PHY_Wakeup>
}
    11d6:	00 00       	nop
    11d8:	df 91       	pop	r29
    11da:	cf 91       	pop	r28
    11dc:	08 95       	ret

000011de <NWK_LinearizeLqi>:
*  @brief Calculates linearized value for the given value of the LQI
*  @param[in] lqi LQI value as provided by the transceiver
*  @return linearized value directly proportional to the probability of delivery
*****************************************************************************/
uint8_t NWK_LinearizeLqi(uint8_t lqi)
{
    11de:	cf 93       	push	r28
    11e0:	df 93       	push	r29
    11e2:	cd b7       	in	r28, 0x3d	; 61
    11e4:	de b7       	in	r29, 0x3e	; 62
    11e6:	2c 97       	sbiw	r28, 0x0c	; 12
    11e8:	0f b6       	in	r0, 0x3f	; 63
    11ea:	f8 94       	cli
    11ec:	de bf       	out	0x3e, r29	; 62
    11ee:	0f be       	out	0x3f, r0	; 63
    11f0:	cd bf       	out	0x3d, r28	; 61
    11f2:	8c 87       	std	Y+12, r24	; 0x0c
	const uint8_t val[] = { 3, 8, 26, 64, 128, 190, 230, 247, 252 };
    11f4:	89 e0       	ldi	r24, 0x09	; 9
    11f6:	e0 e0       	ldi	r30, 0x00	; 0
    11f8:	f3 e0       	ldi	r31, 0x03	; 3
    11fa:	de 01       	movw	r26, r28
    11fc:	13 96       	adiw	r26, 0x03	; 3
    11fe:	01 90       	ld	r0, Z+
    1200:	0d 92       	st	X+, r0
    1202:	8a 95       	dec	r24
    1204:	e1 f7       	brne	.-8      	; 0x11fe <NWK_LinearizeLqi+0x20>
	uint8_t cl = 25;
    1206:	89 e1       	ldi	r24, 0x19	; 25
    1208:	89 83       	std	Y+1, r24	; 0x01

	for (uint8_t i = 0; i < sizeof(val); i++) {
    120a:	1a 82       	std	Y+2, r1	; 0x02
    120c:	15 c0       	rjmp	.+42     	; 0x1238 <NWK_LinearizeLqi+0x5a>
		if (lqi < cl) {
    120e:	9c 85       	ldd	r25, Y+12	; 0x0c
    1210:	89 81       	ldd	r24, Y+1	; 0x01
    1212:	98 17       	cp	r25, r24
    1214:	58 f4       	brcc	.+22     	; 0x122c <NWK_LinearizeLqi+0x4e>
			return val[i];
    1216:	8a 81       	ldd	r24, Y+2	; 0x02
    1218:	88 2f       	mov	r24, r24
    121a:	90 e0       	ldi	r25, 0x00	; 0
    121c:	9e 01       	movw	r18, r28
    121e:	2d 5f       	subi	r18, 0xFD	; 253
    1220:	3f 4f       	sbci	r19, 0xFF	; 255
    1222:	82 0f       	add	r24, r18
    1224:	93 1f       	adc	r25, r19
    1226:	fc 01       	movw	r30, r24
    1228:	80 81       	ld	r24, Z
    122a:	0a c0       	rjmp	.+20     	; 0x1240 <NWK_LinearizeLqi+0x62>
		}

		cl += 25;
    122c:	89 81       	ldd	r24, Y+1	; 0x01
    122e:	87 5e       	subi	r24, 0xE7	; 231
    1230:	89 83       	std	Y+1, r24	; 0x01
uint8_t NWK_LinearizeLqi(uint8_t lqi)
{
	const uint8_t val[] = { 3, 8, 26, 64, 128, 190, 230, 247, 252 };
	uint8_t cl = 25;

	for (uint8_t i = 0; i < sizeof(val); i++) {
    1232:	8a 81       	ldd	r24, Y+2	; 0x02
    1234:	8f 5f       	subi	r24, 0xFF	; 255
    1236:	8a 83       	std	Y+2, r24	; 0x02
    1238:	8a 81       	ldd	r24, Y+2	; 0x02
    123a:	89 30       	cpi	r24, 0x09	; 9
    123c:	40 f3       	brcs	.-48     	; 0x120e <NWK_LinearizeLqi+0x30>
		}

		cl += 25;
	}

	return 255;
    123e:	8f ef       	ldi	r24, 0xFF	; 255
}
    1240:	2c 96       	adiw	r28, 0x0c	; 12
    1242:	0f b6       	in	r0, 0x3f	; 63
    1244:	f8 94       	cli
    1246:	de bf       	out	0x3e, r29	; 62
    1248:	0f be       	out	0x3f, r0	; 63
    124a:	cd bf       	out	0x3d, r28	; 61
    124c:	df 91       	pop	r29
    124e:	cf 91       	pop	r28
    1250:	08 95       	ret

00001252 <NWK_TaskHandler>:

/*************************************************************************//**
*  @brief Network layer task handler
*****************************************************************************/
void NWK_TaskHandler(void)
{
    1252:	cf 93       	push	r28
    1254:	df 93       	push	r29
    1256:	cd b7       	in	r28, 0x3d	; 61
    1258:	de b7       	in	r29, 0x3e	; 62
	nwkRxTaskHandler();
    125a:	0e 94 c7 17 	call	0x2f8e	; 0x2f8e <nwkRxTaskHandler>
	nwkTxTaskHandler();
    125e:	0e 94 de 1b 	call	0x37bc	; 0x37bc <nwkTxTaskHandler>
	nwkDataReqTaskHandler();
    1262:	0e 94 62 0d 	call	0x1ac4	; 0x1ac4 <nwkDataReqTaskHandler>
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityTaskHandler();
#endif
}
    1266:	00 00       	nop
    1268:	df 91       	pop	r29
    126a:	cf 91       	pop	r28
    126c:	08 95       	ret

0000126e <nwkDataReqInit>:

/*************************************************************************//**
*  @brief Initializes the Data Request module
*****************************************************************************/
void nwkDataReqInit(void)
{
    126e:	cf 93       	push	r28
    1270:	df 93       	push	r29
    1272:	cd b7       	in	r28, 0x3d	; 61
    1274:	de b7       	in	r29, 0x3e	; 62
	nwkDataReqQueue = NULL;
    1276:	10 92 3f 03 	sts	0x033F, r1	; 0x80033f <nwkDataReqQueue+0x1>
    127a:	10 92 3e 03 	sts	0x033E, r1	; 0x80033e <nwkDataReqQueue>
}
    127e:	00 00       	nop
    1280:	df 91       	pop	r29
    1282:	cf 91       	pop	r28
    1284:	08 95       	ret

00001286 <NWK_DataReq>:
/*************************************************************************//**
*  @brief Adds request @a req to the queue of outgoing requests
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
void NWK_DataReq(NWK_DataReq_t *req)
{
    1286:	cf 93       	push	r28
    1288:	df 93       	push	r29
    128a:	00 d0       	rcall	.+0      	; 0x128c <NWK_DataReq+0x6>
    128c:	cd b7       	in	r28, 0x3d	; 61
    128e:	de b7       	in	r29, 0x3e	; 62
    1290:	9a 83       	std	Y+2, r25	; 0x02
    1292:	89 83       	std	Y+1, r24	; 0x01
	req->state = NWK_DATA_REQ_STATE_INITIAL;
    1294:	89 81       	ldd	r24, Y+1	; 0x01
    1296:	9a 81       	ldd	r25, Y+2	; 0x02
    1298:	fc 01       	movw	r30, r24
    129a:	14 82       	std	Z+4, r1	; 0x04
	req->status = NWK_SUCCESS_STATUS;
    129c:	89 81       	ldd	r24, Y+1	; 0x01
    129e:	9a 81       	ldd	r25, Y+2	; 0x02
    12a0:	fc 01       	movw	r30, r24
    12a2:	12 8a       	std	Z+18, r1	; 0x12
	req->frame = NULL;
    12a4:	89 81       	ldd	r24, Y+1	; 0x01
    12a6:	9a 81       	ldd	r25, Y+2	; 0x02
    12a8:	fc 01       	movw	r30, r24
    12aa:	13 82       	std	Z+3, r1	; 0x03
    12ac:	12 82       	std	Z+2, r1	; 0x02

	nwkIb.lock++;
    12ae:	80 91 d7 11 	lds	r24, 0x11D7	; 0x8011d7 <nwkIb+0x26>
    12b2:	90 91 d8 11 	lds	r25, 0x11D8	; 0x8011d8 <nwkIb+0x27>
    12b6:	01 96       	adiw	r24, 0x01	; 1
    12b8:	90 93 d8 11 	sts	0x11D8, r25	; 0x8011d8 <nwkIb+0x27>
    12bc:	80 93 d7 11 	sts	0x11D7, r24	; 0x8011d7 <nwkIb+0x26>

	if (NULL == nwkDataReqQueue) {
    12c0:	80 91 3e 03 	lds	r24, 0x033E	; 0x80033e <nwkDataReqQueue>
    12c4:	90 91 3f 03 	lds	r25, 0x033F	; 0x80033f <nwkDataReqQueue+0x1>
    12c8:	89 2b       	or	r24, r25
    12ca:	61 f4       	brne	.+24     	; 0x12e4 <NWK_DataReq+0x5e>
		req->next = NULL;
    12cc:	89 81       	ldd	r24, Y+1	; 0x01
    12ce:	9a 81       	ldd	r25, Y+2	; 0x02
    12d0:	fc 01       	movw	r30, r24
    12d2:	11 82       	std	Z+1, r1	; 0x01
    12d4:	10 82       	st	Z, r1
		nwkDataReqQueue = req;
    12d6:	89 81       	ldd	r24, Y+1	; 0x01
    12d8:	9a 81       	ldd	r25, Y+2	; 0x02
    12da:	90 93 3f 03 	sts	0x033F, r25	; 0x80033f <nwkDataReqQueue+0x1>
    12de:	80 93 3e 03 	sts	0x033E, r24	; 0x80033e <nwkDataReqQueue>
	} else {
		req->next = nwkDataReqQueue;
		nwkDataReqQueue = req;
	}
}
    12e2:	0f c0       	rjmp	.+30     	; 0x1302 <NWK_DataReq+0x7c>

	if (NULL == nwkDataReqQueue) {
		req->next = NULL;
		nwkDataReqQueue = req;
	} else {
		req->next = nwkDataReqQueue;
    12e4:	20 91 3e 03 	lds	r18, 0x033E	; 0x80033e <nwkDataReqQueue>
    12e8:	30 91 3f 03 	lds	r19, 0x033F	; 0x80033f <nwkDataReqQueue+0x1>
    12ec:	89 81       	ldd	r24, Y+1	; 0x01
    12ee:	9a 81       	ldd	r25, Y+2	; 0x02
    12f0:	fc 01       	movw	r30, r24
    12f2:	31 83       	std	Z+1, r19	; 0x01
    12f4:	20 83       	st	Z, r18
		nwkDataReqQueue = req;
    12f6:	89 81       	ldd	r24, Y+1	; 0x01
    12f8:	9a 81       	ldd	r25, Y+2	; 0x02
    12fa:	90 93 3f 03 	sts	0x033F, r25	; 0x80033f <nwkDataReqQueue+0x1>
    12fe:	80 93 3e 03 	sts	0x033E, r24	; 0x80033e <nwkDataReqQueue>
	}
}
    1302:	00 00       	nop
    1304:	0f 90       	pop	r0
    1306:	0f 90       	pop	r0
    1308:	df 91       	pop	r29
    130a:	cf 91       	pop	r28
    130c:	08 95       	ret

0000130e <nwkDataReqSendFrame>:
*  @brief Prepares and send outgoing frame based on the request @a req
* parameters
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
static void nwkDataReqSendFrame(NWK_DataReq_t *req)
{
    130e:	cf 93       	push	r28
    1310:	df 93       	push	r29
    1312:	cd b7       	in	r28, 0x3d	; 61
    1314:	de b7       	in	r29, 0x3e	; 62
    1316:	28 97       	sbiw	r28, 0x08	; 8
    1318:	0f b6       	in	r0, 0x3f	; 63
    131a:	f8 94       	cli
    131c:	de bf       	out	0x3e, r29	; 62
    131e:	0f be       	out	0x3f, r0	; 63
    1320:	cd bf       	out	0x3d, r28	; 61
    1322:	98 87       	std	Y+8, r25	; 0x08
    1324:	8f 83       	std	Y+7, r24	; 0x07
	NwkFrame_t *frame;
	if(req->options < NWK_OPT_LLDN_BEACON ) // use original frame allocation
    1326:	8f 81       	ldd	r24, Y+7	; 0x07
    1328:	98 85       	ldd	r25, Y+8	; 0x08
    132a:	fc 01       	movw	r30, r24
    132c:	81 85       	ldd	r24, Z+9	; 0x09
    132e:	92 85       	ldd	r25, Z+10	; 0x0a
    1330:	80 34       	cpi	r24, 0x40	; 64
    1332:	91 05       	cpc	r25, r1
    1334:	98 f4       	brcc	.+38     	; 0x135c <nwkDataReqSendFrame+0x4e>
	{																			 	// this is not optimezed for
		if(NULL == (frame = nwkFrameAlloc()))	// NWK_OPT_BEACON
    1336:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <nwkFrameAlloc>
    133a:	9a 83       	std	Y+2, r25	; 0x02
    133c:	89 83       	std	Y+1, r24	; 0x01
    133e:	89 81       	ldd	r24, Y+1	; 0x01
    1340:	9a 81       	ldd	r25, Y+2	; 0x02
    1342:	89 2b       	or	r24, r25
    1344:	61 f5       	brne	.+88     	; 0x139e <nwkDataReqSendFrame+0x90>
		{
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    1346:	8f 81       	ldd	r24, Y+7	; 0x07
    1348:	98 85       	ldd	r25, Y+8	; 0x08
    134a:	22 e0       	ldi	r18, 0x02	; 2
    134c:	fc 01       	movw	r30, r24
    134e:	24 83       	std	Z+4, r18	; 0x04
			req->status = NWK_OUT_OF_MEMORY_STATUS;
    1350:	8f 81       	ldd	r24, Y+7	; 0x07
    1352:	98 85       	ldd	r25, Y+8	; 0x08
    1354:	22 e0       	ldi	r18, 0x02	; 2
    1356:	fc 01       	movw	r30, r24
    1358:	22 8b       	std	Z+18, r18	; 0x12
			return;
    135a:	fe c2       	rjmp	.+1532   	; 0x1958 <nwkDataReqSendFrame+0x64a>
		}
	}	else {		// use LLDN allocation, alocattes depending on header size
		if( NULL == (frame = ((req->options & NWK_OPT_LLDN_BEACON) ? nwkFrameAlloc_LLDN(true) : nwkFrameAlloc_LLDN(false))))
    135c:	8f 81       	ldd	r24, Y+7	; 0x07
    135e:	98 85       	ldd	r25, Y+8	; 0x08
    1360:	fc 01       	movw	r30, r24
    1362:	81 85       	ldd	r24, Z+9	; 0x09
    1364:	92 85       	ldd	r25, Z+10	; 0x0a
    1366:	80 74       	andi	r24, 0x40	; 64
    1368:	99 27       	eor	r25, r25
    136a:	89 2b       	or	r24, r25
    136c:	21 f0       	breq	.+8      	; 0x1376 <nwkDataReqSendFrame+0x68>
    136e:	81 e0       	ldi	r24, 0x01	; 1
    1370:	0e 94 29 0e 	call	0x1c52	; 0x1c52 <nwkFrameAlloc_LLDN>
    1374:	03 c0       	rjmp	.+6      	; 0x137c <nwkDataReqSendFrame+0x6e>
    1376:	80 e0       	ldi	r24, 0x00	; 0
    1378:	0e 94 29 0e 	call	0x1c52	; 0x1c52 <nwkFrameAlloc_LLDN>
    137c:	9a 83       	std	Y+2, r25	; 0x02
    137e:	89 83       	std	Y+1, r24	; 0x01
    1380:	89 81       	ldd	r24, Y+1	; 0x01
    1382:	9a 81       	ldd	r25, Y+2	; 0x02
    1384:	89 2b       	or	r24, r25
    1386:	59 f4       	brne	.+22     	; 0x139e <nwkDataReqSendFrame+0x90>
		{
			// if there isn't space avaible in frame buffer queue, requested message
			// can't be process
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    1388:	8f 81       	ldd	r24, Y+7	; 0x07
    138a:	98 85       	ldd	r25, Y+8	; 0x08
    138c:	22 e0       	ldi	r18, 0x02	; 2
    138e:	fc 01       	movw	r30, r24
    1390:	24 83       	std	Z+4, r18	; 0x04
			req->status = NWK_OUT_OF_MEMORY_STATUS;
    1392:	8f 81       	ldd	r24, Y+7	; 0x07
    1394:	98 85       	ldd	r25, Y+8	; 0x08
    1396:	22 e0       	ldi	r18, 0x02	; 2
    1398:	fc 01       	movw	r30, r24
    139a:	22 8b       	std	Z+18, r18	; 0x12
			return;
    139c:	dd c2       	rjmp	.+1466   	; 0x1958 <nwkDataReqSendFrame+0x64a>
		}
	}

	if(req->options & NWK_OPT_LLDN_BEACON)
    139e:	8f 81       	ldd	r24, Y+7	; 0x07
    13a0:	98 85       	ldd	r25, Y+8	; 0x08
    13a2:	fc 01       	movw	r30, r24
    13a4:	81 85       	ldd	r24, Z+9	; 0x09
    13a6:	92 85       	ldd	r25, Z+10	; 0x0a
    13a8:	80 74       	andi	r24, 0x40	; 64
    13aa:	99 27       	eor	r25, r25
    13ac:	89 2b       	or	r24, r25
    13ae:	09 f4       	brne	.+2      	; 0x13b2 <nwkDataReqSendFrame+0xa4>
    13b0:	c9 c0       	rjmp	.+402    	; 0x1544 <nwkDataReqSendFrame+0x236>
	{
		nwkTxBeaconFrameLLDN(frame);
    13b2:	89 81       	ldd	r24, Y+1	; 0x01
    13b4:	9a 81       	ldd	r25, Y+2	; 0x02
    13b6:	0e 94 9e 18 	call	0x313c	; 0x313c <nwkTxBeaconFrameLLDN>
		frame->tx.control = 0;
    13ba:	89 81       	ldd	r24, Y+1	; 0x01
    13bc:	9a 81       	ldd	r25, Y+2	; 0x02
    13be:	8a 57       	subi	r24, 0x7A	; 122
    13c0:	9f 4f       	sbci	r25, 0xFF	; 255
    13c2:	fc 01       	movw	r30, r24
    13c4:	10 82       	st	Z, r1
		// Set Flag depending on current state of coordinator
		if (req->options & NWK_OPT_ONLINE_STATE)
    13c6:	8f 81       	ldd	r24, Y+7	; 0x07
    13c8:	98 85       	ldd	r25, Y+8	; 0x08
    13ca:	fc 01       	movw	r30, r24
    13cc:	81 85       	ldd	r24, Z+9	; 0x09
    13ce:	92 85       	ldd	r25, Z+10	; 0x0a
    13d0:	80 78       	andi	r24, 0x80	; 128
    13d2:	99 27       	eor	r25, r25
    13d4:	89 2b       	or	r24, r25
    13d6:	89 f1       	breq	.+98     	; 0x143a <nwkDataReqSendFrame+0x12c>
		{
			if(macLLDNRetransmitTS > 0)
    13d8:	80 91 99 11 	lds	r24, 0x1199	; 0x801199 <macLLDNRetransmitTS>
    13dc:	90 91 9a 11 	lds	r25, 0x119A	; 0x80119a <macLLDNRetransmitTS+0x1>
    13e0:	18 16       	cp	r1, r24
    13e2:	19 06       	cpc	r1, r25
    13e4:	14 f5       	brge	.+68     	; 0x142a <nwkDataReqSendFrame+0x11c>
			{
				memcpy(frame->payload, req->data, req->size);
    13e6:	8f 81       	ldd	r24, Y+7	; 0x07
    13e8:	98 85       	ldd	r25, Y+8	; 0x08
    13ea:	fc 01       	movw	r30, r24
    13ec:	87 85       	ldd	r24, Z+15	; 0x0f
    13ee:	48 2f       	mov	r20, r24
    13f0:	50 e0       	ldi	r21, 0x00	; 0
    13f2:	8f 81       	ldd	r24, Y+7	; 0x07
    13f4:	98 85       	ldd	r25, Y+8	; 0x08
    13f6:	fc 01       	movw	r30, r24
    13f8:	25 85       	ldd	r18, Z+13	; 0x0d
    13fa:	36 85       	ldd	r19, Z+14	; 0x0e
    13fc:	89 81       	ldd	r24, Y+1	; 0x01
    13fe:	9a 81       	ldd	r25, Y+2	; 0x02
    1400:	8f 57       	subi	r24, 0x7F	; 127
    1402:	9f 4f       	sbci	r25, 0xFF	; 255
    1404:	fc 01       	movw	r30, r24
    1406:	80 81       	ld	r24, Z
    1408:	91 81       	ldd	r25, Z+1	; 0x01
    140a:	b9 01       	movw	r22, r18
    140c:	0e 94 d1 4a 	call	0x95a2	; 0x95a2 <memcpy>
				frame->size += req->size;
    1410:	89 81       	ldd	r24, Y+1	; 0x01
    1412:	9a 81       	ldd	r25, Y+2	; 0x02
    1414:	fc 01       	movw	r30, r24
    1416:	21 81       	ldd	r18, Z+1	; 0x01
    1418:	8f 81       	ldd	r24, Y+7	; 0x07
    141a:	98 85       	ldd	r25, Y+8	; 0x08
    141c:	fc 01       	movw	r30, r24
    141e:	87 85       	ldd	r24, Z+15	; 0x0f
    1420:	28 0f       	add	r18, r24
    1422:	89 81       	ldd	r24, Y+1	; 0x01
    1424:	9a 81       	ldd	r25, Y+2	; 0x02
    1426:	fc 01       	movw	r30, r24
    1428:	21 83       	std	Z+1, r18	; 0x01
			}
			frame->LLbeacon.Flags.txState = 0b000; // online mode
    142a:	89 81       	ldd	r24, Y+1	; 0x01
    142c:	9a 81       	ldd	r25, Y+2	; 0x02
    142e:	fc 01       	movw	r30, r24
    1430:	25 81       	ldd	r18, Z+5	; 0x05
    1432:	28 7f       	andi	r18, 0xF8	; 248
    1434:	fc 01       	movw	r30, r24
    1436:	25 83       	std	Z+5, r18	; 0x05
    1438:	34 c0       	rjmp	.+104    	; 0x14a2 <nwkDataReqSendFrame+0x194>
		}
		else if (req->options & NWK_OPT_DISCOVERY_STATE)
    143a:	8f 81       	ldd	r24, Y+7	; 0x07
    143c:	98 85       	ldd	r25, Y+8	; 0x08
    143e:	fc 01       	movw	r30, r24
    1440:	81 85       	ldd	r24, Z+9	; 0x09
    1442:	92 85       	ldd	r25, Z+10	; 0x0a
    1444:	88 27       	eor	r24, r24
    1446:	91 70       	andi	r25, 0x01	; 1
    1448:	89 2b       	or	r24, r25
    144a:	49 f0       	breq	.+18     	; 0x145e <nwkDataReqSendFrame+0x150>
			frame->LLbeacon.Flags.txState = 0b100; // discovery mode
    144c:	89 81       	ldd	r24, Y+1	; 0x01
    144e:	9a 81       	ldd	r25, Y+2	; 0x02
    1450:	fc 01       	movw	r30, r24
    1452:	25 81       	ldd	r18, Z+5	; 0x05
    1454:	28 7f       	andi	r18, 0xF8	; 248
    1456:	24 60       	ori	r18, 0x04	; 4
    1458:	fc 01       	movw	r30, r24
    145a:	25 83       	std	Z+5, r18	; 0x05
    145c:	22 c0       	rjmp	.+68     	; 0x14a2 <nwkDataReqSendFrame+0x194>
		else if (req->options & NWK_OPT_CONFIG_STATE)
    145e:	8f 81       	ldd	r24, Y+7	; 0x07
    1460:	98 85       	ldd	r25, Y+8	; 0x08
    1462:	fc 01       	movw	r30, r24
    1464:	81 85       	ldd	r24, Z+9	; 0x09
    1466:	92 85       	ldd	r25, Z+10	; 0x0a
    1468:	88 27       	eor	r24, r24
    146a:	92 70       	andi	r25, 0x02	; 2
    146c:	89 2b       	or	r24, r25
    146e:	49 f0       	breq	.+18     	; 0x1482 <nwkDataReqSendFrame+0x174>
			frame->LLbeacon.Flags.txState = 0b110; // configuration mode
    1470:	89 81       	ldd	r24, Y+1	; 0x01
    1472:	9a 81       	ldd	r25, Y+2	; 0x02
    1474:	fc 01       	movw	r30, r24
    1476:	25 81       	ldd	r18, Z+5	; 0x05
    1478:	28 7f       	andi	r18, 0xF8	; 248
    147a:	26 60       	ori	r18, 0x06	; 6
    147c:	fc 01       	movw	r30, r24
    147e:	25 83       	std	Z+5, r18	; 0x05
    1480:	10 c0       	rjmp	.+32     	; 0x14a2 <nwkDataReqSendFrame+0x194>
		else if (req->options & NWK_OPT_RESET_STATE)
    1482:	8f 81       	ldd	r24, Y+7	; 0x07
    1484:	98 85       	ldd	r25, Y+8	; 0x08
    1486:	fc 01       	movw	r30, r24
    1488:	81 85       	ldd	r24, Z+9	; 0x09
    148a:	92 85       	ldd	r25, Z+10	; 0x0a
    148c:	88 27       	eor	r24, r24
    148e:	94 70       	andi	r25, 0x04	; 4
    1490:	89 2b       	or	r24, r25
    1492:	39 f0       	breq	.+14     	; 0x14a2 <nwkDataReqSendFrame+0x194>
			frame->LLbeacon.Flags.txState = 0b111; // full reset mode
    1494:	89 81       	ldd	r24, Y+1	; 0x01
    1496:	9a 81       	ldd	r25, Y+2	; 0x02
    1498:	fc 01       	movw	r30, r24
    149a:	25 81       	ldd	r18, Z+5	; 0x05
    149c:	27 60       	ori	r18, 0x07	; 7
    149e:	fc 01       	movw	r30, r24
    14a0:	25 83       	std	Z+5, r18	; 0x05

		// set biderectional time slots: 0 - downlink 1 - uplink
		frame->LLbeacon.Flags.txDir 	= 0b0;
    14a2:	89 81       	ldd	r24, Y+1	; 0x01
    14a4:	9a 81       	ldd	r25, Y+2	; 0x02
    14a6:	fc 01       	movw	r30, r24
    14a8:	25 81       	ldd	r18, Z+5	; 0x05
    14aa:	27 7f       	andi	r18, 0xF7	; 247
    14ac:	fc 01       	movw	r30, r24
    14ae:	25 83       	std	Z+5, r18	; 0x05
		frame->LLbeacon.Flags.reserved 	= 0b0;
    14b0:	89 81       	ldd	r24, Y+1	; 0x01
    14b2:	9a 81       	ldd	r25, Y+2	; 0x02
    14b4:	fc 01       	movw	r30, r24
    14b6:	25 81       	ldd	r18, Z+5	; 0x05
    14b8:	2f 7e       	andi	r18, 0xEF	; 239
    14ba:	fc 01       	movw	r30, r24
    14bc:	25 83       	std	Z+5, r18	; 0x05
		// set number of managment timeslots
		frame->LLbeacon.Flags.numBaseMgmtTimeslots = ((req->options & NWK_OPT_ONLINE_STATE) ? numBaseTimeSlotperMgmt_online : numBaseTimeSlotperMgmt_association);
    14be:	89 81       	ldd	r24, Y+1	; 0x01
    14c0:	9a 81       	ldd	r25, Y+2	; 0x02
    14c2:	fc 01       	movw	r30, r24
    14c4:	25 81       	ldd	r18, Z+5	; 0x05
    14c6:	2f 71       	andi	r18, 0x1F	; 31
    14c8:	20 64       	ori	r18, 0x40	; 64
    14ca:	fc 01       	movw	r30, r24
    14cc:	25 83       	std	Z+5, r18	; 0x05

		if (req->options & 	NWK_OPT_SECOND_BEACON)
    14ce:	8f 81       	ldd	r24, Y+7	; 0x07
    14d0:	98 85       	ldd	r25, Y+8	; 0x08
    14d2:	fc 01       	movw	r30, r24
    14d4:	81 85       	ldd	r24, Z+9	; 0x09
    14d6:	92 85       	ldd	r25, Z+10	; 0x0a
    14d8:	88 27       	eor	r24, r24
    14da:	98 70       	andi	r25, 0x08	; 8
    14dc:	89 2b       	or	r24, r25
    14de:	31 f0       	breq	.+12     	; 0x14ec <nwkDataReqSendFrame+0x1de>
		 frame->LLbeacon.confSeqNumber = 0x01;
    14e0:	89 81       	ldd	r24, Y+1	; 0x01
    14e2:	9a 81       	ldd	r25, Y+2	; 0x02
    14e4:	21 e0       	ldi	r18, 0x01	; 1
    14e6:	fc 01       	movw	r30, r24
    14e8:	27 83       	std	Z+7, r18	; 0x07
    14ea:	13 c0       	rjmp	.+38     	; 0x1512 <nwkDataReqSendFrame+0x204>
		else if (req->options & NWK_OPT_THIRD_BEACON)
    14ec:	8f 81       	ldd	r24, Y+7	; 0x07
    14ee:	98 85       	ldd	r25, Y+8	; 0x08
    14f0:	fc 01       	movw	r30, r24
    14f2:	81 85       	ldd	r24, Z+9	; 0x09
    14f4:	92 85       	ldd	r25, Z+10	; 0x0a
    14f6:	88 27       	eor	r24, r24
    14f8:	90 71       	andi	r25, 0x10	; 16
    14fa:	89 2b       	or	r24, r25
    14fc:	31 f0       	breq	.+12     	; 0x150a <nwkDataReqSendFrame+0x1fc>
			frame->LLbeacon.confSeqNumber = 0x02;
    14fe:	89 81       	ldd	r24, Y+1	; 0x01
    1500:	9a 81       	ldd	r25, Y+2	; 0x02
    1502:	22 e0       	ldi	r18, 0x02	; 2
    1504:	fc 01       	movw	r30, r24
    1506:	27 83       	std	Z+7, r18	; 0x07
    1508:	04 c0       	rjmp	.+8      	; 0x1512 <nwkDataReqSendFrame+0x204>
		else frame->LLbeacon.confSeqNumber = 0x00;
    150a:	89 81       	ldd	r24, Y+1	; 0x01
    150c:	9a 81       	ldd	r25, Y+2	; 0x02
    150e:	fc 01       	movw	r30, r24
    1510:	17 82       	std	Z+7, r1	; 0x07

		frame->LLbeacon.TimeSlotSize = n; 
    1512:	20 91 15 03 	lds	r18, 0x0315	; 0x800315 <n>
    1516:	89 81       	ldd	r24, Y+1	; 0x01
    1518:	9a 81       	ldd	r25, Y+2	; 0x02
    151a:	fc 01       	movw	r30, r24
    151c:	20 87       	std	Z+8, r18	; 0x08
		frame->LLbeacon.NumberOfBaseTimeslotsinSuperframe = macLLDNnumTimeSlots;
    151e:	80 91 a9 11 	lds	r24, 0x11A9	; 0x8011a9 <macLLDNnumTimeSlots>
    1522:	90 91 aa 11 	lds	r25, 0x11AA	; 0x8011aa <macLLDNnumTimeSlots+0x1>
    1526:	28 2f       	mov	r18, r24
    1528:	89 81       	ldd	r24, Y+1	; 0x01
    152a:	9a 81       	ldd	r25, Y+2	; 0x02
    152c:	fc 01       	movw	r30, r24
    152e:	21 87       	std	Z+9, r18	; 0x09
		
		uint8_t* shortAddr = (uint8_t* )APP_PANID;
    1530:	8e ef       	ldi	r24, 0xFE	; 254
    1532:	9a ec       	ldi	r25, 0xCA	; 202
    1534:	9c 83       	std	Y+4, r25	; 0x04
    1536:	8b 83       	std	Y+3, r24	; 0x03
		frame->LLbeacon.PanId = APP_PANID;
    1538:	89 81       	ldd	r24, Y+1	; 0x01
    153a:	9a 81       	ldd	r25, Y+2	; 0x02
    153c:	2e ef       	ldi	r18, 0xFE	; 254
    153e:	fc 01       	movw	r30, r24
    1540:	26 83       	std	Z+6, r18	; 0x06
    1542:	f5 c1       	rjmp	.+1002   	; 0x192e <nwkDataReqSendFrame+0x620>
		// set Frame Control, Security Header and Sequence Number fields
	}
	else if(req->options & NWK_OPT_MAC_COMMAND 
    1544:	8f 81       	ldd	r24, Y+7	; 0x07
    1546:	98 85       	ldd	r25, Y+8	; 0x08
    1548:	fc 01       	movw	r30, r24
    154a:	81 85       	ldd	r24, Z+9	; 0x09
    154c:	92 85       	ldd	r25, Z+10	; 0x0a
    154e:	99 23       	and	r25, r25
    1550:	94 f0       	brlt	.+36     	; 0x1576 <nwkDataReqSendFrame+0x268>
		|| req->options & NWK_OPT_LLDN_DATA
    1552:	8f 81       	ldd	r24, Y+7	; 0x07
    1554:	98 85       	ldd	r25, Y+8	; 0x08
    1556:	fc 01       	movw	r30, r24
    1558:	81 85       	ldd	r24, Z+9	; 0x09
    155a:	92 85       	ldd	r25, Z+10	; 0x0a
    155c:	88 27       	eor	r24, r24
    155e:	90 72       	andi	r25, 0x20	; 32
    1560:	89 2b       	or	r24, r25
    1562:	49 f4       	brne	.+18     	; 0x1576 <nwkDataReqSendFrame+0x268>
		|| req->options & NWK_OPT_LLDN_ACK )
    1564:	8f 81       	ldd	r24, Y+7	; 0x07
    1566:	98 85       	ldd	r25, Y+8	; 0x08
    1568:	fc 01       	movw	r30, r24
    156a:	81 85       	ldd	r24, Z+9	; 0x09
    156c:	92 85       	ldd	r25, Z+10	; 0x0a
    156e:	88 27       	eor	r24, r24
    1570:	90 74       	andi	r25, 0x40	; 64
    1572:	89 2b       	or	r24, r25
    1574:	99 f1       	breq	.+102    	; 0x15dc <nwkDataReqSendFrame+0x2ce>
	{
		nwkTxMacCommandFrameLLDN(frame, req->options);
    1576:	8f 81       	ldd	r24, Y+7	; 0x07
    1578:	98 85       	ldd	r25, Y+8	; 0x08
    157a:	fc 01       	movw	r30, r24
    157c:	21 85       	ldd	r18, Z+9	; 0x09
    157e:	32 85       	ldd	r19, Z+10	; 0x0a
    1580:	89 81       	ldd	r24, Y+1	; 0x01
    1582:	9a 81       	ldd	r25, Y+2	; 0x02
    1584:	b9 01       	movw	r22, r18
    1586:	0e 94 f1 18 	call	0x31e2	; 0x31e2 <nwkTxMacCommandFrameLLDN>
		frame->tx.control = 0;
    158a:	89 81       	ldd	r24, Y+1	; 0x01
    158c:	9a 81       	ldd	r25, Y+2	; 0x02
    158e:	8a 57       	subi	r24, 0x7A	; 122
    1590:	9f 4f       	sbci	r25, 0xFF	; 255
    1592:	fc 01       	movw	r30, r24
    1594:	10 82       	st	Z, r1
		memcpy(frame->payload, req->data, req->size);
    1596:	8f 81       	ldd	r24, Y+7	; 0x07
    1598:	98 85       	ldd	r25, Y+8	; 0x08
    159a:	fc 01       	movw	r30, r24
    159c:	87 85       	ldd	r24, Z+15	; 0x0f
    159e:	48 2f       	mov	r20, r24
    15a0:	50 e0       	ldi	r21, 0x00	; 0
    15a2:	8f 81       	ldd	r24, Y+7	; 0x07
    15a4:	98 85       	ldd	r25, Y+8	; 0x08
    15a6:	fc 01       	movw	r30, r24
    15a8:	25 85       	ldd	r18, Z+13	; 0x0d
    15aa:	36 85       	ldd	r19, Z+14	; 0x0e
    15ac:	89 81       	ldd	r24, Y+1	; 0x01
    15ae:	9a 81       	ldd	r25, Y+2	; 0x02
    15b0:	8f 57       	subi	r24, 0x7F	; 127
    15b2:	9f 4f       	sbci	r25, 0xFF	; 255
    15b4:	fc 01       	movw	r30, r24
    15b6:	80 81       	ld	r24, Z
    15b8:	91 81       	ldd	r25, Z+1	; 0x01
    15ba:	b9 01       	movw	r22, r18
    15bc:	0e 94 d1 4a 	call	0x95a2	; 0x95a2 <memcpy>
		frame->size += req->size;
    15c0:	89 81       	ldd	r24, Y+1	; 0x01
    15c2:	9a 81       	ldd	r25, Y+2	; 0x02
    15c4:	fc 01       	movw	r30, r24
    15c6:	21 81       	ldd	r18, Z+1	; 0x01
    15c8:	8f 81       	ldd	r24, Y+7	; 0x07
    15ca:	98 85       	ldd	r25, Y+8	; 0x08
    15cc:	fc 01       	movw	r30, r24
    15ce:	87 85       	ldd	r24, Z+15	; 0x0f
    15d0:	28 0f       	add	r18, r24
    15d2:	89 81       	ldd	r24, Y+1	; 0x01
    15d4:	9a 81       	ldd	r25, Y+2	; 0x02
    15d6:	fc 01       	movw	r30, r24
    15d8:	21 83       	std	Z+1, r18	; 0x01
    15da:	a9 c1       	rjmp	.+850    	; 0x192e <nwkDataReqSendFrame+0x620>
	}
	else if(req->options & NWK_OPT_BEACON )
    15dc:	8f 81       	ldd	r24, Y+7	; 0x07
    15de:	98 85       	ldd	r25, Y+8	; 0x08
    15e0:	fc 01       	movw	r30, r24
    15e2:	81 85       	ldd	r24, Z+9	; 0x09
    15e4:	92 85       	ldd	r25, Z+10	; 0x0a
    15e6:	80 72       	andi	r24, 0x20	; 32
    15e8:	99 27       	eor	r25, r25
    15ea:	89 2b       	or	r24, r25
    15ec:	09 f4       	brne	.+2      	; 0x15f0 <nwkDataReqSendFrame+0x2e2>
    15ee:	62 c0       	rjmp	.+196    	; 0x16b4 <nwkDataReqSendFrame+0x3a6>
	{
		frame->tx.control = 0;
    15f0:	89 81       	ldd	r24, Y+1	; 0x01
    15f2:	9a 81       	ldd	r25, Y+2	; 0x02
    15f4:	8a 57       	subi	r24, 0x7A	; 122
    15f6:	9f 4f       	sbci	r25, 0xFF	; 255
    15f8:	fc 01       	movw	r30, r24
    15fa:	10 82       	st	Z, r1

		frame->beacon.macSFS.beaconOrder = BI_COEF;
    15fc:	89 81       	ldd	r24, Y+1	; 0x01
    15fe:	9a 81       	ldd	r25, Y+2	; 0x02
    1600:	fc 01       	movw	r30, r24
    1602:	21 85       	ldd	r18, Z+9	; 0x09
    1604:	20 7f       	andi	r18, 0xF0	; 240
    1606:	28 60       	ori	r18, 0x08	; 8
    1608:	fc 01       	movw	r30, r24
    160a:	21 87       	std	Z+9, r18	; 0x09
		frame->beacon.macSFS.superframeOrder = SD_COEF;
    160c:	89 81       	ldd	r24, Y+1	; 0x01
    160e:	9a 81       	ldd	r25, Y+2	; 0x02
    1610:	fc 01       	movw	r30, r24
    1612:	21 85       	ldd	r18, Z+9	; 0x09
    1614:	2f 70       	andi	r18, 0x0F	; 15
    1616:	20 66       	ori	r18, 0x60	; 96
    1618:	fc 01       	movw	r30, r24
    161a:	21 87       	std	Z+9, r18	; 0x09
		frame->beacon.macSFS.finalCAPslot = FINAL_CAP_SLOT;
    161c:	89 81       	ldd	r24, Y+1	; 0x01
    161e:	9a 81       	ldd	r25, Y+2	; 0x02
    1620:	fc 01       	movw	r30, r24
    1622:	22 85       	ldd	r18, Z+10	; 0x0a
    1624:	20 7f       	andi	r18, 0xF0	; 240
    1626:	21 60       	ori	r18, 0x01	; 1
    1628:	fc 01       	movw	r30, r24
    162a:	22 87       	std	Z+10, r18	; 0x0a
		frame->beacon.macSFS.BatteryLifeExtension = TDMA_BATTERY_EXTENSION;
    162c:	89 81       	ldd	r24, Y+1	; 0x01
    162e:	9a 81       	ldd	r25, Y+2	; 0x02
    1630:	fc 01       	movw	r30, r24
    1632:	22 85       	ldd	r18, Z+10	; 0x0a
    1634:	20 61       	ori	r18, 0x10	; 16
    1636:	fc 01       	movw	r30, r24
    1638:	22 87       	std	Z+10, r18	; 0x0a
		frame->beacon.macSFS.PANCoordinator = 1;
    163a:	89 81       	ldd	r24, Y+1	; 0x01
    163c:	9a 81       	ldd	r25, Y+2	; 0x02
    163e:	fc 01       	movw	r30, r24
    1640:	22 85       	ldd	r18, Z+10	; 0x0a
    1642:	20 64       	ori	r18, 0x40	; 64
    1644:	fc 01       	movw	r30, r24
    1646:	22 87       	std	Z+10, r18	; 0x0a
		frame->beacon.macSFS.AssociationPermit = 0;
    1648:	89 81       	ldd	r24, Y+1	; 0x01
    164a:	9a 81       	ldd	r25, Y+2	; 0x02
    164c:	fc 01       	movw	r30, r24
    164e:	22 85       	ldd	r18, Z+10	; 0x0a
    1650:	2f 77       	andi	r18, 0x7F	; 127
    1652:	fc 01       	movw	r30, r24
    1654:	22 87       	std	Z+10, r18	; 0x0a

		frame->beacon.macGTS = 0;
    1656:	89 81       	ldd	r24, Y+1	; 0x01
    1658:	9a 81       	ldd	r25, Y+2	; 0x02
    165a:	fc 01       	movw	r30, r24
    165c:	13 86       	std	Z+11, r1	; 0x0b
		frame->beacon.macPending = 0;
    165e:	89 81       	ldd	r24, Y+1	; 0x01
    1660:	9a 81       	ldd	r25, Y+2	; 0x02
    1662:	fc 01       	movw	r30, r24
    1664:	14 86       	std	Z+12, r1	; 0x0c

		memcpy(frame->payload, req->data, req->size);
    1666:	8f 81       	ldd	r24, Y+7	; 0x07
    1668:	98 85       	ldd	r25, Y+8	; 0x08
    166a:	fc 01       	movw	r30, r24
    166c:	87 85       	ldd	r24, Z+15	; 0x0f
    166e:	48 2f       	mov	r20, r24
    1670:	50 e0       	ldi	r21, 0x00	; 0
    1672:	8f 81       	ldd	r24, Y+7	; 0x07
    1674:	98 85       	ldd	r25, Y+8	; 0x08
    1676:	fc 01       	movw	r30, r24
    1678:	25 85       	ldd	r18, Z+13	; 0x0d
    167a:	36 85       	ldd	r19, Z+14	; 0x0e
    167c:	89 81       	ldd	r24, Y+1	; 0x01
    167e:	9a 81       	ldd	r25, Y+2	; 0x02
    1680:	8f 57       	subi	r24, 0x7F	; 127
    1682:	9f 4f       	sbci	r25, 0xFF	; 255
    1684:	fc 01       	movw	r30, r24
    1686:	80 81       	ld	r24, Z
    1688:	91 81       	ldd	r25, Z+1	; 0x01
    168a:	b9 01       	movw	r22, r18
    168c:	0e 94 d1 4a 	call	0x95a2	; 0x95a2 <memcpy>
		frame->size += req->size;
    1690:	89 81       	ldd	r24, Y+1	; 0x01
    1692:	9a 81       	ldd	r25, Y+2	; 0x02
    1694:	fc 01       	movw	r30, r24
    1696:	21 81       	ldd	r18, Z+1	; 0x01
    1698:	8f 81       	ldd	r24, Y+7	; 0x07
    169a:	98 85       	ldd	r25, Y+8	; 0x08
    169c:	fc 01       	movw	r30, r24
    169e:	87 85       	ldd	r24, Z+15	; 0x0f
    16a0:	28 0f       	add	r18, r24
    16a2:	89 81       	ldd	r24, Y+1	; 0x01
    16a4:	9a 81       	ldd	r25, Y+2	; 0x02
    16a6:	fc 01       	movw	r30, r24
    16a8:	21 83       	std	Z+1, r18	; 0x01

		nwkTxBeaconFrame(frame);
    16aa:	89 81       	ldd	r24, Y+1	; 0x01
    16ac:	9a 81       	ldd	r25, Y+2	; 0x02
    16ae:	0e 94 53 18 	call	0x30a6	; 0x30a6 <nwkTxBeaconFrame>
    16b2:	3d c1       	rjmp	.+634    	; 0x192e <nwkDataReqSendFrame+0x620>
	}
	else if(req->options != 0)
    16b4:	8f 81       	ldd	r24, Y+7	; 0x07
    16b6:	98 85       	ldd	r25, Y+8	; 0x08
    16b8:	fc 01       	movw	r30, r24
    16ba:	81 85       	ldd	r24, Z+9	; 0x09
    16bc:	92 85       	ldd	r25, Z+10	; 0x0a
    16be:	89 2b       	or	r24, r25
    16c0:	09 f4       	brne	.+2      	; 0x16c4 <nwkDataReqSendFrame+0x3b6>
    16c2:	35 c1       	rjmp	.+618    	; 0x192e <nwkDataReqSendFrame+0x620>
	{
		frame->tx.control = (req->options & NWK_OPT_BROADCAST_PAN_ID) ? NWK_TX_CONTROL_BROADCAST_PAN_ID : 0;
    16c4:	8f 81       	ldd	r24, Y+7	; 0x07
    16c6:	98 85       	ldd	r25, Y+8	; 0x08
    16c8:	fc 01       	movw	r30, r24
    16ca:	81 85       	ldd	r24, Z+9	; 0x09
    16cc:	92 85       	ldd	r25, Z+10	; 0x0a
    16ce:	84 70       	andi	r24, 0x04	; 4
    16d0:	99 27       	eor	r25, r25
    16d2:	21 e0       	ldi	r18, 0x01	; 1
    16d4:	89 2b       	or	r24, r25
    16d6:	09 f4       	brne	.+2      	; 0x16da <nwkDataReqSendFrame+0x3cc>
    16d8:	20 e0       	ldi	r18, 0x00	; 0
    16da:	89 81       	ldd	r24, Y+1	; 0x01
    16dc:	9a 81       	ldd	r25, Y+2	; 0x02
    16de:	8a 57       	subi	r24, 0x7A	; 122
    16e0:	9f 4f       	sbci	r25, 0xFF	; 255
    16e2:	fc 01       	movw	r30, r24
    16e4:	20 83       	st	Z, r18

		frame->header.nwkFcf.ackRequest = (req->options & NWK_OPT_ACK_REQUEST) ? 1 : 0;
    16e6:	8f 81       	ldd	r24, Y+7	; 0x07
    16e8:	98 85       	ldd	r25, Y+8	; 0x08
    16ea:	fc 01       	movw	r30, r24
    16ec:	81 85       	ldd	r24, Z+9	; 0x09
    16ee:	92 85       	ldd	r25, Z+10	; 0x0a
    16f0:	81 70       	andi	r24, 0x01	; 1
    16f2:	99 27       	eor	r25, r25
    16f4:	21 e0       	ldi	r18, 0x01	; 1
    16f6:	89 2b       	or	r24, r25
    16f8:	09 f4       	brne	.+2      	; 0x16fc <nwkDataReqSendFrame+0x3ee>
    16fa:	20 e0       	ldi	r18, 0x00	; 0
    16fc:	89 81       	ldd	r24, Y+1	; 0x01
    16fe:	9a 81       	ldd	r25, Y+2	; 0x02
    1700:	21 70       	andi	r18, 0x01	; 1
    1702:	fc 01       	movw	r30, r24
    1704:	33 85       	ldd	r19, Z+11	; 0x0b
    1706:	3e 7f       	andi	r19, 0xFE	; 254
    1708:	23 2b       	or	r18, r19
    170a:	fc 01       	movw	r30, r24
    170c:	23 87       	std	Z+11, r18	; 0x0b
		frame->header.nwkFcf.linkLocal = (req->options & NWK_OPT_LINK_LOCAL) ? 1 : 0;
    170e:	8f 81       	ldd	r24, Y+7	; 0x07
    1710:	98 85       	ldd	r25, Y+8	; 0x08
    1712:	fc 01       	movw	r30, r24
    1714:	81 85       	ldd	r24, Z+9	; 0x09
    1716:	92 85       	ldd	r25, Z+10	; 0x0a
    1718:	88 70       	andi	r24, 0x08	; 8
    171a:	99 27       	eor	r25, r25
    171c:	21 e0       	ldi	r18, 0x01	; 1
    171e:	89 2b       	or	r24, r25
    1720:	09 f4       	brne	.+2      	; 0x1724 <nwkDataReqSendFrame+0x416>
    1722:	20 e0       	ldi	r18, 0x00	; 0
    1724:	89 81       	ldd	r24, Y+1	; 0x01
    1726:	9a 81       	ldd	r25, Y+2	; 0x02
    1728:	21 70       	andi	r18, 0x01	; 1
    172a:	22 0f       	add	r18, r18
    172c:	22 0f       	add	r18, r18
    172e:	fc 01       	movw	r30, r24
    1730:	33 85       	ldd	r19, Z+11	; 0x0b
    1732:	3b 7f       	andi	r19, 0xFB	; 251
    1734:	23 2b       	or	r18, r19
    1736:	fc 01       	movw	r30, r24
    1738:	23 87       	std	Z+11, r18	; 0x0b
		frame->header.nwkFcf.beacon = (req->options & NWK_OPT_BEACON) ? 1 : 0;
    173a:	8f 81       	ldd	r24, Y+7	; 0x07
    173c:	98 85       	ldd	r25, Y+8	; 0x08
    173e:	fc 01       	movw	r30, r24
    1740:	81 85       	ldd	r24, Z+9	; 0x09
    1742:	92 85       	ldd	r25, Z+10	; 0x0a
    1744:	80 72       	andi	r24, 0x20	; 32
    1746:	99 27       	eor	r25, r25
    1748:	21 e0       	ldi	r18, 0x01	; 1
    174a:	89 2b       	or	r24, r25
    174c:	09 f4       	brne	.+2      	; 0x1750 <nwkDataReqSendFrame+0x442>
    174e:	20 e0       	ldi	r18, 0x00	; 0
    1750:	89 81       	ldd	r24, Y+1	; 0x01
    1752:	9a 81       	ldd	r25, Y+2	; 0x02
    1754:	21 70       	andi	r18, 0x01	; 1
    1756:	22 95       	swap	r18
    1758:	20 7f       	andi	r18, 0xF0	; 240
    175a:	fc 01       	movw	r30, r24
    175c:	33 85       	ldd	r19, Z+11	; 0x0b
    175e:	3f 7e       	andi	r19, 0xEF	; 239
    1760:	23 2b       	or	r18, r19
    1762:	fc 01       	movw	r30, r24
    1764:	23 87       	std	Z+11, r18	; 0x0b
#ifdef NWK_ENABLE_SECURITY
		frame->header.nwkFcf.security = (req->options & NWK_OPT_ENABLE_SECURITY) ? 1 : 0;
#endif

#ifdef NWK_ENABLE_MULTICAST
		frame->header.nwkFcf.multicast = (req->options & NWK_OPT_MULTICAST) ? 1 : 0;
    1766:	8f 81       	ldd	r24, Y+7	; 0x07
    1768:	98 85       	ldd	r25, Y+8	; 0x08
    176a:	fc 01       	movw	r30, r24
    176c:	81 85       	ldd	r24, Z+9	; 0x09
    176e:	92 85       	ldd	r25, Z+10	; 0x0a
    1770:	80 71       	andi	r24, 0x10	; 16
    1772:	99 27       	eor	r25, r25
    1774:	21 e0       	ldi	r18, 0x01	; 1
    1776:	89 2b       	or	r24, r25
    1778:	09 f4       	brne	.+2      	; 0x177c <nwkDataReqSendFrame+0x46e>
    177a:	20 e0       	ldi	r18, 0x00	; 0
    177c:	89 81       	ldd	r24, Y+1	; 0x01
    177e:	9a 81       	ldd	r25, Y+2	; 0x02
    1780:	21 70       	andi	r18, 0x01	; 1
    1782:	22 0f       	add	r18, r18
    1784:	22 0f       	add	r18, r18
    1786:	22 0f       	add	r18, r18
    1788:	fc 01       	movw	r30, r24
    178a:	33 85       	ldd	r19, Z+11	; 0x0b
    178c:	37 7f       	andi	r19, 0xF7	; 247
    178e:	23 2b       	or	r18, r19
    1790:	fc 01       	movw	r30, r24
    1792:	23 87       	std	Z+11, r18	; 0x0b

		if(frame->header.nwkFcf.multicast)
    1794:	89 81       	ldd	r24, Y+1	; 0x01
    1796:	9a 81       	ldd	r25, Y+2	; 0x02
    1798:	fc 01       	movw	r30, r24
    179a:	83 85       	ldd	r24, Z+11	; 0x0b
    179c:	88 70       	andi	r24, 0x08	; 8
    179e:	88 23       	and	r24, r24
    17a0:	09 f4       	brne	.+2      	; 0x17a4 <nwkDataReqSendFrame+0x496>
    17a2:	62 c0       	rjmp	.+196    	; 0x1868 <nwkDataReqSendFrame+0x55a>
		{
			NwkFrameMulticastHeader_t *mcHeader = (NwkFrameMulticastHeader_t *)frame->payload;
    17a4:	89 81       	ldd	r24, Y+1	; 0x01
    17a6:	9a 81       	ldd	r25, Y+2	; 0x02
    17a8:	8f 57       	subi	r24, 0x7F	; 127
    17aa:	9f 4f       	sbci	r25, 0xFF	; 255
    17ac:	fc 01       	movw	r30, r24
    17ae:	80 81       	ld	r24, Z
    17b0:	91 81       	ldd	r25, Z+1	; 0x01
    17b2:	9e 83       	std	Y+6, r25	; 0x06
    17b4:	8d 83       	std	Y+5, r24	; 0x05

			mcHeader->memberRadius = req->memberRadius;
    17b6:	8f 81       	ldd	r24, Y+7	; 0x07
    17b8:	98 85       	ldd	r25, Y+8	; 0x08
    17ba:	fc 01       	movw	r30, r24
    17bc:	83 85       	ldd	r24, Z+11	; 0x0b
    17be:	28 2f       	mov	r18, r24
    17c0:	2f 70       	andi	r18, 0x0F	; 15
    17c2:	8d 81       	ldd	r24, Y+5	; 0x05
    17c4:	9e 81       	ldd	r25, Y+6	; 0x06
    17c6:	2f 70       	andi	r18, 0x0F	; 15
    17c8:	fc 01       	movw	r30, r24
    17ca:	31 81       	ldd	r19, Z+1	; 0x01
    17cc:	30 7f       	andi	r19, 0xF0	; 240
    17ce:	23 2b       	or	r18, r19
    17d0:	fc 01       	movw	r30, r24
    17d2:	21 83       	std	Z+1, r18	; 0x01
			mcHeader->maxMemberRadius = req->memberRadius;
    17d4:	8f 81       	ldd	r24, Y+7	; 0x07
    17d6:	98 85       	ldd	r25, Y+8	; 0x08
    17d8:	fc 01       	movw	r30, r24
    17da:	83 85       	ldd	r24, Z+11	; 0x0b
    17dc:	28 2f       	mov	r18, r24
    17de:	2f 70       	andi	r18, 0x0F	; 15
    17e0:	8d 81       	ldd	r24, Y+5	; 0x05
    17e2:	9e 81       	ldd	r25, Y+6	; 0x06
    17e4:	22 95       	swap	r18
    17e6:	20 7f       	andi	r18, 0xF0	; 240
    17e8:	fc 01       	movw	r30, r24
    17ea:	31 81       	ldd	r19, Z+1	; 0x01
    17ec:	3f 70       	andi	r19, 0x0F	; 15
    17ee:	23 2b       	or	r18, r19
    17f0:	fc 01       	movw	r30, r24
    17f2:	21 83       	std	Z+1, r18	; 0x01
			mcHeader->nonMemberRadius = req->nonMemberRadius;
    17f4:	8f 81       	ldd	r24, Y+7	; 0x07
    17f6:	98 85       	ldd	r25, Y+8	; 0x08
    17f8:	fc 01       	movw	r30, r24
    17fa:	84 85       	ldd	r24, Z+12	; 0x0c
    17fc:	28 2f       	mov	r18, r24
    17fe:	2f 70       	andi	r18, 0x0F	; 15
    1800:	8d 81       	ldd	r24, Y+5	; 0x05
    1802:	9e 81       	ldd	r25, Y+6	; 0x06
    1804:	2f 70       	andi	r18, 0x0F	; 15
    1806:	fc 01       	movw	r30, r24
    1808:	30 81       	ld	r19, Z
    180a:	30 7f       	andi	r19, 0xF0	; 240
    180c:	23 2b       	or	r18, r19
    180e:	fc 01       	movw	r30, r24
    1810:	20 83       	st	Z, r18
			mcHeader->maxNonMemberRadius = req->nonMemberRadius;
    1812:	8f 81       	ldd	r24, Y+7	; 0x07
    1814:	98 85       	ldd	r25, Y+8	; 0x08
    1816:	fc 01       	movw	r30, r24
    1818:	84 85       	ldd	r24, Z+12	; 0x0c
    181a:	28 2f       	mov	r18, r24
    181c:	2f 70       	andi	r18, 0x0F	; 15
    181e:	8d 81       	ldd	r24, Y+5	; 0x05
    1820:	9e 81       	ldd	r25, Y+6	; 0x06
    1822:	22 95       	swap	r18
    1824:	20 7f       	andi	r18, 0xF0	; 240
    1826:	fc 01       	movw	r30, r24
    1828:	30 81       	ld	r19, Z
    182a:	3f 70       	andi	r19, 0x0F	; 15
    182c:	23 2b       	or	r18, r19
    182e:	fc 01       	movw	r30, r24
    1830:	20 83       	st	Z, r18

			frame->payload += sizeof(NwkFrameMulticastHeader_t);
    1832:	89 81       	ldd	r24, Y+1	; 0x01
    1834:	9a 81       	ldd	r25, Y+2	; 0x02
    1836:	8f 57       	subi	r24, 0x7F	; 127
    1838:	9f 4f       	sbci	r25, 0xFF	; 255
    183a:	fc 01       	movw	r30, r24
    183c:	80 81       	ld	r24, Z
    183e:	91 81       	ldd	r25, Z+1	; 0x01
    1840:	9c 01       	movw	r18, r24
    1842:	2e 5f       	subi	r18, 0xFE	; 254
    1844:	3f 4f       	sbci	r19, 0xFF	; 255
    1846:	89 81       	ldd	r24, Y+1	; 0x01
    1848:	9a 81       	ldd	r25, Y+2	; 0x02
    184a:	8f 57       	subi	r24, 0x7F	; 127
    184c:	9f 4f       	sbci	r25, 0xFF	; 255
    184e:	fc 01       	movw	r30, r24
    1850:	31 83       	std	Z+1, r19	; 0x01
    1852:	20 83       	st	Z, r18
			frame->size += sizeof(NwkFrameMulticastHeader_t);
    1854:	89 81       	ldd	r24, Y+1	; 0x01
    1856:	9a 81       	ldd	r25, Y+2	; 0x02
    1858:	fc 01       	movw	r30, r24
    185a:	81 81       	ldd	r24, Z+1	; 0x01
    185c:	22 e0       	ldi	r18, 0x02	; 2
    185e:	28 0f       	add	r18, r24
    1860:	89 81       	ldd	r24, Y+1	; 0x01
    1862:	9a 81       	ldd	r25, Y+2	; 0x02
    1864:	fc 01       	movw	r30, r24
    1866:	21 83       	std	Z+1, r18	; 0x01
		}
#endif

		frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    1868:	80 91 b5 11 	lds	r24, 0x11B5	; 0x8011b5 <nwkIb+0x4>
    186c:	8f 5f       	subi	r24, 0xFF	; 255
    186e:	80 93 b5 11 	sts	0x11B5, r24	; 0x8011b5 <nwkIb+0x4>
    1872:	20 91 b5 11 	lds	r18, 0x11B5	; 0x8011b5 <nwkIb+0x4>
    1876:	89 81       	ldd	r24, Y+1	; 0x01
    1878:	9a 81       	ldd	r25, Y+2	; 0x02
    187a:	fc 01       	movw	r30, r24
    187c:	24 87       	std	Z+12, r18	; 0x0c
		frame->header.nwkSrcAddr = nwkIb.addr;
    187e:	20 91 b1 11 	lds	r18, 0x11B1	; 0x8011b1 <nwkIb>
    1882:	30 91 b2 11 	lds	r19, 0x11B2	; 0x8011b2 <nwkIb+0x1>
    1886:	89 81       	ldd	r24, Y+1	; 0x01
    1888:	9a 81       	ldd	r25, Y+2	; 0x02
    188a:	fc 01       	movw	r30, r24
    188c:	36 87       	std	Z+14, r19	; 0x0e
    188e:	25 87       	std	Z+13, r18	; 0x0d
		frame->header.nwkDstAddr = req->dstAddr;
    1890:	8f 81       	ldd	r24, Y+7	; 0x07
    1892:	98 85       	ldd	r25, Y+8	; 0x08
    1894:	fc 01       	movw	r30, r24
    1896:	25 81       	ldd	r18, Z+5	; 0x05
    1898:	36 81       	ldd	r19, Z+6	; 0x06
    189a:	89 81       	ldd	r24, Y+1	; 0x01
    189c:	9a 81       	ldd	r25, Y+2	; 0x02
    189e:	fc 01       	movw	r30, r24
    18a0:	30 8b       	std	Z+16, r19	; 0x10
    18a2:	27 87       	std	Z+15, r18	; 0x0f
		frame->header.nwkSrcEndpoint = req->srcEndpoint;
    18a4:	8f 81       	ldd	r24, Y+7	; 0x07
    18a6:	98 85       	ldd	r25, Y+8	; 0x08
    18a8:	fc 01       	movw	r30, r24
    18aa:	80 85       	ldd	r24, Z+8	; 0x08
    18ac:	28 2f       	mov	r18, r24
    18ae:	2f 70       	andi	r18, 0x0F	; 15
    18b0:	89 81       	ldd	r24, Y+1	; 0x01
    18b2:	9a 81       	ldd	r25, Y+2	; 0x02
    18b4:	2f 70       	andi	r18, 0x0F	; 15
    18b6:	fc 01       	movw	r30, r24
    18b8:	31 89       	ldd	r19, Z+17	; 0x11
    18ba:	30 7f       	andi	r19, 0xF0	; 240
    18bc:	23 2b       	or	r18, r19
    18be:	fc 01       	movw	r30, r24
    18c0:	21 8b       	std	Z+17, r18	; 0x11
		frame->header.nwkDstEndpoint = req->dstEndpoint;
    18c2:	8f 81       	ldd	r24, Y+7	; 0x07
    18c4:	98 85       	ldd	r25, Y+8	; 0x08
    18c6:	fc 01       	movw	r30, r24
    18c8:	87 81       	ldd	r24, Z+7	; 0x07
    18ca:	28 2f       	mov	r18, r24
    18cc:	2f 70       	andi	r18, 0x0F	; 15
    18ce:	89 81       	ldd	r24, Y+1	; 0x01
    18d0:	9a 81       	ldd	r25, Y+2	; 0x02
    18d2:	22 95       	swap	r18
    18d4:	20 7f       	andi	r18, 0xF0	; 240
    18d6:	fc 01       	movw	r30, r24
    18d8:	31 89       	ldd	r19, Z+17	; 0x11
    18da:	3f 70       	andi	r19, 0x0F	; 15
    18dc:	23 2b       	or	r18, r19
    18de:	fc 01       	movw	r30, r24
    18e0:	21 8b       	std	Z+17, r18	; 0x11

		memcpy(frame->payload, req->data, req->size);
    18e2:	8f 81       	ldd	r24, Y+7	; 0x07
    18e4:	98 85       	ldd	r25, Y+8	; 0x08
    18e6:	fc 01       	movw	r30, r24
    18e8:	87 85       	ldd	r24, Z+15	; 0x0f
    18ea:	48 2f       	mov	r20, r24
    18ec:	50 e0       	ldi	r21, 0x00	; 0
    18ee:	8f 81       	ldd	r24, Y+7	; 0x07
    18f0:	98 85       	ldd	r25, Y+8	; 0x08
    18f2:	fc 01       	movw	r30, r24
    18f4:	25 85       	ldd	r18, Z+13	; 0x0d
    18f6:	36 85       	ldd	r19, Z+14	; 0x0e
    18f8:	89 81       	ldd	r24, Y+1	; 0x01
    18fa:	9a 81       	ldd	r25, Y+2	; 0x02
    18fc:	8f 57       	subi	r24, 0x7F	; 127
    18fe:	9f 4f       	sbci	r25, 0xFF	; 255
    1900:	fc 01       	movw	r30, r24
    1902:	80 81       	ld	r24, Z
    1904:	91 81       	ldd	r25, Z+1	; 0x01
    1906:	b9 01       	movw	r22, r18
    1908:	0e 94 d1 4a 	call	0x95a2	; 0x95a2 <memcpy>
		frame->size += req->size;
    190c:	89 81       	ldd	r24, Y+1	; 0x01
    190e:	9a 81       	ldd	r25, Y+2	; 0x02
    1910:	fc 01       	movw	r30, r24
    1912:	21 81       	ldd	r18, Z+1	; 0x01
    1914:	8f 81       	ldd	r24, Y+7	; 0x07
    1916:	98 85       	ldd	r25, Y+8	; 0x08
    1918:	fc 01       	movw	r30, r24
    191a:	87 85       	ldd	r24, Z+15	; 0x0f
    191c:	28 0f       	add	r18, r24
    191e:	89 81       	ldd	r24, Y+1	; 0x01
    1920:	9a 81       	ldd	r25, Y+2	; 0x02
    1922:	fc 01       	movw	r30, r24
    1924:	21 83       	std	Z+1, r18	; 0x01

		nwkTxFrame(frame);
    1926:	89 81       	ldd	r24, Y+1	; 0x01
    1928:	9a 81       	ldd	r25, Y+2	; 0x02
    192a:	0e 94 65 19 	call	0x32ca	; 0x32ca <nwkTxFrame>
	}
	req->frame = frame;
    192e:	8f 81       	ldd	r24, Y+7	; 0x07
    1930:	98 85       	ldd	r25, Y+8	; 0x08
    1932:	29 81       	ldd	r18, Y+1	; 0x01
    1934:	3a 81       	ldd	r19, Y+2	; 0x02
    1936:	fc 01       	movw	r30, r24
    1938:	33 83       	std	Z+3, r19	; 0x03
    193a:	22 83       	std	Z+2, r18	; 0x02
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    193c:	8f 81       	ldd	r24, Y+7	; 0x07
    193e:	98 85       	ldd	r25, Y+8	; 0x08
    1940:	21 e0       	ldi	r18, 0x01	; 1
    1942:	fc 01       	movw	r30, r24
    1944:	24 83       	std	Z+4, r18	; 0x04

	frame->tx.confirm = nwkDataReqTxConf;
    1946:	89 81       	ldd	r24, Y+1	; 0x01
    1948:	9a 81       	ldd	r25, Y+2	; 0x02
    194a:	89 57       	subi	r24, 0x79	; 121
    194c:	9f 4f       	sbci	r25, 0xFF	; 255
    194e:	25 eb       	ldi	r18, 0xB5	; 181
    1950:	3c e0       	ldi	r19, 0x0C	; 12
    1952:	fc 01       	movw	r30, r24
    1954:	31 83       	std	Z+1, r19	; 0x01
    1956:	20 83       	st	Z, r18
}
    1958:	28 96       	adiw	r28, 0x08	; 8
    195a:	0f b6       	in	r0, 0x3f	; 63
    195c:	f8 94       	cli
    195e:	de bf       	out	0x3e, r29	; 62
    1960:	0f be       	out	0x3f, r0	; 63
    1962:	cd bf       	out	0x3d, r28	; 61
    1964:	df 91       	pop	r29
    1966:	cf 91       	pop	r28
    1968:	08 95       	ret

0000196a <nwkDataReqTxConf>:
/*************************************************************************//**
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
    196a:	cf 93       	push	r28
    196c:	df 93       	push	r29
    196e:	00 d0       	rcall	.+0      	; 0x1970 <nwkDataReqTxConf+0x6>
    1970:	00 d0       	rcall	.+0      	; 0x1972 <nwkDataReqTxConf+0x8>
    1972:	cd b7       	in	r28, 0x3d	; 61
    1974:	de b7       	in	r29, 0x3e	; 62
    1976:	9c 83       	std	Y+4, r25	; 0x04
    1978:	8b 83       	std	Y+3, r24	; 0x03
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    197a:	80 91 3e 03 	lds	r24, 0x033E	; 0x80033e <nwkDataReqQueue>
    197e:	90 91 3f 03 	lds	r25, 0x033F	; 0x80033f <nwkDataReqQueue+0x1>
    1982:	9a 83       	std	Y+2, r25	; 0x02
    1984:	89 83       	std	Y+1, r24	; 0x01
    1986:	2b c0       	rjmp	.+86     	; 0x19de <nwkDataReqTxConf+0x74>
		if (req->frame == frame) {
    1988:	89 81       	ldd	r24, Y+1	; 0x01
    198a:	9a 81       	ldd	r25, Y+2	; 0x02
    198c:	fc 01       	movw	r30, r24
    198e:	22 81       	ldd	r18, Z+2	; 0x02
    1990:	33 81       	ldd	r19, Z+3	; 0x03
    1992:	8b 81       	ldd	r24, Y+3	; 0x03
    1994:	9c 81       	ldd	r25, Y+4	; 0x04
    1996:	28 17       	cp	r18, r24
    1998:	39 07       	cpc	r19, r25
    199a:	d1 f4       	brne	.+52     	; 0x19d0 <nwkDataReqTxConf+0x66>
			req->status = frame->tx.status;
    199c:	8b 81       	ldd	r24, Y+3	; 0x03
    199e:	9c 81       	ldd	r25, Y+4	; 0x04
    19a0:	8d 57       	subi	r24, 0x7D	; 125
    19a2:	9f 4f       	sbci	r25, 0xFF	; 255
    19a4:	fc 01       	movw	r30, r24
    19a6:	20 81       	ld	r18, Z
    19a8:	89 81       	ldd	r24, Y+1	; 0x01
    19aa:	9a 81       	ldd	r25, Y+2	; 0x02
    19ac:	fc 01       	movw	r30, r24
    19ae:	22 8b       	std	Z+18, r18	; 0x12
			req->control = frame->tx.control;
    19b0:	8b 81       	ldd	r24, Y+3	; 0x03
    19b2:	9c 81       	ldd	r25, Y+4	; 0x04
    19b4:	8a 57       	subi	r24, 0x7A	; 122
    19b6:	9f 4f       	sbci	r25, 0xFF	; 255
    19b8:	fc 01       	movw	r30, r24
    19ba:	20 81       	ld	r18, Z
    19bc:	89 81       	ldd	r24, Y+1	; 0x01
    19be:	9a 81       	ldd	r25, Y+2	; 0x02
    19c0:	fc 01       	movw	r30, r24
    19c2:	23 8b       	std	Z+19, r18	; 0x13
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    19c4:	89 81       	ldd	r24, Y+1	; 0x01
    19c6:	9a 81       	ldd	r25, Y+2	; 0x02
    19c8:	22 e0       	ldi	r18, 0x02	; 2
    19ca:	fc 01       	movw	r30, r24
    19cc:	24 83       	std	Z+4, r18	; 0x04
			break;
    19ce:	0b c0       	rjmp	.+22     	; 0x19e6 <nwkDataReqTxConf+0x7c>
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    19d0:	89 81       	ldd	r24, Y+1	; 0x01
    19d2:	9a 81       	ldd	r25, Y+2	; 0x02
    19d4:	fc 01       	movw	r30, r24
    19d6:	80 81       	ld	r24, Z
    19d8:	91 81       	ldd	r25, Z+1	; 0x01
    19da:	9a 83       	std	Y+2, r25	; 0x02
    19dc:	89 83       	std	Y+1, r24	; 0x01
    19de:	89 81       	ldd	r24, Y+1	; 0x01
    19e0:	9a 81       	ldd	r25, Y+2	; 0x02
    19e2:	89 2b       	or	r24, r25
    19e4:	89 f6       	brne	.-94     	; 0x1988 <nwkDataReqTxConf+0x1e>
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
			break;
		}
	}
	
	nwkFrameFree(frame);
    19e6:	8b 81       	ldd	r24, Y+3	; 0x03
    19e8:	9c 81       	ldd	r25, Y+4	; 0x04
    19ea:	0e 94 c1 0e 	call	0x1d82	; 0x1d82 <nwkFrameFree>
}
    19ee:	00 00       	nop
    19f0:	0f 90       	pop	r0
    19f2:	0f 90       	pop	r0
    19f4:	0f 90       	pop	r0
    19f6:	0f 90       	pop	r0
    19f8:	df 91       	pop	r29
    19fa:	cf 91       	pop	r28
    19fc:	08 95       	ret

000019fe <nwkDataReqConfirm>:
/*************************************************************************//**
*  @brief Confirms request @req to the application and remove it from the queue
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
static void nwkDataReqConfirm(NWK_DataReq_t *req)
{
    19fe:	cf 93       	push	r28
    1a00:	df 93       	push	r29
    1a02:	00 d0       	rcall	.+0      	; 0x1a04 <nwkDataReqConfirm+0x6>
    1a04:	00 d0       	rcall	.+0      	; 0x1a06 <nwkDataReqConfirm+0x8>
    1a06:	cd b7       	in	r28, 0x3d	; 61
    1a08:	de b7       	in	r29, 0x3e	; 62
    1a0a:	9c 83       	std	Y+4, r25	; 0x04
    1a0c:	8b 83       	std	Y+3, r24	; 0x03
	if (nwkDataReqQueue == req) {
    1a0e:	20 91 3e 03 	lds	r18, 0x033E	; 0x80033e <nwkDataReqQueue>
    1a12:	30 91 3f 03 	lds	r19, 0x033F	; 0x80033f <nwkDataReqQueue+0x1>
    1a16:	8b 81       	ldd	r24, Y+3	; 0x03
    1a18:	9c 81       	ldd	r25, Y+4	; 0x04
    1a1a:	28 17       	cp	r18, r24
    1a1c:	39 07       	cpc	r19, r25
    1a1e:	61 f4       	brne	.+24     	; 0x1a38 <nwkDataReqConfirm+0x3a>
		nwkDataReqQueue = nwkDataReqQueue->next;
    1a20:	80 91 3e 03 	lds	r24, 0x033E	; 0x80033e <nwkDataReqQueue>
    1a24:	90 91 3f 03 	lds	r25, 0x033F	; 0x80033f <nwkDataReqQueue+0x1>
    1a28:	fc 01       	movw	r30, r24
    1a2a:	80 81       	ld	r24, Z
    1a2c:	91 81       	ldd	r25, Z+1	; 0x01
    1a2e:	90 93 3f 03 	sts	0x033F, r25	; 0x80033f <nwkDataReqQueue+0x1>
    1a32:	80 93 3e 03 	sts	0x033E, r24	; 0x80033e <nwkDataReqQueue>
    1a36:	25 c0       	rjmp	.+74     	; 0x1a82 <nwkDataReqConfirm+0x84>
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
    1a38:	80 91 3e 03 	lds	r24, 0x033E	; 0x80033e <nwkDataReqQueue>
    1a3c:	90 91 3f 03 	lds	r25, 0x033F	; 0x80033f <nwkDataReqQueue+0x1>
    1a40:	9a 83       	std	Y+2, r25	; 0x02
    1a42:	89 83       	std	Y+1, r24	; 0x01
		while (prev->next != req) {
    1a44:	07 c0       	rjmp	.+14     	; 0x1a54 <nwkDataReqConfirm+0x56>
			prev = prev->next;
    1a46:	89 81       	ldd	r24, Y+1	; 0x01
    1a48:	9a 81       	ldd	r25, Y+2	; 0x02
    1a4a:	fc 01       	movw	r30, r24
    1a4c:	80 81       	ld	r24, Z
    1a4e:	91 81       	ldd	r25, Z+1	; 0x01
    1a50:	9a 83       	std	Y+2, r25	; 0x02
    1a52:	89 83       	std	Y+1, r24	; 0x01
{
	if (nwkDataReqQueue == req) {
		nwkDataReqQueue = nwkDataReqQueue->next;
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
		while (prev->next != req) {
    1a54:	89 81       	ldd	r24, Y+1	; 0x01
    1a56:	9a 81       	ldd	r25, Y+2	; 0x02
    1a58:	fc 01       	movw	r30, r24
    1a5a:	20 81       	ld	r18, Z
    1a5c:	31 81       	ldd	r19, Z+1	; 0x01
    1a5e:	8b 81       	ldd	r24, Y+3	; 0x03
    1a60:	9c 81       	ldd	r25, Y+4	; 0x04
    1a62:	28 17       	cp	r18, r24
    1a64:	39 07       	cpc	r19, r25
    1a66:	79 f7       	brne	.-34     	; 0x1a46 <nwkDataReqConfirm+0x48>
			prev = prev->next;
		}
		prev->next = ((NWK_DataReq_t *)prev->next)->next;
    1a68:	89 81       	ldd	r24, Y+1	; 0x01
    1a6a:	9a 81       	ldd	r25, Y+2	; 0x02
    1a6c:	fc 01       	movw	r30, r24
    1a6e:	80 81       	ld	r24, Z
    1a70:	91 81       	ldd	r25, Z+1	; 0x01
    1a72:	fc 01       	movw	r30, r24
    1a74:	20 81       	ld	r18, Z
    1a76:	31 81       	ldd	r19, Z+1	; 0x01
    1a78:	89 81       	ldd	r24, Y+1	; 0x01
    1a7a:	9a 81       	ldd	r25, Y+2	; 0x02
    1a7c:	fc 01       	movw	r30, r24
    1a7e:	31 83       	std	Z+1, r19	; 0x01
    1a80:	20 83       	st	Z, r18
	}

	nwkIb.lock--;
    1a82:	80 91 d7 11 	lds	r24, 0x11D7	; 0x8011d7 <nwkIb+0x26>
    1a86:	90 91 d8 11 	lds	r25, 0x11D8	; 0x8011d8 <nwkIb+0x27>
    1a8a:	01 97       	sbiw	r24, 0x01	; 1
    1a8c:	90 93 d8 11 	sts	0x11D8, r25	; 0x8011d8 <nwkIb+0x27>
    1a90:	80 93 d7 11 	sts	0x11D7, r24	; 0x8011d7 <nwkIb+0x26>

	if(req->confirm != NULL)
    1a94:	8b 81       	ldd	r24, Y+3	; 0x03
    1a96:	9c 81       	ldd	r25, Y+4	; 0x04
    1a98:	fc 01       	movw	r30, r24
    1a9a:	80 89       	ldd	r24, Z+16	; 0x10
    1a9c:	91 89       	ldd	r25, Z+17	; 0x11
    1a9e:	89 2b       	or	r24, r25
    1aa0:	49 f0       	breq	.+18     	; 0x1ab4 <nwkDataReqConfirm+0xb6>
	{
		req->confirm(req);
    1aa2:	8b 81       	ldd	r24, Y+3	; 0x03
    1aa4:	9c 81       	ldd	r25, Y+4	; 0x04
    1aa6:	fc 01       	movw	r30, r24
    1aa8:	20 89       	ldd	r18, Z+16	; 0x10
    1aaa:	31 89       	ldd	r19, Z+17	; 0x11
    1aac:	8b 81       	ldd	r24, Y+3	; 0x03
    1aae:	9c 81       	ldd	r25, Y+4	; 0x04
    1ab0:	f9 01       	movw	r30, r18
    1ab2:	09 95       	icall
	}
}
    1ab4:	00 00       	nop
    1ab6:	0f 90       	pop	r0
    1ab8:	0f 90       	pop	r0
    1aba:	0f 90       	pop	r0
    1abc:	0f 90       	pop	r0
    1abe:	df 91       	pop	r29
    1ac0:	cf 91       	pop	r28
    1ac2:	08 95       	ret

00001ac4 <nwkDataReqTaskHandler>:

/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    1ac4:	cf 93       	push	r28
    1ac6:	df 93       	push	r29
    1ac8:	00 d0       	rcall	.+0      	; 0x1aca <nwkDataReqTaskHandler+0x6>
    1aca:	cd b7       	in	r28, 0x3d	; 61
    1acc:	de b7       	in	r29, 0x3e	; 62
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    1ace:	80 91 3e 03 	lds	r24, 0x033E	; 0x80033e <nwkDataReqQueue>
    1ad2:	90 91 3f 03 	lds	r25, 0x033F	; 0x80033f <nwkDataReqQueue+0x1>
    1ad6:	9a 83       	std	Y+2, r25	; 0x02
    1ad8:	89 83       	std	Y+1, r24	; 0x01
    1ada:	21 c0       	rjmp	.+66     	; 0x1b1e <nwkDataReqTaskHandler+0x5a>
		switch (req->state) {
    1adc:	89 81       	ldd	r24, Y+1	; 0x01
    1ade:	9a 81       	ldd	r25, Y+2	; 0x02
    1ae0:	fc 01       	movw	r30, r24
    1ae2:	84 81       	ldd	r24, Z+4	; 0x04
    1ae4:	88 2f       	mov	r24, r24
    1ae6:	90 e0       	ldi	r25, 0x00	; 0
    1ae8:	81 30       	cpi	r24, 0x01	; 1
    1aea:	91 05       	cpc	r25, r1
    1aec:	81 f0       	breq	.+32     	; 0x1b0e <nwkDataReqTaskHandler+0x4a>
    1aee:	82 30       	cpi	r24, 0x02	; 2
    1af0:	91 05       	cpc	r25, r1
    1af2:	41 f0       	breq	.+16     	; 0x1b04 <nwkDataReqTaskHandler+0x40>
    1af4:	89 2b       	or	r24, r25
    1af6:	09 f0       	breq	.+2      	; 0x1afa <nwkDataReqTaskHandler+0x36>
			return;
		}
		break;

		default:
			break;
    1af8:	0b c0       	rjmp	.+22     	; 0x1b10 <nwkDataReqTaskHandler+0x4c>
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
		switch (req->state) {
		case NWK_DATA_REQ_STATE_INITIAL:
		{
			nwkDataReqSendFrame(req);
    1afa:	89 81       	ldd	r24, Y+1	; 0x01
    1afc:	9a 81       	ldd	r25, Y+2	; 0x02
    1afe:	0e 94 87 09 	call	0x130e	; 0x130e <nwkDataReqSendFrame>
			return;
    1b02:	11 c0       	rjmp	.+34     	; 0x1b26 <nwkDataReqTaskHandler+0x62>
		case NWK_DATA_REQ_STATE_WAIT_CONF:
			break;

		case NWK_DATA_REQ_STATE_CONFIRM:
		{
			nwkDataReqConfirm(req);
    1b04:	89 81       	ldd	r24, Y+1	; 0x01
    1b06:	9a 81       	ldd	r25, Y+2	; 0x02
    1b08:	0e 94 ff 0c 	call	0x19fe	; 0x19fe <nwkDataReqConfirm>
			
			return;
    1b0c:	0c c0       	rjmp	.+24     	; 0x1b26 <nwkDataReqTaskHandler+0x62>
			return;
		}
		break;

		case NWK_DATA_REQ_STATE_WAIT_CONF:
			break;
    1b0e:	00 00       	nop
/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    1b10:	89 81       	ldd	r24, Y+1	; 0x01
    1b12:	9a 81       	ldd	r25, Y+2	; 0x02
    1b14:	fc 01       	movw	r30, r24
    1b16:	80 81       	ld	r24, Z
    1b18:	91 81       	ldd	r25, Z+1	; 0x01
    1b1a:	9a 83       	std	Y+2, r25	; 0x02
    1b1c:	89 83       	std	Y+1, r24	; 0x01
    1b1e:	89 81       	ldd	r24, Y+1	; 0x01
    1b20:	9a 81       	ldd	r25, Y+2	; 0x02
    1b22:	89 2b       	or	r24, r25
    1b24:	d9 f6       	brne	.-74     	; 0x1adc <nwkDataReqTaskHandler+0x18>

		default:
			break;
		}
	}
}
    1b26:	0f 90       	pop	r0
    1b28:	0f 90       	pop	r0
    1b2a:	df 91       	pop	r29
    1b2c:	cf 91       	pop	r28
    1b2e:	08 95       	ret

00001b30 <nwkFrameInit>:

/*************************************************************************//**
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
    1b30:	cf 93       	push	r28
    1b32:	df 93       	push	r29
    1b34:	1f 92       	push	r1
    1b36:	cd b7       	in	r28, 0x3d	; 61
    1b38:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    1b3a:	19 82       	std	Y+1, r1	; 0x01
    1b3c:	10 c0       	rjmp	.+32     	; 0x1b5e <nwkFrameInit+0x2e>
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    1b3e:	89 81       	ldd	r24, Y+1	; 0x01
    1b40:	28 2f       	mov	r18, r24
    1b42:	30 e0       	ldi	r19, 0x00	; 0
    1b44:	49 e8       	ldi	r20, 0x89	; 137
    1b46:	42 9f       	mul	r20, r18
    1b48:	c0 01       	movw	r24, r0
    1b4a:	43 9f       	mul	r20, r19
    1b4c:	90 0d       	add	r25, r0
    1b4e:	11 24       	eor	r1, r1
    1b50:	80 5c       	subi	r24, 0xC0	; 192
    1b52:	9c 4f       	sbci	r25, 0xFC	; 252
    1b54:	fc 01       	movw	r30, r24
    1b56:	10 82       	st	Z, r1
/*************************************************************************//**
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    1b58:	89 81       	ldd	r24, Y+1	; 0x01
    1b5a:	8f 5f       	subi	r24, 0xFF	; 255
    1b5c:	89 83       	std	Y+1, r24	; 0x01
    1b5e:	89 81       	ldd	r24, Y+1	; 0x01
    1b60:	84 31       	cpi	r24, 0x14	; 20
    1b62:	68 f3       	brcs	.-38     	; 0x1b3e <nwkFrameInit+0xe>
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
	}
}
    1b64:	00 00       	nop
    1b66:	0f 90       	pop	r0
    1b68:	df 91       	pop	r29
    1b6a:	cf 91       	pop	r28
    1b6c:	08 95       	ret

00001b6e <nwkFrameAlloc>:
/*************************************************************************//**
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
    1b6e:	cf 93       	push	r28
    1b70:	df 93       	push	r29
    1b72:	1f 92       	push	r1
    1b74:	cd b7       	in	r28, 0x3d	; 61
    1b76:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    1b78:	19 82       	std	Y+1, r1	; 0x01
    1b7a:	61 c0       	rjmp	.+194    	; 0x1c3e <nwkFrameAlloc+0xd0>
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    1b7c:	89 81       	ldd	r24, Y+1	; 0x01
    1b7e:	28 2f       	mov	r18, r24
    1b80:	30 e0       	ldi	r19, 0x00	; 0
    1b82:	49 e8       	ldi	r20, 0x89	; 137
    1b84:	42 9f       	mul	r20, r18
    1b86:	c0 01       	movw	r24, r0
    1b88:	43 9f       	mul	r20, r19
    1b8a:	90 0d       	add	r25, r0
    1b8c:	11 24       	eor	r1, r1
    1b8e:	80 5c       	subi	r24, 0xC0	; 192
    1b90:	9c 4f       	sbci	r25, 0xFC	; 252
    1b92:	fc 01       	movw	r30, r24
    1b94:	80 81       	ld	r24, Z
    1b96:	88 23       	and	r24, r24
    1b98:	09 f0       	breq	.+2      	; 0x1b9c <nwkFrameAlloc+0x2e>
    1b9a:	4e c0       	rjmp	.+156    	; 0x1c38 <nwkFrameAlloc+0xca>
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    1b9c:	89 81       	ldd	r24, Y+1	; 0x01
    1b9e:	28 2f       	mov	r18, r24
    1ba0:	30 e0       	ldi	r19, 0x00	; 0
    1ba2:	49 e8       	ldi	r20, 0x89	; 137
    1ba4:	42 9f       	mul	r20, r18
    1ba6:	c0 01       	movw	r24, r0
    1ba8:	43 9f       	mul	r20, r19
    1baa:	90 0d       	add	r25, r0
    1bac:	11 24       	eor	r1, r1
    1bae:	80 5c       	subi	r24, 0xC0	; 192
    1bb0:	9c 4f       	sbci	r25, 0xFC	; 252
    1bb2:	49 e8       	ldi	r20, 0x89	; 137
    1bb4:	50 e0       	ldi	r21, 0x00	; 0
    1bb6:	60 e0       	ldi	r22, 0x00	; 0
    1bb8:	70 e0       	ldi	r23, 0x00	; 0
    1bba:	0e 94 da 4a 	call	0x95b4	; 0x95b4 <memset>
			nwkFrameFrames[i].size = 0;
    1bbe:	89 81       	ldd	r24, Y+1	; 0x01
    1bc0:	28 2f       	mov	r18, r24
    1bc2:	30 e0       	ldi	r19, 0x00	; 0
    1bc4:	49 e8       	ldi	r20, 0x89	; 137
    1bc6:	42 9f       	mul	r20, r18
    1bc8:	c0 01       	movw	r24, r0
    1bca:	43 9f       	mul	r20, r19
    1bcc:	90 0d       	add	r25, r0
    1bce:	11 24       	eor	r1, r1
    1bd0:	8f 5b       	subi	r24, 0xBF	; 191
    1bd2:	9c 4f       	sbci	r25, 0xFC	; 252
    1bd4:	fc 01       	movw	r30, r24
    1bd6:	10 82       	st	Z, r1
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data;
    1bd8:	89 81       	ldd	r24, Y+1	; 0x01
    1bda:	48 2f       	mov	r20, r24
    1bdc:	50 e0       	ldi	r21, 0x00	; 0
    1bde:	89 81       	ldd	r24, Y+1	; 0x01
    1be0:	28 2f       	mov	r18, r24
    1be2:	30 e0       	ldi	r19, 0x00	; 0
    1be4:	69 e8       	ldi	r22, 0x89	; 137
    1be6:	62 9f       	mul	r22, r18
    1be8:	c0 01       	movw	r24, r0
    1bea:	63 9f       	mul	r22, r19
    1bec:	90 0d       	add	r25, r0
    1bee:	11 24       	eor	r1, r1
    1bf0:	02 96       	adiw	r24, 0x02	; 2
    1bf2:	9c 01       	movw	r18, r24
    1bf4:	20 5c       	subi	r18, 0xC0	; 192
    1bf6:	3c 4f       	sbci	r19, 0xFC	; 252
    1bf8:	69 e8       	ldi	r22, 0x89	; 137
    1bfa:	64 9f       	mul	r22, r20
    1bfc:	c0 01       	movw	r24, r0
    1bfe:	65 9f       	mul	r22, r21
    1c00:	90 0d       	add	r25, r0
    1c02:	11 24       	eor	r1, r1
    1c04:	8f 53       	subi	r24, 0x3F	; 63
    1c06:	9c 4f       	sbci	r25, 0xFC	; 252
    1c08:	fc 01       	movw	r30, r24
    1c0a:	31 83       	std	Z+1, r19	; 0x01
    1c0c:	20 83       	st	Z, r18
			nwkIb.lock++;
    1c0e:	80 91 d7 11 	lds	r24, 0x11D7	; 0x8011d7 <nwkIb+0x26>
    1c12:	90 91 d8 11 	lds	r25, 0x11D8	; 0x8011d8 <nwkIb+0x27>
    1c16:	01 96       	adiw	r24, 0x01	; 1
    1c18:	90 93 d8 11 	sts	0x11D8, r25	; 0x8011d8 <nwkIb+0x27>
    1c1c:	80 93 d7 11 	sts	0x11D7, r24	; 0x8011d7 <nwkIb+0x26>
			return &nwkFrameFrames[i];
    1c20:	89 81       	ldd	r24, Y+1	; 0x01
    1c22:	28 2f       	mov	r18, r24
    1c24:	30 e0       	ldi	r19, 0x00	; 0
    1c26:	49 e8       	ldi	r20, 0x89	; 137
    1c28:	42 9f       	mul	r20, r18
    1c2a:	c0 01       	movw	r24, r0
    1c2c:	43 9f       	mul	r20, r19
    1c2e:	90 0d       	add	r25, r0
    1c30:	11 24       	eor	r1, r1
    1c32:	80 5c       	subi	r24, 0xC0	; 192
    1c34:	9c 4f       	sbci	r25, 0xFC	; 252
    1c36:	09 c0       	rjmp	.+18     	; 0x1c4a <nwkFrameAlloc+0xdc>
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    1c38:	89 81       	ldd	r24, Y+1	; 0x01
    1c3a:	8f 5f       	subi	r24, 0xFF	; 255
    1c3c:	89 83       	std	Y+1, r24	; 0x01
    1c3e:	89 81       	ldd	r24, Y+1	; 0x01
    1c40:	84 31       	cpi	r24, 0x14	; 20
    1c42:	08 f4       	brcc	.+2      	; 0x1c46 <nwkFrameAlloc+0xd8>
    1c44:	9b cf       	rjmp	.-202    	; 0x1b7c <nwkFrameAlloc+0xe>
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data;
			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    1c46:	80 e0       	ldi	r24, 0x00	; 0
    1c48:	90 e0       	ldi	r25, 0x00	; 0
}
    1c4a:	0f 90       	pop	r0
    1c4c:	df 91       	pop	r29
    1c4e:	cf 91       	pop	r28
    1c50:	08 95       	ret

00001c52 <nwkFrameAlloc_LLDN>:

/* Optimized allocation for lldn */
NwkFrame_t *nwkFrameAlloc_LLDN(bool beacon_frame)
{
    1c52:	cf 93       	push	r28
    1c54:	df 93       	push	r29
    1c56:	00 d0       	rcall	.+0      	; 0x1c58 <nwkFrameAlloc_LLDN+0x6>
    1c58:	cd b7       	in	r28, 0x3d	; 61
    1c5a:	de b7       	in	r29, 0x3e	; 62
    1c5c:	8a 83       	std	Y+2, r24	; 0x02
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    1c5e:	19 82       	std	Y+1, r1	; 0x01
    1c60:	85 c0       	rjmp	.+266    	; 0x1d6c <nwkFrameAlloc_LLDN+0x11a>
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    1c62:	89 81       	ldd	r24, Y+1	; 0x01
    1c64:	28 2f       	mov	r18, r24
    1c66:	30 e0       	ldi	r19, 0x00	; 0
    1c68:	49 e8       	ldi	r20, 0x89	; 137
    1c6a:	42 9f       	mul	r20, r18
    1c6c:	c0 01       	movw	r24, r0
    1c6e:	43 9f       	mul	r20, r19
    1c70:	90 0d       	add	r25, r0
    1c72:	11 24       	eor	r1, r1
    1c74:	80 5c       	subi	r24, 0xC0	; 192
    1c76:	9c 4f       	sbci	r25, 0xFC	; 252
    1c78:	fc 01       	movw	r30, r24
    1c7a:	80 81       	ld	r24, Z
    1c7c:	88 23       	and	r24, r24
    1c7e:	09 f0       	breq	.+2      	; 0x1c82 <nwkFrameAlloc_LLDN+0x30>
    1c80:	72 c0       	rjmp	.+228    	; 0x1d66 <nwkFrameAlloc_LLDN+0x114>
			// clear memory of previous frame
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    1c82:	89 81       	ldd	r24, Y+1	; 0x01
    1c84:	28 2f       	mov	r18, r24
    1c86:	30 e0       	ldi	r19, 0x00	; 0
    1c88:	49 e8       	ldi	r20, 0x89	; 137
    1c8a:	42 9f       	mul	r20, r18
    1c8c:	c0 01       	movw	r24, r0
    1c8e:	43 9f       	mul	r20, r19
    1c90:	90 0d       	add	r25, r0
    1c92:	11 24       	eor	r1, r1
    1c94:	80 5c       	subi	r24, 0xC0	; 192
    1c96:	9c 4f       	sbci	r25, 0xFC	; 252
    1c98:	49 e8       	ldi	r20, 0x89	; 137
    1c9a:	50 e0       	ldi	r21, 0x00	; 0
    1c9c:	60 e0       	ldi	r22, 0x00	; 0
    1c9e:	70 e0       	ldi	r23, 0x00	; 0
    1ca0:	0e 94 da 4a 	call	0x95b4	; 0x95b4 <memset>
			// store in size initial size of frame, only it's MHR structure
			if(beacon_frame)
    1ca4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ca6:	88 23       	and	r24, r24
    1ca8:	79 f0       	breq	.+30     	; 0x1cc8 <nwkFrameAlloc_LLDN+0x76>
			{
				nwkFrameFrames[i].size = sizeof(NwkFrameBeaconHeaderLLDN_t);
    1caa:	89 81       	ldd	r24, Y+1	; 0x01
    1cac:	28 2f       	mov	r18, r24
    1cae:	30 e0       	ldi	r19, 0x00	; 0
    1cb0:	49 e8       	ldi	r20, 0x89	; 137
    1cb2:	42 9f       	mul	r20, r18
    1cb4:	c0 01       	movw	r24, r0
    1cb6:	43 9f       	mul	r20, r19
    1cb8:	90 0d       	add	r25, r0
    1cba:	11 24       	eor	r1, r1
    1cbc:	8f 5b       	subi	r24, 0xBF	; 191
    1cbe:	9c 4f       	sbci	r25, 0xFC	; 252
    1cc0:	28 e0       	ldi	r18, 0x08	; 8
    1cc2:	fc 01       	movw	r30, r24
    1cc4:	20 83       	st	Z, r18
    1cc6:	0e c0       	rjmp	.+28     	; 0x1ce4 <nwkFrameAlloc_LLDN+0x92>
			}
			else
			{
				// data, mac command and group ack share the same MHR structure
				nwkFrameFrames[i].size = sizeof(NwkFrameGeneralHeaderLLDN_t);
    1cc8:	89 81       	ldd	r24, Y+1	; 0x01
    1cca:	28 2f       	mov	r18, r24
    1ccc:	30 e0       	ldi	r19, 0x00	; 0
    1cce:	49 e8       	ldi	r20, 0x89	; 137
    1cd0:	42 9f       	mul	r20, r18
    1cd2:	c0 01       	movw	r24, r0
    1cd4:	43 9f       	mul	r20, r19
    1cd6:	90 0d       	add	r25, r0
    1cd8:	11 24       	eor	r1, r1
    1cda:	8f 5b       	subi	r24, 0xBF	; 191
    1cdc:	9c 4f       	sbci	r25, 0xFC	; 252
    1cde:	23 e0       	ldi	r18, 0x03	; 3
    1ce0:	fc 01       	movw	r30, r24
    1ce2:	20 83       	st	Z, r18
			}
			// offset payload to end of MHR structure
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data
    1ce4:	89 81       	ldd	r24, Y+1	; 0x01
    1ce6:	48 2f       	mov	r20, r24
    1ce8:	50 e0       	ldi	r21, 0x00	; 0
    1cea:	89 81       	ldd	r24, Y+1	; 0x01
    1cec:	28 2f       	mov	r18, r24
    1cee:	30 e0       	ldi	r19, 0x00	; 0
    1cf0:	69 e8       	ldi	r22, 0x89	; 137
    1cf2:	62 9f       	mul	r22, r18
    1cf4:	c0 01       	movw	r24, r0
    1cf6:	63 9f       	mul	r22, r19
    1cf8:	90 0d       	add	r25, r0
    1cfa:	11 24       	eor	r1, r1
    1cfc:	02 96       	adiw	r24, 0x02	; 2
    1cfe:	9c 01       	movw	r18, r24
    1d00:	20 5c       	subi	r18, 0xC0	; 192
    1d02:	3c 4f       	sbci	r19, 0xFC	; 252
							+ nwkFrameFrames[i].size;
    1d04:	89 81       	ldd	r24, Y+1	; 0x01
    1d06:	68 2f       	mov	r22, r24
    1d08:	70 e0       	ldi	r23, 0x00	; 0
    1d0a:	e9 e8       	ldi	r30, 0x89	; 137
    1d0c:	e6 9f       	mul	r30, r22
    1d0e:	c0 01       	movw	r24, r0
    1d10:	e7 9f       	mul	r30, r23
    1d12:	90 0d       	add	r25, r0
    1d14:	11 24       	eor	r1, r1
    1d16:	8f 5b       	subi	r24, 0xBF	; 191
    1d18:	9c 4f       	sbci	r25, 0xFC	; 252
    1d1a:	fc 01       	movw	r30, r24
    1d1c:	80 81       	ld	r24, Z
    1d1e:	88 2f       	mov	r24, r24
    1d20:	90 e0       	ldi	r25, 0x00	; 0
    1d22:	28 0f       	add	r18, r24
    1d24:	39 1f       	adc	r19, r25
			{
				// data, mac command and group ack share the same MHR structure
				nwkFrameFrames[i].size = sizeof(NwkFrameGeneralHeaderLLDN_t);
			}
			// offset payload to end of MHR structure
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data
    1d26:	69 e8       	ldi	r22, 0x89	; 137
    1d28:	64 9f       	mul	r22, r20
    1d2a:	c0 01       	movw	r24, r0
    1d2c:	65 9f       	mul	r22, r21
    1d2e:	90 0d       	add	r25, r0
    1d30:	11 24       	eor	r1, r1
    1d32:	8f 53       	subi	r24, 0x3F	; 63
    1d34:	9c 4f       	sbci	r25, 0xFC	; 252
    1d36:	fc 01       	movw	r30, r24
    1d38:	31 83       	std	Z+1, r19	; 0x01
    1d3a:	20 83       	st	Z, r18
							+ nwkFrameFrames[i].size;

			nwkIb.lock++;
    1d3c:	80 91 d7 11 	lds	r24, 0x11D7	; 0x8011d7 <nwkIb+0x26>
    1d40:	90 91 d8 11 	lds	r25, 0x11D8	; 0x8011d8 <nwkIb+0x27>
    1d44:	01 96       	adiw	r24, 0x01	; 1
    1d46:	90 93 d8 11 	sts	0x11D8, r25	; 0x8011d8 <nwkIb+0x27>
    1d4a:	80 93 d7 11 	sts	0x11D7, r24	; 0x8011d7 <nwkIb+0x26>
			return &nwkFrameFrames[i];
    1d4e:	89 81       	ldd	r24, Y+1	; 0x01
    1d50:	28 2f       	mov	r18, r24
    1d52:	30 e0       	ldi	r19, 0x00	; 0
    1d54:	49 e8       	ldi	r20, 0x89	; 137
    1d56:	42 9f       	mul	r20, r18
    1d58:	c0 01       	movw	r24, r0
    1d5a:	43 9f       	mul	r20, r19
    1d5c:	90 0d       	add	r25, r0
    1d5e:	11 24       	eor	r1, r1
    1d60:	80 5c       	subi	r24, 0xC0	; 192
    1d62:	9c 4f       	sbci	r25, 0xFC	; 252
    1d64:	09 c0       	rjmp	.+18     	; 0x1d78 <nwkFrameAlloc_LLDN+0x126>
}

/* Optimized allocation for lldn */
NwkFrame_t *nwkFrameAlloc_LLDN(bool beacon_frame)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    1d66:	89 81       	ldd	r24, Y+1	; 0x01
    1d68:	8f 5f       	subi	r24, 0xFF	; 255
    1d6a:	89 83       	std	Y+1, r24	; 0x01
    1d6c:	89 81       	ldd	r24, Y+1	; 0x01
    1d6e:	84 31       	cpi	r24, 0x14	; 20
    1d70:	08 f4       	brcc	.+2      	; 0x1d74 <nwkFrameAlloc_LLDN+0x122>
    1d72:	77 cf       	rjmp	.-274    	; 0x1c62 <nwkFrameAlloc_LLDN+0x10>

			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    1d74:	80 e0       	ldi	r24, 0x00	; 0
    1d76:	90 e0       	ldi	r25, 0x00	; 0
}
    1d78:	0f 90       	pop	r0
    1d7a:	0f 90       	pop	r0
    1d7c:	df 91       	pop	r29
    1d7e:	cf 91       	pop	r28
    1d80:	08 95       	ret

00001d82 <nwkFrameFree>:
/*************************************************************************//**
*  @brief Frees a @a frame and returns it to the buffer pool
*  @param[in] frame Pointer to the frame to be freed
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
    1d82:	cf 93       	push	r28
    1d84:	df 93       	push	r29
    1d86:	00 d0       	rcall	.+0      	; 0x1d88 <nwkFrameFree+0x6>
    1d88:	cd b7       	in	r28, 0x3d	; 61
    1d8a:	de b7       	in	r29, 0x3e	; 62
    1d8c:	9a 83       	std	Y+2, r25	; 0x02
    1d8e:	89 83       	std	Y+1, r24	; 0x01
	frame->state = NWK_FRAME_STATE_FREE;
    1d90:	89 81       	ldd	r24, Y+1	; 0x01
    1d92:	9a 81       	ldd	r25, Y+2	; 0x02
    1d94:	fc 01       	movw	r30, r24
    1d96:	10 82       	st	Z, r1
	nwkIb.lock--;
    1d98:	80 91 d7 11 	lds	r24, 0x11D7	; 0x8011d7 <nwkIb+0x26>
    1d9c:	90 91 d8 11 	lds	r25, 0x11D8	; 0x8011d8 <nwkIb+0x27>
    1da0:	01 97       	sbiw	r24, 0x01	; 1
    1da2:	90 93 d8 11 	sts	0x11D8, r25	; 0x8011d8 <nwkIb+0x27>
    1da6:	80 93 d7 11 	sts	0x11D7, r24	; 0x8011d7 <nwkIb+0x26>
}
    1daa:	00 00       	nop
    1dac:	0f 90       	pop	r0
    1dae:	0f 90       	pop	r0
    1db0:	df 91       	pop	r29
    1db2:	cf 91       	pop	r28
    1db4:	08 95       	ret

00001db6 <nwkFrameNext>:
* frame
*  @param[in] frame Pointer to the current frame or @c NULL for the first frame
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
    1db6:	cf 93       	push	r28
    1db8:	df 93       	push	r29
    1dba:	00 d0       	rcall	.+0      	; 0x1dbc <nwkFrameNext+0x6>
    1dbc:	cd b7       	in	r28, 0x3d	; 61
    1dbe:	de b7       	in	r29, 0x3e	; 62
    1dc0:	9a 83       	std	Y+2, r25	; 0x02
    1dc2:	89 83       	std	Y+1, r24	; 0x01
	if (NULL == frame) {
    1dc4:	89 81       	ldd	r24, Y+1	; 0x01
    1dc6:	9a 81       	ldd	r25, Y+2	; 0x02
    1dc8:	89 2b       	or	r24, r25
    1dca:	29 f4       	brne	.+10     	; 0x1dd6 <nwkFrameNext+0x20>
		frame = nwkFrameFrames;
    1dcc:	80 e4       	ldi	r24, 0x40	; 64
    1dce:	93 e0       	ldi	r25, 0x03	; 3
    1dd0:	9a 83       	std	Y+2, r25	; 0x02
    1dd2:	89 83       	std	Y+1, r24	; 0x01
    1dd4:	16 c0       	rjmp	.+44     	; 0x1e02 <nwkFrameNext+0x4c>
	} else {
		frame++;
    1dd6:	89 81       	ldd	r24, Y+1	; 0x01
    1dd8:	9a 81       	ldd	r25, Y+2	; 0x02
    1dda:	87 57       	subi	r24, 0x77	; 119
    1ddc:	9f 4f       	sbci	r25, 0xFF	; 255
    1dde:	9a 83       	std	Y+2, r25	; 0x02
    1de0:	89 83       	std	Y+1, r24	; 0x01
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    1de2:	0f c0       	rjmp	.+30     	; 0x1e02 <nwkFrameNext+0x4c>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    1de4:	89 81       	ldd	r24, Y+1	; 0x01
    1de6:	9a 81       	ldd	r25, Y+2	; 0x02
    1de8:	fc 01       	movw	r30, r24
    1dea:	80 81       	ld	r24, Z
    1dec:	88 23       	and	r24, r24
    1dee:	19 f0       	breq	.+6      	; 0x1df6 <nwkFrameNext+0x40>
			return frame;
    1df0:	89 81       	ldd	r24, Y+1	; 0x01
    1df2:	9a 81       	ldd	r25, Y+2	; 0x02
    1df4:	0d c0       	rjmp	.+26     	; 0x1e10 <nwkFrameNext+0x5a>
		frame = nwkFrameFrames;
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    1df6:	89 81       	ldd	r24, Y+1	; 0x01
    1df8:	9a 81       	ldd	r25, Y+2	; 0x02
    1dfa:	87 57       	subi	r24, 0x77	; 119
    1dfc:	9f 4f       	sbci	r25, 0xFF	; 255
    1dfe:	9a 83       	std	Y+2, r25	; 0x02
    1e00:	89 83       	std	Y+1, r24	; 0x01
    1e02:	89 81       	ldd	r24, Y+1	; 0x01
    1e04:	9a 81       	ldd	r25, Y+2	; 0x02
    1e06:	84 5f       	subi	r24, 0xF4	; 244
    1e08:	9d 40       	sbci	r25, 0x0D	; 13
    1e0a:	60 f3       	brcs	.-40     	; 0x1de4 <nwkFrameNext+0x2e>
		if (NWK_FRAME_STATE_FREE != frame->state) {
			return frame;
		}
	}

	return NULL;
    1e0c:	80 e0       	ldi	r24, 0x00	; 0
    1e0e:	90 e0       	ldi	r25, 0x00	; 0
}
    1e10:	0f 90       	pop	r0
    1e12:	0f 90       	pop	r0
    1e14:	df 91       	pop	r29
    1e16:	cf 91       	pop	r28
    1e18:	08 95       	ret

00001e1a <nwkFrameCommandInit>:
/*************************************************************************//**
*  @brief Sets default parameters for the the command @a frame
*  @param[in] frame Pointer to the command frame
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
    1e1a:	cf 93       	push	r28
    1e1c:	df 93       	push	r29
    1e1e:	00 d0       	rcall	.+0      	; 0x1e20 <nwkFrameCommandInit+0x6>
    1e20:	cd b7       	in	r28, 0x3d	; 61
    1e22:	de b7       	in	r29, 0x3e	; 62
    1e24:	9a 83       	std	Y+2, r25	; 0x02
    1e26:	89 83       	std	Y+1, r24	; 0x01
	frame->tx.status = NWK_SUCCESS_STATUS;
    1e28:	89 81       	ldd	r24, Y+1	; 0x01
    1e2a:	9a 81       	ldd	r25, Y+2	; 0x02
    1e2c:	8d 57       	subi	r24, 0x7D	; 125
    1e2e:	9f 4f       	sbci	r25, 0xFF	; 255
    1e30:	fc 01       	movw	r30, r24
    1e32:	10 82       	st	Z, r1
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    1e34:	80 91 b5 11 	lds	r24, 0x11B5	; 0x8011b5 <nwkIb+0x4>
    1e38:	8f 5f       	subi	r24, 0xFF	; 255
    1e3a:	80 93 b5 11 	sts	0x11B5, r24	; 0x8011b5 <nwkIb+0x4>
    1e3e:	20 91 b5 11 	lds	r18, 0x11B5	; 0x8011b5 <nwkIb+0x4>
    1e42:	89 81       	ldd	r24, Y+1	; 0x01
    1e44:	9a 81       	ldd	r25, Y+2	; 0x02
    1e46:	fc 01       	movw	r30, r24
    1e48:	24 87       	std	Z+12, r18	; 0x0c
	frame->header.nwkSrcAddr = nwkIb.addr;
    1e4a:	20 91 b1 11 	lds	r18, 0x11B1	; 0x8011b1 <nwkIb>
    1e4e:	30 91 b2 11 	lds	r19, 0x11B2	; 0x8011b2 <nwkIb+0x1>
    1e52:	89 81       	ldd	r24, Y+1	; 0x01
    1e54:	9a 81       	ldd	r25, Y+2	; 0x02
    1e56:	fc 01       	movw	r30, r24
    1e58:	36 87       	std	Z+14, r19	; 0x0e
    1e5a:	25 87       	std	Z+13, r18	; 0x0d
#ifdef NWK_ENABLE_SECURE_COMMANDS
	frame->header.nwkFcf.security = 1;
#endif
}
    1e5c:	00 00       	nop
    1e5e:	0f 90       	pop	r0
    1e60:	0f 90       	pop	r0
    1e62:	df 91       	pop	r29
    1e64:	cf 91       	pop	r28
    1e66:	08 95       	ret

00001e68 <nwkGroupInit>:

/*************************************************************************//**
*  @brief Initializes the Group module
*****************************************************************************/
void nwkGroupInit(void)
{
    1e68:	cf 93       	push	r28
    1e6a:	df 93       	push	r29
    1e6c:	1f 92       	push	r1
    1e6e:	cd b7       	in	r28, 0x3d	; 61
    1e70:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    1e72:	19 82       	std	Y+1, r1	; 0x01
    1e74:	0f c0       	rjmp	.+30     	; 0x1e94 <nwkGroupInit+0x2c>
		nwkGroups[i] = NWK_GROUP_FREE;
    1e76:	89 81       	ldd	r24, Y+1	; 0x01
    1e78:	88 2f       	mov	r24, r24
    1e7a:	90 e0       	ldi	r25, 0x00	; 0
    1e7c:	88 0f       	add	r24, r24
    1e7e:	99 1f       	adc	r25, r25
    1e80:	8c 50       	subi	r24, 0x0C	; 12
    1e82:	92 4f       	sbci	r25, 0xF2	; 242
    1e84:	2f ef       	ldi	r18, 0xFF	; 255
    1e86:	3f ef       	ldi	r19, 0xFF	; 255
    1e88:	fc 01       	movw	r30, r24
    1e8a:	31 83       	std	Z+1, r19	; 0x01
    1e8c:	20 83       	st	Z, r18
/*************************************************************************//**
*  @brief Initializes the Group module
*****************************************************************************/
void nwkGroupInit(void)
{
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    1e8e:	89 81       	ldd	r24, Y+1	; 0x01
    1e90:	8f 5f       	subi	r24, 0xFF	; 255
    1e92:	89 83       	std	Y+1, r24	; 0x01
    1e94:	89 81       	ldd	r24, Y+1	; 0x01
    1e96:	83 30       	cpi	r24, 0x03	; 3
    1e98:	70 f3       	brcs	.-36     	; 0x1e76 <nwkGroupInit+0xe>
		nwkGroups[i] = NWK_GROUP_FREE;
	}
}
    1e9a:	00 00       	nop
    1e9c:	0f 90       	pop	r0
    1e9e:	df 91       	pop	r29
    1ea0:	cf 91       	pop	r28
    1ea2:	08 95       	ret

00001ea4 <NWK_GroupAdd>:
*  @brief Adds node to the @a group
*  @param[in] group Group ID
*  @return @c true in case of success and @c false otherwise
*****************************************************************************/
bool NWK_GroupAdd(uint16_t group)
{
    1ea4:	cf 93       	push	r28
    1ea6:	df 93       	push	r29
    1ea8:	00 d0       	rcall	.+0      	; 0x1eaa <NWK_GroupAdd+0x6>
    1eaa:	cd b7       	in	r28, 0x3d	; 61
    1eac:	de b7       	in	r29, 0x3e	; 62
    1eae:	9a 83       	std	Y+2, r25	; 0x02
    1eb0:	89 83       	std	Y+1, r24	; 0x01
	return nwkGroupSwitch(NWK_GROUP_FREE, group);
    1eb2:	89 81       	ldd	r24, Y+1	; 0x01
    1eb4:	9a 81       	ldd	r25, Y+2	; 0x02
    1eb6:	bc 01       	movw	r22, r24
    1eb8:	8f ef       	ldi	r24, 0xFF	; 255
    1eba:	9f ef       	ldi	r25, 0xFF	; 255
    1ebc:	0e 94 9f 0f 	call	0x1f3e	; 0x1f3e <nwkGroupSwitch>
}
    1ec0:	0f 90       	pop	r0
    1ec2:	0f 90       	pop	r0
    1ec4:	df 91       	pop	r29
    1ec6:	cf 91       	pop	r28
    1ec8:	08 95       	ret

00001eca <NWK_GroupRemove>:
*  @brief Removes node from the @a group
*  @param[in] group Group ID
*  @return @c true in case of success and @c false otherwise
*****************************************************************************/
bool NWK_GroupRemove(uint16_t group)
{
    1eca:	cf 93       	push	r28
    1ecc:	df 93       	push	r29
    1ece:	00 d0       	rcall	.+0      	; 0x1ed0 <NWK_GroupRemove+0x6>
    1ed0:	cd b7       	in	r28, 0x3d	; 61
    1ed2:	de b7       	in	r29, 0x3e	; 62
    1ed4:	9a 83       	std	Y+2, r25	; 0x02
    1ed6:	89 83       	std	Y+1, r24	; 0x01
	return nwkGroupSwitch(group, NWK_GROUP_FREE);
    1ed8:	89 81       	ldd	r24, Y+1	; 0x01
    1eda:	9a 81       	ldd	r25, Y+2	; 0x02
    1edc:	6f ef       	ldi	r22, 0xFF	; 255
    1ede:	7f ef       	ldi	r23, 0xFF	; 255
    1ee0:	0e 94 9f 0f 	call	0x1f3e	; 0x1f3e <nwkGroupSwitch>
}
    1ee4:	0f 90       	pop	r0
    1ee6:	0f 90       	pop	r0
    1ee8:	df 91       	pop	r29
    1eea:	cf 91       	pop	r28
    1eec:	08 95       	ret

00001eee <NWK_GroupIsMember>:
*  @brief Verifies if node is a member of the @a group
*  @param[in] group Group ID
*  @return @c true if node is a member of the group and @c false otherwise
*****************************************************************************/
bool NWK_GroupIsMember(uint16_t group)
{
    1eee:	cf 93       	push	r28
    1ef0:	df 93       	push	r29
    1ef2:	00 d0       	rcall	.+0      	; 0x1ef4 <NWK_GroupIsMember+0x6>
    1ef4:	1f 92       	push	r1
    1ef6:	cd b7       	in	r28, 0x3d	; 61
    1ef8:	de b7       	in	r29, 0x3e	; 62
    1efa:	9b 83       	std	Y+3, r25	; 0x03
    1efc:	8a 83       	std	Y+2, r24	; 0x02
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    1efe:	19 82       	std	Y+1, r1	; 0x01
    1f00:	14 c0       	rjmp	.+40     	; 0x1f2a <NWK_GroupIsMember+0x3c>
		if (group == nwkGroups[i]) {
    1f02:	89 81       	ldd	r24, Y+1	; 0x01
    1f04:	88 2f       	mov	r24, r24
    1f06:	90 e0       	ldi	r25, 0x00	; 0
    1f08:	88 0f       	add	r24, r24
    1f0a:	99 1f       	adc	r25, r25
    1f0c:	8c 50       	subi	r24, 0x0C	; 12
    1f0e:	92 4f       	sbci	r25, 0xF2	; 242
    1f10:	fc 01       	movw	r30, r24
    1f12:	20 81       	ld	r18, Z
    1f14:	31 81       	ldd	r19, Z+1	; 0x01
    1f16:	8a 81       	ldd	r24, Y+2	; 0x02
    1f18:	9b 81       	ldd	r25, Y+3	; 0x03
    1f1a:	28 17       	cp	r18, r24
    1f1c:	39 07       	cpc	r19, r25
    1f1e:	11 f4       	brne	.+4      	; 0x1f24 <NWK_GroupIsMember+0x36>
			return true;
    1f20:	81 e0       	ldi	r24, 0x01	; 1
    1f22:	07 c0       	rjmp	.+14     	; 0x1f32 <NWK_GroupIsMember+0x44>
*  @param[in] group Group ID
*  @return @c true if node is a member of the group and @c false otherwise
*****************************************************************************/
bool NWK_GroupIsMember(uint16_t group)
{
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    1f24:	89 81       	ldd	r24, Y+1	; 0x01
    1f26:	8f 5f       	subi	r24, 0xFF	; 255
    1f28:	89 83       	std	Y+1, r24	; 0x01
    1f2a:	89 81       	ldd	r24, Y+1	; 0x01
    1f2c:	83 30       	cpi	r24, 0x03	; 3
    1f2e:	48 f3       	brcs	.-46     	; 0x1f02 <NWK_GroupIsMember+0x14>
		if (group == nwkGroups[i]) {
			return true;
		}
	}
	return false;
    1f30:	80 e0       	ldi	r24, 0x00	; 0
}
    1f32:	0f 90       	pop	r0
    1f34:	0f 90       	pop	r0
    1f36:	0f 90       	pop	r0
    1f38:	df 91       	pop	r29
    1f3a:	cf 91       	pop	r28
    1f3c:	08 95       	ret

00001f3e <nwkGroupSwitch>:
*  @param[in] from Source group ID
*  @param[in] to   Destination group ID
*  @return @c true if @a from entry was found and @c false otherwise
*****************************************************************************/
static bool nwkGroupSwitch(uint16_t from, uint16_t to)
{
    1f3e:	cf 93       	push	r28
    1f40:	df 93       	push	r29
    1f42:	00 d0       	rcall	.+0      	; 0x1f44 <nwkGroupSwitch+0x6>
    1f44:	00 d0       	rcall	.+0      	; 0x1f46 <nwkGroupSwitch+0x8>
    1f46:	1f 92       	push	r1
    1f48:	cd b7       	in	r28, 0x3d	; 61
    1f4a:	de b7       	in	r29, 0x3e	; 62
    1f4c:	9b 83       	std	Y+3, r25	; 0x03
    1f4e:	8a 83       	std	Y+2, r24	; 0x02
    1f50:	7d 83       	std	Y+5, r23	; 0x05
    1f52:	6c 83       	std	Y+4, r22	; 0x04
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    1f54:	19 82       	std	Y+1, r1	; 0x01
    1f56:	20 c0       	rjmp	.+64     	; 0x1f98 <nwkGroupSwitch+0x5a>
		if (from == nwkGroups[i]) {
    1f58:	89 81       	ldd	r24, Y+1	; 0x01
    1f5a:	88 2f       	mov	r24, r24
    1f5c:	90 e0       	ldi	r25, 0x00	; 0
    1f5e:	88 0f       	add	r24, r24
    1f60:	99 1f       	adc	r25, r25
    1f62:	8c 50       	subi	r24, 0x0C	; 12
    1f64:	92 4f       	sbci	r25, 0xF2	; 242
    1f66:	fc 01       	movw	r30, r24
    1f68:	20 81       	ld	r18, Z
    1f6a:	31 81       	ldd	r19, Z+1	; 0x01
    1f6c:	8a 81       	ldd	r24, Y+2	; 0x02
    1f6e:	9b 81       	ldd	r25, Y+3	; 0x03
    1f70:	28 17       	cp	r18, r24
    1f72:	39 07       	cpc	r19, r25
    1f74:	71 f4       	brne	.+28     	; 0x1f92 <nwkGroupSwitch+0x54>
			nwkGroups[i] = to;
    1f76:	89 81       	ldd	r24, Y+1	; 0x01
    1f78:	88 2f       	mov	r24, r24
    1f7a:	90 e0       	ldi	r25, 0x00	; 0
    1f7c:	88 0f       	add	r24, r24
    1f7e:	99 1f       	adc	r25, r25
    1f80:	8c 50       	subi	r24, 0x0C	; 12
    1f82:	92 4f       	sbci	r25, 0xF2	; 242
    1f84:	2c 81       	ldd	r18, Y+4	; 0x04
    1f86:	3d 81       	ldd	r19, Y+5	; 0x05
    1f88:	fc 01       	movw	r30, r24
    1f8a:	31 83       	std	Z+1, r19	; 0x01
    1f8c:	20 83       	st	Z, r18
			return true;
    1f8e:	81 e0       	ldi	r24, 0x01	; 1
    1f90:	07 c0       	rjmp	.+14     	; 0x1fa0 <nwkGroupSwitch+0x62>
*  @param[in] to   Destination group ID
*  @return @c true if @a from entry was found and @c false otherwise
*****************************************************************************/
static bool nwkGroupSwitch(uint16_t from, uint16_t to)
{
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    1f92:	89 81       	ldd	r24, Y+1	; 0x01
    1f94:	8f 5f       	subi	r24, 0xFF	; 255
    1f96:	89 83       	std	Y+1, r24	; 0x01
    1f98:	89 81       	ldd	r24, Y+1	; 0x01
    1f9a:	83 30       	cpi	r24, 0x03	; 3
    1f9c:	e8 f2       	brcs	.-70     	; 0x1f58 <nwkGroupSwitch+0x1a>
		if (from == nwkGroups[i]) {
			nwkGroups[i] = to;
			return true;
		}
	}
	return false;
    1f9e:	80 e0       	ldi	r24, 0x00	; 0
}
    1fa0:	0f 90       	pop	r0
    1fa2:	0f 90       	pop	r0
    1fa4:	0f 90       	pop	r0
    1fa6:	0f 90       	pop	r0
    1fa8:	0f 90       	pop	r0
    1faa:	df 91       	pop	r29
    1fac:	cf 91       	pop	r28
    1fae:	08 95       	ret

00001fb0 <nwkFramePayloadSize>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
static inline uint8_t nwkFramePayloadSize(NwkFrame_t *frame)
{
    1fb0:	cf 93       	push	r28
    1fb2:	df 93       	push	r29
    1fb4:	00 d0       	rcall	.+0      	; 0x1fb6 <nwkFramePayloadSize+0x6>
    1fb6:	cd b7       	in	r28, 0x3d	; 61
    1fb8:	de b7       	in	r29, 0x3e	; 62
    1fba:	9a 83       	std	Y+2, r25	; 0x02
    1fbc:	89 83       	std	Y+1, r24	; 0x01
	return frame->size - (frame->payload - frame->data);
    1fbe:	89 81       	ldd	r24, Y+1	; 0x01
    1fc0:	9a 81       	ldd	r25, Y+2	; 0x02
    1fc2:	fc 01       	movw	r30, r24
    1fc4:	41 81       	ldd	r20, Z+1	; 0x01
    1fc6:	89 81       	ldd	r24, Y+1	; 0x01
    1fc8:	9a 81       	ldd	r25, Y+2	; 0x02
    1fca:	8f 57       	subi	r24, 0x7F	; 127
    1fcc:	9f 4f       	sbci	r25, 0xFF	; 255
    1fce:	fc 01       	movw	r30, r24
    1fd0:	80 81       	ld	r24, Z
    1fd2:	91 81       	ldd	r25, Z+1	; 0x01
    1fd4:	9c 01       	movw	r18, r24
    1fd6:	89 81       	ldd	r24, Y+1	; 0x01
    1fd8:	9a 81       	ldd	r25, Y+2	; 0x02
    1fda:	02 96       	adiw	r24, 0x02	; 2
    1fdc:	b9 01       	movw	r22, r18
    1fde:	68 1b       	sub	r22, r24
    1fe0:	79 0b       	sbc	r23, r25
    1fe2:	cb 01       	movw	r24, r22
    1fe4:	74 2f       	mov	r23, r20
    1fe6:	78 1b       	sub	r23, r24
    1fe8:	87 2f       	mov	r24, r23
}
    1fea:	0f 90       	pop	r0
    1fec:	0f 90       	pop	r0
    1fee:	df 91       	pop	r29
    1ff0:	cf 91       	pop	r28
    1ff2:	08 95       	ret

00001ff4 <nwkRxInit>:

/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
    1ff4:	cf 93       	push	r28
    1ff6:	df 93       	push	r29
    1ff8:	1f 92       	push	r1
    1ffa:	cd b7       	in	r28, 0x3d	; 61
    1ffc:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    1ffe:	19 82       	std	Y+1, r1	; 0x01
    2000:	11 c0       	rjmp	.+34     	; 0x2024 <nwkRxInit+0x30>
		nwkRxDuplicateRejectionTable[i].ttl = 0;
    2002:	89 81       	ldd	r24, Y+1	; 0x01
    2004:	28 2f       	mov	r18, r24
    2006:	30 e0       	ldi	r19, 0x00	; 0
    2008:	c9 01       	movw	r24, r18
    200a:	88 0f       	add	r24, r24
    200c:	99 1f       	adc	r25, r25
    200e:	88 0f       	add	r24, r24
    2010:	99 1f       	adc	r25, r25
    2012:	82 0f       	add	r24, r18
    2014:	93 1f       	adc	r25, r19
    2016:	82 50       	subi	r24, 0x02	; 2
    2018:	92 4f       	sbci	r25, 0xF2	; 242
    201a:	fc 01       	movw	r30, r24
    201c:	10 82       	st	Z, r1
/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    201e:	89 81       	ldd	r24, Y+1	; 0x01
    2020:	8f 5f       	subi	r24, 0xFF	; 255
    2022:	89 83       	std	Y+1, r24	; 0x01
    2024:	89 81       	ldd	r24, Y+1	; 0x01
    2026:	82 33       	cpi	r24, 0x32	; 50
    2028:	60 f3       	brcs	.-40     	; 0x2002 <nwkRxInit+0xe>
		nwkRxDuplicateRejectionTable[i].ttl = 0;
	}

	nwkRxDuplicateRejectionTimer.interval
		= NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    202a:	84 e6       	ldi	r24, 0x64	; 100
    202c:	90 e0       	ldi	r25, 0x00	; 0
    202e:	a0 e0       	ldi	r26, 0x00	; 0
    2030:	b0 e0       	ldi	r27, 0x00	; 0
    2032:	80 93 fb 0e 	sts	0x0EFB, r24	; 0x800efb <nwkRxDuplicateRejectionTimer+0x6>
    2036:	90 93 fc 0e 	sts	0x0EFC, r25	; 0x800efc <nwkRxDuplicateRejectionTimer+0x7>
    203a:	a0 93 fd 0e 	sts	0x0EFD, r26	; 0x800efd <nwkRxDuplicateRejectionTimer+0x8>
    203e:	b0 93 fe 0e 	sts	0x0EFE, r27	; 0x800efe <nwkRxDuplicateRejectionTimer+0x9>
	nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    2042:	10 92 ff 0e 	sts	0x0EFF, r1	; 0x800eff <nwkRxDuplicateRejectionTimer+0xa>
	nwkRxDuplicateRejectionTimer.handler
		= nwkRxDuplicateRejectionTimerHandler;
    2046:	82 e0       	ldi	r24, 0x02	; 2
    2048:	92 e1       	ldi	r25, 0x12	; 18
    204a:	90 93 01 0f 	sts	0x0F01, r25	; 0x800f01 <nwkRxDuplicateRejectionTimer+0xc>
    204e:	80 93 00 0f 	sts	0x0F00, r24	; 0x800f00 <nwkRxDuplicateRejectionTimer+0xb>

	NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    2052:	63 e2       	ldi	r22, 0x23	; 35
    2054:	73 e1       	ldi	r23, 0x13	; 19
    2056:	80 e0       	ldi	r24, 0x00	; 0
    2058:	0e 94 8c 08 	call	0x1118	; 0x1118 <NWK_OpenEndpoint>
}
    205c:	00 00       	nop
    205e:	0f 90       	pop	r0
    2060:	df 91       	pop	r29
    2062:	cf 91       	pop	r28
    2064:	08 95       	ret

00002066 <PHY_DataInd>:

/*************************************************************************//**
*****************************************************************************/
void __attribute__((weak)) PHY_DataInd(PHY_DataInd_t *ind)
{
    2066:	cf 93       	push	r28
    2068:	df 93       	push	r29
    206a:	00 d0       	rcall	.+0      	; 0x206c <PHY_DataInd+0x6>
    206c:	00 d0       	rcall	.+0      	; 0x206e <PHY_DataInd+0x8>
    206e:	cd b7       	in	r28, 0x3d	; 61
    2070:	de b7       	in	r29, 0x3e	; 62
    2072:	9c 83       	std	Y+4, r25	; 0x04
    2074:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrame_t *frame;
	/* implementar contador */
	if(ind->size > 50)
    2076:	8b 81       	ldd	r24, Y+3	; 0x03
    2078:	9c 81       	ldd	r25, Y+4	; 0x04
    207a:	fc 01       	movw	r30, r24
    207c:	82 81       	ldd	r24, Z+2	; 0x02
    207e:	83 33       	cpi	r24, 0x33	; 51
    2080:	08 f0       	brcs	.+2      	; 0x2084 <PHY_DataInd+0x1e>
    2082:	17 c1       	rjmp	.+558    	; 0x22b2 <PHY_DataInd+0x24c>
// 		{
// 			printf("%hhx ", ind->data[i]);
// 
//   		}

	if(0x0c == ind->data[0])
    2084:	8b 81       	ldd	r24, Y+3	; 0x03
    2086:	9c 81       	ldd	r25, Y+4	; 0x04
    2088:	fc 01       	movw	r30, r24
    208a:	80 81       	ld	r24, Z
    208c:	91 81       	ldd	r25, Z+1	; 0x01
    208e:	fc 01       	movw	r30, r24
    2090:	80 81       	ld	r24, Z
    2092:	8c 30       	cpi	r24, 0x0C	; 12
    2094:	41 f4       	brne	.+16     	; 0x20a6 <PHY_DataInd+0x40>
	{
		if(ind->size < sizeof(NwkFrameBeaconHeaderLLDN_t))
    2096:	8b 81       	ldd	r24, Y+3	; 0x03
    2098:	9c 81       	ldd	r25, Y+4	; 0x04
    209a:	fc 01       	movw	r30, r24
    209c:	82 81       	ldd	r24, Z+2	; 0x02
    209e:	88 30       	cpi	r24, 0x08	; 8
    20a0:	08 f0       	brcs	.+2      	; 0x20a4 <PHY_DataInd+0x3e>
    20a2:	64 c0       	rjmp	.+200    	; 0x216c <PHY_DataInd+0x106>
		{
			return;
    20a4:	13 c1       	rjmp	.+550    	; 0x22cc <PHY_DataInd+0x266>
		}
	}
	// check frame control for a LL-MAC Command frame
	else if(0xcc == ind->data[0] || 0x8c == ind->data[0] || 0x4c == ind->data[0])
    20a6:	8b 81       	ldd	r24, Y+3	; 0x03
    20a8:	9c 81       	ldd	r25, Y+4	; 0x04
    20aa:	fc 01       	movw	r30, r24
    20ac:	80 81       	ld	r24, Z
    20ae:	91 81       	ldd	r25, Z+1	; 0x01
    20b0:	fc 01       	movw	r30, r24
    20b2:	80 81       	ld	r24, Z
    20b4:	8c 3c       	cpi	r24, 0xCC	; 204
    20b6:	91 f0       	breq	.+36     	; 0x20dc <PHY_DataInd+0x76>
    20b8:	8b 81       	ldd	r24, Y+3	; 0x03
    20ba:	9c 81       	ldd	r25, Y+4	; 0x04
    20bc:	fc 01       	movw	r30, r24
    20be:	80 81       	ld	r24, Z
    20c0:	91 81       	ldd	r25, Z+1	; 0x01
    20c2:	fc 01       	movw	r30, r24
    20c4:	80 81       	ld	r24, Z
    20c6:	8c 38       	cpi	r24, 0x8C	; 140
    20c8:	49 f0       	breq	.+18     	; 0x20dc <PHY_DataInd+0x76>
    20ca:	8b 81       	ldd	r24, Y+3	; 0x03
    20cc:	9c 81       	ldd	r25, Y+4	; 0x04
    20ce:	fc 01       	movw	r30, r24
    20d0:	80 81       	ld	r24, Z
    20d2:	91 81       	ldd	r25, Z+1	; 0x01
    20d4:	fc 01       	movw	r30, r24
    20d6:	80 81       	ld	r24, Z
    20d8:	8c 34       	cpi	r24, 0x4C	; 76
    20da:	41 f4       	brne	.+16     	; 0x20ec <PHY_DataInd+0x86>
	{
		if(ind->size < sizeof(NwkFrameGeneralHeaderLLDN_t))
    20dc:	8b 81       	ldd	r24, Y+3	; 0x03
    20de:	9c 81       	ldd	r25, Y+4	; 0x04
    20e0:	fc 01       	movw	r30, r24
    20e2:	82 81       	ldd	r24, Z+2	; 0x02
    20e4:	83 30       	cpi	r24, 0x03	; 3
    20e6:	08 f0       	brcs	.+2      	; 0x20ea <PHY_DataInd+0x84>
    20e8:	41 c0       	rjmp	.+130    	; 0x216c <PHY_DataInd+0x106>
		{
			return;
    20ea:	f0 c0       	rjmp	.+480    	; 0x22cc <PHY_DataInd+0x266>
		}
	}
	else if(0x88 == ind->data[1])
    20ec:	8b 81       	ldd	r24, Y+3	; 0x03
    20ee:	9c 81       	ldd	r25, Y+4	; 0x04
    20f0:	fc 01       	movw	r30, r24
    20f2:	80 81       	ld	r24, Z
    20f4:	91 81       	ldd	r25, Z+1	; 0x01
    20f6:	01 96       	adiw	r24, 0x01	; 1
    20f8:	fc 01       	movw	r30, r24
    20fa:	80 81       	ld	r24, Z
    20fc:	88 38       	cpi	r24, 0x88	; 136
    20fe:	d1 f4       	brne	.+52     	; 0x2134 <PHY_DataInd+0xce>
	{
		if((0x61 != ind->data[0] && 0x41 != ind->data[0]) || ind->size < sizeof(NwkFrameHeader_t))
    2100:	8b 81       	ldd	r24, Y+3	; 0x03
    2102:	9c 81       	ldd	r25, Y+4	; 0x04
    2104:	fc 01       	movw	r30, r24
    2106:	80 81       	ld	r24, Z
    2108:	91 81       	ldd	r25, Z+1	; 0x01
    210a:	fc 01       	movw	r30, r24
    210c:	80 81       	ld	r24, Z
    210e:	81 36       	cpi	r24, 0x61	; 97
    2110:	51 f0       	breq	.+20     	; 0x2126 <PHY_DataInd+0xc0>
    2112:	8b 81       	ldd	r24, Y+3	; 0x03
    2114:	9c 81       	ldd	r25, Y+4	; 0x04
    2116:	fc 01       	movw	r30, r24
    2118:	80 81       	ld	r24, Z
    211a:	91 81       	ldd	r25, Z+1	; 0x01
    211c:	fc 01       	movw	r30, r24
    211e:	80 81       	ld	r24, Z
    2120:	81 34       	cpi	r24, 0x41	; 65
    2122:	09 f0       	breq	.+2      	; 0x2126 <PHY_DataInd+0xc0>
    2124:	c8 c0       	rjmp	.+400    	; 0x22b6 <PHY_DataInd+0x250>
    2126:	8b 81       	ldd	r24, Y+3	; 0x03
    2128:	9c 81       	ldd	r25, Y+4	; 0x04
    212a:	fc 01       	movw	r30, r24
    212c:	82 81       	ldd	r24, Z+2	; 0x02
    212e:	80 31       	cpi	r24, 0x10	; 16
    2130:	e8 f4       	brcc	.+58     	; 0x216c <PHY_DataInd+0x106>
		{
			return;
    2132:	c1 c0       	rjmp	.+386    	; 0x22b6 <PHY_DataInd+0x250>
		}
	}
	else if(0x80 == ind->data[1])
    2134:	8b 81       	ldd	r24, Y+3	; 0x03
    2136:	9c 81       	ldd	r25, Y+4	; 0x04
    2138:	fc 01       	movw	r30, r24
    213a:	80 81       	ld	r24, Z
    213c:	91 81       	ldd	r25, Z+1	; 0x01
    213e:	01 96       	adiw	r24, 0x01	; 1
    2140:	fc 01       	movw	r30, r24
    2142:	80 81       	ld	r24, Z
    2144:	80 38       	cpi	r24, 0x80	; 128
    2146:	09 f0       	breq	.+2      	; 0x214a <PHY_DataInd+0xe4>
    2148:	b8 c0       	rjmp	.+368    	; 0x22ba <PHY_DataInd+0x254>
	{
		if((0x00 != ind->data[0]) || ind->size < (sizeof(NwkFrameBeaconHeader_t)))
    214a:	8b 81       	ldd	r24, Y+3	; 0x03
    214c:	9c 81       	ldd	r25, Y+4	; 0x04
    214e:	fc 01       	movw	r30, r24
    2150:	80 81       	ld	r24, Z
    2152:	91 81       	ldd	r25, Z+1	; 0x01
    2154:	fc 01       	movw	r30, r24
    2156:	80 81       	ld	r24, Z
    2158:	88 23       	and	r24, r24
    215a:	09 f0       	breq	.+2      	; 0x215e <PHY_DataInd+0xf8>
    215c:	b0 c0       	rjmp	.+352    	; 0x22be <PHY_DataInd+0x258>
    215e:	8b 81       	ldd	r24, Y+3	; 0x03
    2160:	9c 81       	ldd	r25, Y+4	; 0x04
    2162:	fc 01       	movw	r30, r24
    2164:	82 81       	ldd	r24, Z+2	; 0x02
    2166:	8b 30       	cpi	r24, 0x0B	; 11
    2168:	08 f4       	brcc	.+2      	; 0x216c <PHY_DataInd+0x106>
    216a:	a9 c0       	rjmp	.+338    	; 0x22be <PHY_DataInd+0x258>
	else
	{
		return;
	}

	if(ind->data[1] == 0x88 || ind->data[1] == 0x80)
    216c:	8b 81       	ldd	r24, Y+3	; 0x03
    216e:	9c 81       	ldd	r25, Y+4	; 0x04
    2170:	fc 01       	movw	r30, r24
    2172:	80 81       	ld	r24, Z
    2174:	91 81       	ldd	r25, Z+1	; 0x01
    2176:	01 96       	adiw	r24, 0x01	; 1
    2178:	fc 01       	movw	r30, r24
    217a:	80 81       	ld	r24, Z
    217c:	88 38       	cpi	r24, 0x88	; 136
    217e:	51 f0       	breq	.+20     	; 0x2194 <PHY_DataInd+0x12e>
    2180:	8b 81       	ldd	r24, Y+3	; 0x03
    2182:	9c 81       	ldd	r25, Y+4	; 0x04
    2184:	fc 01       	movw	r30, r24
    2186:	80 81       	ld	r24, Z
    2188:	91 81       	ldd	r25, Z+1	; 0x01
    218a:	01 96       	adiw	r24, 0x01	; 1
    218c:	fc 01       	movw	r30, r24
    218e:	80 81       	ld	r24, Z
    2190:	80 38       	cpi	r24, 0x80	; 128
    2192:	d9 f4       	brne	.+54     	; 0x21ca <PHY_DataInd+0x164>
	{
		if (NULL == (frame = nwkFrameAlloc())) {
    2194:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <nwkFrameAlloc>
    2198:	9a 83       	std	Y+2, r25	; 0x02
    219a:	89 83       	std	Y+1, r24	; 0x01
    219c:	89 81       	ldd	r24, Y+1	; 0x01
    219e:	9a 81       	ldd	r25, Y+2	; 0x02
    21a0:	89 2b       	or	r24, r25
    21a2:	09 f4       	brne	.+2      	; 0x21a6 <PHY_DataInd+0x140>
    21a4:	8e c0       	rjmp	.+284    	; 0x22c2 <PHY_DataInd+0x25c>
			return;
		}
		// if frame received is NwkFrameHeader change state to Receveid
		// if frame receveid is a 802.15.4 beacon change state to Beacon
		frame->state = ((0x88 == ind->data[1]) ? NWK_RX_STATE_RECEIVED : NWK_RX_STATE_BEACON);
    21a6:	8b 81       	ldd	r24, Y+3	; 0x03
    21a8:	9c 81       	ldd	r25, Y+4	; 0x04
    21aa:	fc 01       	movw	r30, r24
    21ac:	80 81       	ld	r24, Z
    21ae:	91 81       	ldd	r25, Z+1	; 0x01
    21b0:	01 96       	adiw	r24, 0x01	; 1
    21b2:	fc 01       	movw	r30, r24
    21b4:	80 81       	ld	r24, Z
    21b6:	88 38       	cpi	r24, 0x88	; 136
    21b8:	11 f4       	brne	.+4      	; 0x21be <PHY_DataInd+0x158>
    21ba:	20 e2       	ldi	r18, 0x20	; 32
    21bc:	01 c0       	rjmp	.+2      	; 0x21c0 <PHY_DataInd+0x15a>
    21be:	25 e2       	ldi	r18, 0x25	; 37
    21c0:	89 81       	ldd	r24, Y+1	; 0x01
    21c2:	9a 81       	ldd	r25, Y+2	; 0x02
    21c4:	fc 01       	movw	r30, r24
    21c6:	20 83       	st	Z, r18
    21c8:	46 c0       	rjmp	.+140    	; 0x2256 <PHY_DataInd+0x1f0>
	}
	// allocate frame buffer according to received frame
	else if(ind->data[0] == 0x0c)
    21ca:	8b 81       	ldd	r24, Y+3	; 0x03
    21cc:	9c 81       	ldd	r25, Y+4	; 0x04
    21ce:	fc 01       	movw	r30, r24
    21d0:	80 81       	ld	r24, Z
    21d2:	91 81       	ldd	r25, Z+1	; 0x01
    21d4:	fc 01       	movw	r30, r24
    21d6:	80 81       	ld	r24, Z
    21d8:	8c 30       	cpi	r24, 0x0C	; 12
    21da:	81 f4       	brne	.+32     	; 0x21fc <PHY_DataInd+0x196>
	{
		// allocates a LL-Beacon frame
		if (NULL == (frame = nwkFrameAlloc_LLDN(true))){
    21dc:	81 e0       	ldi	r24, 0x01	; 1
    21de:	0e 94 29 0e 	call	0x1c52	; 0x1c52 <nwkFrameAlloc_LLDN>
    21e2:	9a 83       	std	Y+2, r25	; 0x02
    21e4:	89 83       	std	Y+1, r24	; 0x01
    21e6:	89 81       	ldd	r24, Y+1	; 0x01
    21e8:	9a 81       	ldd	r25, Y+2	; 0x02
    21ea:	89 2b       	or	r24, r25
    21ec:	09 f4       	brne	.+2      	; 0x21f0 <PHY_DataInd+0x18a>
    21ee:	6b c0       	rjmp	.+214    	; 0x22c6 <PHY_DataInd+0x260>
			return;
		}
		// if frame receveid is LL-Beacon change state to LLBEACON
		frame->state = NWK_RX_STATE_LLBEACON;
    21f0:	89 81       	ldd	r24, Y+1	; 0x01
    21f2:	9a 81       	ldd	r25, Y+2	; 0x02
    21f4:	26 e2       	ldi	r18, 0x26	; 38
    21f6:	fc 01       	movw	r30, r24
    21f8:	20 83       	st	Z, r18
    21fa:	2d c0       	rjmp	.+90     	; 0x2256 <PHY_DataInd+0x1f0>
	}
	else
	{
		// allocates a LL-MAC command or LL-Data frame
		if (NULL == (frame = nwkFrameAlloc_LLDN(false))){
    21fc:	80 e0       	ldi	r24, 0x00	; 0
    21fe:	0e 94 29 0e 	call	0x1c52	; 0x1c52 <nwkFrameAlloc_LLDN>
    2202:	9a 83       	std	Y+2, r25	; 0x02
    2204:	89 83       	std	Y+1, r24	; 0x01
    2206:	89 81       	ldd	r24, Y+1	; 0x01
    2208:	9a 81       	ldd	r25, Y+2	; 0x02
    220a:	89 2b       	or	r24, r25
    220c:	09 f4       	brne	.+2      	; 0x2210 <PHY_DataInd+0x1aa>
    220e:	5d c0       	rjmp	.+186    	; 0x22ca <PHY_DataInd+0x264>
			return;
		}
		// if frame receveid is LL-AckFrame change state to LLACKFRAME
		// if frame receveid is LL-MACComand change state to LLCOMMAND
		if(ind->data[0] == 0x8c) 
    2210:	8b 81       	ldd	r24, Y+3	; 0x03
    2212:	9c 81       	ldd	r25, Y+4	; 0x04
    2214:	fc 01       	movw	r30, r24
    2216:	80 81       	ld	r24, Z
    2218:	91 81       	ldd	r25, Z+1	; 0x01
    221a:	fc 01       	movw	r30, r24
    221c:	80 81       	ld	r24, Z
    221e:	8c 38       	cpi	r24, 0x8C	; 140
    2220:	31 f4       	brne	.+12     	; 0x222e <PHY_DataInd+0x1c8>
			frame->state = NWK_RX_STATE_LLACKFRAME;
    2222:	89 81       	ldd	r24, Y+1	; 0x01
    2224:	9a 81       	ldd	r25, Y+2	; 0x02
    2226:	28 e2       	ldi	r18, 0x28	; 40
    2228:	fc 01       	movw	r30, r24
    222a:	20 83       	st	Z, r18
    222c:	14 c0       	rjmp	.+40     	; 0x2256 <PHY_DataInd+0x1f0>
		else if(ind->data[0] == 0xcc)
    222e:	8b 81       	ldd	r24, Y+3	; 0x03
    2230:	9c 81       	ldd	r25, Y+4	; 0x04
    2232:	fc 01       	movw	r30, r24
    2234:	80 81       	ld	r24, Z
    2236:	91 81       	ldd	r25, Z+1	; 0x01
    2238:	fc 01       	movw	r30, r24
    223a:	80 81       	ld	r24, Z
    223c:	8c 3c       	cpi	r24, 0xCC	; 204
    223e:	31 f4       	brne	.+12     	; 0x224c <PHY_DataInd+0x1e6>
			frame->state = NWK_RX_STATE_LLCOMMAND;
    2240:	89 81       	ldd	r24, Y+1	; 0x01
    2242:	9a 81       	ldd	r25, Y+2	; 0x02
    2244:	27 e2       	ldi	r18, 0x27	; 39
    2246:	fc 01       	movw	r30, r24
    2248:	20 83       	st	Z, r18
    224a:	05 c0       	rjmp	.+10     	; 0x2256 <PHY_DataInd+0x1f0>
		else
			frame->state = NWK_RX_STATE_LLDATA;	
    224c:	89 81       	ldd	r24, Y+1	; 0x01
    224e:	9a 81       	ldd	r25, Y+2	; 0x02
    2250:	29 e2       	ldi	r18, 0x29	; 41
    2252:	fc 01       	movw	r30, r24
    2254:	20 83       	st	Z, r18
	}

	frame->size = ind->size;
    2256:	8b 81       	ldd	r24, Y+3	; 0x03
    2258:	9c 81       	ldd	r25, Y+4	; 0x04
    225a:	fc 01       	movw	r30, r24
    225c:	22 81       	ldd	r18, Z+2	; 0x02
    225e:	89 81       	ldd	r24, Y+1	; 0x01
    2260:	9a 81       	ldd	r25, Y+2	; 0x02
    2262:	fc 01       	movw	r30, r24
    2264:	21 83       	std	Z+1, r18	; 0x01
// 	printf("\nframe->size = %hhx", frame->size);
	frame->rx.lqi = ind->lqi;
    2266:	8b 81       	ldd	r24, Y+3	; 0x03
    2268:	9c 81       	ldd	r25, Y+4	; 0x04
    226a:	fc 01       	movw	r30, r24
    226c:	23 81       	ldd	r18, Z+3	; 0x03
    226e:	89 81       	ldd	r24, Y+1	; 0x01
    2270:	9a 81       	ldd	r25, Y+2	; 0x02
    2272:	8d 57       	subi	r24, 0x7D	; 125
    2274:	9f 4f       	sbci	r25, 0xFF	; 255
    2276:	fc 01       	movw	r30, r24
    2278:	20 83       	st	Z, r18
	frame->rx.rssi = ind->rssi;
    227a:	8b 81       	ldd	r24, Y+3	; 0x03
    227c:	9c 81       	ldd	r25, Y+4	; 0x04
    227e:	fc 01       	movw	r30, r24
    2280:	24 81       	ldd	r18, Z+4	; 0x04
    2282:	89 81       	ldd	r24, Y+1	; 0x01
    2284:	9a 81       	ldd	r25, Y+2	; 0x02
    2286:	8c 57       	subi	r24, 0x7C	; 124
    2288:	9f 4f       	sbci	r25, 0xFF	; 255
    228a:	fc 01       	movw	r30, r24
    228c:	20 83       	st	Z, r18
	memcpy(frame->data, ind->data, ind->size);
    228e:	8b 81       	ldd	r24, Y+3	; 0x03
    2290:	9c 81       	ldd	r25, Y+4	; 0x04
    2292:	fc 01       	movw	r30, r24
    2294:	82 81       	ldd	r24, Z+2	; 0x02
    2296:	48 2f       	mov	r20, r24
    2298:	50 e0       	ldi	r21, 0x00	; 0
    229a:	8b 81       	ldd	r24, Y+3	; 0x03
    229c:	9c 81       	ldd	r25, Y+4	; 0x04
    229e:	fc 01       	movw	r30, r24
    22a0:	20 81       	ld	r18, Z
    22a2:	31 81       	ldd	r19, Z+1	; 0x01
    22a4:	89 81       	ldd	r24, Y+1	; 0x01
    22a6:	9a 81       	ldd	r25, Y+2	; 0x02
    22a8:	02 96       	adiw	r24, 0x02	; 2
    22aa:	b9 01       	movw	r22, r18
    22ac:	0e 94 d1 4a 	call	0x95a2	; 0x95a2 <memcpy>
    22b0:	0d c0       	rjmp	.+26     	; 0x22cc <PHY_DataInd+0x266>
void __attribute__((weak)) PHY_DataInd(PHY_DataInd_t *ind)
{
	NwkFrame_t *frame;
	/* implementar contador */
	if(ind->size > 50)
		return false;
    22b2:	00 00       	nop
    22b4:	0b c0       	rjmp	.+22     	; 0x22cc <PHY_DataInd+0x266>
	}
	else if(0x88 == ind->data[1])
	{
		if((0x61 != ind->data[0] && 0x41 != ind->data[0]) || ind->size < sizeof(NwkFrameHeader_t))
		{
			return;
    22b6:	00 00       	nop
    22b8:	09 c0       	rjmp	.+18     	; 0x22cc <PHY_DataInd+0x266>
			return;
		}
	}
	else
	{
		return;
    22ba:	00 00       	nop
    22bc:	07 c0       	rjmp	.+14     	; 0x22cc <PHY_DataInd+0x266>
	}
	else if(0x80 == ind->data[1])
	{
		if((0x00 != ind->data[0]) || ind->size < (sizeof(NwkFrameBeaconHeader_t)))
		{
			return;
    22be:	00 00       	nop
    22c0:	05 c0       	rjmp	.+10     	; 0x22cc <PHY_DataInd+0x266>
	}

	if(ind->data[1] == 0x88 || ind->data[1] == 0x80)
	{
		if (NULL == (frame = nwkFrameAlloc())) {
			return;
    22c2:	00 00       	nop
    22c4:	03 c0       	rjmp	.+6      	; 0x22cc <PHY_DataInd+0x266>
	// allocate frame buffer according to received frame
	else if(ind->data[0] == 0x0c)
	{
		// allocates a LL-Beacon frame
		if (NULL == (frame = nwkFrameAlloc_LLDN(true))){
			return;
    22c6:	00 00       	nop
    22c8:	01 c0       	rjmp	.+2      	; 0x22cc <PHY_DataInd+0x266>
	}
	else
	{
		// allocates a LL-MAC command or LL-Data frame
		if (NULL == (frame = nwkFrameAlloc_LLDN(false))){
			return;
    22ca:	00 00       	nop
	frame->rx.lqi = ind->lqi;
	frame->rx.rssi = ind->rssi;
	memcpy(frame->data, ind->data, ind->size);
// 	printf("\nframe->payload[2] = %hhx", frame->payload[2]);

}
    22cc:	0f 90       	pop	r0
    22ce:	0f 90       	pop	r0
    22d0:	0f 90       	pop	r0
    22d2:	0f 90       	pop	r0
    22d4:	df 91       	pop	r29
    22d6:	cf 91       	pop	r28
    22d8:	08 95       	ret

000022da <nwkRxSendAck>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRxSendAck(NwkFrame_t *frame)
{
    22da:	cf 93       	push	r28
    22dc:	df 93       	push	r29
    22de:	00 d0       	rcall	.+0      	; 0x22e0 <nwkRxSendAck+0x6>
    22e0:	00 d0       	rcall	.+0      	; 0x22e2 <nwkRxSendAck+0x8>
    22e2:	00 d0       	rcall	.+0      	; 0x22e4 <nwkRxSendAck+0xa>
    22e4:	cd b7       	in	r28, 0x3d	; 61
    22e6:	de b7       	in	r29, 0x3e	; 62
    22e8:	9e 83       	std	Y+6, r25	; 0x06
    22ea:	8d 83       	std	Y+5, r24	; 0x05
	NwkFrame_t *ack;
	NwkCommandAck_t *command;

	if (NULL == (ack = nwkFrameAlloc())) {
    22ec:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <nwkFrameAlloc>
    22f0:	9a 83       	std	Y+2, r25	; 0x02
    22f2:	89 83       	std	Y+1, r24	; 0x01
    22f4:	89 81       	ldd	r24, Y+1	; 0x01
    22f6:	9a 81       	ldd	r25, Y+2	; 0x02
    22f8:	89 2b       	or	r24, r25
    22fa:	09 f4       	brne	.+2      	; 0x22fe <nwkRxSendAck+0x24>
    22fc:	6b c0       	rjmp	.+214    	; 0x23d4 <nwkRxSendAck+0xfa>
		return;
	}

	frame->size += sizeof(NwkFrameHeader_t);
    22fe:	8d 81       	ldd	r24, Y+5	; 0x05
    2300:	9e 81       	ldd	r25, Y+6	; 0x06
    2302:	fc 01       	movw	r30, r24
    2304:	81 81       	ldd	r24, Z+1	; 0x01
    2306:	20 e1       	ldi	r18, 0x10	; 16
    2308:	28 0f       	add	r18, r24
    230a:	8d 81       	ldd	r24, Y+5	; 0x05
    230c:	9e 81       	ldd	r25, Y+6	; 0x06
    230e:	fc 01       	movw	r30, r24
    2310:	21 83       	std	Z+1, r18	; 0x01
	frame->payload += sizeof(NwkFrameHeader_t);
    2312:	8d 81       	ldd	r24, Y+5	; 0x05
    2314:	9e 81       	ldd	r25, Y+6	; 0x06
    2316:	8f 57       	subi	r24, 0x7F	; 127
    2318:	9f 4f       	sbci	r25, 0xFF	; 255
    231a:	fc 01       	movw	r30, r24
    231c:	80 81       	ld	r24, Z
    231e:	91 81       	ldd	r25, Z+1	; 0x01
    2320:	9c 01       	movw	r18, r24
    2322:	20 5f       	subi	r18, 0xF0	; 240
    2324:	3f 4f       	sbci	r19, 0xFF	; 255
    2326:	8d 81       	ldd	r24, Y+5	; 0x05
    2328:	9e 81       	ldd	r25, Y+6	; 0x06
    232a:	8f 57       	subi	r24, 0x7F	; 127
    232c:	9f 4f       	sbci	r25, 0xFF	; 255
    232e:	fc 01       	movw	r30, r24
    2330:	31 83       	std	Z+1, r19	; 0x01
    2332:	20 83       	st	Z, r18

	nwkFrameCommandInit(ack);
    2334:	89 81       	ldd	r24, Y+1	; 0x01
    2336:	9a 81       	ldd	r25, Y+2	; 0x02
    2338:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <nwkFrameCommandInit>

	ack->size += sizeof(NwkCommandAck_t);
    233c:	89 81       	ldd	r24, Y+1	; 0x01
    233e:	9a 81       	ldd	r25, Y+2	; 0x02
    2340:	fc 01       	movw	r30, r24
    2342:	81 81       	ldd	r24, Z+1	; 0x01
    2344:	23 e0       	ldi	r18, 0x03	; 3
    2346:	28 0f       	add	r18, r24
    2348:	89 81       	ldd	r24, Y+1	; 0x01
    234a:	9a 81       	ldd	r25, Y+2	; 0x02
    234c:	fc 01       	movw	r30, r24
    234e:	21 83       	std	Z+1, r18	; 0x01
	ack->tx.confirm = NULL;
    2350:	89 81       	ldd	r24, Y+1	; 0x01
    2352:	9a 81       	ldd	r25, Y+2	; 0x02
    2354:	89 57       	subi	r24, 0x79	; 121
    2356:	9f 4f       	sbci	r25, 0xFF	; 255
    2358:	fc 01       	movw	r30, r24
    235a:	11 82       	std	Z+1, r1	; 0x01
    235c:	10 82       	st	Z, r1

	ack->header.nwkFcf.security = frame->header.nwkFcf.security;
    235e:	8d 81       	ldd	r24, Y+5	; 0x05
    2360:	9e 81       	ldd	r25, Y+6	; 0x06
    2362:	fc 01       	movw	r30, r24
    2364:	83 85       	ldd	r24, Z+11	; 0x0b
    2366:	81 fb       	bst	r24, 1
    2368:	22 27       	eor	r18, r18
    236a:	20 f9       	bld	r18, 0
    236c:	89 81       	ldd	r24, Y+1	; 0x01
    236e:	9a 81       	ldd	r25, Y+2	; 0x02
    2370:	21 70       	andi	r18, 0x01	; 1
    2372:	22 0f       	add	r18, r18
    2374:	fc 01       	movw	r30, r24
    2376:	33 85       	ldd	r19, Z+11	; 0x0b
    2378:	3d 7f       	andi	r19, 0xFD	; 253
    237a:	23 2b       	or	r18, r19
    237c:	fc 01       	movw	r30, r24
    237e:	23 87       	std	Z+11, r18	; 0x0b
	ack->header.nwkDstAddr = frame->header.nwkSrcAddr;
    2380:	8d 81       	ldd	r24, Y+5	; 0x05
    2382:	9e 81       	ldd	r25, Y+6	; 0x06
    2384:	fc 01       	movw	r30, r24
    2386:	25 85       	ldd	r18, Z+13	; 0x0d
    2388:	36 85       	ldd	r19, Z+14	; 0x0e
    238a:	89 81       	ldd	r24, Y+1	; 0x01
    238c:	9a 81       	ldd	r25, Y+2	; 0x02
    238e:	fc 01       	movw	r30, r24
    2390:	30 8b       	std	Z+16, r19	; 0x10
    2392:	27 87       	std	Z+15, r18	; 0x0f

	command = (NwkCommandAck_t *)ack->payload;
    2394:	89 81       	ldd	r24, Y+1	; 0x01
    2396:	9a 81       	ldd	r25, Y+2	; 0x02
    2398:	8f 57       	subi	r24, 0x7F	; 127
    239a:	9f 4f       	sbci	r25, 0xFF	; 255
    239c:	fc 01       	movw	r30, r24
    239e:	80 81       	ld	r24, Z
    23a0:	91 81       	ldd	r25, Z+1	; 0x01
    23a2:	9c 83       	std	Y+4, r25	; 0x04
    23a4:	8b 83       	std	Y+3, r24	; 0x03
	command->id = NWK_COMMAND_ACK;
    23a6:	8b 81       	ldd	r24, Y+3	; 0x03
    23a8:	9c 81       	ldd	r25, Y+4	; 0x04
    23aa:	fc 01       	movw	r30, r24
    23ac:	10 82       	st	Z, r1
	command->control = nwkRxAckControl;
    23ae:	20 91 f4 0e 	lds	r18, 0x0EF4	; 0x800ef4 <nwkRxAckControl>
    23b2:	8b 81       	ldd	r24, Y+3	; 0x03
    23b4:	9c 81       	ldd	r25, Y+4	; 0x04
    23b6:	fc 01       	movw	r30, r24
    23b8:	22 83       	std	Z+2, r18	; 0x02
	command->seq = frame->header.nwkSeq;
    23ba:	8d 81       	ldd	r24, Y+5	; 0x05
    23bc:	9e 81       	ldd	r25, Y+6	; 0x06
    23be:	fc 01       	movw	r30, r24
    23c0:	24 85       	ldd	r18, Z+12	; 0x0c
    23c2:	8b 81       	ldd	r24, Y+3	; 0x03
    23c4:	9c 81       	ldd	r25, Y+4	; 0x04
    23c6:	fc 01       	movw	r30, r24
    23c8:	21 83       	std	Z+1, r18	; 0x01

	nwkTxFrame(ack);
    23ca:	89 81       	ldd	r24, Y+1	; 0x01
    23cc:	9a 81       	ldd	r25, Y+2	; 0x02
    23ce:	0e 94 65 19 	call	0x32ca	; 0x32ca <nwkTxFrame>
    23d2:	01 c0       	rjmp	.+2      	; 0x23d6 <nwkRxSendAck+0xfc>
{
	NwkFrame_t *ack;
	NwkCommandAck_t *command;

	if (NULL == (ack = nwkFrameAlloc())) {
		return;
    23d4:	00 00       	nop
	command->id = NWK_COMMAND_ACK;
	command->control = nwkRxAckControl;
	command->seq = frame->header.nwkSeq;

	nwkTxFrame(ack);
}
    23d6:	26 96       	adiw	r28, 0x06	; 6
    23d8:	0f b6       	in	r0, 0x3f	; 63
    23da:	f8 94       	cli
    23dc:	de bf       	out	0x3e, r29	; 62
    23de:	0f be       	out	0x3f, r0	; 63
    23e0:	cd bf       	out	0x3d, r28	; 61
    23e2:	df 91       	pop	r29
    23e4:	cf 91       	pop	r28
    23e6:	08 95       	ret

000023e8 <NWK_SetAckControl>:

/*************************************************************************//**
*****************************************************************************/
void NWK_SetAckControl(uint8_t control)
{
    23e8:	cf 93       	push	r28
    23ea:	df 93       	push	r29
    23ec:	1f 92       	push	r1
    23ee:	cd b7       	in	r28, 0x3d	; 61
    23f0:	de b7       	in	r29, 0x3e	; 62
    23f2:	89 83       	std	Y+1, r24	; 0x01
	nwkRxAckControl = control;
    23f4:	89 81       	ldd	r24, Y+1	; 0x01
    23f6:	80 93 f4 0e 	sts	0x0EF4, r24	; 0x800ef4 <nwkRxAckControl>
}
    23fa:	00 00       	nop
    23fc:	0f 90       	pop	r0
    23fe:	df 91       	pop	r29
    2400:	cf 91       	pop	r28
    2402:	08 95       	ret

00002404 <nwkRxDuplicateRejectionTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
    2404:	cf 93       	push	r28
    2406:	df 93       	push	r29
    2408:	00 d0       	rcall	.+0      	; 0x240a <nwkRxDuplicateRejectionTimerHandler+0x6>
    240a:	00 d0       	rcall	.+0      	; 0x240c <nwkRxDuplicateRejectionTimerHandler+0x8>
    240c:	cd b7       	in	r28, 0x3d	; 61
    240e:	de b7       	in	r29, 0x3e	; 62
    2410:	9c 83       	std	Y+4, r25	; 0x04
    2412:	8b 83       	std	Y+3, r24	; 0x03
	bool restart = false;
    2414:	19 82       	std	Y+1, r1	; 0x01

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2416:	1a 82       	std	Y+2, r1	; 0x02
    2418:	30 c0       	rjmp	.+96     	; 0x247a <nwkRxDuplicateRejectionTimerHandler+0x76>
		if (nwkRxDuplicateRejectionTable[i].ttl) {
    241a:	8a 81       	ldd	r24, Y+2	; 0x02
    241c:	28 2f       	mov	r18, r24
    241e:	30 e0       	ldi	r19, 0x00	; 0
    2420:	c9 01       	movw	r24, r18
    2422:	88 0f       	add	r24, r24
    2424:	99 1f       	adc	r25, r25
    2426:	88 0f       	add	r24, r24
    2428:	99 1f       	adc	r25, r25
    242a:	82 0f       	add	r24, r18
    242c:	93 1f       	adc	r25, r19
    242e:	82 50       	subi	r24, 0x02	; 2
    2430:	92 4f       	sbci	r25, 0xF2	; 242
    2432:	fc 01       	movw	r30, r24
    2434:	80 81       	ld	r24, Z
    2436:	88 23       	and	r24, r24
    2438:	e9 f0       	breq	.+58     	; 0x2474 <nwkRxDuplicateRejectionTimerHandler+0x70>
			nwkRxDuplicateRejectionTable[i].ttl--;
    243a:	8a 81       	ldd	r24, Y+2	; 0x02
    243c:	28 2f       	mov	r18, r24
    243e:	30 e0       	ldi	r19, 0x00	; 0
    2440:	c9 01       	movw	r24, r18
    2442:	88 0f       	add	r24, r24
    2444:	99 1f       	adc	r25, r25
    2446:	88 0f       	add	r24, r24
    2448:	99 1f       	adc	r25, r25
    244a:	82 0f       	add	r24, r18
    244c:	93 1f       	adc	r25, r19
    244e:	82 50       	subi	r24, 0x02	; 2
    2450:	92 4f       	sbci	r25, 0xF2	; 242
    2452:	fc 01       	movw	r30, r24
    2454:	80 81       	ld	r24, Z
    2456:	4f ef       	ldi	r20, 0xFF	; 255
    2458:	48 0f       	add	r20, r24
    245a:	c9 01       	movw	r24, r18
    245c:	88 0f       	add	r24, r24
    245e:	99 1f       	adc	r25, r25
    2460:	88 0f       	add	r24, r24
    2462:	99 1f       	adc	r25, r25
    2464:	82 0f       	add	r24, r18
    2466:	93 1f       	adc	r25, r19
    2468:	82 50       	subi	r24, 0x02	; 2
    246a:	92 4f       	sbci	r25, 0xF2	; 242
    246c:	fc 01       	movw	r30, r24
    246e:	40 83       	st	Z, r20
			restart = true;
    2470:	81 e0       	ldi	r24, 0x01	; 1
    2472:	89 83       	std	Y+1, r24	; 0x01
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
	bool restart = false;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2474:	8a 81       	ldd	r24, Y+2	; 0x02
    2476:	8f 5f       	subi	r24, 0xFF	; 255
    2478:	8a 83       	std	Y+2, r24	; 0x02
    247a:	8a 81       	ldd	r24, Y+2	; 0x02
    247c:	82 33       	cpi	r24, 0x32	; 50
    247e:	68 f2       	brcs	.-102    	; 0x241a <nwkRxDuplicateRejectionTimerHandler+0x16>
			nwkRxDuplicateRejectionTable[i].ttl--;
			restart = true;
		}
	}

	if (restart) {
    2480:	89 81       	ldd	r24, Y+1	; 0x01
    2482:	88 23       	and	r24, r24
    2484:	21 f0       	breq	.+8      	; 0x248e <nwkRxDuplicateRejectionTimerHandler+0x8a>
		SYS_TimerStart(timer);
    2486:	8b 81       	ldd	r24, Y+3	; 0x03
    2488:	9c 81       	ldd	r25, Y+4	; 0x04
    248a:	0e 94 65 21 	call	0x42ca	; 0x42ca <SYS_TimerStart>
	}
}
    248e:	00 00       	nop
    2490:	0f 90       	pop	r0
    2492:	0f 90       	pop	r0
    2494:	0f 90       	pop	r0
    2496:	0f 90       	pop	r0
    2498:	df 91       	pop	r29
    249a:	cf 91       	pop	r28
    249c:	08 95       	ret

0000249e <nwkRxRejectDuplicate>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
    249e:	cf 93       	push	r28
    24a0:	df 93       	push	r29
    24a2:	cd b7       	in	r28, 0x3d	; 61
    24a4:	de b7       	in	r29, 0x3e	; 62
    24a6:	29 97       	sbiw	r28, 0x09	; 9
    24a8:	0f b6       	in	r0, 0x3f	; 63
    24aa:	f8 94       	cli
    24ac:	de bf       	out	0x3e, r29	; 62
    24ae:	0f be       	out	0x3f, r0	; 63
    24b0:	cd bf       	out	0x3d, r28	; 61
    24b2:	99 87       	std	Y+9, r25	; 0x09
    24b4:	88 87       	std	Y+8, r24	; 0x08
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;
    24b6:	1a 82       	std	Y+2, r1	; 0x02
    24b8:	19 82       	std	Y+1, r1	; 0x01

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    24ba:	1b 82       	std	Y+3, r1	; 0x03
    24bc:	90 c0       	rjmp	.+288    	; 0x25de <nwkRxRejectDuplicate+0x140>
		entry = &nwkRxDuplicateRejectionTable[i];
    24be:	8b 81       	ldd	r24, Y+3	; 0x03
    24c0:	28 2f       	mov	r18, r24
    24c2:	30 e0       	ldi	r19, 0x00	; 0
    24c4:	c9 01       	movw	r24, r18
    24c6:	88 0f       	add	r24, r24
    24c8:	99 1f       	adc	r25, r25
    24ca:	88 0f       	add	r24, r24
    24cc:	99 1f       	adc	r25, r25
    24ce:	82 0f       	add	r24, r18
    24d0:	93 1f       	adc	r25, r19
    24d2:	86 50       	subi	r24, 0x06	; 6
    24d4:	92 4f       	sbci	r25, 0xF2	; 242
    24d6:	9d 83       	std	Y+5, r25	; 0x05
    24d8:	8c 83       	std	Y+4, r24	; 0x04

		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    24da:	8c 81       	ldd	r24, Y+4	; 0x04
    24dc:	9d 81       	ldd	r25, Y+5	; 0x05
    24de:	fc 01       	movw	r30, r24
    24e0:	84 81       	ldd	r24, Z+4	; 0x04
    24e2:	88 23       	and	r24, r24
    24e4:	09 f4       	brne	.+2      	; 0x24e8 <nwkRxRejectDuplicate+0x4a>
    24e6:	6e c0       	rjmp	.+220    	; 0x25c4 <nwkRxRejectDuplicate+0x126>
    24e8:	88 85       	ldd	r24, Y+8	; 0x08
    24ea:	99 85       	ldd	r25, Y+9	; 0x09
    24ec:	fc 01       	movw	r30, r24
    24ee:	23 85       	ldd	r18, Z+11	; 0x0b
    24f0:	34 85       	ldd	r19, Z+12	; 0x0c
    24f2:	8c 81       	ldd	r24, Y+4	; 0x04
    24f4:	9d 81       	ldd	r25, Y+5	; 0x05
    24f6:	fc 01       	movw	r30, r24
    24f8:	80 81       	ld	r24, Z
    24fa:	91 81       	ldd	r25, Z+1	; 0x01
    24fc:	28 17       	cp	r18, r24
    24fe:	39 07       	cpc	r19, r25
    2500:	09 f0       	breq	.+2      	; 0x2504 <nwkRxRejectDuplicate+0x66>
    2502:	60 c0       	rjmp	.+192    	; 0x25c4 <nwkRxRejectDuplicate+0x126>
			uint8_t diff = (int8_t)entry->seq - header->nwkSeq;
    2504:	8c 81       	ldd	r24, Y+4	; 0x04
    2506:	9d 81       	ldd	r25, Y+5	; 0x05
    2508:	fc 01       	movw	r30, r24
    250a:	22 81       	ldd	r18, Z+2	; 0x02
    250c:	88 85       	ldd	r24, Y+8	; 0x08
    250e:	99 85       	ldd	r25, Y+9	; 0x09
    2510:	fc 01       	movw	r30, r24
    2512:	82 85       	ldd	r24, Z+10	; 0x0a
    2514:	f2 2f       	mov	r31, r18
    2516:	f8 1b       	sub	r31, r24
    2518:	8f 2f       	mov	r24, r31
    251a:	8e 83       	std	Y+6, r24	; 0x06

			if (diff < 8) {
    251c:	8e 81       	ldd	r24, Y+6	; 0x06
    251e:	88 30       	cpi	r24, 0x08	; 8
    2520:	58 f5       	brcc	.+86     	; 0x2578 <nwkRxRejectDuplicate+0xda>
				if (entry->mask & (1 << diff)) {
    2522:	8c 81       	ldd	r24, Y+4	; 0x04
    2524:	9d 81       	ldd	r25, Y+5	; 0x05
    2526:	fc 01       	movw	r30, r24
    2528:	83 81       	ldd	r24, Z+3	; 0x03
    252a:	88 2f       	mov	r24, r24
    252c:	90 e0       	ldi	r25, 0x00	; 0
    252e:	2e 81       	ldd	r18, Y+6	; 0x06
    2530:	22 2f       	mov	r18, r18
    2532:	30 e0       	ldi	r19, 0x00	; 0
    2534:	02 c0       	rjmp	.+4      	; 0x253a <nwkRxRejectDuplicate+0x9c>
    2536:	95 95       	asr	r25
    2538:	87 95       	ror	r24
    253a:	2a 95       	dec	r18
    253c:	e2 f7       	brpl	.-8      	; 0x2536 <nwkRxRejectDuplicate+0x98>
    253e:	81 70       	andi	r24, 0x01	; 1
    2540:	99 27       	eor	r25, r25
    2542:	89 2b       	or	r24, r25
    2544:	11 f0       	breq	.+4      	; 0x254a <nwkRxRejectDuplicate+0xac>
								header->nwkDstAddr,
								header->nwkFcf.multicast);
					}

	#endif
					return true;
    2546:	81 e0       	ldi	r24, 0x01	; 1
    2548:	75 c0       	rjmp	.+234    	; 0x2634 <nwkRxRejectDuplicate+0x196>
				}

				entry->mask |= (1 << diff);
    254a:	8c 81       	ldd	r24, Y+4	; 0x04
    254c:	9d 81       	ldd	r25, Y+5	; 0x05
    254e:	fc 01       	movw	r30, r24
    2550:	83 81       	ldd	r24, Z+3	; 0x03
    2552:	48 2f       	mov	r20, r24
    2554:	8e 81       	ldd	r24, Y+6	; 0x06
    2556:	28 2f       	mov	r18, r24
    2558:	30 e0       	ldi	r19, 0x00	; 0
    255a:	81 e0       	ldi	r24, 0x01	; 1
    255c:	90 e0       	ldi	r25, 0x00	; 0
    255e:	02 c0       	rjmp	.+4      	; 0x2564 <nwkRxRejectDuplicate+0xc6>
    2560:	88 0f       	add	r24, r24
    2562:	99 1f       	adc	r25, r25
    2564:	2a 95       	dec	r18
    2566:	e2 f7       	brpl	.-8      	; 0x2560 <nwkRxRejectDuplicate+0xc2>
    2568:	84 2b       	or	r24, r20
    256a:	28 2f       	mov	r18, r24
    256c:	8c 81       	ldd	r24, Y+4	; 0x04
    256e:	9d 81       	ldd	r25, Y+5	; 0x05
    2570:	fc 01       	movw	r30, r24
    2572:	23 83       	std	Z+3, r18	; 0x03
				return false;
    2574:	80 e0       	ldi	r24, 0x00	; 0
    2576:	5e c0       	rjmp	.+188    	; 0x2634 <nwkRxRejectDuplicate+0x196>
			} else {
				uint8_t shift = -(int8_t)diff;
    2578:	8e 81       	ldd	r24, Y+6	; 0x06
    257a:	81 95       	neg	r24
    257c:	8f 83       	std	Y+7, r24	; 0x07

				entry->seq = header->nwkSeq;
    257e:	88 85       	ldd	r24, Y+8	; 0x08
    2580:	99 85       	ldd	r25, Y+9	; 0x09
    2582:	fc 01       	movw	r30, r24
    2584:	22 85       	ldd	r18, Z+10	; 0x0a
    2586:	8c 81       	ldd	r24, Y+4	; 0x04
    2588:	9d 81       	ldd	r25, Y+5	; 0x05
    258a:	fc 01       	movw	r30, r24
    258c:	22 83       	std	Z+2, r18	; 0x02
				entry->mask = (entry->mask << shift) | 1;
    258e:	8c 81       	ldd	r24, Y+4	; 0x04
    2590:	9d 81       	ldd	r25, Y+5	; 0x05
    2592:	fc 01       	movw	r30, r24
    2594:	83 81       	ldd	r24, Z+3	; 0x03
    2596:	88 2f       	mov	r24, r24
    2598:	90 e0       	ldi	r25, 0x00	; 0
    259a:	2f 81       	ldd	r18, Y+7	; 0x07
    259c:	22 2f       	mov	r18, r18
    259e:	30 e0       	ldi	r19, 0x00	; 0
    25a0:	02 c0       	rjmp	.+4      	; 0x25a6 <nwkRxRejectDuplicate+0x108>
    25a2:	88 0f       	add	r24, r24
    25a4:	99 1f       	adc	r25, r25
    25a6:	2a 95       	dec	r18
    25a8:	e2 f7       	brpl	.-8      	; 0x25a2 <nwkRxRejectDuplicate+0x104>
    25aa:	81 60       	ori	r24, 0x01	; 1
    25ac:	28 2f       	mov	r18, r24
    25ae:	8c 81       	ldd	r24, Y+4	; 0x04
    25b0:	9d 81       	ldd	r25, Y+5	; 0x05
    25b2:	fc 01       	movw	r30, r24
    25b4:	23 83       	std	Z+3, r18	; 0x03
				entry->ttl = DUPLICATE_REJECTION_TTL;
    25b6:	8c 81       	ldd	r24, Y+4	; 0x04
    25b8:	9d 81       	ldd	r25, Y+5	; 0x05
    25ba:	25 e1       	ldi	r18, 0x15	; 21
    25bc:	fc 01       	movw	r30, r24
    25be:	24 83       	std	Z+4, r18	; 0x04
				return false;
    25c0:	80 e0       	ldi	r24, 0x00	; 0
    25c2:	38 c0       	rjmp	.+112    	; 0x2634 <nwkRxRejectDuplicate+0x196>
			}
		}

		if (0 == entry->ttl) {
    25c4:	8c 81       	ldd	r24, Y+4	; 0x04
    25c6:	9d 81       	ldd	r25, Y+5	; 0x05
    25c8:	fc 01       	movw	r30, r24
    25ca:	84 81       	ldd	r24, Z+4	; 0x04
    25cc:	88 23       	and	r24, r24
    25ce:	21 f4       	brne	.+8      	; 0x25d8 <nwkRxRejectDuplicate+0x13a>
			freeEntry = entry;
    25d0:	8c 81       	ldd	r24, Y+4	; 0x04
    25d2:	9d 81       	ldd	r25, Y+5	; 0x05
    25d4:	9a 83       	std	Y+2, r25	; 0x02
    25d6:	89 83       	std	Y+1, r24	; 0x01
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    25d8:	8b 81       	ldd	r24, Y+3	; 0x03
    25da:	8f 5f       	subi	r24, 0xFF	; 255
    25dc:	8b 83       	std	Y+3, r24	; 0x03
    25de:	8b 81       	ldd	r24, Y+3	; 0x03
    25e0:	82 33       	cpi	r24, 0x32	; 50
    25e2:	08 f4       	brcc	.+2      	; 0x25e6 <nwkRxRejectDuplicate+0x148>
    25e4:	6c cf       	rjmp	.-296    	; 0x24be <nwkRxRejectDuplicate+0x20>
		if (0 == entry->ttl) {
			freeEntry = entry;
		}
	}

	if (NULL == freeEntry) {
    25e6:	89 81       	ldd	r24, Y+1	; 0x01
    25e8:	9a 81       	ldd	r25, Y+2	; 0x02
    25ea:	89 2b       	or	r24, r25
    25ec:	11 f4       	brne	.+4      	; 0x25f2 <nwkRxRejectDuplicate+0x154>
		return true;
    25ee:	81 e0       	ldi	r24, 0x01	; 1
    25f0:	21 c0       	rjmp	.+66     	; 0x2634 <nwkRxRejectDuplicate+0x196>
	}

	freeEntry->src = header->nwkSrcAddr;
    25f2:	88 85       	ldd	r24, Y+8	; 0x08
    25f4:	99 85       	ldd	r25, Y+9	; 0x09
    25f6:	fc 01       	movw	r30, r24
    25f8:	23 85       	ldd	r18, Z+11	; 0x0b
    25fa:	34 85       	ldd	r19, Z+12	; 0x0c
    25fc:	89 81       	ldd	r24, Y+1	; 0x01
    25fe:	9a 81       	ldd	r25, Y+2	; 0x02
    2600:	fc 01       	movw	r30, r24
    2602:	31 83       	std	Z+1, r19	; 0x01
    2604:	20 83       	st	Z, r18
	freeEntry->seq = header->nwkSeq;
    2606:	88 85       	ldd	r24, Y+8	; 0x08
    2608:	99 85       	ldd	r25, Y+9	; 0x09
    260a:	fc 01       	movw	r30, r24
    260c:	22 85       	ldd	r18, Z+10	; 0x0a
    260e:	89 81       	ldd	r24, Y+1	; 0x01
    2610:	9a 81       	ldd	r25, Y+2	; 0x02
    2612:	fc 01       	movw	r30, r24
    2614:	22 83       	std	Z+2, r18	; 0x02
	freeEntry->mask = 1;
    2616:	89 81       	ldd	r24, Y+1	; 0x01
    2618:	9a 81       	ldd	r25, Y+2	; 0x02
    261a:	21 e0       	ldi	r18, 0x01	; 1
    261c:	fc 01       	movw	r30, r24
    261e:	23 83       	std	Z+3, r18	; 0x03
	freeEntry->ttl = DUPLICATE_REJECTION_TTL;
    2620:	89 81       	ldd	r24, Y+1	; 0x01
    2622:	9a 81       	ldd	r25, Y+2	; 0x02
    2624:	25 e1       	ldi	r18, 0x15	; 21
    2626:	fc 01       	movw	r30, r24
    2628:	24 83       	std	Z+4, r18	; 0x04

	SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    262a:	85 ef       	ldi	r24, 0xF5	; 245
    262c:	9e e0       	ldi	r25, 0x0E	; 14
    262e:	0e 94 65 21 	call	0x42ca	; 0x42ca <SYS_TimerStart>

	return false;
    2632:	80 e0       	ldi	r24, 0x00	; 0
}
    2634:	29 96       	adiw	r28, 0x09	; 9
    2636:	0f b6       	in	r0, 0x3f	; 63
    2638:	f8 94       	cli
    263a:	de bf       	out	0x3e, r29	; 62
    263c:	0f be       	out	0x3f, r0	; 63
    263e:	cd bf       	out	0x3d, r28	; 61
    2640:	df 91       	pop	r29
    2642:	cf 91       	pop	r28
    2644:	08 95       	ret

00002646 <nwkRxSeriveDataInd>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
    2646:	cf 93       	push	r28
    2648:	df 93       	push	r29
    264a:	00 d0       	rcall	.+0      	; 0x264c <nwkRxSeriveDataInd+0x6>
    264c:	cd b7       	in	r28, 0x3d	; 61
    264e:	de b7       	in	r29, 0x3e	; 62
    2650:	9a 83       	std	Y+2, r25	; 0x02
    2652:	89 83       	std	Y+1, r24	; 0x01
		return false;
	}

#endif

	if (ind->size < 1) {
    2654:	89 81       	ldd	r24, Y+1	; 0x01
    2656:	9a 81       	ldd	r25, Y+2	; 0x02
    2658:	fc 01       	movw	r30, r24
    265a:	82 85       	ldd	r24, Z+10	; 0x0a
    265c:	88 23       	and	r24, r24
    265e:	11 f4       	brne	.+4      	; 0x2664 <nwkRxSeriveDataInd+0x1e>
		return false;
    2660:	80 e0       	ldi	r24, 0x00	; 0
    2662:	11 c0       	rjmp	.+34     	; 0x2686 <nwkRxSeriveDataInd+0x40>
	}

	switch (ind->data[0]) {
    2664:	89 81       	ldd	r24, Y+1	; 0x01
    2666:	9a 81       	ldd	r25, Y+2	; 0x02
    2668:	fc 01       	movw	r30, r24
    266a:	80 85       	ldd	r24, Z+8	; 0x08
    266c:	91 85       	ldd	r25, Z+9	; 0x09
    266e:	fc 01       	movw	r30, r24
    2670:	80 81       	ld	r24, Z
    2672:	88 2f       	mov	r24, r24
    2674:	90 e0       	ldi	r25, 0x00	; 0
    2676:	89 2b       	or	r24, r25
    2678:	29 f4       	brne	.+10     	; 0x2684 <nwkRxSeriveDataInd+0x3e>
	case NWK_COMMAND_ACK:
		return nwkTxAckReceived(ind);
    267a:	89 81       	ldd	r24, Y+1	; 0x01
    267c:	9a 81       	ldd	r25, Y+2	; 0x02
    267e:	0e 94 8b 1a 	call	0x3516	; 0x3516 <nwkTxAckReceived>
    2682:	01 c0       	rjmp	.+2      	; 0x2686 <nwkRxSeriveDataInd+0x40>
		return nwkRouteDiscoveryReplyReceived(ind);

#endif

	default:
		return false;
    2684:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    2686:	0f 90       	pop	r0
    2688:	0f 90       	pop	r0
    268a:	df 91       	pop	r29
    268c:	cf 91       	pop	r28
    268e:	08 95       	ret

00002690 <nwkRxHandleReceivedFrame>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRxHandleReceivedFrame(NwkFrame_t *frame)
{
    2690:	cf 93       	push	r28
    2692:	df 93       	push	r29
    2694:	cd b7       	in	r28, 0x3d	; 61
    2696:	de b7       	in	r29, 0x3e	; 62
    2698:	28 97       	sbiw	r28, 0x08	; 8
    269a:	0f b6       	in	r0, 0x3f	; 63
    269c:	f8 94       	cli
    269e:	de bf       	out	0x3e, r29	; 62
    26a0:	0f be       	out	0x3f, r0	; 63
    26a2:	cd bf       	out	0x3d, r28	; 61
    26a4:	98 87       	std	Y+8, r25	; 0x08
    26a6:	8f 83       	std	Y+7, r24	; 0x07
	NwkFrameHeader_t *header = &frame->header;
    26a8:	8f 81       	ldd	r24, Y+7	; 0x07
    26aa:	98 85       	ldd	r25, Y+8	; 0x08
    26ac:	02 96       	adiw	r24, 0x02	; 2
    26ae:	9b 83       	std	Y+3, r25	; 0x03
    26b0:	8a 83       	std	Y+2, r24	; 0x02

	frame->state = NWK_RX_STATE_FINISH;
    26b2:	8f 81       	ldd	r24, Y+7	; 0x07
    26b4:	98 85       	ldd	r25, Y+8	; 0x08
    26b6:	24 e2       	ldi	r18, 0x24	; 36
    26b8:	fc 01       	movw	r30, r24
    26ba:	20 83       	st	Z, r18

#ifndef NWK_ENABLE_SECURITY
	if (header->nwkFcf.security) {
    26bc:	8a 81       	ldd	r24, Y+2	; 0x02
    26be:	9b 81       	ldd	r25, Y+3	; 0x03
    26c0:	fc 01       	movw	r30, r24
    26c2:	81 85       	ldd	r24, Z+9	; 0x09
    26c4:	82 70       	andi	r24, 0x02	; 2
    26c6:	88 23       	and	r24, r24
    26c8:	09 f0       	breq	.+2      	; 0x26cc <nwkRxHandleReceivedFrame+0x3c>
    26ca:	3b c1       	rjmp	.+630    	; 0x2942 <nwkRxHandleReceivedFrame+0x2b2>
	}

#endif

#ifdef NWK_ENABLE_MULTICAST
	if (header->nwkFcf.multicast && header->nwkFcf.ackRequest) {
    26cc:	8a 81       	ldd	r24, Y+2	; 0x02
    26ce:	9b 81       	ldd	r25, Y+3	; 0x03
    26d0:	fc 01       	movw	r30, r24
    26d2:	81 85       	ldd	r24, Z+9	; 0x09
    26d4:	88 70       	andi	r24, 0x08	; 8
    26d6:	88 23       	and	r24, r24
    26d8:	41 f0       	breq	.+16     	; 0x26ea <nwkRxHandleReceivedFrame+0x5a>
    26da:	8a 81       	ldd	r24, Y+2	; 0x02
    26dc:	9b 81       	ldd	r25, Y+3	; 0x03
    26de:	fc 01       	movw	r30, r24
    26e0:	81 85       	ldd	r24, Z+9	; 0x09
    26e2:	81 70       	andi	r24, 0x01	; 1
    26e4:	88 23       	and	r24, r24
    26e6:	09 f0       	breq	.+2      	; 0x26ea <nwkRxHandleReceivedFrame+0x5a>
    26e8:	2e c1       	rjmp	.+604    	; 0x2946 <nwkRxHandleReceivedFrame+0x2b6>
		return;
	}

#endif

	if (NWK_BROADCAST_PANID == header->macDstPanId)
    26ea:	8a 81       	ldd	r24, Y+2	; 0x02
    26ec:	9b 81       	ldd	r25, Y+3	; 0x03
    26ee:	fc 01       	movw	r30, r24
    26f0:	83 81       	ldd	r24, Z+3	; 0x03
    26f2:	94 81       	ldd	r25, Z+4	; 0x04
    26f4:	01 96       	adiw	r24, 0x01	; 1
    26f6:	d1 f4       	brne	.+52     	; 0x272c <nwkRxHandleReceivedFrame+0x9c>
	{
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR == header->nwkDstAddr)
    26f8:	20 91 b1 11 	lds	r18, 0x11B1	; 0x8011b1 <nwkIb>
    26fc:	30 91 b2 11 	lds	r19, 0x11B2	; 0x8011b2 <nwkIb+0x1>
    2700:	8a 81       	ldd	r24, Y+2	; 0x02
    2702:	9b 81       	ldd	r25, Y+3	; 0x03
    2704:	fc 01       	movw	r30, r24
    2706:	85 85       	ldd	r24, Z+13	; 0x0d
    2708:	96 85       	ldd	r25, Z+14	; 0x0e
    270a:	28 17       	cp	r18, r24
    270c:	39 07       	cpc	r19, r25
    270e:	41 f0       	breq	.+16     	; 0x2720 <nwkRxHandleReceivedFrame+0x90>
    2710:	8a 81       	ldd	r24, Y+2	; 0x02
    2712:	9b 81       	ldd	r25, Y+3	; 0x03
    2714:	fc 01       	movw	r30, r24
    2716:	85 85       	ldd	r24, Z+13	; 0x0d
    2718:	96 85       	ldd	r25, Z+14	; 0x0e
    271a:	01 96       	adiw	r24, 0x01	; 1
    271c:	09 f0       	breq	.+2      	; 0x2720 <nwkRxHandleReceivedFrame+0x90>
    271e:	15 c1       	rjmp	.+554    	; 0x294a <nwkRxHandleReceivedFrame+0x2ba>
			{
				frame->state = NWK_RX_STATE_DECRYPT;
			}
			else
#endif
			frame->state = NWK_RX_STATE_INDICATE;
    2720:	8f 81       	ldd	r24, Y+7	; 0x07
    2722:	98 85       	ldd	r25, Y+8	; 0x08
    2724:	22 e2       	ldi	r18, 0x22	; 34
    2726:	fc 01       	movw	r30, r24
    2728:	20 83       	st	Z, r18
		}

		return;
    272a:	0f c1       	rjmp	.+542    	; 0x294a <nwkRxHandleReceivedFrame+0x2ba>
		return;
	}

#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr && header->nwkFcf.ackRequest)
    272c:	8a 81       	ldd	r24, Y+2	; 0x02
    272e:	9b 81       	ldd	r25, Y+3	; 0x03
    2730:	fc 01       	movw	r30, r24
    2732:	85 85       	ldd	r24, Z+13	; 0x0d
    2734:	96 85       	ldd	r25, Z+14	; 0x0e
    2736:	01 96       	adiw	r24, 0x01	; 1
    2738:	41 f4       	brne	.+16     	; 0x274a <nwkRxHandleReceivedFrame+0xba>
    273a:	8a 81       	ldd	r24, Y+2	; 0x02
    273c:	9b 81       	ldd	r25, Y+3	; 0x03
    273e:	fc 01       	movw	r30, r24
    2740:	81 85       	ldd	r24, Z+9	; 0x09
    2742:	81 70       	andi	r24, 0x01	; 1
    2744:	88 23       	and	r24, r24
    2746:	09 f0       	breq	.+2      	; 0x274a <nwkRxHandleReceivedFrame+0xba>
    2748:	02 c1       	rjmp	.+516    	; 0x294e <nwkRxHandleReceivedFrame+0x2be>
	{
		return;
	}

	if (nwkIb.addr == header->nwkSrcAddr)
    274a:	20 91 b1 11 	lds	r18, 0x11B1	; 0x8011b1 <nwkIb>
    274e:	30 91 b2 11 	lds	r19, 0x11B2	; 0x8011b2 <nwkIb+0x1>
    2752:	8a 81       	ldd	r24, Y+2	; 0x02
    2754:	9b 81       	ldd	r25, Y+3	; 0x03
    2756:	fc 01       	movw	r30, r24
    2758:	83 85       	ldd	r24, Z+11	; 0x0b
    275a:	94 85       	ldd	r25, Z+12	; 0x0c
    275c:	28 17       	cp	r18, r24
    275e:	39 07       	cpc	r19, r25
    2760:	09 f4       	brne	.+2      	; 0x2764 <nwkRxHandleReceivedFrame+0xd4>
    2762:	f7 c0       	rjmp	.+494    	; 0x2952 <nwkRxHandleReceivedFrame+0x2c2>

#ifdef NWK_ENABLE_ROUTING
	nwkRouteFrameReceived(frame);
#endif

	if (nwkRxRejectDuplicate(header))
    2764:	8a 81       	ldd	r24, Y+2	; 0x02
    2766:	9b 81       	ldd	r25, Y+3	; 0x03
    2768:	0e 94 4f 12 	call	0x249e	; 0x249e <nwkRxRejectDuplicate>
    276c:	88 23       	and	r24, r24
    276e:	09 f0       	breq	.+2      	; 0x2772 <nwkRxHandleReceivedFrame+0xe2>
    2770:	f2 c0       	rjmp	.+484    	; 0x2956 <nwkRxHandleReceivedFrame+0x2c6>
	{
		return;
	}

#ifdef NWK_ENABLE_MULTICAST
	if (header->nwkFcf.multicast) {
    2772:	8a 81       	ldd	r24, Y+2	; 0x02
    2774:	9b 81       	ldd	r25, Y+3	; 0x03
    2776:	fc 01       	movw	r30, r24
    2778:	81 85       	ldd	r24, Z+9	; 0x09
    277a:	88 70       	andi	r24, 0x08	; 8
    277c:	88 23       	and	r24, r24
    277e:	09 f4       	brne	.+2      	; 0x2782 <nwkRxHandleReceivedFrame+0xf2>
    2780:	a9 c0       	rjmp	.+338    	; 0x28d4 <nwkRxHandleReceivedFrame+0x244>
		NwkFrameMulticastHeader_t *mcHeader
    2782:	8f 81       	ldd	r24, Y+7	; 0x07
    2784:	98 85       	ldd	r25, Y+8	; 0x08
    2786:	8f 57       	subi	r24, 0x7F	; 127
    2788:	9f 4f       	sbci	r25, 0xFF	; 255
    278a:	fc 01       	movw	r30, r24
    278c:	80 81       	ld	r24, Z
    278e:	91 81       	ldd	r25, Z+1	; 0x01
    2790:	9d 83       	std	Y+5, r25	; 0x05
    2792:	8c 83       	std	Y+4, r24	; 0x04
			= (NwkFrameMulticastHeader_t *)frame->payload;
		bool member = NWK_GroupIsMember(header->nwkDstAddr);
    2794:	8a 81       	ldd	r24, Y+2	; 0x02
    2796:	9b 81       	ldd	r25, Y+3	; 0x03
    2798:	fc 01       	movw	r30, r24
    279a:	85 85       	ldd	r24, Z+13	; 0x0d
    279c:	96 85       	ldd	r25, Z+14	; 0x0e
    279e:	0e 94 77 0f 	call	0x1eee	; 0x1eee <NWK_GroupIsMember>
    27a2:	8e 83       	std	Y+6, r24	; 0x06
		bool broadcast = false;
    27a4:	19 82       	std	Y+1, r1	; 0x01

		if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    27a6:	8a 81       	ldd	r24, Y+2	; 0x02
    27a8:	9b 81       	ldd	r25, Y+3	; 0x03
    27aa:	fc 01       	movw	r30, r24
    27ac:	85 81       	ldd	r24, Z+5	; 0x05
    27ae:	96 81       	ldd	r25, Z+6	; 0x06
    27b0:	01 96       	adiw	r24, 0x01	; 1
    27b2:	09 f0       	breq	.+2      	; 0x27b6 <nwkRxHandleReceivedFrame+0x126>
    27b4:	61 c0       	rjmp	.+194    	; 0x2878 <nwkRxHandleReceivedFrame+0x1e8>
			if (member) {
    27b6:	8e 81       	ldd	r24, Y+6	; 0x06
    27b8:	88 23       	and	r24, r24
    27ba:	79 f1       	breq	.+94     	; 0x281a <nwkRxHandleReceivedFrame+0x18a>
				broadcast = mcHeader->memberRadius > 0;
    27bc:	8c 81       	ldd	r24, Y+4	; 0x04
    27be:	9d 81       	ldd	r25, Y+5	; 0x05
    27c0:	fc 01       	movw	r30, r24
    27c2:	81 81       	ldd	r24, Z+1	; 0x01
    27c4:	8f 70       	andi	r24, 0x0F	; 15
    27c6:	88 2f       	mov	r24, r24
    27c8:	90 e0       	ldi	r25, 0x00	; 0
    27ca:	21 e0       	ldi	r18, 0x01	; 1
    27cc:	18 16       	cp	r1, r24
    27ce:	19 06       	cpc	r1, r25
    27d0:	0c f0       	brlt	.+2      	; 0x27d4 <nwkRxHandleReceivedFrame+0x144>
    27d2:	20 e0       	ldi	r18, 0x00	; 0
    27d4:	29 83       	std	Y+1, r18	; 0x01
				mcHeader->memberRadius--;
    27d6:	8c 81       	ldd	r24, Y+4	; 0x04
    27d8:	9d 81       	ldd	r25, Y+5	; 0x05
    27da:	fc 01       	movw	r30, r24
    27dc:	81 81       	ldd	r24, Z+1	; 0x01
    27de:	8f 70       	andi	r24, 0x0F	; 15
    27e0:	2f e0       	ldi	r18, 0x0F	; 15
    27e2:	28 0f       	add	r18, r24
    27e4:	2f 70       	andi	r18, 0x0F	; 15
    27e6:	8c 81       	ldd	r24, Y+4	; 0x04
    27e8:	9d 81       	ldd	r25, Y+5	; 0x05
    27ea:	2f 70       	andi	r18, 0x0F	; 15
    27ec:	fc 01       	movw	r30, r24
    27ee:	31 81       	ldd	r19, Z+1	; 0x01
    27f0:	30 7f       	andi	r19, 0xF0	; 240
    27f2:	23 2b       	or	r18, r19
    27f4:	fc 01       	movw	r30, r24
    27f6:	21 83       	std	Z+1, r18	; 0x01
				mcHeader->nonMemberRadius
					= mcHeader->maxNonMemberRadius;
    27f8:	8c 81       	ldd	r24, Y+4	; 0x04
    27fa:	9d 81       	ldd	r25, Y+5	; 0x05
    27fc:	fc 01       	movw	r30, r24
    27fe:	80 81       	ld	r24, Z
    2800:	28 2f       	mov	r18, r24
    2802:	22 95       	swap	r18
    2804:	2f 70       	andi	r18, 0x0F	; 15
    2806:	8c 81       	ldd	r24, Y+4	; 0x04
    2808:	9d 81       	ldd	r25, Y+5	; 0x05
    280a:	2f 70       	andi	r18, 0x0F	; 15
    280c:	fc 01       	movw	r30, r24
    280e:	30 81       	ld	r19, Z
    2810:	30 7f       	andi	r19, 0xF0	; 240
    2812:	23 2b       	or	r18, r19
    2814:	fc 01       	movw	r30, r24
    2816:	20 83       	st	Z, r18
    2818:	3b c0       	rjmp	.+118    	; 0x2890 <nwkRxHandleReceivedFrame+0x200>
			} else {
				broadcast = mcHeader->nonMemberRadius > 0;
    281a:	8c 81       	ldd	r24, Y+4	; 0x04
    281c:	9d 81       	ldd	r25, Y+5	; 0x05
    281e:	fc 01       	movw	r30, r24
    2820:	80 81       	ld	r24, Z
    2822:	8f 70       	andi	r24, 0x0F	; 15
    2824:	88 2f       	mov	r24, r24
    2826:	90 e0       	ldi	r25, 0x00	; 0
    2828:	21 e0       	ldi	r18, 0x01	; 1
    282a:	18 16       	cp	r1, r24
    282c:	19 06       	cpc	r1, r25
    282e:	0c f0       	brlt	.+2      	; 0x2832 <nwkRxHandleReceivedFrame+0x1a2>
    2830:	20 e0       	ldi	r18, 0x00	; 0
    2832:	29 83       	std	Y+1, r18	; 0x01
				mcHeader->nonMemberRadius--;
    2834:	8c 81       	ldd	r24, Y+4	; 0x04
    2836:	9d 81       	ldd	r25, Y+5	; 0x05
    2838:	fc 01       	movw	r30, r24
    283a:	80 81       	ld	r24, Z
    283c:	8f 70       	andi	r24, 0x0F	; 15
    283e:	2f e0       	ldi	r18, 0x0F	; 15
    2840:	28 0f       	add	r18, r24
    2842:	2f 70       	andi	r18, 0x0F	; 15
    2844:	8c 81       	ldd	r24, Y+4	; 0x04
    2846:	9d 81       	ldd	r25, Y+5	; 0x05
    2848:	2f 70       	andi	r18, 0x0F	; 15
    284a:	fc 01       	movw	r30, r24
    284c:	30 81       	ld	r19, Z
    284e:	30 7f       	andi	r19, 0xF0	; 240
    2850:	23 2b       	or	r18, r19
    2852:	fc 01       	movw	r30, r24
    2854:	20 83       	st	Z, r18
				mcHeader->memberRadius
					= mcHeader->maxMemberRadius;
    2856:	8c 81       	ldd	r24, Y+4	; 0x04
    2858:	9d 81       	ldd	r25, Y+5	; 0x05
    285a:	fc 01       	movw	r30, r24
    285c:	81 81       	ldd	r24, Z+1	; 0x01
    285e:	28 2f       	mov	r18, r24
    2860:	22 95       	swap	r18
    2862:	2f 70       	andi	r18, 0x0F	; 15
    2864:	8c 81       	ldd	r24, Y+4	; 0x04
    2866:	9d 81       	ldd	r25, Y+5	; 0x05
    2868:	2f 70       	andi	r18, 0x0F	; 15
    286a:	fc 01       	movw	r30, r24
    286c:	31 81       	ldd	r19, Z+1	; 0x01
    286e:	30 7f       	andi	r19, 0xF0	; 240
    2870:	23 2b       	or	r18, r19
    2872:	fc 01       	movw	r30, r24
    2874:	21 83       	std	Z+1, r18	; 0x01
    2876:	0c c0       	rjmp	.+24     	; 0x2890 <nwkRxHandleReceivedFrame+0x200>
			}
		} else {
			if (member) {
    2878:	8e 81       	ldd	r24, Y+6	; 0x06
    287a:	88 23       	and	r24, r24
    287c:	49 f0       	breq	.+18     	; 0x2890 <nwkRxHandleReceivedFrame+0x200>
				broadcast = true;
    287e:	81 e0       	ldi	r24, 0x01	; 1
    2880:	89 83       	std	Y+1, r24	; 0x01
				header->nwkFcf.linkLocal = 1;
    2882:	8a 81       	ldd	r24, Y+2	; 0x02
    2884:	9b 81       	ldd	r25, Y+3	; 0x03
    2886:	fc 01       	movw	r30, r24
    2888:	21 85       	ldd	r18, Z+9	; 0x09
    288a:	24 60       	ori	r18, 0x04	; 4
    288c:	fc 01       	movw	r30, r24
    288e:	21 87       	std	Z+9, r18	; 0x09
				frame->state = NWK_RX_STATE_ROUTE;
			}
    #endif
		}

		if (broadcast) {
    2890:	89 81       	ldd	r24, Y+1	; 0x01
    2892:	88 23       	and	r24, r24
    2894:	21 f0       	breq	.+8      	; 0x289e <nwkRxHandleReceivedFrame+0x20e>
			nwkTxBroadcastFrame(frame);
    2896:	8f 81       	ldd	r24, Y+7	; 0x07
    2898:	98 85       	ldd	r25, Y+8	; 0x08
    289a:	0e 94 fc 19 	call	0x33f8	; 0x33f8 <nwkTxBroadcastFrame>
		}

		if (member) {
    289e:	8e 81       	ldd	r24, Y+6	; 0x06
    28a0:	88 23       	and	r24, r24
    28a2:	09 f4       	brne	.+2      	; 0x28a6 <nwkRxHandleReceivedFrame+0x216>
    28a4:	59 c0       	rjmp	.+178    	; 0x2958 <nwkRxHandleReceivedFrame+0x2c8>
			frame->payload += sizeof(NwkFrameMulticastHeader_t);
    28a6:	8f 81       	ldd	r24, Y+7	; 0x07
    28a8:	98 85       	ldd	r25, Y+8	; 0x08
    28aa:	8f 57       	subi	r24, 0x7F	; 127
    28ac:	9f 4f       	sbci	r25, 0xFF	; 255
    28ae:	fc 01       	movw	r30, r24
    28b0:	80 81       	ld	r24, Z
    28b2:	91 81       	ldd	r25, Z+1	; 0x01
    28b4:	9c 01       	movw	r18, r24
    28b6:	2e 5f       	subi	r18, 0xFE	; 254
    28b8:	3f 4f       	sbci	r19, 0xFF	; 255
    28ba:	8f 81       	ldd	r24, Y+7	; 0x07
    28bc:	98 85       	ldd	r25, Y+8	; 0x08
    28be:	8f 57       	subi	r24, 0x7F	; 127
    28c0:	9f 4f       	sbci	r25, 0xFF	; 255
    28c2:	fc 01       	movw	r30, r24
    28c4:	31 83       	std	Z+1, r19	; 0x01
    28c6:	20 83       	st	Z, r18
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
				frame->state = NWK_RX_STATE_DECRYPT;
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    28c8:	8f 81       	ldd	r24, Y+7	; 0x07
    28ca:	98 85       	ldd	r25, Y+8	; 0x08
    28cc:	22 e2       	ldi	r18, 0x22	; 34
    28ce:	fc 01       	movw	r30, r24
    28d0:	20 83       	st	Z, r18
    28d2:	42 c0       	rjmp	.+132    	; 0x2958 <nwkRxHandleReceivedFrame+0x2c8>
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    28d4:	8a 81       	ldd	r24, Y+2	; 0x02
    28d6:	9b 81       	ldd	r25, Y+3	; 0x03
    28d8:	fc 01       	movw	r30, r24
    28da:	85 81       	ldd	r24, Z+5	; 0x05
    28dc:	96 81       	ldd	r25, Z+6	; 0x06
    28de:	01 96       	adiw	r24, 0x01	; 1
    28e0:	b9 f4       	brne	.+46     	; 0x2910 <nwkRxHandleReceivedFrame+0x280>
    28e2:	20 91 b1 11 	lds	r18, 0x11B1	; 0x8011b1 <nwkIb>
    28e6:	30 91 b2 11 	lds	r19, 0x11B2	; 0x8011b2 <nwkIb+0x1>
				header->nwkDstAddr &&
    28ea:	8a 81       	ldd	r24, Y+2	; 0x02
    28ec:	9b 81       	ldd	r25, Y+3	; 0x03
    28ee:	fc 01       	movw	r30, r24
    28f0:	85 85       	ldd	r24, Z+13	; 0x0d
    28f2:	96 85       	ldd	r25, Z+14	; 0x0e
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    28f4:	28 17       	cp	r18, r24
    28f6:	39 07       	cpc	r19, r25
    28f8:	59 f0       	breq	.+22     	; 0x2910 <nwkRxHandleReceivedFrame+0x280>
				header->nwkDstAddr &&
				0 == header->nwkFcf.linkLocal) {
    28fa:	8a 81       	ldd	r24, Y+2	; 0x02
    28fc:	9b 81       	ldd	r25, Y+3	; 0x03
    28fe:	fc 01       	movw	r30, r24
    2900:	81 85       	ldd	r24, Z+9	; 0x09
    2902:	84 70       	andi	r24, 0x04	; 4
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
				header->nwkDstAddr &&
    2904:	88 23       	and	r24, r24
    2906:	21 f4       	brne	.+8      	; 0x2910 <nwkRxHandleReceivedFrame+0x280>
				0 == header->nwkFcf.linkLocal) {
			nwkTxBroadcastFrame(frame);
    2908:	8f 81       	ldd	r24, Y+7	; 0x07
    290a:	98 85       	ldd	r25, Y+8	; 0x08
    290c:	0e 94 fc 19 	call	0x33f8	; 0x33f8 <nwkTxBroadcastFrame>
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    2910:	20 91 b1 11 	lds	r18, 0x11B1	; 0x8011b1 <nwkIb>
    2914:	30 91 b2 11 	lds	r19, 0x11B2	; 0x8011b2 <nwkIb+0x1>
    2918:	8a 81       	ldd	r24, Y+2	; 0x02
    291a:	9b 81       	ldd	r25, Y+3	; 0x03
    291c:	fc 01       	movw	r30, r24
    291e:	85 85       	ldd	r24, Z+13	; 0x0d
    2920:	96 85       	ldd	r25, Z+14	; 0x0e
    2922:	28 17       	cp	r18, r24
    2924:	39 07       	cpc	r19, r25
    2926:	39 f0       	breq	.+14     	; 0x2936 <nwkRxHandleReceivedFrame+0x2a6>
				header->nwkDstAddr) {
    2928:	8a 81       	ldd	r24, Y+2	; 0x02
    292a:	9b 81       	ldd	r25, Y+3	; 0x03
    292c:	fc 01       	movw	r30, r24
    292e:	85 85       	ldd	r24, Z+13	; 0x0d
    2930:	96 85       	ldd	r25, Z+14	; 0x0e
				header->nwkDstAddr &&
				0 == header->nwkFcf.linkLocal) {
			nwkTxBroadcastFrame(frame);
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    2932:	01 96       	adiw	r24, 0x01	; 1
    2934:	89 f4       	brne	.+34     	; 0x2958 <nwkRxHandleReceivedFrame+0x2c8>
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
				frame->state = NWK_RX_STATE_DECRYPT;
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    2936:	8f 81       	ldd	r24, Y+7	; 0x07
    2938:	98 85       	ldd	r25, Y+8	; 0x08
    293a:	22 e2       	ldi	r18, 0x22	; 34
    293c:	fc 01       	movw	r30, r24
    293e:	20 83       	st	Z, r18
    2940:	0b c0       	rjmp	.+22     	; 0x2958 <nwkRxHandleReceivedFrame+0x2c8>

	frame->state = NWK_RX_STATE_FINISH;

#ifndef NWK_ENABLE_SECURITY
	if (header->nwkFcf.security) {
		return;
    2942:	00 00       	nop
    2944:	09 c0       	rjmp	.+18     	; 0x2958 <nwkRxHandleReceivedFrame+0x2c8>

#endif

#ifdef NWK_ENABLE_MULTICAST
	if (header->nwkFcf.multicast && header->nwkFcf.ackRequest) {
		return;
    2946:	00 00       	nop
    2948:	07 c0       	rjmp	.+14     	; 0x2958 <nwkRxHandleReceivedFrame+0x2c8>
			else
#endif
			frame->state = NWK_RX_STATE_INDICATE;
		}

		return;
    294a:	00 00       	nop
    294c:	05 c0       	rjmp	.+10     	; 0x2958 <nwkRxHandleReceivedFrame+0x2c8>

#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr && header->nwkFcf.ackRequest)
	{
		return;
    294e:	00 00       	nop
    2950:	03 c0       	rjmp	.+6      	; 0x2958 <nwkRxHandleReceivedFrame+0x2c8>
	}

	if (nwkIb.addr == header->nwkSrcAddr)
	{
		return;
    2952:	00 00       	nop
    2954:	01 c0       	rjmp	.+2      	; 0x2958 <nwkRxHandleReceivedFrame+0x2c8>
	nwkRouteFrameReceived(frame);
#endif

	if (nwkRxRejectDuplicate(header))
	{
		return;
    2956:	00 00       	nop
		else if (nwkIb.addr == header->macDstAddr) {
			frame->state = NWK_RX_STATE_ROUTE;
		}
  #endif
	}
}
    2958:	28 96       	adiw	r28, 0x08	; 8
    295a:	0f b6       	in	r0, 0x3f	; 63
    295c:	f8 94       	cli
    295e:	de bf       	out	0x3e, r29	; 62
    2960:	0f be       	out	0x3f, r0	; 63
    2962:	cd bf       	out	0x3d, r28	; 61
    2964:	df 91       	pop	r29
    2966:	cf 91       	pop	r28
    2968:	08 95       	ret

0000296a <nwkRxIndicateDataFrame>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxIndicateDataFrame(NwkFrame_t *frame)
{
    296a:	cf 93       	push	r28
    296c:	df 93       	push	r29
    296e:	cd b7       	in	r28, 0x3d	; 61
    2970:	de b7       	in	r29, 0x3e	; 62
    2972:	61 97       	sbiw	r28, 0x11	; 17
    2974:	0f b6       	in	r0, 0x3f	; 63
    2976:	f8 94       	cli
    2978:	de bf       	out	0x3e, r29	; 62
    297a:	0f be       	out	0x3f, r0	; 63
    297c:	cd bf       	out	0x3d, r28	; 61
    297e:	99 8b       	std	Y+17, r25	; 0x11
    2980:	88 8b       	std	Y+16, r24	; 0x10
	NwkFrameHeader_t *header = &frame->header;
    2982:	88 89       	ldd	r24, Y+16	; 0x10
    2984:	99 89       	ldd	r25, Y+17	; 0x11
    2986:	02 96       	adiw	r24, 0x02	; 2
    2988:	9a 83       	std	Y+2, r25	; 0x02
    298a:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;

	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
    298c:	89 81       	ldd	r24, Y+1	; 0x01
    298e:	9a 81       	ldd	r25, Y+2	; 0x02
    2990:	fc 01       	movw	r30, r24
    2992:	87 85       	ldd	r24, Z+15	; 0x0f
    2994:	82 95       	swap	r24
    2996:	8f 70       	andi	r24, 0x0F	; 15
    2998:	88 2f       	mov	r24, r24
    299a:	90 e0       	ldi	r25, 0x00	; 0
    299c:	03 96       	adiw	r24, 0x03	; 3
    299e:	88 0f       	add	r24, r24
    29a0:	99 1f       	adc	r25, r25
    29a2:	8f 54       	subi	r24, 0x4F	; 79
    29a4:	9e 4e       	sbci	r25, 0xEE	; 238
    29a6:	fc 01       	movw	r30, r24
    29a8:	80 81       	ld	r24, Z
    29aa:	91 81       	ldd	r25, Z+1	; 0x01
    29ac:	89 2b       	or	r24, r25
    29ae:	11 f4       	brne	.+4      	; 0x29b4 <nwkRxIndicateDataFrame+0x4a>
		return false;
    29b0:	80 e0       	ldi	r24, 0x00	; 0
    29b2:	d9 c0       	rjmp	.+434    	; 0x2b66 <nwkRxIndicateDataFrame+0x1fc>
	}

	ind.srcAddr = header->nwkSrcAddr;
    29b4:	89 81       	ldd	r24, Y+1	; 0x01
    29b6:	9a 81       	ldd	r25, Y+2	; 0x02
    29b8:	fc 01       	movw	r30, r24
    29ba:	83 85       	ldd	r24, Z+11	; 0x0b
    29bc:	94 85       	ldd	r25, Z+12	; 0x0c
    29be:	9c 83       	std	Y+4, r25	; 0x04
    29c0:	8b 83       	std	Y+3, r24	; 0x03
	ind.dstAddr = header->nwkDstAddr;
    29c2:	89 81       	ldd	r24, Y+1	; 0x01
    29c4:	9a 81       	ldd	r25, Y+2	; 0x02
    29c6:	fc 01       	movw	r30, r24
    29c8:	85 85       	ldd	r24, Z+13	; 0x0d
    29ca:	96 85       	ldd	r25, Z+14	; 0x0e
    29cc:	9e 83       	std	Y+6, r25	; 0x06
    29ce:	8d 83       	std	Y+5, r24	; 0x05
	ind.srcEndpoint = header->nwkSrcEndpoint;
    29d0:	89 81       	ldd	r24, Y+1	; 0x01
    29d2:	9a 81       	ldd	r25, Y+2	; 0x02
    29d4:	fc 01       	movw	r30, r24
    29d6:	87 85       	ldd	r24, Z+15	; 0x0f
    29d8:	8f 70       	andi	r24, 0x0F	; 15
    29da:	8f 83       	std	Y+7, r24	; 0x07
	ind.dstEndpoint = header->nwkDstEndpoint;
    29dc:	89 81       	ldd	r24, Y+1	; 0x01
    29de:	9a 81       	ldd	r25, Y+2	; 0x02
    29e0:	fc 01       	movw	r30, r24
    29e2:	87 85       	ldd	r24, Z+15	; 0x0f
    29e4:	82 95       	swap	r24
    29e6:	8f 70       	andi	r24, 0x0F	; 15
    29e8:	88 87       	std	Y+8, r24	; 0x08
	ind.data = frame->payload;
    29ea:	88 89       	ldd	r24, Y+16	; 0x10
    29ec:	99 89       	ldd	r25, Y+17	; 0x11
    29ee:	8f 57       	subi	r24, 0x7F	; 127
    29f0:	9f 4f       	sbci	r25, 0xFF	; 255
    29f2:	fc 01       	movw	r30, r24
    29f4:	80 81       	ld	r24, Z
    29f6:	91 81       	ldd	r25, Z+1	; 0x01
    29f8:	9c 87       	std	Y+12, r25	; 0x0c
    29fa:	8b 87       	std	Y+11, r24	; 0x0b
	ind.size = nwkFramePayloadSize(frame);
    29fc:	88 89       	ldd	r24, Y+16	; 0x10
    29fe:	99 89       	ldd	r25, Y+17	; 0x11
    2a00:	0e 94 d8 0f 	call	0x1fb0	; 0x1fb0 <nwkFramePayloadSize>
    2a04:	8d 87       	std	Y+13, r24	; 0x0d
	ind.lqi = frame->rx.lqi;
    2a06:	88 89       	ldd	r24, Y+16	; 0x10
    2a08:	99 89       	ldd	r25, Y+17	; 0x11
    2a0a:	8d 57       	subi	r24, 0x7D	; 125
    2a0c:	9f 4f       	sbci	r25, 0xFF	; 255
    2a0e:	fc 01       	movw	r30, r24
    2a10:	80 81       	ld	r24, Z
    2a12:	8e 87       	std	Y+14, r24	; 0x0e
	ind.rssi = frame->rx.rssi;
    2a14:	88 89       	ldd	r24, Y+16	; 0x10
    2a16:	99 89       	ldd	r25, Y+17	; 0x11
    2a18:	8c 57       	subi	r24, 0x7C	; 124
    2a1a:	9f 4f       	sbci	r25, 0xFF	; 255
    2a1c:	fc 01       	movw	r30, r24
    2a1e:	80 81       	ld	r24, Z
    2a20:	8f 87       	std	Y+15, r24	; 0x0f

	ind.options	= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    2a22:	89 81       	ldd	r24, Y+1	; 0x01
    2a24:	9a 81       	ldd	r25, Y+2	; 0x02
    2a26:	fc 01       	movw	r30, r24
    2a28:	81 85       	ldd	r24, Z+9	; 0x09
    2a2a:	98 2f       	mov	r25, r24
    2a2c:	91 70       	andi	r25, 0x01	; 1
    2a2e:	81 e0       	ldi	r24, 0x01	; 1
    2a30:	99 23       	and	r25, r25
    2a32:	09 f4       	brne	.+2      	; 0x2a36 <nwkRxIndicateDataFrame+0xcc>
    2a34:	80 e0       	ldi	r24, 0x00	; 0
    2a36:	88 2f       	mov	r24, r24
    2a38:	90 e0       	ldi	r25, 0x00	; 0
    2a3a:	9a 87       	std	Y+10, r25	; 0x0a
    2a3c:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
    2a3e:	29 85       	ldd	r18, Y+9	; 0x09
    2a40:	3a 85       	ldd	r19, Y+10	; 0x0a
    2a42:	89 81       	ldd	r24, Y+1	; 0x01
    2a44:	9a 81       	ldd	r25, Y+2	; 0x02
    2a46:	fc 01       	movw	r30, r24
    2a48:	81 85       	ldd	r24, Z+9	; 0x09
    2a4a:	88 2f       	mov	r24, r24
    2a4c:	90 e0       	ldi	r25, 0x00	; 0
    2a4e:	82 70       	andi	r24, 0x02	; 2
    2a50:	99 27       	eor	r25, r25
    2a52:	82 2b       	or	r24, r18
    2a54:	93 2b       	or	r25, r19
    2a56:	9a 87       	std	Y+10, r25	; 0x0a
    2a58:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    2a5a:	29 85       	ldd	r18, Y+9	; 0x09
    2a5c:	3a 85       	ldd	r19, Y+10	; 0x0a
    2a5e:	89 81       	ldd	r24, Y+1	; 0x01
    2a60:	9a 81       	ldd	r25, Y+2	; 0x02
    2a62:	fc 01       	movw	r30, r24
    2a64:	81 85       	ldd	r24, Z+9	; 0x09
    2a66:	84 70       	andi	r24, 0x04	; 4
    2a68:	88 23       	and	r24, r24
    2a6a:	19 f0       	breq	.+6      	; 0x2a72 <nwkRxIndicateDataFrame+0x108>
    2a6c:	80 e2       	ldi	r24, 0x20	; 32
    2a6e:	90 e0       	ldi	r25, 0x00	; 0
    2a70:	02 c0       	rjmp	.+4      	; 0x2a76 <nwkRxIndicateDataFrame+0x10c>
    2a72:	80 e0       	ldi	r24, 0x00	; 0
    2a74:	90 e0       	ldi	r25, 0x00	; 0
    2a76:	82 2b       	or	r24, r18
    2a78:	93 2b       	or	r25, r19
    2a7a:	9a 87       	std	Y+10, r25	; 0x0a
    2a7c:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
    2a7e:	29 85       	ldd	r18, Y+9	; 0x09
    2a80:	3a 85       	ldd	r19, Y+10	; 0x0a
    2a82:	89 81       	ldd	r24, Y+1	; 0x01
    2a84:	9a 81       	ldd	r25, Y+2	; 0x02
    2a86:	fc 01       	movw	r30, r24
    2a88:	81 85       	ldd	r24, Z+9	; 0x09
    2a8a:	88 70       	andi	r24, 0x08	; 8
    2a8c:	88 23       	and	r24, r24
    2a8e:	19 f0       	breq	.+6      	; 0x2a96 <nwkRxIndicateDataFrame+0x12c>
    2a90:	80 e4       	ldi	r24, 0x40	; 64
    2a92:	90 e0       	ldi	r25, 0x00	; 0
    2a94:	02 c0       	rjmp	.+4      	; 0x2a9a <nwkRxIndicateDataFrame+0x130>
    2a96:	80 e0       	ldi	r24, 0x00	; 0
    2a98:	90 e0       	ldi	r25, 0x00	; 0
    2a9a:	82 2b       	or	r24, r18
    2a9c:	93 2b       	or	r25, r19
    2a9e:	9a 87       	std	Y+10, r25	; 0x0a
    2aa0:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.beacon) ? NWK_IND_OPT_BEACON : 0;
    2aa2:	29 85       	ldd	r18, Y+9	; 0x09
    2aa4:	3a 85       	ldd	r19, Y+10	; 0x0a
    2aa6:	89 81       	ldd	r24, Y+1	; 0x01
    2aa8:	9a 81       	ldd	r25, Y+2	; 0x02
    2aaa:	fc 01       	movw	r30, r24
    2aac:	81 85       	ldd	r24, Z+9	; 0x09
    2aae:	80 71       	andi	r24, 0x10	; 16
    2ab0:	88 23       	and	r24, r24
    2ab2:	19 f0       	breq	.+6      	; 0x2aba <nwkRxIndicateDataFrame+0x150>
    2ab4:	80 e8       	ldi	r24, 0x80	; 128
    2ab6:	90 e0       	ldi	r25, 0x00	; 0
    2ab8:	02 c0       	rjmp	.+4      	; 0x2abe <nwkRxIndicateDataFrame+0x154>
    2aba:	80 e0       	ldi	r24, 0x00	; 0
    2abc:	90 e0       	ldi	r25, 0x00	; 0
    2abe:	82 2b       	or	r24, r18
    2ac0:	93 2b       	or	r25, r19
    2ac2:	9a 87       	std	Y+10, r25	; 0x0a
    2ac4:	89 87       	std	Y+9, r24	; 0x09
	ind.options	|= (NWK_BROADCAST_ADDR == header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
    2ac6:	29 85       	ldd	r18, Y+9	; 0x09
    2ac8:	3a 85       	ldd	r19, Y+10	; 0x0a
    2aca:	89 81       	ldd	r24, Y+1	; 0x01
    2acc:	9a 81       	ldd	r25, Y+2	; 0x02
    2ace:	fc 01       	movw	r30, r24
    2ad0:	85 85       	ldd	r24, Z+13	; 0x0d
    2ad2:	96 85       	ldd	r25, Z+14	; 0x0e
    2ad4:	01 96       	adiw	r24, 0x01	; 1
    2ad6:	19 f4       	brne	.+6      	; 0x2ade <nwkRxIndicateDataFrame+0x174>
    2ad8:	84 e0       	ldi	r24, 0x04	; 4
    2ada:	90 e0       	ldi	r25, 0x00	; 0
    2adc:	02 c0       	rjmp	.+4      	; 0x2ae2 <nwkRxIndicateDataFrame+0x178>
    2ade:	80 e0       	ldi	r24, 0x00	; 0
    2ae0:	90 e0       	ldi	r25, 0x00	; 0
    2ae2:	82 2b       	or	r24, r18
    2ae4:	93 2b       	or	r25, r19
    2ae6:	9a 87       	std	Y+10, r25	; 0x0a
    2ae8:	89 87       	std	Y+9, r24	; 0x09
	ind.options	|= (header->nwkSrcAddr == header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    2aea:	29 85       	ldd	r18, Y+9	; 0x09
    2aec:	3a 85       	ldd	r19, Y+10	; 0x0a
    2aee:	89 81       	ldd	r24, Y+1	; 0x01
    2af0:	9a 81       	ldd	r25, Y+2	; 0x02
    2af2:	fc 01       	movw	r30, r24
    2af4:	43 85       	ldd	r20, Z+11	; 0x0b
    2af6:	54 85       	ldd	r21, Z+12	; 0x0c
    2af8:	89 81       	ldd	r24, Y+1	; 0x01
    2afa:	9a 81       	ldd	r25, Y+2	; 0x02
    2afc:	fc 01       	movw	r30, r24
    2afe:	87 81       	ldd	r24, Z+7	; 0x07
    2b00:	90 85       	ldd	r25, Z+8	; 0x08
    2b02:	48 17       	cp	r20, r24
    2b04:	59 07       	cpc	r21, r25
    2b06:	19 f4       	brne	.+6      	; 0x2b0e <nwkRxIndicateDataFrame+0x1a4>
    2b08:	88 e0       	ldi	r24, 0x08	; 8
    2b0a:	90 e0       	ldi	r25, 0x00	; 0
    2b0c:	02 c0       	rjmp	.+4      	; 0x2b12 <nwkRxIndicateDataFrame+0x1a8>
    2b0e:	80 e0       	ldi	r24, 0x00	; 0
    2b10:	90 e0       	ldi	r25, 0x00	; 0
    2b12:	82 2b       	or	r24, r18
    2b14:	93 2b       	or	r25, r19
    2b16:	9a 87       	std	Y+10, r25	; 0x0a
    2b18:	89 87       	std	Y+9, r24	; 0x09
	ind.options	|= (NWK_BROADCAST_PANID == header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    2b1a:	29 85       	ldd	r18, Y+9	; 0x09
    2b1c:	3a 85       	ldd	r19, Y+10	; 0x0a
    2b1e:	89 81       	ldd	r24, Y+1	; 0x01
    2b20:	9a 81       	ldd	r25, Y+2	; 0x02
    2b22:	fc 01       	movw	r30, r24
    2b24:	83 81       	ldd	r24, Z+3	; 0x03
    2b26:	94 81       	ldd	r25, Z+4	; 0x04
    2b28:	01 96       	adiw	r24, 0x01	; 1
    2b2a:	19 f4       	brne	.+6      	; 0x2b32 <nwkRxIndicateDataFrame+0x1c8>
    2b2c:	80 e1       	ldi	r24, 0x10	; 16
    2b2e:	90 e0       	ldi	r25, 0x00	; 0
    2b30:	02 c0       	rjmp	.+4      	; 0x2b36 <nwkRxIndicateDataFrame+0x1cc>
    2b32:	80 e0       	ldi	r24, 0x00	; 0
    2b34:	90 e0       	ldi	r25, 0x00	; 0
    2b36:	82 2b       	or	r24, r18
    2b38:	93 2b       	or	r25, r19
    2b3a:	9a 87       	std	Y+10, r25	; 0x0a
    2b3c:	89 87       	std	Y+9, r24	; 0x09

	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    2b3e:	89 81       	ldd	r24, Y+1	; 0x01
    2b40:	9a 81       	ldd	r25, Y+2	; 0x02
    2b42:	fc 01       	movw	r30, r24
    2b44:	87 85       	ldd	r24, Z+15	; 0x0f
    2b46:	82 95       	swap	r24
    2b48:	8f 70       	andi	r24, 0x0F	; 15
    2b4a:	88 2f       	mov	r24, r24
    2b4c:	90 e0       	ldi	r25, 0x00	; 0
    2b4e:	03 96       	adiw	r24, 0x03	; 3
    2b50:	88 0f       	add	r24, r24
    2b52:	99 1f       	adc	r25, r25
    2b54:	8f 54       	subi	r24, 0x4F	; 79
    2b56:	9e 4e       	sbci	r25, 0xEE	; 238
    2b58:	fc 01       	movw	r30, r24
    2b5a:	20 81       	ld	r18, Z
    2b5c:	31 81       	ldd	r19, Z+1	; 0x01
    2b5e:	ce 01       	movw	r24, r28
    2b60:	03 96       	adiw	r24, 0x03	; 3
    2b62:	f9 01       	movw	r30, r18
    2b64:	09 95       	icall
}
    2b66:	61 96       	adiw	r28, 0x11	; 17
    2b68:	0f b6       	in	r0, 0x3f	; 63
    2b6a:	f8 94       	cli
    2b6c:	de bf       	out	0x3e, r29	; 62
    2b6e:	0f be       	out	0x3f, r0	; 63
    2b70:	cd bf       	out	0x3d, r28	; 61
    2b72:	df 91       	pop	r29
    2b74:	cf 91       	pop	r28
    2b76:	08 95       	ret

00002b78 <nwkRxIndicateBeaconFrame>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxIndicateBeaconFrame(NwkFrame_t *frame)
{
    2b78:	cf 93       	push	r28
    2b7a:	df 93       	push	r29
    2b7c:	cd b7       	in	r28, 0x3d	; 61
    2b7e:	de b7       	in	r29, 0x3e	; 62
    2b80:	61 97       	sbiw	r28, 0x11	; 17
    2b82:	0f b6       	in	r0, 0x3f	; 63
    2b84:	f8 94       	cli
    2b86:	de bf       	out	0x3e, r29	; 62
    2b88:	0f be       	out	0x3f, r0	; 63
    2b8a:	cd bf       	out	0x3d, r28	; 61
    2b8c:	99 8b       	std	Y+17, r25	; 0x11
    2b8e:	88 8b       	std	Y+16, r24	; 0x10
	NwkFrameHeader_t *header = &frame->header;
    2b90:	88 89       	ldd	r24, Y+16	; 0x10
    2b92:	99 89       	ldd	r25, Y+17	; 0x11
    2b94:	02 96       	adiw	r24, 0x02	; 2
    2b96:	9a 83       	std	Y+2, r25	; 0x02
    2b98:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;
	
	frame->state = NWK_RX_STATE_FINISH;
    2b9a:	88 89       	ldd	r24, Y+16	; 0x10
    2b9c:	99 89       	ldd	r25, Y+17	; 0x11
    2b9e:	24 e2       	ldi	r18, 0x24	; 36
    2ba0:	fc 01       	movw	r30, r24
    2ba2:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[0]) {
    2ba4:	80 91 b7 11 	lds	r24, 0x11B7	; 0x8011b7 <nwkIb+0x6>
    2ba8:	90 91 b8 11 	lds	r25, 0x11B8	; 0x8011b8 <nwkIb+0x7>
    2bac:	89 2b       	or	r24, r25
    2bae:	11 f4       	brne	.+4      	; 0x2bb4 <nwkRxIndicateBeaconFrame+0x3c>
	return false;
    2bb0:	80 e0       	ldi	r24, 0x00	; 0
    2bb2:	44 c0       	rjmp	.+136    	; 0x2c3c <nwkRxIndicateBeaconFrame+0xc4>
	}

	ind.srcAddr = frame->beacon.macSrcAddr;
    2bb4:	88 89       	ldd	r24, Y+16	; 0x10
    2bb6:	99 89       	ldd	r25, Y+17	; 0x11
    2bb8:	fc 01       	movw	r30, r24
    2bba:	87 81       	ldd	r24, Z+7	; 0x07
    2bbc:	90 85       	ldd	r25, Z+8	; 0x08
    2bbe:	9c 83       	std	Y+4, r25	; 0x04
    2bc0:	8b 83       	std	Y+3, r24	; 0x03
	ind.dstAddr = frame->beacon.macSrcAddr;
    2bc2:	88 89       	ldd	r24, Y+16	; 0x10
    2bc4:	99 89       	ldd	r25, Y+17	; 0x11
    2bc6:	fc 01       	movw	r30, r24
    2bc8:	87 81       	ldd	r24, Z+7	; 0x07
    2bca:	90 85       	ldd	r25, Z+8	; 0x08
    2bcc:	9e 83       	std	Y+6, r25	; 0x06
    2bce:	8d 83       	std	Y+5, r24	; 0x05
	ind.srcEndpoint = 0;
    2bd0:	1f 82       	std	Y+7, r1	; 0x07
	ind.dstEndpoint = 0;
    2bd2:	18 86       	std	Y+8, r1	; 0x08
	ind.data = frame->payload;
    2bd4:	88 89       	ldd	r24, Y+16	; 0x10
    2bd6:	99 89       	ldd	r25, Y+17	; 0x11
    2bd8:	8f 57       	subi	r24, 0x7F	; 127
    2bda:	9f 4f       	sbci	r25, 0xFF	; 255
    2bdc:	fc 01       	movw	r30, r24
    2bde:	80 81       	ld	r24, Z
    2be0:	91 81       	ldd	r25, Z+1	; 0x01
    2be2:	9c 87       	std	Y+12, r25	; 0x0c
    2be4:	8b 87       	std	Y+11, r24	; 0x0b
	ind.size = nwkFramePayloadSize(frame);
    2be6:	88 89       	ldd	r24, Y+16	; 0x10
    2be8:	99 89       	ldd	r25, Y+17	; 0x11
    2bea:	0e 94 d8 0f 	call	0x1fb0	; 0x1fb0 <nwkFramePayloadSize>
    2bee:	8d 87       	std	Y+13, r24	; 0x0d
	ind.lqi = frame->rx.lqi;
    2bf0:	88 89       	ldd	r24, Y+16	; 0x10
    2bf2:	99 89       	ldd	r25, Y+17	; 0x11
    2bf4:	8d 57       	subi	r24, 0x7D	; 125
    2bf6:	9f 4f       	sbci	r25, 0xFF	; 255
    2bf8:	fc 01       	movw	r30, r24
    2bfa:	80 81       	ld	r24, Z
    2bfc:	8e 87       	std	Y+14, r24	; 0x0e
	ind.rssi = frame->rx.rssi;
    2bfe:	88 89       	ldd	r24, Y+16	; 0x10
    2c00:	99 89       	ldd	r25, Y+17	; 0x11
    2c02:	8c 57       	subi	r24, 0x7C	; 124
    2c04:	9f 4f       	sbci	r25, 0xFF	; 255
    2c06:	fc 01       	movw	r30, r24
    2c08:	80 81       	ld	r24, Z
    2c0a:	8f 87       	std	Y+15, r24	; 0x0f

	ind.options	= NWK_IND_OPT_BEACON;
    2c0c:	80 e8       	ldi	r24, 0x80	; 128
    2c0e:	90 e0       	ldi	r25, 0x00	; 0
    2c10:	9a 87       	std	Y+10, r25	; 0x0a
    2c12:	89 87       	std	Y+9, r24	; 0x09

	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    2c14:	89 81       	ldd	r24, Y+1	; 0x01
    2c16:	9a 81       	ldd	r25, Y+2	; 0x02
    2c18:	fc 01       	movw	r30, r24
    2c1a:	87 85       	ldd	r24, Z+15	; 0x0f
    2c1c:	82 95       	swap	r24
    2c1e:	8f 70       	andi	r24, 0x0F	; 15
    2c20:	88 2f       	mov	r24, r24
    2c22:	90 e0       	ldi	r25, 0x00	; 0
    2c24:	03 96       	adiw	r24, 0x03	; 3
    2c26:	88 0f       	add	r24, r24
    2c28:	99 1f       	adc	r25, r25
    2c2a:	8f 54       	subi	r24, 0x4F	; 79
    2c2c:	9e 4e       	sbci	r25, 0xEE	; 238
    2c2e:	fc 01       	movw	r30, r24
    2c30:	20 81       	ld	r18, Z
    2c32:	31 81       	ldd	r19, Z+1	; 0x01
    2c34:	ce 01       	movw	r24, r28
    2c36:	03 96       	adiw	r24, 0x03	; 3
    2c38:	f9 01       	movw	r30, r18
    2c3a:	09 95       	icall
}
    2c3c:	61 96       	adiw	r28, 0x11	; 17
    2c3e:	0f b6       	in	r0, 0x3f	; 63
    2c40:	f8 94       	cli
    2c42:	de bf       	out	0x3e, r29	; 62
    2c44:	0f be       	out	0x3f, r0	; 63
    2c46:	cd bf       	out	0x3d, r28	; 61
    2c48:	df 91       	pop	r29
    2c4a:	cf 91       	pop	r28
    2c4c:	08 95       	ret

00002c4e <nwkRxIndicateLLBeaconFrame>:


/*************************************************************************//**
*****************************************************************************/
static bool nwkRxIndicateLLBeaconFrame(NwkFrame_t *frame)
{
    2c4e:	cf 93       	push	r28
    2c50:	df 93       	push	r29
    2c52:	cd b7       	in	r28, 0x3d	; 61
    2c54:	de b7       	in	r29, 0x3e	; 62
    2c56:	2f 97       	sbiw	r28, 0x0f	; 15
    2c58:	0f b6       	in	r0, 0x3f	; 63
    2c5a:	f8 94       	cli
    2c5c:	de bf       	out	0x3e, r29	; 62
    2c5e:	0f be       	out	0x3f, r0	; 63
    2c60:	cd bf       	out	0x3d, r28	; 61
    2c62:	9f 87       	std	Y+15, r25	; 0x0f
    2c64:	8e 87       	std	Y+14, r24	; 0x0e
	NWK_DataInd_t ind;

	frame->state = NWK_RX_STATE_FINISH;
    2c66:	8e 85       	ldd	r24, Y+14	; 0x0e
    2c68:	9f 85       	ldd	r25, Y+15	; 0x0f
    2c6a:	24 e2       	ldi	r18, 0x24	; 36
    2c6c:	fc 01       	movw	r30, r24
    2c6e:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[APP_BEACON_ENDPOINT]) {
    2c70:	80 91 b7 11 	lds	r24, 0x11B7	; 0x8011b7 <nwkIb+0x6>
    2c74:	90 91 b8 11 	lds	r25, 0x11B8	; 0x8011b8 <nwkIb+0x7>
    2c78:	89 2b       	or	r24, r25
    2c7a:	11 f4       	brne	.+4      	; 0x2c80 <nwkRxIndicateLLBeaconFrame+0x32>
	return false;
    2c7c:	80 e0       	ldi	r24, 0x00	; 0
    2c7e:	2a c0       	rjmp	.+84     	; 0x2cd4 <nwkRxIndicateLLBeaconFrame+0x86>
	}
	/* this informations are not received in a LLDN Beacon as they are in standart 802.15.4
	 * all data informatino handle must be done by user 
	 */
	ind.srcAddr = 0;
    2c80:	1a 82       	std	Y+2, r1	; 0x02
    2c82:	19 82       	std	Y+1, r1	; 0x01
	ind.dstAddr = 0;
    2c84:	1c 82       	std	Y+4, r1	; 0x04
    2c86:	1b 82       	std	Y+3, r1	; 0x03
	ind.srcEndpoint = 0;
    2c88:	1d 82       	std	Y+5, r1	; 0x05
	ind.dstEndpoint = 0;
    2c8a:	1e 82       	std	Y+6, r1	; 0x06
	
	ind.data = &frame->LLbeacon;
    2c8c:	8e 85       	ldd	r24, Y+14	; 0x0e
    2c8e:	9f 85       	ldd	r25, Y+15	; 0x0f
    2c90:	02 96       	adiw	r24, 0x02	; 2
    2c92:	9a 87       	std	Y+10, r25	; 0x0a
    2c94:	89 87       	std	Y+9, r24	; 0x09
	ind.size = nwkFramePayloadSize(frame);
    2c96:	8e 85       	ldd	r24, Y+14	; 0x0e
    2c98:	9f 85       	ldd	r25, Y+15	; 0x0f
    2c9a:	0e 94 d8 0f 	call	0x1fb0	; 0x1fb0 <nwkFramePayloadSize>
    2c9e:	8b 87       	std	Y+11, r24	; 0x0b
	ind.lqi = frame->rx.lqi;
    2ca0:	8e 85       	ldd	r24, Y+14	; 0x0e
    2ca2:	9f 85       	ldd	r25, Y+15	; 0x0f
    2ca4:	8d 57       	subi	r24, 0x7D	; 125
    2ca6:	9f 4f       	sbci	r25, 0xFF	; 255
    2ca8:	fc 01       	movw	r30, r24
    2caa:	80 81       	ld	r24, Z
    2cac:	8c 87       	std	Y+12, r24	; 0x0c
	ind.rssi = frame->rx.rssi;
    2cae:	8e 85       	ldd	r24, Y+14	; 0x0e
    2cb0:	9f 85       	ldd	r25, Y+15	; 0x0f
    2cb2:	8c 57       	subi	r24, 0x7C	; 124
    2cb4:	9f 4f       	sbci	r25, 0xFF	; 255
    2cb6:	fc 01       	movw	r30, r24
    2cb8:	80 81       	ld	r24, Z
    2cba:	8d 87       	std	Y+13, r24	; 0x0d

	ind.options	= NWK_IND_OPT_LLDN_BEACON;
    2cbc:	80 e0       	ldi	r24, 0x00	; 0
    2cbe:	91 e0       	ldi	r25, 0x01	; 1
    2cc0:	98 87       	std	Y+8, r25	; 0x08
    2cc2:	8f 83       	std	Y+7, r24	; 0x07


	return nwkIb.endpoint[APP_BEACON_ENDPOINT](&ind);
    2cc4:	20 91 b7 11 	lds	r18, 0x11B7	; 0x8011b7 <nwkIb+0x6>
    2cc8:	30 91 b8 11 	lds	r19, 0x11B8	; 0x8011b8 <nwkIb+0x7>
    2ccc:	ce 01       	movw	r24, r28
    2cce:	01 96       	adiw	r24, 0x01	; 1
    2cd0:	f9 01       	movw	r30, r18
    2cd2:	09 95       	icall
}
    2cd4:	2f 96       	adiw	r28, 0x0f	; 15
    2cd6:	0f b6       	in	r0, 0x3f	; 63
    2cd8:	f8 94       	cli
    2cda:	de bf       	out	0x3e, r29	; 62
    2cdc:	0f be       	out	0x3f, r0	; 63
    2cde:	cd bf       	out	0x3d, r28	; 61
    2ce0:	df 91       	pop	r29
    2ce2:	cf 91       	pop	r28
    2ce4:	08 95       	ret

00002ce6 <nwkRxIndicateLLCommandFrame>:

static bool nwkRxIndicateLLCommandFrame(NwkFrame_t *frame)
{
    2ce6:	cf 93       	push	r28
    2ce8:	df 93       	push	r29
    2cea:	cd b7       	in	r28, 0x3d	; 61
    2cec:	de b7       	in	r29, 0x3e	; 62
    2cee:	61 97       	sbiw	r28, 0x11	; 17
    2cf0:	0f b6       	in	r0, 0x3f	; 63
    2cf2:	f8 94       	cli
    2cf4:	de bf       	out	0x3e, r29	; 62
    2cf6:	0f be       	out	0x3f, r0	; 63
    2cf8:	cd bf       	out	0x3d, r28	; 61
    2cfa:	99 8b       	std	Y+17, r25	; 0x11
    2cfc:	88 8b       	std	Y+16, r24	; 0x10
	
	
	NwkFrameGeneralHeaderLLDN_t *header = &frame->LLgeneral;
    2cfe:	88 89       	ldd	r24, Y+16	; 0x10
    2d00:	99 89       	ldd	r25, Y+17	; 0x11
    2d02:	02 96       	adiw	r24, 0x02	; 2
    2d04:	9a 83       	std	Y+2, r25	; 0x02
    2d06:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;

	frame->state = NWK_RX_STATE_FINISH;
    2d08:	88 89       	ldd	r24, Y+16	; 0x10
    2d0a:	99 89       	ldd	r25, Y+17	; 0x11
    2d0c:	24 e2       	ldi	r18, 0x24	; 36
    2d0e:	fc 01       	movw	r30, r24
    2d10:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[APP_COMMAND_ENDPOINT]) {
    2d12:	80 91 bd 11 	lds	r24, 0x11BD	; 0x8011bd <nwkIb+0xc>
    2d16:	90 91 be 11 	lds	r25, 0x11BE	; 0x8011be <nwkIb+0xd>
    2d1a:	89 2b       	or	r24, r25
    2d1c:	11 f4       	brne	.+4      	; 0x2d22 <nwkRxIndicateLLCommandFrame+0x3c>
	return false;
    2d1e:	80 e0       	ldi	r24, 0x00	; 0
    2d20:	2e c0       	rjmp	.+92     	; 0x2d7e <nwkRxIndicateLLCommandFrame+0x98>
	}
	
	/* this informations are not received in a LLDN Command as they are in standart 802.15.4
	 * all data informatino handle must be done by user 
	 */
	ind.srcAddr = 0;
    2d22:	1c 82       	std	Y+4, r1	; 0x04
    2d24:	1b 82       	std	Y+3, r1	; 0x03
	ind.dstAddr = 0;
    2d26:	1e 82       	std	Y+6, r1	; 0x06
    2d28:	1d 82       	std	Y+5, r1	; 0x05
	ind.srcEndpoint = 0;
    2d2a:	1f 82       	std	Y+7, r1	; 0x07
	ind.dstEndpoint = 0;
    2d2c:	18 86       	std	Y+8, r1	; 0x08
	

	ind.data = frame->payload;
    2d2e:	88 89       	ldd	r24, Y+16	; 0x10
    2d30:	99 89       	ldd	r25, Y+17	; 0x11
    2d32:	8f 57       	subi	r24, 0x7F	; 127
    2d34:	9f 4f       	sbci	r25, 0xFF	; 255
    2d36:	fc 01       	movw	r30, r24
    2d38:	80 81       	ld	r24, Z
    2d3a:	91 81       	ldd	r25, Z+1	; 0x01
    2d3c:	9c 87       	std	Y+12, r25	; 0x0c
    2d3e:	8b 87       	std	Y+11, r24	; 0x0b
	
	ind.size = nwkFramePayloadSize(frame);
    2d40:	88 89       	ldd	r24, Y+16	; 0x10
    2d42:	99 89       	ldd	r25, Y+17	; 0x11
    2d44:	0e 94 d8 0f 	call	0x1fb0	; 0x1fb0 <nwkFramePayloadSize>
    2d48:	8d 87       	std	Y+13, r24	; 0x0d
	ind.lqi = frame->rx.lqi;
    2d4a:	88 89       	ldd	r24, Y+16	; 0x10
    2d4c:	99 89       	ldd	r25, Y+17	; 0x11
    2d4e:	8d 57       	subi	r24, 0x7D	; 125
    2d50:	9f 4f       	sbci	r25, 0xFF	; 255
    2d52:	fc 01       	movw	r30, r24
    2d54:	80 81       	ld	r24, Z
    2d56:	8e 87       	std	Y+14, r24	; 0x0e
	ind.rssi = frame->rx.rssi;
    2d58:	88 89       	ldd	r24, Y+16	; 0x10
    2d5a:	99 89       	ldd	r25, Y+17	; 0x11
    2d5c:	8c 57       	subi	r24, 0x7C	; 124
    2d5e:	9f 4f       	sbci	r25, 0xFF	; 255
    2d60:	fc 01       	movw	r30, r24
    2d62:	80 81       	ld	r24, Z
    2d64:	8f 87       	std	Y+15, r24	; 0x0f

	ind.options	= NWK_IND_OPT_LLDN_MACCOMMAND;
    2d66:	80 e0       	ldi	r24, 0x00	; 0
    2d68:	92 e0       	ldi	r25, 0x02	; 2
    2d6a:	9a 87       	std	Y+10, r25	; 0x0a
    2d6c:	89 87       	std	Y+9, r24	; 0x09
	
	return nwkIb.endpoint[APP_COMMAND_ENDPOINT](&ind);
    2d6e:	20 91 bd 11 	lds	r18, 0x11BD	; 0x8011bd <nwkIb+0xc>
    2d72:	30 91 be 11 	lds	r19, 0x11BE	; 0x8011be <nwkIb+0xd>
    2d76:	ce 01       	movw	r24, r28
    2d78:	03 96       	adiw	r24, 0x03	; 3
    2d7a:	f9 01       	movw	r30, r18
    2d7c:	09 95       	icall
}
    2d7e:	61 96       	adiw	r28, 0x11	; 17
    2d80:	0f b6       	in	r0, 0x3f	; 63
    2d82:	f8 94       	cli
    2d84:	de bf       	out	0x3e, r29	; 62
    2d86:	0f be       	out	0x3f, r0	; 63
    2d88:	cd bf       	out	0x3d, r28	; 61
    2d8a:	df 91       	pop	r29
    2d8c:	cf 91       	pop	r28
    2d8e:	08 95       	ret

00002d90 <nwkRxIndicateLLDataFrame>:

static bool nwkRxIndicateLLDataFrame(NwkFrame_t *frame)
{		
    2d90:	cf 93       	push	r28
    2d92:	df 93       	push	r29
    2d94:	cd b7       	in	r28, 0x3d	; 61
    2d96:	de b7       	in	r29, 0x3e	; 62
    2d98:	61 97       	sbiw	r28, 0x11	; 17
    2d9a:	0f b6       	in	r0, 0x3f	; 63
    2d9c:	f8 94       	cli
    2d9e:	de bf       	out	0x3e, r29	; 62
    2da0:	0f be       	out	0x3f, r0	; 63
    2da2:	cd bf       	out	0x3d, r28	; 61
    2da4:	99 8b       	std	Y+17, r25	; 0x11
    2da6:	88 8b       	std	Y+16, r24	; 0x10
	NwkFrameGeneralHeaderLLDN_t *header = &frame->LLgeneral;
    2da8:	88 89       	ldd	r24, Y+16	; 0x10
    2daa:	99 89       	ldd	r25, Y+17	; 0x11
    2dac:	02 96       	adiw	r24, 0x02	; 2
    2dae:	9a 83       	std	Y+2, r25	; 0x02
    2db0:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;

	frame->state = NWK_RX_STATE_FINISH;
    2db2:	88 89       	ldd	r24, Y+16	; 0x10
    2db4:	99 89       	ldd	r25, Y+17	; 0x11
    2db6:	24 e2       	ldi	r18, 0x24	; 36
    2db8:	fc 01       	movw	r30, r24
    2dba:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[APP_DATA_ENDPOINT]) {
    2dbc:	80 91 b9 11 	lds	r24, 0x11B9	; 0x8011b9 <nwkIb+0x8>
    2dc0:	90 91 ba 11 	lds	r25, 0x11BA	; 0x8011ba <nwkIb+0x9>
    2dc4:	89 2b       	or	r24, r25
    2dc6:	11 f4       	brne	.+4      	; 0x2dcc <nwkRxIndicateLLDataFrame+0x3c>
	return false;
    2dc8:	80 e0       	ldi	r24, 0x00	; 0
    2dca:	2e c0       	rjmp	.+92     	; 0x2e28 <nwkRxIndicateLLDataFrame+0x98>
	}
	
	/* this informations are not received in a LLDN Command as they are in standart 802.15.4
	 * all data informatino handle must be done by user 
	 */
	ind.srcAddr = 0;
    2dcc:	1c 82       	std	Y+4, r1	; 0x04
    2dce:	1b 82       	std	Y+3, r1	; 0x03
	ind.dstAddr = 0;
    2dd0:	1e 82       	std	Y+6, r1	; 0x06
    2dd2:	1d 82       	std	Y+5, r1	; 0x05
	ind.srcEndpoint = 0;
    2dd4:	1f 82       	std	Y+7, r1	; 0x07
	ind.dstEndpoint = 0;
    2dd6:	18 86       	std	Y+8, r1	; 0x08
	

	ind.data = frame->payload;
    2dd8:	88 89       	ldd	r24, Y+16	; 0x10
    2dda:	99 89       	ldd	r25, Y+17	; 0x11
    2ddc:	8f 57       	subi	r24, 0x7F	; 127
    2dde:	9f 4f       	sbci	r25, 0xFF	; 255
    2de0:	fc 01       	movw	r30, r24
    2de2:	80 81       	ld	r24, Z
    2de4:	91 81       	ldd	r25, Z+1	; 0x01
    2de6:	9c 87       	std	Y+12, r25	; 0x0c
    2de8:	8b 87       	std	Y+11, r24	; 0x0b
	
	ind.size = nwkFramePayloadSize(frame);
    2dea:	88 89       	ldd	r24, Y+16	; 0x10
    2dec:	99 89       	ldd	r25, Y+17	; 0x11
    2dee:	0e 94 d8 0f 	call	0x1fb0	; 0x1fb0 <nwkFramePayloadSize>
    2df2:	8d 87       	std	Y+13, r24	; 0x0d
	ind.lqi = frame->rx.lqi;
    2df4:	88 89       	ldd	r24, Y+16	; 0x10
    2df6:	99 89       	ldd	r25, Y+17	; 0x11
    2df8:	8d 57       	subi	r24, 0x7D	; 125
    2dfa:	9f 4f       	sbci	r25, 0xFF	; 255
    2dfc:	fc 01       	movw	r30, r24
    2dfe:	80 81       	ld	r24, Z
    2e00:	8e 87       	std	Y+14, r24	; 0x0e
	ind.rssi = frame->rx.rssi;
    2e02:	88 89       	ldd	r24, Y+16	; 0x10
    2e04:	99 89       	ldd	r25, Y+17	; 0x11
    2e06:	8c 57       	subi	r24, 0x7C	; 124
    2e08:	9f 4f       	sbci	r25, 0xFF	; 255
    2e0a:	fc 01       	movw	r30, r24
    2e0c:	80 81       	ld	r24, Z
    2e0e:	8f 87       	std	Y+15, r24	; 0x0f

	ind.options	= NWK_IND_OPT_LLDN_DATA;
    2e10:	80 e0       	ldi	r24, 0x00	; 0
    2e12:	94 e0       	ldi	r25, 0x04	; 4
    2e14:	9a 87       	std	Y+10, r25	; 0x0a
    2e16:	89 87       	std	Y+9, r24	; 0x09
	
	return nwkIb.endpoint[APP_DATA_ENDPOINT](&ind);
    2e18:	20 91 b9 11 	lds	r18, 0x11B9	; 0x8011b9 <nwkIb+0x8>
    2e1c:	30 91 ba 11 	lds	r19, 0x11BA	; 0x8011ba <nwkIb+0x9>
    2e20:	ce 01       	movw	r24, r28
    2e22:	03 96       	adiw	r24, 0x03	; 3
    2e24:	f9 01       	movw	r30, r18
    2e26:	09 95       	icall
}
    2e28:	61 96       	adiw	r28, 0x11	; 17
    2e2a:	0f b6       	in	r0, 0x3f	; 63
    2e2c:	f8 94       	cli
    2e2e:	de bf       	out	0x3e, r29	; 62
    2e30:	0f be       	out	0x3f, r0	; 63
    2e32:	cd bf       	out	0x3d, r28	; 61
    2e34:	df 91       	pop	r29
    2e36:	cf 91       	pop	r28
    2e38:	08 95       	ret

00002e3a <nwkRxIndicateLLACKFrame>:

static bool nwkRxIndicateLLACKFrame(NwkFrame_t *frame)
{
    2e3a:	cf 93       	push	r28
    2e3c:	df 93       	push	r29
    2e3e:	cd b7       	in	r28, 0x3d	; 61
    2e40:	de b7       	in	r29, 0x3e	; 62
    2e42:	61 97       	sbiw	r28, 0x11	; 17
    2e44:	0f b6       	in	r0, 0x3f	; 63
    2e46:	f8 94       	cli
    2e48:	de bf       	out	0x3e, r29	; 62
    2e4a:	0f be       	out	0x3f, r0	; 63
    2e4c:	cd bf       	out	0x3d, r28	; 61
    2e4e:	99 8b       	std	Y+17, r25	; 0x11
    2e50:	88 8b       	std	Y+16, r24	; 0x10
	
		NwkFrameGeneralHeaderLLDN_t *header = &frame->LLgeneral;
    2e52:	88 89       	ldd	r24, Y+16	; 0x10
    2e54:	99 89       	ldd	r25, Y+17	; 0x11
    2e56:	02 96       	adiw	r24, 0x02	; 2
    2e58:	9a 83       	std	Y+2, r25	; 0x02
    2e5a:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;

	frame->state = NWK_RX_STATE_FINISH;
    2e5c:	88 89       	ldd	r24, Y+16	; 0x10
    2e5e:	99 89       	ldd	r25, Y+17	; 0x11
    2e60:	24 e2       	ldi	r18, 0x24	; 36
    2e62:	fc 01       	movw	r30, r24
    2e64:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[APP_ACK_ENDPOINT]) {
    2e66:	80 91 bf 11 	lds	r24, 0x11BF	; 0x8011bf <nwkIb+0xe>
    2e6a:	90 91 c0 11 	lds	r25, 0x11C0	; 0x8011c0 <nwkIb+0xf>
    2e6e:	89 2b       	or	r24, r25
    2e70:	11 f4       	brne	.+4      	; 0x2e76 <nwkRxIndicateLLACKFrame+0x3c>
	return false;
    2e72:	80 e0       	ldi	r24, 0x00	; 0
    2e74:	2e c0       	rjmp	.+92     	; 0x2ed2 <nwkRxIndicateLLACKFrame+0x98>
	
	/* 
	 * this informations are not received in a LLDN Command as they are in standart 802.15.4
	 * all data informatino handle must be done by user 
	 */
	ind.srcAddr = 0;
    2e76:	1c 82       	std	Y+4, r1	; 0x04
    2e78:	1b 82       	std	Y+3, r1	; 0x03
	ind.dstAddr = 0;
    2e7a:	1e 82       	std	Y+6, r1	; 0x06
    2e7c:	1d 82       	std	Y+5, r1	; 0x05
	ind.srcEndpoint = 0;
    2e7e:	1f 82       	std	Y+7, r1	; 0x07
	ind.dstEndpoint = 0;
    2e80:	18 86       	std	Y+8, r1	; 0x08

	ind.data =  frame->payload;
    2e82:	88 89       	ldd	r24, Y+16	; 0x10
    2e84:	99 89       	ldd	r25, Y+17	; 0x11
    2e86:	8f 57       	subi	r24, 0x7F	; 127
    2e88:	9f 4f       	sbci	r25, 0xFF	; 255
    2e8a:	fc 01       	movw	r30, r24
    2e8c:	80 81       	ld	r24, Z
    2e8e:	91 81       	ldd	r25, Z+1	; 0x01
    2e90:	9c 87       	std	Y+12, r25	; 0x0c
    2e92:	8b 87       	std	Y+11, r24	; 0x0b
	ind.size = nwkFramePayloadSize(frame);
    2e94:	88 89       	ldd	r24, Y+16	; 0x10
    2e96:	99 89       	ldd	r25, Y+17	; 0x11
    2e98:	0e 94 d8 0f 	call	0x1fb0	; 0x1fb0 <nwkFramePayloadSize>
    2e9c:	8d 87       	std	Y+13, r24	; 0x0d
	ind.lqi = frame->rx.lqi;
    2e9e:	88 89       	ldd	r24, Y+16	; 0x10
    2ea0:	99 89       	ldd	r25, Y+17	; 0x11
    2ea2:	8d 57       	subi	r24, 0x7D	; 125
    2ea4:	9f 4f       	sbci	r25, 0xFF	; 255
    2ea6:	fc 01       	movw	r30, r24
    2ea8:	80 81       	ld	r24, Z
    2eaa:	8e 87       	std	Y+14, r24	; 0x0e
	ind.rssi = frame->rx.rssi;
    2eac:	88 89       	ldd	r24, Y+16	; 0x10
    2eae:	99 89       	ldd	r25, Y+17	; 0x11
    2eb0:	8c 57       	subi	r24, 0x7C	; 124
    2eb2:	9f 4f       	sbci	r25, 0xFF	; 255
    2eb4:	fc 01       	movw	r30, r24
    2eb6:	80 81       	ld	r24, Z
    2eb8:	8f 87       	std	Y+15, r24	; 0x0f

	ind.options	= NWK_OPT_LLDN_ACK;
    2eba:	80 e0       	ldi	r24, 0x00	; 0
    2ebc:	90 e4       	ldi	r25, 0x40	; 64
    2ebe:	9a 87       	std	Y+10, r25	; 0x0a
    2ec0:	89 87       	std	Y+9, r24	; 0x09

	return nwkIb.endpoint[APP_ACK_ENDPOINT](&ind);
    2ec2:	20 91 bf 11 	lds	r18, 0x11BF	; 0x8011bf <nwkIb+0xe>
    2ec6:	30 91 c0 11 	lds	r19, 0x11C0	; 0x8011c0 <nwkIb+0xf>
    2eca:	ce 01       	movw	r24, r28
    2ecc:	03 96       	adiw	r24, 0x03	; 3
    2ece:	f9 01       	movw	r30, r18
    2ed0:	09 95       	icall
}
    2ed2:	61 96       	adiw	r28, 0x11	; 17
    2ed4:	0f b6       	in	r0, 0x3f	; 63
    2ed6:	f8 94       	cli
    2ed8:	de bf       	out	0x3e, r29	; 62
    2eda:	0f be       	out	0x3f, r0	; 63
    2edc:	cd bf       	out	0x3d, r28	; 61
    2ede:	df 91       	pop	r29
    2ee0:	cf 91       	pop	r28
    2ee2:	08 95       	ret

00002ee4 <nwkRxHandleIndication>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRxHandleIndication(NwkFrame_t *frame)
{
    2ee4:	cf 93       	push	r28
    2ee6:	df 93       	push	r29
    2ee8:	00 d0       	rcall	.+0      	; 0x2eea <nwkRxHandleIndication+0x6>
    2eea:	1f 92       	push	r1
    2eec:	cd b7       	in	r28, 0x3d	; 61
    2eee:	de b7       	in	r29, 0x3e	; 62
    2ef0:	9b 83       	std	Y+3, r25	; 0x03
    2ef2:	8a 83       	std	Y+2, r24	; 0x02
	bool ack;

	nwkRxAckControl = 0;
    2ef4:	10 92 f4 0e 	sts	0x0EF4, r1	; 0x800ef4 <nwkRxAckControl>
	ack = nwkRxIndicateDataFrame(frame);
    2ef8:	8a 81       	ldd	r24, Y+2	; 0x02
    2efa:	9b 81       	ldd	r25, Y+3	; 0x03
    2efc:	0e 94 b5 14 	call	0x296a	; 0x296a <nwkRxIndicateDataFrame>
    2f00:	89 83       	std	Y+1, r24	; 0x01

	if (0 == frame->header.nwkFcf.ackRequest) {
    2f02:	8a 81       	ldd	r24, Y+2	; 0x02
    2f04:	9b 81       	ldd	r25, Y+3	; 0x03
    2f06:	fc 01       	movw	r30, r24
    2f08:	83 85       	ldd	r24, Z+11	; 0x0b
    2f0a:	81 70       	andi	r24, 0x01	; 1
    2f0c:	88 23       	and	r24, r24
    2f0e:	09 f4       	brne	.+2      	; 0x2f12 <nwkRxHandleIndication+0x2e>
		ack = false;
    2f10:	19 82       	std	Y+1, r1	; 0x01
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    2f12:	8a 81       	ldd	r24, Y+2	; 0x02
    2f14:	9b 81       	ldd	r25, Y+3	; 0x03
    2f16:	fc 01       	movw	r30, r24
    2f18:	87 81       	ldd	r24, Z+7	; 0x07
    2f1a:	90 85       	ldd	r25, Z+8	; 0x08
    2f1c:	01 96       	adiw	r24, 0x01	; 1
    2f1e:	a9 f4       	brne	.+42     	; 0x2f4a <nwkRxHandleIndication+0x66>
			nwkIb.addr == frame->header.nwkDstAddr &&
    2f20:	20 91 b1 11 	lds	r18, 0x11B1	; 0x8011b1 <nwkIb>
    2f24:	30 91 b2 11 	lds	r19, 0x11B2	; 0x8011b2 <nwkIb+0x1>
    2f28:	8a 81       	ldd	r24, Y+2	; 0x02
    2f2a:	9b 81       	ldd	r25, Y+3	; 0x03
    2f2c:	fc 01       	movw	r30, r24
    2f2e:	87 85       	ldd	r24, Z+15	; 0x0f
    2f30:	90 89       	ldd	r25, Z+16	; 0x10

	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    2f32:	28 17       	cp	r18, r24
    2f34:	39 07       	cpc	r19, r25
    2f36:	49 f4       	brne	.+18     	; 0x2f4a <nwkRxHandleIndication+0x66>
			nwkIb.addr == frame->header.nwkDstAddr &&
			0 == frame->header.nwkFcf.multicast) {
    2f38:	8a 81       	ldd	r24, Y+2	; 0x02
    2f3a:	9b 81       	ldd	r25, Y+3	; 0x03
    2f3c:	fc 01       	movw	r30, r24
    2f3e:	83 85       	ldd	r24, Z+11	; 0x0b
    2f40:	88 70       	andi	r24, 0x08	; 8
	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
			nwkIb.addr == frame->header.nwkDstAddr &&
    2f42:	88 23       	and	r24, r24
    2f44:	11 f4       	brne	.+4      	; 0x2f4a <nwkRxHandleIndication+0x66>
			0 == frame->header.nwkFcf.multicast) {
		ack = true;
    2f46:	81 e0       	ldi	r24, 0x01	; 1
    2f48:	89 83       	std	Y+1, r24	; 0x01
	}

	if (NWK_BROADCAST_PANID == frame->header.macDstPanId) {
    2f4a:	8a 81       	ldd	r24, Y+2	; 0x02
    2f4c:	9b 81       	ldd	r25, Y+3	; 0x03
    2f4e:	fc 01       	movw	r30, r24
    2f50:	85 81       	ldd	r24, Z+5	; 0x05
    2f52:	96 81       	ldd	r25, Z+6	; 0x06
    2f54:	01 96       	adiw	r24, 0x01	; 1
    2f56:	09 f4       	brne	.+2      	; 0x2f5a <nwkRxHandleIndication+0x76>
		ack = false;
    2f58:	19 82       	std	Y+1, r1	; 0x01
	}

	if (NWK_BROADCAST_ADDR == nwkIb.addr) {
    2f5a:	80 91 b1 11 	lds	r24, 0x11B1	; 0x8011b1 <nwkIb>
    2f5e:	90 91 b2 11 	lds	r25, 0x11B2	; 0x8011b2 <nwkIb+0x1>
    2f62:	01 96       	adiw	r24, 0x01	; 1
    2f64:	09 f4       	brne	.+2      	; 0x2f68 <nwkRxHandleIndication+0x84>
		ack = false;
    2f66:	19 82       	std	Y+1, r1	; 0x01
	}

	if (ack) {
    2f68:	89 81       	ldd	r24, Y+1	; 0x01
    2f6a:	88 23       	and	r24, r24
    2f6c:	21 f0       	breq	.+8      	; 0x2f76 <nwkRxHandleIndication+0x92>
		nwkRxSendAck(frame);
    2f6e:	8a 81       	ldd	r24, Y+2	; 0x02
    2f70:	9b 81       	ldd	r25, Y+3	; 0x03
    2f72:	0e 94 6d 11 	call	0x22da	; 0x22da <nwkRxSendAck>
	}

	frame->state = NWK_RX_STATE_FINISH;
    2f76:	8a 81       	ldd	r24, Y+2	; 0x02
    2f78:	9b 81       	ldd	r25, Y+3	; 0x03
    2f7a:	24 e2       	ldi	r18, 0x24	; 36
    2f7c:	fc 01       	movw	r30, r24
    2f7e:	20 83       	st	Z, r18
}
    2f80:	00 00       	nop
    2f82:	0f 90       	pop	r0
    2f84:	0f 90       	pop	r0
    2f86:	0f 90       	pop	r0
    2f88:	df 91       	pop	r29
    2f8a:	cf 91       	pop	r28
    2f8c:	08 95       	ret

00002f8e <nwkRxTaskHandler>:

/*************************************************************************//**
*  @brief Rx Module task handler
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    2f8e:	cf 93       	push	r28
    2f90:	df 93       	push	r29
    2f92:	00 d0       	rcall	.+0      	; 0x2f94 <nwkRxTaskHandler+0x6>
    2f94:	cd b7       	in	r28, 0x3d	; 61
    2f96:	de b7       	in	r29, 0x3e	; 62
	NwkFrame_t *frame = NULL;
    2f98:	1a 82       	std	Y+2, r1	; 0x02
    2f9a:	19 82       	std	Y+1, r1	; 0x01

	while (NULL != (frame = nwkFrameNext(frame))) {
    2f9c:	3f c0       	rjmp	.+126    	; 0x301c <nwkRxTaskHandler+0x8e>
		switch (frame->state) {
    2f9e:	89 81       	ldd	r24, Y+1	; 0x01
    2fa0:	9a 81       	ldd	r25, Y+2	; 0x02
    2fa2:	fc 01       	movw	r30, r24
    2fa4:	80 81       	ld	r24, Z
    2fa6:	88 2f       	mov	r24, r24
    2fa8:	90 e0       	ldi	r25, 0x00	; 0
    2faa:	09 2e       	mov	r0, r25
    2fac:	00 0c       	add	r0, r0
    2fae:	aa 0b       	sbc	r26, r26
    2fb0:	bb 0b       	sbc	r27, r27
    2fb2:	40 e2       	ldi	r20, 0x20	; 32
    2fb4:	50 e0       	ldi	r21, 0x00	; 0
    2fb6:	29 e0       	ldi	r18, 0x09	; 9
    2fb8:	30 e0       	ldi	r19, 0x00	; 0
    2fba:	84 1b       	sub	r24, r20
    2fbc:	95 0b       	sbc	r25, r21
    2fbe:	28 17       	cp	r18, r24
    2fc0:	39 07       	cpc	r19, r25
    2fc2:	60 f1       	brcs	.+88     	; 0x301c <nwkRxTaskHandler+0x8e>
    2fc4:	80 57       	subi	r24, 0x70	; 112
    2fc6:	9f 4f       	sbci	r25, 0xFF	; 255
    2fc8:	fc 01       	movw	r30, r24
    2fca:	0c 94 7c 49 	jmp	0x92f8	; 0x92f8 <__tablejump2__>
		case NWK_RX_STATE_RECEIVED:
		{
			nwkRxHandleReceivedFrame(frame);
    2fce:	89 81       	ldd	r24, Y+1	; 0x01
    2fd0:	9a 81       	ldd	r25, Y+2	; 0x02
    2fd2:	0e 94 48 13 	call	0x2690	; 0x2690 <nwkRxHandleReceivedFrame>
		}
		break;
    2fd6:	22 c0       	rjmp	.+68     	; 0x301c <nwkRxTaskHandler+0x8e>
		break;
#endif

		case NWK_RX_STATE_INDICATE:
		{
			nwkRxHandleIndication(frame);
    2fd8:	89 81       	ldd	r24, Y+1	; 0x01
    2fda:	9a 81       	ldd	r25, Y+2	; 0x02
    2fdc:	0e 94 72 17 	call	0x2ee4	; 0x2ee4 <nwkRxHandleIndication>
		}
		break;
    2fe0:	1d c0       	rjmp	.+58     	; 0x301c <nwkRxTaskHandler+0x8e>
		break;
#endif

		case NWK_RX_STATE_FINISH:
		{
			nwkFrameFree(frame);
    2fe2:	89 81       	ldd	r24, Y+1	; 0x01
    2fe4:	9a 81       	ldd	r25, Y+2	; 0x02
    2fe6:	0e 94 c1 0e 	call	0x1d82	; 0x1d82 <nwkFrameFree>
		}
		break;
    2fea:	18 c0       	rjmp	.+48     	; 0x301c <nwkRxTaskHandler+0x8e>

		case NWK_RX_STATE_BEACON:
		{
			nwkRxIndicateBeaconFrame(frame);
    2fec:	89 81       	ldd	r24, Y+1	; 0x01
    2fee:	9a 81       	ldd	r25, Y+2	; 0x02
    2ff0:	0e 94 bc 15 	call	0x2b78	; 0x2b78 <nwkRxIndicateBeaconFrame>
		}
		break;
    2ff4:	13 c0       	rjmp	.+38     	; 0x301c <nwkRxTaskHandler+0x8e>
		
		
		case NWK_RX_STATE_LLBEACON:
		{
			nwkRxIndicateLLBeaconFrame(frame);
    2ff6:	89 81       	ldd	r24, Y+1	; 0x01
    2ff8:	9a 81       	ldd	r25, Y+2	; 0x02
    2ffa:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <nwkRxIndicateLLBeaconFrame>
		}
		break;
    2ffe:	0e c0       	rjmp	.+28     	; 0x301c <nwkRxTaskHandler+0x8e>
		
		case NWK_RX_STATE_LLCOMMAND:
		{
			nwkRxIndicateLLCommandFrame(frame);
    3000:	89 81       	ldd	r24, Y+1	; 0x01
    3002:	9a 81       	ldd	r25, Y+2	; 0x02
    3004:	0e 94 73 16 	call	0x2ce6	; 0x2ce6 <nwkRxIndicateLLCommandFrame>
		}
		break;
    3008:	09 c0       	rjmp	.+18     	; 0x301c <nwkRxTaskHandler+0x8e>
		
		case NWK_RX_STATE_LLDATA:
		{
			nwkRxIndicateLLDataFrame(frame);
    300a:	89 81       	ldd	r24, Y+1	; 0x01
    300c:	9a 81       	ldd	r25, Y+2	; 0x02
    300e:	0e 94 c8 16 	call	0x2d90	; 0x2d90 <nwkRxIndicateLLDataFrame>
		}
		
		case NWK_RX_STATE_LLACKFRAME:
		{
			nwkRxIndicateLLACKFrame(frame);
    3012:	89 81       	ldd	r24, Y+1	; 0x01
    3014:	9a 81       	ldd	r25, Y+2	; 0x02
    3016:	0e 94 1d 17 	call	0x2e3a	; 0x2e3a <nwkRxIndicateLLACKFrame>
		}
		break;
    301a:	00 00       	nop
*****************************************************************************/
void nwkRxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    301c:	89 81       	ldd	r24, Y+1	; 0x01
    301e:	9a 81       	ldd	r25, Y+2	; 0x02
    3020:	0e 94 db 0e 	call	0x1db6	; 0x1db6 <nwkFrameNext>
    3024:	9a 83       	std	Y+2, r25	; 0x02
    3026:	89 83       	std	Y+1, r24	; 0x01
    3028:	89 81       	ldd	r24, Y+1	; 0x01
    302a:	9a 81       	ldd	r25, Y+2	; 0x02
    302c:	89 2b       	or	r24, r25
    302e:	09 f0       	breq	.+2      	; 0x3032 <nwkRxTaskHandler+0xa4>
    3030:	b6 cf       	rjmp	.-148    	; 0x2f9e <nwkRxTaskHandler+0x10>
		}
		break;
		
		}
	}
}
    3032:	00 00       	nop
    3034:	0f 90       	pop	r0
    3036:	0f 90       	pop	r0
    3038:	df 91       	pop	r29
    303a:	cf 91       	pop	r28
    303c:	08 95       	ret

0000303e <nwkTxInit>:

/*************************************************************************//**
*  @brief Initializes the Tx module
*****************************************************************************/
void nwkTxInit(void)
{
    303e:	cf 93       	push	r28
    3040:	df 93       	push	r29
    3042:	cd b7       	in	r28, 0x3d	; 61
    3044:	de b7       	in	r29, 0x3e	; 62
	nwkTxPhyActiveFrame = NULL;
    3046:	10 92 03 0f 	sts	0x0F03, r1	; 0x800f03 <nwkTxPhyActiveFrame+0x1>
    304a:	10 92 02 0f 	sts	0x0F02, r1	; 0x800f02 <nwkTxPhyActiveFrame>

	nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    304e:	82 e3       	ldi	r24, 0x32	; 50
    3050:	90 e0       	ldi	r25, 0x00	; 0
    3052:	a0 e0       	ldi	r26, 0x00	; 0
    3054:	b0 e0       	ldi	r27, 0x00	; 0
    3056:	80 93 0a 0f 	sts	0x0F0A, r24	; 0x800f0a <nwkTxAckWaitTimer+0x6>
    305a:	90 93 0b 0f 	sts	0x0F0B, r25	; 0x800f0b <nwkTxAckWaitTimer+0x7>
    305e:	a0 93 0c 0f 	sts	0x0F0C, r26	; 0x800f0c <nwkTxAckWaitTimer+0x8>
    3062:	b0 93 0d 0f 	sts	0x0F0D, r27	; 0x800f0d <nwkTxAckWaitTimer+0x9>
	nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3066:	10 92 0e 0f 	sts	0x0F0E, r1	; 0x800f0e <nwkTxAckWaitTimer+0xa>
	nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    306a:	8a ed       	ldi	r24, 0xDA	; 218
    306c:	9a e1       	ldi	r25, 0x1A	; 26
    306e:	90 93 10 0f 	sts	0x0F10, r25	; 0x800f10 <nwkTxAckWaitTimer+0xc>
    3072:	80 93 0f 0f 	sts	0x0F0F, r24	; 0x800f0f <nwkTxAckWaitTimer+0xb>

	nwkTxDelayTimer.interval = NWK_TX_DELAY_TIMER_INTERVAL;
    3076:	8a e0       	ldi	r24, 0x0A	; 10
    3078:	90 e0       	ldi	r25, 0x00	; 0
    307a:	a0 e0       	ldi	r26, 0x00	; 0
    307c:	b0 e0       	ldi	r27, 0x00	; 0
    307e:	80 93 17 0f 	sts	0x0F17, r24	; 0x800f17 <nwkTxDelayTimer+0x6>
    3082:	90 93 18 0f 	sts	0x0F18, r25	; 0x800f18 <nwkTxDelayTimer+0x7>
    3086:	a0 93 19 0f 	sts	0x0F19, r26	; 0x800f19 <nwkTxDelayTimer+0x8>
    308a:	b0 93 1a 0f 	sts	0x0F1A, r27	; 0x800f1a <nwkTxDelayTimer+0x9>
	nwkTxDelayTimer.mode = SYS_TIMER_INTERVAL_MODE;
    308e:	10 92 1b 0f 	sts	0x0F1B, r1	; 0x800f1b <nwkTxDelayTimer+0xa>
	nwkTxDelayTimer.handler = nwkTxDelayTimerHandler;
    3092:	84 e4       	ldi	r24, 0x44	; 68
    3094:	9b e1       	ldi	r25, 0x1B	; 27
    3096:	90 93 1d 0f 	sts	0x0F1D, r25	; 0x800f1d <nwkTxDelayTimer+0xc>
    309a:	80 93 1c 0f 	sts	0x0F1C, r24	; 0x800f1c <nwkTxDelayTimer+0xb>
}
    309e:	00 00       	nop
    30a0:	df 91       	pop	r29
    30a2:	cf 91       	pop	r28
    30a4:	08 95       	ret

000030a6 <nwkTxBeaconFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxBeaconFrame(NwkFrame_t *frame)
{
    30a6:	cf 93       	push	r28
    30a8:	df 93       	push	r29
    30aa:	00 d0       	rcall	.+0      	; 0x30ac <nwkTxBeaconFrame+0x6>
    30ac:	00 d0       	rcall	.+0      	; 0x30ae <nwkTxBeaconFrame+0x8>
    30ae:	cd b7       	in	r28, 0x3d	; 61
    30b0:	de b7       	in	r29, 0x3e	; 62
    30b2:	9c 83       	std	Y+4, r25	; 0x04
    30b4:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrameBeaconHeader_t *beacon = &frame->beacon;
    30b6:	8b 81       	ldd	r24, Y+3	; 0x03
    30b8:	9c 81       	ldd	r25, Y+4	; 0x04
    30ba:	02 96       	adiw	r24, 0x02	; 2
    30bc:	9a 83       	std	Y+2, r25	; 0x02
    30be:	89 83       	std	Y+1, r24	; 0x01

	frame->state = NWK_TX_STATE_SEND;
    30c0:	8b 81       	ldd	r24, Y+3	; 0x03
    30c2:	9c 81       	ldd	r25, Y+4	; 0x04
    30c4:	23 e1       	ldi	r18, 0x13	; 19
    30c6:	fc 01       	movw	r30, r24
    30c8:	20 83       	st	Z, r18
	frame->tx.status = NWK_SUCCESS_STATUS;
    30ca:	8b 81       	ldd	r24, Y+3	; 0x03
    30cc:	9c 81       	ldd	r25, Y+4	; 0x04
    30ce:	8d 57       	subi	r24, 0x7D	; 125
    30d0:	9f 4f       	sbci	r25, 0xFF	; 255
    30d2:	fc 01       	movw	r30, r24
    30d4:	10 82       	st	Z, r1
	frame->tx.timeout = 0;
    30d6:	8b 81       	ldd	r24, Y+3	; 0x03
    30d8:	9c 81       	ldd	r25, Y+4	; 0x04
    30da:	8c 57       	subi	r24, 0x7C	; 124
    30dc:	9f 4f       	sbci	r25, 0xFF	; 255
    30de:	fc 01       	movw	r30, r24
    30e0:	11 82       	std	Z+1, r1	; 0x01
    30e2:	10 82       	st	Z, r1

	beacon->macFcf = 0x8000;
    30e4:	89 81       	ldd	r24, Y+1	; 0x01
    30e6:	9a 81       	ldd	r25, Y+2	; 0x02
    30e8:	20 e0       	ldi	r18, 0x00	; 0
    30ea:	30 e8       	ldi	r19, 0x80	; 128
    30ec:	fc 01       	movw	r30, r24
    30ee:	31 83       	std	Z+1, r19	; 0x01
    30f0:	20 83       	st	Z, r18
	beacon->macSeq = ++nwkIb.macSeqNum;
    30f2:	80 91 b6 11 	lds	r24, 0x11B6	; 0x8011b6 <nwkIb+0x5>
    30f6:	8f 5f       	subi	r24, 0xFF	; 255
    30f8:	80 93 b6 11 	sts	0x11B6, r24	; 0x8011b6 <nwkIb+0x5>
    30fc:	20 91 b6 11 	lds	r18, 0x11B6	; 0x8011b6 <nwkIb+0x5>
    3100:	89 81       	ldd	r24, Y+1	; 0x01
    3102:	9a 81       	ldd	r25, Y+2	; 0x02
    3104:	fc 01       	movw	r30, r24
    3106:	22 83       	std	Z+2, r18	; 0x02
	beacon->macSrcPanId = nwkIb.panId;
    3108:	20 91 b3 11 	lds	r18, 0x11B3	; 0x8011b3 <nwkIb+0x2>
    310c:	30 91 b4 11 	lds	r19, 0x11B4	; 0x8011b4 <nwkIb+0x3>
    3110:	89 81       	ldd	r24, Y+1	; 0x01
    3112:	9a 81       	ldd	r25, Y+2	; 0x02
    3114:	fc 01       	movw	r30, r24
    3116:	34 83       	std	Z+4, r19	; 0x04
    3118:	23 83       	std	Z+3, r18	; 0x03
	beacon->macSrcAddr = nwkIb.addr;
    311a:	20 91 b1 11 	lds	r18, 0x11B1	; 0x8011b1 <nwkIb>
    311e:	30 91 b2 11 	lds	r19, 0x11B2	; 0x8011b2 <nwkIb+0x1>
    3122:	89 81       	ldd	r24, Y+1	; 0x01
    3124:	9a 81       	ldd	r25, Y+2	; 0x02
    3126:	fc 01       	movw	r30, r24
    3128:	36 83       	std	Z+6, r19	; 0x06
    312a:	25 83       	std	Z+5, r18	; 0x05
}
    312c:	00 00       	nop
    312e:	0f 90       	pop	r0
    3130:	0f 90       	pop	r0
    3132:	0f 90       	pop	r0
    3134:	0f 90       	pop	r0
    3136:	df 91       	pop	r29
    3138:	cf 91       	pop	r28
    313a:	08 95       	ret

0000313c <nwkTxBeaconFrameLLDN>:


/*************************************************************************//**
*****************************************************************************/
void nwkTxBeaconFrameLLDN(NwkFrame_t *frame)
{
    313c:	cf 93       	push	r28
    313e:	df 93       	push	r29
    3140:	00 d0       	rcall	.+0      	; 0x3142 <nwkTxBeaconFrameLLDN+0x6>
    3142:	00 d0       	rcall	.+0      	; 0x3144 <nwkTxBeaconFrameLLDN+0x8>
    3144:	cd b7       	in	r28, 0x3d	; 61
    3146:	de b7       	in	r29, 0x3e	; 62
    3148:	9c 83       	std	Y+4, r25	; 0x04
    314a:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrameBeaconHeaderLLDN_t *beacon = &frame->LLbeacon;
    314c:	8b 81       	ldd	r24, Y+3	; 0x03
    314e:	9c 81       	ldd	r25, Y+4	; 0x04
    3150:	02 96       	adiw	r24, 0x02	; 2
    3152:	9a 83       	std	Y+2, r25	; 0x02
    3154:	89 83       	std	Y+1, r24	; 0x01
	frame->state = NWK_TX_STATE_SEND;
    3156:	8b 81       	ldd	r24, Y+3	; 0x03
    3158:	9c 81       	ldd	r25, Y+4	; 0x04
    315a:	23 e1       	ldi	r18, 0x13	; 19
    315c:	fc 01       	movw	r30, r24
    315e:	20 83       	st	Z, r18
	frame->tx.status = NWK_SUCCESS_STATUS;
    3160:	8b 81       	ldd	r24, Y+3	; 0x03
    3162:	9c 81       	ldd	r25, Y+4	; 0x04
    3164:	8d 57       	subi	r24, 0x7D	; 125
    3166:	9f 4f       	sbci	r25, 0xFF	; 255
    3168:	fc 01       	movw	r30, r24
    316a:	10 82       	st	Z, r1
	frame->tx.timeout = 0;
    316c:	8b 81       	ldd	r24, Y+3	; 0x03
    316e:	9c 81       	ldd	r25, Y+4	; 0x04
    3170:	8c 57       	subi	r24, 0x7C	; 124
    3172:	9f 4f       	sbci	r25, 0xFF	; 255
    3174:	fc 01       	movw	r30, r24
    3176:	11 82       	std	Z+1, r1	; 0x01
    3178:	10 82       	st	Z, r1
	// beacon->macFcf.FrameType				= 0b100; 	// LLDN type
	// beacon->macFcf.SecurityEnabled 	= 0b1;	// 1 to enable security header and sequence number
	// beacon->macFcf.FrameVersion			= 0b0;	// zero to indicate compatible with IEEE Std 802.15.4.
	// beacon->macFcf.ackRequest				= 0b0;	// zero to indicade no ACK
	// beacon->macFcf.SubFrameType			= 0b00; // Subtype = LL-Beacon
	beacon->macFcf = 0x0c;
    317a:	89 81       	ldd	r24, Y+1	; 0x01
    317c:	9a 81       	ldd	r25, Y+2	; 0x02
    317e:	2c e0       	ldi	r18, 0x0C	; 12
    3180:	fc 01       	movw	r30, r24
    3182:	20 83       	st	Z, r18
	beacon->macSeqNumber = ++nwkIb.macSeqNum;
    3184:	80 91 b6 11 	lds	r24, 0x11B6	; 0x8011b6 <nwkIb+0x5>
    3188:	8f 5f       	subi	r24, 0xFF	; 255
    318a:	80 93 b6 11 	sts	0x11B6, r24	; 0x8011b6 <nwkIb+0x5>
    318e:	20 91 b6 11 	lds	r18, 0x11B6	; 0x8011b6 <nwkIb+0x5>
    3192:	89 81       	ldd	r24, Y+1	; 0x01
    3194:	9a 81       	ldd	r25, Y+2	; 0x02
    3196:	fc 01       	movw	r30, r24
    3198:	21 83       	std	Z+1, r18	; 0x01

	// Auxiliarty Security is not fully implemented, it is only enabled so Sequence Number is present in frame
	beacon->macSecHeader.secLevel	= 0b000;
    319a:	89 81       	ldd	r24, Y+1	; 0x01
    319c:	9a 81       	ldd	r25, Y+2	; 0x02
    319e:	fc 01       	movw	r30, r24
    31a0:	22 81       	ldd	r18, Z+2	; 0x02
    31a2:	28 7f       	andi	r18, 0xF8	; 248
    31a4:	fc 01       	movw	r30, r24
    31a6:	22 83       	std	Z+2, r18	; 0x02
	beacon->macSecHeader.KeyId		= 0b00;
    31a8:	89 81       	ldd	r24, Y+1	; 0x01
    31aa:	9a 81       	ldd	r25, Y+2	; 0x02
    31ac:	fc 01       	movw	r30, r24
    31ae:	22 81       	ldd	r18, Z+2	; 0x02
    31b0:	27 7e       	andi	r18, 0xE7	; 231
    31b2:	fc 01       	movw	r30, r24
    31b4:	22 83       	std	Z+2, r18	; 0x02
	beacon->macSecHeader.countSup	= 0b0;
    31b6:	89 81       	ldd	r24, Y+1	; 0x01
    31b8:	9a 81       	ldd	r25, Y+2	; 0x02
    31ba:	fc 01       	movw	r30, r24
    31bc:	22 81       	ldd	r18, Z+2	; 0x02
    31be:	2f 7d       	andi	r18, 0xDF	; 223
    31c0:	fc 01       	movw	r30, r24
    31c2:	22 83       	std	Z+2, r18	; 0x02
	beacon->macSecHeader.countSize= 0b0;
    31c4:	89 81       	ldd	r24, Y+1	; 0x01
    31c6:	9a 81       	ldd	r25, Y+2	; 0x02
    31c8:	fc 01       	movw	r30, r24
    31ca:	22 81       	ldd	r18, Z+2	; 0x02
    31cc:	2f 7b       	andi	r18, 0xBF	; 191
    31ce:	fc 01       	movw	r30, r24
    31d0:	22 83       	std	Z+2, r18	; 0x02
}
    31d2:	00 00       	nop
    31d4:	0f 90       	pop	r0
    31d6:	0f 90       	pop	r0
    31d8:	0f 90       	pop	r0
    31da:	0f 90       	pop	r0
    31dc:	df 91       	pop	r29
    31de:	cf 91       	pop	r28
    31e0:	08 95       	ret

000031e2 <nwkTxMacCommandFrameLLDN>:

void nwkTxMacCommandFrameLLDN(NwkFrame_t *frame, uint16_t subtype)
{
    31e2:	cf 93       	push	r28
    31e4:	df 93       	push	r29
    31e6:	00 d0       	rcall	.+0      	; 0x31e8 <nwkTxMacCommandFrameLLDN+0x6>
    31e8:	00 d0       	rcall	.+0      	; 0x31ea <nwkTxMacCommandFrameLLDN+0x8>
    31ea:	00 d0       	rcall	.+0      	; 0x31ec <nwkTxMacCommandFrameLLDN+0xa>
    31ec:	cd b7       	in	r28, 0x3d	; 61
    31ee:	de b7       	in	r29, 0x3e	; 62
    31f0:	9c 83       	std	Y+4, r25	; 0x04
    31f2:	8b 83       	std	Y+3, r24	; 0x03
    31f4:	7e 83       	std	Y+6, r23	; 0x06
    31f6:	6d 83       	std	Y+5, r22	; 0x05
	NwkFrameGeneralHeaderLLDN_t *mac_command = &frame->LLgeneral;
    31f8:	8b 81       	ldd	r24, Y+3	; 0x03
    31fa:	9c 81       	ldd	r25, Y+4	; 0x04
    31fc:	02 96       	adiw	r24, 0x02	; 2
    31fe:	9a 83       	std	Y+2, r25	; 0x02
    3200:	89 83       	std	Y+1, r24	; 0x01
	frame->state = NWK_TX_STATE_SEND;
    3202:	8b 81       	ldd	r24, Y+3	; 0x03
    3204:	9c 81       	ldd	r25, Y+4	; 0x04
    3206:	23 e1       	ldi	r18, 0x13	; 19
    3208:	fc 01       	movw	r30, r24
    320a:	20 83       	st	Z, r18
	frame->tx.status = NWK_SUCCESS_STATUS;
    320c:	8b 81       	ldd	r24, Y+3	; 0x03
    320e:	9c 81       	ldd	r25, Y+4	; 0x04
    3210:	8d 57       	subi	r24, 0x7D	; 125
    3212:	9f 4f       	sbci	r25, 0xFF	; 255
    3214:	fc 01       	movw	r30, r24
    3216:	10 82       	st	Z, r1
	frame->tx.timeout = 0;
    3218:	8b 81       	ldd	r24, Y+3	; 0x03
    321a:	9c 81       	ldd	r25, Y+4	; 0x04
    321c:	8c 57       	subi	r24, 0x7C	; 124
    321e:	9f 4f       	sbci	r25, 0xFF	; 255
    3220:	fc 01       	movw	r30, r24
    3222:	11 82       	std	Z+1, r1	; 0x01
    3224:	10 82       	st	Z, r1
	// beacon->macFcf.FrameType					= 0b100; // LLDN type
	// beacon->macFcf.SecurityEnabled 	= 0b1;	// 1 to enable security header and sequence number
	// beacon->macFcf.FrameVersion			= 0b0;	// zero to indicate compatible with IEEE Std 802.15.4.
	// beacon->macFcf.ackRequest				= 0b0;	// zero to indicade no ACK
	// beacon->macFcf.SubFrameType			= 0b11; // Subtype = LL-MAC command
	if (subtype & NWK_OPT_MAC_COMMAND) 		mac_command->macFcf = 0xcc; //LL-MAC Command
    3226:	8d 81       	ldd	r24, Y+5	; 0x05
    3228:	9e 81       	ldd	r25, Y+6	; 0x06
    322a:	99 23       	and	r25, r25
    322c:	34 f4       	brge	.+12     	; 0x323a <nwkTxMacCommandFrameLLDN+0x58>
    322e:	89 81       	ldd	r24, Y+1	; 0x01
    3230:	9a 81       	ldd	r25, Y+2	; 0x02
    3232:	2c ec       	ldi	r18, 0xCC	; 204
    3234:	fc 01       	movw	r30, r24
    3236:	20 83       	st	Z, r18
    3238:	17 c0       	rjmp	.+46     	; 0x3268 <nwkTxMacCommandFrameLLDN+0x86>
	else if (subtype & NWK_OPT_LLDN_DATA)	mac_command->macFcf = 0x4c; //LL-Data
    323a:	8d 81       	ldd	r24, Y+5	; 0x05
    323c:	9e 81       	ldd	r25, Y+6	; 0x06
    323e:	88 27       	eor	r24, r24
    3240:	90 72       	andi	r25, 0x20	; 32
    3242:	89 2b       	or	r24, r25
    3244:	31 f0       	breq	.+12     	; 0x3252 <nwkTxMacCommandFrameLLDN+0x70>
    3246:	89 81       	ldd	r24, Y+1	; 0x01
    3248:	9a 81       	ldd	r25, Y+2	; 0x02
    324a:	2c e4       	ldi	r18, 0x4C	; 76
    324c:	fc 01       	movw	r30, r24
    324e:	20 83       	st	Z, r18
    3250:	0b c0       	rjmp	.+22     	; 0x3268 <nwkTxMacCommandFrameLLDN+0x86>
	else if (subtype & NWK_OPT_LLDN_ACK) 	mac_command->macFcf = 0x8c;	//LL-Acknowledgment
    3252:	8d 81       	ldd	r24, Y+5	; 0x05
    3254:	9e 81       	ldd	r25, Y+6	; 0x06
    3256:	88 27       	eor	r24, r24
    3258:	90 74       	andi	r25, 0x40	; 64
    325a:	89 2b       	or	r24, r25
    325c:	29 f0       	breq	.+10     	; 0x3268 <nwkTxMacCommandFrameLLDN+0x86>
    325e:	89 81       	ldd	r24, Y+1	; 0x01
    3260:	9a 81       	ldd	r25, Y+2	; 0x02
    3262:	2c e8       	ldi	r18, 0x8C	; 140
    3264:	fc 01       	movw	r30, r24
    3266:	20 83       	st	Z, r18
	mac_command->macSeqNumber = ++nwkIb.macSeqNum;
    3268:	80 91 b6 11 	lds	r24, 0x11B6	; 0x8011b6 <nwkIb+0x5>
    326c:	8f 5f       	subi	r24, 0xFF	; 255
    326e:	80 93 b6 11 	sts	0x11B6, r24	; 0x8011b6 <nwkIb+0x5>
    3272:	20 91 b6 11 	lds	r18, 0x11B6	; 0x8011b6 <nwkIb+0x5>
    3276:	89 81       	ldd	r24, Y+1	; 0x01
    3278:	9a 81       	ldd	r25, Y+2	; 0x02
    327a:	fc 01       	movw	r30, r24
    327c:	21 83       	std	Z+1, r18	; 0x01

	// Auxiliarty Security is not fully implemented, it is only enabled so Sequence Number is present in frame
	mac_command->macSecHeader.secLevel	= 0b000;
    327e:	89 81       	ldd	r24, Y+1	; 0x01
    3280:	9a 81       	ldd	r25, Y+2	; 0x02
    3282:	fc 01       	movw	r30, r24
    3284:	22 81       	ldd	r18, Z+2	; 0x02
    3286:	28 7f       	andi	r18, 0xF8	; 248
    3288:	fc 01       	movw	r30, r24
    328a:	22 83       	std	Z+2, r18	; 0x02
	mac_command->macSecHeader.KeyId		= 0b00;
    328c:	89 81       	ldd	r24, Y+1	; 0x01
    328e:	9a 81       	ldd	r25, Y+2	; 0x02
    3290:	fc 01       	movw	r30, r24
    3292:	22 81       	ldd	r18, Z+2	; 0x02
    3294:	27 7e       	andi	r18, 0xE7	; 231
    3296:	fc 01       	movw	r30, r24
    3298:	22 83       	std	Z+2, r18	; 0x02
	mac_command->macSecHeader.countSup	= 0b0;
    329a:	89 81       	ldd	r24, Y+1	; 0x01
    329c:	9a 81       	ldd	r25, Y+2	; 0x02
    329e:	fc 01       	movw	r30, r24
    32a0:	22 81       	ldd	r18, Z+2	; 0x02
    32a2:	2f 7d       	andi	r18, 0xDF	; 223
    32a4:	fc 01       	movw	r30, r24
    32a6:	22 83       	std	Z+2, r18	; 0x02
	mac_command->macSecHeader.countSize= 0b0;
    32a8:	89 81       	ldd	r24, Y+1	; 0x01
    32aa:	9a 81       	ldd	r25, Y+2	; 0x02
    32ac:	fc 01       	movw	r30, r24
    32ae:	22 81       	ldd	r18, Z+2	; 0x02
    32b0:	2f 7b       	andi	r18, 0xBF	; 191
    32b2:	fc 01       	movw	r30, r24
    32b4:	22 83       	std	Z+2, r18	; 0x02
}
    32b6:	00 00       	nop
    32b8:	26 96       	adiw	r28, 0x06	; 6
    32ba:	0f b6       	in	r0, 0x3f	; 63
    32bc:	f8 94       	cli
    32be:	de bf       	out	0x3e, r29	; 62
    32c0:	0f be       	out	0x3f, r0	; 63
    32c2:	cd bf       	out	0x3d, r28	; 61
    32c4:	df 91       	pop	r29
    32c6:	cf 91       	pop	r28
    32c8:	08 95       	ret

000032ca <nwkTxFrame>:


/*************************************************************************//**
*****************************************************************************/
void nwkTxFrame(NwkFrame_t *frame)
{
    32ca:	cf 93       	push	r28
    32cc:	df 93       	push	r29
    32ce:	00 d0       	rcall	.+0      	; 0x32d0 <nwkTxFrame+0x6>
    32d0:	00 d0       	rcall	.+0      	; 0x32d2 <nwkTxFrame+0x8>
    32d2:	cd b7       	in	r28, 0x3d	; 61
    32d4:	de b7       	in	r29, 0x3e	; 62
    32d6:	9c 83       	std	Y+4, r25	; 0x04
    32d8:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrameHeader_t *header = &frame->header;
    32da:	8b 81       	ldd	r24, Y+3	; 0x03
    32dc:	9c 81       	ldd	r25, Y+4	; 0x04
    32de:	02 96       	adiw	r24, 0x02	; 2
    32e0:	9a 83       	std	Y+2, r25	; 0x02
    32e2:	89 83       	std	Y+1, r24	; 0x01

	if (frame->tx.control & NWK_TX_CONTROL_ROUTING) {
    32e4:	8b 81       	ldd	r24, Y+3	; 0x03
    32e6:	9c 81       	ldd	r25, Y+4	; 0x04
    32e8:	8a 57       	subi	r24, 0x7A	; 122
    32ea:	9f 4f       	sbci	r25, 0xFF	; 255
    32ec:	fc 01       	movw	r30, r24
    32ee:	80 81       	ld	r24, Z
    32f0:	88 2f       	mov	r24, r24
    32f2:	90 e0       	ldi	r25, 0x00	; 0
    32f4:	82 70       	andi	r24, 0x02	; 2
    32f6:	99 27       	eor	r25, r25
    32f8:	89 2b       	or	r24, r25
    32fa:	31 f0       	breq	.+12     	; 0x3308 <nwkTxFrame+0x3e>
		frame->state = NWK_TX_STATE_DELAY;
    32fc:	8b 81       	ldd	r24, Y+3	; 0x03
    32fe:	9c 81       	ldd	r25, Y+4	; 0x04
    3300:	22 e1       	ldi	r18, 0x12	; 18
    3302:	fc 01       	movw	r30, r24
    3304:	20 83       	st	Z, r18
    3306:	05 c0       	rjmp	.+10     	; 0x3312 <nwkTxFrame+0x48>
#ifdef NWK_ENABLE_SECURITY
		if (header->nwkFcf.security) {
			frame->state = NWK_TX_STATE_ENCRYPT;
		} else
#endif
		frame->state = NWK_TX_STATE_DELAY;
    3308:	8b 81       	ldd	r24, Y+3	; 0x03
    330a:	9c 81       	ldd	r25, Y+4	; 0x04
    330c:	22 e1       	ldi	r18, 0x12	; 18
    330e:	fc 01       	movw	r30, r24
    3310:	20 83       	st	Z, r18
	}

	frame->tx.status = NWK_SUCCESS_STATUS;
    3312:	8b 81       	ldd	r24, Y+3	; 0x03
    3314:	9c 81       	ldd	r25, Y+4	; 0x04
    3316:	8d 57       	subi	r24, 0x7D	; 125
    3318:	9f 4f       	sbci	r25, 0xFF	; 255
    331a:	fc 01       	movw	r30, r24
    331c:	10 82       	st	Z, r1

	if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID) {
    331e:	8b 81       	ldd	r24, Y+3	; 0x03
    3320:	9c 81       	ldd	r25, Y+4	; 0x04
    3322:	8a 57       	subi	r24, 0x7A	; 122
    3324:	9f 4f       	sbci	r25, 0xFF	; 255
    3326:	fc 01       	movw	r30, r24
    3328:	80 81       	ld	r24, Z
    332a:	88 2f       	mov	r24, r24
    332c:	90 e0       	ldi	r25, 0x00	; 0
    332e:	81 70       	andi	r24, 0x01	; 1
    3330:	99 27       	eor	r25, r25
    3332:	89 2b       	or	r24, r25
    3334:	41 f0       	breq	.+16     	; 0x3346 <nwkTxFrame+0x7c>
		header->macDstPanId = NWK_BROADCAST_PANID;
    3336:	89 81       	ldd	r24, Y+1	; 0x01
    3338:	9a 81       	ldd	r25, Y+2	; 0x02
    333a:	2f ef       	ldi	r18, 0xFF	; 255
    333c:	3f ef       	ldi	r19, 0xFF	; 255
    333e:	fc 01       	movw	r30, r24
    3340:	34 83       	std	Z+4, r19	; 0x04
    3342:	23 83       	std	Z+3, r18	; 0x03
    3344:	09 c0       	rjmp	.+18     	; 0x3358 <nwkTxFrame+0x8e>
		} else {
		header->macDstPanId = nwkIb.panId;
    3346:	20 91 b3 11 	lds	r18, 0x11B3	; 0x8011b3 <nwkIb+0x2>
    334a:	30 91 b4 11 	lds	r19, 0x11B4	; 0x8011b4 <nwkIb+0x3>
    334e:	89 81       	ldd	r24, Y+1	; 0x01
    3350:	9a 81       	ldd	r25, Y+2	; 0x02
    3352:	fc 01       	movw	r30, r24
    3354:	34 83       	std	Z+4, r19	; 0x04
    3356:	23 83       	std	Z+3, r18	; 0x03
	(frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID)) {
		nwkRoutePrepareTx(frame);
	} else
#endif

	header->macDstAddr = header->nwkDstAddr;
    3358:	89 81       	ldd	r24, Y+1	; 0x01
    335a:	9a 81       	ldd	r25, Y+2	; 0x02
    335c:	fc 01       	movw	r30, r24
    335e:	25 85       	ldd	r18, Z+13	; 0x0d
    3360:	36 85       	ldd	r19, Z+14	; 0x0e
    3362:	89 81       	ldd	r24, Y+1	; 0x01
    3364:	9a 81       	ldd	r25, Y+2	; 0x02
    3366:	fc 01       	movw	r30, r24
    3368:	36 83       	std	Z+6, r19	; 0x06
    336a:	25 83       	std	Z+5, r18	; 0x05
	header->macSrcAddr = nwkIb.addr;
    336c:	20 91 b1 11 	lds	r18, 0x11B1	; 0x8011b1 <nwkIb>
    3370:	30 91 b2 11 	lds	r19, 0x11B2	; 0x8011b2 <nwkIb+0x1>
    3374:	89 81       	ldd	r24, Y+1	; 0x01
    3376:	9a 81       	ldd	r25, Y+2	; 0x02
    3378:	fc 01       	movw	r30, r24
    337a:	30 87       	std	Z+8, r19	; 0x08
    337c:	27 83       	std	Z+7, r18	; 0x07
	header->macSeq = ++nwkIb.macSeqNum;
    337e:	80 91 b6 11 	lds	r24, 0x11B6	; 0x8011b6 <nwkIb+0x5>
    3382:	8f 5f       	subi	r24, 0xFF	; 255
    3384:	80 93 b6 11 	sts	0x11B6, r24	; 0x8011b6 <nwkIb+0x5>
    3388:	20 91 b6 11 	lds	r18, 0x11B6	; 0x8011b6 <nwkIb+0x5>
    338c:	89 81       	ldd	r24, Y+1	; 0x01
    338e:	9a 81       	ldd	r25, Y+2	; 0x02
    3390:	fc 01       	movw	r30, r24
    3392:	22 83       	std	Z+2, r18	; 0x02

	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    3394:	89 81       	ldd	r24, Y+1	; 0x01
    3396:	9a 81       	ldd	r25, Y+2	; 0x02
    3398:	fc 01       	movw	r30, r24
    339a:	85 81       	ldd	r24, Z+5	; 0x05
    339c:	96 81       	ldd	r25, Z+6	; 0x06
    339e:	01 96       	adiw	r24, 0x01	; 1
    33a0:	a9 f4       	brne	.+42     	; 0x33cc <nwkTxFrame+0x102>
		header->macFcf = 0x8841;
    33a2:	89 81       	ldd	r24, Y+1	; 0x01
    33a4:	9a 81       	ldd	r25, Y+2	; 0x02
    33a6:	21 e4       	ldi	r18, 0x41	; 65
    33a8:	38 e8       	ldi	r19, 0x88	; 136
    33aa:	fc 01       	movw	r30, r24
    33ac:	31 83       	std	Z+1, r19	; 0x01
    33ae:	20 83       	st	Z, r18
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    33b0:	0e 94 df 49 	call	0x93be	; 0x93be <rand>
    33b4:	87 70       	andi	r24, 0x07	; 7
    33b6:	99 27       	eor	r25, r25
    33b8:	01 96       	adiw	r24, 0x01	; 1
    33ba:	9c 01       	movw	r18, r24
    33bc:	8b 81       	ldd	r24, Y+3	; 0x03
    33be:	9c 81       	ldd	r25, Y+4	; 0x04
    33c0:	8c 57       	subi	r24, 0x7C	; 124
    33c2:	9f 4f       	sbci	r25, 0xFF	; 255
    33c4:	fc 01       	movw	r30, r24
    33c6:	31 83       	std	Z+1, r19	; 0x01
    33c8:	20 83       	st	Z, r18
		} else {
		header->macFcf = 0x8841;
		frame->tx.timeout = 0;
	}
}
    33ca:	0e c0       	rjmp	.+28     	; 0x33e8 <nwkTxFrame+0x11e>

	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
		header->macFcf = 0x8841;
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
		} else {
		header->macFcf = 0x8841;
    33cc:	89 81       	ldd	r24, Y+1	; 0x01
    33ce:	9a 81       	ldd	r25, Y+2	; 0x02
    33d0:	21 e4       	ldi	r18, 0x41	; 65
    33d2:	38 e8       	ldi	r19, 0x88	; 136
    33d4:	fc 01       	movw	r30, r24
    33d6:	31 83       	std	Z+1, r19	; 0x01
    33d8:	20 83       	st	Z, r18
		frame->tx.timeout = 0;
    33da:	8b 81       	ldd	r24, Y+3	; 0x03
    33dc:	9c 81       	ldd	r25, Y+4	; 0x04
    33de:	8c 57       	subi	r24, 0x7C	; 124
    33e0:	9f 4f       	sbci	r25, 0xFF	; 255
    33e2:	fc 01       	movw	r30, r24
    33e4:	11 82       	std	Z+1, r1	; 0x01
    33e6:	10 82       	st	Z, r1
	}
}
    33e8:	00 00       	nop
    33ea:	0f 90       	pop	r0
    33ec:	0f 90       	pop	r0
    33ee:	0f 90       	pop	r0
    33f0:	0f 90       	pop	r0
    33f2:	df 91       	pop	r29
    33f4:	cf 91       	pop	r28
    33f6:	08 95       	ret

000033f8 <nwkTxBroadcastFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
    33f8:	cf 93       	push	r28
    33fa:	df 93       	push	r29
    33fc:	00 d0       	rcall	.+0      	; 0x33fe <nwkTxBroadcastFrame+0x6>
    33fe:	00 d0       	rcall	.+0      	; 0x3400 <nwkTxBroadcastFrame+0x8>
    3400:	cd b7       	in	r28, 0x3d	; 61
    3402:	de b7       	in	r29, 0x3e	; 62
    3404:	9c 83       	std	Y+4, r25	; 0x04
    3406:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrame_t *newFrame;

	if (NULL == (newFrame = nwkFrameAlloc())) {
    3408:	0e 94 b7 0d 	call	0x1b6e	; 0x1b6e <nwkFrameAlloc>
    340c:	9a 83       	std	Y+2, r25	; 0x02
    340e:	89 83       	std	Y+1, r24	; 0x01
    3410:	89 81       	ldd	r24, Y+1	; 0x01
    3412:	9a 81       	ldd	r25, Y+2	; 0x02
    3414:	89 2b       	or	r24, r25
    3416:	09 f4       	brne	.+2      	; 0x341a <nwkTxBroadcastFrame+0x22>
    3418:	76 c0       	rjmp	.+236    	; 0x3506 <nwkTxBroadcastFrame+0x10e>
		return;
	}

	newFrame->payload += sizeof(NwkFrameHeader_t);
    341a:	89 81       	ldd	r24, Y+1	; 0x01
    341c:	9a 81       	ldd	r25, Y+2	; 0x02
    341e:	8f 57       	subi	r24, 0x7F	; 127
    3420:	9f 4f       	sbci	r25, 0xFF	; 255
    3422:	fc 01       	movw	r30, r24
    3424:	80 81       	ld	r24, Z
    3426:	91 81       	ldd	r25, Z+1	; 0x01
    3428:	9c 01       	movw	r18, r24
    342a:	20 5f       	subi	r18, 0xF0	; 240
    342c:	3f 4f       	sbci	r19, 0xFF	; 255
    342e:	89 81       	ldd	r24, Y+1	; 0x01
    3430:	9a 81       	ldd	r25, Y+2	; 0x02
    3432:	8f 57       	subi	r24, 0x7F	; 127
    3434:	9f 4f       	sbci	r25, 0xFF	; 255
    3436:	fc 01       	movw	r30, r24
    3438:	31 83       	std	Z+1, r19	; 0x01
    343a:	20 83       	st	Z, r18

	newFrame->state = NWK_TX_STATE_DELAY;
    343c:	89 81       	ldd	r24, Y+1	; 0x01
    343e:	9a 81       	ldd	r25, Y+2	; 0x02
    3440:	22 e1       	ldi	r18, 0x12	; 18
    3442:	fc 01       	movw	r30, r24
    3444:	20 83       	st	Z, r18
	newFrame->size = frame->size;
    3446:	8b 81       	ldd	r24, Y+3	; 0x03
    3448:	9c 81       	ldd	r25, Y+4	; 0x04
    344a:	fc 01       	movw	r30, r24
    344c:	21 81       	ldd	r18, Z+1	; 0x01
    344e:	89 81       	ldd	r24, Y+1	; 0x01
    3450:	9a 81       	ldd	r25, Y+2	; 0x02
    3452:	fc 01       	movw	r30, r24
    3454:	21 83       	std	Z+1, r18	; 0x01
	newFrame->tx.status = NWK_SUCCESS_STATUS;
    3456:	89 81       	ldd	r24, Y+1	; 0x01
    3458:	9a 81       	ldd	r25, Y+2	; 0x02
    345a:	8d 57       	subi	r24, 0x7D	; 125
    345c:	9f 4f       	sbci	r25, 0xFF	; 255
    345e:	fc 01       	movw	r30, r24
    3460:	10 82       	st	Z, r1
	newFrame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    3462:	0e 94 df 49 	call	0x93be	; 0x93be <rand>
    3466:	87 70       	andi	r24, 0x07	; 7
    3468:	99 27       	eor	r25, r25
    346a:	01 96       	adiw	r24, 0x01	; 1
    346c:	9c 01       	movw	r18, r24
    346e:	89 81       	ldd	r24, Y+1	; 0x01
    3470:	9a 81       	ldd	r25, Y+2	; 0x02
    3472:	8c 57       	subi	r24, 0x7C	; 124
    3474:	9f 4f       	sbci	r25, 0xFF	; 255
    3476:	fc 01       	movw	r30, r24
    3478:	31 83       	std	Z+1, r19	; 0x01
    347a:	20 83       	st	Z, r18
	newFrame->tx.confirm = NULL;
    347c:	89 81       	ldd	r24, Y+1	; 0x01
    347e:	9a 81       	ldd	r25, Y+2	; 0x02
    3480:	89 57       	subi	r24, 0x79	; 121
    3482:	9f 4f       	sbci	r25, 0xFF	; 255
    3484:	fc 01       	movw	r30, r24
    3486:	11 82       	std	Z+1, r1	; 0x01
    3488:	10 82       	st	Z, r1
	memcpy(newFrame->data, frame->data, frame->size);
    348a:	8b 81       	ldd	r24, Y+3	; 0x03
    348c:	9c 81       	ldd	r25, Y+4	; 0x04
    348e:	fc 01       	movw	r30, r24
    3490:	81 81       	ldd	r24, Z+1	; 0x01
    3492:	48 2f       	mov	r20, r24
    3494:	50 e0       	ldi	r21, 0x00	; 0
    3496:	8b 81       	ldd	r24, Y+3	; 0x03
    3498:	9c 81       	ldd	r25, Y+4	; 0x04
    349a:	9c 01       	movw	r18, r24
    349c:	2e 5f       	subi	r18, 0xFE	; 254
    349e:	3f 4f       	sbci	r19, 0xFF	; 255
    34a0:	89 81       	ldd	r24, Y+1	; 0x01
    34a2:	9a 81       	ldd	r25, Y+2	; 0x02
    34a4:	02 96       	adiw	r24, 0x02	; 2
    34a6:	b9 01       	movw	r22, r18
    34a8:	0e 94 d1 4a 	call	0x95a2	; 0x95a2 <memcpy>

	newFrame->header.macFcf = 0x8841;
    34ac:	89 81       	ldd	r24, Y+1	; 0x01
    34ae:	9a 81       	ldd	r25, Y+2	; 0x02
    34b0:	21 e4       	ldi	r18, 0x41	; 65
    34b2:	38 e8       	ldi	r19, 0x88	; 136
    34b4:	fc 01       	movw	r30, r24
    34b6:	33 83       	std	Z+3, r19	; 0x03
    34b8:	22 83       	std	Z+2, r18	; 0x02
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
    34ba:	89 81       	ldd	r24, Y+1	; 0x01
    34bc:	9a 81       	ldd	r25, Y+2	; 0x02
    34be:	2f ef       	ldi	r18, 0xFF	; 255
    34c0:	3f ef       	ldi	r19, 0xFF	; 255
    34c2:	fc 01       	movw	r30, r24
    34c4:	30 87       	std	Z+8, r19	; 0x08
    34c6:	27 83       	std	Z+7, r18	; 0x07
	newFrame->header.macDstPanId = frame->header.macDstPanId;
    34c8:	8b 81       	ldd	r24, Y+3	; 0x03
    34ca:	9c 81       	ldd	r25, Y+4	; 0x04
    34cc:	fc 01       	movw	r30, r24
    34ce:	25 81       	ldd	r18, Z+5	; 0x05
    34d0:	36 81       	ldd	r19, Z+6	; 0x06
    34d2:	89 81       	ldd	r24, Y+1	; 0x01
    34d4:	9a 81       	ldd	r25, Y+2	; 0x02
    34d6:	fc 01       	movw	r30, r24
    34d8:	36 83       	std	Z+6, r19	; 0x06
    34da:	25 83       	std	Z+5, r18	; 0x05
	newFrame->header.macSrcAddr = nwkIb.addr;
    34dc:	20 91 b1 11 	lds	r18, 0x11B1	; 0x8011b1 <nwkIb>
    34e0:	30 91 b2 11 	lds	r19, 0x11B2	; 0x8011b2 <nwkIb+0x1>
    34e4:	89 81       	ldd	r24, Y+1	; 0x01
    34e6:	9a 81       	ldd	r25, Y+2	; 0x02
    34e8:	fc 01       	movw	r30, r24
    34ea:	32 87       	std	Z+10, r19	; 0x0a
    34ec:	21 87       	std	Z+9, r18	; 0x09
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
    34ee:	80 91 b6 11 	lds	r24, 0x11B6	; 0x8011b6 <nwkIb+0x5>
    34f2:	8f 5f       	subi	r24, 0xFF	; 255
    34f4:	80 93 b6 11 	sts	0x11B6, r24	; 0x8011b6 <nwkIb+0x5>
    34f8:	20 91 b6 11 	lds	r18, 0x11B6	; 0x8011b6 <nwkIb+0x5>
    34fc:	89 81       	ldd	r24, Y+1	; 0x01
    34fe:	9a 81       	ldd	r25, Y+2	; 0x02
    3500:	fc 01       	movw	r30, r24
    3502:	24 83       	std	Z+4, r18	; 0x04
    3504:	01 c0       	rjmp	.+2      	; 0x3508 <nwkTxBroadcastFrame+0x110>
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
	NwkFrame_t *newFrame;

	if (NULL == (newFrame = nwkFrameAlloc())) {
		return;
    3506:	00 00       	nop
	newFrame->header.macFcf = 0x8841;
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
	newFrame->header.macDstPanId = frame->header.macDstPanId;
	newFrame->header.macSrcAddr = nwkIb.addr;
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
}
    3508:	0f 90       	pop	r0
    350a:	0f 90       	pop	r0
    350c:	0f 90       	pop	r0
    350e:	0f 90       	pop	r0
    3510:	df 91       	pop	r29
    3512:	cf 91       	pop	r28
    3514:	08 95       	ret

00003516 <nwkTxAckReceived>:

/*************************************************************************//**
*****************************************************************************/
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
    3516:	cf 93       	push	r28
    3518:	df 93       	push	r29
    351a:	00 d0       	rcall	.+0      	; 0x351c <nwkTxAckReceived+0x6>
    351c:	00 d0       	rcall	.+0      	; 0x351e <nwkTxAckReceived+0x8>
    351e:	00 d0       	rcall	.+0      	; 0x3520 <nwkTxAckReceived+0xa>
    3520:	cd b7       	in	r28, 0x3d	; 61
    3522:	de b7       	in	r29, 0x3e	; 62
    3524:	9e 83       	std	Y+6, r25	; 0x06
    3526:	8d 83       	std	Y+5, r24	; 0x05
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
    3528:	8d 81       	ldd	r24, Y+5	; 0x05
    352a:	9e 81       	ldd	r25, Y+6	; 0x06
    352c:	fc 01       	movw	r30, r24
    352e:	80 85       	ldd	r24, Z+8	; 0x08
    3530:	91 85       	ldd	r25, Z+9	; 0x09
    3532:	9c 83       	std	Y+4, r25	; 0x04
    3534:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrame_t *frame = NULL;
    3536:	1a 82       	std	Y+2, r1	; 0x02
    3538:	19 82       	std	Y+1, r1	; 0x01

	if (sizeof(NwkCommandAck_t) != ind->size) {
    353a:	8d 81       	ldd	r24, Y+5	; 0x05
    353c:	9e 81       	ldd	r25, Y+6	; 0x06
    353e:	fc 01       	movw	r30, r24
    3540:	82 85       	ldd	r24, Z+10	; 0x0a
    3542:	83 30       	cpi	r24, 0x03	; 3
    3544:	19 f1       	breq	.+70     	; 0x358c <nwkTxAckReceived+0x76>
		return false;
    3546:	80 e0       	ldi	r24, 0x00	; 0
    3548:	2c c0       	rjmp	.+88     	; 0x35a2 <nwkTxAckReceived+0x8c>
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    354a:	89 81       	ldd	r24, Y+1	; 0x01
    354c:	9a 81       	ldd	r25, Y+2	; 0x02
    354e:	fc 01       	movw	r30, r24
    3550:	80 81       	ld	r24, Z
    3552:	86 31       	cpi	r24, 0x16	; 22
    3554:	d9 f4       	brne	.+54     	; 0x358c <nwkTxAckReceived+0x76>
				frame->header.nwkSeq == command->seq) {
    3556:	89 81       	ldd	r24, Y+1	; 0x01
    3558:	9a 81       	ldd	r25, Y+2	; 0x02
    355a:	fc 01       	movw	r30, r24
    355c:	24 85       	ldd	r18, Z+12	; 0x0c
    355e:	8b 81       	ldd	r24, Y+3	; 0x03
    3560:	9c 81       	ldd	r25, Y+4	; 0x04
    3562:	fc 01       	movw	r30, r24
    3564:	81 81       	ldd	r24, Z+1	; 0x01
	if (sizeof(NwkCommandAck_t) != ind->size) {
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    3566:	28 17       	cp	r18, r24
    3568:	89 f4       	brne	.+34     	; 0x358c <nwkTxAckReceived+0x76>
				frame->header.nwkSeq == command->seq) {
			frame->state = NWK_TX_STATE_CONFIRM;
    356a:	89 81       	ldd	r24, Y+1	; 0x01
    356c:	9a 81       	ldd	r25, Y+2	; 0x02
    356e:	27 e1       	ldi	r18, 0x17	; 23
    3570:	fc 01       	movw	r30, r24
    3572:	20 83       	st	Z, r18
			frame->tx.control = command->control;
    3574:	8b 81       	ldd	r24, Y+3	; 0x03
    3576:	9c 81       	ldd	r25, Y+4	; 0x04
    3578:	fc 01       	movw	r30, r24
    357a:	22 81       	ldd	r18, Z+2	; 0x02
    357c:	89 81       	ldd	r24, Y+1	; 0x01
    357e:	9a 81       	ldd	r25, Y+2	; 0x02
    3580:	8a 57       	subi	r24, 0x7A	; 122
    3582:	9f 4f       	sbci	r25, 0xFF	; 255
    3584:	fc 01       	movw	r30, r24
    3586:	20 83       	st	Z, r18
			return true;
    3588:	81 e0       	ldi	r24, 0x01	; 1
    358a:	0b c0       	rjmp	.+22     	; 0x35a2 <nwkTxAckReceived+0x8c>

	if (sizeof(NwkCommandAck_t) != ind->size) {
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
    358c:	89 81       	ldd	r24, Y+1	; 0x01
    358e:	9a 81       	ldd	r25, Y+2	; 0x02
    3590:	0e 94 db 0e 	call	0x1db6	; 0x1db6 <nwkFrameNext>
    3594:	9a 83       	std	Y+2, r25	; 0x02
    3596:	89 83       	std	Y+1, r24	; 0x01
    3598:	89 81       	ldd	r24, Y+1	; 0x01
    359a:	9a 81       	ldd	r25, Y+2	; 0x02
    359c:	89 2b       	or	r24, r25
    359e:	a9 f6       	brne	.-86     	; 0x354a <nwkTxAckReceived+0x34>
			frame->tx.control = command->control;
			return true;
		}
	}

	return false;
    35a0:	80 e0       	ldi	r24, 0x00	; 0
}
    35a2:	26 96       	adiw	r28, 0x06	; 6
    35a4:	0f b6       	in	r0, 0x3f	; 63
    35a6:	f8 94       	cli
    35a8:	de bf       	out	0x3e, r29	; 62
    35aa:	0f be       	out	0x3f, r0	; 63
    35ac:	cd bf       	out	0x3d, r28	; 61
    35ae:	df 91       	pop	r29
    35b0:	cf 91       	pop	r28
    35b2:	08 95       	ret

000035b4 <nwkTxAckWaitTimerHandler>:

/*************************************************************************//**
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
    35b4:	cf 93       	push	r28
    35b6:	df 93       	push	r29
    35b8:	00 d0       	rcall	.+0      	; 0x35ba <nwkTxAckWaitTimerHandler+0x6>
    35ba:	00 d0       	rcall	.+0      	; 0x35bc <nwkTxAckWaitTimerHandler+0x8>
    35bc:	1f 92       	push	r1
    35be:	cd b7       	in	r28, 0x3d	; 61
    35c0:	de b7       	in	r29, 0x3e	; 62
    35c2:	9d 83       	std	Y+5, r25	; 0x05
    35c4:	8c 83       	std	Y+4, r24	; 0x04
	NwkFrame_t *frame = NULL;
    35c6:	1a 82       	std	Y+2, r1	; 0x02
    35c8:	19 82       	std	Y+1, r1	; 0x01
	bool restart = false;
    35ca:	1b 82       	std	Y+3, r1	; 0x03

	while (NULL != (frame = nwkFrameNext(frame))) {
    35cc:	27 c0       	rjmp	.+78     	; 0x361c <nwkTxAckWaitTimerHandler+0x68>
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
    35ce:	89 81       	ldd	r24, Y+1	; 0x01
    35d0:	9a 81       	ldd	r25, Y+2	; 0x02
    35d2:	fc 01       	movw	r30, r24
    35d4:	80 81       	ld	r24, Z
    35d6:	86 31       	cpi	r24, 0x16	; 22
    35d8:	09 f5       	brne	.+66     	; 0x361c <nwkTxAckWaitTimerHandler+0x68>
			restart = true;
    35da:	81 e0       	ldi	r24, 0x01	; 1
    35dc:	8b 83       	std	Y+3, r24	; 0x03

			if (0 == --frame->tx.timeout) {
    35de:	89 81       	ldd	r24, Y+1	; 0x01
    35e0:	9a 81       	ldd	r25, Y+2	; 0x02
    35e2:	8c 57       	subi	r24, 0x7C	; 124
    35e4:	9f 4f       	sbci	r25, 0xFF	; 255
    35e6:	fc 01       	movw	r30, r24
    35e8:	80 81       	ld	r24, Z
    35ea:	91 81       	ldd	r25, Z+1	; 0x01
    35ec:	9c 01       	movw	r18, r24
    35ee:	21 50       	subi	r18, 0x01	; 1
    35f0:	31 09       	sbc	r19, r1
    35f2:	89 81       	ldd	r24, Y+1	; 0x01
    35f4:	9a 81       	ldd	r25, Y+2	; 0x02
    35f6:	8c 57       	subi	r24, 0x7C	; 124
    35f8:	9f 4f       	sbci	r25, 0xFF	; 255
    35fa:	fc 01       	movw	r30, r24
    35fc:	31 83       	std	Z+1, r19	; 0x01
    35fe:	20 83       	st	Z, r18
    3600:	89 81       	ldd	r24, Y+1	; 0x01
    3602:	9a 81       	ldd	r25, Y+2	; 0x02
    3604:	8c 57       	subi	r24, 0x7C	; 124
    3606:	9f 4f       	sbci	r25, 0xFF	; 255
    3608:	fc 01       	movw	r30, r24
    360a:	80 81       	ld	r24, Z
    360c:	91 81       	ldd	r25, Z+1	; 0x01
    360e:	89 2b       	or	r24, r25
    3610:	29 f4       	brne	.+10     	; 0x361c <nwkTxAckWaitTimerHandler+0x68>
				nwkTxConfirm(frame, NWK_NO_ACK_STATUS);
    3612:	89 81       	ldd	r24, Y+1	; 0x01
    3614:	9a 81       	ldd	r25, Y+2	; 0x02
    3616:	60 e1       	ldi	r22, 0x10	; 16
    3618:	0e 94 28 1b 	call	0x3650	; 0x3650 <nwkTxConfirm>
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    361c:	89 81       	ldd	r24, Y+1	; 0x01
    361e:	9a 81       	ldd	r25, Y+2	; 0x02
    3620:	0e 94 db 0e 	call	0x1db6	; 0x1db6 <nwkFrameNext>
    3624:	9a 83       	std	Y+2, r25	; 0x02
    3626:	89 83       	std	Y+1, r24	; 0x01
    3628:	89 81       	ldd	r24, Y+1	; 0x01
    362a:	9a 81       	ldd	r25, Y+2	; 0x02
    362c:	89 2b       	or	r24, r25
    362e:	79 f6       	brne	.-98     	; 0x35ce <nwkTxAckWaitTimerHandler+0x1a>
				nwkTxConfirm(frame, NWK_NO_ACK_STATUS);
			}
		}
	}

	if (restart) {
    3630:	8b 81       	ldd	r24, Y+3	; 0x03
    3632:	88 23       	and	r24, r24
    3634:	21 f0       	breq	.+8      	; 0x363e <nwkTxAckWaitTimerHandler+0x8a>
		SYS_TimerStart(timer);
    3636:	8c 81       	ldd	r24, Y+4	; 0x04
    3638:	9d 81       	ldd	r25, Y+5	; 0x05
    363a:	0e 94 65 21 	call	0x42ca	; 0x42ca <SYS_TimerStart>
	}
}
    363e:	00 00       	nop
    3640:	0f 90       	pop	r0
    3642:	0f 90       	pop	r0
    3644:	0f 90       	pop	r0
    3646:	0f 90       	pop	r0
    3648:	0f 90       	pop	r0
    364a:	df 91       	pop	r29
    364c:	cf 91       	pop	r28
    364e:	08 95       	ret

00003650 <nwkTxConfirm>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxConfirm(NwkFrame_t *frame, uint8_t status)
{
    3650:	cf 93       	push	r28
    3652:	df 93       	push	r29
    3654:	00 d0       	rcall	.+0      	; 0x3656 <nwkTxConfirm+0x6>
    3656:	1f 92       	push	r1
    3658:	cd b7       	in	r28, 0x3d	; 61
    365a:	de b7       	in	r29, 0x3e	; 62
    365c:	9a 83       	std	Y+2, r25	; 0x02
    365e:	89 83       	std	Y+1, r24	; 0x01
    3660:	6b 83       	std	Y+3, r22	; 0x03
	frame->state = NWK_TX_STATE_CONFIRM;
    3662:	89 81       	ldd	r24, Y+1	; 0x01
    3664:	9a 81       	ldd	r25, Y+2	; 0x02
    3666:	27 e1       	ldi	r18, 0x17	; 23
    3668:	fc 01       	movw	r30, r24
    366a:	20 83       	st	Z, r18
	frame->tx.status = status;
    366c:	89 81       	ldd	r24, Y+1	; 0x01
    366e:	9a 81       	ldd	r25, Y+2	; 0x02
    3670:	8d 57       	subi	r24, 0x7D	; 125
    3672:	9f 4f       	sbci	r25, 0xFF	; 255
    3674:	2b 81       	ldd	r18, Y+3	; 0x03
    3676:	fc 01       	movw	r30, r24
    3678:	20 83       	st	Z, r18
}
    367a:	00 00       	nop
    367c:	0f 90       	pop	r0
    367e:	0f 90       	pop	r0
    3680:	0f 90       	pop	r0
    3682:	df 91       	pop	r29
    3684:	cf 91       	pop	r28
    3686:	08 95       	ret

00003688 <nwkTxDelayTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
    3688:	cf 93       	push	r28
    368a:	df 93       	push	r29
    368c:	00 d0       	rcall	.+0      	; 0x368e <nwkTxDelayTimerHandler+0x6>
    368e:	00 d0       	rcall	.+0      	; 0x3690 <nwkTxDelayTimerHandler+0x8>
    3690:	1f 92       	push	r1
    3692:	cd b7       	in	r28, 0x3d	; 61
    3694:	de b7       	in	r29, 0x3e	; 62
    3696:	9d 83       	std	Y+5, r25	; 0x05
    3698:	8c 83       	std	Y+4, r24	; 0x04
	NwkFrame_t *frame = NULL;
    369a:	1a 82       	std	Y+2, r1	; 0x02
    369c:	19 82       	std	Y+1, r1	; 0x01
	bool restart = false;
    369e:	1b 82       	std	Y+3, r1	; 0x03

	while (NULL != (frame = nwkFrameNext(frame))) {
    36a0:	27 c0       	rjmp	.+78     	; 0x36f0 <nwkTxDelayTimerHandler+0x68>
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
    36a2:	89 81       	ldd	r24, Y+1	; 0x01
    36a4:	9a 81       	ldd	r25, Y+2	; 0x02
    36a6:	fc 01       	movw	r30, r24
    36a8:	80 81       	ld	r24, Z
    36aa:	81 31       	cpi	r24, 0x11	; 17
    36ac:	09 f5       	brne	.+66     	; 0x36f0 <nwkTxDelayTimerHandler+0x68>
			restart = true;
    36ae:	81 e0       	ldi	r24, 0x01	; 1
    36b0:	8b 83       	std	Y+3, r24	; 0x03

			if (0 == --frame->tx.timeout) {
    36b2:	89 81       	ldd	r24, Y+1	; 0x01
    36b4:	9a 81       	ldd	r25, Y+2	; 0x02
    36b6:	8c 57       	subi	r24, 0x7C	; 124
    36b8:	9f 4f       	sbci	r25, 0xFF	; 255
    36ba:	fc 01       	movw	r30, r24
    36bc:	80 81       	ld	r24, Z
    36be:	91 81       	ldd	r25, Z+1	; 0x01
    36c0:	9c 01       	movw	r18, r24
    36c2:	21 50       	subi	r18, 0x01	; 1
    36c4:	31 09       	sbc	r19, r1
    36c6:	89 81       	ldd	r24, Y+1	; 0x01
    36c8:	9a 81       	ldd	r25, Y+2	; 0x02
    36ca:	8c 57       	subi	r24, 0x7C	; 124
    36cc:	9f 4f       	sbci	r25, 0xFF	; 255
    36ce:	fc 01       	movw	r30, r24
    36d0:	31 83       	std	Z+1, r19	; 0x01
    36d2:	20 83       	st	Z, r18
    36d4:	89 81       	ldd	r24, Y+1	; 0x01
    36d6:	9a 81       	ldd	r25, Y+2	; 0x02
    36d8:	8c 57       	subi	r24, 0x7C	; 124
    36da:	9f 4f       	sbci	r25, 0xFF	; 255
    36dc:	fc 01       	movw	r30, r24
    36de:	80 81       	ld	r24, Z
    36e0:	91 81       	ldd	r25, Z+1	; 0x01
    36e2:	89 2b       	or	r24, r25
    36e4:	29 f4       	brne	.+10     	; 0x36f0 <nwkTxDelayTimerHandler+0x68>
				frame->state = NWK_TX_STATE_SEND;
    36e6:	89 81       	ldd	r24, Y+1	; 0x01
    36e8:	9a 81       	ldd	r25, Y+2	; 0x02
    36ea:	23 e1       	ldi	r18, 0x13	; 19
    36ec:	fc 01       	movw	r30, r24
    36ee:	20 83       	st	Z, r18
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    36f0:	89 81       	ldd	r24, Y+1	; 0x01
    36f2:	9a 81       	ldd	r25, Y+2	; 0x02
    36f4:	0e 94 db 0e 	call	0x1db6	; 0x1db6 <nwkFrameNext>
    36f8:	9a 83       	std	Y+2, r25	; 0x02
    36fa:	89 83       	std	Y+1, r24	; 0x01
    36fc:	89 81       	ldd	r24, Y+1	; 0x01
    36fe:	9a 81       	ldd	r25, Y+2	; 0x02
    3700:	89 2b       	or	r24, r25
    3702:	79 f6       	brne	.-98     	; 0x36a2 <nwkTxDelayTimerHandler+0x1a>
				frame->state = NWK_TX_STATE_SEND;
			}
		}
	}

	if (restart) {
    3704:	8b 81       	ldd	r24, Y+3	; 0x03
    3706:	88 23       	and	r24, r24
    3708:	21 f0       	breq	.+8      	; 0x3712 <nwkTxDelayTimerHandler+0x8a>
		SYS_TimerStart(timer);
    370a:	8c 81       	ldd	r24, Y+4	; 0x04
    370c:	9d 81       	ldd	r25, Y+5	; 0x05
    370e:	0e 94 65 21 	call	0x42ca	; 0x42ca <SYS_TimerStart>
	}
}
    3712:	00 00       	nop
    3714:	0f 90       	pop	r0
    3716:	0f 90       	pop	r0
    3718:	0f 90       	pop	r0
    371a:	0f 90       	pop	r0
    371c:	0f 90       	pop	r0
    371e:	df 91       	pop	r29
    3720:	cf 91       	pop	r28
    3722:	08 95       	ret

00003724 <nwkTxConvertPhyStatus>:

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
    3724:	cf 93       	push	r28
    3726:	df 93       	push	r29
    3728:	1f 92       	push	r1
    372a:	cd b7       	in	r28, 0x3d	; 61
    372c:	de b7       	in	r29, 0x3e	; 62
    372e:	89 83       	std	Y+1, r24	; 0x01
	switch (status) {
    3730:	89 81       	ldd	r24, Y+1	; 0x01
    3732:	88 2f       	mov	r24, r24
    3734:	90 e0       	ldi	r25, 0x00	; 0
    3736:	81 30       	cpi	r24, 0x01	; 1
    3738:	91 05       	cpc	r25, r1
    373a:	39 f0       	breq	.+14     	; 0x374a <nwkTxConvertPhyStatus+0x26>
    373c:	82 30       	cpi	r24, 0x02	; 2
    373e:	91 05       	cpc	r25, r1
    3740:	31 f0       	breq	.+12     	; 0x374e <nwkTxConvertPhyStatus+0x2a>
    3742:	89 2b       	or	r24, r25
    3744:	31 f4       	brne	.+12     	; 0x3752 <nwkTxConvertPhyStatus+0x2e>
	case PHY_STATUS_SUCCESS:
		return NWK_SUCCESS_STATUS;
    3746:	80 e0       	ldi	r24, 0x00	; 0
    3748:	05 c0       	rjmp	.+10     	; 0x3754 <nwkTxConvertPhyStatus+0x30>

	case PHY_STATUS_CHANNEL_ACCESS_FAILURE:
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    374a:	80 e2       	ldi	r24, 0x20	; 32
    374c:	03 c0       	rjmp	.+6      	; 0x3754 <nwkTxConvertPhyStatus+0x30>

	case PHY_STATUS_NO_ACK:
		return NWK_PHY_NO_ACK_STATUS;
    374e:	81 e2       	ldi	r24, 0x21	; 33
    3750:	01 c0       	rjmp	.+2      	; 0x3754 <nwkTxConvertPhyStatus+0x30>

	default:
		return NWK_ERROR_STATUS;
    3752:	81 e0       	ldi	r24, 0x01	; 1
	}
}
    3754:	0f 90       	pop	r0
    3756:	df 91       	pop	r29
    3758:	cf 91       	pop	r28
    375a:	08 95       	ret

0000375c <PHY_DataConf>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
    375c:	0f 93       	push	r16
    375e:	1f 93       	push	r17
    3760:	cf 93       	push	r28
    3762:	df 93       	push	r29
    3764:	1f 92       	push	r1
    3766:	cd b7       	in	r28, 0x3d	; 61
    3768:	de b7       	in	r29, 0x3e	; 62
    376a:	89 83       	std	Y+1, r24	; 0x01
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    376c:	00 91 02 0f 	lds	r16, 0x0F02	; 0x800f02 <nwkTxPhyActiveFrame>
    3770:	10 91 03 0f 	lds	r17, 0x0F03	; 0x800f03 <nwkTxPhyActiveFrame+0x1>
    3774:	89 81       	ldd	r24, Y+1	; 0x01
    3776:	0e 94 92 1b 	call	0x3724	; 0x3724 <nwkTxConvertPhyStatus>
    377a:	28 2f       	mov	r18, r24
    377c:	c8 01       	movw	r24, r16
    377e:	8d 57       	subi	r24, 0x7D	; 125
    3780:	9f 4f       	sbci	r25, 0xFF	; 255
    3782:	fc 01       	movw	r30, r24
    3784:	20 83       	st	Z, r18
	nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    3786:	80 91 02 0f 	lds	r24, 0x0F02	; 0x800f02 <nwkTxPhyActiveFrame>
    378a:	90 91 03 0f 	lds	r25, 0x0F03	; 0x800f03 <nwkTxPhyActiveFrame+0x1>
    378e:	25 e1       	ldi	r18, 0x15	; 21
    3790:	fc 01       	movw	r30, r24
    3792:	20 83       	st	Z, r18
	nwkTxPhyActiveFrame = NULL;
    3794:	10 92 03 0f 	sts	0x0F03, r1	; 0x800f03 <nwkTxPhyActiveFrame+0x1>
    3798:	10 92 02 0f 	sts	0x0F02, r1	; 0x800f02 <nwkTxPhyActiveFrame>
	nwkIb.lock--;
    379c:	80 91 d7 11 	lds	r24, 0x11D7	; 0x8011d7 <nwkIb+0x26>
    37a0:	90 91 d8 11 	lds	r25, 0x11D8	; 0x8011d8 <nwkIb+0x27>
    37a4:	01 97       	sbiw	r24, 0x01	; 1
    37a6:	90 93 d8 11 	sts	0x11D8, r25	; 0x8011d8 <nwkIb+0x27>
    37aa:	80 93 d7 11 	sts	0x11D7, r24	; 0x8011d7 <nwkIb+0x26>
}
    37ae:	00 00       	nop
    37b0:	0f 90       	pop	r0
    37b2:	df 91       	pop	r29
    37b4:	cf 91       	pop	r28
    37b6:	1f 91       	pop	r17
    37b8:	0f 91       	pop	r16
    37ba:	08 95       	ret

000037bc <nwkTxTaskHandler>:

/*************************************************************************//**
*  @brief Tx Module task handler
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    37bc:	cf 93       	push	r28
    37be:	df 93       	push	r29
    37c0:	00 d0       	rcall	.+0      	; 0x37c2 <nwkTxTaskHandler+0x6>
    37c2:	cd b7       	in	r28, 0x3d	; 61
    37c4:	de b7       	in	r29, 0x3e	; 62
	NwkFrame_t *frame = NULL;
    37c6:	1a 82       	std	Y+2, r1	; 0x02
    37c8:	19 82       	std	Y+1, r1	; 0x01

	while (NULL != (frame = nwkFrameNext(frame))) {
    37ca:	b3 c0       	rjmp	.+358    	; 0x3932 <nwkTxTaskHandler+0x176>
		switch (frame->state) {
    37cc:	89 81       	ldd	r24, Y+1	; 0x01
    37ce:	9a 81       	ldd	r25, Y+2	; 0x02
    37d0:	fc 01       	movw	r30, r24
    37d2:	80 81       	ld	r24, Z
    37d4:	88 2f       	mov	r24, r24
    37d6:	90 e0       	ldi	r25, 0x00	; 0
    37d8:	84 31       	cpi	r24, 0x14	; 20
    37da:	91 05       	cpc	r25, r1
    37dc:	09 f4       	brne	.+2      	; 0x37e0 <nwkTxTaskHandler+0x24>
    37de:	a9 c0       	rjmp	.+338    	; 0x3932 <nwkTxTaskHandler+0x176>
    37e0:	85 31       	cpi	r24, 0x15	; 21
    37e2:	91 05       	cpc	r25, r1
    37e4:	34 f4       	brge	.+12     	; 0x37f2 <nwkTxTaskHandler+0x36>
    37e6:	82 31       	cpi	r24, 0x12	; 18
    37e8:	91 05       	cpc	r25, r1
    37ea:	79 f0       	breq	.+30     	; 0x380a <nwkTxTaskHandler+0x4e>
    37ec:	43 97       	sbiw	r24, 0x13	; 19
    37ee:	31 f1       	breq	.+76     	; 0x383c <nwkTxTaskHandler+0x80>
    37f0:	9f c0       	rjmp	.+318    	; 0x3930 <nwkTxTaskHandler+0x174>
    37f2:	86 31       	cpi	r24, 0x16	; 22
    37f4:	91 05       	cpc	r25, r1
    37f6:	09 f4       	brne	.+2      	; 0x37fa <nwkTxTaskHandler+0x3e>
    37f8:	9c c0       	rjmp	.+312    	; 0x3932 <nwkTxTaskHandler+0x176>
    37fa:	86 31       	cpi	r24, 0x16	; 22
    37fc:	91 05       	cpc	r25, r1
    37fe:	0c f4       	brge	.+2      	; 0x3802 <nwkTxTaskHandler+0x46>
    3800:	43 c0       	rjmp	.+134    	; 0x3888 <nwkTxTaskHandler+0xcc>
    3802:	47 97       	sbiw	r24, 0x17	; 23
    3804:	09 f4       	brne	.+2      	; 0x3808 <nwkTxTaskHandler+0x4c>
    3806:	7a c0       	rjmp	.+244    	; 0x38fc <nwkTxTaskHandler+0x140>
    3808:	93 c0       	rjmp	.+294    	; 0x3930 <nwkTxTaskHandler+0x174>
		break;
#endif

		case NWK_TX_STATE_DELAY:
		{
			if (frame->tx.timeout > 0) {
    380a:	89 81       	ldd	r24, Y+1	; 0x01
    380c:	9a 81       	ldd	r25, Y+2	; 0x02
    380e:	8c 57       	subi	r24, 0x7C	; 124
    3810:	9f 4f       	sbci	r25, 0xFF	; 255
    3812:	fc 01       	movw	r30, r24
    3814:	80 81       	ld	r24, Z
    3816:	91 81       	ldd	r25, Z+1	; 0x01
    3818:	89 2b       	or	r24, r25
    381a:	51 f0       	breq	.+20     	; 0x3830 <nwkTxTaskHandler+0x74>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
    381c:	89 81       	ldd	r24, Y+1	; 0x01
    381e:	9a 81       	ldd	r25, Y+2	; 0x02
    3820:	21 e1       	ldi	r18, 0x11	; 17
    3822:	fc 01       	movw	r30, r24
    3824:	20 83       	st	Z, r18
				SYS_TimerStart(&nwkTxDelayTimer);
    3826:	81 e1       	ldi	r24, 0x11	; 17
    3828:	9f e0       	ldi	r25, 0x0F	; 15
    382a:	0e 94 65 21 	call	0x42ca	; 0x42ca <SYS_TimerStart>
    382e:	81 c0       	rjmp	.+258    	; 0x3932 <nwkTxTaskHandler+0x176>
			} else {
				frame->state = NWK_TX_STATE_SEND;
    3830:	89 81       	ldd	r24, Y+1	; 0x01
    3832:	9a 81       	ldd	r25, Y+2	; 0x02
    3834:	23 e1       	ldi	r18, 0x13	; 19
    3836:	fc 01       	movw	r30, r24
    3838:	20 83       	st	Z, r18
			}
		}
		break;
    383a:	7b c0       	rjmp	.+246    	; 0x3932 <nwkTxTaskHandler+0x176>

		case NWK_TX_STATE_SEND:
		{
			if (NULL == nwkTxPhyActiveFrame) {
    383c:	80 91 02 0f 	lds	r24, 0x0F02	; 0x800f02 <nwkTxPhyActiveFrame>
    3840:	90 91 03 0f 	lds	r25, 0x0F03	; 0x800f03 <nwkTxPhyActiveFrame+0x1>
    3844:	89 2b       	or	r24, r25
    3846:	09 f0       	breq	.+2      	; 0x384a <nwkTxTaskHandler+0x8e>
    3848:	74 c0       	rjmp	.+232    	; 0x3932 <nwkTxTaskHandler+0x176>
				nwkTxPhyActiveFrame = frame;
    384a:	89 81       	ldd	r24, Y+1	; 0x01
    384c:	9a 81       	ldd	r25, Y+2	; 0x02
    384e:	90 93 03 0f 	sts	0x0F03, r25	; 0x800f03 <nwkTxPhyActiveFrame+0x1>
    3852:	80 93 02 0f 	sts	0x0F02, r24	; 0x800f02 <nwkTxPhyActiveFrame>
				frame->state = NWK_TX_STATE_WAIT_CONF;
    3856:	89 81       	ldd	r24, Y+1	; 0x01
    3858:	9a 81       	ldd	r25, Y+2	; 0x02
    385a:	24 e1       	ldi	r18, 0x14	; 20
    385c:	fc 01       	movw	r30, r24
    385e:	20 83       	st	Z, r18
				PHY_DataReq(frame->data, frame->size);
    3860:	89 81       	ldd	r24, Y+1	; 0x01
    3862:	9a 81       	ldd	r25, Y+2	; 0x02
    3864:	fc 01       	movw	r30, r24
    3866:	21 81       	ldd	r18, Z+1	; 0x01
    3868:	89 81       	ldd	r24, Y+1	; 0x01
    386a:	9a 81       	ldd	r25, Y+2	; 0x02
    386c:	02 96       	adiw	r24, 0x02	; 2
    386e:	62 2f       	mov	r22, r18
    3870:	0e 94 df 1e 	call	0x3dbe	; 0x3dbe <PHY_DataReq>
				nwkIb.lock++;
    3874:	80 91 d7 11 	lds	r24, 0x11D7	; 0x8011d7 <nwkIb+0x26>
    3878:	90 91 d8 11 	lds	r25, 0x11D8	; 0x8011d8 <nwkIb+0x27>
    387c:	01 96       	adiw	r24, 0x01	; 1
    387e:	90 93 d8 11 	sts	0x11D8, r25	; 0x8011d8 <nwkIb+0x27>
    3882:	80 93 d7 11 	sts	0x11D7, r24	; 0x8011d7 <nwkIb+0x26>
			}
		}
		break;
    3886:	55 c0       	rjmp	.+170    	; 0x3932 <nwkTxTaskHandler+0x176>
		case NWK_TX_STATE_WAIT_CONF:
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
    3888:	89 81       	ldd	r24, Y+1	; 0x01
    388a:	9a 81       	ldd	r25, Y+2	; 0x02
    388c:	8d 57       	subi	r24, 0x7D	; 125
    388e:	9f 4f       	sbci	r25, 0xFF	; 255
    3890:	fc 01       	movw	r30, r24
    3892:	80 81       	ld	r24, Z
    3894:	88 23       	and	r24, r24
    3896:	61 f5       	brne	.+88     	; 0x38f0 <nwkTxTaskHandler+0x134>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    3898:	89 81       	ldd	r24, Y+1	; 0x01
    389a:	9a 81       	ldd	r25, Y+2	; 0x02
    389c:	fc 01       	movw	r30, r24
    389e:	25 85       	ldd	r18, Z+13	; 0x0d
    38a0:	36 85       	ldd	r19, Z+14	; 0x0e
    38a2:	80 91 b1 11 	lds	r24, 0x11B1	; 0x8011b1 <nwkIb>
    38a6:	90 91 b2 11 	lds	r25, 0x11B2	; 0x8011b2 <nwkIb+0x1>
    38aa:	28 17       	cp	r18, r24
    38ac:	39 07       	cpc	r19, r25
    38ae:	d1 f4       	brne	.+52     	; 0x38e4 <nwkTxTaskHandler+0x128>
    38b0:	89 81       	ldd	r24, Y+1	; 0x01
    38b2:	9a 81       	ldd	r25, Y+2	; 0x02
    38b4:	fc 01       	movw	r30, r24
    38b6:	83 85       	ldd	r24, Z+11	; 0x0b
    38b8:	81 70       	andi	r24, 0x01	; 1
    38ba:	88 23       	and	r24, r24
    38bc:	99 f0       	breq	.+38     	; 0x38e4 <nwkTxTaskHandler+0x128>
						frame->header.nwkFcf.
						ackRequest) {
					frame->state = NWK_TX_STATE_WAIT_ACK;
    38be:	89 81       	ldd	r24, Y+1	; 0x01
    38c0:	9a 81       	ldd	r25, Y+2	; 0x02
    38c2:	26 e1       	ldi	r18, 0x16	; 22
    38c4:	fc 01       	movw	r30, r24
    38c6:	20 83       	st	Z, r18
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
    38c8:	89 81       	ldd	r24, Y+1	; 0x01
    38ca:	9a 81       	ldd	r25, Y+2	; 0x02
    38cc:	8c 57       	subi	r24, 0x7C	; 124
    38ce:	9f 4f       	sbci	r25, 0xFF	; 255
    38d0:	25 e1       	ldi	r18, 0x15	; 21
    38d2:	30 e0       	ldi	r19, 0x00	; 0
    38d4:	fc 01       	movw	r30, r24
    38d6:	31 83       	std	Z+1, r19	; 0x01
    38d8:	20 83       	st	Z, r18
							NWK_TX_ACK_WAIT_TIMER_INTERVAL
							+ 1;
					SYS_TimerStart(&nwkTxAckWaitTimer);
    38da:	84 e0       	ldi	r24, 0x04	; 4
    38dc:	9f e0       	ldi	r25, 0x0F	; 15
    38de:	0e 94 65 21 	call	0x42ca	; 0x42ca <SYS_TimerStart>
    38e2:	0b c0       	rjmp	.+22     	; 0x38fa <nwkTxTaskHandler+0x13e>
				} else {
					
					frame->state = NWK_TX_STATE_CONFIRM;
    38e4:	89 81       	ldd	r24, Y+1	; 0x01
    38e6:	9a 81       	ldd	r25, Y+2	; 0x02
    38e8:	27 e1       	ldi	r18, 0x17	; 23
    38ea:	fc 01       	movw	r30, r24
    38ec:	20 83       	st	Z, r18
    38ee:	21 c0       	rjmp	.+66     	; 0x3932 <nwkTxTaskHandler+0x176>
				}
			} else {
				frame->state = NWK_TX_STATE_CONFIRM;
    38f0:	89 81       	ldd	r24, Y+1	; 0x01
    38f2:	9a 81       	ldd	r25, Y+2	; 0x02
    38f4:	27 e1       	ldi	r18, 0x17	; 23
    38f6:	fc 01       	movw	r30, r24
    38f8:	20 83       	st	Z, r18
			}
		}
		break;
    38fa:	1b c0       	rjmp	.+54     	; 0x3932 <nwkTxTaskHandler+0x176>
		case NWK_TX_STATE_CONFIRM:
		{
#ifdef NWK_ENABLE_ROUTING
			nwkRouteFrameSent(frame);
#endif
			if (NULL == frame->tx.confirm) {
    38fc:	89 81       	ldd	r24, Y+1	; 0x01
    38fe:	9a 81       	ldd	r25, Y+2	; 0x02
    3900:	89 57       	subi	r24, 0x79	; 121
    3902:	9f 4f       	sbci	r25, 0xFF	; 255
    3904:	fc 01       	movw	r30, r24
    3906:	80 81       	ld	r24, Z
    3908:	91 81       	ldd	r25, Z+1	; 0x01
    390a:	89 2b       	or	r24, r25
    390c:	29 f4       	brne	.+10     	; 0x3918 <nwkTxTaskHandler+0x15c>
				nwkFrameFree(frame);
    390e:	89 81       	ldd	r24, Y+1	; 0x01
    3910:	9a 81       	ldd	r25, Y+2	; 0x02
    3912:	0e 94 c1 0e 	call	0x1d82	; 0x1d82 <nwkFrameFree>
    3916:	0d c0       	rjmp	.+26     	; 0x3932 <nwkTxTaskHandler+0x176>
			} else {
				frame->tx.confirm(frame);
    3918:	89 81       	ldd	r24, Y+1	; 0x01
    391a:	9a 81       	ldd	r25, Y+2	; 0x02
    391c:	89 57       	subi	r24, 0x79	; 121
    391e:	9f 4f       	sbci	r25, 0xFF	; 255
    3920:	fc 01       	movw	r30, r24
    3922:	20 81       	ld	r18, Z
    3924:	31 81       	ldd	r19, Z+1	; 0x01
    3926:	89 81       	ldd	r24, Y+1	; 0x01
    3928:	9a 81       	ldd	r25, Y+2	; 0x02
    392a:	f9 01       	movw	r30, r18
    392c:	09 95       	icall
			}
		}
		break;
    392e:	01 c0       	rjmp	.+2      	; 0x3932 <nwkTxTaskHandler+0x176>

		default:
			break;
    3930:	00 00       	nop
*****************************************************************************/
void nwkTxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3932:	89 81       	ldd	r24, Y+1	; 0x01
    3934:	9a 81       	ldd	r25, Y+2	; 0x02
    3936:	0e 94 db 0e 	call	0x1db6	; 0x1db6 <nwkFrameNext>
    393a:	9a 83       	std	Y+2, r25	; 0x02
    393c:	89 83       	std	Y+1, r24	; 0x01
    393e:	89 81       	ldd	r24, Y+1	; 0x01
    3940:	9a 81       	ldd	r25, Y+2	; 0x02
    3942:	89 2b       	or	r24, r25
    3944:	09 f0       	breq	.+2      	; 0x3948 <nwkTxTaskHandler+0x18c>
    3946:	42 cf       	rjmp	.-380    	; 0x37cc <nwkTxTaskHandler+0x10>

		default:
			break;
		}
	}
}
    3948:	00 00       	nop
    394a:	0f 90       	pop	r0
    394c:	0f 90       	pop	r0
    394e:	df 91       	pop	r29
    3950:	cf 91       	pop	r28
    3952:	08 95       	ret

00003954 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
    3954:	cf 93       	push	r28
    3956:	df 93       	push	r29
    3958:	00 d0       	rcall	.+0      	; 0x395a <sysclk_enable_peripheral_clock+0x6>
    395a:	cd b7       	in	r28, 0x3d	; 61
    395c:	de b7       	in	r29, 0x3e	; 62
    395e:	9a 83       	std	Y+2, r25	; 0x02
    3960:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    3962:	89 81       	ldd	r24, Y+1	; 0x01
    3964:	9a 81       	ldd	r25, Y+2	; 0x02
    3966:	89 2b       	or	r24, r25
    3968:	09 f4       	brne	.+2      	; 0x396c <sysclk_enable_peripheral_clock+0x18>
    396a:	7b c0       	rjmp	.+246    	; 0x3a62 <sysclk_enable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    396c:	89 81       	ldd	r24, Y+1	; 0x01
    396e:	9a 81       	ldd	r25, Y+2	; 0x02
    3970:	88 37       	cpi	r24, 0x78	; 120
    3972:	91 05       	cpc	r25, r1
    3974:	49 f4       	brne	.+18     	; 0x3988 <sysclk_enable_peripheral_clock+0x34>
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
    3976:	61 e0       	ldi	r22, 0x01	; 1
    3978:	80 e0       	ldi	r24, 0x00	; 0
    397a:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
    397e:	60 e1       	ldi	r22, 0x10	; 16
    3980:	80 e0       	ldi	r24, 0x00	; 0
    3982:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3986:	6d c0       	rjmp	.+218    	; 0x3a62 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    3988:	89 81       	ldd	r24, Y+1	; 0x01
    398a:	9a 81       	ldd	r25, Y+2	; 0x02
    398c:	80 3c       	cpi	r24, 0xC0	; 192
    398e:	91 05       	cpc	r25, r1
    3990:	29 f4       	brne	.+10     	; 0x399c <sysclk_enable_peripheral_clock+0x48>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    3992:	62 e0       	ldi	r22, 0x02	; 2
    3994:	80 e0       	ldi	r24, 0x00	; 0
    3996:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    399a:	63 c0       	rjmp	.+198    	; 0x3a62 <sysclk_enable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    399c:	89 81       	ldd	r24, Y+1	; 0x01
    399e:	9a 81       	ldd	r25, Y+2	; 0x02
    39a0:	8c 34       	cpi	r24, 0x4C	; 76
    39a2:	91 05       	cpc	r25, r1
    39a4:	29 f4       	brne	.+10     	; 0x39b0 <sysclk_enable_peripheral_clock+0x5c>
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
    39a6:	64 e0       	ldi	r22, 0x04	; 4
    39a8:	80 e0       	ldi	r24, 0x00	; 0
    39aa:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    39ae:	59 c0       	rjmp	.+178    	; 0x3a62 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &SPCR) {
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif

	else if (module == &TCCR1A) {
    39b0:	89 81       	ldd	r24, Y+1	; 0x01
    39b2:	9a 81       	ldd	r25, Y+2	; 0x02
    39b4:	80 38       	cpi	r24, 0x80	; 128
    39b6:	91 05       	cpc	r25, r1
    39b8:	29 f4       	brne	.+10     	; 0x39c4 <sysclk_enable_peripheral_clock+0x70>
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    39ba:	68 e0       	ldi	r22, 0x08	; 8
    39bc:	80 e0       	ldi	r24, 0x00	; 0
    39be:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    39c2:	4f c0       	rjmp	.+158    	; 0x3a62 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    39c4:	89 81       	ldd	r24, Y+1	; 0x01
    39c6:	9a 81       	ldd	r25, Y+2	; 0x02
    39c8:	84 34       	cpi	r24, 0x44	; 68
    39ca:	91 05       	cpc	r25, r1
    39cc:	29 f4       	brne	.+10     	; 0x39d8 <sysclk_enable_peripheral_clock+0x84>
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
    39ce:	60 e2       	ldi	r22, 0x20	; 32
    39d0:	80 e0       	ldi	r24, 0x00	; 0
    39d2:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    39d6:	45 c0       	rjmp	.+138    	; 0x3a62 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    39d8:	89 81       	ldd	r24, Y+1	; 0x01
    39da:	9a 81       	ldd	r25, Y+2	; 0x02
    39dc:	80 3b       	cpi	r24, 0xB0	; 176
    39de:	91 05       	cpc	r25, r1
    39e0:	29 f4       	brne	.+10     	; 0x39ec <sysclk_enable_peripheral_clock+0x98>
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    39e2:	60 e4       	ldi	r22, 0x40	; 64
    39e4:	80 e0       	ldi	r24, 0x00	; 0
    39e6:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    39ea:	3b c0       	rjmp	.+118    	; 0x3a62 <sysclk_enable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    39ec:	89 81       	ldd	r24, Y+1	; 0x01
    39ee:	9a 81       	ldd	r25, Y+2	; 0x02
    39f0:	88 3b       	cpi	r24, 0xB8	; 184
    39f2:	91 05       	cpc	r25, r1
    39f4:	29 f4       	brne	.+10     	; 0x3a00 <sysclk_enable_peripheral_clock+0xac>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
    39f6:	60 e8       	ldi	r22, 0x80	; 128
    39f8:	80 e0       	ldi	r24, 0x00	; 0
    39fa:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    39fe:	31 c0       	rjmp	.+98     	; 0x3a62 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
    3a00:	89 81       	ldd	r24, Y+1	; 0x01
    3a02:	9a 81       	ldd	r25, Y+2	; 0x02
    3a04:	88 3c       	cpi	r24, 0xC8	; 200
    3a06:	91 05       	cpc	r25, r1
    3a08:	29 f4       	brne	.+10     	; 0x3a14 <sysclk_enable_peripheral_clock+0xc0>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    3a0a:	61 e0       	ldi	r22, 0x01	; 1
    3a0c:	81 e0       	ldi	r24, 0x01	; 1
    3a0e:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3a12:	27 c0       	rjmp	.+78     	; 0x3a62 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    3a14:	89 81       	ldd	r24, Y+1	; 0x01
    3a16:	9a 81       	ldd	r25, Y+2	; 0x02
    3a18:	80 39       	cpi	r24, 0x90	; 144
    3a1a:	91 05       	cpc	r25, r1
    3a1c:	29 f4       	brne	.+10     	; 0x3a28 <sysclk_enable_peripheral_clock+0xd4>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
    3a1e:	68 e0       	ldi	r22, 0x08	; 8
    3a20:	81 e0       	ldi	r24, 0x01	; 1
    3a22:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3a26:	1d c0       	rjmp	.+58     	; 0x3a62 <sysclk_enable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    3a28:	89 81       	ldd	r24, Y+1	; 0x01
    3a2a:	9a 81       	ldd	r25, Y+2	; 0x02
    3a2c:	80 3a       	cpi	r24, 0xA0	; 160
    3a2e:	91 05       	cpc	r25, r1
    3a30:	29 f4       	brne	.+10     	; 0x3a3c <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
    3a32:	60 e1       	ldi	r22, 0x10	; 16
    3a34:	81 e0       	ldi	r24, 0x01	; 1
    3a36:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3a3a:	13 c0       	rjmp	.+38     	; 0x3a62 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    3a3c:	89 81       	ldd	r24, Y+1	; 0x01
    3a3e:	9a 81       	ldd	r25, Y+2	; 0x02
    3a40:	80 32       	cpi	r24, 0x20	; 32
    3a42:	91 40       	sbci	r25, 0x01	; 1
    3a44:	29 f4       	brne	.+10     	; 0x3a50 <sysclk_enable_peripheral_clock+0xfc>
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
    3a46:	60 e2       	ldi	r22, 0x20	; 32
    3a48:	81 e0       	ldi	r24, 0x01	; 1
    3a4a:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3a4e:	09 c0       	rjmp	.+18     	; 0x3a62 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    3a50:	89 81       	ldd	r24, Y+1	; 0x01
    3a52:	9a 81       	ldd	r25, Y+2	; 0x02
    3a54:	83 34       	cpi	r24, 0x43	; 67
    3a56:	91 40       	sbci	r25, 0x01	; 1
    3a58:	21 f4       	brne	.+8      	; 0x3a62 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
    3a5a:	60 e4       	ldi	r22, 0x40	; 64
    3a5c:	81 e0       	ldi	r24, 0x01	; 1
    3a5e:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3a62:	00 00       	nop
    3a64:	0f 90       	pop	r0
    3a66:	0f 90       	pop	r0
    3a68:	df 91       	pop	r29
    3a6a:	cf 91       	pop	r28
    3a6c:	08 95       	ret

00003a6e <__portable_avr_delay_cycles>:
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	do { barrier(); } while (--n);
    3a6e:	61 50       	subi	r22, 0x01	; 1
    3a70:	71 09       	sbc	r23, r1
    3a72:	81 09       	sbc	r24, r1
    3a74:	91 09       	sbc	r25, r1
    3a76:	d9 f7       	brne	.-10     	; 0x3a6e <__portable_avr_delay_cycles>
}
    3a78:	08 95       	ret

00003a7a <PHY_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void PHY_Init(void)
{
    3a7a:	cf 93       	push	r28
    3a7c:	df 93       	push	r29
    3a7e:	cd b7       	in	r28, 0x3d	; 61
    3a80:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_peripheral_clock(&TRX_CTRL_0);
    3a82:	83 e4       	ldi	r24, 0x43	; 67
    3a84:	91 e0       	ldi	r25, 0x01	; 1
    3a86:	0e 94 aa 1c 	call	0x3954	; 0x3954 <sysclk_enable_peripheral_clock>

	TRXPR_REG_s.trxrst = 1;
    3a8a:	89 e3       	ldi	r24, 0x39	; 57
    3a8c:	91 e0       	ldi	r25, 0x01	; 1
    3a8e:	fc 01       	movw	r30, r24
    3a90:	20 81       	ld	r18, Z
    3a92:	21 60       	ori	r18, 0x01	; 1
    3a94:	fc 01       	movw	r30, r24
    3a96:	20 83       	st	Z, r18

	phyRxState = false;
    3a98:	10 92 9f 0f 	sts	0x0F9F, r1	; 0x800f9f <phyRxState>
	phyState = PHY_STATE_IDLE;
    3a9c:	81 e0       	ldi	r24, 0x01	; 1
    3a9e:	80 93 1e 0f 	sts	0x0F1E, r24	; 0x800f1e <phyState>

	phyTrxSetState(TRX_CMD_TRX_OFF);
    3aa2:	88 e0       	ldi	r24, 0x08	; 8
    3aa4:	0e 94 bc 1f 	call	0x3f78	; 0x3f78 <phyTrxSetState>

	TRX_CTRL_2_REG_s.rxSafeMode = 1;
    3aa8:	8c e4       	ldi	r24, 0x4C	; 76
    3aaa:	91 e0       	ldi	r25, 0x01	; 1
    3aac:	fc 01       	movw	r30, r24
    3aae:	20 81       	ld	r18, Z
    3ab0:	20 68       	ori	r18, 0x80	; 128
    3ab2:	fc 01       	movw	r30, r24
    3ab4:	20 83       	st	Z, r18
	#endif // ANTENNA_DEFAULT
#endif // ANTENNA_DIVERSITY
#ifdef EXT_RF_FRONT_END_CTRL
	TRX_CTRL_1_REG_s.paExtEn = 1;
#endif // EXT_RF_FRONT_END_CTRL
}
    3ab6:	00 00       	nop
    3ab8:	df 91       	pop	r29
    3aba:	cf 91       	pop	r28
    3abc:	08 95       	ret

00003abe <PHY_ResetRadio>:

void PHY_ResetRadio(void)
{
    3abe:	cf 93       	push	r28
    3ac0:	df 93       	push	r29
    3ac2:	cd b7       	in	r28, 0x3d	; 61
    3ac4:	de b7       	in	r29, 0x3e	; 62
	TRXPR_REG_s.trxrst = 1;
    3ac6:	89 e3       	ldi	r24, 0x39	; 57
    3ac8:	91 e0       	ldi	r25, 0x01	; 1
    3aca:	fc 01       	movw	r30, r24
    3acc:	20 81       	ld	r18, Z
    3ace:	21 60       	ori	r18, 0x01	; 1
    3ad0:	fc 01       	movw	r30, r24
    3ad2:	20 83       	st	Z, r18
}
    3ad4:	00 00       	nop
    3ad6:	df 91       	pop	r29
    3ad8:	cf 91       	pop	r28
    3ada:	08 95       	ret

00003adc <PHY_SetTdmaMode>:

void PHY_SetTdmaMode(bool mode)
{
    3adc:	cf 93       	push	r28
    3ade:	df 93       	push	r29
    3ae0:	1f 92       	push	r1
    3ae2:	cd b7       	in	r28, 0x3d	; 61
    3ae4:	de b7       	in	r29, 0x3e	; 62
    3ae6:	89 83       	std	Y+1, r24	; 0x01
	if(mode)
    3ae8:	89 81       	ldd	r24, Y+1	; 0x01
    3aea:	88 23       	and	r24, r24
    3aec:	b1 f0       	breq	.+44     	; 0x3b1a <PHY_SetTdmaMode+0x3e>
	{
		XAH_CTRL_0_REG_s.maxFrameRetries = 0;
    3aee:	8c e6       	ldi	r24, 0x6C	; 108
    3af0:	91 e0       	ldi	r25, 0x01	; 1
    3af2:	fc 01       	movw	r30, r24
    3af4:	20 81       	ld	r18, Z
    3af6:	2f 70       	andi	r18, 0x0F	; 15
    3af8:	fc 01       	movw	r30, r24
    3afa:	20 83       	st	Z, r18
		XAH_CTRL_0_REG_s.maxCsmaRetries = 7;
    3afc:	8c e6       	ldi	r24, 0x6C	; 108
    3afe:	91 e0       	ldi	r25, 0x01	; 1
    3b00:	fc 01       	movw	r30, r24
    3b02:	20 81       	ld	r18, Z
    3b04:	2e 60       	ori	r18, 0x0E	; 14
    3b06:	fc 01       	movw	r30, r24
    3b08:	20 83       	st	Z, r18
	
		CSMA_SEED_1_REG_s.aackDisAck = 1;	// Disable ACK even if requested		
    3b0a:	8e e6       	ldi	r24, 0x6E	; 110
    3b0c:	91 e0       	ldi	r25, 0x01	; 1
    3b0e:	fc 01       	movw	r30, r24
    3b10:	20 81       	ld	r18, Z
    3b12:	20 61       	ori	r18, 0x10	; 16
    3b14:	fc 01       	movw	r30, r24
    3b16:	20 83       	st	Z, r18
		XAH_CTRL_0_REG_s.maxFrameRetries = 3;
		XAH_CTRL_0_REG_s.maxCsmaRetries = 4;
		
		CSMA_SEED_1_REG_s.aackDisAck = 0;
	}
}
    3b18:	17 c0       	rjmp	.+46     	; 0x3b48 <PHY_SetTdmaMode+0x6c>
	
		CSMA_SEED_1_REG_s.aackDisAck = 1;	// Disable ACK even if requested		
	}
	else
	{
		XAH_CTRL_0_REG_s.maxFrameRetries = 3;
    3b1a:	8c e6       	ldi	r24, 0x6C	; 108
    3b1c:	91 e0       	ldi	r25, 0x01	; 1
    3b1e:	fc 01       	movw	r30, r24
    3b20:	20 81       	ld	r18, Z
    3b22:	2f 70       	andi	r18, 0x0F	; 15
    3b24:	20 63       	ori	r18, 0x30	; 48
    3b26:	fc 01       	movw	r30, r24
    3b28:	20 83       	st	Z, r18
		XAH_CTRL_0_REG_s.maxCsmaRetries = 4;
    3b2a:	8c e6       	ldi	r24, 0x6C	; 108
    3b2c:	91 e0       	ldi	r25, 0x01	; 1
    3b2e:	fc 01       	movw	r30, r24
    3b30:	20 81       	ld	r18, Z
    3b32:	21 7f       	andi	r18, 0xF1	; 241
    3b34:	28 60       	ori	r18, 0x08	; 8
    3b36:	fc 01       	movw	r30, r24
    3b38:	20 83       	st	Z, r18
		
		CSMA_SEED_1_REG_s.aackDisAck = 0;
    3b3a:	8e e6       	ldi	r24, 0x6E	; 110
    3b3c:	91 e0       	ldi	r25, 0x01	; 1
    3b3e:	fc 01       	movw	r30, r24
    3b40:	20 81       	ld	r18, Z
    3b42:	2f 7e       	andi	r18, 0xEF	; 239
    3b44:	fc 01       	movw	r30, r24
    3b46:	20 83       	st	Z, r18
	}
}
    3b48:	00 00       	nop
    3b4a:	0f 90       	pop	r0
    3b4c:	df 91       	pop	r29
    3b4e:	cf 91       	pop	r28
    3b50:	08 95       	ret

00003b52 <PHY_SetPromiscuousMode>:

void PHY_SetPromiscuousMode(bool mode)
{
    3b52:	cf 93       	push	r28
    3b54:	df 93       	push	r29
    3b56:	cd b7       	in	r28, 0x3d	; 61
    3b58:	de b7       	in	r29, 0x3e	; 62
    3b5a:	29 97       	sbiw	r28, 0x09	; 9
    3b5c:	0f b6       	in	r0, 0x3f	; 63
    3b5e:	f8 94       	cli
    3b60:	de bf       	out	0x3e, r29	; 62
    3b62:	0f be       	out	0x3f, r0	; 63
    3b64:	cd bf       	out	0x3d, r28	; 61
    3b66:	89 87       	std	Y+9, r24	; 0x09
	uint8_t ieee_address[] = { 0, 0, 0, 0, 0, 0, 0, 0 };
    3b68:	28 e0       	ldi	r18, 0x08	; 8
    3b6a:	ce 01       	movw	r24, r28
    3b6c:	01 96       	adiw	r24, 0x01	; 1
    3b6e:	fc 01       	movw	r30, r24
    3b70:	32 2f       	mov	r19, r18
    3b72:	11 92       	st	Z+, r1
    3b74:	3a 95       	dec	r19
    3b76:	e9 f7       	brne	.-6      	; 0x3b72 <PHY_SetPromiscuousMode+0x20>

	if(mode)
    3b78:	89 85       	ldd	r24, Y+9	; 0x09
    3b7a:	88 23       	and	r24, r24
    3b7c:	49 f1       	breq	.+82     	; 0x3bd0 <PHY_SetPromiscuousMode+0x7e>
	{
		PHY_SetShortAddr(0);
    3b7e:	80 e0       	ldi	r24, 0x00	; 0
    3b80:	90 e0       	ldi	r25, 0x00	; 0
    3b82:	0e 94 69 1e 	call	0x3cd2	; 0x3cd2 <PHY_SetShortAddr>
		PHY_SetPanId(0);
    3b86:	80 e0       	ldi	r24, 0x00	; 0
    3b88:	90 e0       	ldi	r25, 0x00	; 0
    3b8a:	0e 94 45 1e 	call	0x3c8a	; 0x3c8a <PHY_SetPanId>
		PHY_SetIEEEAddr(ieee_address);
    3b8e:	ce 01       	movw	r24, r28
    3b90:	01 96       	adiw	r24, 0x01	; 1
    3b92:	0e 94 e1 1f 	call	0x3fc2	; 0x3fc2 <PHY_SetIEEEAddr>
//	Any non-corrupted frame with a reserved frame type is indicated by a
//	TRX24_RX_END interrupt. No further address filtering is applied on those frames.
//	A TRX24_AMI interrupt is never generated and the acknowledgment subfield is
//	ignored.

		XAH_CTRL_1_REG_s.aackPromMode = 1;	// Enable promiscuous mode
    3b96:	87 e5       	ldi	r24, 0x57	; 87
    3b98:	91 e0       	ldi	r25, 0x01	; 1
    3b9a:	fc 01       	movw	r30, r24
    3b9c:	20 81       	ld	r18, Z
    3b9e:	22 60       	ori	r18, 0x02	; 2
    3ba0:	fc 01       	movw	r30, r24
    3ba2:	20 83       	st	Z, r18
		XAH_CTRL_1_REG_s.aackUpldResFt = 1;	// Enable reserved frame type reception ; this was changed to one
    3ba4:	87 e5       	ldi	r24, 0x57	; 87
    3ba6:	91 e0       	ldi	r25, 0x01	; 1
    3ba8:	fc 01       	movw	r30, r24
    3baa:	20 81       	ld	r18, Z
    3bac:	20 61       	ori	r18, 0x10	; 16
    3bae:	fc 01       	movw	r30, r24
    3bb0:	20 83       	st	Z, r18
                                        // so that the addres isn't checked by filter
		XAH_CTRL_1_REG_s.aackFltrResFt = 0;	// Disable filter of reserved frame types
    3bb2:	87 e5       	ldi	r24, 0x57	; 87
    3bb4:	91 e0       	ldi	r25, 0x01	; 1
    3bb6:	fc 01       	movw	r30, r24
    3bb8:	20 81       	ld	r18, Z
    3bba:	2f 7d       	andi	r18, 0xDF	; 223
    3bbc:	fc 01       	movw	r30, r24
    3bbe:	20 83       	st	Z, r18
		CSMA_SEED_1_REG_s.aackDisAck = 1;		// Disable generation of acknowledgment
    3bc0:	8e e6       	ldi	r24, 0x6E	; 110
    3bc2:	91 e0       	ldi	r25, 0x01	; 1
    3bc4:	fc 01       	movw	r30, r24
    3bc6:	20 81       	ld	r18, Z
    3bc8:	20 61       	ori	r18, 0x10	; 16
    3bca:	fc 01       	movw	r30, r24
    3bcc:	20 83       	st	Z, r18
	else
	{
		XAH_CTRL_1_REG = 0;
		CSMA_SEED_1_REG_s.aackDisAck = 0;
	}
}
    3bce:	0b c0       	rjmp	.+22     	; 0x3be6 <PHY_SetPromiscuousMode+0x94>
		XAH_CTRL_1_REG_s.aackFltrResFt = 0;	// Disable filter of reserved frame types
		CSMA_SEED_1_REG_s.aackDisAck = 1;		// Disable generation of acknowledgment
	}
	else
	{
		XAH_CTRL_1_REG = 0;
    3bd0:	87 e5       	ldi	r24, 0x57	; 87
    3bd2:	91 e0       	ldi	r25, 0x01	; 1
    3bd4:	fc 01       	movw	r30, r24
    3bd6:	10 82       	st	Z, r1
		CSMA_SEED_1_REG_s.aackDisAck = 0;
    3bd8:	8e e6       	ldi	r24, 0x6E	; 110
    3bda:	91 e0       	ldi	r25, 0x01	; 1
    3bdc:	fc 01       	movw	r30, r24
    3bde:	20 81       	ld	r18, Z
    3be0:	2f 7e       	andi	r18, 0xEF	; 239
    3be2:	fc 01       	movw	r30, r24
    3be4:	20 83       	st	Z, r18
	}
}
    3be6:	00 00       	nop
    3be8:	29 96       	adiw	r28, 0x09	; 9
    3bea:	0f b6       	in	r0, 0x3f	; 63
    3bec:	f8 94       	cli
    3bee:	de bf       	out	0x3e, r29	; 62
    3bf0:	0f be       	out	0x3f, r0	; 63
    3bf2:	cd bf       	out	0x3d, r28	; 61
    3bf4:	df 91       	pop	r29
    3bf6:	cf 91       	pop	r28
    3bf8:	08 95       	ret

00003bfa <PHY_SetOptimizedCSMAValues>:

void PHY_SetOptimizedCSMAValues(void)
{
    3bfa:	0f 93       	push	r16
    3bfc:	1f 93       	push	r17
    3bfe:	cf 93       	push	r28
    3c00:	df 93       	push	r29
    3c02:	cd b7       	in	r28, 0x3d	; 61
    3c04:	de b7       	in	r29, 0x3e	; 62
	CSMA_BE_REG_s.minBe = 0x03;
    3c06:	8f e6       	ldi	r24, 0x6F	; 111
    3c08:	91 e0       	ldi	r25, 0x01	; 1
    3c0a:	fc 01       	movw	r30, r24
    3c0c:	20 81       	ld	r18, Z
    3c0e:	20 7f       	andi	r18, 0xF0	; 240
    3c10:	23 60       	ori	r18, 0x03	; 3
    3c12:	fc 01       	movw	r30, r24
    3c14:	20 83       	st	Z, r18
	CSMA_BE_REG_s.maxBe = 0x08;
    3c16:	8f e6       	ldi	r24, 0x6F	; 111
    3c18:	91 e0       	ldi	r25, 0x01	; 1
    3c1a:	fc 01       	movw	r30, r24
    3c1c:	20 81       	ld	r18, Z
    3c1e:	2f 70       	andi	r18, 0x0F	; 15
    3c20:	20 68       	ori	r18, 0x80	; 128
    3c22:	fc 01       	movw	r30, r24
    3c24:	20 83       	st	Z, r18
	CSMA_SEED_0_REG = (uint8_t)PHY_RandomReq();
    3c26:	0d e6       	ldi	r16, 0x6D	; 109
    3c28:	11 e0       	ldi	r17, 0x01	; 1
    3c2a:	0e 94 20 1f 	call	0x3e40	; 0x3e40 <PHY_RandomReq>
    3c2e:	f8 01       	movw	r30, r16
    3c30:	80 83       	st	Z, r24
}
    3c32:	00 00       	nop
    3c34:	df 91       	pop	r29
    3c36:	cf 91       	pop	r28
    3c38:	1f 91       	pop	r17
    3c3a:	0f 91       	pop	r16
    3c3c:	08 95       	ret

00003c3e <PHY_SetRxState>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetRxState(bool rx)
{
    3c3e:	cf 93       	push	r28
    3c40:	df 93       	push	r29
    3c42:	1f 92       	push	r1
    3c44:	cd b7       	in	r28, 0x3d	; 61
    3c46:	de b7       	in	r29, 0x3e	; 62
    3c48:	89 83       	std	Y+1, r24	; 0x01
	phyRxState = rx;
    3c4a:	89 81       	ldd	r24, Y+1	; 0x01
    3c4c:	80 93 9f 0f 	sts	0x0F9F, r24	; 0x800f9f <phyRxState>
	phySetRxState();
    3c50:	0e 94 a5 1f 	call	0x3f4a	; 0x3f4a <phySetRxState>
}
    3c54:	00 00       	nop
    3c56:	0f 90       	pop	r0
    3c58:	df 91       	pop	r29
    3c5a:	cf 91       	pop	r28
    3c5c:	08 95       	ret

00003c5e <PHY_SetChannel>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetChannel(uint8_t channel)
{
    3c5e:	cf 93       	push	r28
    3c60:	df 93       	push	r29
    3c62:	1f 92       	push	r1
    3c64:	cd b7       	in	r28, 0x3d	; 61
    3c66:	de b7       	in	r29, 0x3e	; 62
    3c68:	89 83       	std	Y+1, r24	; 0x01
	PHY_CC_CCA_REG_s.channel = channel;
    3c6a:	88 e4       	ldi	r24, 0x48	; 72
    3c6c:	91 e0       	ldi	r25, 0x01	; 1
    3c6e:	29 81       	ldd	r18, Y+1	; 0x01
    3c70:	2f 71       	andi	r18, 0x1F	; 31
    3c72:	2f 71       	andi	r18, 0x1F	; 31
    3c74:	fc 01       	movw	r30, r24
    3c76:	30 81       	ld	r19, Z
    3c78:	30 7e       	andi	r19, 0xE0	; 224
    3c7a:	23 2b       	or	r18, r19
    3c7c:	fc 01       	movw	r30, r24
    3c7e:	20 83       	st	Z, r18
}
    3c80:	00 00       	nop
    3c82:	0f 90       	pop	r0
    3c84:	df 91       	pop	r29
    3c86:	cf 91       	pop	r28
    3c88:	08 95       	ret

00003c8a <PHY_SetPanId>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetPanId(uint16_t panId)
{
    3c8a:	cf 93       	push	r28
    3c8c:	df 93       	push	r29
    3c8e:	00 d0       	rcall	.+0      	; 0x3c90 <PHY_SetPanId+0x6>
    3c90:	00 d0       	rcall	.+0      	; 0x3c92 <PHY_SetPanId+0x8>
    3c92:	cd b7       	in	r28, 0x3d	; 61
    3c94:	de b7       	in	r29, 0x3e	; 62
    3c96:	9c 83       	std	Y+4, r25	; 0x04
    3c98:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t *d = (uint8_t *)&panId;
    3c9a:	ce 01       	movw	r24, r28
    3c9c:	03 96       	adiw	r24, 0x03	; 3
    3c9e:	9a 83       	std	Y+2, r25	; 0x02
    3ca0:	89 83       	std	Y+1, r24	; 0x01

	PAN_ID_0_REG = d[0];
    3ca2:	82 e6       	ldi	r24, 0x62	; 98
    3ca4:	91 e0       	ldi	r25, 0x01	; 1
    3ca6:	29 81       	ldd	r18, Y+1	; 0x01
    3ca8:	3a 81       	ldd	r19, Y+2	; 0x02
    3caa:	f9 01       	movw	r30, r18
    3cac:	20 81       	ld	r18, Z
    3cae:	fc 01       	movw	r30, r24
    3cb0:	20 83       	st	Z, r18
	PAN_ID_1_REG = d[1];
    3cb2:	83 e6       	ldi	r24, 0x63	; 99
    3cb4:	91 e0       	ldi	r25, 0x01	; 1
    3cb6:	29 81       	ldd	r18, Y+1	; 0x01
    3cb8:	3a 81       	ldd	r19, Y+2	; 0x02
    3cba:	f9 01       	movw	r30, r18
    3cbc:	21 81       	ldd	r18, Z+1	; 0x01
    3cbe:	fc 01       	movw	r30, r24
    3cc0:	20 83       	st	Z, r18
}
    3cc2:	00 00       	nop
    3cc4:	0f 90       	pop	r0
    3cc6:	0f 90       	pop	r0
    3cc8:	0f 90       	pop	r0
    3cca:	0f 90       	pop	r0
    3ccc:	df 91       	pop	r29
    3cce:	cf 91       	pop	r28
    3cd0:	08 95       	ret

00003cd2 <PHY_SetShortAddr>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetShortAddr(uint16_t addr)
{
    3cd2:	cf 93       	push	r28
    3cd4:	df 93       	push	r29
    3cd6:	00 d0       	rcall	.+0      	; 0x3cd8 <PHY_SetShortAddr+0x6>
    3cd8:	00 d0       	rcall	.+0      	; 0x3cda <PHY_SetShortAddr+0x8>
    3cda:	cd b7       	in	r28, 0x3d	; 61
    3cdc:	de b7       	in	r29, 0x3e	; 62
    3cde:	9c 83       	std	Y+4, r25	; 0x04
    3ce0:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t *d = (uint8_t *)&addr;
    3ce2:	ce 01       	movw	r24, r28
    3ce4:	03 96       	adiw	r24, 0x03	; 3
    3ce6:	9a 83       	std	Y+2, r25	; 0x02
    3ce8:	89 83       	std	Y+1, r24	; 0x01

	SHORT_ADDR_0_REG = d[0];
    3cea:	80 e6       	ldi	r24, 0x60	; 96
    3cec:	91 e0       	ldi	r25, 0x01	; 1
    3cee:	29 81       	ldd	r18, Y+1	; 0x01
    3cf0:	3a 81       	ldd	r19, Y+2	; 0x02
    3cf2:	f9 01       	movw	r30, r18
    3cf4:	20 81       	ld	r18, Z
    3cf6:	fc 01       	movw	r30, r24
    3cf8:	20 83       	st	Z, r18
	SHORT_ADDR_1_REG = d[1];
    3cfa:	81 e6       	ldi	r24, 0x61	; 97
    3cfc:	91 e0       	ldi	r25, 0x01	; 1
    3cfe:	29 81       	ldd	r18, Y+1	; 0x01
    3d00:	3a 81       	ldd	r19, Y+2	; 0x02
    3d02:	f9 01       	movw	r30, r18
    3d04:	21 81       	ldd	r18, Z+1	; 0x01
    3d06:	fc 01       	movw	r30, r24
    3d08:	20 83       	st	Z, r18

#ifndef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
	CSMA_SEED_0_REG = d[0] + d[1];
    3d0a:	8d e6       	ldi	r24, 0x6D	; 109
    3d0c:	91 e0       	ldi	r25, 0x01	; 1
    3d0e:	29 81       	ldd	r18, Y+1	; 0x01
    3d10:	3a 81       	ldd	r19, Y+2	; 0x02
    3d12:	f9 01       	movw	r30, r18
    3d14:	40 81       	ld	r20, Z
    3d16:	29 81       	ldd	r18, Y+1	; 0x01
    3d18:	3a 81       	ldd	r19, Y+2	; 0x02
    3d1a:	2f 5f       	subi	r18, 0xFF	; 255
    3d1c:	3f 4f       	sbci	r19, 0xFF	; 255
    3d1e:	f9 01       	movw	r30, r18
    3d20:	20 81       	ld	r18, Z
    3d22:	24 0f       	add	r18, r20
    3d24:	fc 01       	movw	r30, r24
    3d26:	20 83       	st	Z, r18
#endif
}
    3d28:	00 00       	nop
    3d2a:	0f 90       	pop	r0
    3d2c:	0f 90       	pop	r0
    3d2e:	0f 90       	pop	r0
    3d30:	0f 90       	pop	r0
    3d32:	df 91       	pop	r29
    3d34:	cf 91       	pop	r28
    3d36:	08 95       	ret

00003d38 <PHY_SetTxPower>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetTxPower(uint8_t txPower)
{
    3d38:	cf 93       	push	r28
    3d3a:	df 93       	push	r29
    3d3c:	1f 92       	push	r1
    3d3e:	cd b7       	in	r28, 0x3d	; 61
    3d40:	de b7       	in	r29, 0x3e	; 62
    3d42:	89 83       	std	Y+1, r24	; 0x01
	PHY_TX_PWR_REG_s.txPwr = txPower;
    3d44:	85 e4       	ldi	r24, 0x45	; 69
    3d46:	91 e0       	ldi	r25, 0x01	; 1
    3d48:	29 81       	ldd	r18, Y+1	; 0x01
    3d4a:	2f 70       	andi	r18, 0x0F	; 15
    3d4c:	2f 70       	andi	r18, 0x0F	; 15
    3d4e:	fc 01       	movw	r30, r24
    3d50:	30 81       	ld	r19, Z
    3d52:	30 7f       	andi	r19, 0xF0	; 240
    3d54:	23 2b       	or	r18, r19
    3d56:	fc 01       	movw	r30, r24
    3d58:	20 83       	st	Z, r18
}
    3d5a:	00 00       	nop
    3d5c:	0f 90       	pop	r0
    3d5e:	df 91       	pop	r29
    3d60:	cf 91       	pop	r28
    3d62:	08 95       	ret

00003d64 <PHY_Sleep>:

/*************************************************************************//**
*****************************************************************************/
void PHY_Sleep(void)
{
    3d64:	cf 93       	push	r28
    3d66:	df 93       	push	r29
    3d68:	cd b7       	in	r28, 0x3d	; 61
    3d6a:	de b7       	in	r29, 0x3e	; 62
	if(phyState != PHY_STATE_SLEEP)
    3d6c:	80 91 1e 0f 	lds	r24, 0x0F1E	; 0x800f1e <phyState>
    3d70:	82 30       	cpi	r24, 0x02	; 2
    3d72:	69 f0       	breq	.+26     	; 0x3d8e <PHY_Sleep+0x2a>
	{
		phyTrxSetState(TRX_CMD_TRX_OFF);
    3d74:	88 e0       	ldi	r24, 0x08	; 8
    3d76:	0e 94 bc 1f 	call	0x3f78	; 0x3f78 <phyTrxSetState>
		TRXPR_REG_s.slptr = 1;
    3d7a:	89 e3       	ldi	r24, 0x39	; 57
    3d7c:	91 e0       	ldi	r25, 0x01	; 1
    3d7e:	fc 01       	movw	r30, r24
    3d80:	20 81       	ld	r18, Z
    3d82:	22 60       	ori	r18, 0x02	; 2
    3d84:	fc 01       	movw	r30, r24
    3d86:	20 83       	st	Z, r18
		phyState = PHY_STATE_SLEEP;		
    3d88:	82 e0       	ldi	r24, 0x02	; 2
    3d8a:	80 93 1e 0f 	sts	0x0F1E, r24	; 0x800f1e <phyState>
	#endif // ANTENNA_DEFAULT
#endif // ANTENNA_DIVERSITY
#ifdef EXT_RF_FRONT_END_CTRL
	TRX_CTRL_1_REG_s.paExtEn = 0;
#endif // EXT_RF_FRONT_END_CTRL
}
    3d8e:	00 00       	nop
    3d90:	df 91       	pop	r29
    3d92:	cf 91       	pop	r28
    3d94:	08 95       	ret

00003d96 <PHY_Wakeup>:

/*************************************************************************//**
*****************************************************************************/
void PHY_Wakeup(void)
{
    3d96:	cf 93       	push	r28
    3d98:	df 93       	push	r29
    3d9a:	cd b7       	in	r28, 0x3d	; 61
    3d9c:	de b7       	in	r29, 0x3e	; 62
	TRXPR_REG_s.slptr = 0;
    3d9e:	89 e3       	ldi	r24, 0x39	; 57
    3da0:	91 e0       	ldi	r25, 0x01	; 1
    3da2:	fc 01       	movw	r30, r24
    3da4:	20 81       	ld	r18, Z
    3da6:	2d 7f       	andi	r18, 0xFD	; 253
    3da8:	fc 01       	movw	r30, r24
    3daa:	20 83       	st	Z, r18
	phySetRxState();
    3dac:	0e 94 a5 1f 	call	0x3f4a	; 0x3f4a <phySetRxState>
	phyState = PHY_STATE_IDLE;
    3db0:	81 e0       	ldi	r24, 0x01	; 1
    3db2:	80 93 1e 0f 	sts	0x0F1E, r24	; 0x800f1e <phyState>
}
    3db6:	00 00       	nop
    3db8:	df 91       	pop	r29
    3dba:	cf 91       	pop	r28
    3dbc:	08 95       	ret

00003dbe <PHY_DataReq>:
	phyState = PHY_STATE_TX_WAIT_END;
	TRX_STATE_REG = TRX_CMD_TX_START;
}
*/
void PHY_DataReq(uint8_t *data, uint8_t size)
{
    3dbe:	cf 93       	push	r28
    3dc0:	df 93       	push	r29
    3dc2:	00 d0       	rcall	.+0      	; 0x3dc4 <PHY_DataReq+0x6>
    3dc4:	00 d0       	rcall	.+0      	; 0x3dc6 <PHY_DataReq+0x8>
    3dc6:	cd b7       	in	r28, 0x3d	; 61
    3dc8:	de b7       	in	r29, 0x3e	; 62
    3dca:	9b 83       	std	Y+3, r25	; 0x03
    3dcc:	8a 83       	std	Y+2, r24	; 0x02
    3dce:	6c 83       	std	Y+4, r22	; 0x04
  phyTrxSetState(TRX_CMD_TX_ARET_ON);
    3dd0:	89 e1       	ldi	r24, 0x19	; 25
    3dd2:	0e 94 bc 1f 	call	0x3f78	; 0x3f78 <phyTrxSetState>

  IRQ_STATUS_REG = IRQ_CLEAR_VALUE;
    3dd6:	8f e4       	ldi	r24, 0x4F	; 79
    3dd8:	91 e0       	ldi	r25, 0x01	; 1
    3dda:	2f ef       	ldi	r18, 0xFF	; 255
    3ddc:	fc 01       	movw	r30, r24
    3dde:	20 83       	st	Z, r18

  TRX_FRAME_BUFFER(0) = size + PHY_CRC_SIZE;
    3de0:	80 e8       	ldi	r24, 0x80	; 128
    3de2:	91 e0       	ldi	r25, 0x01	; 1
    3de4:	2c 81       	ldd	r18, Y+4	; 0x04
    3de6:	2e 5f       	subi	r18, 0xFE	; 254
    3de8:	fc 01       	movw	r30, r24
    3dea:	20 83       	st	Z, r18
  for (uint8_t i = 0; i < size; i++)
    3dec:	19 82       	std	Y+1, r1	; 0x01
    3dee:	14 c0       	rjmp	.+40     	; 0x3e18 <PHY_DataReq+0x5a>
    TRX_FRAME_BUFFER(i+1) = data[i];
    3df0:	89 81       	ldd	r24, Y+1	; 0x01
    3df2:	88 2f       	mov	r24, r24
    3df4:	90 e0       	ldi	r25, 0x00	; 0
    3df6:	8f 57       	subi	r24, 0x7F	; 127
    3df8:	9e 4f       	sbci	r25, 0xFE	; 254
    3dfa:	ac 01       	movw	r20, r24
    3dfc:	89 81       	ldd	r24, Y+1	; 0x01
    3dfe:	88 2f       	mov	r24, r24
    3e00:	90 e0       	ldi	r25, 0x00	; 0
    3e02:	2a 81       	ldd	r18, Y+2	; 0x02
    3e04:	3b 81       	ldd	r19, Y+3	; 0x03
    3e06:	82 0f       	add	r24, r18
    3e08:	93 1f       	adc	r25, r19
    3e0a:	fc 01       	movw	r30, r24
    3e0c:	80 81       	ld	r24, Z
    3e0e:	fa 01       	movw	r30, r20
    3e10:	80 83       	st	Z, r24
  phyTrxSetState(TRX_CMD_TX_ARET_ON);

  IRQ_STATUS_REG = IRQ_CLEAR_VALUE;

  TRX_FRAME_BUFFER(0) = size + PHY_CRC_SIZE;
  for (uint8_t i = 0; i < size; i++)
    3e12:	89 81       	ldd	r24, Y+1	; 0x01
    3e14:	8f 5f       	subi	r24, 0xFF	; 255
    3e16:	89 83       	std	Y+1, r24	; 0x01
    3e18:	99 81       	ldd	r25, Y+1	; 0x01
    3e1a:	8c 81       	ldd	r24, Y+4	; 0x04
    3e1c:	98 17       	cp	r25, r24
    3e1e:	40 f3       	brcs	.-48     	; 0x3df0 <PHY_DataReq+0x32>
    TRX_FRAME_BUFFER(i+1) = data[i];
	
  phyState = PHY_STATE_TX_WAIT_END;
    3e20:	83 e0       	ldi	r24, 0x03	; 3
    3e22:	80 93 1e 0f 	sts	0x0F1E, r24	; 0x800f1e <phyState>
  TRX_STATE_REG = TRX_CMD_TX_START;
    3e26:	82 e4       	ldi	r24, 0x42	; 66
    3e28:	91 e0       	ldi	r25, 0x01	; 1
    3e2a:	22 e0       	ldi	r18, 0x02	; 2
    3e2c:	fc 01       	movw	r30, r24
    3e2e:	20 83       	st	Z, r18
}
    3e30:	00 00       	nop
    3e32:	0f 90       	pop	r0
    3e34:	0f 90       	pop	r0
    3e36:	0f 90       	pop	r0
    3e38:	0f 90       	pop	r0
    3e3a:	df 91       	pop	r29
    3e3c:	cf 91       	pop	r28
    3e3e:	08 95       	ret

00003e40 <PHY_RandomReq>:


/*************************************************************************//**
*****************************************************************************/
uint16_t PHY_RandomReq(void)
{
    3e40:	cf 93       	push	r28
    3e42:	df 93       	push	r29
    3e44:	00 d0       	rcall	.+0      	; 0x3e46 <PHY_RandomReq+0x6>
    3e46:	1f 92       	push	r1
    3e48:	cd b7       	in	r28, 0x3d	; 61
    3e4a:	de b7       	in	r29, 0x3e	; 62
	uint16_t rnd = 0;
    3e4c:	1a 82       	std	Y+2, r1	; 0x02
    3e4e:	19 82       	std	Y+1, r1	; 0x01

	phyTrxSetState(TRX_CMD_RX_ON);
    3e50:	86 e0       	ldi	r24, 0x06	; 6
    3e52:	0e 94 bc 1f 	call	0x3f78	; 0x3f78 <phyTrxSetState>

	for (uint8_t i = 0; i < 16; i += 2) {
    3e56:	1b 82       	std	Y+3, r1	; 0x03
    3e58:	22 c0       	rjmp	.+68     	; 0x3e9e <PHY_RandomReq+0x5e>
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
    3e5a:	62 e0       	ldi	r22, 0x02	; 2
    3e5c:	70 e0       	ldi	r23, 0x00	; 0
    3e5e:	80 e0       	ldi	r24, 0x00	; 0
    3e60:	90 e0       	ldi	r25, 0x00	; 0
    3e62:	0e 94 37 1d 	call	0x3a6e	; 0x3a6e <__portable_avr_delay_cycles>
		rnd |= PHY_RSSI_REG_s.rndValue << i;
    3e66:	86 e4       	ldi	r24, 0x46	; 70
    3e68:	91 e0       	ldi	r25, 0x01	; 1
    3e6a:	fc 01       	movw	r30, r24
    3e6c:	80 81       	ld	r24, Z
    3e6e:	82 95       	swap	r24
    3e70:	86 95       	lsr	r24
    3e72:	87 70       	andi	r24, 0x07	; 7
    3e74:	83 70       	andi	r24, 0x03	; 3
    3e76:	88 2f       	mov	r24, r24
    3e78:	90 e0       	ldi	r25, 0x00	; 0
    3e7a:	2b 81       	ldd	r18, Y+3	; 0x03
    3e7c:	22 2f       	mov	r18, r18
    3e7e:	30 e0       	ldi	r19, 0x00	; 0
    3e80:	02 c0       	rjmp	.+4      	; 0x3e86 <PHY_RandomReq+0x46>
    3e82:	88 0f       	add	r24, r24
    3e84:	99 1f       	adc	r25, r25
    3e86:	2a 95       	dec	r18
    3e88:	e2 f7       	brpl	.-8      	; 0x3e82 <PHY_RandomReq+0x42>
    3e8a:	9c 01       	movw	r18, r24
    3e8c:	89 81       	ldd	r24, Y+1	; 0x01
    3e8e:	9a 81       	ldd	r25, Y+2	; 0x02
    3e90:	82 2b       	or	r24, r18
    3e92:	93 2b       	or	r25, r19
    3e94:	9a 83       	std	Y+2, r25	; 0x02
    3e96:	89 83       	std	Y+1, r24	; 0x01
{
	uint16_t rnd = 0;

	phyTrxSetState(TRX_CMD_RX_ON);

	for (uint8_t i = 0; i < 16; i += 2) {
    3e98:	8b 81       	ldd	r24, Y+3	; 0x03
    3e9a:	8e 5f       	subi	r24, 0xFE	; 254
    3e9c:	8b 83       	std	Y+3, r24	; 0x03
    3e9e:	8b 81       	ldd	r24, Y+3	; 0x03
    3ea0:	80 31       	cpi	r24, 0x10	; 16
    3ea2:	d8 f2       	brcs	.-74     	; 0x3e5a <PHY_RandomReq+0x1a>
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
		rnd |= PHY_RSSI_REG_s.rndValue << i;
	}

	phySetRxState();
    3ea4:	0e 94 a5 1f 	call	0x3f4a	; 0x3f4a <phySetRxState>

	return rnd;
    3ea8:	89 81       	ldd	r24, Y+1	; 0x01
    3eaa:	9a 81       	ldd	r25, Y+2	; 0x02
}
    3eac:	0f 90       	pop	r0
    3eae:	0f 90       	pop	r0
    3eb0:	0f 90       	pop	r0
    3eb2:	df 91       	pop	r29
    3eb4:	cf 91       	pop	r28
    3eb6:	08 95       	ret

00003eb8 <PHY_EncryptReq>:

/*************************************************************************//**
*****************************************************************************/
void PHY_EncryptReq(uint8_t *text, uint8_t *key)
{
    3eb8:	cf 93       	push	r28
    3eba:	df 93       	push	r29
    3ebc:	00 d0       	rcall	.+0      	; 0x3ebe <PHY_EncryptReq+0x6>
    3ebe:	00 d0       	rcall	.+0      	; 0x3ec0 <PHY_EncryptReq+0x8>
    3ec0:	cd b7       	in	r28, 0x3d	; 61
    3ec2:	de b7       	in	r29, 0x3e	; 62
    3ec4:	9a 83       	std	Y+2, r25	; 0x02
    3ec6:	89 83       	std	Y+1, r24	; 0x01
    3ec8:	7c 83       	std	Y+4, r23	; 0x04
    3eca:	6b 83       	std	Y+3, r22	; 0x03
	sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    3ecc:	8b 81       	ldd	r24, Y+3	; 0x03
    3ece:	9c 81       	ldd	r25, Y+4	; 0x04
    3ed0:	40 e0       	ldi	r20, 0x00	; 0
    3ed2:	60 e0       	ldi	r22, 0x00	; 0
    3ed4:	0e 94 06 30 	call	0x600c	; 0x600c <sal_aes_setup>
	sal_aes_exec(text);
    3ed8:	89 81       	ldd	r24, Y+1	; 0x01
    3eda:	9a 81       	ldd	r25, Y+2	; 0x02
    3edc:	0e 94 12 31 	call	0x6224	; 0x6224 <sal_aes_exec>
	sal_aes_read(text);
    3ee0:	89 81       	ldd	r24, Y+1	; 0x01
    3ee2:	9a 81       	ldd	r25, Y+2	; 0x02
    3ee4:	0e 94 48 31 	call	0x6290	; 0x6290 <sal_aes_read>
}
    3ee8:	00 00       	nop
    3eea:	0f 90       	pop	r0
    3eec:	0f 90       	pop	r0
    3eee:	0f 90       	pop	r0
    3ef0:	0f 90       	pop	r0
    3ef2:	df 91       	pop	r29
    3ef4:	cf 91       	pop	r28
    3ef6:	08 95       	ret

00003ef8 <PHY_EdReq>:

/*************************************************************************//**
*****************************************************************************/
int8_t PHY_EdReq(void)
{
    3ef8:	cf 93       	push	r28
    3efa:	df 93       	push	r29
    3efc:	1f 92       	push	r1
    3efe:	cd b7       	in	r28, 0x3d	; 61
    3f00:	de b7       	in	r29, 0x3e	; 62
	int8_t ed;

	phyTrxSetState(TRX_CMD_RX_ON);
    3f02:	86 e0       	ldi	r24, 0x06	; 6
    3f04:	0e 94 bc 1f 	call	0x3f78	; 0x3f78 <phyTrxSetState>

	IRQ_STATUS_REG_s.ccaEdDone = 1;
    3f08:	8f e4       	ldi	r24, 0x4F	; 79
    3f0a:	91 e0       	ldi	r25, 0x01	; 1
    3f0c:	fc 01       	movw	r30, r24
    3f0e:	20 81       	ld	r18, Z
    3f10:	20 61       	ori	r18, 0x10	; 16
    3f12:	fc 01       	movw	r30, r24
    3f14:	20 83       	st	Z, r18
	PHY_ED_LEVEL_REG = 0;
    3f16:	87 e4       	ldi	r24, 0x47	; 71
    3f18:	91 e0       	ldi	r25, 0x01	; 1
    3f1a:	fc 01       	movw	r30, r24
    3f1c:	10 82       	st	Z, r1
	while (0 == IRQ_STATUS_REG_s.ccaEdDone) {
    3f1e:	00 00       	nop
    3f20:	8f e4       	ldi	r24, 0x4F	; 79
    3f22:	91 e0       	ldi	r25, 0x01	; 1
    3f24:	fc 01       	movw	r30, r24
    3f26:	80 81       	ld	r24, Z
    3f28:	82 95       	swap	r24
    3f2a:	81 70       	andi	r24, 0x01	; 1
    3f2c:	88 23       	and	r24, r24
    3f2e:	c1 f3       	breq	.-16     	; 0x3f20 <PHY_EdReq+0x28>
	}

	ed = (int8_t)PHY_ED_LEVEL_REG + PHY_RSSI_BASE_VAL;
    3f30:	87 e4       	ldi	r24, 0x47	; 71
    3f32:	91 e0       	ldi	r25, 0x01	; 1
    3f34:	fc 01       	movw	r30, r24
    3f36:	80 81       	ld	r24, Z
    3f38:	8a 55       	subi	r24, 0x5A	; 90
    3f3a:	89 83       	std	Y+1, r24	; 0x01

	phySetRxState();
    3f3c:	0e 94 a5 1f 	call	0x3f4a	; 0x3f4a <phySetRxState>

	return ed;
    3f40:	89 81       	ldd	r24, Y+1	; 0x01
}
    3f42:	0f 90       	pop	r0
    3f44:	df 91       	pop	r29
    3f46:	cf 91       	pop	r28
    3f48:	08 95       	ret

00003f4a <phySetRxState>:

/*************************************************************************//**
*****************************************************************************/
static void phySetRxState(void)
{
    3f4a:	cf 93       	push	r28
    3f4c:	df 93       	push	r29
    3f4e:	cd b7       	in	r28, 0x3d	; 61
    3f50:	de b7       	in	r29, 0x3e	; 62
	phyTrxSetState(TRX_CMD_TRX_OFF);
    3f52:	88 e0       	ldi	r24, 0x08	; 8
    3f54:	0e 94 bc 1f 	call	0x3f78	; 0x3f78 <phyTrxSetState>

	IRQ_STATUS_REG = IRQ_CLEAR_VALUE;
    3f58:	8f e4       	ldi	r24, 0x4F	; 79
    3f5a:	91 e0       	ldi	r25, 0x01	; 1
    3f5c:	2f ef       	ldi	r18, 0xFF	; 255
    3f5e:	fc 01       	movw	r30, r24
    3f60:	20 83       	st	Z, r18

	if (phyRxState) {
    3f62:	80 91 9f 0f 	lds	r24, 0x0F9F	; 0x800f9f <phyRxState>
    3f66:	88 23       	and	r24, r24
    3f68:	19 f0       	breq	.+6      	; 0x3f70 <phySetRxState+0x26>
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    3f6a:	86 e1       	ldi	r24, 0x16	; 22
    3f6c:	0e 94 bc 1f 	call	0x3f78	; 0x3f78 <phyTrxSetState>
	}
}
    3f70:	00 00       	nop
    3f72:	df 91       	pop	r29
    3f74:	cf 91       	pop	r28
    3f76:	08 95       	ret

00003f78 <phyTrxSetState>:

/*************************************************************************//**
*****************************************************************************/
void phyTrxSetState(uint8_t state)
{
    3f78:	cf 93       	push	r28
    3f7a:	df 93       	push	r29
    3f7c:	1f 92       	push	r1
    3f7e:	cd b7       	in	r28, 0x3d	; 61
    3f80:	de b7       	in	r29, 0x3e	; 62
    3f82:	89 83       	std	Y+1, r24	; 0x01
		TRX_CTRL_1_REG_s.paExtEn = 1;
	#endif // EXT_RF_FRONT_END_CTRL
	}
#endif // PLATFORM_WM100

	do {TRX_STATE_REG = TRX_CMD_FORCE_TRX_OFF;
    3f84:	82 e4       	ldi	r24, 0x42	; 66
    3f86:	91 e0       	ldi	r25, 0x01	; 1
    3f88:	23 e0       	ldi	r18, 0x03	; 3
    3f8a:	fc 01       	movw	r30, r24
    3f8c:	20 83       	st	Z, r18
	} while (TRX_STATUS_TRX_OFF !=
			TRX_STATUS_REG_s.trxStatus);
    3f8e:	81 e4       	ldi	r24, 0x41	; 65
    3f90:	91 e0       	ldi	r25, 0x01	; 1
    3f92:	fc 01       	movw	r30, r24
    3f94:	80 81       	ld	r24, Z
    3f96:	8f 71       	andi	r24, 0x1F	; 31
    3f98:	88 30       	cpi	r24, 0x08	; 8
    3f9a:	a1 f7       	brne	.-24     	; 0x3f84 <phyTrxSetState+0xc>

	do {TRX_STATE_REG = state; } while (state !=
    3f9c:	82 e4       	ldi	r24, 0x42	; 66
    3f9e:	91 e0       	ldi	r25, 0x01	; 1
    3fa0:	29 81       	ldd	r18, Y+1	; 0x01
    3fa2:	fc 01       	movw	r30, r24
    3fa4:	20 83       	st	Z, r18
			TRX_STATUS_REG_s.trxStatus);
    3fa6:	81 e4       	ldi	r24, 0x41	; 65
    3fa8:	91 e0       	ldi	r25, 0x01	; 1
    3faa:	fc 01       	movw	r30, r24
    3fac:	80 81       	ld	r24, Z
    3fae:	8f 71       	andi	r24, 0x1F	; 31

	do {TRX_STATE_REG = TRX_CMD_FORCE_TRX_OFF;
	} while (TRX_STATUS_TRX_OFF !=
			TRX_STATUS_REG_s.trxStatus);

	do {TRX_STATE_REG = state; } while (state !=
    3fb0:	98 2f       	mov	r25, r24
			TRX_STATUS_REG_s.trxStatus);
    3fb2:	89 81       	ldd	r24, Y+1	; 0x01
    3fb4:	98 17       	cp	r25, r24
    3fb6:	91 f7       	brne	.-28     	; 0x3f9c <phyTrxSetState+0x24>
}
    3fb8:	00 00       	nop
    3fba:	0f 90       	pop	r0
    3fbc:	df 91       	pop	r29
    3fbe:	cf 91       	pop	r28
    3fc0:	08 95       	ret

00003fc2 <PHY_SetIEEEAddr>:


/*************************************************************************//**
*****************************************************************************/
void PHY_SetIEEEAddr(uint8_t *ieee_addr)
{
    3fc2:	cf 93       	push	r28
    3fc4:	df 93       	push	r29
    3fc6:	00 d0       	rcall	.+0      	; 0x3fc8 <PHY_SetIEEEAddr+0x6>
    3fc8:	00 d0       	rcall	.+0      	; 0x3fca <PHY_SetIEEEAddr+0x8>
    3fca:	cd b7       	in	r28, 0x3d	; 61
    3fcc:	de b7       	in	r29, 0x3e	; 62
    3fce:	9c 83       	std	Y+4, r25	; 0x04
    3fd0:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t *ptr_to_reg = ieee_addr;
    3fd2:	8b 81       	ldd	r24, Y+3	; 0x03
    3fd4:	9c 81       	ldd	r25, Y+4	; 0x04
    3fd6:	9a 83       	std	Y+2, r25	; 0x02
    3fd8:	89 83       	std	Y+1, r24	; 0x01
	IEEE_ADDR_0_REG = *ptr_to_reg++;
    3fda:	24 e6       	ldi	r18, 0x64	; 100
    3fdc:	31 e0       	ldi	r19, 0x01	; 1
    3fde:	89 81       	ldd	r24, Y+1	; 0x01
    3fe0:	9a 81       	ldd	r25, Y+2	; 0x02
    3fe2:	ac 01       	movw	r20, r24
    3fe4:	4f 5f       	subi	r20, 0xFF	; 255
    3fe6:	5f 4f       	sbci	r21, 0xFF	; 255
    3fe8:	5a 83       	std	Y+2, r21	; 0x02
    3fea:	49 83       	std	Y+1, r20	; 0x01
    3fec:	fc 01       	movw	r30, r24
    3fee:	80 81       	ld	r24, Z
    3ff0:	f9 01       	movw	r30, r18
    3ff2:	80 83       	st	Z, r24
	IEEE_ADDR_1_REG = *ptr_to_reg++;
    3ff4:	25 e6       	ldi	r18, 0x65	; 101
    3ff6:	31 e0       	ldi	r19, 0x01	; 1
    3ff8:	89 81       	ldd	r24, Y+1	; 0x01
    3ffa:	9a 81       	ldd	r25, Y+2	; 0x02
    3ffc:	ac 01       	movw	r20, r24
    3ffe:	4f 5f       	subi	r20, 0xFF	; 255
    4000:	5f 4f       	sbci	r21, 0xFF	; 255
    4002:	5a 83       	std	Y+2, r21	; 0x02
    4004:	49 83       	std	Y+1, r20	; 0x01
    4006:	fc 01       	movw	r30, r24
    4008:	80 81       	ld	r24, Z
    400a:	f9 01       	movw	r30, r18
    400c:	80 83       	st	Z, r24
	IEEE_ADDR_2_REG = *ptr_to_reg++;
    400e:	26 e6       	ldi	r18, 0x66	; 102
    4010:	31 e0       	ldi	r19, 0x01	; 1
    4012:	89 81       	ldd	r24, Y+1	; 0x01
    4014:	9a 81       	ldd	r25, Y+2	; 0x02
    4016:	ac 01       	movw	r20, r24
    4018:	4f 5f       	subi	r20, 0xFF	; 255
    401a:	5f 4f       	sbci	r21, 0xFF	; 255
    401c:	5a 83       	std	Y+2, r21	; 0x02
    401e:	49 83       	std	Y+1, r20	; 0x01
    4020:	fc 01       	movw	r30, r24
    4022:	80 81       	ld	r24, Z
    4024:	f9 01       	movw	r30, r18
    4026:	80 83       	st	Z, r24
	IEEE_ADDR_3_REG = *ptr_to_reg++;
    4028:	27 e6       	ldi	r18, 0x67	; 103
    402a:	31 e0       	ldi	r19, 0x01	; 1
    402c:	89 81       	ldd	r24, Y+1	; 0x01
    402e:	9a 81       	ldd	r25, Y+2	; 0x02
    4030:	ac 01       	movw	r20, r24
    4032:	4f 5f       	subi	r20, 0xFF	; 255
    4034:	5f 4f       	sbci	r21, 0xFF	; 255
    4036:	5a 83       	std	Y+2, r21	; 0x02
    4038:	49 83       	std	Y+1, r20	; 0x01
    403a:	fc 01       	movw	r30, r24
    403c:	80 81       	ld	r24, Z
    403e:	f9 01       	movw	r30, r18
    4040:	80 83       	st	Z, r24
	IEEE_ADDR_4_REG = *ptr_to_reg++;
    4042:	28 e6       	ldi	r18, 0x68	; 104
    4044:	31 e0       	ldi	r19, 0x01	; 1
    4046:	89 81       	ldd	r24, Y+1	; 0x01
    4048:	9a 81       	ldd	r25, Y+2	; 0x02
    404a:	ac 01       	movw	r20, r24
    404c:	4f 5f       	subi	r20, 0xFF	; 255
    404e:	5f 4f       	sbci	r21, 0xFF	; 255
    4050:	5a 83       	std	Y+2, r21	; 0x02
    4052:	49 83       	std	Y+1, r20	; 0x01
    4054:	fc 01       	movw	r30, r24
    4056:	80 81       	ld	r24, Z
    4058:	f9 01       	movw	r30, r18
    405a:	80 83       	st	Z, r24
	IEEE_ADDR_5_REG = *ptr_to_reg++;
    405c:	29 e6       	ldi	r18, 0x69	; 105
    405e:	31 e0       	ldi	r19, 0x01	; 1
    4060:	89 81       	ldd	r24, Y+1	; 0x01
    4062:	9a 81       	ldd	r25, Y+2	; 0x02
    4064:	ac 01       	movw	r20, r24
    4066:	4f 5f       	subi	r20, 0xFF	; 255
    4068:	5f 4f       	sbci	r21, 0xFF	; 255
    406a:	5a 83       	std	Y+2, r21	; 0x02
    406c:	49 83       	std	Y+1, r20	; 0x01
    406e:	fc 01       	movw	r30, r24
    4070:	80 81       	ld	r24, Z
    4072:	f9 01       	movw	r30, r18
    4074:	80 83       	st	Z, r24
	IEEE_ADDR_6_REG = *ptr_to_reg++;
    4076:	2a e6       	ldi	r18, 0x6A	; 106
    4078:	31 e0       	ldi	r19, 0x01	; 1
    407a:	89 81       	ldd	r24, Y+1	; 0x01
    407c:	9a 81       	ldd	r25, Y+2	; 0x02
    407e:	ac 01       	movw	r20, r24
    4080:	4f 5f       	subi	r20, 0xFF	; 255
    4082:	5f 4f       	sbci	r21, 0xFF	; 255
    4084:	5a 83       	std	Y+2, r21	; 0x02
    4086:	49 83       	std	Y+1, r20	; 0x01
    4088:	fc 01       	movw	r30, r24
    408a:	80 81       	ld	r24, Z
    408c:	f9 01       	movw	r30, r18
    408e:	80 83       	st	Z, r24
	IEEE_ADDR_7_REG = *ptr_to_reg;
    4090:	8b e6       	ldi	r24, 0x6B	; 107
    4092:	91 e0       	ldi	r25, 0x01	; 1
    4094:	29 81       	ldd	r18, Y+1	; 0x01
    4096:	3a 81       	ldd	r19, Y+2	; 0x02
    4098:	f9 01       	movw	r30, r18
    409a:	20 81       	ld	r18, Z
    409c:	fc 01       	movw	r30, r24
    409e:	20 83       	st	Z, r18
}
    40a0:	00 00       	nop
    40a2:	0f 90       	pop	r0
    40a4:	0f 90       	pop	r0
    40a6:	0f 90       	pop	r0
    40a8:	0f 90       	pop	r0
    40aa:	df 91       	pop	r29
    40ac:	cf 91       	pop	r28
    40ae:	08 95       	ret

000040b0 <PHY_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
    40b0:	cf 93       	push	r28
    40b2:	df 93       	push	r29
    40b4:	cd b7       	in	r28, 0x3d	; 61
    40b6:	de b7       	in	r29, 0x3e	; 62
    40b8:	28 97       	sbiw	r28, 0x08	; 8
    40ba:	0f b6       	in	r0, 0x3f	; 63
    40bc:	f8 94       	cli
    40be:	de bf       	out	0x3e, r29	; 62
    40c0:	0f be       	out	0x3f, r0	; 63
    40c2:	cd bf       	out	0x3d, r28	; 61
	if (PHY_STATE_SLEEP == phyState) {
    40c4:	80 91 1e 0f 	lds	r24, 0x0F1E	; 0x800f1e <phyState>
    40c8:	82 30       	cpi	r24, 0x02	; 2
    40ca:	09 f4       	brne	.+2      	; 0x40ce <PHY_TaskHandler+0x1e>
    40cc:	9e c0       	rjmp	.+316    	; 0x420a <__stack+0xb>
		return;
	}

	if (IRQ_STATUS_REG_s.rxEnd) {
    40ce:	8f e4       	ldi	r24, 0x4F	; 79
    40d0:	91 e0       	ldi	r25, 0x01	; 1
    40d2:	fc 01       	movw	r30, r24
    40d4:	80 81       	ld	r24, Z
    40d6:	83 fb       	bst	r24, 3
    40d8:	88 27       	eor	r24, r24
    40da:	80 f9       	bld	r24, 0
    40dc:	88 23       	and	r24, r24
    40de:	09 f4       	brne	.+2      	; 0x40e2 <PHY_TaskHandler+0x32>
    40e0:	59 c0       	rjmp	.+178    	; 0x4194 <PHY_TaskHandler+0xe4>
		PHY_DataInd_t ind;
		uint8_t size = TST_RX_LENGTH_REG;
    40e2:	8b e7       	ldi	r24, 0x7B	; 123
    40e4:	91 e0       	ldi	r25, 0x01	; 1
    40e6:	fc 01       	movw	r30, r24
    40e8:	80 81       	ld	r24, Z
    40ea:	8b 83       	std	Y+3, r24	; 0x03

		for (uint8_t i = 0; i < size + 1 /*lqi*/; i++) {
    40ec:	19 82       	std	Y+1, r1	; 0x01
    40ee:	11 c0       	rjmp	.+34     	; 0x4112 <PHY_TaskHandler+0x62>
			phyRxBuffer[i] = TRX_FRAME_BUFFER(i);
    40f0:	89 81       	ldd	r24, Y+1	; 0x01
    40f2:	88 2f       	mov	r24, r24
    40f4:	90 e0       	ldi	r25, 0x00	; 0
    40f6:	29 81       	ldd	r18, Y+1	; 0x01
    40f8:	22 2f       	mov	r18, r18
    40fa:	30 e0       	ldi	r19, 0x00	; 0
    40fc:	20 58       	subi	r18, 0x80	; 128
    40fe:	3e 4f       	sbci	r19, 0xFE	; 254
    4100:	f9 01       	movw	r30, r18
    4102:	20 81       	ld	r18, Z
    4104:	81 5e       	subi	r24, 0xE1	; 225
    4106:	90 4f       	sbci	r25, 0xF0	; 240
    4108:	fc 01       	movw	r30, r24
    410a:	20 83       	st	Z, r18

	if (IRQ_STATUS_REG_s.rxEnd) {
		PHY_DataInd_t ind;
		uint8_t size = TST_RX_LENGTH_REG;

		for (uint8_t i = 0; i < size + 1 /*lqi*/; i++) {
    410c:	89 81       	ldd	r24, Y+1	; 0x01
    410e:	8f 5f       	subi	r24, 0xFF	; 255
    4110:	89 83       	std	Y+1, r24	; 0x01
    4112:	89 81       	ldd	r24, Y+1	; 0x01
    4114:	28 2f       	mov	r18, r24
    4116:	30 e0       	ldi	r19, 0x00	; 0
    4118:	8b 81       	ldd	r24, Y+3	; 0x03
    411a:	88 2f       	mov	r24, r24
    411c:	90 e0       	ldi	r25, 0x00	; 0
    411e:	01 96       	adiw	r24, 0x01	; 1
    4120:	28 17       	cp	r18, r24
    4122:	39 07       	cpc	r19, r25
    4124:	2c f3       	brlt	.-54     	; 0x40f0 <PHY_TaskHandler+0x40>
			phyRxBuffer[i] = TRX_FRAME_BUFFER(i);
		}

		ind.data = phyRxBuffer;
    4126:	8f e1       	ldi	r24, 0x1F	; 31
    4128:	9f e0       	ldi	r25, 0x0F	; 15
    412a:	9d 83       	std	Y+5, r25	; 0x05
    412c:	8c 83       	std	Y+4, r24	; 0x04
		ind.size = size - PHY_CRC_SIZE;
    412e:	8b 81       	ldd	r24, Y+3	; 0x03
    4130:	82 50       	subi	r24, 0x02	; 2
    4132:	8e 83       	std	Y+6, r24	; 0x06
		ind.lqi  = phyRxBuffer[size];
    4134:	8b 81       	ldd	r24, Y+3	; 0x03
    4136:	88 2f       	mov	r24, r24
    4138:	90 e0       	ldi	r25, 0x00	; 0
    413a:	81 5e       	subi	r24, 0xE1	; 225
    413c:	90 4f       	sbci	r25, 0xF0	; 240
    413e:	fc 01       	movw	r30, r24
    4140:	80 81       	ld	r24, Z
    4142:	8f 83       	std	Y+7, r24	; 0x07
		ind.rssi = (int8_t)PHY_ED_LEVEL_REG + PHY_RSSI_BASE_VAL;
    4144:	87 e4       	ldi	r24, 0x47	; 71
    4146:	91 e0       	ldi	r25, 0x01	; 1
    4148:	fc 01       	movw	r30, r24
    414a:	80 81       	ld	r24, Z
    414c:	8a 55       	subi	r24, 0x5A	; 90
    414e:	88 87       	std	Y+8, r24	; 0x08
		PHY_DataInd(&ind);
    4150:	ce 01       	movw	r24, r28
    4152:	04 96       	adiw	r24, 0x04	; 4
    4154:	0e 94 33 10 	call	0x2066	; 0x2066 <PHY_DataInd>

		while (TRX_STATUS_RX_AACK_ON != TRX_STATUS_REG_s.trxStatus) {
    4158:	00 00       	nop
    415a:	81 e4       	ldi	r24, 0x41	; 65
    415c:	91 e0       	ldi	r25, 0x01	; 1
    415e:	fc 01       	movw	r30, r24
    4160:	80 81       	ld	r24, Z
    4162:	8f 71       	andi	r24, 0x1F	; 31
    4164:	86 31       	cpi	r24, 0x16	; 22
    4166:	c9 f7       	brne	.-14     	; 0x415a <PHY_TaskHandler+0xaa>
		}

		IRQ_STATUS_REG_s.rxEnd = 1;
    4168:	8f e4       	ldi	r24, 0x4F	; 79
    416a:	91 e0       	ldi	r25, 0x01	; 1
    416c:	fc 01       	movw	r30, r24
    416e:	20 81       	ld	r18, Z
    4170:	28 60       	ori	r18, 0x08	; 8
    4172:	fc 01       	movw	r30, r24
    4174:	20 83       	st	Z, r18
		TRX_CTRL_2_REG_s.rxSafeMode = 0;
    4176:	8c e4       	ldi	r24, 0x4C	; 76
    4178:	91 e0       	ldi	r25, 0x01	; 1
    417a:	fc 01       	movw	r30, r24
    417c:	20 81       	ld	r18, Z
    417e:	2f 77       	andi	r18, 0x7F	; 127
    4180:	fc 01       	movw	r30, r24
    4182:	20 83       	st	Z, r18
		TRX_CTRL_2_REG_s.rxSafeMode = 1;
    4184:	8c e4       	ldi	r24, 0x4C	; 76
    4186:	91 e0       	ldi	r25, 0x01	; 1
    4188:	fc 01       	movw	r30, r24
    418a:	20 81       	ld	r18, Z
    418c:	20 68       	ori	r18, 0x80	; 128
    418e:	fc 01       	movw	r30, r24
    4190:	20 83       	st	Z, r18
    4192:	3c c0       	rjmp	.+120    	; 0x420c <__stack+0xd>
	} else if (IRQ_STATUS_REG_s.txEnd) {
    4194:	8f e4       	ldi	r24, 0x4F	; 79
    4196:	91 e0       	ldi	r25, 0x01	; 1
    4198:	fc 01       	movw	r30, r24
    419a:	80 81       	ld	r24, Z
    419c:	86 fb       	bst	r24, 6
    419e:	88 27       	eor	r24, r24
    41a0:	80 f9       	bld	r24, 0
    41a2:	88 23       	and	r24, r24
    41a4:	99 f1       	breq	.+102    	; 0x420c <__stack+0xd>
		if (TRX_STATUS_TX_ARET_ON == TRX_STATUS_REG_s.trxStatus) {
    41a6:	81 e4       	ldi	r24, 0x41	; 65
    41a8:	91 e0       	ldi	r25, 0x01	; 1
    41aa:	fc 01       	movw	r30, r24
    41ac:	80 81       	ld	r24, Z
    41ae:	8f 71       	andi	r24, 0x1F	; 31
    41b0:	89 31       	cpi	r24, 0x19	; 25
    41b2:	19 f5       	brne	.+70     	; 0x41fa <PHY_TaskHandler+0x14a>
			uint8_t status = TRX_STATE_REG_s.tracStatus;
    41b4:	82 e4       	ldi	r24, 0x42	; 66
    41b6:	91 e0       	ldi	r25, 0x01	; 1
    41b8:	fc 01       	movw	r30, r24
    41ba:	80 81       	ld	r24, Z
    41bc:	82 95       	swap	r24
    41be:	86 95       	lsr	r24
    41c0:	87 70       	andi	r24, 0x07	; 7
    41c2:	8a 83       	std	Y+2, r24	; 0x02

			if (TRAC_STATUS_SUCCESS == status) {
    41c4:	8a 81       	ldd	r24, Y+2	; 0x02
    41c6:	88 23       	and	r24, r24
    41c8:	11 f4       	brne	.+4      	; 0x41ce <PHY_TaskHandler+0x11e>
				status = PHY_STATUS_SUCCESS;
    41ca:	1a 82       	std	Y+2, r1	; 0x02
    41cc:	0e c0       	rjmp	.+28     	; 0x41ea <PHY_TaskHandler+0x13a>
				
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
    41ce:	8a 81       	ldd	r24, Y+2	; 0x02
    41d0:	83 30       	cpi	r24, 0x03	; 3
    41d2:	19 f4       	brne	.+6      	; 0x41da <PHY_TaskHandler+0x12a>
					status) {
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    41d4:	81 e0       	ldi	r24, 0x01	; 1
    41d6:	8a 83       	std	Y+2, r24	; 0x02
    41d8:	08 c0       	rjmp	.+16     	; 0x41ea <PHY_TaskHandler+0x13a>
			} else if (TRAC_STATUS_NO_ACK == status) {
    41da:	8a 81       	ldd	r24, Y+2	; 0x02
    41dc:	85 30       	cpi	r24, 0x05	; 5
    41de:	19 f4       	brne	.+6      	; 0x41e6 <PHY_TaskHandler+0x136>
				status = PHY_STATUS_NO_ACK;
    41e0:	82 e0       	ldi	r24, 0x02	; 2
    41e2:	8a 83       	std	Y+2, r24	; 0x02
    41e4:	02 c0       	rjmp	.+4      	; 0x41ea <PHY_TaskHandler+0x13a>
			} else {
				status = PHY_STATUS_ERROR;
    41e6:	83 e0       	ldi	r24, 0x03	; 3
    41e8:	8a 83       	std	Y+2, r24	; 0x02
			}

			phySetRxState();
    41ea:	0e 94 a5 1f 	call	0x3f4a	; 0x3f4a <phySetRxState>
			phyState = PHY_STATE_IDLE;
    41ee:	81 e0       	ldi	r24, 0x01	; 1
    41f0:	80 93 1e 0f 	sts	0x0F1E, r24	; 0x800f1e <phyState>

			PHY_DataConf(status);
    41f4:	8a 81       	ldd	r24, Y+2	; 0x02
    41f6:	0e 94 ae 1b 	call	0x375c	; 0x375c <PHY_DataConf>
		}

		IRQ_STATUS_REG_s.txEnd = 1;
    41fa:	8f e4       	ldi	r24, 0x4F	; 79
    41fc:	91 e0       	ldi	r25, 0x01	; 1
    41fe:	fc 01       	movw	r30, r24
    4200:	20 81       	ld	r18, Z
    4202:	20 64       	ori	r18, 0x40	; 64
    4204:	fc 01       	movw	r30, r24
    4206:	20 83       	st	Z, r18
    4208:	01 c0       	rjmp	.+2      	; 0x420c <__stack+0xd>
/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
	if (PHY_STATE_SLEEP == phyState) {
		return;
    420a:	00 00       	nop
			PHY_DataConf(status);
		}

		IRQ_STATUS_REG_s.txEnd = 1;
	}
}
    420c:	28 96       	adiw	r28, 0x08	; 8
    420e:	0f b6       	in	r0, 0x3f	; 63
    4210:	f8 94       	cli
    4212:	de bf       	out	0x3e, r29	; 62
    4214:	0f be       	out	0x3f, r0	; 63
    4216:	cd bf       	out	0x3d, r28	; 61
    4218:	df 91       	pop	r29
    421a:	cf 91       	pop	r28
    421c:	08 95       	ret

0000421e <SYS_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_Init(void)
{
    421e:	cf 93       	push	r28
    4220:	df 93       	push	r29
    4222:	cd b7       	in	r28, 0x3d	; 61
    4224:	de b7       	in	r29, 0x3e	; 62
	SYS_TimerInit();
    4226:	0e 94 4d 21 	call	0x429a	; 0x429a <SYS_TimerInit>
#if SYS_SECURITY_MODE == 0
	sal_init();
    422a:	0e 94 fe 2f 	call	0x5ffc	; 0x5ffc <sal_init>
#endif
	PHY_Init();
    422e:	0e 94 3d 1d 	call	0x3a7a	; 0x3a7a <PHY_Init>
	NWK_Init();
    4232:	0e 94 2b 08 	call	0x1056	; 0x1056 <NWK_Init>
}
    4236:	00 00       	nop
    4238:	df 91       	pop	r29
    423a:	cf 91       	pop	r28
    423c:	08 95       	ret

0000423e <SYS_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TaskHandler(void)
{
    423e:	cf 93       	push	r28
    4240:	df 93       	push	r29
    4242:	cd b7       	in	r28, 0x3d	; 61
    4244:	de b7       	in	r29, 0x3e	; 62
	PHY_TaskHandler();
    4246:	0e 94 58 20 	call	0x40b0	; 0x40b0 <PHY_TaskHandler>
	NWK_TaskHandler();
    424a:	0e 94 29 09 	call	0x1252	; 0x1252 <NWK_TaskHandler>
	SYS_TimerTaskHandler();
    424e:	0e 94 1f 22 	call	0x443e	; 0x443e <SYS_TimerTaskHandler>
}
    4252:	00 00       	nop
    4254:	df 91       	pop	r29
    4256:	cf 91       	pop	r28
    4258:	08 95       	ret

0000425a <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    425a:	cf 93       	push	r28
    425c:	df 93       	push	r29
    425e:	1f 92       	push	r1
    4260:	cd b7       	in	r28, 0x3d	; 61
    4262:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    4264:	8f e5       	ldi	r24, 0x5F	; 95
    4266:	90 e0       	ldi	r25, 0x00	; 0
    4268:	fc 01       	movw	r30, r24
    426a:	80 81       	ld	r24, Z
    426c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    426e:	f8 94       	cli
	return flags;
    4270:	89 81       	ldd	r24, Y+1	; 0x01
}
    4272:	0f 90       	pop	r0
    4274:	df 91       	pop	r29
    4276:	cf 91       	pop	r28
    4278:	08 95       	ret

0000427a <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    427a:	cf 93       	push	r28
    427c:	df 93       	push	r29
    427e:	1f 92       	push	r1
    4280:	cd b7       	in	r28, 0x3d	; 61
    4282:	de b7       	in	r29, 0x3e	; 62
    4284:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    4286:	8f e5       	ldi	r24, 0x5F	; 95
    4288:	90 e0       	ldi	r25, 0x00	; 0
    428a:	29 81       	ldd	r18, Y+1	; 0x01
    428c:	fc 01       	movw	r30, r24
    428e:	20 83       	st	Z, r18
}
    4290:	00 00       	nop
    4292:	0f 90       	pop	r0
    4294:	df 91       	pop	r29
    4296:	cf 91       	pop	r28
    4298:	08 95       	ret

0000429a <SYS_TimerInit>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerInit(void)
{
    429a:	cf 93       	push	r28
    429c:	df 93       	push	r29
    429e:	cd b7       	in	r28, 0x3d	; 61
    42a0:	de b7       	in	r29, 0x3e	; 62
	SysTimerIrqCount = 0;
    42a2:	10 92 d9 11 	sts	0x11D9, r1	; 0x8011d9 <SysTimerIrqCount>
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    42a6:	87 eb       	ldi	r24, 0xB7	; 183
    42a8:	93 e2       	ldi	r25, 0x23	; 35
    42aa:	0e 94 8b 43 	call	0x8716	; 0x8716 <set_common_tc_expiry_callback>
	common_tc_init();
    42ae:	0e 94 3d 43 	call	0x867a	; 0x867a <common_tc_init>
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    42b2:	80 e1       	ldi	r24, 0x10	; 16
    42b4:	97 e2       	ldi	r25, 0x27	; 39
    42b6:	0e 94 d3 42 	call	0x85a6	; 0x85a6 <common_tc_delay>
	timers = NULL;
    42ba:	10 92 a1 0f 	sts	0x0FA1, r1	; 0x800fa1 <timers+0x1>
    42be:	10 92 a0 0f 	sts	0x0FA0, r1	; 0x800fa0 <timers>
}
    42c2:	00 00       	nop
    42c4:	df 91       	pop	r29
    42c6:	cf 91       	pop	r28
    42c8:	08 95       	ret

000042ca <SYS_TimerStart>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerStart(SYS_Timer_t *timer)
{
    42ca:	cf 93       	push	r28
    42cc:	df 93       	push	r29
    42ce:	00 d0       	rcall	.+0      	; 0x42d0 <SYS_TimerStart+0x6>
    42d0:	cd b7       	in	r28, 0x3d	; 61
    42d2:	de b7       	in	r29, 0x3e	; 62
    42d4:	9a 83       	std	Y+2, r25	; 0x02
    42d6:	89 83       	std	Y+1, r24	; 0x01
	if (!SYS_TimerStarted(timer)) {
    42d8:	89 81       	ldd	r24, Y+1	; 0x01
    42da:	9a 81       	ldd	r25, Y+2	; 0x02
    42dc:	0e 94 f4 21 	call	0x43e8	; 0x43e8 <SYS_TimerStarted>
    42e0:	98 2f       	mov	r25, r24
    42e2:	81 e0       	ldi	r24, 0x01	; 1
    42e4:	89 27       	eor	r24, r25
    42e6:	88 23       	and	r24, r24
    42e8:	21 f0       	breq	.+8      	; 0x42f2 <SYS_TimerStart+0x28>
		placeTimer(timer);
    42ea:	89 81       	ldd	r24, Y+1	; 0x01
    42ec:	9a 81       	ldd	r25, Y+2	; 0x02
    42ee:	0e 94 e2 22 	call	0x45c4	; 0x45c4 <placeTimer>
	}
}
    42f2:	00 00       	nop
    42f4:	0f 90       	pop	r0
    42f6:	0f 90       	pop	r0
    42f8:	df 91       	pop	r29
    42fa:	cf 91       	pop	r28
    42fc:	08 95       	ret

000042fe <SYS_TimerStop>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
    42fe:	cf 93       	push	r28
    4300:	df 93       	push	r29
    4302:	00 d0       	rcall	.+0      	; 0x4304 <SYS_TimerStop+0x6>
    4304:	00 d0       	rcall	.+0      	; 0x4306 <SYS_TimerStop+0x8>
    4306:	00 d0       	rcall	.+0      	; 0x4308 <SYS_TimerStop+0xa>
    4308:	cd b7       	in	r28, 0x3d	; 61
    430a:	de b7       	in	r29, 0x3e	; 62
    430c:	9e 83       	std	Y+6, r25	; 0x06
    430e:	8d 83       	std	Y+5, r24	; 0x05
	SYS_Timer_t *prev = NULL;
    4310:	1a 82       	std	Y+2, r1	; 0x02
    4312:	19 82       	std	Y+1, r1	; 0x01

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    4314:	80 91 a0 0f 	lds	r24, 0x0FA0	; 0x800fa0 <timers>
    4318:	90 91 a1 0f 	lds	r25, 0x0FA1	; 0x800fa1 <timers+0x1>
    431c:	9c 83       	std	Y+4, r25	; 0x04
    431e:	8b 83       	std	Y+3, r24	; 0x03
    4320:	52 c0       	rjmp	.+164    	; 0x43c6 <SYS_TimerStop+0xc8>
		if (t == timer) {
    4322:	2b 81       	ldd	r18, Y+3	; 0x03
    4324:	3c 81       	ldd	r19, Y+4	; 0x04
    4326:	8d 81       	ldd	r24, Y+5	; 0x05
    4328:	9e 81       	ldd	r25, Y+6	; 0x06
    432a:	28 17       	cp	r18, r24
    432c:	39 07       	cpc	r19, r25
    432e:	09 f0       	breq	.+2      	; 0x4332 <SYS_TimerStop+0x34>
    4330:	3f c0       	rjmp	.+126    	; 0x43b0 <SYS_TimerStop+0xb2>
			if (prev) {
    4332:	89 81       	ldd	r24, Y+1	; 0x01
    4334:	9a 81       	ldd	r25, Y+2	; 0x02
    4336:	89 2b       	or	r24, r25
    4338:	59 f0       	breq	.+22     	; 0x4350 <SYS_TimerStop+0x52>
				prev->next = t->next;
    433a:	8b 81       	ldd	r24, Y+3	; 0x03
    433c:	9c 81       	ldd	r25, Y+4	; 0x04
    433e:	fc 01       	movw	r30, r24
    4340:	20 81       	ld	r18, Z
    4342:	31 81       	ldd	r19, Z+1	; 0x01
    4344:	89 81       	ldd	r24, Y+1	; 0x01
    4346:	9a 81       	ldd	r25, Y+2	; 0x02
    4348:	fc 01       	movw	r30, r24
    434a:	31 83       	std	Z+1, r19	; 0x01
    434c:	20 83       	st	Z, r18
    434e:	09 c0       	rjmp	.+18     	; 0x4362 <SYS_TimerStop+0x64>
			} else {
				timers = t->next;
    4350:	8b 81       	ldd	r24, Y+3	; 0x03
    4352:	9c 81       	ldd	r25, Y+4	; 0x04
    4354:	fc 01       	movw	r30, r24
    4356:	80 81       	ld	r24, Z
    4358:	91 81       	ldd	r25, Z+1	; 0x01
    435a:	90 93 a1 0f 	sts	0x0FA1, r25	; 0x800fa1 <timers+0x1>
    435e:	80 93 a0 0f 	sts	0x0FA0, r24	; 0x800fa0 <timers>
			}

			if (t->next) {
    4362:	8b 81       	ldd	r24, Y+3	; 0x03
    4364:	9c 81       	ldd	r25, Y+4	; 0x04
    4366:	fc 01       	movw	r30, r24
    4368:	80 81       	ld	r24, Z
    436a:	91 81       	ldd	r25, Z+1	; 0x01
    436c:	89 2b       	or	r24, r25
    436e:	89 f1       	breq	.+98     	; 0x43d2 <SYS_TimerStop+0xd4>
				t->next->timeout += timer->timeout;
    4370:	8b 81       	ldd	r24, Y+3	; 0x03
    4372:	9c 81       	ldd	r25, Y+4	; 0x04
    4374:	fc 01       	movw	r30, r24
    4376:	60 81       	ld	r22, Z
    4378:	71 81       	ldd	r23, Z+1	; 0x01
    437a:	8b 81       	ldd	r24, Y+3	; 0x03
    437c:	9c 81       	ldd	r25, Y+4	; 0x04
    437e:	fc 01       	movw	r30, r24
    4380:	80 81       	ld	r24, Z
    4382:	91 81       	ldd	r25, Z+1	; 0x01
    4384:	fc 01       	movw	r30, r24
    4386:	22 81       	ldd	r18, Z+2	; 0x02
    4388:	33 81       	ldd	r19, Z+3	; 0x03
    438a:	44 81       	ldd	r20, Z+4	; 0x04
    438c:	55 81       	ldd	r21, Z+5	; 0x05
    438e:	8d 81       	ldd	r24, Y+5	; 0x05
    4390:	9e 81       	ldd	r25, Y+6	; 0x06
    4392:	fc 01       	movw	r30, r24
    4394:	82 81       	ldd	r24, Z+2	; 0x02
    4396:	93 81       	ldd	r25, Z+3	; 0x03
    4398:	a4 81       	ldd	r26, Z+4	; 0x04
    439a:	b5 81       	ldd	r27, Z+5	; 0x05
    439c:	82 0f       	add	r24, r18
    439e:	93 1f       	adc	r25, r19
    43a0:	a4 1f       	adc	r26, r20
    43a2:	b5 1f       	adc	r27, r21
    43a4:	fb 01       	movw	r30, r22
    43a6:	82 83       	std	Z+2, r24	; 0x02
    43a8:	93 83       	std	Z+3, r25	; 0x03
    43aa:	a4 83       	std	Z+4, r26	; 0x04
    43ac:	b5 83       	std	Z+5, r27	; 0x05
			}

			break;
    43ae:	11 c0       	rjmp	.+34     	; 0x43d2 <SYS_TimerStop+0xd4>
		}

		prev = t;
    43b0:	8b 81       	ldd	r24, Y+3	; 0x03
    43b2:	9c 81       	ldd	r25, Y+4	; 0x04
    43b4:	9a 83       	std	Y+2, r25	; 0x02
    43b6:	89 83       	std	Y+1, r24	; 0x01
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    43b8:	8b 81       	ldd	r24, Y+3	; 0x03
    43ba:	9c 81       	ldd	r25, Y+4	; 0x04
    43bc:	fc 01       	movw	r30, r24
    43be:	80 81       	ld	r24, Z
    43c0:	91 81       	ldd	r25, Z+1	; 0x01
    43c2:	9c 83       	std	Y+4, r25	; 0x04
    43c4:	8b 83       	std	Y+3, r24	; 0x03
    43c6:	8b 81       	ldd	r24, Y+3	; 0x03
    43c8:	9c 81       	ldd	r25, Y+4	; 0x04
    43ca:	89 2b       	or	r24, r25
    43cc:	09 f0       	breq	.+2      	; 0x43d0 <SYS_TimerStop+0xd2>
    43ce:	a9 cf       	rjmp	.-174    	; 0x4322 <SYS_TimerStop+0x24>
			break;
		}

		prev = t;
	}
}
    43d0:	01 c0       	rjmp	.+2      	; 0x43d4 <SYS_TimerStop+0xd6>

			if (t->next) {
				t->next->timeout += timer->timeout;
			}

			break;
    43d2:	00 00       	nop
		}

		prev = t;
	}
}
    43d4:	00 00       	nop
    43d6:	26 96       	adiw	r28, 0x06	; 6
    43d8:	0f b6       	in	r0, 0x3f	; 63
    43da:	f8 94       	cli
    43dc:	de bf       	out	0x3e, r29	; 62
    43de:	0f be       	out	0x3f, r0	; 63
    43e0:	cd bf       	out	0x3d, r28	; 61
    43e2:	df 91       	pop	r29
    43e4:	cf 91       	pop	r28
    43e6:	08 95       	ret

000043e8 <SYS_TimerStarted>:

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
    43e8:	cf 93       	push	r28
    43ea:	df 93       	push	r29
    43ec:	00 d0       	rcall	.+0      	; 0x43ee <SYS_TimerStarted+0x6>
    43ee:	00 d0       	rcall	.+0      	; 0x43f0 <SYS_TimerStarted+0x8>
    43f0:	cd b7       	in	r28, 0x3d	; 61
    43f2:	de b7       	in	r29, 0x3e	; 62
    43f4:	9c 83       	std	Y+4, r25	; 0x04
    43f6:	8b 83       	std	Y+3, r24	; 0x03
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    43f8:	80 91 a0 0f 	lds	r24, 0x0FA0	; 0x800fa0 <timers>
    43fc:	90 91 a1 0f 	lds	r25, 0x0FA1	; 0x800fa1 <timers+0x1>
    4400:	9a 83       	std	Y+2, r25	; 0x02
    4402:	89 83       	std	Y+1, r24	; 0x01
    4404:	10 c0       	rjmp	.+32     	; 0x4426 <SYS_TimerStarted+0x3e>
		if (t == timer) {
    4406:	29 81       	ldd	r18, Y+1	; 0x01
    4408:	3a 81       	ldd	r19, Y+2	; 0x02
    440a:	8b 81       	ldd	r24, Y+3	; 0x03
    440c:	9c 81       	ldd	r25, Y+4	; 0x04
    440e:	28 17       	cp	r18, r24
    4410:	39 07       	cpc	r19, r25
    4412:	11 f4       	brne	.+4      	; 0x4418 <SYS_TimerStarted+0x30>
			return true;
    4414:	81 e0       	ldi	r24, 0x01	; 1
    4416:	0c c0       	rjmp	.+24     	; 0x4430 <SYS_TimerStarted+0x48>

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    4418:	89 81       	ldd	r24, Y+1	; 0x01
    441a:	9a 81       	ldd	r25, Y+2	; 0x02
    441c:	fc 01       	movw	r30, r24
    441e:	80 81       	ld	r24, Z
    4420:	91 81       	ldd	r25, Z+1	; 0x01
    4422:	9a 83       	std	Y+2, r25	; 0x02
    4424:	89 83       	std	Y+1, r24	; 0x01
    4426:	89 81       	ldd	r24, Y+1	; 0x01
    4428:	9a 81       	ldd	r25, Y+2	; 0x02
    442a:	89 2b       	or	r24, r25
    442c:	61 f7       	brne	.-40     	; 0x4406 <SYS_TimerStarted+0x1e>
		if (t == timer) {
			return true;
		}
	}
	return false;
    442e:	80 e0       	ldi	r24, 0x00	; 0
}
    4430:	0f 90       	pop	r0
    4432:	0f 90       	pop	r0
    4434:	0f 90       	pop	r0
    4436:	0f 90       	pop	r0
    4438:	df 91       	pop	r29
    443a:	cf 91       	pop	r28
    443c:	08 95       	ret

0000443e <SYS_TimerTaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerTaskHandler(void)
{
    443e:	ef 92       	push	r14
    4440:	ff 92       	push	r15
    4442:	0f 93       	push	r16
    4444:	1f 93       	push	r17
    4446:	cf 93       	push	r28
    4448:	df 93       	push	r29
    444a:	cd b7       	in	r28, 0x3d	; 61
    444c:	de b7       	in	r29, 0x3e	; 62
    444e:	28 97       	sbiw	r28, 0x08	; 8
    4450:	0f b6       	in	r0, 0x3f	; 63
    4452:	f8 94       	cli
    4454:	de bf       	out	0x3e, r29	; 62
    4456:	0f be       	out	0x3f, r0	; 63
    4458:	cd bf       	out	0x3d, r28	; 61
	uint32_t elapsed;
	uint8_t cnt;
	irqflags_t flags;

	if (0 == SysTimerIrqCount) {
    445a:	80 91 d9 11 	lds	r24, 0x11D9	; 0x8011d9 <SysTimerIrqCount>
    445e:	88 23       	and	r24, r24
    4460:	09 f4       	brne	.+2      	; 0x4464 <SYS_TimerTaskHandler+0x26>
    4462:	a2 c0       	rjmp	.+324    	; 0x45a8 <SYS_TimerTaskHandler+0x16a>
		return;
	}

	/* Enter a critical section */
	flags = cpu_irq_save();
    4464:	0e 94 2d 21 	call	0x425a	; 0x425a <cpu_irq_save>
    4468:	8d 83       	std	Y+5, r24	; 0x05
	cnt = SysTimerIrqCount;
    446a:	80 91 d9 11 	lds	r24, 0x11D9	; 0x8011d9 <SysTimerIrqCount>
    446e:	8e 83       	std	Y+6, r24	; 0x06
	SysTimerIrqCount = 0;
    4470:	10 92 d9 11 	sts	0x11D9, r1	; 0x8011d9 <SysTimerIrqCount>
	/* Leave the critical section */
	cpu_irq_restore(flags);
    4474:	8d 81       	ldd	r24, Y+5	; 0x05
    4476:	0e 94 3d 21 	call	0x427a	; 0x427a <cpu_irq_restore>

	elapsed = cnt * SYS_TIMER_INTERVAL;
    447a:	8e 81       	ldd	r24, Y+6	; 0x06
    447c:	88 2f       	mov	r24, r24
    447e:	90 e0       	ldi	r25, 0x00	; 0
    4480:	a0 e0       	ldi	r26, 0x00	; 0
    4482:	b0 e0       	ldi	r27, 0x00	; 0
    4484:	88 0f       	add	r24, r24
    4486:	99 1f       	adc	r25, r25
    4488:	aa 1f       	adc	r26, r26
    448a:	bb 1f       	adc	r27, r27
    448c:	9c 01       	movw	r18, r24
    448e:	ad 01       	movw	r20, r26
    4490:	22 0f       	add	r18, r18
    4492:	33 1f       	adc	r19, r19
    4494:	44 1f       	adc	r20, r20
    4496:	55 1f       	adc	r21, r21
    4498:	22 0f       	add	r18, r18
    449a:	33 1f       	adc	r19, r19
    449c:	44 1f       	adc	r20, r20
    449e:	55 1f       	adc	r21, r21
    44a0:	82 0f       	add	r24, r18
    44a2:	93 1f       	adc	r25, r19
    44a4:	a4 1f       	adc	r26, r20
    44a6:	b5 1f       	adc	r27, r21
    44a8:	89 83       	std	Y+1, r24	; 0x01
    44aa:	9a 83       	std	Y+2, r25	; 0x02
    44ac:	ab 83       	std	Y+3, r26	; 0x03
    44ae:	bc 83       	std	Y+4, r27	; 0x04

	while (timers && (timers->timeout <= elapsed)) {
    44b0:	3d c0       	rjmp	.+122    	; 0x452c <SYS_TimerTaskHandler+0xee>
		SYS_Timer_t *timer = timers;
    44b2:	80 91 a0 0f 	lds	r24, 0x0FA0	; 0x800fa0 <timers>
    44b6:	90 91 a1 0f 	lds	r25, 0x0FA1	; 0x800fa1 <timers+0x1>
    44ba:	98 87       	std	Y+8, r25	; 0x08
    44bc:	8f 83       	std	Y+7, r24	; 0x07

		elapsed -= timers->timeout;
    44be:	80 91 a0 0f 	lds	r24, 0x0FA0	; 0x800fa0 <timers>
    44c2:	90 91 a1 0f 	lds	r25, 0x0FA1	; 0x800fa1 <timers+0x1>
    44c6:	fc 01       	movw	r30, r24
    44c8:	82 81       	ldd	r24, Z+2	; 0x02
    44ca:	93 81       	ldd	r25, Z+3	; 0x03
    44cc:	a4 81       	ldd	r26, Z+4	; 0x04
    44ce:	b5 81       	ldd	r27, Z+5	; 0x05
    44d0:	29 81       	ldd	r18, Y+1	; 0x01
    44d2:	3a 81       	ldd	r19, Y+2	; 0x02
    44d4:	4b 81       	ldd	r20, Y+3	; 0x03
    44d6:	5c 81       	ldd	r21, Y+4	; 0x04
    44d8:	79 01       	movw	r14, r18
    44da:	8a 01       	movw	r16, r20
    44dc:	e8 1a       	sub	r14, r24
    44de:	f9 0a       	sbc	r15, r25
    44e0:	0a 0b       	sbc	r16, r26
    44e2:	1b 0b       	sbc	r17, r27
    44e4:	d8 01       	movw	r26, r16
    44e6:	c7 01       	movw	r24, r14
    44e8:	89 83       	std	Y+1, r24	; 0x01
    44ea:	9a 83       	std	Y+2, r25	; 0x02
    44ec:	ab 83       	std	Y+3, r26	; 0x03
    44ee:	bc 83       	std	Y+4, r27	; 0x04
		timers = timers->next;
    44f0:	80 91 a0 0f 	lds	r24, 0x0FA0	; 0x800fa0 <timers>
    44f4:	90 91 a1 0f 	lds	r25, 0x0FA1	; 0x800fa1 <timers+0x1>
    44f8:	fc 01       	movw	r30, r24
    44fa:	80 81       	ld	r24, Z
    44fc:	91 81       	ldd	r25, Z+1	; 0x01
    44fe:	90 93 a1 0f 	sts	0x0FA1, r25	; 0x800fa1 <timers+0x1>
    4502:	80 93 a0 0f 	sts	0x0FA0, r24	; 0x800fa0 <timers>
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    4506:	8f 81       	ldd	r24, Y+7	; 0x07
    4508:	98 85       	ldd	r25, Y+8	; 0x08
    450a:	fc 01       	movw	r30, r24
    450c:	82 85       	ldd	r24, Z+10	; 0x0a
    450e:	81 30       	cpi	r24, 0x01	; 1
    4510:	21 f4       	brne	.+8      	; 0x451a <SYS_TimerTaskHandler+0xdc>
			placeTimer(timer);
    4512:	8f 81       	ldd	r24, Y+7	; 0x07
    4514:	98 85       	ldd	r25, Y+8	; 0x08
    4516:	0e 94 e2 22 	call	0x45c4	; 0x45c4 <placeTimer>
		}

		timer->handler(timer);
    451a:	8f 81       	ldd	r24, Y+7	; 0x07
    451c:	98 85       	ldd	r25, Y+8	; 0x08
    451e:	fc 01       	movw	r30, r24
    4520:	23 85       	ldd	r18, Z+11	; 0x0b
    4522:	34 85       	ldd	r19, Z+12	; 0x0c
    4524:	8f 81       	ldd	r24, Y+7	; 0x07
    4526:	98 85       	ldd	r25, Y+8	; 0x08
    4528:	f9 01       	movw	r30, r18
    452a:	09 95       	icall
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;

	while (timers && (timers->timeout <= elapsed)) {
    452c:	80 91 a0 0f 	lds	r24, 0x0FA0	; 0x800fa0 <timers>
    4530:	90 91 a1 0f 	lds	r25, 0x0FA1	; 0x800fa1 <timers+0x1>
    4534:	89 2b       	or	r24, r25
    4536:	99 f0       	breq	.+38     	; 0x455e <SYS_TimerTaskHandler+0x120>
    4538:	80 91 a0 0f 	lds	r24, 0x0FA0	; 0x800fa0 <timers>
    453c:	90 91 a1 0f 	lds	r25, 0x0FA1	; 0x800fa1 <timers+0x1>
    4540:	fc 01       	movw	r30, r24
    4542:	22 81       	ldd	r18, Z+2	; 0x02
    4544:	33 81       	ldd	r19, Z+3	; 0x03
    4546:	44 81       	ldd	r20, Z+4	; 0x04
    4548:	55 81       	ldd	r21, Z+5	; 0x05
    454a:	89 81       	ldd	r24, Y+1	; 0x01
    454c:	9a 81       	ldd	r25, Y+2	; 0x02
    454e:	ab 81       	ldd	r26, Y+3	; 0x03
    4550:	bc 81       	ldd	r27, Y+4	; 0x04
    4552:	82 17       	cp	r24, r18
    4554:	93 07       	cpc	r25, r19
    4556:	a4 07       	cpc	r26, r20
    4558:	b5 07       	cpc	r27, r21
    455a:	08 f0       	brcs	.+2      	; 0x455e <SYS_TimerTaskHandler+0x120>
    455c:	aa cf       	rjmp	.-172    	; 0x44b2 <SYS_TimerTaskHandler+0x74>
		}

		timer->handler(timer);
	}

	if (timers) {
    455e:	80 91 a0 0f 	lds	r24, 0x0FA0	; 0x800fa0 <timers>
    4562:	90 91 a1 0f 	lds	r25, 0x0FA1	; 0x800fa1 <timers+0x1>
    4566:	89 2b       	or	r24, r25
    4568:	01 f1       	breq	.+64     	; 0x45aa <SYS_TimerTaskHandler+0x16c>
		timers->timeout -= elapsed;
    456a:	60 91 a0 0f 	lds	r22, 0x0FA0	; 0x800fa0 <timers>
    456e:	70 91 a1 0f 	lds	r23, 0x0FA1	; 0x800fa1 <timers+0x1>
    4572:	80 91 a0 0f 	lds	r24, 0x0FA0	; 0x800fa0 <timers>
    4576:	90 91 a1 0f 	lds	r25, 0x0FA1	; 0x800fa1 <timers+0x1>
    457a:	fc 01       	movw	r30, r24
    457c:	22 81       	ldd	r18, Z+2	; 0x02
    457e:	33 81       	ldd	r19, Z+3	; 0x03
    4580:	44 81       	ldd	r20, Z+4	; 0x04
    4582:	55 81       	ldd	r21, Z+5	; 0x05
    4584:	89 81       	ldd	r24, Y+1	; 0x01
    4586:	9a 81       	ldd	r25, Y+2	; 0x02
    4588:	ab 81       	ldd	r26, Y+3	; 0x03
    458a:	bc 81       	ldd	r27, Y+4	; 0x04
    458c:	79 01       	movw	r14, r18
    458e:	8a 01       	movw	r16, r20
    4590:	e8 1a       	sub	r14, r24
    4592:	f9 0a       	sbc	r15, r25
    4594:	0a 0b       	sbc	r16, r26
    4596:	1b 0b       	sbc	r17, r27
    4598:	d8 01       	movw	r26, r16
    459a:	c7 01       	movw	r24, r14
    459c:	fb 01       	movw	r30, r22
    459e:	82 83       	std	Z+2, r24	; 0x02
    45a0:	93 83       	std	Z+3, r25	; 0x03
    45a2:	a4 83       	std	Z+4, r26	; 0x04
    45a4:	b5 83       	std	Z+5, r27	; 0x05
    45a6:	01 c0       	rjmp	.+2      	; 0x45aa <SYS_TimerTaskHandler+0x16c>
	uint32_t elapsed;
	uint8_t cnt;
	irqflags_t flags;

	if (0 == SysTimerIrqCount) {
		return;
    45a8:	00 00       	nop
	}

	if (timers) {
		timers->timeout -= elapsed;
	}
}
    45aa:	28 96       	adiw	r28, 0x08	; 8
    45ac:	0f b6       	in	r0, 0x3f	; 63
    45ae:	f8 94       	cli
    45b0:	de bf       	out	0x3e, r29	; 62
    45b2:	0f be       	out	0x3f, r0	; 63
    45b4:	cd bf       	out	0x3d, r28	; 61
    45b6:	df 91       	pop	r29
    45b8:	cf 91       	pop	r28
    45ba:	1f 91       	pop	r17
    45bc:	0f 91       	pop	r16
    45be:	ff 90       	pop	r15
    45c0:	ef 90       	pop	r14
    45c2:	08 95       	ret

000045c4 <placeTimer>:

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    45c4:	ef 92       	push	r14
    45c6:	ff 92       	push	r15
    45c8:	0f 93       	push	r16
    45ca:	1f 93       	push	r17
    45cc:	cf 93       	push	r28
    45ce:	df 93       	push	r29
    45d0:	cd b7       	in	r28, 0x3d	; 61
    45d2:	de b7       	in	r29, 0x3e	; 62
    45d4:	2a 97       	sbiw	r28, 0x0a	; 10
    45d6:	0f b6       	in	r0, 0x3f	; 63
    45d8:	f8 94       	cli
    45da:	de bf       	out	0x3e, r29	; 62
    45dc:	0f be       	out	0x3f, r0	; 63
    45de:	cd bf       	out	0x3d, r28	; 61
    45e0:	9a 87       	std	Y+10, r25	; 0x0a
    45e2:	89 87       	std	Y+9, r24	; 0x09
	if (timers) {
    45e4:	80 91 a0 0f 	lds	r24, 0x0FA0	; 0x800fa0 <timers>
    45e8:	90 91 a1 0f 	lds	r25, 0x0FA1	; 0x800fa1 <timers+0x1>
    45ec:	89 2b       	or	r24, r25
    45ee:	09 f4       	brne	.+2      	; 0x45f2 <placeTimer+0x2e>
    45f0:	97 c0       	rjmp	.+302    	; 0x4720 <placeTimer+0x15c>
		SYS_Timer_t *prev = NULL;
    45f2:	1a 82       	std	Y+2, r1	; 0x02
    45f4:	19 82       	std	Y+1, r1	; 0x01
		uint32_t timeout = timer->interval;
    45f6:	89 85       	ldd	r24, Y+9	; 0x09
    45f8:	9a 85       	ldd	r25, Y+10	; 0x0a
    45fa:	fc 01       	movw	r30, r24
    45fc:	86 81       	ldd	r24, Z+6	; 0x06
    45fe:	97 81       	ldd	r25, Z+7	; 0x07
    4600:	a0 85       	ldd	r26, Z+8	; 0x08
    4602:	b1 85       	ldd	r27, Z+9	; 0x09
    4604:	8b 83       	std	Y+3, r24	; 0x03
    4606:	9c 83       	std	Y+4, r25	; 0x04
    4608:	ad 83       	std	Y+5, r26	; 0x05
    460a:	be 83       	std	Y+6, r27	; 0x06

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    460c:	80 91 a0 0f 	lds	r24, 0x0FA0	; 0x800fa0 <timers>
    4610:	90 91 a1 0f 	lds	r25, 0x0FA1	; 0x800fa1 <timers+0x1>
    4614:	98 87       	std	Y+8, r25	; 0x08
    4616:	8f 83       	std	Y+7, r24	; 0x07
    4618:	4d c0       	rjmp	.+154    	; 0x46b4 <placeTimer+0xf0>
			if (timeout < t->timeout) {
    461a:	8f 81       	ldd	r24, Y+7	; 0x07
    461c:	98 85       	ldd	r25, Y+8	; 0x08
    461e:	fc 01       	movw	r30, r24
    4620:	22 81       	ldd	r18, Z+2	; 0x02
    4622:	33 81       	ldd	r19, Z+3	; 0x03
    4624:	44 81       	ldd	r20, Z+4	; 0x04
    4626:	55 81       	ldd	r21, Z+5	; 0x05
    4628:	8b 81       	ldd	r24, Y+3	; 0x03
    462a:	9c 81       	ldd	r25, Y+4	; 0x04
    462c:	ad 81       	ldd	r26, Y+5	; 0x05
    462e:	be 81       	ldd	r27, Y+6	; 0x06
    4630:	82 17       	cp	r24, r18
    4632:	93 07       	cpc	r25, r19
    4634:	a4 07       	cpc	r26, r20
    4636:	b5 07       	cpc	r27, r21
    4638:	d8 f4       	brcc	.+54     	; 0x4670 <placeTimer+0xac>
				t->timeout -= timeout;
    463a:	8f 81       	ldd	r24, Y+7	; 0x07
    463c:	98 85       	ldd	r25, Y+8	; 0x08
    463e:	fc 01       	movw	r30, r24
    4640:	22 81       	ldd	r18, Z+2	; 0x02
    4642:	33 81       	ldd	r19, Z+3	; 0x03
    4644:	44 81       	ldd	r20, Z+4	; 0x04
    4646:	55 81       	ldd	r21, Z+5	; 0x05
    4648:	8b 81       	ldd	r24, Y+3	; 0x03
    464a:	9c 81       	ldd	r25, Y+4	; 0x04
    464c:	ad 81       	ldd	r26, Y+5	; 0x05
    464e:	be 81       	ldd	r27, Y+6	; 0x06
    4650:	79 01       	movw	r14, r18
    4652:	8a 01       	movw	r16, r20
    4654:	e8 1a       	sub	r14, r24
    4656:	f9 0a       	sbc	r15, r25
    4658:	0a 0b       	sbc	r16, r26
    465a:	1b 0b       	sbc	r17, r27
    465c:	d8 01       	movw	r26, r16
    465e:	c7 01       	movw	r24, r14
    4660:	2f 81       	ldd	r18, Y+7	; 0x07
    4662:	38 85       	ldd	r19, Y+8	; 0x08
    4664:	f9 01       	movw	r30, r18
    4666:	82 83       	std	Z+2, r24	; 0x02
    4668:	93 83       	std	Z+3, r25	; 0x03
    466a:	a4 83       	std	Z+4, r26	; 0x04
    466c:	b5 83       	std	Z+5, r27	; 0x05
				break;
    466e:	27 c0       	rjmp	.+78     	; 0x46be <placeTimer+0xfa>
			} else {
				timeout -= t->timeout;
    4670:	8f 81       	ldd	r24, Y+7	; 0x07
    4672:	98 85       	ldd	r25, Y+8	; 0x08
    4674:	fc 01       	movw	r30, r24
    4676:	82 81       	ldd	r24, Z+2	; 0x02
    4678:	93 81       	ldd	r25, Z+3	; 0x03
    467a:	a4 81       	ldd	r26, Z+4	; 0x04
    467c:	b5 81       	ldd	r27, Z+5	; 0x05
    467e:	2b 81       	ldd	r18, Y+3	; 0x03
    4680:	3c 81       	ldd	r19, Y+4	; 0x04
    4682:	4d 81       	ldd	r20, Y+5	; 0x05
    4684:	5e 81       	ldd	r21, Y+6	; 0x06
    4686:	79 01       	movw	r14, r18
    4688:	8a 01       	movw	r16, r20
    468a:	e8 1a       	sub	r14, r24
    468c:	f9 0a       	sbc	r15, r25
    468e:	0a 0b       	sbc	r16, r26
    4690:	1b 0b       	sbc	r17, r27
    4692:	d8 01       	movw	r26, r16
    4694:	c7 01       	movw	r24, r14
    4696:	8b 83       	std	Y+3, r24	; 0x03
    4698:	9c 83       	std	Y+4, r25	; 0x04
    469a:	ad 83       	std	Y+5, r26	; 0x05
    469c:	be 83       	std	Y+6, r27	; 0x06
			}

			prev = t;
    469e:	8f 81       	ldd	r24, Y+7	; 0x07
    46a0:	98 85       	ldd	r25, Y+8	; 0x08
    46a2:	9a 83       	std	Y+2, r25	; 0x02
    46a4:	89 83       	std	Y+1, r24	; 0x01
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    46a6:	8f 81       	ldd	r24, Y+7	; 0x07
    46a8:	98 85       	ldd	r25, Y+8	; 0x08
    46aa:	fc 01       	movw	r30, r24
    46ac:	80 81       	ld	r24, Z
    46ae:	91 81       	ldd	r25, Z+1	; 0x01
    46b0:	98 87       	std	Y+8, r25	; 0x08
    46b2:	8f 83       	std	Y+7, r24	; 0x07
    46b4:	8f 81       	ldd	r24, Y+7	; 0x07
    46b6:	98 85       	ldd	r25, Y+8	; 0x08
    46b8:	89 2b       	or	r24, r25
    46ba:	09 f0       	breq	.+2      	; 0x46be <placeTimer+0xfa>
    46bc:	ae cf       	rjmp	.-164    	; 0x461a <placeTimer+0x56>
			}

			prev = t;
		}

		timer->timeout = timeout;
    46be:	29 85       	ldd	r18, Y+9	; 0x09
    46c0:	3a 85       	ldd	r19, Y+10	; 0x0a
    46c2:	8b 81       	ldd	r24, Y+3	; 0x03
    46c4:	9c 81       	ldd	r25, Y+4	; 0x04
    46c6:	ad 81       	ldd	r26, Y+5	; 0x05
    46c8:	be 81       	ldd	r27, Y+6	; 0x06
    46ca:	f9 01       	movw	r30, r18
    46cc:	82 83       	std	Z+2, r24	; 0x02
    46ce:	93 83       	std	Z+3, r25	; 0x03
    46d0:	a4 83       	std	Z+4, r26	; 0x04
    46d2:	b5 83       	std	Z+5, r27	; 0x05

		if (prev) {
    46d4:	89 81       	ldd	r24, Y+1	; 0x01
    46d6:	9a 81       	ldd	r25, Y+2	; 0x02
    46d8:	89 2b       	or	r24, r25
    46da:	91 f0       	breq	.+36     	; 0x4700 <placeTimer+0x13c>
			timer->next = prev->next;
    46dc:	89 81       	ldd	r24, Y+1	; 0x01
    46de:	9a 81       	ldd	r25, Y+2	; 0x02
    46e0:	fc 01       	movw	r30, r24
    46e2:	20 81       	ld	r18, Z
    46e4:	31 81       	ldd	r19, Z+1	; 0x01
    46e6:	89 85       	ldd	r24, Y+9	; 0x09
    46e8:	9a 85       	ldd	r25, Y+10	; 0x0a
    46ea:	fc 01       	movw	r30, r24
    46ec:	31 83       	std	Z+1, r19	; 0x01
    46ee:	20 83       	st	Z, r18
			prev->next = timer;
    46f0:	89 81       	ldd	r24, Y+1	; 0x01
    46f2:	9a 81       	ldd	r25, Y+2	; 0x02
    46f4:	29 85       	ldd	r18, Y+9	; 0x09
    46f6:	3a 85       	ldd	r19, Y+10	; 0x0a
    46f8:	fc 01       	movw	r30, r24
    46fa:	31 83       	std	Z+1, r19	; 0x01
    46fc:	20 83       	st	Z, r18
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    46fe:	29 c0       	rjmp	.+82     	; 0x4752 <placeTimer+0x18e>

		if (prev) {
			timer->next = prev->next;
			prev->next = timer;
		} else {
			timer->next = timers;
    4700:	20 91 a0 0f 	lds	r18, 0x0FA0	; 0x800fa0 <timers>
    4704:	30 91 a1 0f 	lds	r19, 0x0FA1	; 0x800fa1 <timers+0x1>
    4708:	89 85       	ldd	r24, Y+9	; 0x09
    470a:	9a 85       	ldd	r25, Y+10	; 0x0a
    470c:	fc 01       	movw	r30, r24
    470e:	31 83       	std	Z+1, r19	; 0x01
    4710:	20 83       	st	Z, r18
			timers = timer;
    4712:	89 85       	ldd	r24, Y+9	; 0x09
    4714:	9a 85       	ldd	r25, Y+10	; 0x0a
    4716:	90 93 a1 0f 	sts	0x0FA1, r25	; 0x800fa1 <timers+0x1>
    471a:	80 93 a0 0f 	sts	0x0FA0, r24	; 0x800fa0 <timers>
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    471e:	19 c0       	rjmp	.+50     	; 0x4752 <placeTimer+0x18e>
		} else {
			timer->next = timers;
			timers = timer;
		}
	} else {
		timer->next = NULL;
    4720:	89 85       	ldd	r24, Y+9	; 0x09
    4722:	9a 85       	ldd	r25, Y+10	; 0x0a
    4724:	fc 01       	movw	r30, r24
    4726:	11 82       	std	Z+1, r1	; 0x01
    4728:	10 82       	st	Z, r1
		timer->timeout = timer->interval;
    472a:	89 85       	ldd	r24, Y+9	; 0x09
    472c:	9a 85       	ldd	r25, Y+10	; 0x0a
    472e:	fc 01       	movw	r30, r24
    4730:	86 81       	ldd	r24, Z+6	; 0x06
    4732:	97 81       	ldd	r25, Z+7	; 0x07
    4734:	a0 85       	ldd	r26, Z+8	; 0x08
    4736:	b1 85       	ldd	r27, Z+9	; 0x09
    4738:	29 85       	ldd	r18, Y+9	; 0x09
    473a:	3a 85       	ldd	r19, Y+10	; 0x0a
    473c:	f9 01       	movw	r30, r18
    473e:	82 83       	std	Z+2, r24	; 0x02
    4740:	93 83       	std	Z+3, r25	; 0x03
    4742:	a4 83       	std	Z+4, r26	; 0x04
    4744:	b5 83       	std	Z+5, r27	; 0x05
		timers = timer;
    4746:	89 85       	ldd	r24, Y+9	; 0x09
    4748:	9a 85       	ldd	r25, Y+10	; 0x0a
    474a:	90 93 a1 0f 	sts	0x0FA1, r25	; 0x800fa1 <timers+0x1>
    474e:	80 93 a0 0f 	sts	0x0FA0, r24	; 0x800fa0 <timers>
	}
}
    4752:	00 00       	nop
    4754:	2a 96       	adiw	r28, 0x0a	; 10
    4756:	0f b6       	in	r0, 0x3f	; 63
    4758:	f8 94       	cli
    475a:	de bf       	out	0x3e, r29	; 62
    475c:	0f be       	out	0x3f, r0	; 63
    475e:	cd bf       	out	0x3d, r28	; 61
    4760:	df 91       	pop	r29
    4762:	cf 91       	pop	r28
    4764:	1f 91       	pop	r17
    4766:	0f 91       	pop	r16
    4768:	ff 90       	pop	r15
    476a:	ef 90       	pop	r14
    476c:	08 95       	ret

0000476e <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    476e:	cf 93       	push	r28
    4770:	df 93       	push	r29
    4772:	cd b7       	in	r28, 0x3d	; 61
    4774:	de b7       	in	r29, 0x3e	; 62
	SysTimerIrqCount++;
    4776:	80 91 d9 11 	lds	r24, 0x11D9	; 0x8011d9 <SysTimerIrqCount>
    477a:	8f 5f       	subi	r24, 0xFF	; 255
    477c:	80 93 d9 11 	sts	0x11D9, r24	; 0x8011d9 <SysTimerIrqCount>
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    4780:	80 e1       	ldi	r24, 0x10	; 16
    4782:	97 e2       	ldi	r25, 0x27	; 39
    4784:	0e 94 d3 42 	call	0x85a6	; 0x85a6 <common_tc_delay>
}
    4788:	00 00       	nop
    478a:	df 91       	pop	r29
    478c:	cf 91       	pop	r28
    478e:	08 95       	ret

00004790 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    4790:	cf 93       	push	r28
    4792:	df 93       	push	r29
    4794:	1f 92       	push	r1
    4796:	cd b7       	in	r28, 0x3d	; 61
    4798:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    479a:	8f e5       	ldi	r24, 0x5F	; 95
    479c:	90 e0       	ldi	r25, 0x00	; 0
    479e:	fc 01       	movw	r30, r24
    47a0:	80 81       	ld	r24, Z
    47a2:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    47a4:	f8 94       	cli
	return flags;
    47a6:	89 81       	ldd	r24, Y+1	; 0x01
}
    47a8:	0f 90       	pop	r0
    47aa:	df 91       	pop	r29
    47ac:	cf 91       	pop	r28
    47ae:	08 95       	ret

000047b0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    47b0:	cf 93       	push	r28
    47b2:	df 93       	push	r29
    47b4:	1f 92       	push	r1
    47b6:	cd b7       	in	r28, 0x3d	; 61
    47b8:	de b7       	in	r29, 0x3e	; 62
    47ba:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    47bc:	8f e5       	ldi	r24, 0x5F	; 95
    47be:	90 e0       	ldi	r25, 0x00	; 0
    47c0:	29 81       	ldd	r18, Y+1	; 0x01
    47c2:	fc 01       	movw	r30, r24
    47c4:	20 83       	st	Z, r18
}
    47c6:	00 00       	nop
    47c8:	0f 90       	pop	r0
    47ca:	df 91       	pop	r29
    47cc:	cf 91       	pop	r28
    47ce:	08 95       	ret

000047d0 <sysclk_get_main_hz>:
 * configured source clock using fuses.
 * \eg. #define SYSCLK_SOURCE SYSCLK_SRC_RC16MHZ to use internal RC
 * oscillator for clock source.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
    47d0:	cf 93       	push	r28
    47d2:	df 93       	push	r29
    47d4:	cd b7       	in	r28, 0x3d	; 61
    47d6:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_SRC_RC128KHZ:
		return 128000UL;

#if MEGA_RF
	case SYSCLK_SRC_TRS16MHZ:
		return 16000000UL;
    47d8:	80 e0       	ldi	r24, 0x00	; 0
    47da:	94 e2       	ldi	r25, 0x24	; 36
    47dc:	a4 ef       	ldi	r26, 0xF4	; 244
    47de:	b0 e0       	ldi	r27, 0x00	; 0
#endif
	default:

		return 1000000UL;
	}
}
    47e0:	bc 01       	movw	r22, r24
    47e2:	cd 01       	movw	r24, r26
    47e4:	df 91       	pop	r29
    47e6:	cf 91       	pop	r28
    47e8:	08 95       	ret

000047ea <sysclk_get_source_clock_hz>:
 * is set.
 *
 * \return Frequency of the system clock, in Hz.
 */
static inline uint32_t sysclk_get_source_clock_hz(void)
{
    47ea:	cf 93       	push	r28
    47ec:	df 93       	push	r29
    47ee:	cd b7       	in	r28, 0x3d	; 61
    47f0:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_PSDIV_1: /* Fall through */
		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
			return sysclk_get_main_hz() / 2;
		} else {
			return sysclk_get_main_hz();
    47f2:	0e 94 e8 23 	call	0x47d0	; 0x47d0 <sysclk_get_main_hz>
    47f6:	dc 01       	movw	r26, r24
    47f8:	cb 01       	movw	r24, r22

	default:
		/*Invalide case*/
		return 0;
	}
}
    47fa:	bc 01       	movw	r22, r24
    47fc:	cd 01       	movw	r24, r26
    47fe:	df 91       	pop	r29
    4800:	cf 91       	pop	r28
    4802:	08 95       	ret

00004804 <sysclk_get_peripheral_bus_hz>:
 * \param module Pointer to the module's base address.
 *
 * \return Frequency of the bus attached to the specified peripheral, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_bus_hz(const volatile void *module)
{
    4804:	cf 93       	push	r28
    4806:	df 93       	push	r29
    4808:	00 d0       	rcall	.+0      	; 0x480a <sysclk_get_peripheral_bus_hz+0x6>
    480a:	cd b7       	in	r28, 0x3d	; 61
    480c:	de b7       	in	r29, 0x3e	; 62
    480e:	9a 83       	std	Y+2, r25	; 0x02
    4810:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    4812:	89 81       	ldd	r24, Y+1	; 0x01
    4814:	9a 81       	ldd	r25, Y+2	; 0x02
    4816:	89 2b       	or	r24, r25
    4818:	21 f4       	brne	.+8      	; 0x4822 <sysclk_get_peripheral_bus_hz+0x1e>
		Assert(false);
		return 0;
    481a:	80 e0       	ldi	r24, 0x00	; 0
    481c:	90 e0       	ldi	r25, 0x00	; 0
    481e:	dc 01       	movw	r26, r24
    4820:	a3 c0       	rjmp	.+326    	; 0x4968 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &ADC) {
    4822:	89 81       	ldd	r24, Y+1	; 0x01
    4824:	9a 81       	ldd	r25, Y+2	; 0x02
    4826:	88 37       	cpi	r24, 0x78	; 120
    4828:	91 05       	cpc	r25, r1
    482a:	29 f4       	brne	.+10     	; 0x4836 <sysclk_get_peripheral_bus_hz+0x32>
		return sysclk_get_source_clock_hz();
    482c:	0e 94 f5 23 	call	0x47ea	; 0x47ea <sysclk_get_source_clock_hz>
    4830:	dc 01       	movw	r26, r24
    4832:	cb 01       	movw	r24, r22
    4834:	99 c0       	rjmp	.+306    	; 0x4968 <sysclk_get_peripheral_bus_hz+0x164>
	}

#if !MEGA_UNSPECIFIED
	else if (module == &UCSR0A) {
    4836:	89 81       	ldd	r24, Y+1	; 0x01
    4838:	9a 81       	ldd	r25, Y+2	; 0x02
    483a:	80 3c       	cpi	r24, 0xC0	; 192
    483c:	91 05       	cpc	r25, r1
    483e:	29 f4       	brne	.+10     	; 0x484a <sysclk_get_peripheral_bus_hz+0x46>
		return sysclk_get_source_clock_hz();
    4840:	0e 94 f5 23 	call	0x47ea	; 0x47ea <sysclk_get_source_clock_hz>
    4844:	dc 01       	movw	r26, r24
    4846:	cb 01       	movw	r24, r22
    4848:	8f c0       	rjmp	.+286    	; 0x4968 <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif

#if MEGA_RF
	else if (module == &SPCR) {
    484a:	89 81       	ldd	r24, Y+1	; 0x01
    484c:	9a 81       	ldd	r25, Y+2	; 0x02
    484e:	8c 34       	cpi	r24, 0x4C	; 76
    4850:	91 05       	cpc	r25, r1
    4852:	29 f4       	brne	.+10     	; 0x485e <sysclk_get_peripheral_bus_hz+0x5a>
		return sysclk_get_source_clock_hz();
    4854:	0e 94 f5 23 	call	0x47ea	; 0x47ea <sysclk_get_source_clock_hz>
    4858:	dc 01       	movw	r26, r24
    485a:	cb 01       	movw	r24, r22
    485c:	85 c0       	rjmp	.+266    	; 0x4968 <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif
	else if (module == &TCCR1A) {
    485e:	89 81       	ldd	r24, Y+1	; 0x01
    4860:	9a 81       	ldd	r25, Y+2	; 0x02
    4862:	80 38       	cpi	r24, 0x80	; 128
    4864:	91 05       	cpc	r25, r1
    4866:	29 f4       	brne	.+10     	; 0x4872 <sysclk_get_peripheral_bus_hz+0x6e>
		return sysclk_get_source_clock_hz();
    4868:	0e 94 f5 23 	call	0x47ea	; 0x47ea <sysclk_get_source_clock_hz>
    486c:	dc 01       	movw	r26, r24
    486e:	cb 01       	movw	r24, r22
    4870:	7b c0       	rjmp	.+246    	; 0x4968 <sysclk_get_peripheral_bus_hz+0x164>
	}
#if !MEGA_UNSPECIFIED
	else if (module == &TCCR0A) {
    4872:	89 81       	ldd	r24, Y+1	; 0x01
    4874:	9a 81       	ldd	r25, Y+2	; 0x02
    4876:	84 34       	cpi	r24, 0x44	; 68
    4878:	91 05       	cpc	r25, r1
    487a:	29 f4       	brne	.+10     	; 0x4886 <sysclk_get_peripheral_bus_hz+0x82>
		return sysclk_get_source_clock_hz();
    487c:	0e 94 f5 23 	call	0x47ea	; 0x47ea <sysclk_get_source_clock_hz>
    4880:	dc 01       	movw	r26, r24
    4882:	cb 01       	movw	r24, r22
    4884:	71 c0       	rjmp	.+226    	; 0x4968 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TCCR2A) {
    4886:	89 81       	ldd	r24, Y+1	; 0x01
    4888:	9a 81       	ldd	r25, Y+2	; 0x02
    488a:	80 3b       	cpi	r24, 0xB0	; 176
    488c:	91 05       	cpc	r25, r1
    488e:	29 f4       	brne	.+10     	; 0x489a <sysclk_get_peripheral_bus_hz+0x96>
		return sysclk_get_source_clock_hz();
    4890:	0e 94 f5 23 	call	0x47ea	; 0x47ea <sysclk_get_source_clock_hz>
    4894:	dc 01       	movw	r26, r24
    4896:	cb 01       	movw	r24, r22
    4898:	67 c0       	rjmp	.+206    	; 0x4968 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &UCSR0A) {
    489a:	89 81       	ldd	r24, Y+1	; 0x01
    489c:	9a 81       	ldd	r25, Y+2	; 0x02
    489e:	80 3c       	cpi	r24, 0xC0	; 192
    48a0:	91 05       	cpc	r25, r1
    48a2:	29 f4       	brne	.+10     	; 0x48ae <sysclk_get_peripheral_bus_hz+0xaa>
		return sysclk_get_source_clock_hz();
    48a4:	0e 94 f5 23 	call	0x47ea	; 0x47ea <sysclk_get_source_clock_hz>
    48a8:	dc 01       	movw	r26, r24
    48aa:	cb 01       	movw	r24, r22
    48ac:	5d c0       	rjmp	.+186    	; 0x4968 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TWBR) {
    48ae:	89 81       	ldd	r24, Y+1	; 0x01
    48b0:	9a 81       	ldd	r25, Y+2	; 0x02
    48b2:	88 3b       	cpi	r24, 0xB8	; 184
    48b4:	91 05       	cpc	r25, r1
    48b6:	29 f4       	brne	.+10     	; 0x48c2 <sysclk_get_peripheral_bus_hz+0xbe>
		return sysclk_get_source_clock_hz();
    48b8:	0e 94 f5 23 	call	0x47ea	; 0x47ea <sysclk_get_source_clock_hz>
    48bc:	dc 01       	movw	r26, r24
    48be:	cb 01       	movw	r24, r22
    48c0:	53 c0       	rjmp	.+166    	; 0x4968 <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif
#if MEGA_RF
	else if (module == &TCCR3A) {
    48c2:	89 81       	ldd	r24, Y+1	; 0x01
    48c4:	9a 81       	ldd	r25, Y+2	; 0x02
    48c6:	80 39       	cpi	r24, 0x90	; 144
    48c8:	91 05       	cpc	r25, r1
    48ca:	29 f4       	brne	.+10     	; 0x48d6 <sysclk_get_peripheral_bus_hz+0xd2>
		return sysclk_get_source_clock_hz();
    48cc:	0e 94 f5 23 	call	0x47ea	; 0x47ea <sysclk_get_source_clock_hz>
    48d0:	dc 01       	movw	r26, r24
    48d2:	cb 01       	movw	r24, r22
    48d4:	49 c0       	rjmp	.+146    	; 0x4968 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TCCR4A) {
    48d6:	89 81       	ldd	r24, Y+1	; 0x01
    48d8:	9a 81       	ldd	r25, Y+2	; 0x02
    48da:	80 3a       	cpi	r24, 0xA0	; 160
    48dc:	91 05       	cpc	r25, r1
    48de:	29 f4       	brne	.+10     	; 0x48ea <sysclk_get_peripheral_bus_hz+0xe6>
		return sysclk_get_source_clock_hz();
    48e0:	0e 94 f5 23 	call	0x47ea	; 0x47ea <sysclk_get_source_clock_hz>
    48e4:	dc 01       	movw	r26, r24
    48e6:	cb 01       	movw	r24, r22
    48e8:	3f c0       	rjmp	.+126    	; 0x4968 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TCCR5A) {
    48ea:	89 81       	ldd	r24, Y+1	; 0x01
    48ec:	9a 81       	ldd	r25, Y+2	; 0x02
    48ee:	80 32       	cpi	r24, 0x20	; 32
    48f0:	91 40       	sbci	r25, 0x01	; 1
    48f2:	29 f4       	brne	.+10     	; 0x48fe <sysclk_get_peripheral_bus_hz+0xfa>
		return sysclk_get_source_clock_hz();
    48f4:	0e 94 f5 23 	call	0x47ea	; 0x47ea <sysclk_get_source_clock_hz>
    48f8:	dc 01       	movw	r26, r24
    48fa:	cb 01       	movw	r24, r22
    48fc:	35 c0       	rjmp	.+106    	; 0x4968 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TRX_CTRL_0) {
    48fe:	89 81       	ldd	r24, Y+1	; 0x01
    4900:	9a 81       	ldd	r25, Y+2	; 0x02
    4902:	83 34       	cpi	r24, 0x43	; 67
    4904:	91 40       	sbci	r25, 0x01	; 1
    4906:	29 f4       	brne	.+10     	; 0x4912 <sysclk_get_peripheral_bus_hz+0x10e>
		return sysclk_get_source_clock_hz();
    4908:	0e 94 f5 23 	call	0x47ea	; 0x47ea <sysclk_get_source_clock_hz>
    490c:	dc 01       	movw	r26, r24
    490e:	cb 01       	movw	r24, r22
    4910:	2b c0       	rjmp	.+86     	; 0x4968 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM0) {
    4912:	89 81       	ldd	r24, Y+1	; 0x01
    4914:	9a 81       	ldd	r25, Y+2	; 0x02
    4916:	85 33       	cpi	r24, 0x35	; 53
    4918:	91 40       	sbci	r25, 0x01	; 1
    491a:	29 f4       	brne	.+10     	; 0x4926 <sysclk_get_peripheral_bus_hz+0x122>
		return sysclk_get_source_clock_hz();
    491c:	0e 94 f5 23 	call	0x47ea	; 0x47ea <sysclk_get_source_clock_hz>
    4920:	dc 01       	movw	r26, r24
    4922:	cb 01       	movw	r24, r22
    4924:	21 c0       	rjmp	.+66     	; 0x4968 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM1) {
    4926:	89 81       	ldd	r24, Y+1	; 0x01
    4928:	9a 81       	ldd	r25, Y+2	; 0x02
    492a:	84 33       	cpi	r24, 0x34	; 52
    492c:	91 40       	sbci	r25, 0x01	; 1
    492e:	29 f4       	brne	.+10     	; 0x493a <sysclk_get_peripheral_bus_hz+0x136>
		return sysclk_get_source_clock_hz();
    4930:	0e 94 f5 23 	call	0x47ea	; 0x47ea <sysclk_get_source_clock_hz>
    4934:	dc 01       	movw	r26, r24
    4936:	cb 01       	movw	r24, r22
    4938:	17 c0       	rjmp	.+46     	; 0x4968 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM2) {
    493a:	89 81       	ldd	r24, Y+1	; 0x01
    493c:	9a 81       	ldd	r25, Y+2	; 0x02
    493e:	83 33       	cpi	r24, 0x33	; 51
    4940:	91 40       	sbci	r25, 0x01	; 1
    4942:	29 f4       	brne	.+10     	; 0x494e <sysclk_get_peripheral_bus_hz+0x14a>
		return sysclk_get_source_clock_hz();
    4944:	0e 94 f5 23 	call	0x47ea	; 0x47ea <sysclk_get_source_clock_hz>
    4948:	dc 01       	movw	r26, r24
    494a:	cb 01       	movw	r24, r22
    494c:	0d c0       	rjmp	.+26     	; 0x4968 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM3) {
    494e:	89 81       	ldd	r24, Y+1	; 0x01
    4950:	9a 81       	ldd	r25, Y+2	; 0x02
    4952:	82 33       	cpi	r24, 0x32	; 50
    4954:	91 40       	sbci	r25, 0x01	; 1
    4956:	29 f4       	brne	.+10     	; 0x4962 <sysclk_get_peripheral_bus_hz+0x15e>
		return sysclk_get_source_clock_hz();
    4958:	0e 94 f5 23 	call	0x47ea	; 0x47ea <sysclk_get_source_clock_hz>
    495c:	dc 01       	movw	r26, r24
    495e:	cb 01       	movw	r24, r22
    4960:	03 c0       	rjmp	.+6      	; 0x4968 <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif
	else {
		Assert(false);
		return 0;
    4962:	80 e0       	ldi	r24, 0x00	; 0
    4964:	90 e0       	ldi	r25, 0x00	; 0
    4966:	dc 01       	movw	r26, r24
	}
}
    4968:	bc 01       	movw	r22, r24
    496a:	cd 01       	movw	r24, r26
    496c:	0f 90       	pop	r0
    496e:	0f 90       	pop	r0
    4970:	df 91       	pop	r29
    4972:	cf 91       	pop	r28
    4974:	08 95       	ret

00004976 <tc_write_clock_source>:
 * @param tc Timer Address
 * @param TC_CLKSEL_enum Select a source from enum type
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
    4976:	cf 93       	push	r28
    4978:	df 93       	push	r29
    497a:	00 d0       	rcall	.+0      	; 0x497c <tc_write_clock_source+0x6>
    497c:	1f 92       	push	r1
    497e:	cd b7       	in	r28, 0x3d	; 61
    4980:	de b7       	in	r29, 0x3e	; 62
    4982:	9a 83       	std	Y+2, r25	; 0x02
    4984:	89 83       	std	Y+1, r24	; 0x01
    4986:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4988:	89 81       	ldd	r24, Y+1	; 0x01
    498a:	9a 81       	ldd	r25, Y+2	; 0x02
    498c:	80 38       	cpi	r24, 0x80	; 128
    498e:	91 05       	cpc	r25, r1
    4990:	59 f4       	brne	.+22     	; 0x49a8 <tc_write_clock_source+0x32>
		TCCR1B |=  TC_CLKSEL_enum;
    4992:	81 e8       	ldi	r24, 0x81	; 129
    4994:	90 e0       	ldi	r25, 0x00	; 0
    4996:	21 e8       	ldi	r18, 0x81	; 129
    4998:	30 e0       	ldi	r19, 0x00	; 0
    499a:	f9 01       	movw	r30, r18
    499c:	30 81       	ld	r19, Z
    499e:	2b 81       	ldd	r18, Y+3	; 0x03
    49a0:	23 2b       	or	r18, r19
    49a2:	fc 01       	movw	r30, r24
    49a4:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TCCR4B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TCCR5B |=  TC_CLKSEL_enum;
	} else {}
}
    49a6:	2f c0       	rjmp	.+94     	; 0x4a06 <tc_write_clock_source+0x90>
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TCCR1B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    49a8:	89 81       	ldd	r24, Y+1	; 0x01
    49aa:	9a 81       	ldd	r25, Y+2	; 0x02
    49ac:	80 39       	cpi	r24, 0x90	; 144
    49ae:	91 05       	cpc	r25, r1
    49b0:	59 f4       	brne	.+22     	; 0x49c8 <tc_write_clock_source+0x52>
		TCCR3B |=  TC_CLKSEL_enum;
    49b2:	81 e9       	ldi	r24, 0x91	; 145
    49b4:	90 e0       	ldi	r25, 0x00	; 0
    49b6:	21 e9       	ldi	r18, 0x91	; 145
    49b8:	30 e0       	ldi	r19, 0x00	; 0
    49ba:	f9 01       	movw	r30, r18
    49bc:	30 81       	ld	r19, Z
    49be:	2b 81       	ldd	r18, Y+3	; 0x03
    49c0:	23 2b       	or	r18, r19
    49c2:	fc 01       	movw	r30, r24
    49c4:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TCCR4B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TCCR5B |=  TC_CLKSEL_enum;
	} else {}
}
    49c6:	1f c0       	rjmp	.+62     	; 0x4a06 <tc_write_clock_source+0x90>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TCCR1B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TCCR3B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    49c8:	89 81       	ldd	r24, Y+1	; 0x01
    49ca:	9a 81       	ldd	r25, Y+2	; 0x02
    49cc:	80 3a       	cpi	r24, 0xA0	; 160
    49ce:	91 05       	cpc	r25, r1
    49d0:	59 f4       	brne	.+22     	; 0x49e8 <tc_write_clock_source+0x72>
		TCCR4B |=  TC_CLKSEL_enum;
    49d2:	81 ea       	ldi	r24, 0xA1	; 161
    49d4:	90 e0       	ldi	r25, 0x00	; 0
    49d6:	21 ea       	ldi	r18, 0xA1	; 161
    49d8:	30 e0       	ldi	r19, 0x00	; 0
    49da:	f9 01       	movw	r30, r18
    49dc:	30 81       	ld	r19, Z
    49de:	2b 81       	ldd	r18, Y+3	; 0x03
    49e0:	23 2b       	or	r18, r19
    49e2:	fc 01       	movw	r30, r24
    49e4:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TCCR5B |=  TC_CLKSEL_enum;
	} else {}
}
    49e6:	0f c0       	rjmp	.+30     	; 0x4a06 <tc_write_clock_source+0x90>
		TCCR1B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TCCR3B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TCCR4B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    49e8:	89 81       	ldd	r24, Y+1	; 0x01
    49ea:	9a 81       	ldd	r25, Y+2	; 0x02
    49ec:	80 32       	cpi	r24, 0x20	; 32
    49ee:	91 40       	sbci	r25, 0x01	; 1
    49f0:	51 f4       	brne	.+20     	; 0x4a06 <tc_write_clock_source+0x90>
		TCCR5B |=  TC_CLKSEL_enum;
    49f2:	81 e2       	ldi	r24, 0x21	; 33
    49f4:	91 e0       	ldi	r25, 0x01	; 1
    49f6:	21 e2       	ldi	r18, 0x21	; 33
    49f8:	31 e0       	ldi	r19, 0x01	; 1
    49fa:	f9 01       	movw	r30, r18
    49fc:	30 81       	ld	r19, Z
    49fe:	2b 81       	ldd	r18, Y+3	; 0x03
    4a00:	23 2b       	or	r18, r19
    4a02:	fc 01       	movw	r30, r24
    4a04:	20 83       	st	Z, r18
	} else {}
}
    4a06:	00 00       	nop
    4a08:	0f 90       	pop	r0
    4a0a:	0f 90       	pop	r0
    4a0c:	0f 90       	pop	r0
    4a0e:	df 91       	pop	r29
    4a10:	cf 91       	pop	r28
    4a12:	08 95       	ret

00004a14 <tc_enable_ovf_int>:
/**
 * @brief Enable Overflow Interrupt
 * @param tc Timer Address
 */
static inline void tc_enable_ovf_int(volatile void *tc)
{
    4a14:	cf 93       	push	r28
    4a16:	df 93       	push	r29
    4a18:	00 d0       	rcall	.+0      	; 0x4a1a <tc_enable_ovf_int+0x6>
    4a1a:	cd b7       	in	r28, 0x3d	; 61
    4a1c:	de b7       	in	r29, 0x3e	; 62
    4a1e:	9a 83       	std	Y+2, r25	; 0x02
    4a20:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4a22:	89 81       	ldd	r24, Y+1	; 0x01
    4a24:	9a 81       	ldd	r25, Y+2	; 0x02
    4a26:	80 38       	cpi	r24, 0x80	; 128
    4a28:	91 05       	cpc	r25, r1
    4a2a:	51 f4       	brne	.+20     	; 0x4a40 <tc_enable_ovf_int+0x2c>
		TIMSK1 |= (1 << TOIE1);
    4a2c:	8f e6       	ldi	r24, 0x6F	; 111
    4a2e:	90 e0       	ldi	r25, 0x00	; 0
    4a30:	2f e6       	ldi	r18, 0x6F	; 111
    4a32:	30 e0       	ldi	r19, 0x00	; 0
    4a34:	f9 01       	movw	r30, r18
    4a36:	20 81       	ld	r18, Z
    4a38:	21 60       	ori	r18, 0x01	; 1
    4a3a:	fc 01       	movw	r30, r24
    4a3c:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << TOIE4);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << TOIE5);
	} else {}
}
    4a3e:	2c c0       	rjmp	.+88     	; 0x4a98 <tc_enable_ovf_int+0x84>
 */
static inline void tc_enable_ovf_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << TOIE1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4a40:	89 81       	ldd	r24, Y+1	; 0x01
    4a42:	9a 81       	ldd	r25, Y+2	; 0x02
    4a44:	80 39       	cpi	r24, 0x90	; 144
    4a46:	91 05       	cpc	r25, r1
    4a48:	51 f4       	brne	.+20     	; 0x4a5e <tc_enable_ovf_int+0x4a>
		TIMSK3 |= (1 << TOIE3);
    4a4a:	81 e7       	ldi	r24, 0x71	; 113
    4a4c:	90 e0       	ldi	r25, 0x00	; 0
    4a4e:	21 e7       	ldi	r18, 0x71	; 113
    4a50:	30 e0       	ldi	r19, 0x00	; 0
    4a52:	f9 01       	movw	r30, r18
    4a54:	20 81       	ld	r18, Z
    4a56:	21 60       	ori	r18, 0x01	; 1
    4a58:	fc 01       	movw	r30, r24
    4a5a:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << TOIE4);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << TOIE5);
	} else {}
}
    4a5c:	1d c0       	rjmp	.+58     	; 0x4a98 <tc_enable_ovf_int+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << TOIE1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << TOIE3);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4a5e:	89 81       	ldd	r24, Y+1	; 0x01
    4a60:	9a 81       	ldd	r25, Y+2	; 0x02
    4a62:	80 3a       	cpi	r24, 0xA0	; 160
    4a64:	91 05       	cpc	r25, r1
    4a66:	51 f4       	brne	.+20     	; 0x4a7c <tc_enable_ovf_int+0x68>
		TIMSK4 |= (1 << TOIE4);
    4a68:	82 e7       	ldi	r24, 0x72	; 114
    4a6a:	90 e0       	ldi	r25, 0x00	; 0
    4a6c:	22 e7       	ldi	r18, 0x72	; 114
    4a6e:	30 e0       	ldi	r19, 0x00	; 0
    4a70:	f9 01       	movw	r30, r18
    4a72:	20 81       	ld	r18, Z
    4a74:	21 60       	ori	r18, 0x01	; 1
    4a76:	fc 01       	movw	r30, r24
    4a78:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << TOIE5);
	} else {}
}
    4a7a:	0e c0       	rjmp	.+28     	; 0x4a98 <tc_enable_ovf_int+0x84>
		TIMSK1 |= (1 << TOIE1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << TOIE3);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << TOIE4);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4a7c:	89 81       	ldd	r24, Y+1	; 0x01
    4a7e:	9a 81       	ldd	r25, Y+2	; 0x02
    4a80:	80 32       	cpi	r24, 0x20	; 32
    4a82:	91 40       	sbci	r25, 0x01	; 1
    4a84:	49 f4       	brne	.+18     	; 0x4a98 <tc_enable_ovf_int+0x84>
		TIMSK5 |= (1 << TOIE5);
    4a86:	83 e7       	ldi	r24, 0x73	; 115
    4a88:	90 e0       	ldi	r25, 0x00	; 0
    4a8a:	23 e7       	ldi	r18, 0x73	; 115
    4a8c:	30 e0       	ldi	r19, 0x00	; 0
    4a8e:	f9 01       	movw	r30, r18
    4a90:	20 81       	ld	r18, Z
    4a92:	21 60       	ori	r18, 0x01	; 1
    4a94:	fc 01       	movw	r30, r24
    4a96:	20 83       	st	Z, r18
	} else {}
}
    4a98:	00 00       	nop
    4a9a:	0f 90       	pop	r0
    4a9c:	0f 90       	pop	r0
    4a9e:	df 91       	pop	r29
    4aa0:	cf 91       	pop	r28
    4aa2:	08 95       	ret

00004aa4 <tc_enable_compa_int>:
/**
 * @brief Enable Compare Interrupt in channel A
 * @param tc Timer Address
 */
static inline void tc_enable_compa_int(volatile void *tc)
{
    4aa4:	cf 93       	push	r28
    4aa6:	df 93       	push	r29
    4aa8:	00 d0       	rcall	.+0      	; 0x4aaa <tc_enable_compa_int+0x6>
    4aaa:	cd b7       	in	r28, 0x3d	; 61
    4aac:	de b7       	in	r29, 0x3e	; 62
    4aae:	9a 83       	std	Y+2, r25	; 0x02
    4ab0:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4ab2:	89 81       	ldd	r24, Y+1	; 0x01
    4ab4:	9a 81       	ldd	r25, Y+2	; 0x02
    4ab6:	80 38       	cpi	r24, 0x80	; 128
    4ab8:	91 05       	cpc	r25, r1
    4aba:	51 f4       	brne	.+20     	; 0x4ad0 <tc_enable_compa_int+0x2c>
		TIMSK1 |= (1 << OCIE1A);
    4abc:	8f e6       	ldi	r24, 0x6F	; 111
    4abe:	90 e0       	ldi	r25, 0x00	; 0
    4ac0:	2f e6       	ldi	r18, 0x6F	; 111
    4ac2:	30 e0       	ldi	r19, 0x00	; 0
    4ac4:	f9 01       	movw	r30, r18
    4ac6:	20 81       	ld	r18, Z
    4ac8:	22 60       	ori	r18, 0x02	; 2
    4aca:	fc 01       	movw	r30, r24
    4acc:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << OCIE5A);
	} else {}
}
    4ace:	2c c0       	rjmp	.+88     	; 0x4b28 <tc_enable_compa_int+0x84>
 */
static inline void tc_enable_compa_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4ad0:	89 81       	ldd	r24, Y+1	; 0x01
    4ad2:	9a 81       	ldd	r25, Y+2	; 0x02
    4ad4:	80 39       	cpi	r24, 0x90	; 144
    4ad6:	91 05       	cpc	r25, r1
    4ad8:	51 f4       	brne	.+20     	; 0x4aee <tc_enable_compa_int+0x4a>
		TIMSK3 |= (1 << OCIE3A);
    4ada:	81 e7       	ldi	r24, 0x71	; 113
    4adc:	90 e0       	ldi	r25, 0x00	; 0
    4ade:	21 e7       	ldi	r18, 0x71	; 113
    4ae0:	30 e0       	ldi	r19, 0x00	; 0
    4ae2:	f9 01       	movw	r30, r18
    4ae4:	20 81       	ld	r18, Z
    4ae6:	22 60       	ori	r18, 0x02	; 2
    4ae8:	fc 01       	movw	r30, r24
    4aea:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << OCIE5A);
	} else {}
}
    4aec:	1d c0       	rjmp	.+58     	; 0x4b28 <tc_enable_compa_int+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4aee:	89 81       	ldd	r24, Y+1	; 0x01
    4af0:	9a 81       	ldd	r25, Y+2	; 0x02
    4af2:	80 3a       	cpi	r24, 0xA0	; 160
    4af4:	91 05       	cpc	r25, r1
    4af6:	51 f4       	brne	.+20     	; 0x4b0c <tc_enable_compa_int+0x68>
		TIMSK4 |= (1 << OCIE4A);
    4af8:	82 e7       	ldi	r24, 0x72	; 114
    4afa:	90 e0       	ldi	r25, 0x00	; 0
    4afc:	22 e7       	ldi	r18, 0x72	; 114
    4afe:	30 e0       	ldi	r19, 0x00	; 0
    4b00:	f9 01       	movw	r30, r18
    4b02:	20 81       	ld	r18, Z
    4b04:	22 60       	ori	r18, 0x02	; 2
    4b06:	fc 01       	movw	r30, r24
    4b08:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << OCIE5A);
	} else {}
}
    4b0a:	0e c0       	rjmp	.+28     	; 0x4b28 <tc_enable_compa_int+0x84>
		TIMSK1 |= (1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4b0c:	89 81       	ldd	r24, Y+1	; 0x01
    4b0e:	9a 81       	ldd	r25, Y+2	; 0x02
    4b10:	80 32       	cpi	r24, 0x20	; 32
    4b12:	91 40       	sbci	r25, 0x01	; 1
    4b14:	49 f4       	brne	.+18     	; 0x4b28 <tc_enable_compa_int+0x84>
		TIMSK5 |= (1 << OCIE5A);
    4b16:	83 e7       	ldi	r24, 0x73	; 115
    4b18:	90 e0       	ldi	r25, 0x00	; 0
    4b1a:	23 e7       	ldi	r18, 0x73	; 115
    4b1c:	30 e0       	ldi	r19, 0x00	; 0
    4b1e:	f9 01       	movw	r30, r18
    4b20:	20 81       	ld	r18, Z
    4b22:	22 60       	ori	r18, 0x02	; 2
    4b24:	fc 01       	movw	r30, r24
    4b26:	20 83       	st	Z, r18
	} else {}
}
    4b28:	00 00       	nop
    4b2a:	0f 90       	pop	r0
    4b2c:	0f 90       	pop	r0
    4b2e:	df 91       	pop	r29
    4b30:	cf 91       	pop	r28
    4b32:	08 95       	ret

00004b34 <tc_disable_compa_int>:
/**
 * @brief Disable Compare Interrupt in channel A
 * @param tc Timer Address
 */
static inline void tc_disable_compa_int(volatile void *tc)
{
    4b34:	cf 93       	push	r28
    4b36:	df 93       	push	r29
    4b38:	00 d0       	rcall	.+0      	; 0x4b3a <tc_disable_compa_int+0x6>
    4b3a:	cd b7       	in	r28, 0x3d	; 61
    4b3c:	de b7       	in	r29, 0x3e	; 62
    4b3e:	9a 83       	std	Y+2, r25	; 0x02
    4b40:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4b42:	89 81       	ldd	r24, Y+1	; 0x01
    4b44:	9a 81       	ldd	r25, Y+2	; 0x02
    4b46:	80 38       	cpi	r24, 0x80	; 128
    4b48:	91 05       	cpc	r25, r1
    4b4a:	51 f4       	brne	.+20     	; 0x4b60 <tc_disable_compa_int+0x2c>
		TIMSK1 &= ~(1 << OCIE1A);
    4b4c:	8f e6       	ldi	r24, 0x6F	; 111
    4b4e:	90 e0       	ldi	r25, 0x00	; 0
    4b50:	2f e6       	ldi	r18, 0x6F	; 111
    4b52:	30 e0       	ldi	r19, 0x00	; 0
    4b54:	f9 01       	movw	r30, r18
    4b56:	20 81       	ld	r18, Z
    4b58:	2d 7f       	andi	r18, 0xFD	; 253
    4b5a:	fc 01       	movw	r30, r24
    4b5c:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 &= ~(1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 &= ~(1 << OCIE5A);
	} else {}
}
    4b5e:	2c c0       	rjmp	.+88     	; 0x4bb8 <tc_disable_compa_int+0x84>
 */
static inline void tc_disable_compa_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 &= ~(1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4b60:	89 81       	ldd	r24, Y+1	; 0x01
    4b62:	9a 81       	ldd	r25, Y+2	; 0x02
    4b64:	80 39       	cpi	r24, 0x90	; 144
    4b66:	91 05       	cpc	r25, r1
    4b68:	51 f4       	brne	.+20     	; 0x4b7e <tc_disable_compa_int+0x4a>
		TIMSK3 &= ~(1 << OCIE3A);
    4b6a:	81 e7       	ldi	r24, 0x71	; 113
    4b6c:	90 e0       	ldi	r25, 0x00	; 0
    4b6e:	21 e7       	ldi	r18, 0x71	; 113
    4b70:	30 e0       	ldi	r19, 0x00	; 0
    4b72:	f9 01       	movw	r30, r18
    4b74:	20 81       	ld	r18, Z
    4b76:	2d 7f       	andi	r18, 0xFD	; 253
    4b78:	fc 01       	movw	r30, r24
    4b7a:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 &= ~(1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 &= ~(1 << OCIE5A);
	} else {}
}
    4b7c:	1d c0       	rjmp	.+58     	; 0x4bb8 <tc_disable_compa_int+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 &= ~(1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 &= ~(1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4b7e:	89 81       	ldd	r24, Y+1	; 0x01
    4b80:	9a 81       	ldd	r25, Y+2	; 0x02
    4b82:	80 3a       	cpi	r24, 0xA0	; 160
    4b84:	91 05       	cpc	r25, r1
    4b86:	51 f4       	brne	.+20     	; 0x4b9c <tc_disable_compa_int+0x68>
		TIMSK4 &= ~(1 << OCIE4A);
    4b88:	82 e7       	ldi	r24, 0x72	; 114
    4b8a:	90 e0       	ldi	r25, 0x00	; 0
    4b8c:	22 e7       	ldi	r18, 0x72	; 114
    4b8e:	30 e0       	ldi	r19, 0x00	; 0
    4b90:	f9 01       	movw	r30, r18
    4b92:	20 81       	ld	r18, Z
    4b94:	2d 7f       	andi	r18, 0xFD	; 253
    4b96:	fc 01       	movw	r30, r24
    4b98:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 &= ~(1 << OCIE5A);
	} else {}
}
    4b9a:	0e c0       	rjmp	.+28     	; 0x4bb8 <tc_disable_compa_int+0x84>
		TIMSK1 &= ~(1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 &= ~(1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 &= ~(1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4b9c:	89 81       	ldd	r24, Y+1	; 0x01
    4b9e:	9a 81       	ldd	r25, Y+2	; 0x02
    4ba0:	80 32       	cpi	r24, 0x20	; 32
    4ba2:	91 40       	sbci	r25, 0x01	; 1
    4ba4:	49 f4       	brne	.+18     	; 0x4bb8 <tc_disable_compa_int+0x84>
		TIMSK5 &= ~(1 << OCIE5A);
    4ba6:	83 e7       	ldi	r24, 0x73	; 115
    4ba8:	90 e0       	ldi	r25, 0x00	; 0
    4baa:	23 e7       	ldi	r18, 0x73	; 115
    4bac:	30 e0       	ldi	r19, 0x00	; 0
    4bae:	f9 01       	movw	r30, r18
    4bb0:	20 81       	ld	r18, Z
    4bb2:	2d 7f       	andi	r18, 0xFD	; 253
    4bb4:	fc 01       	movw	r30, r24
    4bb6:	20 83       	st	Z, r18
	} else {}
}
    4bb8:	00 00       	nop
    4bba:	0f 90       	pop	r0
    4bbc:	0f 90       	pop	r0
    4bbe:	df 91       	pop	r29
    4bc0:	cf 91       	pop	r28
    4bc2:	08 95       	ret

00004bc4 <tc_write_cc>:
 * @param channel_index Compare Channel to be used
 * @param value Compare value to be written
 */
static inline void tc_write_cc(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t value)
{
    4bc4:	cf 93       	push	r28
    4bc6:	df 93       	push	r29
    4bc8:	cd b7       	in	r28, 0x3d	; 61
    4bca:	de b7       	in	r29, 0x3e	; 62
    4bcc:	27 97       	sbiw	r28, 0x07	; 7
    4bce:	0f b6       	in	r0, 0x3f	; 63
    4bd0:	f8 94       	cli
    4bd2:	de bf       	out	0x3e, r29	; 62
    4bd4:	0f be       	out	0x3f, r0	; 63
    4bd6:	cd bf       	out	0x3d, r28	; 61
    4bd8:	9c 83       	std	Y+4, r25	; 0x04
    4bda:	8b 83       	std	Y+3, r24	; 0x03
    4bdc:	6d 83       	std	Y+5, r22	; 0x05
    4bde:	5f 83       	std	Y+7, r21	; 0x07
    4be0:	4e 83       	std	Y+6, r20	; 0x06
	uint8_t *reg = (uint8_t *)tc;
    4be2:	8b 81       	ldd	r24, Y+3	; 0x03
    4be4:	9c 81       	ldd	r25, Y+4	; 0x04
    4be6:	9a 83       	std	Y+2, r25	; 0x02
    4be8:	89 83       	std	Y+1, r24	; 0x01
	*(reg + channel_index + 1) |=  (value >> 8);
    4bea:	8d 81       	ldd	r24, Y+5	; 0x05
    4bec:	88 2f       	mov	r24, r24
    4bee:	90 e0       	ldi	r25, 0x00	; 0
    4bf0:	01 96       	adiw	r24, 0x01	; 1
    4bf2:	29 81       	ldd	r18, Y+1	; 0x01
    4bf4:	3a 81       	ldd	r19, Y+2	; 0x02
    4bf6:	82 0f       	add	r24, r18
    4bf8:	93 1f       	adc	r25, r19
    4bfa:	2d 81       	ldd	r18, Y+5	; 0x05
    4bfc:	22 2f       	mov	r18, r18
    4bfe:	30 e0       	ldi	r19, 0x00	; 0
    4c00:	2f 5f       	subi	r18, 0xFF	; 255
    4c02:	3f 4f       	sbci	r19, 0xFF	; 255
    4c04:	49 81       	ldd	r20, Y+1	; 0x01
    4c06:	5a 81       	ldd	r21, Y+2	; 0x02
    4c08:	24 0f       	add	r18, r20
    4c0a:	35 1f       	adc	r19, r21
    4c0c:	f9 01       	movw	r30, r18
    4c0e:	40 81       	ld	r20, Z
    4c10:	2e 81       	ldd	r18, Y+6	; 0x06
    4c12:	3f 81       	ldd	r19, Y+7	; 0x07
    4c14:	23 2f       	mov	r18, r19
    4c16:	33 27       	eor	r19, r19
    4c18:	24 2b       	or	r18, r20
    4c1a:	fc 01       	movw	r30, r24
    4c1c:	20 83       	st	Z, r18
	*(reg + channel_index) |=  value;
    4c1e:	8d 81       	ldd	r24, Y+5	; 0x05
    4c20:	88 2f       	mov	r24, r24
    4c22:	90 e0       	ldi	r25, 0x00	; 0
    4c24:	29 81       	ldd	r18, Y+1	; 0x01
    4c26:	3a 81       	ldd	r19, Y+2	; 0x02
    4c28:	82 0f       	add	r24, r18
    4c2a:	93 1f       	adc	r25, r19
    4c2c:	2d 81       	ldd	r18, Y+5	; 0x05
    4c2e:	22 2f       	mov	r18, r18
    4c30:	30 e0       	ldi	r19, 0x00	; 0
    4c32:	49 81       	ldd	r20, Y+1	; 0x01
    4c34:	5a 81       	ldd	r21, Y+2	; 0x02
    4c36:	24 0f       	add	r18, r20
    4c38:	35 1f       	adc	r19, r21
    4c3a:	f9 01       	movw	r30, r18
    4c3c:	30 81       	ld	r19, Z
    4c3e:	2e 81       	ldd	r18, Y+6	; 0x06
    4c40:	23 2b       	or	r18, r19
    4c42:	fc 01       	movw	r30, r24
    4c44:	20 83       	st	Z, r18
}
    4c46:	00 00       	nop
    4c48:	27 96       	adiw	r28, 0x07	; 7
    4c4a:	0f b6       	in	r0, 0x3f	; 63
    4c4c:	f8 94       	cli
    4c4e:	de bf       	out	0x3e, r29	; 62
    4c50:	0f be       	out	0x3f, r0	; 63
    4c52:	cd bf       	out	0x3d, r28	; 61
    4c54:	df 91       	pop	r29
    4c56:	cf 91       	pop	r28
    4c58:	08 95       	ret

00004c5a <clear_ovf_flag>:
/**
 * @brief Clears Overflow Flag
 * @param tc Timer Address
 */
static inline void clear_ovf_flag(volatile void *tc)
{
    4c5a:	cf 93       	push	r28
    4c5c:	df 93       	push	r29
    4c5e:	00 d0       	rcall	.+0      	; 0x4c60 <clear_ovf_flag+0x6>
    4c60:	cd b7       	in	r28, 0x3d	; 61
    4c62:	de b7       	in	r29, 0x3e	; 62
    4c64:	9a 83       	std	Y+2, r25	; 0x02
    4c66:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4c68:	89 81       	ldd	r24, Y+1	; 0x01
    4c6a:	9a 81       	ldd	r25, Y+2	; 0x02
    4c6c:	80 38       	cpi	r24, 0x80	; 128
    4c6e:	91 05       	cpc	r25, r1
    4c70:	51 f4       	brne	.+20     	; 0x4c86 <clear_ovf_flag+0x2c>
		TIFR1 |= (1 << TOV1);
    4c72:	86 e3       	ldi	r24, 0x36	; 54
    4c74:	90 e0       	ldi	r25, 0x00	; 0
    4c76:	26 e3       	ldi	r18, 0x36	; 54
    4c78:	30 e0       	ldi	r19, 0x00	; 0
    4c7a:	f9 01       	movw	r30, r18
    4c7c:	20 81       	ld	r18, Z
    4c7e:	21 60       	ori	r18, 0x01	; 1
    4c80:	fc 01       	movw	r30, r24
    4c82:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << TOV4));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << TOV5));
	} else {}
}
    4c84:	2c c0       	rjmp	.+88     	; 0x4cde <clear_ovf_flag+0x84>
 */
static inline void clear_ovf_flag(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << TOV1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4c86:	89 81       	ldd	r24, Y+1	; 0x01
    4c88:	9a 81       	ldd	r25, Y+2	; 0x02
    4c8a:	80 39       	cpi	r24, 0x90	; 144
    4c8c:	91 05       	cpc	r25, r1
    4c8e:	51 f4       	brne	.+20     	; 0x4ca4 <clear_ovf_flag+0x4a>
		(TIFR3 |= (1 << TOV3));
    4c90:	88 e3       	ldi	r24, 0x38	; 56
    4c92:	90 e0       	ldi	r25, 0x00	; 0
    4c94:	28 e3       	ldi	r18, 0x38	; 56
    4c96:	30 e0       	ldi	r19, 0x00	; 0
    4c98:	f9 01       	movw	r30, r18
    4c9a:	20 81       	ld	r18, Z
    4c9c:	21 60       	ori	r18, 0x01	; 1
    4c9e:	fc 01       	movw	r30, r24
    4ca0:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << TOV4));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << TOV5));
	} else {}
}
    4ca2:	1d c0       	rjmp	.+58     	; 0x4cde <clear_ovf_flag+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << TOV1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << TOV3));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4ca4:	89 81       	ldd	r24, Y+1	; 0x01
    4ca6:	9a 81       	ldd	r25, Y+2	; 0x02
    4ca8:	80 3a       	cpi	r24, 0xA0	; 160
    4caa:	91 05       	cpc	r25, r1
    4cac:	51 f4       	brne	.+20     	; 0x4cc2 <clear_ovf_flag+0x68>
		(TIFR4 |= (1 << TOV4));
    4cae:	89 e3       	ldi	r24, 0x39	; 57
    4cb0:	90 e0       	ldi	r25, 0x00	; 0
    4cb2:	29 e3       	ldi	r18, 0x39	; 57
    4cb4:	30 e0       	ldi	r19, 0x00	; 0
    4cb6:	f9 01       	movw	r30, r18
    4cb8:	20 81       	ld	r18, Z
    4cba:	21 60       	ori	r18, 0x01	; 1
    4cbc:	fc 01       	movw	r30, r24
    4cbe:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << TOV5));
	} else {}
}
    4cc0:	0e c0       	rjmp	.+28     	; 0x4cde <clear_ovf_flag+0x84>
		TIFR1 |= (1 << TOV1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << TOV3));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << TOV4));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4cc2:	89 81       	ldd	r24, Y+1	; 0x01
    4cc4:	9a 81       	ldd	r25, Y+2	; 0x02
    4cc6:	80 32       	cpi	r24, 0x20	; 32
    4cc8:	91 40       	sbci	r25, 0x01	; 1
    4cca:	49 f4       	brne	.+18     	; 0x4cde <clear_ovf_flag+0x84>
		(TIFR5 |= (1 << TOV5));
    4ccc:	8a e3       	ldi	r24, 0x3A	; 58
    4cce:	90 e0       	ldi	r25, 0x00	; 0
    4cd0:	2a e3       	ldi	r18, 0x3A	; 58
    4cd2:	30 e0       	ldi	r19, 0x00	; 0
    4cd4:	f9 01       	movw	r30, r18
    4cd6:	20 81       	ld	r18, Z
    4cd8:	21 60       	ori	r18, 0x01	; 1
    4cda:	fc 01       	movw	r30, r24
    4cdc:	20 83       	st	Z, r18
	} else {}
}
    4cde:	00 00       	nop
    4ce0:	0f 90       	pop	r0
    4ce2:	0f 90       	pop	r0
    4ce4:	df 91       	pop	r29
    4ce6:	cf 91       	pop	r28
    4ce8:	08 95       	ret

00004cea <clear_compa_flag>:
/**
 * @brief Clears Compare Match  Flag in channel A
 * @param tc Timer Address
 */
static inline void clear_compa_flag(volatile void *tc)
{
    4cea:	cf 93       	push	r28
    4cec:	df 93       	push	r29
    4cee:	00 d0       	rcall	.+0      	; 0x4cf0 <clear_compa_flag+0x6>
    4cf0:	cd b7       	in	r28, 0x3d	; 61
    4cf2:	de b7       	in	r29, 0x3e	; 62
    4cf4:	9a 83       	std	Y+2, r25	; 0x02
    4cf6:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4cf8:	89 81       	ldd	r24, Y+1	; 0x01
    4cfa:	9a 81       	ldd	r25, Y+2	; 0x02
    4cfc:	80 38       	cpi	r24, 0x80	; 128
    4cfe:	91 05       	cpc	r25, r1
    4d00:	51 f4       	brne	.+20     	; 0x4d16 <clear_compa_flag+0x2c>
		TIFR1 |= (1 << OCF1A);
    4d02:	86 e3       	ldi	r24, 0x36	; 54
    4d04:	90 e0       	ldi	r25, 0x00	; 0
    4d06:	26 e3       	ldi	r18, 0x36	; 54
    4d08:	30 e0       	ldi	r19, 0x00	; 0
    4d0a:	f9 01       	movw	r30, r18
    4d0c:	20 81       	ld	r18, Z
    4d0e:	22 60       	ori	r18, 0x02	; 2
    4d10:	fc 01       	movw	r30, r24
    4d12:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << OCF1A));
	} else {}
}
    4d14:	2c c0       	rjmp	.+88     	; 0x4d6e <clear_compa_flag+0x84>
 */
static inline void clear_compa_flag(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << OCF1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4d16:	89 81       	ldd	r24, Y+1	; 0x01
    4d18:	9a 81       	ldd	r25, Y+2	; 0x02
    4d1a:	80 39       	cpi	r24, 0x90	; 144
    4d1c:	91 05       	cpc	r25, r1
    4d1e:	51 f4       	brne	.+20     	; 0x4d34 <clear_compa_flag+0x4a>
		(TIFR3 |= (1 << OCF1A));
    4d20:	88 e3       	ldi	r24, 0x38	; 56
    4d22:	90 e0       	ldi	r25, 0x00	; 0
    4d24:	28 e3       	ldi	r18, 0x38	; 56
    4d26:	30 e0       	ldi	r19, 0x00	; 0
    4d28:	f9 01       	movw	r30, r18
    4d2a:	20 81       	ld	r18, Z
    4d2c:	22 60       	ori	r18, 0x02	; 2
    4d2e:	fc 01       	movw	r30, r24
    4d30:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << OCF1A));
	} else {}
}
    4d32:	1d c0       	rjmp	.+58     	; 0x4d6e <clear_compa_flag+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << OCF1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4d34:	89 81       	ldd	r24, Y+1	; 0x01
    4d36:	9a 81       	ldd	r25, Y+2	; 0x02
    4d38:	80 3a       	cpi	r24, 0xA0	; 160
    4d3a:	91 05       	cpc	r25, r1
    4d3c:	51 f4       	brne	.+20     	; 0x4d52 <clear_compa_flag+0x68>
		(TIFR4 |= (1 << OCF1A));
    4d3e:	89 e3       	ldi	r24, 0x39	; 57
    4d40:	90 e0       	ldi	r25, 0x00	; 0
    4d42:	29 e3       	ldi	r18, 0x39	; 57
    4d44:	30 e0       	ldi	r19, 0x00	; 0
    4d46:	f9 01       	movw	r30, r18
    4d48:	20 81       	ld	r18, Z
    4d4a:	22 60       	ori	r18, 0x02	; 2
    4d4c:	fc 01       	movw	r30, r24
    4d4e:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << OCF1A));
	} else {}
}
    4d50:	0e c0       	rjmp	.+28     	; 0x4d6e <clear_compa_flag+0x84>
		TIFR1 |= (1 << OCF1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4d52:	89 81       	ldd	r24, Y+1	; 0x01
    4d54:	9a 81       	ldd	r25, Y+2	; 0x02
    4d56:	80 32       	cpi	r24, 0x20	; 32
    4d58:	91 40       	sbci	r25, 0x01	; 1
    4d5a:	49 f4       	brne	.+18     	; 0x4d6e <clear_compa_flag+0x84>
		(TIFR5 |= (1 << OCF1A));
    4d5c:	8a e3       	ldi	r24, 0x3A	; 58
    4d5e:	90 e0       	ldi	r25, 0x00	; 0
    4d60:	2a e3       	ldi	r18, 0x3A	; 58
    4d62:	30 e0       	ldi	r19, 0x00	; 0
    4d64:	f9 01       	movw	r30, r18
    4d66:	20 81       	ld	r18, Z
    4d68:	22 60       	ori	r18, 0x02	; 2
    4d6a:	fc 01       	movw	r30, r24
    4d6c:	20 83       	st	Z, r18
	} else {}
}
    4d6e:	00 00       	nop
    4d70:	0f 90       	pop	r0
    4d72:	0f 90       	pop	r0
    4d74:	df 91       	pop	r29
    4d76:	cf 91       	pop	r28
    4d78:	08 95       	ret

00004d7a <tc_read_count>:
 * @brief Reads the  count value in the Timer Counter Register
 * @param tc Timer Address
 * @return  count  in the register
 */
static inline uint16_t tc_read_count(volatile void *tc)
{
    4d7a:	cf 93       	push	r28
    4d7c:	df 93       	push	r29
    4d7e:	00 d0       	rcall	.+0      	; 0x4d80 <tc_read_count+0x6>
    4d80:	cd b7       	in	r28, 0x3d	; 61
    4d82:	de b7       	in	r29, 0x3e	; 62
    4d84:	9a 83       	std	Y+2, r25	; 0x02
    4d86:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4d88:	89 81       	ldd	r24, Y+1	; 0x01
    4d8a:	9a 81       	ldd	r25, Y+2	; 0x02
    4d8c:	80 38       	cpi	r24, 0x80	; 128
    4d8e:	91 05       	cpc	r25, r1
    4d90:	31 f4       	brne	.+12     	; 0x4d9e <tc_read_count+0x24>
		return TCNT1;
    4d92:	84 e8       	ldi	r24, 0x84	; 132
    4d94:	90 e0       	ldi	r25, 0x00	; 0
    4d96:	fc 01       	movw	r30, r24
    4d98:	80 81       	ld	r24, Z
    4d9a:	91 81       	ldd	r25, Z+1	; 0x01
    4d9c:	23 c0       	rjmp	.+70     	; 0x4de4 <tc_read_count+0x6a>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4d9e:	89 81       	ldd	r24, Y+1	; 0x01
    4da0:	9a 81       	ldd	r25, Y+2	; 0x02
    4da2:	80 39       	cpi	r24, 0x90	; 144
    4da4:	91 05       	cpc	r25, r1
    4da6:	31 f4       	brne	.+12     	; 0x4db4 <tc_read_count+0x3a>
		return TCNT3;
    4da8:	84 e9       	ldi	r24, 0x94	; 148
    4daa:	90 e0       	ldi	r25, 0x00	; 0
    4dac:	fc 01       	movw	r30, r24
    4dae:	80 81       	ld	r24, Z
    4db0:	91 81       	ldd	r25, Z+1	; 0x01
    4db2:	18 c0       	rjmp	.+48     	; 0x4de4 <tc_read_count+0x6a>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4db4:	89 81       	ldd	r24, Y+1	; 0x01
    4db6:	9a 81       	ldd	r25, Y+2	; 0x02
    4db8:	80 3a       	cpi	r24, 0xA0	; 160
    4dba:	91 05       	cpc	r25, r1
    4dbc:	31 f4       	brne	.+12     	; 0x4dca <tc_read_count+0x50>
		return TCNT4;
    4dbe:	84 ea       	ldi	r24, 0xA4	; 164
    4dc0:	90 e0       	ldi	r25, 0x00	; 0
    4dc2:	fc 01       	movw	r30, r24
    4dc4:	80 81       	ld	r24, Z
    4dc6:	91 81       	ldd	r25, Z+1	; 0x01
    4dc8:	0d c0       	rjmp	.+26     	; 0x4de4 <tc_read_count+0x6a>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4dca:	89 81       	ldd	r24, Y+1	; 0x01
    4dcc:	9a 81       	ldd	r25, Y+2	; 0x02
    4dce:	80 32       	cpi	r24, 0x20	; 32
    4dd0:	91 40       	sbci	r25, 0x01	; 1
    4dd2:	31 f4       	brne	.+12     	; 0x4de0 <tc_read_count+0x66>
		return TCNT5;
    4dd4:	84 e2       	ldi	r24, 0x24	; 36
    4dd6:	91 e0       	ldi	r25, 0x01	; 1
    4dd8:	fc 01       	movw	r30, r24
    4dda:	80 81       	ld	r24, Z
    4ddc:	91 81       	ldd	r25, Z+1	; 0x01
    4dde:	02 c0       	rjmp	.+4      	; 0x4de4 <tc_read_count+0x6a>
	}

	return 0;
    4de0:	80 e0       	ldi	r24, 0x00	; 0
    4de2:	90 e0       	ldi	r25, 0x00	; 0
}
    4de4:	0f 90       	pop	r0
    4de6:	0f 90       	pop	r0
    4de8:	df 91       	pop	r29
    4dea:	cf 91       	pop	r28
    4dec:	08 95       	ret

00004dee <tc_set_mode>:
 * @brief Sets a timer in a particular mode of operation
 * @param tc Timer Address
 * @param mode Enum value of the selected mode
 */
static inline void tc_set_mode(volatile void *tc, TC_MODE_t mode)
{
    4dee:	cf 93       	push	r28
    4df0:	df 93       	push	r29
    4df2:	00 d0       	rcall	.+0      	; 0x4df4 <tc_set_mode+0x6>
    4df4:	00 d0       	rcall	.+0      	; 0x4df6 <tc_set_mode+0x8>
    4df6:	1f 92       	push	r1
    4df8:	cd b7       	in	r28, 0x3d	; 61
    4dfa:	de b7       	in	r29, 0x3e	; 62
    4dfc:	9c 83       	std	Y+4, r25	; 0x04
    4dfe:	8b 83       	std	Y+3, r24	; 0x03
    4e00:	6d 83       	std	Y+5, r22	; 0x05
	uint8_t *reg = (uint8_t *)tc;
    4e02:	8b 81       	ldd	r24, Y+3	; 0x03
    4e04:	9c 81       	ldd	r25, Y+4	; 0x04
    4e06:	9a 83       	std	Y+2, r25	; 0x02
    4e08:	89 83       	std	Y+1, r24	; 0x01
	if (mode == NORMAL) {
    4e0a:	8d 81       	ldd	r24, Y+5	; 0x05
    4e0c:	88 23       	and	r24, r24
    4e0e:	49 f4       	brne	.+18     	; 0x4e22 <tc_set_mode+0x34>
		*(reg) |=  ((0 << WGM10) || ((0 << WGM11)));
    4e10:	89 81       	ldd	r24, Y+1	; 0x01
    4e12:	9a 81       	ldd	r25, Y+2	; 0x02
    4e14:	fc 01       	movw	r30, r24
    4e16:	20 81       	ld	r18, Z
    4e18:	89 81       	ldd	r24, Y+1	; 0x01
    4e1a:	9a 81       	ldd	r25, Y+2	; 0x02
    4e1c:	fc 01       	movw	r30, r24
    4e1e:	20 83       	st	Z, r18
	} else if (mode == CTC_Mode1) {
		*(reg + TCCRB_OFFSET) |= (1 << WGM12);
	}
}
    4e20:	0f c0       	rjmp	.+30     	; 0x4e40 <tc_set_mode+0x52>
static inline void tc_set_mode(volatile void *tc, TC_MODE_t mode)
{
	uint8_t *reg = (uint8_t *)tc;
	if (mode == NORMAL) {
		*(reg) |=  ((0 << WGM10) || ((0 << WGM11)));
	} else if (mode == CTC_Mode1) {
    4e22:	8d 81       	ldd	r24, Y+5	; 0x05
    4e24:	84 30       	cpi	r24, 0x04	; 4
    4e26:	61 f4       	brne	.+24     	; 0x4e40 <tc_set_mode+0x52>
		*(reg + TCCRB_OFFSET) |= (1 << WGM12);
    4e28:	89 81       	ldd	r24, Y+1	; 0x01
    4e2a:	9a 81       	ldd	r25, Y+2	; 0x02
    4e2c:	01 96       	adiw	r24, 0x01	; 1
    4e2e:	29 81       	ldd	r18, Y+1	; 0x01
    4e30:	3a 81       	ldd	r19, Y+2	; 0x02
    4e32:	2f 5f       	subi	r18, 0xFF	; 255
    4e34:	3f 4f       	sbci	r19, 0xFF	; 255
    4e36:	f9 01       	movw	r30, r18
    4e38:	20 81       	ld	r18, Z
    4e3a:	28 60       	ori	r18, 0x08	; 8
    4e3c:	fc 01       	movw	r30, r24
    4e3e:	20 83       	st	Z, r18
	}
}
    4e40:	00 00       	nop
    4e42:	0f 90       	pop	r0
    4e44:	0f 90       	pop	r0
    4e46:	0f 90       	pop	r0
    4e48:	0f 90       	pop	r0
    4e4a:	0f 90       	pop	r0
    4e4c:	df 91       	pop	r29
    4e4e:	cf 91       	pop	r28
    4e50:	08 95       	ret

00004e52 <tmr_read_count>:
static void configure_tc_callback(volatile void *timer);

/*! \brief  read the actual timer count from register
 */
uint16_t tmr_read_count(void)
{
    4e52:	cf 93       	push	r28
    4e54:	df 93       	push	r29
    4e56:	cd b7       	in	r28, 0x3d	; 61
    4e58:	de b7       	in	r29, 0x3e	; 62
	return tc_read_count(TIMER);
    4e5a:	80 e8       	ldi	r24, 0x80	; 128
    4e5c:	90 e0       	ldi	r25, 0x00	; 0
    4e5e:	0e 94 bd 26 	call	0x4d7a	; 0x4d7a <tc_read_count>
}
    4e62:	df 91       	pop	r29
    4e64:	cf 91       	pop	r28
    4e66:	08 95       	ret

00004e68 <tmr_disable_cc_interrupt>:

/*! \brief  to disable compare interrupt
 */
void tmr_disable_cc_interrupt(void)
{
    4e68:	cf 93       	push	r28
    4e6a:	df 93       	push	r29
    4e6c:	cd b7       	in	r28, 0x3d	; 61
    4e6e:	de b7       	in	r29, 0x3e	; 62
	tc_disable_compa_int(TIMER);
    4e70:	80 e8       	ldi	r24, 0x80	; 128
    4e72:	90 e0       	ldi	r25, 0x00	; 0
    4e74:	0e 94 9a 25 	call	0x4b34	; 0x4b34 <tc_disable_compa_int>
	clear_compa_flag(TIMER);
    4e78:	80 e8       	ldi	r24, 0x80	; 128
    4e7a:	90 e0       	ldi	r25, 0x00	; 0
    4e7c:	0e 94 75 26 	call	0x4cea	; 0x4cea <clear_compa_flag>
}
    4e80:	00 00       	nop
    4e82:	df 91       	pop	r29
    4e84:	cf 91       	pop	r28
    4e86:	08 95       	ret

00004e88 <tmr_enable_cc_interrupt>:

/*! \brief  to enable compare interrupt
 */
void tmr_enable_cc_interrupt(void)
{
    4e88:	cf 93       	push	r28
    4e8a:	df 93       	push	r29
    4e8c:	cd b7       	in	r28, 0x3d	; 61
    4e8e:	de b7       	in	r29, 0x3e	; 62
	clear_compa_flag(TIMER);
    4e90:	80 e8       	ldi	r24, 0x80	; 128
    4e92:	90 e0       	ldi	r25, 0x00	; 0
    4e94:	0e 94 75 26 	call	0x4cea	; 0x4cea <clear_compa_flag>
	tc_enable_compa_int(TIMER);
    4e98:	80 e8       	ldi	r24, 0x80	; 128
    4e9a:	90 e0       	ldi	r25, 0x00	; 0
    4e9c:	0e 94 52 25 	call	0x4aa4	; 0x4aa4 <tc_enable_compa_int>
}
    4ea0:	00 00       	nop
    4ea2:	df 91       	pop	r29
    4ea4:	cf 91       	pop	r28
    4ea6:	08 95       	ret

00004ea8 <tmr_disable_ovf_interrupt>:

/*! \brief  to disable overflow interrupt
 */
void tmr_disable_ovf_interrupt(void)
{
    4ea8:	cf 93       	push	r28
    4eaa:	df 93       	push	r29
    4eac:	cd b7       	in	r28, 0x3d	; 61
    4eae:	de b7       	in	r29, 0x3e	; 62
	tc_enable_ovf_int(TIMER);
    4eb0:	80 e8       	ldi	r24, 0x80	; 128
    4eb2:	90 e0       	ldi	r25, 0x00	; 0
    4eb4:	0e 94 0a 25 	call	0x4a14	; 0x4a14 <tc_enable_ovf_int>
	clear_ovf_flag(TIMER);
    4eb8:	80 e8       	ldi	r24, 0x80	; 128
    4eba:	90 e0       	ldi	r25, 0x00	; 0
    4ebc:	0e 94 2d 26 	call	0x4c5a	; 0x4c5a <clear_ovf_flag>
}
    4ec0:	00 00       	nop
    4ec2:	df 91       	pop	r29
    4ec4:	cf 91       	pop	r28
    4ec6:	08 95       	ret

00004ec8 <tmr_stop>:

/*! \brief  to stop the running timer
 */
void tmr_stop(void)
{
    4ec8:	cf 93       	push	r28
    4eca:	df 93       	push	r29
    4ecc:	cd b7       	in	r28, 0x3d	; 61
    4ece:	de b7       	in	r29, 0x3e	; 62
	tc_disable(TIMER);
    4ed0:	80 e8       	ldi	r24, 0x80	; 128
    4ed2:	90 e0       	ldi	r25, 0x00	; 0
    4ed4:	0e 94 e1 2e 	call	0x5dc2	; 0x5dc2 <tc_disable>
}
    4ed8:	00 00       	nop
    4eda:	df 91       	pop	r29
    4edc:	cf 91       	pop	r28
    4ede:	08 95       	ret

00004ee0 <tmr_write_cmpreg>:

/*! \brief  to load compare value in channel compare register
 */
void tmr_write_cmpreg(uint16_t compare_value)
{
    4ee0:	cf 93       	push	r28
    4ee2:	df 93       	push	r29
    4ee4:	00 d0       	rcall	.+0      	; 0x4ee6 <tmr_write_cmpreg+0x6>
    4ee6:	cd b7       	in	r28, 0x3d	; 61
    4ee8:	de b7       	in	r29, 0x3e	; 62
    4eea:	9a 83       	std	Y+2, r25	; 0x02
    4eec:	89 83       	std	Y+1, r24	; 0x01
	tc_write_cc(TIMER, TC_COMPA, compare_value);
    4eee:	89 81       	ldd	r24, Y+1	; 0x01
    4ef0:	9a 81       	ldd	r25, Y+2	; 0x02
    4ef2:	ac 01       	movw	r20, r24
    4ef4:	68 e0       	ldi	r22, 0x08	; 8
    4ef6:	80 e8       	ldi	r24, 0x80	; 128
    4ef8:	90 e0       	ldi	r25, 0x00	; 0
    4efa:	0e 94 e2 25 	call	0x4bc4	; 0x4bc4 <tc_write_cc>
}
    4efe:	00 00       	nop
    4f00:	0f 90       	pop	r0
    4f02:	0f 90       	pop	r0
    4f04:	df 91       	pop	r29
    4f06:	cf 91       	pop	r28
    4f08:	08 95       	ret

00004f0a <save_cpu_interrupt>:

/*! \brief  to save current interrupts status
 */
uint8_t save_cpu_interrupt(void)
{
    4f0a:	cf 93       	push	r28
    4f0c:	df 93       	push	r29
    4f0e:	cd b7       	in	r28, 0x3d	; 61
    4f10:	de b7       	in	r29, 0x3e	; 62
	return cpu_irq_save();
    4f12:	0e 94 c8 23 	call	0x4790	; 0x4790 <cpu_irq_save>
}
    4f16:	df 91       	pop	r29
    4f18:	cf 91       	pop	r28
    4f1a:	08 95       	ret

00004f1c <restore_cpu_interrupt>:

/*! \brief  to restore saved interrupts status
 *  \param  saved interrupt status
 */
void restore_cpu_interrupt(uint8_t flags)
{
    4f1c:	cf 93       	push	r28
    4f1e:	df 93       	push	r29
    4f20:	1f 92       	push	r1
    4f22:	cd b7       	in	r28, 0x3d	; 61
    4f24:	de b7       	in	r29, 0x3e	; 62
    4f26:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_restore(flags);
    4f28:	89 81       	ldd	r24, Y+1	; 0x01
    4f2a:	0e 94 d8 23 	call	0x47b0	; 0x47b0 <cpu_irq_restore>
}
    4f2e:	00 00       	nop
    4f30:	0f 90       	pop	r0
    4f32:	df 91       	pop	r29
    4f34:	cf 91       	pop	r28
    4f36:	08 95       	ret

00004f38 <tmr_init>:

/*! \brief  to initialiaze hw timer
 */
uint8_t tmr_init(void)
{
    4f38:	cf 93       	push	r28
    4f3a:	df 93       	push	r29
    4f3c:	1f 92       	push	r1
    4f3e:	cd b7       	in	r28, 0x3d	; 61
    4f40:	de b7       	in	r29, 0x3e	; 62
	uint8_t timer_multiplier;

	tc_enable(TIMER);
    4f42:	80 e8       	ldi	r24, 0x80	; 128
    4f44:	90 e0       	ldi	r25, 0x00	; 0
    4f46:	0e 94 c8 2e 	call	0x5d90	; 0x5d90 <tc_enable>

	tc_set_overflow_interrupt_callback(TIMER, tc_ovf_callback);
    4f4a:	65 e3       	ldi	r22, 0x35	; 53
    4f4c:	78 e2       	ldi	r23, 0x28	; 40
    4f4e:	80 e8       	ldi	r24, 0x80	; 128
    4f50:	90 e0       	ldi	r25, 0x00	; 0
    4f52:	0e 94 fa 2e 	call	0x5df4	; 0x5df4 <tc_set_overflow_interrupt_callback>

	tc_set_mode(TIMER, NORMAL);
    4f56:	60 e0       	ldi	r22, 0x00	; 0
    4f58:	80 e8       	ldi	r24, 0x80	; 128
    4f5a:	90 e0       	ldi	r25, 0x00	; 0
    4f5c:	0e 94 f7 26 	call	0x4dee	; 0x4dee <tc_set_mode>

	tc_enable_ovf_int(TIMER);
    4f60:	80 e8       	ldi	r24, 0x80	; 128
    4f62:	90 e0       	ldi	r25, 0x00	; 0
    4f64:	0e 94 0a 25 	call	0x4a14	; 0x4a14 <tc_enable_ovf_int>

	configure_tc_callback(TIMER);
    4f68:	80 e8       	ldi	r24, 0x80	; 128
    4f6a:	90 e0       	ldi	r25, 0x00	; 0
    4f6c:	0e 94 d7 27 	call	0x4fae	; 0x4fae <configure_tc_callback>

	tc_disable_compa_int(TIMER);
    4f70:	80 e8       	ldi	r24, 0x80	; 128
    4f72:	90 e0       	ldi	r25, 0x00	; 0
    4f74:	0e 94 9a 25 	call	0x4b34	; 0x4b34 <tc_disable_compa_int>

	tc_write_clock_source(TIMER, TC_CLKSEL_DIV1_gc);
    4f78:	61 e0       	ldi	r22, 0x01	; 1
    4f7a:	80 e8       	ldi	r24, 0x80	; 128
    4f7c:	90 e0       	ldi	r25, 0x00	; 0
    4f7e:	0e 94 bb 24 	call	0x4976	; 0x4976 <tc_write_clock_source>

	timer_multiplier = sysclk_get_peripheral_bus_hz(TIMER) / DEF_1MHZ;
    4f82:	80 e8       	ldi	r24, 0x80	; 128
    4f84:	90 e0       	ldi	r25, 0x00	; 0
    4f86:	0e 94 02 24 	call	0x4804	; 0x4804 <sysclk_get_peripheral_bus_hz>
    4f8a:	dc 01       	movw	r26, r24
    4f8c:	cb 01       	movw	r24, r22
    4f8e:	20 e4       	ldi	r18, 0x40	; 64
    4f90:	32 e4       	ldi	r19, 0x42	; 66
    4f92:	4f e0       	ldi	r20, 0x0F	; 15
    4f94:	50 e0       	ldi	r21, 0x00	; 0
    4f96:	bc 01       	movw	r22, r24
    4f98:	cd 01       	movw	r24, r26
    4f9a:	0e 94 5a 49 	call	0x92b4	; 0x92b4 <__udivmodsi4>
    4f9e:	da 01       	movw	r26, r20
    4fa0:	c9 01       	movw	r24, r18
    4fa2:	89 83       	std	Y+1, r24	; 0x01

	return timer_multiplier;
    4fa4:	89 81       	ldd	r24, Y+1	; 0x01
}
    4fa6:	0f 90       	pop	r0
    4fa8:	df 91       	pop	r29
    4faa:	cf 91       	pop	r28
    4fac:	08 95       	ret

00004fae <configure_tc_callback>:
/*! \brief to set compare interrupt callback according to the timer channel
 * input
 *  \param timer - hw timer channel
 */
static void configure_tc_callback(volatile void *timer)
{
    4fae:	cf 93       	push	r28
    4fb0:	df 93       	push	r29
    4fb2:	00 d0       	rcall	.+0      	; 0x4fb4 <configure_tc_callback+0x6>
    4fb4:	cd b7       	in	r28, 0x3d	; 61
    4fb6:	de b7       	in	r29, 0x3e	; 62
    4fb8:	9a 83       	std	Y+2, r25	; 0x02
    4fba:	89 83       	std	Y+1, r24	; 0x01
	if ((&TCCR1A == timer) || (&TCCR3A == timer) ||
    4fbc:	89 81       	ldd	r24, Y+1	; 0x01
    4fbe:	9a 81       	ldd	r25, Y+2	; 0x02
    4fc0:	80 38       	cpi	r24, 0x80	; 128
    4fc2:	91 05       	cpc	r25, r1
    4fc4:	79 f0       	breq	.+30     	; 0x4fe4 <configure_tc_callback+0x36>
    4fc6:	89 81       	ldd	r24, Y+1	; 0x01
    4fc8:	9a 81       	ldd	r25, Y+2	; 0x02
    4fca:	80 39       	cpi	r24, 0x90	; 144
    4fcc:	91 05       	cpc	r25, r1
    4fce:	51 f0       	breq	.+20     	; 0x4fe4 <configure_tc_callback+0x36>
    4fd0:	89 81       	ldd	r24, Y+1	; 0x01
    4fd2:	9a 81       	ldd	r25, Y+2	; 0x02
    4fd4:	80 3a       	cpi	r24, 0xA0	; 160
    4fd6:	91 05       	cpc	r25, r1
    4fd8:	29 f0       	breq	.+10     	; 0x4fe4 <configure_tc_callback+0x36>
			(&TCCR4A == timer) || (&TCCR5A == timer)) {
    4fda:	89 81       	ldd	r24, Y+1	; 0x01
    4fdc:	9a 81       	ldd	r25, Y+2	; 0x02
    4fde:	80 32       	cpi	r24, 0x20	; 32
    4fe0:	91 40       	sbci	r25, 0x01	; 1
    4fe2:	39 f4       	brne	.+14     	; 0x4ff2 <configure_tc_callback+0x44>
		tc_set_compa_interrupt_callback(TIMER, tc_cca_callback);
    4fe4:	6f e3       	ldi	r22, 0x3F	; 63
    4fe6:	78 e2       	ldi	r23, 0x28	; 40
    4fe8:	80 e8       	ldi	r24, 0x80	; 128
    4fea:	90 e0       	ldi	r25, 0x00	; 0
    4fec:	0e 94 3b 2f 	call	0x5e76	; 0x5e76 <tc_set_compa_interrupt_callback>
    4ff0:	36 c0       	rjmp	.+108    	; 0x505e <configure_tc_callback+0xb0>
	} else if ((&TCCR1B == timer) || (&TCCR3B == timer) ||
    4ff2:	89 81       	ldd	r24, Y+1	; 0x01
    4ff4:	9a 81       	ldd	r25, Y+2	; 0x02
    4ff6:	81 38       	cpi	r24, 0x81	; 129
    4ff8:	91 05       	cpc	r25, r1
    4ffa:	79 f0       	breq	.+30     	; 0x501a <configure_tc_callback+0x6c>
    4ffc:	89 81       	ldd	r24, Y+1	; 0x01
    4ffe:	9a 81       	ldd	r25, Y+2	; 0x02
    5000:	81 39       	cpi	r24, 0x91	; 145
    5002:	91 05       	cpc	r25, r1
    5004:	51 f0       	breq	.+20     	; 0x501a <configure_tc_callback+0x6c>
    5006:	89 81       	ldd	r24, Y+1	; 0x01
    5008:	9a 81       	ldd	r25, Y+2	; 0x02
    500a:	81 3a       	cpi	r24, 0xA1	; 161
    500c:	91 05       	cpc	r25, r1
    500e:	29 f0       	breq	.+10     	; 0x501a <configure_tc_callback+0x6c>
			(&TCCR4B == timer) || (&TCCR5B == timer)) {
    5010:	89 81       	ldd	r24, Y+1	; 0x01
    5012:	9a 81       	ldd	r25, Y+2	; 0x02
    5014:	81 32       	cpi	r24, 0x21	; 33
    5016:	91 40       	sbci	r25, 0x01	; 1
    5018:	39 f4       	brne	.+14     	; 0x5028 <configure_tc_callback+0x7a>
		tc_set_compb_interrupt_callback(TIMER, tc_cca_callback);
    501a:	6f e3       	ldi	r22, 0x3F	; 63
    501c:	78 e2       	ldi	r23, 0x28	; 40
    501e:	80 e8       	ldi	r24, 0x80	; 128
    5020:	90 e0       	ldi	r25, 0x00	; 0
    5022:	0e 94 7c 2f 	call	0x5ef8	; 0x5ef8 <tc_set_compb_interrupt_callback>
    5026:	1b c0       	rjmp	.+54     	; 0x505e <configure_tc_callback+0xb0>
	} else if ((&TCCR1C == timer) || (&TCCR3C == timer) ||
    5028:	89 81       	ldd	r24, Y+1	; 0x01
    502a:	9a 81       	ldd	r25, Y+2	; 0x02
    502c:	82 38       	cpi	r24, 0x82	; 130
    502e:	91 05       	cpc	r25, r1
    5030:	79 f0       	breq	.+30     	; 0x5050 <configure_tc_callback+0xa2>
    5032:	89 81       	ldd	r24, Y+1	; 0x01
    5034:	9a 81       	ldd	r25, Y+2	; 0x02
    5036:	82 39       	cpi	r24, 0x92	; 146
    5038:	91 05       	cpc	r25, r1
    503a:	51 f0       	breq	.+20     	; 0x5050 <configure_tc_callback+0xa2>
    503c:	89 81       	ldd	r24, Y+1	; 0x01
    503e:	9a 81       	ldd	r25, Y+2	; 0x02
    5040:	82 3a       	cpi	r24, 0xA2	; 162
    5042:	91 05       	cpc	r25, r1
    5044:	29 f0       	breq	.+10     	; 0x5050 <configure_tc_callback+0xa2>
			(&TCCR4C == timer) || (&TCCR5C == timer)) {
    5046:	89 81       	ldd	r24, Y+1	; 0x01
    5048:	9a 81       	ldd	r25, Y+2	; 0x02
    504a:	82 32       	cpi	r24, 0x22	; 34
    504c:	91 40       	sbci	r25, 0x01	; 1
    504e:	39 f4       	brne	.+14     	; 0x505e <configure_tc_callback+0xb0>
		tc_set_compc_interrupt_callback(TIMER, tc_cca_callback);
    5050:	6f e3       	ldi	r22, 0x3F	; 63
    5052:	78 e2       	ldi	r23, 0x28	; 40
    5054:	80 e8       	ldi	r24, 0x80	; 128
    5056:	90 e0       	ldi	r25, 0x00	; 0
    5058:	0e 94 bd 2f 	call	0x5f7a	; 0x5f7a <tc_set_compc_interrupt_callback>
	}
}
    505c:	00 c0       	rjmp	.+0      	; 0x505e <configure_tc_callback+0xb0>
    505e:	00 00       	nop
    5060:	0f 90       	pop	r0
    5062:	0f 90       	pop	r0
    5064:	df 91       	pop	r29
    5066:	cf 91       	pop	r28
    5068:	08 95       	ret

0000506a <tc_ovf_callback>:

/*! \brief  hw timer overflow callback
 */
void tc_ovf_callback(void)
{
    506a:	cf 93       	push	r28
    506c:	df 93       	push	r29
    506e:	cd b7       	in	r28, 0x3d	; 61
    5070:	de b7       	in	r29, 0x3e	; 62
	tmr_ovf_callback();
    5072:	0e 94 44 43 	call	0x8688	; 0x8688 <tmr_ovf_callback>
}
    5076:	00 00       	nop
    5078:	df 91       	pop	r29
    507a:	cf 91       	pop	r28
    507c:	08 95       	ret

0000507e <tc_cca_callback>:

/*! \brief  hw timer compare callback
 */
void tc_cca_callback(void)
{
    507e:	cf 93       	push	r28
    5080:	df 93       	push	r29
    5082:	cd b7       	in	r28, 0x3d	; 61
    5084:	de b7       	in	r29, 0x3e	; 62
	tmr_cca_callback();
    5086:	0e 94 7c 43 	call	0x86f8	; 0x86f8 <tmr_cca_callback>
}
    508a:	00 00       	nop
    508c:	df 91       	pop	r29
    508e:	cf 91       	pop	r28
    5090:	08 95       	ret

00005092 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    5092:	cf 93       	push	r28
    5094:	df 93       	push	r29
    5096:	1f 92       	push	r1
    5098:	cd b7       	in	r28, 0x3d	; 61
    509a:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    509c:	8f e5       	ldi	r24, 0x5F	; 95
    509e:	90 e0       	ldi	r25, 0x00	; 0
    50a0:	fc 01       	movw	r30, r24
    50a2:	80 81       	ld	r24, Z
    50a4:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    50a6:	f8 94       	cli
	return flags;
    50a8:	89 81       	ldd	r24, Y+1	; 0x01
}
    50aa:	0f 90       	pop	r0
    50ac:	df 91       	pop	r29
    50ae:	cf 91       	pop	r28
    50b0:	08 95       	ret

000050b2 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    50b2:	cf 93       	push	r28
    50b4:	df 93       	push	r29
    50b6:	1f 92       	push	r1
    50b8:	cd b7       	in	r28, 0x3d	; 61
    50ba:	de b7       	in	r29, 0x3e	; 62
    50bc:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    50be:	8f e5       	ldi	r24, 0x5F	; 95
    50c0:	90 e0       	ldi	r25, 0x00	; 0
    50c2:	29 81       	ldd	r18, Y+1	; 0x01
    50c4:	fc 01       	movw	r30, r24
    50c6:	20 83       	st	Z, r18
}
    50c8:	00 00       	nop
    50ca:	0f 90       	pop	r0
    50cc:	df 91       	pop	r29
    50ce:	cf 91       	pop	r28
    50d0:	08 95       	ret

000050d2 <flash_write>:
#include "flash.h"
#include "sysclk.h"
#include "status_codes.h"

void flash_write(uint32_t flash_addr, uint32_t length, uint8_t *data)
{
    50d2:	ef 92       	push	r14
    50d4:	ff 92       	push	r15
    50d6:	0f 93       	push	r16
    50d8:	1f 93       	push	r17
    50da:	cf 93       	push	r28
    50dc:	df 93       	push	r29
    50de:	cd b7       	in	r28, 0x3d	; 61
    50e0:	de b7       	in	r29, 0x3e	; 62
    50e2:	2c 97       	sbiw	r28, 0x0c	; 12
    50e4:	0f b6       	in	r0, 0x3f	; 63
    50e6:	f8 94       	cli
    50e8:	de bf       	out	0x3e, r29	; 62
    50ea:	0f be       	out	0x3f, r0	; 63
    50ec:	cd bf       	out	0x3d, r28	; 61
    50ee:	6b 83       	std	Y+3, r22	; 0x03
    50f0:	7c 83       	std	Y+4, r23	; 0x04
    50f2:	8d 83       	std	Y+5, r24	; 0x05
    50f4:	9e 83       	std	Y+6, r25	; 0x06
    50f6:	2f 83       	std	Y+7, r18	; 0x07
    50f8:	38 87       	std	Y+8, r19	; 0x08
    50fa:	49 87       	std	Y+9, r20	; 0x09
    50fc:	5a 87       	std	Y+10, r21	; 0x0a
    50fe:	1c 87       	std	Y+12, r17	; 0x0c
    5100:	0b 87       	std	Y+11, r16	; 0x0b
	static uint8_t temp_buf[SPM_PAGESIZE];
	static uint32_t remaining_len;
	remaining_len = length;
    5102:	8f 81       	ldd	r24, Y+7	; 0x07
    5104:	98 85       	ldd	r25, Y+8	; 0x08
    5106:	a9 85       	ldd	r26, Y+9	; 0x09
    5108:	ba 85       	ldd	r27, Y+10	; 0x0a
    510a:	80 93 a2 0f 	sts	0x0FA2, r24	; 0x800fa2 <remaining_len.3222>
    510e:	90 93 a3 0f 	sts	0x0FA3, r25	; 0x800fa3 <remaining_len.3222+0x1>
    5112:	a0 93 a4 0f 	sts	0x0FA4, r26	; 0x800fa4 <remaining_len.3222+0x2>
    5116:	b0 93 a5 0f 	sts	0x0FA5, r27	; 0x800fa5 <remaining_len.3222+0x3>
	uint8_t *ptr = data;
    511a:	8b 85       	ldd	r24, Y+11	; 0x0b
    511c:	9c 85       	ldd	r25, Y+12	; 0x0c
    511e:	9a 83       	std	Y+2, r25	; 0x02
    5120:	89 83       	std	Y+1, r24	; 0x01
	static uint32_t next_page_addr;
	static uint16_t current_len;
	do {
		next_page_addr
			= ((flash_addr +
				SPM_PAGESIZE) - (flash_addr % SPM_PAGESIZE));
    5122:	8b 81       	ldd	r24, Y+3	; 0x03
    5124:	9c 81       	ldd	r25, Y+4	; 0x04
    5126:	ad 81       	ldd	r26, Y+5	; 0x05
    5128:	be 81       	ldd	r27, Y+6	; 0x06
    512a:	88 27       	eor	r24, r24
    512c:	9f 5f       	subi	r25, 0xFF	; 255
    512e:	af 4f       	sbci	r26, 0xFF	; 255
    5130:	bf 4f       	sbci	r27, 0xFF	; 255
	uint8_t *ptr = data;
	static uint32_t next_page_addr;
	static uint16_t current_len;
	do {
		next_page_addr
			= ((flash_addr +
    5132:	80 93 a6 0f 	sts	0x0FA6, r24	; 0x800fa6 <next_page_addr.3224>
    5136:	90 93 a7 0f 	sts	0x0FA7, r25	; 0x800fa7 <next_page_addr.3224+0x1>
    513a:	a0 93 a8 0f 	sts	0x0FA8, r26	; 0x800fa8 <next_page_addr.3224+0x2>
    513e:	b0 93 a9 0f 	sts	0x0FA9, r27	; 0x800fa9 <next_page_addr.3224+0x3>
				SPM_PAGESIZE) - (flash_addr % SPM_PAGESIZE));

		/* copy the data in the page to be written into a temporary
		 * buffer,before erasing */
		flash_read((flash_addr - (flash_addr % SPM_PAGESIZE)),
    5142:	8b 81       	ldd	r24, Y+3	; 0x03
    5144:	9c 81       	ldd	r25, Y+4	; 0x04
    5146:	ad 81       	ldd	r26, Y+5	; 0x05
    5148:	be 81       	ldd	r27, Y+6	; 0x06
    514a:	88 27       	eor	r24, r24
    514c:	0a ea       	ldi	r16, 0xAA	; 170
    514e:	1f e0       	ldi	r17, 0x0F	; 15
    5150:	20 e0       	ldi	r18, 0x00	; 0
    5152:	31 e0       	ldi	r19, 0x01	; 1
    5154:	40 e0       	ldi	r20, 0x00	; 0
    5156:	50 e0       	ldi	r21, 0x00	; 0
    5158:	bc 01       	movw	r22, r24
    515a:	cd 01       	movw	r24, r26
    515c:	0e 94 5c 29 	call	0x52b8	; 0x52b8 <flash_read>
				SPM_PAGESIZE, temp_buf);

		/* fill the temporary page buffer starting from address 0 */
		flash_fill_page_buffer(0x0000, SPM_PAGESIZE, temp_buf);
    5160:	2a ea       	ldi	r18, 0xAA	; 170
    5162:	3f e0       	ldi	r19, 0x0F	; 15
    5164:	40 e0       	ldi	r20, 0x00	; 0
    5166:	51 e0       	ldi	r21, 0x01	; 1
    5168:	60 e0       	ldi	r22, 0x00	; 0
    516a:	70 e0       	ldi	r23, 0x00	; 0
    516c:	cb 01       	movw	r24, r22
    516e:	0e 94 a3 4d 	call	0x9b46	; 0x9b46 <flash_fill_page_buffer>

		/* If the length of bytes to be written crosses the current
		 * page,
		 *      write till the end of the current page and calculate the
		 * remaining length to be written*/
		if ((flash_addr + remaining_len) > (next_page_addr)) {
    5172:	20 91 a2 0f 	lds	r18, 0x0FA2	; 0x800fa2 <remaining_len.3222>
    5176:	30 91 a3 0f 	lds	r19, 0x0FA3	; 0x800fa3 <remaining_len.3222+0x1>
    517a:	40 91 a4 0f 	lds	r20, 0x0FA4	; 0x800fa4 <remaining_len.3222+0x2>
    517e:	50 91 a5 0f 	lds	r21, 0x0FA5	; 0x800fa5 <remaining_len.3222+0x3>
    5182:	8b 81       	ldd	r24, Y+3	; 0x03
    5184:	9c 81       	ldd	r25, Y+4	; 0x04
    5186:	ad 81       	ldd	r26, Y+5	; 0x05
    5188:	be 81       	ldd	r27, Y+6	; 0x06
    518a:	28 0f       	add	r18, r24
    518c:	39 1f       	adc	r19, r25
    518e:	4a 1f       	adc	r20, r26
    5190:	5b 1f       	adc	r21, r27
    5192:	80 91 a6 0f 	lds	r24, 0x0FA6	; 0x800fa6 <next_page_addr.3224>
    5196:	90 91 a7 0f 	lds	r25, 0x0FA7	; 0x800fa7 <next_page_addr.3224+0x1>
    519a:	a0 91 a8 0f 	lds	r26, 0x0FA8	; 0x800fa8 <next_page_addr.3224+0x2>
    519e:	b0 91 a9 0f 	lds	r27, 0x0FA9	; 0x800fa9 <next_page_addr.3224+0x3>
    51a2:	82 17       	cp	r24, r18
    51a4:	93 07       	cpc	r25, r19
    51a6:	a4 07       	cpc	r26, r20
    51a8:	b5 07       	cpc	r27, r21
    51aa:	a0 f4       	brcc	.+40     	; 0x51d4 <flash_write+0x102>
			current_len = (next_page_addr - flash_addr);
    51ac:	80 91 a6 0f 	lds	r24, 0x0FA6	; 0x800fa6 <next_page_addr.3224>
    51b0:	90 91 a7 0f 	lds	r25, 0x0FA7	; 0x800fa7 <next_page_addr.3224+0x1>
    51b4:	a0 91 a8 0f 	lds	r26, 0x0FA8	; 0x800fa8 <next_page_addr.3224+0x2>
    51b8:	b0 91 a9 0f 	lds	r27, 0x0FA9	; 0x800fa9 <next_page_addr.3224+0x3>
    51bc:	9c 01       	movw	r18, r24
    51be:	8b 81       	ldd	r24, Y+3	; 0x03
    51c0:	9c 81       	ldd	r25, Y+4	; 0x04
    51c2:	79 01       	movw	r14, r18
    51c4:	e8 1a       	sub	r14, r24
    51c6:	f9 0a       	sbc	r15, r25
    51c8:	c7 01       	movw	r24, r14
    51ca:	90 93 ab 10 	sts	0x10AB, r25	; 0x8010ab <current_len.3225+0x1>
    51ce:	80 93 aa 10 	sts	0x10AA, r24	; 0x8010aa <current_len.3225>
    51d2:	0c c0       	rjmp	.+24     	; 0x51ec <flash_write+0x11a>
		} else {
			current_len = remaining_len;
    51d4:	80 91 a2 0f 	lds	r24, 0x0FA2	; 0x800fa2 <remaining_len.3222>
    51d8:	90 91 a3 0f 	lds	r25, 0x0FA3	; 0x800fa3 <remaining_len.3222+0x1>
    51dc:	a0 91 a4 0f 	lds	r26, 0x0FA4	; 0x800fa4 <remaining_len.3222+0x2>
    51e0:	b0 91 a5 0f 	lds	r27, 0x0FA5	; 0x800fa5 <remaining_len.3222+0x3>
    51e4:	90 93 ab 10 	sts	0x10AB, r25	; 0x8010ab <current_len.3225+0x1>
    51e8:	80 93 aa 10 	sts	0x10AA, r24	; 0x8010aa <current_len.3225>
		}

		remaining_len -= current_len;
    51ec:	20 91 a2 0f 	lds	r18, 0x0FA2	; 0x800fa2 <remaining_len.3222>
    51f0:	30 91 a3 0f 	lds	r19, 0x0FA3	; 0x800fa3 <remaining_len.3222+0x1>
    51f4:	40 91 a4 0f 	lds	r20, 0x0FA4	; 0x800fa4 <remaining_len.3222+0x2>
    51f8:	50 91 a5 0f 	lds	r21, 0x0FA5	; 0x800fa5 <remaining_len.3222+0x3>
    51fc:	80 91 aa 10 	lds	r24, 0x10AA	; 0x8010aa <current_len.3225>
    5200:	90 91 ab 10 	lds	r25, 0x10AB	; 0x8010ab <current_len.3225+0x1>
    5204:	cc 01       	movw	r24, r24
    5206:	a0 e0       	ldi	r26, 0x00	; 0
    5208:	b0 e0       	ldi	r27, 0x00	; 0
    520a:	79 01       	movw	r14, r18
    520c:	8a 01       	movw	r16, r20
    520e:	e8 1a       	sub	r14, r24
    5210:	f9 0a       	sbc	r15, r25
    5212:	0a 0b       	sbc	r16, r26
    5214:	1b 0b       	sbc	r17, r27
    5216:	d8 01       	movw	r26, r16
    5218:	c7 01       	movw	r24, r14
    521a:	80 93 a2 0f 	sts	0x0FA2, r24	; 0x800fa2 <remaining_len.3222>
    521e:	90 93 a3 0f 	sts	0x0FA3, r25	; 0x800fa3 <remaining_len.3222+0x1>
    5222:	a0 93 a4 0f 	sts	0x0FA4, r26	; 0x800fa4 <remaining_len.3222+0x2>
    5226:	b0 93 a5 0f 	sts	0x0FA5, r27	; 0x800fa5 <remaining_len.3222+0x3>

		/* Fill the page buffer with the data to be written at the given
		 * address */
		flash_fill_page_buffer(flash_addr, current_len, ptr);
    522a:	40 91 aa 10 	lds	r20, 0x10AA	; 0x8010aa <current_len.3225>
    522e:	50 91 ab 10 	lds	r21, 0x10AB	; 0x8010ab <current_len.3225+0x1>
    5232:	29 81       	ldd	r18, Y+1	; 0x01
    5234:	3a 81       	ldd	r19, Y+2	; 0x02
    5236:	8b 81       	ldd	r24, Y+3	; 0x03
    5238:	9c 81       	ldd	r25, Y+4	; 0x04
    523a:	ad 81       	ldd	r26, Y+5	; 0x05
    523c:	be 81       	ldd	r27, Y+6	; 0x06
    523e:	bc 01       	movw	r22, r24
    5240:	cd 01       	movw	r24, r26
    5242:	0e 94 a3 4d 	call	0x9b46	; 0x9b46 <flash_fill_page_buffer>
		/* Erase and program flash page */
		flash_program_page(flash_addr);
    5246:	8b 81       	ldd	r24, Y+3	; 0x03
    5248:	9c 81       	ldd	r25, Y+4	; 0x04
    524a:	ad 81       	ldd	r26, Y+5	; 0x05
    524c:	be 81       	ldd	r27, Y+6	; 0x06
    524e:	bc 01       	movw	r22, r24
    5250:	cd 01       	movw	r24, r26
    5252:	0e 94 b0 4e 	call	0x9d60	; 0x9d60 <flash_program_page>
		flash_addr = next_page_addr;
    5256:	80 91 a6 0f 	lds	r24, 0x0FA6	; 0x800fa6 <next_page_addr.3224>
    525a:	90 91 a7 0f 	lds	r25, 0x0FA7	; 0x800fa7 <next_page_addr.3224+0x1>
    525e:	a0 91 a8 0f 	lds	r26, 0x0FA8	; 0x800fa8 <next_page_addr.3224+0x2>
    5262:	b0 91 a9 0f 	lds	r27, 0x0FA9	; 0x800fa9 <next_page_addr.3224+0x3>
    5266:	8b 83       	std	Y+3, r24	; 0x03
    5268:	9c 83       	std	Y+4, r25	; 0x04
    526a:	ad 83       	std	Y+5, r26	; 0x05
    526c:	be 83       	std	Y+6, r27	; 0x06
		ptr += current_len;
    526e:	80 91 aa 10 	lds	r24, 0x10AA	; 0x8010aa <current_len.3225>
    5272:	90 91 ab 10 	lds	r25, 0x10AB	; 0x8010ab <current_len.3225+0x1>
    5276:	29 81       	ldd	r18, Y+1	; 0x01
    5278:	3a 81       	ldd	r19, Y+2	; 0x02
    527a:	82 0f       	add	r24, r18
    527c:	93 1f       	adc	r25, r19
    527e:	9a 83       	std	Y+2, r25	; 0x02
    5280:	89 83       	std	Y+1, r24	; 0x01
	} while (remaining_len != 0); /* Check if there is remaining  data  to
    5282:	80 91 a2 0f 	lds	r24, 0x0FA2	; 0x800fa2 <remaining_len.3222>
    5286:	90 91 a3 0f 	lds	r25, 0x0FA3	; 0x800fa3 <remaining_len.3222+0x1>
    528a:	a0 91 a4 0f 	lds	r26, 0x0FA4	; 0x800fa4 <remaining_len.3222+0x2>
    528e:	b0 91 a5 0f 	lds	r27, 0x0FA5	; 0x800fa5 <remaining_len.3222+0x3>
    5292:	89 2b       	or	r24, r25
    5294:	8a 2b       	or	r24, r26
    5296:	8b 2b       	or	r24, r27
    5298:	09 f0       	breq	.+2      	; 0x529c <flash_write+0x1ca>
    529a:	43 cf       	rjmp	.-378    	; 0x5122 <flash_write+0x50>
	                               * be written to the next page */
}
    529c:	00 00       	nop
    529e:	2c 96       	adiw	r28, 0x0c	; 12
    52a0:	0f b6       	in	r0, 0x3f	; 63
    52a2:	f8 94       	cli
    52a4:	de bf       	out	0x3e, r29	; 62
    52a6:	0f be       	out	0x3f, r0	; 63
    52a8:	cd bf       	out	0x3d, r28	; 61
    52aa:	df 91       	pop	r29
    52ac:	cf 91       	pop	r28
    52ae:	1f 91       	pop	r17
    52b0:	0f 91       	pop	r16
    52b2:	ff 90       	pop	r15
    52b4:	ef 90       	pop	r14
    52b6:	08 95       	ret

000052b8 <flash_read>:

	cpu_irq_restore(flags);
}

void flash_read(uint32_t read_addr, uint32_t len, uint8_t *ret_buf)
{
    52b8:	0f 93       	push	r16
    52ba:	1f 93       	push	r17
    52bc:	cf 93       	push	r28
    52be:	df 93       	push	r29
    52c0:	cd b7       	in	r28, 0x3d	; 61
    52c2:	de b7       	in	r29, 0x3e	; 62
    52c4:	62 97       	sbiw	r28, 0x12	; 18
    52c6:	0f b6       	in	r0, 0x3f	; 63
    52c8:	f8 94       	cli
    52ca:	de bf       	out	0x3e, r29	; 62
    52cc:	0f be       	out	0x3f, r0	; 63
    52ce:	cd bf       	out	0x3d, r28	; 61
    52d0:	69 87       	std	Y+9, r22	; 0x09
    52d2:	7a 87       	std	Y+10, r23	; 0x0a
    52d4:	8b 87       	std	Y+11, r24	; 0x0b
    52d6:	9c 87       	std	Y+12, r25	; 0x0c
    52d8:	2d 87       	std	Y+13, r18	; 0x0d
    52da:	3e 87       	std	Y+14, r19	; 0x0e
    52dc:	4f 87       	std	Y+15, r20	; 0x0f
    52de:	58 8b       	std	Y+16, r21	; 0x10
    52e0:	1a 8b       	std	Y+18, r17	; 0x12
    52e2:	09 8b       	std	Y+17, r16	; 0x11
	irqflags_t flags;

	flags = cpu_irq_save();
    52e4:	0e 94 49 28 	call	0x5092	; 0x5092 <cpu_irq_save>
    52e8:	8b 83       	std	Y+3, r24	; 0x03

	for (uint16_t k = 0; k < len; k++) {
    52ea:	1a 82       	std	Y+2, r1	; 0x02
    52ec:	19 82       	std	Y+1, r1	; 0x01
    52ee:	29 c0       	rjmp	.+82     	; 0x5342 <flash_read+0x8a>
		/* copy a byte and push to the ret_buf */
		*(ret_buf + k) = PGM_READ_BYTE_FAR(read_addr++);
    52f0:	29 89       	ldd	r18, Y+17	; 0x11
    52f2:	3a 89       	ldd	r19, Y+18	; 0x12
    52f4:	89 81       	ldd	r24, Y+1	; 0x01
    52f6:	9a 81       	ldd	r25, Y+2	; 0x02
    52f8:	b9 01       	movw	r22, r18
    52fa:	68 0f       	add	r22, r24
    52fc:	79 1f       	adc	r23, r25
    52fe:	89 85       	ldd	r24, Y+9	; 0x09
    5300:	9a 85       	ldd	r25, Y+10	; 0x0a
    5302:	ab 85       	ldd	r26, Y+11	; 0x0b
    5304:	bc 85       	ldd	r27, Y+12	; 0x0c
    5306:	9c 01       	movw	r18, r24
    5308:	ad 01       	movw	r20, r26
    530a:	2f 5f       	subi	r18, 0xFF	; 255
    530c:	3f 4f       	sbci	r19, 0xFF	; 255
    530e:	4f 4f       	sbci	r20, 0xFF	; 255
    5310:	5f 4f       	sbci	r21, 0xFF	; 255
    5312:	29 87       	std	Y+9, r18	; 0x09
    5314:	3a 87       	std	Y+10, r19	; 0x0a
    5316:	4b 87       	std	Y+11, r20	; 0x0b
    5318:	5c 87       	std	Y+12, r21	; 0x0c
    531a:	8c 83       	std	Y+4, r24	; 0x04
    531c:	9d 83       	std	Y+5, r25	; 0x05
    531e:	ae 83       	std	Y+6, r26	; 0x06
    5320:	bf 83       	std	Y+7, r27	; 0x07
    5322:	8c 81       	ldd	r24, Y+4	; 0x04
    5324:	9d 81       	ldd	r25, Y+5	; 0x05
    5326:	ae 81       	ldd	r26, Y+6	; 0x06
    5328:	bf 81       	ldd	r27, Y+7	; 0x07
    532a:	ab bf       	out	0x3b, r26	; 59
    532c:	fc 01       	movw	r30, r24
    532e:	87 91       	elpm	r24, Z+
    5330:	88 87       	std	Y+8, r24	; 0x08
    5332:	88 85       	ldd	r24, Y+8	; 0x08
    5334:	fb 01       	movw	r30, r22
    5336:	80 83       	st	Z, r24
{
	irqflags_t flags;

	flags = cpu_irq_save();

	for (uint16_t k = 0; k < len; k++) {
    5338:	89 81       	ldd	r24, Y+1	; 0x01
    533a:	9a 81       	ldd	r25, Y+2	; 0x02
    533c:	01 96       	adiw	r24, 0x01	; 1
    533e:	9a 83       	std	Y+2, r25	; 0x02
    5340:	89 83       	std	Y+1, r24	; 0x01
    5342:	89 81       	ldd	r24, Y+1	; 0x01
    5344:	9a 81       	ldd	r25, Y+2	; 0x02
    5346:	9c 01       	movw	r18, r24
    5348:	40 e0       	ldi	r20, 0x00	; 0
    534a:	50 e0       	ldi	r21, 0x00	; 0
    534c:	8d 85       	ldd	r24, Y+13	; 0x0d
    534e:	9e 85       	ldd	r25, Y+14	; 0x0e
    5350:	af 85       	ldd	r26, Y+15	; 0x0f
    5352:	b8 89       	ldd	r27, Y+16	; 0x10
    5354:	28 17       	cp	r18, r24
    5356:	39 07       	cpc	r19, r25
    5358:	4a 07       	cpc	r20, r26
    535a:	5b 07       	cpc	r21, r27
    535c:	48 f2       	brcs	.-110    	; 0x52f0 <flash_read+0x38>
		/* copy a byte and push to the ret_buf */
		*(ret_buf + k) = PGM_READ_BYTE_FAR(read_addr++);
	}
	cpu_irq_restore(flags);
    535e:	8b 81       	ldd	r24, Y+3	; 0x03
    5360:	0e 94 59 28 	call	0x50b2	; 0x50b2 <cpu_irq_restore>
}
    5364:	00 00       	nop
    5366:	62 96       	adiw	r28, 0x12	; 18
    5368:	0f b6       	in	r0, 0x3f	; 63
    536a:	f8 94       	cli
    536c:	de bf       	out	0x3e, r29	; 62
    536e:	0f be       	out	0x3f, r0	; 63
    5370:	cd bf       	out	0x3d, r28	; 61
    5372:	df 91       	pop	r29
    5374:	cf 91       	pop	r28
    5376:	1f 91       	pop	r17
    5378:	0f 91       	pop	r16
    537a:	08 95       	ret

0000537c <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    537c:	cf 93       	push	r28
    537e:	df 93       	push	r29
    5380:	1f 92       	push	r1
    5382:	cd b7       	in	r28, 0x3d	; 61
    5384:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    5386:	8f e5       	ldi	r24, 0x5F	; 95
    5388:	90 e0       	ldi	r25, 0x00	; 0
    538a:	fc 01       	movw	r30, r24
    538c:	80 81       	ld	r24, Z
    538e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    5390:	f8 94       	cli
	return flags;
    5392:	89 81       	ldd	r24, Y+1	; 0x01
}
    5394:	0f 90       	pop	r0
    5396:	df 91       	pop	r29
    5398:	cf 91       	pop	r28
    539a:	08 95       	ret

0000539c <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    539c:	cf 93       	push	r28
    539e:	df 93       	push	r29
    53a0:	1f 92       	push	r1
    53a2:	cd b7       	in	r28, 0x3d	; 61
    53a4:	de b7       	in	r29, 0x3e	; 62
    53a6:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    53a8:	8f e5       	ldi	r24, 0x5F	; 95
    53aa:	90 e0       	ldi	r25, 0x00	; 0
    53ac:	29 81       	ldd	r18, Y+1	; 0x01
    53ae:	fc 01       	movw	r30, r24
    53b0:	20 83       	st	Z, r18
}
    53b2:	00 00       	nop
    53b4:	0f 90       	pop	r0
    53b6:	df 91       	pop	r29
    53b8:	cf 91       	pop	r28
    53ba:	08 95       	ret

000053bc <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
    53bc:	cf 93       	push	r28
    53be:	df 93       	push	r29
    53c0:	00 d0       	rcall	.+0      	; 0x53c2 <sysclk_enable_peripheral_clock+0x6>
    53c2:	cd b7       	in	r28, 0x3d	; 61
    53c4:	de b7       	in	r29, 0x3e	; 62
    53c6:	9a 83       	std	Y+2, r25	; 0x02
    53c8:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    53ca:	89 81       	ldd	r24, Y+1	; 0x01
    53cc:	9a 81       	ldd	r25, Y+2	; 0x02
    53ce:	89 2b       	or	r24, r25
    53d0:	09 f4       	brne	.+2      	; 0x53d4 <sysclk_enable_peripheral_clock+0x18>
    53d2:	7b c0       	rjmp	.+246    	; 0x54ca <sysclk_enable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    53d4:	89 81       	ldd	r24, Y+1	; 0x01
    53d6:	9a 81       	ldd	r25, Y+2	; 0x02
    53d8:	88 37       	cpi	r24, 0x78	; 120
    53da:	91 05       	cpc	r25, r1
    53dc:	49 f4       	brne	.+18     	; 0x53f0 <sysclk_enable_peripheral_clock+0x34>
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
    53de:	61 e0       	ldi	r22, 0x01	; 1
    53e0:	80 e0       	ldi	r24, 0x00	; 0
    53e2:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
    53e6:	60 e1       	ldi	r22, 0x10	; 16
    53e8:	80 e0       	ldi	r24, 0x00	; 0
    53ea:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    53ee:	6d c0       	rjmp	.+218    	; 0x54ca <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    53f0:	89 81       	ldd	r24, Y+1	; 0x01
    53f2:	9a 81       	ldd	r25, Y+2	; 0x02
    53f4:	80 3c       	cpi	r24, 0xC0	; 192
    53f6:	91 05       	cpc	r25, r1
    53f8:	29 f4       	brne	.+10     	; 0x5404 <sysclk_enable_peripheral_clock+0x48>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    53fa:	62 e0       	ldi	r22, 0x02	; 2
    53fc:	80 e0       	ldi	r24, 0x00	; 0
    53fe:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5402:	63 c0       	rjmp	.+198    	; 0x54ca <sysclk_enable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    5404:	89 81       	ldd	r24, Y+1	; 0x01
    5406:	9a 81       	ldd	r25, Y+2	; 0x02
    5408:	8c 34       	cpi	r24, 0x4C	; 76
    540a:	91 05       	cpc	r25, r1
    540c:	29 f4       	brne	.+10     	; 0x5418 <sysclk_enable_peripheral_clock+0x5c>
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
    540e:	64 e0       	ldi	r22, 0x04	; 4
    5410:	80 e0       	ldi	r24, 0x00	; 0
    5412:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5416:	59 c0       	rjmp	.+178    	; 0x54ca <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &SPCR) {
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif

	else if (module == &TCCR1A) {
    5418:	89 81       	ldd	r24, Y+1	; 0x01
    541a:	9a 81       	ldd	r25, Y+2	; 0x02
    541c:	80 38       	cpi	r24, 0x80	; 128
    541e:	91 05       	cpc	r25, r1
    5420:	29 f4       	brne	.+10     	; 0x542c <sysclk_enable_peripheral_clock+0x70>
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    5422:	68 e0       	ldi	r22, 0x08	; 8
    5424:	80 e0       	ldi	r24, 0x00	; 0
    5426:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    542a:	4f c0       	rjmp	.+158    	; 0x54ca <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    542c:	89 81       	ldd	r24, Y+1	; 0x01
    542e:	9a 81       	ldd	r25, Y+2	; 0x02
    5430:	84 34       	cpi	r24, 0x44	; 68
    5432:	91 05       	cpc	r25, r1
    5434:	29 f4       	brne	.+10     	; 0x5440 <sysclk_enable_peripheral_clock+0x84>
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
    5436:	60 e2       	ldi	r22, 0x20	; 32
    5438:	80 e0       	ldi	r24, 0x00	; 0
    543a:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    543e:	45 c0       	rjmp	.+138    	; 0x54ca <sysclk_enable_peripheral_clock+0x10e>
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    5440:	89 81       	ldd	r24, Y+1	; 0x01
    5442:	9a 81       	ldd	r25, Y+2	; 0x02
    5444:	80 3b       	cpi	r24, 0xB0	; 176
    5446:	91 05       	cpc	r25, r1
    5448:	29 f4       	brne	.+10     	; 0x5454 <sysclk_enable_peripheral_clock+0x98>
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    544a:	60 e4       	ldi	r22, 0x40	; 64
    544c:	80 e0       	ldi	r24, 0x00	; 0
    544e:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5452:	3b c0       	rjmp	.+118    	; 0x54ca <sysclk_enable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    5454:	89 81       	ldd	r24, Y+1	; 0x01
    5456:	9a 81       	ldd	r25, Y+2	; 0x02
    5458:	88 3b       	cpi	r24, 0xB8	; 184
    545a:	91 05       	cpc	r25, r1
    545c:	29 f4       	brne	.+10     	; 0x5468 <sysclk_enable_peripheral_clock+0xac>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
    545e:	60 e8       	ldi	r22, 0x80	; 128
    5460:	80 e0       	ldi	r24, 0x00	; 0
    5462:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5466:	31 c0       	rjmp	.+98     	; 0x54ca <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
    5468:	89 81       	ldd	r24, Y+1	; 0x01
    546a:	9a 81       	ldd	r25, Y+2	; 0x02
    546c:	88 3c       	cpi	r24, 0xC8	; 200
    546e:	91 05       	cpc	r25, r1
    5470:	29 f4       	brne	.+10     	; 0x547c <sysclk_enable_peripheral_clock+0xc0>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    5472:	61 e0       	ldi	r22, 0x01	; 1
    5474:	81 e0       	ldi	r24, 0x01	; 1
    5476:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    547a:	27 c0       	rjmp	.+78     	; 0x54ca <sysclk_enable_peripheral_clock+0x10e>
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    547c:	89 81       	ldd	r24, Y+1	; 0x01
    547e:	9a 81       	ldd	r25, Y+2	; 0x02
    5480:	80 39       	cpi	r24, 0x90	; 144
    5482:	91 05       	cpc	r25, r1
    5484:	29 f4       	brne	.+10     	; 0x5490 <sysclk_enable_peripheral_clock+0xd4>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
    5486:	68 e0       	ldi	r22, 0x08	; 8
    5488:	81 e0       	ldi	r24, 0x01	; 1
    548a:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    548e:	1d c0       	rjmp	.+58     	; 0x54ca <sysclk_enable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    5490:	89 81       	ldd	r24, Y+1	; 0x01
    5492:	9a 81       	ldd	r25, Y+2	; 0x02
    5494:	80 3a       	cpi	r24, 0xA0	; 160
    5496:	91 05       	cpc	r25, r1
    5498:	29 f4       	brne	.+10     	; 0x54a4 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
    549a:	60 e1       	ldi	r22, 0x10	; 16
    549c:	81 e0       	ldi	r24, 0x01	; 1
    549e:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    54a2:	13 c0       	rjmp	.+38     	; 0x54ca <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    54a4:	89 81       	ldd	r24, Y+1	; 0x01
    54a6:	9a 81       	ldd	r25, Y+2	; 0x02
    54a8:	80 32       	cpi	r24, 0x20	; 32
    54aa:	91 40       	sbci	r25, 0x01	; 1
    54ac:	29 f4       	brne	.+10     	; 0x54b8 <sysclk_enable_peripheral_clock+0xfc>
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
    54ae:	60 e2       	ldi	r22, 0x20	; 32
    54b0:	81 e0       	ldi	r24, 0x01	; 1
    54b2:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    54b6:	09 c0       	rjmp	.+18     	; 0x54ca <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    54b8:	89 81       	ldd	r24, Y+1	; 0x01
    54ba:	9a 81       	ldd	r25, Y+2	; 0x02
    54bc:	83 34       	cpi	r24, 0x43	; 67
    54be:	91 40       	sbci	r25, 0x01	; 1
    54c0:	21 f4       	brne	.+8      	; 0x54ca <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
    54c2:	60 e4       	ldi	r22, 0x40	; 64
    54c4:	81 e0       	ldi	r24, 0x01	; 1
    54c6:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    54ca:	00 00       	nop
    54cc:	0f 90       	pop	r0
    54ce:	0f 90       	pop	r0
    54d0:	df 91       	pop	r29
    54d2:	cf 91       	pop	r28
    54d4:	08 95       	ret

000054d6 <sysclk_disable_peripheral_clock>:
 *  Disables the clock to a peripheral, given its base address.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_disable_peripheral_clock(const volatile void *module)
{
    54d6:	cf 93       	push	r28
    54d8:	df 93       	push	r29
    54da:	00 d0       	rcall	.+0      	; 0x54dc <sysclk_disable_peripheral_clock+0x6>
    54dc:	cd b7       	in	r28, 0x3d	; 61
    54de:	de b7       	in	r29, 0x3e	; 62
    54e0:	9a 83       	std	Y+2, r25	; 0x02
    54e2:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    54e4:	89 81       	ldd	r24, Y+1	; 0x01
    54e6:	9a 81       	ldd	r25, Y+2	; 0x02
    54e8:	89 2b       	or	r24, r25
    54ea:	09 f4       	brne	.+2      	; 0x54ee <sysclk_disable_peripheral_clock+0x18>
    54ec:	7b c0       	rjmp	.+246    	; 0x55e4 <sysclk_disable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    54ee:	89 81       	ldd	r24, Y+1	; 0x01
    54f0:	9a 81       	ldd	r25, Y+2	; 0x02
    54f2:	88 37       	cpi	r24, 0x78	; 120
    54f4:	91 05       	cpc	r25, r1
    54f6:	49 f4       	brne	.+18     	; 0x550a <sysclk_disable_peripheral_clock+0x34>
		sysclk_disable_module(POWER_RED_REG0, PRADC_bm);
    54f8:	61 e0       	ldi	r22, 0x01	; 1
    54fa:	80 e0       	ldi	r24, 0x00	; 0
    54fc:	0e 94 47 3d 	call	0x7a8e	; 0x7a8e <sysclk_disable_module>
#if MEGA_RF
		sysclk_disable_module(POWER_RED_REG0, PRPGA_bm);
    5500:	60 e1       	ldi	r22, 0x10	; 16
    5502:	80 e0       	ldi	r24, 0x00	; 0
    5504:	0e 94 47 3d 	call	0x7a8e	; 0x7a8e <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5508:	6d c0       	rjmp	.+218    	; 0x55e4 <sysclk_disable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_disable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_disable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    550a:	89 81       	ldd	r24, Y+1	; 0x01
    550c:	9a 81       	ldd	r25, Y+2	; 0x02
    550e:	80 3c       	cpi	r24, 0xC0	; 192
    5510:	91 05       	cpc	r25, r1
    5512:	29 f4       	brne	.+10     	; 0x551e <sysclk_disable_peripheral_clock+0x48>
		sysclk_disable_module(POWER_RED_REG0, PRUSART0_bm);
    5514:	62 e0       	ldi	r22, 0x02	; 2
    5516:	80 e0       	ldi	r24, 0x00	; 0
    5518:	0e 94 47 3d 	call	0x7a8e	; 0x7a8e <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    551c:	63 c0       	rjmp	.+198    	; 0x55e4 <sysclk_disable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_disable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    551e:	89 81       	ldd	r24, Y+1	; 0x01
    5520:	9a 81       	ldd	r25, Y+2	; 0x02
    5522:	8c 34       	cpi	r24, 0x4C	; 76
    5524:	91 05       	cpc	r25, r1
    5526:	29 f4       	brne	.+10     	; 0x5532 <sysclk_disable_peripheral_clock+0x5c>
		sysclk_disable_module(POWER_RED_REG0, PRSPI_bm);
    5528:	64 e0       	ldi	r22, 0x04	; 4
    552a:	80 e0       	ldi	r24, 0x00	; 0
    552c:	0e 94 47 3d 	call	0x7a8e	; 0x7a8e <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5530:	59 c0       	rjmp	.+178    	; 0x55e4 <sysclk_disable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &SPCR) {
		sysclk_disable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif
	else if (module == &TCCR1A) {
    5532:	89 81       	ldd	r24, Y+1	; 0x01
    5534:	9a 81       	ldd	r25, Y+2	; 0x02
    5536:	80 38       	cpi	r24, 0x80	; 128
    5538:	91 05       	cpc	r25, r1
    553a:	29 f4       	brne	.+10     	; 0x5546 <sysclk_disable_peripheral_clock+0x70>
		sysclk_disable_module(POWER_RED_REG0, PRTIM1_bm);
    553c:	68 e0       	ldi	r22, 0x08	; 8
    553e:	80 e0       	ldi	r24, 0x00	; 0
    5540:	0e 94 47 3d 	call	0x7a8e	; 0x7a8e <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5544:	4f c0       	rjmp	.+158    	; 0x55e4 <sysclk_disable_peripheral_clock+0x10e>
	else if (module == &LCDCRA) {
		sysclk_disable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    5546:	89 81       	ldd	r24, Y+1	; 0x01
    5548:	9a 81       	ldd	r25, Y+2	; 0x02
    554a:	84 34       	cpi	r24, 0x44	; 68
    554c:	91 05       	cpc	r25, r1
    554e:	29 f4       	brne	.+10     	; 0x555a <sysclk_disable_peripheral_clock+0x84>
		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
    5550:	60 e2       	ldi	r22, 0x20	; 32
    5552:	80 e0       	ldi	r24, 0x00	; 0
    5554:	0e 94 47 3d 	call	0x7a8e	; 0x7a8e <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5558:	45 c0       	rjmp	.+138    	; 0x55e4 <sysclk_disable_peripheral_clock+0x10e>
	}
#endif
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    555a:	89 81       	ldd	r24, Y+1	; 0x01
    555c:	9a 81       	ldd	r25, Y+2	; 0x02
    555e:	80 3b       	cpi	r24, 0xB0	; 176
    5560:	91 05       	cpc	r25, r1
    5562:	29 f4       	brne	.+10     	; 0x556e <sysclk_disable_peripheral_clock+0x98>
		sysclk_disable_module(POWER_RED_REG0, PRTIM2_bm);
    5564:	60 e4       	ldi	r22, 0x40	; 64
    5566:	80 e0       	ldi	r24, 0x00	; 0
    5568:	0e 94 47 3d 	call	0x7a8e	; 0x7a8e <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    556c:	3b c0       	rjmp	.+118    	; 0x55e4 <sysclk_disable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_disable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    556e:	89 81       	ldd	r24, Y+1	; 0x01
    5570:	9a 81       	ldd	r25, Y+2	; 0x02
    5572:	88 3b       	cpi	r24, 0xB8	; 184
    5574:	91 05       	cpc	r25, r1
    5576:	29 f4       	brne	.+10     	; 0x5582 <sysclk_disable_peripheral_clock+0xac>
		sysclk_disable_module(POWER_RED_REG0, PRTWI_bm);
    5578:	60 e8       	ldi	r22, 0x80	; 128
    557a:	80 e0       	ldi	r24, 0x00	; 0
    557c:	0e 94 47 3d 	call	0x7a8e	; 0x7a8e <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5580:	31 c0       	rjmp	.+98     	; 0x55e4 <sysclk_disable_peripheral_clock+0x10e>
	} else if (module == &TWBR) {
		sysclk_disable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif
#if MEGA_RF
	else if (module == &UCSR1A) {
    5582:	89 81       	ldd	r24, Y+1	; 0x01
    5584:	9a 81       	ldd	r25, Y+2	; 0x02
    5586:	88 3c       	cpi	r24, 0xC8	; 200
    5588:	91 05       	cpc	r25, r1
    558a:	29 f4       	brne	.+10     	; 0x5596 <sysclk_disable_peripheral_clock+0xc0>
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
    558c:	61 e0       	ldi	r22, 0x01	; 1
    558e:	81 e0       	ldi	r24, 0x01	; 1
    5590:	0e 94 47 3d 	call	0x7a8e	; 0x7a8e <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5594:	27 c0       	rjmp	.+78     	; 0x55e4 <sysclk_disable_peripheral_clock+0x10e>
	}
#endif
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    5596:	89 81       	ldd	r24, Y+1	; 0x01
    5598:	9a 81       	ldd	r25, Y+2	; 0x02
    559a:	80 39       	cpi	r24, 0x90	; 144
    559c:	91 05       	cpc	r25, r1
    559e:	29 f4       	brne	.+10     	; 0x55aa <sysclk_disable_peripheral_clock+0xd4>
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
    55a0:	68 e0       	ldi	r22, 0x08	; 8
    55a2:	81 e0       	ldi	r24, 0x01	; 1
    55a4:	0e 94 47 3d 	call	0x7a8e	; 0x7a8e <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    55a8:	1d c0       	rjmp	.+58     	; 0x55e4 <sysclk_disable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    55aa:	89 81       	ldd	r24, Y+1	; 0x01
    55ac:	9a 81       	ldd	r25, Y+2	; 0x02
    55ae:	80 3a       	cpi	r24, 0xA0	; 160
    55b0:	91 05       	cpc	r25, r1
    55b2:	29 f4       	brne	.+10     	; 0x55be <sysclk_disable_peripheral_clock+0xe8>
		sysclk_disable_module(POWER_RED_REG1, PRTIM4_bm);
    55b4:	60 e1       	ldi	r22, 0x10	; 16
    55b6:	81 e0       	ldi	r24, 0x01	; 1
    55b8:	0e 94 47 3d 	call	0x7a8e	; 0x7a8e <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    55bc:	13 c0       	rjmp	.+38     	; 0x55e4 <sysclk_disable_peripheral_clock+0x10e>
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    55be:	89 81       	ldd	r24, Y+1	; 0x01
    55c0:	9a 81       	ldd	r25, Y+2	; 0x02
    55c2:	80 32       	cpi	r24, 0x20	; 32
    55c4:	91 40       	sbci	r25, 0x01	; 1
    55c6:	29 f4       	brne	.+10     	; 0x55d2 <sysclk_disable_peripheral_clock+0xfc>
		sysclk_disable_module(POWER_RED_REG1, PRTIM5_bm);
    55c8:	60 e2       	ldi	r22, 0x20	; 32
    55ca:	81 e0       	ldi	r24, 0x01	; 1
    55cc:	0e 94 47 3d 	call	0x7a8e	; 0x7a8e <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    55d0:	09 c0       	rjmp	.+18     	; 0x55e4 <sysclk_disable_peripheral_clock+0x10e>
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    55d2:	89 81       	ldd	r24, Y+1	; 0x01
    55d4:	9a 81       	ldd	r25, Y+2	; 0x02
    55d6:	83 34       	cpi	r24, 0x43	; 67
    55d8:	91 40       	sbci	r25, 0x01	; 1
    55da:	21 f4       	brne	.+8      	; 0x55e4 <sysclk_disable_peripheral_clock+0x10e>
		sysclk_disable_module(POWER_RED_REG1, PRTRX24_bm);
    55dc:	60 e4       	ldi	r22, 0x40	; 64
    55de:	81 e0       	ldi	r24, 0x01	; 1
    55e0:	0e 94 47 3d 	call	0x7a8e	; 0x7a8e <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    55e4:	00 00       	nop
    55e6:	0f 90       	pop	r0
    55e8:	0f 90       	pop	r0
    55ea:	df 91       	pop	r29
    55ec:	cf 91       	pop	r28
    55ee:	08 95       	ret

000055f0 <__vector_20>:
/**
 * \internal
 * \brief Interrupt handler for Timer Counter  overflow
 */
ISR(TIMER1_OVF_vect)
{
    55f0:	1f 92       	push	r1
    55f2:	0f 92       	push	r0
    55f4:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    55f8:	0f 92       	push	r0
    55fa:	11 24       	eor	r1, r1
    55fc:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5600:	0f 92       	push	r0
    5602:	2f 93       	push	r18
    5604:	3f 93       	push	r19
    5606:	4f 93       	push	r20
    5608:	5f 93       	push	r21
    560a:	6f 93       	push	r22
    560c:	7f 93       	push	r23
    560e:	8f 93       	push	r24
    5610:	9f 93       	push	r25
    5612:	af 93       	push	r26
    5614:	bf 93       	push	r27
    5616:	ef 93       	push	r30
    5618:	ff 93       	push	r31
    561a:	cf 93       	push	r28
    561c:	df 93       	push	r29
    561e:	cd b7       	in	r28, 0x3d	; 61
    5620:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_ovf_callback) {
    5622:	80 91 ac 10 	lds	r24, 0x10AC	; 0x8010ac <tc_tccr1_ovf_callback>
    5626:	90 91 ad 10 	lds	r25, 0x10AD	; 0x8010ad <tc_tccr1_ovf_callback+0x1>
    562a:	89 2b       	or	r24, r25
    562c:	31 f0       	breq	.+12     	; 0x563a <__vector_20+0x4a>
		tc_tccr1_ovf_callback();
    562e:	80 91 ac 10 	lds	r24, 0x10AC	; 0x8010ac <tc_tccr1_ovf_callback>
    5632:	90 91 ad 10 	lds	r25, 0x10AD	; 0x8010ad <tc_tccr1_ovf_callback+0x1>
    5636:	fc 01       	movw	r30, r24
    5638:	09 95       	icall
	}
}
    563a:	00 00       	nop
    563c:	df 91       	pop	r29
    563e:	cf 91       	pop	r28
    5640:	ff 91       	pop	r31
    5642:	ef 91       	pop	r30
    5644:	bf 91       	pop	r27
    5646:	af 91       	pop	r26
    5648:	9f 91       	pop	r25
    564a:	8f 91       	pop	r24
    564c:	7f 91       	pop	r23
    564e:	6f 91       	pop	r22
    5650:	5f 91       	pop	r21
    5652:	4f 91       	pop	r20
    5654:	3f 91       	pop	r19
    5656:	2f 91       	pop	r18
    5658:	0f 90       	pop	r0
    565a:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    565e:	0f 90       	pop	r0
    5660:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5664:	0f 90       	pop	r0
    5666:	1f 90       	pop	r1
    5668:	18 95       	reti

0000566a <__vector_17>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel A
 */
ISR(TIMER1_COMPA_vect)
{
    566a:	1f 92       	push	r1
    566c:	0f 92       	push	r0
    566e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5672:	0f 92       	push	r0
    5674:	11 24       	eor	r1, r1
    5676:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    567a:	0f 92       	push	r0
    567c:	2f 93       	push	r18
    567e:	3f 93       	push	r19
    5680:	4f 93       	push	r20
    5682:	5f 93       	push	r21
    5684:	6f 93       	push	r22
    5686:	7f 93       	push	r23
    5688:	8f 93       	push	r24
    568a:	9f 93       	push	r25
    568c:	af 93       	push	r26
    568e:	bf 93       	push	r27
    5690:	ef 93       	push	r30
    5692:	ff 93       	push	r31
    5694:	cf 93       	push	r28
    5696:	df 93       	push	r29
    5698:	cd b7       	in	r28, 0x3d	; 61
    569a:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_compa_callback) {
    569c:	80 91 ae 10 	lds	r24, 0x10AE	; 0x8010ae <tc_tccr1_compa_callback>
    56a0:	90 91 af 10 	lds	r25, 0x10AF	; 0x8010af <tc_tccr1_compa_callback+0x1>
    56a4:	89 2b       	or	r24, r25
    56a6:	31 f0       	breq	.+12     	; 0x56b4 <__vector_17+0x4a>
		tc_tccr1_compa_callback();
    56a8:	80 91 ae 10 	lds	r24, 0x10AE	; 0x8010ae <tc_tccr1_compa_callback>
    56ac:	90 91 af 10 	lds	r25, 0x10AF	; 0x8010af <tc_tccr1_compa_callback+0x1>
    56b0:	fc 01       	movw	r30, r24
    56b2:	09 95       	icall
	}
}
    56b4:	00 00       	nop
    56b6:	df 91       	pop	r29
    56b8:	cf 91       	pop	r28
    56ba:	ff 91       	pop	r31
    56bc:	ef 91       	pop	r30
    56be:	bf 91       	pop	r27
    56c0:	af 91       	pop	r26
    56c2:	9f 91       	pop	r25
    56c4:	8f 91       	pop	r24
    56c6:	7f 91       	pop	r23
    56c8:	6f 91       	pop	r22
    56ca:	5f 91       	pop	r21
    56cc:	4f 91       	pop	r20
    56ce:	3f 91       	pop	r19
    56d0:	2f 91       	pop	r18
    56d2:	0f 90       	pop	r0
    56d4:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    56d8:	0f 90       	pop	r0
    56da:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    56de:	0f 90       	pop	r0
    56e0:	1f 90       	pop	r1
    56e2:	18 95       	reti

000056e4 <__vector_18>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel B
 */
ISR(TIMER1_COMPB_vect)
{
    56e4:	1f 92       	push	r1
    56e6:	0f 92       	push	r0
    56e8:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    56ec:	0f 92       	push	r0
    56ee:	11 24       	eor	r1, r1
    56f0:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    56f4:	0f 92       	push	r0
    56f6:	2f 93       	push	r18
    56f8:	3f 93       	push	r19
    56fa:	4f 93       	push	r20
    56fc:	5f 93       	push	r21
    56fe:	6f 93       	push	r22
    5700:	7f 93       	push	r23
    5702:	8f 93       	push	r24
    5704:	9f 93       	push	r25
    5706:	af 93       	push	r26
    5708:	bf 93       	push	r27
    570a:	ef 93       	push	r30
    570c:	ff 93       	push	r31
    570e:	cf 93       	push	r28
    5710:	df 93       	push	r29
    5712:	cd b7       	in	r28, 0x3d	; 61
    5714:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_compb_callback) {
    5716:	80 91 b0 10 	lds	r24, 0x10B0	; 0x8010b0 <tc_tccr1_compb_callback>
    571a:	90 91 b1 10 	lds	r25, 0x10B1	; 0x8010b1 <tc_tccr1_compb_callback+0x1>
    571e:	89 2b       	or	r24, r25
    5720:	31 f0       	breq	.+12     	; 0x572e <__vector_18+0x4a>
		tc_tccr1_compb_callback();
    5722:	80 91 b0 10 	lds	r24, 0x10B0	; 0x8010b0 <tc_tccr1_compb_callback>
    5726:	90 91 b1 10 	lds	r25, 0x10B1	; 0x8010b1 <tc_tccr1_compb_callback+0x1>
    572a:	fc 01       	movw	r30, r24
    572c:	09 95       	icall
	}
}
    572e:	00 00       	nop
    5730:	df 91       	pop	r29
    5732:	cf 91       	pop	r28
    5734:	ff 91       	pop	r31
    5736:	ef 91       	pop	r30
    5738:	bf 91       	pop	r27
    573a:	af 91       	pop	r26
    573c:	9f 91       	pop	r25
    573e:	8f 91       	pop	r24
    5740:	7f 91       	pop	r23
    5742:	6f 91       	pop	r22
    5744:	5f 91       	pop	r21
    5746:	4f 91       	pop	r20
    5748:	3f 91       	pop	r19
    574a:	2f 91       	pop	r18
    574c:	0f 90       	pop	r0
    574e:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5752:	0f 90       	pop	r0
    5754:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5758:	0f 90       	pop	r0
    575a:	1f 90       	pop	r1
    575c:	18 95       	reti

0000575e <__vector_19>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel C
 */
ISR(TIMER1_COMPC_vect)
{
    575e:	1f 92       	push	r1
    5760:	0f 92       	push	r0
    5762:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5766:	0f 92       	push	r0
    5768:	11 24       	eor	r1, r1
    576a:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    576e:	0f 92       	push	r0
    5770:	2f 93       	push	r18
    5772:	3f 93       	push	r19
    5774:	4f 93       	push	r20
    5776:	5f 93       	push	r21
    5778:	6f 93       	push	r22
    577a:	7f 93       	push	r23
    577c:	8f 93       	push	r24
    577e:	9f 93       	push	r25
    5780:	af 93       	push	r26
    5782:	bf 93       	push	r27
    5784:	ef 93       	push	r30
    5786:	ff 93       	push	r31
    5788:	cf 93       	push	r28
    578a:	df 93       	push	r29
    578c:	cd b7       	in	r28, 0x3d	; 61
    578e:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_compc_callback) {
    5790:	80 91 b2 10 	lds	r24, 0x10B2	; 0x8010b2 <tc_tccr1_compc_callback>
    5794:	90 91 b3 10 	lds	r25, 0x10B3	; 0x8010b3 <tc_tccr1_compc_callback+0x1>
    5798:	89 2b       	or	r24, r25
    579a:	31 f0       	breq	.+12     	; 0x57a8 <__vector_19+0x4a>
		tc_tccr1_compc_callback();
    579c:	80 91 b2 10 	lds	r24, 0x10B2	; 0x8010b2 <tc_tccr1_compc_callback>
    57a0:	90 91 b3 10 	lds	r25, 0x10B3	; 0x8010b3 <tc_tccr1_compc_callback+0x1>
    57a4:	fc 01       	movw	r30, r24
    57a6:	09 95       	icall
	}
}
    57a8:	00 00       	nop
    57aa:	df 91       	pop	r29
    57ac:	cf 91       	pop	r28
    57ae:	ff 91       	pop	r31
    57b0:	ef 91       	pop	r30
    57b2:	bf 91       	pop	r27
    57b4:	af 91       	pop	r26
    57b6:	9f 91       	pop	r25
    57b8:	8f 91       	pop	r24
    57ba:	7f 91       	pop	r23
    57bc:	6f 91       	pop	r22
    57be:	5f 91       	pop	r21
    57c0:	4f 91       	pop	r20
    57c2:	3f 91       	pop	r19
    57c4:	2f 91       	pop	r18
    57c6:	0f 90       	pop	r0
    57c8:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    57cc:	0f 90       	pop	r0
    57ce:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    57d2:	0f 90       	pop	r0
    57d4:	1f 90       	pop	r1
    57d6:	18 95       	reti

000057d8 <__vector_35>:
static tc_callback_t tc_tccr3_compa_callback;
static tc_callback_t tc_tccr3_compb_callback;
static tc_callback_t tc_tccr3_compc_callback;

ISR(TIMER3_OVF_vect)
{
    57d8:	1f 92       	push	r1
    57da:	0f 92       	push	r0
    57dc:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    57e0:	0f 92       	push	r0
    57e2:	11 24       	eor	r1, r1
    57e4:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    57e8:	0f 92       	push	r0
    57ea:	2f 93       	push	r18
    57ec:	3f 93       	push	r19
    57ee:	4f 93       	push	r20
    57f0:	5f 93       	push	r21
    57f2:	6f 93       	push	r22
    57f4:	7f 93       	push	r23
    57f6:	8f 93       	push	r24
    57f8:	9f 93       	push	r25
    57fa:	af 93       	push	r26
    57fc:	bf 93       	push	r27
    57fe:	ef 93       	push	r30
    5800:	ff 93       	push	r31
    5802:	cf 93       	push	r28
    5804:	df 93       	push	r29
    5806:	cd b7       	in	r28, 0x3d	; 61
    5808:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_ovf_callback) {
    580a:	80 91 b4 10 	lds	r24, 0x10B4	; 0x8010b4 <tc_tccr3_ovf_callback>
    580e:	90 91 b5 10 	lds	r25, 0x10B5	; 0x8010b5 <tc_tccr3_ovf_callback+0x1>
    5812:	89 2b       	or	r24, r25
    5814:	31 f0       	breq	.+12     	; 0x5822 <__vector_35+0x4a>
		tc_tccr3_ovf_callback();
    5816:	80 91 b4 10 	lds	r24, 0x10B4	; 0x8010b4 <tc_tccr3_ovf_callback>
    581a:	90 91 b5 10 	lds	r25, 0x10B5	; 0x8010b5 <tc_tccr3_ovf_callback+0x1>
    581e:	fc 01       	movw	r30, r24
    5820:	09 95       	icall
	}
}
    5822:	00 00       	nop
    5824:	df 91       	pop	r29
    5826:	cf 91       	pop	r28
    5828:	ff 91       	pop	r31
    582a:	ef 91       	pop	r30
    582c:	bf 91       	pop	r27
    582e:	af 91       	pop	r26
    5830:	9f 91       	pop	r25
    5832:	8f 91       	pop	r24
    5834:	7f 91       	pop	r23
    5836:	6f 91       	pop	r22
    5838:	5f 91       	pop	r21
    583a:	4f 91       	pop	r20
    583c:	3f 91       	pop	r19
    583e:	2f 91       	pop	r18
    5840:	0f 90       	pop	r0
    5842:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5846:	0f 90       	pop	r0
    5848:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    584c:	0f 90       	pop	r0
    584e:	1f 90       	pop	r1
    5850:	18 95       	reti

00005852 <__vector_32>:

ISR(TIMER3_COMPA_vect)
{
    5852:	1f 92       	push	r1
    5854:	0f 92       	push	r0
    5856:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    585a:	0f 92       	push	r0
    585c:	11 24       	eor	r1, r1
    585e:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5862:	0f 92       	push	r0
    5864:	2f 93       	push	r18
    5866:	3f 93       	push	r19
    5868:	4f 93       	push	r20
    586a:	5f 93       	push	r21
    586c:	6f 93       	push	r22
    586e:	7f 93       	push	r23
    5870:	8f 93       	push	r24
    5872:	9f 93       	push	r25
    5874:	af 93       	push	r26
    5876:	bf 93       	push	r27
    5878:	ef 93       	push	r30
    587a:	ff 93       	push	r31
    587c:	cf 93       	push	r28
    587e:	df 93       	push	r29
    5880:	cd b7       	in	r28, 0x3d	; 61
    5882:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_compa_callback) {
    5884:	80 91 b6 10 	lds	r24, 0x10B6	; 0x8010b6 <tc_tccr3_compa_callback>
    5888:	90 91 b7 10 	lds	r25, 0x10B7	; 0x8010b7 <tc_tccr3_compa_callback+0x1>
    588c:	89 2b       	or	r24, r25
    588e:	31 f0       	breq	.+12     	; 0x589c <__vector_32+0x4a>
		tc_tccr3_compa_callback();
    5890:	80 91 b6 10 	lds	r24, 0x10B6	; 0x8010b6 <tc_tccr3_compa_callback>
    5894:	90 91 b7 10 	lds	r25, 0x10B7	; 0x8010b7 <tc_tccr3_compa_callback+0x1>
    5898:	fc 01       	movw	r30, r24
    589a:	09 95       	icall
	}
}
    589c:	00 00       	nop
    589e:	df 91       	pop	r29
    58a0:	cf 91       	pop	r28
    58a2:	ff 91       	pop	r31
    58a4:	ef 91       	pop	r30
    58a6:	bf 91       	pop	r27
    58a8:	af 91       	pop	r26
    58aa:	9f 91       	pop	r25
    58ac:	8f 91       	pop	r24
    58ae:	7f 91       	pop	r23
    58b0:	6f 91       	pop	r22
    58b2:	5f 91       	pop	r21
    58b4:	4f 91       	pop	r20
    58b6:	3f 91       	pop	r19
    58b8:	2f 91       	pop	r18
    58ba:	0f 90       	pop	r0
    58bc:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    58c0:	0f 90       	pop	r0
    58c2:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    58c6:	0f 90       	pop	r0
    58c8:	1f 90       	pop	r1
    58ca:	18 95       	reti

000058cc <__vector_33>:

ISR(TIMER3_COMPB_vect)
{
    58cc:	1f 92       	push	r1
    58ce:	0f 92       	push	r0
    58d0:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    58d4:	0f 92       	push	r0
    58d6:	11 24       	eor	r1, r1
    58d8:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    58dc:	0f 92       	push	r0
    58de:	2f 93       	push	r18
    58e0:	3f 93       	push	r19
    58e2:	4f 93       	push	r20
    58e4:	5f 93       	push	r21
    58e6:	6f 93       	push	r22
    58e8:	7f 93       	push	r23
    58ea:	8f 93       	push	r24
    58ec:	9f 93       	push	r25
    58ee:	af 93       	push	r26
    58f0:	bf 93       	push	r27
    58f2:	ef 93       	push	r30
    58f4:	ff 93       	push	r31
    58f6:	cf 93       	push	r28
    58f8:	df 93       	push	r29
    58fa:	cd b7       	in	r28, 0x3d	; 61
    58fc:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_compb_callback) {
    58fe:	80 91 b8 10 	lds	r24, 0x10B8	; 0x8010b8 <tc_tccr3_compb_callback>
    5902:	90 91 b9 10 	lds	r25, 0x10B9	; 0x8010b9 <tc_tccr3_compb_callback+0x1>
    5906:	89 2b       	or	r24, r25
    5908:	31 f0       	breq	.+12     	; 0x5916 <__vector_33+0x4a>
		tc_tccr3_compb_callback();
    590a:	80 91 b8 10 	lds	r24, 0x10B8	; 0x8010b8 <tc_tccr3_compb_callback>
    590e:	90 91 b9 10 	lds	r25, 0x10B9	; 0x8010b9 <tc_tccr3_compb_callback+0x1>
    5912:	fc 01       	movw	r30, r24
    5914:	09 95       	icall
	}
}
    5916:	00 00       	nop
    5918:	df 91       	pop	r29
    591a:	cf 91       	pop	r28
    591c:	ff 91       	pop	r31
    591e:	ef 91       	pop	r30
    5920:	bf 91       	pop	r27
    5922:	af 91       	pop	r26
    5924:	9f 91       	pop	r25
    5926:	8f 91       	pop	r24
    5928:	7f 91       	pop	r23
    592a:	6f 91       	pop	r22
    592c:	5f 91       	pop	r21
    592e:	4f 91       	pop	r20
    5930:	3f 91       	pop	r19
    5932:	2f 91       	pop	r18
    5934:	0f 90       	pop	r0
    5936:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    593a:	0f 90       	pop	r0
    593c:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5940:	0f 90       	pop	r0
    5942:	1f 90       	pop	r1
    5944:	18 95       	reti

00005946 <__vector_34>:

ISR(TIMER3_COMPC_vect)
{
    5946:	1f 92       	push	r1
    5948:	0f 92       	push	r0
    594a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    594e:	0f 92       	push	r0
    5950:	11 24       	eor	r1, r1
    5952:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5956:	0f 92       	push	r0
    5958:	2f 93       	push	r18
    595a:	3f 93       	push	r19
    595c:	4f 93       	push	r20
    595e:	5f 93       	push	r21
    5960:	6f 93       	push	r22
    5962:	7f 93       	push	r23
    5964:	8f 93       	push	r24
    5966:	9f 93       	push	r25
    5968:	af 93       	push	r26
    596a:	bf 93       	push	r27
    596c:	ef 93       	push	r30
    596e:	ff 93       	push	r31
    5970:	cf 93       	push	r28
    5972:	df 93       	push	r29
    5974:	cd b7       	in	r28, 0x3d	; 61
    5976:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_compc_callback) {
    5978:	80 91 ba 10 	lds	r24, 0x10BA	; 0x8010ba <tc_tccr3_compc_callback>
    597c:	90 91 bb 10 	lds	r25, 0x10BB	; 0x8010bb <tc_tccr3_compc_callback+0x1>
    5980:	89 2b       	or	r24, r25
    5982:	31 f0       	breq	.+12     	; 0x5990 <__vector_34+0x4a>
		tc_tccr3_compc_callback();
    5984:	80 91 ba 10 	lds	r24, 0x10BA	; 0x8010ba <tc_tccr3_compc_callback>
    5988:	90 91 bb 10 	lds	r25, 0x10BB	; 0x8010bb <tc_tccr3_compc_callback+0x1>
    598c:	fc 01       	movw	r30, r24
    598e:	09 95       	icall
	}
}
    5990:	00 00       	nop
    5992:	df 91       	pop	r29
    5994:	cf 91       	pop	r28
    5996:	ff 91       	pop	r31
    5998:	ef 91       	pop	r30
    599a:	bf 91       	pop	r27
    599c:	af 91       	pop	r26
    599e:	9f 91       	pop	r25
    59a0:	8f 91       	pop	r24
    59a2:	7f 91       	pop	r23
    59a4:	6f 91       	pop	r22
    59a6:	5f 91       	pop	r21
    59a8:	4f 91       	pop	r20
    59aa:	3f 91       	pop	r19
    59ac:	2f 91       	pop	r18
    59ae:	0f 90       	pop	r0
    59b0:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    59b4:	0f 90       	pop	r0
    59b6:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    59ba:	0f 90       	pop	r0
    59bc:	1f 90       	pop	r1
    59be:	18 95       	reti

000059c0 <__vector_45>:
static tc_callback_t tc_tccr4_compa_callback;
static tc_callback_t tc_tccr4_compb_callback;
static tc_callback_t tc_tccr4_compc_callback;

ISR(TIMER4_OVF_vect)
{
    59c0:	1f 92       	push	r1
    59c2:	0f 92       	push	r0
    59c4:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    59c8:	0f 92       	push	r0
    59ca:	11 24       	eor	r1, r1
    59cc:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    59d0:	0f 92       	push	r0
    59d2:	2f 93       	push	r18
    59d4:	3f 93       	push	r19
    59d6:	4f 93       	push	r20
    59d8:	5f 93       	push	r21
    59da:	6f 93       	push	r22
    59dc:	7f 93       	push	r23
    59de:	8f 93       	push	r24
    59e0:	9f 93       	push	r25
    59e2:	af 93       	push	r26
    59e4:	bf 93       	push	r27
    59e6:	ef 93       	push	r30
    59e8:	ff 93       	push	r31
    59ea:	cf 93       	push	r28
    59ec:	df 93       	push	r29
    59ee:	cd b7       	in	r28, 0x3d	; 61
    59f0:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_ovf_callback) {
    59f2:	80 91 bc 10 	lds	r24, 0x10BC	; 0x8010bc <tc_tccr4_ovf_callback>
    59f6:	90 91 bd 10 	lds	r25, 0x10BD	; 0x8010bd <tc_tccr4_ovf_callback+0x1>
    59fa:	89 2b       	or	r24, r25
    59fc:	31 f0       	breq	.+12     	; 0x5a0a <__vector_45+0x4a>
		tc_tccr4_ovf_callback();
    59fe:	80 91 bc 10 	lds	r24, 0x10BC	; 0x8010bc <tc_tccr4_ovf_callback>
    5a02:	90 91 bd 10 	lds	r25, 0x10BD	; 0x8010bd <tc_tccr4_ovf_callback+0x1>
    5a06:	fc 01       	movw	r30, r24
    5a08:	09 95       	icall
	}
}
    5a0a:	00 00       	nop
    5a0c:	df 91       	pop	r29
    5a0e:	cf 91       	pop	r28
    5a10:	ff 91       	pop	r31
    5a12:	ef 91       	pop	r30
    5a14:	bf 91       	pop	r27
    5a16:	af 91       	pop	r26
    5a18:	9f 91       	pop	r25
    5a1a:	8f 91       	pop	r24
    5a1c:	7f 91       	pop	r23
    5a1e:	6f 91       	pop	r22
    5a20:	5f 91       	pop	r21
    5a22:	4f 91       	pop	r20
    5a24:	3f 91       	pop	r19
    5a26:	2f 91       	pop	r18
    5a28:	0f 90       	pop	r0
    5a2a:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5a2e:	0f 90       	pop	r0
    5a30:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5a34:	0f 90       	pop	r0
    5a36:	1f 90       	pop	r1
    5a38:	18 95       	reti

00005a3a <__vector_42>:

ISR(TIMER4_COMPA_vect)
{
    5a3a:	1f 92       	push	r1
    5a3c:	0f 92       	push	r0
    5a3e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5a42:	0f 92       	push	r0
    5a44:	11 24       	eor	r1, r1
    5a46:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5a4a:	0f 92       	push	r0
    5a4c:	2f 93       	push	r18
    5a4e:	3f 93       	push	r19
    5a50:	4f 93       	push	r20
    5a52:	5f 93       	push	r21
    5a54:	6f 93       	push	r22
    5a56:	7f 93       	push	r23
    5a58:	8f 93       	push	r24
    5a5a:	9f 93       	push	r25
    5a5c:	af 93       	push	r26
    5a5e:	bf 93       	push	r27
    5a60:	ef 93       	push	r30
    5a62:	ff 93       	push	r31
    5a64:	cf 93       	push	r28
    5a66:	df 93       	push	r29
    5a68:	cd b7       	in	r28, 0x3d	; 61
    5a6a:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_compa_callback) {
    5a6c:	80 91 be 10 	lds	r24, 0x10BE	; 0x8010be <tc_tccr4_compa_callback>
    5a70:	90 91 bf 10 	lds	r25, 0x10BF	; 0x8010bf <tc_tccr4_compa_callback+0x1>
    5a74:	89 2b       	or	r24, r25
    5a76:	31 f0       	breq	.+12     	; 0x5a84 <__vector_42+0x4a>
		tc_tccr4_compa_callback();
    5a78:	80 91 be 10 	lds	r24, 0x10BE	; 0x8010be <tc_tccr4_compa_callback>
    5a7c:	90 91 bf 10 	lds	r25, 0x10BF	; 0x8010bf <tc_tccr4_compa_callback+0x1>
    5a80:	fc 01       	movw	r30, r24
    5a82:	09 95       	icall
	}
}
    5a84:	00 00       	nop
    5a86:	df 91       	pop	r29
    5a88:	cf 91       	pop	r28
    5a8a:	ff 91       	pop	r31
    5a8c:	ef 91       	pop	r30
    5a8e:	bf 91       	pop	r27
    5a90:	af 91       	pop	r26
    5a92:	9f 91       	pop	r25
    5a94:	8f 91       	pop	r24
    5a96:	7f 91       	pop	r23
    5a98:	6f 91       	pop	r22
    5a9a:	5f 91       	pop	r21
    5a9c:	4f 91       	pop	r20
    5a9e:	3f 91       	pop	r19
    5aa0:	2f 91       	pop	r18
    5aa2:	0f 90       	pop	r0
    5aa4:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5aa8:	0f 90       	pop	r0
    5aaa:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5aae:	0f 90       	pop	r0
    5ab0:	1f 90       	pop	r1
    5ab2:	18 95       	reti

00005ab4 <__vector_43>:

ISR(TIMER4_COMPB_vect)
{
    5ab4:	1f 92       	push	r1
    5ab6:	0f 92       	push	r0
    5ab8:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5abc:	0f 92       	push	r0
    5abe:	11 24       	eor	r1, r1
    5ac0:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5ac4:	0f 92       	push	r0
    5ac6:	2f 93       	push	r18
    5ac8:	3f 93       	push	r19
    5aca:	4f 93       	push	r20
    5acc:	5f 93       	push	r21
    5ace:	6f 93       	push	r22
    5ad0:	7f 93       	push	r23
    5ad2:	8f 93       	push	r24
    5ad4:	9f 93       	push	r25
    5ad6:	af 93       	push	r26
    5ad8:	bf 93       	push	r27
    5ada:	ef 93       	push	r30
    5adc:	ff 93       	push	r31
    5ade:	cf 93       	push	r28
    5ae0:	df 93       	push	r29
    5ae2:	cd b7       	in	r28, 0x3d	; 61
    5ae4:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_compb_callback) {
    5ae6:	80 91 c0 10 	lds	r24, 0x10C0	; 0x8010c0 <tc_tccr4_compb_callback>
    5aea:	90 91 c1 10 	lds	r25, 0x10C1	; 0x8010c1 <tc_tccr4_compb_callback+0x1>
    5aee:	89 2b       	or	r24, r25
    5af0:	31 f0       	breq	.+12     	; 0x5afe <__vector_43+0x4a>
		tc_tccr4_compb_callback();
    5af2:	80 91 c0 10 	lds	r24, 0x10C0	; 0x8010c0 <tc_tccr4_compb_callback>
    5af6:	90 91 c1 10 	lds	r25, 0x10C1	; 0x8010c1 <tc_tccr4_compb_callback+0x1>
    5afa:	fc 01       	movw	r30, r24
    5afc:	09 95       	icall
	}
}
    5afe:	00 00       	nop
    5b00:	df 91       	pop	r29
    5b02:	cf 91       	pop	r28
    5b04:	ff 91       	pop	r31
    5b06:	ef 91       	pop	r30
    5b08:	bf 91       	pop	r27
    5b0a:	af 91       	pop	r26
    5b0c:	9f 91       	pop	r25
    5b0e:	8f 91       	pop	r24
    5b10:	7f 91       	pop	r23
    5b12:	6f 91       	pop	r22
    5b14:	5f 91       	pop	r21
    5b16:	4f 91       	pop	r20
    5b18:	3f 91       	pop	r19
    5b1a:	2f 91       	pop	r18
    5b1c:	0f 90       	pop	r0
    5b1e:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5b22:	0f 90       	pop	r0
    5b24:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5b28:	0f 90       	pop	r0
    5b2a:	1f 90       	pop	r1
    5b2c:	18 95       	reti

00005b2e <__vector_44>:

ISR(TIMER4_COMPC_vect)
{
    5b2e:	1f 92       	push	r1
    5b30:	0f 92       	push	r0
    5b32:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5b36:	0f 92       	push	r0
    5b38:	11 24       	eor	r1, r1
    5b3a:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5b3e:	0f 92       	push	r0
    5b40:	2f 93       	push	r18
    5b42:	3f 93       	push	r19
    5b44:	4f 93       	push	r20
    5b46:	5f 93       	push	r21
    5b48:	6f 93       	push	r22
    5b4a:	7f 93       	push	r23
    5b4c:	8f 93       	push	r24
    5b4e:	9f 93       	push	r25
    5b50:	af 93       	push	r26
    5b52:	bf 93       	push	r27
    5b54:	ef 93       	push	r30
    5b56:	ff 93       	push	r31
    5b58:	cf 93       	push	r28
    5b5a:	df 93       	push	r29
    5b5c:	cd b7       	in	r28, 0x3d	; 61
    5b5e:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_compc_callback) {
    5b60:	80 91 c2 10 	lds	r24, 0x10C2	; 0x8010c2 <tc_tccr4_compc_callback>
    5b64:	90 91 c3 10 	lds	r25, 0x10C3	; 0x8010c3 <tc_tccr4_compc_callback+0x1>
    5b68:	89 2b       	or	r24, r25
    5b6a:	31 f0       	breq	.+12     	; 0x5b78 <__vector_44+0x4a>
		tc_tccr4_compc_callback();
    5b6c:	80 91 c2 10 	lds	r24, 0x10C2	; 0x8010c2 <tc_tccr4_compc_callback>
    5b70:	90 91 c3 10 	lds	r25, 0x10C3	; 0x8010c3 <tc_tccr4_compc_callback+0x1>
    5b74:	fc 01       	movw	r30, r24
    5b76:	09 95       	icall
	}
}
    5b78:	00 00       	nop
    5b7a:	df 91       	pop	r29
    5b7c:	cf 91       	pop	r28
    5b7e:	ff 91       	pop	r31
    5b80:	ef 91       	pop	r30
    5b82:	bf 91       	pop	r27
    5b84:	af 91       	pop	r26
    5b86:	9f 91       	pop	r25
    5b88:	8f 91       	pop	r24
    5b8a:	7f 91       	pop	r23
    5b8c:	6f 91       	pop	r22
    5b8e:	5f 91       	pop	r21
    5b90:	4f 91       	pop	r20
    5b92:	3f 91       	pop	r19
    5b94:	2f 91       	pop	r18
    5b96:	0f 90       	pop	r0
    5b98:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5b9c:	0f 90       	pop	r0
    5b9e:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5ba2:	0f 90       	pop	r0
    5ba4:	1f 90       	pop	r1
    5ba6:	18 95       	reti

00005ba8 <__vector_50>:
static tc_callback_t tc_tccr5_compa_callback;
static tc_callback_t tc_tccr5_compb_callback;
static tc_callback_t tc_tccr5_compc_callback;

ISR(TIMER5_OVF_vect)
{
    5ba8:	1f 92       	push	r1
    5baa:	0f 92       	push	r0
    5bac:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5bb0:	0f 92       	push	r0
    5bb2:	11 24       	eor	r1, r1
    5bb4:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5bb8:	0f 92       	push	r0
    5bba:	2f 93       	push	r18
    5bbc:	3f 93       	push	r19
    5bbe:	4f 93       	push	r20
    5bc0:	5f 93       	push	r21
    5bc2:	6f 93       	push	r22
    5bc4:	7f 93       	push	r23
    5bc6:	8f 93       	push	r24
    5bc8:	9f 93       	push	r25
    5bca:	af 93       	push	r26
    5bcc:	bf 93       	push	r27
    5bce:	ef 93       	push	r30
    5bd0:	ff 93       	push	r31
    5bd2:	cf 93       	push	r28
    5bd4:	df 93       	push	r29
    5bd6:	cd b7       	in	r28, 0x3d	; 61
    5bd8:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_ovf_callback) {
    5bda:	80 91 c4 10 	lds	r24, 0x10C4	; 0x8010c4 <tc_tccr5_ovf_callback>
    5bde:	90 91 c5 10 	lds	r25, 0x10C5	; 0x8010c5 <tc_tccr5_ovf_callback+0x1>
    5be2:	89 2b       	or	r24, r25
    5be4:	31 f0       	breq	.+12     	; 0x5bf2 <__vector_50+0x4a>
		tc_tccr5_ovf_callback();
    5be6:	80 91 c4 10 	lds	r24, 0x10C4	; 0x8010c4 <tc_tccr5_ovf_callback>
    5bea:	90 91 c5 10 	lds	r25, 0x10C5	; 0x8010c5 <tc_tccr5_ovf_callback+0x1>
    5bee:	fc 01       	movw	r30, r24
    5bf0:	09 95       	icall
	}
}
    5bf2:	00 00       	nop
    5bf4:	df 91       	pop	r29
    5bf6:	cf 91       	pop	r28
    5bf8:	ff 91       	pop	r31
    5bfa:	ef 91       	pop	r30
    5bfc:	bf 91       	pop	r27
    5bfe:	af 91       	pop	r26
    5c00:	9f 91       	pop	r25
    5c02:	8f 91       	pop	r24
    5c04:	7f 91       	pop	r23
    5c06:	6f 91       	pop	r22
    5c08:	5f 91       	pop	r21
    5c0a:	4f 91       	pop	r20
    5c0c:	3f 91       	pop	r19
    5c0e:	2f 91       	pop	r18
    5c10:	0f 90       	pop	r0
    5c12:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5c16:	0f 90       	pop	r0
    5c18:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5c1c:	0f 90       	pop	r0
    5c1e:	1f 90       	pop	r1
    5c20:	18 95       	reti

00005c22 <__vector_47>:

ISR(TIMER5_COMPA_vect)
{
    5c22:	1f 92       	push	r1
    5c24:	0f 92       	push	r0
    5c26:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5c2a:	0f 92       	push	r0
    5c2c:	11 24       	eor	r1, r1
    5c2e:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5c32:	0f 92       	push	r0
    5c34:	2f 93       	push	r18
    5c36:	3f 93       	push	r19
    5c38:	4f 93       	push	r20
    5c3a:	5f 93       	push	r21
    5c3c:	6f 93       	push	r22
    5c3e:	7f 93       	push	r23
    5c40:	8f 93       	push	r24
    5c42:	9f 93       	push	r25
    5c44:	af 93       	push	r26
    5c46:	bf 93       	push	r27
    5c48:	ef 93       	push	r30
    5c4a:	ff 93       	push	r31
    5c4c:	cf 93       	push	r28
    5c4e:	df 93       	push	r29
    5c50:	cd b7       	in	r28, 0x3d	; 61
    5c52:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_compa_callback) {
    5c54:	80 91 c6 10 	lds	r24, 0x10C6	; 0x8010c6 <tc_tccr5_compa_callback>
    5c58:	90 91 c7 10 	lds	r25, 0x10C7	; 0x8010c7 <tc_tccr5_compa_callback+0x1>
    5c5c:	89 2b       	or	r24, r25
    5c5e:	31 f0       	breq	.+12     	; 0x5c6c <__vector_47+0x4a>
		tc_tccr5_compa_callback();
    5c60:	80 91 c6 10 	lds	r24, 0x10C6	; 0x8010c6 <tc_tccr5_compa_callback>
    5c64:	90 91 c7 10 	lds	r25, 0x10C7	; 0x8010c7 <tc_tccr5_compa_callback+0x1>
    5c68:	fc 01       	movw	r30, r24
    5c6a:	09 95       	icall
	}
}
    5c6c:	00 00       	nop
    5c6e:	df 91       	pop	r29
    5c70:	cf 91       	pop	r28
    5c72:	ff 91       	pop	r31
    5c74:	ef 91       	pop	r30
    5c76:	bf 91       	pop	r27
    5c78:	af 91       	pop	r26
    5c7a:	9f 91       	pop	r25
    5c7c:	8f 91       	pop	r24
    5c7e:	7f 91       	pop	r23
    5c80:	6f 91       	pop	r22
    5c82:	5f 91       	pop	r21
    5c84:	4f 91       	pop	r20
    5c86:	3f 91       	pop	r19
    5c88:	2f 91       	pop	r18
    5c8a:	0f 90       	pop	r0
    5c8c:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5c90:	0f 90       	pop	r0
    5c92:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5c96:	0f 90       	pop	r0
    5c98:	1f 90       	pop	r1
    5c9a:	18 95       	reti

00005c9c <__vector_48>:

ISR(TIMER5_COMPB_vect)
{
    5c9c:	1f 92       	push	r1
    5c9e:	0f 92       	push	r0
    5ca0:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5ca4:	0f 92       	push	r0
    5ca6:	11 24       	eor	r1, r1
    5ca8:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5cac:	0f 92       	push	r0
    5cae:	2f 93       	push	r18
    5cb0:	3f 93       	push	r19
    5cb2:	4f 93       	push	r20
    5cb4:	5f 93       	push	r21
    5cb6:	6f 93       	push	r22
    5cb8:	7f 93       	push	r23
    5cba:	8f 93       	push	r24
    5cbc:	9f 93       	push	r25
    5cbe:	af 93       	push	r26
    5cc0:	bf 93       	push	r27
    5cc2:	ef 93       	push	r30
    5cc4:	ff 93       	push	r31
    5cc6:	cf 93       	push	r28
    5cc8:	df 93       	push	r29
    5cca:	cd b7       	in	r28, 0x3d	; 61
    5ccc:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_compb_callback) {
    5cce:	80 91 c8 10 	lds	r24, 0x10C8	; 0x8010c8 <tc_tccr5_compb_callback>
    5cd2:	90 91 c9 10 	lds	r25, 0x10C9	; 0x8010c9 <tc_tccr5_compb_callback+0x1>
    5cd6:	89 2b       	or	r24, r25
    5cd8:	31 f0       	breq	.+12     	; 0x5ce6 <__vector_48+0x4a>
		tc_tccr5_compb_callback();
    5cda:	80 91 c8 10 	lds	r24, 0x10C8	; 0x8010c8 <tc_tccr5_compb_callback>
    5cde:	90 91 c9 10 	lds	r25, 0x10C9	; 0x8010c9 <tc_tccr5_compb_callback+0x1>
    5ce2:	fc 01       	movw	r30, r24
    5ce4:	09 95       	icall
	}
}
    5ce6:	00 00       	nop
    5ce8:	df 91       	pop	r29
    5cea:	cf 91       	pop	r28
    5cec:	ff 91       	pop	r31
    5cee:	ef 91       	pop	r30
    5cf0:	bf 91       	pop	r27
    5cf2:	af 91       	pop	r26
    5cf4:	9f 91       	pop	r25
    5cf6:	8f 91       	pop	r24
    5cf8:	7f 91       	pop	r23
    5cfa:	6f 91       	pop	r22
    5cfc:	5f 91       	pop	r21
    5cfe:	4f 91       	pop	r20
    5d00:	3f 91       	pop	r19
    5d02:	2f 91       	pop	r18
    5d04:	0f 90       	pop	r0
    5d06:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5d0a:	0f 90       	pop	r0
    5d0c:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5d10:	0f 90       	pop	r0
    5d12:	1f 90       	pop	r1
    5d14:	18 95       	reti

00005d16 <__vector_49>:

ISR(TIMER5_COMPC_vect)
{
    5d16:	1f 92       	push	r1
    5d18:	0f 92       	push	r0
    5d1a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5d1e:	0f 92       	push	r0
    5d20:	11 24       	eor	r1, r1
    5d22:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5d26:	0f 92       	push	r0
    5d28:	2f 93       	push	r18
    5d2a:	3f 93       	push	r19
    5d2c:	4f 93       	push	r20
    5d2e:	5f 93       	push	r21
    5d30:	6f 93       	push	r22
    5d32:	7f 93       	push	r23
    5d34:	8f 93       	push	r24
    5d36:	9f 93       	push	r25
    5d38:	af 93       	push	r26
    5d3a:	bf 93       	push	r27
    5d3c:	ef 93       	push	r30
    5d3e:	ff 93       	push	r31
    5d40:	cf 93       	push	r28
    5d42:	df 93       	push	r29
    5d44:	cd b7       	in	r28, 0x3d	; 61
    5d46:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_compc_callback) {
    5d48:	80 91 ca 10 	lds	r24, 0x10CA	; 0x8010ca <tc_tccr5_compc_callback>
    5d4c:	90 91 cb 10 	lds	r25, 0x10CB	; 0x8010cb <tc_tccr5_compc_callback+0x1>
    5d50:	89 2b       	or	r24, r25
    5d52:	31 f0       	breq	.+12     	; 0x5d60 <__vector_49+0x4a>
		tc_tccr5_compc_callback();
    5d54:	80 91 ca 10 	lds	r24, 0x10CA	; 0x8010ca <tc_tccr5_compc_callback>
    5d58:	90 91 cb 10 	lds	r25, 0x10CB	; 0x8010cb <tc_tccr5_compc_callback+0x1>
    5d5c:	fc 01       	movw	r30, r24
    5d5e:	09 95       	icall
	}
}
    5d60:	00 00       	nop
    5d62:	df 91       	pop	r29
    5d64:	cf 91       	pop	r28
    5d66:	ff 91       	pop	r31
    5d68:	ef 91       	pop	r30
    5d6a:	bf 91       	pop	r27
    5d6c:	af 91       	pop	r26
    5d6e:	9f 91       	pop	r25
    5d70:	8f 91       	pop	r24
    5d72:	7f 91       	pop	r23
    5d74:	6f 91       	pop	r22
    5d76:	5f 91       	pop	r21
    5d78:	4f 91       	pop	r20
    5d7a:	3f 91       	pop	r19
    5d7c:	2f 91       	pop	r18
    5d7e:	0f 90       	pop	r0
    5d80:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5d84:	0f 90       	pop	r0
    5d86:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5d8a:	0f 90       	pop	r0
    5d8c:	1f 90       	pop	r1
    5d8e:	18 95       	reti

00005d90 <tc_enable>:

void tc_enable(volatile void *tc)
{
    5d90:	cf 93       	push	r28
    5d92:	df 93       	push	r29
    5d94:	00 d0       	rcall	.+0      	; 0x5d96 <tc_enable+0x6>
    5d96:	1f 92       	push	r1
    5d98:	cd b7       	in	r28, 0x3d	; 61
    5d9a:	de b7       	in	r29, 0x3e	; 62
    5d9c:	9b 83       	std	Y+3, r25	; 0x03
    5d9e:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t iflags = cpu_irq_save();
    5da0:	0e 94 be 29 	call	0x537c	; 0x537c <cpu_irq_save>
    5da4:	89 83       	std	Y+1, r24	; 0x01

	sysclk_enable_peripheral_clock(tc);
    5da6:	8a 81       	ldd	r24, Y+2	; 0x02
    5da8:	9b 81       	ldd	r25, Y+3	; 0x03
    5daa:	0e 94 de 29 	call	0x53bc	; 0x53bc <sysclk_enable_peripheral_clock>

	cpu_irq_restore(iflags);
    5dae:	89 81       	ldd	r24, Y+1	; 0x01
    5db0:	0e 94 ce 29 	call	0x539c	; 0x539c <cpu_irq_restore>
}
    5db4:	00 00       	nop
    5db6:	0f 90       	pop	r0
    5db8:	0f 90       	pop	r0
    5dba:	0f 90       	pop	r0
    5dbc:	df 91       	pop	r29
    5dbe:	cf 91       	pop	r28
    5dc0:	08 95       	ret

00005dc2 <tc_disable>:

void tc_disable(volatile void *tc)
{
    5dc2:	cf 93       	push	r28
    5dc4:	df 93       	push	r29
    5dc6:	00 d0       	rcall	.+0      	; 0x5dc8 <tc_disable+0x6>
    5dc8:	1f 92       	push	r1
    5dca:	cd b7       	in	r28, 0x3d	; 61
    5dcc:	de b7       	in	r29, 0x3e	; 62
    5dce:	9b 83       	std	Y+3, r25	; 0x03
    5dd0:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t iflags = cpu_irq_save();
    5dd2:	0e 94 be 29 	call	0x537c	; 0x537c <cpu_irq_save>
    5dd6:	89 83       	std	Y+1, r24	; 0x01

	sysclk_disable_peripheral_clock(tc);
    5dd8:	8a 81       	ldd	r24, Y+2	; 0x02
    5dda:	9b 81       	ldd	r25, Y+3	; 0x03
    5ddc:	0e 94 6b 2a 	call	0x54d6	; 0x54d6 <sysclk_disable_peripheral_clock>

	cpu_irq_restore(iflags);
    5de0:	89 81       	ldd	r24, Y+1	; 0x01
    5de2:	0e 94 ce 29 	call	0x539c	; 0x539c <cpu_irq_restore>
}
    5de6:	00 00       	nop
    5de8:	0f 90       	pop	r0
    5dea:	0f 90       	pop	r0
    5dec:	0f 90       	pop	r0
    5dee:	df 91       	pop	r29
    5df0:	cf 91       	pop	r28
    5df2:	08 95       	ret

00005df4 <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
    5df4:	cf 93       	push	r28
    5df6:	df 93       	push	r29
    5df8:	00 d0       	rcall	.+0      	; 0x5dfa <tc_set_overflow_interrupt_callback+0x6>
    5dfa:	00 d0       	rcall	.+0      	; 0x5dfc <tc_set_overflow_interrupt_callback+0x8>
    5dfc:	cd b7       	in	r28, 0x3d	; 61
    5dfe:	de b7       	in	r29, 0x3e	; 62
    5e00:	9a 83       	std	Y+2, r25	; 0x02
    5e02:	89 83       	std	Y+1, r24	; 0x01
    5e04:	7c 83       	std	Y+4, r23	; 0x04
    5e06:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5e08:	89 81       	ldd	r24, Y+1	; 0x01
    5e0a:	9a 81       	ldd	r25, Y+2	; 0x02
    5e0c:	80 38       	cpi	r24, 0x80	; 128
    5e0e:	91 05       	cpc	r25, r1
    5e10:	39 f4       	brne	.+14     	; 0x5e20 <tc_set_overflow_interrupt_callback+0x2c>
		tc_tccr1_ovf_callback = callback;
    5e12:	8b 81       	ldd	r24, Y+3	; 0x03
    5e14:	9c 81       	ldd	r25, Y+4	; 0x04
    5e16:	90 93 ad 10 	sts	0x10AD, r25	; 0x8010ad <tc_tccr1_ovf_callback+0x1>
    5e1a:	80 93 ac 10 	sts	0x10AC, r24	; 0x8010ac <tc_tccr1_ovf_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_ovf_callback = callback;
	} else {}
}
    5e1e:	23 c0       	rjmp	.+70     	; 0x5e66 <tc_set_overflow_interrupt_callback+0x72>
void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5e20:	89 81       	ldd	r24, Y+1	; 0x01
    5e22:	9a 81       	ldd	r25, Y+2	; 0x02
    5e24:	80 39       	cpi	r24, 0x90	; 144
    5e26:	91 05       	cpc	r25, r1
    5e28:	39 f4       	brne	.+14     	; 0x5e38 <tc_set_overflow_interrupt_callback+0x44>
		tc_tccr3_ovf_callback = callback;
    5e2a:	8b 81       	ldd	r24, Y+3	; 0x03
    5e2c:	9c 81       	ldd	r25, Y+4	; 0x04
    5e2e:	90 93 b5 10 	sts	0x10B5, r25	; 0x8010b5 <tc_tccr3_ovf_callback+0x1>
    5e32:	80 93 b4 10 	sts	0x10B4, r24	; 0x8010b4 <tc_tccr3_ovf_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_ovf_callback = callback;
	} else {}
}
    5e36:	17 c0       	rjmp	.+46     	; 0x5e66 <tc_set_overflow_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5e38:	89 81       	ldd	r24, Y+1	; 0x01
    5e3a:	9a 81       	ldd	r25, Y+2	; 0x02
    5e3c:	80 3a       	cpi	r24, 0xA0	; 160
    5e3e:	91 05       	cpc	r25, r1
    5e40:	39 f4       	brne	.+14     	; 0x5e50 <tc_set_overflow_interrupt_callback+0x5c>
		tc_tccr4_ovf_callback = callback;
    5e42:	8b 81       	ldd	r24, Y+3	; 0x03
    5e44:	9c 81       	ldd	r25, Y+4	; 0x04
    5e46:	90 93 bd 10 	sts	0x10BD, r25	; 0x8010bd <tc_tccr4_ovf_callback+0x1>
    5e4a:	80 93 bc 10 	sts	0x10BC, r24	; 0x8010bc <tc_tccr4_ovf_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_ovf_callback = callback;
	} else {}
}
    5e4e:	0b c0       	rjmp	.+22     	; 0x5e66 <tc_set_overflow_interrupt_callback+0x72>
		tc_tccr1_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5e50:	89 81       	ldd	r24, Y+1	; 0x01
    5e52:	9a 81       	ldd	r25, Y+2	; 0x02
    5e54:	80 32       	cpi	r24, 0x20	; 32
    5e56:	91 40       	sbci	r25, 0x01	; 1
    5e58:	31 f4       	brne	.+12     	; 0x5e66 <tc_set_overflow_interrupt_callback+0x72>
		tc_tccr5_ovf_callback = callback;
    5e5a:	8b 81       	ldd	r24, Y+3	; 0x03
    5e5c:	9c 81       	ldd	r25, Y+4	; 0x04
    5e5e:	90 93 c5 10 	sts	0x10C5, r25	; 0x8010c5 <tc_tccr5_ovf_callback+0x1>
    5e62:	80 93 c4 10 	sts	0x10C4, r24	; 0x8010c4 <tc_tccr5_ovf_callback>
	} else {}
}
    5e66:	00 00       	nop
    5e68:	0f 90       	pop	r0
    5e6a:	0f 90       	pop	r0
    5e6c:	0f 90       	pop	r0
    5e6e:	0f 90       	pop	r0
    5e70:	df 91       	pop	r29
    5e72:	cf 91       	pop	r28
    5e74:	08 95       	ret

00005e76 <tc_set_compa_interrupt_callback>:

void tc_set_compa_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
    5e76:	cf 93       	push	r28
    5e78:	df 93       	push	r29
    5e7a:	00 d0       	rcall	.+0      	; 0x5e7c <tc_set_compa_interrupt_callback+0x6>
    5e7c:	00 d0       	rcall	.+0      	; 0x5e7e <tc_set_compa_interrupt_callback+0x8>
    5e7e:	cd b7       	in	r28, 0x3d	; 61
    5e80:	de b7       	in	r29, 0x3e	; 62
    5e82:	9a 83       	std	Y+2, r25	; 0x02
    5e84:	89 83       	std	Y+1, r24	; 0x01
    5e86:	7c 83       	std	Y+4, r23	; 0x04
    5e88:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5e8a:	89 81       	ldd	r24, Y+1	; 0x01
    5e8c:	9a 81       	ldd	r25, Y+2	; 0x02
    5e8e:	80 38       	cpi	r24, 0x80	; 128
    5e90:	91 05       	cpc	r25, r1
    5e92:	39 f4       	brne	.+14     	; 0x5ea2 <tc_set_compa_interrupt_callback+0x2c>
		tc_tccr1_compa_callback = callback;
    5e94:	8b 81       	ldd	r24, Y+3	; 0x03
    5e96:	9c 81       	ldd	r25, Y+4	; 0x04
    5e98:	90 93 af 10 	sts	0x10AF, r25	; 0x8010af <tc_tccr1_compa_callback+0x1>
    5e9c:	80 93 ae 10 	sts	0x10AE, r24	; 0x8010ae <tc_tccr1_compa_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compa_callback = callback;
	} else {}
}
    5ea0:	23 c0       	rjmp	.+70     	; 0x5ee8 <tc_set_compa_interrupt_callback+0x72>

void tc_set_compa_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5ea2:	89 81       	ldd	r24, Y+1	; 0x01
    5ea4:	9a 81       	ldd	r25, Y+2	; 0x02
    5ea6:	80 39       	cpi	r24, 0x90	; 144
    5ea8:	91 05       	cpc	r25, r1
    5eaa:	39 f4       	brne	.+14     	; 0x5eba <tc_set_compa_interrupt_callback+0x44>
		tc_tccr3_compa_callback = callback;
    5eac:	8b 81       	ldd	r24, Y+3	; 0x03
    5eae:	9c 81       	ldd	r25, Y+4	; 0x04
    5eb0:	90 93 b7 10 	sts	0x10B7, r25	; 0x8010b7 <tc_tccr3_compa_callback+0x1>
    5eb4:	80 93 b6 10 	sts	0x10B6, r24	; 0x8010b6 <tc_tccr3_compa_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compa_callback = callback;
	} else {}
}
    5eb8:	17 c0       	rjmp	.+46     	; 0x5ee8 <tc_set_compa_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5eba:	89 81       	ldd	r24, Y+1	; 0x01
    5ebc:	9a 81       	ldd	r25, Y+2	; 0x02
    5ebe:	80 3a       	cpi	r24, 0xA0	; 160
    5ec0:	91 05       	cpc	r25, r1
    5ec2:	39 f4       	brne	.+14     	; 0x5ed2 <tc_set_compa_interrupt_callback+0x5c>
		tc_tccr4_compa_callback = callback;
    5ec4:	8b 81       	ldd	r24, Y+3	; 0x03
    5ec6:	9c 81       	ldd	r25, Y+4	; 0x04
    5ec8:	90 93 bf 10 	sts	0x10BF, r25	; 0x8010bf <tc_tccr4_compa_callback+0x1>
    5ecc:	80 93 be 10 	sts	0x10BE, r24	; 0x8010be <tc_tccr4_compa_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compa_callback = callback;
	} else {}
}
    5ed0:	0b c0       	rjmp	.+22     	; 0x5ee8 <tc_set_compa_interrupt_callback+0x72>
		tc_tccr1_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5ed2:	89 81       	ldd	r24, Y+1	; 0x01
    5ed4:	9a 81       	ldd	r25, Y+2	; 0x02
    5ed6:	80 32       	cpi	r24, 0x20	; 32
    5ed8:	91 40       	sbci	r25, 0x01	; 1
    5eda:	31 f4       	brne	.+12     	; 0x5ee8 <tc_set_compa_interrupt_callback+0x72>
		tc_tccr5_compa_callback = callback;
    5edc:	8b 81       	ldd	r24, Y+3	; 0x03
    5ede:	9c 81       	ldd	r25, Y+4	; 0x04
    5ee0:	90 93 c7 10 	sts	0x10C7, r25	; 0x8010c7 <tc_tccr5_compa_callback+0x1>
    5ee4:	80 93 c6 10 	sts	0x10C6, r24	; 0x8010c6 <tc_tccr5_compa_callback>
	} else {}
}
    5ee8:	00 00       	nop
    5eea:	0f 90       	pop	r0
    5eec:	0f 90       	pop	r0
    5eee:	0f 90       	pop	r0
    5ef0:	0f 90       	pop	r0
    5ef2:	df 91       	pop	r29
    5ef4:	cf 91       	pop	r28
    5ef6:	08 95       	ret

00005ef8 <tc_set_compb_interrupt_callback>:

void tc_set_compb_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
    5ef8:	cf 93       	push	r28
    5efa:	df 93       	push	r29
    5efc:	00 d0       	rcall	.+0      	; 0x5efe <tc_set_compb_interrupt_callback+0x6>
    5efe:	00 d0       	rcall	.+0      	; 0x5f00 <tc_set_compb_interrupt_callback+0x8>
    5f00:	cd b7       	in	r28, 0x3d	; 61
    5f02:	de b7       	in	r29, 0x3e	; 62
    5f04:	9a 83       	std	Y+2, r25	; 0x02
    5f06:	89 83       	std	Y+1, r24	; 0x01
    5f08:	7c 83       	std	Y+4, r23	; 0x04
    5f0a:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5f0c:	89 81       	ldd	r24, Y+1	; 0x01
    5f0e:	9a 81       	ldd	r25, Y+2	; 0x02
    5f10:	80 38       	cpi	r24, 0x80	; 128
    5f12:	91 05       	cpc	r25, r1
    5f14:	39 f4       	brne	.+14     	; 0x5f24 <tc_set_compb_interrupt_callback+0x2c>
		tc_tccr1_compb_callback = callback;
    5f16:	8b 81       	ldd	r24, Y+3	; 0x03
    5f18:	9c 81       	ldd	r25, Y+4	; 0x04
    5f1a:	90 93 b1 10 	sts	0x10B1, r25	; 0x8010b1 <tc_tccr1_compb_callback+0x1>
    5f1e:	80 93 b0 10 	sts	0x10B0, r24	; 0x8010b0 <tc_tccr1_compb_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compb_callback = callback;
	} else {}
}
    5f22:	23 c0       	rjmp	.+70     	; 0x5f6a <tc_set_compb_interrupt_callback+0x72>

void tc_set_compb_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5f24:	89 81       	ldd	r24, Y+1	; 0x01
    5f26:	9a 81       	ldd	r25, Y+2	; 0x02
    5f28:	80 39       	cpi	r24, 0x90	; 144
    5f2a:	91 05       	cpc	r25, r1
    5f2c:	39 f4       	brne	.+14     	; 0x5f3c <tc_set_compb_interrupt_callback+0x44>
		tc_tccr3_compb_callback = callback;
    5f2e:	8b 81       	ldd	r24, Y+3	; 0x03
    5f30:	9c 81       	ldd	r25, Y+4	; 0x04
    5f32:	90 93 b9 10 	sts	0x10B9, r25	; 0x8010b9 <tc_tccr3_compb_callback+0x1>
    5f36:	80 93 b8 10 	sts	0x10B8, r24	; 0x8010b8 <tc_tccr3_compb_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compb_callback = callback;
	} else {}
}
    5f3a:	17 c0       	rjmp	.+46     	; 0x5f6a <tc_set_compb_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5f3c:	89 81       	ldd	r24, Y+1	; 0x01
    5f3e:	9a 81       	ldd	r25, Y+2	; 0x02
    5f40:	80 3a       	cpi	r24, 0xA0	; 160
    5f42:	91 05       	cpc	r25, r1
    5f44:	39 f4       	brne	.+14     	; 0x5f54 <tc_set_compb_interrupt_callback+0x5c>
		tc_tccr4_compb_callback = callback;
    5f46:	8b 81       	ldd	r24, Y+3	; 0x03
    5f48:	9c 81       	ldd	r25, Y+4	; 0x04
    5f4a:	90 93 c1 10 	sts	0x10C1, r25	; 0x8010c1 <tc_tccr4_compb_callback+0x1>
    5f4e:	80 93 c0 10 	sts	0x10C0, r24	; 0x8010c0 <tc_tccr4_compb_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compb_callback = callback;
	} else {}
}
    5f52:	0b c0       	rjmp	.+22     	; 0x5f6a <tc_set_compb_interrupt_callback+0x72>
		tc_tccr1_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5f54:	89 81       	ldd	r24, Y+1	; 0x01
    5f56:	9a 81       	ldd	r25, Y+2	; 0x02
    5f58:	80 32       	cpi	r24, 0x20	; 32
    5f5a:	91 40       	sbci	r25, 0x01	; 1
    5f5c:	31 f4       	brne	.+12     	; 0x5f6a <tc_set_compb_interrupt_callback+0x72>
		tc_tccr5_compb_callback = callback;
    5f5e:	8b 81       	ldd	r24, Y+3	; 0x03
    5f60:	9c 81       	ldd	r25, Y+4	; 0x04
    5f62:	90 93 c9 10 	sts	0x10C9, r25	; 0x8010c9 <tc_tccr5_compb_callback+0x1>
    5f66:	80 93 c8 10 	sts	0x10C8, r24	; 0x8010c8 <tc_tccr5_compb_callback>
	} else {}
}
    5f6a:	00 00       	nop
    5f6c:	0f 90       	pop	r0
    5f6e:	0f 90       	pop	r0
    5f70:	0f 90       	pop	r0
    5f72:	0f 90       	pop	r0
    5f74:	df 91       	pop	r29
    5f76:	cf 91       	pop	r28
    5f78:	08 95       	ret

00005f7a <tc_set_compc_interrupt_callback>:

void tc_set_compc_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
    5f7a:	cf 93       	push	r28
    5f7c:	df 93       	push	r29
    5f7e:	00 d0       	rcall	.+0      	; 0x5f80 <tc_set_compc_interrupt_callback+0x6>
    5f80:	00 d0       	rcall	.+0      	; 0x5f82 <tc_set_compc_interrupt_callback+0x8>
    5f82:	cd b7       	in	r28, 0x3d	; 61
    5f84:	de b7       	in	r29, 0x3e	; 62
    5f86:	9a 83       	std	Y+2, r25	; 0x02
    5f88:	89 83       	std	Y+1, r24	; 0x01
    5f8a:	7c 83       	std	Y+4, r23	; 0x04
    5f8c:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5f8e:	89 81       	ldd	r24, Y+1	; 0x01
    5f90:	9a 81       	ldd	r25, Y+2	; 0x02
    5f92:	80 38       	cpi	r24, 0x80	; 128
    5f94:	91 05       	cpc	r25, r1
    5f96:	39 f4       	brne	.+14     	; 0x5fa6 <tc_set_compc_interrupt_callback+0x2c>
		tc_tccr1_compc_callback = callback;
    5f98:	8b 81       	ldd	r24, Y+3	; 0x03
    5f9a:	9c 81       	ldd	r25, Y+4	; 0x04
    5f9c:	90 93 b3 10 	sts	0x10B3, r25	; 0x8010b3 <tc_tccr1_compc_callback+0x1>
    5fa0:	80 93 b2 10 	sts	0x10B2, r24	; 0x8010b2 <tc_tccr1_compc_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compc_callback = callback;
	} else {}
}
    5fa4:	23 c0       	rjmp	.+70     	; 0x5fec <tc_set_compc_interrupt_callback+0x72>

void tc_set_compc_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5fa6:	89 81       	ldd	r24, Y+1	; 0x01
    5fa8:	9a 81       	ldd	r25, Y+2	; 0x02
    5faa:	80 39       	cpi	r24, 0x90	; 144
    5fac:	91 05       	cpc	r25, r1
    5fae:	39 f4       	brne	.+14     	; 0x5fbe <tc_set_compc_interrupt_callback+0x44>
		tc_tccr3_compc_callback = callback;
    5fb0:	8b 81       	ldd	r24, Y+3	; 0x03
    5fb2:	9c 81       	ldd	r25, Y+4	; 0x04
    5fb4:	90 93 bb 10 	sts	0x10BB, r25	; 0x8010bb <tc_tccr3_compc_callback+0x1>
    5fb8:	80 93 ba 10 	sts	0x10BA, r24	; 0x8010ba <tc_tccr3_compc_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compc_callback = callback;
	} else {}
}
    5fbc:	17 c0       	rjmp	.+46     	; 0x5fec <tc_set_compc_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5fbe:	89 81       	ldd	r24, Y+1	; 0x01
    5fc0:	9a 81       	ldd	r25, Y+2	; 0x02
    5fc2:	80 3a       	cpi	r24, 0xA0	; 160
    5fc4:	91 05       	cpc	r25, r1
    5fc6:	39 f4       	brne	.+14     	; 0x5fd6 <tc_set_compc_interrupt_callback+0x5c>
		tc_tccr4_compc_callback = callback;
    5fc8:	8b 81       	ldd	r24, Y+3	; 0x03
    5fca:	9c 81       	ldd	r25, Y+4	; 0x04
    5fcc:	90 93 c3 10 	sts	0x10C3, r25	; 0x8010c3 <tc_tccr4_compc_callback+0x1>
    5fd0:	80 93 c2 10 	sts	0x10C2, r24	; 0x8010c2 <tc_tccr4_compc_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compc_callback = callback;
	} else {}
}
    5fd4:	0b c0       	rjmp	.+22     	; 0x5fec <tc_set_compc_interrupt_callback+0x72>
		tc_tccr1_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5fd6:	89 81       	ldd	r24, Y+1	; 0x01
    5fd8:	9a 81       	ldd	r25, Y+2	; 0x02
    5fda:	80 32       	cpi	r24, 0x20	; 32
    5fdc:	91 40       	sbci	r25, 0x01	; 1
    5fde:	31 f4       	brne	.+12     	; 0x5fec <tc_set_compc_interrupt_callback+0x72>
		tc_tccr5_compc_callback = callback;
    5fe0:	8b 81       	ldd	r24, Y+3	; 0x03
    5fe2:	9c 81       	ldd	r25, Y+4	; 0x04
    5fe4:	90 93 cb 10 	sts	0x10CB, r25	; 0x8010cb <tc_tccr5_compc_callback+0x1>
    5fe8:	80 93 ca 10 	sts	0x10CA, r24	; 0x8010ca <tc_tccr5_compc_callback>
	} else {}
}
    5fec:	00 00       	nop
    5fee:	0f 90       	pop	r0
    5ff0:	0f 90       	pop	r0
    5ff2:	0f 90       	pop	r0
    5ff4:	0f 90       	pop	r0
    5ff6:	df 91       	pop	r29
    5ff8:	cf 91       	pop	r28
    5ffa:	08 95       	ret

00005ffc <sal_init>:
 * @brief Initialization of SAL.
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
    5ffc:	cf 93       	push	r28
    5ffe:	df 93       	push	r29
    6000:	cd b7       	in	r28, 0x3d	; 61
    6002:	de b7       	in	r29, 0x3e	; 62
}
    6004:	00 00       	nop
    6006:	df 91       	pop	r29
    6008:	cf 91       	pop	r28
    600a:	08 95       	ret

0000600c <sal_aes_setup>:
 * @return  False if some parameter was illegal, true else
 */
bool sal_aes_setup(uint8_t *key,
		uint8_t enc_mode,
		uint8_t dir)
{
    600c:	cf 93       	push	r28
    600e:	df 93       	push	r29
    6010:	cd b7       	in	r28, 0x3d	; 61
    6012:	de b7       	in	r29, 0x3e	; 62
    6014:	65 97       	sbiw	r28, 0x15	; 21
    6016:	0f b6       	in	r0, 0x3f	; 63
    6018:	f8 94       	cli
    601a:	de bf       	out	0x3e, r29	; 62
    601c:	0f be       	out	0x3f, r0	; 63
    601e:	cd bf       	out	0x3d, r28	; 61
    6020:	9b 8b       	std	Y+19, r25	; 0x13
    6022:	8a 8b       	std	Y+18, r24	; 0x12
    6024:	6c 8b       	std	Y+20, r22	; 0x14
    6026:	4d 8b       	std	Y+21, r20	; 0x15
	uint8_t i;

	if (key != NULL) {
    6028:	8a 89       	ldd	r24, Y+18	; 0x12
    602a:	9b 89       	ldd	r25, Y+19	; 0x13
    602c:	89 2b       	or	r24, r25
    602e:	21 f1       	breq	.+72     	; 0x6078 <sal_aes_setup+0x6c>
		/* Setup key. */
		dec_initialized = false;
    6030:	10 92 cc 10 	sts	0x10CC, r1	; 0x8010cc <dec_initialized>

		last_dir = AES_DIR_VOID;
    6034:	82 e0       	ldi	r24, 0x02	; 2
    6036:	80 93 54 02 	sts	0x0254, r24	; 0x800254 <last_dir>

		/* Save key for later use after decryption or sleep. */
		memcpy(enc_key, key, AES_KEYSIZE);
    603a:	8a 89       	ldd	r24, Y+18	; 0x12
    603c:	9b 89       	ldd	r25, Y+19	; 0x13
    603e:	20 e1       	ldi	r18, 0x10	; 16
    6040:	fc 01       	movw	r30, r24
    6042:	ae ec       	ldi	r26, 0xCE	; 206
    6044:	b0 e1       	ldi	r27, 0x10	; 16
    6046:	01 90       	ld	r0, Z+
    6048:	0d 92       	st	X+, r0
    604a:	2a 95       	dec	r18
    604c:	e1 f7       	brne	.-8      	; 0x6046 <sal_aes_setup+0x3a>

		/* fill in key */
		for (i = 0; i < AES_BLOCKSIZE; ++i) {
    604e:	19 82       	std	Y+1, r1	; 0x01
    6050:	10 c0       	rjmp	.+32     	; 0x6072 <sal_aes_setup+0x66>
			trx_reg_write(RG_AES_KEY, key[i]);
    6052:	8f e3       	ldi	r24, 0x3F	; 63
    6054:	91 e0       	ldi	r25, 0x01	; 1
    6056:	29 81       	ldd	r18, Y+1	; 0x01
    6058:	22 2f       	mov	r18, r18
    605a:	30 e0       	ldi	r19, 0x00	; 0
    605c:	4a 89       	ldd	r20, Y+18	; 0x12
    605e:	5b 89       	ldd	r21, Y+19	; 0x13
    6060:	24 0f       	add	r18, r20
    6062:	35 1f       	adc	r19, r21
    6064:	f9 01       	movw	r30, r18
    6066:	20 81       	ld	r18, Z
    6068:	fc 01       	movw	r30, r24
    606a:	20 83       	st	Z, r18

		/* Save key for later use after decryption or sleep. */
		memcpy(enc_key, key, AES_KEYSIZE);

		/* fill in key */
		for (i = 0; i < AES_BLOCKSIZE; ++i) {
    606c:	89 81       	ldd	r24, Y+1	; 0x01
    606e:	8f 5f       	subi	r24, 0xFF	; 255
    6070:	89 83       	std	Y+1, r24	; 0x01
    6072:	89 81       	ldd	r24, Y+1	; 0x01
    6074:	80 31       	cpi	r24, 0x10	; 16
    6076:	68 f3       	brcs	.-38     	; 0x6052 <sal_aes_setup+0x46>
			trx_reg_write(RG_AES_KEY, key[i]);
		}
	}

	/* Set encryption direction. */
	switch (dir) {
    6078:	8d 89       	ldd	r24, Y+21	; 0x15
    607a:	88 2f       	mov	r24, r24
    607c:	90 e0       	ldi	r25, 0x00	; 0
    607e:	00 97       	sbiw	r24, 0x00	; 0
    6080:	19 f0       	breq	.+6      	; 0x6088 <sal_aes_setup+0x7c>
    6082:	01 97       	sbiw	r24, 0x01	; 1
    6084:	d1 f0       	breq	.+52     	; 0x60ba <sal_aes_setup+0xae>
    6086:	59 c0       	rjmp	.+178    	; 0x613a <sal_aes_setup+0x12e>
	case AES_DIR_ENCRYPT:
		if (last_dir == AES_DIR_DECRYPT) {
    6088:	80 91 54 02 	lds	r24, 0x0254	; 0x800254 <last_dir>
    608c:	81 30       	cpi	r24, 0x01	; 1
    608e:	09 f0       	breq	.+2      	; 0x6092 <sal_aes_setup+0x86>
    6090:	56 c0       	rjmp	.+172    	; 0x613e <sal_aes_setup+0x132>
			/*
			 * If the last operation was decryption, the encryption
			 * key must be stored in enc_key, so re-initialize it.
			 */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6092:	19 82       	std	Y+1, r1	; 0x01
    6094:	0e c0       	rjmp	.+28     	; 0x60b2 <sal_aes_setup+0xa6>
				trx_reg_write(RG_AES_KEY, enc_key[i]);
    6096:	8f e3       	ldi	r24, 0x3F	; 63
    6098:	91 e0       	ldi	r25, 0x01	; 1
    609a:	29 81       	ldd	r18, Y+1	; 0x01
    609c:	22 2f       	mov	r18, r18
    609e:	30 e0       	ldi	r19, 0x00	; 0
    60a0:	22 53       	subi	r18, 0x32	; 50
    60a2:	3f 4e       	sbci	r19, 0xEF	; 239
    60a4:	f9 01       	movw	r30, r18
    60a6:	20 81       	ld	r18, Z
    60a8:	fc 01       	movw	r30, r24
    60aa:	20 83       	st	Z, r18
		if (last_dir == AES_DIR_DECRYPT) {
			/*
			 * If the last operation was decryption, the encryption
			 * key must be stored in enc_key, so re-initialize it.
			 */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    60ac:	89 81       	ldd	r24, Y+1	; 0x01
    60ae:	8f 5f       	subi	r24, 0xFF	; 255
    60b0:	89 83       	std	Y+1, r24	; 0x01
    60b2:	89 81       	ldd	r24, Y+1	; 0x01
    60b4:	80 31       	cpi	r24, 0x10	; 16
    60b6:	78 f3       	brcs	.-34     	; 0x6096 <sal_aes_setup+0x8a>
				trx_reg_write(RG_AES_KEY, enc_key[i]);
			}
		}

		break;
    60b8:	42 c0       	rjmp	.+132    	; 0x613e <sal_aes_setup+0x132>

	case AES_DIR_DECRYPT:
		if (last_dir != AES_DIR_DECRYPT) {
    60ba:	80 91 54 02 	lds	r24, 0x0254	; 0x800254 <last_dir>
    60be:	81 30       	cpi	r24, 0x01	; 1
    60c0:	e1 f1       	breq	.+120    	; 0x613a <sal_aes_setup+0x12e>
			if (!dec_initialized) {
    60c2:	90 91 cc 10 	lds	r25, 0x10CC	; 0x8010cc <dec_initialized>
    60c6:	81 e0       	ldi	r24, 0x01	; 1
    60c8:	89 27       	eor	r24, r25
    60ca:	88 23       	and	r24, r24
    60cc:	11 f1       	breq	.+68     	; 0x6112 <sal_aes_setup+0x106>

				/* Compute decryption key and initialize unit
				 * with it. */

				/* Dummy ECB encryption. */
				mode_byte = SR_MASK(SR_AES_MODE, AES_MODE_ECB) |
    60ce:	10 92 cd 10 	sts	0x10CD, r1	; 0x8010cd <mode_byte>
						SR_MASK(SR_AES_DIR,
						AES_DIR_ENCRYPT);
				trx_reg_write(RG_AES_CTRL, mode_byte);
    60d2:	8c e3       	ldi	r24, 0x3C	; 60
    60d4:	91 e0       	ldi	r25, 0x01	; 1
    60d6:	20 91 cd 10 	lds	r18, 0x10CD	; 0x8010cd <mode_byte>
    60da:	fc 01       	movw	r30, r24
    60dc:	20 83       	st	Z, r18
				sal_aes_exec(dummy);
    60de:	ce 01       	movw	r24, r28
    60e0:	02 96       	adiw	r24, 0x02	; 2
    60e2:	0e 94 12 31 	call	0x6224	; 0x6224 <sal_aes_exec>

				/* Read last round key. */
				for (i = 0; i < AES_BLOCKSIZE; ++i) {
    60e6:	19 82       	std	Y+1, r1	; 0x01
    60e8:	0e c0       	rjmp	.+28     	; 0x6106 <sal_aes_setup+0xfa>
					dec_key[i]
    60ea:	89 81       	ldd	r24, Y+1	; 0x01
    60ec:	88 2f       	mov	r24, r24
    60ee:	90 e0       	ldi	r25, 0x00	; 0
						= trx_reg_read(RG_AES_KEY);
    60f0:	2f e3       	ldi	r18, 0x3F	; 63
    60f2:	31 e0       	ldi	r19, 0x01	; 1
    60f4:	f9 01       	movw	r30, r18
    60f6:	20 81       	ld	r18, Z
    60f8:	82 52       	subi	r24, 0x22	; 34
    60fa:	9f 4e       	sbci	r25, 0xEF	; 239
    60fc:	fc 01       	movw	r30, r24
    60fe:	20 83       	st	Z, r18
						AES_DIR_ENCRYPT);
				trx_reg_write(RG_AES_CTRL, mode_byte);
				sal_aes_exec(dummy);

				/* Read last round key. */
				for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6100:	89 81       	ldd	r24, Y+1	; 0x01
    6102:	8f 5f       	subi	r24, 0xFF	; 255
    6104:	89 83       	std	Y+1, r24	; 0x01
    6106:	89 81       	ldd	r24, Y+1	; 0x01
    6108:	80 31       	cpi	r24, 0x10	; 16
    610a:	78 f3       	brcs	.-34     	; 0x60ea <sal_aes_setup+0xde>
					dec_key[i]
						= trx_reg_read(RG_AES_KEY);
				}

				dec_initialized = true;
    610c:	81 e0       	ldi	r24, 0x01	; 1
    610e:	80 93 cc 10 	sts	0x10CC, r24	; 0x8010cc <dec_initialized>
			}

			/* Initialize the key. */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6112:	19 82       	std	Y+1, r1	; 0x01
    6114:	0e c0       	rjmp	.+28     	; 0x6132 <sal_aes_setup+0x126>
				trx_reg_write(RG_AES_KEY, dec_key[i]);
    6116:	8f e3       	ldi	r24, 0x3F	; 63
    6118:	91 e0       	ldi	r25, 0x01	; 1
    611a:	29 81       	ldd	r18, Y+1	; 0x01
    611c:	22 2f       	mov	r18, r18
    611e:	30 e0       	ldi	r19, 0x00	; 0
    6120:	22 52       	subi	r18, 0x22	; 34
    6122:	3f 4e       	sbci	r19, 0xEF	; 239
    6124:	f9 01       	movw	r30, r18
    6126:	20 81       	ld	r18, Z
    6128:	fc 01       	movw	r30, r24
    612a:	20 83       	st	Z, r18

				dec_initialized = true;
			}

			/* Initialize the key. */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    612c:	89 81       	ldd	r24, Y+1	; 0x01
    612e:	8f 5f       	subi	r24, 0xFF	; 255
    6130:	89 83       	std	Y+1, r24	; 0x01
    6132:	89 81       	ldd	r24, Y+1	; 0x01
    6134:	80 31       	cpi	r24, 0x10	; 16
    6136:	78 f3       	brcs	.-34     	; 0x6116 <sal_aes_setup+0x10a>
				trx_reg_write(RG_AES_KEY, dec_key[i]);
			}

			break;
    6138:	03 c0       	rjmp	.+6      	; 0x6140 <sal_aes_setup+0x134>
		}

	default:
		return false;
    613a:	80 e0       	ldi	r24, 0x00	; 0
    613c:	2d c0       	rjmp	.+90     	; 0x6198 <sal_aes_setup+0x18c>
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
				trx_reg_write(RG_AES_KEY, enc_key[i]);
			}
		}

		break;
    613e:	00 00       	nop

	default:
		return false;
	}

	last_dir = dir;
    6140:	8d 89       	ldd	r24, Y+21	; 0x15
    6142:	80 93 54 02 	sts	0x0254, r24	; 0x800254 <last_dir>

	/* Set encryption mode. */
	switch (enc_mode) {
    6146:	8c 89       	ldd	r24, Y+20	; 0x14
    6148:	88 2f       	mov	r24, r24
    614a:	90 e0       	ldi	r25, 0x00	; 0
    614c:	02 97       	sbiw	r24, 0x02	; 2
    614e:	18 f5       	brcc	.+70     	; 0x6196 <sal_aes_setup+0x18a>
	case AES_MODE_ECB:
	case AES_MODE_CBC:
		mode_byte
			= SR_MASK(SR_AES_MODE, enc_mode) | SR_MASK(SR_AES_DIR,
    6150:	8c 89       	ldd	r24, Y+20	; 0x14
    6152:	88 2f       	mov	r24, r24
    6154:	90 e0       	ldi	r25, 0x00	; 0
    6156:	88 0f       	add	r24, r24
    6158:	99 1f       	adc	r25, r25
    615a:	82 95       	swap	r24
    615c:	92 95       	swap	r25
    615e:	90 7f       	andi	r25, 0xF0	; 240
    6160:	98 27       	eor	r25, r24
    6162:	80 7f       	andi	r24, 0xF0	; 240
    6164:	98 27       	eor	r25, r24
    6166:	28 2f       	mov	r18, r24
    6168:	20 72       	andi	r18, 0x20	; 32
    616a:	8d 89       	ldd	r24, Y+21	; 0x15
    616c:	88 2f       	mov	r24, r24
    616e:	90 e0       	ldi	r25, 0x00	; 0
    6170:	88 0f       	add	r24, r24
    6172:	99 1f       	adc	r25, r25
    6174:	88 0f       	add	r24, r24
    6176:	99 1f       	adc	r25, r25
    6178:	88 0f       	add	r24, r24
    617a:	99 1f       	adc	r25, r25
    617c:	88 70       	andi	r24, 0x08	; 8
    617e:	82 2b       	or	r24, r18
    6180:	80 93 cd 10 	sts	0x10CD, r24	; 0x8010cd <mode_byte>
				dir);
		break;
    6184:	00 00       	nop
		return (false);
	}

	/* set mode and direction */

	trx_reg_write(RG_AES_CTRL, mode_byte);
    6186:	8c e3       	ldi	r24, 0x3C	; 60
    6188:	91 e0       	ldi	r25, 0x01	; 1
    618a:	20 91 cd 10 	lds	r18, 0x10CD	; 0x8010cd <mode_byte>
    618e:	fc 01       	movw	r30, r24
    6190:	20 83       	st	Z, r18

	return (true);
    6192:	81 e0       	ldi	r24, 0x01	; 1
    6194:	01 c0       	rjmp	.+2      	; 0x6198 <sal_aes_setup+0x18c>
			= SR_MASK(SR_AES_MODE, enc_mode) | SR_MASK(SR_AES_DIR,
				dir);
		break;

	default:
		return (false);
    6196:	80 e0       	ldi	r24, 0x00	; 0
	/* set mode and direction */

	trx_reg_write(RG_AES_CTRL, mode_byte);

	return (true);
}
    6198:	65 96       	adiw	r28, 0x15	; 21
    619a:	0f b6       	in	r0, 0x3f	; 63
    619c:	f8 94       	cli
    619e:	de bf       	out	0x3e, r29	; 62
    61a0:	0f be       	out	0x3f, r0	; 63
    61a2:	cd bf       	out	0x3d, r28	; 61
    61a4:	df 91       	pop	r29
    61a6:	cf 91       	pop	r28
    61a8:	08 95       	ret

000061aa <sal_aes_restart>:
 * The contents of AES register AES_CON is restored,
 * the next AES operation started with sal_aes_exec()
 * will be executed correctly.
 */
void sal_aes_restart(void)
{
    61aa:	cf 93       	push	r28
    61ac:	df 93       	push	r29
    61ae:	00 d0       	rcall	.+0      	; 0x61b0 <sal_aes_restart+0x6>
    61b0:	1f 92       	push	r1
    61b2:	cd b7       	in	r28, 0x3d	; 61
    61b4:	de b7       	in	r29, 0x3e	; 62
	uint8_t i;
	uint8_t *keyp;

	if (last_dir == AES_DIR_ENCRYPT) {
    61b6:	80 91 54 02 	lds	r24, 0x0254	; 0x800254 <last_dir>
    61ba:	88 23       	and	r24, r24
    61bc:	29 f4       	brne	.+10     	; 0x61c8 <sal_aes_restart+0x1e>
		keyp = enc_key;
    61be:	8e ec       	ldi	r24, 0xCE	; 206
    61c0:	90 e1       	ldi	r25, 0x10	; 16
    61c2:	9b 83       	std	Y+3, r25	; 0x03
    61c4:	8a 83       	std	Y+2, r24	; 0x02
    61c6:	04 c0       	rjmp	.+8      	; 0x61d0 <sal_aes_restart+0x26>
	} else {
		keyp = dec_key;
    61c8:	8e ed       	ldi	r24, 0xDE	; 222
    61ca:	90 e1       	ldi	r25, 0x10	; 16
    61cc:	9b 83       	std	Y+3, r25	; 0x03
    61ce:	8a 83       	std	Y+2, r24	; 0x02
	}

	/* fill in key */
	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    61d0:	19 82       	std	Y+1, r1	; 0x01
    61d2:	10 c0       	rjmp	.+32     	; 0x61f4 <sal_aes_restart+0x4a>
		trx_reg_write(RG_AES_KEY, *keyp++);
    61d4:	2f e3       	ldi	r18, 0x3F	; 63
    61d6:	31 e0       	ldi	r19, 0x01	; 1
    61d8:	8a 81       	ldd	r24, Y+2	; 0x02
    61da:	9b 81       	ldd	r25, Y+3	; 0x03
    61dc:	ac 01       	movw	r20, r24
    61de:	4f 5f       	subi	r20, 0xFF	; 255
    61e0:	5f 4f       	sbci	r21, 0xFF	; 255
    61e2:	5b 83       	std	Y+3, r21	; 0x03
    61e4:	4a 83       	std	Y+2, r20	; 0x02
    61e6:	fc 01       	movw	r30, r24
    61e8:	80 81       	ld	r24, Z
    61ea:	f9 01       	movw	r30, r18
    61ec:	80 83       	st	Z, r24
	} else {
		keyp = dec_key;
	}

	/* fill in key */
	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    61ee:	89 81       	ldd	r24, Y+1	; 0x01
    61f0:	8f 5f       	subi	r24, 0xFF	; 255
    61f2:	89 83       	std	Y+1, r24	; 0x01
    61f4:	89 81       	ldd	r24, Y+1	; 0x01
    61f6:	80 31       	cpi	r24, 0x10	; 16
    61f8:	68 f3       	brcs	.-38     	; 0x61d4 <sal_aes_restart+0x2a>
		trx_reg_write(RG_AES_KEY, *keyp++);
	}

	trx_reg_write(RG_AES_CTRL, mode_byte);
    61fa:	8c e3       	ldi	r24, 0x3C	; 60
    61fc:	91 e0       	ldi	r25, 0x01	; 1
    61fe:	20 91 cd 10 	lds	r18, 0x10CD	; 0x8010cd <mode_byte>
    6202:	fc 01       	movw	r30, r24
    6204:	20 83       	st	Z, r18
}
    6206:	00 00       	nop
    6208:	0f 90       	pop	r0
    620a:	0f 90       	pop	r0
    620c:	0f 90       	pop	r0
    620e:	df 91       	pop	r29
    6210:	cf 91       	pop	r28
    6212:	08 95       	ret

00006214 <_sal_aes_clean_up>:

/**
 * @brief Cleans up the SAL/AES after STB has been finished
 */
void _sal_aes_clean_up(void)
{
    6214:	cf 93       	push	r28
    6216:	df 93       	push	r29
    6218:	cd b7       	in	r28, 0x3d	; 61
    621a:	de b7       	in	r29, 0x3e	; 62
}
    621c:	00 00       	nop
    621e:	df 91       	pop	r29
    6220:	cf 91       	pop	r28
    6222:	08 95       	ret

00006224 <sal_aes_exec>:
 * The function returns after the AES operation is finished.
 *
 * @param[in]  data  AES block to be en/decrypted
 */
void sal_aes_exec(uint8_t *data)
{
    6224:	cf 93       	push	r28
    6226:	df 93       	push	r29
    6228:	00 d0       	rcall	.+0      	; 0x622a <sal_aes_exec+0x6>
    622a:	1f 92       	push	r1
    622c:	cd b7       	in	r28, 0x3d	; 61
    622e:	de b7       	in	r29, 0x3e	; 62
    6230:	9b 83       	std	Y+3, r25	; 0x03
    6232:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6234:	19 82       	std	Y+1, r1	; 0x01
    6236:	10 c0       	rjmp	.+32     	; 0x6258 <sal_aes_exec+0x34>
		trx_reg_write(RG_AES_STATE, *data++);
    6238:	2e e3       	ldi	r18, 0x3E	; 62
    623a:	31 e0       	ldi	r19, 0x01	; 1
    623c:	8a 81       	ldd	r24, Y+2	; 0x02
    623e:	9b 81       	ldd	r25, Y+3	; 0x03
    6240:	ac 01       	movw	r20, r24
    6242:	4f 5f       	subi	r20, 0xFF	; 255
    6244:	5f 4f       	sbci	r21, 0xFF	; 255
    6246:	5b 83       	std	Y+3, r21	; 0x03
    6248:	4a 83       	std	Y+2, r20	; 0x02
    624a:	fc 01       	movw	r30, r24
    624c:	80 81       	ld	r24, Z
    624e:	f9 01       	movw	r30, r18
    6250:	80 83       	st	Z, r24
 */
void sal_aes_exec(uint8_t *data)
{
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6252:	89 81       	ldd	r24, Y+1	; 0x01
    6254:	8f 5f       	subi	r24, 0xFF	; 255
    6256:	89 83       	std	Y+1, r24	; 0x01
    6258:	89 81       	ldd	r24, Y+1	; 0x01
    625a:	80 31       	cpi	r24, 0x10	; 16
    625c:	68 f3       	brcs	.-38     	; 0x6238 <sal_aes_exec+0x14>
		trx_reg_write(RG_AES_STATE, *data++);
	}

	trx_reg_write(RG_AES_CTRL,
    625e:	8c e3       	ldi	r24, 0x3C	; 60
    6260:	91 e0       	ldi	r25, 0x01	; 1
    6262:	20 91 cd 10 	lds	r18, 0x10CD	; 0x8010cd <mode_byte>
    6266:	20 68       	ori	r18, 0x80	; 128
    6268:	fc 01       	movw	r30, r24
    626a:	20 83       	st	Z, r18
			mode_byte | SR_MASK(SR_AES_REQUEST, AES_START));

	/* Wait for the operation to finish - poll RG_AES_RY. */
	while (!trx_bit_read(SR_AES_DONE)) {
    626c:	00 00       	nop
    626e:	8d e3       	ldi	r24, 0x3D	; 61
    6270:	91 e0       	ldi	r25, 0x01	; 1
    6272:	fc 01       	movw	r30, r24
    6274:	80 81       	ld	r24, Z
    6276:	88 2f       	mov	r24, r24
    6278:	90 e0       	ldi	r25, 0x00	; 0
    627a:	81 70       	andi	r24, 0x01	; 1
    627c:	99 27       	eor	r25, r25
    627e:	89 2b       	or	r24, r25
    6280:	b1 f3       	breq	.-20     	; 0x626e <sal_aes_exec+0x4a>
	}
}
    6282:	00 00       	nop
    6284:	0f 90       	pop	r0
    6286:	0f 90       	pop	r0
    6288:	0f 90       	pop	r0
    628a:	df 91       	pop	r29
    628c:	cf 91       	pop	r28
    628e:	08 95       	ret

00006290 <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    6290:	cf 93       	push	r28
    6292:	df 93       	push	r29
    6294:	00 d0       	rcall	.+0      	; 0x6296 <sal_aes_read+0x6>
    6296:	1f 92       	push	r1
    6298:	cd b7       	in	r28, 0x3d	; 61
    629a:	de b7       	in	r29, 0x3e	; 62
    629c:	9b 83       	std	Y+3, r25	; 0x03
    629e:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    62a0:	19 82       	std	Y+1, r1	; 0x01
    62a2:	10 c0       	rjmp	.+32     	; 0x62c4 <sal_aes_read+0x34>
		*data++ = trx_reg_read(RG_AES_STATE);
    62a4:	8a 81       	ldd	r24, Y+2	; 0x02
    62a6:	9b 81       	ldd	r25, Y+3	; 0x03
    62a8:	9c 01       	movw	r18, r24
    62aa:	2f 5f       	subi	r18, 0xFF	; 255
    62ac:	3f 4f       	sbci	r19, 0xFF	; 255
    62ae:	3b 83       	std	Y+3, r19	; 0x03
    62b0:	2a 83       	std	Y+2, r18	; 0x02
    62b2:	2e e3       	ldi	r18, 0x3E	; 62
    62b4:	31 e0       	ldi	r19, 0x01	; 1
    62b6:	f9 01       	movw	r30, r18
    62b8:	20 81       	ld	r18, Z
    62ba:	fc 01       	movw	r30, r24
    62bc:	20 83       	st	Z, r18
 */
void sal_aes_read(uint8_t *data)
{
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    62be:	89 81       	ldd	r24, Y+1	; 0x01
    62c0:	8f 5f       	subi	r24, 0xFF	; 255
    62c2:	89 83       	std	Y+1, r24	; 0x01
    62c4:	89 81       	ldd	r24, Y+1	; 0x01
    62c6:	80 31       	cpi	r24, 0x10	; 16
    62c8:	68 f3       	brcs	.-38     	; 0x62a4 <sal_aes_read+0x14>
		*data++ = trx_reg_read(RG_AES_STATE);
	}
}
    62ca:	00 00       	nop
    62cc:	0f 90       	pop	r0
    62ce:	0f 90       	pop	r0
    62d0:	0f 90       	pop	r0
    62d2:	df 91       	pop	r29
    62d4:	cf 91       	pop	r28
    62d6:	08 95       	ret

000062d8 <sleep_set_mode>:
 * \brief Set new sleep mode
 *
 * \param mode Sleep mode, from the device IO header file.
 */
static inline void sleep_set_mode(enum SLEEP_SMODE_enum mode)
{
    62d8:	cf 93       	push	r28
    62da:	df 93       	push	r29
    62dc:	1f 92       	push	r1
    62de:	cd b7       	in	r28, 0x3d	; 61
    62e0:	de b7       	in	r29, 0x3e	; 62
    62e2:	89 83       	std	Y+1, r24	; 0x01
	SMCR = mode | (SMCR & ~((1 << SM0) | (1 << SM1) | (1 << SM2)));
    62e4:	83 e5       	ldi	r24, 0x53	; 83
    62e6:	90 e0       	ldi	r25, 0x00	; 0
    62e8:	23 e5       	ldi	r18, 0x53	; 83
    62ea:	30 e0       	ldi	r19, 0x00	; 0
    62ec:	f9 01       	movw	r30, r18
    62ee:	20 81       	ld	r18, Z
    62f0:	32 2f       	mov	r19, r18
    62f2:	31 7f       	andi	r19, 0xF1	; 241
    62f4:	29 81       	ldd	r18, Y+1	; 0x01
    62f6:	23 2b       	or	r18, r19
    62f8:	fc 01       	movw	r30, r24
    62fa:	20 83       	st	Z, r18
}
    62fc:	00 00       	nop
    62fe:	0f 90       	pop	r0
    6300:	df 91       	pop	r29
    6302:	cf 91       	pop	r28
    6304:	08 95       	ret

00006306 <macsc_sleep_clk_enable>:
 *
 * \param none
 */

static inline void macsc_sleep_clk_enable(void)
{
    6306:	cf 93       	push	r28
    6308:	df 93       	push	r29
    630a:	cd b7       	in	r28, 0x3d	; 61
    630c:	de b7       	in	r29, 0x3e	; 62
	ASSR |= (1 << AS2);
    630e:	86 eb       	ldi	r24, 0xB6	; 182
    6310:	90 e0       	ldi	r25, 0x00	; 0
    6312:	26 eb       	ldi	r18, 0xB6	; 182
    6314:	30 e0       	ldi	r19, 0x00	; 0
    6316:	f9 01       	movw	r30, r18
    6318:	20 81       	ld	r18, Z
    631a:	20 62       	ori	r18, 0x20	; 32
    631c:	fc 01       	movw	r30, r24
    631e:	20 83       	st	Z, r18
}
    6320:	00 00       	nop
    6322:	df 91       	pop	r29
    6324:	cf 91       	pop	r28
    6326:	08 95       	ret

00006328 <macsc_write_clock_source>:
 * \brief Configure MAC Symbol Counter Clock Source
 *
 * \param macsc macsc clk src
 */
static inline void macsc_write_clock_source(enum macsc_xtal source)
{
    6328:	cf 93       	push	r28
    632a:	df 93       	push	r29
    632c:	1f 92       	push	r1
    632e:	cd b7       	in	r28, 0x3d	; 61
    6330:	de b7       	in	r29, 0x3e	; 62
    6332:	89 83       	std	Y+1, r24	; 0x01
	if (source == MACSC_16MHz) {
    6334:	89 81       	ldd	r24, Y+1	; 0x01
    6336:	88 23       	and	r24, r24
    6338:	a1 f4       	brne	.+40     	; 0x6362 <macsc_write_clock_source+0x3a>
		SCCR0 |= (source << SCCKSEL);
    633a:	8c ed       	ldi	r24, 0xDC	; 220
    633c:	90 e0       	ldi	r25, 0x00	; 0
    633e:	2c ed       	ldi	r18, 0xDC	; 220
    6340:	30 e0       	ldi	r19, 0x00	; 0
    6342:	f9 01       	movw	r30, r18
    6344:	20 81       	ld	r18, Z
    6346:	42 2f       	mov	r20, r18
    6348:	29 81       	ldd	r18, Y+1	; 0x01
    634a:	22 2f       	mov	r18, r18
    634c:	30 e0       	ldi	r19, 0x00	; 0
    634e:	22 95       	swap	r18
    6350:	32 95       	swap	r19
    6352:	30 7f       	andi	r19, 0xF0	; 240
    6354:	32 27       	eor	r19, r18
    6356:	20 7f       	andi	r18, 0xF0	; 240
    6358:	32 27       	eor	r19, r18
    635a:	24 2b       	or	r18, r20
    635c:	fc 01       	movw	r30, r24
    635e:	20 83       	st	Z, r18
	} else if (source == MACSC_32KHz) {
		SCCR0 &= ~(1 << SCCKSEL);
	}
}
    6360:	0c c0       	rjmp	.+24     	; 0x637a <macsc_write_clock_source+0x52>
 */
static inline void macsc_write_clock_source(enum macsc_xtal source)
{
	if (source == MACSC_16MHz) {
		SCCR0 |= (source << SCCKSEL);
	} else if (source == MACSC_32KHz) {
    6362:	89 81       	ldd	r24, Y+1	; 0x01
    6364:	81 30       	cpi	r24, 0x01	; 1
    6366:	49 f4       	brne	.+18     	; 0x637a <macsc_write_clock_source+0x52>
		SCCR0 &= ~(1 << SCCKSEL);
    6368:	8c ed       	ldi	r24, 0xDC	; 220
    636a:	90 e0       	ldi	r25, 0x00	; 0
    636c:	2c ed       	ldi	r18, 0xDC	; 220
    636e:	30 e0       	ldi	r19, 0x00	; 0
    6370:	f9 01       	movw	r30, r18
    6372:	20 81       	ld	r18, Z
    6374:	2f 7e       	andi	r18, 0xEF	; 239
    6376:	fc 01       	movw	r30, r24
    6378:	20 83       	st	Z, r18
	}
}
    637a:	00 00       	nop
    637c:	0f 90       	pop	r0
    637e:	df 91       	pop	r29
    6380:	cf 91       	pop	r28
    6382:	08 95       	ret

00006384 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
    6384:	cf 93       	push	r28
    6386:	df 93       	push	r29
    6388:	00 d0       	rcall	.+0      	; 0x638a <sysclk_enable_peripheral_clock+0x6>
    638a:	cd b7       	in	r28, 0x3d	; 61
    638c:	de b7       	in	r29, 0x3e	; 62
    638e:	9a 83       	std	Y+2, r25	; 0x02
    6390:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    6392:	89 81       	ldd	r24, Y+1	; 0x01
    6394:	9a 81       	ldd	r25, Y+2	; 0x02
    6396:	89 2b       	or	r24, r25
    6398:	09 f4       	brne	.+2      	; 0x639c <sysclk_enable_peripheral_clock+0x18>
    639a:	7b c0       	rjmp	.+246    	; 0x6492 <sysclk_enable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    639c:	89 81       	ldd	r24, Y+1	; 0x01
    639e:	9a 81       	ldd	r25, Y+2	; 0x02
    63a0:	88 37       	cpi	r24, 0x78	; 120
    63a2:	91 05       	cpc	r25, r1
    63a4:	49 f4       	brne	.+18     	; 0x63b8 <sysclk_enable_peripheral_clock+0x34>
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
    63a6:	61 e0       	ldi	r22, 0x01	; 1
    63a8:	80 e0       	ldi	r24, 0x00	; 0
    63aa:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
    63ae:	60 e1       	ldi	r22, 0x10	; 16
    63b0:	80 e0       	ldi	r24, 0x00	; 0
    63b2:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    63b6:	6d c0       	rjmp	.+218    	; 0x6492 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    63b8:	89 81       	ldd	r24, Y+1	; 0x01
    63ba:	9a 81       	ldd	r25, Y+2	; 0x02
    63bc:	80 3c       	cpi	r24, 0xC0	; 192
    63be:	91 05       	cpc	r25, r1
    63c0:	29 f4       	brne	.+10     	; 0x63cc <sysclk_enable_peripheral_clock+0x48>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    63c2:	62 e0       	ldi	r22, 0x02	; 2
    63c4:	80 e0       	ldi	r24, 0x00	; 0
    63c6:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    63ca:	63 c0       	rjmp	.+198    	; 0x6492 <sysclk_enable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    63cc:	89 81       	ldd	r24, Y+1	; 0x01
    63ce:	9a 81       	ldd	r25, Y+2	; 0x02
    63d0:	8c 34       	cpi	r24, 0x4C	; 76
    63d2:	91 05       	cpc	r25, r1
    63d4:	29 f4       	brne	.+10     	; 0x63e0 <sysclk_enable_peripheral_clock+0x5c>
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
    63d6:	64 e0       	ldi	r22, 0x04	; 4
    63d8:	80 e0       	ldi	r24, 0x00	; 0
    63da:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    63de:	59 c0       	rjmp	.+178    	; 0x6492 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &SPCR) {
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif

	else if (module == &TCCR1A) {
    63e0:	89 81       	ldd	r24, Y+1	; 0x01
    63e2:	9a 81       	ldd	r25, Y+2	; 0x02
    63e4:	80 38       	cpi	r24, 0x80	; 128
    63e6:	91 05       	cpc	r25, r1
    63e8:	29 f4       	brne	.+10     	; 0x63f4 <sysclk_enable_peripheral_clock+0x70>
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    63ea:	68 e0       	ldi	r22, 0x08	; 8
    63ec:	80 e0       	ldi	r24, 0x00	; 0
    63ee:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    63f2:	4f c0       	rjmp	.+158    	; 0x6492 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    63f4:	89 81       	ldd	r24, Y+1	; 0x01
    63f6:	9a 81       	ldd	r25, Y+2	; 0x02
    63f8:	84 34       	cpi	r24, 0x44	; 68
    63fa:	91 05       	cpc	r25, r1
    63fc:	29 f4       	brne	.+10     	; 0x6408 <sysclk_enable_peripheral_clock+0x84>
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
    63fe:	60 e2       	ldi	r22, 0x20	; 32
    6400:	80 e0       	ldi	r24, 0x00	; 0
    6402:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6406:	45 c0       	rjmp	.+138    	; 0x6492 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    6408:	89 81       	ldd	r24, Y+1	; 0x01
    640a:	9a 81       	ldd	r25, Y+2	; 0x02
    640c:	80 3b       	cpi	r24, 0xB0	; 176
    640e:	91 05       	cpc	r25, r1
    6410:	29 f4       	brne	.+10     	; 0x641c <sysclk_enable_peripheral_clock+0x98>
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    6412:	60 e4       	ldi	r22, 0x40	; 64
    6414:	80 e0       	ldi	r24, 0x00	; 0
    6416:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    641a:	3b c0       	rjmp	.+118    	; 0x6492 <sysclk_enable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    641c:	89 81       	ldd	r24, Y+1	; 0x01
    641e:	9a 81       	ldd	r25, Y+2	; 0x02
    6420:	88 3b       	cpi	r24, 0xB8	; 184
    6422:	91 05       	cpc	r25, r1
    6424:	29 f4       	brne	.+10     	; 0x6430 <sysclk_enable_peripheral_clock+0xac>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
    6426:	60 e8       	ldi	r22, 0x80	; 128
    6428:	80 e0       	ldi	r24, 0x00	; 0
    642a:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    642e:	31 c0       	rjmp	.+98     	; 0x6492 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
    6430:	89 81       	ldd	r24, Y+1	; 0x01
    6432:	9a 81       	ldd	r25, Y+2	; 0x02
    6434:	88 3c       	cpi	r24, 0xC8	; 200
    6436:	91 05       	cpc	r25, r1
    6438:	29 f4       	brne	.+10     	; 0x6444 <sysclk_enable_peripheral_clock+0xc0>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    643a:	61 e0       	ldi	r22, 0x01	; 1
    643c:	81 e0       	ldi	r24, 0x01	; 1
    643e:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6442:	27 c0       	rjmp	.+78     	; 0x6492 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    6444:	89 81       	ldd	r24, Y+1	; 0x01
    6446:	9a 81       	ldd	r25, Y+2	; 0x02
    6448:	80 39       	cpi	r24, 0x90	; 144
    644a:	91 05       	cpc	r25, r1
    644c:	29 f4       	brne	.+10     	; 0x6458 <sysclk_enable_peripheral_clock+0xd4>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
    644e:	68 e0       	ldi	r22, 0x08	; 8
    6450:	81 e0       	ldi	r24, 0x01	; 1
    6452:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6456:	1d c0       	rjmp	.+58     	; 0x6492 <sysclk_enable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    6458:	89 81       	ldd	r24, Y+1	; 0x01
    645a:	9a 81       	ldd	r25, Y+2	; 0x02
    645c:	80 3a       	cpi	r24, 0xA0	; 160
    645e:	91 05       	cpc	r25, r1
    6460:	29 f4       	brne	.+10     	; 0x646c <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
    6462:	60 e1       	ldi	r22, 0x10	; 16
    6464:	81 e0       	ldi	r24, 0x01	; 1
    6466:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    646a:	13 c0       	rjmp	.+38     	; 0x6492 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    646c:	89 81       	ldd	r24, Y+1	; 0x01
    646e:	9a 81       	ldd	r25, Y+2	; 0x02
    6470:	80 32       	cpi	r24, 0x20	; 32
    6472:	91 40       	sbci	r25, 0x01	; 1
    6474:	29 f4       	brne	.+10     	; 0x6480 <sysclk_enable_peripheral_clock+0xfc>
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
    6476:	60 e2       	ldi	r22, 0x20	; 32
    6478:	81 e0       	ldi	r24, 0x01	; 1
    647a:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    647e:	09 c0       	rjmp	.+18     	; 0x6492 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    6480:	89 81       	ldd	r24, Y+1	; 0x01
    6482:	9a 81       	ldd	r25, Y+2	; 0x02
    6484:	83 34       	cpi	r24, 0x43	; 67
    6486:	91 40       	sbci	r25, 0x01	; 1
    6488:	21 f4       	brne	.+8      	; 0x6492 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
    648a:	60 e4       	ldi	r22, 0x40	; 64
    648c:	81 e0       	ldi	r24, 0x01	; 1
    648e:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6492:	00 00       	nop
    6494:	0f 90       	pop	r0
    6496:	0f 90       	pop	r0
    6498:	df 91       	pop	r29
    649a:	cf 91       	pop	r28
    649c:	08 95       	ret

0000649e <sm_init>:

/**
 * \brief This function Initializes the Sleep functions
 */
void sm_init(void)
{
    649e:	cf 93       	push	r28
    64a0:	df 93       	push	r29
    64a2:	cd b7       	in	r28, 0x3d	; 61
    64a4:	de b7       	in	r29, 0x3e	; 62
	/* Set the sleep mode to initially lock. */
	sleep_set_mode(SLEEP_SMODE_PSAVE);
    64a6:	86 e0       	ldi	r24, 0x06	; 6
    64a8:	0e 94 6c 31 	call	0x62d8	; 0x62d8 <sleep_set_mode>
	sysclk_enable_peripheral_clock(&TCCR2A);
    64ac:	80 eb       	ldi	r24, 0xB0	; 176
    64ae:	90 e0       	ldi	r25, 0x00	; 0
    64b0:	0e 94 c2 31 	call	0x6384	; 0x6384 <sysclk_enable_peripheral_clock>
	macsc_write_clock_source(MACSC_32KHz);
    64b4:	81 e0       	ldi	r24, 0x01	; 1
    64b6:	0e 94 94 31 	call	0x6328	; 0x6328 <macsc_write_clock_source>
	macsc_sleep_clk_enable();
    64ba:	0e 94 83 31 	call	0x6306	; 0x6306 <macsc_sleep_clk_enable>
//	macsc_set_cmp3_int_cb(cmp3_int_cb);
//	macsc_enable_cmp_int(MACSC_CC3);
	macsc_enable();
    64be:	0e 94 d2 33 	call	0x67a4	; 0x67a4 <macsc_enable>
}
    64c2:	00 00       	nop
    64c4:	df 91       	pop	r29
    64c6:	cf 91       	pop	r28
    64c8:	08 95       	ret

000064ca <sm_sleep>:
 * \brief This function puts the  device to sleep
 * \param interval : in seconds for the device to sleep.Range of Interval is
 *1-68719s
 */
void sm_sleep(uint32_t interval)
{
    64ca:	cf 93       	push	r28
    64cc:	df 93       	push	r29
    64ce:	00 d0       	rcall	.+0      	; 0x64d0 <sm_sleep+0x6>
    64d0:	00 d0       	rcall	.+0      	; 0x64d2 <sm_sleep+0x8>
    64d2:	cd b7       	in	r28, 0x3d	; 61
    64d4:	de b7       	in	r29, 0x3e	; 62
    64d6:	69 83       	std	Y+1, r22	; 0x01
    64d8:	7a 83       	std	Y+2, r23	; 0x02
    64da:	8b 83       	std	Y+3, r24	; 0x03
    64dc:	9c 83       	std	Y+4, r25	; 0x04
//	/*Enable MAC Symbol Counter*/
//	macsc_enable();
	/*Timestamp the current symbol counter value for Comparison*/
//	macsc_enable_manual_bts();
//	macsc_use_cmp(COMPARE_MODE, interval * CONFIG_MACSC_HZ, MACSC_CC3);
	sleep_enable();
    64de:	83 e5       	ldi	r24, 0x53	; 83
    64e0:	90 e0       	ldi	r25, 0x00	; 0
    64e2:	23 e5       	ldi	r18, 0x53	; 83
    64e4:	30 e0       	ldi	r19, 0x00	; 0
    64e6:	f9 01       	movw	r30, r18
    64e8:	20 81       	ld	r18, Z
    64ea:	21 60       	ori	r18, 0x01	; 1
    64ec:	fc 01       	movw	r30, r24
    64ee:	20 83       	st	Z, r18
	sleep_enter();
    64f0:	88 95       	sleep
}
    64f2:	00 00       	nop
    64f4:	0f 90       	pop	r0
    64f6:	0f 90       	pop	r0
    64f8:	0f 90       	pop	r0
    64fa:	0f 90       	pop	r0
    64fc:	df 91       	pop	r29
    64fe:	cf 91       	pop	r28
    6500:	08 95       	ret

00006502 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    6502:	cf 93       	push	r28
    6504:	df 93       	push	r29
    6506:	1f 92       	push	r1
    6508:	cd b7       	in	r28, 0x3d	; 61
    650a:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    650c:	8f e5       	ldi	r24, 0x5F	; 95
    650e:	90 e0       	ldi	r25, 0x00	; 0
    6510:	fc 01       	movw	r30, r24
    6512:	80 81       	ld	r24, Z
    6514:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6516:	f8 94       	cli
	return flags;
    6518:	89 81       	ldd	r24, Y+1	; 0x01
}
    651a:	0f 90       	pop	r0
    651c:	df 91       	pop	r29
    651e:	cf 91       	pop	r28
    6520:	08 95       	ret

00006522 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    6522:	cf 93       	push	r28
    6524:	df 93       	push	r29
    6526:	1f 92       	push	r1
    6528:	cd b7       	in	r28, 0x3d	; 61
    652a:	de b7       	in	r29, 0x3e	; 62
    652c:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    652e:	8f e5       	ldi	r24, 0x5F	; 95
    6530:	90 e0       	ldi	r25, 0x00	; 0
    6532:	29 81       	ldd	r18, Y+1	; 0x01
    6534:	fc 01       	movw	r30, r24
    6536:	20 83       	st	Z, r18
}
    6538:	00 00       	nop
    653a:	0f 90       	pop	r0
    653c:	df 91       	pop	r29
    653e:	cf 91       	pop	r28
    6540:	08 95       	ret

00006542 <__vector_68>:
 *
 * This function will handle interrupt on MAC Symbol counter overflow and
 * call the callback function.
 */
ISR(SCNT_OVFL_vect)
{
    6542:	1f 92       	push	r1
    6544:	0f 92       	push	r0
    6546:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    654a:	0f 92       	push	r0
    654c:	11 24       	eor	r1, r1
    654e:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6552:	0f 92       	push	r0
    6554:	2f 93       	push	r18
    6556:	3f 93       	push	r19
    6558:	4f 93       	push	r20
    655a:	5f 93       	push	r21
    655c:	6f 93       	push	r22
    655e:	7f 93       	push	r23
    6560:	8f 93       	push	r24
    6562:	9f 93       	push	r25
    6564:	af 93       	push	r26
    6566:	bf 93       	push	r27
    6568:	ef 93       	push	r30
    656a:	ff 93       	push	r31
    656c:	cf 93       	push	r28
    656e:	df 93       	push	r29
    6570:	cd b7       	in	r28, 0x3d	; 61
    6572:	de b7       	in	r29, 0x3e	; 62
	if (macsc_ovf_cb) {
    6574:	80 91 ee 10 	lds	r24, 0x10EE	; 0x8010ee <macsc_ovf_cb>
    6578:	90 91 ef 10 	lds	r25, 0x10EF	; 0x8010ef <macsc_ovf_cb+0x1>
    657c:	89 2b       	or	r24, r25
    657e:	31 f0       	breq	.+12     	; 0x658c <__vector_68+0x4a>
		macsc_ovf_cb();
    6580:	80 91 ee 10 	lds	r24, 0x10EE	; 0x8010ee <macsc_ovf_cb>
    6584:	90 91 ef 10 	lds	r25, 0x10EF	; 0x8010ef <macsc_ovf_cb+0x1>
    6588:	fc 01       	movw	r30, r24
    658a:	09 95       	icall
	}
}
    658c:	00 00       	nop
    658e:	df 91       	pop	r29
    6590:	cf 91       	pop	r28
    6592:	ff 91       	pop	r31
    6594:	ef 91       	pop	r30
    6596:	bf 91       	pop	r27
    6598:	af 91       	pop	r26
    659a:	9f 91       	pop	r25
    659c:	8f 91       	pop	r24
    659e:	7f 91       	pop	r23
    65a0:	6f 91       	pop	r22
    65a2:	5f 91       	pop	r21
    65a4:	4f 91       	pop	r20
    65a6:	3f 91       	pop	r19
    65a8:	2f 91       	pop	r18
    65aa:	0f 90       	pop	r0
    65ac:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    65b0:	0f 90       	pop	r0
    65b2:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    65b6:	0f 90       	pop	r0
    65b8:	1f 90       	pop	r1
    65ba:	18 95       	reti

000065bc <__vector_65>:
 *
 * This function will handle interrupt on MAC Symbol counter Compare 1 Match and
 * call the callback function.
 */
ISR(SCNT_CMP1_vect)
{
    65bc:	1f 92       	push	r1
    65be:	0f 92       	push	r0
    65c0:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    65c4:	0f 92       	push	r0
    65c6:	11 24       	eor	r1, r1
    65c8:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    65cc:	0f 92       	push	r0
    65ce:	2f 93       	push	r18
    65d0:	3f 93       	push	r19
    65d2:	4f 93       	push	r20
    65d4:	5f 93       	push	r21
    65d6:	6f 93       	push	r22
    65d8:	7f 93       	push	r23
    65da:	8f 93       	push	r24
    65dc:	9f 93       	push	r25
    65de:	af 93       	push	r26
    65e0:	bf 93       	push	r27
    65e2:	ef 93       	push	r30
    65e4:	ff 93       	push	r31
    65e6:	cf 93       	push	r28
    65e8:	df 93       	push	r29
    65ea:	cd b7       	in	r28, 0x3d	; 61
    65ec:	de b7       	in	r29, 0x3e	; 62
	if (macsc_cmp1_cb) {
    65ee:	80 91 f0 10 	lds	r24, 0x10F0	; 0x8010f0 <macsc_cmp1_cb>
    65f2:	90 91 f1 10 	lds	r25, 0x10F1	; 0x8010f1 <macsc_cmp1_cb+0x1>
    65f6:	89 2b       	or	r24, r25
    65f8:	31 f0       	breq	.+12     	; 0x6606 <__vector_65+0x4a>
		macsc_cmp1_cb();
    65fa:	80 91 f0 10 	lds	r24, 0x10F0	; 0x8010f0 <macsc_cmp1_cb>
    65fe:	90 91 f1 10 	lds	r25, 0x10F1	; 0x8010f1 <macsc_cmp1_cb+0x1>
    6602:	fc 01       	movw	r30, r24
    6604:	09 95       	icall
	}
}
    6606:	00 00       	nop
    6608:	df 91       	pop	r29
    660a:	cf 91       	pop	r28
    660c:	ff 91       	pop	r31
    660e:	ef 91       	pop	r30
    6610:	bf 91       	pop	r27
    6612:	af 91       	pop	r26
    6614:	9f 91       	pop	r25
    6616:	8f 91       	pop	r24
    6618:	7f 91       	pop	r23
    661a:	6f 91       	pop	r22
    661c:	5f 91       	pop	r21
    661e:	4f 91       	pop	r20
    6620:	3f 91       	pop	r19
    6622:	2f 91       	pop	r18
    6624:	0f 90       	pop	r0
    6626:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    662a:	0f 90       	pop	r0
    662c:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6630:	0f 90       	pop	r0
    6632:	1f 90       	pop	r1
    6634:	18 95       	reti

00006636 <__vector_66>:
 *
 * This function will handle interrupt on MAC Symbol counter Compare 2 Match and
 * call the callback function.
 */
ISR(SCNT_CMP2_vect)
{
    6636:	1f 92       	push	r1
    6638:	0f 92       	push	r0
    663a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    663e:	0f 92       	push	r0
    6640:	11 24       	eor	r1, r1
    6642:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6646:	0f 92       	push	r0
    6648:	2f 93       	push	r18
    664a:	3f 93       	push	r19
    664c:	4f 93       	push	r20
    664e:	5f 93       	push	r21
    6650:	6f 93       	push	r22
    6652:	7f 93       	push	r23
    6654:	8f 93       	push	r24
    6656:	9f 93       	push	r25
    6658:	af 93       	push	r26
    665a:	bf 93       	push	r27
    665c:	ef 93       	push	r30
    665e:	ff 93       	push	r31
    6660:	cf 93       	push	r28
    6662:	df 93       	push	r29
    6664:	cd b7       	in	r28, 0x3d	; 61
    6666:	de b7       	in	r29, 0x3e	; 62
	if (macsc_cmp2_cb) {
    6668:	80 91 f2 10 	lds	r24, 0x10F2	; 0x8010f2 <macsc_cmp2_cb>
    666c:	90 91 f3 10 	lds	r25, 0x10F3	; 0x8010f3 <macsc_cmp2_cb+0x1>
    6670:	89 2b       	or	r24, r25
    6672:	31 f0       	breq	.+12     	; 0x6680 <__vector_66+0x4a>
		macsc_cmp2_cb();
    6674:	80 91 f2 10 	lds	r24, 0x10F2	; 0x8010f2 <macsc_cmp2_cb>
    6678:	90 91 f3 10 	lds	r25, 0x10F3	; 0x8010f3 <macsc_cmp2_cb+0x1>
    667c:	fc 01       	movw	r30, r24
    667e:	09 95       	icall
	}
}
    6680:	00 00       	nop
    6682:	df 91       	pop	r29
    6684:	cf 91       	pop	r28
    6686:	ff 91       	pop	r31
    6688:	ef 91       	pop	r30
    668a:	bf 91       	pop	r27
    668c:	af 91       	pop	r26
    668e:	9f 91       	pop	r25
    6690:	8f 91       	pop	r24
    6692:	7f 91       	pop	r23
    6694:	6f 91       	pop	r22
    6696:	5f 91       	pop	r21
    6698:	4f 91       	pop	r20
    669a:	3f 91       	pop	r19
    669c:	2f 91       	pop	r18
    669e:	0f 90       	pop	r0
    66a0:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    66a4:	0f 90       	pop	r0
    66a6:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    66aa:	0f 90       	pop	r0
    66ac:	1f 90       	pop	r1
    66ae:	18 95       	reti

000066b0 <__vector_67>:
 *
 * This function will handle interrupt on MAC Symbol counter Compare 3 Match and
 * call the callback function.
 */
ISR(SCNT_CMP3_vect)
{
    66b0:	1f 92       	push	r1
    66b2:	0f 92       	push	r0
    66b4:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    66b8:	0f 92       	push	r0
    66ba:	11 24       	eor	r1, r1
    66bc:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    66c0:	0f 92       	push	r0
    66c2:	2f 93       	push	r18
    66c4:	3f 93       	push	r19
    66c6:	4f 93       	push	r20
    66c8:	5f 93       	push	r21
    66ca:	6f 93       	push	r22
    66cc:	7f 93       	push	r23
    66ce:	8f 93       	push	r24
    66d0:	9f 93       	push	r25
    66d2:	af 93       	push	r26
    66d4:	bf 93       	push	r27
    66d6:	ef 93       	push	r30
    66d8:	ff 93       	push	r31
    66da:	cf 93       	push	r28
    66dc:	df 93       	push	r29
    66de:	cd b7       	in	r28, 0x3d	; 61
    66e0:	de b7       	in	r29, 0x3e	; 62
	if (macsc_cmp3_cb) {
    66e2:	80 91 f4 10 	lds	r24, 0x10F4	; 0x8010f4 <macsc_cmp3_cb>
    66e6:	90 91 f5 10 	lds	r25, 0x10F5	; 0x8010f5 <macsc_cmp3_cb+0x1>
    66ea:	89 2b       	or	r24, r25
    66ec:	31 f0       	breq	.+12     	; 0x66fa <__vector_67+0x4a>
		macsc_cmp3_cb();
    66ee:	80 91 f4 10 	lds	r24, 0x10F4	; 0x8010f4 <macsc_cmp3_cb>
    66f2:	90 91 f5 10 	lds	r25, 0x10F5	; 0x8010f5 <macsc_cmp3_cb+0x1>
    66f6:	fc 01       	movw	r30, r24
    66f8:	09 95       	icall
	}
}
    66fa:	00 00       	nop
    66fc:	df 91       	pop	r29
    66fe:	cf 91       	pop	r28
    6700:	ff 91       	pop	r31
    6702:	ef 91       	pop	r30
    6704:	bf 91       	pop	r27
    6706:	af 91       	pop	r26
    6708:	9f 91       	pop	r25
    670a:	8f 91       	pop	r24
    670c:	7f 91       	pop	r23
    670e:	6f 91       	pop	r22
    6710:	5f 91       	pop	r21
    6712:	4f 91       	pop	r20
    6714:	3f 91       	pop	r19
    6716:	2f 91       	pop	r18
    6718:	0f 90       	pop	r0
    671a:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    671e:	0f 90       	pop	r0
    6720:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6724:	0f 90       	pop	r0
    6726:	1f 90       	pop	r1
    6728:	18 95       	reti

0000672a <__vector_69>:
 *
 * This function will handle interrupt of the Back-off Slot counter and
 * call the callback function.
 */
ISR(SCNT_BACKOFF_vect)
{
    672a:	1f 92       	push	r1
    672c:	0f 92       	push	r0
    672e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6732:	0f 92       	push	r0
    6734:	11 24       	eor	r1, r1
    6736:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    673a:	0f 92       	push	r0
    673c:	2f 93       	push	r18
    673e:	3f 93       	push	r19
    6740:	4f 93       	push	r20
    6742:	5f 93       	push	r21
    6744:	6f 93       	push	r22
    6746:	7f 93       	push	r23
    6748:	8f 93       	push	r24
    674a:	9f 93       	push	r25
    674c:	af 93       	push	r26
    674e:	bf 93       	push	r27
    6750:	ef 93       	push	r30
    6752:	ff 93       	push	r31
    6754:	cf 93       	push	r28
    6756:	df 93       	push	r29
    6758:	cd b7       	in	r28, 0x3d	; 61
    675a:	de b7       	in	r29, 0x3e	; 62
	if (macsc_slotcnt_cb) {
    675c:	80 91 f6 10 	lds	r24, 0x10F6	; 0x8010f6 <macsc_slotcnt_cb>
    6760:	90 91 f7 10 	lds	r25, 0x10F7	; 0x8010f7 <macsc_slotcnt_cb+0x1>
    6764:	89 2b       	or	r24, r25
    6766:	31 f0       	breq	.+12     	; 0x6774 <__vector_69+0x4a>
		macsc_slotcnt_cb();
    6768:	80 91 f6 10 	lds	r24, 0x10F6	; 0x8010f6 <macsc_slotcnt_cb>
    676c:	90 91 f7 10 	lds	r25, 0x10F7	; 0x8010f7 <macsc_slotcnt_cb+0x1>
    6770:	fc 01       	movw	r30, r24
    6772:	09 95       	icall
	}
}
    6774:	00 00       	nop
    6776:	df 91       	pop	r29
    6778:	cf 91       	pop	r28
    677a:	ff 91       	pop	r31
    677c:	ef 91       	pop	r30
    677e:	bf 91       	pop	r27
    6780:	af 91       	pop	r26
    6782:	9f 91       	pop	r25
    6784:	8f 91       	pop	r24
    6786:	7f 91       	pop	r23
    6788:	6f 91       	pop	r22
    678a:	5f 91       	pop	r21
    678c:	4f 91       	pop	r20
    678e:	3f 91       	pop	r19
    6790:	2f 91       	pop	r18
    6792:	0f 90       	pop	r0
    6794:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6798:	0f 90       	pop	r0
    679a:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    679e:	0f 90       	pop	r0
    67a0:	1f 90       	pop	r1
    67a2:	18 95       	reti

000067a4 <macsc_enable>:
 *
 * \param none
 *
 */
void macsc_enable(void)
{
    67a4:	cf 93       	push	r28
    67a6:	df 93       	push	r29
    67a8:	1f 92       	push	r1
    67aa:	cd b7       	in	r28, 0x3d	; 61
    67ac:	de b7       	in	r29, 0x3e	; 62
	irqflags_t iflags = cpu_irq_save();
    67ae:	0e 94 81 32 	call	0x6502	; 0x6502 <cpu_irq_save>
    67b2:	89 83       	std	Y+1, r24	; 0x01

	SCCR0 |= (1 << SCEN);
    67b4:	8c ed       	ldi	r24, 0xDC	; 220
    67b6:	90 e0       	ldi	r25, 0x00	; 0
    67b8:	2c ed       	ldi	r18, 0xDC	; 220
    67ba:	30 e0       	ldi	r19, 0x00	; 0
    67bc:	f9 01       	movw	r30, r18
    67be:	20 81       	ld	r18, Z
    67c0:	20 62       	ori	r18, 0x20	; 32
    67c2:	fc 01       	movw	r30, r24
    67c4:	20 83       	st	Z, r18

	cpu_irq_restore(iflags);
    67c6:	89 81       	ldd	r24, Y+1	; 0x01
    67c8:	0e 94 91 32 	call	0x6522	; 0x6522 <cpu_irq_restore>
}
    67cc:	00 00       	nop
    67ce:	0f 90       	pop	r0
    67d0:	df 91       	pop	r29
    67d2:	cf 91       	pop	r28
    67d4:	08 95       	ret

000067d6 <is_macsc_enable>:
 *
 * \param none
 *
 */
bool is_macsc_enable(void)
{	
    67d6:	cf 93       	push	r28
    67d8:	df 93       	push	r29
    67da:	cd b7       	in	r28, 0x3d	; 61
    67dc:	de b7       	in	r29, 0x3e	; 62
   	return(SCCR0&&(1<<SCEN));	
    67de:	8c ed       	ldi	r24, 0xDC	; 220
    67e0:	90 e0       	ldi	r25, 0x00	; 0
    67e2:	fc 01       	movw	r30, r24
    67e4:	80 81       	ld	r24, Z
    67e6:	88 23       	and	r24, r24
    67e8:	19 f0       	breq	.+6      	; 0x67f0 <is_macsc_enable+0x1a>
    67ea:	81 e0       	ldi	r24, 0x01	; 1
    67ec:	90 e0       	ldi	r25, 0x00	; 0
    67ee:	02 c0       	rjmp	.+4      	; 0x67f4 <is_macsc_enable+0x1e>
    67f0:	80 e0       	ldi	r24, 0x00	; 0
    67f2:	90 e0       	ldi	r25, 0x00	; 0
    67f4:	81 70       	andi	r24, 0x01	; 1
}
    67f6:	df 91       	pop	r29
    67f8:	cf 91       	pop	r28
    67fa:	08 95       	ret

000067fc <macsc_disable>:
 *
 * \param none
 *
 */
void macsc_disable(void)
{
    67fc:	cf 93       	push	r28
    67fe:	df 93       	push	r29
    6800:	cd b7       	in	r28, 0x3d	; 61
    6802:	de b7       	in	r29, 0x3e	; 62
	SCCR0 &= ~(1<<SCEN);
    6804:	8c ed       	ldi	r24, 0xDC	; 220
    6806:	90 e0       	ldi	r25, 0x00	; 0
    6808:	2c ed       	ldi	r18, 0xDC	; 220
    680a:	30 e0       	ldi	r19, 0x00	; 0
    680c:	f9 01       	movw	r30, r18
    680e:	20 81       	ld	r18, Z
    6810:	2f 7d       	andi	r18, 0xDF	; 223
    6812:	fc 01       	movw	r30, r24
    6814:	20 83       	st	Z, r18
}
    6816:	00 00       	nop
    6818:	df 91       	pop	r29
    681a:	cf 91       	pop	r28
    681c:	08 95       	ret

0000681e <is_macsc_backoff_enable>:
 *
 * \param none
 *
 */
bool is_macsc_backoff_enable(void)
{	
    681e:	cf 93       	push	r28
    6820:	df 93       	push	r29
    6822:	cd b7       	in	r28, 0x3d	; 61
    6824:	de b7       	in	r29, 0x3e	; 62
   	return(SCCR1&&(1<<SCENBO));	
    6826:	8d ed       	ldi	r24, 0xDD	; 221
    6828:	90 e0       	ldi	r25, 0x00	; 0
    682a:	fc 01       	movw	r30, r24
    682c:	80 81       	ld	r24, Z
    682e:	88 23       	and	r24, r24
    6830:	19 f0       	breq	.+6      	; 0x6838 <is_macsc_backoff_enable+0x1a>
    6832:	81 e0       	ldi	r24, 0x01	; 1
    6834:	90 e0       	ldi	r25, 0x00	; 0
    6836:	02 c0       	rjmp	.+4      	; 0x683c <is_macsc_backoff_enable+0x1e>
    6838:	80 e0       	ldi	r24, 0x00	; 0
    683a:	90 e0       	ldi	r25, 0x00	; 0
    683c:	81 70       	andi	r24, 0x01	; 1
}
    683e:	df 91       	pop	r29
    6840:	cf 91       	pop	r28
    6842:	08 95       	ret

00006844 <macsc_enable_cmp_int>:
/**
 * \brief Enables compare interrupts of the MACSC 
 * \param channel Compare channel
 */
void macsc_enable_cmp_int(enum macsc_cc_channel channel)
{
    6844:	cf 93       	push	r28
    6846:	df 93       	push	r29
    6848:	1f 92       	push	r1
    684a:	cd b7       	in	r28, 0x3d	; 61
    684c:	de b7       	in	r29, 0x3e	; 62
    684e:	89 83       	std	Y+1, r24	; 0x01
	switch (channel) {
    6850:	89 81       	ldd	r24, Y+1	; 0x01
    6852:	88 2f       	mov	r24, r24
    6854:	90 e0       	ldi	r25, 0x00	; 0
    6856:	82 30       	cpi	r24, 0x02	; 2
    6858:	91 05       	cpc	r25, r1
    685a:	29 f1       	breq	.+74     	; 0x68a6 <macsc_enable_cmp_int+0x62>
    685c:	83 30       	cpi	r24, 0x03	; 3
    685e:	91 05       	cpc	r25, r1
    6860:	09 f4       	brne	.+2      	; 0x6864 <macsc_enable_cmp_int+0x20>
    6862:	3e c0       	rjmp	.+124    	; 0x68e0 <macsc_enable_cmp_int+0x9c>
    6864:	01 97       	sbiw	r24, 0x01	; 1
    6866:	09 f0       	breq	.+2      	; 0x686a <macsc_enable_cmp_int+0x26>
		}
	}
	break;

	default:
		break;
    6868:	5d c0       	rjmp	.+186    	; 0x6924 <macsc_enable_cmp_int+0xe0>
void macsc_enable_cmp_int(enum macsc_cc_channel channel)
{
	switch (channel) {
	case MACSC_CC1:
	{
		if ((SCIRQM & (1 << IRQMCP1)) == 0) {
    686a:	8f ed       	ldi	r24, 0xDF	; 223
    686c:	90 e0       	ldi	r25, 0x00	; 0
    686e:	fc 01       	movw	r30, r24
    6870:	80 81       	ld	r24, Z
    6872:	88 2f       	mov	r24, r24
    6874:	90 e0       	ldi	r25, 0x00	; 0
    6876:	81 70       	andi	r24, 0x01	; 1
    6878:	99 27       	eor	r25, r25
    687a:	89 2b       	or	r24, r25
    687c:	09 f0       	breq	.+2      	; 0x6880 <macsc_enable_cmp_int+0x3c>
    687e:	4d c0       	rjmp	.+154    	; 0x691a <macsc_enable_cmp_int+0xd6>
			SCIRQS |= (1 << IRQSCP1);
    6880:	80 ee       	ldi	r24, 0xE0	; 224
    6882:	90 e0       	ldi	r25, 0x00	; 0
    6884:	20 ee       	ldi	r18, 0xE0	; 224
    6886:	30 e0       	ldi	r19, 0x00	; 0
    6888:	f9 01       	movw	r30, r18
    688a:	20 81       	ld	r18, Z
    688c:	21 60       	ori	r18, 0x01	; 1
    688e:	fc 01       	movw	r30, r24
    6890:	20 83       	st	Z, r18
			SCIRQM |= (1 << IRQMCP1);
    6892:	8f ed       	ldi	r24, 0xDF	; 223
    6894:	90 e0       	ldi	r25, 0x00	; 0
    6896:	2f ed       	ldi	r18, 0xDF	; 223
    6898:	30 e0       	ldi	r19, 0x00	; 0
    689a:	f9 01       	movw	r30, r18
    689c:	20 81       	ld	r18, Z
    689e:	21 60       	ori	r18, 0x01	; 1
    68a0:	fc 01       	movw	r30, r24
    68a2:	20 83       	st	Z, r18
		}
	}
	break;
    68a4:	3a c0       	rjmp	.+116    	; 0x691a <macsc_enable_cmp_int+0xd6>

	case MACSC_CC2:
	{
		if ((SCIRQM & (1 << IRQMCP2)) == 0) {
    68a6:	8f ed       	ldi	r24, 0xDF	; 223
    68a8:	90 e0       	ldi	r25, 0x00	; 0
    68aa:	fc 01       	movw	r30, r24
    68ac:	80 81       	ld	r24, Z
    68ae:	88 2f       	mov	r24, r24
    68b0:	90 e0       	ldi	r25, 0x00	; 0
    68b2:	82 70       	andi	r24, 0x02	; 2
    68b4:	99 27       	eor	r25, r25
    68b6:	89 2b       	or	r24, r25
    68b8:	91 f5       	brne	.+100    	; 0x691e <macsc_enable_cmp_int+0xda>
			SCIRQS |= (1 << IRQSCP2);
    68ba:	80 ee       	ldi	r24, 0xE0	; 224
    68bc:	90 e0       	ldi	r25, 0x00	; 0
    68be:	20 ee       	ldi	r18, 0xE0	; 224
    68c0:	30 e0       	ldi	r19, 0x00	; 0
    68c2:	f9 01       	movw	r30, r18
    68c4:	20 81       	ld	r18, Z
    68c6:	22 60       	ori	r18, 0x02	; 2
    68c8:	fc 01       	movw	r30, r24
    68ca:	20 83       	st	Z, r18
			SCIRQM |= (1 << IRQMCP2);
    68cc:	8f ed       	ldi	r24, 0xDF	; 223
    68ce:	90 e0       	ldi	r25, 0x00	; 0
    68d0:	2f ed       	ldi	r18, 0xDF	; 223
    68d2:	30 e0       	ldi	r19, 0x00	; 0
    68d4:	f9 01       	movw	r30, r18
    68d6:	20 81       	ld	r18, Z
    68d8:	22 60       	ori	r18, 0x02	; 2
    68da:	fc 01       	movw	r30, r24
    68dc:	20 83       	st	Z, r18
		}
	}
	break;
    68de:	1f c0       	rjmp	.+62     	; 0x691e <macsc_enable_cmp_int+0xda>

	case MACSC_CC3:
	{
		if ((SCIRQM & (1 << IRQMCP3)) == 0) {
    68e0:	8f ed       	ldi	r24, 0xDF	; 223
    68e2:	90 e0       	ldi	r25, 0x00	; 0
    68e4:	fc 01       	movw	r30, r24
    68e6:	80 81       	ld	r24, Z
    68e8:	88 2f       	mov	r24, r24
    68ea:	90 e0       	ldi	r25, 0x00	; 0
    68ec:	84 70       	andi	r24, 0x04	; 4
    68ee:	99 27       	eor	r25, r25
    68f0:	89 2b       	or	r24, r25
    68f2:	b9 f4       	brne	.+46     	; 0x6922 <macsc_enable_cmp_int+0xde>
			SCIRQS |= (1 << IRQSCP3);
    68f4:	80 ee       	ldi	r24, 0xE0	; 224
    68f6:	90 e0       	ldi	r25, 0x00	; 0
    68f8:	20 ee       	ldi	r18, 0xE0	; 224
    68fa:	30 e0       	ldi	r19, 0x00	; 0
    68fc:	f9 01       	movw	r30, r18
    68fe:	20 81       	ld	r18, Z
    6900:	24 60       	ori	r18, 0x04	; 4
    6902:	fc 01       	movw	r30, r24
    6904:	20 83       	st	Z, r18
			SCIRQM |= (1 << IRQMCP3);
    6906:	8f ed       	ldi	r24, 0xDF	; 223
    6908:	90 e0       	ldi	r25, 0x00	; 0
    690a:	2f ed       	ldi	r18, 0xDF	; 223
    690c:	30 e0       	ldi	r19, 0x00	; 0
    690e:	f9 01       	movw	r30, r18
    6910:	20 81       	ld	r18, Z
    6912:	24 60       	ori	r18, 0x04	; 4
    6914:	fc 01       	movw	r30, r24
    6916:	20 83       	st	Z, r18
		}
	}
	break;
    6918:	04 c0       	rjmp	.+8      	; 0x6922 <macsc_enable_cmp_int+0xde>
		if ((SCIRQM & (1 << IRQMCP1)) == 0) {
			SCIRQS |= (1 << IRQSCP1);
			SCIRQM |= (1 << IRQMCP1);
		}
	}
	break;
    691a:	00 00       	nop
    691c:	03 c0       	rjmp	.+6      	; 0x6924 <macsc_enable_cmp_int+0xe0>
		if ((SCIRQM & (1 << IRQMCP2)) == 0) {
			SCIRQS |= (1 << IRQSCP2);
			SCIRQM |= (1 << IRQMCP2);
		}
	}
	break;
    691e:	00 00       	nop
    6920:	01 c0       	rjmp	.+2      	; 0x6924 <macsc_enable_cmp_int+0xe0>
		if ((SCIRQM & (1 << IRQMCP3)) == 0) {
			SCIRQS |= (1 << IRQSCP3);
			SCIRQM |= (1 << IRQMCP3);
		}
	}
	break;
    6922:	00 00       	nop

	default:
		break;
	}
}
    6924:	00 00       	nop
    6926:	0f 90       	pop	r0
    6928:	df 91       	pop	r29
    692a:	cf 91       	pop	r28
    692c:	08 95       	ret

0000692e <macsc_disable_cmp_int>:
/**
 * \brief Disables compare interrupts of the MACSC 
 * \param channel Compare channel
 */
void macsc_disable_cmp_int(enum macsc_cc_channel channel)
{
    692e:	cf 93       	push	r28
    6930:	df 93       	push	r29
    6932:	1f 92       	push	r1
    6934:	cd b7       	in	r28, 0x3d	; 61
    6936:	de b7       	in	r29, 0x3e	; 62
    6938:	89 83       	std	Y+1, r24	; 0x01
	switch (channel) {
    693a:	89 81       	ldd	r24, Y+1	; 0x01
    693c:	88 2f       	mov	r24, r24
    693e:	90 e0       	ldi	r25, 0x00	; 0
    6940:	82 30       	cpi	r24, 0x02	; 2
    6942:	91 05       	cpc	r25, r1
    6944:	19 f1       	breq	.+70     	; 0x698c <macsc_disable_cmp_int+0x5e>
    6946:	83 30       	cpi	r24, 0x03	; 3
    6948:	91 05       	cpc	r25, r1
    694a:	29 f1       	breq	.+74     	; 0x6996 <macsc_disable_cmp_int+0x68>
    694c:	01 97       	sbiw	r24, 0x01	; 1
    694e:	09 f0       	breq	.+2      	; 0x6952 <macsc_disable_cmp_int+0x24>
		}
	}
	break;

	default:
		break;
    6950:	28 c0       	rjmp	.+80     	; 0x69a2 <macsc_disable_cmp_int+0x74>
void macsc_disable_cmp_int(enum macsc_cc_channel channel)
{
	switch (channel) {
	case MACSC_CC1:
	{
		if ((SCIRQM & (1 << IRQMCP1)) == 1) {
    6952:	8f ed       	ldi	r24, 0xDF	; 223
    6954:	90 e0       	ldi	r25, 0x00	; 0
    6956:	fc 01       	movw	r30, r24
    6958:	80 81       	ld	r24, Z
    695a:	88 2f       	mov	r24, r24
    695c:	90 e0       	ldi	r25, 0x00	; 0
    695e:	81 70       	andi	r24, 0x01	; 1
    6960:	99 27       	eor	r25, r25
    6962:	89 2b       	or	r24, r25
    6964:	e9 f0       	breq	.+58     	; 0x69a0 <macsc_disable_cmp_int+0x72>
			SCIRQS |= (1 << IRQSCP1);
    6966:	80 ee       	ldi	r24, 0xE0	; 224
    6968:	90 e0       	ldi	r25, 0x00	; 0
    696a:	20 ee       	ldi	r18, 0xE0	; 224
    696c:	30 e0       	ldi	r19, 0x00	; 0
    696e:	f9 01       	movw	r30, r18
    6970:	20 81       	ld	r18, Z
    6972:	21 60       	ori	r18, 0x01	; 1
    6974:	fc 01       	movw	r30, r24
    6976:	20 83       	st	Z, r18
			SCIRQM &= ~(1 << IRQMCP1);
    6978:	8f ed       	ldi	r24, 0xDF	; 223
    697a:	90 e0       	ldi	r25, 0x00	; 0
    697c:	2f ed       	ldi	r18, 0xDF	; 223
    697e:	30 e0       	ldi	r19, 0x00	; 0
    6980:	f9 01       	movw	r30, r18
    6982:	20 81       	ld	r18, Z
    6984:	2e 7f       	andi	r18, 0xFE	; 254
    6986:	fc 01       	movw	r30, r24
    6988:	20 83       	st	Z, r18
		}
	}
	break;
    698a:	0a c0       	rjmp	.+20     	; 0x69a0 <macsc_disable_cmp_int+0x72>

	case MACSC_CC2:
	{
		if ((SCIRQM & (1 << IRQMCP2)) == 1) {
    698c:	8f ed       	ldi	r24, 0xDF	; 223
    698e:	90 e0       	ldi	r25, 0x00	; 0
    6990:	fc 01       	movw	r30, r24
    6992:	80 81       	ld	r24, Z
			SCIRQS |= (1 << IRQSCP2);
			SCIRQM &= ~(1 << IRQMCP2);
		}
	}
	break;
    6994:	06 c0       	rjmp	.+12     	; 0x69a2 <macsc_disable_cmp_int+0x74>

	case MACSC_CC3:
	{
		if ((SCIRQM & (1 << IRQMCP3)) == 1) {
    6996:	8f ed       	ldi	r24, 0xDF	; 223
    6998:	90 e0       	ldi	r25, 0x00	; 0
    699a:	fc 01       	movw	r30, r24
    699c:	80 81       	ld	r24, Z
			SCIRQS |= (1 << IRQSCP3);
			SCIRQM &= ~(1 << IRQMCP3);
		}
	}
	break;
    699e:	01 c0       	rjmp	.+2      	; 0x69a2 <macsc_disable_cmp_int+0x74>
		if ((SCIRQM & (1 << IRQMCP1)) == 1) {
			SCIRQS |= (1 << IRQSCP1);
			SCIRQM &= ~(1 << IRQMCP1);
		}
	}
	break;
    69a0:	00 00       	nop
	break;

	default:
		break;
	}
}
    69a2:	00 00       	nop
    69a4:	0f 90       	pop	r0
    69a6:	df 91       	pop	r29
    69a8:	cf 91       	pop	r28
    69aa:	08 95       	ret

000069ac <macsc_use_cmp>:
 * \param cmp compare value for SCOCRx register
 * \param channel Compare channel
 */
void macsc_use_cmp(bool abs_rel, uint32_t cmp,
		enum macsc_cc_channel channel)
{
    69ac:	cf 93       	push	r28
    69ae:	df 93       	push	r29
    69b0:	cd b7       	in	r28, 0x3d	; 61
    69b2:	de b7       	in	r29, 0x3e	; 62
    69b4:	62 97       	sbiw	r28, 0x12	; 18
    69b6:	0f b6       	in	r0, 0x3f	; 63
    69b8:	f8 94       	cli
    69ba:	de bf       	out	0x3e, r29	; 62
    69bc:	0f be       	out	0x3f, r0	; 63
    69be:	cd bf       	out	0x3d, r28	; 61
    69c0:	8d 87       	std	Y+13, r24	; 0x0d
    69c2:	4e 87       	std	Y+14, r20	; 0x0e
    69c4:	5f 87       	std	Y+15, r21	; 0x0f
    69c6:	68 8b       	std	Y+16, r22	; 0x10
    69c8:	79 8b       	std	Y+17, r23	; 0x11
    69ca:	2a 8b       	std	Y+18, r18	; 0x12
	switch (channel) {
    69cc:	8a 89       	ldd	r24, Y+18	; 0x12
    69ce:	88 2f       	mov	r24, r24
    69d0:	90 e0       	ldi	r25, 0x00	; 0
    69d2:	82 30       	cpi	r24, 0x02	; 2
    69d4:	91 05       	cpc	r25, r1
    69d6:	d1 f1       	breq	.+116    	; 0x6a4c <macsc_use_cmp+0xa0>
    69d8:	83 30       	cpi	r24, 0x03	; 3
    69da:	91 05       	cpc	r25, r1
    69dc:	09 f4       	brne	.+2      	; 0x69e0 <macsc_use_cmp+0x34>
    69de:	69 c0       	rjmp	.+210    	; 0x6ab2 <macsc_use_cmp+0x106>
    69e0:	01 97       	sbiw	r24, 0x01	; 1
    69e2:	09 f0       	breq	.+2      	; 0x69e6 <macsc_use_cmp+0x3a>
		MACSC_WRITE32(SCOCR3, cmp);
	}
	break;

	default:
		break;
    69e4:	99 c0       	rjmp	.+306    	; 0x6b18 <macsc_use_cmp+0x16c>
		enum macsc_cc_channel channel)
{
	switch (channel) {
	case MACSC_CC1:
	{
		if (abs_rel) {
    69e6:	8d 85       	ldd	r24, Y+13	; 0x0d
    69e8:	88 23       	and	r24, r24
    69ea:	51 f0       	breq	.+20     	; 0x6a00 <macsc_use_cmp+0x54>
			SCCR0 |= (1 << SCCMP1);
    69ec:	8c ed       	ldi	r24, 0xDC	; 220
    69ee:	90 e0       	ldi	r25, 0x00	; 0
    69f0:	2c ed       	ldi	r18, 0xDC	; 220
    69f2:	30 e0       	ldi	r19, 0x00	; 0
    69f4:	f9 01       	movw	r30, r18
    69f6:	20 81       	ld	r18, Z
    69f8:	21 60       	ori	r18, 0x01	; 1
    69fa:	fc 01       	movw	r30, r24
    69fc:	20 83       	st	Z, r18
    69fe:	09 c0       	rjmp	.+18     	; 0x6a12 <macsc_use_cmp+0x66>
		} else {
			SCCR0 &= ~(1 << SCCMP1);
    6a00:	8c ed       	ldi	r24, 0xDC	; 220
    6a02:	90 e0       	ldi	r25, 0x00	; 0
    6a04:	2c ed       	ldi	r18, 0xDC	; 220
    6a06:	30 e0       	ldi	r19, 0x00	; 0
    6a08:	f9 01       	movw	r30, r18
    6a0a:	20 81       	ld	r18, Z
    6a0c:	2e 7f       	andi	r18, 0xFE	; 254
    6a0e:	fc 01       	movw	r30, r24
    6a10:	20 83       	st	Z, r18
		}

		MACSC_WRITE32(SCOCR1, cmp);
    6a12:	8e 85       	ldd	r24, Y+14	; 0x0e
    6a14:	9f 85       	ldd	r25, Y+15	; 0x0f
    6a16:	a8 89       	ldd	r26, Y+16	; 0x10
    6a18:	b9 89       	ldd	r27, Y+17	; 0x11
    6a1a:	89 83       	std	Y+1, r24	; 0x01
    6a1c:	9a 83       	std	Y+2, r25	; 0x02
    6a1e:	ab 83       	std	Y+3, r26	; 0x03
    6a20:	bc 83       	std	Y+4, r27	; 0x04
    6a22:	88 ef       	ldi	r24, 0xF8	; 248
    6a24:	90 e0       	ldi	r25, 0x00	; 0
    6a26:	2c 81       	ldd	r18, Y+4	; 0x04
    6a28:	fc 01       	movw	r30, r24
    6a2a:	20 83       	st	Z, r18
    6a2c:	87 ef       	ldi	r24, 0xF7	; 247
    6a2e:	90 e0       	ldi	r25, 0x00	; 0
    6a30:	2b 81       	ldd	r18, Y+3	; 0x03
    6a32:	fc 01       	movw	r30, r24
    6a34:	20 83       	st	Z, r18
    6a36:	86 ef       	ldi	r24, 0xF6	; 246
    6a38:	90 e0       	ldi	r25, 0x00	; 0
    6a3a:	2a 81       	ldd	r18, Y+2	; 0x02
    6a3c:	fc 01       	movw	r30, r24
    6a3e:	20 83       	st	Z, r18
    6a40:	85 ef       	ldi	r24, 0xF5	; 245
    6a42:	90 e0       	ldi	r25, 0x00	; 0
    6a44:	29 81       	ldd	r18, Y+1	; 0x01
    6a46:	fc 01       	movw	r30, r24
    6a48:	20 83       	st	Z, r18
	}
	break;
    6a4a:	66 c0       	rjmp	.+204    	; 0x6b18 <macsc_use_cmp+0x16c>

	case MACSC_CC2:
	{
		if (abs_rel) {
    6a4c:	8d 85       	ldd	r24, Y+13	; 0x0d
    6a4e:	88 23       	and	r24, r24
    6a50:	51 f0       	breq	.+20     	; 0x6a66 <macsc_use_cmp+0xba>
			SCCR0 |= (1 << SCCMP2);
    6a52:	8c ed       	ldi	r24, 0xDC	; 220
    6a54:	90 e0       	ldi	r25, 0x00	; 0
    6a56:	2c ed       	ldi	r18, 0xDC	; 220
    6a58:	30 e0       	ldi	r19, 0x00	; 0
    6a5a:	f9 01       	movw	r30, r18
    6a5c:	20 81       	ld	r18, Z
    6a5e:	22 60       	ori	r18, 0x02	; 2
    6a60:	fc 01       	movw	r30, r24
    6a62:	20 83       	st	Z, r18
    6a64:	09 c0       	rjmp	.+18     	; 0x6a78 <macsc_use_cmp+0xcc>
		} else {
			SCCR0 &= ~(1 << SCCMP2);
    6a66:	8c ed       	ldi	r24, 0xDC	; 220
    6a68:	90 e0       	ldi	r25, 0x00	; 0
    6a6a:	2c ed       	ldi	r18, 0xDC	; 220
    6a6c:	30 e0       	ldi	r19, 0x00	; 0
    6a6e:	f9 01       	movw	r30, r18
    6a70:	20 81       	ld	r18, Z
    6a72:	2d 7f       	andi	r18, 0xFD	; 253
    6a74:	fc 01       	movw	r30, r24
    6a76:	20 83       	st	Z, r18
		}

		MACSC_WRITE32(SCOCR2, cmp);
    6a78:	8e 85       	ldd	r24, Y+14	; 0x0e
    6a7a:	9f 85       	ldd	r25, Y+15	; 0x0f
    6a7c:	a8 89       	ldd	r26, Y+16	; 0x10
    6a7e:	b9 89       	ldd	r27, Y+17	; 0x11
    6a80:	8d 83       	std	Y+5, r24	; 0x05
    6a82:	9e 83       	std	Y+6, r25	; 0x06
    6a84:	af 83       	std	Y+7, r26	; 0x07
    6a86:	b8 87       	std	Y+8, r27	; 0x08
    6a88:	84 ef       	ldi	r24, 0xF4	; 244
    6a8a:	90 e0       	ldi	r25, 0x00	; 0
    6a8c:	28 85       	ldd	r18, Y+8	; 0x08
    6a8e:	fc 01       	movw	r30, r24
    6a90:	20 83       	st	Z, r18
    6a92:	83 ef       	ldi	r24, 0xF3	; 243
    6a94:	90 e0       	ldi	r25, 0x00	; 0
    6a96:	2f 81       	ldd	r18, Y+7	; 0x07
    6a98:	fc 01       	movw	r30, r24
    6a9a:	20 83       	st	Z, r18
    6a9c:	82 ef       	ldi	r24, 0xF2	; 242
    6a9e:	90 e0       	ldi	r25, 0x00	; 0
    6aa0:	2e 81       	ldd	r18, Y+6	; 0x06
    6aa2:	fc 01       	movw	r30, r24
    6aa4:	20 83       	st	Z, r18
    6aa6:	81 ef       	ldi	r24, 0xF1	; 241
    6aa8:	90 e0       	ldi	r25, 0x00	; 0
    6aaa:	2d 81       	ldd	r18, Y+5	; 0x05
    6aac:	fc 01       	movw	r30, r24
    6aae:	20 83       	st	Z, r18
	}
	break;
    6ab0:	33 c0       	rjmp	.+102    	; 0x6b18 <macsc_use_cmp+0x16c>

	case MACSC_CC3:
	{
		if (abs_rel) {
    6ab2:	8d 85       	ldd	r24, Y+13	; 0x0d
    6ab4:	88 23       	and	r24, r24
    6ab6:	51 f0       	breq	.+20     	; 0x6acc <macsc_use_cmp+0x120>
			SCCR0 |= (1 << SCCMP3);
    6ab8:	8c ed       	ldi	r24, 0xDC	; 220
    6aba:	90 e0       	ldi	r25, 0x00	; 0
    6abc:	2c ed       	ldi	r18, 0xDC	; 220
    6abe:	30 e0       	ldi	r19, 0x00	; 0
    6ac0:	f9 01       	movw	r30, r18
    6ac2:	20 81       	ld	r18, Z
    6ac4:	24 60       	ori	r18, 0x04	; 4
    6ac6:	fc 01       	movw	r30, r24
    6ac8:	20 83       	st	Z, r18
    6aca:	09 c0       	rjmp	.+18     	; 0x6ade <macsc_use_cmp+0x132>
		} else {
			SCCR0 &= ~(1 << SCCMP3);
    6acc:	8c ed       	ldi	r24, 0xDC	; 220
    6ace:	90 e0       	ldi	r25, 0x00	; 0
    6ad0:	2c ed       	ldi	r18, 0xDC	; 220
    6ad2:	30 e0       	ldi	r19, 0x00	; 0
    6ad4:	f9 01       	movw	r30, r18
    6ad6:	20 81       	ld	r18, Z
    6ad8:	2b 7f       	andi	r18, 0xFB	; 251
    6ada:	fc 01       	movw	r30, r24
    6adc:	20 83       	st	Z, r18
		}

		MACSC_WRITE32(SCOCR3, cmp);
    6ade:	8e 85       	ldd	r24, Y+14	; 0x0e
    6ae0:	9f 85       	ldd	r25, Y+15	; 0x0f
    6ae2:	a8 89       	ldd	r26, Y+16	; 0x10
    6ae4:	b9 89       	ldd	r27, Y+17	; 0x11
    6ae6:	89 87       	std	Y+9, r24	; 0x09
    6ae8:	9a 87       	std	Y+10, r25	; 0x0a
    6aea:	ab 87       	std	Y+11, r26	; 0x0b
    6aec:	bc 87       	std	Y+12, r27	; 0x0c
    6aee:	80 ef       	ldi	r24, 0xF0	; 240
    6af0:	90 e0       	ldi	r25, 0x00	; 0
    6af2:	2c 85       	ldd	r18, Y+12	; 0x0c
    6af4:	fc 01       	movw	r30, r24
    6af6:	20 83       	st	Z, r18
    6af8:	8f ee       	ldi	r24, 0xEF	; 239
    6afa:	90 e0       	ldi	r25, 0x00	; 0
    6afc:	2b 85       	ldd	r18, Y+11	; 0x0b
    6afe:	fc 01       	movw	r30, r24
    6b00:	20 83       	st	Z, r18
    6b02:	8e ee       	ldi	r24, 0xEE	; 238
    6b04:	90 e0       	ldi	r25, 0x00	; 0
    6b06:	2a 85       	ldd	r18, Y+10	; 0x0a
    6b08:	fc 01       	movw	r30, r24
    6b0a:	20 83       	st	Z, r18
    6b0c:	8d ee       	ldi	r24, 0xED	; 237
    6b0e:	90 e0       	ldi	r25, 0x00	; 0
    6b10:	29 85       	ldd	r18, Y+9	; 0x09
    6b12:	fc 01       	movw	r30, r24
    6b14:	20 83       	st	Z, r18
	}
	break;
    6b16:	00 00       	nop

	default:
		break;
	}
}
    6b18:	00 00       	nop
    6b1a:	62 96       	adiw	r28, 0x12	; 18
    6b1c:	0f b6       	in	r0, 0x3f	; 63
    6b1e:	f8 94       	cli
    6b20:	de bf       	out	0x3e, r29	; 62
    6b22:	0f be       	out	0x3f, r0	; 63
    6b24:	cd bf       	out	0x3d, r28	; 61
    6b26:	df 91       	pop	r29
    6b28:	cf 91       	pop	r28
    6b2a:	08 95       	ret

00006b2c <macsc_set_ovf_int_cb>:

void macsc_set_ovf_int_cb(macsc_callback_t callback)
{
    6b2c:	cf 93       	push	r28
    6b2e:	df 93       	push	r29
    6b30:	00 d0       	rcall	.+0      	; 0x6b32 <macsc_set_ovf_int_cb+0x6>
    6b32:	cd b7       	in	r28, 0x3d	; 61
    6b34:	de b7       	in	r29, 0x3e	; 62
    6b36:	9a 83       	std	Y+2, r25	; 0x02
    6b38:	89 83       	std	Y+1, r24	; 0x01
	macsc_ovf_cb = callback;
    6b3a:	89 81       	ldd	r24, Y+1	; 0x01
    6b3c:	9a 81       	ldd	r25, Y+2	; 0x02
    6b3e:	90 93 ef 10 	sts	0x10EF, r25	; 0x8010ef <macsc_ovf_cb+0x1>
    6b42:	80 93 ee 10 	sts	0x10EE, r24	; 0x8010ee <macsc_ovf_cb>
}
    6b46:	00 00       	nop
    6b48:	0f 90       	pop	r0
    6b4a:	0f 90       	pop	r0
    6b4c:	df 91       	pop	r29
    6b4e:	cf 91       	pop	r28
    6b50:	08 95       	ret

00006b52 <macsc_set_cmp1_int_cb>:

void macsc_set_cmp1_int_cb(macsc_callback_t callback)
{
    6b52:	cf 93       	push	r28
    6b54:	df 93       	push	r29
    6b56:	00 d0       	rcall	.+0      	; 0x6b58 <macsc_set_cmp1_int_cb+0x6>
    6b58:	cd b7       	in	r28, 0x3d	; 61
    6b5a:	de b7       	in	r29, 0x3e	; 62
    6b5c:	9a 83       	std	Y+2, r25	; 0x02
    6b5e:	89 83       	std	Y+1, r24	; 0x01
	macsc_cmp1_cb = callback;
    6b60:	89 81       	ldd	r24, Y+1	; 0x01
    6b62:	9a 81       	ldd	r25, Y+2	; 0x02
    6b64:	90 93 f1 10 	sts	0x10F1, r25	; 0x8010f1 <macsc_cmp1_cb+0x1>
    6b68:	80 93 f0 10 	sts	0x10F0, r24	; 0x8010f0 <macsc_cmp1_cb>
}
    6b6c:	00 00       	nop
    6b6e:	0f 90       	pop	r0
    6b70:	0f 90       	pop	r0
    6b72:	df 91       	pop	r29
    6b74:	cf 91       	pop	r28
    6b76:	08 95       	ret

00006b78 <macsc_set_cmp2_int_cb>:

void macsc_set_cmp2_int_cb(macsc_callback_t callback)
{
    6b78:	cf 93       	push	r28
    6b7a:	df 93       	push	r29
    6b7c:	00 d0       	rcall	.+0      	; 0x6b7e <macsc_set_cmp2_int_cb+0x6>
    6b7e:	cd b7       	in	r28, 0x3d	; 61
    6b80:	de b7       	in	r29, 0x3e	; 62
    6b82:	9a 83       	std	Y+2, r25	; 0x02
    6b84:	89 83       	std	Y+1, r24	; 0x01
	macsc_cmp2_cb = callback;
    6b86:	89 81       	ldd	r24, Y+1	; 0x01
    6b88:	9a 81       	ldd	r25, Y+2	; 0x02
    6b8a:	90 93 f3 10 	sts	0x10F3, r25	; 0x8010f3 <macsc_cmp2_cb+0x1>
    6b8e:	80 93 f2 10 	sts	0x10F2, r24	; 0x8010f2 <macsc_cmp2_cb>
}
    6b92:	00 00       	nop
    6b94:	0f 90       	pop	r0
    6b96:	0f 90       	pop	r0
    6b98:	df 91       	pop	r29
    6b9a:	cf 91       	pop	r28
    6b9c:	08 95       	ret

00006b9e <macsc_set_cmp3_int_cb>:

void macsc_set_cmp3_int_cb(macsc_callback_t callback)
{
    6b9e:	cf 93       	push	r28
    6ba0:	df 93       	push	r29
    6ba2:	00 d0       	rcall	.+0      	; 0x6ba4 <macsc_set_cmp3_int_cb+0x6>
    6ba4:	cd b7       	in	r28, 0x3d	; 61
    6ba6:	de b7       	in	r29, 0x3e	; 62
    6ba8:	9a 83       	std	Y+2, r25	; 0x02
    6baa:	89 83       	std	Y+1, r24	; 0x01
	macsc_cmp3_cb = callback;
    6bac:	89 81       	ldd	r24, Y+1	; 0x01
    6bae:	9a 81       	ldd	r25, Y+2	; 0x02
    6bb0:	90 93 f5 10 	sts	0x10F5, r25	; 0x8010f5 <macsc_cmp3_cb+0x1>
    6bb4:	80 93 f4 10 	sts	0x10F4, r24	; 0x8010f4 <macsc_cmp3_cb>
}
    6bb8:	00 00       	nop
    6bba:	0f 90       	pop	r0
    6bbc:	0f 90       	pop	r0
    6bbe:	df 91       	pop	r29
    6bc0:	cf 91       	pop	r28
    6bc2:	08 95       	ret

00006bc4 <macsc_set_backoff_slot_cntr_int_cb>:

void macsc_set_backoff_slot_cntr_int_cb(macsc_callback_t callback)
{
    6bc4:	cf 93       	push	r28
    6bc6:	df 93       	push	r29
    6bc8:	00 d0       	rcall	.+0      	; 0x6bca <macsc_set_backoff_slot_cntr_int_cb+0x6>
    6bca:	cd b7       	in	r28, 0x3d	; 61
    6bcc:	de b7       	in	r29, 0x3e	; 62
    6bce:	9a 83       	std	Y+2, r25	; 0x02
    6bd0:	89 83       	std	Y+1, r24	; 0x01
	macsc_slotcnt_cb = callback;
    6bd2:	89 81       	ldd	r24, Y+1	; 0x01
    6bd4:	9a 81       	ldd	r25, Y+2	; 0x02
    6bd6:	90 93 f7 10 	sts	0x10F7, r25	; 0x8010f7 <macsc_slotcnt_cb+0x1>
    6bda:	80 93 f6 10 	sts	0x10F6, r24	; 0x8010f6 <macsc_slotcnt_cb>
}
    6bde:	00 00       	nop
    6be0:	0f 90       	pop	r0
    6be2:	0f 90       	pop	r0
    6be4:	df 91       	pop	r29
    6be6:	cf 91       	pop	r28
    6be8:	08 95       	ret

00006bea <usart_rx_enable>:
 * \brief Enable USART receiver.
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
    6bea:	cf 93       	push	r28
    6bec:	df 93       	push	r29
    6bee:	00 d0       	rcall	.+0      	; 0x6bf0 <usart_rx_enable+0x6>
    6bf0:	cd b7       	in	r28, 0x3d	; 61
    6bf2:	de b7       	in	r29, 0x3e	; 62
    6bf4:	9a 83       	std	Y+2, r25	; 0x02
    6bf6:	89 83       	std	Y+1, r24	; 0x01
	(usart)->UCSRnB |= USART_RXEN_bm;
    6bf8:	89 81       	ldd	r24, Y+1	; 0x01
    6bfa:	9a 81       	ldd	r25, Y+2	; 0x02
    6bfc:	fc 01       	movw	r30, r24
    6bfe:	81 81       	ldd	r24, Z+1	; 0x01
    6c00:	28 2f       	mov	r18, r24
    6c02:	20 61       	ori	r18, 0x10	; 16
    6c04:	89 81       	ldd	r24, Y+1	; 0x01
    6c06:	9a 81       	ldd	r25, Y+2	; 0x02
    6c08:	fc 01       	movw	r30, r24
    6c0a:	21 83       	std	Z+1, r18	; 0x01
}
    6c0c:	00 00       	nop
    6c0e:	0f 90       	pop	r0
    6c10:	0f 90       	pop	r0
    6c12:	df 91       	pop	r29
    6c14:	cf 91       	pop	r28
    6c16:	08 95       	ret

00006c18 <usart_format_set>:
 *  \param parityMode The parity Mode. Use USART_PMODE_t type.
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
    6c18:	cf 93       	push	r28
    6c1a:	df 93       	push	r29
    6c1c:	00 d0       	rcall	.+0      	; 0x6c1e <usart_format_set+0x6>
    6c1e:	00 d0       	rcall	.+0      	; 0x6c20 <usart_format_set+0x8>
    6c20:	1f 92       	push	r1
    6c22:	cd b7       	in	r28, 0x3d	; 61
    6c24:	de b7       	in	r29, 0x3e	; 62
    6c26:	9a 83       	std	Y+2, r25	; 0x02
    6c28:	89 83       	std	Y+1, r24	; 0x01
    6c2a:	6b 83       	std	Y+3, r22	; 0x03
    6c2c:	4c 83       	std	Y+4, r20	; 0x04
    6c2e:	2d 83       	std	Y+5, r18	; 0x05
	(usart)->UCSRnC
		= ((usart)->UCSRnC &
    6c30:	89 81       	ldd	r24, Y+1	; 0x01
    6c32:	9a 81       	ldd	r25, Y+2	; 0x02
    6c34:	fc 01       	movw	r30, r24
    6c36:	82 81       	ldd	r24, Z+2	; 0x02
    6c38:	28 2f       	mov	r18, r24
    6c3a:	29 7f       	andi	r18, 0xF9	; 249
			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
    6c3c:	8b 81       	ldd	r24, Y+3	; 0x03
    6c3e:	88 2f       	mov	r24, r24
    6c40:	90 e0       	ldi	r25, 0x00	; 0
    6c42:	83 70       	andi	r24, 0x03	; 3
    6c44:	99 27       	eor	r25, r25
			<< USART_CHSIZE01C_gp);
    6c46:	88 0f       	add	r24, r24
    6c48:	99 1f       	adc	r25, r25
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->UCSRnC
		= ((usart)->UCSRnC &
    6c4a:	82 2b       	or	r24, r18
    6c4c:	28 2f       	mov	r18, r24
    6c4e:	89 81       	ldd	r24, Y+1	; 0x01
    6c50:	9a 81       	ldd	r25, Y+2	; 0x02
    6c52:	fc 01       	movw	r30, r24
    6c54:	22 83       	std	Z+2, r18	; 0x02
			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
			<< USART_CHSIZE01C_gp);
	(usart)->UCSRnB
		= ((usart)->UCSRnB &
    6c56:	89 81       	ldd	r24, Y+1	; 0x01
    6c58:	9a 81       	ldd	r25, Y+2	; 0x02
    6c5a:	fc 01       	movw	r30, r24
    6c5c:	81 81       	ldd	r24, Z+1	; 0x01
    6c5e:	28 2f       	mov	r18, r24
    6c60:	2b 7f       	andi	r18, 0xFB	; 251
			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
    6c62:	8b 81       	ldd	r24, Y+3	; 0x03
    6c64:	88 2f       	mov	r24, r24
    6c66:	90 e0       	ldi	r25, 0x00	; 0
    6c68:	84 70       	andi	r24, 0x04	; 4
    6c6a:	99 27       	eor	r25, r25
			<< USART_CHSIZE2_bp);
    6c6c:	88 0f       	add	r24, r24
    6c6e:	99 1f       	adc	r25, r25
    6c70:	88 0f       	add	r24, r24
    6c72:	99 1f       	adc	r25, r25
	(usart)->UCSRnC
		= ((usart)->UCSRnC &
			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
			<< USART_CHSIZE01C_gp);
	(usart)->UCSRnB
		= ((usart)->UCSRnB &
    6c74:	82 2b       	or	r24, r18
    6c76:	28 2f       	mov	r18, r24
    6c78:	89 81       	ldd	r24, Y+1	; 0x01
    6c7a:	9a 81       	ldd	r25, Y+2	; 0x02
    6c7c:	fc 01       	movw	r30, r24
    6c7e:	21 83       	std	Z+1, r18	; 0x01
			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
			<< USART_CHSIZE2_bp);

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_PMODE_gm)) | parityMode;
    6c80:	89 81       	ldd	r24, Y+1	; 0x01
    6c82:	9a 81       	ldd	r25, Y+2	; 0x02
    6c84:	fc 01       	movw	r30, r24
    6c86:	82 81       	ldd	r24, Z+2	; 0x02
    6c88:	98 2f       	mov	r25, r24
    6c8a:	9f 7c       	andi	r25, 0xCF	; 207
    6c8c:	8c 81       	ldd	r24, Y+4	; 0x04
    6c8e:	89 2b       	or	r24, r25
    6c90:	28 2f       	mov	r18, r24
    6c92:	89 81       	ldd	r24, Y+1	; 0x01
    6c94:	9a 81       	ldd	r25, Y+2	; 0x02
    6c96:	fc 01       	movw	r30, r24
    6c98:	22 83       	std	Z+2, r18	; 0x02

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_STOPB_bm)) | (twoStopBits
    6c9a:	89 81       	ldd	r24, Y+1	; 0x01
    6c9c:	9a 81       	ldd	r25, Y+2	; 0x02
    6c9e:	fc 01       	movw	r30, r24
    6ca0:	82 81       	ldd	r24, Z+2	; 0x02
    6ca2:	28 2f       	mov	r18, r24
    6ca4:	27 7f       	andi	r18, 0xF7	; 247
			<< USART_STOPB_bp);
    6ca6:	8d 81       	ldd	r24, Y+5	; 0x05
    6ca8:	88 2f       	mov	r24, r24
    6caa:	90 e0       	ldi	r25, 0x00	; 0
    6cac:	88 0f       	add	r24, r24
    6cae:	99 1f       	adc	r25, r25
    6cb0:	88 0f       	add	r24, r24
    6cb2:	99 1f       	adc	r25, r25
    6cb4:	88 0f       	add	r24, r24
    6cb6:	99 1f       	adc	r25, r25
			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
			<< USART_CHSIZE2_bp);

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_PMODE_gm)) | parityMode;

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_STOPB_bm)) | (twoStopBits
    6cb8:	82 2b       	or	r24, r18
    6cba:	28 2f       	mov	r18, r24
    6cbc:	89 81       	ldd	r24, Y+1	; 0x01
    6cbe:	9a 81       	ldd	r25, Y+2	; 0x02
    6cc0:	fc 01       	movw	r30, r24
    6cc2:	22 83       	std	Z+2, r18	; 0x02
			<< USART_STOPB_bp);
}
    6cc4:	00 00       	nop
    6cc6:	0f 90       	pop	r0
    6cc8:	0f 90       	pop	r0
    6cca:	0f 90       	pop	r0
    6ccc:	0f 90       	pop	r0
    6cce:	0f 90       	pop	r0
    6cd0:	df 91       	pop	r29
    6cd2:	cf 91       	pop	r28
    6cd4:	08 95       	ret

00006cd6 <usart_tx_enable>:
 * \brief Enable USART transmitter.
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
    6cd6:	cf 93       	push	r28
    6cd8:	df 93       	push	r29
    6cda:	00 d0       	rcall	.+0      	; 0x6cdc <usart_tx_enable+0x6>
    6cdc:	cd b7       	in	r28, 0x3d	; 61
    6cde:	de b7       	in	r29, 0x3e	; 62
    6ce0:	9a 83       	std	Y+2, r25	; 0x02
    6ce2:	89 83       	std	Y+1, r24	; 0x01
	(usart)->UCSRnB |= USART_TXEN_bm;
    6ce4:	89 81       	ldd	r24, Y+1	; 0x01
    6ce6:	9a 81       	ldd	r25, Y+2	; 0x02
    6ce8:	fc 01       	movw	r30, r24
    6cea:	81 81       	ldd	r24, Z+1	; 0x01
    6cec:	28 2f       	mov	r18, r24
    6cee:	28 60       	ori	r18, 0x08	; 8
    6cf0:	89 81       	ldd	r24, Y+1	; 0x01
    6cf2:	9a 81       	ldd	r25, Y+2	; 0x02
    6cf4:	fc 01       	movw	r30, r24
    6cf6:	21 83       	std	Z+1, r18	; 0x01
}
    6cf8:	00 00       	nop
    6cfa:	0f 90       	pop	r0
    6cfc:	0f 90       	pop	r0
    6cfe:	df 91       	pop	r29
    6d00:	cf 91       	pop	r28
    6d02:	08 95       	ret

00006d04 <usart_set_mode>:
 * - 0x1        : Synchronous mode.
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
    6d04:	cf 93       	push	r28
    6d06:	df 93       	push	r29
    6d08:	00 d0       	rcall	.+0      	; 0x6d0a <usart_set_mode+0x6>
    6d0a:	1f 92       	push	r1
    6d0c:	cd b7       	in	r28, 0x3d	; 61
    6d0e:	de b7       	in	r29, 0x3e	; 62
    6d10:	9a 83       	std	Y+2, r25	; 0x02
    6d12:	89 83       	std	Y+1, r24	; 0x01
    6d14:	6b 83       	std	Y+3, r22	; 0x03
	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_UMSEL01_gm)) | usartmode;
    6d16:	89 81       	ldd	r24, Y+1	; 0x01
    6d18:	9a 81       	ldd	r25, Y+2	; 0x02
    6d1a:	fc 01       	movw	r30, r24
    6d1c:	82 81       	ldd	r24, Z+2	; 0x02
    6d1e:	98 2f       	mov	r25, r24
    6d20:	9f 73       	andi	r25, 0x3F	; 63
    6d22:	8b 81       	ldd	r24, Y+3	; 0x03
    6d24:	89 2b       	or	r24, r25
    6d26:	28 2f       	mov	r18, r24
    6d28:	89 81       	ldd	r24, Y+1	; 0x01
    6d2a:	9a 81       	ldd	r25, Y+2	; 0x02
    6d2c:	fc 01       	movw	r30, r24
    6d2e:	22 83       	std	Z+2, r18	; 0x02
}
    6d30:	00 00       	nop
    6d32:	0f 90       	pop	r0
    6d34:	0f 90       	pop	r0
    6d36:	0f 90       	pop	r0
    6d38:	df 91       	pop	r29
    6d3a:	cf 91       	pop	r28
    6d3c:	08 95       	ret

00006d3e <usart_data_register_is_empty>:
 * \brief Check if data register empty flag is set.
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t *usart)
{
    6d3e:	cf 93       	push	r28
    6d40:	df 93       	push	r29
    6d42:	00 d0       	rcall	.+0      	; 0x6d44 <usart_data_register_is_empty+0x6>
    6d44:	cd b7       	in	r28, 0x3d	; 61
    6d46:	de b7       	in	r29, 0x3e	; 62
    6d48:	9a 83       	std	Y+2, r25	; 0x02
    6d4a:	89 83       	std	Y+1, r24	; 0x01
	return (usart)->UCSRnA & USART_DRE_bm;
    6d4c:	89 81       	ldd	r24, Y+1	; 0x01
    6d4e:	9a 81       	ldd	r25, Y+2	; 0x02
    6d50:	fc 01       	movw	r30, r24
    6d52:	80 81       	ld	r24, Z
    6d54:	88 2f       	mov	r24, r24
    6d56:	90 e0       	ldi	r25, 0x00	; 0
    6d58:	80 72       	andi	r24, 0x20	; 32
    6d5a:	99 27       	eor	r25, r25
    6d5c:	21 e0       	ldi	r18, 0x01	; 1
    6d5e:	89 2b       	or	r24, r25
    6d60:	09 f4       	brne	.+2      	; 0x6d64 <usart_data_register_is_empty+0x26>
    6d62:	20 e0       	ldi	r18, 0x00	; 0
    6d64:	82 2f       	mov	r24, r18
}
    6d66:	0f 90       	pop	r0
    6d68:	0f 90       	pop	r0
    6d6a:	df 91       	pop	r29
    6d6c:	cf 91       	pop	r28
    6d6e:	08 95       	ret

00006d70 <usart_rx_is_complete>:
 * Checks if the RX complete interrupt flag is set.
 *
 * \param usart The USART module.
 */
static inline bool usart_rx_is_complete(USART_t *usart)
{
    6d70:	cf 93       	push	r28
    6d72:	df 93       	push	r29
    6d74:	00 d0       	rcall	.+0      	; 0x6d76 <usart_rx_is_complete+0x6>
    6d76:	cd b7       	in	r28, 0x3d	; 61
    6d78:	de b7       	in	r29, 0x3e	; 62
    6d7a:	9a 83       	std	Y+2, r25	; 0x02
    6d7c:	89 83       	std	Y+1, r24	; 0x01
	return (usart)->UCSRnA & USART_RXC_bm;
    6d7e:	89 81       	ldd	r24, Y+1	; 0x01
    6d80:	9a 81       	ldd	r25, Y+2	; 0x02
    6d82:	fc 01       	movw	r30, r24
    6d84:	80 81       	ld	r24, Z
    6d86:	88 2f       	mov	r24, r24
    6d88:	90 e0       	ldi	r25, 0x00	; 0
    6d8a:	80 78       	andi	r24, 0x80	; 128
    6d8c:	99 27       	eor	r25, r25
    6d8e:	21 e0       	ldi	r18, 0x01	; 1
    6d90:	89 2b       	or	r24, r25
    6d92:	09 f4       	brne	.+2      	; 0x6d96 <usart_rx_is_complete+0x26>
    6d94:	20 e0       	ldi	r18, 0x00	; 0
    6d96:	82 2f       	mov	r24, r18
}
    6d98:	0f 90       	pop	r0
    6d9a:	0f 90       	pop	r0
    6d9c:	df 91       	pop	r29
    6d9e:	cf 91       	pop	r28
    6da0:	08 95       	ret

00006da2 <ioport_pin_to_mask>:
 *
 * \param pin IOPORT pin ID to convert
 * \retval Bitmask with a bit set that corresponds to the given pin ID in its port
 */
static inline ioport_port_mask_t ioport_pin_to_mask(ioport_pin_t pin)
{
    6da2:	cf 93       	push	r28
    6da4:	df 93       	push	r29
    6da6:	00 d0       	rcall	.+0      	; 0x6da8 <ioport_pin_to_mask+0x6>
    6da8:	cd b7       	in	r28, 0x3d	; 61
    6daa:	de b7       	in	r29, 0x3e	; 62
    6dac:	8a 83       	std	Y+2, r24	; 0x02
    6dae:	8a 81       	ldd	r24, Y+2	; 0x02
    6db0:	89 83       	std	Y+1, r24	; 0x01
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    6db2:	89 81       	ldd	r24, Y+1	; 0x01
    6db4:	88 2f       	mov	r24, r24
    6db6:	90 e0       	ldi	r25, 0x00	; 0
    6db8:	9c 01       	movw	r18, r24
    6dba:	27 70       	andi	r18, 0x07	; 7
    6dbc:	33 27       	eor	r19, r19
    6dbe:	81 e0       	ldi	r24, 0x01	; 1
    6dc0:	90 e0       	ldi	r25, 0x00	; 0
    6dc2:	02 c0       	rjmp	.+4      	; 0x6dc8 <ioport_pin_to_mask+0x26>
    6dc4:	88 0f       	add	r24, r24
    6dc6:	99 1f       	adc	r25, r25
    6dc8:	2a 95       	dec	r18
    6dca:	e2 f7       	brpl	.-8      	; 0x6dc4 <ioport_pin_to_mask+0x22>
	return arch_ioport_pin_to_mask(pin);
    6dcc:	00 00       	nop
}
    6dce:	0f 90       	pop	r0
    6dd0:	0f 90       	pop	r0
    6dd2:	df 91       	pop	r29
    6dd4:	cf 91       	pop	r28
    6dd6:	08 95       	ret

00006dd8 <sysclk_get_main_hz>:
 * configured source clock using fuses.
 * \eg. #define SYSCLK_SOURCE SYSCLK_SRC_RC16MHZ to use internal RC
 * oscillator for clock source.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
    6dd8:	cf 93       	push	r28
    6dda:	df 93       	push	r29
    6ddc:	cd b7       	in	r28, 0x3d	; 61
    6dde:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_SRC_RC128KHZ:
		return 128000UL;

#if MEGA_RF
	case SYSCLK_SRC_TRS16MHZ:
		return 16000000UL;
    6de0:	80 e0       	ldi	r24, 0x00	; 0
    6de2:	94 e2       	ldi	r25, 0x24	; 36
    6de4:	a4 ef       	ldi	r26, 0xF4	; 244
    6de6:	b0 e0       	ldi	r27, 0x00	; 0
#endif
	default:

		return 1000000UL;
	}
}
    6de8:	bc 01       	movw	r22, r24
    6dea:	cd 01       	movw	r24, r26
    6dec:	df 91       	pop	r29
    6dee:	cf 91       	pop	r28
    6df0:	08 95       	ret

00006df2 <sysclk_get_source_clock_hz>:
 * is set.
 *
 * \return Frequency of the system clock, in Hz.
 */
static inline uint32_t sysclk_get_source_clock_hz(void)
{
    6df2:	cf 93       	push	r28
    6df4:	df 93       	push	r29
    6df6:	cd b7       	in	r28, 0x3d	; 61
    6df8:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_PSDIV_1: /* Fall through */
		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
			return sysclk_get_main_hz() / 2;
		} else {
			return sysclk_get_main_hz();
    6dfa:	0e 94 ec 36 	call	0x6dd8	; 0x6dd8 <sysclk_get_main_hz>
    6dfe:	dc 01       	movw	r26, r24
    6e00:	cb 01       	movw	r24, r22

	default:
		/*Invalide case*/
		return 0;
	}
}
    6e02:	bc 01       	movw	r22, r24
    6e04:	cd 01       	movw	r24, r26
    6e06:	df 91       	pop	r29
    6e08:	cf 91       	pop	r28
    6e0a:	08 95       	ret

00006e0c <usart_enable_module_clock>:
 * module.
 *
 * \brief usart Pointer to an USART module.
 */
static inline void usart_enable_module_clock(USART_t *usart)
{
    6e0c:	cf 93       	push	r28
    6e0e:	df 93       	push	r29
    6e10:	00 d0       	rcall	.+0      	; 0x6e12 <usart_enable_module_clock+0x6>
    6e12:	cd b7       	in	r28, 0x3d	; 61
    6e14:	de b7       	in	r29, 0x3e	; 62
    6e16:	9a 83       	std	Y+2, r25	; 0x02
    6e18:	89 83       	std	Y+1, r24	; 0x01
#ifdef USARTA0
	if ((uintptr_t)usart == (uintptr_t)&UCSR0A) {
    6e1a:	89 81       	ldd	r24, Y+1	; 0x01
    6e1c:	9a 81       	ldd	r25, Y+2	; 0x02
    6e1e:	80 3c       	cpi	r24, 0xC0	; 192
    6e20:	91 05       	cpc	r25, r1
    6e22:	21 f4       	brne	.+8      	; 0x6e2c <usart_enable_module_clock+0x20>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    6e24:	62 e0       	ldi	r22, 0x02	; 2
    6e26:	80 e0       	ldi	r24, 0x00	; 0
    6e28:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
	}
#endif
#ifdef USARTA1
	if ((uintptr_t)usart == (uintptr_t)&UCSR1A) {
    6e2c:	89 81       	ldd	r24, Y+1	; 0x01
    6e2e:	9a 81       	ldd	r25, Y+2	; 0x02
    6e30:	88 3c       	cpi	r24, 0xC8	; 200
    6e32:	91 05       	cpc	r25, r1
    6e34:	21 f4       	brne	.+8      	; 0x6e3e <usart_enable_module_clock+0x32>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    6e36:	61 e0       	ldi	r22, 0x01	; 1
    6e38:	81 e0       	ldi	r24, 0x01	; 1
    6e3a:	0e 94 12 3d 	call	0x7a24	; 0x7a24 <sysclk_enable_module>
	}
#endif
}
    6e3e:	00 00       	nop
    6e40:	0f 90       	pop	r0
    6e42:	0f 90       	pop	r0
    6e44:	df 91       	pop	r29
    6e46:	cf 91       	pop	r28
    6e48:	08 95       	ret

00006e4a <usart_init_rs232>:
 *
 * \retval true if the initialization was successful
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
    6e4a:	0f 93       	push	r16
    6e4c:	1f 93       	push	r17
    6e4e:	cf 93       	push	r28
    6e50:	df 93       	push	r29
    6e52:	00 d0       	rcall	.+0      	; 0x6e54 <usart_init_rs232+0xa>
    6e54:	00 d0       	rcall	.+0      	; 0x6e56 <usart_init_rs232+0xc>
    6e56:	1f 92       	push	r1
    6e58:	cd b7       	in	r28, 0x3d	; 61
    6e5a:	de b7       	in	r29, 0x3e	; 62
    6e5c:	9b 83       	std	Y+3, r25	; 0x03
    6e5e:	8a 83       	std	Y+2, r24	; 0x02
    6e60:	7d 83       	std	Y+5, r23	; 0x05
    6e62:	6c 83       	std	Y+4, r22	; 0x04
	bool result;
	usart_enable_module_clock(usart);
    6e64:	8a 81       	ldd	r24, Y+2	; 0x02
    6e66:	9b 81       	ldd	r25, Y+3	; 0x03
    6e68:	0e 94 06 37 	call	0x6e0c	; 0x6e0c <usart_enable_module_clock>
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
    6e6c:	8a 81       	ldd	r24, Y+2	; 0x02
    6e6e:	9b 81       	ldd	r25, Y+3	; 0x03
    6e70:	60 e0       	ldi	r22, 0x00	; 0
    6e72:	0e 94 82 36 	call	0x6d04	; 0x6d04 <usart_set_mode>
	usart_format_set(usart, opt->charlength, opt->paritytype,
    6e76:	8c 81       	ldd	r24, Y+4	; 0x04
    6e78:	9d 81       	ldd	r25, Y+5	; 0x05
    6e7a:	fc 01       	movw	r30, r24
    6e7c:	26 81       	ldd	r18, Z+6	; 0x06
    6e7e:	8c 81       	ldd	r24, Y+4	; 0x04
    6e80:	9d 81       	ldd	r25, Y+5	; 0x05
    6e82:	fc 01       	movw	r30, r24
    6e84:	45 81       	ldd	r20, Z+5	; 0x05
    6e86:	8c 81       	ldd	r24, Y+4	; 0x04
    6e88:	9d 81       	ldd	r25, Y+5	; 0x05
    6e8a:	fc 01       	movw	r30, r24
    6e8c:	34 81       	ldd	r19, Z+4	; 0x04
    6e8e:	8a 81       	ldd	r24, Y+2	; 0x02
    6e90:	9b 81       	ldd	r25, Y+3	; 0x03
    6e92:	63 2f       	mov	r22, r19
    6e94:	0e 94 0c 36 	call	0x6c18	; 0x6c18 <usart_format_set>
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate,
    6e98:	0e 94 f9 36 	call	0x6df2	; 0x6df2 <sysclk_get_source_clock_hz>
    6e9c:	9b 01       	movw	r18, r22
    6e9e:	ac 01       	movw	r20, r24
    6ea0:	8c 81       	ldd	r24, Y+4	; 0x04
    6ea2:	9d 81       	ldd	r25, Y+5	; 0x05
    6ea4:	fc 01       	movw	r30, r24
    6ea6:	80 81       	ld	r24, Z
    6ea8:	91 81       	ldd	r25, Z+1	; 0x01
    6eaa:	a2 81       	ldd	r26, Z+2	; 0x02
    6eac:	b3 81       	ldd	r27, Z+3	; 0x03
    6eae:	ea 81       	ldd	r30, Y+2	; 0x02
    6eb0:	fb 81       	ldd	r31, Y+3	; 0x03
    6eb2:	89 01       	movw	r16, r18
    6eb4:	9a 01       	movw	r18, r20
    6eb6:	ac 01       	movw	r20, r24
    6eb8:	bd 01       	movw	r22, r26
    6eba:	cf 01       	movw	r24, r30
    6ebc:	0e 94 67 3a 	call	0x74ce	; 0x74ce <usart_set_baudrate>
    6ec0:	89 83       	std	Y+1, r24	; 0x01
			sysclk_get_source_clock_hz());
	usart_tx_enable(usart);
    6ec2:	8a 81       	ldd	r24, Y+2	; 0x02
    6ec4:	9b 81       	ldd	r25, Y+3	; 0x03
    6ec6:	0e 94 6b 36 	call	0x6cd6	; 0x6cd6 <usart_tx_enable>
	usart_rx_enable(usart);
    6eca:	8a 81       	ldd	r24, Y+2	; 0x02
    6ecc:	9b 81       	ldd	r25, Y+3	; 0x03
    6ece:	0e 94 f5 35 	call	0x6bea	; 0x6bea <usart_rx_enable>
	return result;
    6ed2:	89 81       	ldd	r24, Y+1	; 0x01
}
    6ed4:	0f 90       	pop	r0
    6ed6:	0f 90       	pop	r0
    6ed8:	0f 90       	pop	r0
    6eda:	0f 90       	pop	r0
    6edc:	0f 90       	pop	r0
    6ede:	df 91       	pop	r29
    6ee0:	cf 91       	pop	r28
    6ee2:	1f 91       	pop	r17
    6ee4:	0f 91       	pop	r16
    6ee6:	08 95       	ret

00006ee8 <usart_init_spi>:
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
    6ee8:	0f 93       	push	r16
    6eea:	1f 93       	push	r17
    6eec:	cf 93       	push	r28
    6eee:	df 93       	push	r29
    6ef0:	cd b7       	in	r28, 0x3d	; 61
    6ef2:	de b7       	in	r29, 0x3e	; 62
    6ef4:	65 97       	sbiw	r28, 0x15	; 21
    6ef6:	0f b6       	in	r0, 0x3f	; 63
    6ef8:	f8 94       	cli
    6efa:	de bf       	out	0x3e, r29	; 62
    6efc:	0f be       	out	0x3f, r0	; 63
    6efe:	cd bf       	out	0x3d, r28	; 61
    6f00:	9b 8b       	std	Y+19, r25	; 0x13
    6f02:	8a 8b       	std	Y+18, r24	; 0x12
    6f04:	7d 8b       	std	Y+21, r23	; 0x15
    6f06:	6c 8b       	std	Y+20, r22	; 0x14
	usart->UBRR = 0;
    6f08:	8a 89       	ldd	r24, Y+18	; 0x12
    6f0a:	9b 89       	ldd	r25, Y+19	; 0x13
    6f0c:	fc 01       	movw	r30, r24
    6f0e:	15 82       	std	Z+5, r1	; 0x05
    6f10:	14 82       	std	Z+4, r1	; 0x04

	usart_enable_module_clock(usart);
    6f12:	8a 89       	ldd	r24, Y+18	; 0x12
    6f14:	9b 89       	ldd	r25, Y+19	; 0x13
    6f16:	0e 94 06 37 	call	0x6e0c	; 0x6e0c <usart_enable_module_clock>
	usart_set_mode(usart, USART_CMODE_MSPI_gc);
    6f1a:	8a 89       	ldd	r24, Y+18	; 0x12
    6f1c:	9b 89       	ldd	r25, Y+19	; 0x13
    6f1e:	60 ec       	ldi	r22, 0xC0	; 192
    6f20:	0e 94 82 36 	call	0x6d04	; 0x6d04 <usart_set_mode>
	port_pin_t sck_pin;

#ifdef USARTA0
	if ((uintptr_t)usart == (uintptr_t)&UCSR0A) {
    6f24:	8a 89       	ldd	r24, Y+18	; 0x12
    6f26:	9b 89       	ldd	r25, Y+19	; 0x13
    6f28:	80 3c       	cpi	r24, 0xC0	; 192
    6f2a:	91 05       	cpc	r25, r1
    6f2c:	09 f0       	breq	.+2      	; 0x6f30 <usart_init_spi+0x48>
    6f2e:	88 c0       	rjmp	.+272    	; 0x7040 <usart_init_spi+0x158>
		sck_pin = IOPORT_CREATE_PIN(PORTE, 2);
    6f30:	82 e2       	ldi	r24, 0x22	; 34
    6f32:	89 83       	std	Y+1, r24	; 0x01
		ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    6f34:	89 81       	ldd	r24, Y+1	; 0x01
    6f36:	0e 94 d1 36 	call	0x6da2	; 0x6da2 <ioport_pin_to_mask>
    6f3a:	48 2f       	mov	r20, r24
    6f3c:	89 81       	ldd	r24, Y+1	; 0x01
    6f3e:	8c 83       	std	Y+4, r24	; 0x04
    6f40:	8c 81       	ldd	r24, Y+4	; 0x04
    6f42:	8b 87       	std	Y+11, r24	; 0x0b
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    6f44:	8b 85       	ldd	r24, Y+11	; 0x0b
    6f46:	86 95       	lsr	r24
    6f48:	86 95       	lsr	r24
    6f4a:	86 95       	lsr	r24
    6f4c:	8c 87       	std	Y+12, r24	; 0x0c
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    6f4e:	8c 85       	ldd	r24, Y+12	; 0x0c
    6f50:	28 2f       	mov	r18, r24
    6f52:	30 e0       	ldi	r19, 0x00	; 0
    6f54:	c9 01       	movw	r24, r18
    6f56:	88 0f       	add	r24, r24
    6f58:	99 1f       	adc	r25, r25
    6f5a:	82 0f       	add	r24, r18
    6f5c:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    6f5e:	80 96       	adiw	r24, 0x20	; 32
    6f60:	9f 83       	std	Y+7, r25	; 0x07
    6f62:	8e 83       	std	Y+6, r24	; 0x06
    6f64:	48 87       	std	Y+8, r20	; 0x08
    6f66:	83 e0       	ldi	r24, 0x03	; 3
    6f68:	90 e0       	ldi	r25, 0x00	; 0
    6f6a:	9a 87       	std	Y+10, r25	; 0x0a
    6f6c:	89 87       	std	Y+9, r24	; 0x09
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    6f6e:	89 85       	ldd	r24, Y+9	; 0x09
    6f70:	9a 85       	ldd	r25, Y+10	; 0x0a
    6f72:	81 70       	andi	r24, 0x01	; 1
    6f74:	99 27       	eor	r25, r25
    6f76:	89 2b       	or	r24, r25
    6f78:	89 f1       	breq	.+98     	; 0x6fdc <usart_init_spi+0xf4>
		if (flags & IOPORT_INIT_HIGH) {
    6f7a:	89 85       	ldd	r24, Y+9	; 0x09
    6f7c:	9a 85       	ldd	r25, Y+10	; 0x0a
    6f7e:	82 70       	andi	r24, 0x02	; 2
    6f80:	99 27       	eor	r25, r25
    6f82:	89 2b       	or	r24, r25
    6f84:	71 f0       	breq	.+28     	; 0x6fa2 <usart_init_spi+0xba>
			*((uint8_t *)port + 2) |= pin_mask;
    6f86:	8e 81       	ldd	r24, Y+6	; 0x06
    6f88:	9f 81       	ldd	r25, Y+7	; 0x07
    6f8a:	02 96       	adiw	r24, 0x02	; 2
    6f8c:	2e 81       	ldd	r18, Y+6	; 0x06
    6f8e:	3f 81       	ldd	r19, Y+7	; 0x07
    6f90:	2e 5f       	subi	r18, 0xFE	; 254
    6f92:	3f 4f       	sbci	r19, 0xFF	; 255
    6f94:	f9 01       	movw	r30, r18
    6f96:	30 81       	ld	r19, Z
    6f98:	28 85       	ldd	r18, Y+8	; 0x08
    6f9a:	23 2b       	or	r18, r19
    6f9c:	fc 01       	movw	r30, r24
    6f9e:	20 83       	st	Z, r18
    6fa0:	0f c0       	rjmp	.+30     	; 0x6fc0 <usart_init_spi+0xd8>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    6fa2:	8e 81       	ldd	r24, Y+6	; 0x06
    6fa4:	9f 81       	ldd	r25, Y+7	; 0x07
    6fa6:	02 96       	adiw	r24, 0x02	; 2
    6fa8:	2e 81       	ldd	r18, Y+6	; 0x06
    6faa:	3f 81       	ldd	r19, Y+7	; 0x07
    6fac:	2e 5f       	subi	r18, 0xFE	; 254
    6fae:	3f 4f       	sbci	r19, 0xFF	; 255
    6fb0:	f9 01       	movw	r30, r18
    6fb2:	20 81       	ld	r18, Z
    6fb4:	32 2f       	mov	r19, r18
    6fb6:	28 85       	ldd	r18, Y+8	; 0x08
    6fb8:	20 95       	com	r18
    6fba:	23 23       	and	r18, r19
    6fbc:	fc 01       	movw	r30, r24
    6fbe:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    6fc0:	8e 81       	ldd	r24, Y+6	; 0x06
    6fc2:	9f 81       	ldd	r25, Y+7	; 0x07
    6fc4:	01 96       	adiw	r24, 0x01	; 1
    6fc6:	2e 81       	ldd	r18, Y+6	; 0x06
    6fc8:	3f 81       	ldd	r19, Y+7	; 0x07
    6fca:	2f 5f       	subi	r18, 0xFF	; 255
    6fcc:	3f 4f       	sbci	r19, 0xFF	; 255
    6fce:	f9 01       	movw	r30, r18
    6fd0:	30 81       	ld	r19, Z
    6fd2:	28 85       	ldd	r18, Y+8	; 0x08
    6fd4:	23 2b       	or	r18, r19
    6fd6:	fc 01       	movw	r30, r24
    6fd8:	20 83       	st	Z, r18
    6fda:	32 c0       	rjmp	.+100    	; 0x7040 <usart_init_spi+0x158>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    6fdc:	8e 81       	ldd	r24, Y+6	; 0x06
    6fde:	9f 81       	ldd	r25, Y+7	; 0x07
    6fe0:	01 96       	adiw	r24, 0x01	; 1
    6fe2:	2e 81       	ldd	r18, Y+6	; 0x06
    6fe4:	3f 81       	ldd	r19, Y+7	; 0x07
    6fe6:	2f 5f       	subi	r18, 0xFF	; 255
    6fe8:	3f 4f       	sbci	r19, 0xFF	; 255
    6fea:	f9 01       	movw	r30, r18
    6fec:	20 81       	ld	r18, Z
    6fee:	32 2f       	mov	r19, r18
    6ff0:	28 85       	ldd	r18, Y+8	; 0x08
    6ff2:	20 95       	com	r18
    6ff4:	23 23       	and	r18, r19
    6ff6:	fc 01       	movw	r30, r24
    6ff8:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    6ffa:	89 85       	ldd	r24, Y+9	; 0x09
    6ffc:	9a 85       	ldd	r25, Y+10	; 0x0a
    6ffe:	84 70       	andi	r24, 0x04	; 4
    7000:	99 27       	eor	r25, r25
    7002:	89 2b       	or	r24, r25
    7004:	71 f0       	breq	.+28     	; 0x7022 <usart_init_spi+0x13a>
			*((uint8_t *)port + 2) |= pin_mask;
    7006:	8e 81       	ldd	r24, Y+6	; 0x06
    7008:	9f 81       	ldd	r25, Y+7	; 0x07
    700a:	02 96       	adiw	r24, 0x02	; 2
    700c:	2e 81       	ldd	r18, Y+6	; 0x06
    700e:	3f 81       	ldd	r19, Y+7	; 0x07
    7010:	2e 5f       	subi	r18, 0xFE	; 254
    7012:	3f 4f       	sbci	r19, 0xFF	; 255
    7014:	f9 01       	movw	r30, r18
    7016:	30 81       	ld	r19, Z
    7018:	28 85       	ldd	r18, Y+8	; 0x08
    701a:	23 2b       	or	r18, r19
    701c:	fc 01       	movw	r30, r24
    701e:	20 83       	st	Z, r18
    7020:	0f c0       	rjmp	.+30     	; 0x7040 <usart_init_spi+0x158>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    7022:	8e 81       	ldd	r24, Y+6	; 0x06
    7024:	9f 81       	ldd	r25, Y+7	; 0x07
    7026:	02 96       	adiw	r24, 0x02	; 2
    7028:	2e 81       	ldd	r18, Y+6	; 0x06
    702a:	3f 81       	ldd	r19, Y+7	; 0x07
    702c:	2e 5f       	subi	r18, 0xFE	; 254
    702e:	3f 4f       	sbci	r19, 0xFF	; 255
    7030:	f9 01       	movw	r30, r18
    7032:	20 81       	ld	r18, Z
    7034:	32 2f       	mov	r19, r18
    7036:	28 85       	ldd	r18, Y+8	; 0x08
    7038:	20 95       	com	r18
    703a:	23 23       	and	r18, r19
    703c:	fc 01       	movw	r30, r24
    703e:	20 83       	st	Z, r18
				ioport_pin_to_mask(sck_pin),
				IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH );
	}
#endif
#ifdef USARTA1
	if ((uintptr_t)usart == (uintptr_t)&UCSR1A) {
    7040:	8a 89       	ldd	r24, Y+18	; 0x12
    7042:	9b 89       	ldd	r25, Y+19	; 0x13
    7044:	88 3c       	cpi	r24, 0xC8	; 200
    7046:	91 05       	cpc	r25, r1
    7048:	09 f0       	breq	.+2      	; 0x704c <usart_init_spi+0x164>
    704a:	88 c0       	rjmp	.+272    	; 0x715c <usart_init_spi+0x274>
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    704c:	8d e1       	ldi	r24, 0x1D	; 29
    704e:	89 83       	std	Y+1, r24	; 0x01
		ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    7050:	89 81       	ldd	r24, Y+1	; 0x01
    7052:	0e 94 d1 36 	call	0x6da2	; 0x6da2 <ioport_pin_to_mask>
    7056:	48 2f       	mov	r20, r24
    7058:	89 81       	ldd	r24, Y+1	; 0x01
    705a:	8d 83       	std	Y+5, r24	; 0x05
    705c:	8d 81       	ldd	r24, Y+5	; 0x05
    705e:	88 8b       	std	Y+16, r24	; 0x10
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    7060:	88 89       	ldd	r24, Y+16	; 0x10
    7062:	86 95       	lsr	r24
    7064:	86 95       	lsr	r24
    7066:	86 95       	lsr	r24
    7068:	89 8b       	std	Y+17, r24	; 0x11
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    706a:	89 89       	ldd	r24, Y+17	; 0x11
    706c:	28 2f       	mov	r18, r24
    706e:	30 e0       	ldi	r19, 0x00	; 0
    7070:	c9 01       	movw	r24, r18
    7072:	88 0f       	add	r24, r24
    7074:	99 1f       	adc	r25, r25
    7076:	82 0f       	add	r24, r18
    7078:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    707a:	80 96       	adiw	r24, 0x20	; 32
    707c:	9b 83       	std	Y+3, r25	; 0x03
    707e:	8a 83       	std	Y+2, r24	; 0x02
    7080:	4d 87       	std	Y+13, r20	; 0x0d
    7082:	83 e0       	ldi	r24, 0x03	; 3
    7084:	90 e0       	ldi	r25, 0x00	; 0
    7086:	9f 87       	std	Y+15, r25	; 0x0f
    7088:	8e 87       	std	Y+14, r24	; 0x0e
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    708a:	8e 85       	ldd	r24, Y+14	; 0x0e
    708c:	9f 85       	ldd	r25, Y+15	; 0x0f
    708e:	81 70       	andi	r24, 0x01	; 1
    7090:	99 27       	eor	r25, r25
    7092:	89 2b       	or	r24, r25
    7094:	89 f1       	breq	.+98     	; 0x70f8 <usart_init_spi+0x210>
		if (flags & IOPORT_INIT_HIGH) {
    7096:	8e 85       	ldd	r24, Y+14	; 0x0e
    7098:	9f 85       	ldd	r25, Y+15	; 0x0f
    709a:	82 70       	andi	r24, 0x02	; 2
    709c:	99 27       	eor	r25, r25
    709e:	89 2b       	or	r24, r25
    70a0:	71 f0       	breq	.+28     	; 0x70be <usart_init_spi+0x1d6>
			*((uint8_t *)port + 2) |= pin_mask;
    70a2:	8a 81       	ldd	r24, Y+2	; 0x02
    70a4:	9b 81       	ldd	r25, Y+3	; 0x03
    70a6:	02 96       	adiw	r24, 0x02	; 2
    70a8:	2a 81       	ldd	r18, Y+2	; 0x02
    70aa:	3b 81       	ldd	r19, Y+3	; 0x03
    70ac:	2e 5f       	subi	r18, 0xFE	; 254
    70ae:	3f 4f       	sbci	r19, 0xFF	; 255
    70b0:	f9 01       	movw	r30, r18
    70b2:	30 81       	ld	r19, Z
    70b4:	2d 85       	ldd	r18, Y+13	; 0x0d
    70b6:	23 2b       	or	r18, r19
    70b8:	fc 01       	movw	r30, r24
    70ba:	20 83       	st	Z, r18
    70bc:	0f c0       	rjmp	.+30     	; 0x70dc <usart_init_spi+0x1f4>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    70be:	8a 81       	ldd	r24, Y+2	; 0x02
    70c0:	9b 81       	ldd	r25, Y+3	; 0x03
    70c2:	02 96       	adiw	r24, 0x02	; 2
    70c4:	2a 81       	ldd	r18, Y+2	; 0x02
    70c6:	3b 81       	ldd	r19, Y+3	; 0x03
    70c8:	2e 5f       	subi	r18, 0xFE	; 254
    70ca:	3f 4f       	sbci	r19, 0xFF	; 255
    70cc:	f9 01       	movw	r30, r18
    70ce:	20 81       	ld	r18, Z
    70d0:	32 2f       	mov	r19, r18
    70d2:	2d 85       	ldd	r18, Y+13	; 0x0d
    70d4:	20 95       	com	r18
    70d6:	23 23       	and	r18, r19
    70d8:	fc 01       	movw	r30, r24
    70da:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    70dc:	8a 81       	ldd	r24, Y+2	; 0x02
    70de:	9b 81       	ldd	r25, Y+3	; 0x03
    70e0:	01 96       	adiw	r24, 0x01	; 1
    70e2:	2a 81       	ldd	r18, Y+2	; 0x02
    70e4:	3b 81       	ldd	r19, Y+3	; 0x03
    70e6:	2f 5f       	subi	r18, 0xFF	; 255
    70e8:	3f 4f       	sbci	r19, 0xFF	; 255
    70ea:	f9 01       	movw	r30, r18
    70ec:	30 81       	ld	r19, Z
    70ee:	2d 85       	ldd	r18, Y+13	; 0x0d
    70f0:	23 2b       	or	r18, r19
    70f2:	fc 01       	movw	r30, r24
    70f4:	20 83       	st	Z, r18
    70f6:	32 c0       	rjmp	.+100    	; 0x715c <usart_init_spi+0x274>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    70f8:	8a 81       	ldd	r24, Y+2	; 0x02
    70fa:	9b 81       	ldd	r25, Y+3	; 0x03
    70fc:	01 96       	adiw	r24, 0x01	; 1
    70fe:	2a 81       	ldd	r18, Y+2	; 0x02
    7100:	3b 81       	ldd	r19, Y+3	; 0x03
    7102:	2f 5f       	subi	r18, 0xFF	; 255
    7104:	3f 4f       	sbci	r19, 0xFF	; 255
    7106:	f9 01       	movw	r30, r18
    7108:	20 81       	ld	r18, Z
    710a:	32 2f       	mov	r19, r18
    710c:	2d 85       	ldd	r18, Y+13	; 0x0d
    710e:	20 95       	com	r18
    7110:	23 23       	and	r18, r19
    7112:	fc 01       	movw	r30, r24
    7114:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    7116:	8e 85       	ldd	r24, Y+14	; 0x0e
    7118:	9f 85       	ldd	r25, Y+15	; 0x0f
    711a:	84 70       	andi	r24, 0x04	; 4
    711c:	99 27       	eor	r25, r25
    711e:	89 2b       	or	r24, r25
    7120:	71 f0       	breq	.+28     	; 0x713e <usart_init_spi+0x256>
			*((uint8_t *)port + 2) |= pin_mask;
    7122:	8a 81       	ldd	r24, Y+2	; 0x02
    7124:	9b 81       	ldd	r25, Y+3	; 0x03
    7126:	02 96       	adiw	r24, 0x02	; 2
    7128:	2a 81       	ldd	r18, Y+2	; 0x02
    712a:	3b 81       	ldd	r19, Y+3	; 0x03
    712c:	2e 5f       	subi	r18, 0xFE	; 254
    712e:	3f 4f       	sbci	r19, 0xFF	; 255
    7130:	f9 01       	movw	r30, r18
    7132:	30 81       	ld	r19, Z
    7134:	2d 85       	ldd	r18, Y+13	; 0x0d
    7136:	23 2b       	or	r18, r19
    7138:	fc 01       	movw	r30, r24
    713a:	20 83       	st	Z, r18
    713c:	0f c0       	rjmp	.+30     	; 0x715c <usart_init_spi+0x274>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    713e:	8a 81       	ldd	r24, Y+2	; 0x02
    7140:	9b 81       	ldd	r25, Y+3	; 0x03
    7142:	02 96       	adiw	r24, 0x02	; 2
    7144:	2a 81       	ldd	r18, Y+2	; 0x02
    7146:	3b 81       	ldd	r19, Y+3	; 0x03
    7148:	2e 5f       	subi	r18, 0xFE	; 254
    714a:	3f 4f       	sbci	r19, 0xFF	; 255
    714c:	f9 01       	movw	r30, r18
    714e:	20 81       	ld	r18, Z
    7150:	32 2f       	mov	r19, r18
    7152:	2d 85       	ldd	r18, Y+13	; 0x0d
    7154:	20 95       	com	r18
    7156:	23 23       	and	r18, r19
    7158:	fc 01       	movw	r30, r24
    715a:	20 83       	st	Z, r18
				ioport_pin_to_mask(sck_pin),
				IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH );
	}
#endif
	if (opt->spimode == 1 || opt->spimode == 3) {
    715c:	8c 89       	ldd	r24, Y+20	; 0x14
    715e:	9d 89       	ldd	r25, Y+21	; 0x15
    7160:	fc 01       	movw	r30, r24
    7162:	84 81       	ldd	r24, Z+4	; 0x04
    7164:	81 30       	cpi	r24, 0x01	; 1
    7166:	31 f0       	breq	.+12     	; 0x7174 <usart_init_spi+0x28c>
    7168:	8c 89       	ldd	r24, Y+20	; 0x14
    716a:	9d 89       	ldd	r25, Y+21	; 0x15
    716c:	fc 01       	movw	r30, r24
    716e:	84 81       	ldd	r24, Z+4	; 0x04
    7170:	83 30       	cpi	r24, 0x03	; 3
    7172:	59 f4       	brne	.+22     	; 0x718a <usart_init_spi+0x2a2>
		usart->UCSRnC |= USART_UCPHA_bm;
    7174:	8a 89       	ldd	r24, Y+18	; 0x12
    7176:	9b 89       	ldd	r25, Y+19	; 0x13
    7178:	fc 01       	movw	r30, r24
    717a:	82 81       	ldd	r24, Z+2	; 0x02
    717c:	28 2f       	mov	r18, r24
    717e:	22 60       	ori	r18, 0x02	; 2
    7180:	8a 89       	ldd	r24, Y+18	; 0x12
    7182:	9b 89       	ldd	r25, Y+19	; 0x13
    7184:	fc 01       	movw	r30, r24
    7186:	22 83       	std	Z+2, r18	; 0x02
    7188:	0a c0       	rjmp	.+20     	; 0x719e <usart_init_spi+0x2b6>
	} else {
		usart->UCSRnC &= ~USART_UCPHA_bm;
    718a:	8a 89       	ldd	r24, Y+18	; 0x12
    718c:	9b 89       	ldd	r25, Y+19	; 0x13
    718e:	fc 01       	movw	r30, r24
    7190:	82 81       	ldd	r24, Z+2	; 0x02
    7192:	28 2f       	mov	r18, r24
    7194:	2d 7f       	andi	r18, 0xFD	; 253
    7196:	8a 89       	ldd	r24, Y+18	; 0x12
    7198:	9b 89       	ldd	r25, Y+19	; 0x13
    719a:	fc 01       	movw	r30, r24
    719c:	22 83       	std	Z+2, r18	; 0x02
	}
	if (opt->spimode == 2 || opt->spimode == 3) {
    719e:	8c 89       	ldd	r24, Y+20	; 0x14
    71a0:	9d 89       	ldd	r25, Y+21	; 0x15
    71a2:	fc 01       	movw	r30, r24
    71a4:	84 81       	ldd	r24, Z+4	; 0x04
    71a6:	82 30       	cpi	r24, 0x02	; 2
    71a8:	31 f0       	breq	.+12     	; 0x71b6 <usart_init_spi+0x2ce>
    71aa:	8c 89       	ldd	r24, Y+20	; 0x14
    71ac:	9d 89       	ldd	r25, Y+21	; 0x15
    71ae:	fc 01       	movw	r30, r24
    71b0:	84 81       	ldd	r24, Z+4	; 0x04
    71b2:	83 30       	cpi	r24, 0x03	; 3
    71b4:	59 f4       	brne	.+22     	; 0x71cc <usart_init_spi+0x2e4>
		usart->UCSRnC |= USART_UCPOL_bm;
    71b6:	8a 89       	ldd	r24, Y+18	; 0x12
    71b8:	9b 89       	ldd	r25, Y+19	; 0x13
    71ba:	fc 01       	movw	r30, r24
    71bc:	82 81       	ldd	r24, Z+2	; 0x02
    71be:	28 2f       	mov	r18, r24
    71c0:	21 60       	ori	r18, 0x01	; 1
    71c2:	8a 89       	ldd	r24, Y+18	; 0x12
    71c4:	9b 89       	ldd	r25, Y+19	; 0x13
    71c6:	fc 01       	movw	r30, r24
    71c8:	22 83       	std	Z+2, r18	; 0x02
    71ca:	0a c0       	rjmp	.+20     	; 0x71e0 <usart_init_spi+0x2f8>
	} else {
		usart->UCSRnC &= ~USART_UCPOL_bm;
    71cc:	8a 89       	ldd	r24, Y+18	; 0x12
    71ce:	9b 89       	ldd	r25, Y+19	; 0x13
    71d0:	fc 01       	movw	r30, r24
    71d2:	82 81       	ldd	r24, Z+2	; 0x02
    71d4:	28 2f       	mov	r18, r24
    71d6:	2e 7f       	andi	r18, 0xFE	; 254
    71d8:	8a 89       	ldd	r24, Y+18	; 0x12
    71da:	9b 89       	ldd	r25, Y+19	; 0x13
    71dc:	fc 01       	movw	r30, r24
    71de:	22 83       	std	Z+2, r18	; 0x02
	}	
	
	if (opt->data_order) {
    71e0:	8c 89       	ldd	r24, Y+20	; 0x14
    71e2:	9d 89       	ldd	r25, Y+21	; 0x15
    71e4:	fc 01       	movw	r30, r24
    71e6:	85 81       	ldd	r24, Z+5	; 0x05
    71e8:	88 23       	and	r24, r24
    71ea:	59 f0       	breq	.+22     	; 0x7202 <usart_init_spi+0x31a>
		usart->UCSRnC |= USART_DORD_bm;
    71ec:	8a 89       	ldd	r24, Y+18	; 0x12
    71ee:	9b 89       	ldd	r25, Y+19	; 0x13
    71f0:	fc 01       	movw	r30, r24
    71f2:	82 81       	ldd	r24, Z+2	; 0x02
    71f4:	28 2f       	mov	r18, r24
    71f6:	24 60       	ori	r18, 0x04	; 4
    71f8:	8a 89       	ldd	r24, Y+18	; 0x12
    71fa:	9b 89       	ldd	r25, Y+19	; 0x13
    71fc:	fc 01       	movw	r30, r24
    71fe:	22 83       	std	Z+2, r18	; 0x02
    7200:	0a c0       	rjmp	.+20     	; 0x7216 <usart_init_spi+0x32e>
	} else {
		usart->UCSRnC &= ~USART_DORD_bm;
    7202:	8a 89       	ldd	r24, Y+18	; 0x12
    7204:	9b 89       	ldd	r25, Y+19	; 0x13
    7206:	fc 01       	movw	r30, r24
    7208:	82 81       	ldd	r24, Z+2	; 0x02
    720a:	28 2f       	mov	r18, r24
    720c:	2b 7f       	andi	r18, 0xFB	; 251
    720e:	8a 89       	ldd	r24, Y+18	; 0x12
    7210:	9b 89       	ldd	r25, Y+19	; 0x13
    7212:	fc 01       	movw	r30, r24
    7214:	22 83       	std	Z+2, r18	; 0x02
	}
	
	
	usart_spi_set_baudrate(usart, opt->baudrate,
    7216:	0e 94 f9 36 	call	0x6df2	; 0x6df2 <sysclk_get_source_clock_hz>
    721a:	9b 01       	movw	r18, r22
    721c:	ac 01       	movw	r20, r24
    721e:	8c 89       	ldd	r24, Y+20	; 0x14
    7220:	9d 89       	ldd	r25, Y+21	; 0x15
    7222:	fc 01       	movw	r30, r24
    7224:	80 81       	ld	r24, Z
    7226:	91 81       	ldd	r25, Z+1	; 0x01
    7228:	a2 81       	ldd	r26, Z+2	; 0x02
    722a:	b3 81       	ldd	r27, Z+3	; 0x03
    722c:	ea 89       	ldd	r30, Y+18	; 0x12
    722e:	fb 89       	ldd	r31, Y+19	; 0x13
    7230:	89 01       	movw	r16, r18
    7232:	9a 01       	movw	r18, r20
    7234:	ac 01       	movw	r20, r24
    7236:	bd 01       	movw	r22, r26
    7238:	cf 01       	movw	r24, r30
    723a:	0e 94 40 3b 	call	0x7680	; 0x7680 <usart_spi_set_baudrate>
			sysclk_get_source_clock_hz());
	usart_tx_enable(usart);
    723e:	8a 89       	ldd	r24, Y+18	; 0x12
    7240:	9b 89       	ldd	r25, Y+19	; 0x13
    7242:	0e 94 6b 36 	call	0x6cd6	; 0x6cd6 <usart_tx_enable>
	usart_rx_enable(usart);
    7246:	8a 89       	ldd	r24, Y+18	; 0x12
    7248:	9b 89       	ldd	r25, Y+19	; 0x13
    724a:	0e 94 f5 35 	call	0x6bea	; 0x6bea <usart_rx_enable>
}
    724e:	00 00       	nop
    7250:	65 96       	adiw	r28, 0x15	; 21
    7252:	0f b6       	in	r0, 0x3f	; 63
    7254:	f8 94       	cli
    7256:	de bf       	out	0x3e, r29	; 62
    7258:	0f be       	out	0x3f, r0	; 63
    725a:	cd bf       	out	0x3d, r28	; 61
    725c:	df 91       	pop	r29
    725e:	cf 91       	pop	r28
    7260:	1f 91       	pop	r17
    7262:	0f 91       	pop	r16
    7264:	08 95       	ret

00007266 <usart_putchar>:
 * \param c The data to send.
 *
 * \return STATUS_OK
 */
status_code_t usart_putchar(USART_t *usart, uint8_t c)
{
    7266:	cf 93       	push	r28
    7268:	df 93       	push	r29
    726a:	00 d0       	rcall	.+0      	; 0x726c <usart_putchar+0x6>
    726c:	1f 92       	push	r1
    726e:	cd b7       	in	r28, 0x3d	; 61
    7270:	de b7       	in	r29, 0x3e	; 62
    7272:	9a 83       	std	Y+2, r25	; 0x02
    7274:	89 83       	std	Y+1, r24	; 0x01
    7276:	6b 83       	std	Y+3, r22	; 0x03
	while (usart_data_register_is_empty(usart) == false) {
    7278:	00 00       	nop
    727a:	89 81       	ldd	r24, Y+1	; 0x01
    727c:	9a 81       	ldd	r25, Y+2	; 0x02
    727e:	0e 94 9f 36 	call	0x6d3e	; 0x6d3e <usart_data_register_is_empty>
    7282:	98 2f       	mov	r25, r24
    7284:	81 e0       	ldi	r24, 0x01	; 1
    7286:	89 27       	eor	r24, r25
    7288:	88 23       	and	r24, r24
    728a:	b9 f7       	brne	.-18     	; 0x727a <usart_putchar+0x14>
	}

	usart->UDR = c;
    728c:	89 81       	ldd	r24, Y+1	; 0x01
    728e:	9a 81       	ldd	r25, Y+2	; 0x02
    7290:	2b 81       	ldd	r18, Y+3	; 0x03
    7292:	fc 01       	movw	r30, r24
    7294:	26 83       	std	Z+6, r18	; 0x06
	return STATUS_OK;
    7296:	80 e0       	ldi	r24, 0x00	; 0
}
    7298:	0f 90       	pop	r0
    729a:	0f 90       	pop	r0
    729c:	0f 90       	pop	r0
    729e:	df 91       	pop	r29
    72a0:	cf 91       	pop	r28
    72a2:	08 95       	ret

000072a4 <usart_getchar>:
 * \param usart The USART module.
 *
 * \return The received data.
 */
uint8_t usart_getchar(USART_t *usart)
{
    72a4:	cf 93       	push	r28
    72a6:	df 93       	push	r29
    72a8:	00 d0       	rcall	.+0      	; 0x72aa <usart_getchar+0x6>
    72aa:	cd b7       	in	r28, 0x3d	; 61
    72ac:	de b7       	in	r29, 0x3e	; 62
    72ae:	9a 83       	std	Y+2, r25	; 0x02
    72b0:	89 83       	std	Y+1, r24	; 0x01
	while (usart_rx_is_complete(usart) == false) {
    72b2:	00 00       	nop
    72b4:	89 81       	ldd	r24, Y+1	; 0x01
    72b6:	9a 81       	ldd	r25, Y+2	; 0x02
    72b8:	0e 94 b8 36 	call	0x6d70	; 0x6d70 <usart_rx_is_complete>
    72bc:	98 2f       	mov	r25, r24
    72be:	81 e0       	ldi	r24, 0x01	; 1
    72c0:	89 27       	eor	r24, r25
    72c2:	88 23       	and	r24, r24
    72c4:	b9 f7       	brne	.-18     	; 0x72b4 <usart_getchar+0x10>
	}

	return ((uint8_t)usart->UDR);
    72c6:	89 81       	ldd	r24, Y+1	; 0x01
    72c8:	9a 81       	ldd	r25, Y+2	; 0x02
    72ca:	fc 01       	movw	r30, r24
    72cc:	86 81       	ldd	r24, Z+6	; 0x06
}
    72ce:	0f 90       	pop	r0
    72d0:	0f 90       	pop	r0
    72d2:	df 91       	pop	r29
    72d4:	cf 91       	pop	r28
    72d6:	08 95       	ret

000072d8 <usart_get_baud_offset>:
 *
 * \return The baudrate offset in PROGMEM table
 * \retval USART_BAUD_UNDEFINED for baudrates not in lookup table
 */
static uint8_t usart_get_baud_offset(uint32_t baud)
{
    72d8:	cf 93       	push	r28
    72da:	df 93       	push	r29
    72dc:	00 d0       	rcall	.+0      	; 0x72de <usart_get_baud_offset+0x6>
    72de:	00 d0       	rcall	.+0      	; 0x72e0 <usart_get_baud_offset+0x8>
    72e0:	cd b7       	in	r28, 0x3d	; 61
    72e2:	de b7       	in	r29, 0x3e	; 62
    72e4:	69 83       	std	Y+1, r22	; 0x01
    72e6:	7a 83       	std	Y+2, r23	; 0x02
    72e8:	8b 83       	std	Y+3, r24	; 0x03
    72ea:	9c 83       	std	Y+4, r25	; 0x04
	switch (baud) {
    72ec:	89 81       	ldd	r24, Y+1	; 0x01
    72ee:	9a 81       	ldd	r25, Y+2	; 0x02
    72f0:	ab 81       	ldd	r26, Y+3	; 0x03
    72f2:	bc 81       	ldd	r27, Y+4	; 0x04
    72f4:	80 38       	cpi	r24, 0x80	; 128
    72f6:	25 e2       	ldi	r18, 0x25	; 37
    72f8:	92 07       	cpc	r25, r18
    72fa:	a1 05       	cpc	r26, r1
    72fc:	b1 05       	cpc	r27, r1
    72fe:	e1 f1       	breq	.+120    	; 0x7378 <usart_get_baud_offset+0xa0>
    7300:	81 38       	cpi	r24, 0x81	; 129
    7302:	25 e2       	ldi	r18, 0x25	; 37
    7304:	92 07       	cpc	r25, r18
    7306:	a1 05       	cpc	r26, r1
    7308:	b1 05       	cpc	r27, r1
    730a:	90 f4       	brcc	.+36     	; 0x7330 <usart_get_baud_offset+0x58>
    730c:	80 36       	cpi	r24, 0x60	; 96
    730e:	29 e0       	ldi	r18, 0x09	; 9
    7310:	92 07       	cpc	r25, r18
    7312:	a1 05       	cpc	r26, r1
    7314:	b1 05       	cpc	r27, r1
    7316:	61 f1       	breq	.+88     	; 0x7370 <usart_get_baud_offset+0x98>
    7318:	80 3c       	cpi	r24, 0xC0	; 192
    731a:	22 e1       	ldi	r18, 0x12	; 18
    731c:	92 07       	cpc	r25, r18
    731e:	a1 05       	cpc	r26, r1
    7320:	b1 05       	cpc	r27, r1
    7322:	41 f1       	breq	.+80     	; 0x7374 <usart_get_baud_offset+0x9c>
    7324:	80 3b       	cpi	r24, 0xB0	; 176
    7326:	94 40       	sbci	r25, 0x04	; 4
    7328:	a1 05       	cpc	r26, r1
    732a:	b1 05       	cpc	r27, r1
    732c:	f9 f0       	breq	.+62     	; 0x736c <usart_get_baud_offset+0x94>
    732e:	2e c0       	rjmp	.+92     	; 0x738c <usart_get_baud_offset+0xb4>
    7330:	81 15       	cp	r24, r1
    7332:	26 e9       	ldi	r18, 0x96	; 150
    7334:	92 07       	cpc	r25, r18
    7336:	a1 05       	cpc	r26, r1
    7338:	b1 05       	cpc	r27, r1
    733a:	11 f1       	breq	.+68     	; 0x7380 <usart_get_baud_offset+0xa8>
    733c:	81 30       	cpi	r24, 0x01	; 1
    733e:	26 e9       	ldi	r18, 0x96	; 150
    7340:	92 07       	cpc	r25, r18
    7342:	a1 05       	cpc	r26, r1
    7344:	b1 05       	cpc	r27, r1
    7346:	30 f4       	brcc	.+12     	; 0x7354 <usart_get_baud_offset+0x7c>
    7348:	81 15       	cp	r24, r1
    734a:	9b 44       	sbci	r25, 0x4B	; 75
    734c:	a1 05       	cpc	r26, r1
    734e:	b1 05       	cpc	r27, r1
    7350:	a9 f0       	breq	.+42     	; 0x737c <usart_get_baud_offset+0xa4>
    7352:	1c c0       	rjmp	.+56     	; 0x738c <usart_get_baud_offset+0xb4>
    7354:	81 15       	cp	r24, r1
    7356:	21 ee       	ldi	r18, 0xE1	; 225
    7358:	92 07       	cpc	r25, r18
    735a:	a1 05       	cpc	r26, r1
    735c:	b1 05       	cpc	r27, r1
    735e:	91 f0       	breq	.+36     	; 0x7384 <usart_get_baud_offset+0xac>
    7360:	81 15       	cp	r24, r1
    7362:	92 4c       	sbci	r25, 0xC2	; 194
    7364:	a1 40       	sbci	r26, 0x01	; 1
    7366:	b1 05       	cpc	r27, r1
    7368:	79 f0       	breq	.+30     	; 0x7388 <usart_get_baud_offset+0xb0>
    736a:	10 c0       	rjmp	.+32     	; 0x738c <usart_get_baud_offset+0xb4>
	case 1200:
		return (uint8_t)USART_BAUD_1200;
    736c:	80 e0       	ldi	r24, 0x00	; 0
    736e:	0f c0       	rjmp	.+30     	; 0x738e <usart_get_baud_offset+0xb6>

	case 2400:
		return (uint8_t)USART_BAUD_2400;
    7370:	81 e0       	ldi	r24, 0x01	; 1
    7372:	0d c0       	rjmp	.+26     	; 0x738e <usart_get_baud_offset+0xb6>

	case 4800:
		return (uint8_t)USART_BAUD_4800;
    7374:	82 e0       	ldi	r24, 0x02	; 2
    7376:	0b c0       	rjmp	.+22     	; 0x738e <usart_get_baud_offset+0xb6>

	case 9600:
		return (uint8_t)USART_BAUD_9600;
    7378:	83 e0       	ldi	r24, 0x03	; 3
    737a:	09 c0       	rjmp	.+18     	; 0x738e <usart_get_baud_offset+0xb6>

	case 19200:
		return (uint8_t)USART_BAUD_19200;
    737c:	84 e0       	ldi	r24, 0x04	; 4
    737e:	07 c0       	rjmp	.+14     	; 0x738e <usart_get_baud_offset+0xb6>

	case 38400:
		return (uint8_t)USART_BAUD_38400;
    7380:	85 e0       	ldi	r24, 0x05	; 5
    7382:	05 c0       	rjmp	.+10     	; 0x738e <usart_get_baud_offset+0xb6>

	case 57600:
		return (uint8_t)USART_BAUD_57600;
    7384:	86 e0       	ldi	r24, 0x06	; 6
    7386:	03 c0       	rjmp	.+6      	; 0x738e <usart_get_baud_offset+0xb6>

	case 115200:
		return (uint8_t)USART_BAUD_115200;
    7388:	87 e0       	ldi	r24, 0x07	; 7
    738a:	01 c0       	rjmp	.+2      	; 0x738e <usart_get_baud_offset+0xb6>

	default:
		return (uint8_t)USART_BAUD_UNDEFINED;
    738c:	8f ef       	ldi	r24, 0xFF	; 255
	}
}
    738e:	0f 90       	pop	r0
    7390:	0f 90       	pop	r0
    7392:	0f 90       	pop	r0
    7394:	0f 90       	pop	r0
    7396:	df 91       	pop	r29
    7398:	cf 91       	pop	r28
    739a:	08 95       	ret

0000739c <usart_set_baudrate_precalculated>:
 * \param cpu_hz The CPU frequency.
 *
 */
void usart_set_baudrate_precalculated(USART_t *usart, uint32_t baud,
		uint32_t cpu_hz)
{
    739c:	0f 93       	push	r16
    739e:	1f 93       	push	r17
    73a0:	cf 93       	push	r28
    73a2:	df 93       	push	r29
    73a4:	cd b7       	in	r28, 0x3d	; 61
    73a6:	de b7       	in	r29, 0x3e	; 62
    73a8:	69 97       	sbiw	r28, 0x19	; 25
    73aa:	0f b6       	in	r0, 0x3f	; 63
    73ac:	f8 94       	cli
    73ae:	de bf       	out	0x3e, r29	; 62
    73b0:	0f be       	out	0x3f, r0	; 63
    73b2:	cd bf       	out	0x3d, r28	; 61
    73b4:	99 8b       	std	Y+17, r25	; 0x11
    73b6:	88 8b       	std	Y+16, r24	; 0x10
    73b8:	4a 8b       	std	Y+18, r20	; 0x12
    73ba:	5b 8b       	std	Y+19, r21	; 0x13
    73bc:	6c 8b       	std	Y+20, r22	; 0x14
    73be:	7d 8b       	std	Y+21, r23	; 0x15
    73c0:	0e 8b       	std	Y+22, r16	; 0x16
    73c2:	1f 8b       	std	Y+23, r17	; 0x17
    73c4:	28 8f       	std	Y+24, r18	; 0x18
    73c6:	39 8f       	std	Y+25, r19	; 0x19
	uint8_t baud_offset;
	uint16_t baudctrl = 0;
    73c8:	1a 82       	std	Y+2, r1	; 0x02
    73ca:	19 82       	std	Y+1, r1	; 0x01

	baud_offset = usart_get_baud_offset(baud);
    73cc:	8a 89       	ldd	r24, Y+18	; 0x12
    73ce:	9b 89       	ldd	r25, Y+19	; 0x13
    73d0:	ac 89       	ldd	r26, Y+20	; 0x14
    73d2:	bd 89       	ldd	r27, Y+21	; 0x15
    73d4:	bc 01       	movw	r22, r24
    73d6:	cd 01       	movw	r24, r26
    73d8:	0e 94 6c 39 	call	0x72d8	; 0x72d8 <usart_get_baud_offset>
    73dc:	8b 83       	std	Y+3, r24	; 0x03

	if (cpu_hz == 1000000UL) {
    73de:	8e 89       	ldd	r24, Y+22	; 0x16
    73e0:	9f 89       	ldd	r25, Y+23	; 0x17
    73e2:	a8 8d       	ldd	r26, Y+24	; 0x18
    73e4:	b9 8d       	ldd	r27, Y+25	; 0x19
    73e6:	80 34       	cpi	r24, 0x40	; 64
    73e8:	92 44       	sbci	r25, 0x42	; 66
    73ea:	af 40       	sbci	r26, 0x0F	; 15
    73ec:	b1 05       	cpc	r27, r1
    73ee:	c1 f4       	brne	.+48     	; 0x7420 <usart_set_baudrate_precalculated+0x84>
		baudctrl = PROGMEM_READ_WORD(baudctrl_1mhz + baud_offset);
    73f0:	8b 81       	ldd	r24, Y+3	; 0x03
    73f2:	88 2f       	mov	r24, r24
    73f4:	90 e0       	ldi	r25, 0x00	; 0
    73f6:	88 0f       	add	r24, r24
    73f8:	99 1f       	adc	r25, r25
    73fa:	8a 59       	subi	r24, 0x9A	; 154
    73fc:	9d 4f       	sbci	r25, 0xFD	; 253
    73fe:	9d 83       	std	Y+5, r25	; 0x05
    7400:	8c 83       	std	Y+4, r24	; 0x04
    7402:	8c 81       	ldd	r24, Y+4	; 0x04
    7404:	9d 81       	ldd	r25, Y+5	; 0x05
    7406:	fc 01       	movw	r30, r24
    7408:	25 91       	lpm	r18, Z+
    740a:	34 91       	lpm	r19, Z
    740c:	cf 01       	movw	r24, r30
    740e:	3f 83       	std	Y+7, r19	; 0x07
    7410:	2e 83       	std	Y+6, r18	; 0x06
    7412:	9d 83       	std	Y+5, r25	; 0x05
    7414:	8c 83       	std	Y+4, r24	; 0x04
    7416:	8e 81       	ldd	r24, Y+6	; 0x06
    7418:	9f 81       	ldd	r25, Y+7	; 0x07
    741a:	9a 83       	std	Y+2, r25	; 0x02
    741c:	89 83       	std	Y+1, r24	; 0x01
    741e:	41 c0       	rjmp	.+130    	; 0x74a2 <usart_set_baudrate_precalculated+0x106>
	} else if (cpu_hz == 8000000UL) {
    7420:	8e 89       	ldd	r24, Y+22	; 0x16
    7422:	9f 89       	ldd	r25, Y+23	; 0x17
    7424:	a8 8d       	ldd	r26, Y+24	; 0x18
    7426:	b9 8d       	ldd	r27, Y+25	; 0x19
    7428:	81 15       	cp	r24, r1
    742a:	92 41       	sbci	r25, 0x12	; 18
    742c:	aa 47       	sbci	r26, 0x7A	; 122
    742e:	b1 05       	cpc	r27, r1
    7430:	c1 f4       	brne	.+48     	; 0x7462 <usart_set_baudrate_precalculated+0xc6>
		baudctrl = PROGMEM_READ_WORD(baudctrl_8mhz + baud_offset);
    7432:	8b 81       	ldd	r24, Y+3	; 0x03
    7434:	88 2f       	mov	r24, r24
    7436:	90 e0       	ldi	r25, 0x00	; 0
    7438:	88 0f       	add	r24, r24
    743a:	99 1f       	adc	r25, r25
    743c:	8a 58       	subi	r24, 0x8A	; 138
    743e:	9d 4f       	sbci	r25, 0xFD	; 253
    7440:	99 87       	std	Y+9, r25	; 0x09
    7442:	88 87       	std	Y+8, r24	; 0x08
    7444:	88 85       	ldd	r24, Y+8	; 0x08
    7446:	99 85       	ldd	r25, Y+9	; 0x09
    7448:	fc 01       	movw	r30, r24
    744a:	25 91       	lpm	r18, Z+
    744c:	34 91       	lpm	r19, Z
    744e:	cf 01       	movw	r24, r30
    7450:	3b 87       	std	Y+11, r19	; 0x0b
    7452:	2a 87       	std	Y+10, r18	; 0x0a
    7454:	99 87       	std	Y+9, r25	; 0x09
    7456:	88 87       	std	Y+8, r24	; 0x08
    7458:	8a 85       	ldd	r24, Y+10	; 0x0a
    745a:	9b 85       	ldd	r25, Y+11	; 0x0b
    745c:	9a 83       	std	Y+2, r25	; 0x02
    745e:	89 83       	std	Y+1, r24	; 0x01
    7460:	20 c0       	rjmp	.+64     	; 0x74a2 <usart_set_baudrate_precalculated+0x106>
	} else if (cpu_hz == 16000000UL) {
    7462:	8e 89       	ldd	r24, Y+22	; 0x16
    7464:	9f 89       	ldd	r25, Y+23	; 0x17
    7466:	a8 8d       	ldd	r26, Y+24	; 0x18
    7468:	b9 8d       	ldd	r27, Y+25	; 0x19
    746a:	81 15       	cp	r24, r1
    746c:	94 42       	sbci	r25, 0x24	; 36
    746e:	a4 4f       	sbci	r26, 0xF4	; 244
    7470:	b1 05       	cpc	r27, r1
    7472:	b9 f4       	brne	.+46     	; 0x74a2 <usart_set_baudrate_precalculated+0x106>
		baudctrl = PROGMEM_READ_WORD(baudctrl_16mhz + baud_offset);
    7474:	8b 81       	ldd	r24, Y+3	; 0x03
    7476:	88 2f       	mov	r24, r24
    7478:	90 e0       	ldi	r25, 0x00	; 0
    747a:	88 0f       	add	r24, r24
    747c:	99 1f       	adc	r25, r25
    747e:	8a 57       	subi	r24, 0x7A	; 122
    7480:	9d 4f       	sbci	r25, 0xFD	; 253
    7482:	9d 87       	std	Y+13, r25	; 0x0d
    7484:	8c 87       	std	Y+12, r24	; 0x0c
    7486:	8c 85       	ldd	r24, Y+12	; 0x0c
    7488:	9d 85       	ldd	r25, Y+13	; 0x0d
    748a:	fc 01       	movw	r30, r24
    748c:	25 91       	lpm	r18, Z+
    748e:	34 91       	lpm	r19, Z
    7490:	cf 01       	movw	r24, r30
    7492:	3f 87       	std	Y+15, r19	; 0x0f
    7494:	2e 87       	std	Y+14, r18	; 0x0e
    7496:	9d 87       	std	Y+13, r25	; 0x0d
    7498:	8c 87       	std	Y+12, r24	; 0x0c
    749a:	8e 85       	ldd	r24, Y+14	; 0x0e
    749c:	9f 85       	ldd	r25, Y+15	; 0x0f
    749e:	9a 83       	std	Y+2, r25	; 0x02
    74a0:	89 83       	std	Y+1, r24	; 0x01
		/* Error, system clock speed or USART baud rate is not supported
		 * by the look-up table */
		Assert(false);
	}

	if (baud_offset != USART_BAUD_UNDEFINED) {
    74a2:	8b 81       	ldd	r24, Y+3	; 0x03
    74a4:	8f 3f       	cpi	r24, 0xFF	; 255
    74a6:	39 f0       	breq	.+14     	; 0x74b6 <usart_set_baudrate_precalculated+0x11a>
		usart->UBRR = baudctrl;
    74a8:	88 89       	ldd	r24, Y+16	; 0x10
    74aa:	99 89       	ldd	r25, Y+17	; 0x11
    74ac:	29 81       	ldd	r18, Y+1	; 0x01
    74ae:	3a 81       	ldd	r19, Y+2	; 0x02
    74b0:	fc 01       	movw	r30, r24
    74b2:	35 83       	std	Z+5, r19	; 0x05
    74b4:	24 83       	std	Z+4, r18	; 0x04
	}
}
    74b6:	00 00       	nop
    74b8:	69 96       	adiw	r28, 0x19	; 25
    74ba:	0f b6       	in	r0, 0x3f	; 63
    74bc:	f8 94       	cli
    74be:	de bf       	out	0x3e, r29	; 62
    74c0:	0f be       	out	0x3f, r0	; 63
    74c2:	cd bf       	out	0x3d, r28	; 61
    74c4:	df 91       	pop	r29
    74c6:	cf 91       	pop	r28
    74c8:	1f 91       	pop	r17
    74ca:	0f 91       	pop	r16
    74cc:	08 95       	ret

000074ce <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    74ce:	0f 93       	push	r16
    74d0:	1f 93       	push	r17
    74d2:	cf 93       	push	r28
    74d4:	df 93       	push	r29
    74d6:	cd b7       	in	r28, 0x3d	; 61
    74d8:	de b7       	in	r29, 0x3e	; 62
    74da:	66 97       	sbiw	r28, 0x16	; 22
    74dc:	0f b6       	in	r0, 0x3f	; 63
    74de:	f8 94       	cli
    74e0:	de bf       	out	0x3e, r29	; 62
    74e2:	0f be       	out	0x3f, r0	; 63
    74e4:	cd bf       	out	0x3d, r28	; 61
    74e6:	9e 87       	std	Y+14, r25	; 0x0e
    74e8:	8d 87       	std	Y+13, r24	; 0x0d
    74ea:	4f 87       	std	Y+15, r20	; 0x0f
    74ec:	58 8b       	std	Y+16, r21	; 0x10
    74ee:	69 8b       	std	Y+17, r22	; 0x11
    74f0:	7a 8b       	std	Y+18, r23	; 0x12
    74f2:	0b 8b       	std	Y+19, r16	; 0x13
    74f4:	1c 8b       	std	Y+20, r17	; 0x14
    74f6:	2d 8b       	std	Y+21, r18	; 0x15
    74f8:	3e 8b       	std	Y+22, r19	; 0x16

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 =  8 * (0 + 1) = (UBRRn_min + 1) */
	max_rate = cpu_hz / 8;
    74fa:	8b 89       	ldd	r24, Y+19	; 0x13
    74fc:	9c 89       	ldd	r25, Y+20	; 0x14
    74fe:	ad 89       	ldd	r26, Y+21	; 0x15
    7500:	be 89       	ldd	r27, Y+22	; 0x16
    7502:	68 94       	set
    7504:	12 f8       	bld	r1, 2
    7506:	b6 95       	lsr	r27
    7508:	a7 95       	ror	r26
    750a:	97 95       	ror	r25
    750c:	87 95       	ror	r24
    750e:	16 94       	lsr	r1
    7510:	d1 f7       	brne	.-12     	; 0x7506 <usart_set_baudrate+0x38>
    7512:	8d 83       	std	Y+5, r24	; 0x05
    7514:	9e 83       	std	Y+6, r25	; 0x06
    7516:	af 83       	std	Y+7, r26	; 0x07
    7518:	b8 87       	std	Y+8, r27	; 0x08
	/* 524288 =  8 * (65535 + 1)  =  8 *(UBRRn_max+1) */
	min_rate = cpu_hz / 524288;
    751a:	8b 89       	ldd	r24, Y+19	; 0x13
    751c:	9c 89       	ldd	r25, Y+20	; 0x14
    751e:	ad 89       	ldd	r26, Y+21	; 0x15
    7520:	be 89       	ldd	r27, Y+22	; 0x16
    7522:	07 2e       	mov	r0, r23
    7524:	73 e1       	ldi	r23, 0x13	; 19
    7526:	b6 95       	lsr	r27
    7528:	a7 95       	ror	r26
    752a:	97 95       	ror	r25
    752c:	87 95       	ror	r24
    752e:	7a 95       	dec	r23
    7530:	d1 f7       	brne	.-12     	; 0x7526 <usart_set_baudrate+0x58>
    7532:	70 2d       	mov	r23, r0
    7534:	89 83       	std	Y+1, r24	; 0x01
    7536:	9a 83       	std	Y+2, r25	; 0x02
    7538:	ab 83       	std	Y+3, r26	; 0x03
    753a:	bc 83       	std	Y+4, r27	; 0x04

	if (usart->UCSRnA & USART_U2X_bm) {
    753c:	8d 85       	ldd	r24, Y+13	; 0x0d
    753e:	9e 85       	ldd	r25, Y+14	; 0x0e
    7540:	fc 01       	movw	r30, r24
    7542:	80 81       	ld	r24, Z
    7544:	88 2f       	mov	r24, r24
    7546:	90 e0       	ldi	r25, 0x00	; 0
    7548:	82 70       	andi	r24, 0x02	; 2
    754a:	99 27       	eor	r25, r25
    754c:	89 2b       	or	r24, r25
    754e:	c1 f0       	breq	.+48     	; 0x7580 <usart_set_baudrate+0xb2>
		max_rate /= 2;
    7550:	8d 81       	ldd	r24, Y+5	; 0x05
    7552:	9e 81       	ldd	r25, Y+6	; 0x06
    7554:	af 81       	ldd	r26, Y+7	; 0x07
    7556:	b8 85       	ldd	r27, Y+8	; 0x08
    7558:	b6 95       	lsr	r27
    755a:	a7 95       	ror	r26
    755c:	97 95       	ror	r25
    755e:	87 95       	ror	r24
    7560:	8d 83       	std	Y+5, r24	; 0x05
    7562:	9e 83       	std	Y+6, r25	; 0x06
    7564:	af 83       	std	Y+7, r26	; 0x07
    7566:	b8 87       	std	Y+8, r27	; 0x08
		min_rate /= 2;
    7568:	89 81       	ldd	r24, Y+1	; 0x01
    756a:	9a 81       	ldd	r25, Y+2	; 0x02
    756c:	ab 81       	ldd	r26, Y+3	; 0x03
    756e:	bc 81       	ldd	r27, Y+4	; 0x04
    7570:	b6 95       	lsr	r27
    7572:	a7 95       	ror	r26
    7574:	97 95       	ror	r25
    7576:	87 95       	ror	r24
    7578:	89 83       	std	Y+1, r24	; 0x01
    757a:	9a 83       	std	Y+2, r25	; 0x02
    757c:	ab 83       	std	Y+3, r26	; 0x03
    757e:	bc 83       	std	Y+4, r27	; 0x04
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    7580:	2f 85       	ldd	r18, Y+15	; 0x0f
    7582:	38 89       	ldd	r19, Y+16	; 0x10
    7584:	49 89       	ldd	r20, Y+17	; 0x11
    7586:	5a 89       	ldd	r21, Y+18	; 0x12
    7588:	8d 81       	ldd	r24, Y+5	; 0x05
    758a:	9e 81       	ldd	r25, Y+6	; 0x06
    758c:	af 81       	ldd	r26, Y+7	; 0x07
    758e:	b8 85       	ldd	r27, Y+8	; 0x08
    7590:	82 17       	cp	r24, r18
    7592:	93 07       	cpc	r25, r19
    7594:	a4 07       	cpc	r26, r20
    7596:	b5 07       	cpc	r27, r21
    7598:	68 f0       	brcs	.+26     	; 0x75b4 <usart_set_baudrate+0xe6>
    759a:	2f 85       	ldd	r18, Y+15	; 0x0f
    759c:	38 89       	ldd	r19, Y+16	; 0x10
    759e:	49 89       	ldd	r20, Y+17	; 0x11
    75a0:	5a 89       	ldd	r21, Y+18	; 0x12
    75a2:	89 81       	ldd	r24, Y+1	; 0x01
    75a4:	9a 81       	ldd	r25, Y+2	; 0x02
    75a6:	ab 81       	ldd	r26, Y+3	; 0x03
    75a8:	bc 81       	ldd	r27, Y+4	; 0x04
    75aa:	28 17       	cp	r18, r24
    75ac:	39 07       	cpc	r19, r25
    75ae:	4a 07       	cpc	r20, r26
    75b0:	5b 07       	cpc	r21, r27
    75b2:	10 f4       	brcc	.+4      	; 0x75b8 <usart_set_baudrate+0xea>
		return false;
    75b4:	80 e0       	ldi	r24, 0x00	; 0
    75b6:	59 c0       	rjmp	.+178    	; 0x766a <usart_set_baudrate+0x19c>
	}

	/* Check if double speed is enabled. */
	if (usart->UCSRnA & USART_U2X_bm) {
    75b8:	8d 85       	ldd	r24, Y+13	; 0x0d
    75ba:	9e 85       	ldd	r25, Y+14	; 0x0e
    75bc:	fc 01       	movw	r30, r24
    75be:	80 81       	ld	r24, Z
    75c0:	88 2f       	mov	r24, r24
    75c2:	90 e0       	ldi	r25, 0x00	; 0
    75c4:	82 70       	andi	r24, 0x02	; 2
    75c6:	99 27       	eor	r25, r25
    75c8:	89 2b       	or	r24, r25
    75ca:	51 f1       	breq	.+84     	; 0x7620 <usart_set_baudrate+0x152>
		baud *= 2;
    75cc:	8f 85       	ldd	r24, Y+15	; 0x0f
    75ce:	98 89       	ldd	r25, Y+16	; 0x10
    75d0:	a9 89       	ldd	r26, Y+17	; 0x11
    75d2:	ba 89       	ldd	r27, Y+18	; 0x12
    75d4:	88 0f       	add	r24, r24
    75d6:	99 1f       	adc	r25, r25
    75d8:	aa 1f       	adc	r26, r26
    75da:	bb 1f       	adc	r27, r27
    75dc:	8f 87       	std	Y+15, r24	; 0x0f
    75de:	98 8b       	std	Y+16, r25	; 0x10
    75e0:	a9 8b       	std	Y+17, r26	; 0x11
    75e2:	ba 8b       	std	Y+18, r27	; 0x12
		ubrr = (uint32_t)(cpu_hz / 8 / baud) - 1;
    75e4:	8b 89       	ldd	r24, Y+19	; 0x13
    75e6:	9c 89       	ldd	r25, Y+20	; 0x14
    75e8:	ad 89       	ldd	r26, Y+21	; 0x15
    75ea:	be 89       	ldd	r27, Y+22	; 0x16
    75ec:	68 94       	set
    75ee:	12 f8       	bld	r1, 2
    75f0:	b6 95       	lsr	r27
    75f2:	a7 95       	ror	r26
    75f4:	97 95       	ror	r25
    75f6:	87 95       	ror	r24
    75f8:	16 94       	lsr	r1
    75fa:	d1 f7       	brne	.-12     	; 0x75f0 <usart_set_baudrate+0x122>
    75fc:	2f 85       	ldd	r18, Y+15	; 0x0f
    75fe:	38 89       	ldd	r19, Y+16	; 0x10
    7600:	49 89       	ldd	r20, Y+17	; 0x11
    7602:	5a 89       	ldd	r21, Y+18	; 0x12
    7604:	bc 01       	movw	r22, r24
    7606:	cd 01       	movw	r24, r26
    7608:	0e 94 5a 49 	call	0x92b4	; 0x92b4 <__udivmodsi4>
    760c:	da 01       	movw	r26, r20
    760e:	c9 01       	movw	r24, r18
    7610:	01 97       	sbiw	r24, 0x01	; 1
    7612:	a1 09       	sbc	r26, r1
    7614:	b1 09       	sbc	r27, r1
    7616:	89 87       	std	Y+9, r24	; 0x09
    7618:	9a 87       	std	Y+10, r25	; 0x0a
    761a:	ab 87       	std	Y+11, r26	; 0x0b
    761c:	bc 87       	std	Y+12, r27	; 0x0c
    761e:	1d c0       	rjmp	.+58     	; 0x765a <usart_set_baudrate+0x18c>
	} else {
		ubrr = (uint32_t)(cpu_hz / 16 / baud) - 1;
    7620:	8b 89       	ldd	r24, Y+19	; 0x13
    7622:	9c 89       	ldd	r25, Y+20	; 0x14
    7624:	ad 89       	ldd	r26, Y+21	; 0x15
    7626:	be 89       	ldd	r27, Y+22	; 0x16
    7628:	68 94       	set
    762a:	13 f8       	bld	r1, 3
    762c:	b6 95       	lsr	r27
    762e:	a7 95       	ror	r26
    7630:	97 95       	ror	r25
    7632:	87 95       	ror	r24
    7634:	16 94       	lsr	r1
    7636:	d1 f7       	brne	.-12     	; 0x762c <usart_set_baudrate+0x15e>
    7638:	2f 85       	ldd	r18, Y+15	; 0x0f
    763a:	38 89       	ldd	r19, Y+16	; 0x10
    763c:	49 89       	ldd	r20, Y+17	; 0x11
    763e:	5a 89       	ldd	r21, Y+18	; 0x12
    7640:	bc 01       	movw	r22, r24
    7642:	cd 01       	movw	r24, r26
    7644:	0e 94 5a 49 	call	0x92b4	; 0x92b4 <__udivmodsi4>
    7648:	da 01       	movw	r26, r20
    764a:	c9 01       	movw	r24, r18
    764c:	01 97       	sbiw	r24, 0x01	; 1
    764e:	a1 09       	sbc	r26, r1
    7650:	b1 09       	sbc	r27, r1
    7652:	89 87       	std	Y+9, r24	; 0x09
    7654:	9a 87       	std	Y+10, r25	; 0x0a
    7656:	ab 87       	std	Y+11, r26	; 0x0b
    7658:	bc 87       	std	Y+12, r27	; 0x0c
	}

	usart->UBRR = ubrr;
    765a:	29 85       	ldd	r18, Y+9	; 0x09
    765c:	3a 85       	ldd	r19, Y+10	; 0x0a
    765e:	8d 85       	ldd	r24, Y+13	; 0x0d
    7660:	9e 85       	ldd	r25, Y+14	; 0x0e
    7662:	fc 01       	movw	r30, r24
    7664:	35 83       	std	Z+5, r19	; 0x05
    7666:	24 83       	std	Z+4, r18	; 0x04
	return true;
    7668:	81 e0       	ldi	r24, 0x01	; 1
}
    766a:	66 96       	adiw	r28, 0x16	; 22
    766c:	0f b6       	in	r0, 0x3f	; 63
    766e:	f8 94       	cli
    7670:	de bf       	out	0x3e, r29	; 62
    7672:	0f be       	out	0x3f, r0	; 63
    7674:	cd bf       	out	0x3d, r28	; 61
    7676:	df 91       	pop	r29
    7678:	cf 91       	pop	r28
    767a:	1f 91       	pop	r17
    767c:	0f 91       	pop	r16
    767e:	08 95       	ret

00007680 <usart_spi_set_baudrate>:
 * \param usart The USART(SPI) module.
 * \param baud The baudrate.
 * \param cpu_hz The CPU frequency.
 */
void usart_spi_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    7680:	0f 93       	push	r16
    7682:	1f 93       	push	r17
    7684:	cf 93       	push	r28
    7686:	df 93       	push	r29
    7688:	cd b7       	in	r28, 0x3d	; 61
    768a:	de b7       	in	r29, 0x3e	; 62
    768c:	2e 97       	sbiw	r28, 0x0e	; 14
    768e:	0f b6       	in	r0, 0x3f	; 63
    7690:	f8 94       	cli
    7692:	de bf       	out	0x3e, r29	; 62
    7694:	0f be       	out	0x3f, r0	; 63
    7696:	cd bf       	out	0x3d, r28	; 61
    7698:	9e 83       	std	Y+6, r25	; 0x06
    769a:	8d 83       	std	Y+5, r24	; 0x05
    769c:	4f 83       	std	Y+7, r20	; 0x07
    769e:	58 87       	std	Y+8, r21	; 0x08
    76a0:	69 87       	std	Y+9, r22	; 0x09
    76a2:	7a 87       	std	Y+10, r23	; 0x0a
    76a4:	0b 87       	std	Y+11, r16	; 0x0b
    76a6:	1c 87       	std	Y+12, r17	; 0x0c
    76a8:	2d 87       	std	Y+13, r18	; 0x0d
    76aa:	3e 87       	std	Y+14, r19	; 0x0e
	uint32_t ubrr;

	/* Check if baudrate is less than the maximim limit specified in
	 * datasheet */
	if (baud < (cpu_hz / 2)) {
    76ac:	8b 85       	ldd	r24, Y+11	; 0x0b
    76ae:	9c 85       	ldd	r25, Y+12	; 0x0c
    76b0:	ad 85       	ldd	r26, Y+13	; 0x0d
    76b2:	be 85       	ldd	r27, Y+14	; 0x0e
    76b4:	9c 01       	movw	r18, r24
    76b6:	ad 01       	movw	r20, r26
    76b8:	56 95       	lsr	r21
    76ba:	47 95       	ror	r20
    76bc:	37 95       	ror	r19
    76be:	27 95       	ror	r18
    76c0:	8f 81       	ldd	r24, Y+7	; 0x07
    76c2:	98 85       	ldd	r25, Y+8	; 0x08
    76c4:	a9 85       	ldd	r26, Y+9	; 0x09
    76c6:	ba 85       	ldd	r27, Y+10	; 0x0a
    76c8:	82 17       	cp	r24, r18
    76ca:	93 07       	cpc	r25, r19
    76cc:	a4 07       	cpc	r26, r20
    76ce:	b5 07       	cpc	r27, r21
    76d0:	e0 f4       	brcc	.+56     	; 0x770a <usart_spi_set_baudrate+0x8a>
		ubrr = (cpu_hz / (2 * baud) - 1);
    76d2:	8f 81       	ldd	r24, Y+7	; 0x07
    76d4:	98 85       	ldd	r25, Y+8	; 0x08
    76d6:	a9 85       	ldd	r26, Y+9	; 0x09
    76d8:	ba 85       	ldd	r27, Y+10	; 0x0a
    76da:	9c 01       	movw	r18, r24
    76dc:	ad 01       	movw	r20, r26
    76de:	22 0f       	add	r18, r18
    76e0:	33 1f       	adc	r19, r19
    76e2:	44 1f       	adc	r20, r20
    76e4:	55 1f       	adc	r21, r21
    76e6:	8b 85       	ldd	r24, Y+11	; 0x0b
    76e8:	9c 85       	ldd	r25, Y+12	; 0x0c
    76ea:	ad 85       	ldd	r26, Y+13	; 0x0d
    76ec:	be 85       	ldd	r27, Y+14	; 0x0e
    76ee:	bc 01       	movw	r22, r24
    76f0:	cd 01       	movw	r24, r26
    76f2:	0e 94 5a 49 	call	0x92b4	; 0x92b4 <__udivmodsi4>
    76f6:	da 01       	movw	r26, r20
    76f8:	c9 01       	movw	r24, r18
    76fa:	01 97       	sbiw	r24, 0x01	; 1
    76fc:	a1 09       	sbc	r26, r1
    76fe:	b1 09       	sbc	r27, r1
    7700:	89 83       	std	Y+1, r24	; 0x01
    7702:	9a 83       	std	Y+2, r25	; 0x02
    7704:	ab 83       	std	Y+3, r26	; 0x03
    7706:	bc 83       	std	Y+4, r27	; 0x04
    7708:	04 c0       	rjmp	.+8      	; 0x7712 <usart_spi_set_baudrate+0x92>
	} else {
		/* If baudrate is not within the specfication in datasheet,
		 * assign maximum baudrate possible for the current CPU frequency */
		ubrr = 0;
    770a:	19 82       	std	Y+1, r1	; 0x01
    770c:	1a 82       	std	Y+2, r1	; 0x02
    770e:	1b 82       	std	Y+3, r1	; 0x03
    7710:	1c 82       	std	Y+4, r1	; 0x04
	}
	
	usart->UBRR  = ubrr;
    7712:	29 81       	ldd	r18, Y+1	; 0x01
    7714:	3a 81       	ldd	r19, Y+2	; 0x02
    7716:	8d 81       	ldd	r24, Y+5	; 0x05
    7718:	9e 81       	ldd	r25, Y+6	; 0x06
    771a:	fc 01       	movw	r30, r24
    771c:	35 83       	std	Z+5, r19	; 0x05
    771e:	24 83       	std	Z+4, r18	; 0x04
}
    7720:	00 00       	nop
    7722:	2e 96       	adiw	r28, 0x0e	; 14
    7724:	0f b6       	in	r0, 0x3f	; 63
    7726:	f8 94       	cli
    7728:	de bf       	out	0x3e, r29	; 62
    772a:	0f be       	out	0x3f, r0	; 63
    772c:	cd bf       	out	0x3d, r28	; 61
    772e:	df 91       	pop	r29
    7730:	cf 91       	pop	r28
    7732:	1f 91       	pop	r17
    7734:	0f 91       	pop	r16
    7736:	08 95       	ret

00007738 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    7738:	cf 93       	push	r28
    773a:	df 93       	push	r29
    773c:	1f 92       	push	r1
    773e:	cd b7       	in	r28, 0x3d	; 61
    7740:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    7742:	8f e5       	ldi	r24, 0x5F	; 95
    7744:	90 e0       	ldi	r25, 0x00	; 0
    7746:	fc 01       	movw	r30, r24
    7748:	80 81       	ld	r24, Z
    774a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    774c:	f8 94       	cli
	return flags;
    774e:	89 81       	ldd	r24, Y+1	; 0x01
}
    7750:	0f 90       	pop	r0
    7752:	df 91       	pop	r29
    7754:	cf 91       	pop	r28
    7756:	08 95       	ret

00007758 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    7758:	cf 93       	push	r28
    775a:	df 93       	push	r29
    775c:	1f 92       	push	r1
    775e:	cd b7       	in	r28, 0x3d	; 61
    7760:	de b7       	in	r29, 0x3e	; 62
    7762:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    7764:	8f e5       	ldi	r24, 0x5F	; 95
    7766:	90 e0       	ldi	r25, 0x00	; 0
    7768:	29 81       	ldd	r18, Y+1	; 0x01
    776a:	fc 01       	movw	r30, r24
    776c:	20 83       	st	Z, r18
}
    776e:	00 00       	nop
    7770:	0f 90       	pop	r0
    7772:	df 91       	pop	r29
    7774:	cf 91       	pop	r28
    7776:	08 95       	ret

00007778 <wdt_reset_flag_clear>:
 *  This function clears the WDT flag.
 *
 ***\param  none
 */
static inline void wdt_reset_flag_clear(void)
{
    7778:	cf 93       	push	r28
    777a:	df 93       	push	r29
    777c:	cd b7       	in	r28, 0x3d	; 61
    777e:	de b7       	in	r29, 0x3e	; 62
	/* Clear WDRF flag in MCUSR */
	MCUSR &= ~WDRF_bm;
    7780:	84 e5       	ldi	r24, 0x54	; 84
    7782:	90 e0       	ldi	r25, 0x00	; 0
    7784:	24 e5       	ldi	r18, 0x54	; 84
    7786:	30 e0       	ldi	r19, 0x00	; 0
    7788:	f9 01       	movw	r30, r18
    778a:	20 81       	ld	r18, Z
    778c:	27 7f       	andi	r18, 0xF7	; 247
    778e:	fc 01       	movw	r30, r24
    7790:	20 83       	st	Z, r18
}
    7792:	00 00       	nop
    7794:	df 91       	pop	r29
    7796:	cf 91       	pop	r28
    7798:	08 95       	ret

0000779a <__vector_12>:
 * This function will handle interrupt on WDT Timer overflow and
 * call the callback function.
 */

ISR(WDT_vect)
{
    779a:	1f 92       	push	r1
    779c:	0f 92       	push	r0
    779e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    77a2:	0f 92       	push	r0
    77a4:	11 24       	eor	r1, r1
    77a6:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    77aa:	0f 92       	push	r0
    77ac:	2f 93       	push	r18
    77ae:	3f 93       	push	r19
    77b0:	4f 93       	push	r20
    77b2:	5f 93       	push	r21
    77b4:	6f 93       	push	r22
    77b6:	7f 93       	push	r23
    77b8:	8f 93       	push	r24
    77ba:	9f 93       	push	r25
    77bc:	af 93       	push	r26
    77be:	bf 93       	push	r27
    77c0:	ef 93       	push	r30
    77c2:	ff 93       	push	r31
    77c4:	cf 93       	push	r28
    77c6:	df 93       	push	r29
    77c8:	cd b7       	in	r28, 0x3d	; 61
    77ca:	de b7       	in	r29, 0x3e	; 62
	if (wdt_timer_callback) {
    77cc:	80 91 f8 10 	lds	r24, 0x10F8	; 0x8010f8 <wdt_timer_callback>
    77d0:	90 91 f9 10 	lds	r25, 0x10F9	; 0x8010f9 <wdt_timer_callback+0x1>
    77d4:	89 2b       	or	r24, r25
    77d6:	31 f0       	breq	.+12     	; 0x77e4 <__vector_12+0x4a>
		wdt_timer_callback();
    77d8:	80 91 f8 10 	lds	r24, 0x10F8	; 0x8010f8 <wdt_timer_callback>
    77dc:	90 91 f9 10 	lds	r25, 0x10F9	; 0x8010f9 <wdt_timer_callback+0x1>
    77e0:	fc 01       	movw	r30, r24
    77e2:	09 95       	icall
	}
}
    77e4:	00 00       	nop
    77e6:	df 91       	pop	r29
    77e8:	cf 91       	pop	r28
    77ea:	ff 91       	pop	r31
    77ec:	ef 91       	pop	r30
    77ee:	bf 91       	pop	r27
    77f0:	af 91       	pop	r26
    77f2:	9f 91       	pop	r25
    77f4:	8f 91       	pop	r24
    77f6:	7f 91       	pop	r23
    77f8:	6f 91       	pop	r22
    77fa:	5f 91       	pop	r21
    77fc:	4f 91       	pop	r20
    77fe:	3f 91       	pop	r19
    7800:	2f 91       	pop	r18
    7802:	0f 90       	pop	r0
    7804:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    7808:	0f 90       	pop	r0
    780a:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    780e:	0f 90       	pop	r0
    7810:	1f 90       	pop	r1
    7812:	18 95       	reti

00007814 <wdt_disable>:
 *
 *  This function disables the WDT without changing period settings.
 *  This function is written in asm where ever the time is critical
 */
void wdt_disable(void)
{
    7814:	cf 93       	push	r28
    7816:	df 93       	push	r29
    7818:	1f 92       	push	r1
    781a:	cd b7       	in	r28, 0x3d	; 61
    781c:	de b7       	in	r29, 0x3e	; 62
	/* Disable Global interrupt */
	uint8_t sreg = cpu_irq_save();
    781e:	0e 94 9c 3b 	call	0x7738	; 0x7738 <cpu_irq_save>
    7822:	89 83       	std	Y+1, r24	; 0x01

	/* Reset Watchdog timer */
	wdt_reset();
    7824:	a8 95       	wdr

	/* Clear WDRF flag in MCUSR */
	wdt_reset_flag_clear();
    7826:	0e 94 bc 3b 	call	0x7778	; 0x7778 <wdt_reset_flag_clear>

	/* Write logical one to WDCE and WDE to keep old prescale setting */
	asm ("LDS R17,0x60");   /* WDTCSR Address = 0x60 */
    782a:	10 91 60 00 	lds	r17, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	asm ("ORI R17,0x18");
    782e:	18 61       	ori	r17, 0x18	; 24
	asm ("LDI R18,0x00");
    7830:	20 e0       	ldi	r18, 0x00	; 0
	asm ("STS 0x60,R17");   /* WDTCSR Address = 0x60 */
    7832:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	/* Disable WDT */
	asm ("STS 0x60,R18");   /* WDTCSR Address = 0x60 */
    7836:	20 93 60 00 	sts	0x0060, r18	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>

	/* Restore Global interrupt */
	cpu_irq_restore(sreg);
    783a:	89 81       	ldd	r24, Y+1	; 0x01
    783c:	0e 94 ac 3b 	call	0x7758	; 0x7758 <cpu_irq_restore>
}
    7840:	00 00       	nop
    7842:	0f 90       	pop	r0
    7844:	df 91       	pop	r29
    7846:	cf 91       	pop	r28
    7848:	08 95       	ret

0000784a <wdt_set_timeout_period>:
 *  This function is written in asm where ever the time is critical
 *
 *  \param  to_period  WDT timeout period
 */
void wdt_set_timeout_period(enum wdt_timeout_period to_period)
{
    784a:	cf 93       	push	r28
    784c:	df 93       	push	r29
    784e:	00 d0       	rcall	.+0      	; 0x7850 <wdt_set_timeout_period+0x6>
    7850:	cd b7       	in	r28, 0x3d	; 61
    7852:	de b7       	in	r29, 0x3e	; 62
    7854:	8a 83       	std	Y+2, r24	; 0x02
	/* Store the prescale value to temp register */
#if defined (__GNUC__)
	asm ("MOV R19,R24");
    7856:	38 2f       	mov	r19, r24
#else
#error Unsupported compiler.
#endif

	/* Mask for WDP3 */
	if (to_period & MASK_PRESCALE_WPD3) {
    7858:	8a 81       	ldd	r24, Y+2	; 0x02
    785a:	88 2f       	mov	r24, r24
    785c:	90 e0       	ldi	r25, 0x00	; 0
    785e:	88 70       	andi	r24, 0x08	; 8
    7860:	99 27       	eor	r25, r25
    7862:	89 2b       	or	r24, r25
    7864:	11 f0       	breq	.+4      	; 0x786a <wdt_set_timeout_period+0x20>
		asm ("LDI R21,0x20");
    7866:	50 e2       	ldi	r21, 0x20	; 32
    7868:	01 c0       	rjmp	.+2      	; 0x786c <wdt_set_timeout_period+0x22>
	} else {
		asm ("LDI R21,0x00");
    786a:	50 e0       	ldi	r21, 0x00	; 0
	}

	/* Disable Global interrupt */
	uint8_t sreg = cpu_irq_save();
    786c:	0e 94 9c 3b 	call	0x7738	; 0x7738 <cpu_irq_save>
    7870:	89 83       	std	Y+1, r24	; 0x01

	/* Reset Watchdog timer */
	wdt_reset();
    7872:	a8 95       	wdr

	asm ("LDI R17,0xD8");
    7874:	18 ed       	ldi	r17, 0xD8	; 216
	asm ("LDS R18,0x60");   /* WDTCSR Address = 0x60 */
    7876:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	asm ("AND R17,R18");
    787a:	12 23       	and	r17, r18
	asm ("STS 0x60,R17");   /* WDTCSR Address = 0x60 */
    787c:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	/* Load the new prescale value */
	asm ("LDI R20,0x18");
    7880:	48 e1       	ldi	r20, 0x18	; 24
	asm ("LDI R18,0x07");
    7882:	27 e0       	ldi	r18, 0x07	; 7
	asm ("AND R19,R18");
    7884:	32 23       	and	r19, r18
	asm ("OR R19,R21");
    7886:	35 2b       	or	r19, r21
	asm ("OR R19,R17");
    7888:	31 2b       	or	r19, r17
	/* Write logical one to WDCE and WDE */
	asm ("STS 0x60,R20");   /* WDTCSR Address = 0x60 */
    788a:	40 93 60 00 	sts	0x0060, r20	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	/* Write new prescale setting */
	asm ("STS 0x60,R19");   /* WDTCSR Address = 0x60 */
    788e:	30 93 60 00 	sts	0x0060, r19	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>

	/* Restore Global interrupt */
	cpu_irq_restore(sreg);
    7892:	89 81       	ldd	r24, Y+1	; 0x01
    7894:	0e 94 ac 3b 	call	0x7758	; 0x7758 <cpu_irq_restore>
}
    7898:	00 00       	nop
    789a:	0f 90       	pop	r0
    789c:	0f 90       	pop	r0
    789e:	df 91       	pop	r29
    78a0:	cf 91       	pop	r28
    78a2:	08 95       	ret

000078a4 <wdt_enable>:
 * This function is written in asm where ever the time is critical
 *
 * \param mode WDT timer mode selection
 */
void wdt_enable(enum wdt_mode_select mode)
{
    78a4:	cf 93       	push	r28
    78a6:	df 93       	push	r29
    78a8:	00 d0       	rcall	.+0      	; 0x78aa <wdt_enable+0x6>
    78aa:	cd b7       	in	r28, 0x3d	; 61
    78ac:	de b7       	in	r29, 0x3e	; 62
    78ae:	8a 83       	std	Y+2, r24	; 0x02
	/* Disable Global interrupt */
	uint8_t sreg = cpu_irq_save();
    78b0:	0e 94 9c 3b 	call	0x7738	; 0x7738 <cpu_irq_save>
    78b4:	89 83       	std	Y+1, r24	; 0x01

	/* Reset Watchdog timer */
	wdt_reset();
    78b6:	a8 95       	wdr

	/* Clear WDRF flag in MCUSR */
	wdt_reset_flag_clear();
    78b8:	0e 94 bc 3b 	call	0x7778	; 0x7778 <wdt_reset_flag_clear>

	/*System reset mode */
	if (mode == SYSTEM_RESET_MODE) {
    78bc:	8a 81       	ldd	r24, Y+2	; 0x02
    78be:	81 30       	cpi	r24, 0x01	; 1
    78c0:	59 f4       	brne	.+22     	; 0x78d8 <wdt_enable+0x34>
		/* Write logical zero to WDIE */
		asm ("LDI R17,0xBF");
    78c2:	1f eb       	ldi	r17, 0xBF	; 191
		asm ("LDS R18,0x60"); /* WDTCSR Address = 0x60 */
    78c4:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("AND R17,R18");
    78c8:	12 23       	and	r17, r18
		asm ("STS 0x60,R17"); /* WDTCSR Address = 0x60 */
    78ca:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		/* Write WDIF,WDE and WDCE to logical one */
		asm ("LDI R18,0x98");
    78ce:	28 e9       	ldi	r18, 0x98	; 152
		asm ("OR R18,R17");
    78d0:	21 2b       	or	r18, r17
		asm ("STS 0x60,R18"); /* WDTCSR Address = 0x60 */
    78d2:	20 93 60 00 	sts	0x0060, r18	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
    78d6:	1e c0       	rjmp	.+60     	; 0x7914 <wdt_enable+0x70>
	}
	/* Interrupt mode */
	else if (mode == INTERRUPT_MODE) {
    78d8:	8a 81       	ldd	r24, Y+2	; 0x02
    78da:	88 23       	and	r24, r24
    78dc:	71 f4       	brne	.+28     	; 0x78fa <wdt_enable+0x56>
		/* Write logical zero to WDE */
		asm ("LDI R17,0xF7");
    78de:	17 ef       	ldi	r17, 0xF7	; 247
		asm ("LDS R18,0x60"); /* WDTCSR Address = 0x60 */
    78e0:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("AND R17,R18");
    78e4:	12 23       	and	r17, r18
		asm ("STS 0x60,R17"); /* WDTCSR Address = 0x60 */
    78e6:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("LDI R20,0x18");
    78ea:	48 e1       	ldi	r20, 0x18	; 24
		asm ("LDI R19,0xD0");
    78ec:	30 ed       	ldi	r19, 0xD0	; 208
		asm ("OR R19,R17");
    78ee:	31 2b       	or	r19, r17
		/* Write logical one to WDCE and WDE */
		asm ("STS 0x60,R20"); /* WDTCSR Address = 0x60 */
    78f0:	40 93 60 00 	sts	0x0060, r20	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		/* Write WDIF,WDIE and WDCE to logical one */
		asm ("STS 0x60,R19"); /* WDTCSR Address = 0x60 */
    78f4:	30 93 60 00 	sts	0x0060, r19	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
    78f8:	0d c0       	rjmp	.+26     	; 0x7914 <wdt_enable+0x70>
	}
	/* Interrupt and System reset mode */
	else if (mode == INTERRUPT_SYSTEM_RESET_MODE) {
    78fa:	8a 81       	ldd	r24, Y+2	; 0x02
    78fc:	82 30       	cpi	r24, 0x02	; 2
    78fe:	51 f4       	brne	.+20     	; 0x7914 <wdt_enable+0x70>
		/* Write logical zero to WDE */
		asm ("LDI R17,0xF7");
    7900:	17 ef       	ldi	r17, 0xF7	; 247
		asm ("LDS R18,0x60"); /* WDTCSR Address = 0x60 */
    7902:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("AND R17,R18");
    7906:	12 23       	and	r17, r18
		asm ("STS 0x60,R17"); /* WDTCSR Address = 0x60 */
    7908:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		/* Write logical one to WDCE, WDIE,WDIF and WDE */
		asm ("LDI R18,0xD8");
    790c:	28 ed       	ldi	r18, 0xD8	; 216
		asm ("OR R18,R17");
    790e:	21 2b       	or	r18, r17
		asm ("STS 0x60,R18"); /* WDTCSR Address = 0x60 */
    7910:	20 93 60 00 	sts	0x0060, r18	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	}

	/* Restore Global interrupt */
	cpu_irq_restore(sreg);
    7914:	89 81       	ldd	r24, Y+1	; 0x01
    7916:	0e 94 ac 3b 	call	0x7758	; 0x7758 <cpu_irq_restore>
}
    791a:	00 00       	nop
    791c:	0f 90       	pop	r0
    791e:	0f 90       	pop	r0
    7920:	df 91       	pop	r29
    7922:	cf 91       	pop	r28
    7924:	08 95       	ret

00007926 <wdt_set_interrupt_callback>:
 * driver will only clear the interrupt flags.
 *
 * \param callback Reference to a callback function
 */
void wdt_set_interrupt_callback(wdt_callback_t callback)
{
    7926:	cf 93       	push	r28
    7928:	df 93       	push	r29
    792a:	00 d0       	rcall	.+0      	; 0x792c <wdt_set_interrupt_callback+0x6>
    792c:	cd b7       	in	r28, 0x3d	; 61
    792e:	de b7       	in	r29, 0x3e	; 62
    7930:	9a 83       	std	Y+2, r25	; 0x02
    7932:	89 83       	std	Y+1, r24	; 0x01
	wdt_timer_callback = callback;
    7934:	89 81       	ldd	r24, Y+1	; 0x01
    7936:	9a 81       	ldd	r25, Y+2	; 0x02
    7938:	90 93 f9 10 	sts	0x10F9, r25	; 0x8010f9 <wdt_timer_callback+0x1>
    793c:	80 93 f8 10 	sts	0x10F8, r24	; 0x8010f8 <wdt_timer_callback>
}
    7940:	00 00       	nop
    7942:	0f 90       	pop	r0
    7944:	0f 90       	pop	r0
    7946:	df 91       	pop	r29
    7948:	cf 91       	pop	r28
    794a:	08 95       	ret

0000794c <wdt_reset_mcu>:
 *  This function generates an hardware microcontroller reset using the WDT.
 *
 *  The function loads enables the WDT in system reset mode.
 */
void wdt_reset_mcu(void)
{
    794c:	cf 93       	push	r28
    794e:	df 93       	push	r29
    7950:	cd b7       	in	r28, 0x3d	; 61
    7952:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Set minimum timeout period
	 */
	wdt_set_timeout_period(WDT_TIMEOUT_PERIOD_2KCLK);
    7954:	80 e0       	ldi	r24, 0x00	; 0
    7956:	0e 94 25 3c 	call	0x784a	; 0x784a <wdt_set_timeout_period>

	/*
	 * WDT enabled
	 */
	wdt_enable(SYSTEM_RESET_MODE);
    795a:	81 e0       	ldi	r24, 0x01	; 1
    795c:	0e 94 52 3c 	call	0x78a4	; 0x78a4 <wdt_enable>

	/*
	 * WDT Reset
	 */
	wdt_reset();
    7960:	a8 95       	wdr
	/*
	 * No exit to prevent the execution of the following instructions.
	 */
	while (true) {
		/* Wait for Watchdog reset. */
	}
    7962:	ff cf       	rjmp	.-2      	; 0x7962 <wdt_reset_mcu+0x16>

00007964 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    7964:	cf 93       	push	r28
    7966:	df 93       	push	r29
    7968:	1f 92       	push	r1
    796a:	cd b7       	in	r28, 0x3d	; 61
    796c:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    796e:	8f e5       	ldi	r24, 0x5F	; 95
    7970:	90 e0       	ldi	r25, 0x00	; 0
    7972:	fc 01       	movw	r30, r24
    7974:	80 81       	ld	r24, Z
    7976:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    7978:	f8 94       	cli
	return flags;
    797a:	89 81       	ldd	r24, Y+1	; 0x01
}
    797c:	0f 90       	pop	r0
    797e:	df 91       	pop	r29
    7980:	cf 91       	pop	r28
    7982:	08 95       	ret

00007984 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    7984:	cf 93       	push	r28
    7986:	df 93       	push	r29
    7988:	1f 92       	push	r1
    798a:	cd b7       	in	r28, 0x3d	; 61
    798c:	de b7       	in	r29, 0x3e	; 62
    798e:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    7990:	8f e5       	ldi	r24, 0x5F	; 95
    7992:	90 e0       	ldi	r25, 0x00	; 0
    7994:	29 81       	ldd	r18, Y+1	; 0x01
    7996:	fc 01       	movw	r30, r24
    7998:	20 83       	st	Z, r18
}
    799a:	00 00       	nop
    799c:	0f 90       	pop	r0
    799e:	df 91       	pop	r29
    79a0:	cf 91       	pop	r28
    79a2:	08 95       	ret

000079a4 <sysclk_set_prescalers>:
 * Note: Prescaler setting is not working with the brain dead un optimised code
 * e.g. avr-gcc -00
 */

static inline void sysclk_set_prescalers(uint8_t psdiv)
{
    79a4:	cf 93       	push	r28
    79a6:	df 93       	push	r29
    79a8:	00 d0       	rcall	.+0      	; 0x79aa <sysclk_set_prescalers+0x6>
    79aa:	cd b7       	in	r28, 0x3d	; 61
    79ac:	de b7       	in	r29, 0x3e	; 62
    79ae:	8a 83       	std	Y+2, r24	; 0x02
	(void) psdiv;
#if !MEGA_UNSPECIFIED
	irqflags_t flags = cpu_irq_save();
    79b0:	0e 94 b2 3c 	call	0x7964	; 0x7964 <cpu_irq_save>
    79b4:	89 83       	std	Y+1, r24	; 0x01

	ASM(
    79b6:	5f 93       	push	r21
    79b8:	50 e8       	ldi	r21, 0x80	; 128
    79ba:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    79be:	50 e0       	ldi	r21, 0x00	; 0
    79c0:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    79c4:	5f 91       	pop	r21
	                                                    *      */

			"pop r21                     \n\t"
			);

	cpu_irq_restore(flags);
    79c6:	89 81       	ldd	r24, Y+1	; 0x01
    79c8:	0e 94 c2 3c 	call	0x7984	; 0x7984 <cpu_irq_restore>
#endif
}
    79cc:	00 00       	nop
    79ce:	0f 90       	pop	r0
    79d0:	0f 90       	pop	r0
    79d2:	df 91       	pop	r29
    79d4:	cf 91       	pop	r28
    79d6:	08 95       	ret

000079d8 <sysclk_init>:

/**
 *  Function to initialize the clock and disable clock for not required modules.
 */
void sysclk_init(void)
{
    79d8:	cf 93       	push	r28
    79da:	df 93       	push	r29
    79dc:	00 d0       	rcall	.+0      	; 0x79de <sysclk_init+0x6>
    79de:	1f 92       	push	r1
    79e0:	cd b7       	in	r28, 0x3d	; 61
    79e2:	de b7       	in	r29, 0x3e	; 62
#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
    79e4:	84 e6       	ldi	r24, 0x64	; 100
    79e6:	90 e0       	ldi	r25, 0x00	; 0
    79e8:	9a 83       	std	Y+2, r25	; 0x02
    79ea:	89 83       	std	Y+1, r24	; 0x01
	uint8_t i;
	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
    79ec:	1b 82       	std	Y+3, r1	; 0x03
    79ee:	0d c0       	rjmp	.+26     	; 0x7a0a <sysclk_init+0x32>
		*(reg++) = 0xFF;
    79f0:	89 81       	ldd	r24, Y+1	; 0x01
    79f2:	9a 81       	ldd	r25, Y+2	; 0x02
    79f4:	9c 01       	movw	r18, r24
    79f6:	2f 5f       	subi	r18, 0xFF	; 255
    79f8:	3f 4f       	sbci	r19, 0xFF	; 255
    79fa:	3a 83       	std	Y+2, r19	; 0x02
    79fc:	29 83       	std	Y+1, r18	; 0x01
    79fe:	2f ef       	ldi	r18, 0xFF	; 255
    7a00:	fc 01       	movw	r30, r24
    7a02:	20 83       	st	Z, r18
{
#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	uint8_t i;
	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
    7a04:	8b 81       	ldd	r24, Y+3	; 0x03
    7a06:	8f 5f       	subi	r24, 0xFF	; 255
    7a08:	8b 83       	std	Y+3, r24	; 0x03
    7a0a:	8b 81       	ldd	r24, Y+3	; 0x03
    7a0c:	82 30       	cpi	r24, 0x02	; 2
    7a0e:	80 f3       	brcs	.-32     	; 0x79f0 <sysclk_init+0x18>
#endif
#if !MEGA_UNSPECIFIED && !MEGA_XX
	/* Set up system clock prescalers if different from defaults */
	if ((CONFIG_SYSCLK_PSDIV != SYSCLK_PSDIV_8) ||
			(SYSCLK_PSDIV_8 != CLKPR)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSDIV);
    7a10:	80 e0       	ldi	r24, 0x00	; 0
    7a12:	0e 94 d2 3c 	call	0x79a4	; 0x79a4 <sysclk_set_prescalers>
	}
#endif
}
    7a16:	00 00       	nop
    7a18:	0f 90       	pop	r0
    7a1a:	0f 90       	pop	r0
    7a1c:	0f 90       	pop	r0
    7a1e:	df 91       	pop	r29
    7a20:	cf 91       	pop	r28
    7a22:	08 95       	ret

00007a24 <sysclk_enable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bitmask) of the peripheral module to be enabled.
 */
void sysclk_enable_module(enum power_red_id port, uint8_t id)
{
    7a24:	cf 93       	push	r28
    7a26:	df 93       	push	r29
    7a28:	00 d0       	rcall	.+0      	; 0x7a2a <sysclk_enable_module+0x6>
    7a2a:	00 d0       	rcall	.+0      	; 0x7a2c <sysclk_enable_module+0x8>
    7a2c:	1f 92       	push	r1
    7a2e:	cd b7       	in	r28, 0x3d	; 61
    7a30:	de b7       	in	r29, 0x3e	; 62
    7a32:	8c 83       	std	Y+4, r24	; 0x04
    7a34:	6d 83       	std	Y+5, r22	; 0x05
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
    7a36:	84 e6       	ldi	r24, 0x64	; 100
    7a38:	90 e0       	ldi	r25, 0x00	; 0
    7a3a:	9a 83       	std	Y+2, r25	; 0x02
    7a3c:	89 83       	std	Y+1, r24	; 0x01
	irqflags_t flags = cpu_irq_save();
    7a3e:	0e 94 b2 3c 	call	0x7964	; 0x7964 <cpu_irq_save>
    7a42:	8b 83       	std	Y+3, r24	; 0x03

	if (port < NUMBER_OF_POWER_REG) {
    7a44:	8c 81       	ldd	r24, Y+4	; 0x04
    7a46:	82 30       	cpi	r24, 0x02	; 2
    7a48:	b0 f4       	brcc	.+44     	; 0x7a76 <sysclk_enable_module+0x52>
		*(reg + port)  &= ~id;
    7a4a:	8c 81       	ldd	r24, Y+4	; 0x04
    7a4c:	88 2f       	mov	r24, r24
    7a4e:	90 e0       	ldi	r25, 0x00	; 0
    7a50:	29 81       	ldd	r18, Y+1	; 0x01
    7a52:	3a 81       	ldd	r19, Y+2	; 0x02
    7a54:	82 0f       	add	r24, r18
    7a56:	93 1f       	adc	r25, r19
    7a58:	2c 81       	ldd	r18, Y+4	; 0x04
    7a5a:	22 2f       	mov	r18, r18
    7a5c:	30 e0       	ldi	r19, 0x00	; 0
    7a5e:	49 81       	ldd	r20, Y+1	; 0x01
    7a60:	5a 81       	ldd	r21, Y+2	; 0x02
    7a62:	24 0f       	add	r18, r20
    7a64:	35 1f       	adc	r19, r21
    7a66:	f9 01       	movw	r30, r18
    7a68:	20 81       	ld	r18, Z
    7a6a:	32 2f       	mov	r19, r18
    7a6c:	2d 81       	ldd	r18, Y+5	; 0x05
    7a6e:	20 95       	com	r18
    7a70:	23 23       	and	r18, r19
    7a72:	fc 01       	movw	r30, r24
    7a74:	20 83       	st	Z, r18
	}
	cpu_irq_restore(flags);
    7a76:	8b 81       	ldd	r24, Y+3	; 0x03
    7a78:	0e 94 c2 3c 	call	0x7984	; 0x7984 <cpu_irq_restore>
#endif
}
    7a7c:	00 00       	nop
    7a7e:	0f 90       	pop	r0
    7a80:	0f 90       	pop	r0
    7a82:	0f 90       	pop	r0
    7a84:	0f 90       	pop	r0
    7a86:	0f 90       	pop	r0
    7a88:	df 91       	pop	r29
    7a8a:	cf 91       	pop	r28
    7a8c:	08 95       	ret

00007a8e <sysclk_disable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bit mask) of the peripheral module to be disabled.
 */
void sysclk_disable_module( enum power_red_id port, uint8_t id)
{
    7a8e:	cf 93       	push	r28
    7a90:	df 93       	push	r29
    7a92:	00 d0       	rcall	.+0      	; 0x7a94 <sysclk_disable_module+0x6>
    7a94:	00 d0       	rcall	.+0      	; 0x7a96 <sysclk_disable_module+0x8>
    7a96:	1f 92       	push	r1
    7a98:	cd b7       	in	r28, 0x3d	; 61
    7a9a:	de b7       	in	r29, 0x3e	; 62
    7a9c:	8c 83       	std	Y+4, r24	; 0x04
    7a9e:	6d 83       	std	Y+5, r22	; 0x05
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
    7aa0:	84 e6       	ldi	r24, 0x64	; 100
    7aa2:	90 e0       	ldi	r25, 0x00	; 0
    7aa4:	9a 83       	std	Y+2, r25	; 0x02
    7aa6:	89 83       	std	Y+1, r24	; 0x01
	irqflags_t flags = cpu_irq_save();
    7aa8:	0e 94 b2 3c 	call	0x7964	; 0x7964 <cpu_irq_save>
    7aac:	8b 83       	std	Y+3, r24	; 0x03
	if (port < NUMBER_OF_POWER_REG) {
    7aae:	8c 81       	ldd	r24, Y+4	; 0x04
    7ab0:	82 30       	cpi	r24, 0x02	; 2
    7ab2:	a0 f4       	brcc	.+40     	; 0x7adc <sysclk_disable_module+0x4e>
		*(reg + port) |= id;
    7ab4:	8c 81       	ldd	r24, Y+4	; 0x04
    7ab6:	88 2f       	mov	r24, r24
    7ab8:	90 e0       	ldi	r25, 0x00	; 0
    7aba:	29 81       	ldd	r18, Y+1	; 0x01
    7abc:	3a 81       	ldd	r19, Y+2	; 0x02
    7abe:	82 0f       	add	r24, r18
    7ac0:	93 1f       	adc	r25, r19
    7ac2:	2c 81       	ldd	r18, Y+4	; 0x04
    7ac4:	22 2f       	mov	r18, r18
    7ac6:	30 e0       	ldi	r19, 0x00	; 0
    7ac8:	49 81       	ldd	r20, Y+1	; 0x01
    7aca:	5a 81       	ldd	r21, Y+2	; 0x02
    7acc:	24 0f       	add	r18, r20
    7ace:	35 1f       	adc	r19, r21
    7ad0:	f9 01       	movw	r30, r18
    7ad2:	30 81       	ld	r19, Z
    7ad4:	2d 81       	ldd	r18, Y+5	; 0x05
    7ad6:	23 2b       	or	r18, r19
    7ad8:	fc 01       	movw	r30, r24
    7ada:	20 83       	st	Z, r18
	}
	cpu_irq_restore(flags);
    7adc:	8b 81       	ldd	r24, Y+3	; 0x03
    7ade:	0e 94 c2 3c 	call	0x7984	; 0x7984 <cpu_irq_restore>
#endif
}
    7ae2:	00 00       	nop
    7ae4:	0f 90       	pop	r0
    7ae6:	0f 90       	pop	r0
    7ae8:	0f 90       	pop	r0
    7aea:	0f 90       	pop	r0
    7aec:	0f 90       	pop	r0
    7aee:	df 91       	pop	r29
    7af0:	cf 91       	pop	r28
    7af2:	08 95       	ret

00007af4 <usart_serial_putchar>:
 * \param c       Character to write.
 *
 * \return Status code
 */
static inline status_code_t usart_serial_putchar(usart_if usart, uint8_t c)
{
    7af4:	cf 93       	push	r28
    7af6:	df 93       	push	r29
    7af8:	00 d0       	rcall	.+0      	; 0x7afa <usart_serial_putchar+0x6>
    7afa:	1f 92       	push	r1
    7afc:	cd b7       	in	r28, 0x3d	; 61
    7afe:	de b7       	in	r29, 0x3e	; 62
    7b00:	9a 83       	std	Y+2, r25	; 0x02
    7b02:	89 83       	std	Y+1, r24	; 0x01
    7b04:	6b 83       	std	Y+3, r22	; 0x03
	return usart_putchar(usart, c);
    7b06:	89 81       	ldd	r24, Y+1	; 0x01
    7b08:	9a 81       	ldd	r25, Y+2	; 0x02
    7b0a:	6b 81       	ldd	r22, Y+3	; 0x03
    7b0c:	0e 94 33 39 	call	0x7266	; 0x7266 <usart_putchar>
}
    7b10:	0f 90       	pop	r0
    7b12:	0f 90       	pop	r0
    7b14:	0f 90       	pop	r0
    7b16:	df 91       	pop	r29
    7b18:	cf 91       	pop	r28
    7b1a:	08 95       	ret

00007b1c <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
    7b1c:	cf 93       	push	r28
    7b1e:	df 93       	push	r29
    7b20:	00 d0       	rcall	.+0      	; 0x7b22 <usart_serial_getchar+0x6>
    7b22:	00 d0       	rcall	.+0      	; 0x7b24 <usart_serial_getchar+0x8>
    7b24:	cd b7       	in	r28, 0x3d	; 61
    7b26:	de b7       	in	r29, 0x3e	; 62
    7b28:	9a 83       	std	Y+2, r25	; 0x02
    7b2a:	89 83       	std	Y+1, r24	; 0x01
    7b2c:	7c 83       	std	Y+4, r23	; 0x04
    7b2e:	6b 83       	std	Y+3, r22	; 0x03
	*data = usart_getchar(usart);
    7b30:	89 81       	ldd	r24, Y+1	; 0x01
    7b32:	9a 81       	ldd	r25, Y+2	; 0x02
    7b34:	0e 94 52 39 	call	0x72a4	; 0x72a4 <usart_getchar>
    7b38:	28 2f       	mov	r18, r24
    7b3a:	8b 81       	ldd	r24, Y+3	; 0x03
    7b3c:	9c 81       	ldd	r25, Y+4	; 0x04
    7b3e:	fc 01       	movw	r30, r24
    7b40:	20 83       	st	Z, r18
}
    7b42:	00 00       	nop
    7b44:	0f 90       	pop	r0
    7b46:	0f 90       	pop	r0
    7b48:	0f 90       	pop	r0
    7b4a:	0f 90       	pop	r0
    7b4c:	df 91       	pop	r29
    7b4e:	cf 91       	pop	r28
    7b50:	08 95       	ret

00007b52 <usart_serial_write_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
    7b52:	cf 93       	push	r28
    7b54:	df 93       	push	r29
    7b56:	00 d0       	rcall	.+0      	; 0x7b58 <usart_serial_write_packet+0x6>
    7b58:	00 d0       	rcall	.+0      	; 0x7b5a <usart_serial_write_packet+0x8>
    7b5a:	00 d0       	rcall	.+0      	; 0x7b5c <usart_serial_write_packet+0xa>
    7b5c:	cd b7       	in	r28, 0x3d	; 61
    7b5e:	de b7       	in	r29, 0x3e	; 62
    7b60:	9a 83       	std	Y+2, r25	; 0x02
    7b62:	89 83       	std	Y+1, r24	; 0x01
    7b64:	7c 83       	std	Y+4, r23	; 0x04
    7b66:	6b 83       	std	Y+3, r22	; 0x03
    7b68:	5e 83       	std	Y+6, r21	; 0x06
    7b6a:	4d 83       	std	Y+5, r20	; 0x05
	while (len) {
    7b6c:	13 c0       	rjmp	.+38     	; 0x7b94 <usart_serial_write_packet+0x42>
		usart_serial_putchar(usart, *data);
    7b6e:	8b 81       	ldd	r24, Y+3	; 0x03
    7b70:	9c 81       	ldd	r25, Y+4	; 0x04
    7b72:	fc 01       	movw	r30, r24
    7b74:	20 81       	ld	r18, Z
    7b76:	89 81       	ldd	r24, Y+1	; 0x01
    7b78:	9a 81       	ldd	r25, Y+2	; 0x02
    7b7a:	62 2f       	mov	r22, r18
    7b7c:	0e 94 7a 3d 	call	0x7af4	; 0x7af4 <usart_serial_putchar>
		len--;
    7b80:	8d 81       	ldd	r24, Y+5	; 0x05
    7b82:	9e 81       	ldd	r25, Y+6	; 0x06
    7b84:	01 97       	sbiw	r24, 0x01	; 1
    7b86:	9e 83       	std	Y+6, r25	; 0x06
    7b88:	8d 83       	std	Y+5, r24	; 0x05
		data++;
    7b8a:	8b 81       	ldd	r24, Y+3	; 0x03
    7b8c:	9c 81       	ldd	r25, Y+4	; 0x04
    7b8e:	01 96       	adiw	r24, 0x01	; 1
    7b90:	9c 83       	std	Y+4, r25	; 0x04
    7b92:	8b 83       	std	Y+3, r24	; 0x03
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
    7b94:	8d 81       	ldd	r24, Y+5	; 0x05
    7b96:	9e 81       	ldd	r25, Y+6	; 0x06
    7b98:	89 2b       	or	r24, r25
    7b9a:	49 f7       	brne	.-46     	; 0x7b6e <usart_serial_write_packet+0x1c>
		usart_serial_putchar(usart, *data);
		len--;
		data++;
	}
	return STATUS_OK;
    7b9c:	80 e0       	ldi	r24, 0x00	; 0
}
    7b9e:	26 96       	adiw	r28, 0x06	; 6
    7ba0:	0f b6       	in	r0, 0x3f	; 63
    7ba2:	f8 94       	cli
    7ba4:	de bf       	out	0x3e, r29	; 62
    7ba6:	0f be       	out	0x3f, r0	; 63
    7ba8:	cd bf       	out	0x3d, r28	; 61
    7baa:	df 91       	pop	r29
    7bac:	cf 91       	pop	r28
    7bae:	08 95       	ret

00007bb0 <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
    7bb0:	cf 93       	push	r28
    7bb2:	df 93       	push	r29
    7bb4:	00 d0       	rcall	.+0      	; 0x7bb6 <usart_serial_read_packet+0x6>
    7bb6:	00 d0       	rcall	.+0      	; 0x7bb8 <usart_serial_read_packet+0x8>
    7bb8:	00 d0       	rcall	.+0      	; 0x7bba <usart_serial_read_packet+0xa>
    7bba:	cd b7       	in	r28, 0x3d	; 61
    7bbc:	de b7       	in	r29, 0x3e	; 62
    7bbe:	9a 83       	std	Y+2, r25	; 0x02
    7bc0:	89 83       	std	Y+1, r24	; 0x01
    7bc2:	7c 83       	std	Y+4, r23	; 0x04
    7bc4:	6b 83       	std	Y+3, r22	; 0x03
    7bc6:	5e 83       	std	Y+6, r21	; 0x06
    7bc8:	4d 83       	std	Y+5, r20	; 0x05
	while (len) {
    7bca:	11 c0       	rjmp	.+34     	; 0x7bee <usart_serial_read_packet+0x3e>
		usart_serial_getchar(usart, data);
    7bcc:	2b 81       	ldd	r18, Y+3	; 0x03
    7bce:	3c 81       	ldd	r19, Y+4	; 0x04
    7bd0:	89 81       	ldd	r24, Y+1	; 0x01
    7bd2:	9a 81       	ldd	r25, Y+2	; 0x02
    7bd4:	b9 01       	movw	r22, r18
    7bd6:	0e 94 8e 3d 	call	0x7b1c	; 0x7b1c <usart_serial_getchar>
		len--;
    7bda:	8d 81       	ldd	r24, Y+5	; 0x05
    7bdc:	9e 81       	ldd	r25, Y+6	; 0x06
    7bde:	01 97       	sbiw	r24, 0x01	; 1
    7be0:	9e 83       	std	Y+6, r25	; 0x06
    7be2:	8d 83       	std	Y+5, r24	; 0x05
		data++;
    7be4:	8b 81       	ldd	r24, Y+3	; 0x03
    7be6:	9c 81       	ldd	r25, Y+4	; 0x04
    7be8:	01 96       	adiw	r24, 0x01	; 1
    7bea:	9c 83       	std	Y+4, r25	; 0x04
    7bec:	8b 83       	std	Y+3, r24	; 0x03
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
	while (len) {
    7bee:	8d 81       	ldd	r24, Y+5	; 0x05
    7bf0:	9e 81       	ldd	r25, Y+6	; 0x06
    7bf2:	89 2b       	or	r24, r25
    7bf4:	59 f7       	brne	.-42     	; 0x7bcc <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
    7bf6:	80 e0       	ldi	r24, 0x00	; 0
}
    7bf8:	26 96       	adiw	r28, 0x06	; 6
    7bfa:	0f b6       	in	r0, 0x3f	; 63
    7bfc:	f8 94       	cli
    7bfe:	de bf       	out	0x3e, r29	; 62
    7c00:	0f be       	out	0x3f, r0	; 63
    7c02:	cd bf       	out	0x3d, r28	; 61
    7c04:	df 91       	pop	r29
    7c06:	cf 91       	pop	r28
    7c08:	08 95       	ret

00007c0a <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
    7c0a:	cf 93       	push	r28
    7c0c:	df 93       	push	r29
    7c0e:	00 d0       	rcall	.+0      	; 0x7c10 <_read+0x6>
    7c10:	1f 92       	push	r1
    7c12:	cd b7       	in	r28, 0x3d	; 61
    7c14:	de b7       	in	r29, 0x3e	; 62
    7c16:	9b 83       	std	Y+3, r25	; 0x03
    7c18:	8a 83       	std	Y+2, r24	; 0x02
	(void) f;
	char c;
	ptr_get(stdio_base,&c);
    7c1a:	20 91 e1 11 	lds	r18, 0x11E1	; 0x8011e1 <ptr_get>
    7c1e:	30 91 e2 11 	lds	r19, 0x11E2	; 0x8011e2 <ptr_get+0x1>
    7c22:	80 91 e5 11 	lds	r24, 0x11E5	; 0x8011e5 <stdio_base>
    7c26:	90 91 e6 11 	lds	r25, 0x11E6	; 0x8011e6 <stdio_base+0x1>
    7c2a:	ae 01       	movw	r20, r28
    7c2c:	4f 5f       	subi	r20, 0xFF	; 255
    7c2e:	5f 4f       	sbci	r21, 0xFF	; 255
    7c30:	ba 01       	movw	r22, r20
    7c32:	f9 01       	movw	r30, r18
    7c34:	09 95       	icall
	return c;
    7c36:	89 81       	ldd	r24, Y+1	; 0x01
    7c38:	88 2f       	mov	r24, r24
    7c3a:	90 e0       	ldi	r25, 0x00	; 0
}
    7c3c:	0f 90       	pop	r0
    7c3e:	0f 90       	pop	r0
    7c40:	0f 90       	pop	r0
    7c42:	df 91       	pop	r29
    7c44:	cf 91       	pop	r28
    7c46:	08 95       	ret

00007c48 <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
    7c48:	cf 93       	push	r28
    7c4a:	df 93       	push	r29
    7c4c:	00 d0       	rcall	.+0      	; 0x7c4e <_write+0x6>
    7c4e:	1f 92       	push	r1
    7c50:	cd b7       	in	r28, 0x3d	; 61
    7c52:	de b7       	in	r29, 0x3e	; 62
    7c54:	89 83       	std	Y+1, r24	; 0x01
    7c56:	7b 83       	std	Y+3, r23	; 0x03
    7c58:	6a 83       	std	Y+2, r22	; 0x02
	(void) f;

	if (ptr_put(stdio_base, c) < 0) {
    7c5a:	20 91 e3 11 	lds	r18, 0x11E3	; 0x8011e3 <ptr_put>
    7c5e:	30 91 e4 11 	lds	r19, 0x11E4	; 0x8011e4 <ptr_put+0x1>
    7c62:	80 91 e5 11 	lds	r24, 0x11E5	; 0x8011e5 <stdio_base>
    7c66:	90 91 e6 11 	lds	r25, 0x11E6	; 0x8011e6 <stdio_base+0x1>
    7c6a:	69 81       	ldd	r22, Y+1	; 0x01
    7c6c:	f9 01       	movw	r30, r18
    7c6e:	09 95       	icall
    7c70:	99 23       	and	r25, r25
    7c72:	1c f4       	brge	.+6      	; 0x7c7a <_write+0x32>
		return -1;
    7c74:	8f ef       	ldi	r24, 0xFF	; 255
    7c76:	9f ef       	ldi	r25, 0xFF	; 255
    7c78:	02 c0       	rjmp	.+4      	; 0x7c7e <_write+0x36>
	}
	return 1;
    7c7a:	81 e0       	ldi	r24, 0x01	; 1
    7c7c:	90 e0       	ldi	r25, 0x00	; 0
}
    7c7e:	0f 90       	pop	r0
    7c80:	0f 90       	pop	r0
    7c82:	0f 90       	pop	r0
    7c84:	df 91       	pop	r29
    7c86:	cf 91       	pop	r28
    7c88:	08 95       	ret

00007c8a <usart_rx_complete_interrupt_enable>:
 * \brief Enable USART receive complete interrupt.
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_complete_interrupt_enable(USART_t *usart)
{
    7c8a:	cf 93       	push	r28
    7c8c:	df 93       	push	r29
    7c8e:	00 d0       	rcall	.+0      	; 0x7c90 <usart_rx_complete_interrupt_enable+0x6>
    7c90:	cd b7       	in	r28, 0x3d	; 61
    7c92:	de b7       	in	r29, 0x3e	; 62
    7c94:	9a 83       	std	Y+2, r25	; 0x02
    7c96:	89 83       	std	Y+1, r24	; 0x01
	(usart)->UCSRnB |= USART_RXC_bm;
    7c98:	89 81       	ldd	r24, Y+1	; 0x01
    7c9a:	9a 81       	ldd	r25, Y+2	; 0x02
    7c9c:	fc 01       	movw	r30, r24
    7c9e:	81 81       	ldd	r24, Z+1	; 0x01
    7ca0:	28 2f       	mov	r18, r24
    7ca2:	20 68       	ori	r18, 0x80	; 128
    7ca4:	89 81       	ldd	r24, Y+1	; 0x01
    7ca6:	9a 81       	ldd	r25, Y+2	; 0x02
    7ca8:	fc 01       	movw	r30, r24
    7caa:	21 83       	std	Z+1, r18	; 0x01
}
    7cac:	00 00       	nop
    7cae:	0f 90       	pop	r0
    7cb0:	0f 90       	pop	r0
    7cb2:	df 91       	pop	r29
    7cb4:	cf 91       	pop	r28
    7cb6:	08 95       	ret

00007cb8 <usart_serial_init>:
 * \retval true if the initialization was successful
 * \retval false if initialization failed (error in baud rate calculation)
 */
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
    7cb8:	cf 93       	push	r28
    7cba:	df 93       	push	r29
    7cbc:	cd b7       	in	r28, 0x3d	; 61
    7cbe:	de b7       	in	r29, 0x3e	; 62
    7cc0:	2b 97       	sbiw	r28, 0x0b	; 11
    7cc2:	0f b6       	in	r0, 0x3f	; 63
    7cc4:	f8 94       	cli
    7cc6:	de bf       	out	0x3e, r29	; 62
    7cc8:	0f be       	out	0x3f, r0	; 63
    7cca:	cd bf       	out	0x3d, r28	; 61
    7ccc:	99 87       	std	Y+9, r25	; 0x09
    7cce:	88 87       	std	Y+8, r24	; 0x08
    7cd0:	7b 87       	std	Y+11, r23	; 0x0b
    7cd2:	6a 87       	std	Y+10, r22	; 0x0a
	/* USART options. */
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
    7cd4:	8a 85       	ldd	r24, Y+10	; 0x0a
    7cd6:	9b 85       	ldd	r25, Y+11	; 0x0b
    7cd8:	fc 01       	movw	r30, r24
    7cda:	84 81       	ldd	r24, Z+4	; 0x04
    7cdc:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
    7cde:	8a 85       	ldd	r24, Y+10	; 0x0a
    7ce0:	9b 85       	ldd	r25, Y+11	; 0x0b
    7ce2:	fc 01       	movw	r30, r24
    7ce4:	85 81       	ldd	r24, Z+5	; 0x05
    7ce6:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
    7ce8:	8a 85       	ldd	r24, Y+10	; 0x0a
    7cea:	9b 85       	ldd	r25, Y+11	; 0x0b
    7cec:	fc 01       	movw	r30, r24
    7cee:	86 81       	ldd	r24, Z+6	; 0x06
    7cf0:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
    7cf2:	8a 85       	ldd	r24, Y+10	; 0x0a
    7cf4:	9b 85       	ldd	r25, Y+11	; 0x0b
    7cf6:	fc 01       	movw	r30, r24
    7cf8:	80 81       	ld	r24, Z
    7cfa:	91 81       	ldd	r25, Z+1	; 0x01
    7cfc:	a2 81       	ldd	r26, Z+2	; 0x02
    7cfe:	b3 81       	ldd	r27, Z+3	; 0x03
    7d00:	89 83       	std	Y+1, r24	; 0x01
    7d02:	9a 83       	std	Y+2, r25	; 0x02
    7d04:	ab 83       	std	Y+3, r26	; 0x03
    7d06:	bc 83       	std	Y+4, r27	; 0x04

	if (usart_init_rs232(usart, &usart_rs232_options)) {
    7d08:	88 85       	ldd	r24, Y+8	; 0x08
    7d0a:	99 85       	ldd	r25, Y+9	; 0x09
    7d0c:	9e 01       	movw	r18, r28
    7d0e:	2f 5f       	subi	r18, 0xFF	; 255
    7d10:	3f 4f       	sbci	r19, 0xFF	; 255
    7d12:	b9 01       	movw	r22, r18
    7d14:	0e 94 25 37 	call	0x6e4a	; 0x6e4a <usart_init_rs232>
    7d18:	88 23       	and	r24, r24
    7d1a:	11 f0       	breq	.+4      	; 0x7d20 <usart_serial_init+0x68>
		return true;
    7d1c:	81 e0       	ldi	r24, 0x01	; 1
    7d1e:	01 c0       	rjmp	.+2      	; 0x7d22 <usart_serial_init+0x6a>
	} else {
		return false;
    7d20:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    7d22:	2b 96       	adiw	r28, 0x0b	; 11
    7d24:	0f b6       	in	r0, 0x3f	; 63
    7d26:	f8 94       	cli
    7d28:	de bf       	out	0x3e, r29	; 62
    7d2a:	0f be       	out	0x3f, r0	; 63
    7d2c:	cd bf       	out	0x3d, r28	; 61
    7d2e:	df 91       	pop	r29
    7d30:	cf 91       	pop	r28
    7d32:	08 95       	ret

00007d34 <usart_serial_putchar>:
 * \param c       Character to write.
 *
 * \return Status code
 */
static inline status_code_t usart_serial_putchar(usart_if usart, uint8_t c)
{
    7d34:	cf 93       	push	r28
    7d36:	df 93       	push	r29
    7d38:	00 d0       	rcall	.+0      	; 0x7d3a <usart_serial_putchar+0x6>
    7d3a:	1f 92       	push	r1
    7d3c:	cd b7       	in	r28, 0x3d	; 61
    7d3e:	de b7       	in	r29, 0x3e	; 62
    7d40:	9a 83       	std	Y+2, r25	; 0x02
    7d42:	89 83       	std	Y+1, r24	; 0x01
    7d44:	6b 83       	std	Y+3, r22	; 0x03
	return usart_putchar(usart, c);
    7d46:	89 81       	ldd	r24, Y+1	; 0x01
    7d48:	9a 81       	ldd	r25, Y+2	; 0x02
    7d4a:	6b 81       	ldd	r22, Y+3	; 0x03
    7d4c:	0e 94 33 39 	call	0x7266	; 0x7266 <usart_putchar>
}
    7d50:	0f 90       	pop	r0
    7d52:	0f 90       	pop	r0
    7d54:	0f 90       	pop	r0
    7d56:	df 91       	pop	r29
    7d58:	cf 91       	pop	r28
    7d5a:	08 95       	ret

00007d5c <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
    7d5c:	cf 93       	push	r28
    7d5e:	df 93       	push	r29
    7d60:	00 d0       	rcall	.+0      	; 0x7d62 <usart_serial_getchar+0x6>
    7d62:	00 d0       	rcall	.+0      	; 0x7d64 <usart_serial_getchar+0x8>
    7d64:	cd b7       	in	r28, 0x3d	; 61
    7d66:	de b7       	in	r29, 0x3e	; 62
    7d68:	9a 83       	std	Y+2, r25	; 0x02
    7d6a:	89 83       	std	Y+1, r24	; 0x01
    7d6c:	7c 83       	std	Y+4, r23	; 0x04
    7d6e:	6b 83       	std	Y+3, r22	; 0x03
	*data = usart_getchar(usart);
    7d70:	89 81       	ldd	r24, Y+1	; 0x01
    7d72:	9a 81       	ldd	r25, Y+2	; 0x02
    7d74:	0e 94 52 39 	call	0x72a4	; 0x72a4 <usart_getchar>
    7d78:	28 2f       	mov	r18, r24
    7d7a:	8b 81       	ldd	r24, Y+3	; 0x03
    7d7c:	9c 81       	ldd	r25, Y+4	; 0x04
    7d7e:	fc 01       	movw	r30, r24
    7d80:	20 83       	st	Z, r18
}
    7d82:	00 00       	nop
    7d84:	0f 90       	pop	r0
    7d86:	0f 90       	pop	r0
    7d88:	0f 90       	pop	r0
    7d8a:	0f 90       	pop	r0
    7d8c:	df 91       	pop	r29
    7d8e:	cf 91       	pop	r28
    7d90:	08 95       	ret

00007d92 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
    7d92:	cf 93       	push	r28
    7d94:	df 93       	push	r29
    7d96:	00 d0       	rcall	.+0      	; 0x7d98 <stdio_serial_init+0x6>
    7d98:	00 d0       	rcall	.+0      	; 0x7d9a <stdio_serial_init+0x8>
    7d9a:	cd b7       	in	r28, 0x3d	; 61
    7d9c:	de b7       	in	r29, 0x3e	; 62
    7d9e:	9a 83       	std	Y+2, r25	; 0x02
    7da0:	89 83       	std	Y+1, r24	; 0x01
    7da2:	7c 83       	std	Y+4, r23	; 0x04
    7da4:	6b 83       	std	Y+3, r22	; 0x03
	stdio_base = (void *)usart;
    7da6:	89 81       	ldd	r24, Y+1	; 0x01
    7da8:	9a 81       	ldd	r25, Y+2	; 0x02
    7daa:	90 93 e6 11 	sts	0x11E6, r25	; 0x8011e6 <stdio_base+0x1>
    7dae:	80 93 e5 11 	sts	0x11E5, r24	; 0x8011e5 <stdio_base>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    7db2:	8a e9       	ldi	r24, 0x9A	; 154
    7db4:	9e e3       	ldi	r25, 0x3E	; 62
    7db6:	90 93 e4 11 	sts	0x11E4, r25	; 0x8011e4 <ptr_put+0x1>
    7dba:	80 93 e3 11 	sts	0x11E3, r24	; 0x8011e3 <ptr_put>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    7dbe:	8e ea       	ldi	r24, 0xAE	; 174
    7dc0:	9e e3       	ldi	r25, 0x3E	; 62
    7dc2:	90 93 e2 11 	sts	0x11E2, r25	; 0x8011e2 <ptr_get+0x1>
    7dc6:	80 93 e1 11 	sts	0x11E1, r24	; 0x8011e1 <ptr_get>
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
    7dca:	2b 81       	ldd	r18, Y+3	; 0x03
    7dcc:	3c 81       	ldd	r19, Y+4	; 0x04
    7dce:	89 81       	ldd	r24, Y+1	; 0x01
    7dd0:	9a 81       	ldd	r25, Y+2	; 0x02
    7dd2:	b9 01       	movw	r22, r18
    7dd4:	0e 94 5c 3e 	call	0x7cb8	; 0x7cb8 <usart_serial_init>
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
    7dd8:	65 e0       	ldi	r22, 0x05	; 5
    7dda:	7e e3       	ldi	r23, 0x3E	; 62
    7ddc:	84 e2       	ldi	r24, 0x24	; 36
    7dde:	9e e3       	ldi	r25, 0x3E	; 62
    7de0:	0e 94 ec 4a 	call	0x95d8	; 0x95d8 <fdevopen>
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
    7de4:	00 00       	nop
    7de6:	0f 90       	pop	r0
    7de8:	0f 90       	pop	r0
    7dea:	0f 90       	pop	r0
    7dec:	0f 90       	pop	r0
    7dee:	df 91       	pop	r29
    7df0:	cf 91       	pop	r28
    7df2:	08 95       	ret

00007df4 <sio2host_init>:
static uint8_t serial_rx_count;

/* === IMPLEMENTATION ====================================================== */

void sio2host_init(void)
{
    7df4:	cf 93       	push	r28
    7df6:	df 93       	push	r29
    7df8:	cd b7       	in	r28, 0x3d	; 61
    7dfa:	de b7       	in	r29, 0x3e	; 62
	usart_enable(&cdc_uart_module);
	/* Enable transceivers */
	usart_enable_transceiver(&cdc_uart_module, USART_TRANSCEIVER_TX);
	usart_enable_transceiver(&cdc_uart_module, USART_TRANSCEIVER_RX);
#else
	stdio_serial_init(USART_HOST, &usart_serial_options);
    7dfc:	6c e5       	ldi	r22, 0x5C	; 92
    7dfe:	72 e0       	ldi	r23, 0x02	; 2
    7e00:	80 ec       	ldi	r24, 0xC0	; 192
    7e02:	90 e0       	ldi	r25, 0x00	; 0
    7e04:	0e 94 c9 3e 	call	0x7d92	; 0x7d92 <stdio_serial_init>
#endif
	USART_HOST_RX_ISR_ENABLE();
    7e08:	80 ec       	ldi	r24, 0xC0	; 192
    7e0a:	90 e0       	ldi	r25, 0x00	; 0
    7e0c:	0e 94 45 3e 	call	0x7c8a	; 0x7c8a <usart_rx_complete_interrupt_enable>
}
    7e10:	00 00       	nop
    7e12:	df 91       	pop	r29
    7e14:	cf 91       	pop	r28
    7e16:	08 95       	ret

00007e18 <sio2host_tx>:

uint8_t sio2host_tx(uint8_t *data, uint8_t length)
{
    7e18:	cf 93       	push	r28
    7e1a:	df 93       	push	r29
    7e1c:	00 d0       	rcall	.+0      	; 0x7e1e <sio2host_tx+0x6>
    7e1e:	00 d0       	rcall	.+0      	; 0x7e20 <sio2host_tx+0x8>
    7e20:	cd b7       	in	r28, 0x3d	; 61
    7e22:	de b7       	in	r29, 0x3e	; 62
    7e24:	9b 83       	std	Y+3, r25	; 0x03
    7e26:	8a 83       	std	Y+2, r24	; 0x02
    7e28:	6c 83       	std	Y+4, r22	; 0x04
#if SAMD || SAMR21
		status
			= usart_serial_write_packet(&cdc_uart_module,
				(const uint8_t *)data, length);
#else
		status = usart_serial_write_packet(USART_HOST,
    7e2a:	8c 81       	ldd	r24, Y+4	; 0x04
    7e2c:	28 2f       	mov	r18, r24
    7e2e:	30 e0       	ldi	r19, 0x00	; 0
    7e30:	8a 81       	ldd	r24, Y+2	; 0x02
    7e32:	9b 81       	ldd	r25, Y+3	; 0x03
    7e34:	a9 01       	movw	r20, r18
    7e36:	bc 01       	movw	r22, r24
    7e38:	80 ec       	ldi	r24, 0xC0	; 192
    7e3a:	90 e0       	ldi	r25, 0x00	; 0
    7e3c:	0e 94 a9 3d 	call	0x7b52	; 0x7b52 <usart_serial_write_packet>
    7e40:	89 83       	std	Y+1, r24	; 0x01
				(const uint8_t *)data,
				length);
#endif
	} while (status != STATUS_OK);
    7e42:	89 81       	ldd	r24, Y+1	; 0x01
    7e44:	88 23       	and	r24, r24
    7e46:	89 f7       	brne	.-30     	; 0x7e2a <sio2host_tx+0x12>
	return length;
    7e48:	8c 81       	ldd	r24, Y+4	; 0x04
}
    7e4a:	0f 90       	pop	r0
    7e4c:	0f 90       	pop	r0
    7e4e:	0f 90       	pop	r0
    7e50:	0f 90       	pop	r0
    7e52:	df 91       	pop	r29
    7e54:	cf 91       	pop	r28
    7e56:	08 95       	ret

00007e58 <sio2host_rx>:

uint8_t sio2host_rx(uint8_t *data, uint8_t max_length)
{
    7e58:	cf 93       	push	r28
    7e5a:	df 93       	push	r29
    7e5c:	00 d0       	rcall	.+0      	; 0x7e5e <sio2host_rx+0x6>
    7e5e:	00 d0       	rcall	.+0      	; 0x7e60 <sio2host_rx+0x8>
    7e60:	cd b7       	in	r28, 0x3d	; 61
    7e62:	de b7       	in	r29, 0x3e	; 62
    7e64:	9b 83       	std	Y+3, r25	; 0x03
    7e66:	8a 83       	std	Y+2, r24	; 0x02
    7e68:	6c 83       	std	Y+4, r22	; 0x04
	uint8_t data_received = 0;
    7e6a:	19 82       	std	Y+1, r1	; 0x01
	if (0 == serial_rx_count) {
    7e6c:	80 91 98 11 	lds	r24, 0x1198	; 0x801198 <serial_rx_count>
    7e70:	88 23       	and	r24, r24
    7e72:	11 f4       	brne	.+4      	; 0x7e78 <sio2host_rx+0x20>
		return 0;
    7e74:	80 e0       	ldi	r24, 0x00	; 0
    7e76:	44 c0       	rjmp	.+136    	; 0x7f00 <sio2host_rx+0xa8>
	}

	if (SERIAL_RX_BUF_SIZE_HOST <= serial_rx_count) {
    7e78:	80 91 98 11 	lds	r24, 0x1198	; 0x801198 <serial_rx_count>
    7e7c:	8c 39       	cpi	r24, 0x9C	; 156
    7e7e:	68 f0       	brcs	.+26     	; 0x7e9a <sio2host_rx+0x42>
		/*
		 * Bytes between head and tail are overwritten by new data.
		 * The oldest data in buffer is the one to which the tail is
		 * pointing. So reading operation should start from the tail.
		 */
		serial_rx_buf_head = serial_rx_buf_tail;
    7e80:	80 91 97 11 	lds	r24, 0x1197	; 0x801197 <serial_rx_buf_tail>
    7e84:	80 93 96 11 	sts	0x1196, r24	; 0x801196 <serial_rx_buf_head>
		/*
		 * This is a buffer overflow case. But still only the number of
		 * bytes equivalent to
		 * full buffer size are useful.
		 */
		serial_rx_count = SERIAL_RX_BUF_SIZE_HOST;
    7e88:	8c e9       	ldi	r24, 0x9C	; 156
    7e8a:	80 93 98 11 	sts	0x1198, r24	; 0x801198 <serial_rx_count>

		/* Bytes received is more than or equal to buffer. */
		if (SERIAL_RX_BUF_SIZE_HOST <= max_length) {
    7e8e:	8c 81       	ldd	r24, Y+4	; 0x04
    7e90:	8c 39       	cpi	r24, 0x9C	; 156
    7e92:	58 f0       	brcs	.+22     	; 0x7eaa <sio2host_rx+0x52>
			 * Requested receive length (max_length) is more than
			 * the
			 * max size of receive buffer, but at max the full
			 * buffer can be read.
			 */
			max_length = SERIAL_RX_BUF_SIZE_HOST;
    7e94:	8c e9       	ldi	r24, 0x9C	; 156
    7e96:	8c 83       	std	Y+4, r24	; 0x04
    7e98:	08 c0       	rjmp	.+16     	; 0x7eaa <sio2host_rx+0x52>
		}
	} else {
		/* Bytes received is less than receive buffer maximum length. */
		if (max_length > serial_rx_count) {
    7e9a:	80 91 98 11 	lds	r24, 0x1198	; 0x801198 <serial_rx_count>
    7e9e:	9c 81       	ldd	r25, Y+4	; 0x04
    7ea0:	89 17       	cp	r24, r25
    7ea2:	18 f4       	brcc	.+6      	; 0x7eaa <sio2host_rx+0x52>
			 * the data
			 * present in receive buffer. Hence only the number of
			 * bytes
			 * present in receive buffer are read.
			 */
			max_length = serial_rx_count;
    7ea4:	80 91 98 11 	lds	r24, 0x1198	; 0x801198 <serial_rx_count>
    7ea8:	8c 83       	std	Y+4, r24	; 0x04
		}
	}

	data_received = max_length;
    7eaa:	8c 81       	ldd	r24, Y+4	; 0x04
    7eac:	89 83       	std	Y+1, r24	; 0x01
	while (max_length > 0) {
    7eae:	24 c0       	rjmp	.+72     	; 0x7ef8 <sio2host_rx+0xa0>
		/* Start to copy from head. */
		*data = serial_rx_buf[serial_rx_buf_head];
    7eb0:	80 91 96 11 	lds	r24, 0x1196	; 0x801196 <serial_rx_buf_head>
    7eb4:	88 2f       	mov	r24, r24
    7eb6:	90 e0       	ldi	r25, 0x00	; 0
    7eb8:	86 50       	subi	r24, 0x06	; 6
    7eba:	9f 4e       	sbci	r25, 0xEF	; 239
    7ebc:	fc 01       	movw	r30, r24
    7ebe:	20 81       	ld	r18, Z
    7ec0:	8a 81       	ldd	r24, Y+2	; 0x02
    7ec2:	9b 81       	ldd	r25, Y+3	; 0x03
    7ec4:	fc 01       	movw	r30, r24
    7ec6:	20 83       	st	Z, r18
		serial_rx_buf_head++;
    7ec8:	80 91 96 11 	lds	r24, 0x1196	; 0x801196 <serial_rx_buf_head>
    7ecc:	8f 5f       	subi	r24, 0xFF	; 255
    7ece:	80 93 96 11 	sts	0x1196, r24	; 0x801196 <serial_rx_buf_head>
		serial_rx_count--;
    7ed2:	80 91 98 11 	lds	r24, 0x1198	; 0x801198 <serial_rx_count>
    7ed6:	81 50       	subi	r24, 0x01	; 1
    7ed8:	80 93 98 11 	sts	0x1198, r24	; 0x801198 <serial_rx_count>
		data++;
    7edc:	8a 81       	ldd	r24, Y+2	; 0x02
    7ede:	9b 81       	ldd	r25, Y+3	; 0x03
    7ee0:	01 96       	adiw	r24, 0x01	; 1
    7ee2:	9b 83       	std	Y+3, r25	; 0x03
    7ee4:	8a 83       	std	Y+2, r24	; 0x02
		max_length--;
    7ee6:	8c 81       	ldd	r24, Y+4	; 0x04
    7ee8:	81 50       	subi	r24, 0x01	; 1
    7eea:	8c 83       	std	Y+4, r24	; 0x04
		if ((SERIAL_RX_BUF_SIZE_HOST) == serial_rx_buf_head) {
    7eec:	80 91 96 11 	lds	r24, 0x1196	; 0x801196 <serial_rx_buf_head>
    7ef0:	8c 39       	cpi	r24, 0x9C	; 156
    7ef2:	11 f4       	brne	.+4      	; 0x7ef8 <sio2host_rx+0xa0>
			serial_rx_buf_head = 0;
    7ef4:	10 92 96 11 	sts	0x1196, r1	; 0x801196 <serial_rx_buf_head>
			max_length = serial_rx_count;
		}
	}

	data_received = max_length;
	while (max_length > 0) {
    7ef8:	8c 81       	ldd	r24, Y+4	; 0x04
    7efa:	88 23       	and	r24, r24
    7efc:	c9 f6       	brne	.-78     	; 0x7eb0 <sio2host_rx+0x58>
		max_length--;
		if ((SERIAL_RX_BUF_SIZE_HOST) == serial_rx_buf_head) {
			serial_rx_buf_head = 0;
		}
	}
	return data_received;
    7efe:	89 81       	ldd	r24, Y+1	; 0x01
}
    7f00:	0f 90       	pop	r0
    7f02:	0f 90       	pop	r0
    7f04:	0f 90       	pop	r0
    7f06:	0f 90       	pop	r0
    7f08:	df 91       	pop	r29
    7f0a:	cf 91       	pop	r28
    7f0c:	08 95       	ret

00007f0e <sio2host_getchar>:

uint8_t sio2host_getchar(void)
{
    7f0e:	cf 93       	push	r28
    7f10:	df 93       	push	r29
    7f12:	1f 92       	push	r1
    7f14:	cd b7       	in	r28, 0x3d	; 61
    7f16:	de b7       	in	r29, 0x3e	; 62
	uint8_t c;
	while (0 == sio2host_rx(&c, 1)) {
    7f18:	00 00       	nop
    7f1a:	61 e0       	ldi	r22, 0x01	; 1
    7f1c:	ce 01       	movw	r24, r28
    7f1e:	01 96       	adiw	r24, 0x01	; 1
    7f20:	0e 94 2c 3f 	call	0x7e58	; 0x7e58 <sio2host_rx>
    7f24:	88 23       	and	r24, r24
    7f26:	c9 f3       	breq	.-14     	; 0x7f1a <sio2host_getchar+0xc>
	}
	return c;
    7f28:	89 81       	ldd	r24, Y+1	; 0x01
}
    7f2a:	0f 90       	pop	r0
    7f2c:	df 91       	pop	r29
    7f2e:	cf 91       	pop	r28
    7f30:	08 95       	ret

00007f32 <sio2host_putchar>:

void sio2host_putchar(uint8_t ch)
{
    7f32:	cf 93       	push	r28
    7f34:	df 93       	push	r29
    7f36:	1f 92       	push	r1
    7f38:	cd b7       	in	r28, 0x3d	; 61
    7f3a:	de b7       	in	r29, 0x3e	; 62
    7f3c:	89 83       	std	Y+1, r24	; 0x01
	sio2host_tx(&ch, 1);
    7f3e:	61 e0       	ldi	r22, 0x01	; 1
    7f40:	ce 01       	movw	r24, r28
    7f42:	01 96       	adiw	r24, 0x01	; 1
    7f44:	0e 94 0c 3f 	call	0x7e18	; 0x7e18 <sio2host_tx>
}
    7f48:	00 00       	nop
    7f4a:	0f 90       	pop	r0
    7f4c:	df 91       	pop	r29
    7f4e:	cf 91       	pop	r28
    7f50:	08 95       	ret

00007f52 <sio2host_getchar_nowait>:

int sio2host_getchar_nowait(void)
{
    7f52:	cf 93       	push	r28
    7f54:	df 93       	push	r29
    7f56:	00 d0       	rcall	.+0      	; 0x7f58 <sio2host_getchar_nowait+0x6>
    7f58:	1f 92       	push	r1
    7f5a:	cd b7       	in	r28, 0x3d	; 61
    7f5c:	de b7       	in	r29, 0x3e	; 62
	uint8_t c;
	int back = sio2host_rx(&c, 1);
    7f5e:	ce 01       	movw	r24, r28
    7f60:	03 96       	adiw	r24, 0x03	; 3
    7f62:	61 e0       	ldi	r22, 0x01	; 1
    7f64:	0e 94 2c 3f 	call	0x7e58	; 0x7e58 <sio2host_rx>
    7f68:	88 2f       	mov	r24, r24
    7f6a:	90 e0       	ldi	r25, 0x00	; 0
    7f6c:	9a 83       	std	Y+2, r25	; 0x02
    7f6e:	89 83       	std	Y+1, r24	; 0x01
	if (back >= 1) {
    7f70:	89 81       	ldd	r24, Y+1	; 0x01
    7f72:	9a 81       	ldd	r25, Y+2	; 0x02
    7f74:	18 16       	cp	r1, r24
    7f76:	19 06       	cpc	r1, r25
    7f78:	24 f4       	brge	.+8      	; 0x7f82 <sio2host_getchar_nowait+0x30>
		return c;
    7f7a:	8b 81       	ldd	r24, Y+3	; 0x03
    7f7c:	88 2f       	mov	r24, r24
    7f7e:	90 e0       	ldi	r25, 0x00	; 0
    7f80:	02 c0       	rjmp	.+4      	; 0x7f86 <sio2host_getchar_nowait+0x34>
	} else {
		return (-1);
    7f82:	8f ef       	ldi	r24, 0xFF	; 255
    7f84:	9f ef       	ldi	r25, 0xFF	; 255
	}
}
    7f86:	0f 90       	pop	r0
    7f88:	0f 90       	pop	r0
    7f8a:	0f 90       	pop	r0
    7f8c:	df 91       	pop	r29
    7f8e:	cf 91       	pop	r28
    7f90:	08 95       	ret

00007f92 <__vector_25>:
#if SAMD || SAMR21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    7f92:	1f 92       	push	r1
    7f94:	0f 92       	push	r0
    7f96:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    7f9a:	0f 92       	push	r0
    7f9c:	11 24       	eor	r1, r1
    7f9e:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    7fa2:	0f 92       	push	r0
    7fa4:	2f 93       	push	r18
    7fa6:	3f 93       	push	r19
    7fa8:	4f 93       	push	r20
    7faa:	5f 93       	push	r21
    7fac:	6f 93       	push	r22
    7fae:	7f 93       	push	r23
    7fb0:	8f 93       	push	r24
    7fb2:	9f 93       	push	r25
    7fb4:	af 93       	push	r26
    7fb6:	bf 93       	push	r27
    7fb8:	ef 93       	push	r30
    7fba:	ff 93       	push	r31
    7fbc:	cf 93       	push	r28
    7fbe:	df 93       	push	r29
    7fc0:	1f 92       	push	r1
    7fc2:	cd b7       	in	r28, 0x3d	; 61
    7fc4:	de b7       	in	r29, 0x3e	; 62
	uint8_t temp;
#if SAMD || SAMR21
	usart_serial_read_packet(&cdc_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
    7fc6:	41 e0       	ldi	r20, 0x01	; 1
    7fc8:	50 e0       	ldi	r21, 0x00	; 0
    7fca:	ce 01       	movw	r24, r28
    7fcc:	01 96       	adiw	r24, 0x01	; 1
    7fce:	bc 01       	movw	r22, r24
    7fd0:	80 ec       	ldi	r24, 0xC0	; 192
    7fd2:	90 e0       	ldi	r25, 0x00	; 0
    7fd4:	0e 94 d8 3d 	call	0x7bb0	; 0x7bb0 <usart_serial_read_packet>
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    7fd8:	f8 94       	cli

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */
	serial_rx_count++;
    7fda:	80 91 98 11 	lds	r24, 0x1198	; 0x801198 <serial_rx_count>
    7fde:	8f 5f       	subi	r24, 0xFF	; 255
    7fe0:	80 93 98 11 	sts	0x1198, r24	; 0x801198 <serial_rx_count>

	serial_rx_buf[serial_rx_buf_tail] = temp;
    7fe4:	80 91 97 11 	lds	r24, 0x1197	; 0x801197 <serial_rx_buf_tail>
    7fe8:	88 2f       	mov	r24, r24
    7fea:	90 e0       	ldi	r25, 0x00	; 0
    7fec:	29 81       	ldd	r18, Y+1	; 0x01
    7fee:	86 50       	subi	r24, 0x06	; 6
    7ff0:	9f 4e       	sbci	r25, 0xEF	; 239
    7ff2:	fc 01       	movw	r30, r24
    7ff4:	20 83       	st	Z, r18

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    7ff6:	80 91 97 11 	lds	r24, 0x1197	; 0x801197 <serial_rx_buf_tail>
    7ffa:	8b 39       	cpi	r24, 0x9B	; 155
    7ffc:	19 f4       	brne	.+6      	; 0x8004 <__vector_25+0x72>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
    7ffe:	10 92 97 11 	sts	0x1197, r1	; 0x801197 <serial_rx_buf_tail>
    8002:	05 c0       	rjmp	.+10     	; 0x800e <__vector_25+0x7c>
	} else {
		serial_rx_buf_tail++;
    8004:	80 91 97 11 	lds	r24, 0x1197	; 0x801197 <serial_rx_buf_tail>
    8008:	8f 5f       	subi	r24, 0xFF	; 255
    800a:	80 93 97 11 	sts	0x1197, r24	; 0x801197 <serial_rx_buf_tail>
	}

	cpu_irq_enable();
    800e:	78 94       	sei
}
    8010:	00 00       	nop
    8012:	0f 90       	pop	r0
    8014:	df 91       	pop	r29
    8016:	cf 91       	pop	r28
    8018:	ff 91       	pop	r31
    801a:	ef 91       	pop	r30
    801c:	bf 91       	pop	r27
    801e:	af 91       	pop	r26
    8020:	9f 91       	pop	r25
    8022:	8f 91       	pop	r24
    8024:	7f 91       	pop	r23
    8026:	6f 91       	pop	r22
    8028:	5f 91       	pop	r21
    802a:	4f 91       	pop	r20
    802c:	3f 91       	pop	r19
    802e:	2f 91       	pop	r18
    8030:	0f 90       	pop	r0
    8032:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    8036:	0f 90       	pop	r0
    8038:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    803c:	0f 90       	pop	r0
    803e:	1f 90       	pop	r1
    8040:	18 95       	reti

00008042 <board_init>:
#include <conf_board.h>
#include <board.h>
#include <ioport.h>

void board_init(void)
{
    8042:	cf 93       	push	r28
    8044:	df 93       	push	r29
    8046:	cd b7       	in	r28, 0x3d	; 61
    8048:	de b7       	in	r29, 0x3e	; 62
    804a:	ac 97       	sbiw	r28, 0x2c	; 44
    804c:	0f b6       	in	r0, 0x3f	; 63
    804e:	f8 94       	cli
    8050:	de bf       	out	0x3e, r29	; 62
    8052:	0f be       	out	0x3f, r0	; 63
    8054:	cd bf       	out	0x3d, r28	; 61
    8056:	80 e3       	ldi	r24, 0x30	; 48
    8058:	89 83       	std	Y+1, r24	; 0x01
    805a:	83 e0       	ldi	r24, 0x03	; 3
    805c:	90 e0       	ldi	r25, 0x00	; 0
    805e:	9c a3       	std	Y+36, r25	; 0x24
    8060:	8b a3       	std	Y+35, r24	; 0x23
    8062:	89 81       	ldd	r24, Y+1	; 0x01
    8064:	8d a3       	std	Y+37, r24	; 0x25
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    8066:	8d a1       	ldd	r24, Y+37	; 0x25
    8068:	88 2f       	mov	r24, r24
    806a:	90 e0       	ldi	r25, 0x00	; 0
    806c:	9c 01       	movw	r18, r24
    806e:	27 70       	andi	r18, 0x07	; 7
    8070:	33 27       	eor	r19, r19
    8072:	81 e0       	ldi	r24, 0x01	; 1
    8074:	90 e0       	ldi	r25, 0x00	; 0
    8076:	02 c0       	rjmp	.+4      	; 0x807c <board_init+0x3a>
    8078:	88 0f       	add	r24, r24
    807a:	99 1f       	adc	r25, r25
    807c:	2a 95       	dec	r18
    807e:	e2 f7       	brpl	.-8      	; 0x8078 <board_init+0x36>
    8080:	48 2f       	mov	r20, r24
    8082:	89 81       	ldd	r24, Y+1	; 0x01
    8084:	8e a3       	std	Y+38, r24	; 0x26
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    8086:	8e a1       	ldd	r24, Y+38	; 0x26
    8088:	86 95       	lsr	r24
    808a:	86 95       	lsr	r24
    808c:	86 95       	lsr	r24
    808e:	8f a3       	std	Y+39, r24	; 0x27
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    8090:	8f a1       	ldd	r24, Y+39	; 0x27
    8092:	28 2f       	mov	r18, r24
    8094:	30 e0       	ldi	r19, 0x00	; 0
    8096:	c9 01       	movw	r24, r18
    8098:	88 0f       	add	r24, r24
    809a:	99 1f       	adc	r25, r25
    809c:	82 0f       	add	r24, r18
    809e:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    80a0:	80 96       	adiw	r24, 0x20	; 32
    80a2:	99 a7       	std	Y+41, r25	; 0x29
    80a4:	88 a7       	std	Y+40, r24	; 0x28
    80a6:	4a a7       	std	Y+42, r20	; 0x2a
    80a8:	8b a1       	ldd	r24, Y+35	; 0x23
    80aa:	9c a1       	ldd	r25, Y+36	; 0x24
    80ac:	9c a7       	std	Y+44, r25	; 0x2c
    80ae:	8b a7       	std	Y+43, r24	; 0x2b
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    80b0:	8b a5       	ldd	r24, Y+43	; 0x2b
    80b2:	9c a5       	ldd	r25, Y+44	; 0x2c
    80b4:	81 70       	andi	r24, 0x01	; 1
    80b6:	99 27       	eor	r25, r25
    80b8:	89 2b       	or	r24, r25
    80ba:	89 f1       	breq	.+98     	; 0x811e <board_init+0xdc>
		if (flags & IOPORT_INIT_HIGH) {
    80bc:	8b a5       	ldd	r24, Y+43	; 0x2b
    80be:	9c a5       	ldd	r25, Y+44	; 0x2c
    80c0:	82 70       	andi	r24, 0x02	; 2
    80c2:	99 27       	eor	r25, r25
    80c4:	89 2b       	or	r24, r25
    80c6:	71 f0       	breq	.+28     	; 0x80e4 <board_init+0xa2>
			*((uint8_t *)port + 2) |= pin_mask;
    80c8:	88 a5       	ldd	r24, Y+40	; 0x28
    80ca:	99 a5       	ldd	r25, Y+41	; 0x29
    80cc:	02 96       	adiw	r24, 0x02	; 2
    80ce:	28 a5       	ldd	r18, Y+40	; 0x28
    80d0:	39 a5       	ldd	r19, Y+41	; 0x29
    80d2:	2e 5f       	subi	r18, 0xFE	; 254
    80d4:	3f 4f       	sbci	r19, 0xFF	; 255
    80d6:	f9 01       	movw	r30, r18
    80d8:	30 81       	ld	r19, Z
    80da:	2a a5       	ldd	r18, Y+42	; 0x2a
    80dc:	23 2b       	or	r18, r19
    80de:	fc 01       	movw	r30, r24
    80e0:	20 83       	st	Z, r18
    80e2:	0f c0       	rjmp	.+30     	; 0x8102 <board_init+0xc0>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    80e4:	88 a5       	ldd	r24, Y+40	; 0x28
    80e6:	99 a5       	ldd	r25, Y+41	; 0x29
    80e8:	02 96       	adiw	r24, 0x02	; 2
    80ea:	28 a5       	ldd	r18, Y+40	; 0x28
    80ec:	39 a5       	ldd	r19, Y+41	; 0x29
    80ee:	2e 5f       	subi	r18, 0xFE	; 254
    80f0:	3f 4f       	sbci	r19, 0xFF	; 255
    80f2:	f9 01       	movw	r30, r18
    80f4:	20 81       	ld	r18, Z
    80f6:	32 2f       	mov	r19, r18
    80f8:	2a a5       	ldd	r18, Y+42	; 0x2a
    80fa:	20 95       	com	r18
    80fc:	23 23       	and	r18, r19
    80fe:	fc 01       	movw	r30, r24
    8100:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    8102:	88 a5       	ldd	r24, Y+40	; 0x28
    8104:	99 a5       	ldd	r25, Y+41	; 0x29
    8106:	01 96       	adiw	r24, 0x01	; 1
    8108:	28 a5       	ldd	r18, Y+40	; 0x28
    810a:	39 a5       	ldd	r19, Y+41	; 0x29
    810c:	2f 5f       	subi	r18, 0xFF	; 255
    810e:	3f 4f       	sbci	r19, 0xFF	; 255
    8110:	f9 01       	movw	r30, r18
    8112:	30 81       	ld	r19, Z
    8114:	2a a5       	ldd	r18, Y+42	; 0x2a
    8116:	23 2b       	or	r18, r19
    8118:	fc 01       	movw	r30, r24
    811a:	20 83       	st	Z, r18
    811c:	32 c0       	rjmp	.+100    	; 0x8182 <board_init+0x140>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    811e:	88 a5       	ldd	r24, Y+40	; 0x28
    8120:	99 a5       	ldd	r25, Y+41	; 0x29
    8122:	01 96       	adiw	r24, 0x01	; 1
    8124:	28 a5       	ldd	r18, Y+40	; 0x28
    8126:	39 a5       	ldd	r19, Y+41	; 0x29
    8128:	2f 5f       	subi	r18, 0xFF	; 255
    812a:	3f 4f       	sbci	r19, 0xFF	; 255
    812c:	f9 01       	movw	r30, r18
    812e:	20 81       	ld	r18, Z
    8130:	32 2f       	mov	r19, r18
    8132:	2a a5       	ldd	r18, Y+42	; 0x2a
    8134:	20 95       	com	r18
    8136:	23 23       	and	r18, r19
    8138:	fc 01       	movw	r30, r24
    813a:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    813c:	8b a5       	ldd	r24, Y+43	; 0x2b
    813e:	9c a5       	ldd	r25, Y+44	; 0x2c
    8140:	84 70       	andi	r24, 0x04	; 4
    8142:	99 27       	eor	r25, r25
    8144:	89 2b       	or	r24, r25
    8146:	71 f0       	breq	.+28     	; 0x8164 <board_init+0x122>
			*((uint8_t *)port + 2) |= pin_mask;
    8148:	88 a5       	ldd	r24, Y+40	; 0x28
    814a:	99 a5       	ldd	r25, Y+41	; 0x29
    814c:	02 96       	adiw	r24, 0x02	; 2
    814e:	28 a5       	ldd	r18, Y+40	; 0x28
    8150:	39 a5       	ldd	r19, Y+41	; 0x29
    8152:	2e 5f       	subi	r18, 0xFE	; 254
    8154:	3f 4f       	sbci	r19, 0xFF	; 255
    8156:	f9 01       	movw	r30, r18
    8158:	30 81       	ld	r19, Z
    815a:	2a a5       	ldd	r18, Y+42	; 0x2a
    815c:	23 2b       	or	r18, r19
    815e:	fc 01       	movw	r30, r24
    8160:	20 83       	st	Z, r18
    8162:	0f c0       	rjmp	.+30     	; 0x8182 <board_init+0x140>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    8164:	88 a5       	ldd	r24, Y+40	; 0x28
    8166:	99 a5       	ldd	r25, Y+41	; 0x29
    8168:	02 96       	adiw	r24, 0x02	; 2
    816a:	28 a5       	ldd	r18, Y+40	; 0x28
    816c:	39 a5       	ldd	r19, Y+41	; 0x29
    816e:	2e 5f       	subi	r18, 0xFE	; 254
    8170:	3f 4f       	sbci	r19, 0xFF	; 255
    8172:	f9 01       	movw	r30, r18
    8174:	20 81       	ld	r18, Z
    8176:	32 2f       	mov	r19, r18
    8178:	2a a5       	ldd	r18, Y+42	; 0x2a
    817a:	20 95       	com	r18
    817c:	23 23       	and	r18, r19
    817e:	fc 01       	movw	r30, r24
    8180:	20 83       	st	Z, r18
    8182:	81 e3       	ldi	r24, 0x31	; 49
    8184:	8a 83       	std	Y+2, r24	; 0x02
    8186:	83 e0       	ldi	r24, 0x03	; 3
    8188:	90 e0       	ldi	r25, 0x00	; 0
    818a:	9a 8f       	std	Y+26, r25	; 0x1a
    818c:	89 8f       	std	Y+25, r24	; 0x19
    818e:	8a 81       	ldd	r24, Y+2	; 0x02
    8190:	8b 8f       	std	Y+27, r24	; 0x1b
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    8192:	8b 8d       	ldd	r24, Y+27	; 0x1b
    8194:	88 2f       	mov	r24, r24
    8196:	90 e0       	ldi	r25, 0x00	; 0
    8198:	9c 01       	movw	r18, r24
    819a:	27 70       	andi	r18, 0x07	; 7
    819c:	33 27       	eor	r19, r19
    819e:	81 e0       	ldi	r24, 0x01	; 1
    81a0:	90 e0       	ldi	r25, 0x00	; 0
    81a2:	02 c0       	rjmp	.+4      	; 0x81a8 <board_init+0x166>
    81a4:	88 0f       	add	r24, r24
    81a6:	99 1f       	adc	r25, r25
    81a8:	2a 95       	dec	r18
    81aa:	e2 f7       	brpl	.-8      	; 0x81a4 <board_init+0x162>
    81ac:	48 2f       	mov	r20, r24
    81ae:	8a 81       	ldd	r24, Y+2	; 0x02
    81b0:	8c 8f       	std	Y+28, r24	; 0x1c
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    81b2:	8c 8d       	ldd	r24, Y+28	; 0x1c
    81b4:	86 95       	lsr	r24
    81b6:	86 95       	lsr	r24
    81b8:	86 95       	lsr	r24
    81ba:	8d 8f       	std	Y+29, r24	; 0x1d
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    81bc:	8d 8d       	ldd	r24, Y+29	; 0x1d
    81be:	28 2f       	mov	r18, r24
    81c0:	30 e0       	ldi	r19, 0x00	; 0
    81c2:	c9 01       	movw	r24, r18
    81c4:	88 0f       	add	r24, r24
    81c6:	99 1f       	adc	r25, r25
    81c8:	82 0f       	add	r24, r18
    81ca:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    81cc:	80 96       	adiw	r24, 0x20	; 32
    81ce:	9f 8f       	std	Y+31, r25	; 0x1f
    81d0:	8e 8f       	std	Y+30, r24	; 0x1e
    81d2:	48 a3       	std	Y+32, r20	; 0x20
    81d4:	89 8d       	ldd	r24, Y+25	; 0x19
    81d6:	9a 8d       	ldd	r25, Y+26	; 0x1a
    81d8:	9a a3       	std	Y+34, r25	; 0x22
    81da:	89 a3       	std	Y+33, r24	; 0x21
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    81dc:	89 a1       	ldd	r24, Y+33	; 0x21
    81de:	9a a1       	ldd	r25, Y+34	; 0x22
    81e0:	81 70       	andi	r24, 0x01	; 1
    81e2:	99 27       	eor	r25, r25
    81e4:	89 2b       	or	r24, r25
    81e6:	89 f1       	breq	.+98     	; 0x824a <board_init+0x208>
		if (flags & IOPORT_INIT_HIGH) {
    81e8:	89 a1       	ldd	r24, Y+33	; 0x21
    81ea:	9a a1       	ldd	r25, Y+34	; 0x22
    81ec:	82 70       	andi	r24, 0x02	; 2
    81ee:	99 27       	eor	r25, r25
    81f0:	89 2b       	or	r24, r25
    81f2:	71 f0       	breq	.+28     	; 0x8210 <board_init+0x1ce>
			*((uint8_t *)port + 2) |= pin_mask;
    81f4:	8e 8d       	ldd	r24, Y+30	; 0x1e
    81f6:	9f 8d       	ldd	r25, Y+31	; 0x1f
    81f8:	02 96       	adiw	r24, 0x02	; 2
    81fa:	2e 8d       	ldd	r18, Y+30	; 0x1e
    81fc:	3f 8d       	ldd	r19, Y+31	; 0x1f
    81fe:	2e 5f       	subi	r18, 0xFE	; 254
    8200:	3f 4f       	sbci	r19, 0xFF	; 255
    8202:	f9 01       	movw	r30, r18
    8204:	30 81       	ld	r19, Z
    8206:	28 a1       	ldd	r18, Y+32	; 0x20
    8208:	23 2b       	or	r18, r19
    820a:	fc 01       	movw	r30, r24
    820c:	20 83       	st	Z, r18
    820e:	0f c0       	rjmp	.+30     	; 0x822e <board_init+0x1ec>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    8210:	8e 8d       	ldd	r24, Y+30	; 0x1e
    8212:	9f 8d       	ldd	r25, Y+31	; 0x1f
    8214:	02 96       	adiw	r24, 0x02	; 2
    8216:	2e 8d       	ldd	r18, Y+30	; 0x1e
    8218:	3f 8d       	ldd	r19, Y+31	; 0x1f
    821a:	2e 5f       	subi	r18, 0xFE	; 254
    821c:	3f 4f       	sbci	r19, 0xFF	; 255
    821e:	f9 01       	movw	r30, r18
    8220:	20 81       	ld	r18, Z
    8222:	32 2f       	mov	r19, r18
    8224:	28 a1       	ldd	r18, Y+32	; 0x20
    8226:	20 95       	com	r18
    8228:	23 23       	and	r18, r19
    822a:	fc 01       	movw	r30, r24
    822c:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    822e:	8e 8d       	ldd	r24, Y+30	; 0x1e
    8230:	9f 8d       	ldd	r25, Y+31	; 0x1f
    8232:	01 96       	adiw	r24, 0x01	; 1
    8234:	2e 8d       	ldd	r18, Y+30	; 0x1e
    8236:	3f 8d       	ldd	r19, Y+31	; 0x1f
    8238:	2f 5f       	subi	r18, 0xFF	; 255
    823a:	3f 4f       	sbci	r19, 0xFF	; 255
    823c:	f9 01       	movw	r30, r18
    823e:	30 81       	ld	r19, Z
    8240:	28 a1       	ldd	r18, Y+32	; 0x20
    8242:	23 2b       	or	r18, r19
    8244:	fc 01       	movw	r30, r24
    8246:	20 83       	st	Z, r18
    8248:	32 c0       	rjmp	.+100    	; 0x82ae <board_init+0x26c>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    824a:	8e 8d       	ldd	r24, Y+30	; 0x1e
    824c:	9f 8d       	ldd	r25, Y+31	; 0x1f
    824e:	01 96       	adiw	r24, 0x01	; 1
    8250:	2e 8d       	ldd	r18, Y+30	; 0x1e
    8252:	3f 8d       	ldd	r19, Y+31	; 0x1f
    8254:	2f 5f       	subi	r18, 0xFF	; 255
    8256:	3f 4f       	sbci	r19, 0xFF	; 255
    8258:	f9 01       	movw	r30, r18
    825a:	20 81       	ld	r18, Z
    825c:	32 2f       	mov	r19, r18
    825e:	28 a1       	ldd	r18, Y+32	; 0x20
    8260:	20 95       	com	r18
    8262:	23 23       	and	r18, r19
    8264:	fc 01       	movw	r30, r24
    8266:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    8268:	89 a1       	ldd	r24, Y+33	; 0x21
    826a:	9a a1       	ldd	r25, Y+34	; 0x22
    826c:	84 70       	andi	r24, 0x04	; 4
    826e:	99 27       	eor	r25, r25
    8270:	89 2b       	or	r24, r25
    8272:	71 f0       	breq	.+28     	; 0x8290 <board_init+0x24e>
			*((uint8_t *)port + 2) |= pin_mask;
    8274:	8e 8d       	ldd	r24, Y+30	; 0x1e
    8276:	9f 8d       	ldd	r25, Y+31	; 0x1f
    8278:	02 96       	adiw	r24, 0x02	; 2
    827a:	2e 8d       	ldd	r18, Y+30	; 0x1e
    827c:	3f 8d       	ldd	r19, Y+31	; 0x1f
    827e:	2e 5f       	subi	r18, 0xFE	; 254
    8280:	3f 4f       	sbci	r19, 0xFF	; 255
    8282:	f9 01       	movw	r30, r18
    8284:	30 81       	ld	r19, Z
    8286:	28 a1       	ldd	r18, Y+32	; 0x20
    8288:	23 2b       	or	r18, r19
    828a:	fc 01       	movw	r30, r24
    828c:	20 83       	st	Z, r18
    828e:	0f c0       	rjmp	.+30     	; 0x82ae <board_init+0x26c>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    8290:	8e 8d       	ldd	r24, Y+30	; 0x1e
    8292:	9f 8d       	ldd	r25, Y+31	; 0x1f
    8294:	02 96       	adiw	r24, 0x02	; 2
    8296:	2e 8d       	ldd	r18, Y+30	; 0x1e
    8298:	3f 8d       	ldd	r19, Y+31	; 0x1f
    829a:	2e 5f       	subi	r18, 0xFE	; 254
    829c:	3f 4f       	sbci	r19, 0xFF	; 255
    829e:	f9 01       	movw	r30, r18
    82a0:	20 81       	ld	r18, Z
    82a2:	32 2f       	mov	r19, r18
    82a4:	28 a1       	ldd	r18, Y+32	; 0x20
    82a6:	20 95       	com	r18
    82a8:	23 23       	and	r18, r19
    82aa:	fc 01       	movw	r30, r24
    82ac:	20 83       	st	Z, r18
    82ae:	85 e3       	ldi	r24, 0x35	; 53
    82b0:	8b 83       	std	Y+3, r24	; 0x03
    82b2:	83 e0       	ldi	r24, 0x03	; 3
    82b4:	90 e0       	ldi	r25, 0x00	; 0
    82b6:	98 8b       	std	Y+16, r25	; 0x10
    82b8:	8f 87       	std	Y+15, r24	; 0x0f
    82ba:	8b 81       	ldd	r24, Y+3	; 0x03
    82bc:	89 8b       	std	Y+17, r24	; 0x11
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    82be:	89 89       	ldd	r24, Y+17	; 0x11
    82c0:	88 2f       	mov	r24, r24
    82c2:	90 e0       	ldi	r25, 0x00	; 0
    82c4:	9c 01       	movw	r18, r24
    82c6:	27 70       	andi	r18, 0x07	; 7
    82c8:	33 27       	eor	r19, r19
    82ca:	81 e0       	ldi	r24, 0x01	; 1
    82cc:	90 e0       	ldi	r25, 0x00	; 0
    82ce:	02 c0       	rjmp	.+4      	; 0x82d4 <board_init+0x292>
    82d0:	88 0f       	add	r24, r24
    82d2:	99 1f       	adc	r25, r25
    82d4:	2a 95       	dec	r18
    82d6:	e2 f7       	brpl	.-8      	; 0x82d0 <board_init+0x28e>
    82d8:	48 2f       	mov	r20, r24
    82da:	8b 81       	ldd	r24, Y+3	; 0x03
    82dc:	8a 8b       	std	Y+18, r24	; 0x12
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    82de:	8a 89       	ldd	r24, Y+18	; 0x12
    82e0:	86 95       	lsr	r24
    82e2:	86 95       	lsr	r24
    82e4:	86 95       	lsr	r24
    82e6:	8b 8b       	std	Y+19, r24	; 0x13
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    82e8:	8b 89       	ldd	r24, Y+19	; 0x13
    82ea:	28 2f       	mov	r18, r24
    82ec:	30 e0       	ldi	r19, 0x00	; 0
    82ee:	c9 01       	movw	r24, r18
    82f0:	88 0f       	add	r24, r24
    82f2:	99 1f       	adc	r25, r25
    82f4:	82 0f       	add	r24, r18
    82f6:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    82f8:	80 96       	adiw	r24, 0x20	; 32
    82fa:	9d 8b       	std	Y+21, r25	; 0x15
    82fc:	8c 8b       	std	Y+20, r24	; 0x14
    82fe:	4e 8b       	std	Y+22, r20	; 0x16
    8300:	8f 85       	ldd	r24, Y+15	; 0x0f
    8302:	98 89       	ldd	r25, Y+16	; 0x10
    8304:	98 8f       	std	Y+24, r25	; 0x18
    8306:	8f 8b       	std	Y+23, r24	; 0x17
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    8308:	8f 89       	ldd	r24, Y+23	; 0x17
    830a:	98 8d       	ldd	r25, Y+24	; 0x18
    830c:	81 70       	andi	r24, 0x01	; 1
    830e:	99 27       	eor	r25, r25
    8310:	89 2b       	or	r24, r25
    8312:	89 f1       	breq	.+98     	; 0x8376 <board_init+0x334>
		if (flags & IOPORT_INIT_HIGH) {
    8314:	8f 89       	ldd	r24, Y+23	; 0x17
    8316:	98 8d       	ldd	r25, Y+24	; 0x18
    8318:	82 70       	andi	r24, 0x02	; 2
    831a:	99 27       	eor	r25, r25
    831c:	89 2b       	or	r24, r25
    831e:	71 f0       	breq	.+28     	; 0x833c <board_init+0x2fa>
			*((uint8_t *)port + 2) |= pin_mask;
    8320:	8c 89       	ldd	r24, Y+20	; 0x14
    8322:	9d 89       	ldd	r25, Y+21	; 0x15
    8324:	02 96       	adiw	r24, 0x02	; 2
    8326:	2c 89       	ldd	r18, Y+20	; 0x14
    8328:	3d 89       	ldd	r19, Y+21	; 0x15
    832a:	2e 5f       	subi	r18, 0xFE	; 254
    832c:	3f 4f       	sbci	r19, 0xFF	; 255
    832e:	f9 01       	movw	r30, r18
    8330:	30 81       	ld	r19, Z
    8332:	2e 89       	ldd	r18, Y+22	; 0x16
    8334:	23 2b       	or	r18, r19
    8336:	fc 01       	movw	r30, r24
    8338:	20 83       	st	Z, r18
    833a:	0f c0       	rjmp	.+30     	; 0x835a <board_init+0x318>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    833c:	8c 89       	ldd	r24, Y+20	; 0x14
    833e:	9d 89       	ldd	r25, Y+21	; 0x15
    8340:	02 96       	adiw	r24, 0x02	; 2
    8342:	2c 89       	ldd	r18, Y+20	; 0x14
    8344:	3d 89       	ldd	r19, Y+21	; 0x15
    8346:	2e 5f       	subi	r18, 0xFE	; 254
    8348:	3f 4f       	sbci	r19, 0xFF	; 255
    834a:	f9 01       	movw	r30, r18
    834c:	20 81       	ld	r18, Z
    834e:	32 2f       	mov	r19, r18
    8350:	2e 89       	ldd	r18, Y+22	; 0x16
    8352:	20 95       	com	r18
    8354:	23 23       	and	r18, r19
    8356:	fc 01       	movw	r30, r24
    8358:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    835a:	8c 89       	ldd	r24, Y+20	; 0x14
    835c:	9d 89       	ldd	r25, Y+21	; 0x15
    835e:	01 96       	adiw	r24, 0x01	; 1
    8360:	2c 89       	ldd	r18, Y+20	; 0x14
    8362:	3d 89       	ldd	r19, Y+21	; 0x15
    8364:	2f 5f       	subi	r18, 0xFF	; 255
    8366:	3f 4f       	sbci	r19, 0xFF	; 255
    8368:	f9 01       	movw	r30, r18
    836a:	30 81       	ld	r19, Z
    836c:	2e 89       	ldd	r18, Y+22	; 0x16
    836e:	23 2b       	or	r18, r19
    8370:	fc 01       	movw	r30, r24
    8372:	20 83       	st	Z, r18
    8374:	32 c0       	rjmp	.+100    	; 0x83da <board_init+0x398>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    8376:	8c 89       	ldd	r24, Y+20	; 0x14
    8378:	9d 89       	ldd	r25, Y+21	; 0x15
    837a:	01 96       	adiw	r24, 0x01	; 1
    837c:	2c 89       	ldd	r18, Y+20	; 0x14
    837e:	3d 89       	ldd	r19, Y+21	; 0x15
    8380:	2f 5f       	subi	r18, 0xFF	; 255
    8382:	3f 4f       	sbci	r19, 0xFF	; 255
    8384:	f9 01       	movw	r30, r18
    8386:	20 81       	ld	r18, Z
    8388:	32 2f       	mov	r19, r18
    838a:	2e 89       	ldd	r18, Y+22	; 0x16
    838c:	20 95       	com	r18
    838e:	23 23       	and	r18, r19
    8390:	fc 01       	movw	r30, r24
    8392:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    8394:	8f 89       	ldd	r24, Y+23	; 0x17
    8396:	98 8d       	ldd	r25, Y+24	; 0x18
    8398:	84 70       	andi	r24, 0x04	; 4
    839a:	99 27       	eor	r25, r25
    839c:	89 2b       	or	r24, r25
    839e:	71 f0       	breq	.+28     	; 0x83bc <board_init+0x37a>
			*((uint8_t *)port + 2) |= pin_mask;
    83a0:	8c 89       	ldd	r24, Y+20	; 0x14
    83a2:	9d 89       	ldd	r25, Y+21	; 0x15
    83a4:	02 96       	adiw	r24, 0x02	; 2
    83a6:	2c 89       	ldd	r18, Y+20	; 0x14
    83a8:	3d 89       	ldd	r19, Y+21	; 0x15
    83aa:	2e 5f       	subi	r18, 0xFE	; 254
    83ac:	3f 4f       	sbci	r19, 0xFF	; 255
    83ae:	f9 01       	movw	r30, r18
    83b0:	30 81       	ld	r19, Z
    83b2:	2e 89       	ldd	r18, Y+22	; 0x16
    83b4:	23 2b       	or	r18, r19
    83b6:	fc 01       	movw	r30, r24
    83b8:	20 83       	st	Z, r18
    83ba:	0f c0       	rjmp	.+30     	; 0x83da <board_init+0x398>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    83bc:	8c 89       	ldd	r24, Y+20	; 0x14
    83be:	9d 89       	ldd	r25, Y+21	; 0x15
    83c0:	02 96       	adiw	r24, 0x02	; 2
    83c2:	2c 89       	ldd	r18, Y+20	; 0x14
    83c4:	3d 89       	ldd	r19, Y+21	; 0x15
    83c6:	2e 5f       	subi	r18, 0xFE	; 254
    83c8:	3f 4f       	sbci	r19, 0xFF	; 255
    83ca:	f9 01       	movw	r30, r18
    83cc:	20 81       	ld	r18, Z
    83ce:	32 2f       	mov	r19, r18
    83d0:	2e 89       	ldd	r18, Y+22	; 0x16
    83d2:	20 95       	com	r18
    83d4:	23 23       	and	r18, r19
    83d6:	fc 01       	movw	r30, r24
    83d8:	20 83       	st	Z, r18
    83da:	82 e3       	ldi	r24, 0x32	; 50
    83dc:	8c 83       	std	Y+4, r24	; 0x04
    83de:	84 e0       	ldi	r24, 0x04	; 4
    83e0:	90 e0       	ldi	r25, 0x00	; 0
    83e2:	9e 83       	std	Y+6, r25	; 0x06
    83e4:	8d 83       	std	Y+5, r24	; 0x05
    83e6:	8c 81       	ldd	r24, Y+4	; 0x04
    83e8:	8f 83       	std	Y+7, r24	; 0x07
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    83ea:	8f 81       	ldd	r24, Y+7	; 0x07
    83ec:	88 2f       	mov	r24, r24
    83ee:	90 e0       	ldi	r25, 0x00	; 0
    83f0:	9c 01       	movw	r18, r24
    83f2:	27 70       	andi	r18, 0x07	; 7
    83f4:	33 27       	eor	r19, r19
    83f6:	81 e0       	ldi	r24, 0x01	; 1
    83f8:	90 e0       	ldi	r25, 0x00	; 0
    83fa:	02 c0       	rjmp	.+4      	; 0x8400 <board_init+0x3be>
    83fc:	88 0f       	add	r24, r24
    83fe:	99 1f       	adc	r25, r25
    8400:	2a 95       	dec	r18
    8402:	e2 f7       	brpl	.-8      	; 0x83fc <board_init+0x3ba>
    8404:	48 2f       	mov	r20, r24
    8406:	8c 81       	ldd	r24, Y+4	; 0x04
    8408:	88 87       	std	Y+8, r24	; 0x08
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    840a:	88 85       	ldd	r24, Y+8	; 0x08
    840c:	86 95       	lsr	r24
    840e:	86 95       	lsr	r24
    8410:	86 95       	lsr	r24
    8412:	89 87       	std	Y+9, r24	; 0x09
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    8414:	89 85       	ldd	r24, Y+9	; 0x09
    8416:	28 2f       	mov	r18, r24
    8418:	30 e0       	ldi	r19, 0x00	; 0
    841a:	c9 01       	movw	r24, r18
    841c:	88 0f       	add	r24, r24
    841e:	99 1f       	adc	r25, r25
    8420:	82 0f       	add	r24, r18
    8422:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    8424:	80 96       	adiw	r24, 0x20	; 32
    8426:	9b 87       	std	Y+11, r25	; 0x0b
    8428:	8a 87       	std	Y+10, r24	; 0x0a
    842a:	4c 87       	std	Y+12, r20	; 0x0c
    842c:	8d 81       	ldd	r24, Y+5	; 0x05
    842e:	9e 81       	ldd	r25, Y+6	; 0x06
    8430:	9e 87       	std	Y+14, r25	; 0x0e
    8432:	8d 87       	std	Y+13, r24	; 0x0d
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    8434:	8d 85       	ldd	r24, Y+13	; 0x0d
    8436:	9e 85       	ldd	r25, Y+14	; 0x0e
    8438:	81 70       	andi	r24, 0x01	; 1
    843a:	99 27       	eor	r25, r25
    843c:	89 2b       	or	r24, r25
    843e:	89 f1       	breq	.+98     	; 0x84a2 <board_init+0x460>
		if (flags & IOPORT_INIT_HIGH) {
    8440:	8d 85       	ldd	r24, Y+13	; 0x0d
    8442:	9e 85       	ldd	r25, Y+14	; 0x0e
    8444:	82 70       	andi	r24, 0x02	; 2
    8446:	99 27       	eor	r25, r25
    8448:	89 2b       	or	r24, r25
    844a:	71 f0       	breq	.+28     	; 0x8468 <board_init+0x426>
			*((uint8_t *)port + 2) |= pin_mask;
    844c:	8a 85       	ldd	r24, Y+10	; 0x0a
    844e:	9b 85       	ldd	r25, Y+11	; 0x0b
    8450:	02 96       	adiw	r24, 0x02	; 2
    8452:	2a 85       	ldd	r18, Y+10	; 0x0a
    8454:	3b 85       	ldd	r19, Y+11	; 0x0b
    8456:	2e 5f       	subi	r18, 0xFE	; 254
    8458:	3f 4f       	sbci	r19, 0xFF	; 255
    845a:	f9 01       	movw	r30, r18
    845c:	30 81       	ld	r19, Z
    845e:	2c 85       	ldd	r18, Y+12	; 0x0c
    8460:	23 2b       	or	r18, r19
    8462:	fc 01       	movw	r30, r24
    8464:	20 83       	st	Z, r18
    8466:	0f c0       	rjmp	.+30     	; 0x8486 <board_init+0x444>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    8468:	8a 85       	ldd	r24, Y+10	; 0x0a
    846a:	9b 85       	ldd	r25, Y+11	; 0x0b
    846c:	02 96       	adiw	r24, 0x02	; 2
    846e:	2a 85       	ldd	r18, Y+10	; 0x0a
    8470:	3b 85       	ldd	r19, Y+11	; 0x0b
    8472:	2e 5f       	subi	r18, 0xFE	; 254
    8474:	3f 4f       	sbci	r19, 0xFF	; 255
    8476:	f9 01       	movw	r30, r18
    8478:	20 81       	ld	r18, Z
    847a:	32 2f       	mov	r19, r18
    847c:	2c 85       	ldd	r18, Y+12	; 0x0c
    847e:	20 95       	com	r18
    8480:	23 23       	and	r18, r19
    8482:	fc 01       	movw	r30, r24
    8484:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    8486:	8a 85       	ldd	r24, Y+10	; 0x0a
    8488:	9b 85       	ldd	r25, Y+11	; 0x0b
    848a:	01 96       	adiw	r24, 0x01	; 1
    848c:	2a 85       	ldd	r18, Y+10	; 0x0a
    848e:	3b 85       	ldd	r19, Y+11	; 0x0b
    8490:	2f 5f       	subi	r18, 0xFF	; 255
    8492:	3f 4f       	sbci	r19, 0xFF	; 255
    8494:	f9 01       	movw	r30, r18
    8496:	30 81       	ld	r19, Z
    8498:	2c 85       	ldd	r18, Y+12	; 0x0c
    849a:	23 2b       	or	r18, r19
    849c:	fc 01       	movw	r30, r24
    849e:	20 83       	st	Z, r18
#endif
#ifdef CONF_BOARD_ENABLE_USARTA1
	ioport_configure_pin(USARTA1_TXD, IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH);
	ioport_configure_pin(USARTA1_RXD, IOPORT_DIR_INPUT);
#endif
    84a0:	32 c0       	rjmp	.+100    	; 0x8506 <board_init+0x4c4>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    84a2:	8a 85       	ldd	r24, Y+10	; 0x0a
    84a4:	9b 85       	ldd	r25, Y+11	; 0x0b
    84a6:	01 96       	adiw	r24, 0x01	; 1
    84a8:	2a 85       	ldd	r18, Y+10	; 0x0a
    84aa:	3b 85       	ldd	r19, Y+11	; 0x0b
    84ac:	2f 5f       	subi	r18, 0xFF	; 255
    84ae:	3f 4f       	sbci	r19, 0xFF	; 255
    84b0:	f9 01       	movw	r30, r18
    84b2:	20 81       	ld	r18, Z
    84b4:	32 2f       	mov	r19, r18
    84b6:	2c 85       	ldd	r18, Y+12	; 0x0c
    84b8:	20 95       	com	r18
    84ba:	23 23       	and	r18, r19
    84bc:	fc 01       	movw	r30, r24
    84be:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    84c0:	8d 85       	ldd	r24, Y+13	; 0x0d
    84c2:	9e 85       	ldd	r25, Y+14	; 0x0e
    84c4:	84 70       	andi	r24, 0x04	; 4
    84c6:	99 27       	eor	r25, r25
    84c8:	89 2b       	or	r24, r25
    84ca:	71 f0       	breq	.+28     	; 0x84e8 <board_init+0x4a6>
			*((uint8_t *)port + 2) |= pin_mask;
    84cc:	8a 85       	ldd	r24, Y+10	; 0x0a
    84ce:	9b 85       	ldd	r25, Y+11	; 0x0b
    84d0:	02 96       	adiw	r24, 0x02	; 2
    84d2:	2a 85       	ldd	r18, Y+10	; 0x0a
    84d4:	3b 85       	ldd	r19, Y+11	; 0x0b
    84d6:	2e 5f       	subi	r18, 0xFE	; 254
    84d8:	3f 4f       	sbci	r19, 0xFF	; 255
    84da:	f9 01       	movw	r30, r18
    84dc:	30 81       	ld	r19, Z
    84de:	2c 85       	ldd	r18, Y+12	; 0x0c
    84e0:	23 2b       	or	r18, r19
    84e2:	fc 01       	movw	r30, r24
    84e4:	20 83       	st	Z, r18
    84e6:	0f c0       	rjmp	.+30     	; 0x8506 <board_init+0x4c4>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    84e8:	8a 85       	ldd	r24, Y+10	; 0x0a
    84ea:	9b 85       	ldd	r25, Y+11	; 0x0b
    84ec:	02 96       	adiw	r24, 0x02	; 2
    84ee:	2a 85       	ldd	r18, Y+10	; 0x0a
    84f0:	3b 85       	ldd	r19, Y+11	; 0x0b
    84f2:	2e 5f       	subi	r18, 0xFE	; 254
    84f4:	3f 4f       	sbci	r19, 0xFF	; 255
    84f6:	f9 01       	movw	r30, r18
    84f8:	20 81       	ld	r18, Z
    84fa:	32 2f       	mov	r19, r18
    84fc:	2c 85       	ldd	r18, Y+12	; 0x0c
    84fe:	20 95       	com	r18
    8500:	23 23       	and	r18, r19
    8502:	fc 01       	movw	r30, r24
    8504:	20 83       	st	Z, r18
    8506:	00 00       	nop
    8508:	ac 96       	adiw	r28, 0x2c	; 44
    850a:	0f b6       	in	r0, 0x3f	; 63
    850c:	f8 94       	cli
    850e:	de bf       	out	0x3e, r29	; 62
    8510:	0f be       	out	0x3f, r0	; 63
    8512:	cd bf       	out	0x3d, r28	; 61
    8514:	df 91       	pop	r29
    8516:	cf 91       	pop	r28
    8518:	08 95       	ret

0000851a <common_tc_read_count>:
    851a:	0e 94 29 27 	call	0x4e52	; 0x4e52 <tmr_read_count>
    851e:	20 91 0e 03 	lds	r18, 0x030E	; 0x80030e <timer_mul_var>
    8522:	22 23       	and	r18, r18
    8524:	c9 f0       	breq	.+50     	; 0x8558 <common_tc_read_count+0x3e>
    8526:	e0 91 e7 11 	lds	r30, 0x11E7	; 0x8011e7 <timer_multiplier>
    852a:	40 e0       	ldi	r20, 0x00	; 0
    852c:	f0 91 0e 03 	lds	r31, 0x030E	; 0x80030e <timer_mul_var>
    8530:	6e 2f       	mov	r22, r30
    8532:	74 2f       	mov	r23, r20
    8534:	0e 94 46 49 	call	0x928c	; 0x928c <__udivmodhi4>
    8538:	9b 01       	movw	r18, r22
    853a:	8f ef       	ldi	r24, 0xFF	; 255
    853c:	9f ef       	ldi	r25, 0xFF	; 255
    853e:	6e 2f       	mov	r22, r30
    8540:	74 2f       	mov	r23, r20
    8542:	0e 94 46 49 	call	0x928c	; 0x928c <__udivmodhi4>
    8546:	f6 9f       	mul	r31, r22
    8548:	c0 01       	movw	r24, r0
    854a:	f7 9f       	mul	r31, r23
    854c:	90 0d       	add	r25, r0
    854e:	11 24       	eor	r1, r1
    8550:	b9 01       	movw	r22, r18
    8552:	68 0f       	add	r22, r24
    8554:	79 1f       	adc	r23, r25
    8556:	05 c0       	rjmp	.+10     	; 0x8562 <common_tc_read_count+0x48>
    8558:	60 91 e7 11 	lds	r22, 0x11E7	; 0x8011e7 <timer_multiplier>
    855c:	70 e0       	ldi	r23, 0x00	; 0
    855e:	0e 94 46 49 	call	0x928c	; 0x928c <__udivmodhi4>
    8562:	86 2f       	mov	r24, r22
    8564:	97 2f       	mov	r25, r23
    8566:	08 95       	ret

00008568 <common_tc_compare_stop>:
    8568:	0e 94 34 27 	call	0x4e68	; 0x4e68 <tmr_disable_cc_interrupt>
    856c:	0e 94 85 27 	call	0x4f0a	; 0x4f0a <save_cpu_interrupt>
    8570:	10 92 0a 03 	sts	0x030A, r1	; 0x80030a <__data_end>
    8574:	10 92 0b 03 	sts	0x030B, r1	; 0x80030b <__data_end+0x1>
    8578:	10 92 0c 03 	sts	0x030C, r1	; 0x80030c <__data_end+0x2>
    857c:	10 92 0d 03 	sts	0x030D, r1	; 0x80030d <__data_end+0x3>
    8580:	10 92 10 03 	sts	0x0310, r1	; 0x800310 <compare_value+0x1>
    8584:	10 92 0f 03 	sts	0x030F, r1	; 0x80030f <compare_value>
    8588:	0e 94 8e 27 	call	0x4f1c	; 0x4f1c <restore_cpu_interrupt>
    858c:	08 95       	ret

0000858e <common_tc_overflow_stop>:
    858e:	0e 94 54 27 	call	0x4ea8	; 0x4ea8 <tmr_disable_ovf_interrupt>
    8592:	10 92 0e 03 	sts	0x030E, r1	; 0x80030e <timer_mul_var>
    8596:	08 95       	ret

00008598 <common_tc_stop>:
    8598:	0e 94 b4 42 	call	0x8568	; 0x8568 <common_tc_compare_stop>
    859c:	0e 94 c7 42 	call	0x858e	; 0x858e <common_tc_overflow_stop>
    85a0:	0e 94 64 27 	call	0x4ec8	; 0x4ec8 <tmr_stop>
    85a4:	08 95       	ret

000085a6 <common_tc_delay>:
    85a6:	0f 93       	push	r16
    85a8:	1f 93       	push	r17
    85aa:	8c 01       	movw	r16, r24
    85ac:	0e 94 29 27 	call	0x4e52	; 0x4e52 <tmr_read_count>
    85b0:	ac 01       	movw	r20, r24
    85b2:	a0 91 e7 11 	lds	r26, 0x11E7	; 0x8011e7 <timer_multiplier>
    85b6:	98 01       	movw	r18, r16
    85b8:	b0 e0       	ldi	r27, 0x00	; 0
    85ba:	0e 94 85 49 	call	0x930a	; 0x930a <__umulhisi3>
    85be:	8b 01       	movw	r16, r22
    85c0:	9c 01       	movw	r18, r24
    85c2:	04 0f       	add	r16, r20
    85c4:	15 1f       	adc	r17, r21
    85c6:	21 1d       	adc	r18, r1
    85c8:	31 1d       	adc	r19, r1
    85ca:	00 93 0a 03 	sts	0x030A, r16	; 0x80030a <__data_end>
    85ce:	10 93 0b 03 	sts	0x030B, r17	; 0x80030b <__data_end+0x1>
    85d2:	20 93 0c 03 	sts	0x030C, r18	; 0x80030c <__data_end+0x2>
    85d6:	30 93 0d 03 	sts	0x030D, r19	; 0x80030d <__data_end+0x3>
    85da:	00 91 0a 03 	lds	r16, 0x030A	; 0x80030a <__data_end>
    85de:	10 91 0b 03 	lds	r17, 0x030B	; 0x80030b <__data_end+0x1>
    85e2:	20 91 0c 03 	lds	r18, 0x030C	; 0x80030c <__data_end+0x2>
    85e6:	30 91 0d 03 	lds	r19, 0x030D	; 0x80030d <__data_end+0x3>
    85ea:	89 01       	movw	r16, r18
    85ec:	22 27       	eor	r18, r18
    85ee:	33 27       	eor	r19, r19
    85f0:	00 93 0a 03 	sts	0x030A, r16	; 0x80030a <__data_end>
    85f4:	10 93 0b 03 	sts	0x030B, r17	; 0x80030b <__data_end+0x1>
    85f8:	20 93 0c 03 	sts	0x030C, r18	; 0x80030c <__data_end+0x2>
    85fc:	30 93 0d 03 	sts	0x030D, r19	; 0x80030d <__data_end+0x3>
    8600:	00 91 0a 03 	lds	r16, 0x030A	; 0x80030a <__data_end>
    8604:	10 91 0b 03 	lds	r17, 0x030B	; 0x80030b <__data_end+0x1>
    8608:	20 91 0c 03 	lds	r18, 0x030C	; 0x80030c <__data_end+0x2>
    860c:	30 91 0d 03 	lds	r19, 0x030D	; 0x80030d <__data_end+0x3>
    8610:	01 2b       	or	r16, r17
    8612:	02 2b       	or	r16, r18
    8614:	03 2b       	or	r16, r19
    8616:	99 f0       	breq	.+38     	; 0x863e <common_tc_delay+0x98>
    8618:	00 91 0a 03 	lds	r16, 0x030A	; 0x80030a <__data_end>
    861c:	10 91 0b 03 	lds	r17, 0x030B	; 0x80030b <__data_end+0x1>
    8620:	20 91 0c 03 	lds	r18, 0x030C	; 0x80030c <__data_end+0x2>
    8624:	30 91 0d 03 	lds	r19, 0x030D	; 0x80030d <__data_end+0x3>
    8628:	6f 5f       	subi	r22, 0xFF	; 255
    862a:	7f 4f       	sbci	r23, 0xFF	; 255
    862c:	46 0f       	add	r20, r22
    862e:	57 1f       	adc	r21, r23
    8630:	50 93 10 03 	sts	0x0310, r21	; 0x800310 <compare_value+0x1>
    8634:	40 93 0f 03 	sts	0x030F, r20	; 0x80030f <compare_value>
    8638:	0e 94 34 27 	call	0x4e68	; 0x4e68 <tmr_disable_cc_interrupt>
    863c:	08 c0       	rjmp	.+16     	; 0x864e <common_tc_delay+0xa8>
    863e:	64 0f       	add	r22, r20
    8640:	75 1f       	adc	r23, r21
    8642:	70 93 10 03 	sts	0x0310, r23	; 0x800310 <compare_value+0x1>
    8646:	60 93 0f 03 	sts	0x030F, r22	; 0x80030f <compare_value>
    864a:	0e 94 44 27 	call	0x4e88	; 0x4e88 <tmr_enable_cc_interrupt>
    864e:	80 91 0f 03 	lds	r24, 0x030F	; 0x80030f <compare_value>
    8652:	90 91 10 03 	lds	r25, 0x0310	; 0x800310 <compare_value+0x1>
    8656:	84 36       	cpi	r24, 0x64	; 100
    8658:	91 05       	cpc	r25, r1
    865a:	30 f4       	brcc	.+12     	; 0x8668 <common_tc_delay+0xc2>
    865c:	8c 59       	subi	r24, 0x9C	; 156
    865e:	9f 4f       	sbci	r25, 0xFF	; 255
    8660:	90 93 10 03 	sts	0x0310, r25	; 0x800310 <compare_value+0x1>
    8664:	80 93 0f 03 	sts	0x030F, r24	; 0x80030f <compare_value>
    8668:	80 91 0f 03 	lds	r24, 0x030F	; 0x80030f <compare_value>
    866c:	90 91 10 03 	lds	r25, 0x0310	; 0x800310 <compare_value+0x1>
    8670:	0e 94 70 27 	call	0x4ee0	; 0x4ee0 <tmr_write_cmpreg>
    8674:	1f 91       	pop	r17
    8676:	0f 91       	pop	r16
    8678:	08 95       	ret

0000867a <common_tc_init>:
    867a:	10 92 0e 03 	sts	0x030E, r1	; 0x80030e <timer_mul_var>
    867e:	0e 94 9c 27 	call	0x4f38	; 0x4f38 <tmr_init>
    8682:	80 93 e7 11 	sts	0x11E7, r24	; 0x8011e7 <timer_multiplier>
    8686:	08 95       	ret

00008688 <tmr_ovf_callback>:
    8688:	80 91 0a 03 	lds	r24, 0x030A	; 0x80030a <__data_end>
    868c:	90 91 0b 03 	lds	r25, 0x030B	; 0x80030b <__data_end+0x1>
    8690:	a0 91 0c 03 	lds	r26, 0x030C	; 0x80030c <__data_end+0x2>
    8694:	b0 91 0d 03 	lds	r27, 0x030D	; 0x80030d <__data_end+0x3>
    8698:	89 2b       	or	r24, r25
    869a:	8a 2b       	or	r24, r26
    869c:	8b 2b       	or	r24, r27
    869e:	c9 f0       	breq	.+50     	; 0x86d2 <tmr_ovf_callback+0x4a>
    86a0:	80 91 0a 03 	lds	r24, 0x030A	; 0x80030a <__data_end>
    86a4:	90 91 0b 03 	lds	r25, 0x030B	; 0x80030b <__data_end+0x1>
    86a8:	a0 91 0c 03 	lds	r26, 0x030C	; 0x80030c <__data_end+0x2>
    86ac:	b0 91 0d 03 	lds	r27, 0x030D	; 0x80030d <__data_end+0x3>
    86b0:	01 97       	sbiw	r24, 0x01	; 1
    86b2:	a1 09       	sbc	r26, r1
    86b4:	b1 09       	sbc	r27, r1
    86b6:	80 93 0a 03 	sts	0x030A, r24	; 0x80030a <__data_end>
    86ba:	90 93 0b 03 	sts	0x030B, r25	; 0x80030b <__data_end+0x1>
    86be:	a0 93 0c 03 	sts	0x030C, r26	; 0x80030c <__data_end+0x2>
    86c2:	b0 93 0d 03 	sts	0x030D, r27	; 0x80030d <__data_end+0x3>
    86c6:	89 2b       	or	r24, r25
    86c8:	8a 2b       	or	r24, r26
    86ca:	8b 2b       	or	r24, r27
    86cc:	11 f4       	brne	.+4      	; 0x86d2 <tmr_ovf_callback+0x4a>
    86ce:	0e 94 44 27 	call	0x4e88	; 0x4e88 <tmr_enable_cc_interrupt>
    86d2:	80 91 0e 03 	lds	r24, 0x030E	; 0x80030e <timer_mul_var>
    86d6:	8f 5f       	subi	r24, 0xFF	; 255
    86d8:	80 93 0e 03 	sts	0x030E, r24	; 0x80030e <timer_mul_var>
    86dc:	90 91 e7 11 	lds	r25, 0x11E7	; 0x8011e7 <timer_multiplier>
    86e0:	89 17       	cp	r24, r25
    86e2:	48 f0       	brcs	.+18     	; 0x86f6 <tmr_ovf_callback+0x6e>
    86e4:	10 92 0e 03 	sts	0x030E, r1	; 0x80030e <timer_mul_var>
    86e8:	e0 91 11 03 	lds	r30, 0x0311	; 0x800311 <common_tc_ovf_callback>
    86ec:	f0 91 12 03 	lds	r31, 0x0312	; 0x800312 <common_tc_ovf_callback+0x1>
    86f0:	30 97       	sbiw	r30, 0x00	; 0
    86f2:	09 f0       	breq	.+2      	; 0x86f6 <tmr_ovf_callback+0x6e>
    86f4:	09 95       	icall
    86f6:	08 95       	ret

000086f8 <tmr_cca_callback>:
    86f8:	0e 94 34 27 	call	0x4e68	; 0x4e68 <tmr_disable_cc_interrupt>
    86fc:	e0 91 13 03 	lds	r30, 0x0313	; 0x800313 <common_tc_cca_callback>
    8700:	f0 91 14 03 	lds	r31, 0x0314	; 0x800314 <common_tc_cca_callback+0x1>
    8704:	30 97       	sbiw	r30, 0x00	; 0
    8706:	09 f0       	breq	.+2      	; 0x870a <tmr_cca_callback+0x12>
    8708:	09 95       	icall
    870a:	08 95       	ret

0000870c <set_common_tc_overflow_callback>:
    870c:	90 93 12 03 	sts	0x0312, r25	; 0x800312 <common_tc_ovf_callback+0x1>
    8710:	80 93 11 03 	sts	0x0311, r24	; 0x800311 <common_tc_ovf_callback>
    8714:	08 95       	ret

00008716 <set_common_tc_expiry_callback>:
    8716:	90 93 14 03 	sts	0x0314, r25	; 0x800314 <common_tc_cca_callback+0x1>
    871a:	80 93 13 03 	sts	0x0313, r24	; 0x800313 <common_tc_cca_callback>
    871e:	08 95       	ret

00008720 <vfprintf>:
    8720:	2f 92       	push	r2
    8722:	3f 92       	push	r3
    8724:	4f 92       	push	r4
    8726:	5f 92       	push	r5
    8728:	6f 92       	push	r6
    872a:	7f 92       	push	r7
    872c:	8f 92       	push	r8
    872e:	9f 92       	push	r9
    8730:	af 92       	push	r10
    8732:	bf 92       	push	r11
    8734:	cf 92       	push	r12
    8736:	df 92       	push	r13
    8738:	ef 92       	push	r14
    873a:	ff 92       	push	r15
    873c:	0f 93       	push	r16
    873e:	1f 93       	push	r17
    8740:	cf 93       	push	r28
    8742:	df 93       	push	r29
    8744:	cd b7       	in	r28, 0x3d	; 61
    8746:	de b7       	in	r29, 0x3e	; 62
    8748:	60 97       	sbiw	r28, 0x10	; 16
    874a:	0f b6       	in	r0, 0x3f	; 63
    874c:	f8 94       	cli
    874e:	de bf       	out	0x3e, r29	; 62
    8750:	0f be       	out	0x3f, r0	; 63
    8752:	cd bf       	out	0x3d, r28	; 61
    8754:	7c 01       	movw	r14, r24
    8756:	1b 01       	movw	r2, r22
    8758:	6a 01       	movw	r12, r20
    875a:	fc 01       	movw	r30, r24
    875c:	17 82       	std	Z+7, r1	; 0x07
    875e:	16 82       	std	Z+6, r1	; 0x06
    8760:	83 81       	ldd	r24, Z+3	; 0x03
    8762:	81 ff       	sbrs	r24, 1
    8764:	44 c3       	rjmp	.+1672   	; 0x8dee <vfprintf+0x6ce>
    8766:	9e 01       	movw	r18, r28
    8768:	2f 5f       	subi	r18, 0xFF	; 255
    876a:	3f 4f       	sbci	r19, 0xFF	; 255
    876c:	39 01       	movw	r6, r18
    876e:	f7 01       	movw	r30, r14
    8770:	93 81       	ldd	r25, Z+3	; 0x03
    8772:	f1 01       	movw	r30, r2
    8774:	93 fd       	sbrc	r25, 3
    8776:	85 91       	lpm	r24, Z+
    8778:	93 ff       	sbrs	r25, 3
    877a:	81 91       	ld	r24, Z+
    877c:	1f 01       	movw	r2, r30
    877e:	88 23       	and	r24, r24
    8780:	09 f4       	brne	.+2      	; 0x8784 <vfprintf+0x64>
    8782:	31 c3       	rjmp	.+1634   	; 0x8de6 <vfprintf+0x6c6>
    8784:	85 32       	cpi	r24, 0x25	; 37
    8786:	39 f4       	brne	.+14     	; 0x8796 <vfprintf+0x76>
    8788:	93 fd       	sbrc	r25, 3
    878a:	85 91       	lpm	r24, Z+
    878c:	93 ff       	sbrs	r25, 3
    878e:	81 91       	ld	r24, Z+
    8790:	1f 01       	movw	r2, r30
    8792:	85 32       	cpi	r24, 0x25	; 37
    8794:	39 f4       	brne	.+14     	; 0x87a4 <vfprintf+0x84>
    8796:	b7 01       	movw	r22, r14
    8798:	90 e0       	ldi	r25, 0x00	; 0
    879a:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    879e:	56 01       	movw	r10, r12
    87a0:	65 01       	movw	r12, r10
    87a2:	e5 cf       	rjmp	.-54     	; 0x876e <vfprintf+0x4e>
    87a4:	10 e0       	ldi	r17, 0x00	; 0
    87a6:	51 2c       	mov	r5, r1
    87a8:	91 2c       	mov	r9, r1
    87aa:	ff e1       	ldi	r31, 0x1F	; 31
    87ac:	f9 15       	cp	r31, r9
    87ae:	d8 f0       	brcs	.+54     	; 0x87e6 <vfprintf+0xc6>
    87b0:	8b 32       	cpi	r24, 0x2B	; 43
    87b2:	79 f0       	breq	.+30     	; 0x87d2 <vfprintf+0xb2>
    87b4:	38 f4       	brcc	.+14     	; 0x87c4 <vfprintf+0xa4>
    87b6:	80 32       	cpi	r24, 0x20	; 32
    87b8:	79 f0       	breq	.+30     	; 0x87d8 <vfprintf+0xb8>
    87ba:	83 32       	cpi	r24, 0x23	; 35
    87bc:	a1 f4       	brne	.+40     	; 0x87e6 <vfprintf+0xc6>
    87be:	f9 2d       	mov	r31, r9
    87c0:	f0 61       	ori	r31, 0x10	; 16
    87c2:	2e c0       	rjmp	.+92     	; 0x8820 <vfprintf+0x100>
    87c4:	8d 32       	cpi	r24, 0x2D	; 45
    87c6:	61 f0       	breq	.+24     	; 0x87e0 <vfprintf+0xc0>
    87c8:	80 33       	cpi	r24, 0x30	; 48
    87ca:	69 f4       	brne	.+26     	; 0x87e6 <vfprintf+0xc6>
    87cc:	29 2d       	mov	r18, r9
    87ce:	21 60       	ori	r18, 0x01	; 1
    87d0:	2d c0       	rjmp	.+90     	; 0x882c <vfprintf+0x10c>
    87d2:	39 2d       	mov	r19, r9
    87d4:	32 60       	ori	r19, 0x02	; 2
    87d6:	93 2e       	mov	r9, r19
    87d8:	89 2d       	mov	r24, r9
    87da:	84 60       	ori	r24, 0x04	; 4
    87dc:	98 2e       	mov	r9, r24
    87de:	2a c0       	rjmp	.+84     	; 0x8834 <vfprintf+0x114>
    87e0:	e9 2d       	mov	r30, r9
    87e2:	e8 60       	ori	r30, 0x08	; 8
    87e4:	15 c0       	rjmp	.+42     	; 0x8810 <vfprintf+0xf0>
    87e6:	97 fc       	sbrc	r9, 7
    87e8:	2d c0       	rjmp	.+90     	; 0x8844 <vfprintf+0x124>
    87ea:	20 ed       	ldi	r18, 0xD0	; 208
    87ec:	28 0f       	add	r18, r24
    87ee:	2a 30       	cpi	r18, 0x0A	; 10
    87f0:	88 f4       	brcc	.+34     	; 0x8814 <vfprintf+0xf4>
    87f2:	96 fe       	sbrs	r9, 6
    87f4:	06 c0       	rjmp	.+12     	; 0x8802 <vfprintf+0xe2>
    87f6:	3a e0       	ldi	r19, 0x0A	; 10
    87f8:	13 9f       	mul	r17, r19
    87fa:	20 0d       	add	r18, r0
    87fc:	11 24       	eor	r1, r1
    87fe:	12 2f       	mov	r17, r18
    8800:	19 c0       	rjmp	.+50     	; 0x8834 <vfprintf+0x114>
    8802:	8a e0       	ldi	r24, 0x0A	; 10
    8804:	58 9e       	mul	r5, r24
    8806:	20 0d       	add	r18, r0
    8808:	11 24       	eor	r1, r1
    880a:	52 2e       	mov	r5, r18
    880c:	e9 2d       	mov	r30, r9
    880e:	e0 62       	ori	r30, 0x20	; 32
    8810:	9e 2e       	mov	r9, r30
    8812:	10 c0       	rjmp	.+32     	; 0x8834 <vfprintf+0x114>
    8814:	8e 32       	cpi	r24, 0x2E	; 46
    8816:	31 f4       	brne	.+12     	; 0x8824 <vfprintf+0x104>
    8818:	96 fc       	sbrc	r9, 6
    881a:	e5 c2       	rjmp	.+1482   	; 0x8de6 <vfprintf+0x6c6>
    881c:	f9 2d       	mov	r31, r9
    881e:	f0 64       	ori	r31, 0x40	; 64
    8820:	9f 2e       	mov	r9, r31
    8822:	08 c0       	rjmp	.+16     	; 0x8834 <vfprintf+0x114>
    8824:	8c 36       	cpi	r24, 0x6C	; 108
    8826:	21 f4       	brne	.+8      	; 0x8830 <vfprintf+0x110>
    8828:	29 2d       	mov	r18, r9
    882a:	20 68       	ori	r18, 0x80	; 128
    882c:	92 2e       	mov	r9, r18
    882e:	02 c0       	rjmp	.+4      	; 0x8834 <vfprintf+0x114>
    8830:	88 36       	cpi	r24, 0x68	; 104
    8832:	41 f4       	brne	.+16     	; 0x8844 <vfprintf+0x124>
    8834:	f1 01       	movw	r30, r2
    8836:	93 fd       	sbrc	r25, 3
    8838:	85 91       	lpm	r24, Z+
    883a:	93 ff       	sbrs	r25, 3
    883c:	81 91       	ld	r24, Z+
    883e:	1f 01       	movw	r2, r30
    8840:	81 11       	cpse	r24, r1
    8842:	b3 cf       	rjmp	.-154    	; 0x87aa <vfprintf+0x8a>
    8844:	9b eb       	ldi	r25, 0xBB	; 187
    8846:	98 0f       	add	r25, r24
    8848:	93 30       	cpi	r25, 0x03	; 3
    884a:	20 f4       	brcc	.+8      	; 0x8854 <vfprintf+0x134>
    884c:	99 2d       	mov	r25, r9
    884e:	90 61       	ori	r25, 0x10	; 16
    8850:	80 5e       	subi	r24, 0xE0	; 224
    8852:	07 c0       	rjmp	.+14     	; 0x8862 <vfprintf+0x142>
    8854:	9b e9       	ldi	r25, 0x9B	; 155
    8856:	98 0f       	add	r25, r24
    8858:	93 30       	cpi	r25, 0x03	; 3
    885a:	08 f0       	brcs	.+2      	; 0x885e <vfprintf+0x13e>
    885c:	66 c1       	rjmp	.+716    	; 0x8b2a <vfprintf+0x40a>
    885e:	99 2d       	mov	r25, r9
    8860:	9f 7e       	andi	r25, 0xEF	; 239
    8862:	96 ff       	sbrs	r25, 6
    8864:	16 e0       	ldi	r17, 0x06	; 6
    8866:	9f 73       	andi	r25, 0x3F	; 63
    8868:	99 2e       	mov	r9, r25
    886a:	85 36       	cpi	r24, 0x65	; 101
    886c:	19 f4       	brne	.+6      	; 0x8874 <vfprintf+0x154>
    886e:	90 64       	ori	r25, 0x40	; 64
    8870:	99 2e       	mov	r9, r25
    8872:	08 c0       	rjmp	.+16     	; 0x8884 <vfprintf+0x164>
    8874:	86 36       	cpi	r24, 0x66	; 102
    8876:	21 f4       	brne	.+8      	; 0x8880 <vfprintf+0x160>
    8878:	39 2f       	mov	r19, r25
    887a:	30 68       	ori	r19, 0x80	; 128
    887c:	93 2e       	mov	r9, r19
    887e:	02 c0       	rjmp	.+4      	; 0x8884 <vfprintf+0x164>
    8880:	11 11       	cpse	r17, r1
    8882:	11 50       	subi	r17, 0x01	; 1
    8884:	97 fe       	sbrs	r9, 7
    8886:	07 c0       	rjmp	.+14     	; 0x8896 <vfprintf+0x176>
    8888:	1c 33       	cpi	r17, 0x3C	; 60
    888a:	50 f4       	brcc	.+20     	; 0x88a0 <vfprintf+0x180>
    888c:	44 24       	eor	r4, r4
    888e:	43 94       	inc	r4
    8890:	41 0e       	add	r4, r17
    8892:	27 e0       	ldi	r18, 0x07	; 7
    8894:	0b c0       	rjmp	.+22     	; 0x88ac <vfprintf+0x18c>
    8896:	18 30       	cpi	r17, 0x08	; 8
    8898:	38 f0       	brcs	.+14     	; 0x88a8 <vfprintf+0x188>
    889a:	27 e0       	ldi	r18, 0x07	; 7
    889c:	17 e0       	ldi	r17, 0x07	; 7
    889e:	05 c0       	rjmp	.+10     	; 0x88aa <vfprintf+0x18a>
    88a0:	27 e0       	ldi	r18, 0x07	; 7
    88a2:	9c e3       	ldi	r25, 0x3C	; 60
    88a4:	49 2e       	mov	r4, r25
    88a6:	02 c0       	rjmp	.+4      	; 0x88ac <vfprintf+0x18c>
    88a8:	21 2f       	mov	r18, r17
    88aa:	41 2c       	mov	r4, r1
    88ac:	56 01       	movw	r10, r12
    88ae:	84 e0       	ldi	r24, 0x04	; 4
    88b0:	a8 0e       	add	r10, r24
    88b2:	b1 1c       	adc	r11, r1
    88b4:	f6 01       	movw	r30, r12
    88b6:	60 81       	ld	r22, Z
    88b8:	71 81       	ldd	r23, Z+1	; 0x01
    88ba:	82 81       	ldd	r24, Z+2	; 0x02
    88bc:	93 81       	ldd	r25, Z+3	; 0x03
    88be:	04 2d       	mov	r16, r4
    88c0:	a3 01       	movw	r20, r6
    88c2:	0e 94 ee 49 	call	0x93dc	; 0x93dc <__ftoa_engine>
    88c6:	6c 01       	movw	r12, r24
    88c8:	f9 81       	ldd	r31, Y+1	; 0x01
    88ca:	fc 87       	std	Y+12, r31	; 0x0c
    88cc:	f0 ff       	sbrs	r31, 0
    88ce:	02 c0       	rjmp	.+4      	; 0x88d4 <vfprintf+0x1b4>
    88d0:	f3 ff       	sbrs	r31, 3
    88d2:	06 c0       	rjmp	.+12     	; 0x88e0 <vfprintf+0x1c0>
    88d4:	91 fc       	sbrc	r9, 1
    88d6:	06 c0       	rjmp	.+12     	; 0x88e4 <vfprintf+0x1c4>
    88d8:	92 fe       	sbrs	r9, 2
    88da:	06 c0       	rjmp	.+12     	; 0x88e8 <vfprintf+0x1c8>
    88dc:	00 e2       	ldi	r16, 0x20	; 32
    88de:	05 c0       	rjmp	.+10     	; 0x88ea <vfprintf+0x1ca>
    88e0:	0d e2       	ldi	r16, 0x2D	; 45
    88e2:	03 c0       	rjmp	.+6      	; 0x88ea <vfprintf+0x1ca>
    88e4:	0b e2       	ldi	r16, 0x2B	; 43
    88e6:	01 c0       	rjmp	.+2      	; 0x88ea <vfprintf+0x1ca>
    88e8:	00 e0       	ldi	r16, 0x00	; 0
    88ea:	8c 85       	ldd	r24, Y+12	; 0x0c
    88ec:	8c 70       	andi	r24, 0x0C	; 12
    88ee:	19 f0       	breq	.+6      	; 0x88f6 <vfprintf+0x1d6>
    88f0:	01 11       	cpse	r16, r1
    88f2:	5a c2       	rjmp	.+1204   	; 0x8da8 <vfprintf+0x688>
    88f4:	9b c2       	rjmp	.+1334   	; 0x8e2c <vfprintf+0x70c>
    88f6:	97 fe       	sbrs	r9, 7
    88f8:	10 c0       	rjmp	.+32     	; 0x891a <vfprintf+0x1fa>
    88fa:	4c 0c       	add	r4, r12
    88fc:	fc 85       	ldd	r31, Y+12	; 0x0c
    88fe:	f4 ff       	sbrs	r31, 4
    8900:	04 c0       	rjmp	.+8      	; 0x890a <vfprintf+0x1ea>
    8902:	8a 81       	ldd	r24, Y+2	; 0x02
    8904:	81 33       	cpi	r24, 0x31	; 49
    8906:	09 f4       	brne	.+2      	; 0x890a <vfprintf+0x1ea>
    8908:	4a 94       	dec	r4
    890a:	14 14       	cp	r1, r4
    890c:	74 f5       	brge	.+92     	; 0x896a <vfprintf+0x24a>
    890e:	28 e0       	ldi	r18, 0x08	; 8
    8910:	24 15       	cp	r18, r4
    8912:	78 f5       	brcc	.+94     	; 0x8972 <vfprintf+0x252>
    8914:	88 e0       	ldi	r24, 0x08	; 8
    8916:	48 2e       	mov	r4, r24
    8918:	2c c0       	rjmp	.+88     	; 0x8972 <vfprintf+0x252>
    891a:	96 fc       	sbrc	r9, 6
    891c:	2a c0       	rjmp	.+84     	; 0x8972 <vfprintf+0x252>
    891e:	81 2f       	mov	r24, r17
    8920:	90 e0       	ldi	r25, 0x00	; 0
    8922:	8c 15       	cp	r24, r12
    8924:	9d 05       	cpc	r25, r13
    8926:	9c f0       	brlt	.+38     	; 0x894e <vfprintf+0x22e>
    8928:	3c ef       	ldi	r19, 0xFC	; 252
    892a:	c3 16       	cp	r12, r19
    892c:	3f ef       	ldi	r19, 0xFF	; 255
    892e:	d3 06       	cpc	r13, r19
    8930:	74 f0       	brlt	.+28     	; 0x894e <vfprintf+0x22e>
    8932:	89 2d       	mov	r24, r9
    8934:	80 68       	ori	r24, 0x80	; 128
    8936:	98 2e       	mov	r9, r24
    8938:	0a c0       	rjmp	.+20     	; 0x894e <vfprintf+0x22e>
    893a:	e2 e0       	ldi	r30, 0x02	; 2
    893c:	f0 e0       	ldi	r31, 0x00	; 0
    893e:	ec 0f       	add	r30, r28
    8940:	fd 1f       	adc	r31, r29
    8942:	e1 0f       	add	r30, r17
    8944:	f1 1d       	adc	r31, r1
    8946:	80 81       	ld	r24, Z
    8948:	80 33       	cpi	r24, 0x30	; 48
    894a:	19 f4       	brne	.+6      	; 0x8952 <vfprintf+0x232>
    894c:	11 50       	subi	r17, 0x01	; 1
    894e:	11 11       	cpse	r17, r1
    8950:	f4 cf       	rjmp	.-24     	; 0x893a <vfprintf+0x21a>
    8952:	97 fe       	sbrs	r9, 7
    8954:	0e c0       	rjmp	.+28     	; 0x8972 <vfprintf+0x252>
    8956:	44 24       	eor	r4, r4
    8958:	43 94       	inc	r4
    895a:	41 0e       	add	r4, r17
    895c:	81 2f       	mov	r24, r17
    895e:	90 e0       	ldi	r25, 0x00	; 0
    8960:	c8 16       	cp	r12, r24
    8962:	d9 06       	cpc	r13, r25
    8964:	2c f4       	brge	.+10     	; 0x8970 <vfprintf+0x250>
    8966:	1c 19       	sub	r17, r12
    8968:	04 c0       	rjmp	.+8      	; 0x8972 <vfprintf+0x252>
    896a:	44 24       	eor	r4, r4
    896c:	43 94       	inc	r4
    896e:	01 c0       	rjmp	.+2      	; 0x8972 <vfprintf+0x252>
    8970:	10 e0       	ldi	r17, 0x00	; 0
    8972:	97 fe       	sbrs	r9, 7
    8974:	06 c0       	rjmp	.+12     	; 0x8982 <vfprintf+0x262>
    8976:	1c 14       	cp	r1, r12
    8978:	1d 04       	cpc	r1, r13
    897a:	34 f4       	brge	.+12     	; 0x8988 <vfprintf+0x268>
    897c:	c6 01       	movw	r24, r12
    897e:	01 96       	adiw	r24, 0x01	; 1
    8980:	05 c0       	rjmp	.+10     	; 0x898c <vfprintf+0x26c>
    8982:	85 e0       	ldi	r24, 0x05	; 5
    8984:	90 e0       	ldi	r25, 0x00	; 0
    8986:	02 c0       	rjmp	.+4      	; 0x898c <vfprintf+0x26c>
    8988:	81 e0       	ldi	r24, 0x01	; 1
    898a:	90 e0       	ldi	r25, 0x00	; 0
    898c:	01 11       	cpse	r16, r1
    898e:	01 96       	adiw	r24, 0x01	; 1
    8990:	11 23       	and	r17, r17
    8992:	31 f0       	breq	.+12     	; 0x89a0 <vfprintf+0x280>
    8994:	21 2f       	mov	r18, r17
    8996:	30 e0       	ldi	r19, 0x00	; 0
    8998:	2f 5f       	subi	r18, 0xFF	; 255
    899a:	3f 4f       	sbci	r19, 0xFF	; 255
    899c:	82 0f       	add	r24, r18
    899e:	93 1f       	adc	r25, r19
    89a0:	25 2d       	mov	r18, r5
    89a2:	30 e0       	ldi	r19, 0x00	; 0
    89a4:	82 17       	cp	r24, r18
    89a6:	93 07       	cpc	r25, r19
    89a8:	14 f4       	brge	.+4      	; 0x89ae <vfprintf+0x28e>
    89aa:	58 1a       	sub	r5, r24
    89ac:	01 c0       	rjmp	.+2      	; 0x89b0 <vfprintf+0x290>
    89ae:	51 2c       	mov	r5, r1
    89b0:	89 2d       	mov	r24, r9
    89b2:	89 70       	andi	r24, 0x09	; 9
    89b4:	49 f4       	brne	.+18     	; 0x89c8 <vfprintf+0x2a8>
    89b6:	55 20       	and	r5, r5
    89b8:	39 f0       	breq	.+14     	; 0x89c8 <vfprintf+0x2a8>
    89ba:	b7 01       	movw	r22, r14
    89bc:	80 e2       	ldi	r24, 0x20	; 32
    89be:	90 e0       	ldi	r25, 0x00	; 0
    89c0:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    89c4:	5a 94       	dec	r5
    89c6:	f7 cf       	rjmp	.-18     	; 0x89b6 <vfprintf+0x296>
    89c8:	00 23       	and	r16, r16
    89ca:	29 f0       	breq	.+10     	; 0x89d6 <vfprintf+0x2b6>
    89cc:	b7 01       	movw	r22, r14
    89ce:	80 2f       	mov	r24, r16
    89d0:	90 e0       	ldi	r25, 0x00	; 0
    89d2:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    89d6:	93 fc       	sbrc	r9, 3
    89d8:	09 c0       	rjmp	.+18     	; 0x89ec <vfprintf+0x2cc>
    89da:	55 20       	and	r5, r5
    89dc:	39 f0       	breq	.+14     	; 0x89ec <vfprintf+0x2cc>
    89de:	b7 01       	movw	r22, r14
    89e0:	80 e3       	ldi	r24, 0x30	; 48
    89e2:	90 e0       	ldi	r25, 0x00	; 0
    89e4:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    89e8:	5a 94       	dec	r5
    89ea:	f7 cf       	rjmp	.-18     	; 0x89da <vfprintf+0x2ba>
    89ec:	97 fe       	sbrs	r9, 7
    89ee:	4c c0       	rjmp	.+152    	; 0x8a88 <vfprintf+0x368>
    89f0:	46 01       	movw	r8, r12
    89f2:	d7 fe       	sbrs	r13, 7
    89f4:	02 c0       	rjmp	.+4      	; 0x89fa <vfprintf+0x2da>
    89f6:	81 2c       	mov	r8, r1
    89f8:	91 2c       	mov	r9, r1
    89fa:	c6 01       	movw	r24, r12
    89fc:	88 19       	sub	r24, r8
    89fe:	99 09       	sbc	r25, r9
    8a00:	f3 01       	movw	r30, r6
    8a02:	e8 0f       	add	r30, r24
    8a04:	f9 1f       	adc	r31, r25
    8a06:	fe 87       	std	Y+14, r31	; 0x0e
    8a08:	ed 87       	std	Y+13, r30	; 0x0d
    8a0a:	96 01       	movw	r18, r12
    8a0c:	24 19       	sub	r18, r4
    8a0e:	31 09       	sbc	r19, r1
    8a10:	38 8b       	std	Y+16, r19	; 0x10
    8a12:	2f 87       	std	Y+15, r18	; 0x0f
    8a14:	01 2f       	mov	r16, r17
    8a16:	10 e0       	ldi	r17, 0x00	; 0
    8a18:	11 95       	neg	r17
    8a1a:	01 95       	neg	r16
    8a1c:	11 09       	sbc	r17, r1
    8a1e:	3f ef       	ldi	r19, 0xFF	; 255
    8a20:	83 16       	cp	r8, r19
    8a22:	93 06       	cpc	r9, r19
    8a24:	29 f4       	brne	.+10     	; 0x8a30 <vfprintf+0x310>
    8a26:	b7 01       	movw	r22, r14
    8a28:	8e e2       	ldi	r24, 0x2E	; 46
    8a2a:	90 e0       	ldi	r25, 0x00	; 0
    8a2c:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    8a30:	c8 14       	cp	r12, r8
    8a32:	d9 04       	cpc	r13, r9
    8a34:	4c f0       	brlt	.+18     	; 0x8a48 <vfprintf+0x328>
    8a36:	8f 85       	ldd	r24, Y+15	; 0x0f
    8a38:	98 89       	ldd	r25, Y+16	; 0x10
    8a3a:	88 15       	cp	r24, r8
    8a3c:	99 05       	cpc	r25, r9
    8a3e:	24 f4       	brge	.+8      	; 0x8a48 <vfprintf+0x328>
    8a40:	ed 85       	ldd	r30, Y+13	; 0x0d
    8a42:	fe 85       	ldd	r31, Y+14	; 0x0e
    8a44:	81 81       	ldd	r24, Z+1	; 0x01
    8a46:	01 c0       	rjmp	.+2      	; 0x8a4a <vfprintf+0x32a>
    8a48:	80 e3       	ldi	r24, 0x30	; 48
    8a4a:	f1 e0       	ldi	r31, 0x01	; 1
    8a4c:	8f 1a       	sub	r8, r31
    8a4e:	91 08       	sbc	r9, r1
    8a50:	2d 85       	ldd	r18, Y+13	; 0x0d
    8a52:	3e 85       	ldd	r19, Y+14	; 0x0e
    8a54:	2f 5f       	subi	r18, 0xFF	; 255
    8a56:	3f 4f       	sbci	r19, 0xFF	; 255
    8a58:	3e 87       	std	Y+14, r19	; 0x0e
    8a5a:	2d 87       	std	Y+13, r18	; 0x0d
    8a5c:	80 16       	cp	r8, r16
    8a5e:	91 06       	cpc	r9, r17
    8a60:	2c f0       	brlt	.+10     	; 0x8a6c <vfprintf+0x34c>
    8a62:	b7 01       	movw	r22, r14
    8a64:	90 e0       	ldi	r25, 0x00	; 0
    8a66:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    8a6a:	d9 cf       	rjmp	.-78     	; 0x8a1e <vfprintf+0x2fe>
    8a6c:	c8 14       	cp	r12, r8
    8a6e:	d9 04       	cpc	r13, r9
    8a70:	41 f4       	brne	.+16     	; 0x8a82 <vfprintf+0x362>
    8a72:	9a 81       	ldd	r25, Y+2	; 0x02
    8a74:	96 33       	cpi	r25, 0x36	; 54
    8a76:	20 f4       	brcc	.+8      	; 0x8a80 <vfprintf+0x360>
    8a78:	95 33       	cpi	r25, 0x35	; 53
    8a7a:	19 f4       	brne	.+6      	; 0x8a82 <vfprintf+0x362>
    8a7c:	3c 85       	ldd	r19, Y+12	; 0x0c
    8a7e:	34 ff       	sbrs	r19, 4
    8a80:	81 e3       	ldi	r24, 0x31	; 49
    8a82:	b7 01       	movw	r22, r14
    8a84:	90 e0       	ldi	r25, 0x00	; 0
    8a86:	4e c0       	rjmp	.+156    	; 0x8b24 <vfprintf+0x404>
    8a88:	8a 81       	ldd	r24, Y+2	; 0x02
    8a8a:	81 33       	cpi	r24, 0x31	; 49
    8a8c:	19 f0       	breq	.+6      	; 0x8a94 <vfprintf+0x374>
    8a8e:	9c 85       	ldd	r25, Y+12	; 0x0c
    8a90:	9f 7e       	andi	r25, 0xEF	; 239
    8a92:	9c 87       	std	Y+12, r25	; 0x0c
    8a94:	b7 01       	movw	r22, r14
    8a96:	90 e0       	ldi	r25, 0x00	; 0
    8a98:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    8a9c:	11 11       	cpse	r17, r1
    8a9e:	05 c0       	rjmp	.+10     	; 0x8aaa <vfprintf+0x38a>
    8aa0:	94 fc       	sbrc	r9, 4
    8aa2:	18 c0       	rjmp	.+48     	; 0x8ad4 <vfprintf+0x3b4>
    8aa4:	85 e6       	ldi	r24, 0x65	; 101
    8aa6:	90 e0       	ldi	r25, 0x00	; 0
    8aa8:	17 c0       	rjmp	.+46     	; 0x8ad8 <vfprintf+0x3b8>
    8aaa:	b7 01       	movw	r22, r14
    8aac:	8e e2       	ldi	r24, 0x2E	; 46
    8aae:	90 e0       	ldi	r25, 0x00	; 0
    8ab0:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    8ab4:	1e 5f       	subi	r17, 0xFE	; 254
    8ab6:	82 e0       	ldi	r24, 0x02	; 2
    8ab8:	01 e0       	ldi	r16, 0x01	; 1
    8aba:	08 0f       	add	r16, r24
    8abc:	f3 01       	movw	r30, r6
    8abe:	e8 0f       	add	r30, r24
    8ac0:	f1 1d       	adc	r31, r1
    8ac2:	80 81       	ld	r24, Z
    8ac4:	b7 01       	movw	r22, r14
    8ac6:	90 e0       	ldi	r25, 0x00	; 0
    8ac8:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    8acc:	80 2f       	mov	r24, r16
    8ace:	01 13       	cpse	r16, r17
    8ad0:	f3 cf       	rjmp	.-26     	; 0x8ab8 <vfprintf+0x398>
    8ad2:	e6 cf       	rjmp	.-52     	; 0x8aa0 <vfprintf+0x380>
    8ad4:	85 e4       	ldi	r24, 0x45	; 69
    8ad6:	90 e0       	ldi	r25, 0x00	; 0
    8ad8:	b7 01       	movw	r22, r14
    8ada:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    8ade:	d7 fc       	sbrc	r13, 7
    8ae0:	06 c0       	rjmp	.+12     	; 0x8aee <vfprintf+0x3ce>
    8ae2:	c1 14       	cp	r12, r1
    8ae4:	d1 04       	cpc	r13, r1
    8ae6:	41 f4       	brne	.+16     	; 0x8af8 <vfprintf+0x3d8>
    8ae8:	ec 85       	ldd	r30, Y+12	; 0x0c
    8aea:	e4 ff       	sbrs	r30, 4
    8aec:	05 c0       	rjmp	.+10     	; 0x8af8 <vfprintf+0x3d8>
    8aee:	d1 94       	neg	r13
    8af0:	c1 94       	neg	r12
    8af2:	d1 08       	sbc	r13, r1
    8af4:	8d e2       	ldi	r24, 0x2D	; 45
    8af6:	01 c0       	rjmp	.+2      	; 0x8afa <vfprintf+0x3da>
    8af8:	8b e2       	ldi	r24, 0x2B	; 43
    8afa:	b7 01       	movw	r22, r14
    8afc:	90 e0       	ldi	r25, 0x00	; 0
    8afe:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    8b02:	80 e3       	ldi	r24, 0x30	; 48
    8b04:	2a e0       	ldi	r18, 0x0A	; 10
    8b06:	c2 16       	cp	r12, r18
    8b08:	d1 04       	cpc	r13, r1
    8b0a:	2c f0       	brlt	.+10     	; 0x8b16 <vfprintf+0x3f6>
    8b0c:	8f 5f       	subi	r24, 0xFF	; 255
    8b0e:	fa e0       	ldi	r31, 0x0A	; 10
    8b10:	cf 1a       	sub	r12, r31
    8b12:	d1 08       	sbc	r13, r1
    8b14:	f7 cf       	rjmp	.-18     	; 0x8b04 <vfprintf+0x3e4>
    8b16:	b7 01       	movw	r22, r14
    8b18:	90 e0       	ldi	r25, 0x00	; 0
    8b1a:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    8b1e:	b7 01       	movw	r22, r14
    8b20:	c6 01       	movw	r24, r12
    8b22:	c0 96       	adiw	r24, 0x30	; 48
    8b24:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    8b28:	54 c1       	rjmp	.+680    	; 0x8dd2 <vfprintf+0x6b2>
    8b2a:	83 36       	cpi	r24, 0x63	; 99
    8b2c:	31 f0       	breq	.+12     	; 0x8b3a <vfprintf+0x41a>
    8b2e:	83 37       	cpi	r24, 0x73	; 115
    8b30:	79 f0       	breq	.+30     	; 0x8b50 <vfprintf+0x430>
    8b32:	83 35       	cpi	r24, 0x53	; 83
    8b34:	09 f0       	breq	.+2      	; 0x8b38 <vfprintf+0x418>
    8b36:	56 c0       	rjmp	.+172    	; 0x8be4 <vfprintf+0x4c4>
    8b38:	20 c0       	rjmp	.+64     	; 0x8b7a <vfprintf+0x45a>
    8b3a:	56 01       	movw	r10, r12
    8b3c:	32 e0       	ldi	r19, 0x02	; 2
    8b3e:	a3 0e       	add	r10, r19
    8b40:	b1 1c       	adc	r11, r1
    8b42:	f6 01       	movw	r30, r12
    8b44:	80 81       	ld	r24, Z
    8b46:	89 83       	std	Y+1, r24	; 0x01
    8b48:	01 e0       	ldi	r16, 0x01	; 1
    8b4a:	10 e0       	ldi	r17, 0x00	; 0
    8b4c:	63 01       	movw	r12, r6
    8b4e:	12 c0       	rjmp	.+36     	; 0x8b74 <vfprintf+0x454>
    8b50:	56 01       	movw	r10, r12
    8b52:	f2 e0       	ldi	r31, 0x02	; 2
    8b54:	af 0e       	add	r10, r31
    8b56:	b1 1c       	adc	r11, r1
    8b58:	f6 01       	movw	r30, r12
    8b5a:	c0 80       	ld	r12, Z
    8b5c:	d1 80       	ldd	r13, Z+1	; 0x01
    8b5e:	96 fe       	sbrs	r9, 6
    8b60:	03 c0       	rjmp	.+6      	; 0x8b68 <vfprintf+0x448>
    8b62:	61 2f       	mov	r22, r17
    8b64:	70 e0       	ldi	r23, 0x00	; 0
    8b66:	02 c0       	rjmp	.+4      	; 0x8b6c <vfprintf+0x44c>
    8b68:	6f ef       	ldi	r22, 0xFF	; 255
    8b6a:	7f ef       	ldi	r23, 0xFF	; 255
    8b6c:	c6 01       	movw	r24, r12
    8b6e:	0e 94 e1 4a 	call	0x95c2	; 0x95c2 <strnlen>
    8b72:	8c 01       	movw	r16, r24
    8b74:	f9 2d       	mov	r31, r9
    8b76:	ff 77       	andi	r31, 0x7F	; 127
    8b78:	14 c0       	rjmp	.+40     	; 0x8ba2 <vfprintf+0x482>
    8b7a:	56 01       	movw	r10, r12
    8b7c:	22 e0       	ldi	r18, 0x02	; 2
    8b7e:	a2 0e       	add	r10, r18
    8b80:	b1 1c       	adc	r11, r1
    8b82:	f6 01       	movw	r30, r12
    8b84:	c0 80       	ld	r12, Z
    8b86:	d1 80       	ldd	r13, Z+1	; 0x01
    8b88:	96 fe       	sbrs	r9, 6
    8b8a:	03 c0       	rjmp	.+6      	; 0x8b92 <vfprintf+0x472>
    8b8c:	61 2f       	mov	r22, r17
    8b8e:	70 e0       	ldi	r23, 0x00	; 0
    8b90:	02 c0       	rjmp	.+4      	; 0x8b96 <vfprintf+0x476>
    8b92:	6f ef       	ldi	r22, 0xFF	; 255
    8b94:	7f ef       	ldi	r23, 0xFF	; 255
    8b96:	c6 01       	movw	r24, r12
    8b98:	0e 94 c6 4a 	call	0x958c	; 0x958c <strnlen_P>
    8b9c:	8c 01       	movw	r16, r24
    8b9e:	f9 2d       	mov	r31, r9
    8ba0:	f0 68       	ori	r31, 0x80	; 128
    8ba2:	9f 2e       	mov	r9, r31
    8ba4:	f3 fd       	sbrc	r31, 3
    8ba6:	1a c0       	rjmp	.+52     	; 0x8bdc <vfprintf+0x4bc>
    8ba8:	85 2d       	mov	r24, r5
    8baa:	90 e0       	ldi	r25, 0x00	; 0
    8bac:	08 17       	cp	r16, r24
    8bae:	19 07       	cpc	r17, r25
    8bb0:	a8 f4       	brcc	.+42     	; 0x8bdc <vfprintf+0x4bc>
    8bb2:	b7 01       	movw	r22, r14
    8bb4:	80 e2       	ldi	r24, 0x20	; 32
    8bb6:	90 e0       	ldi	r25, 0x00	; 0
    8bb8:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    8bbc:	5a 94       	dec	r5
    8bbe:	f4 cf       	rjmp	.-24     	; 0x8ba8 <vfprintf+0x488>
    8bc0:	f6 01       	movw	r30, r12
    8bc2:	97 fc       	sbrc	r9, 7
    8bc4:	85 91       	lpm	r24, Z+
    8bc6:	97 fe       	sbrs	r9, 7
    8bc8:	81 91       	ld	r24, Z+
    8bca:	6f 01       	movw	r12, r30
    8bcc:	b7 01       	movw	r22, r14
    8bce:	90 e0       	ldi	r25, 0x00	; 0
    8bd0:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    8bd4:	51 10       	cpse	r5, r1
    8bd6:	5a 94       	dec	r5
    8bd8:	01 50       	subi	r16, 0x01	; 1
    8bda:	11 09       	sbc	r17, r1
    8bdc:	01 15       	cp	r16, r1
    8bde:	11 05       	cpc	r17, r1
    8be0:	79 f7       	brne	.-34     	; 0x8bc0 <vfprintf+0x4a0>
    8be2:	f7 c0       	rjmp	.+494    	; 0x8dd2 <vfprintf+0x6b2>
    8be4:	84 36       	cpi	r24, 0x64	; 100
    8be6:	11 f0       	breq	.+4      	; 0x8bec <vfprintf+0x4cc>
    8be8:	89 36       	cpi	r24, 0x69	; 105
    8bea:	61 f5       	brne	.+88     	; 0x8c44 <vfprintf+0x524>
    8bec:	56 01       	movw	r10, r12
    8bee:	97 fe       	sbrs	r9, 7
    8bf0:	09 c0       	rjmp	.+18     	; 0x8c04 <vfprintf+0x4e4>
    8bf2:	24 e0       	ldi	r18, 0x04	; 4
    8bf4:	a2 0e       	add	r10, r18
    8bf6:	b1 1c       	adc	r11, r1
    8bf8:	f6 01       	movw	r30, r12
    8bfa:	60 81       	ld	r22, Z
    8bfc:	71 81       	ldd	r23, Z+1	; 0x01
    8bfe:	82 81       	ldd	r24, Z+2	; 0x02
    8c00:	93 81       	ldd	r25, Z+3	; 0x03
    8c02:	0a c0       	rjmp	.+20     	; 0x8c18 <vfprintf+0x4f8>
    8c04:	f2 e0       	ldi	r31, 0x02	; 2
    8c06:	af 0e       	add	r10, r31
    8c08:	b1 1c       	adc	r11, r1
    8c0a:	f6 01       	movw	r30, r12
    8c0c:	60 81       	ld	r22, Z
    8c0e:	71 81       	ldd	r23, Z+1	; 0x01
    8c10:	07 2e       	mov	r0, r23
    8c12:	00 0c       	add	r0, r0
    8c14:	88 0b       	sbc	r24, r24
    8c16:	99 0b       	sbc	r25, r25
    8c18:	f9 2d       	mov	r31, r9
    8c1a:	ff 76       	andi	r31, 0x6F	; 111
    8c1c:	9f 2e       	mov	r9, r31
    8c1e:	97 ff       	sbrs	r25, 7
    8c20:	09 c0       	rjmp	.+18     	; 0x8c34 <vfprintf+0x514>
    8c22:	90 95       	com	r25
    8c24:	80 95       	com	r24
    8c26:	70 95       	com	r23
    8c28:	61 95       	neg	r22
    8c2a:	7f 4f       	sbci	r23, 0xFF	; 255
    8c2c:	8f 4f       	sbci	r24, 0xFF	; 255
    8c2e:	9f 4f       	sbci	r25, 0xFF	; 255
    8c30:	f0 68       	ori	r31, 0x80	; 128
    8c32:	9f 2e       	mov	r9, r31
    8c34:	2a e0       	ldi	r18, 0x0A	; 10
    8c36:	30 e0       	ldi	r19, 0x00	; 0
    8c38:	a3 01       	movw	r20, r6
    8c3a:	0e 94 87 4b 	call	0x970e	; 0x970e <__ultoa_invert>
    8c3e:	c8 2e       	mov	r12, r24
    8c40:	c6 18       	sub	r12, r6
    8c42:	3f c0       	rjmp	.+126    	; 0x8cc2 <vfprintf+0x5a2>
    8c44:	09 2d       	mov	r16, r9
    8c46:	85 37       	cpi	r24, 0x75	; 117
    8c48:	21 f4       	brne	.+8      	; 0x8c52 <vfprintf+0x532>
    8c4a:	0f 7e       	andi	r16, 0xEF	; 239
    8c4c:	2a e0       	ldi	r18, 0x0A	; 10
    8c4e:	30 e0       	ldi	r19, 0x00	; 0
    8c50:	1d c0       	rjmp	.+58     	; 0x8c8c <vfprintf+0x56c>
    8c52:	09 7f       	andi	r16, 0xF9	; 249
    8c54:	8f 36       	cpi	r24, 0x6F	; 111
    8c56:	91 f0       	breq	.+36     	; 0x8c7c <vfprintf+0x55c>
    8c58:	18 f4       	brcc	.+6      	; 0x8c60 <vfprintf+0x540>
    8c5a:	88 35       	cpi	r24, 0x58	; 88
    8c5c:	59 f0       	breq	.+22     	; 0x8c74 <vfprintf+0x554>
    8c5e:	c3 c0       	rjmp	.+390    	; 0x8de6 <vfprintf+0x6c6>
    8c60:	80 37       	cpi	r24, 0x70	; 112
    8c62:	19 f0       	breq	.+6      	; 0x8c6a <vfprintf+0x54a>
    8c64:	88 37       	cpi	r24, 0x78	; 120
    8c66:	11 f0       	breq	.+4      	; 0x8c6c <vfprintf+0x54c>
    8c68:	be c0       	rjmp	.+380    	; 0x8de6 <vfprintf+0x6c6>
    8c6a:	00 61       	ori	r16, 0x10	; 16
    8c6c:	04 ff       	sbrs	r16, 4
    8c6e:	09 c0       	rjmp	.+18     	; 0x8c82 <vfprintf+0x562>
    8c70:	04 60       	ori	r16, 0x04	; 4
    8c72:	07 c0       	rjmp	.+14     	; 0x8c82 <vfprintf+0x562>
    8c74:	94 fe       	sbrs	r9, 4
    8c76:	08 c0       	rjmp	.+16     	; 0x8c88 <vfprintf+0x568>
    8c78:	06 60       	ori	r16, 0x06	; 6
    8c7a:	06 c0       	rjmp	.+12     	; 0x8c88 <vfprintf+0x568>
    8c7c:	28 e0       	ldi	r18, 0x08	; 8
    8c7e:	30 e0       	ldi	r19, 0x00	; 0
    8c80:	05 c0       	rjmp	.+10     	; 0x8c8c <vfprintf+0x56c>
    8c82:	20 e1       	ldi	r18, 0x10	; 16
    8c84:	30 e0       	ldi	r19, 0x00	; 0
    8c86:	02 c0       	rjmp	.+4      	; 0x8c8c <vfprintf+0x56c>
    8c88:	20 e1       	ldi	r18, 0x10	; 16
    8c8a:	32 e0       	ldi	r19, 0x02	; 2
    8c8c:	56 01       	movw	r10, r12
    8c8e:	07 ff       	sbrs	r16, 7
    8c90:	09 c0       	rjmp	.+18     	; 0x8ca4 <vfprintf+0x584>
    8c92:	84 e0       	ldi	r24, 0x04	; 4
    8c94:	a8 0e       	add	r10, r24
    8c96:	b1 1c       	adc	r11, r1
    8c98:	f6 01       	movw	r30, r12
    8c9a:	60 81       	ld	r22, Z
    8c9c:	71 81       	ldd	r23, Z+1	; 0x01
    8c9e:	82 81       	ldd	r24, Z+2	; 0x02
    8ca0:	93 81       	ldd	r25, Z+3	; 0x03
    8ca2:	08 c0       	rjmp	.+16     	; 0x8cb4 <vfprintf+0x594>
    8ca4:	f2 e0       	ldi	r31, 0x02	; 2
    8ca6:	af 0e       	add	r10, r31
    8ca8:	b1 1c       	adc	r11, r1
    8caa:	f6 01       	movw	r30, r12
    8cac:	60 81       	ld	r22, Z
    8cae:	71 81       	ldd	r23, Z+1	; 0x01
    8cb0:	80 e0       	ldi	r24, 0x00	; 0
    8cb2:	90 e0       	ldi	r25, 0x00	; 0
    8cb4:	a3 01       	movw	r20, r6
    8cb6:	0e 94 87 4b 	call	0x970e	; 0x970e <__ultoa_invert>
    8cba:	c8 2e       	mov	r12, r24
    8cbc:	c6 18       	sub	r12, r6
    8cbe:	0f 77       	andi	r16, 0x7F	; 127
    8cc0:	90 2e       	mov	r9, r16
    8cc2:	96 fe       	sbrs	r9, 6
    8cc4:	0b c0       	rjmp	.+22     	; 0x8cdc <vfprintf+0x5bc>
    8cc6:	09 2d       	mov	r16, r9
    8cc8:	0e 7f       	andi	r16, 0xFE	; 254
    8cca:	c1 16       	cp	r12, r17
    8ccc:	50 f4       	brcc	.+20     	; 0x8ce2 <vfprintf+0x5c2>
    8cce:	94 fe       	sbrs	r9, 4
    8cd0:	0a c0       	rjmp	.+20     	; 0x8ce6 <vfprintf+0x5c6>
    8cd2:	92 fc       	sbrc	r9, 2
    8cd4:	08 c0       	rjmp	.+16     	; 0x8ce6 <vfprintf+0x5c6>
    8cd6:	09 2d       	mov	r16, r9
    8cd8:	0e 7e       	andi	r16, 0xEE	; 238
    8cda:	05 c0       	rjmp	.+10     	; 0x8ce6 <vfprintf+0x5c6>
    8cdc:	dc 2c       	mov	r13, r12
    8cde:	09 2d       	mov	r16, r9
    8ce0:	03 c0       	rjmp	.+6      	; 0x8ce8 <vfprintf+0x5c8>
    8ce2:	dc 2c       	mov	r13, r12
    8ce4:	01 c0       	rjmp	.+2      	; 0x8ce8 <vfprintf+0x5c8>
    8ce6:	d1 2e       	mov	r13, r17
    8ce8:	04 ff       	sbrs	r16, 4
    8cea:	0d c0       	rjmp	.+26     	; 0x8d06 <vfprintf+0x5e6>
    8cec:	fe 01       	movw	r30, r28
    8cee:	ec 0d       	add	r30, r12
    8cf0:	f1 1d       	adc	r31, r1
    8cf2:	80 81       	ld	r24, Z
    8cf4:	80 33       	cpi	r24, 0x30	; 48
    8cf6:	11 f4       	brne	.+4      	; 0x8cfc <vfprintf+0x5dc>
    8cf8:	09 7e       	andi	r16, 0xE9	; 233
    8cfa:	09 c0       	rjmp	.+18     	; 0x8d0e <vfprintf+0x5ee>
    8cfc:	02 ff       	sbrs	r16, 2
    8cfe:	06 c0       	rjmp	.+12     	; 0x8d0c <vfprintf+0x5ec>
    8d00:	d3 94       	inc	r13
    8d02:	d3 94       	inc	r13
    8d04:	04 c0       	rjmp	.+8      	; 0x8d0e <vfprintf+0x5ee>
    8d06:	80 2f       	mov	r24, r16
    8d08:	86 78       	andi	r24, 0x86	; 134
    8d0a:	09 f0       	breq	.+2      	; 0x8d0e <vfprintf+0x5ee>
    8d0c:	d3 94       	inc	r13
    8d0e:	03 fd       	sbrc	r16, 3
    8d10:	11 c0       	rjmp	.+34     	; 0x8d34 <vfprintf+0x614>
    8d12:	00 ff       	sbrs	r16, 0
    8d14:	06 c0       	rjmp	.+12     	; 0x8d22 <vfprintf+0x602>
    8d16:	1c 2d       	mov	r17, r12
    8d18:	d5 14       	cp	r13, r5
    8d1a:	80 f4       	brcc	.+32     	; 0x8d3c <vfprintf+0x61c>
    8d1c:	15 0d       	add	r17, r5
    8d1e:	1d 19       	sub	r17, r13
    8d20:	0d c0       	rjmp	.+26     	; 0x8d3c <vfprintf+0x61c>
    8d22:	d5 14       	cp	r13, r5
    8d24:	58 f4       	brcc	.+22     	; 0x8d3c <vfprintf+0x61c>
    8d26:	b7 01       	movw	r22, r14
    8d28:	80 e2       	ldi	r24, 0x20	; 32
    8d2a:	90 e0       	ldi	r25, 0x00	; 0
    8d2c:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    8d30:	d3 94       	inc	r13
    8d32:	f7 cf       	rjmp	.-18     	; 0x8d22 <vfprintf+0x602>
    8d34:	d5 14       	cp	r13, r5
    8d36:	10 f4       	brcc	.+4      	; 0x8d3c <vfprintf+0x61c>
    8d38:	5d 18       	sub	r5, r13
    8d3a:	01 c0       	rjmp	.+2      	; 0x8d3e <vfprintf+0x61e>
    8d3c:	51 2c       	mov	r5, r1
    8d3e:	04 ff       	sbrs	r16, 4
    8d40:	10 c0       	rjmp	.+32     	; 0x8d62 <vfprintf+0x642>
    8d42:	b7 01       	movw	r22, r14
    8d44:	80 e3       	ldi	r24, 0x30	; 48
    8d46:	90 e0       	ldi	r25, 0x00	; 0
    8d48:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    8d4c:	02 ff       	sbrs	r16, 2
    8d4e:	17 c0       	rjmp	.+46     	; 0x8d7e <vfprintf+0x65e>
    8d50:	01 fd       	sbrc	r16, 1
    8d52:	03 c0       	rjmp	.+6      	; 0x8d5a <vfprintf+0x63a>
    8d54:	88 e7       	ldi	r24, 0x78	; 120
    8d56:	90 e0       	ldi	r25, 0x00	; 0
    8d58:	02 c0       	rjmp	.+4      	; 0x8d5e <vfprintf+0x63e>
    8d5a:	88 e5       	ldi	r24, 0x58	; 88
    8d5c:	90 e0       	ldi	r25, 0x00	; 0
    8d5e:	b7 01       	movw	r22, r14
    8d60:	0c c0       	rjmp	.+24     	; 0x8d7a <vfprintf+0x65a>
    8d62:	80 2f       	mov	r24, r16
    8d64:	86 78       	andi	r24, 0x86	; 134
    8d66:	59 f0       	breq	.+22     	; 0x8d7e <vfprintf+0x65e>
    8d68:	01 ff       	sbrs	r16, 1
    8d6a:	02 c0       	rjmp	.+4      	; 0x8d70 <vfprintf+0x650>
    8d6c:	8b e2       	ldi	r24, 0x2B	; 43
    8d6e:	01 c0       	rjmp	.+2      	; 0x8d72 <vfprintf+0x652>
    8d70:	80 e2       	ldi	r24, 0x20	; 32
    8d72:	07 fd       	sbrc	r16, 7
    8d74:	8d e2       	ldi	r24, 0x2D	; 45
    8d76:	b7 01       	movw	r22, r14
    8d78:	90 e0       	ldi	r25, 0x00	; 0
    8d7a:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    8d7e:	c1 16       	cp	r12, r17
    8d80:	38 f4       	brcc	.+14     	; 0x8d90 <vfprintf+0x670>
    8d82:	b7 01       	movw	r22, r14
    8d84:	80 e3       	ldi	r24, 0x30	; 48
    8d86:	90 e0       	ldi	r25, 0x00	; 0
    8d88:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    8d8c:	11 50       	subi	r17, 0x01	; 1
    8d8e:	f7 cf       	rjmp	.-18     	; 0x8d7e <vfprintf+0x65e>
    8d90:	ca 94       	dec	r12
    8d92:	f3 01       	movw	r30, r6
    8d94:	ec 0d       	add	r30, r12
    8d96:	f1 1d       	adc	r31, r1
    8d98:	80 81       	ld	r24, Z
    8d9a:	b7 01       	movw	r22, r14
    8d9c:	90 e0       	ldi	r25, 0x00	; 0
    8d9e:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    8da2:	c1 10       	cpse	r12, r1
    8da4:	f5 cf       	rjmp	.-22     	; 0x8d90 <vfprintf+0x670>
    8da6:	15 c0       	rjmp	.+42     	; 0x8dd2 <vfprintf+0x6b2>
    8da8:	f4 e0       	ldi	r31, 0x04	; 4
    8daa:	f5 15       	cp	r31, r5
    8dac:	60 f5       	brcc	.+88     	; 0x8e06 <vfprintf+0x6e6>
    8dae:	84 e0       	ldi	r24, 0x04	; 4
    8db0:	58 1a       	sub	r5, r24
    8db2:	93 fe       	sbrs	r9, 3
    8db4:	1f c0       	rjmp	.+62     	; 0x8df4 <vfprintf+0x6d4>
    8db6:	01 11       	cpse	r16, r1
    8db8:	27 c0       	rjmp	.+78     	; 0x8e08 <vfprintf+0x6e8>
    8dba:	2c 85       	ldd	r18, Y+12	; 0x0c
    8dbc:	23 ff       	sbrs	r18, 3
    8dbe:	2a c0       	rjmp	.+84     	; 0x8e14 <vfprintf+0x6f4>
    8dc0:	04 e3       	ldi	r16, 0x34	; 52
    8dc2:	11 e0       	ldi	r17, 0x01	; 1
    8dc4:	39 2d       	mov	r19, r9
    8dc6:	30 71       	andi	r19, 0x10	; 16
    8dc8:	93 2e       	mov	r9, r19
    8dca:	f8 01       	movw	r30, r16
    8dcc:	84 91       	lpm	r24, Z
    8dce:	81 11       	cpse	r24, r1
    8dd0:	24 c0       	rjmp	.+72     	; 0x8e1a <vfprintf+0x6fa>
    8dd2:	55 20       	and	r5, r5
    8dd4:	09 f4       	brne	.+2      	; 0x8dd8 <vfprintf+0x6b8>
    8dd6:	e4 cc       	rjmp	.-1592   	; 0x87a0 <vfprintf+0x80>
    8dd8:	b7 01       	movw	r22, r14
    8dda:	80 e2       	ldi	r24, 0x20	; 32
    8ddc:	90 e0       	ldi	r25, 0x00	; 0
    8dde:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    8de2:	5a 94       	dec	r5
    8de4:	f6 cf       	rjmp	.-20     	; 0x8dd2 <vfprintf+0x6b2>
    8de6:	f7 01       	movw	r30, r14
    8de8:	86 81       	ldd	r24, Z+6	; 0x06
    8dea:	97 81       	ldd	r25, Z+7	; 0x07
    8dec:	26 c0       	rjmp	.+76     	; 0x8e3a <vfprintf+0x71a>
    8dee:	8f ef       	ldi	r24, 0xFF	; 255
    8df0:	9f ef       	ldi	r25, 0xFF	; 255
    8df2:	23 c0       	rjmp	.+70     	; 0x8e3a <vfprintf+0x71a>
    8df4:	b7 01       	movw	r22, r14
    8df6:	80 e2       	ldi	r24, 0x20	; 32
    8df8:	90 e0       	ldi	r25, 0x00	; 0
    8dfa:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    8dfe:	5a 94       	dec	r5
    8e00:	51 10       	cpse	r5, r1
    8e02:	f8 cf       	rjmp	.-16     	; 0x8df4 <vfprintf+0x6d4>
    8e04:	d8 cf       	rjmp	.-80     	; 0x8db6 <vfprintf+0x696>
    8e06:	51 2c       	mov	r5, r1
    8e08:	b7 01       	movw	r22, r14
    8e0a:	80 2f       	mov	r24, r16
    8e0c:	90 e0       	ldi	r25, 0x00	; 0
    8e0e:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    8e12:	d3 cf       	rjmp	.-90     	; 0x8dba <vfprintf+0x69a>
    8e14:	08 e3       	ldi	r16, 0x38	; 56
    8e16:	11 e0       	ldi	r17, 0x01	; 1
    8e18:	d5 cf       	rjmp	.-86     	; 0x8dc4 <vfprintf+0x6a4>
    8e1a:	91 10       	cpse	r9, r1
    8e1c:	80 52       	subi	r24, 0x20	; 32
    8e1e:	b7 01       	movw	r22, r14
    8e20:	90 e0       	ldi	r25, 0x00	; 0
    8e22:	0e 94 37 4b 	call	0x966e	; 0x966e <fputc>
    8e26:	0f 5f       	subi	r16, 0xFF	; 255
    8e28:	1f 4f       	sbci	r17, 0xFF	; 255
    8e2a:	cf cf       	rjmp	.-98     	; 0x8dca <vfprintf+0x6aa>
    8e2c:	23 e0       	ldi	r18, 0x03	; 3
    8e2e:	25 15       	cp	r18, r5
    8e30:	10 f4       	brcc	.+4      	; 0x8e36 <vfprintf+0x716>
    8e32:	83 e0       	ldi	r24, 0x03	; 3
    8e34:	bd cf       	rjmp	.-134    	; 0x8db0 <vfprintf+0x690>
    8e36:	51 2c       	mov	r5, r1
    8e38:	c0 cf       	rjmp	.-128    	; 0x8dba <vfprintf+0x69a>
    8e3a:	60 96       	adiw	r28, 0x10	; 16
    8e3c:	0f b6       	in	r0, 0x3f	; 63
    8e3e:	f8 94       	cli
    8e40:	de bf       	out	0x3e, r29	; 62
    8e42:	0f be       	out	0x3f, r0	; 63
    8e44:	cd bf       	out	0x3d, r28	; 61
    8e46:	df 91       	pop	r29
    8e48:	cf 91       	pop	r28
    8e4a:	1f 91       	pop	r17
    8e4c:	0f 91       	pop	r16
    8e4e:	ff 90       	pop	r15
    8e50:	ef 90       	pop	r14
    8e52:	df 90       	pop	r13
    8e54:	cf 90       	pop	r12
    8e56:	bf 90       	pop	r11
    8e58:	af 90       	pop	r10
    8e5a:	9f 90       	pop	r9
    8e5c:	8f 90       	pop	r8
    8e5e:	7f 90       	pop	r7
    8e60:	6f 90       	pop	r6
    8e62:	5f 90       	pop	r5
    8e64:	4f 90       	pop	r4
    8e66:	3f 90       	pop	r3
    8e68:	2f 90       	pop	r2
    8e6a:	08 95       	ret

00008e6c <__subsf3>:
    8e6c:	50 58       	subi	r21, 0x80	; 128

00008e6e <__addsf3>:
    8e6e:	bb 27       	eor	r27, r27
    8e70:	aa 27       	eor	r26, r26
    8e72:	0e 94 4e 47 	call	0x8e9c	; 0x8e9c <__addsf3x>
    8e76:	0c 94 9f 48 	jmp	0x913e	; 0x913e <__fp_round>
    8e7a:	0e 94 91 48 	call	0x9122	; 0x9122 <__fp_pscA>
    8e7e:	38 f0       	brcs	.+14     	; 0x8e8e <__addsf3+0x20>
    8e80:	0e 94 98 48 	call	0x9130	; 0x9130 <__fp_pscB>
    8e84:	20 f0       	brcs	.+8      	; 0x8e8e <__addsf3+0x20>
    8e86:	39 f4       	brne	.+14     	; 0x8e96 <__addsf3+0x28>
    8e88:	9f 3f       	cpi	r25, 0xFF	; 255
    8e8a:	19 f4       	brne	.+6      	; 0x8e92 <__addsf3+0x24>
    8e8c:	26 f4       	brtc	.+8      	; 0x8e96 <__addsf3+0x28>
    8e8e:	0c 94 8e 48 	jmp	0x911c	; 0x911c <__fp_nan>
    8e92:	0e f4       	brtc	.+2      	; 0x8e96 <__addsf3+0x28>
    8e94:	e0 95       	com	r30
    8e96:	e7 fb       	bst	r30, 7
    8e98:	0c 94 88 48 	jmp	0x9110	; 0x9110 <__fp_inf>

00008e9c <__addsf3x>:
    8e9c:	e9 2f       	mov	r30, r25
    8e9e:	0e 94 b0 48 	call	0x9160	; 0x9160 <__fp_split3>
    8ea2:	58 f3       	brcs	.-42     	; 0x8e7a <__addsf3+0xc>
    8ea4:	ba 17       	cp	r27, r26
    8ea6:	62 07       	cpc	r22, r18
    8ea8:	73 07       	cpc	r23, r19
    8eaa:	84 07       	cpc	r24, r20
    8eac:	95 07       	cpc	r25, r21
    8eae:	20 f0       	brcs	.+8      	; 0x8eb8 <__addsf3x+0x1c>
    8eb0:	79 f4       	brne	.+30     	; 0x8ed0 <__addsf3x+0x34>
    8eb2:	a6 f5       	brtc	.+104    	; 0x8f1c <__addsf3x+0x80>
    8eb4:	0c 94 d2 48 	jmp	0x91a4	; 0x91a4 <__fp_zero>
    8eb8:	0e f4       	brtc	.+2      	; 0x8ebc <__addsf3x+0x20>
    8eba:	e0 95       	com	r30
    8ebc:	0b 2e       	mov	r0, r27
    8ebe:	ba 2f       	mov	r27, r26
    8ec0:	a0 2d       	mov	r26, r0
    8ec2:	0b 01       	movw	r0, r22
    8ec4:	b9 01       	movw	r22, r18
    8ec6:	90 01       	movw	r18, r0
    8ec8:	0c 01       	movw	r0, r24
    8eca:	ca 01       	movw	r24, r20
    8ecc:	a0 01       	movw	r20, r0
    8ece:	11 24       	eor	r1, r1
    8ed0:	ff 27       	eor	r31, r31
    8ed2:	59 1b       	sub	r21, r25
    8ed4:	99 f0       	breq	.+38     	; 0x8efc <__addsf3x+0x60>
    8ed6:	59 3f       	cpi	r21, 0xF9	; 249
    8ed8:	50 f4       	brcc	.+20     	; 0x8eee <__addsf3x+0x52>
    8eda:	50 3e       	cpi	r21, 0xE0	; 224
    8edc:	68 f1       	brcs	.+90     	; 0x8f38 <__addsf3x+0x9c>
    8ede:	1a 16       	cp	r1, r26
    8ee0:	f0 40       	sbci	r31, 0x00	; 0
    8ee2:	a2 2f       	mov	r26, r18
    8ee4:	23 2f       	mov	r18, r19
    8ee6:	34 2f       	mov	r19, r20
    8ee8:	44 27       	eor	r20, r20
    8eea:	58 5f       	subi	r21, 0xF8	; 248
    8eec:	f3 cf       	rjmp	.-26     	; 0x8ed4 <__addsf3x+0x38>
    8eee:	46 95       	lsr	r20
    8ef0:	37 95       	ror	r19
    8ef2:	27 95       	ror	r18
    8ef4:	a7 95       	ror	r26
    8ef6:	f0 40       	sbci	r31, 0x00	; 0
    8ef8:	53 95       	inc	r21
    8efa:	c9 f7       	brne	.-14     	; 0x8eee <__addsf3x+0x52>
    8efc:	7e f4       	brtc	.+30     	; 0x8f1c <__addsf3x+0x80>
    8efe:	1f 16       	cp	r1, r31
    8f00:	ba 0b       	sbc	r27, r26
    8f02:	62 0b       	sbc	r22, r18
    8f04:	73 0b       	sbc	r23, r19
    8f06:	84 0b       	sbc	r24, r20
    8f08:	ba f0       	brmi	.+46     	; 0x8f38 <__addsf3x+0x9c>
    8f0a:	91 50       	subi	r25, 0x01	; 1
    8f0c:	a1 f0       	breq	.+40     	; 0x8f36 <__addsf3x+0x9a>
    8f0e:	ff 0f       	add	r31, r31
    8f10:	bb 1f       	adc	r27, r27
    8f12:	66 1f       	adc	r22, r22
    8f14:	77 1f       	adc	r23, r23
    8f16:	88 1f       	adc	r24, r24
    8f18:	c2 f7       	brpl	.-16     	; 0x8f0a <__addsf3x+0x6e>
    8f1a:	0e c0       	rjmp	.+28     	; 0x8f38 <__addsf3x+0x9c>
    8f1c:	ba 0f       	add	r27, r26
    8f1e:	62 1f       	adc	r22, r18
    8f20:	73 1f       	adc	r23, r19
    8f22:	84 1f       	adc	r24, r20
    8f24:	48 f4       	brcc	.+18     	; 0x8f38 <__addsf3x+0x9c>
    8f26:	87 95       	ror	r24
    8f28:	77 95       	ror	r23
    8f2a:	67 95       	ror	r22
    8f2c:	b7 95       	ror	r27
    8f2e:	f7 95       	ror	r31
    8f30:	9e 3f       	cpi	r25, 0xFE	; 254
    8f32:	08 f0       	brcs	.+2      	; 0x8f36 <__addsf3x+0x9a>
    8f34:	b0 cf       	rjmp	.-160    	; 0x8e96 <__addsf3+0x28>
    8f36:	93 95       	inc	r25
    8f38:	88 0f       	add	r24, r24
    8f3a:	08 f0       	brcs	.+2      	; 0x8f3e <__addsf3x+0xa2>
    8f3c:	99 27       	eor	r25, r25
    8f3e:	ee 0f       	add	r30, r30
    8f40:	97 95       	ror	r25
    8f42:	87 95       	ror	r24
    8f44:	08 95       	ret

00008f46 <__divsf3>:
    8f46:	0e 94 b7 47 	call	0x8f6e	; 0x8f6e <__divsf3x>
    8f4a:	0c 94 9f 48 	jmp	0x913e	; 0x913e <__fp_round>
    8f4e:	0e 94 98 48 	call	0x9130	; 0x9130 <__fp_pscB>
    8f52:	58 f0       	brcs	.+22     	; 0x8f6a <__divsf3+0x24>
    8f54:	0e 94 91 48 	call	0x9122	; 0x9122 <__fp_pscA>
    8f58:	40 f0       	brcs	.+16     	; 0x8f6a <__divsf3+0x24>
    8f5a:	29 f4       	brne	.+10     	; 0x8f66 <__divsf3+0x20>
    8f5c:	5f 3f       	cpi	r21, 0xFF	; 255
    8f5e:	29 f0       	breq	.+10     	; 0x8f6a <__divsf3+0x24>
    8f60:	0c 94 88 48 	jmp	0x9110	; 0x9110 <__fp_inf>
    8f64:	51 11       	cpse	r21, r1
    8f66:	0c 94 d3 48 	jmp	0x91a6	; 0x91a6 <__fp_szero>
    8f6a:	0c 94 8e 48 	jmp	0x911c	; 0x911c <__fp_nan>

00008f6e <__divsf3x>:
    8f6e:	0e 94 b0 48 	call	0x9160	; 0x9160 <__fp_split3>
    8f72:	68 f3       	brcs	.-38     	; 0x8f4e <__divsf3+0x8>

00008f74 <__divsf3_pse>:
    8f74:	99 23       	and	r25, r25
    8f76:	b1 f3       	breq	.-20     	; 0x8f64 <__divsf3+0x1e>
    8f78:	55 23       	and	r21, r21
    8f7a:	91 f3       	breq	.-28     	; 0x8f60 <__divsf3+0x1a>
    8f7c:	95 1b       	sub	r25, r21
    8f7e:	55 0b       	sbc	r21, r21
    8f80:	bb 27       	eor	r27, r27
    8f82:	aa 27       	eor	r26, r26
    8f84:	62 17       	cp	r22, r18
    8f86:	73 07       	cpc	r23, r19
    8f88:	84 07       	cpc	r24, r20
    8f8a:	38 f0       	brcs	.+14     	; 0x8f9a <__divsf3_pse+0x26>
    8f8c:	9f 5f       	subi	r25, 0xFF	; 255
    8f8e:	5f 4f       	sbci	r21, 0xFF	; 255
    8f90:	22 0f       	add	r18, r18
    8f92:	33 1f       	adc	r19, r19
    8f94:	44 1f       	adc	r20, r20
    8f96:	aa 1f       	adc	r26, r26
    8f98:	a9 f3       	breq	.-22     	; 0x8f84 <__divsf3_pse+0x10>
    8f9a:	35 d0       	rcall	.+106    	; 0x9006 <__divsf3_pse+0x92>
    8f9c:	0e 2e       	mov	r0, r30
    8f9e:	3a f0       	brmi	.+14     	; 0x8fae <__divsf3_pse+0x3a>
    8fa0:	e0 e8       	ldi	r30, 0x80	; 128
    8fa2:	32 d0       	rcall	.+100    	; 0x9008 <__divsf3_pse+0x94>
    8fa4:	91 50       	subi	r25, 0x01	; 1
    8fa6:	50 40       	sbci	r21, 0x00	; 0
    8fa8:	e6 95       	lsr	r30
    8faa:	00 1c       	adc	r0, r0
    8fac:	ca f7       	brpl	.-14     	; 0x8fa0 <__divsf3_pse+0x2c>
    8fae:	2b d0       	rcall	.+86     	; 0x9006 <__divsf3_pse+0x92>
    8fb0:	fe 2f       	mov	r31, r30
    8fb2:	29 d0       	rcall	.+82     	; 0x9006 <__divsf3_pse+0x92>
    8fb4:	66 0f       	add	r22, r22
    8fb6:	77 1f       	adc	r23, r23
    8fb8:	88 1f       	adc	r24, r24
    8fba:	bb 1f       	adc	r27, r27
    8fbc:	26 17       	cp	r18, r22
    8fbe:	37 07       	cpc	r19, r23
    8fc0:	48 07       	cpc	r20, r24
    8fc2:	ab 07       	cpc	r26, r27
    8fc4:	b0 e8       	ldi	r27, 0x80	; 128
    8fc6:	09 f0       	breq	.+2      	; 0x8fca <__divsf3_pse+0x56>
    8fc8:	bb 0b       	sbc	r27, r27
    8fca:	80 2d       	mov	r24, r0
    8fcc:	bf 01       	movw	r22, r30
    8fce:	ff 27       	eor	r31, r31
    8fd0:	93 58       	subi	r25, 0x83	; 131
    8fd2:	5f 4f       	sbci	r21, 0xFF	; 255
    8fd4:	3a f0       	brmi	.+14     	; 0x8fe4 <__divsf3_pse+0x70>
    8fd6:	9e 3f       	cpi	r25, 0xFE	; 254
    8fd8:	51 05       	cpc	r21, r1
    8fda:	78 f0       	brcs	.+30     	; 0x8ffa <__divsf3_pse+0x86>
    8fdc:	0c 94 88 48 	jmp	0x9110	; 0x9110 <__fp_inf>
    8fe0:	0c 94 d3 48 	jmp	0x91a6	; 0x91a6 <__fp_szero>
    8fe4:	5f 3f       	cpi	r21, 0xFF	; 255
    8fe6:	e4 f3       	brlt	.-8      	; 0x8fe0 <__divsf3_pse+0x6c>
    8fe8:	98 3e       	cpi	r25, 0xE8	; 232
    8fea:	d4 f3       	brlt	.-12     	; 0x8fe0 <__divsf3_pse+0x6c>
    8fec:	86 95       	lsr	r24
    8fee:	77 95       	ror	r23
    8ff0:	67 95       	ror	r22
    8ff2:	b7 95       	ror	r27
    8ff4:	f7 95       	ror	r31
    8ff6:	9f 5f       	subi	r25, 0xFF	; 255
    8ff8:	c9 f7       	brne	.-14     	; 0x8fec <__divsf3_pse+0x78>
    8ffa:	88 0f       	add	r24, r24
    8ffc:	91 1d       	adc	r25, r1
    8ffe:	96 95       	lsr	r25
    9000:	87 95       	ror	r24
    9002:	97 f9       	bld	r25, 7
    9004:	08 95       	ret
    9006:	e1 e0       	ldi	r30, 0x01	; 1
    9008:	66 0f       	add	r22, r22
    900a:	77 1f       	adc	r23, r23
    900c:	88 1f       	adc	r24, r24
    900e:	bb 1f       	adc	r27, r27
    9010:	62 17       	cp	r22, r18
    9012:	73 07       	cpc	r23, r19
    9014:	84 07       	cpc	r24, r20
    9016:	ba 07       	cpc	r27, r26
    9018:	20 f0       	brcs	.+8      	; 0x9022 <__divsf3_pse+0xae>
    901a:	62 1b       	sub	r22, r18
    901c:	73 0b       	sbc	r23, r19
    901e:	84 0b       	sbc	r24, r20
    9020:	ba 0b       	sbc	r27, r26
    9022:	ee 1f       	adc	r30, r30
    9024:	88 f7       	brcc	.-30     	; 0x9008 <__divsf3_pse+0x94>
    9026:	e0 95       	com	r30
    9028:	08 95       	ret

0000902a <__fixsfsi>:
    902a:	0e 94 1c 48 	call	0x9038	; 0x9038 <__fixunssfsi>
    902e:	68 94       	set
    9030:	b1 11       	cpse	r27, r1
    9032:	0c 94 d3 48 	jmp	0x91a6	; 0x91a6 <__fp_szero>
    9036:	08 95       	ret

00009038 <__fixunssfsi>:
    9038:	0e 94 b8 48 	call	0x9170	; 0x9170 <__fp_splitA>
    903c:	88 f0       	brcs	.+34     	; 0x9060 <__fixunssfsi+0x28>
    903e:	9f 57       	subi	r25, 0x7F	; 127
    9040:	98 f0       	brcs	.+38     	; 0x9068 <__fixunssfsi+0x30>
    9042:	b9 2f       	mov	r27, r25
    9044:	99 27       	eor	r25, r25
    9046:	b7 51       	subi	r27, 0x17	; 23
    9048:	b0 f0       	brcs	.+44     	; 0x9076 <__fixunssfsi+0x3e>
    904a:	e1 f0       	breq	.+56     	; 0x9084 <__fixunssfsi+0x4c>
    904c:	66 0f       	add	r22, r22
    904e:	77 1f       	adc	r23, r23
    9050:	88 1f       	adc	r24, r24
    9052:	99 1f       	adc	r25, r25
    9054:	1a f0       	brmi	.+6      	; 0x905c <__fixunssfsi+0x24>
    9056:	ba 95       	dec	r27
    9058:	c9 f7       	brne	.-14     	; 0x904c <__fixunssfsi+0x14>
    905a:	14 c0       	rjmp	.+40     	; 0x9084 <__fixunssfsi+0x4c>
    905c:	b1 30       	cpi	r27, 0x01	; 1
    905e:	91 f0       	breq	.+36     	; 0x9084 <__fixunssfsi+0x4c>
    9060:	0e 94 d2 48 	call	0x91a4	; 0x91a4 <__fp_zero>
    9064:	b1 e0       	ldi	r27, 0x01	; 1
    9066:	08 95       	ret
    9068:	0c 94 d2 48 	jmp	0x91a4	; 0x91a4 <__fp_zero>
    906c:	67 2f       	mov	r22, r23
    906e:	78 2f       	mov	r23, r24
    9070:	88 27       	eor	r24, r24
    9072:	b8 5f       	subi	r27, 0xF8	; 248
    9074:	39 f0       	breq	.+14     	; 0x9084 <__fixunssfsi+0x4c>
    9076:	b9 3f       	cpi	r27, 0xF9	; 249
    9078:	cc f3       	brlt	.-14     	; 0x906c <__fixunssfsi+0x34>
    907a:	86 95       	lsr	r24
    907c:	77 95       	ror	r23
    907e:	67 95       	ror	r22
    9080:	b3 95       	inc	r27
    9082:	d9 f7       	brne	.-10     	; 0x907a <__fixunssfsi+0x42>
    9084:	3e f4       	brtc	.+14     	; 0x9094 <__fixunssfsi+0x5c>
    9086:	90 95       	com	r25
    9088:	80 95       	com	r24
    908a:	70 95       	com	r23
    908c:	61 95       	neg	r22
    908e:	7f 4f       	sbci	r23, 0xFF	; 255
    9090:	8f 4f       	sbci	r24, 0xFF	; 255
    9092:	9f 4f       	sbci	r25, 0xFF	; 255
    9094:	08 95       	ret

00009096 <__floatunsisf>:
    9096:	e8 94       	clt
    9098:	09 c0       	rjmp	.+18     	; 0x90ac <__floatsisf+0x12>

0000909a <__floatsisf>:
    909a:	97 fb       	bst	r25, 7
    909c:	3e f4       	brtc	.+14     	; 0x90ac <__floatsisf+0x12>
    909e:	90 95       	com	r25
    90a0:	80 95       	com	r24
    90a2:	70 95       	com	r23
    90a4:	61 95       	neg	r22
    90a6:	7f 4f       	sbci	r23, 0xFF	; 255
    90a8:	8f 4f       	sbci	r24, 0xFF	; 255
    90aa:	9f 4f       	sbci	r25, 0xFF	; 255
    90ac:	99 23       	and	r25, r25
    90ae:	a9 f0       	breq	.+42     	; 0x90da <__floatsisf+0x40>
    90b0:	f9 2f       	mov	r31, r25
    90b2:	96 e9       	ldi	r25, 0x96	; 150
    90b4:	bb 27       	eor	r27, r27
    90b6:	93 95       	inc	r25
    90b8:	f6 95       	lsr	r31
    90ba:	87 95       	ror	r24
    90bc:	77 95       	ror	r23
    90be:	67 95       	ror	r22
    90c0:	b7 95       	ror	r27
    90c2:	f1 11       	cpse	r31, r1
    90c4:	f8 cf       	rjmp	.-16     	; 0x90b6 <__floatsisf+0x1c>
    90c6:	fa f4       	brpl	.+62     	; 0x9106 <__floatsisf+0x6c>
    90c8:	bb 0f       	add	r27, r27
    90ca:	11 f4       	brne	.+4      	; 0x90d0 <__floatsisf+0x36>
    90cc:	60 ff       	sbrs	r22, 0
    90ce:	1b c0       	rjmp	.+54     	; 0x9106 <__floatsisf+0x6c>
    90d0:	6f 5f       	subi	r22, 0xFF	; 255
    90d2:	7f 4f       	sbci	r23, 0xFF	; 255
    90d4:	8f 4f       	sbci	r24, 0xFF	; 255
    90d6:	9f 4f       	sbci	r25, 0xFF	; 255
    90d8:	16 c0       	rjmp	.+44     	; 0x9106 <__floatsisf+0x6c>
    90da:	88 23       	and	r24, r24
    90dc:	11 f0       	breq	.+4      	; 0x90e2 <__floatsisf+0x48>
    90de:	96 e9       	ldi	r25, 0x96	; 150
    90e0:	11 c0       	rjmp	.+34     	; 0x9104 <__floatsisf+0x6a>
    90e2:	77 23       	and	r23, r23
    90e4:	21 f0       	breq	.+8      	; 0x90ee <__floatsisf+0x54>
    90e6:	9e e8       	ldi	r25, 0x8E	; 142
    90e8:	87 2f       	mov	r24, r23
    90ea:	76 2f       	mov	r23, r22
    90ec:	05 c0       	rjmp	.+10     	; 0x90f8 <__floatsisf+0x5e>
    90ee:	66 23       	and	r22, r22
    90f0:	71 f0       	breq	.+28     	; 0x910e <__floatsisf+0x74>
    90f2:	96 e8       	ldi	r25, 0x86	; 134
    90f4:	86 2f       	mov	r24, r22
    90f6:	70 e0       	ldi	r23, 0x00	; 0
    90f8:	60 e0       	ldi	r22, 0x00	; 0
    90fa:	2a f0       	brmi	.+10     	; 0x9106 <__floatsisf+0x6c>
    90fc:	9a 95       	dec	r25
    90fe:	66 0f       	add	r22, r22
    9100:	77 1f       	adc	r23, r23
    9102:	88 1f       	adc	r24, r24
    9104:	da f7       	brpl	.-10     	; 0x90fc <__floatsisf+0x62>
    9106:	88 0f       	add	r24, r24
    9108:	96 95       	lsr	r25
    910a:	87 95       	ror	r24
    910c:	97 f9       	bld	r25, 7
    910e:	08 95       	ret

00009110 <__fp_inf>:
    9110:	97 f9       	bld	r25, 7
    9112:	9f 67       	ori	r25, 0x7F	; 127
    9114:	80 e8       	ldi	r24, 0x80	; 128
    9116:	70 e0       	ldi	r23, 0x00	; 0
    9118:	60 e0       	ldi	r22, 0x00	; 0
    911a:	08 95       	ret

0000911c <__fp_nan>:
    911c:	9f ef       	ldi	r25, 0xFF	; 255
    911e:	80 ec       	ldi	r24, 0xC0	; 192
    9120:	08 95       	ret

00009122 <__fp_pscA>:
    9122:	00 24       	eor	r0, r0
    9124:	0a 94       	dec	r0
    9126:	16 16       	cp	r1, r22
    9128:	17 06       	cpc	r1, r23
    912a:	18 06       	cpc	r1, r24
    912c:	09 06       	cpc	r0, r25
    912e:	08 95       	ret

00009130 <__fp_pscB>:
    9130:	00 24       	eor	r0, r0
    9132:	0a 94       	dec	r0
    9134:	12 16       	cp	r1, r18
    9136:	13 06       	cpc	r1, r19
    9138:	14 06       	cpc	r1, r20
    913a:	05 06       	cpc	r0, r21
    913c:	08 95       	ret

0000913e <__fp_round>:
    913e:	09 2e       	mov	r0, r25
    9140:	03 94       	inc	r0
    9142:	00 0c       	add	r0, r0
    9144:	11 f4       	brne	.+4      	; 0x914a <__fp_round+0xc>
    9146:	88 23       	and	r24, r24
    9148:	52 f0       	brmi	.+20     	; 0x915e <__fp_round+0x20>
    914a:	bb 0f       	add	r27, r27
    914c:	40 f4       	brcc	.+16     	; 0x915e <__fp_round+0x20>
    914e:	bf 2b       	or	r27, r31
    9150:	11 f4       	brne	.+4      	; 0x9156 <__fp_round+0x18>
    9152:	60 ff       	sbrs	r22, 0
    9154:	04 c0       	rjmp	.+8      	; 0x915e <__fp_round+0x20>
    9156:	6f 5f       	subi	r22, 0xFF	; 255
    9158:	7f 4f       	sbci	r23, 0xFF	; 255
    915a:	8f 4f       	sbci	r24, 0xFF	; 255
    915c:	9f 4f       	sbci	r25, 0xFF	; 255
    915e:	08 95       	ret

00009160 <__fp_split3>:
    9160:	57 fd       	sbrc	r21, 7
    9162:	90 58       	subi	r25, 0x80	; 128
    9164:	44 0f       	add	r20, r20
    9166:	55 1f       	adc	r21, r21
    9168:	59 f0       	breq	.+22     	; 0x9180 <__fp_splitA+0x10>
    916a:	5f 3f       	cpi	r21, 0xFF	; 255
    916c:	71 f0       	breq	.+28     	; 0x918a <__fp_splitA+0x1a>
    916e:	47 95       	ror	r20

00009170 <__fp_splitA>:
    9170:	88 0f       	add	r24, r24
    9172:	97 fb       	bst	r25, 7
    9174:	99 1f       	adc	r25, r25
    9176:	61 f0       	breq	.+24     	; 0x9190 <__fp_splitA+0x20>
    9178:	9f 3f       	cpi	r25, 0xFF	; 255
    917a:	79 f0       	breq	.+30     	; 0x919a <__fp_splitA+0x2a>
    917c:	87 95       	ror	r24
    917e:	08 95       	ret
    9180:	12 16       	cp	r1, r18
    9182:	13 06       	cpc	r1, r19
    9184:	14 06       	cpc	r1, r20
    9186:	55 1f       	adc	r21, r21
    9188:	f2 cf       	rjmp	.-28     	; 0x916e <__fp_split3+0xe>
    918a:	46 95       	lsr	r20
    918c:	f1 df       	rcall	.-30     	; 0x9170 <__fp_splitA>
    918e:	08 c0       	rjmp	.+16     	; 0x91a0 <__fp_splitA+0x30>
    9190:	16 16       	cp	r1, r22
    9192:	17 06       	cpc	r1, r23
    9194:	18 06       	cpc	r1, r24
    9196:	99 1f       	adc	r25, r25
    9198:	f1 cf       	rjmp	.-30     	; 0x917c <__fp_splitA+0xc>
    919a:	86 95       	lsr	r24
    919c:	71 05       	cpc	r23, r1
    919e:	61 05       	cpc	r22, r1
    91a0:	08 94       	sec
    91a2:	08 95       	ret

000091a4 <__fp_zero>:
    91a4:	e8 94       	clt

000091a6 <__fp_szero>:
    91a6:	bb 27       	eor	r27, r27
    91a8:	66 27       	eor	r22, r22
    91aa:	77 27       	eor	r23, r23
    91ac:	cb 01       	movw	r24, r22
    91ae:	97 f9       	bld	r25, 7
    91b0:	08 95       	ret

000091b2 <__mulsf3>:
    91b2:	0e 94 ec 48 	call	0x91d8	; 0x91d8 <__mulsf3x>
    91b6:	0c 94 9f 48 	jmp	0x913e	; 0x913e <__fp_round>
    91ba:	0e 94 91 48 	call	0x9122	; 0x9122 <__fp_pscA>
    91be:	38 f0       	brcs	.+14     	; 0x91ce <__mulsf3+0x1c>
    91c0:	0e 94 98 48 	call	0x9130	; 0x9130 <__fp_pscB>
    91c4:	20 f0       	brcs	.+8      	; 0x91ce <__mulsf3+0x1c>
    91c6:	95 23       	and	r25, r21
    91c8:	11 f0       	breq	.+4      	; 0x91ce <__mulsf3+0x1c>
    91ca:	0c 94 88 48 	jmp	0x9110	; 0x9110 <__fp_inf>
    91ce:	0c 94 8e 48 	jmp	0x911c	; 0x911c <__fp_nan>
    91d2:	11 24       	eor	r1, r1
    91d4:	0c 94 d3 48 	jmp	0x91a6	; 0x91a6 <__fp_szero>

000091d8 <__mulsf3x>:
    91d8:	0e 94 b0 48 	call	0x9160	; 0x9160 <__fp_split3>
    91dc:	70 f3       	brcs	.-36     	; 0x91ba <__mulsf3+0x8>

000091de <__mulsf3_pse>:
    91de:	95 9f       	mul	r25, r21
    91e0:	c1 f3       	breq	.-16     	; 0x91d2 <__mulsf3+0x20>
    91e2:	95 0f       	add	r25, r21
    91e4:	50 e0       	ldi	r21, 0x00	; 0
    91e6:	55 1f       	adc	r21, r21
    91e8:	62 9f       	mul	r22, r18
    91ea:	f0 01       	movw	r30, r0
    91ec:	72 9f       	mul	r23, r18
    91ee:	bb 27       	eor	r27, r27
    91f0:	f0 0d       	add	r31, r0
    91f2:	b1 1d       	adc	r27, r1
    91f4:	63 9f       	mul	r22, r19
    91f6:	aa 27       	eor	r26, r26
    91f8:	f0 0d       	add	r31, r0
    91fa:	b1 1d       	adc	r27, r1
    91fc:	aa 1f       	adc	r26, r26
    91fe:	64 9f       	mul	r22, r20
    9200:	66 27       	eor	r22, r22
    9202:	b0 0d       	add	r27, r0
    9204:	a1 1d       	adc	r26, r1
    9206:	66 1f       	adc	r22, r22
    9208:	82 9f       	mul	r24, r18
    920a:	22 27       	eor	r18, r18
    920c:	b0 0d       	add	r27, r0
    920e:	a1 1d       	adc	r26, r1
    9210:	62 1f       	adc	r22, r18
    9212:	73 9f       	mul	r23, r19
    9214:	b0 0d       	add	r27, r0
    9216:	a1 1d       	adc	r26, r1
    9218:	62 1f       	adc	r22, r18
    921a:	83 9f       	mul	r24, r19
    921c:	a0 0d       	add	r26, r0
    921e:	61 1d       	adc	r22, r1
    9220:	22 1f       	adc	r18, r18
    9222:	74 9f       	mul	r23, r20
    9224:	33 27       	eor	r19, r19
    9226:	a0 0d       	add	r26, r0
    9228:	61 1d       	adc	r22, r1
    922a:	23 1f       	adc	r18, r19
    922c:	84 9f       	mul	r24, r20
    922e:	60 0d       	add	r22, r0
    9230:	21 1d       	adc	r18, r1
    9232:	82 2f       	mov	r24, r18
    9234:	76 2f       	mov	r23, r22
    9236:	6a 2f       	mov	r22, r26
    9238:	11 24       	eor	r1, r1
    923a:	9f 57       	subi	r25, 0x7F	; 127
    923c:	50 40       	sbci	r21, 0x00	; 0
    923e:	9a f0       	brmi	.+38     	; 0x9266 <__mulsf3_pse+0x88>
    9240:	f1 f0       	breq	.+60     	; 0x927e <__mulsf3_pse+0xa0>
    9242:	88 23       	and	r24, r24
    9244:	4a f0       	brmi	.+18     	; 0x9258 <__mulsf3_pse+0x7a>
    9246:	ee 0f       	add	r30, r30
    9248:	ff 1f       	adc	r31, r31
    924a:	bb 1f       	adc	r27, r27
    924c:	66 1f       	adc	r22, r22
    924e:	77 1f       	adc	r23, r23
    9250:	88 1f       	adc	r24, r24
    9252:	91 50       	subi	r25, 0x01	; 1
    9254:	50 40       	sbci	r21, 0x00	; 0
    9256:	a9 f7       	brne	.-22     	; 0x9242 <__mulsf3_pse+0x64>
    9258:	9e 3f       	cpi	r25, 0xFE	; 254
    925a:	51 05       	cpc	r21, r1
    925c:	80 f0       	brcs	.+32     	; 0x927e <__mulsf3_pse+0xa0>
    925e:	0c 94 88 48 	jmp	0x9110	; 0x9110 <__fp_inf>
    9262:	0c 94 d3 48 	jmp	0x91a6	; 0x91a6 <__fp_szero>
    9266:	5f 3f       	cpi	r21, 0xFF	; 255
    9268:	e4 f3       	brlt	.-8      	; 0x9262 <__mulsf3_pse+0x84>
    926a:	98 3e       	cpi	r25, 0xE8	; 232
    926c:	d4 f3       	brlt	.-12     	; 0x9262 <__mulsf3_pse+0x84>
    926e:	86 95       	lsr	r24
    9270:	77 95       	ror	r23
    9272:	67 95       	ror	r22
    9274:	b7 95       	ror	r27
    9276:	f7 95       	ror	r31
    9278:	e7 95       	ror	r30
    927a:	9f 5f       	subi	r25, 0xFF	; 255
    927c:	c1 f7       	brne	.-16     	; 0x926e <__mulsf3_pse+0x90>
    927e:	fe 2b       	or	r31, r30
    9280:	88 0f       	add	r24, r24
    9282:	91 1d       	adc	r25, r1
    9284:	96 95       	lsr	r25
    9286:	87 95       	ror	r24
    9288:	97 f9       	bld	r25, 7
    928a:	08 95       	ret

0000928c <__udivmodhi4>:
    928c:	aa 1b       	sub	r26, r26
    928e:	bb 1b       	sub	r27, r27
    9290:	51 e1       	ldi	r21, 0x11	; 17
    9292:	07 c0       	rjmp	.+14     	; 0x92a2 <__udivmodhi4_ep>

00009294 <__udivmodhi4_loop>:
    9294:	aa 1f       	adc	r26, r26
    9296:	bb 1f       	adc	r27, r27
    9298:	a6 17       	cp	r26, r22
    929a:	b7 07       	cpc	r27, r23
    929c:	10 f0       	brcs	.+4      	; 0x92a2 <__udivmodhi4_ep>
    929e:	a6 1b       	sub	r26, r22
    92a0:	b7 0b       	sbc	r27, r23

000092a2 <__udivmodhi4_ep>:
    92a2:	88 1f       	adc	r24, r24
    92a4:	99 1f       	adc	r25, r25
    92a6:	5a 95       	dec	r21
    92a8:	a9 f7       	brne	.-22     	; 0x9294 <__udivmodhi4_loop>
    92aa:	80 95       	com	r24
    92ac:	90 95       	com	r25
    92ae:	bc 01       	movw	r22, r24
    92b0:	cd 01       	movw	r24, r26
    92b2:	08 95       	ret

000092b4 <__udivmodsi4>:
    92b4:	a1 e2       	ldi	r26, 0x21	; 33
    92b6:	1a 2e       	mov	r1, r26
    92b8:	aa 1b       	sub	r26, r26
    92ba:	bb 1b       	sub	r27, r27
    92bc:	fd 01       	movw	r30, r26
    92be:	0d c0       	rjmp	.+26     	; 0x92da <__udivmodsi4_ep>

000092c0 <__udivmodsi4_loop>:
    92c0:	aa 1f       	adc	r26, r26
    92c2:	bb 1f       	adc	r27, r27
    92c4:	ee 1f       	adc	r30, r30
    92c6:	ff 1f       	adc	r31, r31
    92c8:	a2 17       	cp	r26, r18
    92ca:	b3 07       	cpc	r27, r19
    92cc:	e4 07       	cpc	r30, r20
    92ce:	f5 07       	cpc	r31, r21
    92d0:	20 f0       	brcs	.+8      	; 0x92da <__udivmodsi4_ep>
    92d2:	a2 1b       	sub	r26, r18
    92d4:	b3 0b       	sbc	r27, r19
    92d6:	e4 0b       	sbc	r30, r20
    92d8:	f5 0b       	sbc	r31, r21

000092da <__udivmodsi4_ep>:
    92da:	66 1f       	adc	r22, r22
    92dc:	77 1f       	adc	r23, r23
    92de:	88 1f       	adc	r24, r24
    92e0:	99 1f       	adc	r25, r25
    92e2:	1a 94       	dec	r1
    92e4:	69 f7       	brne	.-38     	; 0x92c0 <__udivmodsi4_loop>
    92e6:	60 95       	com	r22
    92e8:	70 95       	com	r23
    92ea:	80 95       	com	r24
    92ec:	90 95       	com	r25
    92ee:	9b 01       	movw	r18, r22
    92f0:	ac 01       	movw	r20, r24
    92f2:	bd 01       	movw	r22, r26
    92f4:	cf 01       	movw	r24, r30
    92f6:	08 95       	ret

000092f8 <__tablejump2__>:
    92f8:	ee 0f       	add	r30, r30
    92fa:	ff 1f       	adc	r31, r31
    92fc:	00 24       	eor	r0, r0
    92fe:	00 1c       	adc	r0, r0
    9300:	0b be       	out	0x3b, r0	; 59
    9302:	07 90       	elpm	r0, Z+
    9304:	f6 91       	elpm	r31, Z
    9306:	e0 2d       	mov	r30, r0
    9308:	09 94       	ijmp

0000930a <__umulhisi3>:
    930a:	a2 9f       	mul	r26, r18
    930c:	b0 01       	movw	r22, r0
    930e:	b3 9f       	mul	r27, r19
    9310:	c0 01       	movw	r24, r0
    9312:	a3 9f       	mul	r26, r19
    9314:	70 0d       	add	r23, r0
    9316:	81 1d       	adc	r24, r1
    9318:	11 24       	eor	r1, r1
    931a:	91 1d       	adc	r25, r1
    931c:	b2 9f       	mul	r27, r18
    931e:	70 0d       	add	r23, r0
    9320:	81 1d       	adc	r24, r1
    9322:	11 24       	eor	r1, r1
    9324:	91 1d       	adc	r25, r1
    9326:	08 95       	ret

00009328 <do_rand>:
    9328:	8f 92       	push	r8
    932a:	9f 92       	push	r9
    932c:	af 92       	push	r10
    932e:	bf 92       	push	r11
    9330:	cf 92       	push	r12
    9332:	df 92       	push	r13
    9334:	ef 92       	push	r14
    9336:	ff 92       	push	r15
    9338:	cf 93       	push	r28
    933a:	df 93       	push	r29
    933c:	ec 01       	movw	r28, r24
    933e:	68 81       	ld	r22, Y
    9340:	79 81       	ldd	r23, Y+1	; 0x01
    9342:	8a 81       	ldd	r24, Y+2	; 0x02
    9344:	9b 81       	ldd	r25, Y+3	; 0x03
    9346:	61 15       	cp	r22, r1
    9348:	71 05       	cpc	r23, r1
    934a:	81 05       	cpc	r24, r1
    934c:	91 05       	cpc	r25, r1
    934e:	21 f4       	brne	.+8      	; 0x9358 <do_rand+0x30>
    9350:	64 e2       	ldi	r22, 0x24	; 36
    9352:	79 ed       	ldi	r23, 0xD9	; 217
    9354:	8b e5       	ldi	r24, 0x5B	; 91
    9356:	97 e0       	ldi	r25, 0x07	; 7
    9358:	2d e1       	ldi	r18, 0x1D	; 29
    935a:	33 ef       	ldi	r19, 0xF3	; 243
    935c:	41 e0       	ldi	r20, 0x01	; 1
    935e:	50 e0       	ldi	r21, 0x00	; 0
    9360:	0e 94 22 4d 	call	0x9a44	; 0x9a44 <__divmodsi4>
    9364:	49 01       	movw	r8, r18
    9366:	5a 01       	movw	r10, r20
    9368:	9b 01       	movw	r18, r22
    936a:	ac 01       	movw	r20, r24
    936c:	a7 ea       	ldi	r26, 0xA7	; 167
    936e:	b1 e4       	ldi	r27, 0x41	; 65
    9370:	0e 94 41 4d 	call	0x9a82	; 0x9a82 <__muluhisi3>
    9374:	6b 01       	movw	r12, r22
    9376:	7c 01       	movw	r14, r24
    9378:	ac ee       	ldi	r26, 0xEC	; 236
    937a:	b4 ef       	ldi	r27, 0xF4	; 244
    937c:	a5 01       	movw	r20, r10
    937e:	94 01       	movw	r18, r8
    9380:	0e 94 4f 4d 	call	0x9a9e	; 0x9a9e <__mulohisi3>
    9384:	dc 01       	movw	r26, r24
    9386:	cb 01       	movw	r24, r22
    9388:	8c 0d       	add	r24, r12
    938a:	9d 1d       	adc	r25, r13
    938c:	ae 1d       	adc	r26, r14
    938e:	bf 1d       	adc	r27, r15
    9390:	b7 ff       	sbrs	r27, 7
    9392:	03 c0       	rjmp	.+6      	; 0x939a <do_rand+0x72>
    9394:	01 97       	sbiw	r24, 0x01	; 1
    9396:	a1 09       	sbc	r26, r1
    9398:	b0 48       	sbci	r27, 0x80	; 128
    939a:	88 83       	st	Y, r24
    939c:	99 83       	std	Y+1, r25	; 0x01
    939e:	aa 83       	std	Y+2, r26	; 0x02
    93a0:	bb 83       	std	Y+3, r27	; 0x03
    93a2:	9f 77       	andi	r25, 0x7F	; 127
    93a4:	df 91       	pop	r29
    93a6:	cf 91       	pop	r28
    93a8:	ff 90       	pop	r15
    93aa:	ef 90       	pop	r14
    93ac:	df 90       	pop	r13
    93ae:	cf 90       	pop	r12
    93b0:	bf 90       	pop	r11
    93b2:	af 90       	pop	r10
    93b4:	9f 90       	pop	r9
    93b6:	8f 90       	pop	r8
    93b8:	08 95       	ret

000093ba <rand_r>:
    93ba:	0c 94 94 49 	jmp	0x9328	; 0x9328 <do_rand>

000093be <rand>:
    93be:	80 e0       	ldi	r24, 0x00	; 0
    93c0:	92 e0       	ldi	r25, 0x02	; 2
    93c2:	0c 94 94 49 	jmp	0x9328	; 0x9328 <do_rand>

000093c6 <srand>:
    93c6:	a0 e0       	ldi	r26, 0x00	; 0
    93c8:	b0 e0       	ldi	r27, 0x00	; 0
    93ca:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__DATA_REGION_ORIGIN__>
    93ce:	90 93 01 02 	sts	0x0201, r25	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
    93d2:	a0 93 02 02 	sts	0x0202, r26	; 0x800202 <__DATA_REGION_ORIGIN__+0x2>
    93d6:	b0 93 03 02 	sts	0x0203, r27	; 0x800203 <__DATA_REGION_ORIGIN__+0x3>
    93da:	08 95       	ret

000093dc <__ftoa_engine>:
    93dc:	28 30       	cpi	r18, 0x08	; 8
    93de:	08 f0       	brcs	.+2      	; 0x93e2 <__ftoa_engine+0x6>
    93e0:	27 e0       	ldi	r18, 0x07	; 7
    93e2:	33 27       	eor	r19, r19
    93e4:	da 01       	movw	r26, r20
    93e6:	99 0f       	add	r25, r25
    93e8:	31 1d       	adc	r19, r1
    93ea:	87 fd       	sbrc	r24, 7
    93ec:	91 60       	ori	r25, 0x01	; 1
    93ee:	00 96       	adiw	r24, 0x00	; 0
    93f0:	61 05       	cpc	r22, r1
    93f2:	71 05       	cpc	r23, r1
    93f4:	39 f4       	brne	.+14     	; 0x9404 <__ftoa_engine+0x28>
    93f6:	32 60       	ori	r19, 0x02	; 2
    93f8:	2e 5f       	subi	r18, 0xFE	; 254
    93fa:	3d 93       	st	X+, r19
    93fc:	30 e3       	ldi	r19, 0x30	; 48
    93fe:	2a 95       	dec	r18
    9400:	e1 f7       	brne	.-8      	; 0x93fa <__ftoa_engine+0x1e>
    9402:	08 95       	ret
    9404:	9f 3f       	cpi	r25, 0xFF	; 255
    9406:	30 f0       	brcs	.+12     	; 0x9414 <__ftoa_engine+0x38>
    9408:	80 38       	cpi	r24, 0x80	; 128
    940a:	71 05       	cpc	r23, r1
    940c:	61 05       	cpc	r22, r1
    940e:	09 f0       	breq	.+2      	; 0x9412 <__ftoa_engine+0x36>
    9410:	3c 5f       	subi	r19, 0xFC	; 252
    9412:	3c 5f       	subi	r19, 0xFC	; 252
    9414:	3d 93       	st	X+, r19
    9416:	91 30       	cpi	r25, 0x01	; 1
    9418:	08 f0       	brcs	.+2      	; 0x941c <__ftoa_engine+0x40>
    941a:	80 68       	ori	r24, 0x80	; 128
    941c:	91 1d       	adc	r25, r1
    941e:	df 93       	push	r29
    9420:	cf 93       	push	r28
    9422:	1f 93       	push	r17
    9424:	0f 93       	push	r16
    9426:	ff 92       	push	r15
    9428:	ef 92       	push	r14
    942a:	19 2f       	mov	r17, r25
    942c:	98 7f       	andi	r25, 0xF8	; 248
    942e:	96 95       	lsr	r25
    9430:	e9 2f       	mov	r30, r25
    9432:	96 95       	lsr	r25
    9434:	96 95       	lsr	r25
    9436:	e9 0f       	add	r30, r25
    9438:	ff 27       	eor	r31, r31
    943a:	ea 56       	subi	r30, 0x6A	; 106
    943c:	fe 4f       	sbci	r31, 0xFE	; 254
    943e:	99 27       	eor	r25, r25
    9440:	33 27       	eor	r19, r19
    9442:	ee 24       	eor	r14, r14
    9444:	ff 24       	eor	r15, r15
    9446:	a7 01       	movw	r20, r14
    9448:	e7 01       	movw	r28, r14
    944a:	05 90       	lpm	r0, Z+
    944c:	08 94       	sec
    944e:	07 94       	ror	r0
    9450:	28 f4       	brcc	.+10     	; 0x945c <__ftoa_engine+0x80>
    9452:	36 0f       	add	r19, r22
    9454:	e7 1e       	adc	r14, r23
    9456:	f8 1e       	adc	r15, r24
    9458:	49 1f       	adc	r20, r25
    945a:	51 1d       	adc	r21, r1
    945c:	66 0f       	add	r22, r22
    945e:	77 1f       	adc	r23, r23
    9460:	88 1f       	adc	r24, r24
    9462:	99 1f       	adc	r25, r25
    9464:	06 94       	lsr	r0
    9466:	a1 f7       	brne	.-24     	; 0x9450 <__ftoa_engine+0x74>
    9468:	05 90       	lpm	r0, Z+
    946a:	07 94       	ror	r0
    946c:	28 f4       	brcc	.+10     	; 0x9478 <__ftoa_engine+0x9c>
    946e:	e7 0e       	add	r14, r23
    9470:	f8 1e       	adc	r15, r24
    9472:	49 1f       	adc	r20, r25
    9474:	56 1f       	adc	r21, r22
    9476:	c1 1d       	adc	r28, r1
    9478:	77 0f       	add	r23, r23
    947a:	88 1f       	adc	r24, r24
    947c:	99 1f       	adc	r25, r25
    947e:	66 1f       	adc	r22, r22
    9480:	06 94       	lsr	r0
    9482:	a1 f7       	brne	.-24     	; 0x946c <__ftoa_engine+0x90>
    9484:	05 90       	lpm	r0, Z+
    9486:	07 94       	ror	r0
    9488:	28 f4       	brcc	.+10     	; 0x9494 <__ftoa_engine+0xb8>
    948a:	f8 0e       	add	r15, r24
    948c:	49 1f       	adc	r20, r25
    948e:	56 1f       	adc	r21, r22
    9490:	c7 1f       	adc	r28, r23
    9492:	d1 1d       	adc	r29, r1
    9494:	88 0f       	add	r24, r24
    9496:	99 1f       	adc	r25, r25
    9498:	66 1f       	adc	r22, r22
    949a:	77 1f       	adc	r23, r23
    949c:	06 94       	lsr	r0
    949e:	a1 f7       	brne	.-24     	; 0x9488 <__ftoa_engine+0xac>
    94a0:	05 90       	lpm	r0, Z+
    94a2:	07 94       	ror	r0
    94a4:	20 f4       	brcc	.+8      	; 0x94ae <__ftoa_engine+0xd2>
    94a6:	49 0f       	add	r20, r25
    94a8:	56 1f       	adc	r21, r22
    94aa:	c7 1f       	adc	r28, r23
    94ac:	d8 1f       	adc	r29, r24
    94ae:	99 0f       	add	r25, r25
    94b0:	66 1f       	adc	r22, r22
    94b2:	77 1f       	adc	r23, r23
    94b4:	88 1f       	adc	r24, r24
    94b6:	06 94       	lsr	r0
    94b8:	a9 f7       	brne	.-22     	; 0x94a4 <__ftoa_engine+0xc8>
    94ba:	84 91       	lpm	r24, Z
    94bc:	10 95       	com	r17
    94be:	17 70       	andi	r17, 0x07	; 7
    94c0:	41 f0       	breq	.+16     	; 0x94d2 <__ftoa_engine+0xf6>
    94c2:	d6 95       	lsr	r29
    94c4:	c7 95       	ror	r28
    94c6:	57 95       	ror	r21
    94c8:	47 95       	ror	r20
    94ca:	f7 94       	ror	r15
    94cc:	e7 94       	ror	r14
    94ce:	1a 95       	dec	r17
    94d0:	c1 f7       	brne	.-16     	; 0x94c2 <__ftoa_engine+0xe6>
    94d2:	ec e3       	ldi	r30, 0x3C	; 60
    94d4:	f1 e0       	ldi	r31, 0x01	; 1
    94d6:	68 94       	set
    94d8:	15 90       	lpm	r1, Z+
    94da:	15 91       	lpm	r17, Z+
    94dc:	35 91       	lpm	r19, Z+
    94de:	65 91       	lpm	r22, Z+
    94e0:	95 91       	lpm	r25, Z+
    94e2:	05 90       	lpm	r0, Z+
    94e4:	7f e2       	ldi	r23, 0x2F	; 47
    94e6:	73 95       	inc	r23
    94e8:	e1 18       	sub	r14, r1
    94ea:	f1 0a       	sbc	r15, r17
    94ec:	43 0b       	sbc	r20, r19
    94ee:	56 0b       	sbc	r21, r22
    94f0:	c9 0b       	sbc	r28, r25
    94f2:	d0 09       	sbc	r29, r0
    94f4:	c0 f7       	brcc	.-16     	; 0x94e6 <__ftoa_engine+0x10a>
    94f6:	e1 0c       	add	r14, r1
    94f8:	f1 1e       	adc	r15, r17
    94fa:	43 1f       	adc	r20, r19
    94fc:	56 1f       	adc	r21, r22
    94fe:	c9 1f       	adc	r28, r25
    9500:	d0 1d       	adc	r29, r0
    9502:	7e f4       	brtc	.+30     	; 0x9522 <__ftoa_engine+0x146>
    9504:	70 33       	cpi	r23, 0x30	; 48
    9506:	11 f4       	brne	.+4      	; 0x950c <__ftoa_engine+0x130>
    9508:	8a 95       	dec	r24
    950a:	e6 cf       	rjmp	.-52     	; 0x94d8 <__ftoa_engine+0xfc>
    950c:	e8 94       	clt
    950e:	01 50       	subi	r16, 0x01	; 1
    9510:	30 f0       	brcs	.+12     	; 0x951e <__ftoa_engine+0x142>
    9512:	08 0f       	add	r16, r24
    9514:	0a f4       	brpl	.+2      	; 0x9518 <__ftoa_engine+0x13c>
    9516:	00 27       	eor	r16, r16
    9518:	02 17       	cp	r16, r18
    951a:	08 f4       	brcc	.+2      	; 0x951e <__ftoa_engine+0x142>
    951c:	20 2f       	mov	r18, r16
    951e:	23 95       	inc	r18
    9520:	02 2f       	mov	r16, r18
    9522:	7a 33       	cpi	r23, 0x3A	; 58
    9524:	28 f0       	brcs	.+10     	; 0x9530 <__ftoa_engine+0x154>
    9526:	79 e3       	ldi	r23, 0x39	; 57
    9528:	7d 93       	st	X+, r23
    952a:	2a 95       	dec	r18
    952c:	e9 f7       	brne	.-6      	; 0x9528 <__ftoa_engine+0x14c>
    952e:	10 c0       	rjmp	.+32     	; 0x9550 <__ftoa_engine+0x174>
    9530:	7d 93       	st	X+, r23
    9532:	2a 95       	dec	r18
    9534:	89 f6       	brne	.-94     	; 0x94d8 <__ftoa_engine+0xfc>
    9536:	06 94       	lsr	r0
    9538:	97 95       	ror	r25
    953a:	67 95       	ror	r22
    953c:	37 95       	ror	r19
    953e:	17 95       	ror	r17
    9540:	17 94       	ror	r1
    9542:	e1 18       	sub	r14, r1
    9544:	f1 0a       	sbc	r15, r17
    9546:	43 0b       	sbc	r20, r19
    9548:	56 0b       	sbc	r21, r22
    954a:	c9 0b       	sbc	r28, r25
    954c:	d0 09       	sbc	r29, r0
    954e:	98 f0       	brcs	.+38     	; 0x9576 <__ftoa_engine+0x19a>
    9550:	23 95       	inc	r18
    9552:	7e 91       	ld	r23, -X
    9554:	73 95       	inc	r23
    9556:	7a 33       	cpi	r23, 0x3A	; 58
    9558:	08 f0       	brcs	.+2      	; 0x955c <__ftoa_engine+0x180>
    955a:	70 e3       	ldi	r23, 0x30	; 48
    955c:	7c 93       	st	X, r23
    955e:	20 13       	cpse	r18, r16
    9560:	b8 f7       	brcc	.-18     	; 0x9550 <__ftoa_engine+0x174>
    9562:	7e 91       	ld	r23, -X
    9564:	70 61       	ori	r23, 0x10	; 16
    9566:	7d 93       	st	X+, r23
    9568:	30 f0       	brcs	.+12     	; 0x9576 <__ftoa_engine+0x19a>
    956a:	83 95       	inc	r24
    956c:	71 e3       	ldi	r23, 0x31	; 49
    956e:	7d 93       	st	X+, r23
    9570:	70 e3       	ldi	r23, 0x30	; 48
    9572:	2a 95       	dec	r18
    9574:	e1 f7       	brne	.-8      	; 0x956e <__ftoa_engine+0x192>
    9576:	11 24       	eor	r1, r1
    9578:	ef 90       	pop	r14
    957a:	ff 90       	pop	r15
    957c:	0f 91       	pop	r16
    957e:	1f 91       	pop	r17
    9580:	cf 91       	pop	r28
    9582:	df 91       	pop	r29
    9584:	99 27       	eor	r25, r25
    9586:	87 fd       	sbrc	r24, 7
    9588:	90 95       	com	r25
    958a:	08 95       	ret

0000958c <strnlen_P>:
    958c:	fc 01       	movw	r30, r24
    958e:	05 90       	lpm	r0, Z+
    9590:	61 50       	subi	r22, 0x01	; 1
    9592:	70 40       	sbci	r23, 0x00	; 0
    9594:	01 10       	cpse	r0, r1
    9596:	d8 f7       	brcc	.-10     	; 0x958e <strnlen_P+0x2>
    9598:	80 95       	com	r24
    959a:	90 95       	com	r25
    959c:	8e 0f       	add	r24, r30
    959e:	9f 1f       	adc	r25, r31
    95a0:	08 95       	ret

000095a2 <memcpy>:
    95a2:	fb 01       	movw	r30, r22
    95a4:	dc 01       	movw	r26, r24
    95a6:	02 c0       	rjmp	.+4      	; 0x95ac <memcpy+0xa>
    95a8:	01 90       	ld	r0, Z+
    95aa:	0d 92       	st	X+, r0
    95ac:	41 50       	subi	r20, 0x01	; 1
    95ae:	50 40       	sbci	r21, 0x00	; 0
    95b0:	d8 f7       	brcc	.-10     	; 0x95a8 <memcpy+0x6>
    95b2:	08 95       	ret

000095b4 <memset>:
    95b4:	dc 01       	movw	r26, r24
    95b6:	01 c0       	rjmp	.+2      	; 0x95ba <memset+0x6>
    95b8:	6d 93       	st	X+, r22
    95ba:	41 50       	subi	r20, 0x01	; 1
    95bc:	50 40       	sbci	r21, 0x00	; 0
    95be:	e0 f7       	brcc	.-8      	; 0x95b8 <memset+0x4>
    95c0:	08 95       	ret

000095c2 <strnlen>:
    95c2:	fc 01       	movw	r30, r24
    95c4:	61 50       	subi	r22, 0x01	; 1
    95c6:	70 40       	sbci	r23, 0x00	; 0
    95c8:	01 90       	ld	r0, Z+
    95ca:	01 10       	cpse	r0, r1
    95cc:	d8 f7       	brcc	.-10     	; 0x95c4 <strnlen+0x2>
    95ce:	80 95       	com	r24
    95d0:	90 95       	com	r25
    95d2:	8e 0f       	add	r24, r30
    95d4:	9f 1f       	adc	r25, r31
    95d6:	08 95       	ret

000095d8 <fdevopen>:
    95d8:	0f 93       	push	r16
    95da:	1f 93       	push	r17
    95dc:	cf 93       	push	r28
    95de:	df 93       	push	r29
    95e0:	00 97       	sbiw	r24, 0x00	; 0
    95e2:	31 f4       	brne	.+12     	; 0x95f0 <fdevopen+0x18>
    95e4:	61 15       	cp	r22, r1
    95e6:	71 05       	cpc	r23, r1
    95e8:	19 f4       	brne	.+6      	; 0x95f0 <fdevopen+0x18>
    95ea:	80 e0       	ldi	r24, 0x00	; 0
    95ec:	90 e0       	ldi	r25, 0x00	; 0
    95ee:	3a c0       	rjmp	.+116    	; 0x9664 <fdevopen+0x8c>
    95f0:	8b 01       	movw	r16, r22
    95f2:	ec 01       	movw	r28, r24
    95f4:	6e e0       	ldi	r22, 0x0E	; 14
    95f6:	70 e0       	ldi	r23, 0x00	; 0
    95f8:	81 e0       	ldi	r24, 0x01	; 1
    95fa:	90 e0       	ldi	r25, 0x00	; 0
    95fc:	0e 94 e5 4b 	call	0x97ca	; 0x97ca <calloc>
    9600:	fc 01       	movw	r30, r24
    9602:	89 2b       	or	r24, r25
    9604:	91 f3       	breq	.-28     	; 0x95ea <fdevopen+0x12>
    9606:	80 e8       	ldi	r24, 0x80	; 128
    9608:	83 83       	std	Z+3, r24	; 0x03
    960a:	01 15       	cp	r16, r1
    960c:	11 05       	cpc	r17, r1
    960e:	71 f0       	breq	.+28     	; 0x962c <fdevopen+0x54>
    9610:	13 87       	std	Z+11, r17	; 0x0b
    9612:	02 87       	std	Z+10, r16	; 0x0a
    9614:	81 e8       	ldi	r24, 0x81	; 129
    9616:	83 83       	std	Z+3, r24	; 0x03
    9618:	80 91 e8 11 	lds	r24, 0x11E8	; 0x8011e8 <__iob>
    961c:	90 91 e9 11 	lds	r25, 0x11E9	; 0x8011e9 <__iob+0x1>
    9620:	89 2b       	or	r24, r25
    9622:	21 f4       	brne	.+8      	; 0x962c <fdevopen+0x54>
    9624:	f0 93 e9 11 	sts	0x11E9, r31	; 0x8011e9 <__iob+0x1>
    9628:	e0 93 e8 11 	sts	0x11E8, r30	; 0x8011e8 <__iob>
    962c:	20 97       	sbiw	r28, 0x00	; 0
    962e:	c9 f0       	breq	.+50     	; 0x9662 <fdevopen+0x8a>
    9630:	d1 87       	std	Z+9, r29	; 0x09
    9632:	c0 87       	std	Z+8, r28	; 0x08
    9634:	83 81       	ldd	r24, Z+3	; 0x03
    9636:	82 60       	ori	r24, 0x02	; 2
    9638:	83 83       	std	Z+3, r24	; 0x03
    963a:	80 91 ea 11 	lds	r24, 0x11EA	; 0x8011ea <__iob+0x2>
    963e:	90 91 eb 11 	lds	r25, 0x11EB	; 0x8011eb <__iob+0x3>
    9642:	89 2b       	or	r24, r25
    9644:	71 f4       	brne	.+28     	; 0x9662 <fdevopen+0x8a>
    9646:	f0 93 eb 11 	sts	0x11EB, r31	; 0x8011eb <__iob+0x3>
    964a:	e0 93 ea 11 	sts	0x11EA, r30	; 0x8011ea <__iob+0x2>
    964e:	80 91 ec 11 	lds	r24, 0x11EC	; 0x8011ec <__iob+0x4>
    9652:	90 91 ed 11 	lds	r25, 0x11ED	; 0x8011ed <__iob+0x5>
    9656:	89 2b       	or	r24, r25
    9658:	21 f4       	brne	.+8      	; 0x9662 <fdevopen+0x8a>
    965a:	f0 93 ed 11 	sts	0x11ED, r31	; 0x8011ed <__iob+0x5>
    965e:	e0 93 ec 11 	sts	0x11EC, r30	; 0x8011ec <__iob+0x4>
    9662:	cf 01       	movw	r24, r30
    9664:	df 91       	pop	r29
    9666:	cf 91       	pop	r28
    9668:	1f 91       	pop	r17
    966a:	0f 91       	pop	r16
    966c:	08 95       	ret

0000966e <fputc>:
    966e:	0f 93       	push	r16
    9670:	1f 93       	push	r17
    9672:	cf 93       	push	r28
    9674:	df 93       	push	r29
    9676:	fb 01       	movw	r30, r22
    9678:	23 81       	ldd	r18, Z+3	; 0x03
    967a:	21 fd       	sbrc	r18, 1
    967c:	03 c0       	rjmp	.+6      	; 0x9684 <fputc+0x16>
    967e:	8f ef       	ldi	r24, 0xFF	; 255
    9680:	9f ef       	ldi	r25, 0xFF	; 255
    9682:	2c c0       	rjmp	.+88     	; 0x96dc <fputc+0x6e>
    9684:	22 ff       	sbrs	r18, 2
    9686:	16 c0       	rjmp	.+44     	; 0x96b4 <fputc+0x46>
    9688:	46 81       	ldd	r20, Z+6	; 0x06
    968a:	57 81       	ldd	r21, Z+7	; 0x07
    968c:	24 81       	ldd	r18, Z+4	; 0x04
    968e:	35 81       	ldd	r19, Z+5	; 0x05
    9690:	42 17       	cp	r20, r18
    9692:	53 07       	cpc	r21, r19
    9694:	44 f4       	brge	.+16     	; 0x96a6 <fputc+0x38>
    9696:	a0 81       	ld	r26, Z
    9698:	b1 81       	ldd	r27, Z+1	; 0x01
    969a:	9d 01       	movw	r18, r26
    969c:	2f 5f       	subi	r18, 0xFF	; 255
    969e:	3f 4f       	sbci	r19, 0xFF	; 255
    96a0:	31 83       	std	Z+1, r19	; 0x01
    96a2:	20 83       	st	Z, r18
    96a4:	8c 93       	st	X, r24
    96a6:	26 81       	ldd	r18, Z+6	; 0x06
    96a8:	37 81       	ldd	r19, Z+7	; 0x07
    96aa:	2f 5f       	subi	r18, 0xFF	; 255
    96ac:	3f 4f       	sbci	r19, 0xFF	; 255
    96ae:	37 83       	std	Z+7, r19	; 0x07
    96b0:	26 83       	std	Z+6, r18	; 0x06
    96b2:	14 c0       	rjmp	.+40     	; 0x96dc <fputc+0x6e>
    96b4:	8b 01       	movw	r16, r22
    96b6:	ec 01       	movw	r28, r24
    96b8:	fb 01       	movw	r30, r22
    96ba:	00 84       	ldd	r0, Z+8	; 0x08
    96bc:	f1 85       	ldd	r31, Z+9	; 0x09
    96be:	e0 2d       	mov	r30, r0
    96c0:	09 95       	icall
    96c2:	89 2b       	or	r24, r25
    96c4:	e1 f6       	brne	.-72     	; 0x967e <fputc+0x10>
    96c6:	d8 01       	movw	r26, r16
    96c8:	16 96       	adiw	r26, 0x06	; 6
    96ca:	8d 91       	ld	r24, X+
    96cc:	9c 91       	ld	r25, X
    96ce:	17 97       	sbiw	r26, 0x07	; 7
    96d0:	01 96       	adiw	r24, 0x01	; 1
    96d2:	17 96       	adiw	r26, 0x07	; 7
    96d4:	9c 93       	st	X, r25
    96d6:	8e 93       	st	-X, r24
    96d8:	16 97       	sbiw	r26, 0x06	; 6
    96da:	ce 01       	movw	r24, r28
    96dc:	df 91       	pop	r29
    96de:	cf 91       	pop	r28
    96e0:	1f 91       	pop	r17
    96e2:	0f 91       	pop	r16
    96e4:	08 95       	ret

000096e6 <printf>:
    96e6:	cf 93       	push	r28
    96e8:	df 93       	push	r29
    96ea:	cd b7       	in	r28, 0x3d	; 61
    96ec:	de b7       	in	r29, 0x3e	; 62
    96ee:	ae 01       	movw	r20, r28
    96f0:	4b 5f       	subi	r20, 0xFB	; 251
    96f2:	5f 4f       	sbci	r21, 0xFF	; 255
    96f4:	fa 01       	movw	r30, r20
    96f6:	61 91       	ld	r22, Z+
    96f8:	71 91       	ld	r23, Z+
    96fa:	af 01       	movw	r20, r30
    96fc:	80 91 ea 11 	lds	r24, 0x11EA	; 0x8011ea <__iob+0x2>
    9700:	90 91 eb 11 	lds	r25, 0x11EB	; 0x8011eb <__iob+0x3>
    9704:	0e 94 90 43 	call	0x8720	; 0x8720 <vfprintf>
    9708:	df 91       	pop	r29
    970a:	cf 91       	pop	r28
    970c:	08 95       	ret

0000970e <__ultoa_invert>:
    970e:	fa 01       	movw	r30, r20
    9710:	aa 27       	eor	r26, r26
    9712:	28 30       	cpi	r18, 0x08	; 8
    9714:	51 f1       	breq	.+84     	; 0x976a <__ultoa_invert+0x5c>
    9716:	20 31       	cpi	r18, 0x10	; 16
    9718:	81 f1       	breq	.+96     	; 0x977a <__ultoa_invert+0x6c>
    971a:	e8 94       	clt
    971c:	6f 93       	push	r22
    971e:	6e 7f       	andi	r22, 0xFE	; 254
    9720:	6e 5f       	subi	r22, 0xFE	; 254
    9722:	7f 4f       	sbci	r23, 0xFF	; 255
    9724:	8f 4f       	sbci	r24, 0xFF	; 255
    9726:	9f 4f       	sbci	r25, 0xFF	; 255
    9728:	af 4f       	sbci	r26, 0xFF	; 255
    972a:	b1 e0       	ldi	r27, 0x01	; 1
    972c:	3e d0       	rcall	.+124    	; 0x97aa <__ultoa_invert+0x9c>
    972e:	b4 e0       	ldi	r27, 0x04	; 4
    9730:	3c d0       	rcall	.+120    	; 0x97aa <__ultoa_invert+0x9c>
    9732:	67 0f       	add	r22, r23
    9734:	78 1f       	adc	r23, r24
    9736:	89 1f       	adc	r24, r25
    9738:	9a 1f       	adc	r25, r26
    973a:	a1 1d       	adc	r26, r1
    973c:	68 0f       	add	r22, r24
    973e:	79 1f       	adc	r23, r25
    9740:	8a 1f       	adc	r24, r26
    9742:	91 1d       	adc	r25, r1
    9744:	a1 1d       	adc	r26, r1
    9746:	6a 0f       	add	r22, r26
    9748:	71 1d       	adc	r23, r1
    974a:	81 1d       	adc	r24, r1
    974c:	91 1d       	adc	r25, r1
    974e:	a1 1d       	adc	r26, r1
    9750:	20 d0       	rcall	.+64     	; 0x9792 <__ultoa_invert+0x84>
    9752:	09 f4       	brne	.+2      	; 0x9756 <__ultoa_invert+0x48>
    9754:	68 94       	set
    9756:	3f 91       	pop	r19
    9758:	2a e0       	ldi	r18, 0x0A	; 10
    975a:	26 9f       	mul	r18, r22
    975c:	11 24       	eor	r1, r1
    975e:	30 19       	sub	r19, r0
    9760:	30 5d       	subi	r19, 0xD0	; 208
    9762:	31 93       	st	Z+, r19
    9764:	de f6       	brtc	.-74     	; 0x971c <__ultoa_invert+0xe>
    9766:	cf 01       	movw	r24, r30
    9768:	08 95       	ret
    976a:	46 2f       	mov	r20, r22
    976c:	47 70       	andi	r20, 0x07	; 7
    976e:	40 5d       	subi	r20, 0xD0	; 208
    9770:	41 93       	st	Z+, r20
    9772:	b3 e0       	ldi	r27, 0x03	; 3
    9774:	0f d0       	rcall	.+30     	; 0x9794 <__ultoa_invert+0x86>
    9776:	c9 f7       	brne	.-14     	; 0x976a <__ultoa_invert+0x5c>
    9778:	f6 cf       	rjmp	.-20     	; 0x9766 <__ultoa_invert+0x58>
    977a:	46 2f       	mov	r20, r22
    977c:	4f 70       	andi	r20, 0x0F	; 15
    977e:	40 5d       	subi	r20, 0xD0	; 208
    9780:	4a 33       	cpi	r20, 0x3A	; 58
    9782:	18 f0       	brcs	.+6      	; 0x978a <__ultoa_invert+0x7c>
    9784:	49 5d       	subi	r20, 0xD9	; 217
    9786:	31 fd       	sbrc	r19, 1
    9788:	40 52       	subi	r20, 0x20	; 32
    978a:	41 93       	st	Z+, r20
    978c:	02 d0       	rcall	.+4      	; 0x9792 <__ultoa_invert+0x84>
    978e:	a9 f7       	brne	.-22     	; 0x977a <__ultoa_invert+0x6c>
    9790:	ea cf       	rjmp	.-44     	; 0x9766 <__ultoa_invert+0x58>
    9792:	b4 e0       	ldi	r27, 0x04	; 4
    9794:	a6 95       	lsr	r26
    9796:	97 95       	ror	r25
    9798:	87 95       	ror	r24
    979a:	77 95       	ror	r23
    979c:	67 95       	ror	r22
    979e:	ba 95       	dec	r27
    97a0:	c9 f7       	brne	.-14     	; 0x9794 <__ultoa_invert+0x86>
    97a2:	00 97       	sbiw	r24, 0x00	; 0
    97a4:	61 05       	cpc	r22, r1
    97a6:	71 05       	cpc	r23, r1
    97a8:	08 95       	ret
    97aa:	9b 01       	movw	r18, r22
    97ac:	ac 01       	movw	r20, r24
    97ae:	0a 2e       	mov	r0, r26
    97b0:	06 94       	lsr	r0
    97b2:	57 95       	ror	r21
    97b4:	47 95       	ror	r20
    97b6:	37 95       	ror	r19
    97b8:	27 95       	ror	r18
    97ba:	ba 95       	dec	r27
    97bc:	c9 f7       	brne	.-14     	; 0x97b0 <__ultoa_invert+0xa2>
    97be:	62 0f       	add	r22, r18
    97c0:	73 1f       	adc	r23, r19
    97c2:	84 1f       	adc	r24, r20
    97c4:	95 1f       	adc	r25, r21
    97c6:	a0 1d       	adc	r26, r0
    97c8:	08 95       	ret

000097ca <calloc>:
    97ca:	0f 93       	push	r16
    97cc:	1f 93       	push	r17
    97ce:	cf 93       	push	r28
    97d0:	df 93       	push	r29
    97d2:	86 9f       	mul	r24, r22
    97d4:	80 01       	movw	r16, r0
    97d6:	87 9f       	mul	r24, r23
    97d8:	10 0d       	add	r17, r0
    97da:	96 9f       	mul	r25, r22
    97dc:	10 0d       	add	r17, r0
    97de:	11 24       	eor	r1, r1
    97e0:	c8 01       	movw	r24, r16
    97e2:	0e 94 01 4c 	call	0x9802	; 0x9802 <malloc>
    97e6:	ec 01       	movw	r28, r24
    97e8:	00 97       	sbiw	r24, 0x00	; 0
    97ea:	29 f0       	breq	.+10     	; 0x97f6 <calloc+0x2c>
    97ec:	a8 01       	movw	r20, r16
    97ee:	60 e0       	ldi	r22, 0x00	; 0
    97f0:	70 e0       	ldi	r23, 0x00	; 0
    97f2:	0e 94 da 4a 	call	0x95b4	; 0x95b4 <memset>
    97f6:	ce 01       	movw	r24, r28
    97f8:	df 91       	pop	r29
    97fa:	cf 91       	pop	r28
    97fc:	1f 91       	pop	r17
    97fe:	0f 91       	pop	r16
    9800:	08 95       	ret

00009802 <malloc>:
    9802:	0f 93       	push	r16
    9804:	1f 93       	push	r17
    9806:	cf 93       	push	r28
    9808:	df 93       	push	r29
    980a:	82 30       	cpi	r24, 0x02	; 2
    980c:	91 05       	cpc	r25, r1
    980e:	10 f4       	brcc	.+4      	; 0x9814 <malloc+0x12>
    9810:	82 e0       	ldi	r24, 0x02	; 2
    9812:	90 e0       	ldi	r25, 0x00	; 0
    9814:	e0 91 f0 11 	lds	r30, 0x11F0	; 0x8011f0 <__flp>
    9818:	f0 91 f1 11 	lds	r31, 0x11F1	; 0x8011f1 <__flp+0x1>
    981c:	20 e0       	ldi	r18, 0x00	; 0
    981e:	30 e0       	ldi	r19, 0x00	; 0
    9820:	a0 e0       	ldi	r26, 0x00	; 0
    9822:	b0 e0       	ldi	r27, 0x00	; 0
    9824:	30 97       	sbiw	r30, 0x00	; 0
    9826:	19 f1       	breq	.+70     	; 0x986e <malloc+0x6c>
    9828:	40 81       	ld	r20, Z
    982a:	51 81       	ldd	r21, Z+1	; 0x01
    982c:	02 81       	ldd	r16, Z+2	; 0x02
    982e:	13 81       	ldd	r17, Z+3	; 0x03
    9830:	48 17       	cp	r20, r24
    9832:	59 07       	cpc	r21, r25
    9834:	c8 f0       	brcs	.+50     	; 0x9868 <malloc+0x66>
    9836:	84 17       	cp	r24, r20
    9838:	95 07       	cpc	r25, r21
    983a:	69 f4       	brne	.+26     	; 0x9856 <malloc+0x54>
    983c:	10 97       	sbiw	r26, 0x00	; 0
    983e:	31 f0       	breq	.+12     	; 0x984c <malloc+0x4a>
    9840:	12 96       	adiw	r26, 0x02	; 2
    9842:	0c 93       	st	X, r16
    9844:	12 97       	sbiw	r26, 0x02	; 2
    9846:	13 96       	adiw	r26, 0x03	; 3
    9848:	1c 93       	st	X, r17
    984a:	27 c0       	rjmp	.+78     	; 0x989a <malloc+0x98>
    984c:	00 93 f0 11 	sts	0x11F0, r16	; 0x8011f0 <__flp>
    9850:	10 93 f1 11 	sts	0x11F1, r17	; 0x8011f1 <__flp+0x1>
    9854:	22 c0       	rjmp	.+68     	; 0x989a <malloc+0x98>
    9856:	21 15       	cp	r18, r1
    9858:	31 05       	cpc	r19, r1
    985a:	19 f0       	breq	.+6      	; 0x9862 <malloc+0x60>
    985c:	42 17       	cp	r20, r18
    985e:	53 07       	cpc	r21, r19
    9860:	18 f4       	brcc	.+6      	; 0x9868 <malloc+0x66>
    9862:	9a 01       	movw	r18, r20
    9864:	bd 01       	movw	r22, r26
    9866:	ef 01       	movw	r28, r30
    9868:	df 01       	movw	r26, r30
    986a:	f8 01       	movw	r30, r16
    986c:	db cf       	rjmp	.-74     	; 0x9824 <malloc+0x22>
    986e:	21 15       	cp	r18, r1
    9870:	31 05       	cpc	r19, r1
    9872:	f9 f0       	breq	.+62     	; 0x98b2 <malloc+0xb0>
    9874:	28 1b       	sub	r18, r24
    9876:	39 0b       	sbc	r19, r25
    9878:	24 30       	cpi	r18, 0x04	; 4
    987a:	31 05       	cpc	r19, r1
    987c:	80 f4       	brcc	.+32     	; 0x989e <malloc+0x9c>
    987e:	8a 81       	ldd	r24, Y+2	; 0x02
    9880:	9b 81       	ldd	r25, Y+3	; 0x03
    9882:	61 15       	cp	r22, r1
    9884:	71 05       	cpc	r23, r1
    9886:	21 f0       	breq	.+8      	; 0x9890 <malloc+0x8e>
    9888:	fb 01       	movw	r30, r22
    988a:	93 83       	std	Z+3, r25	; 0x03
    988c:	82 83       	std	Z+2, r24	; 0x02
    988e:	04 c0       	rjmp	.+8      	; 0x9898 <malloc+0x96>
    9890:	90 93 f1 11 	sts	0x11F1, r25	; 0x8011f1 <__flp+0x1>
    9894:	80 93 f0 11 	sts	0x11F0, r24	; 0x8011f0 <__flp>
    9898:	fe 01       	movw	r30, r28
    989a:	32 96       	adiw	r30, 0x02	; 2
    989c:	44 c0       	rjmp	.+136    	; 0x9926 <malloc+0x124>
    989e:	fe 01       	movw	r30, r28
    98a0:	e2 0f       	add	r30, r18
    98a2:	f3 1f       	adc	r31, r19
    98a4:	81 93       	st	Z+, r24
    98a6:	91 93       	st	Z+, r25
    98a8:	22 50       	subi	r18, 0x02	; 2
    98aa:	31 09       	sbc	r19, r1
    98ac:	39 83       	std	Y+1, r19	; 0x01
    98ae:	28 83       	st	Y, r18
    98b0:	3a c0       	rjmp	.+116    	; 0x9926 <malloc+0x124>
    98b2:	20 91 ee 11 	lds	r18, 0x11EE	; 0x8011ee <__brkval>
    98b6:	30 91 ef 11 	lds	r19, 0x11EF	; 0x8011ef <__brkval+0x1>
    98ba:	23 2b       	or	r18, r19
    98bc:	41 f4       	brne	.+16     	; 0x98ce <malloc+0xcc>
    98be:	20 91 06 02 	lds	r18, 0x0206	; 0x800206 <__malloc_heap_start>
    98c2:	30 91 07 02 	lds	r19, 0x0207	; 0x800207 <__malloc_heap_start+0x1>
    98c6:	30 93 ef 11 	sts	0x11EF, r19	; 0x8011ef <__brkval+0x1>
    98ca:	20 93 ee 11 	sts	0x11EE, r18	; 0x8011ee <__brkval>
    98ce:	20 91 04 02 	lds	r18, 0x0204	; 0x800204 <__malloc_heap_end>
    98d2:	30 91 05 02 	lds	r19, 0x0205	; 0x800205 <__malloc_heap_end+0x1>
    98d6:	21 15       	cp	r18, r1
    98d8:	31 05       	cpc	r19, r1
    98da:	41 f4       	brne	.+16     	; 0x98ec <malloc+0xea>
    98dc:	2d b7       	in	r18, 0x3d	; 61
    98de:	3e b7       	in	r19, 0x3e	; 62
    98e0:	40 91 08 02 	lds	r20, 0x0208	; 0x800208 <__malloc_margin>
    98e4:	50 91 09 02 	lds	r21, 0x0209	; 0x800209 <__malloc_margin+0x1>
    98e8:	24 1b       	sub	r18, r20
    98ea:	35 0b       	sbc	r19, r21
    98ec:	e0 91 ee 11 	lds	r30, 0x11EE	; 0x8011ee <__brkval>
    98f0:	f0 91 ef 11 	lds	r31, 0x11EF	; 0x8011ef <__brkval+0x1>
    98f4:	e2 17       	cp	r30, r18
    98f6:	f3 07       	cpc	r31, r19
    98f8:	a0 f4       	brcc	.+40     	; 0x9922 <malloc+0x120>
    98fa:	2e 1b       	sub	r18, r30
    98fc:	3f 0b       	sbc	r19, r31
    98fe:	28 17       	cp	r18, r24
    9900:	39 07       	cpc	r19, r25
    9902:	78 f0       	brcs	.+30     	; 0x9922 <malloc+0x120>
    9904:	ac 01       	movw	r20, r24
    9906:	4e 5f       	subi	r20, 0xFE	; 254
    9908:	5f 4f       	sbci	r21, 0xFF	; 255
    990a:	24 17       	cp	r18, r20
    990c:	35 07       	cpc	r19, r21
    990e:	48 f0       	brcs	.+18     	; 0x9922 <malloc+0x120>
    9910:	4e 0f       	add	r20, r30
    9912:	5f 1f       	adc	r21, r31
    9914:	50 93 ef 11 	sts	0x11EF, r21	; 0x8011ef <__brkval+0x1>
    9918:	40 93 ee 11 	sts	0x11EE, r20	; 0x8011ee <__brkval>
    991c:	81 93       	st	Z+, r24
    991e:	91 93       	st	Z+, r25
    9920:	02 c0       	rjmp	.+4      	; 0x9926 <malloc+0x124>
    9922:	e0 e0       	ldi	r30, 0x00	; 0
    9924:	f0 e0       	ldi	r31, 0x00	; 0
    9926:	cf 01       	movw	r24, r30
    9928:	df 91       	pop	r29
    992a:	cf 91       	pop	r28
    992c:	1f 91       	pop	r17
    992e:	0f 91       	pop	r16
    9930:	08 95       	ret

00009932 <free>:
    9932:	cf 93       	push	r28
    9934:	df 93       	push	r29
    9936:	00 97       	sbiw	r24, 0x00	; 0
    9938:	09 f4       	brne	.+2      	; 0x993c <free+0xa>
    993a:	81 c0       	rjmp	.+258    	; 0x9a3e <free+0x10c>
    993c:	fc 01       	movw	r30, r24
    993e:	32 97       	sbiw	r30, 0x02	; 2
    9940:	13 82       	std	Z+3, r1	; 0x03
    9942:	12 82       	std	Z+2, r1	; 0x02
    9944:	a0 91 f0 11 	lds	r26, 0x11F0	; 0x8011f0 <__flp>
    9948:	b0 91 f1 11 	lds	r27, 0x11F1	; 0x8011f1 <__flp+0x1>
    994c:	10 97       	sbiw	r26, 0x00	; 0
    994e:	81 f4       	brne	.+32     	; 0x9970 <free+0x3e>
    9950:	20 81       	ld	r18, Z
    9952:	31 81       	ldd	r19, Z+1	; 0x01
    9954:	82 0f       	add	r24, r18
    9956:	93 1f       	adc	r25, r19
    9958:	20 91 ee 11 	lds	r18, 0x11EE	; 0x8011ee <__brkval>
    995c:	30 91 ef 11 	lds	r19, 0x11EF	; 0x8011ef <__brkval+0x1>
    9960:	28 17       	cp	r18, r24
    9962:	39 07       	cpc	r19, r25
    9964:	51 f5       	brne	.+84     	; 0x99ba <free+0x88>
    9966:	f0 93 ef 11 	sts	0x11EF, r31	; 0x8011ef <__brkval+0x1>
    996a:	e0 93 ee 11 	sts	0x11EE, r30	; 0x8011ee <__brkval>
    996e:	67 c0       	rjmp	.+206    	; 0x9a3e <free+0x10c>
    9970:	ed 01       	movw	r28, r26
    9972:	20 e0       	ldi	r18, 0x00	; 0
    9974:	30 e0       	ldi	r19, 0x00	; 0
    9976:	ce 17       	cp	r28, r30
    9978:	df 07       	cpc	r29, r31
    997a:	40 f4       	brcc	.+16     	; 0x998c <free+0x5a>
    997c:	4a 81       	ldd	r20, Y+2	; 0x02
    997e:	5b 81       	ldd	r21, Y+3	; 0x03
    9980:	9e 01       	movw	r18, r28
    9982:	41 15       	cp	r20, r1
    9984:	51 05       	cpc	r21, r1
    9986:	f1 f0       	breq	.+60     	; 0x99c4 <free+0x92>
    9988:	ea 01       	movw	r28, r20
    998a:	f5 cf       	rjmp	.-22     	; 0x9976 <free+0x44>
    998c:	d3 83       	std	Z+3, r29	; 0x03
    998e:	c2 83       	std	Z+2, r28	; 0x02
    9990:	40 81       	ld	r20, Z
    9992:	51 81       	ldd	r21, Z+1	; 0x01
    9994:	84 0f       	add	r24, r20
    9996:	95 1f       	adc	r25, r21
    9998:	c8 17       	cp	r28, r24
    999a:	d9 07       	cpc	r29, r25
    999c:	59 f4       	brne	.+22     	; 0x99b4 <free+0x82>
    999e:	88 81       	ld	r24, Y
    99a0:	99 81       	ldd	r25, Y+1	; 0x01
    99a2:	84 0f       	add	r24, r20
    99a4:	95 1f       	adc	r25, r21
    99a6:	02 96       	adiw	r24, 0x02	; 2
    99a8:	91 83       	std	Z+1, r25	; 0x01
    99aa:	80 83       	st	Z, r24
    99ac:	8a 81       	ldd	r24, Y+2	; 0x02
    99ae:	9b 81       	ldd	r25, Y+3	; 0x03
    99b0:	93 83       	std	Z+3, r25	; 0x03
    99b2:	82 83       	std	Z+2, r24	; 0x02
    99b4:	21 15       	cp	r18, r1
    99b6:	31 05       	cpc	r19, r1
    99b8:	29 f4       	brne	.+10     	; 0x99c4 <free+0x92>
    99ba:	f0 93 f1 11 	sts	0x11F1, r31	; 0x8011f1 <__flp+0x1>
    99be:	e0 93 f0 11 	sts	0x11F0, r30	; 0x8011f0 <__flp>
    99c2:	3d c0       	rjmp	.+122    	; 0x9a3e <free+0x10c>
    99c4:	e9 01       	movw	r28, r18
    99c6:	fb 83       	std	Y+3, r31	; 0x03
    99c8:	ea 83       	std	Y+2, r30	; 0x02
    99ca:	49 91       	ld	r20, Y+
    99cc:	59 91       	ld	r21, Y+
    99ce:	c4 0f       	add	r28, r20
    99d0:	d5 1f       	adc	r29, r21
    99d2:	ec 17       	cp	r30, r28
    99d4:	fd 07       	cpc	r31, r29
    99d6:	61 f4       	brne	.+24     	; 0x99f0 <free+0xbe>
    99d8:	80 81       	ld	r24, Z
    99da:	91 81       	ldd	r25, Z+1	; 0x01
    99dc:	84 0f       	add	r24, r20
    99de:	95 1f       	adc	r25, r21
    99e0:	02 96       	adiw	r24, 0x02	; 2
    99e2:	e9 01       	movw	r28, r18
    99e4:	99 83       	std	Y+1, r25	; 0x01
    99e6:	88 83       	st	Y, r24
    99e8:	82 81       	ldd	r24, Z+2	; 0x02
    99ea:	93 81       	ldd	r25, Z+3	; 0x03
    99ec:	9b 83       	std	Y+3, r25	; 0x03
    99ee:	8a 83       	std	Y+2, r24	; 0x02
    99f0:	e0 e0       	ldi	r30, 0x00	; 0
    99f2:	f0 e0       	ldi	r31, 0x00	; 0
    99f4:	12 96       	adiw	r26, 0x02	; 2
    99f6:	8d 91       	ld	r24, X+
    99f8:	9c 91       	ld	r25, X
    99fa:	13 97       	sbiw	r26, 0x03	; 3
    99fc:	00 97       	sbiw	r24, 0x00	; 0
    99fe:	19 f0       	breq	.+6      	; 0x9a06 <free+0xd4>
    9a00:	fd 01       	movw	r30, r26
    9a02:	dc 01       	movw	r26, r24
    9a04:	f7 cf       	rjmp	.-18     	; 0x99f4 <free+0xc2>
    9a06:	8d 91       	ld	r24, X+
    9a08:	9c 91       	ld	r25, X
    9a0a:	11 97       	sbiw	r26, 0x01	; 1
    9a0c:	9d 01       	movw	r18, r26
    9a0e:	2e 5f       	subi	r18, 0xFE	; 254
    9a10:	3f 4f       	sbci	r19, 0xFF	; 255
    9a12:	82 0f       	add	r24, r18
    9a14:	93 1f       	adc	r25, r19
    9a16:	20 91 ee 11 	lds	r18, 0x11EE	; 0x8011ee <__brkval>
    9a1a:	30 91 ef 11 	lds	r19, 0x11EF	; 0x8011ef <__brkval+0x1>
    9a1e:	28 17       	cp	r18, r24
    9a20:	39 07       	cpc	r19, r25
    9a22:	69 f4       	brne	.+26     	; 0x9a3e <free+0x10c>
    9a24:	30 97       	sbiw	r30, 0x00	; 0
    9a26:	29 f4       	brne	.+10     	; 0x9a32 <free+0x100>
    9a28:	10 92 f1 11 	sts	0x11F1, r1	; 0x8011f1 <__flp+0x1>
    9a2c:	10 92 f0 11 	sts	0x11F0, r1	; 0x8011f0 <__flp>
    9a30:	02 c0       	rjmp	.+4      	; 0x9a36 <free+0x104>
    9a32:	13 82       	std	Z+3, r1	; 0x03
    9a34:	12 82       	std	Z+2, r1	; 0x02
    9a36:	b0 93 ef 11 	sts	0x11EF, r27	; 0x8011ef <__brkval+0x1>
    9a3a:	a0 93 ee 11 	sts	0x11EE, r26	; 0x8011ee <__brkval>
    9a3e:	df 91       	pop	r29
    9a40:	cf 91       	pop	r28
    9a42:	08 95       	ret

00009a44 <__divmodsi4>:
    9a44:	05 2e       	mov	r0, r21
    9a46:	97 fb       	bst	r25, 7
    9a48:	1e f4       	brtc	.+6      	; 0x9a50 <__divmodsi4+0xc>
    9a4a:	00 94       	com	r0
    9a4c:	0e 94 39 4d 	call	0x9a72	; 0x9a72 <__negsi2>
    9a50:	57 fd       	sbrc	r21, 7
    9a52:	07 d0       	rcall	.+14     	; 0x9a62 <__divmodsi4_neg2>
    9a54:	0e 94 5a 49 	call	0x92b4	; 0x92b4 <__udivmodsi4>
    9a58:	07 fc       	sbrc	r0, 7
    9a5a:	03 d0       	rcall	.+6      	; 0x9a62 <__divmodsi4_neg2>
    9a5c:	4e f4       	brtc	.+18     	; 0x9a70 <__divmodsi4_exit>
    9a5e:	0c 94 39 4d 	jmp	0x9a72	; 0x9a72 <__negsi2>

00009a62 <__divmodsi4_neg2>:
    9a62:	50 95       	com	r21
    9a64:	40 95       	com	r20
    9a66:	30 95       	com	r19
    9a68:	21 95       	neg	r18
    9a6a:	3f 4f       	sbci	r19, 0xFF	; 255
    9a6c:	4f 4f       	sbci	r20, 0xFF	; 255
    9a6e:	5f 4f       	sbci	r21, 0xFF	; 255

00009a70 <__divmodsi4_exit>:
    9a70:	08 95       	ret

00009a72 <__negsi2>:
    9a72:	90 95       	com	r25
    9a74:	80 95       	com	r24
    9a76:	70 95       	com	r23
    9a78:	61 95       	neg	r22
    9a7a:	7f 4f       	sbci	r23, 0xFF	; 255
    9a7c:	8f 4f       	sbci	r24, 0xFF	; 255
    9a7e:	9f 4f       	sbci	r25, 0xFF	; 255
    9a80:	08 95       	ret

00009a82 <__muluhisi3>:
    9a82:	0e 94 85 49 	call	0x930a	; 0x930a <__umulhisi3>
    9a86:	a5 9f       	mul	r26, r21
    9a88:	90 0d       	add	r25, r0
    9a8a:	b4 9f       	mul	r27, r20
    9a8c:	90 0d       	add	r25, r0
    9a8e:	a4 9f       	mul	r26, r20
    9a90:	80 0d       	add	r24, r0
    9a92:	91 1d       	adc	r25, r1
    9a94:	11 24       	eor	r1, r1
    9a96:	08 95       	ret

00009a98 <__mulshisi3>:
    9a98:	b7 ff       	sbrs	r27, 7
    9a9a:	0c 94 41 4d 	jmp	0x9a82	; 0x9a82 <__muluhisi3>

00009a9e <__mulohisi3>:
    9a9e:	0e 94 41 4d 	call	0x9a82	; 0x9a82 <__muluhisi3>
    9aa2:	82 1b       	sub	r24, r18
    9aa4:	93 0b       	sbc	r25, r19
    9aa6:	08 95       	ret

00009aa8 <_exit>:
    9aa8:	f8 94       	cli

00009aaa <__stop_program>:
    9aaa:	ff cf       	rjmp	.-2      	; 0x9aaa <__stop_program>

Disassembly of section .bootloader:

00009aac <flash_erase_page>:

#ifdef __ICCAVR__
#pragma optimize = no_inline
#endif
void flash_erase_page(uint32_t page_number)
{
    9aac:	cf 93       	push	r28
    9aae:	df 93       	push	r29
    9ab0:	cd b7       	in	r28, 0x3d	; 61
    9ab2:	de b7       	in	r29, 0x3e	; 62
    9ab4:	29 97       	sbiw	r28, 0x09	; 9
    9ab6:	0f b6       	in	r0, 0x3f	; 63
    9ab8:	f8 94       	cli
    9aba:	de bf       	out	0x3e, r29	; 62
    9abc:	0f be       	out	0x3f, r0	; 63
    9abe:	cd bf       	out	0x3d, r28	; 61
    9ac0:	6e 83       	std	Y+6, r22	; 0x06
    9ac2:	7f 83       	std	Y+7, r23	; 0x07
    9ac4:	88 87       	std	Y+8, r24	; 0x08
    9ac6:	99 87       	std	Y+9, r25	; 0x09
	uint32_t page_start_addr;
	/* Find the start address of the given page number */
	page_start_addr = (page_number * FLASH_PAGE_SIZE);
    9ac8:	8e 81       	ldd	r24, Y+6	; 0x06
    9aca:	9f 81       	ldd	r25, Y+7	; 0x07
    9acc:	a8 85       	ldd	r26, Y+8	; 0x08
    9ace:	b9 85       	ldd	r27, Y+9	; 0x09
    9ad0:	ba 2f       	mov	r27, r26
    9ad2:	a9 2f       	mov	r26, r25
    9ad4:	98 2f       	mov	r25, r24
    9ad6:	88 27       	eor	r24, r24
    9ad8:	89 83       	std	Y+1, r24	; 0x01
    9ada:	9a 83       	std	Y+2, r25	; 0x02
    9adc:	ab 83       	std	Y+3, r26	; 0x03
    9ade:	bc 83       	std	Y+4, r27	; 0x04
	irqflags_t flags;
	flags = cpu_irq_save();
    9ae0:	0e 94 49 28 	call	0x5092	; 0x5092 <cpu_irq_save>
    9ae4:	8d 83       	std	Y+5, r24	; 0x05

	EEPROM_BUSY_WAIT();
    9ae6:	8f e3       	ldi	r24, 0x3F	; 63
    9ae8:	90 e0       	ldi	r25, 0x00	; 0
    9aea:	fc 01       	movw	r30, r24
    9aec:	80 81       	ld	r24, Z
    9aee:	88 2f       	mov	r24, r24
    9af0:	90 e0       	ldi	r25, 0x00	; 0
    9af2:	82 70       	andi	r24, 0x02	; 2
    9af4:	99 27       	eor	r25, r25
    9af6:	89 2b       	or	r24, r25
    9af8:	b1 f7       	brne	.-20     	; 0x9ae6 <flash_erase_page+0x3a>
	/* Perform Page Erase */
	FLASH_ERASE(page_start_addr);
    9afa:	23 e0       	ldi	r18, 0x03	; 3
    9afc:	89 81       	ldd	r24, Y+1	; 0x01
    9afe:	9a 81       	ldd	r25, Y+2	; 0x02
    9b00:	ab 81       	ldd	r26, Y+3	; 0x03
    9b02:	bc 81       	ldd	r27, Y+4	; 0x04
    9b04:	fc 01       	movw	r30, r24
    9b06:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    9b0a:	20 93 57 00 	sts	0x0057, r18	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9b0e:	e8 95       	spm
	SPM_BUSY_WAIT(); /* Wait until the memory is erased. */
    9b10:	87 e5       	ldi	r24, 0x57	; 87
    9b12:	90 e0       	ldi	r25, 0x00	; 0
    9b14:	fc 01       	movw	r30, r24
    9b16:	80 81       	ld	r24, Z
    9b18:	88 2f       	mov	r24, r24
    9b1a:	90 e0       	ldi	r25, 0x00	; 0
    9b1c:	81 70       	andi	r24, 0x01	; 1
    9b1e:	99 27       	eor	r25, r25
    9b20:	89 2b       	or	r24, r25
    9b22:	b1 f7       	brne	.-20     	; 0x9b10 <flash_erase_page+0x64>

	/* Reenable RWW-section again. */
	ENABLE_RWW_SECTION();
    9b24:	81 e1       	ldi	r24, 0x11	; 17
    9b26:	80 93 57 00 	sts	0x0057, r24	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9b2a:	e8 95       	spm

	cpu_irq_restore(flags);
    9b2c:	8d 81       	ldd	r24, Y+5	; 0x05
    9b2e:	0e 94 59 28 	call	0x50b2	; 0x50b2 <cpu_irq_restore>
}
    9b32:	00 00       	nop
    9b34:	29 96       	adiw	r28, 0x09	; 9
    9b36:	0f b6       	in	r0, 0x3f	; 63
    9b38:	f8 94       	cli
    9b3a:	de bf       	out	0x3e, r29	; 62
    9b3c:	0f be       	out	0x3f, r0	; 63
    9b3e:	cd bf       	out	0x3d, r28	; 61
    9b40:	df 91       	pop	r29
    9b42:	cf 91       	pop	r28
    9b44:	08 95       	ret

00009b46 <flash_fill_page_buffer>:
#ifdef __ICCAVR__
#pragma optimize = no_inline
#endif
void flash_fill_page_buffer(uint32_t flash_addr, uint16_t length,
		uint8_t *data )
{
    9b46:	cf 93       	push	r28
    9b48:	df 93       	push	r29
    9b4a:	cd b7       	in	r28, 0x3d	; 61
    9b4c:	de b7       	in	r29, 0x3e	; 62
    9b4e:	6e 97       	sbiw	r28, 0x1e	; 30
    9b50:	0f b6       	in	r0, 0x3f	; 63
    9b52:	f8 94       	cli
    9b54:	de bf       	out	0x3e, r29	; 62
    9b56:	0f be       	out	0x3f, r0	; 63
    9b58:	cd bf       	out	0x3d, r28	; 61
    9b5a:	6f 8b       	std	Y+23, r22	; 0x17
    9b5c:	78 8f       	std	Y+24, r23	; 0x18
    9b5e:	89 8f       	std	Y+25, r24	; 0x19
    9b60:	9a 8f       	std	Y+26, r25	; 0x1a
    9b62:	5c 8f       	std	Y+28, r21	; 0x1c
    9b64:	4b 8f       	std	Y+27, r20	; 0x1b
    9b66:	3e 8f       	std	Y+30, r19	; 0x1e
    9b68:	2d 8f       	std	Y+29, r18	; 0x1d
	uint8_t temp;
	uint8_t write_length = length;
    9b6a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    9b6c:	8d 83       	std	Y+5, r24	; 0x05
	uint16_t start_offset = (flash_addr % SPM_PAGESIZE);
    9b6e:	8f 89       	ldd	r24, Y+23	; 0x17
    9b70:	98 8d       	ldd	r25, Y+24	; 0x18
    9b72:	99 27       	eor	r25, r25
    9b74:	9a 83       	std	Y+2, r25	; 0x02
    9b76:	89 83       	std	Y+1, r24	; 0x01

	/* For even address we can directly write a word to the address.
	 * For odd address the previous byte has to be copied and written
	 * together as a word */
	if (start_offset % 2) { /* odd address */
    9b78:	89 81       	ldd	r24, Y+1	; 0x01
    9b7a:	9a 81       	ldd	r25, Y+2	; 0x02
    9b7c:	81 70       	andi	r24, 0x01	; 1
    9b7e:	99 27       	eor	r25, r25
    9b80:	89 2b       	or	r24, r25
    9b82:	09 f4       	brne	.+2      	; 0x9b86 <flash_fill_page_buffer+0x40>
    9b84:	48 c0       	rjmp	.+144    	; 0x9c16 <flash_fill_page_buffer+0xd0>
		temp = PGM_READ_BYTE_FAR(flash_addr - 1);
    9b86:	8f 89       	ldd	r24, Y+23	; 0x17
    9b88:	98 8d       	ldd	r25, Y+24	; 0x18
    9b8a:	a9 8d       	ldd	r26, Y+25	; 0x19
    9b8c:	ba 8d       	ldd	r27, Y+26	; 0x1a
    9b8e:	01 97       	sbiw	r24, 0x01	; 1
    9b90:	a1 09       	sbc	r26, r1
    9b92:	b1 09       	sbc	r27, r1
    9b94:	8e 83       	std	Y+6, r24	; 0x06
    9b96:	9f 83       	std	Y+7, r25	; 0x07
    9b98:	a8 87       	std	Y+8, r26	; 0x08
    9b9a:	b9 87       	std	Y+9, r27	; 0x09
    9b9c:	8e 81       	ldd	r24, Y+6	; 0x06
    9b9e:	9f 81       	ldd	r25, Y+7	; 0x07
    9ba0:	a8 85       	ldd	r26, Y+8	; 0x08
    9ba2:	b9 85       	ldd	r27, Y+9	; 0x09
    9ba4:	ab bf       	out	0x3b, r26	; 59
    9ba6:	fc 01       	movw	r30, r24
    9ba8:	87 91       	elpm	r24, Z+
    9baa:	8a 87       	std	Y+10, r24	; 0x0a
    9bac:	8a 85       	ldd	r24, Y+10	; 0x0a
    9bae:	8b 87       	std	Y+11, r24	; 0x0b
		uint16_t w = temp;
    9bb0:	8b 85       	ldd	r24, Y+11	; 0x0b
    9bb2:	88 2f       	mov	r24, r24
    9bb4:	90 e0       	ldi	r25, 0x00	; 0
    9bb6:	9d 87       	std	Y+13, r25	; 0x0d
    9bb8:	8c 87       	std	Y+12, r24	; 0x0c
		w += (*data++) << 8;
    9bba:	8d 8d       	ldd	r24, Y+29	; 0x1d
    9bbc:	9e 8d       	ldd	r25, Y+30	; 0x1e
    9bbe:	9c 01       	movw	r18, r24
    9bc0:	2f 5f       	subi	r18, 0xFF	; 255
    9bc2:	3f 4f       	sbci	r19, 0xFF	; 255
    9bc4:	3e 8f       	std	Y+30, r19	; 0x1e
    9bc6:	2d 8f       	std	Y+29, r18	; 0x1d
    9bc8:	fc 01       	movw	r30, r24
    9bca:	80 81       	ld	r24, Z
    9bcc:	88 2f       	mov	r24, r24
    9bce:	90 e0       	ldi	r25, 0x00	; 0
    9bd0:	98 2f       	mov	r25, r24
    9bd2:	88 27       	eor	r24, r24
    9bd4:	9c 01       	movw	r18, r24
    9bd6:	8c 85       	ldd	r24, Y+12	; 0x0c
    9bd8:	9d 85       	ldd	r25, Y+13	; 0x0d
    9bda:	82 0f       	add	r24, r18
    9bdc:	93 1f       	adc	r25, r19
    9bde:	9d 87       	std	Y+13, r25	; 0x0d
    9be0:	8c 87       	std	Y+12, r24	; 0x0c
		FLASH_PAGE_FILL(start_offset++, w);
    9be2:	89 81       	ldd	r24, Y+1	; 0x01
    9be4:	9a 81       	ldd	r25, Y+2	; 0x02
    9be6:	9c 01       	movw	r18, r24
    9be8:	2f 5f       	subi	r18, 0xFF	; 255
    9bea:	3f 4f       	sbci	r19, 0xFF	; 255
    9bec:	3a 83       	std	Y+2, r19	; 0x02
    9bee:	29 83       	std	Y+1, r18	; 0x01
    9bf0:	cc 01       	movw	r24, r24
    9bf2:	a0 e0       	ldi	r26, 0x00	; 0
    9bf4:	b0 e0       	ldi	r27, 0x00	; 0
    9bf6:	41 e0       	ldi	r20, 0x01	; 1
    9bf8:	2c 85       	ldd	r18, Y+12	; 0x0c
    9bfa:	3d 85       	ldd	r19, Y+13	; 0x0d
    9bfc:	09 01       	movw	r0, r18
    9bfe:	fc 01       	movw	r30, r24
    9c00:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    9c04:	40 93 57 00 	sts	0x0057, r20	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9c08:	e8 95       	spm
    9c0a:	11 24       	eor	r1, r1
		length--;
    9c0c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    9c0e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    9c10:	01 97       	sbiw	r24, 0x01	; 1
    9c12:	9c 8f       	std	Y+28, r25	; 0x1c
    9c14:	8b 8f       	std	Y+27, r24	; 0x1b
	}

	for (uint16_t i = start_offset; i < length + start_offset; i += 2) {
    9c16:	89 81       	ldd	r24, Y+1	; 0x01
    9c18:	9a 81       	ldd	r25, Y+2	; 0x02
    9c1a:	9c 83       	std	Y+4, r25	; 0x04
    9c1c:	8b 83       	std	Y+3, r24	; 0x03
    9c1e:	8a c0       	rjmp	.+276    	; 0x9d34 <flash_fill_page_buffer+0x1ee>
		/* If the last address to be written is odd ,then copy the
		 * adjacent byte and push it as a word */
		if (((length + start_offset) - i) == 1) {
    9c20:	2b 8d       	ldd	r18, Y+27	; 0x1b
    9c22:	3c 8d       	ldd	r19, Y+28	; 0x1c
    9c24:	89 81       	ldd	r24, Y+1	; 0x01
    9c26:	9a 81       	ldd	r25, Y+2	; 0x02
    9c28:	28 0f       	add	r18, r24
    9c2a:	39 1f       	adc	r19, r25
    9c2c:	8b 81       	ldd	r24, Y+3	; 0x03
    9c2e:	9c 81       	ldd	r25, Y+4	; 0x04
    9c30:	a9 01       	movw	r20, r18
    9c32:	48 1b       	sub	r20, r24
    9c34:	59 0b       	sbc	r21, r25
    9c36:	ca 01       	movw	r24, r20
    9c38:	01 97       	sbiw	r24, 0x01	; 1
    9c3a:	09 f0       	breq	.+2      	; 0x9c3e <flash_fill_page_buffer+0xf8>
    9c3c:	45 c0       	rjmp	.+138    	; 0x9cc8 <flash_fill_page_buffer+0x182>
			temp = PGM_READ_BYTE_FAR(flash_addr + write_length);
    9c3e:	8d 81       	ldd	r24, Y+5	; 0x05
    9c40:	28 2f       	mov	r18, r24
    9c42:	30 e0       	ldi	r19, 0x00	; 0
    9c44:	40 e0       	ldi	r20, 0x00	; 0
    9c46:	50 e0       	ldi	r21, 0x00	; 0
    9c48:	8f 89       	ldd	r24, Y+23	; 0x17
    9c4a:	98 8d       	ldd	r25, Y+24	; 0x18
    9c4c:	a9 8d       	ldd	r26, Y+25	; 0x19
    9c4e:	ba 8d       	ldd	r27, Y+26	; 0x1a
    9c50:	82 0f       	add	r24, r18
    9c52:	93 1f       	adc	r25, r19
    9c54:	a4 1f       	adc	r26, r20
    9c56:	b5 1f       	adc	r27, r21
    9c58:	8e 87       	std	Y+14, r24	; 0x0e
    9c5a:	9f 87       	std	Y+15, r25	; 0x0f
    9c5c:	a8 8b       	std	Y+16, r26	; 0x10
    9c5e:	b9 8b       	std	Y+17, r27	; 0x11
    9c60:	8e 85       	ldd	r24, Y+14	; 0x0e
    9c62:	9f 85       	ldd	r25, Y+15	; 0x0f
    9c64:	a8 89       	ldd	r26, Y+16	; 0x10
    9c66:	b9 89       	ldd	r27, Y+17	; 0x11
    9c68:	ab bf       	out	0x3b, r26	; 59
    9c6a:	fc 01       	movw	r30, r24
    9c6c:	87 91       	elpm	r24, Z+
    9c6e:	8a 8b       	std	Y+18, r24	; 0x12
    9c70:	8a 89       	ldd	r24, Y+18	; 0x12
    9c72:	8b 87       	std	Y+11, r24	; 0x0b
			uint16_t w = *data++;
    9c74:	8d 8d       	ldd	r24, Y+29	; 0x1d
    9c76:	9e 8d       	ldd	r25, Y+30	; 0x1e
    9c78:	9c 01       	movw	r18, r24
    9c7a:	2f 5f       	subi	r18, 0xFF	; 255
    9c7c:	3f 4f       	sbci	r19, 0xFF	; 255
    9c7e:	3e 8f       	std	Y+30, r19	; 0x1e
    9c80:	2d 8f       	std	Y+29, r18	; 0x1d
    9c82:	fc 01       	movw	r30, r24
    9c84:	80 81       	ld	r24, Z
    9c86:	88 2f       	mov	r24, r24
    9c88:	90 e0       	ldi	r25, 0x00	; 0
    9c8a:	9c 8b       	std	Y+20, r25	; 0x14
    9c8c:	8b 8b       	std	Y+19, r24	; 0x13
			w += (temp) << 8;
    9c8e:	8b 85       	ldd	r24, Y+11	; 0x0b
    9c90:	88 2f       	mov	r24, r24
    9c92:	90 e0       	ldi	r25, 0x00	; 0
    9c94:	98 2f       	mov	r25, r24
    9c96:	88 27       	eor	r24, r24
    9c98:	9c 01       	movw	r18, r24
    9c9a:	8b 89       	ldd	r24, Y+19	; 0x13
    9c9c:	9c 89       	ldd	r25, Y+20	; 0x14
    9c9e:	82 0f       	add	r24, r18
    9ca0:	93 1f       	adc	r25, r19
    9ca2:	9c 8b       	std	Y+20, r25	; 0x14
    9ca4:	8b 8b       	std	Y+19, r24	; 0x13
			FLASH_PAGE_FILL(i, w);
    9ca6:	8b 81       	ldd	r24, Y+3	; 0x03
    9ca8:	9c 81       	ldd	r25, Y+4	; 0x04
    9caa:	cc 01       	movw	r24, r24
    9cac:	a0 e0       	ldi	r26, 0x00	; 0
    9cae:	b0 e0       	ldi	r27, 0x00	; 0
    9cb0:	41 e0       	ldi	r20, 0x01	; 1
    9cb2:	2b 89       	ldd	r18, Y+19	; 0x13
    9cb4:	3c 89       	ldd	r19, Y+20	; 0x14
    9cb6:	09 01       	movw	r0, r18
    9cb8:	fc 01       	movw	r30, r24
    9cba:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    9cbe:	40 93 57 00 	sts	0x0057, r20	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9cc2:	e8 95       	spm
    9cc4:	11 24       	eor	r1, r1
    9cc6:	31 c0       	rjmp	.+98     	; 0x9d2a <flash_fill_page_buffer+0x1e4>
		} else {
			uint16_t w = *data++;
    9cc8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    9cca:	9e 8d       	ldd	r25, Y+30	; 0x1e
    9ccc:	9c 01       	movw	r18, r24
    9cce:	2f 5f       	subi	r18, 0xFF	; 255
    9cd0:	3f 4f       	sbci	r19, 0xFF	; 255
    9cd2:	3e 8f       	std	Y+30, r19	; 0x1e
    9cd4:	2d 8f       	std	Y+29, r18	; 0x1d
    9cd6:	fc 01       	movw	r30, r24
    9cd8:	80 81       	ld	r24, Z
    9cda:	88 2f       	mov	r24, r24
    9cdc:	90 e0       	ldi	r25, 0x00	; 0
    9cde:	9e 8b       	std	Y+22, r25	; 0x16
    9ce0:	8d 8b       	std	Y+21, r24	; 0x15
			w += (*data++) << 8;
    9ce2:	8d 8d       	ldd	r24, Y+29	; 0x1d
    9ce4:	9e 8d       	ldd	r25, Y+30	; 0x1e
    9ce6:	9c 01       	movw	r18, r24
    9ce8:	2f 5f       	subi	r18, 0xFF	; 255
    9cea:	3f 4f       	sbci	r19, 0xFF	; 255
    9cec:	3e 8f       	std	Y+30, r19	; 0x1e
    9cee:	2d 8f       	std	Y+29, r18	; 0x1d
    9cf0:	fc 01       	movw	r30, r24
    9cf2:	80 81       	ld	r24, Z
    9cf4:	88 2f       	mov	r24, r24
    9cf6:	90 e0       	ldi	r25, 0x00	; 0
    9cf8:	98 2f       	mov	r25, r24
    9cfa:	88 27       	eor	r24, r24
    9cfc:	9c 01       	movw	r18, r24
    9cfe:	8d 89       	ldd	r24, Y+21	; 0x15
    9d00:	9e 89       	ldd	r25, Y+22	; 0x16
    9d02:	82 0f       	add	r24, r18
    9d04:	93 1f       	adc	r25, r19
    9d06:	9e 8b       	std	Y+22, r25	; 0x16
    9d08:	8d 8b       	std	Y+21, r24	; 0x15
			FLASH_PAGE_FILL(i, w);
    9d0a:	8b 81       	ldd	r24, Y+3	; 0x03
    9d0c:	9c 81       	ldd	r25, Y+4	; 0x04
    9d0e:	cc 01       	movw	r24, r24
    9d10:	a0 e0       	ldi	r26, 0x00	; 0
    9d12:	b0 e0       	ldi	r27, 0x00	; 0
    9d14:	41 e0       	ldi	r20, 0x01	; 1
    9d16:	2d 89       	ldd	r18, Y+21	; 0x15
    9d18:	3e 89       	ldd	r19, Y+22	; 0x16
    9d1a:	09 01       	movw	r0, r18
    9d1c:	fc 01       	movw	r30, r24
    9d1e:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    9d22:	40 93 57 00 	sts	0x0057, r20	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9d26:	e8 95       	spm
    9d28:	11 24       	eor	r1, r1
		w += (*data++) << 8;
		FLASH_PAGE_FILL(start_offset++, w);
		length--;
	}

	for (uint16_t i = start_offset; i < length + start_offset; i += 2) {
    9d2a:	8b 81       	ldd	r24, Y+3	; 0x03
    9d2c:	9c 81       	ldd	r25, Y+4	; 0x04
    9d2e:	02 96       	adiw	r24, 0x02	; 2
    9d30:	9c 83       	std	Y+4, r25	; 0x04
    9d32:	8b 83       	std	Y+3, r24	; 0x03
    9d34:	2b 8d       	ldd	r18, Y+27	; 0x1b
    9d36:	3c 8d       	ldd	r19, Y+28	; 0x1c
    9d38:	89 81       	ldd	r24, Y+1	; 0x01
    9d3a:	9a 81       	ldd	r25, Y+2	; 0x02
    9d3c:	28 0f       	add	r18, r24
    9d3e:	39 1f       	adc	r19, r25
    9d40:	8b 81       	ldd	r24, Y+3	; 0x03
    9d42:	9c 81       	ldd	r25, Y+4	; 0x04
    9d44:	82 17       	cp	r24, r18
    9d46:	93 07       	cpc	r25, r19
    9d48:	08 f4       	brcc	.+2      	; 0x9d4c <flash_fill_page_buffer+0x206>
    9d4a:	6a cf       	rjmp	.-300    	; 0x9c20 <flash_fill_page_buffer+0xda>
			uint16_t w = *data++;
			w += (*data++) << 8;
			FLASH_PAGE_FILL(i, w);
		}
	}
}
    9d4c:	00 00       	nop
    9d4e:	6e 96       	adiw	r28, 0x1e	; 30
    9d50:	0f b6       	in	r0, 0x3f	; 63
    9d52:	f8 94       	cli
    9d54:	de bf       	out	0x3e, r29	; 62
    9d56:	0f be       	out	0x3f, r0	; 63
    9d58:	cd bf       	out	0x3d, r28	; 61
    9d5a:	df 91       	pop	r29
    9d5c:	cf 91       	pop	r28
    9d5e:	08 95       	ret

00009d60 <flash_program_page>:

#ifdef __ICCAVR__
#pragma optimize = no_inline
#endif
void flash_program_page(uint32_t page_start_addr)
{
    9d60:	cf 93       	push	r28
    9d62:	df 93       	push	r29
    9d64:	00 d0       	rcall	.+0      	; 0x9d66 <flash_program_page+0x6>
    9d66:	00 d0       	rcall	.+0      	; 0x9d68 <flash_program_page+0x8>
    9d68:	1f 92       	push	r1
    9d6a:	cd b7       	in	r28, 0x3d	; 61
    9d6c:	de b7       	in	r29, 0x3e	; 62
    9d6e:	6a 83       	std	Y+2, r22	; 0x02
    9d70:	7b 83       	std	Y+3, r23	; 0x03
    9d72:	8c 83       	std	Y+4, r24	; 0x04
    9d74:	9d 83       	std	Y+5, r25	; 0x05
	irqflags_t flags;

	flags = cpu_irq_save();
    9d76:	0e 94 49 28 	call	0x5092	; 0x5092 <cpu_irq_save>
    9d7a:	89 83       	std	Y+1, r24	; 0x01

	EEPROM_BUSY_WAIT();
    9d7c:	8f e3       	ldi	r24, 0x3F	; 63
    9d7e:	90 e0       	ldi	r25, 0x00	; 0
    9d80:	fc 01       	movw	r30, r24
    9d82:	80 81       	ld	r24, Z
    9d84:	88 2f       	mov	r24, r24
    9d86:	90 e0       	ldi	r25, 0x00	; 0
    9d88:	82 70       	andi	r24, 0x02	; 2
    9d8a:	99 27       	eor	r25, r25
    9d8c:	89 2b       	or	r24, r25
    9d8e:	b1 f7       	brne	.-20     	; 0x9d7c <flash_program_page+0x1c>

	FLASH_ERASE(page_start_addr);
    9d90:	23 e0       	ldi	r18, 0x03	; 3
    9d92:	8a 81       	ldd	r24, Y+2	; 0x02
    9d94:	9b 81       	ldd	r25, Y+3	; 0x03
    9d96:	ac 81       	ldd	r26, Y+4	; 0x04
    9d98:	bd 81       	ldd	r27, Y+5	; 0x05
    9d9a:	fc 01       	movw	r30, r24
    9d9c:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    9da0:	20 93 57 00 	sts	0x0057, r18	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9da4:	e8 95       	spm
	SPM_BUSY_WAIT(); /* Wait until the memory is erased. */
    9da6:	87 e5       	ldi	r24, 0x57	; 87
    9da8:	90 e0       	ldi	r25, 0x00	; 0
    9daa:	fc 01       	movw	r30, r24
    9dac:	80 81       	ld	r24, Z
    9dae:	88 2f       	mov	r24, r24
    9db0:	90 e0       	ldi	r25, 0x00	; 0
    9db2:	81 70       	andi	r24, 0x01	; 1
    9db4:	99 27       	eor	r25, r25
    9db6:	89 2b       	or	r24, r25
    9db8:	b1 f7       	brne	.-20     	; 0x9da6 <flash_program_page+0x46>

	FLASH_PAGE_WRITE(page_start_addr); /* Store buffer in flash page. */
    9dba:	25 e0       	ldi	r18, 0x05	; 5
    9dbc:	8a 81       	ldd	r24, Y+2	; 0x02
    9dbe:	9b 81       	ldd	r25, Y+3	; 0x03
    9dc0:	ac 81       	ldd	r26, Y+4	; 0x04
    9dc2:	bd 81       	ldd	r27, Y+5	; 0x05
    9dc4:	fc 01       	movw	r30, r24
    9dc6:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    9dca:	20 93 57 00 	sts	0x0057, r18	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9dce:	e8 95       	spm
	SPM_BUSY_WAIT(); /* Wait until the memory is written. */
    9dd0:	87 e5       	ldi	r24, 0x57	; 87
    9dd2:	90 e0       	ldi	r25, 0x00	; 0
    9dd4:	fc 01       	movw	r30, r24
    9dd6:	80 81       	ld	r24, Z
    9dd8:	88 2f       	mov	r24, r24
    9dda:	90 e0       	ldi	r25, 0x00	; 0
    9ddc:	81 70       	andi	r24, 0x01	; 1
    9dde:	99 27       	eor	r25, r25
    9de0:	89 2b       	or	r24, r25
    9de2:	b1 f7       	brne	.-20     	; 0x9dd0 <flash_program_page+0x70>

	/* Reenable RWW-section again. */
	ENABLE_RWW_SECTION();
    9de4:	81 e1       	ldi	r24, 0x11	; 17
    9de6:	80 93 57 00 	sts	0x0057, r24	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9dea:	e8 95       	spm

	cpu_irq_restore(flags);
    9dec:	89 81       	ldd	r24, Y+1	; 0x01
    9dee:	0e 94 59 28 	call	0x50b2	; 0x50b2 <cpu_irq_restore>
}
    9df2:	00 00       	nop
    9df4:	0f 90       	pop	r0
    9df6:	0f 90       	pop	r0
    9df8:	0f 90       	pop	r0
    9dfa:	0f 90       	pop	r0
    9dfc:	0f 90       	pop	r0
    9dfe:	df 91       	pop	r29
    9e00:	cf 91       	pop	r28
    9e02:	08 95       	ret
