
#include "sample1_stage.hpp"

#include "livesim_types.hpp"

#ifdef SIMLIB_VCD
Sample1_stage::Sample1_stage(uint64_t _hidx, const std::string &parent_name,
                             vcd::VCDWriter *writer)  // const std::string &parent_name)
    : hidx(_hidx), scope_name(parent_name + ".s1"), vcd_writer(writer) {}
void Sample1_stage::vcd_reset_cycle() {
  //  vcd_writer->change(vcd_reset, "1");
  tmp = UInt<32>(0);
  vcd_writer->change(vcd_tmp, tmp.to_string_binary());
  to2_aValid = UInt<1>(0);
  vcd_writer->change(vcd_to2_aValid, to2_aValid.to_string_binary());
  to3_cValid = UInt<1>(0);
  vcd_writer->change(vcd_to3_cValid, to3_cValid.to_string_binary());
  to3_c = UInt<32>(0);
  vcd_writer->change(vcd_to3_c, to3_c.to_string_binary());
}
void Sample1_stage::vcd_posedge() {
  //  vcd_writer->change(vcd_clk, "1");
  //  vcd_writer->change(vcd_reset, "0");
}
void Sample1_stage::vcd_negedge() {
  //  vcd_writer->change(vcd_clk, "0");
}
void Sample1_stage::vcd_comb(UInt<32> s3_to1_b, UInt<1> s2_to1_aValid, UInt<32> s2_to1_a) {
  // vcd_writer->change(vcd_reset, t, "0");
  // vcd_writer->change(vcd_clk, t,"1");
  to2_b = s3_to1_b.addw(UInt<32>(1));
  vcd_writer->change(vcd_to2_b, to2_b.to_string_binary());

  auto tmp3 = s2_to1_a.addw(s3_to1_b);
  to2_a     = tmp3.addw(UInt<32>(2));
  vcd_writer->change(vcd_to2_a, to2_a.to_string_binary());
  to2_aValid = s2_to1_aValid;
  vcd_writer->change(vcd_to2_aValid, to2_aValid.to_string_binary());

  to3_cValid = tmp.bit<0>();
  vcd_writer->change(vcd_to3_cValid, to3_cValid.to_string_binary());
  to3_c = tmp.addw(s2_to1_a);
  vcd_writer->change(vcd_to3_c, to3_c.to_string_binary());

  tmp = tmp.addw(UInt<32>(23));
  vcd_writer->change(vcd_tmp, tmp.to_string_binary());
}
#else
Sample1_stage::Sample1_stage(uint64_t _hidx)  //, const std::string &parent_name)
    : hidx(_hidx) {}
void Sample1_stage::reset_cycle() {
  tmp        = UInt<32>(0);
  to2_aValid = UInt<1>(0);
  to3_cValid = UInt<1>(0);
  to3_c      = UInt<32>(0);
}
void Sample1_stage::cycle(UInt<32> s3_to1_b, UInt<1> s2_to1_aValid, UInt<32> s2_to1_a) {
  to2_b = s3_to1_b.addw(UInt<32>(1));

  auto tmp3  = s2_to1_a.addw(s3_to1_b);
  to2_a      = tmp3.addw(UInt<32>(2));
  to2_aValid = s2_to1_aValid;

  to3_cValid = tmp.bit<0>();
  to3_c      = tmp.addw(s2_to1_a);

  tmp = tmp.addw(UInt<32>(23));
}
#endif
#ifdef SIMLIB_TRACE
void Sample1_stage::add_signature(Simlib_signature &s) {
  s.append(hidx);
  s.append(33);  // 33 is the semantic ID (hash inputs + op + bits) for to2_aValid
  s.append(103);
  s.append(203);
  s.append(11);
  s.append(33);
  s.append(2);

  s.append(202);  // memory signature (ports/size/...) semantic ID (sid)
}
#endif
