# stall flush memtoreg regwrite rd_in aluresult memresult
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
1 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 1 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 1 0 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 1 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
1 0 0 1 01 12345678 87654321
1 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 1 0 1 01 12345678 87654321
0 1 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
1 0 0 1 01 12345678 87654321
0 1 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 1 0 1 01 12345678 87654321
1 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
1 1 1 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
0 0 0 1 01 12345678 87654321
