ARM GAS  /tmp/ccUFwhfn.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"hall_detection.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Hall_start_detection,"ax",%progbits
  18              		.align	1
  19              		.global	Hall_start_detection
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	Hall_start_detection:
  27              	.LFB235:
  28              		.file 1 "Core/Src/hall_detection.c"
   1:Core/Src/hall_detection.c **** /*
   2:Core/Src/hall_detection.c ****  * hall_detection.c
   3:Core/Src/hall_detection.c ****  *
   4:Core/Src/hall_detection.c ****  *  Created on: Jan 30, 2024
   5:Core/Src/hall_detection.c ****  *      Author: javier.munoz.saez@upc.edu
   6:Core/Src/hall_detection.c ****  */
   7:Core/Src/hall_detection.c **** 
   8:Core/Src/hall_detection.c **** #include "hall_detection.h" 		/*!< contains all enums, structs and includes neccesary for this .c, 
   9:Core/Src/hall_detection.c **** 
  10:Core/Src/hall_detection.c **** //Uncomment only one
  11:Core/Src/hall_detection.c **** //#define REAL_PHASES_A_B_calculated_C		/*!< our ADC is reading real current signals A and B, C=-A-
  12:Core/Src/hall_detection.c **** #define REAL_PHASES_A_C_calculated_B		/*!< our ADC is reading real current signals A and C, B=-A-C 
  13:Core/Src/hall_detection.c **** //#define REAL_PHASES_B_C_calculated_A		/*!< our ADC is reading real current signals B and C, A=-B-
  14:Core/Src/hall_detection.c **** 
  15:Core/Src/hall_detection.c **** #define TESTuart
  16:Core/Src/hall_detection.c **** #define TESTnodelay
  17:Core/Src/hall_detection.c **** 
  18:Core/Src/hall_detection.c **** #ifdef TESTuart
  19:Core/Src/hall_detection.c **** #include "usart.h"
  20:Core/Src/hall_detection.c **** #endif
  21:Core/Src/hall_detection.c **** 
  22:Core/Src/hall_detection.c **** #define MAXTICKs 1*888888		/*!< timeout for the algorithm, measured in 0.05s ticks , so 1000*0.05=5
  23:Core/Src/hall_detection.c **** #define lowpassfilter_ticks 15 						/*!< minimum number of ticks that should have passed in betwee
  24:Core/Src/hall_detection.c **** #define currentAplusBplusC (uint32_t)(3*(4096)/2)	/*!< the sum of the average of each currents shou
  25:Core/Src/hall_detection.c **** #define currentADCoffset (float) 0.0				/*!< as we are using already processed filtered currents, n
  26:Core/Src/hall_detection.c **** #define TOLERANCE_FACTOR_FOR_STATIONARY_CURRENTS 0.1
  27:Core/Src/hall_detection.c **** #define WAITING_STATIONARY_MAXZEROCROSSINGS 3
  28:Core/Src/hall_detection.c **** #define NUMBER_OF_VALID_MATCHING_RESULTS 3
  29:Core/Src/hall_detection.c **** 
  30:Core/Src/hall_detection.c **** 
ARM GAS  /tmp/ccUFwhfn.s 			page 2


  31:Core/Src/hall_detection.c **** 
  32:Core/Src/hall_detection.c **** 
  33:Core/Src/hall_detection.c **** //LOCAL VARIABLES (only declared inside this .c file)
  34:Core/Src/hall_detection.c **** uint32_t ticks; 								/*!< ticks are the time measurement unit of this algorithm, each run of the
  35:Core/Src/hall_detection.c **** detection_state_enum detection_state=detection_DISABLED;	/*!< main enable disable variable, when it
  36:Core/Src/hall_detection.c **** hall_detection_general_struct general={0};
  37:Core/Src/hall_detection.c **** const hall_detection_general_struct empty_general={0};
  38:Core/Src/hall_detection.c **** 
  39:Core/Src/hall_detection.c **** 
  40:Core/Src/hall_detection.c **** 
  41:Core/Src/hall_detection.c **** 
  42:Core/Src/hall_detection.c **** 
  43:Core/Src/hall_detection.c **** 
  44:Core/Src/hall_detection.c **** 
  45:Core/Src/hall_detection.c **** 
  46:Core/Src/hall_detection.c **** 
  47:Core/Src/hall_detection.c **** //PUBLIC FUNCTIONS (also declared in the .h file)
  48:Core/Src/hall_detection.c **** void Hall_start_detection();
  49:Core/Src/hall_detection.c **** uint32_t Hall_is_detection_finished();
  50:Core/Src/hall_detection.c **** void Hall_Identification_Test_measurement(
  51:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
  52:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
  53:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
  54:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
  55:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
  56:Core/Src/hall_detection.c **** 		);
  57:Core/Src/hall_detection.c **** 
  58:Core/Src/hall_detection.c **** 
  59:Core/Src/hall_detection.c **** 
  60:Core/Src/hall_detection.c **** //PRIVATE FUNCTIONS (only declared inside this .c file)
  61:Core/Src/hall_detection.c **** //state machine
  62:Core/Src/hall_detection.c **** void resetVariables					(hall_detection_general_struct *gen);
  63:Core/Src/hall_detection.c **** void wait_for_the_current_stationary(detection_state_enum* state,hall_detection_general_struct *gen
  64:Core/Src/hall_detection.c **** void adquisition					(detection_state_enum* state,hall_detection_general_struct *gen,hall_pin_info*
  65:Core/Src/hall_detection.c **** void interpretation					(detection_state_enum* state,hall_detection_general_struct *gen);
  66:Core/Src/hall_detection.c **** void validation						(detection_state_enum* state,hall_detection_general_struct *gen);
  67:Core/Src/hall_detection.c **** void present_and_finish				(detection_state_enum* state,hall_detection_general_struct *gen);
  68:Core/Src/hall_detection.c **** 
  69:Core/Src/hall_detection.c **** void fill_buffers(
  70:Core/Src/hall_detection.c **** 		hall_detection_general_struct *gen,
  71:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
  72:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
  73:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
  74:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
  75:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
  76:Core/Src/hall_detection.c **** 		);
  77:Core/Src/hall_detection.c **** detection_YES_NO detect_N_zerocrossings	(hall_detection_general_struct *gen,uint32_t N);
  78:Core/Src/hall_detection.c **** void detect_N_current_zerocrossings	(uint32_t ticks,current_or_hall_measurements_struct* currx,uint
  79:Core/Src/hall_detection.c **** void detect_N_hall_zerocrossings	(uint32_t ticks,current_or_hall_measurements_struct* hallx,uint32_
  80:Core/Src/hall_detection.c **** void calculateElectricPeriod_inTicks(hall_detection_general_struct *gen, uint32_t samples);
  81:Core/Src/hall_detection.c **** detection_YES_NO is_deviation_from_period_acceptable(hall_detection_general_struct *gen, float tole
  82:Core/Src/hall_detection.c **** detection_YES_NO are_all_periods_stable(hall_detection_general_struct *gen, uint32_t samples);
  83:Core/Src/hall_detection.c **** int32_t absolute(int32_t x);
  84:Core/Src/hall_detection.c **** void assign_closest_phase_to_hall(hall_detection_general_struct *gen);
  85:Core/Src/hall_detection.c **** void assign_polarity(hall_detection_general_struct *gen);
  86:Core/Src/hall_detection.c **** 
  87:Core/Src/hall_detection.c **** 
ARM GAS  /tmp/ccUFwhfn.s 			page 3


  88:Core/Src/hall_detection.c **** 
  89:Core/Src/hall_detection.c **** 
  90:Core/Src/hall_detection.c **** 
  91:Core/Src/hall_detection.c **** 
  92:Core/Src/hall_detection.c **** 
  93:Core/Src/hall_detection.c **** 
  94:Core/Src/hall_detection.c **** 
  95:Core/Src/hall_detection.c **** 
  96:Core/Src/hall_detection.c **** /**
  97:Core/Src/hall_detection.c **** * \brief public function , this should me called by anyone otside this .c .h to start the hall dete
  98:Core/Src/hall_detection.c **** */
  99:Core/Src/hall_detection.c **** void Hall_start_detection(){
  29              		.loc 1 99 28 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 100:Core/Src/hall_detection.c **** 	detection_state=detection_ENABLED;
  34              		.loc 1 100 2 view .LVU1
  35              		.loc 1 100 17 is_stmt 0 view .LVU2
  36 0000 014B     		ldr	r3, .L2
  37 0002 0122     		movs	r2, #1
  38 0004 1A70     		strb	r2, [r3]
 101:Core/Src/hall_detection.c **** }
  39              		.loc 1 101 1 view .LVU3
  40 0006 7047     		bx	lr
  41              	.L3:
  42              		.align	2
  43              	.L2:
  44 0008 00000000 		.word	.LANCHOR0
  45              		.cfi_endproc
  46              	.LFE235:
  48              		.section	.text.Hall_is_detection_finished,"ax",%progbits
  49              		.align	1
  50              		.global	Hall_is_detection_finished
  51              		.syntax unified
  52              		.thumb
  53              		.thumb_func
  54              		.fpu fpv4-sp-d16
  56              	Hall_is_detection_finished:
  57              	.LFB236:
 102:Core/Src/hall_detection.c **** 
 103:Core/Src/hall_detection.c **** /**
 104:Core/Src/hall_detection.c **** * \brief public function , this should me called by anyone otside this .c .h to figure out if the d
 105:Core/Src/hall_detection.c **** */
 106:Core/Src/hall_detection.c **** uint32_t Hall_is_detection_finished(){
  58              		.loc 1 106 38 is_stmt 1 view -0
  59              		.cfi_startproc
  60              		@ args = 0, pretend = 0, frame = 0
  61              		@ frame_needed = 0, uses_anonymous_args = 0
  62              		@ link register save eliminated.
 107:Core/Src/hall_detection.c **** 	if(detection_state==detection_DISABLED){
  63              		.loc 1 107 2 view .LVU5
  64              		.loc 1 107 20 is_stmt 0 view .LVU6
  65 0000 034B     		ldr	r3, .L7
  66 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  67              		.loc 1 107 4 view .LVU7
ARM GAS  /tmp/ccUFwhfn.s 			page 4


  68 0004 0BB9     		cbnz	r3, .L6
 108:Core/Src/hall_detection.c **** 		return YES;
  69              		.loc 1 108 10 view .LVU8
  70 0006 0120     		movs	r0, #1
  71 0008 7047     		bx	lr
  72              	.L6:
 109:Core/Src/hall_detection.c **** 	}else{
 110:Core/Src/hall_detection.c **** 		return NO;
  73              		.loc 1 110 10 view .LVU9
  74 000a 0020     		movs	r0, #0
 111:Core/Src/hall_detection.c **** 	}
 112:Core/Src/hall_detection.c **** }
  75              		.loc 1 112 1 view .LVU10
  76 000c 7047     		bx	lr
  77              	.L8:
  78 000e 00BF     		.align	2
  79              	.L7:
  80 0010 00000000 		.word	.LANCHOR0
  81              		.cfi_endproc
  82              	.LFE236:
  84              		.section	.text.resetVariables,"ax",%progbits
  85              		.align	1
  86              		.global	resetVariables
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	resetVariables:
  93              	.LVL0:
  94              	.LFB238:
 113:Core/Src/hall_detection.c **** 
 114:Core/Src/hall_detection.c **** //https://dot-to-ascii.ggerganov.com/
 115:Core/Src/hall_detection.c **** /*
 116:Core/Src/hall_detection.c ****  *
 117:Core/Src/hall_detection.c **** +-------------------------+
 118:Core/Src/hall_detection.c **** |          start          |
 119:Core/Src/hall_detection.c **** +-------------------------+
 120:Core/Src/hall_detection.c ****   |
 121:Core/Src/hall_detection.c ****   |
 122:Core/Src/hall_detection.c ****   v
 123:Core/Src/hall_detection.c **** +-------------------------+
 124:Core/Src/hall_detection.c **** |                         | ---+
 125:Core/Src/hall_detection.c **** | WAIT_CURRENT_STATIONARY |    | still not stationary
 126:Core/Src/hall_detection.c **** |                         | <--+
 127:Core/Src/hall_detection.c **** +-------------------------+
 128:Core/Src/hall_detection.c ****   |
 129:Core/Src/hall_detection.c ****   |	the openloop stabilished
 130:Core/Src/hall_detection.c ****   v
 131:Core/Src/hall_detection.c **** +-------------------------+
 132:Core/Src/hall_detection.c **** |       ADQUISITION       | <+
 133:Core/Src/hall_detection.c **** +-------------------------+  |
 134:Core/Src/hall_detection.c ****   |                          |
 135:Core/Src/hall_detection.c ****   | zerocrossings detected   |
 136:Core/Src/hall_detection.c ****   v                          |
 137:Core/Src/hall_detection.c **** +-------------------------+  | still not 3 matching X!X!X! type results
 138:Core/Src/hall_detection.c **** |     INTERPRETATION      |  |
 139:Core/Src/hall_detection.c **** +-------------------------+  |
ARM GAS  /tmp/ccUFwhfn.s 			page 5


 140:Core/Src/hall_detection.c ****   |                          |
 141:Core/Src/hall_detection.c ****   | X!X!X! type result       |
 142:Core/Src/hall_detection.c ****   v                          |
 143:Core/Src/hall_detection.c **** +-------------------------+  |
 144:Core/Src/hall_detection.c **** |       VALIDATION        | -+
 145:Core/Src/hall_detection.c **** +-------------------------+
 146:Core/Src/hall_detection.c ****   |
 147:Core/Src/hall_detection.c ****   |	3 matching results, we are confident now
 148:Core/Src/hall_detection.c ****   v
 149:Core/Src/hall_detection.c **** +-------------------------+
 150:Core/Src/hall_detection.c **** |   PRESENTATION_FINISH   |
 151:Core/Src/hall_detection.c **** +-------------------------+
 152:Core/Src/hall_detection.c ****   |
 153:Core/Src/hall_detection.c ****   |
 154:Core/Src/hall_detection.c ****   v
 155:Core/Src/hall_detection.c **** +-------------------------+
 156:Core/Src/hall_detection.c **** |           end           |
 157:Core/Src/hall_detection.c **** +-------------------------+
 158:Core/Src/hall_detection.c **** 
 159:Core/Src/hall_detection.c **** */
 160:Core/Src/hall_detection.c **** /**
 161:Core/Src/hall_detection.c **** * \brief public function, to be included inside a 20Khz interruption routine, it manages the state 
 162:Core/Src/hall_detection.c **** * \param hall_pin_info * H1_gpio, pointer to gpio info about the hall A
 163:Core/Src/hall_detection.c **** * \param hall_pin_info * H2_gpio, pointer to gpio info about the hall B
 164:Core/Src/hall_detection.c **** * \param hall_pin_info * H3_gpio, pointer to gpio info about the hall C
 165:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr1, pointer to current value in amps for phase A
 166:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr2, pointer to current value in amps for phase C? or B?
 167:Core/Src/hall_detection.c **** */
 168:Core/Src/hall_detection.c **** void Hall_Identification_Test_measurement(
 169:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 170:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 171:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 172:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 173:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 174:Core/Src/hall_detection.c **** 		){
 175:Core/Src/hall_detection.c **** 	switch (detection_state) {
 176:Core/Src/hall_detection.c **** 		case detection_ENABLED:
 177:Core/Src/hall_detection.c **** 			ticks=0;
 178:Core/Src/hall_detection.c **** 			resetVariables(&general);
 179:Core/Src/hall_detection.c **** 			detection_state=detection_WAIT_CURRENT_STATIONARY;
 180:Core/Src/hall_detection.c **** 			general.start_adquisition_ticks=ticks;
 181:Core/Src/hall_detection.c **** 			break;
 182:Core/Src/hall_detection.c **** 		case detection_WAIT_CURRENT_STATIONARY:
 183:Core/Src/hall_detection.c **** 			wait_for_the_current_stationary(&detection_state,&general,H1_gpio,H2_gpio,H3_gpio,ADCcurr1,ADCcu
 184:Core/Src/hall_detection.c **** 			ticks++;
 185:Core/Src/hall_detection.c **** 			break;
 186:Core/Src/hall_detection.c **** 		case detection_ADQUISITION:
 187:Core/Src/hall_detection.c **** 			adquisition(&detection_state,&general,H1_gpio,H2_gpio,H3_gpio,ADCcurr1,ADCcurr2);
 188:Core/Src/hall_detection.c **** 			ticks++;
 189:Core/Src/hall_detection.c **** 			break;
 190:Core/Src/hall_detection.c **** 		case detection_INTERPRETATION:
 191:Core/Src/hall_detection.c **** 			interpretation(&detection_state, &general);
 192:Core/Src/hall_detection.c **** 			ticks++;
 193:Core/Src/hall_detection.c **** 			break;
 194:Core/Src/hall_detection.c **** 		case detection_VALIDATION:
 195:Core/Src/hall_detection.c **** 			ticks++;
 196:Core/Src/hall_detection.c **** 			validation(&detection_state,&general);
ARM GAS  /tmp/ccUFwhfn.s 			page 6


 197:Core/Src/hall_detection.c **** 			ticks++;
 198:Core/Src/hall_detection.c **** 			break;
 199:Core/Src/hall_detection.c **** 		case detection_PRESENTATION_FINISH:
 200:Core/Src/hall_detection.c **** 			present_and_finish(&detection_state,&general);
 201:Core/Src/hall_detection.c **** 			ticks++;
 202:Core/Src/hall_detection.c **** 			break;
 203:Core/Src/hall_detection.c **** 		case detection_ERROR_OR_TIMEOUT:
 204:Core/Src/hall_detection.c **** 			detection_state=detection_DISABLED;
 205:Core/Src/hall_detection.c **** 		case detection_DISABLED://do nothing
 206:Core/Src/hall_detection.c **** 		default:
 207:Core/Src/hall_detection.c **** 			break;
 208:Core/Src/hall_detection.c **** 	}
 209:Core/Src/hall_detection.c **** }
 210:Core/Src/hall_detection.c **** 
 211:Core/Src/hall_detection.c **** /**
 212:Core/Src/hall_detection.c **** * \brief just resets to 0 the huge structure used by the detection
 213:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, pointer to the huge structure.
 214:Core/Src/hall_detection.c **** */
 215:Core/Src/hall_detection.c **** void resetVariables(hall_detection_general_struct *gen){
  95              		.loc 1 215 56 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		.loc 1 215 56 is_stmt 0 view .LVU12
 100 0000 08B5     		push	{r3, lr}
 101              	.LCFI0:
 102              		.cfi_def_cfa_offset 8
 103              		.cfi_offset 3, -8
 104              		.cfi_offset 14, -4
 216:Core/Src/hall_detection.c **** 	*gen=empty_general;		//i dont want to use memset, so we sacrifice flash memory space filled with 0
 105              		.loc 1 216 2 is_stmt 1 view .LVU13
 106              		.loc 1 216 6 is_stmt 0 view .LVU14
 107 0002 4FF4E272 		mov	r2, #452
 108 0006 0021     		movs	r1, #0
 109 0008 FFF7FEFF 		bl	memset
 110              	.LVL1:
 217:Core/Src/hall_detection.c **** }
 111              		.loc 1 217 1 view .LVU15
 112 000c 08BD     		pop	{r3, pc}
 113              		.cfi_endproc
 114              	.LFE238:
 116              		.section	.text.validation,"ax",%progbits
 117              		.align	1
 118              		.global	validation
 119              		.syntax unified
 120              		.thumb
 121              		.thumb_func
 122              		.fpu fpv4-sp-d16
 124              	validation:
 125              	.LVL2:
 126              	.LFB242:
 218:Core/Src/hall_detection.c **** 
 219:Core/Src/hall_detection.c **** 
 220:Core/Src/hall_detection.c **** /**
 221:Core/Src/hall_detection.c **** * \brief the motor running in open loop control needs a bit of time to lock in place so current sig
 222:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 223:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
ARM GAS  /tmp/ccUFwhfn.s 			page 7


 224:Core/Src/hall_detection.c **** * \param hall_pin_info * H1_gpio, pointer to gpio info about the hall A
 225:Core/Src/hall_detection.c **** * \param hall_pin_info * H2_gpio, pointer to gpio info about the hall B
 226:Core/Src/hall_detection.c **** * \param hall_pin_info * H3_gpio, pointer to gpio info about the hall C
 227:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr1, pointer to current value in amps for phase A
 228:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr2, pointer to current value in amps for phase C? or B?
 229:Core/Src/hall_detection.c **** */
 230:Core/Src/hall_detection.c **** void wait_for_the_current_stationary(detection_state_enum* state,hall_detection_general_struct *gen
 231:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 232:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 233:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 234:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 235:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 236:Core/Src/hall_detection.c **** 		){
 237:Core/Src/hall_detection.c **** 	//timeout or currentisstationary
 238:Core/Src/hall_detection.c **** 	fill_buffers(gen, H1_gpio, H2_gpio, H3_gpio, ADCcurr1, ADCcurr2);
 239:Core/Src/hall_detection.c **** 	//timeout
 240:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs){
 241:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 242:Core/Src/hall_detection.c **** 		return;
 243:Core/Src/hall_detection.c **** 	}
 244:Core/Src/hall_detection.c **** 
 245:Core/Src/hall_detection.c ****     //endofadquisition
 246:Core/Src/hall_detection.c **** 	if(ticks>general.start_adquisition_ticks+2){//run alone signals_adquisition() to pre-fill the buff
 247:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 248:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 249:Core/Src/hall_detection.c **** 				resetVariables(gen);
 250:Core/Src/hall_detection.c **** 				general.start_adquisition_ticks=ticks;
 251:Core/Src/hall_detection.c **** 				*state=detection_ADQUISITION;
 252:Core/Src/hall_detection.c **** 				return;
 253:Core/Src/hall_detection.c **** 			}else{
 254:Core/Src/hall_detection.c **** 				resetVariables(gen);
 255:Core/Src/hall_detection.c **** 			}
 256:Core/Src/hall_detection.c **** 		}
 257:Core/Src/hall_detection.c **** 	}
 258:Core/Src/hall_detection.c **** }
 259:Core/Src/hall_detection.c **** 
 260:Core/Src/hall_detection.c **** /**
 261:Core/Src/hall_detection.c **** * \brief similar to wait_for_the_current_stationary(), but this time we mean it, we are adquiring t
 262:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 263:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 264:Core/Src/hall_detection.c **** * \param hall_pin_info * H1_gpio, pointer to gpio info about the hall A
 265:Core/Src/hall_detection.c **** * \param hall_pin_info * H2_gpio, pointer to gpio info about the hall B
 266:Core/Src/hall_detection.c **** * \param hall_pin_info * H3_gpio, pointer to gpio info about the hall C
 267:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr1, pointer to current value in amps for phase A
 268:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr2, pointer to current value in amps for phase C? or B?
 269:Core/Src/hall_detection.c **** */
 270:Core/Src/hall_detection.c **** void adquisition(
 271:Core/Src/hall_detection.c **** 		detection_state_enum* state,
 272:Core/Src/hall_detection.c **** 		hall_detection_general_struct *gen,
 273:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 274:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 275:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 276:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 277:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 278:Core/Src/hall_detection.c **** 		){
 279:Core/Src/hall_detection.c **** 
 280:Core/Src/hall_detection.c **** 	fill_buffers(gen, H1_gpio, H2_gpio, H3_gpio, ADCcurr1, ADCcurr2);
ARM GAS  /tmp/ccUFwhfn.s 			page 8


 281:Core/Src/hall_detection.c **** 
 282:Core/Src/hall_detection.c **** 	//timeout
 283:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs){
 284:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 285:Core/Src/hall_detection.c **** 		return;
 286:Core/Src/hall_detection.c **** 	}
 287:Core/Src/hall_detection.c **** 
 288:Core/Src/hall_detection.c **** 	if(ticks>general.start_adquisition_ticks+2){//run alone signals_adquisition() to pre-fill the buff
 289:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 290:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 291:Core/Src/hall_detection.c **** 			*state=detection_INTERPRETATION;
 292:Core/Src/hall_detection.c **** 		}
 293:Core/Src/hall_detection.c **** 	}
 294:Core/Src/hall_detection.c **** }
 295:Core/Src/hall_detection.c **** 
 296:Core/Src/hall_detection.c **** /**
 297:Core/Src/hall_detection.c **** * \brief once we adquired the data we are trying to make sense out of it.
 298:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 299:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 300:Core/Src/hall_detection.c **** */
 301:Core/Src/hall_detection.c **** void interpretation(detection_state_enum* state,hall_detection_general_struct *gen){
 302:Core/Src/hall_detection.c **** 
 303:Core/Src/hall_detection.c **** 	//timeout
 304:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs){
 305:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 306:Core/Src/hall_detection.c **** 		return;
 307:Core/Src/hall_detection.c **** 	}
 308:Core/Src/hall_detection.c **** 
 309:Core/Src/hall_detection.c **** 	assign_closest_phase_to_hall(gen);
 310:Core/Src/hall_detection.c **** 	assign_polarity(gen);
 311:Core/Src/hall_detection.c **** 	gen->numberOfresults++;
 312:Core/Src/hall_detection.c **** 	*state=detection_VALIDATION;
 313:Core/Src/hall_detection.c **** 
 314:Core/Src/hall_detection.c **** 
 315:Core/Src/hall_detection.c **** }
 316:Core/Src/hall_detection.c **** 
 317:Core/Src/hall_detection.c **** /**
 318:Core/Src/hall_detection.c **** * \brief once we interpreted enough data, we validate results
 319:Core/Src/hall_detection.c **** * this function has a cyclomatic complexity of 19, that should be improved
 320:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 321:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 322:Core/Src/hall_detection.c **** */
 323:Core/Src/hall_detection.c **** void validation(detection_state_enum* state,hall_detection_general_struct *gen){
 127              		.loc 1 323 80 is_stmt 1 view -0
 128              		.cfi_startproc
 129              		@ args = 0, pretend = 0, frame = 0
 130              		@ frame_needed = 0, uses_anonymous_args = 0
 131              		@ link register save eliminated.
 324:Core/Src/hall_detection.c **** 
 325:Core/Src/hall_detection.c **** 	//timeout
 326:Core/Src/hall_detection.c **** 	if( ticks>MAXTICKs){
 132              		.loc 1 326 2 view .LVU17
 133              		.loc 1 326 11 is_stmt 0 view .LVU18
 134 0000 4C4B     		ldr	r3, .L41
 135 0002 1A68     		ldr	r2, [r3]
 136              		.loc 1 326 4 view .LVU19
 137 0004 4C4B     		ldr	r3, .L41+4
ARM GAS  /tmp/ccUFwhfn.s 			page 9


 138 0006 9A42     		cmp	r2, r3
 139 0008 07D8     		bhi	.L34
 323:Core/Src/hall_detection.c **** 
 140              		.loc 1 323 80 view .LVU20
 141 000a F0B4     		push	{r4, r5, r6, r7}
 142              	.LCFI1:
 143              		.cfi_def_cfa_offset 16
 144              		.cfi_offset 4, -16
 145              		.cfi_offset 5, -12
 146              		.cfi_offset 6, -8
 147              		.cfi_offset 7, -4
 327:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 328:Core/Src/hall_detection.c **** 		return;
 329:Core/Src/hall_detection.c **** 	}
 330:Core/Src/hall_detection.c **** 
 331:Core/Src/hall_detection.c **** 	//reached results buffer full capacity
 332:Core/Src/hall_detection.c **** 	if(gen->numberOfresults>TOTAL_NUMBEROFRESULTS){
 148              		.loc 1 332 2 is_stmt 1 view .LVU21
 149              		.loc 1 332 8 is_stmt 0 view .LVU22
 150 000c D1F85461 		ldr	r6, [r1, #340]
 151              		.loc 1 332 4 view .LVU23
 152 0010 062E     		cmp	r6, #6
 153 0012 05D8     		bhi	.L35
 154              	.LBB2:
 333:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 334:Core/Src/hall_detection.c **** 		return;
 335:Core/Src/hall_detection.c **** 	}
 336:Core/Src/hall_detection.c **** 
 337:Core/Src/hall_detection.c **** 	uint32_t all_phases_not_repeated=0;
 338:Core/Src/hall_detection.c **** 	for (uint32_t i = 0;  i < NUMBEROFPHASES; ++ i) {
 155              		.loc 1 338 16 view .LVU24
 156 0014 0022     		movs	r2, #0
 157              	.LBE2:
 337:Core/Src/hall_detection.c **** 	for (uint32_t i = 0;  i < NUMBEROFPHASES; ++ i) {
 158              		.loc 1 337 11 view .LVU25
 159 0016 1446     		mov	r4, r2
 160 0018 0BE0     		b	.L14
 161              	.L34:
 162              	.LCFI2:
 163              		.cfi_def_cfa_offset 0
 164              		.cfi_restore 4
 165              		.cfi_restore 5
 166              		.cfi_restore 6
 167              		.cfi_restore 7
 327:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 168              		.loc 1 327 3 is_stmt 1 view .LVU26
 327:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 169              		.loc 1 327 9 is_stmt 0 view .LVU27
 170 001a 0723     		movs	r3, #7
 171 001c 0370     		strb	r3, [r0]
 328:Core/Src/hall_detection.c **** 	}
 172              		.loc 1 328 3 is_stmt 1 view .LVU28
 173 001e 7047     		bx	lr
 174              	.L35:
 175              	.LCFI3:
 176              		.cfi_def_cfa_offset 16
 177              		.cfi_offset 4, -16
ARM GAS  /tmp/ccUFwhfn.s 			page 10


 178              		.cfi_offset 5, -12
 179              		.cfi_offset 6, -8
 180              		.cfi_offset 7, -4
 333:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 181              		.loc 1 333 3 view .LVU29
 333:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 182              		.loc 1 333 9 is_stmt 0 view .LVU30
 183 0020 0723     		movs	r3, #7
 184 0022 0370     		strb	r3, [r0]
 334:Core/Src/hall_detection.c **** 	}
 185              		.loc 1 334 3 is_stmt 1 view .LVU31
 186              	.L11:
 339:Core/Src/hall_detection.c **** 		if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_A){
 340:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 341:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
 342:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_B);
 343:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 344:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_C);
 345:Core/Src/hall_detection.c **** 		}
 346:Core/Src/hall_detection.c **** 	}
 347:Core/Src/hall_detection.c **** 
 348:Core/Src/hall_detection.c **** 	if(all_phases_not_repeated==((1<<hall_A)+(1<<hall_B)+(1<<hall_C))){
 349:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=YES;
 350:Core/Src/hall_detection.c **** 	}else{
 351:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=NO;
 352:Core/Src/hall_detection.c **** 	}
 353:Core/Src/hall_detection.c **** 
 354:Core/Src/hall_detection.c **** 
 355:Core/Src/hall_detection.c **** 
 356:Core/Src/hall_detection.c **** 	if(gen->numberOfresults>=NUMBER_OF_VALID_MATCHING_RESULTS){			//only if enough adquisitions were m
 357:Core/Src/hall_detection.c **** 		for (uint32_t i = 0; i < gen->numberOfresults; ++i) {			//loop trough results
 358:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){	//skip the not valid results.
 359:Core/Src/hall_detection.c **** 				uint32_t number_of_results_matching=0;
 360:Core/Src/hall_detection.c **** 				for (uint32_t j = i+1; j < gen->numberOfresults; ++j) {	//compare that one result with the rest
 361:Core/Src/hall_detection.c **** 					if(
 362:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[0]==gen->results[j].hall_order[0] &&
 363:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 364:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 365:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
 366:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 367:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 368:Core/Src/hall_detection.c **** 							){//do they match?
 369:Core/Src/hall_detection.c **** 							number_of_results_matching++;
 370:Core/Src/hall_detection.c **** 						if(number_of_results_matching>=NUMBER_OF_VALID_MATCHING_RESULTS-1){
 371:Core/Src/hall_detection.c **** 							gen->indexOfcorrectResult=i;
 372:Core/Src/hall_detection.c **** 							*state=detection_PRESENTATION_FINISH;
 373:Core/Src/hall_detection.c **** 							return;
 374:Core/Src/hall_detection.c **** 						}
 375:Core/Src/hall_detection.c **** 					}
 376:Core/Src/hall_detection.c **** 				}
 377:Core/Src/hall_detection.c **** 			}
 378:Core/Src/hall_detection.c **** 
 379:Core/Src/hall_detection.c **** 		}
 380:Core/Src/hall_detection.c **** 	}else{
 381:Core/Src/hall_detection.c **** 		*state=detection_ADQUISITION;
 382:Core/Src/hall_detection.c **** 		return;
 383:Core/Src/hall_detection.c **** 	}
ARM GAS  /tmp/ccUFwhfn.s 			page 11


 384:Core/Src/hall_detection.c **** }
 187              		.loc 1 384 1 is_stmt 0 view .LVU32
 188 0024 F0BC     		pop	{r4, r5, r6, r7}
 189              	.LCFI4:
 190              		.cfi_remember_state
 191              		.cfi_restore 7
 192              		.cfi_restore 6
 193              		.cfi_restore 5
 194              		.cfi_restore 4
 195              		.cfi_def_cfa_offset 0
 196 0026 7047     		bx	lr
 197              	.LVL3:
 198              	.L15:
 199              	.LCFI5:
 200              		.cfi_restore_state
 201              	.LBB3:
 341:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_B);
 202              		.loc 1 341 9 is_stmt 1 view .LVU33
 341:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_B);
 203              		.loc 1 341 11 is_stmt 0 view .LVU34
 204 0028 012B     		cmp	r3, #1
 205 002a 0FD0     		beq	.L36
 343:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_C);
 206              		.loc 1 343 9 is_stmt 1 view .LVU35
 343:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_C);
 207              		.loc 1 343 11 is_stmt 0 view .LVU36
 208 002c 022B     		cmp	r3, #2
 209 002e 10D0     		beq	.L37
 210              	.L16:
 338:Core/Src/hall_detection.c **** 		if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_A){
 211              		.loc 1 338 44 discriminator 2 view .LVU37
 212 0030 0132     		adds	r2, r2, #1
 213              	.LVL4:
 214              	.L14:
 338:Core/Src/hall_detection.c **** 		if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_A){
 215              		.loc 1 338 2 discriminator 1 view .LVU38
 216 0032 022A     		cmp	r2, #2
 217 0034 10D8     		bhi	.L38
 339:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 218              		.loc 1 339 3 is_stmt 1 view .LVU39
 339:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 219              		.loc 1 339 39 is_stmt 0 view .LVU40
 220 0036 731E     		subs	r3, r6, #1
 339:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 221              		.loc 1 339 53 view .LVU41
 222 0038 01EB0313 		add	r3, r1, r3, lsl #4
 223 003c 1344     		add	r3, r3, r2
 224 003e 93F86431 		ldrb	r3, [r3, #356]	@ zero_extendqisi2
 339:Core/Src/hall_detection.c **** 			all_phases_not_repeated|=(1<<hall_A);
 225              		.loc 1 339 5 view .LVU42
 226 0042 002B     		cmp	r3, #0
 227 0044 F0D1     		bne	.L15
 340:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
 228              		.loc 1 340 4 is_stmt 1 view .LVU43
 340:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
 229              		.loc 1 340 27 is_stmt 0 view .LVU44
 230 0046 44F00104 		orr	r4, r4, #1
ARM GAS  /tmp/ccUFwhfn.s 			page 12


 231              	.LVL5:
 340:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_B){
 232              		.loc 1 340 27 view .LVU45
 233 004a F1E7     		b	.L16
 234              	.L36:
 342:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 235              		.loc 1 342 4 is_stmt 1 view .LVU46
 342:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 236              		.loc 1 342 27 is_stmt 0 view .LVU47
 237 004c 44F00204 		orr	r4, r4, #2
 238              	.LVL6:
 342:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->numberOfresults-1].hall_order[i]==hall_C){
 239              		.loc 1 342 27 view .LVU48
 240 0050 EEE7     		b	.L16
 241              	.L37:
 344:Core/Src/hall_detection.c **** 		}
 242              		.loc 1 344 4 is_stmt 1 view .LVU49
 344:Core/Src/hall_detection.c **** 		}
 243              		.loc 1 344 27 is_stmt 0 view .LVU50
 244 0052 44F00404 		orr	r4, r4, #4
 245              	.LVL7:
 344:Core/Src/hall_detection.c **** 		}
 246              		.loc 1 344 27 view .LVU51
 247 0056 EBE7     		b	.L16
 248              	.L38:
 344:Core/Src/hall_detection.c **** 		}
 249              		.loc 1 344 27 view .LVU52
 250              	.LBE3:
 348:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=YES;
 251              		.loc 1 348 2 is_stmt 1 view .LVU53
 348:Core/Src/hall_detection.c **** 		gen->results[gen->numberOfresults-1].is_valid=YES;
 252              		.loc 1 348 4 is_stmt 0 view .LVU54
 253 0058 072C     		cmp	r4, #7
 254 005a 09D0     		beq	.L39
 351:Core/Src/hall_detection.c **** 	}
 255              		.loc 1 351 3 is_stmt 1 view .LVU55
 351:Core/Src/hall_detection.c **** 	}
 256              		.loc 1 351 36 is_stmt 0 view .LVU56
 257 005c 731E     		subs	r3, r6, #1
 351:Core/Src/hall_detection.c **** 	}
 258              		.loc 1 351 48 view .LVU57
 259 005e 01EB0313 		add	r3, r1, r3, lsl #4
 260 0062 0022     		movs	r2, #0
 261              	.LVL8:
 351:Core/Src/hall_detection.c **** 	}
 262              		.loc 1 351 48 view .LVU58
 263 0064 83F85C21 		strb	r2, [r3, #348]
 264              	.L20:
 356:Core/Src/hall_detection.c **** 		for (uint32_t i = 0; i < gen->numberOfresults; ++i) {			//loop trough results
 265              		.loc 1 356 2 is_stmt 1 view .LVU59
 356:Core/Src/hall_detection.c **** 		for (uint32_t i = 0; i < gen->numberOfresults; ++i) {			//loop trough results
 266              		.loc 1 356 4 is_stmt 0 view .LVU60
 267 0068 022E     		cmp	r6, #2
 268 006a 5FD9     		bls	.L40
 269              	.LBB4:
 357:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){	//skip the not valid results.
 270              		.loc 1 357 17 view .LVU61
ARM GAS  /tmp/ccUFwhfn.s 			page 13


 271 006c 0024     		movs	r4, #0
 272              	.LVL9:
 357:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){	//skip the not valid results.
 273              		.loc 1 357 17 view .LVU62
 274 006e 52E0     		b	.L21
 275              	.LVL10:
 276              	.L39:
 357:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){	//skip the not valid results.
 277              		.loc 1 357 17 view .LVU63
 278              	.LBE4:
 349:Core/Src/hall_detection.c **** 	}else{
 279              		.loc 1 349 3 is_stmt 1 view .LVU64
 349:Core/Src/hall_detection.c **** 	}else{
 280              		.loc 1 349 36 is_stmt 0 view .LVU65
 281 0070 731E     		subs	r3, r6, #1
 349:Core/Src/hall_detection.c **** 	}else{
 282              		.loc 1 349 48 view .LVU66
 283 0072 01EB0313 		add	r3, r1, r3, lsl #4
 284 0076 0122     		movs	r2, #1
 285              	.LVL11:
 349:Core/Src/hall_detection.c **** 	}else{
 286              		.loc 1 349 48 view .LVU67
 287 0078 83F85C21 		strb	r2, [r3, #348]
 288 007c F4E7     		b	.L20
 289              	.LVL12:
 290              	.L25:
 291              	.LBB10:
 292              	.LBB5:
 293              	.LBB6:
 360:Core/Src/hall_detection.c **** 					if(
 294              		.loc 1 360 54 discriminator 2 view .LVU68
 295 007e 0133     		adds	r3, r3, #1
 296              	.LVL13:
 297              	.L24:
 360:Core/Src/hall_detection.c **** 					if(
 298              		.loc 1 360 5 discriminator 1 view .LVU69
 299 0080 9E42     		cmp	r6, r3
 300 0082 47D9     		bls	.L23
 361:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[0]==gen->results[j].hall_order[0] &&
 301              		.loc 1 361 6 is_stmt 1 view .LVU70
 362:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 302              		.loc 1 362 34 is_stmt 0 view .LVU71
 303 0084 04F11602 		add	r2, r4, #22
 304 0088 01EB0212 		add	r2, r1, r2, lsl #4
 305 008c 1579     		ldrb	r5, [r2, #4]	@ zero_extendqisi2
 362:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 306              		.loc 1 362 65 view .LVU72
 307 008e 03F11602 		add	r2, r3, #22
 308 0092 01EB0212 		add	r2, r1, r2, lsl #4
 309 0096 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 361:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[0]==gen->results[j].hall_order[0] &&
 310              		.loc 1 361 8 view .LVU73
 311 0098 9542     		cmp	r5, r2
 312 009a F0D1     		bne	.L25
 363:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 313              		.loc 1 363 34 view .LVU74
 314 009c 01EB0412 		add	r2, r1, r4, lsl #4
ARM GAS  /tmp/ccUFwhfn.s 			page 14


 315 00a0 92F86551 		ldrb	r5, [r2, #357]	@ zero_extendqisi2
 363:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 316              		.loc 1 363 65 view .LVU75
 317 00a4 01EB0312 		add	r2, r1, r3, lsl #4
 318 00a8 92F86521 		ldrb	r2, [r2, #357]	@ zero_extendqisi2
 362:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[1]==gen->results[j].hall_order[1] &&
 319              		.loc 1 362 69 view .LVU76
 320 00ac 9542     		cmp	r5, r2
 321 00ae E6D1     		bne	.L25
 364:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
 322              		.loc 1 364 34 view .LVU77
 323 00b0 01EB0412 		add	r2, r1, r4, lsl #4
 324 00b4 92F86651 		ldrb	r5, [r2, #358]	@ zero_extendqisi2
 364:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
 325              		.loc 1 364 65 view .LVU78
 326 00b8 01EB0312 		add	r2, r1, r3, lsl #4
 327 00bc 92F86621 		ldrb	r2, [r2, #358]	@ zero_extendqisi2
 363:Core/Src/hall_detection.c **** 							gen->results[i].hall_order[2]==gen->results[j].hall_order[2] &&
 328              		.loc 1 363 69 view .LVU79
 329 00c0 9542     		cmp	r5, r2
 330 00c2 DCD1     		bne	.L25
 365:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 331              		.loc 1 365 37 view .LVU80
 332 00c4 04F11602 		add	r2, r4, #22
 333 00c8 01EB0212 		add	r2, r1, r2, lsl #4
 334 00cc D579     		ldrb	r5, [r2, #7]	@ zero_extendqisi2
 365:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 335              		.loc 1 365 71 view .LVU81
 336 00ce 03F11602 		add	r2, r3, #22
 337 00d2 01EB0212 		add	r2, r1, r2, lsl #4
 338 00d6 D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 364:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[0]==gen->results[j].hall_polarity[0] &&
 339              		.loc 1 364 69 view .LVU82
 340 00d8 9542     		cmp	r5, r2
 341 00da D0D1     		bne	.L25
 366:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 342              		.loc 1 366 37 view .LVU83
 343 00dc 01EB0412 		add	r2, r1, r4, lsl #4
 344 00e0 92F86851 		ldrb	r5, [r2, #360]	@ zero_extendqisi2
 366:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 345              		.loc 1 366 71 view .LVU84
 346 00e4 01EB0312 		add	r2, r1, r3, lsl #4
 347 00e8 92F86821 		ldrb	r2, [r2, #360]	@ zero_extendqisi2
 365:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[1]==gen->results[j].hall_polarity[1] &&
 348              		.loc 1 365 75 view .LVU85
 349 00ec 9542     		cmp	r5, r2
 350 00ee C6D1     		bne	.L25
 367:Core/Src/hall_detection.c **** 							){//do they match?
 351              		.loc 1 367 37 view .LVU86
 352 00f0 01EB0412 		add	r2, r1, r4, lsl #4
 353 00f4 92F86951 		ldrb	r5, [r2, #361]	@ zero_extendqisi2
 367:Core/Src/hall_detection.c **** 							){//do they match?
 354              		.loc 1 367 71 view .LVU87
 355 00f8 01EB0312 		add	r2, r1, r3, lsl #4
 356 00fc 92F86921 		ldrb	r2, [r2, #361]	@ zero_extendqisi2
 366:Core/Src/hall_detection.c **** 							gen->results[i].hall_polarity[2]==gen->results[j].hall_polarity[2]
 357              		.loc 1 366 75 view .LVU88
ARM GAS  /tmp/ccUFwhfn.s 			page 15


 358 0100 9542     		cmp	r5, r2
 359 0102 BCD1     		bne	.L25
 369:Core/Src/hall_detection.c **** 						if(number_of_results_matching>=NUMBER_OF_VALID_MATCHING_RESULTS-1){
 360              		.loc 1 369 8 is_stmt 1 view .LVU89
 369:Core/Src/hall_detection.c **** 						if(number_of_results_matching>=NUMBER_OF_VALID_MATCHING_RESULTS-1){
 361              		.loc 1 369 34 is_stmt 0 view .LVU90
 362 0104 0137     		adds	r7, r7, #1
 363              	.LVL14:
 370:Core/Src/hall_detection.c **** 							gen->indexOfcorrectResult=i;
 364              		.loc 1 370 7 is_stmt 1 view .LVU91
 370:Core/Src/hall_detection.c **** 							gen->indexOfcorrectResult=i;
 365              		.loc 1 370 9 is_stmt 0 view .LVU92
 366 0106 012F     		cmp	r7, #1
 367 0108 B9D9     		bls	.L25
 371:Core/Src/hall_detection.c **** 							*state=detection_PRESENTATION_FINISH;
 368              		.loc 1 371 8 is_stmt 1 view .LVU93
 371:Core/Src/hall_detection.c **** 							*state=detection_PRESENTATION_FINISH;
 369              		.loc 1 371 33 is_stmt 0 view .LVU94
 370 010a C1F85841 		str	r4, [r1, #344]
 372:Core/Src/hall_detection.c **** 							return;
 371              		.loc 1 372 8 is_stmt 1 view .LVU95
 372:Core/Src/hall_detection.c **** 							return;
 372              		.loc 1 372 14 is_stmt 0 view .LVU96
 373 010e 0623     		movs	r3, #6
 374              	.LVL15:
 372:Core/Src/hall_detection.c **** 							return;
 375              		.loc 1 372 14 view .LVU97
 376 0110 0370     		strb	r3, [r0]
 373:Core/Src/hall_detection.c **** 						}
 377              		.loc 1 373 8 is_stmt 1 view .LVU98
 378 0112 87E7     		b	.L11
 379              	.LVL16:
 380              	.L23:
 373:Core/Src/hall_detection.c **** 						}
 381              		.loc 1 373 8 is_stmt 0 view .LVU99
 382              	.LBE6:
 383              	.LBE5:
 357:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){	//skip the not valid results.
 384              		.loc 1 357 50 discriminator 2 view .LVU100
 385 0114 0134     		adds	r4, r4, #1
 386              	.LVL17:
 387              	.L21:
 357:Core/Src/hall_detection.c **** 			if(gen->results[i].is_valid==YES){	//skip the not valid results.
 388              		.loc 1 357 3 discriminator 1 view .LVU101
 389 0116 A642     		cmp	r6, r4
 390 0118 84D9     		bls	.L11
 358:Core/Src/hall_detection.c **** 				uint32_t number_of_results_matching=0;
 391              		.loc 1 358 4 is_stmt 1 view .LVU102
 358:Core/Src/hall_detection.c **** 				uint32_t number_of_results_matching=0;
 392              		.loc 1 358 22 is_stmt 0 view .LVU103
 393 011a 01EB0413 		add	r3, r1, r4, lsl #4
 394 011e 93F85C31 		ldrb	r3, [r3, #348]	@ zero_extendqisi2
 358:Core/Src/hall_detection.c **** 				uint32_t number_of_results_matching=0;
 395              		.loc 1 358 6 view .LVU104
 396 0122 012B     		cmp	r3, #1
 397 0124 F6D1     		bne	.L23
 398              	.LBB9:
ARM GAS  /tmp/ccUFwhfn.s 			page 16


 359:Core/Src/hall_detection.c **** 				for (uint32_t j = i+1; j < gen->numberOfresults; ++j) {	//compare that one result with the rest
 399              		.loc 1 359 5 is_stmt 1 view .LVU105
 400              	.LVL18:
 360:Core/Src/hall_detection.c **** 					if(
 401              		.loc 1 360 5 view .LVU106
 402              	.LBB7:
 360:Core/Src/hall_detection.c **** 					if(
 403              		.loc 1 360 10 view .LVU107
 360:Core/Src/hall_detection.c **** 					if(
 404              		.loc 1 360 19 is_stmt 0 view .LVU108
 405 0126 631C     		adds	r3, r4, #1
 406              	.LVL19:
 360:Core/Src/hall_detection.c **** 					if(
 407              		.loc 1 360 19 view .LVU109
 408              	.LBE7:
 359:Core/Src/hall_detection.c **** 				for (uint32_t j = i+1; j < gen->numberOfresults; ++j) {	//compare that one result with the rest
 409              		.loc 1 359 14 view .LVU110
 410 0128 0027     		movs	r7, #0
 411              	.LBB8:
 360:Core/Src/hall_detection.c **** 					if(
 412              		.loc 1 360 5 view .LVU111
 413 012a A9E7     		b	.L24
 414              	.LVL20:
 415              	.L40:
 360:Core/Src/hall_detection.c **** 					if(
 416              		.loc 1 360 5 view .LVU112
 417              	.LBE8:
 418              	.LBE9:
 419              	.LBE10:
 381:Core/Src/hall_detection.c **** 		return;
 420              		.loc 1 381 3 is_stmt 1 view .LVU113
 381:Core/Src/hall_detection.c **** 		return;
 421              		.loc 1 381 9 is_stmt 0 view .LVU114
 422 012c 0323     		movs	r3, #3
 423 012e 0370     		strb	r3, [r0]
 382:Core/Src/hall_detection.c **** 	}
 424              		.loc 1 382 3 is_stmt 1 view .LVU115
 425 0130 78E7     		b	.L11
 426              	.L42:
 427 0132 00BF     		.align	2
 428              	.L41:
 429 0134 00000000 		.word	ticks
 430 0138 38900D00 		.word	888888
 431              		.cfi_endproc
 432              	.LFE242:
 434              		.section	.text.present_and_finish,"ax",%progbits
 435              		.align	1
 436              		.global	present_and_finish
 437              		.syntax unified
 438              		.thumb
 439              		.thumb_func
 440              		.fpu fpv4-sp-d16
 442              	present_and_finish:
 443              	.LVL21:
 444              	.LFB243:
 385:Core/Src/hall_detection.c **** 
 386:Core/Src/hall_detection.c **** /**
ARM GAS  /tmp/ccUFwhfn.s 			page 17


 387:Core/Src/hall_detection.c **** * \brief if the resutls are validated, lets present the data, load the ASCII message for uart and/o
 388:Core/Src/hall_detection.c **** * \param detection_state_enum* state,			pointer to the variable controling the state machine
 389:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 390:Core/Src/hall_detection.c **** */
 391:Core/Src/hall_detection.c **** void present_and_finish(detection_state_enum* state,hall_detection_general_struct *gen){
 445              		.loc 1 391 88 view -0
 446              		.cfi_startproc
 447              		@ args = 0, pretend = 0, frame = 0
 448              		@ frame_needed = 0, uses_anonymous_args = 0
 449              		.loc 1 391 88 is_stmt 0 view .LVU117
 450 0000 38B5     		push	{r3, r4, r5, lr}
 451              	.LCFI6:
 452              		.cfi_def_cfa_offset 16
 453              		.cfi_offset 3, -16
 454              		.cfi_offset 4, -12
 455              		.cfi_offset 5, -8
 456              		.cfi_offset 14, -4
 457 0002 0446     		mov	r4, r0
 392:Core/Src/hall_detection.c **** 
 393:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < messageLength; ++i) {
 458              		.loc 1 393 2 is_stmt 1 view .LVU118
 459              	.LBB11:
 460              		.loc 1 393 7 view .LVU119
 461              	.LVL22:
 462              		.loc 1 393 16 is_stmt 0 view .LVU120
 463 0004 0023     		movs	r3, #0
 464              		.loc 1 393 2 view .LVU121
 465 0006 04E0     		b	.L44
 466              	.LVL23:
 467              	.L45:
 394:Core/Src/hall_detection.c **** 		gen->message[i]=' ';
 468              		.loc 1 394 3 is_stmt 1 discriminator 3 view .LVU122
 469              		.loc 1 394 18 is_stmt 0 discriminator 3 view .LVU123
 470 0008 CA18     		adds	r2, r1, r3
 471 000a 2020     		movs	r0, #32
 472 000c 82F8BC01 		strb	r0, [r2, #444]
 393:Core/Src/hall_detection.c **** 		gen->message[i]=' ';
 473              		.loc 1 393 42 discriminator 3 view .LVU124
 474 0010 0133     		adds	r3, r3, #1
 475              	.LVL24:
 476              	.L44:
 393:Core/Src/hall_detection.c **** 		gen->message[i]=' ';
 477              		.loc 1 393 2 discriminator 1 view .LVU125
 478 0012 072B     		cmp	r3, #7
 479 0014 F8D9     		bls	.L45
 480              	.LBE11:
 481              	.LBB12:
 395:Core/Src/hall_detection.c **** 	}
 396:Core/Src/hall_detection.c **** 
 397:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 482              		.loc 1 397 16 view .LVU126
 483 0016 0023     		movs	r3, #0
 484              	.LVL25:
 485              		.loc 1 397 16 view .LVU127
 486 0018 19E0     		b	.L46
 487              	.LVL26:
 488              	.L47:
ARM GAS  /tmp/ccUFwhfn.s 			page 18


 398:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_A){
 399:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 400:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 489              		.loc 1 400 9 is_stmt 1 view .LVU128
 490              		.loc 1 400 62 is_stmt 0 view .LVU129
 491 001a 01EB0210 		add	r0, r1, r2, lsl #4
 492 001e 1844     		add	r0, r0, r3
 493 0020 90F86401 		ldrb	r0, [r0, #356]	@ zero_extendqisi2
 494              		.loc 1 400 11 view .LVU130
 495 0024 0128     		cmp	r0, #1
 496 0026 08D0     		beq	.L54
 401:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 402:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_C){
 497              		.loc 1 402 9 is_stmt 1 view .LVU131
 498              		.loc 1 402 11 is_stmt 0 view .LVU132
 499 0028 0228     		cmp	r0, #2
 500 002a 21D1     		bne	.L48
 403:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='C';
 501              		.loc 1 403 4 is_stmt 1 view .LVU133
 502              		.loc 1 403 19 is_stmt 0 view .LVU134
 503 002c 5800     		lsls	r0, r3, #1
 504              		.loc 1 403 22 view .LVU135
 505 002e 0130     		adds	r0, r0, #1
 506              		.loc 1 403 25 view .LVU136
 507 0030 0844     		add	r0, r0, r1
 508 0032 4325     		movs	r5, #67
 509 0034 80F8BC51 		strb	r5, [r0, #444]
 510 0038 1AE0     		b	.L48
 511              	.L54:
 401:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 512              		.loc 1 401 4 is_stmt 1 view .LVU137
 401:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 513              		.loc 1 401 19 is_stmt 0 view .LVU138
 514 003a 5800     		lsls	r0, r3, #1
 401:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 515              		.loc 1 401 22 view .LVU139
 516 003c 0130     		adds	r0, r0, #1
 401:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='B';
 517              		.loc 1 401 25 view .LVU140
 518 003e 0844     		add	r0, r0, r1
 519 0040 4225     		movs	r5, #66
 520 0042 80F8BC51 		strb	r5, [r0, #444]
 521 0046 13E0     		b	.L48
 522              	.L50:
 404:Core/Src/hall_detection.c **** 		}
 405:Core/Src/hall_detection.c **** 
 406:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_direct){
 407:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 408:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_inverse){
 523              		.loc 1 408 9 is_stmt 1 view .LVU141
 524              		.loc 1 408 11 is_stmt 0 view .LVU142
 525 0048 012A     		cmp	r2, #1
 526 004a 1ED0     		beq	.L55
 527              	.L51:
 397:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_A){
 528              		.loc 1 397 43 discriminator 2 view .LVU143
 529 004c 0133     		adds	r3, r3, #1
ARM GAS  /tmp/ccUFwhfn.s 			page 19


 530              	.LVL27:
 531              	.L46:
 397:Core/Src/hall_detection.c **** 		if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_A){
 532              		.loc 1 397 2 discriminator 1 view .LVU144
 533 004e 022B     		cmp	r3, #2
 534 0050 21D8     		bhi	.L56
 398:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 535              		.loc 1 398 3 is_stmt 1 view .LVU145
 398:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 536              		.loc 1 398 22 is_stmt 0 view .LVU146
 537 0052 D1F85821 		ldr	r2, [r1, #344]
 398:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 538              		.loc 1 398 56 view .LVU147
 539 0056 01EB0210 		add	r0, r1, r2, lsl #4
 540 005a 1844     		add	r0, r0, r3
 541 005c 90F86401 		ldrb	r0, [r0, #356]	@ zero_extendqisi2
 398:Core/Src/hall_detection.c **** 			gen->message[(i*2)+1]='A';
 542              		.loc 1 398 5 view .LVU148
 543 0060 0028     		cmp	r0, #0
 544 0062 DAD1     		bne	.L47
 399:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 545              		.loc 1 399 4 is_stmt 1 view .LVU149
 399:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 546              		.loc 1 399 19 is_stmt 0 view .LVU150
 547 0064 5800     		lsls	r0, r3, #1
 399:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 548              		.loc 1 399 22 view .LVU151
 549 0066 0130     		adds	r0, r0, #1
 399:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_order[i]==hall_B){
 550              		.loc 1 399 25 view .LVU152
 551 0068 0844     		add	r0, r0, r1
 552 006a 4125     		movs	r5, #65
 553 006c 80F8BC51 		strb	r5, [r0, #444]
 554              	.L48:
 406:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 555              		.loc 1 406 3 is_stmt 1 view .LVU153
 406:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 556              		.loc 1 406 59 is_stmt 0 view .LVU154
 557 0070 01EB0212 		add	r2, r1, r2, lsl #4
 558 0074 1A44     		add	r2, r2, r3
 559 0076 92F86721 		ldrb	r2, [r2, #359]	@ zero_extendqisi2
 406:Core/Src/hall_detection.c **** 			gen->message[i*2]=' ';
 560              		.loc 1 406 5 view .LVU155
 561 007a 002A     		cmp	r2, #0
 562 007c E4D1     		bne	.L50
 407:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_inverse){
 563              		.loc 1 407 4 is_stmt 1 view .LVU156
 407:Core/Src/hall_detection.c **** 		}else if(gen->results[gen->indexOfcorrectResult].hall_polarity[i]==hall_inverse){
 564              		.loc 1 407 21 is_stmt 0 view .LVU157
 565 007e 01EB4302 		add	r2, r1, r3, lsl #1
 566 0082 2020     		movs	r0, #32
 567 0084 82F8BC01 		strb	r0, [r2, #444]
 568 0088 E0E7     		b	.L51
 569              	.L55:
 409:Core/Src/hall_detection.c **** 			gen->message[i*2]='!';
 570              		.loc 1 409 4 is_stmt 1 view .LVU158
 571              		.loc 1 409 21 is_stmt 0 view .LVU159
ARM GAS  /tmp/ccUFwhfn.s 			page 20


 572 008a 01EB4302 		add	r2, r1, r3, lsl #1
 573 008e 2120     		movs	r0, #33
 574 0090 82F8BC01 		strb	r0, [r2, #444]
 575 0094 DAE7     		b	.L51
 576              	.L56:
 577              		.loc 1 409 21 view .LVU160
 578              	.LBE12:
 410:Core/Src/hall_detection.c **** 		}
 411:Core/Src/hall_detection.c **** 	}
 412:Core/Src/hall_detection.c **** 
 413:Core/Src/hall_detection.c **** 	gen->message[messageLength-2]='\n';//two last characters
 579              		.loc 1 413 2 is_stmt 1 view .LVU161
 580              		.loc 1 413 31 is_stmt 0 view .LVU162
 581 0096 0A23     		movs	r3, #10
 582              	.LVL28:
 583              		.loc 1 413 31 view .LVU163
 584 0098 81F8C231 		strb	r3, [r1, #450]
 414:Core/Src/hall_detection.c **** 	gen->message[messageLength-1]='\r';
 585              		.loc 1 414 2 is_stmt 1 view .LVU164
 586              		.loc 1 414 31 is_stmt 0 view .LVU165
 587 009c 0D23     		movs	r3, #13
 588 009e 81F8C331 		strb	r3, [r1, #451]
 415:Core/Src/hall_detection.c **** 
 416:Core/Src/hall_detection.c **** #ifdef TESTuart
 417:Core/Src/hall_detection.c **** 	HAL_UART_Transmit(&huart2, (const uint8_t *)&general.message, messageLength,100);
 589              		.loc 1 417 2 is_stmt 1 view .LVU166
 590 00a2 6423     		movs	r3, #100
 591 00a4 0822     		movs	r2, #8
 592 00a6 0349     		ldr	r1, .L57
 593              	.LVL29:
 594              		.loc 1 417 2 is_stmt 0 view .LVU167
 595 00a8 0348     		ldr	r0, .L57+4
 596 00aa FFF7FEFF 		bl	HAL_UART_Transmit
 597              	.LVL30:
 418:Core/Src/hall_detection.c **** #endif
 419:Core/Src/hall_detection.c **** 
 420:Core/Src/hall_detection.c **** 	*state=detection_DISABLED;
 598              		.loc 1 420 2 is_stmt 1 view .LVU168
 599              		.loc 1 420 8 is_stmt 0 view .LVU169
 600 00ae 0023     		movs	r3, #0
 601 00b0 2370     		strb	r3, [r4]
 421:Core/Src/hall_detection.c **** }
 602              		.loc 1 421 1 view .LVU170
 603 00b2 38BD     		pop	{r3, r4, r5, pc}
 604              	.LVL31:
 605              	.L58:
 606              		.loc 1 421 1 view .LVU171
 607              		.align	2
 608              	.L57:
 609 00b4 BC010000 		.word	.LANCHOR1+444
 610 00b8 00000000 		.word	huart2
 611              		.cfi_endproc
 612              	.LFE243:
 614              		.section	.text.fill_buffers,"ax",%progbits
 615              		.align	1
 616              		.global	fill_buffers
 617              		.syntax unified
ARM GAS  /tmp/ccUFwhfn.s 			page 21


 618              		.thumb
 619              		.thumb_func
 620              		.fpu fpv4-sp-d16
 622              	fill_buffers:
 623              	.LVL32:
 624              	.LFB244:
 422:Core/Src/hall_detection.c **** 
 423:Core/Src/hall_detection.c **** /**
 424:Core/Src/hall_detection.c **** * \brief these buffers need to be filled, not much to this function, manages the "circularity" of t
 425:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 426:Core/Src/hall_detection.c **** * \param hall_pin_info * H1_gpio, pointer to gpio info about the hall A
 427:Core/Src/hall_detection.c **** * \param hall_pin_info * H2_gpio, pointer to gpio info about the hall B
 428:Core/Src/hall_detection.c **** * \param hall_pin_info * H3_gpio, pointer to gpio info about the hall C
 429:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr1, pointer to current value in amps for phase A
 430:Core/Src/hall_detection.c **** * \param volatile float* ADCcurr2, pointer to current value in amps for phase C? or B?
 431:Core/Src/hall_detection.c **** */
 432:Core/Src/hall_detection.c **** void fill_buffers(
 433:Core/Src/hall_detection.c **** 		hall_detection_general_struct *gen,
 434:Core/Src/hall_detection.c **** 		hall_pin_info* H1_gpio,
 435:Core/Src/hall_detection.c **** 		hall_pin_info* H2_gpio,
 436:Core/Src/hall_detection.c **** 		hall_pin_info* H3_gpio,
 437:Core/Src/hall_detection.c **** 		volatile float* ADCcurr1,
 438:Core/Src/hall_detection.c **** 		volatile float* ADCcurr2
 439:Core/Src/hall_detection.c **** 		){
 625              		.loc 1 439 4 is_stmt 1 view -0
 626              		.cfi_startproc
 627              		@ args = 8, pretend = 0, frame = 0
 628              		@ frame_needed = 0, uses_anonymous_args = 0
 629              		@ link register save eliminated.
 630              		.loc 1 439 4 is_stmt 0 view .LVU173
 631 0000 70B4     		push	{r4, r5, r6}
 632              	.LCFI7:
 633              		.cfi_def_cfa_offset 12
 634              		.cfi_offset 4, -12
 635              		.cfi_offset 5, -8
 636              		.cfi_offset 6, -4
 637 0002 039D     		ldr	r5, [sp, #12]
 638 0004 049C     		ldr	r4, [sp, #16]
 440:Core/Src/hall_detection.c **** 
 441:Core/Src/hall_detection.c **** #ifdef REAL_PHASES_A_B_calculated_C
 442:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[1]=gen->currA.two_samples_buffer[0];
 443:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[0]= *ADCcurr1; //i suspect ADC measurements are one sample late, bec
 444:Core/Src/hall_detection.c **** 
 445:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[1]=gen->currB.two_samples_buffer[0];
 446:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[0]= *ADCcurr2;
 447:Core/Src/hall_detection.c **** 	//c=-a-b, NO REAL MEASUREMENT OF CURRENT C, assuming ABC currents ortogonality:
 448:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[1]=gen->currC.two_samples_buffer[0];
 449:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[0]= currentAplusBplusC-*ADCcurr1-*ADCcurr2;
 450:Core/Src/hall_detection.c **** #endif
 451:Core/Src/hall_detection.c **** 
 452:Core/Src/hall_detection.c **** #ifdef REAL_PHASES_A_C_calculated_B
 453:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[1]=gen->currA.two_samples_buffer[0];
 639              		.loc 1 453 2 is_stmt 1 view .LVU174
 640              		.loc 1 453 64 is_stmt 0 view .LVU175
 641 0006 4668     		ldr	r6, [r0, #4]	@ float
 642              		.loc 1 453 34 view .LVU176
 643 0008 8660     		str	r6, [r0, #8]	@ float
ARM GAS  /tmp/ccUFwhfn.s 			page 22


 454:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[0]= *ADCcurr1;
 644              		.loc 1 454 2 is_stmt 1 view .LVU177
 645              		.loc 1 454 36 is_stmt 0 view .LVU178
 646 000a 2E68     		ldr	r6, [r5]	@ float
 647              		.loc 1 454 34 view .LVU179
 648 000c 4660     		str	r6, [r0, #4]	@ float
 455:Core/Src/hall_detection.c **** 	//b=-a-c, NO REAL MEASUREMENT OF CURRENT B, assuming ABC currents ortogonality:
 456:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[1]=gen->currB.two_samples_buffer[0];
 649              		.loc 1 456 2 is_stmt 1 view .LVU180
 650              		.loc 1 456 64 is_stmt 0 view .LVU181
 651 000e 066B     		ldr	r6, [r0, #48]	@ float
 652              		.loc 1 456 34 view .LVU182
 653 0010 4663     		str	r6, [r0, #52]	@ float
 457:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[0]= -*ADCcurr1-*ADCcurr2;
 654              		.loc 1 457 2 is_stmt 1 view .LVU183
 655              		.loc 1 457 37 is_stmt 0 view .LVU184
 656 0012 D5ED007A 		vldr.32	s15, [r5]
 657              		.loc 1 457 36 view .LVU185
 658 0016 F1EE677A 		vneg.f32	s15, s15
 659              		.loc 1 457 47 view .LVU186
 660 001a 94ED007A 		vldr.32	s14, [r4]
 661              		.loc 1 457 46 view .LVU187
 662 001e 77EEC77A 		vsub.f32	s15, s15, s14
 663              		.loc 1 457 34 view .LVU188
 664 0022 C0ED0C7A 		vstr.32	s15, [r0, #48]
 458:Core/Src/hall_detection.c **** 
 459:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[1]=gen->currC.two_samples_buffer[0];
 665              		.loc 1 459 2 is_stmt 1 view .LVU189
 666              		.loc 1 459 64 is_stmt 0 view .LVU190
 667 0026 C56D     		ldr	r5, [r0, #92]	@ float
 668              		.loc 1 459 34 view .LVU191
 669 0028 0566     		str	r5, [r0, #96]	@ float
 460:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[0]= *ADCcurr2;
 670              		.loc 1 460 2 is_stmt 1 view .LVU192
 671              		.loc 1 460 36 is_stmt 0 view .LVU193
 672 002a 2468     		ldr	r4, [r4]	@ float
 673              		.loc 1 460 34 view .LVU194
 674 002c C465     		str	r4, [r0, #92]	@ float
 461:Core/Src/hall_detection.c **** #endif
 462:Core/Src/hall_detection.c **** 
 463:Core/Src/hall_detection.c **** #ifdef REAL_PHASES_B_C_calculated_A
 464:Core/Src/hall_detection.c **** 	//a=-b-bc, NO REAL MEASUREMENT OF CURRENT A, assuming ABC currents ortogonality:
 465:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[1]=gen->currA.two_samples_buffer[0];
 466:Core/Src/hall_detection.c **** 	gen->currA.two_samples_buffer[0]= currentAplusBplusC-*ADCcurr1-*ADCcurr2;
 467:Core/Src/hall_detection.c **** 
 468:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[1]=gen->currB.two_samples_buffer[0];
 469:Core/Src/hall_detection.c **** 	gen->currB.two_samples_buffer[0]= *ADCcurr1;
 470:Core/Src/hall_detection.c **** 
 471:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[1]=gen->currC.two_samples_buffer[0];
 472:Core/Src/hall_detection.c **** 	gen->currC.two_samples_buffer[0]= *ADCcurr2;
 473:Core/Src/hall_detection.c **** #endif
 474:Core/Src/hall_detection.c **** 
 475:Core/Src/hall_detection.c **** 
 476:Core/Src/hall_detection.c **** 	gen->hallA.two_samples_buffer[1]=gen->hallA.two_samples_buffer[0];
 675              		.loc 1 476 2 is_stmt 1 view .LVU195
 676              		.loc 1 476 64 is_stmt 0 view .LVU196
 677 002e D0F88840 		ldr	r4, [r0, #136]	@ float
ARM GAS  /tmp/ccUFwhfn.s 			page 23


 678              		.loc 1 476 34 view .LVU197
 679 0032 C0F88C40 		str	r4, [r0, #140]	@ float
 477:Core/Src/hall_detection.c **** 	gen->hallA.two_samples_buffer[0]=(float) H1_gpio->state;
 680              		.loc 1 477 2 is_stmt 1 view .LVU198
 681              		.loc 1 477 50 is_stmt 0 view .LVU199
 682 0036 C979     		ldrb	r1, [r1, #7]	@ zero_extendqisi2
 683              	.LVL33:
 684              		.loc 1 477 50 view .LVU200
 685 0038 07EE901A 		vmov	s15, r1	@ int
 686              		.loc 1 477 35 view .LVU201
 687 003c F8EE677A 		vcvt.f32.u32	s15, s15
 688              		.loc 1 477 34 view .LVU202
 689 0040 C0ED227A 		vstr.32	s15, [r0, #136]
 478:Core/Src/hall_detection.c **** 
 479:Core/Src/hall_detection.c **** 	gen->hallB.two_samples_buffer[1]=gen->hallB.two_samples_buffer[0];
 690              		.loc 1 479 2 is_stmt 1 view .LVU203
 691              		.loc 1 479 64 is_stmt 0 view .LVU204
 692 0044 D0F8B410 		ldr	r1, [r0, #180]	@ float
 693              		.loc 1 479 34 view .LVU205
 694 0048 C0F8B810 		str	r1, [r0, #184]	@ float
 480:Core/Src/hall_detection.c **** 	gen->hallB.two_samples_buffer[0]=(float) H2_gpio->state;
 695              		.loc 1 480 2 is_stmt 1 view .LVU206
 696              		.loc 1 480 50 is_stmt 0 view .LVU207
 697 004c D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 698              	.LVL34:
 699              		.loc 1 480 50 view .LVU208
 700 004e 07EE902A 		vmov	s15, r2	@ int
 701              		.loc 1 480 35 view .LVU209
 702 0052 F8EE677A 		vcvt.f32.u32	s15, s15
 703              		.loc 1 480 34 view .LVU210
 704 0056 C0ED2D7A 		vstr.32	s15, [r0, #180]
 481:Core/Src/hall_detection.c **** 
 482:Core/Src/hall_detection.c **** 	gen->hallC.two_samples_buffer[1]=gen->hallC.two_samples_buffer[0];
 705              		.loc 1 482 2 is_stmt 1 view .LVU211
 706              		.loc 1 482 64 is_stmt 0 view .LVU212
 707 005a D0F8E020 		ldr	r2, [r0, #224]	@ float
 708              		.loc 1 482 34 view .LVU213
 709 005e C0F8E420 		str	r2, [r0, #228]	@ float
 483:Core/Src/hall_detection.c **** 	gen->hallC.two_samples_buffer[0]=(float) H3_gpio->state;
 710              		.loc 1 483 2 is_stmt 1 view .LVU214
 711              		.loc 1 483 50 is_stmt 0 view .LVU215
 712 0062 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 713              	.LVL35:
 714              		.loc 1 483 50 view .LVU216
 715 0064 07EE903A 		vmov	s15, r3	@ int
 716              		.loc 1 483 35 view .LVU217
 717 0068 F8EE677A 		vcvt.f32.u32	s15, s15
 718              		.loc 1 483 34 view .LVU218
 719 006c C0ED387A 		vstr.32	s15, [r0, #224]
 484:Core/Src/hall_detection.c **** }
 720              		.loc 1 484 1 view .LVU219
 721 0070 70BC     		pop	{r4, r5, r6}
 722              	.LCFI8:
 723              		.cfi_restore 6
 724              		.cfi_restore 5
 725              		.cfi_restore 4
 726              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/ccUFwhfn.s 			page 24


 727              	.LVL36:
 728              		.loc 1 484 1 view .LVU220
 729 0072 7047     		bx	lr
 730              		.cfi_endproc
 731              	.LFE244:
 733              		.section	.text.detect_N_current_zerocrossings,"ax",%progbits
 734              		.align	1
 735              		.global	detect_N_current_zerocrossings
 736              		.syntax unified
 737              		.thumb
 738              		.thumb_func
 739              		.fpu fpv4-sp-d16
 741              	detect_N_current_zerocrossings:
 742              	.LVL37:
 743              	.LFB246:
 485:Core/Src/hall_detection.c **** 
 486:Core/Src/hall_detection.c **** /**
 487:Core/Src/hall_detection.c **** * \brief reading the buffers we just filled detects if a zero crossing happened in between them, it
 488:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 489:Core/Src/hall_detection.c **** * \return YES//done detecting or NO//still ongoing
 490:Core/Src/hall_detection.c **** */
 491:Core/Src/hall_detection.c **** detection_YES_NO detect_N_zerocrossings(hall_detection_general_struct *gen,uint32_t N){
 492:Core/Src/hall_detection.c **** 	if((ticks-general.start_adquisition_ticks)>2){ //skip the first two samples to fill the buffers
 493:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
 494:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currB,MAXZEROCROSSIN
 495:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSIN
 496:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSINGS
 497:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSINGS
 498:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSINGS
 499:Core/Src/hall_detection.c **** 	}
 500:Core/Src/hall_detection.c **** 	if(//if all buffers are full
 501:Core/Src/hall_detection.c **** 			(gen->currA.numberof_zerocrossings>=N) &&
 502:Core/Src/hall_detection.c **** 			(gen->currB.numberof_zerocrossings>=N) &&
 503:Core/Src/hall_detection.c **** 			(gen->currC.numberof_zerocrossings>=N) &&
 504:Core/Src/hall_detection.c **** 			(gen->hallA.numberof_zerocrossings>=N) &&
 505:Core/Src/hall_detection.c **** 			(gen->hallB.numberof_zerocrossings>=N) &&
 506:Core/Src/hall_detection.c **** 			(gen->hallC.numberof_zerocrossings>=N)
 507:Core/Src/hall_detection.c **** 			){
 508:Core/Src/hall_detection.c **** 		return YES;//done detecting
 509:Core/Src/hall_detection.c **** 	}else{
 510:Core/Src/hall_detection.c **** 		return NO;//still ongoing
 511:Core/Src/hall_detection.c **** 	}
 512:Core/Src/hall_detection.c **** }
 513:Core/Src/hall_detection.c **** 
 514:Core/Src/hall_detection.c **** /**
 515:Core/Src/hall_detection.c **** * \brief reading the current buffers detects 0 crossings and takes notes of the tick number.
 516:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 517:Core/Src/hall_detection.c **** */
 518:Core/Src/hall_detection.c **** void detect_N_current_zerocrossings(uint32_t ticks,current_or_hall_measurements_struct* currx,uint3
 744              		.loc 1 518 106 is_stmt 1 view -0
 745              		.cfi_startproc
 746              		@ args = 0, pretend = 0, frame = 0
 747              		@ frame_needed = 0, uses_anonymous_args = 0
 748              		@ link register save eliminated.
 519:Core/Src/hall_detection.c **** 	if(	   (((currx->two_samples_buffer[0]-currentADCoffset)*
 749              		.loc 1 519 2 view .LVU222
 750              		.loc 1 519 37 is_stmt 0 view .LVU223
ARM GAS  /tmp/ccUFwhfn.s 			page 25


 751 0000 D1ED007A 		vldr.32	s15, [r1]
 520:Core/Src/hall_detection.c **** 			 (currx->two_samples_buffer[1]-currentADCoffset))<=0)
 752              		.loc 1 520 31 view .LVU224
 753 0004 91ED017A 		vldr.32	s14, [r1, #4]
 519:Core/Src/hall_detection.c **** 	if(	   (((currx->two_samples_buffer[0]-currentADCoffset)*
 754              		.loc 1 519 58 view .LVU225
 755 0008 67EE877A 		vmul.f32	s15, s15, s14
 519:Core/Src/hall_detection.c **** 	if(	   (((currx->two_samples_buffer[0]-currentADCoffset)*
 756              		.loc 1 519 4 view .LVU226
 757 000c F5EEC07A 		vcmpe.f32	s15, #0
 758 0010 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 759 0014 00D9     		bls	.L76
 760              	.LVL38:
 761              	.L61:
 521:Core/Src/hall_detection.c **** 			 && currx->numberof_zerocrossings<N
 522:Core/Src/hall_detection.c **** 			){
 523:Core/Src/hall_detection.c **** 
 524:Core/Src/hall_detection.c **** 		if(currx->numberof_zerocrossings==0){			//only if this is the first zerocrossing detected
 525:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 526:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 527:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 528:Core/Src/hall_detection.c **** 					}else{
 529:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=falling_polarity;
 530:Core/Src/hall_detection.c **** 					}
 531:Core/Src/hall_detection.c **** 					currx->numberof_zerocrossings++;
 532:Core/Src/hall_detection.c **** 		}else{
 533:Core/Src/hall_detection.c **** 			if((int32_t)(ticks-(currx->zerocrossings_tick[currx->numberof_zerocrossings-1]))>lowpassfilter_t
 534:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 535:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 536:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 537:Core/Src/hall_detection.c **** 					}else{
 538:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=falling_polarity;
 539:Core/Src/hall_detection.c **** 					}
 540:Core/Src/hall_detection.c **** 					currx->numberof_zerocrossings++;
 541:Core/Src/hall_detection.c **** 			}
 542:Core/Src/hall_detection.c **** 		}
 543:Core/Src/hall_detection.c **** 	}
 544:Core/Src/hall_detection.c **** }
 762              		.loc 1 544 1 view .LVU227
 763 0016 7047     		bx	lr
 764              	.LVL39:
 765              	.L76:
 521:Core/Src/hall_detection.c **** 			 && currx->numberof_zerocrossings<N
 766              		.loc 1 521 13 view .LVU228
 767 0018 8B6A     		ldr	r3, [r1, #40]
 521:Core/Src/hall_detection.c **** 			 && currx->numberof_zerocrossings<N
 768              		.loc 1 521 5 view .LVU229
 769 001a 9342     		cmp	r3, r2
 770 001c FBD2     		bcs	.L61
 524:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 771              		.loc 1 524 3 is_stmt 1 view .LVU230
 524:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 772              		.loc 1 524 5 is_stmt 0 view .LVU231
 773 001e BBB9     		cbnz	r3, .L64
 525:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 774              		.loc 1 525 6 is_stmt 1 view .LVU232
 525:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
ARM GAS  /tmp/ccUFwhfn.s 			page 26


 775              		.loc 1 525 62 is_stmt 0 view .LVU233
 776 0020 9A1C     		adds	r2, r3, #2
 777              	.LVL40:
 525:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 778              		.loc 1 525 62 view .LVU234
 779 0022 41F82200 		str	r0, [r1, r2, lsl #2]
 526:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 780              		.loc 1 526 6 is_stmt 1 view .LVU235
 526:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 781              		.loc 1 526 34 is_stmt 0 view .LVU236
 782 0026 91ED007A 		vldr.32	s14, [r1]
 526:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 783              		.loc 1 526 63 view .LVU237
 784 002a D1ED017A 		vldr.32	s15, [r1, #4]
 526:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 785              		.loc 1 526 8 view .LVU238
 786 002e B4EEE77A 		vcmpe.f32	s14, s15
 787 0032 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 788 0036 06DD     		ble	.L74
 527:Core/Src/hall_detection.c **** 					}else{
 789              		.loc 1 527 7 is_stmt 1 view .LVU239
 527:Core/Src/hall_detection.c **** 					}else{
 790              		.loc 1 527 67 is_stmt 0 view .LVU240
 791 0038 CA18     		adds	r2, r1, r3
 792 003a 0020     		movs	r0, #0
 793              	.LVL41:
 527:Core/Src/hall_detection.c **** 					}else{
 794              		.loc 1 527 67 view .LVU241
 795 003c 82F82000 		strb	r0, [r2, #32]
 796              	.LVL42:
 797              	.L67:
 531:Core/Src/hall_detection.c **** 		}else{
 798              		.loc 1 531 6 is_stmt 1 view .LVU242
 531:Core/Src/hall_detection.c **** 		}else{
 799              		.loc 1 531 35 is_stmt 0 view .LVU243
 800 0040 0133     		adds	r3, r3, #1
 801 0042 8B62     		str	r3, [r1, #40]
 802 0044 7047     		bx	lr
 803              	.LVL43:
 804              	.L74:
 529:Core/Src/hall_detection.c **** 					}
 805              		.loc 1 529 7 is_stmt 1 view .LVU244
 529:Core/Src/hall_detection.c **** 					}
 806              		.loc 1 529 67 is_stmt 0 view .LVU245
 807 0046 CA18     		adds	r2, r1, r3
 808 0048 0120     		movs	r0, #1
 809              	.LVL44:
 529:Core/Src/hall_detection.c **** 					}
 810              		.loc 1 529 67 view .LVU246
 811 004a 82F82000 		strb	r0, [r2, #32]
 812              	.LVL45:
 529:Core/Src/hall_detection.c **** 					}
 813              		.loc 1 529 67 view .LVU247
 814 004e F7E7     		b	.L67
 815              	.LVL46:
 816              	.L64:
 533:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
ARM GAS  /tmp/ccUFwhfn.s 			page 27


 817              		.loc 1 533 4 is_stmt 1 view .LVU248
 533:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 818              		.loc 1 533 49 is_stmt 0 view .LVU249
 819 0050 5A1C     		adds	r2, r3, #1
 820              	.LVL47:
 533:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 821              		.loc 1 533 49 view .LVU250
 822 0052 51F82220 		ldr	r2, [r1, r2, lsl #2]
 533:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 823              		.loc 1 533 22 view .LVU251
 824 0056 821A     		subs	r2, r0, r2
 533:Core/Src/hall_detection.c **** 					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 825              		.loc 1 533 6 view .LVU252
 826 0058 0F2A     		cmp	r2, #15
 827 005a DCDD     		ble	.L61
 534:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 828              		.loc 1 534 6 is_stmt 1 view .LVU253
 534:Core/Src/hall_detection.c **** 					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 829              		.loc 1 534 62 is_stmt 0 view .LVU254
 830 005c 9A1C     		adds	r2, r3, #2
 831 005e 41F82200 		str	r0, [r1, r2, lsl #2]
 535:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 832              		.loc 1 535 6 is_stmt 1 view .LVU255
 535:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 833              		.loc 1 535 34 is_stmt 0 view .LVU256
 834 0062 91ED007A 		vldr.32	s14, [r1]
 535:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 835              		.loc 1 535 63 view .LVU257
 836 0066 D1ED017A 		vldr.32	s15, [r1, #4]
 535:Core/Src/hall_detection.c **** 						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 837              		.loc 1 535 8 view .LVU258
 838 006a B4EEE77A 		vcmpe.f32	s14, s15
 839 006e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 840 0072 06DD     		ble	.L75
 536:Core/Src/hall_detection.c **** 					}else{
 841              		.loc 1 536 7 is_stmt 1 view .LVU259
 536:Core/Src/hall_detection.c **** 					}else{
 842              		.loc 1 536 67 is_stmt 0 view .LVU260
 843 0074 CA18     		adds	r2, r1, r3
 844 0076 0020     		movs	r0, #0
 845              	.LVL48:
 536:Core/Src/hall_detection.c **** 					}else{
 846              		.loc 1 536 67 view .LVU261
 847 0078 82F82000 		strb	r0, [r2, #32]
 848              	.LVL49:
 849              	.L70:
 540:Core/Src/hall_detection.c **** 			}
 850              		.loc 1 540 6 is_stmt 1 view .LVU262
 540:Core/Src/hall_detection.c **** 			}
 851              		.loc 1 540 35 is_stmt 0 view .LVU263
 852 007c 0133     		adds	r3, r3, #1
 853 007e 8B62     		str	r3, [r1, #40]
 854              		.loc 1 544 1 view .LVU264
 855 0080 C9E7     		b	.L61
 856              	.LVL50:
 857              	.L75:
 538:Core/Src/hall_detection.c **** 					}
ARM GAS  /tmp/ccUFwhfn.s 			page 28


 858              		.loc 1 538 7 is_stmt 1 view .LVU265
 538:Core/Src/hall_detection.c **** 					}
 859              		.loc 1 538 67 is_stmt 0 view .LVU266
 860 0082 CA18     		adds	r2, r1, r3
 861 0084 0120     		movs	r0, #1
 862              	.LVL51:
 538:Core/Src/hall_detection.c **** 					}
 863              		.loc 1 538 67 view .LVU267
 864 0086 82F82000 		strb	r0, [r2, #32]
 865              	.LVL52:
 538:Core/Src/hall_detection.c **** 					}
 866              		.loc 1 538 67 view .LVU268
 867 008a F7E7     		b	.L70
 868              		.cfi_endproc
 869              	.LFE246:
 871              		.section	.text.detect_N_hall_zerocrossings,"ax",%progbits
 872              		.align	1
 873              		.global	detect_N_hall_zerocrossings
 874              		.syntax unified
 875              		.thumb
 876              		.thumb_func
 877              		.fpu fpv4-sp-d16
 879              	detect_N_hall_zerocrossings:
 880              	.LVL53:
 881              	.LFB247:
 545:Core/Src/hall_detection.c **** 
 546:Core/Src/hall_detection.c **** /**
 547:Core/Src/hall_detection.c **** * \brief similar to detect_N_current_zerocrossings() reading the hall buffers detects logic changes
 548:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 549:Core/Src/hall_detection.c **** */
 550:Core/Src/hall_detection.c **** void detect_N_hall_zerocrossings(uint32_t ticks,current_or_hall_measurements_struct* hallx,uint32_t
 882              		.loc 1 550 103 is_stmt 1 view -0
 883              		.cfi_startproc
 884              		@ args = 0, pretend = 0, frame = 0
 885              		@ frame_needed = 0, uses_anonymous_args = 0
 886              		@ link register save eliminated.
 551:Core/Src/hall_detection.c **** 	if(hallx->two_samples_buffer[0]!=hallx->two_samples_buffer[1]){
 887              		.loc 1 551 2 view .LVU270
 888              		.loc 1 551 30 is_stmt 0 view .LVU271
 889 0000 91ED007A 		vldr.32	s14, [r1]
 890              		.loc 1 551 60 view .LVU272
 891 0004 D1ED017A 		vldr.32	s15, [r1, #4]
 892              		.loc 1 551 4 view .LVU273
 893 0008 B4EE677A 		vcmp.f32	s14, s15
 894 000c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 895 0010 12D0     		beq	.L77
 552:Core/Src/hall_detection.c **** 		if(hallx->numberof_zerocrossings<N){
 896              		.loc 1 552 3 is_stmt 1 view .LVU274
 897              		.loc 1 552 11 is_stmt 0 view .LVU275
 898 0012 8B6A     		ldr	r3, [r1, #40]
 899              		.loc 1 552 5 view .LVU276
 900 0014 9342     		cmp	r3, r2
 901 0016 0FD2     		bcs	.L77
 553:Core/Src/hall_detection.c **** 			hallx->zerocrossings_tick[hallx->numberof_zerocrossings]=ticks;
 902              		.loc 1 553 4 is_stmt 1 view .LVU277
 903              		.loc 1 553 60 is_stmt 0 view .LVU278
 904 0018 9A1C     		adds	r2, r3, #2
ARM GAS  /tmp/ccUFwhfn.s 			page 29


 905              	.LVL54:
 906              		.loc 1 553 60 view .LVU279
 907 001a 41F82200 		str	r0, [r1, r2, lsl #2]
 554:Core/Src/hall_detection.c **** 			if(hallx->two_samples_buffer[0]!=0){
 908              		.loc 1 554 4 is_stmt 1 view .LVU280
 909              		.loc 1 554 32 is_stmt 0 view .LVU281
 910 001e D1ED007A 		vldr.32	s15, [r1]
 911              		.loc 1 554 6 view .LVU282
 912 0022 F5EE407A 		vcmp.f32	s15, #0
 913 0026 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 914 002a 06D0     		beq	.L79
 555:Core/Src/hall_detection.c **** 				hallx->zerocrossings_polarity[hallx->numberof_zerocrossings]=rising_polarity;
 915              		.loc 1 555 5 is_stmt 1 view .LVU283
 916              		.loc 1 555 65 is_stmt 0 view .LVU284
 917 002c CA18     		adds	r2, r1, r3
 918 002e 0020     		movs	r0, #0
 919              	.LVL55:
 920              		.loc 1 555 65 view .LVU285
 921 0030 82F82000 		strb	r0, [r2, #32]
 922              	.LVL56:
 923              	.L80:
 556:Core/Src/hall_detection.c **** 			}else{
 557:Core/Src/hall_detection.c **** 				hallx->zerocrossings_polarity[hallx->numberof_zerocrossings]=falling_polarity;
 558:Core/Src/hall_detection.c **** 			}
 559:Core/Src/hall_detection.c **** 			hallx->numberof_zerocrossings++;
 924              		.loc 1 559 4 is_stmt 1 view .LVU286
 925              		.loc 1 559 33 is_stmt 0 view .LVU287
 926 0034 0133     		adds	r3, r3, #1
 927 0036 8B62     		str	r3, [r1, #40]
 928              	.L77:
 560:Core/Src/hall_detection.c **** 		}
 561:Core/Src/hall_detection.c **** 	}
 562:Core/Src/hall_detection.c **** }
 929              		.loc 1 562 1 view .LVU288
 930 0038 7047     		bx	lr
 931              	.LVL57:
 932              	.L79:
 557:Core/Src/hall_detection.c **** 			}
 933              		.loc 1 557 5 is_stmt 1 view .LVU289
 557:Core/Src/hall_detection.c **** 			}
 934              		.loc 1 557 65 is_stmt 0 view .LVU290
 935 003a CA18     		adds	r2, r1, r3
 936 003c 0120     		movs	r0, #1
 937              	.LVL58:
 557:Core/Src/hall_detection.c **** 			}
 938              		.loc 1 557 65 view .LVU291
 939 003e 82F82000 		strb	r0, [r2, #32]
 940              	.LVL59:
 557:Core/Src/hall_detection.c **** 			}
 941              		.loc 1 557 65 view .LVU292
 942 0042 F7E7     		b	.L80
 943              		.cfi_endproc
 944              	.LFE247:
 946              		.section	.text.detect_N_zerocrossings,"ax",%progbits
 947              		.align	1
 948              		.global	detect_N_zerocrossings
 949              		.syntax unified
ARM GAS  /tmp/ccUFwhfn.s 			page 30


 950              		.thumb
 951              		.thumb_func
 952              		.fpu fpv4-sp-d16
 954              	detect_N_zerocrossings:
 955              	.LVL60:
 956              	.LFB245:
 491:Core/Src/hall_detection.c **** 	if((ticks-general.start_adquisition_ticks)>2){ //skip the first two samples to fill the buffers
 957              		.loc 1 491 87 is_stmt 1 view -0
 958              		.cfi_startproc
 959              		@ args = 0, pretend = 0, frame = 0
 960              		@ frame_needed = 0, uses_anonymous_args = 0
 491:Core/Src/hall_detection.c **** 	if((ticks-general.start_adquisition_ticks)>2){ //skip the first two samples to fill the buffers
 961              		.loc 1 491 87 is_stmt 0 view .LVU294
 962 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 963              	.LCFI9:
 964              		.cfi_def_cfa_offset 24
 965              		.cfi_offset 3, -24
 966              		.cfi_offset 4, -20
 967              		.cfi_offset 5, -16
 968              		.cfi_offset 6, -12
 969              		.cfi_offset 7, -8
 970              		.cfi_offset 14, -4
 971 0002 0446     		mov	r4, r0
 972 0004 0D46     		mov	r5, r1
 492:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
 973              		.loc 1 492 2 is_stmt 1 view .LVU295
 492:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
 974              		.loc 1 492 19 is_stmt 0 view .LVU296
 975 0006 2D4B     		ldr	r3, .L92
 976 0008 1B68     		ldr	r3, [r3]
 492:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
 977              		.loc 1 492 11 view .LVU297
 978 000a 2D4A     		ldr	r2, .L92+4
 979 000c 1068     		ldr	r0, [r2]
 980              	.LVL61:
 492:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
 981              		.loc 1 492 11 view .LVU298
 982 000e C01A     		subs	r0, r0, r3
 492:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currA,MAXZEROCROSSIN
 983              		.loc 1 492 4 view .LVU299
 984 0010 0228     		cmp	r0, #2
 985 0012 17D8     		bhi	.L91
 986              	.LVL62:
 987              	.L82:
 500:Core/Src/hall_detection.c **** 			(gen->currA.numberof_zerocrossings>=N) &&
 988              		.loc 1 500 2 is_stmt 1 view .LVU300
 501:Core/Src/hall_detection.c **** 			(gen->currB.numberof_zerocrossings>=N) &&
 989              		.loc 1 501 15 is_stmt 0 view .LVU301
 990 0014 E36A     		ldr	r3, [r4, #44]
 500:Core/Src/hall_detection.c **** 			(gen->currA.numberof_zerocrossings>=N) &&
 991              		.loc 1 500 4 view .LVU302
 992 0016 AB42     		cmp	r3, r5
 993 0018 43D3     		bcc	.L84
 502:Core/Src/hall_detection.c **** 			(gen->currC.numberof_zerocrossings>=N) &&
 994              		.loc 1 502 15 view .LVU303
 995 001a A36D     		ldr	r3, [r4, #88]
 501:Core/Src/hall_detection.c **** 			(gen->currB.numberof_zerocrossings>=N) &&
ARM GAS  /tmp/ccUFwhfn.s 			page 31


 996              		.loc 1 501 43 view .LVU304
 997 001c AB42     		cmp	r3, r5
 998 001e 42D3     		bcc	.L85
 503:Core/Src/hall_detection.c **** 			(gen->hallA.numberof_zerocrossings>=N) &&
 999              		.loc 1 503 15 view .LVU305
 1000 0020 D4F88430 		ldr	r3, [r4, #132]
 502:Core/Src/hall_detection.c **** 			(gen->currC.numberof_zerocrossings>=N) &&
 1001              		.loc 1 502 43 view .LVU306
 1002 0024 AB42     		cmp	r3, r5
 1003 0026 40D3     		bcc	.L86
 504:Core/Src/hall_detection.c **** 			(gen->hallB.numberof_zerocrossings>=N) &&
 1004              		.loc 1 504 15 view .LVU307
 1005 0028 D4F8B030 		ldr	r3, [r4, #176]
 503:Core/Src/hall_detection.c **** 			(gen->hallA.numberof_zerocrossings>=N) &&
 1006              		.loc 1 503 43 view .LVU308
 1007 002c AB42     		cmp	r3, r5
 1008 002e 3ED3     		bcc	.L87
 505:Core/Src/hall_detection.c **** 			(gen->hallC.numberof_zerocrossings>=N)
 1009              		.loc 1 505 15 view .LVU309
 1010 0030 D4F8DC30 		ldr	r3, [r4, #220]
 504:Core/Src/hall_detection.c **** 			(gen->hallB.numberof_zerocrossings>=N) &&
 1011              		.loc 1 504 43 view .LVU310
 1012 0034 AB42     		cmp	r3, r5
 1013 0036 3CD3     		bcc	.L88
 506:Core/Src/hall_detection.c **** 			){
 1014              		.loc 1 506 15 view .LVU311
 1015 0038 D4F80831 		ldr	r3, [r4, #264]
 505:Core/Src/hall_detection.c **** 			(gen->hallC.numberof_zerocrossings>=N)
 1016              		.loc 1 505 43 view .LVU312
 1017 003c AB42     		cmp	r3, r5
 1018 003e 3AD2     		bcs	.L89
 510:Core/Src/hall_detection.c **** 	}
 1019              		.loc 1 510 10 view .LVU313
 1020 0040 0020     		movs	r0, #0
 1021 0042 2FE0     		b	.L83
 1022              	.LVL63:
 1023              	.L91:
 493:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currB,MAXZEROCROSSIN
 1024              		.loc 1 493 3 is_stmt 1 view .LVU314
 1025 0044 0622     		movs	r2, #6
 1026 0046 211D     		adds	r1, r4, #4
 1027              	.LVL64:
 493:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currB,MAXZEROCROSSIN
 1028              		.loc 1 493 3 is_stmt 0 view .LVU315
 1029 0048 FFF7FEFF 		bl	detect_N_current_zerocrossings
 1030              	.LVL65:
 494:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSIN
 1031              		.loc 1 494 3 is_stmt 1 view .LVU316
 494:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSIN
 1032              		.loc 1 494 48 is_stmt 0 view .LVU317
 1033 004c 1B4F     		ldr	r7, .L92
 1034 004e 3B68     		ldr	r3, [r7]
 494:Core/Src/hall_detection.c **** 		detect_N_current_zerocrossings((ticks-general.start_adquisition_ticks),&gen->currC,MAXZEROCROSSIN
 1035              		.loc 1 494 3 view .LVU318
 1036 0050 1B4E     		ldr	r6, .L92+4
 1037 0052 3068     		ldr	r0, [r6]
 1038 0054 0622     		movs	r2, #6
ARM GAS  /tmp/ccUFwhfn.s 			page 32


 1039 0056 04F13001 		add	r1, r4, #48
 1040 005a C01A     		subs	r0, r0, r3
 1041 005c FFF7FEFF 		bl	detect_N_current_zerocrossings
 1042              	.LVL66:
 495:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSINGS
 1043              		.loc 1 495 3 is_stmt 1 view .LVU319
 495:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSINGS
 1044              		.loc 1 495 48 is_stmt 0 view .LVU320
 1045 0060 3B68     		ldr	r3, [r7]
 495:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallA,MAXZEROCROSSINGS
 1046              		.loc 1 495 3 view .LVU321
 1047 0062 3068     		ldr	r0, [r6]
 1048 0064 0622     		movs	r2, #6
 1049 0066 04F15C01 		add	r1, r4, #92
 1050 006a C01A     		subs	r0, r0, r3
 1051 006c FFF7FEFF 		bl	detect_N_current_zerocrossings
 1052              	.LVL67:
 496:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSINGS
 1053              		.loc 1 496 3 is_stmt 1 view .LVU322
 496:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSINGS
 1054              		.loc 1 496 46 is_stmt 0 view .LVU323
 1055 0070 3B68     		ldr	r3, [r7]
 496:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallB,MAXZEROCROSSINGS
 1056              		.loc 1 496 3 view .LVU324
 1057 0072 3068     		ldr	r0, [r6]
 1058 0074 0622     		movs	r2, #6
 1059 0076 04F18801 		add	r1, r4, #136
 1060 007a C01A     		subs	r0, r0, r3
 1061 007c FFF7FEFF 		bl	detect_N_hall_zerocrossings
 1062              	.LVL68:
 497:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSINGS
 1063              		.loc 1 497 3 is_stmt 1 view .LVU325
 497:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSINGS
 1064              		.loc 1 497 46 is_stmt 0 view .LVU326
 1065 0080 3B68     		ldr	r3, [r7]
 497:Core/Src/hall_detection.c **** 		detect_N_hall_zerocrossings	((ticks-general.start_adquisition_ticks),&gen->hallC,MAXZEROCROSSINGS
 1066              		.loc 1 497 3 view .LVU327
 1067 0082 3068     		ldr	r0, [r6]
 1068 0084 0622     		movs	r2, #6
 1069 0086 04F1B401 		add	r1, r4, #180
 1070 008a C01A     		subs	r0, r0, r3
 1071 008c FFF7FEFF 		bl	detect_N_hall_zerocrossings
 1072              	.LVL69:
 498:Core/Src/hall_detection.c **** 	}
 1073              		.loc 1 498 3 is_stmt 1 view .LVU328
 498:Core/Src/hall_detection.c **** 	}
 1074              		.loc 1 498 46 is_stmt 0 view .LVU329
 1075 0090 3B68     		ldr	r3, [r7]
 498:Core/Src/hall_detection.c **** 	}
 1076              		.loc 1 498 3 view .LVU330
 1077 0092 3068     		ldr	r0, [r6]
 1078 0094 0622     		movs	r2, #6
 1079 0096 04F1E001 		add	r1, r4, #224
 1080 009a C01A     		subs	r0, r0, r3
 1081 009c FFF7FEFF 		bl	detect_N_hall_zerocrossings
 1082              	.LVL70:
 1083 00a0 B8E7     		b	.L82
ARM GAS  /tmp/ccUFwhfn.s 			page 33


 1084              	.L84:
 510:Core/Src/hall_detection.c **** 	}
 1085              		.loc 1 510 10 view .LVU331
 1086 00a2 0020     		movs	r0, #0
 1087              	.L83:
 512:Core/Src/hall_detection.c **** 
 1088              		.loc 1 512 1 view .LVU332
 1089 00a4 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1090              	.LVL71:
 1091              	.L85:
 510:Core/Src/hall_detection.c **** 	}
 1092              		.loc 1 510 10 view .LVU333
 1093 00a6 0020     		movs	r0, #0
 1094 00a8 FCE7     		b	.L83
 1095              	.L86:
 1096 00aa 0020     		movs	r0, #0
 1097 00ac FAE7     		b	.L83
 1098              	.L87:
 1099 00ae 0020     		movs	r0, #0
 1100 00b0 F8E7     		b	.L83
 1101              	.L88:
 1102 00b2 0020     		movs	r0, #0
 1103 00b4 F6E7     		b	.L83
 1104              	.L89:
 508:Core/Src/hall_detection.c **** 	}else{
 1105              		.loc 1 508 10 view .LVU334
 1106 00b6 0120     		movs	r0, #1
 1107 00b8 F4E7     		b	.L83
 1108              	.L93:
 1109 00ba 00BF     		.align	2
 1110              	.L92:
 1111 00bc 00000000 		.word	.LANCHOR1
 1112 00c0 00000000 		.word	ticks
 1113              		.cfi_endproc
 1114              	.LFE245:
 1116              		.section	.text.calculateElectricPeriod_inTicks,"ax",%progbits
 1117              		.align	1
 1118              		.global	calculateElectricPeriod_inTicks
 1119              		.syntax unified
 1120              		.thumb
 1121              		.thumb_func
 1122              		.fpu fpv4-sp-d16
 1124              	calculateElectricPeriod_inTicks:
 1125              	.LVL72:
 1126              	.LFB248:
 563:Core/Src/hall_detection.c **** 
 564:Core/Src/hall_detection.c **** /**
 565:Core/Src/hall_detection.c **** * \brief reading differences between noted ticks zerocrossigns averages our motor electric period
 566:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 567:Core/Src/hall_detection.c **** * \param samples number of zerocrossings to be used in the diff calculation
 568:Core/Src/hall_detection.c **** */
 569:Core/Src/hall_detection.c **** void calculateElectricPeriod_inTicks(hall_detection_general_struct *gen, uint32_t samples){
 1127              		.loc 1 569 91 is_stmt 1 view -0
 1128              		.cfi_startproc
 1129              		@ args = 0, pretend = 0, frame = 0
 1130              		@ frame_needed = 0, uses_anonymous_args = 0
 1131              		@ link register save eliminated.
ARM GAS  /tmp/ccUFwhfn.s 			page 34


 1132              		.loc 1 569 91 is_stmt 0 view .LVU336
 1133 0000 30B4     		push	{r4, r5}
 1134              	.LCFI10:
 1135              		.cfi_def_cfa_offset 8
 1136              		.cfi_offset 4, -8
 1137              		.cfi_offset 5, -4
 570:Core/Src/hall_detection.c **** 	uint32_t averagedsemiPeriod=0;
 1138              		.loc 1 570 2 is_stmt 1 view .LVU337
 1139              	.LVL73:
 571:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < samples-1; ++i) {
 1140              		.loc 1 571 2 view .LVU338
 1141              	.LBB13:
 1142              		.loc 1 571 7 view .LVU339
 1143              		.loc 1 571 16 is_stmt 0 view .LVU340
 1144 0002 0023     		movs	r3, #0
 1145              	.LBE13:
 570:Core/Src/hall_detection.c **** 	uint32_t averagedsemiPeriod=0;
 1146              		.loc 1 570 11 view .LVU341
 1147 0004 1A46     		mov	r2, r3
 1148              	.LVL74:
 1149              	.L95:
 1150              	.LBB14:
 1151              		.loc 1 571 34 discriminator 1 view .LVU342
 1152 0006 4C1E     		subs	r4, r1, #1
 1153              		.loc 1 571 2 discriminator 1 view .LVU343
 1154 0008 9C42     		cmp	r4, r3
 1155 000a 35D9     		bls	.L98
 572:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1156              		.loc 1 572 3 is_stmt 1 discriminator 3 view .LVU344
 1157              		.loc 1 572 53 is_stmt 0 discriminator 3 view .LVU345
 1158 000c DC1C     		adds	r4, r3, #3
 1159 000e 00EB8404 		add	r4, r0, r4, lsl #2
 1160 0012 6468     		ldr	r4, [r4, #4]
 1161              		.loc 1 572 88 discriminator 3 view .LVU346
 1162 0014 9D1C     		adds	r5, r3, #2
 1163 0016 00EB8505 		add	r5, r0, r5, lsl #2
 1164 001a 6D68     		ldr	r5, [r5, #4]
 1165              		.loc 1 572 58 discriminator 3 view .LVU347
 1166 001c 641B     		subs	r4, r4, r5
 1167              		.loc 1 572 21 discriminator 3 view .LVU348
 1168 001e 2244     		add	r2, r2, r4
 1169              	.LVL75:
 573:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currB.zerocrossings_tick[i+1]-gen->currB.zerocrossings_tick[i]);
 1170              		.loc 1 573 3 is_stmt 1 discriminator 3 view .LVU349
 1171              		.loc 1 573 53 is_stmt 0 discriminator 3 view .LVU350
 1172 0020 03F10F04 		add	r4, r3, #15
 1173 0024 50F82440 		ldr	r4, [r0, r4, lsl #2]
 1174              		.loc 1 573 88 discriminator 3 view .LVU351
 1175 0028 03F10E05 		add	r5, r3, #14
 1176 002c 50F82550 		ldr	r5, [r0, r5, lsl #2]
 1177              		.loc 1 573 58 discriminator 3 view .LVU352
 1178 0030 641B     		subs	r4, r4, r5
 1179              		.loc 1 573 21 discriminator 3 view .LVU353
 1180 0032 2244     		add	r2, r2, r4
 1181              	.LVL76:
 574:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->hallA.zerocrossings_tick[i+1]-gen->hallA.zerocrossings_tick[i]);
 1182              		.loc 1 574 3 is_stmt 1 discriminator 3 view .LVU354
ARM GAS  /tmp/ccUFwhfn.s 			page 35


 1183              		.loc 1 574 53 is_stmt 0 discriminator 3 view .LVU355
 1184 0034 03F12504 		add	r4, r3, #37
 1185 0038 50F82440 		ldr	r4, [r0, r4, lsl #2]
 1186              		.loc 1 574 88 discriminator 3 view .LVU356
 1187 003c 03F12405 		add	r5, r3, #36
 1188 0040 50F82550 		ldr	r5, [r0, r5, lsl #2]
 1189              		.loc 1 574 58 discriminator 3 view .LVU357
 1190 0044 641B     		subs	r4, r4, r5
 1191              		.loc 1 574 21 discriminator 3 view .LVU358
 1192 0046 1444     		add	r4, r4, r2
 1193              	.LVL77:
 575:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->hallB.zerocrossings_tick[i+1]-gen->hallB.zerocrossings_tick[i]);
 1194              		.loc 1 575 3 is_stmt 1 discriminator 3 view .LVU359
 1195              		.loc 1 575 53 is_stmt 0 discriminator 3 view .LVU360
 1196 0048 03F12F02 		add	r2, r3, #47
 1197 004c 00EB8202 		add	r2, r0, r2, lsl #2
 1198 0050 5268     		ldr	r2, [r2, #4]
 1199              		.loc 1 575 88 discriminator 3 view .LVU361
 1200 0052 03F12E05 		add	r5, r3, #46
 1201 0056 00EB8505 		add	r5, r0, r5, lsl #2
 1202 005a 6D68     		ldr	r5, [r5, #4]
 1203              		.loc 1 575 58 discriminator 3 view .LVU362
 1204 005c 521B     		subs	r2, r2, r5
 1205              		.loc 1 575 21 discriminator 3 view .LVU363
 1206 005e 1444     		add	r4, r4, r2
 1207              	.LVL78:
 576:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->hallC.zerocrossings_tick[i+1]-gen->hallC.zerocrossings_tick[i]);
 1208              		.loc 1 576 3 is_stmt 1 discriminator 3 view .LVU364
 1209              		.loc 1 576 53 is_stmt 0 discriminator 3 view .LVU365
 1210 0060 03F13B02 		add	r2, r3, #59
 1211 0064 50F82220 		ldr	r2, [r0, r2, lsl #2]
 1212              		.loc 1 576 88 discriminator 3 view .LVU366
 1213 0068 03F13A05 		add	r5, r3, #58
 1214 006c 50F82550 		ldr	r5, [r0, r5, lsl #2]
 1215              		.loc 1 576 58 discriminator 3 view .LVU367
 1216 0070 521B     		subs	r2, r2, r5
 1217              		.loc 1 576 21 discriminator 3 view .LVU368
 1218 0072 2244     		add	r2, r2, r4
 1219              	.LVL79:
 571:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1220              		.loc 1 571 38 discriminator 3 view .LVU369
 1221 0074 0133     		adds	r3, r3, #1
 1222              	.LVL80:
 571:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1223              		.loc 1 571 38 discriminator 3 view .LVU370
 1224 0076 C6E7     		b	.L95
 1225              	.L98:
 571:Core/Src/hall_detection.c **** 		averagedsemiPeriod+=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1226              		.loc 1 571 38 discriminator 3 view .LVU371
 1227              	.LBE14:
 577:Core/Src/hall_detection.c **** 	}
 578:Core/Src/hall_detection.c **** 
 579:Core/Src/hall_detection.c **** 	averagedsemiPeriod/=(samples-1);
 1228              		.loc 1 579 2 is_stmt 1 view .LVU372
 1229              		.loc 1 579 20 is_stmt 0 view .LVU373
 1230 0078 B2FBF4F3 		udiv	r3, r2, r4
 1231              	.LVL81:
ARM GAS  /tmp/ccUFwhfn.s 			page 36


 580:Core/Src/hall_detection.c **** 	averagedsemiPeriod/=5;
 1232              		.loc 1 580 2 is_stmt 1 view .LVU374
 1233              		.loc 1 580 20 is_stmt 0 view .LVU375
 1234 007c 064A     		ldr	r2, .L99
 1235 007e A2FB0323 		umull	r2, r3, r2, r3
 1236              	.LVL82:
 1237              		.loc 1 580 20 view .LVU376
 1238 0082 9B08     		lsrs	r3, r3, #2
 1239              	.LVL83:
 581:Core/Src/hall_detection.c **** 
 582:Core/Src/hall_detection.c **** 	gen->results[gen->numberOfresults].electricPeriod_ticks=averagedsemiPeriod*2; //FOR torrot emulate
 1240              		.loc 1 582 2 is_stmt 1 view .LVU377
 1241              		.loc 1 582 18 is_stmt 0 view .LVU378
 1242 0084 D0F85421 		ldr	r2, [r0, #340]
 1243              		.loc 1 582 76 view .LVU379
 1244 0088 5B00     		lsls	r3, r3, #1
 1245              	.LVL84:
 1246              		.loc 1 582 57 view .LVU380
 1247 008a 00EB0210 		add	r0, r0, r2, lsl #4
 1248              	.LVL85:
 1249              		.loc 1 582 57 view .LVU381
 1250 008e C0F86031 		str	r3, [r0, #352]
 583:Core/Src/hall_detection.c **** }
 1251              		.loc 1 583 1 view .LVU382
 1252 0092 30BC     		pop	{r4, r5}
 1253              	.LCFI11:
 1254              		.cfi_restore 5
 1255              		.cfi_restore 4
 1256              		.cfi_def_cfa_offset 0
 1257 0094 7047     		bx	lr
 1258              	.L100:
 1259 0096 00BF     		.align	2
 1260              	.L99:
 1261 0098 CDCCCCCC 		.word	-858993459
 1262              		.cfi_endproc
 1263              	.LFE248:
 1265              		.section	.text.adquisition,"ax",%progbits
 1266              		.align	1
 1267              		.global	adquisition
 1268              		.syntax unified
 1269              		.thumb
 1270              		.thumb_func
 1271              		.fpu fpv4-sp-d16
 1273              	adquisition:
 1274              	.LVL86:
 1275              	.LFB240:
 278:Core/Src/hall_detection.c **** 
 1276              		.loc 1 278 4 is_stmt 1 view -0
 1277              		.cfi_startproc
 1278              		@ args = 12, pretend = 0, frame = 0
 1279              		@ frame_needed = 0, uses_anonymous_args = 0
 278:Core/Src/hall_detection.c **** 
 1280              		.loc 1 278 4 is_stmt 0 view .LVU384
 1281 0000 30B5     		push	{r4, r5, lr}
 1282              	.LCFI12:
 1283              		.cfi_def_cfa_offset 12
 1284              		.cfi_offset 4, -12
ARM GAS  /tmp/ccUFwhfn.s 			page 37


 1285              		.cfi_offset 5, -8
 1286              		.cfi_offset 14, -4
 1287 0002 83B0     		sub	sp, sp, #12
 1288              	.LCFI13:
 1289              		.cfi_def_cfa_offset 24
 1290 0004 0546     		mov	r5, r0
 1291 0006 0C46     		mov	r4, r1
 1292 0008 1146     		mov	r1, r2
 1293              	.LVL87:
 278:Core/Src/hall_detection.c **** 
 1294              		.loc 1 278 4 view .LVU385
 1295 000a 1A46     		mov	r2, r3
 1296              	.LVL88:
 280:Core/Src/hall_detection.c **** 
 1297              		.loc 1 280 2 is_stmt 1 view .LVU386
 1298 000c 089B     		ldr	r3, [sp, #32]
 1299              	.LVL89:
 280:Core/Src/hall_detection.c **** 
 1300              		.loc 1 280 2 is_stmt 0 view .LVU387
 1301 000e 0193     		str	r3, [sp, #4]
 1302 0010 079B     		ldr	r3, [sp, #28]
 1303 0012 0093     		str	r3, [sp]
 1304 0014 069B     		ldr	r3, [sp, #24]
 1305 0016 2046     		mov	r0, r4
 1306              	.LVL90:
 280:Core/Src/hall_detection.c **** 
 1307              		.loc 1 280 2 view .LVU388
 1308 0018 FFF7FEFF 		bl	fill_buffers
 1309              	.LVL91:
 283:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1310              		.loc 1 283 2 is_stmt 1 view .LVU389
 283:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1311              		.loc 1 283 11 is_stmt 0 view .LVU390
 1312 001c 0D4B     		ldr	r3, .L107
 1313 001e 1B68     		ldr	r3, [r3]
 283:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1314              		.loc 1 283 4 view .LVU391
 1315 0020 0D4A     		ldr	r2, .L107+4
 1316 0022 9342     		cmp	r3, r2
 1317 0024 06D8     		bhi	.L105
 288:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 1318              		.loc 1 288 2 is_stmt 1 view .LVU392
 288:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 1319              		.loc 1 288 18 is_stmt 0 view .LVU393
 1320 0026 0D4A     		ldr	r2, .L107+8
 1321 0028 1268     		ldr	r2, [r2]
 288:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 1322              		.loc 1 288 42 view .LVU394
 1323 002a 0232     		adds	r2, r2, #2
 288:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,MAXZEROCROSSINGS)==YES){
 1324              		.loc 1 288 4 view .LVU395
 1325 002c 9342     		cmp	r3, r2
 1326 002e 04D8     		bhi	.L106
 1327              	.L101:
 294:Core/Src/hall_detection.c **** 
 1328              		.loc 1 294 1 view .LVU396
 1329 0030 03B0     		add	sp, sp, #12
ARM GAS  /tmp/ccUFwhfn.s 			page 38


 1330              	.LCFI14:
 1331              		.cfi_remember_state
 1332              		.cfi_def_cfa_offset 12
 1333              		@ sp needed
 1334 0032 30BD     		pop	{r4, r5, pc}
 1335              	.LVL92:
 1336              	.L105:
 1337              	.LCFI15:
 1338              		.cfi_restore_state
 284:Core/Src/hall_detection.c **** 		return;
 1339              		.loc 1 284 3 is_stmt 1 view .LVU397
 284:Core/Src/hall_detection.c **** 		return;
 1340              		.loc 1 284 9 is_stmt 0 view .LVU398
 1341 0034 0723     		movs	r3, #7
 1342 0036 2B70     		strb	r3, [r5]
 285:Core/Src/hall_detection.c **** 	}
 1343              		.loc 1 285 3 is_stmt 1 view .LVU399
 1344 0038 FAE7     		b	.L101
 1345              	.L106:
 289:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 1346              		.loc 1 289 3 view .LVU400
 289:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 1347              		.loc 1 289 6 is_stmt 0 view .LVU401
 1348 003a 0621     		movs	r1, #6
 1349 003c 2046     		mov	r0, r4
 1350 003e FFF7FEFF 		bl	detect_N_zerocrossings
 1351              	.LVL93:
 289:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,MAXZEROCROSSINGS);
 1352              		.loc 1 289 5 view .LVU402
 1353 0042 0128     		cmp	r0, #1
 1354 0044 F4D1     		bne	.L101
 290:Core/Src/hall_detection.c **** 			*state=detection_INTERPRETATION;
 1355              		.loc 1 290 4 is_stmt 1 view .LVU403
 1356 0046 0621     		movs	r1, #6
 1357 0048 2046     		mov	r0, r4
 1358 004a FFF7FEFF 		bl	calculateElectricPeriod_inTicks
 1359              	.LVL94:
 291:Core/Src/hall_detection.c **** 		}
 1360              		.loc 1 291 4 view .LVU404
 291:Core/Src/hall_detection.c **** 		}
 1361              		.loc 1 291 10 is_stmt 0 view .LVU405
 1362 004e 0423     		movs	r3, #4
 1363 0050 2B70     		strb	r3, [r5]
 1364 0052 EDE7     		b	.L101
 1365              	.L108:
 1366              		.align	2
 1367              	.L107:
 1368 0054 00000000 		.word	ticks
 1369 0058 38900D00 		.word	888888
 1370 005c 00000000 		.word	.LANCHOR1
 1371              		.cfi_endproc
 1372              	.LFE240:
 1374              		.global	__aeabi_ui2d
 1375              		.global	__aeabi_dmul
 1376              		.global	__aeabi_d2f
 1377              		.section	.text.is_deviation_from_period_acceptable,"ax",%progbits
 1378              		.align	1
ARM GAS  /tmp/ccUFwhfn.s 			page 39


 1379              		.global	is_deviation_from_period_acceptable
 1380              		.syntax unified
 1381              		.thumb
 1382              		.thumb_func
 1383              		.fpu fpv4-sp-d16
 1385              	is_deviation_from_period_acceptable:
 1386              	.LVL95:
 1387              	.LFB249:
 584:Core/Src/hall_detection.c **** 
 585:Core/Src/hall_detection.c **** /**
 586:Core/Src/hall_detection.c **** * \brief just checks if all zerocrossings fall between acceptable deviation from average period.
 587:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 588:Core/Src/hall_detection.c **** * \param float tolerance_factor, 0.1 would mean +-10%tolerance of deviation from average
 589:Core/Src/hall_detection.c **** * \param samples number of zerocrossings to be used in the diff calculation
 590:Core/Src/hall_detection.c **** * \return YES if all deviations are accceptable, or NO if they are not
 591:Core/Src/hall_detection.c **** */
 592:Core/Src/hall_detection.c **** detection_YES_NO is_deviation_from_period_acceptable(hall_detection_general_struct *gen, float tole
 1388              		.loc 1 592 130 is_stmt 1 view -0
 1389              		.cfi_startproc
 1390              		@ args = 0, pretend = 0, frame = 0
 1391              		@ frame_needed = 0, uses_anonymous_args = 0
 1392              		.loc 1 592 130 is_stmt 0 view .LVU407
 1393 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1394              	.LCFI16:
 1395              		.cfi_def_cfa_offset 24
 1396              		.cfi_offset 3, -24
 1397              		.cfi_offset 4, -20
 1398              		.cfi_offset 5, -16
 1399              		.cfi_offset 6, -12
 1400              		.cfi_offset 7, -8
 1401              		.cfi_offset 14, -4
 1402 0002 2DED028B 		vpush.64	{d8}
 1403              	.LCFI17:
 1404              		.cfi_def_cfa_offset 32
 1405              		.cfi_offset 80, -32
 1406              		.cfi_offset 81, -28
 1407 0006 0446     		mov	r4, r0
 1408 0008 B0EE408A 		vmov.f32	s16, s0
 1409 000c 0D46     		mov	r5, r1
 593:Core/Src/hall_detection.c **** 	float _semiperiod=gen->results[gen->numberOfresults].electricPeriod_ticks/2.0;
 1410              		.loc 1 593 2 is_stmt 1 view .LVU408
 1411              		.loc 1 593 36 is_stmt 0 view .LVU409
 1412 000e D0F85431 		ldr	r3, [r0, #340]
 1413              		.loc 1 593 54 view .LVU410
 1414 0012 00EB0313 		add	r3, r0, r3, lsl #4
 1415              		.loc 1 593 75 view .LVU411
 1416 0016 D3F86001 		ldr	r0, [r3, #352]
 1417              	.LVL96:
 1418              		.loc 1 593 75 view .LVU412
 1419 001a FFF7FEFF 		bl	__aeabi_ui2d
 1420              	.LVL97:
 1421              		.loc 1 593 75 view .LVU413
 1422 001e 0022     		movs	r2, #0
 1423 0020 204B     		ldr	r3, .L119
 1424 0022 FFF7FEFF 		bl	__aeabi_dmul
 1425              	.LVL98:
 1426              		.loc 1 593 8 view .LVU414
ARM GAS  /tmp/ccUFwhfn.s 			page 40


 1427 0026 FFF7FEFF 		bl	__aeabi_d2f
 1428              	.LVL99:
 1429 002a 07EE900A 		vmov	s15, r0
 1430              	.LVL100:
 594:Core/Src/hall_detection.c **** 	uint32_t _deviation_top=	_semiperiod +_semiperiod*tolerance_factor;
 1431              		.loc 1 594 2 is_stmt 1 view .LVU415
 1432              		.loc 1 594 51 is_stmt 0 view .LVU416
 1433 002e 27EE880A 		vmul.f32	s0, s15, s16
 1434              		.loc 1 594 39 view .LVU417
 1435 0032 30EE277A 		vadd.f32	s14, s0, s15
 1436              		.loc 1 594 11 view .LVU418
 1437 0036 BCEEC77A 		vcvt.u32.f32	s14, s14
 1438 003a 17EE107A 		vmov	r7, s14	@ int
 1439              	.LVL101:
 595:Core/Src/hall_detection.c **** 	uint32_t _deviation_bottom=	_semiperiod	-_semiperiod*tolerance_factor;
 1440              		.loc 1 595 2 is_stmt 1 view .LVU419
 1441              		.loc 1 595 42 is_stmt 0 view .LVU420
 1442 003e 77EEC07A 		vsub.f32	s15, s15, s0
 1443              		.loc 1 595 11 view .LVU421
 1444 0042 FCEEE77A 		vcvt.u32.f32	s15, s15
 1445 0046 17EE906A 		vmov	r6, s15	@ int
 1446              	.LVL102:
 596:Core/Src/hall_detection.c **** 
 597:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < samples-1; ++i) {
 1447              		.loc 1 597 2 is_stmt 1 view .LVU422
 1448              	.LBB15:
 1449              		.loc 1 597 7 view .LVU423
 1450              		.loc 1 597 16 is_stmt 0 view .LVU424
 1451 004a 0023     		movs	r3, #0
 1452              	.LVL103:
 1453              	.L110:
 1454              		.loc 1 597 34 discriminator 1 view .LVU425
 1455 004c 6A1E     		subs	r2, r5, #1
 1456              		.loc 1 597 2 discriminator 1 view .LVU426
 1457 004e 9A42     		cmp	r2, r3
 1458 0050 1ED9     		bls	.L118
 1459              	.LBB16:
 598:Core/Src/hall_detection.c **** 		uint32_t _sampled_period=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1460              		.loc 1 598 3 is_stmt 1 view .LVU427
 1461              		.loc 1 598 60 is_stmt 0 view .LVU428
 1462 0052 581C     		adds	r0, r3, #1
 1463              		.loc 1 598 58 view .LVU429
 1464 0054 DA1C     		adds	r2, r3, #3
 1465 0056 04EB8202 		add	r2, r4, r2, lsl #2
 1466 005a 5268     		ldr	r2, [r2, #4]
 1467              		.loc 1 598 93 view .LVU430
 1468 005c 991C     		adds	r1, r3, #2
 1469 005e 04EB8101 		add	r1, r4, r1, lsl #2
 1470 0062 4968     		ldr	r1, [r1, #4]
 1471              		.loc 1 598 12 view .LVU431
 1472 0064 521A     		subs	r2, r2, r1
 1473              	.LVL104:
 599:Core/Src/hall_detection.c **** 		if((_sampled_period<(_deviation_bottom))||(_sampled_period>(_deviation_top))){
 1474              		.loc 1 599 3 is_stmt 1 view .LVU432
 1475              		.loc 1 599 5 is_stmt 0 view .LVU433
 1476 0066 9642     		cmp	r6, r2
 1477 0068 16D8     		bhi	.L113
ARM GAS  /tmp/ccUFwhfn.s 			page 41


 1478              		.loc 1 599 43 discriminator 1 view .LVU434
 1479 006a 9742     		cmp	r7, r2
 1480 006c 16D3     		bcc	.L114
 600:Core/Src/hall_detection.c **** 			return NO;//early return, bad news
 601:Core/Src/hall_detection.c **** 		}
 602:Core/Src/hall_detection.c **** 
 603:Core/Src/hall_detection.c **** 		_sampled_period=(gen->currC.zerocrossings_tick[i+1]-gen->currC.zerocrossings_tick[i]);
 1481              		.loc 1 603 3 is_stmt 1 view .LVU435
 1482              		.loc 1 603 49 is_stmt 0 view .LVU436
 1483 006e 03F11902 		add	r2, r3, #25
 1484              	.LVL105:
 1485              		.loc 1 603 49 view .LVU437
 1486 0072 04EB8202 		add	r2, r4, r2, lsl #2
 1487 0076 5268     		ldr	r2, [r2, #4]
 1488              		.loc 1 603 84 view .LVU438
 1489 0078 1833     		adds	r3, r3, #24
 1490              	.LVL106:
 1491              		.loc 1 603 84 view .LVU439
 1492 007a 04EB8303 		add	r3, r4, r3, lsl #2
 1493              	.LVL107:
 1494              		.loc 1 603 84 view .LVU440
 1495 007e 5B68     		ldr	r3, [r3, #4]
 1496              		.loc 1 603 18 view .LVU441
 1497 0080 D21A     		subs	r2, r2, r3
 1498              	.LVL108:
 604:Core/Src/hall_detection.c **** 		if((_sampled_period<(_deviation_bottom))||(_sampled_period>(_deviation_top))){
 1499              		.loc 1 604 3 is_stmt 1 view .LVU442
 1500              		.loc 1 604 5 is_stmt 0 view .LVU443
 1501 0082 9642     		cmp	r6, r2
 1502 0084 0CD8     		bhi	.L115
 1503              	.LBE16:
 597:Core/Src/hall_detection.c **** 		uint32_t _sampled_period=(gen->currA.zerocrossings_tick[i+1]-gen->currA.zerocrossings_tick[i]);
 1504              		.loc 1 597 38 discriminator 1 view .LVU444
 1505 0086 0346     		mov	r3, r0
 1506              	.LBB17:
 1507              		.loc 1 604 43 discriminator 1 view .LVU445
 1508 0088 9742     		cmp	r7, r2
 1509 008a DFD2     		bcs	.L110
 605:Core/Src/hall_detection.c **** 			return NO;//early return, bad news
 1510              		.loc 1 605 11 view .LVU446
 1511 008c 0020     		movs	r0, #0
 1512              	.LVL109:
 1513              		.loc 1 605 11 view .LVU447
 1514 008e 00E0     		b	.L111
 1515              	.LVL110:
 1516              	.L118:
 1517              		.loc 1 605 11 view .LVU448
 1518              	.LBE17:
 1519              	.LBE15:
 606:Core/Src/hall_detection.c **** 		}
 607:Core/Src/hall_detection.c **** 	}
 608:Core/Src/hall_detection.c **** 	return YES;//acceptable
 1520              		.loc 1 608 9 view .LVU449
 1521 0090 0120     		movs	r0, #1
 1522              	.LVL111:
 1523              	.L111:
 609:Core/Src/hall_detection.c **** }
ARM GAS  /tmp/ccUFwhfn.s 			page 42


 1524              		.loc 1 609 1 view .LVU450
 1525 0092 BDEC028B 		vldm	sp!, {d8}
 1526              	.LCFI18:
 1527              		.cfi_remember_state
 1528              		.cfi_restore 80
 1529              		.cfi_restore 81
 1530              		.cfi_def_cfa_offset 24
 1531              	.LVL112:
 1532              		.loc 1 609 1 view .LVU451
 1533 0096 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1534              	.LVL113:
 1535              	.L113:
 1536              	.LCFI19:
 1537              		.cfi_restore_state
 1538              	.LBB19:
 1539              	.LBB18:
 600:Core/Src/hall_detection.c **** 		}
 1540              		.loc 1 600 11 view .LVU452
 1541 0098 0020     		movs	r0, #0
 1542 009a FAE7     		b	.L111
 1543              	.L114:
 600:Core/Src/hall_detection.c **** 		}
 1544              		.loc 1 600 11 view .LVU453
 1545 009c 0020     		movs	r0, #0
 1546 009e F8E7     		b	.L111
 1547              	.LVL114:
 1548              	.L115:
 605:Core/Src/hall_detection.c **** 		}
 1549              		.loc 1 605 11 view .LVU454
 1550 00a0 0020     		movs	r0, #0
 1551              	.LVL115:
 605:Core/Src/hall_detection.c **** 		}
 1552              		.loc 1 605 11 view .LVU455
 1553 00a2 F6E7     		b	.L111
 1554              	.L120:
 1555              		.align	2
 1556              	.L119:
 1557 00a4 0000E03F 		.word	1071644672
 1558              	.LBE18:
 1559              	.LBE19:
 1560              		.cfi_endproc
 1561              	.LFE249:
 1563              		.section	.text.are_all_periods_stable,"ax",%progbits
 1564              		.align	1
 1565              		.global	are_all_periods_stable
 1566              		.syntax unified
 1567              		.thumb
 1568              		.thumb_func
 1569              		.fpu fpv4-sp-d16
 1571              	are_all_periods_stable:
 1572              	.LVL116:
 1573              	.LFB250:
 610:Core/Src/hall_detection.c **** 
 611:Core/Src/hall_detection.c **** 
 612:Core/Src/hall_detection.c **** /**
 613:Core/Src/hall_detection.c **** * \brief a wrapper to tidy up and make sure we calculate the electric period before calculating dev
 614:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
ARM GAS  /tmp/ccUFwhfn.s 			page 43


 615:Core/Src/hall_detection.c **** * \param samples number of zerocrossings to be used in the diff calculation
 616:Core/Src/hall_detection.c **** * \return YES if we are in the stable zone of steady periods. NO otherwise
 617:Core/Src/hall_detection.c **** */
 618:Core/Src/hall_detection.c **** detection_YES_NO are_all_periods_stable(hall_detection_general_struct *gen, uint32_t samples){
 1574              		.loc 1 618 94 is_stmt 1 view -0
 1575              		.cfi_startproc
 1576              		@ args = 0, pretend = 0, frame = 0
 1577              		@ frame_needed = 0, uses_anonymous_args = 0
 1578              		.loc 1 618 94 is_stmt 0 view .LVU457
 1579 0000 38B5     		push	{r3, r4, r5, lr}
 1580              	.LCFI20:
 1581              		.cfi_def_cfa_offset 16
 1582              		.cfi_offset 3, -16
 1583              		.cfi_offset 4, -12
 1584              		.cfi_offset 5, -8
 1585              		.cfi_offset 14, -4
 1586 0002 0446     		mov	r4, r0
 1587 0004 0D46     		mov	r5, r1
 619:Core/Src/hall_detection.c **** 			calculateElectricPeriod_inTicks(gen,samples);
 1588              		.loc 1 619 4 is_stmt 1 view .LVU458
 1589 0006 FFF7FEFF 		bl	calculateElectricPeriod_inTicks
 1590              	.LVL117:
 620:Core/Src/hall_detection.c **** 	return 	is_deviation_from_period_acceptable(gen,TOLERANCE_FACTOR_FOR_STATIONARY_CURRENTS,samples);
 1591              		.loc 1 620 2 view .LVU459
 1592              		.loc 1 620 10 is_stmt 0 view .LVU460
 1593 000a 2946     		mov	r1, r5
 1594 000c 9FED020A 		vldr.32	s0, .L123
 1595 0010 2046     		mov	r0, r4
 1596 0012 FFF7FEFF 		bl	is_deviation_from_period_acceptable
 1597              	.LVL118:
 621:Core/Src/hall_detection.c **** }
 1598              		.loc 1 621 1 view .LVU461
 1599 0016 38BD     		pop	{r3, r4, r5, pc}
 1600              	.LVL119:
 1601              	.L124:
 1602              		.loc 1 621 1 view .LVU462
 1603              		.align	2
 1604              	.L123:
 1605 0018 CDCCCC3D 		.word	1036831949
 1606              		.cfi_endproc
 1607              	.LFE250:
 1609              		.section	.text.wait_for_the_current_stationary,"ax",%progbits
 1610              		.align	1
 1611              		.global	wait_for_the_current_stationary
 1612              		.syntax unified
 1613              		.thumb
 1614              		.thumb_func
 1615              		.fpu fpv4-sp-d16
 1617              	wait_for_the_current_stationary:
 1618              	.LVL120:
 1619              	.LFB239:
 236:Core/Src/hall_detection.c **** 	//timeout or currentisstationary
 1620              		.loc 1 236 4 is_stmt 1 view -0
 1621              		.cfi_startproc
 1622              		@ args = 12, pretend = 0, frame = 0
 1623              		@ frame_needed = 0, uses_anonymous_args = 0
 236:Core/Src/hall_detection.c **** 	//timeout or currentisstationary
ARM GAS  /tmp/ccUFwhfn.s 			page 44


 1624              		.loc 1 236 4 is_stmt 0 view .LVU464
 1625 0000 30B5     		push	{r4, r5, lr}
 1626              	.LCFI21:
 1627              		.cfi_def_cfa_offset 12
 1628              		.cfi_offset 4, -12
 1629              		.cfi_offset 5, -8
 1630              		.cfi_offset 14, -4
 1631 0002 83B0     		sub	sp, sp, #12
 1632              	.LCFI22:
 1633              		.cfi_def_cfa_offset 24
 1634 0004 0546     		mov	r5, r0
 1635 0006 0C46     		mov	r4, r1
 1636 0008 1146     		mov	r1, r2
 1637              	.LVL121:
 236:Core/Src/hall_detection.c **** 	//timeout or currentisstationary
 1638              		.loc 1 236 4 view .LVU465
 1639 000a 1A46     		mov	r2, r3
 1640              	.LVL122:
 238:Core/Src/hall_detection.c **** 	//timeout
 1641              		.loc 1 238 2 is_stmt 1 view .LVU466
 1642 000c 089B     		ldr	r3, [sp, #32]
 1643              	.LVL123:
 238:Core/Src/hall_detection.c **** 	//timeout
 1644              		.loc 1 238 2 is_stmt 0 view .LVU467
 1645 000e 0193     		str	r3, [sp, #4]
 1646 0010 079B     		ldr	r3, [sp, #28]
 1647 0012 0093     		str	r3, [sp]
 1648 0014 069B     		ldr	r3, [sp, #24]
 1649 0016 2046     		mov	r0, r4
 1650              	.LVL124:
 238:Core/Src/hall_detection.c **** 	//timeout
 1651              		.loc 1 238 2 view .LVU468
 1652 0018 FFF7FEFF 		bl	fill_buffers
 1653              	.LVL125:
 240:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1654              		.loc 1 240 2 is_stmt 1 view .LVU469
 240:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1655              		.loc 1 240 11 is_stmt 0 view .LVU470
 1656 001c 144B     		ldr	r3, .L133
 1657 001e 1B68     		ldr	r3, [r3]
 240:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 1658              		.loc 1 240 4 view .LVU471
 1659 0020 144A     		ldr	r2, .L133+4
 1660 0022 9342     		cmp	r3, r2
 1661 0024 06D8     		bhi	.L130
 246:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1662              		.loc 1 246 2 is_stmt 1 view .LVU472
 246:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1663              		.loc 1 246 18 is_stmt 0 view .LVU473
 1664 0026 144A     		ldr	r2, .L133+8
 1665 0028 1268     		ldr	r2, [r2]
 246:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1666              		.loc 1 246 42 view .LVU474
 1667 002a 0232     		adds	r2, r2, #2
 246:Core/Src/hall_detection.c **** 		if(detect_N_zerocrossings(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1668              		.loc 1 246 4 view .LVU475
 1669 002c 9342     		cmp	r3, r2
ARM GAS  /tmp/ccUFwhfn.s 			page 45


 1670 002e 04D8     		bhi	.L131
 1671              	.L125:
 258:Core/Src/hall_detection.c **** 
 1672              		.loc 1 258 1 view .LVU476
 1673 0030 03B0     		add	sp, sp, #12
 1674              	.LCFI23:
 1675              		.cfi_remember_state
 1676              		.cfi_def_cfa_offset 12
 1677              		@ sp needed
 1678 0032 30BD     		pop	{r4, r5, pc}
 1679              	.LVL126:
 1680              	.L130:
 1681              	.LCFI24:
 1682              		.cfi_restore_state
 241:Core/Src/hall_detection.c **** 		return;
 1683              		.loc 1 241 3 is_stmt 1 view .LVU477
 241:Core/Src/hall_detection.c **** 		return;
 1684              		.loc 1 241 9 is_stmt 0 view .LVU478
 1685 0034 0723     		movs	r3, #7
 1686 0036 2B70     		strb	r3, [r5]
 242:Core/Src/hall_detection.c **** 	}
 1687              		.loc 1 242 3 is_stmt 1 view .LVU479
 1688 0038 FAE7     		b	.L125
 1689              	.L131:
 247:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1690              		.loc 1 247 3 view .LVU480
 247:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1691              		.loc 1 247 6 is_stmt 0 view .LVU481
 1692 003a 0321     		movs	r1, #3
 1693 003c 2046     		mov	r0, r4
 1694 003e FFF7FEFF 		bl	detect_N_zerocrossings
 1695              	.LVL127:
 247:Core/Src/hall_detection.c **** 			if(are_all_periods_stable(gen,WAITING_STATIONARY_MAXZEROCROSSINGS)==YES){
 1696              		.loc 1 247 5 view .LVU482
 1697 0042 0128     		cmp	r0, #1
 1698 0044 F4D1     		bne	.L125
 248:Core/Src/hall_detection.c **** 				resetVariables(gen);
 1699              		.loc 1 248 4 is_stmt 1 view .LVU483
 248:Core/Src/hall_detection.c **** 				resetVariables(gen);
 1700              		.loc 1 248 7 is_stmt 0 view .LVU484
 1701 0046 0321     		movs	r1, #3
 1702 0048 2046     		mov	r0, r4
 1703 004a FFF7FEFF 		bl	are_all_periods_stable
 1704              	.LVL128:
 248:Core/Src/hall_detection.c **** 				resetVariables(gen);
 1705              		.loc 1 248 6 view .LVU485
 1706 004e 0128     		cmp	r0, #1
 1707 0050 03D0     		beq	.L132
 254:Core/Src/hall_detection.c **** 			}
 1708              		.loc 1 254 5 is_stmt 1 view .LVU486
 1709 0052 2046     		mov	r0, r4
 1710 0054 FFF7FEFF 		bl	resetVariables
 1711              	.LVL129:
 1712 0058 EAE7     		b	.L125
 1713              	.L132:
 249:Core/Src/hall_detection.c **** 				general.start_adquisition_ticks=ticks;
 1714              		.loc 1 249 5 view .LVU487
ARM GAS  /tmp/ccUFwhfn.s 			page 46


 1715 005a 2046     		mov	r0, r4
 1716 005c FFF7FEFF 		bl	resetVariables
 1717              	.LVL130:
 250:Core/Src/hall_detection.c **** 				*state=detection_ADQUISITION;
 1718              		.loc 1 250 5 view .LVU488
 250:Core/Src/hall_detection.c **** 				*state=detection_ADQUISITION;
 1719              		.loc 1 250 36 is_stmt 0 view .LVU489
 1720 0060 034B     		ldr	r3, .L133
 1721 0062 1A68     		ldr	r2, [r3]
 1722 0064 044B     		ldr	r3, .L133+8
 1723 0066 1A60     		str	r2, [r3]
 251:Core/Src/hall_detection.c **** 				return;
 1724              		.loc 1 251 5 is_stmt 1 view .LVU490
 251:Core/Src/hall_detection.c **** 				return;
 1725              		.loc 1 251 11 is_stmt 0 view .LVU491
 1726 0068 0323     		movs	r3, #3
 1727 006a 2B70     		strb	r3, [r5]
 252:Core/Src/hall_detection.c **** 			}else{
 1728              		.loc 1 252 5 is_stmt 1 view .LVU492
 1729 006c E0E7     		b	.L125
 1730              	.L134:
 1731 006e 00BF     		.align	2
 1732              	.L133:
 1733 0070 00000000 		.word	ticks
 1734 0074 38900D00 		.word	888888
 1735 0078 00000000 		.word	.LANCHOR1
 1736              		.cfi_endproc
 1737              	.LFE239:
 1739              		.section	.text.absolute,"ax",%progbits
 1740              		.align	1
 1741              		.global	absolute
 1742              		.syntax unified
 1743              		.thumb
 1744              		.thumb_func
 1745              		.fpu fpv4-sp-d16
 1747              	absolute:
 1748              	.LVL131:
 1749              	.LFB251:
 622:Core/Src/hall_detection.c **** 
 623:Core/Src/hall_detection.c **** 
 624:Core/Src/hall_detection.c **** ///**
 625:Core/Src/hall_detection.c **** //* \brief
 626:Core/Src/hall_detection.c **** //* \param
 627:Core/Src/hall_detection.c **** //*/
 628:Core/Src/hall_detection.c **** //void swap_hall_gpios_with_detected_results(hall_pin_info* pin_infoH1,hall_pin_info* pin_infoH2,ha
 629:Core/Src/hall_detection.c **** //	hall_pin_info old_pin_infoH1=*pin_infoH1;
 630:Core/Src/hall_detection.c **** //	hall_pin_info old_pin_infoH2=*pin_infoH2;
 631:Core/Src/hall_detection.c **** //	hall_pin_info old_pin_infoH3=*pin_infoH3;
 632:Core/Src/hall_detection.c **** //
 633:Core/Src/hall_detection.c **** //	switch (results.hall_order[phase_A]) {
 634:Core/Src/hall_detection.c **** //		case hall_A:
 635:Core/Src/hall_detection.c **** //			*pin_infoH1=old_pin_infoH1;
 636:Core/Src/hall_detection.c **** //			break;
 637:Core/Src/hall_detection.c **** //		case hall_B:
 638:Core/Src/hall_detection.c **** //			*pin_infoH2=old_pin_infoH1;
 639:Core/Src/hall_detection.c **** //			break;
 640:Core/Src/hall_detection.c **** //		case hall_C:
ARM GAS  /tmp/ccUFwhfn.s 			page 47


 641:Core/Src/hall_detection.c **** //			*pin_infoH3=old_pin_infoH1;
 642:Core/Src/hall_detection.c **** //			break;
 643:Core/Src/hall_detection.c **** //		default:
 644:Core/Src/hall_detection.c **** //			break;
 645:Core/Src/hall_detection.c **** //	}
 646:Core/Src/hall_detection.c **** //
 647:Core/Src/hall_detection.c **** //	switch (results.hall_order[phase_B]) {
 648:Core/Src/hall_detection.c **** //		case hall_A:
 649:Core/Src/hall_detection.c **** //			*pin_infoH1=old_pin_infoH2;
 650:Core/Src/hall_detection.c **** //			break;
 651:Core/Src/hall_detection.c **** //		case hall_B:
 652:Core/Src/hall_detection.c **** //			*pin_infoH2=old_pin_infoH2;
 653:Core/Src/hall_detection.c **** //			break;
 654:Core/Src/hall_detection.c **** //		case hall_C:
 655:Core/Src/hall_detection.c **** //			*pin_infoH3=old_pin_infoH2;
 656:Core/Src/hall_detection.c **** //			break;
 657:Core/Src/hall_detection.c **** //		default:
 658:Core/Src/hall_detection.c **** //			break;
 659:Core/Src/hall_detection.c **** //	}
 660:Core/Src/hall_detection.c **** //
 661:Core/Src/hall_detection.c **** //	switch (results.hall_order[phase_C]) {
 662:Core/Src/hall_detection.c **** //		case hall_A:
 663:Core/Src/hall_detection.c **** //			*pin_infoH1=old_pin_infoH3;
 664:Core/Src/hall_detection.c **** //			break;
 665:Core/Src/hall_detection.c **** //		case hall_B:
 666:Core/Src/hall_detection.c **** //			*pin_infoH2=old_pin_infoH3;
 667:Core/Src/hall_detection.c **** //			break;
 668:Core/Src/hall_detection.c **** //		case hall_C:
 669:Core/Src/hall_detection.c **** //			*pin_infoH3=old_pin_infoH3;
 670:Core/Src/hall_detection.c **** //			break;
 671:Core/Src/hall_detection.c **** //		default:
 672:Core/Src/hall_detection.c **** //			break;
 673:Core/Src/hall_detection.c **** //	}
 674:Core/Src/hall_detection.c **** //
 675:Core/Src/hall_detection.c **** //}
 676:Core/Src/hall_detection.c **** 
 677:Core/Src/hall_detection.c **** /**
 678:Core/Src/hall_detection.c **** * \brief small and util to calculate signed absolute values
 679:Core/Src/hall_detection.c **** * \param the number to be absoluted
 680:Core/Src/hall_detection.c **** * \return |x|
 681:Core/Src/hall_detection.c **** */
 682:Core/Src/hall_detection.c **** int32_t absolute(int32_t x){
 1750              		.loc 1 682 28 view -0
 1751              		.cfi_startproc
 1752              		@ args = 0, pretend = 0, frame = 0
 1753              		@ frame_needed = 0, uses_anonymous_args = 0
 1754              		@ link register save eliminated.
 683:Core/Src/hall_detection.c ****     return (int32_t)x < (int32_t)0 ? -x : x;
 1755              		.loc 1 683 5 view .LVU494
 684:Core/Src/hall_detection.c **** }
 1756              		.loc 1 684 1 is_stmt 0 view .LVU495
 1757 0000 0028     		cmp	r0, #0
 1758 0002 B8BF     		it	lt
 1759 0004 4042     		rsblt	r0, r0, #0
 1760              	.LVL132:
 1761              		.loc 1 684 1 view .LVU496
 1762 0006 7047     		bx	lr
ARM GAS  /tmp/ccUFwhfn.s 			page 48


 1763              		.cfi_endproc
 1764              	.LFE251:
 1766              		.global	__aeabi_d2iz
 1767              		.section	.text.assign_closest_phase_to_hall,"ax",%progbits
 1768              		.align	1
 1769              		.global	assign_closest_phase_to_hall
 1770              		.syntax unified
 1771              		.thumb
 1772              		.thumb_func
 1773              		.fpu fpv4-sp-d16
 1775              	assign_closest_phase_to_hall:
 1776              	.LVL133:
 1777              	.LFB252:
 685:Core/Src/hall_detection.c **** 
 686:Core/Src/hall_detection.c **** /**
 687:Core/Src/hall_detection.c **** * \brief magic function, from zerocrossings decides actuall order of hall/current signals, this fun
 688:Core/Src/hall_detection.c **** * right now has a cyclomatic complexity of 21, that should be reduced.
 689:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 690:Core/Src/hall_detection.c **** */
 691:Core/Src/hall_detection.c **** void assign_closest_phase_to_hall(hall_detection_general_struct *gen){
 1778              		.loc 1 691 70 is_stmt 1 view -0
 1779              		.cfi_startproc
 1780              		@ args = 0, pretend = 0, frame = 16
 1781              		@ frame_needed = 0, uses_anonymous_args = 0
 1782              		.loc 1 691 70 is_stmt 0 view .LVU498
 1783 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 1784              	.LCFI25:
 1785              		.cfi_def_cfa_offset 28
 1786              		.cfi_offset 4, -28
 1787              		.cfi_offset 5, -24
 1788              		.cfi_offset 6, -20
 1789              		.cfi_offset 7, -16
 1790              		.cfi_offset 8, -12
 1791              		.cfi_offset 9, -8
 1792              		.cfi_offset 14, -4
 1793 0004 85B0     		sub	sp, sp, #20
 1794              	.LCFI26:
 1795              		.cfi_def_cfa_offset 48
 1796 0006 0446     		mov	r4, r0
 692:Core/Src/hall_detection.c **** 
 693:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < MAXZEROCROSSINGS; ++i) {// all zerocrossings loop
 1797              		.loc 1 693 2 is_stmt 1 view .LVU499
 1798              	.LBB20:
 1799              		.loc 1 693 7 view .LVU500
 1800              	.LVL134:
 1801              		.loc 1 693 16 is_stmt 0 view .LVU501
 1802 0008 0025     		movs	r5, #0
 1803              	.LVL135:
 1804              	.L137:
 1805              		.loc 1 693 2 discriminator 1 view .LVU502
 1806 000a 052D     		cmp	r5, #5
 1807 000c 6AD8     		bhi	.L153
 694:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1808              		.loc 1 694 3 is_stmt 1 discriminator 3 view .LVU503
 1809              		.loc 1 694 84 is_stmt 0 discriminator 3 view .LVU504
 1810 000e AB1C     		adds	r3, r5, #2
 1811 0010 04EB8303 		add	r3, r4, r3, lsl #2
ARM GAS  /tmp/ccUFwhfn.s 			page 49


 1812 0014 5F68     		ldr	r7, [r3, #4]
 1813              		.loc 1 694 126 discriminator 3 view .LVU505
 1814 0016 05F12403 		add	r3, r5, #36
 1815 001a 54F82390 		ldr	r9, [r4, r3, lsl #2]
 1816              		.loc 1 694 37 discriminator 3 view .LVU506
 1817 001e A7EB0900 		sub	r0, r7, r9
 1818 0022 FFF7FEFF 		bl	absolute
 1819              	.LVL136:
 1820              		.loc 1 694 35 discriminator 3 view .LVU507
 1821 0026 D4F80C31 		ldr	r3, [r4, #268]
 1822 002a 1844     		add	r0, r0, r3
 1823 002c C4F80C01 		str	r0, [r4, #268]
 695:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_B]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1824              		.loc 1 695 3 is_stmt 1 discriminator 3 view .LVU508
 1825              		.loc 1 695 126 is_stmt 0 discriminator 3 view .LVU509
 1826 0030 05F12E03 		add	r3, r5, #46
 1827 0034 04EB8303 		add	r3, r4, r3, lsl #2
 1828 0038 D3F80480 		ldr	r8, [r3, #4]
 1829              		.loc 1 695 37 discriminator 3 view .LVU510
 1830 003c A7EB0800 		sub	r0, r7, r8
 1831 0040 FFF7FEFF 		bl	absolute
 1832              	.LVL137:
 1833              		.loc 1 695 35 discriminator 3 view .LVU511
 1834 0044 D4F81031 		ldr	r3, [r4, #272]
 1835 0048 1844     		add	r0, r0, r3
 1836 004a C4F81001 		str	r0, [r4, #272]
 696:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_C]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1837              		.loc 1 696 3 is_stmt 1 discriminator 3 view .LVU512
 1838              		.loc 1 696 126 is_stmt 0 discriminator 3 view .LVU513
 1839 004e 05F13A03 		add	r3, r5, #58
 1840 0052 54F82360 		ldr	r6, [r4, r3, lsl #2]
 1841              		.loc 1 696 37 discriminator 3 view .LVU514
 1842 0056 B81B     		subs	r0, r7, r6
 1843 0058 FFF7FEFF 		bl	absolute
 1844              	.LVL138:
 1845              		.loc 1 696 35 discriminator 3 view .LVU515
 1846 005c D4F81431 		ldr	r3, [r4, #276]
 1847 0060 1844     		add	r0, r0, r3
 1848 0062 C4F81401 		str	r0, [r4, #276]
 697:Core/Src/hall_detection.c **** 
 698:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_A]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 1849              		.loc 1 698 3 is_stmt 1 discriminator 3 view .LVU516
 1850              		.loc 1 698 84 is_stmt 0 discriminator 3 view .LVU517
 1851 0066 05F10E03 		add	r3, r5, #14
 1852 006a 54F82370 		ldr	r7, [r4, r3, lsl #2]
 1853              		.loc 1 698 37 discriminator 3 view .LVU518
 1854 006e A7EB0900 		sub	r0, r7, r9
 1855 0072 FFF7FEFF 		bl	absolute
 1856              	.LVL139:
 1857              		.loc 1 698 35 discriminator 3 view .LVU519
 1858 0076 D4F81831 		ldr	r3, [r4, #280]
 1859 007a 1844     		add	r0, r0, r3
 1860 007c C4F81801 		str	r0, [r4, #280]
 699:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_B]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 1861              		.loc 1 699 3 is_stmt 1 discriminator 3 view .LVU520
 1862              		.loc 1 699 37 is_stmt 0 discriminator 3 view .LVU521
 1863 0080 A7EB0800 		sub	r0, r7, r8
ARM GAS  /tmp/ccUFwhfn.s 			page 50


 1864 0084 FFF7FEFF 		bl	absolute
 1865              	.LVL140:
 1866              		.loc 1 699 35 discriminator 3 view .LVU522
 1867 0088 D4F81C31 		ldr	r3, [r4, #284]
 1868 008c 1844     		add	r0, r0, r3
 1869 008e C4F81C01 		str	r0, [r4, #284]
 700:Core/Src/hall_detection.c **** 		gen->differences_phaseB[phase_C]+=absolute((int32_t)gen->currB.zerocrossings_tick[i]-(int32_t)gen
 1870              		.loc 1 700 3 is_stmt 1 discriminator 3 view .LVU523
 1871              		.loc 1 700 37 is_stmt 0 discriminator 3 view .LVU524
 1872 0092 B81B     		subs	r0, r7, r6
 1873 0094 FFF7FEFF 		bl	absolute
 1874              	.LVL141:
 1875              		.loc 1 700 35 discriminator 3 view .LVU525
 1876 0098 D4F82031 		ldr	r3, [r4, #288]
 1877 009c 1844     		add	r0, r0, r3
 1878 009e C4F82001 		str	r0, [r4, #288]
 701:Core/Src/hall_detection.c **** 
 702:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_A]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 1879              		.loc 1 702 3 is_stmt 1 discriminator 3 view .LVU526
 1880              		.loc 1 702 84 is_stmt 0 discriminator 3 view .LVU527
 1881 00a2 05F11803 		add	r3, r5, #24
 1882 00a6 04EB8303 		add	r3, r4, r3, lsl #2
 1883 00aa 5F68     		ldr	r7, [r3, #4]
 1884              		.loc 1 702 37 discriminator 3 view .LVU528
 1885 00ac A7EB0900 		sub	r0, r7, r9
 1886 00b0 FFF7FEFF 		bl	absolute
 1887              	.LVL142:
 1888              		.loc 1 702 35 discriminator 3 view .LVU529
 1889 00b4 D4F82431 		ldr	r3, [r4, #292]
 1890 00b8 1844     		add	r0, r0, r3
 1891 00ba C4F82401 		str	r0, [r4, #292]
 703:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_B]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 1892              		.loc 1 703 3 is_stmt 1 discriminator 3 view .LVU530
 1893              		.loc 1 703 37 is_stmt 0 discriminator 3 view .LVU531
 1894 00be A7EB0800 		sub	r0, r7, r8
 1895 00c2 FFF7FEFF 		bl	absolute
 1896              	.LVL143:
 1897              		.loc 1 703 35 discriminator 3 view .LVU532
 1898 00c6 D4F82831 		ldr	r3, [r4, #296]
 1899 00ca 1844     		add	r0, r0, r3
 1900 00cc C4F82801 		str	r0, [r4, #296]
 704:Core/Src/hall_detection.c **** 		gen->differences_phaseC[phase_C]+=absolute((int32_t)gen->currC.zerocrossings_tick[i]-(int32_t)gen
 1901              		.loc 1 704 3 is_stmt 1 discriminator 3 view .LVU533
 1902              		.loc 1 704 37 is_stmt 0 discriminator 3 view .LVU534
 1903 00d0 B81B     		subs	r0, r7, r6
 1904 00d2 FFF7FEFF 		bl	absolute
 1905              	.LVL144:
 1906              		.loc 1 704 35 discriminator 3 view .LVU535
 1907 00d6 D4F82C31 		ldr	r3, [r4, #300]
 1908 00da 1844     		add	r0, r0, r3
 1909 00dc C4F82C01 		str	r0, [r4, #300]
 693:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1910              		.loc 1 693 45 discriminator 3 view .LVU536
 1911 00e0 0135     		adds	r5, r5, #1
 1912              	.LVL145:
 693:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1913              		.loc 1 693 45 discriminator 3 view .LVU537
ARM GAS  /tmp/ccUFwhfn.s 			page 51


 1914 00e2 92E7     		b	.L137
 1915              	.L153:
 693:Core/Src/hall_detection.c **** 		gen->differences_phaseA[phase_A]+=absolute((int32_t)gen->currA.zerocrossings_tick[i]-(int32_t)gen
 1916              		.loc 1 693 45 discriminator 3 view .LVU538
 1917              	.LBE20:
 705:Core/Src/hall_detection.c **** 	}
 706:Core/Src/hall_detection.c **** 
 707:Core/Src/hall_detection.c **** 	int32_t _bottom_limit	=(int32_t)((gen->results[gen->numberOfresults].electricPeriod_ticks/2)*0.95)
 1918              		.loc 1 707 2 is_stmt 1 view .LVU539
 1919              		.loc 1 707 52 is_stmt 0 view .LVU540
 1920 00e4 D4F85451 		ldr	r5, [r4, #340]
 1921              	.LVL146:
 1922              		.loc 1 707 70 view .LVU541
 1923 00e8 04EB0513 		add	r3, r4, r5, lsl #4
 1924 00ec D3F86061 		ldr	r6, [r3, #352]
 1925              		.loc 1 707 94 view .LVU542
 1926 00f0 7008     		lsrs	r0, r6, #1
 1927 00f2 FFF7FEFF 		bl	__aeabi_ui2d
 1928              	.LVL147:
 1929 00f6 5EA3     		adr	r3, .L158+8
 1930 00f8 D3E90023 		ldrd	r2, [r3]
 1931 00fc FFF7FEFF 		bl	__aeabi_dmul
 1932              	.LVL148:
 1933              		.loc 1 707 10 view .LVU543
 1934 0100 FFF7FEFF 		bl	__aeabi_d2iz
 1935              	.LVL149:
 1936 0104 0746     		mov	r7, r0
 1937              	.LVL150:
 708:Core/Src/hall_detection.c **** 	int32_t _top_limit		=(int32_t)(gen->results[gen->numberOfresults].electricPeriod_ticks);
 1938              		.loc 1 708 2 is_stmt 1 view .LVU544
 1939              		.loc 1 708 10 is_stmt 0 view .LVU545
 1940 0106 B446     		mov	ip, r6
 1941              	.LVL151:
 709:Core/Src/hall_detection.c **** 	int32_t minimum[NUMBEROFPHASES]={0xFF,0xFF,0xFF};
 1942              		.loc 1 709 2 is_stmt 1 view .LVU546
 1943              		.loc 1 709 10 is_stmt 0 view .LVU547
 1944 0108 574B     		ldr	r3, .L158
 1945 010a 93E80700 		ldm	r3, {r0, r1, r2}
 1946              	.LVL152:
 1947              		.loc 1 709 10 view .LVU548
 1948 010e 04AB     		add	r3, sp, #16
 1949 0110 03E90700 		stmdb	r3, {r0, r1, r2}
 710:Core/Src/hall_detection.c **** 
 711:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 1950              		.loc 1 711 2 is_stmt 1 view .LVU549
 1951              	.LBB21:
 1952              		.loc 1 711 7 view .LVU550
 1953              	.LVL153:
 1954              		.loc 1 711 16 is_stmt 0 view .LVU551
 1955 0114 0023     		movs	r3, #0
 1956              		.loc 1 711 2 view .LVU552
 1957 0116 1AE0     		b	.L139
 1958              	.LVL154:
 1959              	.L142:
 712:Core/Src/hall_detection.c **** 		gen->differences_phaseA[i]/=MAXZEROCROSSINGS;
 713:Core/Src/hall_detection.c **** 		gen->differences_phaseB[i]/=MAXZEROCROSSINGS;
 714:Core/Src/hall_detection.c **** 		gen->differences_phaseC[i]/=MAXZEROCROSSINGS;
ARM GAS  /tmp/ccUFwhfn.s 			page 52


 715:Core/Src/hall_detection.c **** 
 716:Core/Src/hall_detection.c **** 		//sometimes the toggled polarity is detected from a non relevant phase, in this case we are wrong
 717:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]>_bottom_limit && gen->differences_phaseA[i]<_top_limit){
 718:Core/Src/hall_detection.c **** 			gen->differences_phaseA[i]%=_bottom_limit;
 719:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_A][i]=1;
 720:Core/Src/hall_detection.c **** 		}
 721:Core/Src/hall_detection.c **** 
 722:Core/Src/hall_detection.c **** 		if(gen->differences_phaseB[i]>_bottom_limit && gen->differences_phaseB[i]<_top_limit){
 723:Core/Src/hall_detection.c **** 			gen->differences_phaseB[i]%=_bottom_limit;
 724:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_B][i]=1;
 725:Core/Src/hall_detection.c **** 		}
 726:Core/Src/hall_detection.c **** 
 727:Core/Src/hall_detection.c **** 		if(gen->differences_phaseC[i]>_bottom_limit && gen->differences_phaseC[i]<_top_limit){
 728:Core/Src/hall_detection.c **** 			gen->differences_phaseC[i]%=_bottom_limit;
 729:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_C][i]=1;
 730:Core/Src/hall_detection.c **** 		}
 731:Core/Src/hall_detection.c **** 
 732:Core/Src/hall_detection.c **** 		//takes notes of the minimum difference
 733:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]<minimum[phase_A]){
 1960              		.loc 1 733 3 is_stmt 1 view .LVU553
 1961              		.loc 1 733 29 is_stmt 0 view .LVU554
 1962 0118 03F14202 		add	r2, r3, #66
 1963 011c 04EB8202 		add	r2, r4, r2, lsl #2
 1964 0120 5268     		ldr	r2, [r2, #4]
 1965              		.loc 1 733 40 view .LVU555
 1966 0122 0199     		ldr	r1, [sp, #4]
 1967              		.loc 1 733 5 view .LVU556
 1968 0124 8A42     		cmp	r2, r1
 1969 0126 00DA     		bge	.L143
 734:Core/Src/hall_detection.c **** 			minimum[phase_A]=gen->differences_phaseA[i];
 1970              		.loc 1 734 4 is_stmt 1 view .LVU557
 1971              		.loc 1 734 20 is_stmt 0 view .LVU558
 1972 0128 0192     		str	r2, [sp, #4]
 1973              	.L143:
 735:Core/Src/hall_detection.c **** 		}
 736:Core/Src/hall_detection.c **** 
 737:Core/Src/hall_detection.c **** 		if(gen->differences_phaseB[i]<minimum[phase_B]){
 1974              		.loc 1 737 3 is_stmt 1 view .LVU559
 1975              		.loc 1 737 29 is_stmt 0 view .LVU560
 1976 012a 03F14602 		add	r2, r3, #70
 1977 012e 54F82220 		ldr	r2, [r4, r2, lsl #2]
 1978              		.loc 1 737 40 view .LVU561
 1979 0132 0299     		ldr	r1, [sp, #8]
 1980              		.loc 1 737 5 view .LVU562
 1981 0134 8A42     		cmp	r2, r1
 1982 0136 00DA     		bge	.L144
 738:Core/Src/hall_detection.c **** 			minimum[phase_B]=gen->differences_phaseB[i];
 1983              		.loc 1 738 4 is_stmt 1 view .LVU563
 1984              		.loc 1 738 20 is_stmt 0 view .LVU564
 1985 0138 0292     		str	r2, [sp, #8]
 1986              	.L144:
 739:Core/Src/hall_detection.c **** 		}
 740:Core/Src/hall_detection.c **** 
 741:Core/Src/hall_detection.c **** 		if(gen->differences_phaseC[i]<minimum[phase_C]){
 1987              		.loc 1 741 3 is_stmt 1 view .LVU565
 1988              		.loc 1 741 29 is_stmt 0 view .LVU566
 1989 013a 03F14802 		add	r2, r3, #72
ARM GAS  /tmp/ccUFwhfn.s 			page 53


 1990 013e 04EB8202 		add	r2, r4, r2, lsl #2
 1991 0142 5268     		ldr	r2, [r2, #4]
 1992              		.loc 1 741 40 view .LVU567
 1993 0144 0399     		ldr	r1, [sp, #12]
 1994              		.loc 1 741 5 view .LVU568
 1995 0146 8A42     		cmp	r2, r1
 1996 0148 00DA     		bge	.L145
 742:Core/Src/hall_detection.c **** 			minimum[phase_C]=gen->differences_phaseC[i];
 1997              		.loc 1 742 4 is_stmt 1 view .LVU569
 1998              		.loc 1 742 20 is_stmt 0 view .LVU570
 1999 014a 0392     		str	r2, [sp, #12]
 2000              	.L145:
 711:Core/Src/hall_detection.c **** 		gen->differences_phaseA[i]/=MAXZEROCROSSINGS;
 2001              		.loc 1 711 43 discriminator 2 view .LVU571
 2002 014c 0133     		adds	r3, r3, #1
 2003              	.LVL155:
 2004              	.L139:
 711:Core/Src/hall_detection.c **** 		gen->differences_phaseA[i]/=MAXZEROCROSSINGS;
 2005              		.loc 1 711 2 discriminator 1 view .LVU572
 2006 014e 022B     		cmp	r3, #2
 2007 0150 55D8     		bhi	.L154
 712:Core/Src/hall_detection.c **** 		gen->differences_phaseB[i]/=MAXZEROCROSSINGS;
 2008              		.loc 1 712 3 is_stmt 1 view .LVU573
 712:Core/Src/hall_detection.c **** 		gen->differences_phaseB[i]/=MAXZEROCROSSINGS;
 2009              		.loc 1 712 29 is_stmt 0 view .LVU574
 2010 0152 03F14201 		add	r1, r3, #66
 2011 0156 04EB8101 		add	r1, r4, r1, lsl #2
 2012 015a 4868     		ldr	r0, [r1, #4]
 2013 015c 434A     		ldr	r2, .L158+4
 2014 015e 82FB00E6 		smull	lr, r6, r2, r0
 2015 0162 A6EBE070 		sub	r0, r6, r0, asr #31
 2016 0166 4860     		str	r0, [r1, #4]
 713:Core/Src/hall_detection.c **** 		gen->differences_phaseC[i]/=MAXZEROCROSSINGS;
 2017              		.loc 1 713 3 is_stmt 1 view .LVU575
 713:Core/Src/hall_detection.c **** 		gen->differences_phaseC[i]/=MAXZEROCROSSINGS;
 2018              		.loc 1 713 29 is_stmt 0 view .LVU576
 2019 0168 03F14606 		add	r6, r3, #70
 2020 016c 54F82610 		ldr	r1, [r4, r6, lsl #2]
 2021 0170 82FB018E 		smull	r8, lr, r2, r1
 2022 0174 AEEBE171 		sub	r1, lr, r1, asr #31
 2023 0178 44F82610 		str	r1, [r4, r6, lsl #2]
 714:Core/Src/hall_detection.c **** 
 2024              		.loc 1 714 3 is_stmt 1 view .LVU577
 714:Core/Src/hall_detection.c **** 
 2025              		.loc 1 714 29 is_stmt 0 view .LVU578
 2026 017c 03F14806 		add	r6, r3, #72
 2027 0180 04EB8606 		add	r6, r4, r6, lsl #2
 2028 0184 D6F804E0 		ldr	lr, [r6, #4]
 2029 0188 82FB0E82 		smull	r8, r2, r2, lr
 2030 018c A2EBEE72 		sub	r2, r2, lr, asr #31
 2031 0190 7260     		str	r2, [r6, #4]
 717:Core/Src/hall_detection.c **** 			gen->differences_phaseA[i]%=_bottom_limit;
 2032              		.loc 1 717 3 is_stmt 1 view .LVU579
 717:Core/Src/hall_detection.c **** 			gen->differences_phaseA[i]%=_bottom_limit;
 2033              		.loc 1 717 5 is_stmt 0 view .LVU580
 2034 0192 B842     		cmp	r0, r7
 2035 0194 0FDD     		ble	.L140
ARM GAS  /tmp/ccUFwhfn.s 			page 54


 717:Core/Src/hall_detection.c **** 			gen->differences_phaseA[i]%=_bottom_limit;
 2036              		.loc 1 717 47 discriminator 1 view .LVU581
 2037 0196 6045     		cmp	r0, ip
 2038 0198 0DDA     		bge	.L140
 718:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_A][i]=1;
 2039              		.loc 1 718 4 is_stmt 1 view .LVU582
 718:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_A][i]=1;
 2040              		.loc 1 718 30 is_stmt 0 view .LVU583
 2041 019a 03F14206 		add	r6, r3, #66
 2042 019e 04EB8606 		add	r6, r4, r6, lsl #2
 2043 01a2 90FBF7FE 		sdiv	lr, r0, r7
 2044 01a6 07FB1E00 		mls	r0, r7, lr, r0
 2045 01aa 7060     		str	r0, [r6, #4]
 719:Core/Src/hall_detection.c **** 		}
 2046              		.loc 1 719 4 is_stmt 1 view .LVU584
 719:Core/Src/hall_detection.c **** 		}
 2047              		.loc 1 719 36 is_stmt 0 view .LVU585
 2048 01ac 03F14C00 		add	r0, r3, #76
 2049 01b0 0126     		movs	r6, #1
 2050 01b2 44F82060 		str	r6, [r4, r0, lsl #2]
 2051              	.L140:
 722:Core/Src/hall_detection.c **** 			gen->differences_phaseB[i]%=_bottom_limit;
 2052              		.loc 1 722 3 is_stmt 1 view .LVU586
 722:Core/Src/hall_detection.c **** 			gen->differences_phaseB[i]%=_bottom_limit;
 2053              		.loc 1 722 5 is_stmt 0 view .LVU587
 2054 01b6 B942     		cmp	r1, r7
 2055 01b8 0EDD     		ble	.L141
 722:Core/Src/hall_detection.c **** 			gen->differences_phaseB[i]%=_bottom_limit;
 2056              		.loc 1 722 47 discriminator 1 view .LVU588
 2057 01ba 6145     		cmp	r1, ip
 2058 01bc 0CDA     		bge	.L141
 723:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_B][i]=1;
 2059              		.loc 1 723 4 is_stmt 1 view .LVU589
 723:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_B][i]=1;
 2060              		.loc 1 723 30 is_stmt 0 view .LVU590
 2061 01be 03F14606 		add	r6, r3, #70
 2062 01c2 91FBF7F0 		sdiv	r0, r1, r7
 2063 01c6 07FB1011 		mls	r1, r7, r0, r1
 2064 01ca 44F82610 		str	r1, [r4, r6, lsl #2]
 724:Core/Src/hall_detection.c **** 		}
 2065              		.loc 1 724 4 is_stmt 1 view .LVU591
 724:Core/Src/hall_detection.c **** 		}
 2066              		.loc 1 724 36 is_stmt 0 view .LVU592
 2067 01ce 03F14F01 		add	r1, r3, #79
 2068 01d2 0120     		movs	r0, #1
 2069 01d4 44F82100 		str	r0, [r4, r1, lsl #2]
 2070              	.L141:
 727:Core/Src/hall_detection.c **** 			gen->differences_phaseC[i]%=_bottom_limit;
 2071              		.loc 1 727 3 is_stmt 1 view .LVU593
 727:Core/Src/hall_detection.c **** 			gen->differences_phaseC[i]%=_bottom_limit;
 2072              		.loc 1 727 5 is_stmt 0 view .LVU594
 2073 01d8 BA42     		cmp	r2, r7
 2074 01da 9DDD     		ble	.L142
 727:Core/Src/hall_detection.c **** 			gen->differences_phaseC[i]%=_bottom_limit;
 2075              		.loc 1 727 47 discriminator 1 view .LVU595
 2076 01dc 6245     		cmp	r2, ip
 2077 01de 9BDA     		bge	.L142
ARM GAS  /tmp/ccUFwhfn.s 			page 55


 728:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_C][i]=1;
 2078              		.loc 1 728 4 is_stmt 1 view .LVU596
 728:Core/Src/hall_detection.c **** 			gen->shifted_polarity[hall_C][i]=1;
 2079              		.loc 1 728 30 is_stmt 0 view .LVU597
 2080 01e0 03F14801 		add	r1, r3, #72
 2081 01e4 04EB8101 		add	r1, r4, r1, lsl #2
 2082 01e8 92FBF7F0 		sdiv	r0, r2, r7
 2083 01ec 07FB1022 		mls	r2, r7, r0, r2
 2084 01f0 4A60     		str	r2, [r1, #4]
 729:Core/Src/hall_detection.c **** 		}
 2085              		.loc 1 729 4 is_stmt 1 view .LVU598
 729:Core/Src/hall_detection.c **** 		}
 2086              		.loc 1 729 36 is_stmt 0 view .LVU599
 2087 01f2 03F15202 		add	r2, r3, #82
 2088 01f6 0121     		movs	r1, #1
 2089 01f8 44F82210 		str	r1, [r4, r2, lsl #2]
 2090 01fc 8CE7     		b	.L142
 2091              	.L154:
 729:Core/Src/hall_detection.c **** 		}
 2092              		.loc 1 729 36 view .LVU600
 2093              	.LBE21:
 2094              	.LBB22:
 743:Core/Src/hall_detection.c **** 		}
 744:Core/Src/hall_detection.c **** 	}
 745:Core/Src/hall_detection.c **** 
 746:Core/Src/hall_detection.c **** 	//finds out whicone is the minimum diff
 747:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 2095              		.loc 1 747 16 view .LVU601
 2096 01fe 0023     		movs	r3, #0
 2097              	.LVL156:
 2098              		.loc 1 747 16 view .LVU602
 2099 0200 0EE0     		b	.L147
 2100              	.LVL157:
 2101              	.L156:
 748:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 749:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_A;
 2102              		.loc 1 749 4 is_stmt 1 view .LVU603
 2103              		.loc 1 749 52 is_stmt 0 view .LVU604
 2104 0202 04EB0512 		add	r2, r4, r5, lsl #4
 2105 0206 1A44     		add	r2, r2, r3
 2106 0208 0021     		movs	r1, #0
 2107 020a 82F86411 		strb	r1, [r2, #356]
 2108 020e 11E0     		b	.L148
 2109              	.L157:
 750:Core/Src/hall_detection.c **** 		}
 751:Core/Src/hall_detection.c **** 
 752:Core/Src/hall_detection.c **** 		if(gen->differences_phaseB[i]==minimum[phase_B]){
 753:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2110              		.loc 1 753 4 is_stmt 1 view .LVU605
 2111              		.loc 1 753 52 is_stmt 0 view .LVU606
 2112 0210 04EB0512 		add	r2, r4, r5, lsl #4
 2113 0214 1A44     		add	r2, r2, r3
 2114 0216 0121     		movs	r1, #1
 2115 0218 82F86411 		strb	r1, [r2, #356]
 2116 021c 11E0     		b	.L149
 2117              	.L150:
 747:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
ARM GAS  /tmp/ccUFwhfn.s 			page 56


 2118              		.loc 1 747 43 discriminator 2 view .LVU607
 2119 021e 0133     		adds	r3, r3, #1
 2120              	.LVL158:
 2121              	.L147:
 747:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2122              		.loc 1 747 2 discriminator 1 view .LVU608
 2123 0220 022B     		cmp	r3, #2
 2124 0222 1DD8     		bhi	.L155
 748:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2125              		.loc 1 748 3 is_stmt 1 view .LVU609
 748:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2126              		.loc 1 748 29 is_stmt 0 view .LVU610
 2127 0224 03F14202 		add	r2, r3, #66
 2128 0228 04EB8202 		add	r2, r4, r2, lsl #2
 2129 022c 5168     		ldr	r1, [r2, #4]
 748:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2130              		.loc 1 748 41 view .LVU611
 2131 022e 019A     		ldr	r2, [sp, #4]
 748:Core/Src/hall_detection.c **** 		if(gen->differences_phaseA[i]==minimum[phase_A]){
 2132              		.loc 1 748 5 view .LVU612
 2133 0230 9142     		cmp	r1, r2
 2134 0232 E6D0     		beq	.L156
 2135              	.L148:
 752:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2136              		.loc 1 752 3 is_stmt 1 view .LVU613
 752:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2137              		.loc 1 752 29 is_stmt 0 view .LVU614
 2138 0234 03F14602 		add	r2, r3, #70
 2139 0238 54F82210 		ldr	r1, [r4, r2, lsl #2]
 752:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2140              		.loc 1 752 41 view .LVU615
 2141 023c 029A     		ldr	r2, [sp, #8]
 752:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_B;
 2142              		.loc 1 752 5 view .LVU616
 2143 023e 9142     		cmp	r1, r2
 2144 0240 E6D0     		beq	.L157
 2145              	.L149:
 754:Core/Src/hall_detection.c **** 		}
 755:Core/Src/hall_detection.c **** 
 756:Core/Src/hall_detection.c **** 		if(gen->differences_phaseC[i]==minimum[phase_C]){
 2146              		.loc 1 756 3 is_stmt 1 view .LVU617
 2147              		.loc 1 756 29 is_stmt 0 view .LVU618
 2148 0242 03F14802 		add	r2, r3, #72
 2149 0246 04EB8202 		add	r2, r4, r2, lsl #2
 2150 024a 5168     		ldr	r1, [r2, #4]
 2151              		.loc 1 756 41 view .LVU619
 2152 024c 039A     		ldr	r2, [sp, #12]
 2153              		.loc 1 756 5 view .LVU620
 2154 024e 9142     		cmp	r1, r2
 2155 0250 E5D1     		bne	.L150
 757:Core/Src/hall_detection.c **** 			gen->results[gen->numberOfresults].hall_order[i]=phase_C;
 2156              		.loc 1 757 4 is_stmt 1 view .LVU621
 2157              		.loc 1 757 52 is_stmt 0 view .LVU622
 2158 0252 04EB0512 		add	r2, r4, r5, lsl #4
 2159 0256 1A44     		add	r2, r2, r3
 2160 0258 0221     		movs	r1, #2
 2161 025a 82F86411 		strb	r1, [r2, #356]
ARM GAS  /tmp/ccUFwhfn.s 			page 57


 2162 025e DEE7     		b	.L150
 2163              	.L155:
 2164              		.loc 1 757 52 view .LVU623
 2165              	.LBE22:
 758:Core/Src/hall_detection.c **** 		}
 759:Core/Src/hall_detection.c **** 	}
 760:Core/Src/hall_detection.c **** 
 761:Core/Src/hall_detection.c **** }
 2166              		.loc 1 761 1 view .LVU624
 2167 0260 05B0     		add	sp, sp, #20
 2168              	.LCFI27:
 2169              		.cfi_def_cfa_offset 28
 2170              		@ sp needed
 2171 0262 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 2172              	.LVL159:
 2173              	.L159:
 2174              		.loc 1 761 1 view .LVU625
 2175 0266 00BF     		.align	3
 2176              	.L158:
 2177 0268 00000000 		.word	.LANCHOR2
 2178 026c ABAAAA2A 		.word	715827883
 2179 0270 66666666 		.word	1717986918
 2180 0274 6666EE3F 		.word	1072588390
 2181              		.cfi_endproc
 2182              	.LFE252:
 2184              		.section	.text.assign_polarity,"ax",%progbits
 2185              		.align	1
 2186              		.global	assign_polarity
 2187              		.syntax unified
 2188              		.thumb
 2189              		.thumb_func
 2190              		.fpu fpv4-sp-d16
 2192              	assign_polarity:
 2193              	.LVL160:
 2194              	.LFB253:
 762:Core/Src/hall_detection.c **** 
 763:Core/Src/hall_detection.c **** 
 764:Core/Src/hall_detection.c **** 
 765:Core/Src/hall_detection.c **** /**
 766:Core/Src/hall_detection.c **** * \brief the other magic function, asigns polarity from risign or falling edges, it also takes into
 767:Core/Src/hall_detection.c **** * right now has a cyclomatic complexity of 21, that should be reduced.
 768:Core/Src/hall_detection.c **** * \param hall_detection_general_struct *gen, 	pointer to the huge structure containing everything t
 769:Core/Src/hall_detection.c **** */
 770:Core/Src/hall_detection.c **** void assign_polarity(hall_detection_general_struct *gen){
 2195              		.loc 1 770 57 is_stmt 1 view -0
 2196              		.cfi_startproc
 2197              		@ args = 0, pretend = 0, frame = 24
 2198              		@ frame_needed = 0, uses_anonymous_args = 0
 2199              		@ link register save eliminated.
 2200              		.loc 1 770 57 is_stmt 0 view .LVU627
 2201 0000 30B4     		push	{r4, r5}
 2202              	.LCFI28:
 2203              		.cfi_def_cfa_offset 8
 2204              		.cfi_offset 4, -8
 2205              		.cfi_offset 5, -4
 2206 0002 86B0     		sub	sp, sp, #24
 2207              	.LCFI29:
ARM GAS  /tmp/ccUFwhfn.s 			page 58


 2208              		.cfi_def_cfa_offset 32
 771:Core/Src/hall_detection.c **** 	current_or_hall_measurements_struct*	currents[NUMBEROFPHASES]={&gen->currA,&gen->currB,&gen->currC
 2209              		.loc 1 771 2 is_stmt 1 view .LVU628
 2210              		.loc 1 771 65 is_stmt 0 view .LVU629
 2211 0004 031D     		adds	r3, r0, #4
 2212              		.loc 1 771 39 view .LVU630
 2213 0006 0393     		str	r3, [sp, #12]
 2214              		.loc 1 771 77 view .LVU631
 2215 0008 00F13003 		add	r3, r0, #48
 2216              		.loc 1 771 39 view .LVU632
 2217 000c 0493     		str	r3, [sp, #16]
 2218              		.loc 1 771 89 view .LVU633
 2219 000e 00F15C03 		add	r3, r0, #92
 2220              		.loc 1 771 39 view .LVU634
 2221 0012 0593     		str	r3, [sp, #20]
 772:Core/Src/hall_detection.c **** 	current_or_hall_measurements_struct*	halls[NUMBEROFPHASES]	={&gen->hallA,&gen->hallB,&gen->hallC};
 2222              		.loc 1 772 2 is_stmt 1 view .LVU635
 2223              		.loc 1 772 63 is_stmt 0 view .LVU636
 2224 0014 00F18803 		add	r3, r0, #136
 2225              		.loc 1 772 39 view .LVU637
 2226 0018 0093     		str	r3, [sp]
 2227              		.loc 1 772 75 view .LVU638
 2228 001a 00F1B403 		add	r3, r0, #180
 2229              		.loc 1 772 39 view .LVU639
 2230 001e 0193     		str	r3, [sp, #4]
 2231              		.loc 1 772 87 view .LVU640
 2232 0020 00F1E003 		add	r3, r0, #224
 2233              		.loc 1 772 39 view .LVU641
 2234 0024 0293     		str	r3, [sp, #8]
 773:Core/Src/hall_detection.c **** 	detection_results_struct *pointerOfcurrentResult=&gen->results[gen->numberOfresults];
 2235              		.loc 1 773 2 is_stmt 1 view .LVU642
 2236              		.loc 1 773 68 is_stmt 0 view .LVU643
 2237 0026 D0F85441 		ldr	r4, [r0, #340]
 2238              	.LVL161:
 774:Core/Src/hall_detection.c **** 
 775:Core/Src/hall_detection.c **** 
 776:Core/Src/hall_detection.c **** 	for (uint32_t i = 0; i < NUMBEROFPHASES; ++i) {
 2239              		.loc 1 776 2 is_stmt 1 view .LVU644
 2240              	.LBB23:
 2241              		.loc 1 776 7 view .LVU645
 2242              		.loc 1 776 16 is_stmt 0 view .LVU646
 2243 002a 0023     		movs	r3, #0
 2244              		.loc 1 776 2 view .LVU647
 2245 002c 1BE0     		b	.L161
 2246              	.LVL162:
 2247              	.L169:
 777:Core/Src/hall_detection.c **** 		if(currents[pointerOfcurrentResult->hall_order[i]]->zerocrossings_polarity[1]==halls[i]->zerocros
 778:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2248              		.loc 1 778 4 is_stmt 1 view .LVU648
 2249              		.loc 1 778 67 is_stmt 0 view .LVU649
 2250 002e 02EB4201 		add	r1, r2, r2, lsl #1
 2251 0032 1944     		add	r1, r1, r3
 2252 0034 4C31     		adds	r1, r1, #76
 2253 0036 50F82110 		ldr	r1, [r0, r1, lsl #2]
 2254              		.loc 1 778 6 view .LVU650
 2255 003a 31B9     		cbnz	r1, .L163
 779:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_direct;
ARM GAS  /tmp/ccUFwhfn.s 			page 59


 2256              		.loc 1 779 5 is_stmt 1 view .LVU651
 2257              		.loc 1 779 81 is_stmt 0 view .LVU652
 2258 003c 00EB0411 		add	r1, r0, r4, lsl #4
 2259 0040 0A44     		add	r2, r2, r1
 2260 0042 0021     		movs	r1, #0
 2261 0044 82F86711 		strb	r1, [r2, #359]
 2262 0048 0CE0     		b	.L164
 2263              	.L163:
 780:Core/Src/hall_detection.c **** 			}else{
 781:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 2264              		.loc 1 781 5 is_stmt 1 view .LVU653
 2265              		.loc 1 781 81 is_stmt 0 view .LVU654
 2266 004a 00EB0411 		add	r1, r0, r4, lsl #4
 2267 004e 0A44     		add	r2, r2, r1
 2268 0050 0121     		movs	r1, #1
 2269 0052 82F86711 		strb	r1, [r2, #359]
 2270 0056 05E0     		b	.L164
 2271              	.L165:
 782:Core/Src/hall_detection.c **** 			}
 783:Core/Src/hall_detection.c **** 		}else{
 784:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 785:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 786:Core/Src/hall_detection.c **** 			}else{
 787:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_direct;
 2272              		.loc 1 787 5 is_stmt 1 view .LVU655
 2273              		.loc 1 787 81 is_stmt 0 view .LVU656
 2274 0058 00EB0411 		add	r1, r0, r4, lsl #4
 2275 005c 0A44     		add	r2, r2, r1
 2276 005e 0021     		movs	r1, #0
 2277 0060 82F86711 		strb	r1, [r2, #359]
 2278              	.L164:
 776:Core/Src/hall_detection.c **** 		if(currents[pointerOfcurrentResult->hall_order[i]]->zerocrossings_polarity[1]==halls[i]->zerocros
 2279              		.loc 1 776 43 discriminator 2 view .LVU657
 2280 0064 0133     		adds	r3, r3, #1
 2281              	.LVL163:
 2282              	.L161:
 776:Core/Src/hall_detection.c **** 		if(currents[pointerOfcurrentResult->hall_order[i]]->zerocrossings_polarity[1]==halls[i]->zerocros
 2283              		.loc 1 776 2 discriminator 1 view .LVU658
 2284 0066 022B     		cmp	r3, #2
 2285 0068 23D8     		bhi	.L168
 777:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2286              		.loc 1 777 3 is_stmt 1 view .LVU659
 777:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2287              		.loc 1 777 49 is_stmt 0 view .LVU660
 2288 006a 00EB0412 		add	r2, r0, r4, lsl #4
 2289 006e 1A44     		add	r2, r2, r3
 2290 0070 92F86421 		ldrb	r2, [r2, #356]	@ zero_extendqisi2
 777:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2291              		.loc 1 777 14 view .LVU661
 2292 0074 06A9     		add	r1, sp, #24
 2293 0076 01EB8201 		add	r1, r1, r2, lsl #2
 2294 007a 51F80C1C 		ldr	r1, [r1, #-12]
 777:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2295              		.loc 1 777 77 view .LVU662
 2296 007e 91F82150 		ldrb	r5, [r1, #33]	@ zero_extendqisi2
 777:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2297              		.loc 1 777 87 view .LVU663
ARM GAS  /tmp/ccUFwhfn.s 			page 60


 2298 0082 06A9     		add	r1, sp, #24
 2299 0084 01EB8301 		add	r1, r1, r3, lsl #2
 2300 0088 51F8181C 		ldr	r1, [r1, #-24]
 777:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2301              		.loc 1 777 114 view .LVU664
 2302 008c 91F82110 		ldrb	r1, [r1, #33]	@ zero_extendqisi2
 777:Core/Src/hall_detection.c **** 			if(gen->shifted_polarity[pointerOfcurrentResult->hall_order[i]][i]==0){
 2303              		.loc 1 777 5 view .LVU665
 2304 0090 8D42     		cmp	r5, r1
 2305 0092 CCD0     		beq	.L169
 784:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 2306              		.loc 1 784 4 is_stmt 1 view .LVU666
 784:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 2307              		.loc 1 784 67 is_stmt 0 view .LVU667
 2308 0094 02EB4201 		add	r1, r2, r2, lsl #1
 2309 0098 1944     		add	r1, r1, r3
 2310 009a 4C31     		adds	r1, r1, #76
 2311 009c 50F82110 		ldr	r1, [r0, r1, lsl #2]
 784:Core/Src/hall_detection.c **** 				pointerOfcurrentResult->hall_polarity[pointerOfcurrentResult->hall_order[i]]=hall_inverse;
 2312              		.loc 1 784 6 view .LVU668
 2313 00a0 0029     		cmp	r1, #0
 2314 00a2 D9D1     		bne	.L165
 785:Core/Src/hall_detection.c **** 			}else{
 2315              		.loc 1 785 5 is_stmt 1 view .LVU669
 785:Core/Src/hall_detection.c **** 			}else{
 2316              		.loc 1 785 81 is_stmt 0 view .LVU670
 2317 00a4 00EB0411 		add	r1, r0, r4, lsl #4
 2318 00a8 0A44     		add	r2, r2, r1
 2319 00aa 0121     		movs	r1, #1
 2320 00ac 82F86711 		strb	r1, [r2, #359]
 2321 00b0 D8E7     		b	.L164
 2322              	.L168:
 785:Core/Src/hall_detection.c **** 			}else{
 2323              		.loc 1 785 81 view .LVU671
 2324              	.LBE23:
 788:Core/Src/hall_detection.c **** 			}
 789:Core/Src/hall_detection.c **** 		}
 790:Core/Src/hall_detection.c **** 	}
 791:Core/Src/hall_detection.c **** 
 792:Core/Src/hall_detection.c **** }
 2325              		.loc 1 792 1 view .LVU672
 2326 00b2 06B0     		add	sp, sp, #24
 2327              	.LCFI30:
 2328              		.cfi_def_cfa_offset 8
 2329              		@ sp needed
 2330 00b4 30BC     		pop	{r4, r5}
 2331              	.LCFI31:
 2332              		.cfi_restore 5
 2333              		.cfi_restore 4
 2334              		.cfi_def_cfa_offset 0
 2335              	.LVL164:
 2336              		.loc 1 792 1 view .LVU673
 2337 00b6 7047     		bx	lr
 2338              		.cfi_endproc
 2339              	.LFE253:
 2341              		.section	.text.interpretation,"ax",%progbits
 2342              		.align	1
ARM GAS  /tmp/ccUFwhfn.s 			page 61


 2343              		.global	interpretation
 2344              		.syntax unified
 2345              		.thumb
 2346              		.thumb_func
 2347              		.fpu fpv4-sp-d16
 2349              	interpretation:
 2350              	.LVL165:
 2351              	.LFB241:
 301:Core/Src/hall_detection.c **** 
 2352              		.loc 1 301 84 is_stmt 1 view -0
 2353              		.cfi_startproc
 2354              		@ args = 0, pretend = 0, frame = 0
 2355              		@ frame_needed = 0, uses_anonymous_args = 0
 301:Core/Src/hall_detection.c **** 
 2356              		.loc 1 301 84 is_stmt 0 view .LVU675
 2357 0000 38B5     		push	{r3, r4, r5, lr}
 2358              	.LCFI32:
 2359              		.cfi_def_cfa_offset 16
 2360              		.cfi_offset 3, -16
 2361              		.cfi_offset 4, -12
 2362              		.cfi_offset 5, -8
 2363              		.cfi_offset 14, -4
 304:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 2364              		.loc 1 304 2 is_stmt 1 view .LVU676
 304:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 2365              		.loc 1 304 11 is_stmt 0 view .LVU677
 2366 0002 0C4B     		ldr	r3, .L174
 2367 0004 1A68     		ldr	r2, [r3]
 304:Core/Src/hall_detection.c **** 		*state=detection_ERROR_OR_TIMEOUT;
 2368              		.loc 1 304 4 view .LVU678
 2369 0006 0C4B     		ldr	r3, .L174+4
 2370 0008 9A42     		cmp	r2, r3
 2371 000a 02D9     		bls	.L171
 305:Core/Src/hall_detection.c **** 		return;
 2372              		.loc 1 305 3 is_stmt 1 view .LVU679
 305:Core/Src/hall_detection.c **** 		return;
 2373              		.loc 1 305 9 is_stmt 0 view .LVU680
 2374 000c 0723     		movs	r3, #7
 2375 000e 0370     		strb	r3, [r0]
 306:Core/Src/hall_detection.c **** 	}
 2376              		.loc 1 306 3 is_stmt 1 view .LVU681
 2377              	.LVL166:
 2378              	.L170:
 315:Core/Src/hall_detection.c **** 
 2379              		.loc 1 315 1 is_stmt 0 view .LVU682
 2380 0010 38BD     		pop	{r3, r4, r5, pc}
 2381              	.LVL167:
 2382              	.L171:
 315:Core/Src/hall_detection.c **** 
 2383              		.loc 1 315 1 view .LVU683
 2384 0012 0C46     		mov	r4, r1
 2385 0014 0546     		mov	r5, r0
 309:Core/Src/hall_detection.c **** 	assign_polarity(gen);
 2386              		.loc 1 309 2 is_stmt 1 view .LVU684
 2387 0016 0846     		mov	r0, r1
 2388              	.LVL168:
 309:Core/Src/hall_detection.c **** 	assign_polarity(gen);
ARM GAS  /tmp/ccUFwhfn.s 			page 62


 2389              		.loc 1 309 2 is_stmt 0 view .LVU685
 2390 0018 FFF7FEFF 		bl	assign_closest_phase_to_hall
 2391              	.LVL169:
 310:Core/Src/hall_detection.c **** 	gen->numberOfresults++;
 2392              		.loc 1 310 2 is_stmt 1 view .LVU686
 2393 001c 2046     		mov	r0, r4
 2394 001e FFF7FEFF 		bl	assign_polarity
 2395              	.LVL170:
 311:Core/Src/hall_detection.c **** 	*state=detection_VALIDATION;
 2396              		.loc 1 311 2 view .LVU687
 311:Core/Src/hall_detection.c **** 	*state=detection_VALIDATION;
 2397              		.loc 1 311 5 is_stmt 0 view .LVU688
 2398 0022 D4F85431 		ldr	r3, [r4, #340]
 311:Core/Src/hall_detection.c **** 	*state=detection_VALIDATION;
 2399              		.loc 1 311 22 view .LVU689
 2400 0026 0133     		adds	r3, r3, #1
 2401 0028 C4F85431 		str	r3, [r4, #340]
 312:Core/Src/hall_detection.c **** 
 2402              		.loc 1 312 2 is_stmt 1 view .LVU690
 312:Core/Src/hall_detection.c **** 
 2403              		.loc 1 312 8 is_stmt 0 view .LVU691
 2404 002c 0523     		movs	r3, #5
 2405 002e 2B70     		strb	r3, [r5]
 2406 0030 EEE7     		b	.L170
 2407              	.L175:
 2408 0032 00BF     		.align	2
 2409              	.L174:
 2410 0034 00000000 		.word	ticks
 2411 0038 38900D00 		.word	888888
 2412              		.cfi_endproc
 2413              	.LFE241:
 2415              		.section	.text.Hall_Identification_Test_measurement,"ax",%progbits
 2416              		.align	1
 2417              		.global	Hall_Identification_Test_measurement
 2418              		.syntax unified
 2419              		.thumb
 2420              		.thumb_func
 2421              		.fpu fpv4-sp-d16
 2423              	Hall_Identification_Test_measurement:
 2424              	.LVL171:
 2425              	.LFB237:
 174:Core/Src/hall_detection.c **** 	switch (detection_state) {
 2426              		.loc 1 174 4 is_stmt 1 view -0
 2427              		.cfi_startproc
 2428              		@ args = 4, pretend = 0, frame = 0
 2429              		@ frame_needed = 0, uses_anonymous_args = 0
 174:Core/Src/hall_detection.c **** 	switch (detection_state) {
 2430              		.loc 1 174 4 is_stmt 0 view .LVU693
 2431 0000 30B5     		push	{r4, r5, lr}
 2432              	.LCFI33:
 2433              		.cfi_def_cfa_offset 12
 2434              		.cfi_offset 4, -12
 2435              		.cfi_offset 5, -8
 2436              		.cfi_offset 14, -4
 2437 0002 85B0     		sub	sp, sp, #20
 2438              	.LCFI34:
 2439              		.cfi_def_cfa_offset 32
ARM GAS  /tmp/ccUFwhfn.s 			page 63


 175:Core/Src/hall_detection.c **** 		case detection_ENABLED:
 2440              		.loc 1 175 2 is_stmt 1 view .LVU694
 2441 0004 2C4C     		ldr	r4, .L187
 2442 0006 2478     		ldrb	r4, [r4]	@ zero_extendqisi2
 2443 0008 013C     		subs	r4, r4, #1
 2444 000a 062C     		cmp	r4, #6
 2445 000c 11D8     		bhi	.L176
 2446 000e DFE804F0 		tbb	[pc, r4]
 2447              	.L179:
 2448 0012 04       		.byte	(.L185-.L179)/2
 2449 0013 12       		.byte	(.L184-.L179)/2
 2450 0014 21       		.byte	(.L183-.L179)/2
 2451 0015 30       		.byte	(.L182-.L179)/2
 2452 0016 39       		.byte	(.L181-.L179)/2
 2453 0017 45       		.byte	(.L180-.L179)/2
 2454 0018 4E       		.byte	(.L178-.L179)/2
 2455 0019 00       		.p2align 1
 2456              	.L185:
 177:Core/Src/hall_detection.c **** 			resetVariables(&general);
 2457              		.loc 1 177 4 view .LVU695
 177:Core/Src/hall_detection.c **** 			resetVariables(&general);
 2458              		.loc 1 177 9 is_stmt 0 view .LVU696
 2459 001a 284D     		ldr	r5, .L187+4
 2460 001c 0023     		movs	r3, #0
 2461              	.LVL172:
 177:Core/Src/hall_detection.c **** 			resetVariables(&general);
 2462              		.loc 1 177 9 view .LVU697
 2463 001e 2B60     		str	r3, [r5]
 178:Core/Src/hall_detection.c **** 			detection_state=detection_WAIT_CURRENT_STATIONARY;
 2464              		.loc 1 178 4 is_stmt 1 view .LVU698
 2465 0020 274C     		ldr	r4, .L187+8
 2466 0022 2046     		mov	r0, r4
 2467              	.LVL173:
 178:Core/Src/hall_detection.c **** 			detection_state=detection_WAIT_CURRENT_STATIONARY;
 2468              		.loc 1 178 4 is_stmt 0 view .LVU699
 2469 0024 FFF7FEFF 		bl	resetVariables
 2470              	.LVL174:
 179:Core/Src/hall_detection.c **** 			general.start_adquisition_ticks=ticks;
 2471              		.loc 1 179 4 is_stmt 1 view .LVU700
 179:Core/Src/hall_detection.c **** 			general.start_adquisition_ticks=ticks;
 2472              		.loc 1 179 19 is_stmt 0 view .LVU701
 2473 0028 234B     		ldr	r3, .L187
 2474 002a 0222     		movs	r2, #2
 2475 002c 1A70     		strb	r2, [r3]
 180:Core/Src/hall_detection.c **** 			break;
 2476              		.loc 1 180 4 is_stmt 1 view .LVU702
 180:Core/Src/hall_detection.c **** 			break;
 2477              		.loc 1 180 35 is_stmt 0 view .LVU703
 2478 002e 2B68     		ldr	r3, [r5]
 2479 0030 2360     		str	r3, [r4]
 181:Core/Src/hall_detection.c **** 		case detection_WAIT_CURRENT_STATIONARY:
 2480              		.loc 1 181 4 is_stmt 1 view .LVU704
 2481              	.L176:
 209:Core/Src/hall_detection.c **** 
 2482              		.loc 1 209 1 is_stmt 0 view .LVU705
 2483 0032 05B0     		add	sp, sp, #20
 2484              	.LCFI35:
ARM GAS  /tmp/ccUFwhfn.s 			page 64


 2485              		.cfi_remember_state
 2486              		.cfi_def_cfa_offset 12
 2487              		@ sp needed
 2488 0034 30BD     		pop	{r4, r5, pc}
 2489              	.LVL175:
 2490              	.L184:
 2491              	.LCFI36:
 2492              		.cfi_restore_state
 183:Core/Src/hall_detection.c **** 			ticks++;
 2493              		.loc 1 183 4 is_stmt 1 view .LVU706
 2494 0036 089C     		ldr	r4, [sp, #32]
 2495 0038 0294     		str	r4, [sp, #8]
 2496 003a 0193     		str	r3, [sp, #4]
 2497 003c 0092     		str	r2, [sp]
 2498 003e 0B46     		mov	r3, r1
 2499              	.LVL176:
 183:Core/Src/hall_detection.c **** 			ticks++;
 2500              		.loc 1 183 4 is_stmt 0 view .LVU707
 2501 0040 0246     		mov	r2, r0
 2502              	.LVL177:
 183:Core/Src/hall_detection.c **** 			ticks++;
 2503              		.loc 1 183 4 view .LVU708
 2504 0042 1F49     		ldr	r1, .L187+8
 2505              	.LVL178:
 183:Core/Src/hall_detection.c **** 			ticks++;
 2506              		.loc 1 183 4 view .LVU709
 2507 0044 1C48     		ldr	r0, .L187
 2508              	.LVL179:
 183:Core/Src/hall_detection.c **** 			ticks++;
 2509              		.loc 1 183 4 view .LVU710
 2510 0046 FFF7FEFF 		bl	wait_for_the_current_stationary
 2511              	.LVL180:
 184:Core/Src/hall_detection.c **** 			break;
 2512              		.loc 1 184 4 is_stmt 1 view .LVU711
 184:Core/Src/hall_detection.c **** 			break;
 2513              		.loc 1 184 9 is_stmt 0 view .LVU712
 2514 004a 1C4A     		ldr	r2, .L187+4
 2515 004c 1368     		ldr	r3, [r2]
 2516 004e 0133     		adds	r3, r3, #1
 2517 0050 1360     		str	r3, [r2]
 185:Core/Src/hall_detection.c **** 		case detection_ADQUISITION:
 2518              		.loc 1 185 4 is_stmt 1 view .LVU713
 2519 0052 EEE7     		b	.L176
 2520              	.LVL181:
 2521              	.L183:
 187:Core/Src/hall_detection.c **** 			ticks++;
 2522              		.loc 1 187 4 view .LVU714
 2523 0054 089C     		ldr	r4, [sp, #32]
 2524 0056 0294     		str	r4, [sp, #8]
 2525 0058 0193     		str	r3, [sp, #4]
 2526 005a 0092     		str	r2, [sp]
 2527 005c 0B46     		mov	r3, r1
 2528              	.LVL182:
 187:Core/Src/hall_detection.c **** 			ticks++;
 2529              		.loc 1 187 4 is_stmt 0 view .LVU715
 2530 005e 0246     		mov	r2, r0
 2531              	.LVL183:
ARM GAS  /tmp/ccUFwhfn.s 			page 65


 187:Core/Src/hall_detection.c **** 			ticks++;
 2532              		.loc 1 187 4 view .LVU716
 2533 0060 1749     		ldr	r1, .L187+8
 2534              	.LVL184:
 187:Core/Src/hall_detection.c **** 			ticks++;
 2535              		.loc 1 187 4 view .LVU717
 2536 0062 1548     		ldr	r0, .L187
 2537              	.LVL185:
 187:Core/Src/hall_detection.c **** 			ticks++;
 2538              		.loc 1 187 4 view .LVU718
 2539 0064 FFF7FEFF 		bl	adquisition
 2540              	.LVL186:
 188:Core/Src/hall_detection.c **** 			break;
 2541              		.loc 1 188 4 is_stmt 1 view .LVU719
 188:Core/Src/hall_detection.c **** 			break;
 2542              		.loc 1 188 9 is_stmt 0 view .LVU720
 2543 0068 144A     		ldr	r2, .L187+4
 2544 006a 1368     		ldr	r3, [r2]
 2545 006c 0133     		adds	r3, r3, #1
 2546 006e 1360     		str	r3, [r2]
 189:Core/Src/hall_detection.c **** 		case detection_INTERPRETATION:
 2547              		.loc 1 189 4 is_stmt 1 view .LVU721
 2548 0070 DFE7     		b	.L176
 2549              	.LVL187:
 2550              	.L182:
 191:Core/Src/hall_detection.c **** 			ticks++;
 2551              		.loc 1 191 4 view .LVU722
 2552 0072 1349     		ldr	r1, .L187+8
 2553              	.LVL188:
 191:Core/Src/hall_detection.c **** 			ticks++;
 2554              		.loc 1 191 4 is_stmt 0 view .LVU723
 2555 0074 1048     		ldr	r0, .L187
 2556              	.LVL189:
 191:Core/Src/hall_detection.c **** 			ticks++;
 2557              		.loc 1 191 4 view .LVU724
 2558 0076 FFF7FEFF 		bl	interpretation
 2559              	.LVL190:
 192:Core/Src/hall_detection.c **** 			break;
 2560              		.loc 1 192 4 is_stmt 1 view .LVU725
 192:Core/Src/hall_detection.c **** 			break;
 2561              		.loc 1 192 9 is_stmt 0 view .LVU726
 2562 007a 104A     		ldr	r2, .L187+4
 2563 007c 1368     		ldr	r3, [r2]
 2564 007e 0133     		adds	r3, r3, #1
 2565 0080 1360     		str	r3, [r2]
 193:Core/Src/hall_detection.c **** 		case detection_VALIDATION:
 2566              		.loc 1 193 4 is_stmt 1 view .LVU727
 2567 0082 D6E7     		b	.L176
 2568              	.LVL191:
 2569              	.L181:
 195:Core/Src/hall_detection.c **** 			validation(&detection_state,&general);
 2570              		.loc 1 195 4 view .LVU728
 195:Core/Src/hall_detection.c **** 			validation(&detection_state,&general);
 2571              		.loc 1 195 9 is_stmt 0 view .LVU729
 2572 0084 0D4C     		ldr	r4, .L187+4
 2573 0086 2368     		ldr	r3, [r4]
 2574              	.LVL192:
ARM GAS  /tmp/ccUFwhfn.s 			page 66


 195:Core/Src/hall_detection.c **** 			validation(&detection_state,&general);
 2575              		.loc 1 195 9 view .LVU730
 2576 0088 0133     		adds	r3, r3, #1
 2577 008a 2360     		str	r3, [r4]
 196:Core/Src/hall_detection.c **** 			ticks++;
 2578              		.loc 1 196 4 is_stmt 1 view .LVU731
 2579 008c 0C49     		ldr	r1, .L187+8
 2580              	.LVL193:
 196:Core/Src/hall_detection.c **** 			ticks++;
 2581              		.loc 1 196 4 is_stmt 0 view .LVU732
 2582 008e 0A48     		ldr	r0, .L187
 2583              	.LVL194:
 196:Core/Src/hall_detection.c **** 			ticks++;
 2584              		.loc 1 196 4 view .LVU733
 2585 0090 FFF7FEFF 		bl	validation
 2586              	.LVL195:
 197:Core/Src/hall_detection.c **** 			break;
 2587              		.loc 1 197 4 is_stmt 1 view .LVU734
 197:Core/Src/hall_detection.c **** 			break;
 2588              		.loc 1 197 9 is_stmt 0 view .LVU735
 2589 0094 2368     		ldr	r3, [r4]
 2590 0096 0133     		adds	r3, r3, #1
 2591 0098 2360     		str	r3, [r4]
 198:Core/Src/hall_detection.c **** 		case detection_PRESENTATION_FINISH:
 2592              		.loc 1 198 4 is_stmt 1 view .LVU736
 2593 009a CAE7     		b	.L176
 2594              	.LVL196:
 2595              	.L180:
 200:Core/Src/hall_detection.c **** 			ticks++;
 2596              		.loc 1 200 4 view .LVU737
 2597 009c 0849     		ldr	r1, .L187+8
 2598              	.LVL197:
 200:Core/Src/hall_detection.c **** 			ticks++;
 2599              		.loc 1 200 4 is_stmt 0 view .LVU738
 2600 009e 0648     		ldr	r0, .L187
 2601              	.LVL198:
 200:Core/Src/hall_detection.c **** 			ticks++;
 2602              		.loc 1 200 4 view .LVU739
 2603 00a0 FFF7FEFF 		bl	present_and_finish
 2604              	.LVL199:
 201:Core/Src/hall_detection.c **** 			break;
 2605              		.loc 1 201 4 is_stmt 1 view .LVU740
 201:Core/Src/hall_detection.c **** 			break;
 2606              		.loc 1 201 9 is_stmt 0 view .LVU741
 2607 00a4 054A     		ldr	r2, .L187+4
 2608 00a6 1368     		ldr	r3, [r2]
 2609 00a8 0133     		adds	r3, r3, #1
 2610 00aa 1360     		str	r3, [r2]
 202:Core/Src/hall_detection.c **** 		case detection_ERROR_OR_TIMEOUT:
 2611              		.loc 1 202 4 is_stmt 1 view .LVU742
 2612 00ac C1E7     		b	.L176
 2613              	.LVL200:
 2614              	.L178:
 204:Core/Src/hall_detection.c **** 		case detection_DISABLED://do nothing
 2615              		.loc 1 204 4 view .LVU743
 204:Core/Src/hall_detection.c **** 		case detection_DISABLED://do nothing
 2616              		.loc 1 204 19 is_stmt 0 view .LVU744
ARM GAS  /tmp/ccUFwhfn.s 			page 67


 2617 00ae 024B     		ldr	r3, .L187
 2618              	.LVL201:
 204:Core/Src/hall_detection.c **** 		case detection_DISABLED://do nothing
 2619              		.loc 1 204 19 view .LVU745
 2620 00b0 0022     		movs	r2, #0
 2621              	.LVL202:
 204:Core/Src/hall_detection.c **** 		case detection_DISABLED://do nothing
 2622              		.loc 1 204 19 view .LVU746
 2623 00b2 1A70     		strb	r2, [r3]
 209:Core/Src/hall_detection.c **** 
 2624              		.loc 1 209 1 view .LVU747
 2625 00b4 BDE7     		b	.L176
 2626              	.L188:
 2627 00b6 00BF     		.align	2
 2628              	.L187:
 2629 00b8 00000000 		.word	.LANCHOR0
 2630 00bc 00000000 		.word	ticks
 2631 00c0 00000000 		.word	.LANCHOR1
 2632              		.cfi_endproc
 2633              	.LFE237:
 2635              		.global	empty_general
 2636              		.global	general
 2637              		.global	detection_state
 2638              		.comm	ticks,4,4
 2639              		.section	.rodata
 2640              		.align	2
 2641              		.set	.LANCHOR2,. + 0
 2642              	.LC0:
 2643 0000 FF000000 		.word	255
 2644 0004 FF000000 		.word	255
 2645 0008 FF000000 		.word	255
 2646              		.section	.bss.detection_state,"aw",%nobits
 2647              		.set	.LANCHOR0,. + 0
 2650              	detection_state:
 2651 0000 00       		.space	1
 2652              		.section	.bss.general,"aw",%nobits
 2653              		.align	2
 2654              		.set	.LANCHOR1,. + 0
 2657              	general:
 2658 0000 00000000 		.space	452
 2658      00000000 
 2658      00000000 
 2658      00000000 
 2658      00000000 
 2659              		.section	.rodata.empty_general,"a"
 2660              		.align	2
 2663              	empty_general:
 2664 0000 00000000 		.space	452
 2664      00000000 
 2664      00000000 
 2664      00000000 
 2664      00000000 
 2665              		.text
 2666              	.Letext0:
 2667              		.file 2 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stdint.h"
 2668              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 2669              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
ARM GAS  /tmp/ccUFwhfn.s 			page 68


 2670              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 2671              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2672              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2673              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2674              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2675              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2676              		.file 11 "Core/Inc/main.h"
 2677              		.file 12 "Core/Inc/hall_detection.h"
 2678              		.file 13 "Core/Inc/usart.h"
 2679              		.file 14 "<built-in>"
ARM GAS  /tmp/ccUFwhfn.s 			page 69


DEFINED SYMBOLS
                            *ABS*:0000000000000000 hall_detection.c
     /tmp/ccUFwhfn.s:18     .text.Hall_start_detection:0000000000000000 $t
     /tmp/ccUFwhfn.s:26     .text.Hall_start_detection:0000000000000000 Hall_start_detection
     /tmp/ccUFwhfn.s:44     .text.Hall_start_detection:0000000000000008 $d
     /tmp/ccUFwhfn.s:49     .text.Hall_is_detection_finished:0000000000000000 $t
     /tmp/ccUFwhfn.s:56     .text.Hall_is_detection_finished:0000000000000000 Hall_is_detection_finished
     /tmp/ccUFwhfn.s:80     .text.Hall_is_detection_finished:0000000000000010 $d
     /tmp/ccUFwhfn.s:85     .text.resetVariables:0000000000000000 $t
     /tmp/ccUFwhfn.s:92     .text.resetVariables:0000000000000000 resetVariables
     /tmp/ccUFwhfn.s:117    .text.validation:0000000000000000 $t
     /tmp/ccUFwhfn.s:124    .text.validation:0000000000000000 validation
     /tmp/ccUFwhfn.s:429    .text.validation:0000000000000134 $d
                            *COM*:0000000000000004 ticks
     /tmp/ccUFwhfn.s:435    .text.present_and_finish:0000000000000000 $t
     /tmp/ccUFwhfn.s:442    .text.present_and_finish:0000000000000000 present_and_finish
     /tmp/ccUFwhfn.s:609    .text.present_and_finish:00000000000000b4 $d
     /tmp/ccUFwhfn.s:615    .text.fill_buffers:0000000000000000 $t
     /tmp/ccUFwhfn.s:622    .text.fill_buffers:0000000000000000 fill_buffers
     /tmp/ccUFwhfn.s:734    .text.detect_N_current_zerocrossings:0000000000000000 $t
     /tmp/ccUFwhfn.s:741    .text.detect_N_current_zerocrossings:0000000000000000 detect_N_current_zerocrossings
     /tmp/ccUFwhfn.s:872    .text.detect_N_hall_zerocrossings:0000000000000000 $t
     /tmp/ccUFwhfn.s:879    .text.detect_N_hall_zerocrossings:0000000000000000 detect_N_hall_zerocrossings
     /tmp/ccUFwhfn.s:947    .text.detect_N_zerocrossings:0000000000000000 $t
     /tmp/ccUFwhfn.s:954    .text.detect_N_zerocrossings:0000000000000000 detect_N_zerocrossings
     /tmp/ccUFwhfn.s:1111   .text.detect_N_zerocrossings:00000000000000bc $d
     /tmp/ccUFwhfn.s:1117   .text.calculateElectricPeriod_inTicks:0000000000000000 $t
     /tmp/ccUFwhfn.s:1124   .text.calculateElectricPeriod_inTicks:0000000000000000 calculateElectricPeriod_inTicks
     /tmp/ccUFwhfn.s:1261   .text.calculateElectricPeriod_inTicks:0000000000000098 $d
     /tmp/ccUFwhfn.s:1266   .text.adquisition:0000000000000000 $t
     /tmp/ccUFwhfn.s:1273   .text.adquisition:0000000000000000 adquisition
     /tmp/ccUFwhfn.s:1368   .text.adquisition:0000000000000054 $d
     /tmp/ccUFwhfn.s:1378   .text.is_deviation_from_period_acceptable:0000000000000000 $t
     /tmp/ccUFwhfn.s:1385   .text.is_deviation_from_period_acceptable:0000000000000000 is_deviation_from_period_acceptable
     /tmp/ccUFwhfn.s:1557   .text.is_deviation_from_period_acceptable:00000000000000a4 $d
     /tmp/ccUFwhfn.s:1564   .text.are_all_periods_stable:0000000000000000 $t
     /tmp/ccUFwhfn.s:1571   .text.are_all_periods_stable:0000000000000000 are_all_periods_stable
     /tmp/ccUFwhfn.s:1605   .text.are_all_periods_stable:0000000000000018 $d
     /tmp/ccUFwhfn.s:1610   .text.wait_for_the_current_stationary:0000000000000000 $t
     /tmp/ccUFwhfn.s:1617   .text.wait_for_the_current_stationary:0000000000000000 wait_for_the_current_stationary
     /tmp/ccUFwhfn.s:1733   .text.wait_for_the_current_stationary:0000000000000070 $d
     /tmp/ccUFwhfn.s:1740   .text.absolute:0000000000000000 $t
     /tmp/ccUFwhfn.s:1747   .text.absolute:0000000000000000 absolute
     /tmp/ccUFwhfn.s:1768   .text.assign_closest_phase_to_hall:0000000000000000 $t
     /tmp/ccUFwhfn.s:1775   .text.assign_closest_phase_to_hall:0000000000000000 assign_closest_phase_to_hall
     /tmp/ccUFwhfn.s:2177   .text.assign_closest_phase_to_hall:0000000000000268 $d
     /tmp/ccUFwhfn.s:2185   .text.assign_polarity:0000000000000000 $t
     /tmp/ccUFwhfn.s:2192   .text.assign_polarity:0000000000000000 assign_polarity
     /tmp/ccUFwhfn.s:2342   .text.interpretation:0000000000000000 $t
     /tmp/ccUFwhfn.s:2349   .text.interpretation:0000000000000000 interpretation
     /tmp/ccUFwhfn.s:2410   .text.interpretation:0000000000000034 $d
     /tmp/ccUFwhfn.s:2416   .text.Hall_Identification_Test_measurement:0000000000000000 $t
     /tmp/ccUFwhfn.s:2423   .text.Hall_Identification_Test_measurement:0000000000000000 Hall_Identification_Test_measurement
     /tmp/ccUFwhfn.s:2448   .text.Hall_Identification_Test_measurement:0000000000000012 $d
     /tmp/ccUFwhfn.s:2629   .text.Hall_Identification_Test_measurement:00000000000000b8 $d
     /tmp/ccUFwhfn.s:2663   .rodata.empty_general:0000000000000000 empty_general
     /tmp/ccUFwhfn.s:2657   .bss.general:0000000000000000 general
ARM GAS  /tmp/ccUFwhfn.s 			page 70


     /tmp/ccUFwhfn.s:2650   .bss.detection_state:0000000000000000 detection_state
     /tmp/ccUFwhfn.s:2640   .rodata:0000000000000000 $d
     /tmp/ccUFwhfn.s:2651   .bss.detection_state:0000000000000000 $d
     /tmp/ccUFwhfn.s:2653   .bss.general:0000000000000000 $d
     /tmp/ccUFwhfn.s:2660   .rodata.empty_general:0000000000000000 $d
     /tmp/ccUFwhfn.s:2455   .text.Hall_Identification_Test_measurement:0000000000000019 $d
     /tmp/ccUFwhfn.s:2455   .text.Hall_Identification_Test_measurement:000000000000001a $t

UNDEFINED SYMBOLS
memset
HAL_UART_Transmit
huart2
__aeabi_ui2d
__aeabi_dmul
__aeabi_d2f
__aeabi_d2iz
