import "primitives/core.futil";
import "primitives/memories/comb.futil";

component main() -> () {
  cells {
    a = std_reg(2);
    state_counter = std_reg(2)
  }
  wires {
    fsm fsm_A {
      0 : {
        a.in = 2'd0;
        a.write_en = 1'd1;
        // do all the assignments in the group
        // it takes one cycle so allocate one state
        state_counter.in = fsm_A[start]
        state_counter.write_en = 1'd1;
        fsm_A[done] = state_counter.out;
        // assign done when this state has run once
      } => 0 // no more states for this single cycle enable to transition to
    }
  }

  control {
    seq {
      fsm_A;
    }
  }
}