

================================================================
== Vitis HLS Report for 'axil_conv2D'
================================================================
* Date:           Fri May 23 12:23:03 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        axil_conv2D
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.769 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   177677|   177677|  1.777 ms|  1.777 ms|  177678|  177678|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                Instance                |            Module           |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_axil_conv2D_Pipeline_loop_k_fu_141  |axil_conv2D_Pipeline_loop_k  |       19|       19|  0.190 us|  0.190 us|   12|   12|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_i   |   177676|   177676|      2066|          -|          -|    86|        no|
        | + loop_j  |     2064|     2064|        24|          -|          -|    86|        no|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    270|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        8|   3|    521|    918|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     83|    -|
|Register         |        -|   -|    148|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        8|   3|    669|   1271|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        6|   3|      1|      7|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |                Instance                |            Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |BUS1_s_axi_U                            |BUS1_s_axi                   |        8|   0|  314|  316|    0|
    |grp_axil_conv2D_Pipeline_loop_k_fu_141  |axil_conv2D_Pipeline_loop_k  |        0|   3|  207|  602|    0|
    +----------------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |Total                                   |                             |        8|   3|  521|  918|    0|
    +----------------------------------------+-----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+-----+------------+------------+
    |add_ln28_fu_174_p2             |         +|   0|  0|   14|          13|           7|
    |add_ln56_1_fu_221_p2           |         +|   0|  0|   14|          13|          13|
    |add_ln56_fu_216_p2             |         +|   0|  0|   10|           2|           2|
    |i_2_fu_186_p2                  |         +|   0|  0|   14|           7|           1|
    |j_1_fu_202_p2                  |         +|   0|  0|   14|           7|           1|
    |icmp_ln28_fu_180_p2            |      icmp|   0|  0|   14|           7|           7|
    |icmp_ln30_fu_196_p2            |      icmp|   0|  0|   14|           7|           7|
    |icmp_ln49_fu_261_p2            |      icmp|   0|  0|   14|          13|           1|
    |empty_fu_287_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln56_fu_322_p2              |        or|   0|  0|   32|          32|          32|
    |acc_sat_2_cast_cast_fu_279_p3  |    select|   0|  0|    8|           1|           8|
    |acc_sat_fu_293_p3              |    select|   0|  0|   20|           1|          20|
    |shl_ln56_fu_316_p2             |       shl|   0|  0|  100|          32|          32|
    +-------------------------------+----------+----+---+-----+------------+------------+
    |Total                          |          |   0|  0|  270|         136|         132|
    +-------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  42|          8|    1|          8|
    |i_fu_102                  |   9|          2|    7|         14|
    |image_out_address0_local  |  14|          3|   11|         33|
    |j_reg_129                 |   9|          2|    7|         14|
    |phi_mul_fu_98             |   9|          2|   13|         26|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  83|         17|   39|         95|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |acc_reg_348                                          |  21|   0|   21|          0|
    |add_ln28_reg_361                                     |  13|   0|   13|          0|
    |add_ln56_reg_387                                     |   2|   0|    2|          0|
    |ap_CS_fsm                                            |   7|   0|    7|          0|
    |grp_axil_conv2D_Pipeline_loop_k_fu_141_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_356                                          |   7|   0|    7|          0|
    |i_2_reg_369                                          |   7|   0|    7|          0|
    |i_fu_102                                             |   7|   0|    7|          0|
    |image_out_addr_reg_397                               |  11|   0|   11|          0|
    |j_1_reg_382                                          |   7|   0|    7|          0|
    |j_reg_129                                            |   7|   0|    7|          0|
    |lshr_ln_reg_392                                      |  11|   0|   11|          0|
    |or_ln56_reg_402                                      |  32|   0|   32|          0|
    |phi_mul_fu_98                                        |  13|   0|   13|          0|
    |trunc_ln56_reg_374                                   |   2|   0|    2|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 148|   0|  148|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS1_AWVALID  |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_AWREADY  |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_AWADDR   |   in|   15|       s_axi|          BUS1|         array|
|s_axi_BUS1_WVALID   |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_WREADY   |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_WDATA    |   in|   32|       s_axi|          BUS1|         array|
|s_axi_BUS1_WSTRB    |   in|    4|       s_axi|          BUS1|         array|
|s_axi_BUS1_ARVALID  |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_ARREADY  |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_ARADDR   |   in|   15|       s_axi|          BUS1|         array|
|s_axi_BUS1_RVALID   |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_RREADY   |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_RDATA    |  out|   32|       s_axi|          BUS1|         array|
|s_axi_BUS1_RRESP    |  out|    2|       s_axi|          BUS1|         array|
|s_axi_BUS1_BVALID   |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_BREADY   |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_BRESP    |  out|    2|       s_axi|          BUS1|         array|
|ap_clk              |   in|    1|  ap_ctrl_hs|   axil_conv2D|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|   axil_conv2D|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|   axil_conv2D|  return value|
+--------------------+-----+-----+------------+--------------+--------------+

