simpleRisc_PC_0_0.v,verilog,xil_defaultlib,../../../bd/simpleRisc/ip/simpleRisc_PC_0_0/sim/simpleRisc_PC_0_0.v,
simpleRisc_Not_0_0.v,verilog,xil_defaultlib,../../../bd/simpleRisc/ip/simpleRisc_Not_0_0/sim/simpleRisc_Not_0_0.v,
simpleRisc_aluMuxComb_0_0.v,verilog,xil_defaultlib,../../../bd/simpleRisc/ip/simpleRisc_aluMuxComb_0_0/sim/simpleRisc_aluMuxComb_0_0.v,
simpleRisc_alu_0_0.v,verilog,xil_defaultlib,../../../bd/simpleRisc/ip/simpleRisc_alu_0_0/sim/simpleRisc_alu_0_0.v,
simpleRisc_ROMRAM_0_0.v,verilog,xil_defaultlib,../../../bd/simpleRisc/ip/simpleRisc_ROMRAM_0_0/sim/simpleRisc_ROMRAM_0_0.v,
simpleRisc_Decode_0_0.v,verilog,xil_defaultlib,../../../bd/simpleRisc/ip/simpleRisc_Decode_0_0/sim/simpleRisc_Decode_0_0.v,
simpleRisc_bypassMux_0_0.v,verilog,xil_defaultlib,../../../bd/simpleRisc/ip/simpleRisc_bypassMux_0_0/sim/simpleRisc_bypassMux_0_0.v,
simpleRisc_opLatch_0_0.v,verilog,xil_defaultlib,../../../bd/simpleRisc/ip/simpleRisc_opLatch_0_0/sim/simpleRisc_opLatch_0_0.v,
simpleRisc_execLatch_0_0.v,verilog,xil_defaultlib,../../../bd/simpleRisc/ip/simpleRisc_execLatch_0_0/sim/simpleRisc_execLatch_0_0.v,
simpleRisc_writeBackLatch_0_0.v,verilog,xil_defaultlib,../../../bd/simpleRisc/ip/simpleRisc_writeBackLatch_0_0/sim/simpleRisc_writeBackLatch_0_0.v,
simpleRisc_RegFile_0_0.v,verilog,xil_defaultlib,../../../bd/simpleRisc/ip/simpleRisc_RegFile_0_0/sim/simpleRisc_RegFile_0_0.v,
simpleRisc.v,verilog,xil_defaultlib,../../../bd/simpleRisc/sim/simpleRisc.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
