// Seed: 3604469590
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    output wor id_2,
    output wand id_3,
    output tri0 id_4,
    output tri0 id_5,
    input wand id_6,
    input tri1 id_7,
    input wor id_8,
    output tri0 id_9,
    output supply0 id_10
    , id_15,
    output tri id_11,
    input tri0 id_12,
    input supply0 id_13
);
  always @(posedge 1) begin : LABEL_0
    force id_4[1] = id_4++;
  end
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_15
  );
endmodule
