
*** Running vivado
    with args -log system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system.tcl -notrace
Command: synth_design -top system -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17356 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 378.430 ; gain = 99.500
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/clockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (1#1) [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/clockDiv.v:23]
WARNING: [Synth 8-324] index 21 out of range [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/system.v:45]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/synchronizer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (2#1) [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/synchronizer.v:23]
INFO: [Synth 8-6157] synthesizing module 'singlePulser' [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/singlePulser.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/singlePulser.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/singlePulser.v:43]
WARNING: [Synth 8-567] referenced signal 'd' should be on the sensitivity list [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/singlePulser.v:32]
INFO: [Synth 8-6155] done synthesizing module 'singlePulser' (3#1) [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/singlePulser.v:23]
INFO: [Synth 8-6157] synthesizing module 'incChecker' [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/incChecker.v:23]
INFO: [Synth 8-6155] done synthesizing module 'incChecker' (4#1) [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/incChecker.v:23]
INFO: [Synth 8-6157] synthesizing module 'decChecker' [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/decChecker.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decChecker' (5#1) [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/decChecker.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcdCounter' [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/bcdCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcdCounter' (6#1) [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/bcdCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'quadSevenSeg' [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'hexTo7Segment' [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/hexTo7Segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hexTo7Segment' (7#1) [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/hexTo7Segment.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/quadSevenSeg.v:55]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/quadSevenSeg.v:55]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/quadSevenSeg.v:55]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/quadSevenSeg.v:55]
INFO: [Synth 8-6155] done synthesizing module 'quadSevenSeg' (8#1) [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/quadSevenSeg.v:23]
WARNING: [Synth 8-3848] Net cin in module/entity system does not have driver. [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/system.v:62]
WARNING: [Synth 8-3848] Net bin in module/entity system does not have driver. [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/system.v:62]
INFO: [Synth 8-6155] done synthesizing module 'system' (9#1) [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/system.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 434.770 ; gain = 155.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin one:cin to constant 0 [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/system.v:62]
WARNING: [Synth 8-3295] tying undriven pin one:bin to constant 0 [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/system.v:62]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 434.770 ; gain = 155.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 434.770 ; gain = 155.840
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/Chula/Year3/HwSynLab/Lab/Lab3/Basys-3-Master.xdc]
Finished Parsing XDC File [G:/Chula/Year3/HwSynLab/Lab/Lab3/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/Chula/Year3/HwSynLab/Lab/Lab3/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 768.066 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 768.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 768.070 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 768.070 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 768.070 ; gain = 489.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 768.070 ; gain = 489.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 768.070 ; gain = 489.141
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "swOut" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swOut" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'q_reg' [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/singlePulser.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'ns_reg' [G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.srcs/sources_1/new/singlePulser.v:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 768.070 ; gain = 489.141
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'fdivTarget' (clockDiv) to 'genblk1[20].fdiv'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 36    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 14    
	   4 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 34    
	   3 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clockDiv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module incChecker 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module decChecker 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bcdCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
Module singlePulser 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module quadSevenSeg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design system has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 768.070 ; gain = 489.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 768.070 ; gain = 489.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 768.070 ; gain = 489.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 774.004 ; gain = 495.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 774.004 ; gain = 495.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 774.004 ; gain = 495.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 774.004 ; gain = 495.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 774.004 ; gain = 495.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 774.004 ; gain = 495.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 774.004 ; gain = 495.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |    22|
|3     |LUT2 |    23|
|4     |LUT3 |    49|
|5     |LUT4 |    18|
|6     |LUT5 |     7|
|7     |LUT6 |    51|
|8     |FDRE |    89|
|9     |FDSE |     8|
|10    |LD   |    42|
|11    |IBUF |    11|
|12    |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+----------------------+----------------+------+
|      |Instance              |Module          |Cells |
+------+----------------------+----------------+------+
|1     |top                   |                |   334|
|2     |  decCheck            |decChecker      |     4|
|3     |  fdivTarget          |clockDiv        |     2|
|4     |  \genblk1[0].fdiv    |clockDiv_0      |     2|
|5     |  \genblk1[10].fdiv   |clockDiv_1      |     2|
|6     |  \genblk1[11].fdiv   |clockDiv_2      |     2|
|7     |  \genblk1[12].fdiv   |clockDiv_3      |     2|
|8     |  \genblk1[13].fdiv   |clockDiv_4      |     2|
|9     |  \genblk1[14].fdiv   |clockDiv_5      |     2|
|10    |  \genblk1[15].fdiv   |clockDiv_6      |     2|
|11    |  \genblk1[16].fdiv   |clockDiv_7      |     2|
|12    |  \genblk1[17].fdiv   |clockDiv_8      |     2|
|13    |  \genblk1[18].fdiv   |clockDiv_9      |     2|
|14    |  \genblk1[19].fdiv   |clockDiv_10     |     2|
|15    |  \genblk1[1].fdiv    |clockDiv_11     |     2|
|16    |  \genblk1[2].fdiv    |clockDiv_12     |     2|
|17    |  \genblk1[3].fdiv    |clockDiv_13     |     2|
|18    |  \genblk1[4].fdiv    |clockDiv_14     |     2|
|19    |  \genblk1[5].fdiv    |clockDiv_15     |     2|
|20    |  \genblk1[6].fdiv    |clockDiv_16     |     2|
|21    |  \genblk1[7].fdiv    |clockDiv_17     |     2|
|22    |  \genblk1[8].fdiv    |clockDiv_18     |     2|
|23    |  \genblk1[9].fdiv    |clockDiv_19     |     2|
|24    |  \genblk2[0].syncer  |synchronizer    |     2|
|25    |  \genblk2[1].syncer  |synchronizer_20 |     2|
|26    |  \genblk2[2].syncer  |synchronizer_21 |     2|
|27    |  \genblk2[3].syncer  |synchronizer_22 |     2|
|28    |  \genblk2[4].syncer  |synchronizer_23 |     2|
|29    |  \genblk2[5].syncer  |synchronizer_24 |     2|
|30    |  \genblk2[6].syncer  |synchronizer_25 |     2|
|31    |  \genblk2[7].syncer  |synchronizer_26 |     2|
|32    |  \genblk3[0].pulser  |singlePulser    |     9|
|33    |  \genblk3[1].pulser  |singlePulser_27 |    10|
|34    |  \genblk3[2].pulser  |singlePulser_28 |     9|
|35    |  \genblk3[3].pulser  |singlePulser_29 |    10|
|36    |  \genblk3[4].pulser  |singlePulser_30 |     9|
|37    |  \genblk3[5].pulser  |singlePulser_31 |     9|
|38    |  \genblk3[6].pulser  |singlePulser_32 |     9|
|39    |  \genblk3[7].pulser  |singlePulser_33 |     9|
|40    |  hundred             |bcdCounter      |    29|
|41    |  hundredPulse1       |singlePulser_34 |     9|
|42    |  hundredPulse2       |singlePulser_35 |     9|
|43    |  incCheck            |incChecker      |     7|
|44    |  one                 |bcdCounter_36   |    17|
|45    |  onePulse1           |singlePulser_37 |    10|
|46    |  onePulse2           |singlePulser_38 |    10|
|47    |  q7seg               |quadSevenSeg    |    19|
|48    |  ten                 |bcdCounter_39   |    24|
|49    |  tenPulse1           |singlePulser_40 |    10|
|50    |  tenPulse2           |singlePulser_41 |    10|
|51    |  thousand            |bcdCounter_42   |    19|
+------+----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 774.004 ; gain = 495.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 774.004 ; gain = 161.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 774.004 ; gain = 495.074
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 783.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  LD => LDCE: 42 instances

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 783.516 ; gain = 517.027
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 783.516 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/Chula/Year3/HwSynLab/Lab/Lab3/Lab3.runs/synth_1/system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 19:59:07 2020...
