{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "design_1_steganography_0_1",
    "cell_name": "steganography_0",
    "component_reference": "xilinx.com:module_ref:steganography:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../final.gen/sources_1/bd/design_1/ip/design_1_steganography_0_1",
    "parameters": {
      "component_parameters": {
        "DATA_WIDTH": [ { "value": "32", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "ADDR_WIDTH": [ { "value": "16", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "NUM_BYTES": [ { "value": "4", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "REG_WIDTH": [ { "value": "32", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "FF_WIDTH": [ { "value": "8", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Component_Name": [ { "value": "design_1_steganography_0_1", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "DATA_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "ADDR_WIDTH": [ { "value": "16", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "NUM_BYTES": [ { "value": "4", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "REG_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "FF_WIDTH": [ { "value": "8", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynquplus" } ],
        "BASE_BOARD_PART": [ { "value": "avnet.com:ultra96v2:part0:1.2" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xczu3eg" } ],
        "PACKAGE": [ { "value": "sbva484" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "I" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../final.gen/sources_1/bd/design_1/ip/design_1_steganography_0_1" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2023.1" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "sys_clk": [ { "direction": "in" } ],
        "ps_enb": [ { "direction": "out" } ],
        "debug_data1": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "debug_data2": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "control_signal": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "picture_size": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "message_size": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "respond_signal": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "image_ena": [ { "direction": "out" } ],
        "image_rddataa": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "8" } ],
        "image_wea": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "image_addra": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "image_clka": [ { "direction": "out" } ],
        "image_rsta": [ { "direction": "out" } ],
        "secret_ena": [ { "direction": "out" } ],
        "secret_rddataa": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "8" } ],
        "secret_wea": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "secret_addra": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "secret_clka": [ { "direction": "out" } ],
        "secret_rsta": [ { "direction": "out" } ],
        "image_enb": [ { "direction": "out" } ],
        "image_wrdatab": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "image_web": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "image_addrb": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "image_clkb": [ { "direction": "out" } ],
        "image_rstb": [ { "direction": "out" } ],
        "secret_enb": [ { "direction": "out" } ],
        "secret_wrdatab": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "secret_web": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "secret_addrb": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "secret_clkb": [ { "direction": "out" } ],
        "secret_rstb": [ { "direction": "out" } ]
      },
      "interfaces": {
        "BRAM_IMAGEA": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MASTER_TYPE": [ { "value": "BRAM_CTRL", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "MEM_ECC": [ { "value": "NONE", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "MEM_WIDTH": [ { "value": "32", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "MEM_SIZE": [ { "value": "262144", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "image_ena" } ],
            "DOUT": [ { "physical_name": "image_rddataa" } ],
            "WE": [ { "physical_name": "image_wea" } ],
            "ADDR": [ { "physical_name": "image_addra" } ],
            "CLK": [ { "physical_name": "image_clka" } ],
            "RST": [ { "physical_name": "image_rsta" } ]
          }
        },
        "BRAM_SECRETA": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MASTER_TYPE": [ { "value": "BRAM_CTRL", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "MEM_ECC": [ { "value": "NONE", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "MEM_WIDTH": [ { "value": "32", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "MEM_SIZE": [ { "value": "262144", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "secret_ena" } ],
            "DOUT": [ { "physical_name": "secret_rddataa" } ],
            "WE": [ { "physical_name": "secret_wea" } ],
            "ADDR": [ { "physical_name": "secret_addra" } ],
            "CLK": [ { "physical_name": "secret_clka" } ],
            "RST": [ { "physical_name": "secret_rsta" } ]
          }
        },
        "BRAM_IMAGEB": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MASTER_TYPE": [ { "value": "BRAM_CTRL", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "MEM_ECC": [ { "value": "NONE", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "MEM_WIDTH": [ { "value": "32", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "MEM_SIZE": [ { "value": "262144", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "image_enb" } ],
            "DIN": [ { "physical_name": "image_wrdatab" } ],
            "WE": [ { "physical_name": "image_web" } ],
            "ADDR": [ { "physical_name": "image_addrb" } ],
            "CLK": [ { "physical_name": "image_clkb" } ],
            "RST": [ { "physical_name": "image_rstb" } ]
          }
        },
        "BRAM_SECRETB": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "MASTER_TYPE": [ { "value": "BRAM_CTRL", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "MEM_ECC": [ { "value": "NONE", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "MEM_WIDTH": [ { "value": "32", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "MEM_SIZE": [ { "value": "262144", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "secret_enb" } ],
            "DIN": [ { "physical_name": "secret_wrdatab" } ],
            "WE": [ { "physical_name": "secret_web" } ],
            "ADDR": [ { "physical_name": "secret_addrb" } ],
            "CLK": [ { "physical_name": "secret_clkb" } ],
            "RST": [ { "physical_name": "secret_rstb" } ]
          }
        },
        "sys_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "value_src": "user_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "sys_clk" } ]
          }
        }
      }
    }
  }
}