[![GPLv3 License](https://img.shields.io/badge/License-GPL%20v3-yellow.svg)](https://opensource.org/licenses/)
[![VUnit Tests](https://github.com/nselvara/chipdev.io/workflows/VUnit%20Tests/badge.svg)](https://github.com/nselvara/chipdev.io/actions)
[![Tests](https://gist.githubusercontent.com/nselvara/cc050d27587b0722b2e41f143fa9e2d5/raw/badge.svg)](https://github.com/nselvara/chipdev.io/actions/workflows/vunit.yml)
[![GitHub Tag](https://img.shields.io/github/v/tag/nselvara/chipdev.io)](https://github.com/nselvara/chipdev.io/tags)

# ChipDev.io Quest Solutions â€“ in VHDL-2008

This repository contains synthesizable hardware design solutions for selected [ChipDev.io](https://chipdev.io/question-list) quests.
Each solution is implemented in **VHDL-2008**, includes a testbench using [VUnit](https://vunit.github.io/) for automation, and can be simulated both locally and on [EDA Playground](https://edaplayground.com/).
A `tb_xy_wave.do` file is also provided to preload signals and variables for convenient waveform inspection in ModelSim.

These examples serve as a learning resource or starting point for building, simulating, and verifying digital designs in a structured way.

## ðŸ” Quests Implemented

> [!NOTE]
> All challenges are from [chipdev.io/question-list](https://chipdev.io/question-list)
> Each challenge is solved in **VHDL-2008** with **VUnit** testbenches
> *(Difficulty and companies shown for reference)*

> [!NOTE]
> Quest #27 is missing from the chipdev.io website's numbered sequence. In this repository, 28 is referred to as the 27th quest.

1. **Simple Router** â€“ ðŸŸ¢ Easy â€“ ðŸ¢ Apple, Nvidia
   - Design a router that directs packets to outputs based on destination.

2. **Second Largest** â€“ ðŸŸ¢ Easy â€“ ðŸ¢ Nvidia, Intel
   - Identify the second largest number from a set of inputs.

3. **Rounding Division** â€“ ðŸŸ  Medium â€“ ðŸ¢ Apple
   - Perform integer division and round the result.

4. **Gray Code Counter** â€“ ðŸ”´ Hard â€“ ðŸ¢ Google, Qualcomm
   - Implement a counter using Gray code sequence.

5. **Reversing Bits** â€“ ðŸŸ¢ Easy â€“ ðŸ¢ AMD, Broadcom
   - Reverse the bits of a binary input word.

6. **Edge Detector** â€“ ðŸŸ¢ Easy â€“ ðŸ¢ Nvidia, Tesla
   - Detect rising and falling edges on an input signal.

7. **Parallel-in, Serial-out Shift Register** â€“ ðŸŸ¢ Easy â€“ ðŸ¢ Tesla, Apple
   - Load data in parallel and shift it out serially.

8. **Serial-in, Parallel-out Shift Register** â€“ ðŸŸ¢ Easy â€“ ðŸ¢ Nvidia, AMD
   - Shift data in serially and output it in parallel.

9. **Fibonacci Generator** â€“ ðŸŸ¢ Easy â€“ ðŸ¢ Cadence, Synopsys
   - Generate numbers in the Fibonacci sequence.

10. **Counting Ones** â€“ ðŸŸ¢ Easy â€“ ðŸ¢ Microsoft, ARM
    - Count the number of 1â€™s in a binary vector.

11. **Gray Code to Binary** â€“ ðŸŸ  Medium â€“ ðŸ¢ Google, Synopsys
    - Convert Gray code to binary representation.

12. **Trailing Zeroes** â€“ ðŸŸ¢ Easy â€“ ðŸ¢ Tesla, Microsoft
    - Count trailing 0s in a binary number.

13. **One-Hot Detector** â€“ ðŸŸ¢ Easy â€“ ðŸ¢ Broadcom
    - Check if exactly one bit is set.

14. **Stopwatch Timer** â€“ ðŸŸ¢ Easy â€“ ðŸ¢ Intel, Cadence
    - Create a stopwatch with start/stop/reset.

15. **Sequence Detector** â€“ ðŸŸ¢ Easy â€“ ðŸ¢ Apple, AMD
    - FSM to detect a specific binary pattern.

16. **Divisible by 3** â€“ ðŸŸ  Medium â€“ ðŸ¢ Google, Broadcom
    - Check divisibility by 3 using binary logic.

17. **Divisible by 5** â€“ ðŸŸ  Medium â€“ ðŸ¢ Nvidia, Cadence
    - Check divisibility by 5 using binary logic.

18. **Palindrome Detector** â€“ ðŸŸ¢ Easy â€“ ðŸ¢ Tesla, Synopsys
    - Determine if a binary string is a palindrome.

19. **Programmable Sequence Detector** â€“ ðŸŸ  Medium â€“ ðŸ¢ AMD, ARM
    - Detect a binary pattern defined at runtime.

20. **Divide-by-Evens Clock Divider** â€“ ðŸŸ¢ Easy â€“ ðŸ¢ Intel, ARM
    - Clock divider that supports even divisors only.

21. **FizzBuzz** â€“ ðŸŸ¢ Easy â€“ ðŸ¢ Intel, Broadcom
    - Hardware implementation of the FizzBuzz game.

22. **Full Adder** â€“ ðŸŸ¢ Easy â€“ ðŸ¢ Tesla, AMD
    - 1-bit full adder with carry-in and carry-out.

23. **Basic ALU (Intro to Verilog)** â€“ ðŸŸ¢ Easy â€“ ðŸ¢ Microsoft
    - Simple ALU supporting arithmetic and logic ops.

24. **Ripple Carry Adder** â€“ ðŸŸ  Medium â€“ ðŸ¢ Nvidia, Cadence
    - Multi-bit adder using ripple carry full adders.

25. **Flip-Flop Array** â€“ ðŸŸ  Medium â€“ ðŸ¢ Apple, AMD
    - Array of D flip-flops for holding data.

26. **Multi-Bit FIFO** â€“ ðŸ”´ Hard â€“ ðŸ¢ Tesla, Synopsys
    - FIFO with multi-bit enqueue/dequeue logic.

27. **Dot Product** â€“ ðŸŸ  Medium â€“ ðŸ¢ Intel, Qualcomm
    - Compute the dot product of two binary vectors.

28. **Binary to Thermometer Decoder** â€“ ðŸŸ¢ Easy â€“ ðŸ¢ Intel, Cadence
    - Convert binary input to thermometer code.

29. **Thermometer Code Detector** â€“ ðŸŸ¢ Easy â€“ ðŸ¢ Google, Cadence
    - Check if input follows thermometer encoding.

30. **2-Read 1-Write Register File** â€“ ðŸ”´ Hard â€“ ðŸ¢ Tesla, AMD
    - Register file with two read ports and one write port.

31. **Configurable 8-Bit LFSR** â€“ ðŸŸ  Medium â€“ ðŸ¢ Google, Synopsys
    - LFSR with selectable seed and tap positions.

32. **Carry-Select Adder** â€“ ðŸŸ  Medium â€“ ðŸ¢ Intel, ARM
    - Adder optimized using carry-select structure.

33. **Bubble Sort** â€“ ðŸŸ  Medium â€“ ðŸ¢ Tesla, Google
    - Sort a vector of values using bubble sort.

34. **Mealy Finite State Machine (FSM)** â€“ ðŸŸ¢ Easy â€“ ðŸ¢ Google, Microsoft
    - FSM where outputs depend on both current state and input.

## Implementation Notes

> [!NOTE]
> **Deviations from ChipDev.io Specifications**
>
> This repository makes two consistent changes across all implementations:
>
> 1. **Reset signal naming**: ChipDev.io uses various names (`resetn`, `reset_n`, `reset`). This repository uniformly uses **`rst_n`** for consistency.
>
> 2. **Generic parameters**: Some quests specify hardcoded bit widths. This repository adds **`DATA_WIDTH`** and similar generic parameters where appropriate to improve reusability.
>
> Some signal names from the original problems (e.g., port naming conventions) may not be optimal but were preserved to maintain alignment with the source material. Quest-specific deviations are documented in individual README files.

## Testbench Methodology

> [!NOTE]
> **Professional Verification Approach**
>
> All testbenches follow industry-standard practices:
>
> - **VUnit framework**: Automated test execution with pass/fail reporting
> - **OSVVM RandomPkg**: Constrained-random stimulus generation for better coverage than sequential patterns
> - **Dual verification**: Checker procedures use different coding styles than the DUT to avoid systematic errors
> - **Edge case testing**: Explicit tests for boundary conditions, resets, and corner cases
> - **ModelSim .do files**: Pre-configured waveform views for debugging
>
> Test strategies typically include:
>
> 1. **Directed tests**: Exhaustive testing of all valid states/combinations
> 2. **Random tests**: Hundreds of randomized inputs to catch unexpected corner cases
> 3. **Reset testing**: Verify proper initialization and reset behavior

## Minimum System Requirements

- **OS**: (Anything that can run the following)
  - **IDE**:
    - [`VSCode latest`](https://code.visualstudio.com/download) with following plugins:
      - [`Python`](https://marketplace.visualstudio.com/items?itemName=ms-python.python) by Microsoft
      - [`Pylance`](https://marketplace.visualstudio.com/items?itemName=ms-python.vscode-pylance) by Microsoft
      - [`Draw.io`](https://marketplace.visualstudio.com/items?itemName=hediet.vscode-drawio) by Henning Dieterichs
      - [`Draw.io Integration: WaveDrom plugin`](https://marketplace.visualstudio.com/items?itemName=nopeslide.vscode-drawio-plugin-wavedrom) by nopeslide
      - [`TerosHDL`](https://marketplace.visualstudio.com/items?itemName=teros-technology.teroshdl) by Teros Technology
      - [`VHDL-LS`](https://marketplace.visualstudio.com/items?itemName=hbohlin.vhdl-ls) by Henrik Bohlin (Deactivate the one provided by TerosHDL)
  - **VHDL Simulator**: (Anything that supports **VHDL-2008**):
  - **Script execution environment**:
    - `Python 3.11.4` to automatise testing via **VUnit**

## Initial Setup

### Clone repository

- Open terminal
- Run `git clone git@github.com:nselvara/chipdev.io.git`
- Run `cd "Project name"`
- Run `git submodule update --init --recursive` to initialise and update submodules
- Run `code .` to open VSCode in the current directory

### Install Dependencies

- Open a terminal in the project directory
- Run `pip install -r ip/requirements.txt` to install all dependencies

## Running simulation

### Option 1: EDA Playground (Web-Based)

You can simulate this project on [EDA Playground](https://www.edaplayground.com/) without installing anything locally. Use the following settings:

- **Testbench + Design**: `VHDL`
- **Top entity**: `tb_test_entity` (or whatever your testbench entity is called)
- âœ… **Enable `VUnit`** (required to use VUnit checks like `check_equal`)

> [!WARNING]
> Enabling **VUnit** will automatically create a `testbench.py` file.
> **Do not delete this file**, as it is required for:
>
> - Initializing the VUnit test runner
> - Loading `vunit_lib` correctly
> - Enabling procedures such as `check_equal`, `check_true`, etc.

> [!WARNING]
> However, EDA Playground will **not create any VHDL testbench** for you.
> Therefore, you need to **manually create your own VHDL testbench file**:
>
> - Click the âž• symbol next to the file list
> - Name it `tb.vhd` (or your own testbench name)
>   - Paste your testbench VHDL code into it

- âœ… Select `OSVVM` under Libraries if your testbench uses OSVVM features
- **Tools & Simulators**: `Aldec Riviera Pro 2022.04` or newer
- **Compile Options**: `-2008`
- âœ… Check `Open EPWave after run`
- âœ… Check `Use run.do Tcl file` or `Use run.bash shell script` for more control (optional)

These settings ensure compatibility with your VUnit-based testbenches and allow waveform viewing through EPWave.

### Option 2: Local ModelSim/QuestaSim

#### Environment variables

Make sure the environment variable for ModelSim or QuestaSim is set, if not:

> [!Important]
> Don't forget to write the correct path to the ModelSim/QuestaSim folder

##### Linux

Open terminal and run either of the following commands:

> [!Caution]
> Don't forget to write `>>` instead of `>` if you want to append to the file else you

```bash
echo "export VUNIT_MODELSIM_PATH=/opt/modelsim/modelsim_dlx/linuxpe" >> ~/.bashrc
# $questa_fe is the path to the folder where QuestaSim is installed
echo "export VUNIT_MODELSIM_PATH=\"$questa_fe/21.4/questa_fe/win64/\"" >> ~/.bashrc
```

Then restart the terminal or run `source ~/.bashrc` command.

#### Windows

Open PowerShell and run either of the following commands:

```bat
setx /m VUNIT_MODELSIM_PATH C:\modelsim_dlx64_2020.4\win64pe\
setx /m VUNIT_MODELSIM_PATH C:\intelFPGA_pro\21.4\questa_fe\win64\
```

### Run Simulation Locally

This project uses **VUnit** for automated VHDL testbench simulation.
The script [`test_runner.py`](ip/test_runner.py) acts as a wrapper, so you donâ€™t need to deal with VUnit internals.

#### âš™ï¸ How to Run

1. **Open a terminal** in the project directory.
2. To run **all testbenches**, simply execute:

   ```bash
   python ip/test_runner.py
   ```

##### What the script does

- Uses `run_all_testbenches_lib` internally.
  - This hides the VUnit implementation
- Looks for testbenches in the `./ip/` folder.
- Runs all files matching `tb_*.vhd` (recursive pattern `**`).
- GUI can be enabled via `gui=True` in `test_runner.py`.

##### Optional Customisation

You can change the following arguments in `test_runner.py`:

```python
run_all_testbenches_lib(
    path="./ip/",                 # Path where the HDL & tb files are located
    tb_pattern="**",              # Match all testbenches
    timeout_ms=1.0,               # Timeout in milliseconds
    gui=False,                    # Set to True to open ModelSim/QuestaSim GUI
    compile_only=False,           # Only compile, donâ€™t run simulations
    clean=False,                  # Clean before building
    debug=False,                  # Enable debug logging
    use_xilinx_libs=False,        # Add Xilinx simulation libraries
    use_intel_altera_libs=False,  # Add Intel/Altera simulation libraries
    excluded_list=[],             # List of testbenches to exclude
    xunit_xml="./test/res.xml"    # Output file for test results
)
```

## License

All VHDL source code, testbenches, and scripts in this repository are licensed under the GNU General Public License v3.0 (GPLv3).
See the [LICENSE](./LICENSE) file for full details.

> [!NOTE]
> Problem statements and task descriptions referenced from [chipdev.io](https://chipdev.io) are **not** part of this license.
> They are Â© chipdev.io and are used under fair use for educational purposes only.
> This repository is not affiliated with or endorsed by chipdev.io.
> This file and the accompanying VHDL code are licensed under GPLv3.

> [!NOTE]
> See [LICENSE-THIRD-PARTY](./LICENSE-THIRD-PARTY.md) for more.
