#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Jul 22 16:06:24 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {o_pl_err[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {o_pl_err[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {o_pl_err[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {o_pl_err[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {o_pl_err[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {o_pl_err[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {o_pl_err[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {o_pl_err[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {tx_disable[0]} LOC=H12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {tx_disable[0]} LOC=H12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {tx_disable[1]} LOC=F16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {tx_disable[1]} LOC=F16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {i_free_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {i_free_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_hsst/ipcore/hsst_test/pnr/example_design/device_map/hsst_test_dut_top.pcf(line number: 10)] | Port rst_n has been placed at location K18, whose type is share pin.
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
W: ConstraintEditor-4019: Port 'o_p_l2txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l2txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_lx_cdr_align_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_lx_cdr_align_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_pcs_lsm_synced_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_pcs_lsm_synced_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_pll_lock_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_rx_sigdet_sta_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_rx_sigdet_sta_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_pll_done_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_2[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_2[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_2[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_2[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_3[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_3[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_3[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_3[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_2[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_2[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_2[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_2[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_3[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_3[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_3[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_3[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxlane_done_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxlane_done_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_2[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_2[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_2[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_3[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_3[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_3[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_txlane_done_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_txlane_done_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_wtchdg_st_0[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_wtchdg_st_0[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckn_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckp_0' unspecified I/O constraint.
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst to HSST_88_340.
Phase 1.1 1st GP placement started.
Design Utilization : 11%.
Wirelength after clock region global placement is 29531.
1st GP placement takes 5.41 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_109.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_110.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_111.
Clock placement takes 0.47 sec.

Pre global placement takes 7.70 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst i_free_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst o_pl_err_obuf[0]/opit_1 on IOL_19_374.
Placed fixed group with base inst o_pl_err_obuf[1]/opit_1 on IOL_19_373.
Placed fixed group with base inst o_pl_err_obuf[2]/opit_1 on IOL_35_374.
Placed fixed group with base inst o_pl_err_obuf[3]/opit_1 on IOL_35_373.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst tx_disable_obuf[0]/opit_1 on IOL_227_374.
Placed fixed group with base inst tx_disable_obuf[1]/opit_1 on IOL_247_373.
Placed fixed instance U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst on HSST_88_340.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_111.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.05 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 16582.
	4 iterations finished.
	Final slack 19155.
Super clustering done.
Design Utilization : 11%.
2nd GP placement takes 4.44 sec.

Wirelength after global placement is 33516.
Global placement takes 4.48 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 41802.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 16582.
	4 iterations finished.
	Final slack 19155.
Super clustering done.
Design Utilization : 11%.
3rd GP placement takes 4.50 sec.

Wirelength after post global placement is 33242.
Post global placement takes 4.50 sec.

Phase 4 Legalization started.
The average distance in LP is 1.630230.
Wirelength after legalization is 43874.
Legalization takes 0.59 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 21248.
Replication placement takes 0.30 sec.

Wirelength after replication placement is 43874.
Phase 5.2 DP placement started.
Legalized cost 21248.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.25 sec.

Wirelength after detailed placement is 43874.
Timing-driven detailed placement takes 0.55 sec.

Worst slack is 21248, TNS after placement is 0.
Placement done.
Total placement takes 19.58 sec.
Finished placement. (CPU time elapsed 0h:00m:19s)

Routing started.
Building routing graph takes 1.72 sec.
Worst slack is 21248, TNS before global route is 0.
Processing design graph takes 0.56 sec.
Total memory for routing:
	120.478231 M.
Total nets for routing : 8657.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 63 nets, it takes 0.02 sec.
Unrouted nets 92 at the end of iteration 0.
Unrouted nets 32 at the end of iteration 1.
Unrouted nets 14 at the end of iteration 2.
Unrouted nets 11 at the end of iteration 3.
Unrouted nets 9 at the end of iteration 4.
Unrouted nets 9 at the end of iteration 5.
Unrouted nets 9 at the end of iteration 6.
Unrouted nets 9 at the end of iteration 7.
Unrouted nets 6 at the end of iteration 8.
Unrouted nets 3 at the end of iteration 9.
Unrouted nets 3 at the end of iteration 10.
Unrouted nets 4 at the end of iteration 11.
Unrouted nets 5 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 3 at the end of iteration 14.
Unrouted nets 5 at the end of iteration 15.
Unrouted nets 4 at the end of iteration 16.
Unrouted nets 3 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 1 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 0 at the end of iteration 26.
Global Routing step 2 processed 222 nets, it takes 0.81 sec.
Unrouted nets 78 at the end of iteration 0.
Unrouted nets 41 at the end of iteration 1.
Unrouted nets 29 at the end of iteration 2.
Unrouted nets 23 at the end of iteration 3.
Unrouted nets 14 at the end of iteration 4.
Unrouted nets 13 at the end of iteration 5.
Unrouted nets 11 at the end of iteration 6.
Unrouted nets 13 at the end of iteration 7.
Unrouted nets 7 at the end of iteration 8.
Unrouted nets 7 at the end of iteration 9.
Unrouted nets 9 at the end of iteration 10.
Unrouted nets 7 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 5 at the end of iteration 14.
Unrouted nets 3 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 0 at the end of iteration 19.
Global Routing step 3 processed 143 nets, it takes 1.92 sec.
Global routing takes 2.80 sec.
Total 9735 subnets.
    forward max bucket size 34372 , backward 3034.
        Unrouted nets 6298 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.656250 sec.
    forward max bucket size 34333 , backward 2859.
        Unrouted nets 4720 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.906250 sec.
    forward max bucket size 1948 , backward 2505.
        Unrouted nets 2994 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.015625 sec.
    forward max bucket size 1865 , backward 2394.
        Unrouted nets 2554 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.468750 sec.
    forward max bucket size 968 , backward 1551.
        Unrouted nets 2125 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.281250 sec.
    forward max bucket size 545 , backward 934.
        Unrouted nets 1577 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.218750 sec.
    forward max bucket size 587 , backward 1700.
        Unrouted nets 1074 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.171875 sec.
    forward max bucket size 730 , backward 1043.
        Unrouted nets 709 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.125000 sec.
    forward max bucket size 79 , backward 1386.
        Unrouted nets 436 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.093750 sec.
    forward max bucket size 113 , backward 87.
        Unrouted nets 297 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.062500 sec.
    forward max bucket size 94 , backward 199.
        Unrouted nets 189 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.046875 sec.
    forward max bucket size 49 , backward 62.
        Unrouted nets 109 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.031250 sec.
    forward max bucket size 31 , backward 44.
        Unrouted nets 80 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.031250 sec.
    forward max bucket size 43 , backward 72.
        Unrouted nets 62 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.031250 sec.
    forward max bucket size 23 , backward 57.
        Unrouted nets 36 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.031250 sec.
    forward max bucket size 18 , backward 60.
        Unrouted nets 33 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.031250 sec.
    forward max bucket size 43 , backward 45.
        Unrouted nets 20 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.031250 sec.
    forward max bucket size 22 , backward 19.
        Unrouted nets 19 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 14.
        Unrouted nets 5 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.031250 sec.
    forward max bucket size 61 , backward 70.
        Unrouted nets 2 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.031250 sec.
    forward max bucket size 7 , backward 13.
        Unrouted nets 0 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.031250 sec.
Detailed routing takes 20 iterations
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_6/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
Detailed routing takes 7.61 sec.
Start fix hold violation.
Build tmp routing results takes 0.08 sec.
Timing analysis takes 0.42 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 16.
Incremental timing analysis takes 0.33 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 1.19 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.47 sec.
Used SRB routing arc is 60400.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 15.05 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 1057     | 6450          | 17                 
|   FF                     | 3866     | 38700         | 10                 
|   LUT                    | 2925     | 25800         | 12                 
|   LUT-FF pairs           | 2180     | 25800         | 9                  
| Use of CLMS              | 561      | 4250          | 14                 
|   FF                     | 1983     | 25500         | 8                  
|   LUT                    | 1573     | 17000         | 10                 
|   LUT-FF pairs           | 1147     | 17000         | 7                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 36       | 134           | 27                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 369      | 6672          | 6                  
| Use of HSST              | 1        | 1             | 100                
| Use of IO                | 44       | 296           | 15                 
|   IOBD                   | 17       | 64            | 27                 
|   IOBR_LR                | 1        | 7             | 15                 
|   IOBR_TB                | 3        | 8             | 38                 
|   IOBS_LR                | 10       | 161           | 7                  
|   IOBS_TB                | 13       | 56            | 24                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 44       | 400           | 11                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 0        | 5             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 4        | 30            | 14                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:15s)
Design 'hsst_test_dut_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:45s)
Action pnr: Real time elapsed is 0h:0m:48s
Action pnr: CPU time elapsed is 0h:0m:46s
Action pnr: Process CPU time elapsed is 0h:0m:46s
Current time: Mon Jul 22 16:07:11 2024
Action pnr: Peak memory pool usage is 895 MB
