/**
 * @file gpio.hpp
 * @brief Register definitions for STM32H750 - gpio
 *
 * Generated from: stm32h750.svd.patched
 * Generator: cecrops
 * Generated: 2025-12-16T16:03:28.264907
 *
 * DO NOT EDIT - Regenerate with: cecrops generate <mcu-dir>
 */

#ifndef SBL_HW_REG_STM32H750_GPIO_HPP
#define SBL_HW_REG_STM32H750_GPIO_HPP

#include <cstdint>

namespace sbl::hw::reg {

/** GPIO */
struct GPIOA_t {
    volatile uint32_t GPIO_MODER;  ///< GPIO port mode register
    volatile uint32_t GPIO_OTYPER;  ///< GPIO port output type register
    volatile uint32_t GPIO_OSPEEDR;  ///< GPIO port output speed           register
    volatile uint32_t GPIO_PUPDR;  ///< GPIO port pull-up/pull-down           register
    volatile uint32_t GPIO_IDR;  ///< GPIO port input data register
    volatile uint32_t GPIO_ODR;  ///< GPIO port output data register
    volatile uint32_t GPIO_BSRR;  ///< GPIO port bit set/reset           register
    volatile uint32_t GPIO_LCKR;  ///< This register is used to lock the           configuration...
    volatile uint32_t GPIO_AFRL;  ///< GPIO alternate function low           register
    volatile uint32_t GPIO_AFRH;  ///< GPIO alternate function high           register
};

/** GPIO */
struct GPIOB_t {
    volatile uint32_t GPIO_MODER;  ///< GPIO port mode register
    volatile uint32_t GPIO_OTYPER;  ///< GPIO port output type register
    volatile uint32_t GPIO_OSPEEDR;  ///< GPIO port output speed           register
    volatile uint32_t GPIO_PUPDR;  ///< GPIO port pull-up/pull-down           register
    volatile uint32_t GPIO_IDR;  ///< GPIO port input data register
    volatile uint32_t GPIO_ODR;  ///< GPIO port output data register
    volatile uint32_t GPIO_BSRR;  ///< GPIO port bit set/reset           register
    volatile uint32_t GPIO_LCKR;  ///< This register is used to lock the           configuration...
    volatile uint32_t GPIO_AFRL;  ///< GPIO alternate function low           register
    volatile uint32_t GPIO_AFRH;  ///< GPIO alternate function high           register
};

/** GPIO */
struct GPIOC_t {
    volatile uint32_t GPIO_MODER;  ///< GPIO port mode register
    volatile uint32_t GPIO_OTYPER;  ///< GPIO port output type register
    volatile uint32_t GPIO_OSPEEDR;  ///< GPIO port output speed           register
    volatile uint32_t GPIO_PUPDR;  ///< GPIO port pull-up/pull-down           register
    volatile uint32_t GPIO_IDR;  ///< GPIO port input data register
    volatile uint32_t GPIO_ODR;  ///< GPIO port output data register
    volatile uint32_t GPIO_BSRR;  ///< GPIO port bit set/reset           register
    volatile uint32_t GPIO_LCKR;  ///< This register is used to lock the           configuration...
    volatile uint32_t GPIO_AFRL;  ///< GPIO alternate function low           register
    volatile uint32_t GPIO_AFRH;  ///< GPIO alternate function high           register
};

/** GPIO */
struct GPIOD_t {
    volatile uint32_t GPIO_MODER;  ///< GPIO port mode register
    volatile uint32_t GPIO_OTYPER;  ///< GPIO port output type register
    volatile uint32_t GPIO_OSPEEDR;  ///< GPIO port output speed           register
    volatile uint32_t GPIO_PUPDR;  ///< GPIO port pull-up/pull-down           register
    volatile uint32_t GPIO_IDR;  ///< GPIO port input data register
    volatile uint32_t GPIO_ODR;  ///< GPIO port output data register
    volatile uint32_t GPIO_BSRR;  ///< GPIO port bit set/reset           register
    volatile uint32_t GPIO_LCKR;  ///< This register is used to lock the           configuration...
    volatile uint32_t GPIO_AFRL;  ///< GPIO alternate function low           register
    volatile uint32_t GPIO_AFRH;  ///< GPIO alternate function high           register
};

/** GPIO */
struct GPIOE_t {
    volatile uint32_t GPIO_MODER;  ///< GPIO port mode register
    volatile uint32_t GPIO_OTYPER;  ///< GPIO port output type register
    volatile uint32_t GPIO_OSPEEDR;  ///< GPIO port output speed           register
    volatile uint32_t GPIO_PUPDR;  ///< GPIO port pull-up/pull-down           register
    volatile uint32_t GPIO_IDR;  ///< GPIO port input data register
    volatile uint32_t GPIO_ODR;  ///< GPIO port output data register
    volatile uint32_t GPIO_BSRR;  ///< GPIO port bit set/reset           register
    volatile uint32_t GPIO_LCKR;  ///< This register is used to lock the           configuration...
    volatile uint32_t GPIO_AFRL;  ///< GPIO alternate function low           register
    volatile uint32_t GPIO_AFRH;  ///< GPIO alternate function high           register
};

/** GPIO */
struct GPIOF_t {
    volatile uint32_t GPIO_MODER;  ///< GPIO port mode register
    volatile uint32_t GPIO_OTYPER;  ///< GPIO port output type register
    volatile uint32_t GPIO_OSPEEDR;  ///< GPIO port output speed           register
    volatile uint32_t GPIO_PUPDR;  ///< GPIO port pull-up/pull-down           register
    volatile uint32_t GPIO_IDR;  ///< GPIO port input data register
    volatile uint32_t GPIO_ODR;  ///< GPIO port output data register
    volatile uint32_t GPIO_BSRR;  ///< GPIO port bit set/reset           register
    volatile uint32_t GPIO_LCKR;  ///< This register is used to lock the           configuration...
    volatile uint32_t GPIO_AFRL;  ///< GPIO alternate function low           register
    volatile uint32_t GPIO_AFRH;  ///< GPIO alternate function high           register
};

/** GPIO */
struct GPIOG_t {
    volatile uint32_t GPIO_MODER;  ///< GPIO port mode register
    volatile uint32_t GPIO_OTYPER;  ///< GPIO port output type register
    volatile uint32_t GPIO_OSPEEDR;  ///< GPIO port output speed           register
    volatile uint32_t GPIO_PUPDR;  ///< GPIO port pull-up/pull-down           register
    volatile uint32_t GPIO_IDR;  ///< GPIO port input data register
    volatile uint32_t GPIO_ODR;  ///< GPIO port output data register
    volatile uint32_t GPIO_BSRR;  ///< GPIO port bit set/reset           register
    volatile uint32_t GPIO_LCKR;  ///< This register is used to lock the           configuration...
    volatile uint32_t GPIO_AFRL;  ///< GPIO alternate function low           register
    volatile uint32_t GPIO_AFRH;  ///< GPIO alternate function high           register
};

/** GPIO */
struct GPIOH_t {
    volatile uint32_t GPIO_MODER;  ///< GPIO port mode register
    volatile uint32_t GPIO_OTYPER;  ///< GPIO port output type register
    volatile uint32_t GPIO_OSPEEDR;  ///< GPIO port output speed           register
    volatile uint32_t GPIO_PUPDR;  ///< GPIO port pull-up/pull-down           register
    volatile uint32_t GPIO_IDR;  ///< GPIO port input data register
    volatile uint32_t GPIO_ODR;  ///< GPIO port output data register
    volatile uint32_t GPIO_BSRR;  ///< GPIO port bit set/reset           register
    volatile uint32_t GPIO_LCKR;  ///< This register is used to lock the           configuration...
    volatile uint32_t GPIO_AFRL;  ///< GPIO alternate function low           register
    volatile uint32_t GPIO_AFRH;  ///< GPIO alternate function high           register
};

/** GPIO */
struct GPIOI_t {
    volatile uint32_t GPIO_MODER;  ///< GPIO port mode register
    volatile uint32_t GPIO_OTYPER;  ///< GPIO port output type register
    volatile uint32_t GPIO_OSPEEDR;  ///< GPIO port output speed           register
    volatile uint32_t GPIO_PUPDR;  ///< GPIO port pull-up/pull-down           register
    volatile uint32_t GPIO_IDR;  ///< GPIO port input data register
    volatile uint32_t GPIO_ODR;  ///< GPIO port output data register
    volatile uint32_t GPIO_BSRR;  ///< GPIO port bit set/reset           register
    volatile uint32_t GPIO_LCKR;  ///< This register is used to lock the           configuration...
    volatile uint32_t GPIO_AFRL;  ///< GPIO alternate function low           register
    volatile uint32_t GPIO_AFRH;  ///< GPIO alternate function high           register
};

/** GPIO */
struct GPIOJ_t {
    volatile uint32_t GPIO_MODER;  ///< GPIO port mode register
    volatile uint32_t GPIO_OTYPER;  ///< GPIO port output type register
    volatile uint32_t GPIO_OSPEEDR;  ///< GPIO port output speed           register
    volatile uint32_t GPIO_PUPDR;  ///< GPIO port pull-up/pull-down           register
    volatile uint32_t GPIO_IDR;  ///< GPIO port input data register
    volatile uint32_t GPIO_ODR;  ///< GPIO port output data register
    volatile uint32_t GPIO_BSRR;  ///< GPIO port bit set/reset           register
    volatile uint32_t GPIO_LCKR;  ///< This register is used to lock the           configuration...
    volatile uint32_t GPIO_AFRL;  ///< GPIO alternate function low           register
    volatile uint32_t GPIO_AFRH;  ///< GPIO alternate function high           register
};

/** GPIO */
struct GPIOK_t {
    volatile uint32_t GPIO_MODER;  ///< GPIO port mode register
    volatile uint32_t GPIO_OTYPER;  ///< GPIO port output type register
    volatile uint32_t GPIO_OSPEEDR;  ///< GPIO port output speed           register
    volatile uint32_t GPIO_PUPDR;  ///< GPIO port pull-up/pull-down           register
    volatile uint32_t GPIO_IDR;  ///< GPIO port input data register
    volatile uint32_t GPIO_ODR;  ///< GPIO port output data register
    volatile uint32_t GPIO_BSRR;  ///< GPIO port bit set/reset           register
    volatile uint32_t GPIO_LCKR;  ///< This register is used to lock the           configuration...
    volatile uint32_t GPIO_AFRL;  ///< GPIO alternate function low           register
    volatile uint32_t GPIO_AFRH;  ///< GPIO alternate function high           register
};

namespace GPIOA {
    // GPIO_MODER fields
    inline constexpr uint32_t GPIO_MODER_MODE0_Pos = 0;
    inline constexpr uint32_t GPIO_MODER_MODE0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_MODER_MODE1_Pos = 2;
    inline constexpr uint32_t GPIO_MODER_MODE1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_MODER_MODE2_Pos = 4;
    inline constexpr uint32_t GPIO_MODER_MODE2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_MODER_MODE3_Pos = 6;
    inline constexpr uint32_t GPIO_MODER_MODE3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_MODER_MODE4_Pos = 8;
    inline constexpr uint32_t GPIO_MODER_MODE4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_MODER_MODE5_Pos = 10;
    inline constexpr uint32_t GPIO_MODER_MODE5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_MODER_MODE6_Pos = 12;
    inline constexpr uint32_t GPIO_MODER_MODE6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_MODER_MODE7_Pos = 14;
    inline constexpr uint32_t GPIO_MODER_MODE7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_MODER_MODE8_Pos = 16;
    inline constexpr uint32_t GPIO_MODER_MODE8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_MODER_MODE9_Pos = 18;
    inline constexpr uint32_t GPIO_MODER_MODE9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_MODER_MODE10_Pos = 20;
    inline constexpr uint32_t GPIO_MODER_MODE10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_MODER_MODE11_Pos = 22;
    inline constexpr uint32_t GPIO_MODER_MODE11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_MODER_MODE12_Pos = 24;
    inline constexpr uint32_t GPIO_MODER_MODE12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_MODER_MODE13_Pos = 26;
    inline constexpr uint32_t GPIO_MODER_MODE13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_MODER_MODE14_Pos = 28;
    inline constexpr uint32_t GPIO_MODER_MODE14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_MODER_MODE15_Pos = 30;
    inline constexpr uint32_t GPIO_MODER_MODE15_Msk = 0xC0000000;

    // GPIO_OTYPER fields
    inline constexpr uint32_t GPIO_OTYPER_OT0_Pos = 0;
    inline constexpr uint32_t GPIO_OTYPER_OT0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_OTYPER_OT0 = (1U << 0);
    inline constexpr uint32_t GPIO_OTYPER_OT1_Pos = 1;
    inline constexpr uint32_t GPIO_OTYPER_OT1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_OTYPER_OT1 = (1U << 1);
    inline constexpr uint32_t GPIO_OTYPER_OT2_Pos = 2;
    inline constexpr uint32_t GPIO_OTYPER_OT2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_OTYPER_OT2 = (1U << 2);
    inline constexpr uint32_t GPIO_OTYPER_OT3_Pos = 3;
    inline constexpr uint32_t GPIO_OTYPER_OT3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_OTYPER_OT3 = (1U << 3);
    inline constexpr uint32_t GPIO_OTYPER_OT4_Pos = 4;
    inline constexpr uint32_t GPIO_OTYPER_OT4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_OTYPER_OT4 = (1U << 4);
    inline constexpr uint32_t GPIO_OTYPER_OT5_Pos = 5;
    inline constexpr uint32_t GPIO_OTYPER_OT5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_OTYPER_OT5 = (1U << 5);
    inline constexpr uint32_t GPIO_OTYPER_OT6_Pos = 6;
    inline constexpr uint32_t GPIO_OTYPER_OT6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_OTYPER_OT6 = (1U << 6);
    inline constexpr uint32_t GPIO_OTYPER_OT7_Pos = 7;
    inline constexpr uint32_t GPIO_OTYPER_OT7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_OTYPER_OT7 = (1U << 7);
    inline constexpr uint32_t GPIO_OTYPER_OT8_Pos = 8;
    inline constexpr uint32_t GPIO_OTYPER_OT8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_OTYPER_OT8 = (1U << 8);
    inline constexpr uint32_t GPIO_OTYPER_OT9_Pos = 9;
    inline constexpr uint32_t GPIO_OTYPER_OT9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_OTYPER_OT9 = (1U << 9);
    inline constexpr uint32_t GPIO_OTYPER_OT10_Pos = 10;
    inline constexpr uint32_t GPIO_OTYPER_OT10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_OTYPER_OT10 = (1U << 10);
    inline constexpr uint32_t GPIO_OTYPER_OT11_Pos = 11;
    inline constexpr uint32_t GPIO_OTYPER_OT11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_OTYPER_OT11 = (1U << 11);
    inline constexpr uint32_t GPIO_OTYPER_OT12_Pos = 12;
    inline constexpr uint32_t GPIO_OTYPER_OT12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_OTYPER_OT12 = (1U << 12);
    inline constexpr uint32_t GPIO_OTYPER_OT13_Pos = 13;
    inline constexpr uint32_t GPIO_OTYPER_OT13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_OTYPER_OT13 = (1U << 13);
    inline constexpr uint32_t GPIO_OTYPER_OT14_Pos = 14;
    inline constexpr uint32_t GPIO_OTYPER_OT14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_OTYPER_OT14 = (1U << 14);
    inline constexpr uint32_t GPIO_OTYPER_OT15_Pos = 15;
    inline constexpr uint32_t GPIO_OTYPER_OT15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_OTYPER_OT15 = (1U << 15);

    // GPIO_OSPEEDR fields
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED0_Pos = 0;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED1_Pos = 2;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED2_Pos = 4;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED3_Pos = 6;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED4_Pos = 8;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED5_Pos = 10;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED6_Pos = 12;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED7_Pos = 14;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED8_Pos = 16;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED9_Pos = 18;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED10_Pos = 20;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED11_Pos = 22;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED12_Pos = 24;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED13_Pos = 26;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED14_Pos = 28;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED15_Pos = 30;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED15_Msk = 0xC0000000;

    // GPIO_PUPDR fields
    inline constexpr uint32_t GPIO_PUPDR_PUPD0_Pos = 0;
    inline constexpr uint32_t GPIO_PUPDR_PUPD0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_PUPDR_PUPD1_Pos = 2;
    inline constexpr uint32_t GPIO_PUPDR_PUPD1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_PUPDR_PUPD2_Pos = 4;
    inline constexpr uint32_t GPIO_PUPDR_PUPD2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_PUPDR_PUPD3_Pos = 6;
    inline constexpr uint32_t GPIO_PUPDR_PUPD3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_PUPDR_PUPD4_Pos = 8;
    inline constexpr uint32_t GPIO_PUPDR_PUPD4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_PUPDR_PUPD5_Pos = 10;
    inline constexpr uint32_t GPIO_PUPDR_PUPD5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_PUPDR_PUPD6_Pos = 12;
    inline constexpr uint32_t GPIO_PUPDR_PUPD6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD7_Pos = 14;
    inline constexpr uint32_t GPIO_PUPDR_PUPD7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD8_Pos = 16;
    inline constexpr uint32_t GPIO_PUPDR_PUPD8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD9_Pos = 18;
    inline constexpr uint32_t GPIO_PUPDR_PUPD9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD10_Pos = 20;
    inline constexpr uint32_t GPIO_PUPDR_PUPD10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD11_Pos = 22;
    inline constexpr uint32_t GPIO_PUPDR_PUPD11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD12_Pos = 24;
    inline constexpr uint32_t GPIO_PUPDR_PUPD12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD13_Pos = 26;
    inline constexpr uint32_t GPIO_PUPDR_PUPD13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD14_Pos = 28;
    inline constexpr uint32_t GPIO_PUPDR_PUPD14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD15_Pos = 30;
    inline constexpr uint32_t GPIO_PUPDR_PUPD15_Msk = 0xC0000000;

    // GPIO_IDR fields
    inline constexpr uint32_t GPIO_IDR_ID0_Pos = 0;
    inline constexpr uint32_t GPIO_IDR_ID0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_IDR_ID0 = (1U << 0);
    inline constexpr uint32_t GPIO_IDR_ID1_Pos = 1;
    inline constexpr uint32_t GPIO_IDR_ID1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_IDR_ID1 = (1U << 1);
    inline constexpr uint32_t GPIO_IDR_ID2_Pos = 2;
    inline constexpr uint32_t GPIO_IDR_ID2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_IDR_ID2 = (1U << 2);
    inline constexpr uint32_t GPIO_IDR_ID3_Pos = 3;
    inline constexpr uint32_t GPIO_IDR_ID3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_IDR_ID3 = (1U << 3);
    inline constexpr uint32_t GPIO_IDR_ID4_Pos = 4;
    inline constexpr uint32_t GPIO_IDR_ID4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_IDR_ID4 = (1U << 4);
    inline constexpr uint32_t GPIO_IDR_ID5_Pos = 5;
    inline constexpr uint32_t GPIO_IDR_ID5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_IDR_ID5 = (1U << 5);
    inline constexpr uint32_t GPIO_IDR_ID6_Pos = 6;
    inline constexpr uint32_t GPIO_IDR_ID6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_IDR_ID6 = (1U << 6);
    inline constexpr uint32_t GPIO_IDR_ID7_Pos = 7;
    inline constexpr uint32_t GPIO_IDR_ID7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_IDR_ID7 = (1U << 7);
    inline constexpr uint32_t GPIO_IDR_ID8_Pos = 8;
    inline constexpr uint32_t GPIO_IDR_ID8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_IDR_ID8 = (1U << 8);
    inline constexpr uint32_t GPIO_IDR_ID9_Pos = 9;
    inline constexpr uint32_t GPIO_IDR_ID9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_IDR_ID9 = (1U << 9);
    inline constexpr uint32_t GPIO_IDR_ID10_Pos = 10;
    inline constexpr uint32_t GPIO_IDR_ID10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_IDR_ID10 = (1U << 10);
    inline constexpr uint32_t GPIO_IDR_ID11_Pos = 11;
    inline constexpr uint32_t GPIO_IDR_ID11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_IDR_ID11 = (1U << 11);
    inline constexpr uint32_t GPIO_IDR_ID12_Pos = 12;
    inline constexpr uint32_t GPIO_IDR_ID12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_IDR_ID12 = (1U << 12);
    inline constexpr uint32_t GPIO_IDR_ID13_Pos = 13;
    inline constexpr uint32_t GPIO_IDR_ID13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_IDR_ID13 = (1U << 13);
    inline constexpr uint32_t GPIO_IDR_ID14_Pos = 14;
    inline constexpr uint32_t GPIO_IDR_ID14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_IDR_ID14 = (1U << 14);
    inline constexpr uint32_t GPIO_IDR_ID15_Pos = 15;
    inline constexpr uint32_t GPIO_IDR_ID15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_IDR_ID15 = (1U << 15);

    // GPIO_ODR fields
    inline constexpr uint32_t GPIO_ODR_OD0_Pos = 0;
    inline constexpr uint32_t GPIO_ODR_OD0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_ODR_OD0 = (1U << 0);
    inline constexpr uint32_t GPIO_ODR_OD1_Pos = 1;
    inline constexpr uint32_t GPIO_ODR_OD1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_ODR_OD1 = (1U << 1);
    inline constexpr uint32_t GPIO_ODR_OD2_Pos = 2;
    inline constexpr uint32_t GPIO_ODR_OD2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_ODR_OD2 = (1U << 2);
    inline constexpr uint32_t GPIO_ODR_OD3_Pos = 3;
    inline constexpr uint32_t GPIO_ODR_OD3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_ODR_OD3 = (1U << 3);
    inline constexpr uint32_t GPIO_ODR_OD4_Pos = 4;
    inline constexpr uint32_t GPIO_ODR_OD4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_ODR_OD4 = (1U << 4);
    inline constexpr uint32_t GPIO_ODR_OD5_Pos = 5;
    inline constexpr uint32_t GPIO_ODR_OD5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_ODR_OD5 = (1U << 5);
    inline constexpr uint32_t GPIO_ODR_OD6_Pos = 6;
    inline constexpr uint32_t GPIO_ODR_OD6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_ODR_OD6 = (1U << 6);
    inline constexpr uint32_t GPIO_ODR_OD7_Pos = 7;
    inline constexpr uint32_t GPIO_ODR_OD7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_ODR_OD7 = (1U << 7);
    inline constexpr uint32_t GPIO_ODR_OD8_Pos = 8;
    inline constexpr uint32_t GPIO_ODR_OD8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_ODR_OD8 = (1U << 8);
    inline constexpr uint32_t GPIO_ODR_OD9_Pos = 9;
    inline constexpr uint32_t GPIO_ODR_OD9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_ODR_OD9 = (1U << 9);
    inline constexpr uint32_t GPIO_ODR_OD10_Pos = 10;
    inline constexpr uint32_t GPIO_ODR_OD10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_ODR_OD10 = (1U << 10);
    inline constexpr uint32_t GPIO_ODR_OD11_Pos = 11;
    inline constexpr uint32_t GPIO_ODR_OD11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_ODR_OD11 = (1U << 11);
    inline constexpr uint32_t GPIO_ODR_OD12_Pos = 12;
    inline constexpr uint32_t GPIO_ODR_OD12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_ODR_OD12 = (1U << 12);
    inline constexpr uint32_t GPIO_ODR_OD13_Pos = 13;
    inline constexpr uint32_t GPIO_ODR_OD13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_ODR_OD13 = (1U << 13);
    inline constexpr uint32_t GPIO_ODR_OD14_Pos = 14;
    inline constexpr uint32_t GPIO_ODR_OD14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_ODR_OD14 = (1U << 14);
    inline constexpr uint32_t GPIO_ODR_OD15_Pos = 15;
    inline constexpr uint32_t GPIO_ODR_OD15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_ODR_OD15 = (1U << 15);

    // GPIO_BSRR fields
    inline constexpr uint32_t GPIO_BSRR_BS0_Pos = 0;
    inline constexpr uint32_t GPIO_BSRR_BS0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_BSRR_BS0 = (1U << 0);
    inline constexpr uint32_t GPIO_BSRR_BS1_Pos = 1;
    inline constexpr uint32_t GPIO_BSRR_BS1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_BSRR_BS1 = (1U << 1);
    inline constexpr uint32_t GPIO_BSRR_BS2_Pos = 2;
    inline constexpr uint32_t GPIO_BSRR_BS2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_BSRR_BS2 = (1U << 2);
    inline constexpr uint32_t GPIO_BSRR_BS3_Pos = 3;
    inline constexpr uint32_t GPIO_BSRR_BS3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_BSRR_BS3 = (1U << 3);
    inline constexpr uint32_t GPIO_BSRR_BS4_Pos = 4;
    inline constexpr uint32_t GPIO_BSRR_BS4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_BSRR_BS4 = (1U << 4);
    inline constexpr uint32_t GPIO_BSRR_BS5_Pos = 5;
    inline constexpr uint32_t GPIO_BSRR_BS5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_BSRR_BS5 = (1U << 5);
    inline constexpr uint32_t GPIO_BSRR_BS6_Pos = 6;
    inline constexpr uint32_t GPIO_BSRR_BS6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_BSRR_BS6 = (1U << 6);
    inline constexpr uint32_t GPIO_BSRR_BS7_Pos = 7;
    inline constexpr uint32_t GPIO_BSRR_BS7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_BSRR_BS7 = (1U << 7);
    inline constexpr uint32_t GPIO_BSRR_BS8_Pos = 8;
    inline constexpr uint32_t GPIO_BSRR_BS8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_BSRR_BS8 = (1U << 8);
    inline constexpr uint32_t GPIO_BSRR_BS9_Pos = 9;
    inline constexpr uint32_t GPIO_BSRR_BS9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_BSRR_BS9 = (1U << 9);
    inline constexpr uint32_t GPIO_BSRR_BS10_Pos = 10;
    inline constexpr uint32_t GPIO_BSRR_BS10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_BSRR_BS10 = (1U << 10);
    inline constexpr uint32_t GPIO_BSRR_BS11_Pos = 11;
    inline constexpr uint32_t GPIO_BSRR_BS11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_BSRR_BS11 = (1U << 11);
    inline constexpr uint32_t GPIO_BSRR_BS12_Pos = 12;
    inline constexpr uint32_t GPIO_BSRR_BS12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_BSRR_BS12 = (1U << 12);
    inline constexpr uint32_t GPIO_BSRR_BS13_Pos = 13;
    inline constexpr uint32_t GPIO_BSRR_BS13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_BSRR_BS13 = (1U << 13);
    inline constexpr uint32_t GPIO_BSRR_BS14_Pos = 14;
    inline constexpr uint32_t GPIO_BSRR_BS14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_BSRR_BS14 = (1U << 14);
    inline constexpr uint32_t GPIO_BSRR_BS15_Pos = 15;
    inline constexpr uint32_t GPIO_BSRR_BS15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_BSRR_BS15 = (1U << 15);
    inline constexpr uint32_t GPIO_BSRR_BR0_Pos = 16;
    inline constexpr uint32_t GPIO_BSRR_BR0_Msk = 0x00010000;
    inline constexpr uint32_t GPIO_BSRR_BR0 = (1U << 16);
    inline constexpr uint32_t GPIO_BSRR_BR1_Pos = 17;
    inline constexpr uint32_t GPIO_BSRR_BR1_Msk = 0x00020000;
    inline constexpr uint32_t GPIO_BSRR_BR1 = (1U << 17);
    inline constexpr uint32_t GPIO_BSRR_BR2_Pos = 18;
    inline constexpr uint32_t GPIO_BSRR_BR2_Msk = 0x00040000;
    inline constexpr uint32_t GPIO_BSRR_BR2 = (1U << 18);
    inline constexpr uint32_t GPIO_BSRR_BR3_Pos = 19;
    inline constexpr uint32_t GPIO_BSRR_BR3_Msk = 0x00080000;
    inline constexpr uint32_t GPIO_BSRR_BR3 = (1U << 19);
    inline constexpr uint32_t GPIO_BSRR_BR4_Pos = 20;
    inline constexpr uint32_t GPIO_BSRR_BR4_Msk = 0x00100000;
    inline constexpr uint32_t GPIO_BSRR_BR4 = (1U << 20);
    inline constexpr uint32_t GPIO_BSRR_BR5_Pos = 21;
    inline constexpr uint32_t GPIO_BSRR_BR5_Msk = 0x00200000;
    inline constexpr uint32_t GPIO_BSRR_BR5 = (1U << 21);
    inline constexpr uint32_t GPIO_BSRR_BR6_Pos = 22;
    inline constexpr uint32_t GPIO_BSRR_BR6_Msk = 0x00400000;
    inline constexpr uint32_t GPIO_BSRR_BR6 = (1U << 22);
    inline constexpr uint32_t GPIO_BSRR_BR7_Pos = 23;
    inline constexpr uint32_t GPIO_BSRR_BR7_Msk = 0x00800000;
    inline constexpr uint32_t GPIO_BSRR_BR7 = (1U << 23);
    inline constexpr uint32_t GPIO_BSRR_BR8_Pos = 24;
    inline constexpr uint32_t GPIO_BSRR_BR8_Msk = 0x01000000;
    inline constexpr uint32_t GPIO_BSRR_BR8 = (1U << 24);
    inline constexpr uint32_t GPIO_BSRR_BR9_Pos = 25;
    inline constexpr uint32_t GPIO_BSRR_BR9_Msk = 0x02000000;
    inline constexpr uint32_t GPIO_BSRR_BR9 = (1U << 25);
    inline constexpr uint32_t GPIO_BSRR_BR10_Pos = 26;
    inline constexpr uint32_t GPIO_BSRR_BR10_Msk = 0x04000000;
    inline constexpr uint32_t GPIO_BSRR_BR10 = (1U << 26);
    inline constexpr uint32_t GPIO_BSRR_BR11_Pos = 27;
    inline constexpr uint32_t GPIO_BSRR_BR11_Msk = 0x08000000;
    inline constexpr uint32_t GPIO_BSRR_BR11 = (1U << 27);
    inline constexpr uint32_t GPIO_BSRR_BR12_Pos = 28;
    inline constexpr uint32_t GPIO_BSRR_BR12_Msk = 0x10000000;
    inline constexpr uint32_t GPIO_BSRR_BR12 = (1U << 28);
    inline constexpr uint32_t GPIO_BSRR_BR13_Pos = 29;
    inline constexpr uint32_t GPIO_BSRR_BR13_Msk = 0x20000000;
    inline constexpr uint32_t GPIO_BSRR_BR13 = (1U << 29);
    inline constexpr uint32_t GPIO_BSRR_BR14_Pos = 30;
    inline constexpr uint32_t GPIO_BSRR_BR14_Msk = 0x40000000;
    inline constexpr uint32_t GPIO_BSRR_BR14 = (1U << 30);
    inline constexpr uint32_t GPIO_BSRR_BR15_Pos = 31;
    inline constexpr uint32_t GPIO_BSRR_BR15_Msk = 0x80000000;
    inline constexpr uint32_t GPIO_BSRR_BR15 = (1U << 31);

    // GPIO_LCKR fields
    inline constexpr uint32_t GPIO_LCKR_LCK0_Pos = 0;
    inline constexpr uint32_t GPIO_LCKR_LCK0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_LCKR_LCK0 = (1U << 0);
    inline constexpr uint32_t GPIO_LCKR_LCK1_Pos = 1;
    inline constexpr uint32_t GPIO_LCKR_LCK1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_LCKR_LCK1 = (1U << 1);
    inline constexpr uint32_t GPIO_LCKR_LCK2_Pos = 2;
    inline constexpr uint32_t GPIO_LCKR_LCK2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_LCKR_LCK2 = (1U << 2);
    inline constexpr uint32_t GPIO_LCKR_LCK3_Pos = 3;
    inline constexpr uint32_t GPIO_LCKR_LCK3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_LCKR_LCK3 = (1U << 3);
    inline constexpr uint32_t GPIO_LCKR_LCK4_Pos = 4;
    inline constexpr uint32_t GPIO_LCKR_LCK4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_LCKR_LCK4 = (1U << 4);
    inline constexpr uint32_t GPIO_LCKR_LCK5_Pos = 5;
    inline constexpr uint32_t GPIO_LCKR_LCK5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_LCKR_LCK5 = (1U << 5);
    inline constexpr uint32_t GPIO_LCKR_LCK6_Pos = 6;
    inline constexpr uint32_t GPIO_LCKR_LCK6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_LCKR_LCK6 = (1U << 6);
    inline constexpr uint32_t GPIO_LCKR_LCK7_Pos = 7;
    inline constexpr uint32_t GPIO_LCKR_LCK7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_LCKR_LCK7 = (1U << 7);
    inline constexpr uint32_t GPIO_LCKR_LCK8_Pos = 8;
    inline constexpr uint32_t GPIO_LCKR_LCK8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_LCKR_LCK8 = (1U << 8);
    inline constexpr uint32_t GPIO_LCKR_LCK9_Pos = 9;
    inline constexpr uint32_t GPIO_LCKR_LCK9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_LCKR_LCK9 = (1U << 9);
    inline constexpr uint32_t GPIO_LCKR_LCK10_Pos = 10;
    inline constexpr uint32_t GPIO_LCKR_LCK10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_LCKR_LCK10 = (1U << 10);
    inline constexpr uint32_t GPIO_LCKR_LCK11_Pos = 11;
    inline constexpr uint32_t GPIO_LCKR_LCK11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_LCKR_LCK11 = (1U << 11);
    inline constexpr uint32_t GPIO_LCKR_LCK12_Pos = 12;
    inline constexpr uint32_t GPIO_LCKR_LCK12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_LCKR_LCK12 = (1U << 12);
    inline constexpr uint32_t GPIO_LCKR_LCK13_Pos = 13;
    inline constexpr uint32_t GPIO_LCKR_LCK13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_LCKR_LCK13 = (1U << 13);
    inline constexpr uint32_t GPIO_LCKR_LCK14_Pos = 14;
    inline constexpr uint32_t GPIO_LCKR_LCK14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_LCKR_LCK14 = (1U << 14);
    inline constexpr uint32_t GPIO_LCKR_LCK15_Pos = 15;
    inline constexpr uint32_t GPIO_LCKR_LCK15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_LCKR_LCK15 = (1U << 15);
    inline constexpr uint32_t GPIO_LCKR_LCKK_Pos = 16;
    inline constexpr uint32_t GPIO_LCKR_LCKK_Msk = 0x00010000;
    inline constexpr uint32_t GPIO_LCKR_LCKK = (1U << 16);

    // GPIO_AFRL fields
    inline constexpr uint32_t GPIO_AFRL_AFSEL0_Pos = 0;
    inline constexpr uint32_t GPIO_AFRL_AFSEL0_Msk = 0x0000000F;
    inline constexpr uint32_t GPIO_AFRL_AFSEL1_Pos = 4;
    inline constexpr uint32_t GPIO_AFRL_AFSEL1_Msk = 0x000000F0;
    inline constexpr uint32_t GPIO_AFRL_AFSEL2_Pos = 8;
    inline constexpr uint32_t GPIO_AFRL_AFSEL2_Msk = 0x00000F00;
    inline constexpr uint32_t GPIO_AFRL_AFSEL3_Pos = 12;
    inline constexpr uint32_t GPIO_AFRL_AFSEL3_Msk = 0x0000F000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL4_Pos = 16;
    inline constexpr uint32_t GPIO_AFRL_AFSEL4_Msk = 0x000F0000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL5_Pos = 20;
    inline constexpr uint32_t GPIO_AFRL_AFSEL5_Msk = 0x00F00000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL6_Pos = 24;
    inline constexpr uint32_t GPIO_AFRL_AFSEL6_Msk = 0x0F000000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL7_Pos = 28;
    inline constexpr uint32_t GPIO_AFRL_AFSEL7_Msk = 0xF0000000;

    // GPIO_AFRH fields
    inline constexpr uint32_t GPIO_AFRH_AFSEL8_Pos = 0;
    inline constexpr uint32_t GPIO_AFRH_AFSEL8_Msk = 0x0000000F;
    inline constexpr uint32_t GPIO_AFRH_AFSEL9_Pos = 4;
    inline constexpr uint32_t GPIO_AFRH_AFSEL9_Msk = 0x000000F0;
    inline constexpr uint32_t GPIO_AFRH_AFSEL10_Pos = 8;
    inline constexpr uint32_t GPIO_AFRH_AFSEL10_Msk = 0x00000F00;
    inline constexpr uint32_t GPIO_AFRH_AFSEL11_Pos = 12;
    inline constexpr uint32_t GPIO_AFRH_AFSEL11_Msk = 0x0000F000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL12_Pos = 16;
    inline constexpr uint32_t GPIO_AFRH_AFSEL12_Msk = 0x000F0000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL13_Pos = 20;
    inline constexpr uint32_t GPIO_AFRH_AFSEL13_Msk = 0x00F00000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL14_Pos = 24;
    inline constexpr uint32_t GPIO_AFRH_AFSEL14_Msk = 0x0F000000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL15_Pos = 28;
    inline constexpr uint32_t GPIO_AFRH_AFSEL15_Msk = 0xF0000000;

} // namespace GPIOA

namespace GPIOB {
    // GPIO_MODER fields
    inline constexpr uint32_t GPIO_MODER_MODE0_Pos = 0;
    inline constexpr uint32_t GPIO_MODER_MODE0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_MODER_MODE1_Pos = 2;
    inline constexpr uint32_t GPIO_MODER_MODE1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_MODER_MODE2_Pos = 4;
    inline constexpr uint32_t GPIO_MODER_MODE2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_MODER_MODE3_Pos = 6;
    inline constexpr uint32_t GPIO_MODER_MODE3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_MODER_MODE4_Pos = 8;
    inline constexpr uint32_t GPIO_MODER_MODE4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_MODER_MODE5_Pos = 10;
    inline constexpr uint32_t GPIO_MODER_MODE5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_MODER_MODE6_Pos = 12;
    inline constexpr uint32_t GPIO_MODER_MODE6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_MODER_MODE7_Pos = 14;
    inline constexpr uint32_t GPIO_MODER_MODE7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_MODER_MODE8_Pos = 16;
    inline constexpr uint32_t GPIO_MODER_MODE8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_MODER_MODE9_Pos = 18;
    inline constexpr uint32_t GPIO_MODER_MODE9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_MODER_MODE10_Pos = 20;
    inline constexpr uint32_t GPIO_MODER_MODE10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_MODER_MODE11_Pos = 22;
    inline constexpr uint32_t GPIO_MODER_MODE11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_MODER_MODE12_Pos = 24;
    inline constexpr uint32_t GPIO_MODER_MODE12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_MODER_MODE13_Pos = 26;
    inline constexpr uint32_t GPIO_MODER_MODE13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_MODER_MODE14_Pos = 28;
    inline constexpr uint32_t GPIO_MODER_MODE14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_MODER_MODE15_Pos = 30;
    inline constexpr uint32_t GPIO_MODER_MODE15_Msk = 0xC0000000;

    // GPIO_OTYPER fields
    inline constexpr uint32_t GPIO_OTYPER_OT0_Pos = 0;
    inline constexpr uint32_t GPIO_OTYPER_OT0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_OTYPER_OT0 = (1U << 0);
    inline constexpr uint32_t GPIO_OTYPER_OT1_Pos = 1;
    inline constexpr uint32_t GPIO_OTYPER_OT1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_OTYPER_OT1 = (1U << 1);
    inline constexpr uint32_t GPIO_OTYPER_OT2_Pos = 2;
    inline constexpr uint32_t GPIO_OTYPER_OT2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_OTYPER_OT2 = (1U << 2);
    inline constexpr uint32_t GPIO_OTYPER_OT3_Pos = 3;
    inline constexpr uint32_t GPIO_OTYPER_OT3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_OTYPER_OT3 = (1U << 3);
    inline constexpr uint32_t GPIO_OTYPER_OT4_Pos = 4;
    inline constexpr uint32_t GPIO_OTYPER_OT4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_OTYPER_OT4 = (1U << 4);
    inline constexpr uint32_t GPIO_OTYPER_OT5_Pos = 5;
    inline constexpr uint32_t GPIO_OTYPER_OT5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_OTYPER_OT5 = (1U << 5);
    inline constexpr uint32_t GPIO_OTYPER_OT6_Pos = 6;
    inline constexpr uint32_t GPIO_OTYPER_OT6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_OTYPER_OT6 = (1U << 6);
    inline constexpr uint32_t GPIO_OTYPER_OT7_Pos = 7;
    inline constexpr uint32_t GPIO_OTYPER_OT7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_OTYPER_OT7 = (1U << 7);
    inline constexpr uint32_t GPIO_OTYPER_OT8_Pos = 8;
    inline constexpr uint32_t GPIO_OTYPER_OT8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_OTYPER_OT8 = (1U << 8);
    inline constexpr uint32_t GPIO_OTYPER_OT9_Pos = 9;
    inline constexpr uint32_t GPIO_OTYPER_OT9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_OTYPER_OT9 = (1U << 9);
    inline constexpr uint32_t GPIO_OTYPER_OT10_Pos = 10;
    inline constexpr uint32_t GPIO_OTYPER_OT10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_OTYPER_OT10 = (1U << 10);
    inline constexpr uint32_t GPIO_OTYPER_OT11_Pos = 11;
    inline constexpr uint32_t GPIO_OTYPER_OT11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_OTYPER_OT11 = (1U << 11);
    inline constexpr uint32_t GPIO_OTYPER_OT12_Pos = 12;
    inline constexpr uint32_t GPIO_OTYPER_OT12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_OTYPER_OT12 = (1U << 12);
    inline constexpr uint32_t GPIO_OTYPER_OT13_Pos = 13;
    inline constexpr uint32_t GPIO_OTYPER_OT13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_OTYPER_OT13 = (1U << 13);
    inline constexpr uint32_t GPIO_OTYPER_OT14_Pos = 14;
    inline constexpr uint32_t GPIO_OTYPER_OT14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_OTYPER_OT14 = (1U << 14);
    inline constexpr uint32_t GPIO_OTYPER_OT15_Pos = 15;
    inline constexpr uint32_t GPIO_OTYPER_OT15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_OTYPER_OT15 = (1U << 15);

    // GPIO_OSPEEDR fields
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED0_Pos = 0;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED1_Pos = 2;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED2_Pos = 4;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED3_Pos = 6;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED4_Pos = 8;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED5_Pos = 10;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED6_Pos = 12;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED7_Pos = 14;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED8_Pos = 16;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED9_Pos = 18;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED10_Pos = 20;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED11_Pos = 22;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED12_Pos = 24;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED13_Pos = 26;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED14_Pos = 28;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED15_Pos = 30;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED15_Msk = 0xC0000000;

    // GPIO_PUPDR fields
    inline constexpr uint32_t GPIO_PUPDR_PUPD0_Pos = 0;
    inline constexpr uint32_t GPIO_PUPDR_PUPD0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_PUPDR_PUPD1_Pos = 2;
    inline constexpr uint32_t GPIO_PUPDR_PUPD1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_PUPDR_PUPD2_Pos = 4;
    inline constexpr uint32_t GPIO_PUPDR_PUPD2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_PUPDR_PUPD3_Pos = 6;
    inline constexpr uint32_t GPIO_PUPDR_PUPD3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_PUPDR_PUPD4_Pos = 8;
    inline constexpr uint32_t GPIO_PUPDR_PUPD4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_PUPDR_PUPD5_Pos = 10;
    inline constexpr uint32_t GPIO_PUPDR_PUPD5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_PUPDR_PUPD6_Pos = 12;
    inline constexpr uint32_t GPIO_PUPDR_PUPD6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD7_Pos = 14;
    inline constexpr uint32_t GPIO_PUPDR_PUPD7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD8_Pos = 16;
    inline constexpr uint32_t GPIO_PUPDR_PUPD8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD9_Pos = 18;
    inline constexpr uint32_t GPIO_PUPDR_PUPD9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD10_Pos = 20;
    inline constexpr uint32_t GPIO_PUPDR_PUPD10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD11_Pos = 22;
    inline constexpr uint32_t GPIO_PUPDR_PUPD11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD12_Pos = 24;
    inline constexpr uint32_t GPIO_PUPDR_PUPD12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD13_Pos = 26;
    inline constexpr uint32_t GPIO_PUPDR_PUPD13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD14_Pos = 28;
    inline constexpr uint32_t GPIO_PUPDR_PUPD14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD15_Pos = 30;
    inline constexpr uint32_t GPIO_PUPDR_PUPD15_Msk = 0xC0000000;

    // GPIO_IDR fields
    inline constexpr uint32_t GPIO_IDR_ID0_Pos = 0;
    inline constexpr uint32_t GPIO_IDR_ID0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_IDR_ID0 = (1U << 0);
    inline constexpr uint32_t GPIO_IDR_ID1_Pos = 1;
    inline constexpr uint32_t GPIO_IDR_ID1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_IDR_ID1 = (1U << 1);
    inline constexpr uint32_t GPIO_IDR_ID2_Pos = 2;
    inline constexpr uint32_t GPIO_IDR_ID2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_IDR_ID2 = (1U << 2);
    inline constexpr uint32_t GPIO_IDR_ID3_Pos = 3;
    inline constexpr uint32_t GPIO_IDR_ID3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_IDR_ID3 = (1U << 3);
    inline constexpr uint32_t GPIO_IDR_ID4_Pos = 4;
    inline constexpr uint32_t GPIO_IDR_ID4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_IDR_ID4 = (1U << 4);
    inline constexpr uint32_t GPIO_IDR_ID5_Pos = 5;
    inline constexpr uint32_t GPIO_IDR_ID5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_IDR_ID5 = (1U << 5);
    inline constexpr uint32_t GPIO_IDR_ID6_Pos = 6;
    inline constexpr uint32_t GPIO_IDR_ID6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_IDR_ID6 = (1U << 6);
    inline constexpr uint32_t GPIO_IDR_ID7_Pos = 7;
    inline constexpr uint32_t GPIO_IDR_ID7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_IDR_ID7 = (1U << 7);
    inline constexpr uint32_t GPIO_IDR_ID8_Pos = 8;
    inline constexpr uint32_t GPIO_IDR_ID8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_IDR_ID8 = (1U << 8);
    inline constexpr uint32_t GPIO_IDR_ID9_Pos = 9;
    inline constexpr uint32_t GPIO_IDR_ID9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_IDR_ID9 = (1U << 9);
    inline constexpr uint32_t GPIO_IDR_ID10_Pos = 10;
    inline constexpr uint32_t GPIO_IDR_ID10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_IDR_ID10 = (1U << 10);
    inline constexpr uint32_t GPIO_IDR_ID11_Pos = 11;
    inline constexpr uint32_t GPIO_IDR_ID11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_IDR_ID11 = (1U << 11);
    inline constexpr uint32_t GPIO_IDR_ID12_Pos = 12;
    inline constexpr uint32_t GPIO_IDR_ID12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_IDR_ID12 = (1U << 12);
    inline constexpr uint32_t GPIO_IDR_ID13_Pos = 13;
    inline constexpr uint32_t GPIO_IDR_ID13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_IDR_ID13 = (1U << 13);
    inline constexpr uint32_t GPIO_IDR_ID14_Pos = 14;
    inline constexpr uint32_t GPIO_IDR_ID14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_IDR_ID14 = (1U << 14);
    inline constexpr uint32_t GPIO_IDR_ID15_Pos = 15;
    inline constexpr uint32_t GPIO_IDR_ID15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_IDR_ID15 = (1U << 15);

    // GPIO_ODR fields
    inline constexpr uint32_t GPIO_ODR_OD0_Pos = 0;
    inline constexpr uint32_t GPIO_ODR_OD0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_ODR_OD0 = (1U << 0);
    inline constexpr uint32_t GPIO_ODR_OD1_Pos = 1;
    inline constexpr uint32_t GPIO_ODR_OD1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_ODR_OD1 = (1U << 1);
    inline constexpr uint32_t GPIO_ODR_OD2_Pos = 2;
    inline constexpr uint32_t GPIO_ODR_OD2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_ODR_OD2 = (1U << 2);
    inline constexpr uint32_t GPIO_ODR_OD3_Pos = 3;
    inline constexpr uint32_t GPIO_ODR_OD3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_ODR_OD3 = (1U << 3);
    inline constexpr uint32_t GPIO_ODR_OD4_Pos = 4;
    inline constexpr uint32_t GPIO_ODR_OD4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_ODR_OD4 = (1U << 4);
    inline constexpr uint32_t GPIO_ODR_OD5_Pos = 5;
    inline constexpr uint32_t GPIO_ODR_OD5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_ODR_OD5 = (1U << 5);
    inline constexpr uint32_t GPIO_ODR_OD6_Pos = 6;
    inline constexpr uint32_t GPIO_ODR_OD6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_ODR_OD6 = (1U << 6);
    inline constexpr uint32_t GPIO_ODR_OD7_Pos = 7;
    inline constexpr uint32_t GPIO_ODR_OD7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_ODR_OD7 = (1U << 7);
    inline constexpr uint32_t GPIO_ODR_OD8_Pos = 8;
    inline constexpr uint32_t GPIO_ODR_OD8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_ODR_OD8 = (1U << 8);
    inline constexpr uint32_t GPIO_ODR_OD9_Pos = 9;
    inline constexpr uint32_t GPIO_ODR_OD9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_ODR_OD9 = (1U << 9);
    inline constexpr uint32_t GPIO_ODR_OD10_Pos = 10;
    inline constexpr uint32_t GPIO_ODR_OD10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_ODR_OD10 = (1U << 10);
    inline constexpr uint32_t GPIO_ODR_OD11_Pos = 11;
    inline constexpr uint32_t GPIO_ODR_OD11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_ODR_OD11 = (1U << 11);
    inline constexpr uint32_t GPIO_ODR_OD12_Pos = 12;
    inline constexpr uint32_t GPIO_ODR_OD12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_ODR_OD12 = (1U << 12);
    inline constexpr uint32_t GPIO_ODR_OD13_Pos = 13;
    inline constexpr uint32_t GPIO_ODR_OD13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_ODR_OD13 = (1U << 13);
    inline constexpr uint32_t GPIO_ODR_OD14_Pos = 14;
    inline constexpr uint32_t GPIO_ODR_OD14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_ODR_OD14 = (1U << 14);
    inline constexpr uint32_t GPIO_ODR_OD15_Pos = 15;
    inline constexpr uint32_t GPIO_ODR_OD15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_ODR_OD15 = (1U << 15);

    // GPIO_BSRR fields
    inline constexpr uint32_t GPIO_BSRR_BS0_Pos = 0;
    inline constexpr uint32_t GPIO_BSRR_BS0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_BSRR_BS0 = (1U << 0);
    inline constexpr uint32_t GPIO_BSRR_BS1_Pos = 1;
    inline constexpr uint32_t GPIO_BSRR_BS1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_BSRR_BS1 = (1U << 1);
    inline constexpr uint32_t GPIO_BSRR_BS2_Pos = 2;
    inline constexpr uint32_t GPIO_BSRR_BS2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_BSRR_BS2 = (1U << 2);
    inline constexpr uint32_t GPIO_BSRR_BS3_Pos = 3;
    inline constexpr uint32_t GPIO_BSRR_BS3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_BSRR_BS3 = (1U << 3);
    inline constexpr uint32_t GPIO_BSRR_BS4_Pos = 4;
    inline constexpr uint32_t GPIO_BSRR_BS4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_BSRR_BS4 = (1U << 4);
    inline constexpr uint32_t GPIO_BSRR_BS5_Pos = 5;
    inline constexpr uint32_t GPIO_BSRR_BS5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_BSRR_BS5 = (1U << 5);
    inline constexpr uint32_t GPIO_BSRR_BS6_Pos = 6;
    inline constexpr uint32_t GPIO_BSRR_BS6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_BSRR_BS6 = (1U << 6);
    inline constexpr uint32_t GPIO_BSRR_BS7_Pos = 7;
    inline constexpr uint32_t GPIO_BSRR_BS7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_BSRR_BS7 = (1U << 7);
    inline constexpr uint32_t GPIO_BSRR_BS8_Pos = 8;
    inline constexpr uint32_t GPIO_BSRR_BS8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_BSRR_BS8 = (1U << 8);
    inline constexpr uint32_t GPIO_BSRR_BS9_Pos = 9;
    inline constexpr uint32_t GPIO_BSRR_BS9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_BSRR_BS9 = (1U << 9);
    inline constexpr uint32_t GPIO_BSRR_BS10_Pos = 10;
    inline constexpr uint32_t GPIO_BSRR_BS10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_BSRR_BS10 = (1U << 10);
    inline constexpr uint32_t GPIO_BSRR_BS11_Pos = 11;
    inline constexpr uint32_t GPIO_BSRR_BS11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_BSRR_BS11 = (1U << 11);
    inline constexpr uint32_t GPIO_BSRR_BS12_Pos = 12;
    inline constexpr uint32_t GPIO_BSRR_BS12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_BSRR_BS12 = (1U << 12);
    inline constexpr uint32_t GPIO_BSRR_BS13_Pos = 13;
    inline constexpr uint32_t GPIO_BSRR_BS13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_BSRR_BS13 = (1U << 13);
    inline constexpr uint32_t GPIO_BSRR_BS14_Pos = 14;
    inline constexpr uint32_t GPIO_BSRR_BS14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_BSRR_BS14 = (1U << 14);
    inline constexpr uint32_t GPIO_BSRR_BS15_Pos = 15;
    inline constexpr uint32_t GPIO_BSRR_BS15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_BSRR_BS15 = (1U << 15);
    inline constexpr uint32_t GPIO_BSRR_BR0_Pos = 16;
    inline constexpr uint32_t GPIO_BSRR_BR0_Msk = 0x00010000;
    inline constexpr uint32_t GPIO_BSRR_BR0 = (1U << 16);
    inline constexpr uint32_t GPIO_BSRR_BR1_Pos = 17;
    inline constexpr uint32_t GPIO_BSRR_BR1_Msk = 0x00020000;
    inline constexpr uint32_t GPIO_BSRR_BR1 = (1U << 17);
    inline constexpr uint32_t GPIO_BSRR_BR2_Pos = 18;
    inline constexpr uint32_t GPIO_BSRR_BR2_Msk = 0x00040000;
    inline constexpr uint32_t GPIO_BSRR_BR2 = (1U << 18);
    inline constexpr uint32_t GPIO_BSRR_BR3_Pos = 19;
    inline constexpr uint32_t GPIO_BSRR_BR3_Msk = 0x00080000;
    inline constexpr uint32_t GPIO_BSRR_BR3 = (1U << 19);
    inline constexpr uint32_t GPIO_BSRR_BR4_Pos = 20;
    inline constexpr uint32_t GPIO_BSRR_BR4_Msk = 0x00100000;
    inline constexpr uint32_t GPIO_BSRR_BR4 = (1U << 20);
    inline constexpr uint32_t GPIO_BSRR_BR5_Pos = 21;
    inline constexpr uint32_t GPIO_BSRR_BR5_Msk = 0x00200000;
    inline constexpr uint32_t GPIO_BSRR_BR5 = (1U << 21);
    inline constexpr uint32_t GPIO_BSRR_BR6_Pos = 22;
    inline constexpr uint32_t GPIO_BSRR_BR6_Msk = 0x00400000;
    inline constexpr uint32_t GPIO_BSRR_BR6 = (1U << 22);
    inline constexpr uint32_t GPIO_BSRR_BR7_Pos = 23;
    inline constexpr uint32_t GPIO_BSRR_BR7_Msk = 0x00800000;
    inline constexpr uint32_t GPIO_BSRR_BR7 = (1U << 23);
    inline constexpr uint32_t GPIO_BSRR_BR8_Pos = 24;
    inline constexpr uint32_t GPIO_BSRR_BR8_Msk = 0x01000000;
    inline constexpr uint32_t GPIO_BSRR_BR8 = (1U << 24);
    inline constexpr uint32_t GPIO_BSRR_BR9_Pos = 25;
    inline constexpr uint32_t GPIO_BSRR_BR9_Msk = 0x02000000;
    inline constexpr uint32_t GPIO_BSRR_BR9 = (1U << 25);
    inline constexpr uint32_t GPIO_BSRR_BR10_Pos = 26;
    inline constexpr uint32_t GPIO_BSRR_BR10_Msk = 0x04000000;
    inline constexpr uint32_t GPIO_BSRR_BR10 = (1U << 26);
    inline constexpr uint32_t GPIO_BSRR_BR11_Pos = 27;
    inline constexpr uint32_t GPIO_BSRR_BR11_Msk = 0x08000000;
    inline constexpr uint32_t GPIO_BSRR_BR11 = (1U << 27);
    inline constexpr uint32_t GPIO_BSRR_BR12_Pos = 28;
    inline constexpr uint32_t GPIO_BSRR_BR12_Msk = 0x10000000;
    inline constexpr uint32_t GPIO_BSRR_BR12 = (1U << 28);
    inline constexpr uint32_t GPIO_BSRR_BR13_Pos = 29;
    inline constexpr uint32_t GPIO_BSRR_BR13_Msk = 0x20000000;
    inline constexpr uint32_t GPIO_BSRR_BR13 = (1U << 29);
    inline constexpr uint32_t GPIO_BSRR_BR14_Pos = 30;
    inline constexpr uint32_t GPIO_BSRR_BR14_Msk = 0x40000000;
    inline constexpr uint32_t GPIO_BSRR_BR14 = (1U << 30);
    inline constexpr uint32_t GPIO_BSRR_BR15_Pos = 31;
    inline constexpr uint32_t GPIO_BSRR_BR15_Msk = 0x80000000;
    inline constexpr uint32_t GPIO_BSRR_BR15 = (1U << 31);

    // GPIO_LCKR fields
    inline constexpr uint32_t GPIO_LCKR_LCK0_Pos = 0;
    inline constexpr uint32_t GPIO_LCKR_LCK0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_LCKR_LCK0 = (1U << 0);
    inline constexpr uint32_t GPIO_LCKR_LCK1_Pos = 1;
    inline constexpr uint32_t GPIO_LCKR_LCK1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_LCKR_LCK1 = (1U << 1);
    inline constexpr uint32_t GPIO_LCKR_LCK2_Pos = 2;
    inline constexpr uint32_t GPIO_LCKR_LCK2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_LCKR_LCK2 = (1U << 2);
    inline constexpr uint32_t GPIO_LCKR_LCK3_Pos = 3;
    inline constexpr uint32_t GPIO_LCKR_LCK3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_LCKR_LCK3 = (1U << 3);
    inline constexpr uint32_t GPIO_LCKR_LCK4_Pos = 4;
    inline constexpr uint32_t GPIO_LCKR_LCK4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_LCKR_LCK4 = (1U << 4);
    inline constexpr uint32_t GPIO_LCKR_LCK5_Pos = 5;
    inline constexpr uint32_t GPIO_LCKR_LCK5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_LCKR_LCK5 = (1U << 5);
    inline constexpr uint32_t GPIO_LCKR_LCK6_Pos = 6;
    inline constexpr uint32_t GPIO_LCKR_LCK6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_LCKR_LCK6 = (1U << 6);
    inline constexpr uint32_t GPIO_LCKR_LCK7_Pos = 7;
    inline constexpr uint32_t GPIO_LCKR_LCK7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_LCKR_LCK7 = (1U << 7);
    inline constexpr uint32_t GPIO_LCKR_LCK8_Pos = 8;
    inline constexpr uint32_t GPIO_LCKR_LCK8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_LCKR_LCK8 = (1U << 8);
    inline constexpr uint32_t GPIO_LCKR_LCK9_Pos = 9;
    inline constexpr uint32_t GPIO_LCKR_LCK9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_LCKR_LCK9 = (1U << 9);
    inline constexpr uint32_t GPIO_LCKR_LCK10_Pos = 10;
    inline constexpr uint32_t GPIO_LCKR_LCK10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_LCKR_LCK10 = (1U << 10);
    inline constexpr uint32_t GPIO_LCKR_LCK11_Pos = 11;
    inline constexpr uint32_t GPIO_LCKR_LCK11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_LCKR_LCK11 = (1U << 11);
    inline constexpr uint32_t GPIO_LCKR_LCK12_Pos = 12;
    inline constexpr uint32_t GPIO_LCKR_LCK12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_LCKR_LCK12 = (1U << 12);
    inline constexpr uint32_t GPIO_LCKR_LCK13_Pos = 13;
    inline constexpr uint32_t GPIO_LCKR_LCK13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_LCKR_LCK13 = (1U << 13);
    inline constexpr uint32_t GPIO_LCKR_LCK14_Pos = 14;
    inline constexpr uint32_t GPIO_LCKR_LCK14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_LCKR_LCK14 = (1U << 14);
    inline constexpr uint32_t GPIO_LCKR_LCK15_Pos = 15;
    inline constexpr uint32_t GPIO_LCKR_LCK15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_LCKR_LCK15 = (1U << 15);
    inline constexpr uint32_t GPIO_LCKR_LCKK_Pos = 16;
    inline constexpr uint32_t GPIO_LCKR_LCKK_Msk = 0x00010000;
    inline constexpr uint32_t GPIO_LCKR_LCKK = (1U << 16);

    // GPIO_AFRL fields
    inline constexpr uint32_t GPIO_AFRL_AFSEL0_Pos = 0;
    inline constexpr uint32_t GPIO_AFRL_AFSEL0_Msk = 0x0000000F;
    inline constexpr uint32_t GPIO_AFRL_AFSEL1_Pos = 4;
    inline constexpr uint32_t GPIO_AFRL_AFSEL1_Msk = 0x000000F0;
    inline constexpr uint32_t GPIO_AFRL_AFSEL2_Pos = 8;
    inline constexpr uint32_t GPIO_AFRL_AFSEL2_Msk = 0x00000F00;
    inline constexpr uint32_t GPIO_AFRL_AFSEL3_Pos = 12;
    inline constexpr uint32_t GPIO_AFRL_AFSEL3_Msk = 0x0000F000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL4_Pos = 16;
    inline constexpr uint32_t GPIO_AFRL_AFSEL4_Msk = 0x000F0000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL5_Pos = 20;
    inline constexpr uint32_t GPIO_AFRL_AFSEL5_Msk = 0x00F00000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL6_Pos = 24;
    inline constexpr uint32_t GPIO_AFRL_AFSEL6_Msk = 0x0F000000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL7_Pos = 28;
    inline constexpr uint32_t GPIO_AFRL_AFSEL7_Msk = 0xF0000000;

    // GPIO_AFRH fields
    inline constexpr uint32_t GPIO_AFRH_AFSEL8_Pos = 0;
    inline constexpr uint32_t GPIO_AFRH_AFSEL8_Msk = 0x0000000F;
    inline constexpr uint32_t GPIO_AFRH_AFSEL9_Pos = 4;
    inline constexpr uint32_t GPIO_AFRH_AFSEL9_Msk = 0x000000F0;
    inline constexpr uint32_t GPIO_AFRH_AFSEL10_Pos = 8;
    inline constexpr uint32_t GPIO_AFRH_AFSEL10_Msk = 0x00000F00;
    inline constexpr uint32_t GPIO_AFRH_AFSEL11_Pos = 12;
    inline constexpr uint32_t GPIO_AFRH_AFSEL11_Msk = 0x0000F000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL12_Pos = 16;
    inline constexpr uint32_t GPIO_AFRH_AFSEL12_Msk = 0x000F0000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL13_Pos = 20;
    inline constexpr uint32_t GPIO_AFRH_AFSEL13_Msk = 0x00F00000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL14_Pos = 24;
    inline constexpr uint32_t GPIO_AFRH_AFSEL14_Msk = 0x0F000000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL15_Pos = 28;
    inline constexpr uint32_t GPIO_AFRH_AFSEL15_Msk = 0xF0000000;

} // namespace GPIOB

namespace GPIOC {
    // GPIO_MODER fields
    inline constexpr uint32_t GPIO_MODER_MODE0_Pos = 0;
    inline constexpr uint32_t GPIO_MODER_MODE0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_MODER_MODE1_Pos = 2;
    inline constexpr uint32_t GPIO_MODER_MODE1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_MODER_MODE2_Pos = 4;
    inline constexpr uint32_t GPIO_MODER_MODE2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_MODER_MODE3_Pos = 6;
    inline constexpr uint32_t GPIO_MODER_MODE3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_MODER_MODE4_Pos = 8;
    inline constexpr uint32_t GPIO_MODER_MODE4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_MODER_MODE5_Pos = 10;
    inline constexpr uint32_t GPIO_MODER_MODE5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_MODER_MODE6_Pos = 12;
    inline constexpr uint32_t GPIO_MODER_MODE6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_MODER_MODE7_Pos = 14;
    inline constexpr uint32_t GPIO_MODER_MODE7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_MODER_MODE8_Pos = 16;
    inline constexpr uint32_t GPIO_MODER_MODE8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_MODER_MODE9_Pos = 18;
    inline constexpr uint32_t GPIO_MODER_MODE9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_MODER_MODE10_Pos = 20;
    inline constexpr uint32_t GPIO_MODER_MODE10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_MODER_MODE11_Pos = 22;
    inline constexpr uint32_t GPIO_MODER_MODE11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_MODER_MODE12_Pos = 24;
    inline constexpr uint32_t GPIO_MODER_MODE12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_MODER_MODE13_Pos = 26;
    inline constexpr uint32_t GPIO_MODER_MODE13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_MODER_MODE14_Pos = 28;
    inline constexpr uint32_t GPIO_MODER_MODE14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_MODER_MODE15_Pos = 30;
    inline constexpr uint32_t GPIO_MODER_MODE15_Msk = 0xC0000000;

    // GPIO_OTYPER fields
    inline constexpr uint32_t GPIO_OTYPER_OT0_Pos = 0;
    inline constexpr uint32_t GPIO_OTYPER_OT0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_OTYPER_OT0 = (1U << 0);
    inline constexpr uint32_t GPIO_OTYPER_OT1_Pos = 1;
    inline constexpr uint32_t GPIO_OTYPER_OT1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_OTYPER_OT1 = (1U << 1);
    inline constexpr uint32_t GPIO_OTYPER_OT2_Pos = 2;
    inline constexpr uint32_t GPIO_OTYPER_OT2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_OTYPER_OT2 = (1U << 2);
    inline constexpr uint32_t GPIO_OTYPER_OT3_Pos = 3;
    inline constexpr uint32_t GPIO_OTYPER_OT3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_OTYPER_OT3 = (1U << 3);
    inline constexpr uint32_t GPIO_OTYPER_OT4_Pos = 4;
    inline constexpr uint32_t GPIO_OTYPER_OT4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_OTYPER_OT4 = (1U << 4);
    inline constexpr uint32_t GPIO_OTYPER_OT5_Pos = 5;
    inline constexpr uint32_t GPIO_OTYPER_OT5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_OTYPER_OT5 = (1U << 5);
    inline constexpr uint32_t GPIO_OTYPER_OT6_Pos = 6;
    inline constexpr uint32_t GPIO_OTYPER_OT6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_OTYPER_OT6 = (1U << 6);
    inline constexpr uint32_t GPIO_OTYPER_OT7_Pos = 7;
    inline constexpr uint32_t GPIO_OTYPER_OT7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_OTYPER_OT7 = (1U << 7);
    inline constexpr uint32_t GPIO_OTYPER_OT8_Pos = 8;
    inline constexpr uint32_t GPIO_OTYPER_OT8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_OTYPER_OT8 = (1U << 8);
    inline constexpr uint32_t GPIO_OTYPER_OT9_Pos = 9;
    inline constexpr uint32_t GPIO_OTYPER_OT9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_OTYPER_OT9 = (1U << 9);
    inline constexpr uint32_t GPIO_OTYPER_OT10_Pos = 10;
    inline constexpr uint32_t GPIO_OTYPER_OT10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_OTYPER_OT10 = (1U << 10);
    inline constexpr uint32_t GPIO_OTYPER_OT11_Pos = 11;
    inline constexpr uint32_t GPIO_OTYPER_OT11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_OTYPER_OT11 = (1U << 11);
    inline constexpr uint32_t GPIO_OTYPER_OT12_Pos = 12;
    inline constexpr uint32_t GPIO_OTYPER_OT12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_OTYPER_OT12 = (1U << 12);
    inline constexpr uint32_t GPIO_OTYPER_OT13_Pos = 13;
    inline constexpr uint32_t GPIO_OTYPER_OT13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_OTYPER_OT13 = (1U << 13);
    inline constexpr uint32_t GPIO_OTYPER_OT14_Pos = 14;
    inline constexpr uint32_t GPIO_OTYPER_OT14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_OTYPER_OT14 = (1U << 14);
    inline constexpr uint32_t GPIO_OTYPER_OT15_Pos = 15;
    inline constexpr uint32_t GPIO_OTYPER_OT15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_OTYPER_OT15 = (1U << 15);

    // GPIO_OSPEEDR fields
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED0_Pos = 0;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED1_Pos = 2;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED2_Pos = 4;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED3_Pos = 6;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED4_Pos = 8;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED5_Pos = 10;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED6_Pos = 12;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED7_Pos = 14;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED8_Pos = 16;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED9_Pos = 18;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED10_Pos = 20;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED11_Pos = 22;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED12_Pos = 24;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED13_Pos = 26;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED14_Pos = 28;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED15_Pos = 30;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED15_Msk = 0xC0000000;

    // GPIO_PUPDR fields
    inline constexpr uint32_t GPIO_PUPDR_PUPD0_Pos = 0;
    inline constexpr uint32_t GPIO_PUPDR_PUPD0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_PUPDR_PUPD1_Pos = 2;
    inline constexpr uint32_t GPIO_PUPDR_PUPD1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_PUPDR_PUPD2_Pos = 4;
    inline constexpr uint32_t GPIO_PUPDR_PUPD2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_PUPDR_PUPD3_Pos = 6;
    inline constexpr uint32_t GPIO_PUPDR_PUPD3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_PUPDR_PUPD4_Pos = 8;
    inline constexpr uint32_t GPIO_PUPDR_PUPD4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_PUPDR_PUPD5_Pos = 10;
    inline constexpr uint32_t GPIO_PUPDR_PUPD5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_PUPDR_PUPD6_Pos = 12;
    inline constexpr uint32_t GPIO_PUPDR_PUPD6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD7_Pos = 14;
    inline constexpr uint32_t GPIO_PUPDR_PUPD7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD8_Pos = 16;
    inline constexpr uint32_t GPIO_PUPDR_PUPD8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD9_Pos = 18;
    inline constexpr uint32_t GPIO_PUPDR_PUPD9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD10_Pos = 20;
    inline constexpr uint32_t GPIO_PUPDR_PUPD10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD11_Pos = 22;
    inline constexpr uint32_t GPIO_PUPDR_PUPD11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD12_Pos = 24;
    inline constexpr uint32_t GPIO_PUPDR_PUPD12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD13_Pos = 26;
    inline constexpr uint32_t GPIO_PUPDR_PUPD13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD14_Pos = 28;
    inline constexpr uint32_t GPIO_PUPDR_PUPD14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD15_Pos = 30;
    inline constexpr uint32_t GPIO_PUPDR_PUPD15_Msk = 0xC0000000;

    // GPIO_IDR fields
    inline constexpr uint32_t GPIO_IDR_ID0_Pos = 0;
    inline constexpr uint32_t GPIO_IDR_ID0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_IDR_ID0 = (1U << 0);
    inline constexpr uint32_t GPIO_IDR_ID1_Pos = 1;
    inline constexpr uint32_t GPIO_IDR_ID1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_IDR_ID1 = (1U << 1);
    inline constexpr uint32_t GPIO_IDR_ID2_Pos = 2;
    inline constexpr uint32_t GPIO_IDR_ID2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_IDR_ID2 = (1U << 2);
    inline constexpr uint32_t GPIO_IDR_ID3_Pos = 3;
    inline constexpr uint32_t GPIO_IDR_ID3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_IDR_ID3 = (1U << 3);
    inline constexpr uint32_t GPIO_IDR_ID4_Pos = 4;
    inline constexpr uint32_t GPIO_IDR_ID4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_IDR_ID4 = (1U << 4);
    inline constexpr uint32_t GPIO_IDR_ID5_Pos = 5;
    inline constexpr uint32_t GPIO_IDR_ID5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_IDR_ID5 = (1U << 5);
    inline constexpr uint32_t GPIO_IDR_ID6_Pos = 6;
    inline constexpr uint32_t GPIO_IDR_ID6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_IDR_ID6 = (1U << 6);
    inline constexpr uint32_t GPIO_IDR_ID7_Pos = 7;
    inline constexpr uint32_t GPIO_IDR_ID7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_IDR_ID7 = (1U << 7);
    inline constexpr uint32_t GPIO_IDR_ID8_Pos = 8;
    inline constexpr uint32_t GPIO_IDR_ID8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_IDR_ID8 = (1U << 8);
    inline constexpr uint32_t GPIO_IDR_ID9_Pos = 9;
    inline constexpr uint32_t GPIO_IDR_ID9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_IDR_ID9 = (1U << 9);
    inline constexpr uint32_t GPIO_IDR_ID10_Pos = 10;
    inline constexpr uint32_t GPIO_IDR_ID10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_IDR_ID10 = (1U << 10);
    inline constexpr uint32_t GPIO_IDR_ID11_Pos = 11;
    inline constexpr uint32_t GPIO_IDR_ID11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_IDR_ID11 = (1U << 11);
    inline constexpr uint32_t GPIO_IDR_ID12_Pos = 12;
    inline constexpr uint32_t GPIO_IDR_ID12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_IDR_ID12 = (1U << 12);
    inline constexpr uint32_t GPIO_IDR_ID13_Pos = 13;
    inline constexpr uint32_t GPIO_IDR_ID13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_IDR_ID13 = (1U << 13);
    inline constexpr uint32_t GPIO_IDR_ID14_Pos = 14;
    inline constexpr uint32_t GPIO_IDR_ID14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_IDR_ID14 = (1U << 14);
    inline constexpr uint32_t GPIO_IDR_ID15_Pos = 15;
    inline constexpr uint32_t GPIO_IDR_ID15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_IDR_ID15 = (1U << 15);

    // GPIO_ODR fields
    inline constexpr uint32_t GPIO_ODR_OD0_Pos = 0;
    inline constexpr uint32_t GPIO_ODR_OD0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_ODR_OD0 = (1U << 0);
    inline constexpr uint32_t GPIO_ODR_OD1_Pos = 1;
    inline constexpr uint32_t GPIO_ODR_OD1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_ODR_OD1 = (1U << 1);
    inline constexpr uint32_t GPIO_ODR_OD2_Pos = 2;
    inline constexpr uint32_t GPIO_ODR_OD2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_ODR_OD2 = (1U << 2);
    inline constexpr uint32_t GPIO_ODR_OD3_Pos = 3;
    inline constexpr uint32_t GPIO_ODR_OD3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_ODR_OD3 = (1U << 3);
    inline constexpr uint32_t GPIO_ODR_OD4_Pos = 4;
    inline constexpr uint32_t GPIO_ODR_OD4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_ODR_OD4 = (1U << 4);
    inline constexpr uint32_t GPIO_ODR_OD5_Pos = 5;
    inline constexpr uint32_t GPIO_ODR_OD5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_ODR_OD5 = (1U << 5);
    inline constexpr uint32_t GPIO_ODR_OD6_Pos = 6;
    inline constexpr uint32_t GPIO_ODR_OD6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_ODR_OD6 = (1U << 6);
    inline constexpr uint32_t GPIO_ODR_OD7_Pos = 7;
    inline constexpr uint32_t GPIO_ODR_OD7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_ODR_OD7 = (1U << 7);
    inline constexpr uint32_t GPIO_ODR_OD8_Pos = 8;
    inline constexpr uint32_t GPIO_ODR_OD8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_ODR_OD8 = (1U << 8);
    inline constexpr uint32_t GPIO_ODR_OD9_Pos = 9;
    inline constexpr uint32_t GPIO_ODR_OD9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_ODR_OD9 = (1U << 9);
    inline constexpr uint32_t GPIO_ODR_OD10_Pos = 10;
    inline constexpr uint32_t GPIO_ODR_OD10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_ODR_OD10 = (1U << 10);
    inline constexpr uint32_t GPIO_ODR_OD11_Pos = 11;
    inline constexpr uint32_t GPIO_ODR_OD11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_ODR_OD11 = (1U << 11);
    inline constexpr uint32_t GPIO_ODR_OD12_Pos = 12;
    inline constexpr uint32_t GPIO_ODR_OD12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_ODR_OD12 = (1U << 12);
    inline constexpr uint32_t GPIO_ODR_OD13_Pos = 13;
    inline constexpr uint32_t GPIO_ODR_OD13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_ODR_OD13 = (1U << 13);
    inline constexpr uint32_t GPIO_ODR_OD14_Pos = 14;
    inline constexpr uint32_t GPIO_ODR_OD14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_ODR_OD14 = (1U << 14);
    inline constexpr uint32_t GPIO_ODR_OD15_Pos = 15;
    inline constexpr uint32_t GPIO_ODR_OD15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_ODR_OD15 = (1U << 15);

    // GPIO_BSRR fields
    inline constexpr uint32_t GPIO_BSRR_BS0_Pos = 0;
    inline constexpr uint32_t GPIO_BSRR_BS0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_BSRR_BS0 = (1U << 0);
    inline constexpr uint32_t GPIO_BSRR_BS1_Pos = 1;
    inline constexpr uint32_t GPIO_BSRR_BS1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_BSRR_BS1 = (1U << 1);
    inline constexpr uint32_t GPIO_BSRR_BS2_Pos = 2;
    inline constexpr uint32_t GPIO_BSRR_BS2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_BSRR_BS2 = (1U << 2);
    inline constexpr uint32_t GPIO_BSRR_BS3_Pos = 3;
    inline constexpr uint32_t GPIO_BSRR_BS3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_BSRR_BS3 = (1U << 3);
    inline constexpr uint32_t GPIO_BSRR_BS4_Pos = 4;
    inline constexpr uint32_t GPIO_BSRR_BS4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_BSRR_BS4 = (1U << 4);
    inline constexpr uint32_t GPIO_BSRR_BS5_Pos = 5;
    inline constexpr uint32_t GPIO_BSRR_BS5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_BSRR_BS5 = (1U << 5);
    inline constexpr uint32_t GPIO_BSRR_BS6_Pos = 6;
    inline constexpr uint32_t GPIO_BSRR_BS6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_BSRR_BS6 = (1U << 6);
    inline constexpr uint32_t GPIO_BSRR_BS7_Pos = 7;
    inline constexpr uint32_t GPIO_BSRR_BS7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_BSRR_BS7 = (1U << 7);
    inline constexpr uint32_t GPIO_BSRR_BS8_Pos = 8;
    inline constexpr uint32_t GPIO_BSRR_BS8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_BSRR_BS8 = (1U << 8);
    inline constexpr uint32_t GPIO_BSRR_BS9_Pos = 9;
    inline constexpr uint32_t GPIO_BSRR_BS9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_BSRR_BS9 = (1U << 9);
    inline constexpr uint32_t GPIO_BSRR_BS10_Pos = 10;
    inline constexpr uint32_t GPIO_BSRR_BS10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_BSRR_BS10 = (1U << 10);
    inline constexpr uint32_t GPIO_BSRR_BS11_Pos = 11;
    inline constexpr uint32_t GPIO_BSRR_BS11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_BSRR_BS11 = (1U << 11);
    inline constexpr uint32_t GPIO_BSRR_BS12_Pos = 12;
    inline constexpr uint32_t GPIO_BSRR_BS12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_BSRR_BS12 = (1U << 12);
    inline constexpr uint32_t GPIO_BSRR_BS13_Pos = 13;
    inline constexpr uint32_t GPIO_BSRR_BS13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_BSRR_BS13 = (1U << 13);
    inline constexpr uint32_t GPIO_BSRR_BS14_Pos = 14;
    inline constexpr uint32_t GPIO_BSRR_BS14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_BSRR_BS14 = (1U << 14);
    inline constexpr uint32_t GPIO_BSRR_BS15_Pos = 15;
    inline constexpr uint32_t GPIO_BSRR_BS15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_BSRR_BS15 = (1U << 15);
    inline constexpr uint32_t GPIO_BSRR_BR0_Pos = 16;
    inline constexpr uint32_t GPIO_BSRR_BR0_Msk = 0x00010000;
    inline constexpr uint32_t GPIO_BSRR_BR0 = (1U << 16);
    inline constexpr uint32_t GPIO_BSRR_BR1_Pos = 17;
    inline constexpr uint32_t GPIO_BSRR_BR1_Msk = 0x00020000;
    inline constexpr uint32_t GPIO_BSRR_BR1 = (1U << 17);
    inline constexpr uint32_t GPIO_BSRR_BR2_Pos = 18;
    inline constexpr uint32_t GPIO_BSRR_BR2_Msk = 0x00040000;
    inline constexpr uint32_t GPIO_BSRR_BR2 = (1U << 18);
    inline constexpr uint32_t GPIO_BSRR_BR3_Pos = 19;
    inline constexpr uint32_t GPIO_BSRR_BR3_Msk = 0x00080000;
    inline constexpr uint32_t GPIO_BSRR_BR3 = (1U << 19);
    inline constexpr uint32_t GPIO_BSRR_BR4_Pos = 20;
    inline constexpr uint32_t GPIO_BSRR_BR4_Msk = 0x00100000;
    inline constexpr uint32_t GPIO_BSRR_BR4 = (1U << 20);
    inline constexpr uint32_t GPIO_BSRR_BR5_Pos = 21;
    inline constexpr uint32_t GPIO_BSRR_BR5_Msk = 0x00200000;
    inline constexpr uint32_t GPIO_BSRR_BR5 = (1U << 21);
    inline constexpr uint32_t GPIO_BSRR_BR6_Pos = 22;
    inline constexpr uint32_t GPIO_BSRR_BR6_Msk = 0x00400000;
    inline constexpr uint32_t GPIO_BSRR_BR6 = (1U << 22);
    inline constexpr uint32_t GPIO_BSRR_BR7_Pos = 23;
    inline constexpr uint32_t GPIO_BSRR_BR7_Msk = 0x00800000;
    inline constexpr uint32_t GPIO_BSRR_BR7 = (1U << 23);
    inline constexpr uint32_t GPIO_BSRR_BR8_Pos = 24;
    inline constexpr uint32_t GPIO_BSRR_BR8_Msk = 0x01000000;
    inline constexpr uint32_t GPIO_BSRR_BR8 = (1U << 24);
    inline constexpr uint32_t GPIO_BSRR_BR9_Pos = 25;
    inline constexpr uint32_t GPIO_BSRR_BR9_Msk = 0x02000000;
    inline constexpr uint32_t GPIO_BSRR_BR9 = (1U << 25);
    inline constexpr uint32_t GPIO_BSRR_BR10_Pos = 26;
    inline constexpr uint32_t GPIO_BSRR_BR10_Msk = 0x04000000;
    inline constexpr uint32_t GPIO_BSRR_BR10 = (1U << 26);
    inline constexpr uint32_t GPIO_BSRR_BR11_Pos = 27;
    inline constexpr uint32_t GPIO_BSRR_BR11_Msk = 0x08000000;
    inline constexpr uint32_t GPIO_BSRR_BR11 = (1U << 27);
    inline constexpr uint32_t GPIO_BSRR_BR12_Pos = 28;
    inline constexpr uint32_t GPIO_BSRR_BR12_Msk = 0x10000000;
    inline constexpr uint32_t GPIO_BSRR_BR12 = (1U << 28);
    inline constexpr uint32_t GPIO_BSRR_BR13_Pos = 29;
    inline constexpr uint32_t GPIO_BSRR_BR13_Msk = 0x20000000;
    inline constexpr uint32_t GPIO_BSRR_BR13 = (1U << 29);
    inline constexpr uint32_t GPIO_BSRR_BR14_Pos = 30;
    inline constexpr uint32_t GPIO_BSRR_BR14_Msk = 0x40000000;
    inline constexpr uint32_t GPIO_BSRR_BR14 = (1U << 30);
    inline constexpr uint32_t GPIO_BSRR_BR15_Pos = 31;
    inline constexpr uint32_t GPIO_BSRR_BR15_Msk = 0x80000000;
    inline constexpr uint32_t GPIO_BSRR_BR15 = (1U << 31);

    // GPIO_LCKR fields
    inline constexpr uint32_t GPIO_LCKR_LCK0_Pos = 0;
    inline constexpr uint32_t GPIO_LCKR_LCK0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_LCKR_LCK0 = (1U << 0);
    inline constexpr uint32_t GPIO_LCKR_LCK1_Pos = 1;
    inline constexpr uint32_t GPIO_LCKR_LCK1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_LCKR_LCK1 = (1U << 1);
    inline constexpr uint32_t GPIO_LCKR_LCK2_Pos = 2;
    inline constexpr uint32_t GPIO_LCKR_LCK2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_LCKR_LCK2 = (1U << 2);
    inline constexpr uint32_t GPIO_LCKR_LCK3_Pos = 3;
    inline constexpr uint32_t GPIO_LCKR_LCK3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_LCKR_LCK3 = (1U << 3);
    inline constexpr uint32_t GPIO_LCKR_LCK4_Pos = 4;
    inline constexpr uint32_t GPIO_LCKR_LCK4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_LCKR_LCK4 = (1U << 4);
    inline constexpr uint32_t GPIO_LCKR_LCK5_Pos = 5;
    inline constexpr uint32_t GPIO_LCKR_LCK5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_LCKR_LCK5 = (1U << 5);
    inline constexpr uint32_t GPIO_LCKR_LCK6_Pos = 6;
    inline constexpr uint32_t GPIO_LCKR_LCK6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_LCKR_LCK6 = (1U << 6);
    inline constexpr uint32_t GPIO_LCKR_LCK7_Pos = 7;
    inline constexpr uint32_t GPIO_LCKR_LCK7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_LCKR_LCK7 = (1U << 7);
    inline constexpr uint32_t GPIO_LCKR_LCK8_Pos = 8;
    inline constexpr uint32_t GPIO_LCKR_LCK8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_LCKR_LCK8 = (1U << 8);
    inline constexpr uint32_t GPIO_LCKR_LCK9_Pos = 9;
    inline constexpr uint32_t GPIO_LCKR_LCK9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_LCKR_LCK9 = (1U << 9);
    inline constexpr uint32_t GPIO_LCKR_LCK10_Pos = 10;
    inline constexpr uint32_t GPIO_LCKR_LCK10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_LCKR_LCK10 = (1U << 10);
    inline constexpr uint32_t GPIO_LCKR_LCK11_Pos = 11;
    inline constexpr uint32_t GPIO_LCKR_LCK11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_LCKR_LCK11 = (1U << 11);
    inline constexpr uint32_t GPIO_LCKR_LCK12_Pos = 12;
    inline constexpr uint32_t GPIO_LCKR_LCK12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_LCKR_LCK12 = (1U << 12);
    inline constexpr uint32_t GPIO_LCKR_LCK13_Pos = 13;
    inline constexpr uint32_t GPIO_LCKR_LCK13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_LCKR_LCK13 = (1U << 13);
    inline constexpr uint32_t GPIO_LCKR_LCK14_Pos = 14;
    inline constexpr uint32_t GPIO_LCKR_LCK14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_LCKR_LCK14 = (1U << 14);
    inline constexpr uint32_t GPIO_LCKR_LCK15_Pos = 15;
    inline constexpr uint32_t GPIO_LCKR_LCK15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_LCKR_LCK15 = (1U << 15);
    inline constexpr uint32_t GPIO_LCKR_LCKK_Pos = 16;
    inline constexpr uint32_t GPIO_LCKR_LCKK_Msk = 0x00010000;
    inline constexpr uint32_t GPIO_LCKR_LCKK = (1U << 16);

    // GPIO_AFRL fields
    inline constexpr uint32_t GPIO_AFRL_AFSEL0_Pos = 0;
    inline constexpr uint32_t GPIO_AFRL_AFSEL0_Msk = 0x0000000F;
    inline constexpr uint32_t GPIO_AFRL_AFSEL1_Pos = 4;
    inline constexpr uint32_t GPIO_AFRL_AFSEL1_Msk = 0x000000F0;
    inline constexpr uint32_t GPIO_AFRL_AFSEL2_Pos = 8;
    inline constexpr uint32_t GPIO_AFRL_AFSEL2_Msk = 0x00000F00;
    inline constexpr uint32_t GPIO_AFRL_AFSEL3_Pos = 12;
    inline constexpr uint32_t GPIO_AFRL_AFSEL3_Msk = 0x0000F000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL4_Pos = 16;
    inline constexpr uint32_t GPIO_AFRL_AFSEL4_Msk = 0x000F0000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL5_Pos = 20;
    inline constexpr uint32_t GPIO_AFRL_AFSEL5_Msk = 0x00F00000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL6_Pos = 24;
    inline constexpr uint32_t GPIO_AFRL_AFSEL6_Msk = 0x0F000000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL7_Pos = 28;
    inline constexpr uint32_t GPIO_AFRL_AFSEL7_Msk = 0xF0000000;

    // GPIO_AFRH fields
    inline constexpr uint32_t GPIO_AFRH_AFSEL8_Pos = 0;
    inline constexpr uint32_t GPIO_AFRH_AFSEL8_Msk = 0x0000000F;
    inline constexpr uint32_t GPIO_AFRH_AFSEL9_Pos = 4;
    inline constexpr uint32_t GPIO_AFRH_AFSEL9_Msk = 0x000000F0;
    inline constexpr uint32_t GPIO_AFRH_AFSEL10_Pos = 8;
    inline constexpr uint32_t GPIO_AFRH_AFSEL10_Msk = 0x00000F00;
    inline constexpr uint32_t GPIO_AFRH_AFSEL11_Pos = 12;
    inline constexpr uint32_t GPIO_AFRH_AFSEL11_Msk = 0x0000F000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL12_Pos = 16;
    inline constexpr uint32_t GPIO_AFRH_AFSEL12_Msk = 0x000F0000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL13_Pos = 20;
    inline constexpr uint32_t GPIO_AFRH_AFSEL13_Msk = 0x00F00000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL14_Pos = 24;
    inline constexpr uint32_t GPIO_AFRH_AFSEL14_Msk = 0x0F000000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL15_Pos = 28;
    inline constexpr uint32_t GPIO_AFRH_AFSEL15_Msk = 0xF0000000;

} // namespace GPIOC

namespace GPIOD {
    // GPIO_MODER fields
    inline constexpr uint32_t GPIO_MODER_MODE0_Pos = 0;
    inline constexpr uint32_t GPIO_MODER_MODE0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_MODER_MODE1_Pos = 2;
    inline constexpr uint32_t GPIO_MODER_MODE1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_MODER_MODE2_Pos = 4;
    inline constexpr uint32_t GPIO_MODER_MODE2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_MODER_MODE3_Pos = 6;
    inline constexpr uint32_t GPIO_MODER_MODE3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_MODER_MODE4_Pos = 8;
    inline constexpr uint32_t GPIO_MODER_MODE4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_MODER_MODE5_Pos = 10;
    inline constexpr uint32_t GPIO_MODER_MODE5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_MODER_MODE6_Pos = 12;
    inline constexpr uint32_t GPIO_MODER_MODE6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_MODER_MODE7_Pos = 14;
    inline constexpr uint32_t GPIO_MODER_MODE7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_MODER_MODE8_Pos = 16;
    inline constexpr uint32_t GPIO_MODER_MODE8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_MODER_MODE9_Pos = 18;
    inline constexpr uint32_t GPIO_MODER_MODE9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_MODER_MODE10_Pos = 20;
    inline constexpr uint32_t GPIO_MODER_MODE10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_MODER_MODE11_Pos = 22;
    inline constexpr uint32_t GPIO_MODER_MODE11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_MODER_MODE12_Pos = 24;
    inline constexpr uint32_t GPIO_MODER_MODE12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_MODER_MODE13_Pos = 26;
    inline constexpr uint32_t GPIO_MODER_MODE13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_MODER_MODE14_Pos = 28;
    inline constexpr uint32_t GPIO_MODER_MODE14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_MODER_MODE15_Pos = 30;
    inline constexpr uint32_t GPIO_MODER_MODE15_Msk = 0xC0000000;

    // GPIO_OTYPER fields
    inline constexpr uint32_t GPIO_OTYPER_OT0_Pos = 0;
    inline constexpr uint32_t GPIO_OTYPER_OT0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_OTYPER_OT0 = (1U << 0);
    inline constexpr uint32_t GPIO_OTYPER_OT1_Pos = 1;
    inline constexpr uint32_t GPIO_OTYPER_OT1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_OTYPER_OT1 = (1U << 1);
    inline constexpr uint32_t GPIO_OTYPER_OT2_Pos = 2;
    inline constexpr uint32_t GPIO_OTYPER_OT2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_OTYPER_OT2 = (1U << 2);
    inline constexpr uint32_t GPIO_OTYPER_OT3_Pos = 3;
    inline constexpr uint32_t GPIO_OTYPER_OT3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_OTYPER_OT3 = (1U << 3);
    inline constexpr uint32_t GPIO_OTYPER_OT4_Pos = 4;
    inline constexpr uint32_t GPIO_OTYPER_OT4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_OTYPER_OT4 = (1U << 4);
    inline constexpr uint32_t GPIO_OTYPER_OT5_Pos = 5;
    inline constexpr uint32_t GPIO_OTYPER_OT5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_OTYPER_OT5 = (1U << 5);
    inline constexpr uint32_t GPIO_OTYPER_OT6_Pos = 6;
    inline constexpr uint32_t GPIO_OTYPER_OT6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_OTYPER_OT6 = (1U << 6);
    inline constexpr uint32_t GPIO_OTYPER_OT7_Pos = 7;
    inline constexpr uint32_t GPIO_OTYPER_OT7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_OTYPER_OT7 = (1U << 7);
    inline constexpr uint32_t GPIO_OTYPER_OT8_Pos = 8;
    inline constexpr uint32_t GPIO_OTYPER_OT8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_OTYPER_OT8 = (1U << 8);
    inline constexpr uint32_t GPIO_OTYPER_OT9_Pos = 9;
    inline constexpr uint32_t GPIO_OTYPER_OT9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_OTYPER_OT9 = (1U << 9);
    inline constexpr uint32_t GPIO_OTYPER_OT10_Pos = 10;
    inline constexpr uint32_t GPIO_OTYPER_OT10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_OTYPER_OT10 = (1U << 10);
    inline constexpr uint32_t GPIO_OTYPER_OT11_Pos = 11;
    inline constexpr uint32_t GPIO_OTYPER_OT11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_OTYPER_OT11 = (1U << 11);
    inline constexpr uint32_t GPIO_OTYPER_OT12_Pos = 12;
    inline constexpr uint32_t GPIO_OTYPER_OT12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_OTYPER_OT12 = (1U << 12);
    inline constexpr uint32_t GPIO_OTYPER_OT13_Pos = 13;
    inline constexpr uint32_t GPIO_OTYPER_OT13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_OTYPER_OT13 = (1U << 13);
    inline constexpr uint32_t GPIO_OTYPER_OT14_Pos = 14;
    inline constexpr uint32_t GPIO_OTYPER_OT14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_OTYPER_OT14 = (1U << 14);
    inline constexpr uint32_t GPIO_OTYPER_OT15_Pos = 15;
    inline constexpr uint32_t GPIO_OTYPER_OT15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_OTYPER_OT15 = (1U << 15);

    // GPIO_OSPEEDR fields
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED0_Pos = 0;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED1_Pos = 2;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED2_Pos = 4;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED3_Pos = 6;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED4_Pos = 8;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED5_Pos = 10;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED6_Pos = 12;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED7_Pos = 14;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED8_Pos = 16;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED9_Pos = 18;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED10_Pos = 20;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED11_Pos = 22;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED12_Pos = 24;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED13_Pos = 26;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED14_Pos = 28;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED15_Pos = 30;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED15_Msk = 0xC0000000;

    // GPIO_PUPDR fields
    inline constexpr uint32_t GPIO_PUPDR_PUPD0_Pos = 0;
    inline constexpr uint32_t GPIO_PUPDR_PUPD0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_PUPDR_PUPD1_Pos = 2;
    inline constexpr uint32_t GPIO_PUPDR_PUPD1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_PUPDR_PUPD2_Pos = 4;
    inline constexpr uint32_t GPIO_PUPDR_PUPD2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_PUPDR_PUPD3_Pos = 6;
    inline constexpr uint32_t GPIO_PUPDR_PUPD3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_PUPDR_PUPD4_Pos = 8;
    inline constexpr uint32_t GPIO_PUPDR_PUPD4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_PUPDR_PUPD5_Pos = 10;
    inline constexpr uint32_t GPIO_PUPDR_PUPD5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_PUPDR_PUPD6_Pos = 12;
    inline constexpr uint32_t GPIO_PUPDR_PUPD6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD7_Pos = 14;
    inline constexpr uint32_t GPIO_PUPDR_PUPD7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD8_Pos = 16;
    inline constexpr uint32_t GPIO_PUPDR_PUPD8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD9_Pos = 18;
    inline constexpr uint32_t GPIO_PUPDR_PUPD9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD10_Pos = 20;
    inline constexpr uint32_t GPIO_PUPDR_PUPD10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD11_Pos = 22;
    inline constexpr uint32_t GPIO_PUPDR_PUPD11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD12_Pos = 24;
    inline constexpr uint32_t GPIO_PUPDR_PUPD12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD13_Pos = 26;
    inline constexpr uint32_t GPIO_PUPDR_PUPD13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD14_Pos = 28;
    inline constexpr uint32_t GPIO_PUPDR_PUPD14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD15_Pos = 30;
    inline constexpr uint32_t GPIO_PUPDR_PUPD15_Msk = 0xC0000000;

    // GPIO_IDR fields
    inline constexpr uint32_t GPIO_IDR_ID0_Pos = 0;
    inline constexpr uint32_t GPIO_IDR_ID0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_IDR_ID0 = (1U << 0);
    inline constexpr uint32_t GPIO_IDR_ID1_Pos = 1;
    inline constexpr uint32_t GPIO_IDR_ID1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_IDR_ID1 = (1U << 1);
    inline constexpr uint32_t GPIO_IDR_ID2_Pos = 2;
    inline constexpr uint32_t GPIO_IDR_ID2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_IDR_ID2 = (1U << 2);
    inline constexpr uint32_t GPIO_IDR_ID3_Pos = 3;
    inline constexpr uint32_t GPIO_IDR_ID3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_IDR_ID3 = (1U << 3);
    inline constexpr uint32_t GPIO_IDR_ID4_Pos = 4;
    inline constexpr uint32_t GPIO_IDR_ID4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_IDR_ID4 = (1U << 4);
    inline constexpr uint32_t GPIO_IDR_ID5_Pos = 5;
    inline constexpr uint32_t GPIO_IDR_ID5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_IDR_ID5 = (1U << 5);
    inline constexpr uint32_t GPIO_IDR_ID6_Pos = 6;
    inline constexpr uint32_t GPIO_IDR_ID6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_IDR_ID6 = (1U << 6);
    inline constexpr uint32_t GPIO_IDR_ID7_Pos = 7;
    inline constexpr uint32_t GPIO_IDR_ID7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_IDR_ID7 = (1U << 7);
    inline constexpr uint32_t GPIO_IDR_ID8_Pos = 8;
    inline constexpr uint32_t GPIO_IDR_ID8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_IDR_ID8 = (1U << 8);
    inline constexpr uint32_t GPIO_IDR_ID9_Pos = 9;
    inline constexpr uint32_t GPIO_IDR_ID9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_IDR_ID9 = (1U << 9);
    inline constexpr uint32_t GPIO_IDR_ID10_Pos = 10;
    inline constexpr uint32_t GPIO_IDR_ID10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_IDR_ID10 = (1U << 10);
    inline constexpr uint32_t GPIO_IDR_ID11_Pos = 11;
    inline constexpr uint32_t GPIO_IDR_ID11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_IDR_ID11 = (1U << 11);
    inline constexpr uint32_t GPIO_IDR_ID12_Pos = 12;
    inline constexpr uint32_t GPIO_IDR_ID12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_IDR_ID12 = (1U << 12);
    inline constexpr uint32_t GPIO_IDR_ID13_Pos = 13;
    inline constexpr uint32_t GPIO_IDR_ID13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_IDR_ID13 = (1U << 13);
    inline constexpr uint32_t GPIO_IDR_ID14_Pos = 14;
    inline constexpr uint32_t GPIO_IDR_ID14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_IDR_ID14 = (1U << 14);
    inline constexpr uint32_t GPIO_IDR_ID15_Pos = 15;
    inline constexpr uint32_t GPIO_IDR_ID15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_IDR_ID15 = (1U << 15);

    // GPIO_ODR fields
    inline constexpr uint32_t GPIO_ODR_OD0_Pos = 0;
    inline constexpr uint32_t GPIO_ODR_OD0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_ODR_OD0 = (1U << 0);
    inline constexpr uint32_t GPIO_ODR_OD1_Pos = 1;
    inline constexpr uint32_t GPIO_ODR_OD1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_ODR_OD1 = (1U << 1);
    inline constexpr uint32_t GPIO_ODR_OD2_Pos = 2;
    inline constexpr uint32_t GPIO_ODR_OD2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_ODR_OD2 = (1U << 2);
    inline constexpr uint32_t GPIO_ODR_OD3_Pos = 3;
    inline constexpr uint32_t GPIO_ODR_OD3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_ODR_OD3 = (1U << 3);
    inline constexpr uint32_t GPIO_ODR_OD4_Pos = 4;
    inline constexpr uint32_t GPIO_ODR_OD4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_ODR_OD4 = (1U << 4);
    inline constexpr uint32_t GPIO_ODR_OD5_Pos = 5;
    inline constexpr uint32_t GPIO_ODR_OD5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_ODR_OD5 = (1U << 5);
    inline constexpr uint32_t GPIO_ODR_OD6_Pos = 6;
    inline constexpr uint32_t GPIO_ODR_OD6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_ODR_OD6 = (1U << 6);
    inline constexpr uint32_t GPIO_ODR_OD7_Pos = 7;
    inline constexpr uint32_t GPIO_ODR_OD7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_ODR_OD7 = (1U << 7);
    inline constexpr uint32_t GPIO_ODR_OD8_Pos = 8;
    inline constexpr uint32_t GPIO_ODR_OD8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_ODR_OD8 = (1U << 8);
    inline constexpr uint32_t GPIO_ODR_OD9_Pos = 9;
    inline constexpr uint32_t GPIO_ODR_OD9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_ODR_OD9 = (1U << 9);
    inline constexpr uint32_t GPIO_ODR_OD10_Pos = 10;
    inline constexpr uint32_t GPIO_ODR_OD10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_ODR_OD10 = (1U << 10);
    inline constexpr uint32_t GPIO_ODR_OD11_Pos = 11;
    inline constexpr uint32_t GPIO_ODR_OD11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_ODR_OD11 = (1U << 11);
    inline constexpr uint32_t GPIO_ODR_OD12_Pos = 12;
    inline constexpr uint32_t GPIO_ODR_OD12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_ODR_OD12 = (1U << 12);
    inline constexpr uint32_t GPIO_ODR_OD13_Pos = 13;
    inline constexpr uint32_t GPIO_ODR_OD13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_ODR_OD13 = (1U << 13);
    inline constexpr uint32_t GPIO_ODR_OD14_Pos = 14;
    inline constexpr uint32_t GPIO_ODR_OD14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_ODR_OD14 = (1U << 14);
    inline constexpr uint32_t GPIO_ODR_OD15_Pos = 15;
    inline constexpr uint32_t GPIO_ODR_OD15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_ODR_OD15 = (1U << 15);

    // GPIO_BSRR fields
    inline constexpr uint32_t GPIO_BSRR_BS0_Pos = 0;
    inline constexpr uint32_t GPIO_BSRR_BS0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_BSRR_BS0 = (1U << 0);
    inline constexpr uint32_t GPIO_BSRR_BS1_Pos = 1;
    inline constexpr uint32_t GPIO_BSRR_BS1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_BSRR_BS1 = (1U << 1);
    inline constexpr uint32_t GPIO_BSRR_BS2_Pos = 2;
    inline constexpr uint32_t GPIO_BSRR_BS2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_BSRR_BS2 = (1U << 2);
    inline constexpr uint32_t GPIO_BSRR_BS3_Pos = 3;
    inline constexpr uint32_t GPIO_BSRR_BS3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_BSRR_BS3 = (1U << 3);
    inline constexpr uint32_t GPIO_BSRR_BS4_Pos = 4;
    inline constexpr uint32_t GPIO_BSRR_BS4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_BSRR_BS4 = (1U << 4);
    inline constexpr uint32_t GPIO_BSRR_BS5_Pos = 5;
    inline constexpr uint32_t GPIO_BSRR_BS5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_BSRR_BS5 = (1U << 5);
    inline constexpr uint32_t GPIO_BSRR_BS6_Pos = 6;
    inline constexpr uint32_t GPIO_BSRR_BS6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_BSRR_BS6 = (1U << 6);
    inline constexpr uint32_t GPIO_BSRR_BS7_Pos = 7;
    inline constexpr uint32_t GPIO_BSRR_BS7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_BSRR_BS7 = (1U << 7);
    inline constexpr uint32_t GPIO_BSRR_BS8_Pos = 8;
    inline constexpr uint32_t GPIO_BSRR_BS8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_BSRR_BS8 = (1U << 8);
    inline constexpr uint32_t GPIO_BSRR_BS9_Pos = 9;
    inline constexpr uint32_t GPIO_BSRR_BS9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_BSRR_BS9 = (1U << 9);
    inline constexpr uint32_t GPIO_BSRR_BS10_Pos = 10;
    inline constexpr uint32_t GPIO_BSRR_BS10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_BSRR_BS10 = (1U << 10);
    inline constexpr uint32_t GPIO_BSRR_BS11_Pos = 11;
    inline constexpr uint32_t GPIO_BSRR_BS11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_BSRR_BS11 = (1U << 11);
    inline constexpr uint32_t GPIO_BSRR_BS12_Pos = 12;
    inline constexpr uint32_t GPIO_BSRR_BS12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_BSRR_BS12 = (1U << 12);
    inline constexpr uint32_t GPIO_BSRR_BS13_Pos = 13;
    inline constexpr uint32_t GPIO_BSRR_BS13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_BSRR_BS13 = (1U << 13);
    inline constexpr uint32_t GPIO_BSRR_BS14_Pos = 14;
    inline constexpr uint32_t GPIO_BSRR_BS14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_BSRR_BS14 = (1U << 14);
    inline constexpr uint32_t GPIO_BSRR_BS15_Pos = 15;
    inline constexpr uint32_t GPIO_BSRR_BS15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_BSRR_BS15 = (1U << 15);
    inline constexpr uint32_t GPIO_BSRR_BR0_Pos = 16;
    inline constexpr uint32_t GPIO_BSRR_BR0_Msk = 0x00010000;
    inline constexpr uint32_t GPIO_BSRR_BR0 = (1U << 16);
    inline constexpr uint32_t GPIO_BSRR_BR1_Pos = 17;
    inline constexpr uint32_t GPIO_BSRR_BR1_Msk = 0x00020000;
    inline constexpr uint32_t GPIO_BSRR_BR1 = (1U << 17);
    inline constexpr uint32_t GPIO_BSRR_BR2_Pos = 18;
    inline constexpr uint32_t GPIO_BSRR_BR2_Msk = 0x00040000;
    inline constexpr uint32_t GPIO_BSRR_BR2 = (1U << 18);
    inline constexpr uint32_t GPIO_BSRR_BR3_Pos = 19;
    inline constexpr uint32_t GPIO_BSRR_BR3_Msk = 0x00080000;
    inline constexpr uint32_t GPIO_BSRR_BR3 = (1U << 19);
    inline constexpr uint32_t GPIO_BSRR_BR4_Pos = 20;
    inline constexpr uint32_t GPIO_BSRR_BR4_Msk = 0x00100000;
    inline constexpr uint32_t GPIO_BSRR_BR4 = (1U << 20);
    inline constexpr uint32_t GPIO_BSRR_BR5_Pos = 21;
    inline constexpr uint32_t GPIO_BSRR_BR5_Msk = 0x00200000;
    inline constexpr uint32_t GPIO_BSRR_BR5 = (1U << 21);
    inline constexpr uint32_t GPIO_BSRR_BR6_Pos = 22;
    inline constexpr uint32_t GPIO_BSRR_BR6_Msk = 0x00400000;
    inline constexpr uint32_t GPIO_BSRR_BR6 = (1U << 22);
    inline constexpr uint32_t GPIO_BSRR_BR7_Pos = 23;
    inline constexpr uint32_t GPIO_BSRR_BR7_Msk = 0x00800000;
    inline constexpr uint32_t GPIO_BSRR_BR7 = (1U << 23);
    inline constexpr uint32_t GPIO_BSRR_BR8_Pos = 24;
    inline constexpr uint32_t GPIO_BSRR_BR8_Msk = 0x01000000;
    inline constexpr uint32_t GPIO_BSRR_BR8 = (1U << 24);
    inline constexpr uint32_t GPIO_BSRR_BR9_Pos = 25;
    inline constexpr uint32_t GPIO_BSRR_BR9_Msk = 0x02000000;
    inline constexpr uint32_t GPIO_BSRR_BR9 = (1U << 25);
    inline constexpr uint32_t GPIO_BSRR_BR10_Pos = 26;
    inline constexpr uint32_t GPIO_BSRR_BR10_Msk = 0x04000000;
    inline constexpr uint32_t GPIO_BSRR_BR10 = (1U << 26);
    inline constexpr uint32_t GPIO_BSRR_BR11_Pos = 27;
    inline constexpr uint32_t GPIO_BSRR_BR11_Msk = 0x08000000;
    inline constexpr uint32_t GPIO_BSRR_BR11 = (1U << 27);
    inline constexpr uint32_t GPIO_BSRR_BR12_Pos = 28;
    inline constexpr uint32_t GPIO_BSRR_BR12_Msk = 0x10000000;
    inline constexpr uint32_t GPIO_BSRR_BR12 = (1U << 28);
    inline constexpr uint32_t GPIO_BSRR_BR13_Pos = 29;
    inline constexpr uint32_t GPIO_BSRR_BR13_Msk = 0x20000000;
    inline constexpr uint32_t GPIO_BSRR_BR13 = (1U << 29);
    inline constexpr uint32_t GPIO_BSRR_BR14_Pos = 30;
    inline constexpr uint32_t GPIO_BSRR_BR14_Msk = 0x40000000;
    inline constexpr uint32_t GPIO_BSRR_BR14 = (1U << 30);
    inline constexpr uint32_t GPIO_BSRR_BR15_Pos = 31;
    inline constexpr uint32_t GPIO_BSRR_BR15_Msk = 0x80000000;
    inline constexpr uint32_t GPIO_BSRR_BR15 = (1U << 31);

    // GPIO_LCKR fields
    inline constexpr uint32_t GPIO_LCKR_LCK0_Pos = 0;
    inline constexpr uint32_t GPIO_LCKR_LCK0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_LCKR_LCK0 = (1U << 0);
    inline constexpr uint32_t GPIO_LCKR_LCK1_Pos = 1;
    inline constexpr uint32_t GPIO_LCKR_LCK1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_LCKR_LCK1 = (1U << 1);
    inline constexpr uint32_t GPIO_LCKR_LCK2_Pos = 2;
    inline constexpr uint32_t GPIO_LCKR_LCK2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_LCKR_LCK2 = (1U << 2);
    inline constexpr uint32_t GPIO_LCKR_LCK3_Pos = 3;
    inline constexpr uint32_t GPIO_LCKR_LCK3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_LCKR_LCK3 = (1U << 3);
    inline constexpr uint32_t GPIO_LCKR_LCK4_Pos = 4;
    inline constexpr uint32_t GPIO_LCKR_LCK4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_LCKR_LCK4 = (1U << 4);
    inline constexpr uint32_t GPIO_LCKR_LCK5_Pos = 5;
    inline constexpr uint32_t GPIO_LCKR_LCK5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_LCKR_LCK5 = (1U << 5);
    inline constexpr uint32_t GPIO_LCKR_LCK6_Pos = 6;
    inline constexpr uint32_t GPIO_LCKR_LCK6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_LCKR_LCK6 = (1U << 6);
    inline constexpr uint32_t GPIO_LCKR_LCK7_Pos = 7;
    inline constexpr uint32_t GPIO_LCKR_LCK7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_LCKR_LCK7 = (1U << 7);
    inline constexpr uint32_t GPIO_LCKR_LCK8_Pos = 8;
    inline constexpr uint32_t GPIO_LCKR_LCK8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_LCKR_LCK8 = (1U << 8);
    inline constexpr uint32_t GPIO_LCKR_LCK9_Pos = 9;
    inline constexpr uint32_t GPIO_LCKR_LCK9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_LCKR_LCK9 = (1U << 9);
    inline constexpr uint32_t GPIO_LCKR_LCK10_Pos = 10;
    inline constexpr uint32_t GPIO_LCKR_LCK10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_LCKR_LCK10 = (1U << 10);
    inline constexpr uint32_t GPIO_LCKR_LCK11_Pos = 11;
    inline constexpr uint32_t GPIO_LCKR_LCK11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_LCKR_LCK11 = (1U << 11);
    inline constexpr uint32_t GPIO_LCKR_LCK12_Pos = 12;
    inline constexpr uint32_t GPIO_LCKR_LCK12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_LCKR_LCK12 = (1U << 12);
    inline constexpr uint32_t GPIO_LCKR_LCK13_Pos = 13;
    inline constexpr uint32_t GPIO_LCKR_LCK13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_LCKR_LCK13 = (1U << 13);
    inline constexpr uint32_t GPIO_LCKR_LCK14_Pos = 14;
    inline constexpr uint32_t GPIO_LCKR_LCK14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_LCKR_LCK14 = (1U << 14);
    inline constexpr uint32_t GPIO_LCKR_LCK15_Pos = 15;
    inline constexpr uint32_t GPIO_LCKR_LCK15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_LCKR_LCK15 = (1U << 15);
    inline constexpr uint32_t GPIO_LCKR_LCKK_Pos = 16;
    inline constexpr uint32_t GPIO_LCKR_LCKK_Msk = 0x00010000;
    inline constexpr uint32_t GPIO_LCKR_LCKK = (1U << 16);

    // GPIO_AFRL fields
    inline constexpr uint32_t GPIO_AFRL_AFSEL0_Pos = 0;
    inline constexpr uint32_t GPIO_AFRL_AFSEL0_Msk = 0x0000000F;
    inline constexpr uint32_t GPIO_AFRL_AFSEL1_Pos = 4;
    inline constexpr uint32_t GPIO_AFRL_AFSEL1_Msk = 0x000000F0;
    inline constexpr uint32_t GPIO_AFRL_AFSEL2_Pos = 8;
    inline constexpr uint32_t GPIO_AFRL_AFSEL2_Msk = 0x00000F00;
    inline constexpr uint32_t GPIO_AFRL_AFSEL3_Pos = 12;
    inline constexpr uint32_t GPIO_AFRL_AFSEL3_Msk = 0x0000F000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL4_Pos = 16;
    inline constexpr uint32_t GPIO_AFRL_AFSEL4_Msk = 0x000F0000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL5_Pos = 20;
    inline constexpr uint32_t GPIO_AFRL_AFSEL5_Msk = 0x00F00000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL6_Pos = 24;
    inline constexpr uint32_t GPIO_AFRL_AFSEL6_Msk = 0x0F000000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL7_Pos = 28;
    inline constexpr uint32_t GPIO_AFRL_AFSEL7_Msk = 0xF0000000;

    // GPIO_AFRH fields
    inline constexpr uint32_t GPIO_AFRH_AFSEL8_Pos = 0;
    inline constexpr uint32_t GPIO_AFRH_AFSEL8_Msk = 0x0000000F;
    inline constexpr uint32_t GPIO_AFRH_AFSEL9_Pos = 4;
    inline constexpr uint32_t GPIO_AFRH_AFSEL9_Msk = 0x000000F0;
    inline constexpr uint32_t GPIO_AFRH_AFSEL10_Pos = 8;
    inline constexpr uint32_t GPIO_AFRH_AFSEL10_Msk = 0x00000F00;
    inline constexpr uint32_t GPIO_AFRH_AFSEL11_Pos = 12;
    inline constexpr uint32_t GPIO_AFRH_AFSEL11_Msk = 0x0000F000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL12_Pos = 16;
    inline constexpr uint32_t GPIO_AFRH_AFSEL12_Msk = 0x000F0000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL13_Pos = 20;
    inline constexpr uint32_t GPIO_AFRH_AFSEL13_Msk = 0x00F00000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL14_Pos = 24;
    inline constexpr uint32_t GPIO_AFRH_AFSEL14_Msk = 0x0F000000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL15_Pos = 28;
    inline constexpr uint32_t GPIO_AFRH_AFSEL15_Msk = 0xF0000000;

} // namespace GPIOD

namespace GPIOE {
    // GPIO_MODER fields
    inline constexpr uint32_t GPIO_MODER_MODE0_Pos = 0;
    inline constexpr uint32_t GPIO_MODER_MODE0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_MODER_MODE1_Pos = 2;
    inline constexpr uint32_t GPIO_MODER_MODE1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_MODER_MODE2_Pos = 4;
    inline constexpr uint32_t GPIO_MODER_MODE2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_MODER_MODE3_Pos = 6;
    inline constexpr uint32_t GPIO_MODER_MODE3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_MODER_MODE4_Pos = 8;
    inline constexpr uint32_t GPIO_MODER_MODE4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_MODER_MODE5_Pos = 10;
    inline constexpr uint32_t GPIO_MODER_MODE5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_MODER_MODE6_Pos = 12;
    inline constexpr uint32_t GPIO_MODER_MODE6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_MODER_MODE7_Pos = 14;
    inline constexpr uint32_t GPIO_MODER_MODE7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_MODER_MODE8_Pos = 16;
    inline constexpr uint32_t GPIO_MODER_MODE8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_MODER_MODE9_Pos = 18;
    inline constexpr uint32_t GPIO_MODER_MODE9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_MODER_MODE10_Pos = 20;
    inline constexpr uint32_t GPIO_MODER_MODE10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_MODER_MODE11_Pos = 22;
    inline constexpr uint32_t GPIO_MODER_MODE11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_MODER_MODE12_Pos = 24;
    inline constexpr uint32_t GPIO_MODER_MODE12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_MODER_MODE13_Pos = 26;
    inline constexpr uint32_t GPIO_MODER_MODE13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_MODER_MODE14_Pos = 28;
    inline constexpr uint32_t GPIO_MODER_MODE14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_MODER_MODE15_Pos = 30;
    inline constexpr uint32_t GPIO_MODER_MODE15_Msk = 0xC0000000;

    // GPIO_OTYPER fields
    inline constexpr uint32_t GPIO_OTYPER_OT0_Pos = 0;
    inline constexpr uint32_t GPIO_OTYPER_OT0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_OTYPER_OT0 = (1U << 0);
    inline constexpr uint32_t GPIO_OTYPER_OT1_Pos = 1;
    inline constexpr uint32_t GPIO_OTYPER_OT1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_OTYPER_OT1 = (1U << 1);
    inline constexpr uint32_t GPIO_OTYPER_OT2_Pos = 2;
    inline constexpr uint32_t GPIO_OTYPER_OT2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_OTYPER_OT2 = (1U << 2);
    inline constexpr uint32_t GPIO_OTYPER_OT3_Pos = 3;
    inline constexpr uint32_t GPIO_OTYPER_OT3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_OTYPER_OT3 = (1U << 3);
    inline constexpr uint32_t GPIO_OTYPER_OT4_Pos = 4;
    inline constexpr uint32_t GPIO_OTYPER_OT4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_OTYPER_OT4 = (1U << 4);
    inline constexpr uint32_t GPIO_OTYPER_OT5_Pos = 5;
    inline constexpr uint32_t GPIO_OTYPER_OT5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_OTYPER_OT5 = (1U << 5);
    inline constexpr uint32_t GPIO_OTYPER_OT6_Pos = 6;
    inline constexpr uint32_t GPIO_OTYPER_OT6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_OTYPER_OT6 = (1U << 6);
    inline constexpr uint32_t GPIO_OTYPER_OT7_Pos = 7;
    inline constexpr uint32_t GPIO_OTYPER_OT7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_OTYPER_OT7 = (1U << 7);
    inline constexpr uint32_t GPIO_OTYPER_OT8_Pos = 8;
    inline constexpr uint32_t GPIO_OTYPER_OT8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_OTYPER_OT8 = (1U << 8);
    inline constexpr uint32_t GPIO_OTYPER_OT9_Pos = 9;
    inline constexpr uint32_t GPIO_OTYPER_OT9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_OTYPER_OT9 = (1U << 9);
    inline constexpr uint32_t GPIO_OTYPER_OT10_Pos = 10;
    inline constexpr uint32_t GPIO_OTYPER_OT10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_OTYPER_OT10 = (1U << 10);
    inline constexpr uint32_t GPIO_OTYPER_OT11_Pos = 11;
    inline constexpr uint32_t GPIO_OTYPER_OT11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_OTYPER_OT11 = (1U << 11);
    inline constexpr uint32_t GPIO_OTYPER_OT12_Pos = 12;
    inline constexpr uint32_t GPIO_OTYPER_OT12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_OTYPER_OT12 = (1U << 12);
    inline constexpr uint32_t GPIO_OTYPER_OT13_Pos = 13;
    inline constexpr uint32_t GPIO_OTYPER_OT13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_OTYPER_OT13 = (1U << 13);
    inline constexpr uint32_t GPIO_OTYPER_OT14_Pos = 14;
    inline constexpr uint32_t GPIO_OTYPER_OT14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_OTYPER_OT14 = (1U << 14);
    inline constexpr uint32_t GPIO_OTYPER_OT15_Pos = 15;
    inline constexpr uint32_t GPIO_OTYPER_OT15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_OTYPER_OT15 = (1U << 15);

    // GPIO_OSPEEDR fields
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED0_Pos = 0;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED1_Pos = 2;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED2_Pos = 4;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED3_Pos = 6;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED4_Pos = 8;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED5_Pos = 10;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED6_Pos = 12;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED7_Pos = 14;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED8_Pos = 16;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED9_Pos = 18;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED10_Pos = 20;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED11_Pos = 22;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED12_Pos = 24;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED13_Pos = 26;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED14_Pos = 28;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED15_Pos = 30;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED15_Msk = 0xC0000000;

    // GPIO_PUPDR fields
    inline constexpr uint32_t GPIO_PUPDR_PUPD0_Pos = 0;
    inline constexpr uint32_t GPIO_PUPDR_PUPD0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_PUPDR_PUPD1_Pos = 2;
    inline constexpr uint32_t GPIO_PUPDR_PUPD1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_PUPDR_PUPD2_Pos = 4;
    inline constexpr uint32_t GPIO_PUPDR_PUPD2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_PUPDR_PUPD3_Pos = 6;
    inline constexpr uint32_t GPIO_PUPDR_PUPD3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_PUPDR_PUPD4_Pos = 8;
    inline constexpr uint32_t GPIO_PUPDR_PUPD4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_PUPDR_PUPD5_Pos = 10;
    inline constexpr uint32_t GPIO_PUPDR_PUPD5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_PUPDR_PUPD6_Pos = 12;
    inline constexpr uint32_t GPIO_PUPDR_PUPD6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD7_Pos = 14;
    inline constexpr uint32_t GPIO_PUPDR_PUPD7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD8_Pos = 16;
    inline constexpr uint32_t GPIO_PUPDR_PUPD8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD9_Pos = 18;
    inline constexpr uint32_t GPIO_PUPDR_PUPD9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD10_Pos = 20;
    inline constexpr uint32_t GPIO_PUPDR_PUPD10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD11_Pos = 22;
    inline constexpr uint32_t GPIO_PUPDR_PUPD11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD12_Pos = 24;
    inline constexpr uint32_t GPIO_PUPDR_PUPD12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD13_Pos = 26;
    inline constexpr uint32_t GPIO_PUPDR_PUPD13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD14_Pos = 28;
    inline constexpr uint32_t GPIO_PUPDR_PUPD14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD15_Pos = 30;
    inline constexpr uint32_t GPIO_PUPDR_PUPD15_Msk = 0xC0000000;

    // GPIO_IDR fields
    inline constexpr uint32_t GPIO_IDR_ID0_Pos = 0;
    inline constexpr uint32_t GPIO_IDR_ID0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_IDR_ID0 = (1U << 0);
    inline constexpr uint32_t GPIO_IDR_ID1_Pos = 1;
    inline constexpr uint32_t GPIO_IDR_ID1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_IDR_ID1 = (1U << 1);
    inline constexpr uint32_t GPIO_IDR_ID2_Pos = 2;
    inline constexpr uint32_t GPIO_IDR_ID2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_IDR_ID2 = (1U << 2);
    inline constexpr uint32_t GPIO_IDR_ID3_Pos = 3;
    inline constexpr uint32_t GPIO_IDR_ID3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_IDR_ID3 = (1U << 3);
    inline constexpr uint32_t GPIO_IDR_ID4_Pos = 4;
    inline constexpr uint32_t GPIO_IDR_ID4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_IDR_ID4 = (1U << 4);
    inline constexpr uint32_t GPIO_IDR_ID5_Pos = 5;
    inline constexpr uint32_t GPIO_IDR_ID5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_IDR_ID5 = (1U << 5);
    inline constexpr uint32_t GPIO_IDR_ID6_Pos = 6;
    inline constexpr uint32_t GPIO_IDR_ID6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_IDR_ID6 = (1U << 6);
    inline constexpr uint32_t GPIO_IDR_ID7_Pos = 7;
    inline constexpr uint32_t GPIO_IDR_ID7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_IDR_ID7 = (1U << 7);
    inline constexpr uint32_t GPIO_IDR_ID8_Pos = 8;
    inline constexpr uint32_t GPIO_IDR_ID8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_IDR_ID8 = (1U << 8);
    inline constexpr uint32_t GPIO_IDR_ID9_Pos = 9;
    inline constexpr uint32_t GPIO_IDR_ID9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_IDR_ID9 = (1U << 9);
    inline constexpr uint32_t GPIO_IDR_ID10_Pos = 10;
    inline constexpr uint32_t GPIO_IDR_ID10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_IDR_ID10 = (1U << 10);
    inline constexpr uint32_t GPIO_IDR_ID11_Pos = 11;
    inline constexpr uint32_t GPIO_IDR_ID11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_IDR_ID11 = (1U << 11);
    inline constexpr uint32_t GPIO_IDR_ID12_Pos = 12;
    inline constexpr uint32_t GPIO_IDR_ID12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_IDR_ID12 = (1U << 12);
    inline constexpr uint32_t GPIO_IDR_ID13_Pos = 13;
    inline constexpr uint32_t GPIO_IDR_ID13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_IDR_ID13 = (1U << 13);
    inline constexpr uint32_t GPIO_IDR_ID14_Pos = 14;
    inline constexpr uint32_t GPIO_IDR_ID14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_IDR_ID14 = (1U << 14);
    inline constexpr uint32_t GPIO_IDR_ID15_Pos = 15;
    inline constexpr uint32_t GPIO_IDR_ID15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_IDR_ID15 = (1U << 15);

    // GPIO_ODR fields
    inline constexpr uint32_t GPIO_ODR_OD0_Pos = 0;
    inline constexpr uint32_t GPIO_ODR_OD0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_ODR_OD0 = (1U << 0);
    inline constexpr uint32_t GPIO_ODR_OD1_Pos = 1;
    inline constexpr uint32_t GPIO_ODR_OD1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_ODR_OD1 = (1U << 1);
    inline constexpr uint32_t GPIO_ODR_OD2_Pos = 2;
    inline constexpr uint32_t GPIO_ODR_OD2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_ODR_OD2 = (1U << 2);
    inline constexpr uint32_t GPIO_ODR_OD3_Pos = 3;
    inline constexpr uint32_t GPIO_ODR_OD3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_ODR_OD3 = (1U << 3);
    inline constexpr uint32_t GPIO_ODR_OD4_Pos = 4;
    inline constexpr uint32_t GPIO_ODR_OD4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_ODR_OD4 = (1U << 4);
    inline constexpr uint32_t GPIO_ODR_OD5_Pos = 5;
    inline constexpr uint32_t GPIO_ODR_OD5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_ODR_OD5 = (1U << 5);
    inline constexpr uint32_t GPIO_ODR_OD6_Pos = 6;
    inline constexpr uint32_t GPIO_ODR_OD6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_ODR_OD6 = (1U << 6);
    inline constexpr uint32_t GPIO_ODR_OD7_Pos = 7;
    inline constexpr uint32_t GPIO_ODR_OD7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_ODR_OD7 = (1U << 7);
    inline constexpr uint32_t GPIO_ODR_OD8_Pos = 8;
    inline constexpr uint32_t GPIO_ODR_OD8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_ODR_OD8 = (1U << 8);
    inline constexpr uint32_t GPIO_ODR_OD9_Pos = 9;
    inline constexpr uint32_t GPIO_ODR_OD9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_ODR_OD9 = (1U << 9);
    inline constexpr uint32_t GPIO_ODR_OD10_Pos = 10;
    inline constexpr uint32_t GPIO_ODR_OD10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_ODR_OD10 = (1U << 10);
    inline constexpr uint32_t GPIO_ODR_OD11_Pos = 11;
    inline constexpr uint32_t GPIO_ODR_OD11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_ODR_OD11 = (1U << 11);
    inline constexpr uint32_t GPIO_ODR_OD12_Pos = 12;
    inline constexpr uint32_t GPIO_ODR_OD12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_ODR_OD12 = (1U << 12);
    inline constexpr uint32_t GPIO_ODR_OD13_Pos = 13;
    inline constexpr uint32_t GPIO_ODR_OD13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_ODR_OD13 = (1U << 13);
    inline constexpr uint32_t GPIO_ODR_OD14_Pos = 14;
    inline constexpr uint32_t GPIO_ODR_OD14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_ODR_OD14 = (1U << 14);
    inline constexpr uint32_t GPIO_ODR_OD15_Pos = 15;
    inline constexpr uint32_t GPIO_ODR_OD15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_ODR_OD15 = (1U << 15);

    // GPIO_BSRR fields
    inline constexpr uint32_t GPIO_BSRR_BS0_Pos = 0;
    inline constexpr uint32_t GPIO_BSRR_BS0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_BSRR_BS0 = (1U << 0);
    inline constexpr uint32_t GPIO_BSRR_BS1_Pos = 1;
    inline constexpr uint32_t GPIO_BSRR_BS1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_BSRR_BS1 = (1U << 1);
    inline constexpr uint32_t GPIO_BSRR_BS2_Pos = 2;
    inline constexpr uint32_t GPIO_BSRR_BS2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_BSRR_BS2 = (1U << 2);
    inline constexpr uint32_t GPIO_BSRR_BS3_Pos = 3;
    inline constexpr uint32_t GPIO_BSRR_BS3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_BSRR_BS3 = (1U << 3);
    inline constexpr uint32_t GPIO_BSRR_BS4_Pos = 4;
    inline constexpr uint32_t GPIO_BSRR_BS4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_BSRR_BS4 = (1U << 4);
    inline constexpr uint32_t GPIO_BSRR_BS5_Pos = 5;
    inline constexpr uint32_t GPIO_BSRR_BS5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_BSRR_BS5 = (1U << 5);
    inline constexpr uint32_t GPIO_BSRR_BS6_Pos = 6;
    inline constexpr uint32_t GPIO_BSRR_BS6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_BSRR_BS6 = (1U << 6);
    inline constexpr uint32_t GPIO_BSRR_BS7_Pos = 7;
    inline constexpr uint32_t GPIO_BSRR_BS7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_BSRR_BS7 = (1U << 7);
    inline constexpr uint32_t GPIO_BSRR_BS8_Pos = 8;
    inline constexpr uint32_t GPIO_BSRR_BS8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_BSRR_BS8 = (1U << 8);
    inline constexpr uint32_t GPIO_BSRR_BS9_Pos = 9;
    inline constexpr uint32_t GPIO_BSRR_BS9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_BSRR_BS9 = (1U << 9);
    inline constexpr uint32_t GPIO_BSRR_BS10_Pos = 10;
    inline constexpr uint32_t GPIO_BSRR_BS10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_BSRR_BS10 = (1U << 10);
    inline constexpr uint32_t GPIO_BSRR_BS11_Pos = 11;
    inline constexpr uint32_t GPIO_BSRR_BS11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_BSRR_BS11 = (1U << 11);
    inline constexpr uint32_t GPIO_BSRR_BS12_Pos = 12;
    inline constexpr uint32_t GPIO_BSRR_BS12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_BSRR_BS12 = (1U << 12);
    inline constexpr uint32_t GPIO_BSRR_BS13_Pos = 13;
    inline constexpr uint32_t GPIO_BSRR_BS13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_BSRR_BS13 = (1U << 13);
    inline constexpr uint32_t GPIO_BSRR_BS14_Pos = 14;
    inline constexpr uint32_t GPIO_BSRR_BS14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_BSRR_BS14 = (1U << 14);
    inline constexpr uint32_t GPIO_BSRR_BS15_Pos = 15;
    inline constexpr uint32_t GPIO_BSRR_BS15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_BSRR_BS15 = (1U << 15);
    inline constexpr uint32_t GPIO_BSRR_BR0_Pos = 16;
    inline constexpr uint32_t GPIO_BSRR_BR0_Msk = 0x00010000;
    inline constexpr uint32_t GPIO_BSRR_BR0 = (1U << 16);
    inline constexpr uint32_t GPIO_BSRR_BR1_Pos = 17;
    inline constexpr uint32_t GPIO_BSRR_BR1_Msk = 0x00020000;
    inline constexpr uint32_t GPIO_BSRR_BR1 = (1U << 17);
    inline constexpr uint32_t GPIO_BSRR_BR2_Pos = 18;
    inline constexpr uint32_t GPIO_BSRR_BR2_Msk = 0x00040000;
    inline constexpr uint32_t GPIO_BSRR_BR2 = (1U << 18);
    inline constexpr uint32_t GPIO_BSRR_BR3_Pos = 19;
    inline constexpr uint32_t GPIO_BSRR_BR3_Msk = 0x00080000;
    inline constexpr uint32_t GPIO_BSRR_BR3 = (1U << 19);
    inline constexpr uint32_t GPIO_BSRR_BR4_Pos = 20;
    inline constexpr uint32_t GPIO_BSRR_BR4_Msk = 0x00100000;
    inline constexpr uint32_t GPIO_BSRR_BR4 = (1U << 20);
    inline constexpr uint32_t GPIO_BSRR_BR5_Pos = 21;
    inline constexpr uint32_t GPIO_BSRR_BR5_Msk = 0x00200000;
    inline constexpr uint32_t GPIO_BSRR_BR5 = (1U << 21);
    inline constexpr uint32_t GPIO_BSRR_BR6_Pos = 22;
    inline constexpr uint32_t GPIO_BSRR_BR6_Msk = 0x00400000;
    inline constexpr uint32_t GPIO_BSRR_BR6 = (1U << 22);
    inline constexpr uint32_t GPIO_BSRR_BR7_Pos = 23;
    inline constexpr uint32_t GPIO_BSRR_BR7_Msk = 0x00800000;
    inline constexpr uint32_t GPIO_BSRR_BR7 = (1U << 23);
    inline constexpr uint32_t GPIO_BSRR_BR8_Pos = 24;
    inline constexpr uint32_t GPIO_BSRR_BR8_Msk = 0x01000000;
    inline constexpr uint32_t GPIO_BSRR_BR8 = (1U << 24);
    inline constexpr uint32_t GPIO_BSRR_BR9_Pos = 25;
    inline constexpr uint32_t GPIO_BSRR_BR9_Msk = 0x02000000;
    inline constexpr uint32_t GPIO_BSRR_BR9 = (1U << 25);
    inline constexpr uint32_t GPIO_BSRR_BR10_Pos = 26;
    inline constexpr uint32_t GPIO_BSRR_BR10_Msk = 0x04000000;
    inline constexpr uint32_t GPIO_BSRR_BR10 = (1U << 26);
    inline constexpr uint32_t GPIO_BSRR_BR11_Pos = 27;
    inline constexpr uint32_t GPIO_BSRR_BR11_Msk = 0x08000000;
    inline constexpr uint32_t GPIO_BSRR_BR11 = (1U << 27);
    inline constexpr uint32_t GPIO_BSRR_BR12_Pos = 28;
    inline constexpr uint32_t GPIO_BSRR_BR12_Msk = 0x10000000;
    inline constexpr uint32_t GPIO_BSRR_BR12 = (1U << 28);
    inline constexpr uint32_t GPIO_BSRR_BR13_Pos = 29;
    inline constexpr uint32_t GPIO_BSRR_BR13_Msk = 0x20000000;
    inline constexpr uint32_t GPIO_BSRR_BR13 = (1U << 29);
    inline constexpr uint32_t GPIO_BSRR_BR14_Pos = 30;
    inline constexpr uint32_t GPIO_BSRR_BR14_Msk = 0x40000000;
    inline constexpr uint32_t GPIO_BSRR_BR14 = (1U << 30);
    inline constexpr uint32_t GPIO_BSRR_BR15_Pos = 31;
    inline constexpr uint32_t GPIO_BSRR_BR15_Msk = 0x80000000;
    inline constexpr uint32_t GPIO_BSRR_BR15 = (1U << 31);

    // GPIO_LCKR fields
    inline constexpr uint32_t GPIO_LCKR_LCK0_Pos = 0;
    inline constexpr uint32_t GPIO_LCKR_LCK0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_LCKR_LCK0 = (1U << 0);
    inline constexpr uint32_t GPIO_LCKR_LCK1_Pos = 1;
    inline constexpr uint32_t GPIO_LCKR_LCK1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_LCKR_LCK1 = (1U << 1);
    inline constexpr uint32_t GPIO_LCKR_LCK2_Pos = 2;
    inline constexpr uint32_t GPIO_LCKR_LCK2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_LCKR_LCK2 = (1U << 2);
    inline constexpr uint32_t GPIO_LCKR_LCK3_Pos = 3;
    inline constexpr uint32_t GPIO_LCKR_LCK3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_LCKR_LCK3 = (1U << 3);
    inline constexpr uint32_t GPIO_LCKR_LCK4_Pos = 4;
    inline constexpr uint32_t GPIO_LCKR_LCK4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_LCKR_LCK4 = (1U << 4);
    inline constexpr uint32_t GPIO_LCKR_LCK5_Pos = 5;
    inline constexpr uint32_t GPIO_LCKR_LCK5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_LCKR_LCK5 = (1U << 5);
    inline constexpr uint32_t GPIO_LCKR_LCK6_Pos = 6;
    inline constexpr uint32_t GPIO_LCKR_LCK6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_LCKR_LCK6 = (1U << 6);
    inline constexpr uint32_t GPIO_LCKR_LCK7_Pos = 7;
    inline constexpr uint32_t GPIO_LCKR_LCK7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_LCKR_LCK7 = (1U << 7);
    inline constexpr uint32_t GPIO_LCKR_LCK8_Pos = 8;
    inline constexpr uint32_t GPIO_LCKR_LCK8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_LCKR_LCK8 = (1U << 8);
    inline constexpr uint32_t GPIO_LCKR_LCK9_Pos = 9;
    inline constexpr uint32_t GPIO_LCKR_LCK9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_LCKR_LCK9 = (1U << 9);
    inline constexpr uint32_t GPIO_LCKR_LCK10_Pos = 10;
    inline constexpr uint32_t GPIO_LCKR_LCK10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_LCKR_LCK10 = (1U << 10);
    inline constexpr uint32_t GPIO_LCKR_LCK11_Pos = 11;
    inline constexpr uint32_t GPIO_LCKR_LCK11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_LCKR_LCK11 = (1U << 11);
    inline constexpr uint32_t GPIO_LCKR_LCK12_Pos = 12;
    inline constexpr uint32_t GPIO_LCKR_LCK12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_LCKR_LCK12 = (1U << 12);
    inline constexpr uint32_t GPIO_LCKR_LCK13_Pos = 13;
    inline constexpr uint32_t GPIO_LCKR_LCK13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_LCKR_LCK13 = (1U << 13);
    inline constexpr uint32_t GPIO_LCKR_LCK14_Pos = 14;
    inline constexpr uint32_t GPIO_LCKR_LCK14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_LCKR_LCK14 = (1U << 14);
    inline constexpr uint32_t GPIO_LCKR_LCK15_Pos = 15;
    inline constexpr uint32_t GPIO_LCKR_LCK15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_LCKR_LCK15 = (1U << 15);
    inline constexpr uint32_t GPIO_LCKR_LCKK_Pos = 16;
    inline constexpr uint32_t GPIO_LCKR_LCKK_Msk = 0x00010000;
    inline constexpr uint32_t GPIO_LCKR_LCKK = (1U << 16);

    // GPIO_AFRL fields
    inline constexpr uint32_t GPIO_AFRL_AFSEL0_Pos = 0;
    inline constexpr uint32_t GPIO_AFRL_AFSEL0_Msk = 0x0000000F;
    inline constexpr uint32_t GPIO_AFRL_AFSEL1_Pos = 4;
    inline constexpr uint32_t GPIO_AFRL_AFSEL1_Msk = 0x000000F0;
    inline constexpr uint32_t GPIO_AFRL_AFSEL2_Pos = 8;
    inline constexpr uint32_t GPIO_AFRL_AFSEL2_Msk = 0x00000F00;
    inline constexpr uint32_t GPIO_AFRL_AFSEL3_Pos = 12;
    inline constexpr uint32_t GPIO_AFRL_AFSEL3_Msk = 0x0000F000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL4_Pos = 16;
    inline constexpr uint32_t GPIO_AFRL_AFSEL4_Msk = 0x000F0000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL5_Pos = 20;
    inline constexpr uint32_t GPIO_AFRL_AFSEL5_Msk = 0x00F00000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL6_Pos = 24;
    inline constexpr uint32_t GPIO_AFRL_AFSEL6_Msk = 0x0F000000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL7_Pos = 28;
    inline constexpr uint32_t GPIO_AFRL_AFSEL7_Msk = 0xF0000000;

    // GPIO_AFRH fields
    inline constexpr uint32_t GPIO_AFRH_AFSEL8_Pos = 0;
    inline constexpr uint32_t GPIO_AFRH_AFSEL8_Msk = 0x0000000F;
    inline constexpr uint32_t GPIO_AFRH_AFSEL9_Pos = 4;
    inline constexpr uint32_t GPIO_AFRH_AFSEL9_Msk = 0x000000F0;
    inline constexpr uint32_t GPIO_AFRH_AFSEL10_Pos = 8;
    inline constexpr uint32_t GPIO_AFRH_AFSEL10_Msk = 0x00000F00;
    inline constexpr uint32_t GPIO_AFRH_AFSEL11_Pos = 12;
    inline constexpr uint32_t GPIO_AFRH_AFSEL11_Msk = 0x0000F000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL12_Pos = 16;
    inline constexpr uint32_t GPIO_AFRH_AFSEL12_Msk = 0x000F0000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL13_Pos = 20;
    inline constexpr uint32_t GPIO_AFRH_AFSEL13_Msk = 0x00F00000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL14_Pos = 24;
    inline constexpr uint32_t GPIO_AFRH_AFSEL14_Msk = 0x0F000000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL15_Pos = 28;
    inline constexpr uint32_t GPIO_AFRH_AFSEL15_Msk = 0xF0000000;

} // namespace GPIOE

namespace GPIOF {
    // GPIO_MODER fields
    inline constexpr uint32_t GPIO_MODER_MODE0_Pos = 0;
    inline constexpr uint32_t GPIO_MODER_MODE0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_MODER_MODE1_Pos = 2;
    inline constexpr uint32_t GPIO_MODER_MODE1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_MODER_MODE2_Pos = 4;
    inline constexpr uint32_t GPIO_MODER_MODE2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_MODER_MODE3_Pos = 6;
    inline constexpr uint32_t GPIO_MODER_MODE3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_MODER_MODE4_Pos = 8;
    inline constexpr uint32_t GPIO_MODER_MODE4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_MODER_MODE5_Pos = 10;
    inline constexpr uint32_t GPIO_MODER_MODE5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_MODER_MODE6_Pos = 12;
    inline constexpr uint32_t GPIO_MODER_MODE6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_MODER_MODE7_Pos = 14;
    inline constexpr uint32_t GPIO_MODER_MODE7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_MODER_MODE8_Pos = 16;
    inline constexpr uint32_t GPIO_MODER_MODE8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_MODER_MODE9_Pos = 18;
    inline constexpr uint32_t GPIO_MODER_MODE9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_MODER_MODE10_Pos = 20;
    inline constexpr uint32_t GPIO_MODER_MODE10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_MODER_MODE11_Pos = 22;
    inline constexpr uint32_t GPIO_MODER_MODE11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_MODER_MODE12_Pos = 24;
    inline constexpr uint32_t GPIO_MODER_MODE12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_MODER_MODE13_Pos = 26;
    inline constexpr uint32_t GPIO_MODER_MODE13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_MODER_MODE14_Pos = 28;
    inline constexpr uint32_t GPIO_MODER_MODE14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_MODER_MODE15_Pos = 30;
    inline constexpr uint32_t GPIO_MODER_MODE15_Msk = 0xC0000000;

    // GPIO_OTYPER fields
    inline constexpr uint32_t GPIO_OTYPER_OT0_Pos = 0;
    inline constexpr uint32_t GPIO_OTYPER_OT0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_OTYPER_OT0 = (1U << 0);
    inline constexpr uint32_t GPIO_OTYPER_OT1_Pos = 1;
    inline constexpr uint32_t GPIO_OTYPER_OT1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_OTYPER_OT1 = (1U << 1);
    inline constexpr uint32_t GPIO_OTYPER_OT2_Pos = 2;
    inline constexpr uint32_t GPIO_OTYPER_OT2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_OTYPER_OT2 = (1U << 2);
    inline constexpr uint32_t GPIO_OTYPER_OT3_Pos = 3;
    inline constexpr uint32_t GPIO_OTYPER_OT3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_OTYPER_OT3 = (1U << 3);
    inline constexpr uint32_t GPIO_OTYPER_OT4_Pos = 4;
    inline constexpr uint32_t GPIO_OTYPER_OT4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_OTYPER_OT4 = (1U << 4);
    inline constexpr uint32_t GPIO_OTYPER_OT5_Pos = 5;
    inline constexpr uint32_t GPIO_OTYPER_OT5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_OTYPER_OT5 = (1U << 5);
    inline constexpr uint32_t GPIO_OTYPER_OT6_Pos = 6;
    inline constexpr uint32_t GPIO_OTYPER_OT6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_OTYPER_OT6 = (1U << 6);
    inline constexpr uint32_t GPIO_OTYPER_OT7_Pos = 7;
    inline constexpr uint32_t GPIO_OTYPER_OT7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_OTYPER_OT7 = (1U << 7);
    inline constexpr uint32_t GPIO_OTYPER_OT8_Pos = 8;
    inline constexpr uint32_t GPIO_OTYPER_OT8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_OTYPER_OT8 = (1U << 8);
    inline constexpr uint32_t GPIO_OTYPER_OT9_Pos = 9;
    inline constexpr uint32_t GPIO_OTYPER_OT9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_OTYPER_OT9 = (1U << 9);
    inline constexpr uint32_t GPIO_OTYPER_OT10_Pos = 10;
    inline constexpr uint32_t GPIO_OTYPER_OT10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_OTYPER_OT10 = (1U << 10);
    inline constexpr uint32_t GPIO_OTYPER_OT11_Pos = 11;
    inline constexpr uint32_t GPIO_OTYPER_OT11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_OTYPER_OT11 = (1U << 11);
    inline constexpr uint32_t GPIO_OTYPER_OT12_Pos = 12;
    inline constexpr uint32_t GPIO_OTYPER_OT12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_OTYPER_OT12 = (1U << 12);
    inline constexpr uint32_t GPIO_OTYPER_OT13_Pos = 13;
    inline constexpr uint32_t GPIO_OTYPER_OT13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_OTYPER_OT13 = (1U << 13);
    inline constexpr uint32_t GPIO_OTYPER_OT14_Pos = 14;
    inline constexpr uint32_t GPIO_OTYPER_OT14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_OTYPER_OT14 = (1U << 14);
    inline constexpr uint32_t GPIO_OTYPER_OT15_Pos = 15;
    inline constexpr uint32_t GPIO_OTYPER_OT15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_OTYPER_OT15 = (1U << 15);

    // GPIO_OSPEEDR fields
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED0_Pos = 0;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED1_Pos = 2;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED2_Pos = 4;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED3_Pos = 6;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED4_Pos = 8;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED5_Pos = 10;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED6_Pos = 12;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED7_Pos = 14;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED8_Pos = 16;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED9_Pos = 18;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED10_Pos = 20;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED11_Pos = 22;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED12_Pos = 24;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED13_Pos = 26;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED14_Pos = 28;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED15_Pos = 30;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED15_Msk = 0xC0000000;

    // GPIO_PUPDR fields
    inline constexpr uint32_t GPIO_PUPDR_PUPD0_Pos = 0;
    inline constexpr uint32_t GPIO_PUPDR_PUPD0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_PUPDR_PUPD1_Pos = 2;
    inline constexpr uint32_t GPIO_PUPDR_PUPD1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_PUPDR_PUPD2_Pos = 4;
    inline constexpr uint32_t GPIO_PUPDR_PUPD2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_PUPDR_PUPD3_Pos = 6;
    inline constexpr uint32_t GPIO_PUPDR_PUPD3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_PUPDR_PUPD4_Pos = 8;
    inline constexpr uint32_t GPIO_PUPDR_PUPD4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_PUPDR_PUPD5_Pos = 10;
    inline constexpr uint32_t GPIO_PUPDR_PUPD5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_PUPDR_PUPD6_Pos = 12;
    inline constexpr uint32_t GPIO_PUPDR_PUPD6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD7_Pos = 14;
    inline constexpr uint32_t GPIO_PUPDR_PUPD7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD8_Pos = 16;
    inline constexpr uint32_t GPIO_PUPDR_PUPD8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD9_Pos = 18;
    inline constexpr uint32_t GPIO_PUPDR_PUPD9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD10_Pos = 20;
    inline constexpr uint32_t GPIO_PUPDR_PUPD10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD11_Pos = 22;
    inline constexpr uint32_t GPIO_PUPDR_PUPD11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD12_Pos = 24;
    inline constexpr uint32_t GPIO_PUPDR_PUPD12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD13_Pos = 26;
    inline constexpr uint32_t GPIO_PUPDR_PUPD13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD14_Pos = 28;
    inline constexpr uint32_t GPIO_PUPDR_PUPD14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD15_Pos = 30;
    inline constexpr uint32_t GPIO_PUPDR_PUPD15_Msk = 0xC0000000;

    // GPIO_IDR fields
    inline constexpr uint32_t GPIO_IDR_ID0_Pos = 0;
    inline constexpr uint32_t GPIO_IDR_ID0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_IDR_ID0 = (1U << 0);
    inline constexpr uint32_t GPIO_IDR_ID1_Pos = 1;
    inline constexpr uint32_t GPIO_IDR_ID1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_IDR_ID1 = (1U << 1);
    inline constexpr uint32_t GPIO_IDR_ID2_Pos = 2;
    inline constexpr uint32_t GPIO_IDR_ID2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_IDR_ID2 = (1U << 2);
    inline constexpr uint32_t GPIO_IDR_ID3_Pos = 3;
    inline constexpr uint32_t GPIO_IDR_ID3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_IDR_ID3 = (1U << 3);
    inline constexpr uint32_t GPIO_IDR_ID4_Pos = 4;
    inline constexpr uint32_t GPIO_IDR_ID4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_IDR_ID4 = (1U << 4);
    inline constexpr uint32_t GPIO_IDR_ID5_Pos = 5;
    inline constexpr uint32_t GPIO_IDR_ID5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_IDR_ID5 = (1U << 5);
    inline constexpr uint32_t GPIO_IDR_ID6_Pos = 6;
    inline constexpr uint32_t GPIO_IDR_ID6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_IDR_ID6 = (1U << 6);
    inline constexpr uint32_t GPIO_IDR_ID7_Pos = 7;
    inline constexpr uint32_t GPIO_IDR_ID7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_IDR_ID7 = (1U << 7);
    inline constexpr uint32_t GPIO_IDR_ID8_Pos = 8;
    inline constexpr uint32_t GPIO_IDR_ID8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_IDR_ID8 = (1U << 8);
    inline constexpr uint32_t GPIO_IDR_ID9_Pos = 9;
    inline constexpr uint32_t GPIO_IDR_ID9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_IDR_ID9 = (1U << 9);
    inline constexpr uint32_t GPIO_IDR_ID10_Pos = 10;
    inline constexpr uint32_t GPIO_IDR_ID10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_IDR_ID10 = (1U << 10);
    inline constexpr uint32_t GPIO_IDR_ID11_Pos = 11;
    inline constexpr uint32_t GPIO_IDR_ID11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_IDR_ID11 = (1U << 11);
    inline constexpr uint32_t GPIO_IDR_ID12_Pos = 12;
    inline constexpr uint32_t GPIO_IDR_ID12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_IDR_ID12 = (1U << 12);
    inline constexpr uint32_t GPIO_IDR_ID13_Pos = 13;
    inline constexpr uint32_t GPIO_IDR_ID13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_IDR_ID13 = (1U << 13);
    inline constexpr uint32_t GPIO_IDR_ID14_Pos = 14;
    inline constexpr uint32_t GPIO_IDR_ID14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_IDR_ID14 = (1U << 14);
    inline constexpr uint32_t GPIO_IDR_ID15_Pos = 15;
    inline constexpr uint32_t GPIO_IDR_ID15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_IDR_ID15 = (1U << 15);

    // GPIO_ODR fields
    inline constexpr uint32_t GPIO_ODR_OD0_Pos = 0;
    inline constexpr uint32_t GPIO_ODR_OD0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_ODR_OD0 = (1U << 0);
    inline constexpr uint32_t GPIO_ODR_OD1_Pos = 1;
    inline constexpr uint32_t GPIO_ODR_OD1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_ODR_OD1 = (1U << 1);
    inline constexpr uint32_t GPIO_ODR_OD2_Pos = 2;
    inline constexpr uint32_t GPIO_ODR_OD2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_ODR_OD2 = (1U << 2);
    inline constexpr uint32_t GPIO_ODR_OD3_Pos = 3;
    inline constexpr uint32_t GPIO_ODR_OD3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_ODR_OD3 = (1U << 3);
    inline constexpr uint32_t GPIO_ODR_OD4_Pos = 4;
    inline constexpr uint32_t GPIO_ODR_OD4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_ODR_OD4 = (1U << 4);
    inline constexpr uint32_t GPIO_ODR_OD5_Pos = 5;
    inline constexpr uint32_t GPIO_ODR_OD5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_ODR_OD5 = (1U << 5);
    inline constexpr uint32_t GPIO_ODR_OD6_Pos = 6;
    inline constexpr uint32_t GPIO_ODR_OD6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_ODR_OD6 = (1U << 6);
    inline constexpr uint32_t GPIO_ODR_OD7_Pos = 7;
    inline constexpr uint32_t GPIO_ODR_OD7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_ODR_OD7 = (1U << 7);
    inline constexpr uint32_t GPIO_ODR_OD8_Pos = 8;
    inline constexpr uint32_t GPIO_ODR_OD8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_ODR_OD8 = (1U << 8);
    inline constexpr uint32_t GPIO_ODR_OD9_Pos = 9;
    inline constexpr uint32_t GPIO_ODR_OD9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_ODR_OD9 = (1U << 9);
    inline constexpr uint32_t GPIO_ODR_OD10_Pos = 10;
    inline constexpr uint32_t GPIO_ODR_OD10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_ODR_OD10 = (1U << 10);
    inline constexpr uint32_t GPIO_ODR_OD11_Pos = 11;
    inline constexpr uint32_t GPIO_ODR_OD11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_ODR_OD11 = (1U << 11);
    inline constexpr uint32_t GPIO_ODR_OD12_Pos = 12;
    inline constexpr uint32_t GPIO_ODR_OD12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_ODR_OD12 = (1U << 12);
    inline constexpr uint32_t GPIO_ODR_OD13_Pos = 13;
    inline constexpr uint32_t GPIO_ODR_OD13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_ODR_OD13 = (1U << 13);
    inline constexpr uint32_t GPIO_ODR_OD14_Pos = 14;
    inline constexpr uint32_t GPIO_ODR_OD14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_ODR_OD14 = (1U << 14);
    inline constexpr uint32_t GPIO_ODR_OD15_Pos = 15;
    inline constexpr uint32_t GPIO_ODR_OD15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_ODR_OD15 = (1U << 15);

    // GPIO_BSRR fields
    inline constexpr uint32_t GPIO_BSRR_BS0_Pos = 0;
    inline constexpr uint32_t GPIO_BSRR_BS0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_BSRR_BS0 = (1U << 0);
    inline constexpr uint32_t GPIO_BSRR_BS1_Pos = 1;
    inline constexpr uint32_t GPIO_BSRR_BS1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_BSRR_BS1 = (1U << 1);
    inline constexpr uint32_t GPIO_BSRR_BS2_Pos = 2;
    inline constexpr uint32_t GPIO_BSRR_BS2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_BSRR_BS2 = (1U << 2);
    inline constexpr uint32_t GPIO_BSRR_BS3_Pos = 3;
    inline constexpr uint32_t GPIO_BSRR_BS3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_BSRR_BS3 = (1U << 3);
    inline constexpr uint32_t GPIO_BSRR_BS4_Pos = 4;
    inline constexpr uint32_t GPIO_BSRR_BS4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_BSRR_BS4 = (1U << 4);
    inline constexpr uint32_t GPIO_BSRR_BS5_Pos = 5;
    inline constexpr uint32_t GPIO_BSRR_BS5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_BSRR_BS5 = (1U << 5);
    inline constexpr uint32_t GPIO_BSRR_BS6_Pos = 6;
    inline constexpr uint32_t GPIO_BSRR_BS6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_BSRR_BS6 = (1U << 6);
    inline constexpr uint32_t GPIO_BSRR_BS7_Pos = 7;
    inline constexpr uint32_t GPIO_BSRR_BS7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_BSRR_BS7 = (1U << 7);
    inline constexpr uint32_t GPIO_BSRR_BS8_Pos = 8;
    inline constexpr uint32_t GPIO_BSRR_BS8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_BSRR_BS8 = (1U << 8);
    inline constexpr uint32_t GPIO_BSRR_BS9_Pos = 9;
    inline constexpr uint32_t GPIO_BSRR_BS9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_BSRR_BS9 = (1U << 9);
    inline constexpr uint32_t GPIO_BSRR_BS10_Pos = 10;
    inline constexpr uint32_t GPIO_BSRR_BS10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_BSRR_BS10 = (1U << 10);
    inline constexpr uint32_t GPIO_BSRR_BS11_Pos = 11;
    inline constexpr uint32_t GPIO_BSRR_BS11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_BSRR_BS11 = (1U << 11);
    inline constexpr uint32_t GPIO_BSRR_BS12_Pos = 12;
    inline constexpr uint32_t GPIO_BSRR_BS12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_BSRR_BS12 = (1U << 12);
    inline constexpr uint32_t GPIO_BSRR_BS13_Pos = 13;
    inline constexpr uint32_t GPIO_BSRR_BS13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_BSRR_BS13 = (1U << 13);
    inline constexpr uint32_t GPIO_BSRR_BS14_Pos = 14;
    inline constexpr uint32_t GPIO_BSRR_BS14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_BSRR_BS14 = (1U << 14);
    inline constexpr uint32_t GPIO_BSRR_BS15_Pos = 15;
    inline constexpr uint32_t GPIO_BSRR_BS15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_BSRR_BS15 = (1U << 15);
    inline constexpr uint32_t GPIO_BSRR_BR0_Pos = 16;
    inline constexpr uint32_t GPIO_BSRR_BR0_Msk = 0x00010000;
    inline constexpr uint32_t GPIO_BSRR_BR0 = (1U << 16);
    inline constexpr uint32_t GPIO_BSRR_BR1_Pos = 17;
    inline constexpr uint32_t GPIO_BSRR_BR1_Msk = 0x00020000;
    inline constexpr uint32_t GPIO_BSRR_BR1 = (1U << 17);
    inline constexpr uint32_t GPIO_BSRR_BR2_Pos = 18;
    inline constexpr uint32_t GPIO_BSRR_BR2_Msk = 0x00040000;
    inline constexpr uint32_t GPIO_BSRR_BR2 = (1U << 18);
    inline constexpr uint32_t GPIO_BSRR_BR3_Pos = 19;
    inline constexpr uint32_t GPIO_BSRR_BR3_Msk = 0x00080000;
    inline constexpr uint32_t GPIO_BSRR_BR3 = (1U << 19);
    inline constexpr uint32_t GPIO_BSRR_BR4_Pos = 20;
    inline constexpr uint32_t GPIO_BSRR_BR4_Msk = 0x00100000;
    inline constexpr uint32_t GPIO_BSRR_BR4 = (1U << 20);
    inline constexpr uint32_t GPIO_BSRR_BR5_Pos = 21;
    inline constexpr uint32_t GPIO_BSRR_BR5_Msk = 0x00200000;
    inline constexpr uint32_t GPIO_BSRR_BR5 = (1U << 21);
    inline constexpr uint32_t GPIO_BSRR_BR6_Pos = 22;
    inline constexpr uint32_t GPIO_BSRR_BR6_Msk = 0x00400000;
    inline constexpr uint32_t GPIO_BSRR_BR6 = (1U << 22);
    inline constexpr uint32_t GPIO_BSRR_BR7_Pos = 23;
    inline constexpr uint32_t GPIO_BSRR_BR7_Msk = 0x00800000;
    inline constexpr uint32_t GPIO_BSRR_BR7 = (1U << 23);
    inline constexpr uint32_t GPIO_BSRR_BR8_Pos = 24;
    inline constexpr uint32_t GPIO_BSRR_BR8_Msk = 0x01000000;
    inline constexpr uint32_t GPIO_BSRR_BR8 = (1U << 24);
    inline constexpr uint32_t GPIO_BSRR_BR9_Pos = 25;
    inline constexpr uint32_t GPIO_BSRR_BR9_Msk = 0x02000000;
    inline constexpr uint32_t GPIO_BSRR_BR9 = (1U << 25);
    inline constexpr uint32_t GPIO_BSRR_BR10_Pos = 26;
    inline constexpr uint32_t GPIO_BSRR_BR10_Msk = 0x04000000;
    inline constexpr uint32_t GPIO_BSRR_BR10 = (1U << 26);
    inline constexpr uint32_t GPIO_BSRR_BR11_Pos = 27;
    inline constexpr uint32_t GPIO_BSRR_BR11_Msk = 0x08000000;
    inline constexpr uint32_t GPIO_BSRR_BR11 = (1U << 27);
    inline constexpr uint32_t GPIO_BSRR_BR12_Pos = 28;
    inline constexpr uint32_t GPIO_BSRR_BR12_Msk = 0x10000000;
    inline constexpr uint32_t GPIO_BSRR_BR12 = (1U << 28);
    inline constexpr uint32_t GPIO_BSRR_BR13_Pos = 29;
    inline constexpr uint32_t GPIO_BSRR_BR13_Msk = 0x20000000;
    inline constexpr uint32_t GPIO_BSRR_BR13 = (1U << 29);
    inline constexpr uint32_t GPIO_BSRR_BR14_Pos = 30;
    inline constexpr uint32_t GPIO_BSRR_BR14_Msk = 0x40000000;
    inline constexpr uint32_t GPIO_BSRR_BR14 = (1U << 30);
    inline constexpr uint32_t GPIO_BSRR_BR15_Pos = 31;
    inline constexpr uint32_t GPIO_BSRR_BR15_Msk = 0x80000000;
    inline constexpr uint32_t GPIO_BSRR_BR15 = (1U << 31);

    // GPIO_LCKR fields
    inline constexpr uint32_t GPIO_LCKR_LCK0_Pos = 0;
    inline constexpr uint32_t GPIO_LCKR_LCK0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_LCKR_LCK0 = (1U << 0);
    inline constexpr uint32_t GPIO_LCKR_LCK1_Pos = 1;
    inline constexpr uint32_t GPIO_LCKR_LCK1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_LCKR_LCK1 = (1U << 1);
    inline constexpr uint32_t GPIO_LCKR_LCK2_Pos = 2;
    inline constexpr uint32_t GPIO_LCKR_LCK2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_LCKR_LCK2 = (1U << 2);
    inline constexpr uint32_t GPIO_LCKR_LCK3_Pos = 3;
    inline constexpr uint32_t GPIO_LCKR_LCK3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_LCKR_LCK3 = (1U << 3);
    inline constexpr uint32_t GPIO_LCKR_LCK4_Pos = 4;
    inline constexpr uint32_t GPIO_LCKR_LCK4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_LCKR_LCK4 = (1U << 4);
    inline constexpr uint32_t GPIO_LCKR_LCK5_Pos = 5;
    inline constexpr uint32_t GPIO_LCKR_LCK5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_LCKR_LCK5 = (1U << 5);
    inline constexpr uint32_t GPIO_LCKR_LCK6_Pos = 6;
    inline constexpr uint32_t GPIO_LCKR_LCK6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_LCKR_LCK6 = (1U << 6);
    inline constexpr uint32_t GPIO_LCKR_LCK7_Pos = 7;
    inline constexpr uint32_t GPIO_LCKR_LCK7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_LCKR_LCK7 = (1U << 7);
    inline constexpr uint32_t GPIO_LCKR_LCK8_Pos = 8;
    inline constexpr uint32_t GPIO_LCKR_LCK8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_LCKR_LCK8 = (1U << 8);
    inline constexpr uint32_t GPIO_LCKR_LCK9_Pos = 9;
    inline constexpr uint32_t GPIO_LCKR_LCK9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_LCKR_LCK9 = (1U << 9);
    inline constexpr uint32_t GPIO_LCKR_LCK10_Pos = 10;
    inline constexpr uint32_t GPIO_LCKR_LCK10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_LCKR_LCK10 = (1U << 10);
    inline constexpr uint32_t GPIO_LCKR_LCK11_Pos = 11;
    inline constexpr uint32_t GPIO_LCKR_LCK11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_LCKR_LCK11 = (1U << 11);
    inline constexpr uint32_t GPIO_LCKR_LCK12_Pos = 12;
    inline constexpr uint32_t GPIO_LCKR_LCK12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_LCKR_LCK12 = (1U << 12);
    inline constexpr uint32_t GPIO_LCKR_LCK13_Pos = 13;
    inline constexpr uint32_t GPIO_LCKR_LCK13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_LCKR_LCK13 = (1U << 13);
    inline constexpr uint32_t GPIO_LCKR_LCK14_Pos = 14;
    inline constexpr uint32_t GPIO_LCKR_LCK14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_LCKR_LCK14 = (1U << 14);
    inline constexpr uint32_t GPIO_LCKR_LCK15_Pos = 15;
    inline constexpr uint32_t GPIO_LCKR_LCK15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_LCKR_LCK15 = (1U << 15);
    inline constexpr uint32_t GPIO_LCKR_LCKK_Pos = 16;
    inline constexpr uint32_t GPIO_LCKR_LCKK_Msk = 0x00010000;
    inline constexpr uint32_t GPIO_LCKR_LCKK = (1U << 16);

    // GPIO_AFRL fields
    inline constexpr uint32_t GPIO_AFRL_AFSEL0_Pos = 0;
    inline constexpr uint32_t GPIO_AFRL_AFSEL0_Msk = 0x0000000F;
    inline constexpr uint32_t GPIO_AFRL_AFSEL1_Pos = 4;
    inline constexpr uint32_t GPIO_AFRL_AFSEL1_Msk = 0x000000F0;
    inline constexpr uint32_t GPIO_AFRL_AFSEL2_Pos = 8;
    inline constexpr uint32_t GPIO_AFRL_AFSEL2_Msk = 0x00000F00;
    inline constexpr uint32_t GPIO_AFRL_AFSEL3_Pos = 12;
    inline constexpr uint32_t GPIO_AFRL_AFSEL3_Msk = 0x0000F000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL4_Pos = 16;
    inline constexpr uint32_t GPIO_AFRL_AFSEL4_Msk = 0x000F0000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL5_Pos = 20;
    inline constexpr uint32_t GPIO_AFRL_AFSEL5_Msk = 0x00F00000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL6_Pos = 24;
    inline constexpr uint32_t GPIO_AFRL_AFSEL6_Msk = 0x0F000000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL7_Pos = 28;
    inline constexpr uint32_t GPIO_AFRL_AFSEL7_Msk = 0xF0000000;

    // GPIO_AFRH fields
    inline constexpr uint32_t GPIO_AFRH_AFSEL8_Pos = 0;
    inline constexpr uint32_t GPIO_AFRH_AFSEL8_Msk = 0x0000000F;
    inline constexpr uint32_t GPIO_AFRH_AFSEL9_Pos = 4;
    inline constexpr uint32_t GPIO_AFRH_AFSEL9_Msk = 0x000000F0;
    inline constexpr uint32_t GPIO_AFRH_AFSEL10_Pos = 8;
    inline constexpr uint32_t GPIO_AFRH_AFSEL10_Msk = 0x00000F00;
    inline constexpr uint32_t GPIO_AFRH_AFSEL11_Pos = 12;
    inline constexpr uint32_t GPIO_AFRH_AFSEL11_Msk = 0x0000F000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL12_Pos = 16;
    inline constexpr uint32_t GPIO_AFRH_AFSEL12_Msk = 0x000F0000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL13_Pos = 20;
    inline constexpr uint32_t GPIO_AFRH_AFSEL13_Msk = 0x00F00000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL14_Pos = 24;
    inline constexpr uint32_t GPIO_AFRH_AFSEL14_Msk = 0x0F000000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL15_Pos = 28;
    inline constexpr uint32_t GPIO_AFRH_AFSEL15_Msk = 0xF0000000;

} // namespace GPIOF

namespace GPIOG {
    // GPIO_MODER fields
    inline constexpr uint32_t GPIO_MODER_MODE0_Pos = 0;
    inline constexpr uint32_t GPIO_MODER_MODE0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_MODER_MODE1_Pos = 2;
    inline constexpr uint32_t GPIO_MODER_MODE1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_MODER_MODE2_Pos = 4;
    inline constexpr uint32_t GPIO_MODER_MODE2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_MODER_MODE3_Pos = 6;
    inline constexpr uint32_t GPIO_MODER_MODE3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_MODER_MODE4_Pos = 8;
    inline constexpr uint32_t GPIO_MODER_MODE4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_MODER_MODE5_Pos = 10;
    inline constexpr uint32_t GPIO_MODER_MODE5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_MODER_MODE6_Pos = 12;
    inline constexpr uint32_t GPIO_MODER_MODE6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_MODER_MODE7_Pos = 14;
    inline constexpr uint32_t GPIO_MODER_MODE7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_MODER_MODE8_Pos = 16;
    inline constexpr uint32_t GPIO_MODER_MODE8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_MODER_MODE9_Pos = 18;
    inline constexpr uint32_t GPIO_MODER_MODE9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_MODER_MODE10_Pos = 20;
    inline constexpr uint32_t GPIO_MODER_MODE10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_MODER_MODE11_Pos = 22;
    inline constexpr uint32_t GPIO_MODER_MODE11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_MODER_MODE12_Pos = 24;
    inline constexpr uint32_t GPIO_MODER_MODE12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_MODER_MODE13_Pos = 26;
    inline constexpr uint32_t GPIO_MODER_MODE13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_MODER_MODE14_Pos = 28;
    inline constexpr uint32_t GPIO_MODER_MODE14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_MODER_MODE15_Pos = 30;
    inline constexpr uint32_t GPIO_MODER_MODE15_Msk = 0xC0000000;

    // GPIO_OTYPER fields
    inline constexpr uint32_t GPIO_OTYPER_OT0_Pos = 0;
    inline constexpr uint32_t GPIO_OTYPER_OT0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_OTYPER_OT0 = (1U << 0);
    inline constexpr uint32_t GPIO_OTYPER_OT1_Pos = 1;
    inline constexpr uint32_t GPIO_OTYPER_OT1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_OTYPER_OT1 = (1U << 1);
    inline constexpr uint32_t GPIO_OTYPER_OT2_Pos = 2;
    inline constexpr uint32_t GPIO_OTYPER_OT2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_OTYPER_OT2 = (1U << 2);
    inline constexpr uint32_t GPIO_OTYPER_OT3_Pos = 3;
    inline constexpr uint32_t GPIO_OTYPER_OT3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_OTYPER_OT3 = (1U << 3);
    inline constexpr uint32_t GPIO_OTYPER_OT4_Pos = 4;
    inline constexpr uint32_t GPIO_OTYPER_OT4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_OTYPER_OT4 = (1U << 4);
    inline constexpr uint32_t GPIO_OTYPER_OT5_Pos = 5;
    inline constexpr uint32_t GPIO_OTYPER_OT5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_OTYPER_OT5 = (1U << 5);
    inline constexpr uint32_t GPIO_OTYPER_OT6_Pos = 6;
    inline constexpr uint32_t GPIO_OTYPER_OT6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_OTYPER_OT6 = (1U << 6);
    inline constexpr uint32_t GPIO_OTYPER_OT7_Pos = 7;
    inline constexpr uint32_t GPIO_OTYPER_OT7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_OTYPER_OT7 = (1U << 7);
    inline constexpr uint32_t GPIO_OTYPER_OT8_Pos = 8;
    inline constexpr uint32_t GPIO_OTYPER_OT8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_OTYPER_OT8 = (1U << 8);
    inline constexpr uint32_t GPIO_OTYPER_OT9_Pos = 9;
    inline constexpr uint32_t GPIO_OTYPER_OT9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_OTYPER_OT9 = (1U << 9);
    inline constexpr uint32_t GPIO_OTYPER_OT10_Pos = 10;
    inline constexpr uint32_t GPIO_OTYPER_OT10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_OTYPER_OT10 = (1U << 10);
    inline constexpr uint32_t GPIO_OTYPER_OT11_Pos = 11;
    inline constexpr uint32_t GPIO_OTYPER_OT11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_OTYPER_OT11 = (1U << 11);
    inline constexpr uint32_t GPIO_OTYPER_OT12_Pos = 12;
    inline constexpr uint32_t GPIO_OTYPER_OT12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_OTYPER_OT12 = (1U << 12);
    inline constexpr uint32_t GPIO_OTYPER_OT13_Pos = 13;
    inline constexpr uint32_t GPIO_OTYPER_OT13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_OTYPER_OT13 = (1U << 13);
    inline constexpr uint32_t GPIO_OTYPER_OT14_Pos = 14;
    inline constexpr uint32_t GPIO_OTYPER_OT14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_OTYPER_OT14 = (1U << 14);
    inline constexpr uint32_t GPIO_OTYPER_OT15_Pos = 15;
    inline constexpr uint32_t GPIO_OTYPER_OT15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_OTYPER_OT15 = (1U << 15);

    // GPIO_OSPEEDR fields
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED0_Pos = 0;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED1_Pos = 2;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED2_Pos = 4;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED3_Pos = 6;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED4_Pos = 8;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED5_Pos = 10;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED6_Pos = 12;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED7_Pos = 14;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED8_Pos = 16;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED9_Pos = 18;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED10_Pos = 20;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED11_Pos = 22;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED12_Pos = 24;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED13_Pos = 26;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED14_Pos = 28;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED15_Pos = 30;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED15_Msk = 0xC0000000;

    // GPIO_PUPDR fields
    inline constexpr uint32_t GPIO_PUPDR_PUPD0_Pos = 0;
    inline constexpr uint32_t GPIO_PUPDR_PUPD0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_PUPDR_PUPD1_Pos = 2;
    inline constexpr uint32_t GPIO_PUPDR_PUPD1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_PUPDR_PUPD2_Pos = 4;
    inline constexpr uint32_t GPIO_PUPDR_PUPD2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_PUPDR_PUPD3_Pos = 6;
    inline constexpr uint32_t GPIO_PUPDR_PUPD3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_PUPDR_PUPD4_Pos = 8;
    inline constexpr uint32_t GPIO_PUPDR_PUPD4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_PUPDR_PUPD5_Pos = 10;
    inline constexpr uint32_t GPIO_PUPDR_PUPD5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_PUPDR_PUPD6_Pos = 12;
    inline constexpr uint32_t GPIO_PUPDR_PUPD6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD7_Pos = 14;
    inline constexpr uint32_t GPIO_PUPDR_PUPD7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD8_Pos = 16;
    inline constexpr uint32_t GPIO_PUPDR_PUPD8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD9_Pos = 18;
    inline constexpr uint32_t GPIO_PUPDR_PUPD9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD10_Pos = 20;
    inline constexpr uint32_t GPIO_PUPDR_PUPD10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD11_Pos = 22;
    inline constexpr uint32_t GPIO_PUPDR_PUPD11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD12_Pos = 24;
    inline constexpr uint32_t GPIO_PUPDR_PUPD12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD13_Pos = 26;
    inline constexpr uint32_t GPIO_PUPDR_PUPD13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD14_Pos = 28;
    inline constexpr uint32_t GPIO_PUPDR_PUPD14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD15_Pos = 30;
    inline constexpr uint32_t GPIO_PUPDR_PUPD15_Msk = 0xC0000000;

    // GPIO_IDR fields
    inline constexpr uint32_t GPIO_IDR_ID0_Pos = 0;
    inline constexpr uint32_t GPIO_IDR_ID0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_IDR_ID0 = (1U << 0);
    inline constexpr uint32_t GPIO_IDR_ID1_Pos = 1;
    inline constexpr uint32_t GPIO_IDR_ID1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_IDR_ID1 = (1U << 1);
    inline constexpr uint32_t GPIO_IDR_ID2_Pos = 2;
    inline constexpr uint32_t GPIO_IDR_ID2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_IDR_ID2 = (1U << 2);
    inline constexpr uint32_t GPIO_IDR_ID3_Pos = 3;
    inline constexpr uint32_t GPIO_IDR_ID3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_IDR_ID3 = (1U << 3);
    inline constexpr uint32_t GPIO_IDR_ID4_Pos = 4;
    inline constexpr uint32_t GPIO_IDR_ID4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_IDR_ID4 = (1U << 4);
    inline constexpr uint32_t GPIO_IDR_ID5_Pos = 5;
    inline constexpr uint32_t GPIO_IDR_ID5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_IDR_ID5 = (1U << 5);
    inline constexpr uint32_t GPIO_IDR_ID6_Pos = 6;
    inline constexpr uint32_t GPIO_IDR_ID6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_IDR_ID6 = (1U << 6);
    inline constexpr uint32_t GPIO_IDR_ID7_Pos = 7;
    inline constexpr uint32_t GPIO_IDR_ID7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_IDR_ID7 = (1U << 7);
    inline constexpr uint32_t GPIO_IDR_ID8_Pos = 8;
    inline constexpr uint32_t GPIO_IDR_ID8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_IDR_ID8 = (1U << 8);
    inline constexpr uint32_t GPIO_IDR_ID9_Pos = 9;
    inline constexpr uint32_t GPIO_IDR_ID9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_IDR_ID9 = (1U << 9);
    inline constexpr uint32_t GPIO_IDR_ID10_Pos = 10;
    inline constexpr uint32_t GPIO_IDR_ID10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_IDR_ID10 = (1U << 10);
    inline constexpr uint32_t GPIO_IDR_ID11_Pos = 11;
    inline constexpr uint32_t GPIO_IDR_ID11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_IDR_ID11 = (1U << 11);
    inline constexpr uint32_t GPIO_IDR_ID12_Pos = 12;
    inline constexpr uint32_t GPIO_IDR_ID12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_IDR_ID12 = (1U << 12);
    inline constexpr uint32_t GPIO_IDR_ID13_Pos = 13;
    inline constexpr uint32_t GPIO_IDR_ID13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_IDR_ID13 = (1U << 13);
    inline constexpr uint32_t GPIO_IDR_ID14_Pos = 14;
    inline constexpr uint32_t GPIO_IDR_ID14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_IDR_ID14 = (1U << 14);
    inline constexpr uint32_t GPIO_IDR_ID15_Pos = 15;
    inline constexpr uint32_t GPIO_IDR_ID15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_IDR_ID15 = (1U << 15);

    // GPIO_ODR fields
    inline constexpr uint32_t GPIO_ODR_OD0_Pos = 0;
    inline constexpr uint32_t GPIO_ODR_OD0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_ODR_OD0 = (1U << 0);
    inline constexpr uint32_t GPIO_ODR_OD1_Pos = 1;
    inline constexpr uint32_t GPIO_ODR_OD1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_ODR_OD1 = (1U << 1);
    inline constexpr uint32_t GPIO_ODR_OD2_Pos = 2;
    inline constexpr uint32_t GPIO_ODR_OD2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_ODR_OD2 = (1U << 2);
    inline constexpr uint32_t GPIO_ODR_OD3_Pos = 3;
    inline constexpr uint32_t GPIO_ODR_OD3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_ODR_OD3 = (1U << 3);
    inline constexpr uint32_t GPIO_ODR_OD4_Pos = 4;
    inline constexpr uint32_t GPIO_ODR_OD4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_ODR_OD4 = (1U << 4);
    inline constexpr uint32_t GPIO_ODR_OD5_Pos = 5;
    inline constexpr uint32_t GPIO_ODR_OD5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_ODR_OD5 = (1U << 5);
    inline constexpr uint32_t GPIO_ODR_OD6_Pos = 6;
    inline constexpr uint32_t GPIO_ODR_OD6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_ODR_OD6 = (1U << 6);
    inline constexpr uint32_t GPIO_ODR_OD7_Pos = 7;
    inline constexpr uint32_t GPIO_ODR_OD7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_ODR_OD7 = (1U << 7);
    inline constexpr uint32_t GPIO_ODR_OD8_Pos = 8;
    inline constexpr uint32_t GPIO_ODR_OD8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_ODR_OD8 = (1U << 8);
    inline constexpr uint32_t GPIO_ODR_OD9_Pos = 9;
    inline constexpr uint32_t GPIO_ODR_OD9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_ODR_OD9 = (1U << 9);
    inline constexpr uint32_t GPIO_ODR_OD10_Pos = 10;
    inline constexpr uint32_t GPIO_ODR_OD10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_ODR_OD10 = (1U << 10);
    inline constexpr uint32_t GPIO_ODR_OD11_Pos = 11;
    inline constexpr uint32_t GPIO_ODR_OD11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_ODR_OD11 = (1U << 11);
    inline constexpr uint32_t GPIO_ODR_OD12_Pos = 12;
    inline constexpr uint32_t GPIO_ODR_OD12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_ODR_OD12 = (1U << 12);
    inline constexpr uint32_t GPIO_ODR_OD13_Pos = 13;
    inline constexpr uint32_t GPIO_ODR_OD13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_ODR_OD13 = (1U << 13);
    inline constexpr uint32_t GPIO_ODR_OD14_Pos = 14;
    inline constexpr uint32_t GPIO_ODR_OD14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_ODR_OD14 = (1U << 14);
    inline constexpr uint32_t GPIO_ODR_OD15_Pos = 15;
    inline constexpr uint32_t GPIO_ODR_OD15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_ODR_OD15 = (1U << 15);

    // GPIO_BSRR fields
    inline constexpr uint32_t GPIO_BSRR_BS0_Pos = 0;
    inline constexpr uint32_t GPIO_BSRR_BS0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_BSRR_BS0 = (1U << 0);
    inline constexpr uint32_t GPIO_BSRR_BS1_Pos = 1;
    inline constexpr uint32_t GPIO_BSRR_BS1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_BSRR_BS1 = (1U << 1);
    inline constexpr uint32_t GPIO_BSRR_BS2_Pos = 2;
    inline constexpr uint32_t GPIO_BSRR_BS2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_BSRR_BS2 = (1U << 2);
    inline constexpr uint32_t GPIO_BSRR_BS3_Pos = 3;
    inline constexpr uint32_t GPIO_BSRR_BS3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_BSRR_BS3 = (1U << 3);
    inline constexpr uint32_t GPIO_BSRR_BS4_Pos = 4;
    inline constexpr uint32_t GPIO_BSRR_BS4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_BSRR_BS4 = (1U << 4);
    inline constexpr uint32_t GPIO_BSRR_BS5_Pos = 5;
    inline constexpr uint32_t GPIO_BSRR_BS5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_BSRR_BS5 = (1U << 5);
    inline constexpr uint32_t GPIO_BSRR_BS6_Pos = 6;
    inline constexpr uint32_t GPIO_BSRR_BS6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_BSRR_BS6 = (1U << 6);
    inline constexpr uint32_t GPIO_BSRR_BS7_Pos = 7;
    inline constexpr uint32_t GPIO_BSRR_BS7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_BSRR_BS7 = (1U << 7);
    inline constexpr uint32_t GPIO_BSRR_BS8_Pos = 8;
    inline constexpr uint32_t GPIO_BSRR_BS8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_BSRR_BS8 = (1U << 8);
    inline constexpr uint32_t GPIO_BSRR_BS9_Pos = 9;
    inline constexpr uint32_t GPIO_BSRR_BS9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_BSRR_BS9 = (1U << 9);
    inline constexpr uint32_t GPIO_BSRR_BS10_Pos = 10;
    inline constexpr uint32_t GPIO_BSRR_BS10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_BSRR_BS10 = (1U << 10);
    inline constexpr uint32_t GPIO_BSRR_BS11_Pos = 11;
    inline constexpr uint32_t GPIO_BSRR_BS11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_BSRR_BS11 = (1U << 11);
    inline constexpr uint32_t GPIO_BSRR_BS12_Pos = 12;
    inline constexpr uint32_t GPIO_BSRR_BS12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_BSRR_BS12 = (1U << 12);
    inline constexpr uint32_t GPIO_BSRR_BS13_Pos = 13;
    inline constexpr uint32_t GPIO_BSRR_BS13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_BSRR_BS13 = (1U << 13);
    inline constexpr uint32_t GPIO_BSRR_BS14_Pos = 14;
    inline constexpr uint32_t GPIO_BSRR_BS14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_BSRR_BS14 = (1U << 14);
    inline constexpr uint32_t GPIO_BSRR_BS15_Pos = 15;
    inline constexpr uint32_t GPIO_BSRR_BS15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_BSRR_BS15 = (1U << 15);
    inline constexpr uint32_t GPIO_BSRR_BR0_Pos = 16;
    inline constexpr uint32_t GPIO_BSRR_BR0_Msk = 0x00010000;
    inline constexpr uint32_t GPIO_BSRR_BR0 = (1U << 16);
    inline constexpr uint32_t GPIO_BSRR_BR1_Pos = 17;
    inline constexpr uint32_t GPIO_BSRR_BR1_Msk = 0x00020000;
    inline constexpr uint32_t GPIO_BSRR_BR1 = (1U << 17);
    inline constexpr uint32_t GPIO_BSRR_BR2_Pos = 18;
    inline constexpr uint32_t GPIO_BSRR_BR2_Msk = 0x00040000;
    inline constexpr uint32_t GPIO_BSRR_BR2 = (1U << 18);
    inline constexpr uint32_t GPIO_BSRR_BR3_Pos = 19;
    inline constexpr uint32_t GPIO_BSRR_BR3_Msk = 0x00080000;
    inline constexpr uint32_t GPIO_BSRR_BR3 = (1U << 19);
    inline constexpr uint32_t GPIO_BSRR_BR4_Pos = 20;
    inline constexpr uint32_t GPIO_BSRR_BR4_Msk = 0x00100000;
    inline constexpr uint32_t GPIO_BSRR_BR4 = (1U << 20);
    inline constexpr uint32_t GPIO_BSRR_BR5_Pos = 21;
    inline constexpr uint32_t GPIO_BSRR_BR5_Msk = 0x00200000;
    inline constexpr uint32_t GPIO_BSRR_BR5 = (1U << 21);
    inline constexpr uint32_t GPIO_BSRR_BR6_Pos = 22;
    inline constexpr uint32_t GPIO_BSRR_BR6_Msk = 0x00400000;
    inline constexpr uint32_t GPIO_BSRR_BR6 = (1U << 22);
    inline constexpr uint32_t GPIO_BSRR_BR7_Pos = 23;
    inline constexpr uint32_t GPIO_BSRR_BR7_Msk = 0x00800000;
    inline constexpr uint32_t GPIO_BSRR_BR7 = (1U << 23);
    inline constexpr uint32_t GPIO_BSRR_BR8_Pos = 24;
    inline constexpr uint32_t GPIO_BSRR_BR8_Msk = 0x01000000;
    inline constexpr uint32_t GPIO_BSRR_BR8 = (1U << 24);
    inline constexpr uint32_t GPIO_BSRR_BR9_Pos = 25;
    inline constexpr uint32_t GPIO_BSRR_BR9_Msk = 0x02000000;
    inline constexpr uint32_t GPIO_BSRR_BR9 = (1U << 25);
    inline constexpr uint32_t GPIO_BSRR_BR10_Pos = 26;
    inline constexpr uint32_t GPIO_BSRR_BR10_Msk = 0x04000000;
    inline constexpr uint32_t GPIO_BSRR_BR10 = (1U << 26);
    inline constexpr uint32_t GPIO_BSRR_BR11_Pos = 27;
    inline constexpr uint32_t GPIO_BSRR_BR11_Msk = 0x08000000;
    inline constexpr uint32_t GPIO_BSRR_BR11 = (1U << 27);
    inline constexpr uint32_t GPIO_BSRR_BR12_Pos = 28;
    inline constexpr uint32_t GPIO_BSRR_BR12_Msk = 0x10000000;
    inline constexpr uint32_t GPIO_BSRR_BR12 = (1U << 28);
    inline constexpr uint32_t GPIO_BSRR_BR13_Pos = 29;
    inline constexpr uint32_t GPIO_BSRR_BR13_Msk = 0x20000000;
    inline constexpr uint32_t GPIO_BSRR_BR13 = (1U << 29);
    inline constexpr uint32_t GPIO_BSRR_BR14_Pos = 30;
    inline constexpr uint32_t GPIO_BSRR_BR14_Msk = 0x40000000;
    inline constexpr uint32_t GPIO_BSRR_BR14 = (1U << 30);
    inline constexpr uint32_t GPIO_BSRR_BR15_Pos = 31;
    inline constexpr uint32_t GPIO_BSRR_BR15_Msk = 0x80000000;
    inline constexpr uint32_t GPIO_BSRR_BR15 = (1U << 31);

    // GPIO_LCKR fields
    inline constexpr uint32_t GPIO_LCKR_LCK0_Pos = 0;
    inline constexpr uint32_t GPIO_LCKR_LCK0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_LCKR_LCK0 = (1U << 0);
    inline constexpr uint32_t GPIO_LCKR_LCK1_Pos = 1;
    inline constexpr uint32_t GPIO_LCKR_LCK1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_LCKR_LCK1 = (1U << 1);
    inline constexpr uint32_t GPIO_LCKR_LCK2_Pos = 2;
    inline constexpr uint32_t GPIO_LCKR_LCK2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_LCKR_LCK2 = (1U << 2);
    inline constexpr uint32_t GPIO_LCKR_LCK3_Pos = 3;
    inline constexpr uint32_t GPIO_LCKR_LCK3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_LCKR_LCK3 = (1U << 3);
    inline constexpr uint32_t GPIO_LCKR_LCK4_Pos = 4;
    inline constexpr uint32_t GPIO_LCKR_LCK4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_LCKR_LCK4 = (1U << 4);
    inline constexpr uint32_t GPIO_LCKR_LCK5_Pos = 5;
    inline constexpr uint32_t GPIO_LCKR_LCK5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_LCKR_LCK5 = (1U << 5);
    inline constexpr uint32_t GPIO_LCKR_LCK6_Pos = 6;
    inline constexpr uint32_t GPIO_LCKR_LCK6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_LCKR_LCK6 = (1U << 6);
    inline constexpr uint32_t GPIO_LCKR_LCK7_Pos = 7;
    inline constexpr uint32_t GPIO_LCKR_LCK7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_LCKR_LCK7 = (1U << 7);
    inline constexpr uint32_t GPIO_LCKR_LCK8_Pos = 8;
    inline constexpr uint32_t GPIO_LCKR_LCK8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_LCKR_LCK8 = (1U << 8);
    inline constexpr uint32_t GPIO_LCKR_LCK9_Pos = 9;
    inline constexpr uint32_t GPIO_LCKR_LCK9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_LCKR_LCK9 = (1U << 9);
    inline constexpr uint32_t GPIO_LCKR_LCK10_Pos = 10;
    inline constexpr uint32_t GPIO_LCKR_LCK10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_LCKR_LCK10 = (1U << 10);
    inline constexpr uint32_t GPIO_LCKR_LCK11_Pos = 11;
    inline constexpr uint32_t GPIO_LCKR_LCK11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_LCKR_LCK11 = (1U << 11);
    inline constexpr uint32_t GPIO_LCKR_LCK12_Pos = 12;
    inline constexpr uint32_t GPIO_LCKR_LCK12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_LCKR_LCK12 = (1U << 12);
    inline constexpr uint32_t GPIO_LCKR_LCK13_Pos = 13;
    inline constexpr uint32_t GPIO_LCKR_LCK13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_LCKR_LCK13 = (1U << 13);
    inline constexpr uint32_t GPIO_LCKR_LCK14_Pos = 14;
    inline constexpr uint32_t GPIO_LCKR_LCK14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_LCKR_LCK14 = (1U << 14);
    inline constexpr uint32_t GPIO_LCKR_LCK15_Pos = 15;
    inline constexpr uint32_t GPIO_LCKR_LCK15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_LCKR_LCK15 = (1U << 15);
    inline constexpr uint32_t GPIO_LCKR_LCKK_Pos = 16;
    inline constexpr uint32_t GPIO_LCKR_LCKK_Msk = 0x00010000;
    inline constexpr uint32_t GPIO_LCKR_LCKK = (1U << 16);

    // GPIO_AFRL fields
    inline constexpr uint32_t GPIO_AFRL_AFSEL0_Pos = 0;
    inline constexpr uint32_t GPIO_AFRL_AFSEL0_Msk = 0x0000000F;
    inline constexpr uint32_t GPIO_AFRL_AFSEL1_Pos = 4;
    inline constexpr uint32_t GPIO_AFRL_AFSEL1_Msk = 0x000000F0;
    inline constexpr uint32_t GPIO_AFRL_AFSEL2_Pos = 8;
    inline constexpr uint32_t GPIO_AFRL_AFSEL2_Msk = 0x00000F00;
    inline constexpr uint32_t GPIO_AFRL_AFSEL3_Pos = 12;
    inline constexpr uint32_t GPIO_AFRL_AFSEL3_Msk = 0x0000F000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL4_Pos = 16;
    inline constexpr uint32_t GPIO_AFRL_AFSEL4_Msk = 0x000F0000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL5_Pos = 20;
    inline constexpr uint32_t GPIO_AFRL_AFSEL5_Msk = 0x00F00000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL6_Pos = 24;
    inline constexpr uint32_t GPIO_AFRL_AFSEL6_Msk = 0x0F000000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL7_Pos = 28;
    inline constexpr uint32_t GPIO_AFRL_AFSEL7_Msk = 0xF0000000;

    // GPIO_AFRH fields
    inline constexpr uint32_t GPIO_AFRH_AFSEL8_Pos = 0;
    inline constexpr uint32_t GPIO_AFRH_AFSEL8_Msk = 0x0000000F;
    inline constexpr uint32_t GPIO_AFRH_AFSEL9_Pos = 4;
    inline constexpr uint32_t GPIO_AFRH_AFSEL9_Msk = 0x000000F0;
    inline constexpr uint32_t GPIO_AFRH_AFSEL10_Pos = 8;
    inline constexpr uint32_t GPIO_AFRH_AFSEL10_Msk = 0x00000F00;
    inline constexpr uint32_t GPIO_AFRH_AFSEL11_Pos = 12;
    inline constexpr uint32_t GPIO_AFRH_AFSEL11_Msk = 0x0000F000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL12_Pos = 16;
    inline constexpr uint32_t GPIO_AFRH_AFSEL12_Msk = 0x000F0000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL13_Pos = 20;
    inline constexpr uint32_t GPIO_AFRH_AFSEL13_Msk = 0x00F00000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL14_Pos = 24;
    inline constexpr uint32_t GPIO_AFRH_AFSEL14_Msk = 0x0F000000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL15_Pos = 28;
    inline constexpr uint32_t GPIO_AFRH_AFSEL15_Msk = 0xF0000000;

} // namespace GPIOG

namespace GPIOH {
    // GPIO_MODER fields
    inline constexpr uint32_t GPIO_MODER_MODE0_Pos = 0;
    inline constexpr uint32_t GPIO_MODER_MODE0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_MODER_MODE1_Pos = 2;
    inline constexpr uint32_t GPIO_MODER_MODE1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_MODER_MODE2_Pos = 4;
    inline constexpr uint32_t GPIO_MODER_MODE2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_MODER_MODE3_Pos = 6;
    inline constexpr uint32_t GPIO_MODER_MODE3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_MODER_MODE4_Pos = 8;
    inline constexpr uint32_t GPIO_MODER_MODE4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_MODER_MODE5_Pos = 10;
    inline constexpr uint32_t GPIO_MODER_MODE5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_MODER_MODE6_Pos = 12;
    inline constexpr uint32_t GPIO_MODER_MODE6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_MODER_MODE7_Pos = 14;
    inline constexpr uint32_t GPIO_MODER_MODE7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_MODER_MODE8_Pos = 16;
    inline constexpr uint32_t GPIO_MODER_MODE8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_MODER_MODE9_Pos = 18;
    inline constexpr uint32_t GPIO_MODER_MODE9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_MODER_MODE10_Pos = 20;
    inline constexpr uint32_t GPIO_MODER_MODE10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_MODER_MODE11_Pos = 22;
    inline constexpr uint32_t GPIO_MODER_MODE11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_MODER_MODE12_Pos = 24;
    inline constexpr uint32_t GPIO_MODER_MODE12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_MODER_MODE13_Pos = 26;
    inline constexpr uint32_t GPIO_MODER_MODE13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_MODER_MODE14_Pos = 28;
    inline constexpr uint32_t GPIO_MODER_MODE14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_MODER_MODE15_Pos = 30;
    inline constexpr uint32_t GPIO_MODER_MODE15_Msk = 0xC0000000;

    // GPIO_OTYPER fields
    inline constexpr uint32_t GPIO_OTYPER_OT0_Pos = 0;
    inline constexpr uint32_t GPIO_OTYPER_OT0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_OTYPER_OT0 = (1U << 0);
    inline constexpr uint32_t GPIO_OTYPER_OT1_Pos = 1;
    inline constexpr uint32_t GPIO_OTYPER_OT1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_OTYPER_OT1 = (1U << 1);
    inline constexpr uint32_t GPIO_OTYPER_OT2_Pos = 2;
    inline constexpr uint32_t GPIO_OTYPER_OT2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_OTYPER_OT2 = (1U << 2);
    inline constexpr uint32_t GPIO_OTYPER_OT3_Pos = 3;
    inline constexpr uint32_t GPIO_OTYPER_OT3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_OTYPER_OT3 = (1U << 3);
    inline constexpr uint32_t GPIO_OTYPER_OT4_Pos = 4;
    inline constexpr uint32_t GPIO_OTYPER_OT4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_OTYPER_OT4 = (1U << 4);
    inline constexpr uint32_t GPIO_OTYPER_OT5_Pos = 5;
    inline constexpr uint32_t GPIO_OTYPER_OT5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_OTYPER_OT5 = (1U << 5);
    inline constexpr uint32_t GPIO_OTYPER_OT6_Pos = 6;
    inline constexpr uint32_t GPIO_OTYPER_OT6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_OTYPER_OT6 = (1U << 6);
    inline constexpr uint32_t GPIO_OTYPER_OT7_Pos = 7;
    inline constexpr uint32_t GPIO_OTYPER_OT7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_OTYPER_OT7 = (1U << 7);
    inline constexpr uint32_t GPIO_OTYPER_OT8_Pos = 8;
    inline constexpr uint32_t GPIO_OTYPER_OT8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_OTYPER_OT8 = (1U << 8);
    inline constexpr uint32_t GPIO_OTYPER_OT9_Pos = 9;
    inline constexpr uint32_t GPIO_OTYPER_OT9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_OTYPER_OT9 = (1U << 9);
    inline constexpr uint32_t GPIO_OTYPER_OT10_Pos = 10;
    inline constexpr uint32_t GPIO_OTYPER_OT10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_OTYPER_OT10 = (1U << 10);
    inline constexpr uint32_t GPIO_OTYPER_OT11_Pos = 11;
    inline constexpr uint32_t GPIO_OTYPER_OT11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_OTYPER_OT11 = (1U << 11);
    inline constexpr uint32_t GPIO_OTYPER_OT12_Pos = 12;
    inline constexpr uint32_t GPIO_OTYPER_OT12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_OTYPER_OT12 = (1U << 12);
    inline constexpr uint32_t GPIO_OTYPER_OT13_Pos = 13;
    inline constexpr uint32_t GPIO_OTYPER_OT13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_OTYPER_OT13 = (1U << 13);
    inline constexpr uint32_t GPIO_OTYPER_OT14_Pos = 14;
    inline constexpr uint32_t GPIO_OTYPER_OT14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_OTYPER_OT14 = (1U << 14);
    inline constexpr uint32_t GPIO_OTYPER_OT15_Pos = 15;
    inline constexpr uint32_t GPIO_OTYPER_OT15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_OTYPER_OT15 = (1U << 15);

    // GPIO_OSPEEDR fields
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED0_Pos = 0;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED1_Pos = 2;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED2_Pos = 4;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED3_Pos = 6;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED4_Pos = 8;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED5_Pos = 10;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED6_Pos = 12;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED7_Pos = 14;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED8_Pos = 16;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED9_Pos = 18;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED10_Pos = 20;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED11_Pos = 22;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED12_Pos = 24;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED13_Pos = 26;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED14_Pos = 28;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED15_Pos = 30;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED15_Msk = 0xC0000000;

    // GPIO_PUPDR fields
    inline constexpr uint32_t GPIO_PUPDR_PUPD0_Pos = 0;
    inline constexpr uint32_t GPIO_PUPDR_PUPD0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_PUPDR_PUPD1_Pos = 2;
    inline constexpr uint32_t GPIO_PUPDR_PUPD1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_PUPDR_PUPD2_Pos = 4;
    inline constexpr uint32_t GPIO_PUPDR_PUPD2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_PUPDR_PUPD3_Pos = 6;
    inline constexpr uint32_t GPIO_PUPDR_PUPD3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_PUPDR_PUPD4_Pos = 8;
    inline constexpr uint32_t GPIO_PUPDR_PUPD4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_PUPDR_PUPD5_Pos = 10;
    inline constexpr uint32_t GPIO_PUPDR_PUPD5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_PUPDR_PUPD6_Pos = 12;
    inline constexpr uint32_t GPIO_PUPDR_PUPD6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD7_Pos = 14;
    inline constexpr uint32_t GPIO_PUPDR_PUPD7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD8_Pos = 16;
    inline constexpr uint32_t GPIO_PUPDR_PUPD8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD9_Pos = 18;
    inline constexpr uint32_t GPIO_PUPDR_PUPD9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD10_Pos = 20;
    inline constexpr uint32_t GPIO_PUPDR_PUPD10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD11_Pos = 22;
    inline constexpr uint32_t GPIO_PUPDR_PUPD11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD12_Pos = 24;
    inline constexpr uint32_t GPIO_PUPDR_PUPD12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD13_Pos = 26;
    inline constexpr uint32_t GPIO_PUPDR_PUPD13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD14_Pos = 28;
    inline constexpr uint32_t GPIO_PUPDR_PUPD14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD15_Pos = 30;
    inline constexpr uint32_t GPIO_PUPDR_PUPD15_Msk = 0xC0000000;

    // GPIO_IDR fields
    inline constexpr uint32_t GPIO_IDR_ID0_Pos = 0;
    inline constexpr uint32_t GPIO_IDR_ID0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_IDR_ID0 = (1U << 0);
    inline constexpr uint32_t GPIO_IDR_ID1_Pos = 1;
    inline constexpr uint32_t GPIO_IDR_ID1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_IDR_ID1 = (1U << 1);
    inline constexpr uint32_t GPIO_IDR_ID2_Pos = 2;
    inline constexpr uint32_t GPIO_IDR_ID2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_IDR_ID2 = (1U << 2);
    inline constexpr uint32_t GPIO_IDR_ID3_Pos = 3;
    inline constexpr uint32_t GPIO_IDR_ID3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_IDR_ID3 = (1U << 3);
    inline constexpr uint32_t GPIO_IDR_ID4_Pos = 4;
    inline constexpr uint32_t GPIO_IDR_ID4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_IDR_ID4 = (1U << 4);
    inline constexpr uint32_t GPIO_IDR_ID5_Pos = 5;
    inline constexpr uint32_t GPIO_IDR_ID5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_IDR_ID5 = (1U << 5);
    inline constexpr uint32_t GPIO_IDR_ID6_Pos = 6;
    inline constexpr uint32_t GPIO_IDR_ID6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_IDR_ID6 = (1U << 6);
    inline constexpr uint32_t GPIO_IDR_ID7_Pos = 7;
    inline constexpr uint32_t GPIO_IDR_ID7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_IDR_ID7 = (1U << 7);
    inline constexpr uint32_t GPIO_IDR_ID8_Pos = 8;
    inline constexpr uint32_t GPIO_IDR_ID8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_IDR_ID8 = (1U << 8);
    inline constexpr uint32_t GPIO_IDR_ID9_Pos = 9;
    inline constexpr uint32_t GPIO_IDR_ID9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_IDR_ID9 = (1U << 9);
    inline constexpr uint32_t GPIO_IDR_ID10_Pos = 10;
    inline constexpr uint32_t GPIO_IDR_ID10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_IDR_ID10 = (1U << 10);
    inline constexpr uint32_t GPIO_IDR_ID11_Pos = 11;
    inline constexpr uint32_t GPIO_IDR_ID11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_IDR_ID11 = (1U << 11);
    inline constexpr uint32_t GPIO_IDR_ID12_Pos = 12;
    inline constexpr uint32_t GPIO_IDR_ID12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_IDR_ID12 = (1U << 12);
    inline constexpr uint32_t GPIO_IDR_ID13_Pos = 13;
    inline constexpr uint32_t GPIO_IDR_ID13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_IDR_ID13 = (1U << 13);
    inline constexpr uint32_t GPIO_IDR_ID14_Pos = 14;
    inline constexpr uint32_t GPIO_IDR_ID14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_IDR_ID14 = (1U << 14);
    inline constexpr uint32_t GPIO_IDR_ID15_Pos = 15;
    inline constexpr uint32_t GPIO_IDR_ID15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_IDR_ID15 = (1U << 15);

    // GPIO_ODR fields
    inline constexpr uint32_t GPIO_ODR_OD0_Pos = 0;
    inline constexpr uint32_t GPIO_ODR_OD0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_ODR_OD0 = (1U << 0);
    inline constexpr uint32_t GPIO_ODR_OD1_Pos = 1;
    inline constexpr uint32_t GPIO_ODR_OD1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_ODR_OD1 = (1U << 1);
    inline constexpr uint32_t GPIO_ODR_OD2_Pos = 2;
    inline constexpr uint32_t GPIO_ODR_OD2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_ODR_OD2 = (1U << 2);
    inline constexpr uint32_t GPIO_ODR_OD3_Pos = 3;
    inline constexpr uint32_t GPIO_ODR_OD3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_ODR_OD3 = (1U << 3);
    inline constexpr uint32_t GPIO_ODR_OD4_Pos = 4;
    inline constexpr uint32_t GPIO_ODR_OD4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_ODR_OD4 = (1U << 4);
    inline constexpr uint32_t GPIO_ODR_OD5_Pos = 5;
    inline constexpr uint32_t GPIO_ODR_OD5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_ODR_OD5 = (1U << 5);
    inline constexpr uint32_t GPIO_ODR_OD6_Pos = 6;
    inline constexpr uint32_t GPIO_ODR_OD6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_ODR_OD6 = (1U << 6);
    inline constexpr uint32_t GPIO_ODR_OD7_Pos = 7;
    inline constexpr uint32_t GPIO_ODR_OD7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_ODR_OD7 = (1U << 7);
    inline constexpr uint32_t GPIO_ODR_OD8_Pos = 8;
    inline constexpr uint32_t GPIO_ODR_OD8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_ODR_OD8 = (1U << 8);
    inline constexpr uint32_t GPIO_ODR_OD9_Pos = 9;
    inline constexpr uint32_t GPIO_ODR_OD9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_ODR_OD9 = (1U << 9);
    inline constexpr uint32_t GPIO_ODR_OD10_Pos = 10;
    inline constexpr uint32_t GPIO_ODR_OD10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_ODR_OD10 = (1U << 10);
    inline constexpr uint32_t GPIO_ODR_OD11_Pos = 11;
    inline constexpr uint32_t GPIO_ODR_OD11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_ODR_OD11 = (1U << 11);
    inline constexpr uint32_t GPIO_ODR_OD12_Pos = 12;
    inline constexpr uint32_t GPIO_ODR_OD12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_ODR_OD12 = (1U << 12);
    inline constexpr uint32_t GPIO_ODR_OD13_Pos = 13;
    inline constexpr uint32_t GPIO_ODR_OD13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_ODR_OD13 = (1U << 13);
    inline constexpr uint32_t GPIO_ODR_OD14_Pos = 14;
    inline constexpr uint32_t GPIO_ODR_OD14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_ODR_OD14 = (1U << 14);
    inline constexpr uint32_t GPIO_ODR_OD15_Pos = 15;
    inline constexpr uint32_t GPIO_ODR_OD15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_ODR_OD15 = (1U << 15);

    // GPIO_BSRR fields
    inline constexpr uint32_t GPIO_BSRR_BS0_Pos = 0;
    inline constexpr uint32_t GPIO_BSRR_BS0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_BSRR_BS0 = (1U << 0);
    inline constexpr uint32_t GPIO_BSRR_BS1_Pos = 1;
    inline constexpr uint32_t GPIO_BSRR_BS1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_BSRR_BS1 = (1U << 1);
    inline constexpr uint32_t GPIO_BSRR_BS2_Pos = 2;
    inline constexpr uint32_t GPIO_BSRR_BS2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_BSRR_BS2 = (1U << 2);
    inline constexpr uint32_t GPIO_BSRR_BS3_Pos = 3;
    inline constexpr uint32_t GPIO_BSRR_BS3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_BSRR_BS3 = (1U << 3);
    inline constexpr uint32_t GPIO_BSRR_BS4_Pos = 4;
    inline constexpr uint32_t GPIO_BSRR_BS4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_BSRR_BS4 = (1U << 4);
    inline constexpr uint32_t GPIO_BSRR_BS5_Pos = 5;
    inline constexpr uint32_t GPIO_BSRR_BS5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_BSRR_BS5 = (1U << 5);
    inline constexpr uint32_t GPIO_BSRR_BS6_Pos = 6;
    inline constexpr uint32_t GPIO_BSRR_BS6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_BSRR_BS6 = (1U << 6);
    inline constexpr uint32_t GPIO_BSRR_BS7_Pos = 7;
    inline constexpr uint32_t GPIO_BSRR_BS7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_BSRR_BS7 = (1U << 7);
    inline constexpr uint32_t GPIO_BSRR_BS8_Pos = 8;
    inline constexpr uint32_t GPIO_BSRR_BS8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_BSRR_BS8 = (1U << 8);
    inline constexpr uint32_t GPIO_BSRR_BS9_Pos = 9;
    inline constexpr uint32_t GPIO_BSRR_BS9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_BSRR_BS9 = (1U << 9);
    inline constexpr uint32_t GPIO_BSRR_BS10_Pos = 10;
    inline constexpr uint32_t GPIO_BSRR_BS10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_BSRR_BS10 = (1U << 10);
    inline constexpr uint32_t GPIO_BSRR_BS11_Pos = 11;
    inline constexpr uint32_t GPIO_BSRR_BS11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_BSRR_BS11 = (1U << 11);
    inline constexpr uint32_t GPIO_BSRR_BS12_Pos = 12;
    inline constexpr uint32_t GPIO_BSRR_BS12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_BSRR_BS12 = (1U << 12);
    inline constexpr uint32_t GPIO_BSRR_BS13_Pos = 13;
    inline constexpr uint32_t GPIO_BSRR_BS13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_BSRR_BS13 = (1U << 13);
    inline constexpr uint32_t GPIO_BSRR_BS14_Pos = 14;
    inline constexpr uint32_t GPIO_BSRR_BS14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_BSRR_BS14 = (1U << 14);
    inline constexpr uint32_t GPIO_BSRR_BS15_Pos = 15;
    inline constexpr uint32_t GPIO_BSRR_BS15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_BSRR_BS15 = (1U << 15);
    inline constexpr uint32_t GPIO_BSRR_BR0_Pos = 16;
    inline constexpr uint32_t GPIO_BSRR_BR0_Msk = 0x00010000;
    inline constexpr uint32_t GPIO_BSRR_BR0 = (1U << 16);
    inline constexpr uint32_t GPIO_BSRR_BR1_Pos = 17;
    inline constexpr uint32_t GPIO_BSRR_BR1_Msk = 0x00020000;
    inline constexpr uint32_t GPIO_BSRR_BR1 = (1U << 17);
    inline constexpr uint32_t GPIO_BSRR_BR2_Pos = 18;
    inline constexpr uint32_t GPIO_BSRR_BR2_Msk = 0x00040000;
    inline constexpr uint32_t GPIO_BSRR_BR2 = (1U << 18);
    inline constexpr uint32_t GPIO_BSRR_BR3_Pos = 19;
    inline constexpr uint32_t GPIO_BSRR_BR3_Msk = 0x00080000;
    inline constexpr uint32_t GPIO_BSRR_BR3 = (1U << 19);
    inline constexpr uint32_t GPIO_BSRR_BR4_Pos = 20;
    inline constexpr uint32_t GPIO_BSRR_BR4_Msk = 0x00100000;
    inline constexpr uint32_t GPIO_BSRR_BR4 = (1U << 20);
    inline constexpr uint32_t GPIO_BSRR_BR5_Pos = 21;
    inline constexpr uint32_t GPIO_BSRR_BR5_Msk = 0x00200000;
    inline constexpr uint32_t GPIO_BSRR_BR5 = (1U << 21);
    inline constexpr uint32_t GPIO_BSRR_BR6_Pos = 22;
    inline constexpr uint32_t GPIO_BSRR_BR6_Msk = 0x00400000;
    inline constexpr uint32_t GPIO_BSRR_BR6 = (1U << 22);
    inline constexpr uint32_t GPIO_BSRR_BR7_Pos = 23;
    inline constexpr uint32_t GPIO_BSRR_BR7_Msk = 0x00800000;
    inline constexpr uint32_t GPIO_BSRR_BR7 = (1U << 23);
    inline constexpr uint32_t GPIO_BSRR_BR8_Pos = 24;
    inline constexpr uint32_t GPIO_BSRR_BR8_Msk = 0x01000000;
    inline constexpr uint32_t GPIO_BSRR_BR8 = (1U << 24);
    inline constexpr uint32_t GPIO_BSRR_BR9_Pos = 25;
    inline constexpr uint32_t GPIO_BSRR_BR9_Msk = 0x02000000;
    inline constexpr uint32_t GPIO_BSRR_BR9 = (1U << 25);
    inline constexpr uint32_t GPIO_BSRR_BR10_Pos = 26;
    inline constexpr uint32_t GPIO_BSRR_BR10_Msk = 0x04000000;
    inline constexpr uint32_t GPIO_BSRR_BR10 = (1U << 26);
    inline constexpr uint32_t GPIO_BSRR_BR11_Pos = 27;
    inline constexpr uint32_t GPIO_BSRR_BR11_Msk = 0x08000000;
    inline constexpr uint32_t GPIO_BSRR_BR11 = (1U << 27);
    inline constexpr uint32_t GPIO_BSRR_BR12_Pos = 28;
    inline constexpr uint32_t GPIO_BSRR_BR12_Msk = 0x10000000;
    inline constexpr uint32_t GPIO_BSRR_BR12 = (1U << 28);
    inline constexpr uint32_t GPIO_BSRR_BR13_Pos = 29;
    inline constexpr uint32_t GPIO_BSRR_BR13_Msk = 0x20000000;
    inline constexpr uint32_t GPIO_BSRR_BR13 = (1U << 29);
    inline constexpr uint32_t GPIO_BSRR_BR14_Pos = 30;
    inline constexpr uint32_t GPIO_BSRR_BR14_Msk = 0x40000000;
    inline constexpr uint32_t GPIO_BSRR_BR14 = (1U << 30);
    inline constexpr uint32_t GPIO_BSRR_BR15_Pos = 31;
    inline constexpr uint32_t GPIO_BSRR_BR15_Msk = 0x80000000;
    inline constexpr uint32_t GPIO_BSRR_BR15 = (1U << 31);

    // GPIO_LCKR fields
    inline constexpr uint32_t GPIO_LCKR_LCK0_Pos = 0;
    inline constexpr uint32_t GPIO_LCKR_LCK0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_LCKR_LCK0 = (1U << 0);
    inline constexpr uint32_t GPIO_LCKR_LCK1_Pos = 1;
    inline constexpr uint32_t GPIO_LCKR_LCK1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_LCKR_LCK1 = (1U << 1);
    inline constexpr uint32_t GPIO_LCKR_LCK2_Pos = 2;
    inline constexpr uint32_t GPIO_LCKR_LCK2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_LCKR_LCK2 = (1U << 2);
    inline constexpr uint32_t GPIO_LCKR_LCK3_Pos = 3;
    inline constexpr uint32_t GPIO_LCKR_LCK3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_LCKR_LCK3 = (1U << 3);
    inline constexpr uint32_t GPIO_LCKR_LCK4_Pos = 4;
    inline constexpr uint32_t GPIO_LCKR_LCK4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_LCKR_LCK4 = (1U << 4);
    inline constexpr uint32_t GPIO_LCKR_LCK5_Pos = 5;
    inline constexpr uint32_t GPIO_LCKR_LCK5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_LCKR_LCK5 = (1U << 5);
    inline constexpr uint32_t GPIO_LCKR_LCK6_Pos = 6;
    inline constexpr uint32_t GPIO_LCKR_LCK6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_LCKR_LCK6 = (1U << 6);
    inline constexpr uint32_t GPIO_LCKR_LCK7_Pos = 7;
    inline constexpr uint32_t GPIO_LCKR_LCK7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_LCKR_LCK7 = (1U << 7);
    inline constexpr uint32_t GPIO_LCKR_LCK8_Pos = 8;
    inline constexpr uint32_t GPIO_LCKR_LCK8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_LCKR_LCK8 = (1U << 8);
    inline constexpr uint32_t GPIO_LCKR_LCK9_Pos = 9;
    inline constexpr uint32_t GPIO_LCKR_LCK9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_LCKR_LCK9 = (1U << 9);
    inline constexpr uint32_t GPIO_LCKR_LCK10_Pos = 10;
    inline constexpr uint32_t GPIO_LCKR_LCK10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_LCKR_LCK10 = (1U << 10);
    inline constexpr uint32_t GPIO_LCKR_LCK11_Pos = 11;
    inline constexpr uint32_t GPIO_LCKR_LCK11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_LCKR_LCK11 = (1U << 11);
    inline constexpr uint32_t GPIO_LCKR_LCK12_Pos = 12;
    inline constexpr uint32_t GPIO_LCKR_LCK12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_LCKR_LCK12 = (1U << 12);
    inline constexpr uint32_t GPIO_LCKR_LCK13_Pos = 13;
    inline constexpr uint32_t GPIO_LCKR_LCK13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_LCKR_LCK13 = (1U << 13);
    inline constexpr uint32_t GPIO_LCKR_LCK14_Pos = 14;
    inline constexpr uint32_t GPIO_LCKR_LCK14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_LCKR_LCK14 = (1U << 14);
    inline constexpr uint32_t GPIO_LCKR_LCK15_Pos = 15;
    inline constexpr uint32_t GPIO_LCKR_LCK15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_LCKR_LCK15 = (1U << 15);
    inline constexpr uint32_t GPIO_LCKR_LCKK_Pos = 16;
    inline constexpr uint32_t GPIO_LCKR_LCKK_Msk = 0x00010000;
    inline constexpr uint32_t GPIO_LCKR_LCKK = (1U << 16);

    // GPIO_AFRL fields
    inline constexpr uint32_t GPIO_AFRL_AFSEL0_Pos = 0;
    inline constexpr uint32_t GPIO_AFRL_AFSEL0_Msk = 0x0000000F;
    inline constexpr uint32_t GPIO_AFRL_AFSEL1_Pos = 4;
    inline constexpr uint32_t GPIO_AFRL_AFSEL1_Msk = 0x000000F0;
    inline constexpr uint32_t GPIO_AFRL_AFSEL2_Pos = 8;
    inline constexpr uint32_t GPIO_AFRL_AFSEL2_Msk = 0x00000F00;
    inline constexpr uint32_t GPIO_AFRL_AFSEL3_Pos = 12;
    inline constexpr uint32_t GPIO_AFRL_AFSEL3_Msk = 0x0000F000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL4_Pos = 16;
    inline constexpr uint32_t GPIO_AFRL_AFSEL4_Msk = 0x000F0000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL5_Pos = 20;
    inline constexpr uint32_t GPIO_AFRL_AFSEL5_Msk = 0x00F00000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL6_Pos = 24;
    inline constexpr uint32_t GPIO_AFRL_AFSEL6_Msk = 0x0F000000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL7_Pos = 28;
    inline constexpr uint32_t GPIO_AFRL_AFSEL7_Msk = 0xF0000000;

    // GPIO_AFRH fields
    inline constexpr uint32_t GPIO_AFRH_AFSEL8_Pos = 0;
    inline constexpr uint32_t GPIO_AFRH_AFSEL8_Msk = 0x0000000F;
    inline constexpr uint32_t GPIO_AFRH_AFSEL9_Pos = 4;
    inline constexpr uint32_t GPIO_AFRH_AFSEL9_Msk = 0x000000F0;
    inline constexpr uint32_t GPIO_AFRH_AFSEL10_Pos = 8;
    inline constexpr uint32_t GPIO_AFRH_AFSEL10_Msk = 0x00000F00;
    inline constexpr uint32_t GPIO_AFRH_AFSEL11_Pos = 12;
    inline constexpr uint32_t GPIO_AFRH_AFSEL11_Msk = 0x0000F000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL12_Pos = 16;
    inline constexpr uint32_t GPIO_AFRH_AFSEL12_Msk = 0x000F0000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL13_Pos = 20;
    inline constexpr uint32_t GPIO_AFRH_AFSEL13_Msk = 0x00F00000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL14_Pos = 24;
    inline constexpr uint32_t GPIO_AFRH_AFSEL14_Msk = 0x0F000000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL15_Pos = 28;
    inline constexpr uint32_t GPIO_AFRH_AFSEL15_Msk = 0xF0000000;

} // namespace GPIOH

namespace GPIOI {
    // GPIO_MODER fields
    inline constexpr uint32_t GPIO_MODER_MODE0_Pos = 0;
    inline constexpr uint32_t GPIO_MODER_MODE0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_MODER_MODE1_Pos = 2;
    inline constexpr uint32_t GPIO_MODER_MODE1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_MODER_MODE2_Pos = 4;
    inline constexpr uint32_t GPIO_MODER_MODE2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_MODER_MODE3_Pos = 6;
    inline constexpr uint32_t GPIO_MODER_MODE3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_MODER_MODE4_Pos = 8;
    inline constexpr uint32_t GPIO_MODER_MODE4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_MODER_MODE5_Pos = 10;
    inline constexpr uint32_t GPIO_MODER_MODE5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_MODER_MODE6_Pos = 12;
    inline constexpr uint32_t GPIO_MODER_MODE6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_MODER_MODE7_Pos = 14;
    inline constexpr uint32_t GPIO_MODER_MODE7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_MODER_MODE8_Pos = 16;
    inline constexpr uint32_t GPIO_MODER_MODE8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_MODER_MODE9_Pos = 18;
    inline constexpr uint32_t GPIO_MODER_MODE9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_MODER_MODE10_Pos = 20;
    inline constexpr uint32_t GPIO_MODER_MODE10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_MODER_MODE11_Pos = 22;
    inline constexpr uint32_t GPIO_MODER_MODE11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_MODER_MODE12_Pos = 24;
    inline constexpr uint32_t GPIO_MODER_MODE12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_MODER_MODE13_Pos = 26;
    inline constexpr uint32_t GPIO_MODER_MODE13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_MODER_MODE14_Pos = 28;
    inline constexpr uint32_t GPIO_MODER_MODE14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_MODER_MODE15_Pos = 30;
    inline constexpr uint32_t GPIO_MODER_MODE15_Msk = 0xC0000000;

    // GPIO_OTYPER fields
    inline constexpr uint32_t GPIO_OTYPER_OT0_Pos = 0;
    inline constexpr uint32_t GPIO_OTYPER_OT0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_OTYPER_OT0 = (1U << 0);
    inline constexpr uint32_t GPIO_OTYPER_OT1_Pos = 1;
    inline constexpr uint32_t GPIO_OTYPER_OT1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_OTYPER_OT1 = (1U << 1);
    inline constexpr uint32_t GPIO_OTYPER_OT2_Pos = 2;
    inline constexpr uint32_t GPIO_OTYPER_OT2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_OTYPER_OT2 = (1U << 2);
    inline constexpr uint32_t GPIO_OTYPER_OT3_Pos = 3;
    inline constexpr uint32_t GPIO_OTYPER_OT3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_OTYPER_OT3 = (1U << 3);
    inline constexpr uint32_t GPIO_OTYPER_OT4_Pos = 4;
    inline constexpr uint32_t GPIO_OTYPER_OT4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_OTYPER_OT4 = (1U << 4);
    inline constexpr uint32_t GPIO_OTYPER_OT5_Pos = 5;
    inline constexpr uint32_t GPIO_OTYPER_OT5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_OTYPER_OT5 = (1U << 5);
    inline constexpr uint32_t GPIO_OTYPER_OT6_Pos = 6;
    inline constexpr uint32_t GPIO_OTYPER_OT6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_OTYPER_OT6 = (1U << 6);
    inline constexpr uint32_t GPIO_OTYPER_OT7_Pos = 7;
    inline constexpr uint32_t GPIO_OTYPER_OT7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_OTYPER_OT7 = (1U << 7);
    inline constexpr uint32_t GPIO_OTYPER_OT8_Pos = 8;
    inline constexpr uint32_t GPIO_OTYPER_OT8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_OTYPER_OT8 = (1U << 8);
    inline constexpr uint32_t GPIO_OTYPER_OT9_Pos = 9;
    inline constexpr uint32_t GPIO_OTYPER_OT9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_OTYPER_OT9 = (1U << 9);
    inline constexpr uint32_t GPIO_OTYPER_OT10_Pos = 10;
    inline constexpr uint32_t GPIO_OTYPER_OT10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_OTYPER_OT10 = (1U << 10);
    inline constexpr uint32_t GPIO_OTYPER_OT11_Pos = 11;
    inline constexpr uint32_t GPIO_OTYPER_OT11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_OTYPER_OT11 = (1U << 11);
    inline constexpr uint32_t GPIO_OTYPER_OT12_Pos = 12;
    inline constexpr uint32_t GPIO_OTYPER_OT12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_OTYPER_OT12 = (1U << 12);
    inline constexpr uint32_t GPIO_OTYPER_OT13_Pos = 13;
    inline constexpr uint32_t GPIO_OTYPER_OT13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_OTYPER_OT13 = (1U << 13);
    inline constexpr uint32_t GPIO_OTYPER_OT14_Pos = 14;
    inline constexpr uint32_t GPIO_OTYPER_OT14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_OTYPER_OT14 = (1U << 14);
    inline constexpr uint32_t GPIO_OTYPER_OT15_Pos = 15;
    inline constexpr uint32_t GPIO_OTYPER_OT15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_OTYPER_OT15 = (1U << 15);

    // GPIO_OSPEEDR fields
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED0_Pos = 0;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED1_Pos = 2;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED2_Pos = 4;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED3_Pos = 6;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED4_Pos = 8;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED5_Pos = 10;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED6_Pos = 12;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED7_Pos = 14;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED8_Pos = 16;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED9_Pos = 18;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED10_Pos = 20;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED11_Pos = 22;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED12_Pos = 24;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED13_Pos = 26;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED14_Pos = 28;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED15_Pos = 30;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED15_Msk = 0xC0000000;

    // GPIO_PUPDR fields
    inline constexpr uint32_t GPIO_PUPDR_PUPD0_Pos = 0;
    inline constexpr uint32_t GPIO_PUPDR_PUPD0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_PUPDR_PUPD1_Pos = 2;
    inline constexpr uint32_t GPIO_PUPDR_PUPD1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_PUPDR_PUPD2_Pos = 4;
    inline constexpr uint32_t GPIO_PUPDR_PUPD2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_PUPDR_PUPD3_Pos = 6;
    inline constexpr uint32_t GPIO_PUPDR_PUPD3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_PUPDR_PUPD4_Pos = 8;
    inline constexpr uint32_t GPIO_PUPDR_PUPD4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_PUPDR_PUPD5_Pos = 10;
    inline constexpr uint32_t GPIO_PUPDR_PUPD5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_PUPDR_PUPD6_Pos = 12;
    inline constexpr uint32_t GPIO_PUPDR_PUPD6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD7_Pos = 14;
    inline constexpr uint32_t GPIO_PUPDR_PUPD7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD8_Pos = 16;
    inline constexpr uint32_t GPIO_PUPDR_PUPD8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD9_Pos = 18;
    inline constexpr uint32_t GPIO_PUPDR_PUPD9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD10_Pos = 20;
    inline constexpr uint32_t GPIO_PUPDR_PUPD10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD11_Pos = 22;
    inline constexpr uint32_t GPIO_PUPDR_PUPD11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD12_Pos = 24;
    inline constexpr uint32_t GPIO_PUPDR_PUPD12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD13_Pos = 26;
    inline constexpr uint32_t GPIO_PUPDR_PUPD13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD14_Pos = 28;
    inline constexpr uint32_t GPIO_PUPDR_PUPD14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD15_Pos = 30;
    inline constexpr uint32_t GPIO_PUPDR_PUPD15_Msk = 0xC0000000;

    // GPIO_IDR fields
    inline constexpr uint32_t GPIO_IDR_ID0_Pos = 0;
    inline constexpr uint32_t GPIO_IDR_ID0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_IDR_ID0 = (1U << 0);
    inline constexpr uint32_t GPIO_IDR_ID1_Pos = 1;
    inline constexpr uint32_t GPIO_IDR_ID1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_IDR_ID1 = (1U << 1);
    inline constexpr uint32_t GPIO_IDR_ID2_Pos = 2;
    inline constexpr uint32_t GPIO_IDR_ID2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_IDR_ID2 = (1U << 2);
    inline constexpr uint32_t GPIO_IDR_ID3_Pos = 3;
    inline constexpr uint32_t GPIO_IDR_ID3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_IDR_ID3 = (1U << 3);
    inline constexpr uint32_t GPIO_IDR_ID4_Pos = 4;
    inline constexpr uint32_t GPIO_IDR_ID4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_IDR_ID4 = (1U << 4);
    inline constexpr uint32_t GPIO_IDR_ID5_Pos = 5;
    inline constexpr uint32_t GPIO_IDR_ID5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_IDR_ID5 = (1U << 5);
    inline constexpr uint32_t GPIO_IDR_ID6_Pos = 6;
    inline constexpr uint32_t GPIO_IDR_ID6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_IDR_ID6 = (1U << 6);
    inline constexpr uint32_t GPIO_IDR_ID7_Pos = 7;
    inline constexpr uint32_t GPIO_IDR_ID7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_IDR_ID7 = (1U << 7);
    inline constexpr uint32_t GPIO_IDR_ID8_Pos = 8;
    inline constexpr uint32_t GPIO_IDR_ID8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_IDR_ID8 = (1U << 8);
    inline constexpr uint32_t GPIO_IDR_ID9_Pos = 9;
    inline constexpr uint32_t GPIO_IDR_ID9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_IDR_ID9 = (1U << 9);
    inline constexpr uint32_t GPIO_IDR_ID10_Pos = 10;
    inline constexpr uint32_t GPIO_IDR_ID10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_IDR_ID10 = (1U << 10);
    inline constexpr uint32_t GPIO_IDR_ID11_Pos = 11;
    inline constexpr uint32_t GPIO_IDR_ID11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_IDR_ID11 = (1U << 11);
    inline constexpr uint32_t GPIO_IDR_ID12_Pos = 12;
    inline constexpr uint32_t GPIO_IDR_ID12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_IDR_ID12 = (1U << 12);
    inline constexpr uint32_t GPIO_IDR_ID13_Pos = 13;
    inline constexpr uint32_t GPIO_IDR_ID13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_IDR_ID13 = (1U << 13);
    inline constexpr uint32_t GPIO_IDR_ID14_Pos = 14;
    inline constexpr uint32_t GPIO_IDR_ID14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_IDR_ID14 = (1U << 14);
    inline constexpr uint32_t GPIO_IDR_ID15_Pos = 15;
    inline constexpr uint32_t GPIO_IDR_ID15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_IDR_ID15 = (1U << 15);

    // GPIO_ODR fields
    inline constexpr uint32_t GPIO_ODR_OD0_Pos = 0;
    inline constexpr uint32_t GPIO_ODR_OD0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_ODR_OD0 = (1U << 0);
    inline constexpr uint32_t GPIO_ODR_OD1_Pos = 1;
    inline constexpr uint32_t GPIO_ODR_OD1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_ODR_OD1 = (1U << 1);
    inline constexpr uint32_t GPIO_ODR_OD2_Pos = 2;
    inline constexpr uint32_t GPIO_ODR_OD2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_ODR_OD2 = (1U << 2);
    inline constexpr uint32_t GPIO_ODR_OD3_Pos = 3;
    inline constexpr uint32_t GPIO_ODR_OD3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_ODR_OD3 = (1U << 3);
    inline constexpr uint32_t GPIO_ODR_OD4_Pos = 4;
    inline constexpr uint32_t GPIO_ODR_OD4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_ODR_OD4 = (1U << 4);
    inline constexpr uint32_t GPIO_ODR_OD5_Pos = 5;
    inline constexpr uint32_t GPIO_ODR_OD5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_ODR_OD5 = (1U << 5);
    inline constexpr uint32_t GPIO_ODR_OD6_Pos = 6;
    inline constexpr uint32_t GPIO_ODR_OD6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_ODR_OD6 = (1U << 6);
    inline constexpr uint32_t GPIO_ODR_OD7_Pos = 7;
    inline constexpr uint32_t GPIO_ODR_OD7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_ODR_OD7 = (1U << 7);
    inline constexpr uint32_t GPIO_ODR_OD8_Pos = 8;
    inline constexpr uint32_t GPIO_ODR_OD8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_ODR_OD8 = (1U << 8);
    inline constexpr uint32_t GPIO_ODR_OD9_Pos = 9;
    inline constexpr uint32_t GPIO_ODR_OD9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_ODR_OD9 = (1U << 9);
    inline constexpr uint32_t GPIO_ODR_OD10_Pos = 10;
    inline constexpr uint32_t GPIO_ODR_OD10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_ODR_OD10 = (1U << 10);
    inline constexpr uint32_t GPIO_ODR_OD11_Pos = 11;
    inline constexpr uint32_t GPIO_ODR_OD11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_ODR_OD11 = (1U << 11);
    inline constexpr uint32_t GPIO_ODR_OD12_Pos = 12;
    inline constexpr uint32_t GPIO_ODR_OD12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_ODR_OD12 = (1U << 12);
    inline constexpr uint32_t GPIO_ODR_OD13_Pos = 13;
    inline constexpr uint32_t GPIO_ODR_OD13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_ODR_OD13 = (1U << 13);
    inline constexpr uint32_t GPIO_ODR_OD14_Pos = 14;
    inline constexpr uint32_t GPIO_ODR_OD14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_ODR_OD14 = (1U << 14);
    inline constexpr uint32_t GPIO_ODR_OD15_Pos = 15;
    inline constexpr uint32_t GPIO_ODR_OD15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_ODR_OD15 = (1U << 15);

    // GPIO_BSRR fields
    inline constexpr uint32_t GPIO_BSRR_BS0_Pos = 0;
    inline constexpr uint32_t GPIO_BSRR_BS0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_BSRR_BS0 = (1U << 0);
    inline constexpr uint32_t GPIO_BSRR_BS1_Pos = 1;
    inline constexpr uint32_t GPIO_BSRR_BS1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_BSRR_BS1 = (1U << 1);
    inline constexpr uint32_t GPIO_BSRR_BS2_Pos = 2;
    inline constexpr uint32_t GPIO_BSRR_BS2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_BSRR_BS2 = (1U << 2);
    inline constexpr uint32_t GPIO_BSRR_BS3_Pos = 3;
    inline constexpr uint32_t GPIO_BSRR_BS3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_BSRR_BS3 = (1U << 3);
    inline constexpr uint32_t GPIO_BSRR_BS4_Pos = 4;
    inline constexpr uint32_t GPIO_BSRR_BS4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_BSRR_BS4 = (1U << 4);
    inline constexpr uint32_t GPIO_BSRR_BS5_Pos = 5;
    inline constexpr uint32_t GPIO_BSRR_BS5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_BSRR_BS5 = (1U << 5);
    inline constexpr uint32_t GPIO_BSRR_BS6_Pos = 6;
    inline constexpr uint32_t GPIO_BSRR_BS6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_BSRR_BS6 = (1U << 6);
    inline constexpr uint32_t GPIO_BSRR_BS7_Pos = 7;
    inline constexpr uint32_t GPIO_BSRR_BS7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_BSRR_BS7 = (1U << 7);
    inline constexpr uint32_t GPIO_BSRR_BS8_Pos = 8;
    inline constexpr uint32_t GPIO_BSRR_BS8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_BSRR_BS8 = (1U << 8);
    inline constexpr uint32_t GPIO_BSRR_BS9_Pos = 9;
    inline constexpr uint32_t GPIO_BSRR_BS9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_BSRR_BS9 = (1U << 9);
    inline constexpr uint32_t GPIO_BSRR_BS10_Pos = 10;
    inline constexpr uint32_t GPIO_BSRR_BS10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_BSRR_BS10 = (1U << 10);
    inline constexpr uint32_t GPIO_BSRR_BS11_Pos = 11;
    inline constexpr uint32_t GPIO_BSRR_BS11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_BSRR_BS11 = (1U << 11);
    inline constexpr uint32_t GPIO_BSRR_BS12_Pos = 12;
    inline constexpr uint32_t GPIO_BSRR_BS12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_BSRR_BS12 = (1U << 12);
    inline constexpr uint32_t GPIO_BSRR_BS13_Pos = 13;
    inline constexpr uint32_t GPIO_BSRR_BS13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_BSRR_BS13 = (1U << 13);
    inline constexpr uint32_t GPIO_BSRR_BS14_Pos = 14;
    inline constexpr uint32_t GPIO_BSRR_BS14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_BSRR_BS14 = (1U << 14);
    inline constexpr uint32_t GPIO_BSRR_BS15_Pos = 15;
    inline constexpr uint32_t GPIO_BSRR_BS15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_BSRR_BS15 = (1U << 15);
    inline constexpr uint32_t GPIO_BSRR_BR0_Pos = 16;
    inline constexpr uint32_t GPIO_BSRR_BR0_Msk = 0x00010000;
    inline constexpr uint32_t GPIO_BSRR_BR0 = (1U << 16);
    inline constexpr uint32_t GPIO_BSRR_BR1_Pos = 17;
    inline constexpr uint32_t GPIO_BSRR_BR1_Msk = 0x00020000;
    inline constexpr uint32_t GPIO_BSRR_BR1 = (1U << 17);
    inline constexpr uint32_t GPIO_BSRR_BR2_Pos = 18;
    inline constexpr uint32_t GPIO_BSRR_BR2_Msk = 0x00040000;
    inline constexpr uint32_t GPIO_BSRR_BR2 = (1U << 18);
    inline constexpr uint32_t GPIO_BSRR_BR3_Pos = 19;
    inline constexpr uint32_t GPIO_BSRR_BR3_Msk = 0x00080000;
    inline constexpr uint32_t GPIO_BSRR_BR3 = (1U << 19);
    inline constexpr uint32_t GPIO_BSRR_BR4_Pos = 20;
    inline constexpr uint32_t GPIO_BSRR_BR4_Msk = 0x00100000;
    inline constexpr uint32_t GPIO_BSRR_BR4 = (1U << 20);
    inline constexpr uint32_t GPIO_BSRR_BR5_Pos = 21;
    inline constexpr uint32_t GPIO_BSRR_BR5_Msk = 0x00200000;
    inline constexpr uint32_t GPIO_BSRR_BR5 = (1U << 21);
    inline constexpr uint32_t GPIO_BSRR_BR6_Pos = 22;
    inline constexpr uint32_t GPIO_BSRR_BR6_Msk = 0x00400000;
    inline constexpr uint32_t GPIO_BSRR_BR6 = (1U << 22);
    inline constexpr uint32_t GPIO_BSRR_BR7_Pos = 23;
    inline constexpr uint32_t GPIO_BSRR_BR7_Msk = 0x00800000;
    inline constexpr uint32_t GPIO_BSRR_BR7 = (1U << 23);
    inline constexpr uint32_t GPIO_BSRR_BR8_Pos = 24;
    inline constexpr uint32_t GPIO_BSRR_BR8_Msk = 0x01000000;
    inline constexpr uint32_t GPIO_BSRR_BR8 = (1U << 24);
    inline constexpr uint32_t GPIO_BSRR_BR9_Pos = 25;
    inline constexpr uint32_t GPIO_BSRR_BR9_Msk = 0x02000000;
    inline constexpr uint32_t GPIO_BSRR_BR9 = (1U << 25);
    inline constexpr uint32_t GPIO_BSRR_BR10_Pos = 26;
    inline constexpr uint32_t GPIO_BSRR_BR10_Msk = 0x04000000;
    inline constexpr uint32_t GPIO_BSRR_BR10 = (1U << 26);
    inline constexpr uint32_t GPIO_BSRR_BR11_Pos = 27;
    inline constexpr uint32_t GPIO_BSRR_BR11_Msk = 0x08000000;
    inline constexpr uint32_t GPIO_BSRR_BR11 = (1U << 27);
    inline constexpr uint32_t GPIO_BSRR_BR12_Pos = 28;
    inline constexpr uint32_t GPIO_BSRR_BR12_Msk = 0x10000000;
    inline constexpr uint32_t GPIO_BSRR_BR12 = (1U << 28);
    inline constexpr uint32_t GPIO_BSRR_BR13_Pos = 29;
    inline constexpr uint32_t GPIO_BSRR_BR13_Msk = 0x20000000;
    inline constexpr uint32_t GPIO_BSRR_BR13 = (1U << 29);
    inline constexpr uint32_t GPIO_BSRR_BR14_Pos = 30;
    inline constexpr uint32_t GPIO_BSRR_BR14_Msk = 0x40000000;
    inline constexpr uint32_t GPIO_BSRR_BR14 = (1U << 30);
    inline constexpr uint32_t GPIO_BSRR_BR15_Pos = 31;
    inline constexpr uint32_t GPIO_BSRR_BR15_Msk = 0x80000000;
    inline constexpr uint32_t GPIO_BSRR_BR15 = (1U << 31);

    // GPIO_LCKR fields
    inline constexpr uint32_t GPIO_LCKR_LCK0_Pos = 0;
    inline constexpr uint32_t GPIO_LCKR_LCK0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_LCKR_LCK0 = (1U << 0);
    inline constexpr uint32_t GPIO_LCKR_LCK1_Pos = 1;
    inline constexpr uint32_t GPIO_LCKR_LCK1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_LCKR_LCK1 = (1U << 1);
    inline constexpr uint32_t GPIO_LCKR_LCK2_Pos = 2;
    inline constexpr uint32_t GPIO_LCKR_LCK2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_LCKR_LCK2 = (1U << 2);
    inline constexpr uint32_t GPIO_LCKR_LCK3_Pos = 3;
    inline constexpr uint32_t GPIO_LCKR_LCK3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_LCKR_LCK3 = (1U << 3);
    inline constexpr uint32_t GPIO_LCKR_LCK4_Pos = 4;
    inline constexpr uint32_t GPIO_LCKR_LCK4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_LCKR_LCK4 = (1U << 4);
    inline constexpr uint32_t GPIO_LCKR_LCK5_Pos = 5;
    inline constexpr uint32_t GPIO_LCKR_LCK5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_LCKR_LCK5 = (1U << 5);
    inline constexpr uint32_t GPIO_LCKR_LCK6_Pos = 6;
    inline constexpr uint32_t GPIO_LCKR_LCK6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_LCKR_LCK6 = (1U << 6);
    inline constexpr uint32_t GPIO_LCKR_LCK7_Pos = 7;
    inline constexpr uint32_t GPIO_LCKR_LCK7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_LCKR_LCK7 = (1U << 7);
    inline constexpr uint32_t GPIO_LCKR_LCK8_Pos = 8;
    inline constexpr uint32_t GPIO_LCKR_LCK8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_LCKR_LCK8 = (1U << 8);
    inline constexpr uint32_t GPIO_LCKR_LCK9_Pos = 9;
    inline constexpr uint32_t GPIO_LCKR_LCK9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_LCKR_LCK9 = (1U << 9);
    inline constexpr uint32_t GPIO_LCKR_LCK10_Pos = 10;
    inline constexpr uint32_t GPIO_LCKR_LCK10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_LCKR_LCK10 = (1U << 10);
    inline constexpr uint32_t GPIO_LCKR_LCK11_Pos = 11;
    inline constexpr uint32_t GPIO_LCKR_LCK11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_LCKR_LCK11 = (1U << 11);
    inline constexpr uint32_t GPIO_LCKR_LCK12_Pos = 12;
    inline constexpr uint32_t GPIO_LCKR_LCK12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_LCKR_LCK12 = (1U << 12);
    inline constexpr uint32_t GPIO_LCKR_LCK13_Pos = 13;
    inline constexpr uint32_t GPIO_LCKR_LCK13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_LCKR_LCK13 = (1U << 13);
    inline constexpr uint32_t GPIO_LCKR_LCK14_Pos = 14;
    inline constexpr uint32_t GPIO_LCKR_LCK14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_LCKR_LCK14 = (1U << 14);
    inline constexpr uint32_t GPIO_LCKR_LCK15_Pos = 15;
    inline constexpr uint32_t GPIO_LCKR_LCK15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_LCKR_LCK15 = (1U << 15);
    inline constexpr uint32_t GPIO_LCKR_LCKK_Pos = 16;
    inline constexpr uint32_t GPIO_LCKR_LCKK_Msk = 0x00010000;
    inline constexpr uint32_t GPIO_LCKR_LCKK = (1U << 16);

    // GPIO_AFRL fields
    inline constexpr uint32_t GPIO_AFRL_AFSEL0_Pos = 0;
    inline constexpr uint32_t GPIO_AFRL_AFSEL0_Msk = 0x0000000F;
    inline constexpr uint32_t GPIO_AFRL_AFSEL1_Pos = 4;
    inline constexpr uint32_t GPIO_AFRL_AFSEL1_Msk = 0x000000F0;
    inline constexpr uint32_t GPIO_AFRL_AFSEL2_Pos = 8;
    inline constexpr uint32_t GPIO_AFRL_AFSEL2_Msk = 0x00000F00;
    inline constexpr uint32_t GPIO_AFRL_AFSEL3_Pos = 12;
    inline constexpr uint32_t GPIO_AFRL_AFSEL3_Msk = 0x0000F000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL4_Pos = 16;
    inline constexpr uint32_t GPIO_AFRL_AFSEL4_Msk = 0x000F0000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL5_Pos = 20;
    inline constexpr uint32_t GPIO_AFRL_AFSEL5_Msk = 0x00F00000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL6_Pos = 24;
    inline constexpr uint32_t GPIO_AFRL_AFSEL6_Msk = 0x0F000000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL7_Pos = 28;
    inline constexpr uint32_t GPIO_AFRL_AFSEL7_Msk = 0xF0000000;

    // GPIO_AFRH fields
    inline constexpr uint32_t GPIO_AFRH_AFSEL8_Pos = 0;
    inline constexpr uint32_t GPIO_AFRH_AFSEL8_Msk = 0x0000000F;
    inline constexpr uint32_t GPIO_AFRH_AFSEL9_Pos = 4;
    inline constexpr uint32_t GPIO_AFRH_AFSEL9_Msk = 0x000000F0;
    inline constexpr uint32_t GPIO_AFRH_AFSEL10_Pos = 8;
    inline constexpr uint32_t GPIO_AFRH_AFSEL10_Msk = 0x00000F00;
    inline constexpr uint32_t GPIO_AFRH_AFSEL11_Pos = 12;
    inline constexpr uint32_t GPIO_AFRH_AFSEL11_Msk = 0x0000F000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL12_Pos = 16;
    inline constexpr uint32_t GPIO_AFRH_AFSEL12_Msk = 0x000F0000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL13_Pos = 20;
    inline constexpr uint32_t GPIO_AFRH_AFSEL13_Msk = 0x00F00000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL14_Pos = 24;
    inline constexpr uint32_t GPIO_AFRH_AFSEL14_Msk = 0x0F000000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL15_Pos = 28;
    inline constexpr uint32_t GPIO_AFRH_AFSEL15_Msk = 0xF0000000;

} // namespace GPIOI

namespace GPIOJ {
    // GPIO_MODER fields
    inline constexpr uint32_t GPIO_MODER_MODE0_Pos = 0;
    inline constexpr uint32_t GPIO_MODER_MODE0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_MODER_MODE1_Pos = 2;
    inline constexpr uint32_t GPIO_MODER_MODE1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_MODER_MODE2_Pos = 4;
    inline constexpr uint32_t GPIO_MODER_MODE2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_MODER_MODE3_Pos = 6;
    inline constexpr uint32_t GPIO_MODER_MODE3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_MODER_MODE4_Pos = 8;
    inline constexpr uint32_t GPIO_MODER_MODE4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_MODER_MODE5_Pos = 10;
    inline constexpr uint32_t GPIO_MODER_MODE5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_MODER_MODE6_Pos = 12;
    inline constexpr uint32_t GPIO_MODER_MODE6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_MODER_MODE7_Pos = 14;
    inline constexpr uint32_t GPIO_MODER_MODE7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_MODER_MODE8_Pos = 16;
    inline constexpr uint32_t GPIO_MODER_MODE8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_MODER_MODE9_Pos = 18;
    inline constexpr uint32_t GPIO_MODER_MODE9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_MODER_MODE10_Pos = 20;
    inline constexpr uint32_t GPIO_MODER_MODE10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_MODER_MODE11_Pos = 22;
    inline constexpr uint32_t GPIO_MODER_MODE11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_MODER_MODE12_Pos = 24;
    inline constexpr uint32_t GPIO_MODER_MODE12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_MODER_MODE13_Pos = 26;
    inline constexpr uint32_t GPIO_MODER_MODE13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_MODER_MODE14_Pos = 28;
    inline constexpr uint32_t GPIO_MODER_MODE14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_MODER_MODE15_Pos = 30;
    inline constexpr uint32_t GPIO_MODER_MODE15_Msk = 0xC0000000;

    // GPIO_OTYPER fields
    inline constexpr uint32_t GPIO_OTYPER_OT0_Pos = 0;
    inline constexpr uint32_t GPIO_OTYPER_OT0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_OTYPER_OT0 = (1U << 0);
    inline constexpr uint32_t GPIO_OTYPER_OT1_Pos = 1;
    inline constexpr uint32_t GPIO_OTYPER_OT1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_OTYPER_OT1 = (1U << 1);
    inline constexpr uint32_t GPIO_OTYPER_OT2_Pos = 2;
    inline constexpr uint32_t GPIO_OTYPER_OT2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_OTYPER_OT2 = (1U << 2);
    inline constexpr uint32_t GPIO_OTYPER_OT3_Pos = 3;
    inline constexpr uint32_t GPIO_OTYPER_OT3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_OTYPER_OT3 = (1U << 3);
    inline constexpr uint32_t GPIO_OTYPER_OT4_Pos = 4;
    inline constexpr uint32_t GPIO_OTYPER_OT4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_OTYPER_OT4 = (1U << 4);
    inline constexpr uint32_t GPIO_OTYPER_OT5_Pos = 5;
    inline constexpr uint32_t GPIO_OTYPER_OT5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_OTYPER_OT5 = (1U << 5);
    inline constexpr uint32_t GPIO_OTYPER_OT6_Pos = 6;
    inline constexpr uint32_t GPIO_OTYPER_OT6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_OTYPER_OT6 = (1U << 6);
    inline constexpr uint32_t GPIO_OTYPER_OT7_Pos = 7;
    inline constexpr uint32_t GPIO_OTYPER_OT7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_OTYPER_OT7 = (1U << 7);
    inline constexpr uint32_t GPIO_OTYPER_OT8_Pos = 8;
    inline constexpr uint32_t GPIO_OTYPER_OT8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_OTYPER_OT8 = (1U << 8);
    inline constexpr uint32_t GPIO_OTYPER_OT9_Pos = 9;
    inline constexpr uint32_t GPIO_OTYPER_OT9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_OTYPER_OT9 = (1U << 9);
    inline constexpr uint32_t GPIO_OTYPER_OT10_Pos = 10;
    inline constexpr uint32_t GPIO_OTYPER_OT10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_OTYPER_OT10 = (1U << 10);
    inline constexpr uint32_t GPIO_OTYPER_OT11_Pos = 11;
    inline constexpr uint32_t GPIO_OTYPER_OT11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_OTYPER_OT11 = (1U << 11);
    inline constexpr uint32_t GPIO_OTYPER_OT12_Pos = 12;
    inline constexpr uint32_t GPIO_OTYPER_OT12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_OTYPER_OT12 = (1U << 12);
    inline constexpr uint32_t GPIO_OTYPER_OT13_Pos = 13;
    inline constexpr uint32_t GPIO_OTYPER_OT13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_OTYPER_OT13 = (1U << 13);
    inline constexpr uint32_t GPIO_OTYPER_OT14_Pos = 14;
    inline constexpr uint32_t GPIO_OTYPER_OT14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_OTYPER_OT14 = (1U << 14);
    inline constexpr uint32_t GPIO_OTYPER_OT15_Pos = 15;
    inline constexpr uint32_t GPIO_OTYPER_OT15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_OTYPER_OT15 = (1U << 15);

    // GPIO_OSPEEDR fields
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED0_Pos = 0;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED1_Pos = 2;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED2_Pos = 4;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED3_Pos = 6;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED4_Pos = 8;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED5_Pos = 10;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED6_Pos = 12;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED7_Pos = 14;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED8_Pos = 16;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED9_Pos = 18;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED10_Pos = 20;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED11_Pos = 22;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED12_Pos = 24;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED13_Pos = 26;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED14_Pos = 28;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED15_Pos = 30;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED15_Msk = 0xC0000000;

    // GPIO_PUPDR fields
    inline constexpr uint32_t GPIO_PUPDR_PUPD0_Pos = 0;
    inline constexpr uint32_t GPIO_PUPDR_PUPD0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_PUPDR_PUPD1_Pos = 2;
    inline constexpr uint32_t GPIO_PUPDR_PUPD1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_PUPDR_PUPD2_Pos = 4;
    inline constexpr uint32_t GPIO_PUPDR_PUPD2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_PUPDR_PUPD3_Pos = 6;
    inline constexpr uint32_t GPIO_PUPDR_PUPD3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_PUPDR_PUPD4_Pos = 8;
    inline constexpr uint32_t GPIO_PUPDR_PUPD4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_PUPDR_PUPD5_Pos = 10;
    inline constexpr uint32_t GPIO_PUPDR_PUPD5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_PUPDR_PUPD6_Pos = 12;
    inline constexpr uint32_t GPIO_PUPDR_PUPD6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD7_Pos = 14;
    inline constexpr uint32_t GPIO_PUPDR_PUPD7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD8_Pos = 16;
    inline constexpr uint32_t GPIO_PUPDR_PUPD8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD9_Pos = 18;
    inline constexpr uint32_t GPIO_PUPDR_PUPD9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD10_Pos = 20;
    inline constexpr uint32_t GPIO_PUPDR_PUPD10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD11_Pos = 22;
    inline constexpr uint32_t GPIO_PUPDR_PUPD11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD12_Pos = 24;
    inline constexpr uint32_t GPIO_PUPDR_PUPD12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD13_Pos = 26;
    inline constexpr uint32_t GPIO_PUPDR_PUPD13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD14_Pos = 28;
    inline constexpr uint32_t GPIO_PUPDR_PUPD14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD15_Pos = 30;
    inline constexpr uint32_t GPIO_PUPDR_PUPD15_Msk = 0xC0000000;

    // GPIO_IDR fields
    inline constexpr uint32_t GPIO_IDR_ID0_Pos = 0;
    inline constexpr uint32_t GPIO_IDR_ID0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_IDR_ID0 = (1U << 0);
    inline constexpr uint32_t GPIO_IDR_ID1_Pos = 1;
    inline constexpr uint32_t GPIO_IDR_ID1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_IDR_ID1 = (1U << 1);
    inline constexpr uint32_t GPIO_IDR_ID2_Pos = 2;
    inline constexpr uint32_t GPIO_IDR_ID2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_IDR_ID2 = (1U << 2);
    inline constexpr uint32_t GPIO_IDR_ID3_Pos = 3;
    inline constexpr uint32_t GPIO_IDR_ID3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_IDR_ID3 = (1U << 3);
    inline constexpr uint32_t GPIO_IDR_ID4_Pos = 4;
    inline constexpr uint32_t GPIO_IDR_ID4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_IDR_ID4 = (1U << 4);
    inline constexpr uint32_t GPIO_IDR_ID5_Pos = 5;
    inline constexpr uint32_t GPIO_IDR_ID5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_IDR_ID5 = (1U << 5);
    inline constexpr uint32_t GPIO_IDR_ID6_Pos = 6;
    inline constexpr uint32_t GPIO_IDR_ID6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_IDR_ID6 = (1U << 6);
    inline constexpr uint32_t GPIO_IDR_ID7_Pos = 7;
    inline constexpr uint32_t GPIO_IDR_ID7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_IDR_ID7 = (1U << 7);
    inline constexpr uint32_t GPIO_IDR_ID8_Pos = 8;
    inline constexpr uint32_t GPIO_IDR_ID8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_IDR_ID8 = (1U << 8);
    inline constexpr uint32_t GPIO_IDR_ID9_Pos = 9;
    inline constexpr uint32_t GPIO_IDR_ID9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_IDR_ID9 = (1U << 9);
    inline constexpr uint32_t GPIO_IDR_ID10_Pos = 10;
    inline constexpr uint32_t GPIO_IDR_ID10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_IDR_ID10 = (1U << 10);
    inline constexpr uint32_t GPIO_IDR_ID11_Pos = 11;
    inline constexpr uint32_t GPIO_IDR_ID11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_IDR_ID11 = (1U << 11);
    inline constexpr uint32_t GPIO_IDR_ID12_Pos = 12;
    inline constexpr uint32_t GPIO_IDR_ID12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_IDR_ID12 = (1U << 12);
    inline constexpr uint32_t GPIO_IDR_ID13_Pos = 13;
    inline constexpr uint32_t GPIO_IDR_ID13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_IDR_ID13 = (1U << 13);
    inline constexpr uint32_t GPIO_IDR_ID14_Pos = 14;
    inline constexpr uint32_t GPIO_IDR_ID14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_IDR_ID14 = (1U << 14);
    inline constexpr uint32_t GPIO_IDR_ID15_Pos = 15;
    inline constexpr uint32_t GPIO_IDR_ID15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_IDR_ID15 = (1U << 15);

    // GPIO_ODR fields
    inline constexpr uint32_t GPIO_ODR_OD0_Pos = 0;
    inline constexpr uint32_t GPIO_ODR_OD0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_ODR_OD0 = (1U << 0);
    inline constexpr uint32_t GPIO_ODR_OD1_Pos = 1;
    inline constexpr uint32_t GPIO_ODR_OD1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_ODR_OD1 = (1U << 1);
    inline constexpr uint32_t GPIO_ODR_OD2_Pos = 2;
    inline constexpr uint32_t GPIO_ODR_OD2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_ODR_OD2 = (1U << 2);
    inline constexpr uint32_t GPIO_ODR_OD3_Pos = 3;
    inline constexpr uint32_t GPIO_ODR_OD3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_ODR_OD3 = (1U << 3);
    inline constexpr uint32_t GPIO_ODR_OD4_Pos = 4;
    inline constexpr uint32_t GPIO_ODR_OD4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_ODR_OD4 = (1U << 4);
    inline constexpr uint32_t GPIO_ODR_OD5_Pos = 5;
    inline constexpr uint32_t GPIO_ODR_OD5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_ODR_OD5 = (1U << 5);
    inline constexpr uint32_t GPIO_ODR_OD6_Pos = 6;
    inline constexpr uint32_t GPIO_ODR_OD6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_ODR_OD6 = (1U << 6);
    inline constexpr uint32_t GPIO_ODR_OD7_Pos = 7;
    inline constexpr uint32_t GPIO_ODR_OD7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_ODR_OD7 = (1U << 7);
    inline constexpr uint32_t GPIO_ODR_OD8_Pos = 8;
    inline constexpr uint32_t GPIO_ODR_OD8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_ODR_OD8 = (1U << 8);
    inline constexpr uint32_t GPIO_ODR_OD9_Pos = 9;
    inline constexpr uint32_t GPIO_ODR_OD9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_ODR_OD9 = (1U << 9);
    inline constexpr uint32_t GPIO_ODR_OD10_Pos = 10;
    inline constexpr uint32_t GPIO_ODR_OD10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_ODR_OD10 = (1U << 10);
    inline constexpr uint32_t GPIO_ODR_OD11_Pos = 11;
    inline constexpr uint32_t GPIO_ODR_OD11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_ODR_OD11 = (1U << 11);
    inline constexpr uint32_t GPIO_ODR_OD12_Pos = 12;
    inline constexpr uint32_t GPIO_ODR_OD12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_ODR_OD12 = (1U << 12);
    inline constexpr uint32_t GPIO_ODR_OD13_Pos = 13;
    inline constexpr uint32_t GPIO_ODR_OD13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_ODR_OD13 = (1U << 13);
    inline constexpr uint32_t GPIO_ODR_OD14_Pos = 14;
    inline constexpr uint32_t GPIO_ODR_OD14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_ODR_OD14 = (1U << 14);
    inline constexpr uint32_t GPIO_ODR_OD15_Pos = 15;
    inline constexpr uint32_t GPIO_ODR_OD15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_ODR_OD15 = (1U << 15);

    // GPIO_BSRR fields
    inline constexpr uint32_t GPIO_BSRR_BS0_Pos = 0;
    inline constexpr uint32_t GPIO_BSRR_BS0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_BSRR_BS0 = (1U << 0);
    inline constexpr uint32_t GPIO_BSRR_BS1_Pos = 1;
    inline constexpr uint32_t GPIO_BSRR_BS1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_BSRR_BS1 = (1U << 1);
    inline constexpr uint32_t GPIO_BSRR_BS2_Pos = 2;
    inline constexpr uint32_t GPIO_BSRR_BS2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_BSRR_BS2 = (1U << 2);
    inline constexpr uint32_t GPIO_BSRR_BS3_Pos = 3;
    inline constexpr uint32_t GPIO_BSRR_BS3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_BSRR_BS3 = (1U << 3);
    inline constexpr uint32_t GPIO_BSRR_BS4_Pos = 4;
    inline constexpr uint32_t GPIO_BSRR_BS4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_BSRR_BS4 = (1U << 4);
    inline constexpr uint32_t GPIO_BSRR_BS5_Pos = 5;
    inline constexpr uint32_t GPIO_BSRR_BS5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_BSRR_BS5 = (1U << 5);
    inline constexpr uint32_t GPIO_BSRR_BS6_Pos = 6;
    inline constexpr uint32_t GPIO_BSRR_BS6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_BSRR_BS6 = (1U << 6);
    inline constexpr uint32_t GPIO_BSRR_BS7_Pos = 7;
    inline constexpr uint32_t GPIO_BSRR_BS7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_BSRR_BS7 = (1U << 7);
    inline constexpr uint32_t GPIO_BSRR_BS8_Pos = 8;
    inline constexpr uint32_t GPIO_BSRR_BS8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_BSRR_BS8 = (1U << 8);
    inline constexpr uint32_t GPIO_BSRR_BS9_Pos = 9;
    inline constexpr uint32_t GPIO_BSRR_BS9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_BSRR_BS9 = (1U << 9);
    inline constexpr uint32_t GPIO_BSRR_BS10_Pos = 10;
    inline constexpr uint32_t GPIO_BSRR_BS10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_BSRR_BS10 = (1U << 10);
    inline constexpr uint32_t GPIO_BSRR_BS11_Pos = 11;
    inline constexpr uint32_t GPIO_BSRR_BS11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_BSRR_BS11 = (1U << 11);
    inline constexpr uint32_t GPIO_BSRR_BS12_Pos = 12;
    inline constexpr uint32_t GPIO_BSRR_BS12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_BSRR_BS12 = (1U << 12);
    inline constexpr uint32_t GPIO_BSRR_BS13_Pos = 13;
    inline constexpr uint32_t GPIO_BSRR_BS13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_BSRR_BS13 = (1U << 13);
    inline constexpr uint32_t GPIO_BSRR_BS14_Pos = 14;
    inline constexpr uint32_t GPIO_BSRR_BS14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_BSRR_BS14 = (1U << 14);
    inline constexpr uint32_t GPIO_BSRR_BS15_Pos = 15;
    inline constexpr uint32_t GPIO_BSRR_BS15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_BSRR_BS15 = (1U << 15);
    inline constexpr uint32_t GPIO_BSRR_BR0_Pos = 16;
    inline constexpr uint32_t GPIO_BSRR_BR0_Msk = 0x00010000;
    inline constexpr uint32_t GPIO_BSRR_BR0 = (1U << 16);
    inline constexpr uint32_t GPIO_BSRR_BR1_Pos = 17;
    inline constexpr uint32_t GPIO_BSRR_BR1_Msk = 0x00020000;
    inline constexpr uint32_t GPIO_BSRR_BR1 = (1U << 17);
    inline constexpr uint32_t GPIO_BSRR_BR2_Pos = 18;
    inline constexpr uint32_t GPIO_BSRR_BR2_Msk = 0x00040000;
    inline constexpr uint32_t GPIO_BSRR_BR2 = (1U << 18);
    inline constexpr uint32_t GPIO_BSRR_BR3_Pos = 19;
    inline constexpr uint32_t GPIO_BSRR_BR3_Msk = 0x00080000;
    inline constexpr uint32_t GPIO_BSRR_BR3 = (1U << 19);
    inline constexpr uint32_t GPIO_BSRR_BR4_Pos = 20;
    inline constexpr uint32_t GPIO_BSRR_BR4_Msk = 0x00100000;
    inline constexpr uint32_t GPIO_BSRR_BR4 = (1U << 20);
    inline constexpr uint32_t GPIO_BSRR_BR5_Pos = 21;
    inline constexpr uint32_t GPIO_BSRR_BR5_Msk = 0x00200000;
    inline constexpr uint32_t GPIO_BSRR_BR5 = (1U << 21);
    inline constexpr uint32_t GPIO_BSRR_BR6_Pos = 22;
    inline constexpr uint32_t GPIO_BSRR_BR6_Msk = 0x00400000;
    inline constexpr uint32_t GPIO_BSRR_BR6 = (1U << 22);
    inline constexpr uint32_t GPIO_BSRR_BR7_Pos = 23;
    inline constexpr uint32_t GPIO_BSRR_BR7_Msk = 0x00800000;
    inline constexpr uint32_t GPIO_BSRR_BR7 = (1U << 23);
    inline constexpr uint32_t GPIO_BSRR_BR8_Pos = 24;
    inline constexpr uint32_t GPIO_BSRR_BR8_Msk = 0x01000000;
    inline constexpr uint32_t GPIO_BSRR_BR8 = (1U << 24);
    inline constexpr uint32_t GPIO_BSRR_BR9_Pos = 25;
    inline constexpr uint32_t GPIO_BSRR_BR9_Msk = 0x02000000;
    inline constexpr uint32_t GPIO_BSRR_BR9 = (1U << 25);
    inline constexpr uint32_t GPIO_BSRR_BR10_Pos = 26;
    inline constexpr uint32_t GPIO_BSRR_BR10_Msk = 0x04000000;
    inline constexpr uint32_t GPIO_BSRR_BR10 = (1U << 26);
    inline constexpr uint32_t GPIO_BSRR_BR11_Pos = 27;
    inline constexpr uint32_t GPIO_BSRR_BR11_Msk = 0x08000000;
    inline constexpr uint32_t GPIO_BSRR_BR11 = (1U << 27);
    inline constexpr uint32_t GPIO_BSRR_BR12_Pos = 28;
    inline constexpr uint32_t GPIO_BSRR_BR12_Msk = 0x10000000;
    inline constexpr uint32_t GPIO_BSRR_BR12 = (1U << 28);
    inline constexpr uint32_t GPIO_BSRR_BR13_Pos = 29;
    inline constexpr uint32_t GPIO_BSRR_BR13_Msk = 0x20000000;
    inline constexpr uint32_t GPIO_BSRR_BR13 = (1U << 29);
    inline constexpr uint32_t GPIO_BSRR_BR14_Pos = 30;
    inline constexpr uint32_t GPIO_BSRR_BR14_Msk = 0x40000000;
    inline constexpr uint32_t GPIO_BSRR_BR14 = (1U << 30);
    inline constexpr uint32_t GPIO_BSRR_BR15_Pos = 31;
    inline constexpr uint32_t GPIO_BSRR_BR15_Msk = 0x80000000;
    inline constexpr uint32_t GPIO_BSRR_BR15 = (1U << 31);

    // GPIO_LCKR fields
    inline constexpr uint32_t GPIO_LCKR_LCK0_Pos = 0;
    inline constexpr uint32_t GPIO_LCKR_LCK0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_LCKR_LCK0 = (1U << 0);
    inline constexpr uint32_t GPIO_LCKR_LCK1_Pos = 1;
    inline constexpr uint32_t GPIO_LCKR_LCK1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_LCKR_LCK1 = (1U << 1);
    inline constexpr uint32_t GPIO_LCKR_LCK2_Pos = 2;
    inline constexpr uint32_t GPIO_LCKR_LCK2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_LCKR_LCK2 = (1U << 2);
    inline constexpr uint32_t GPIO_LCKR_LCK3_Pos = 3;
    inline constexpr uint32_t GPIO_LCKR_LCK3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_LCKR_LCK3 = (1U << 3);
    inline constexpr uint32_t GPIO_LCKR_LCK4_Pos = 4;
    inline constexpr uint32_t GPIO_LCKR_LCK4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_LCKR_LCK4 = (1U << 4);
    inline constexpr uint32_t GPIO_LCKR_LCK5_Pos = 5;
    inline constexpr uint32_t GPIO_LCKR_LCK5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_LCKR_LCK5 = (1U << 5);
    inline constexpr uint32_t GPIO_LCKR_LCK6_Pos = 6;
    inline constexpr uint32_t GPIO_LCKR_LCK6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_LCKR_LCK6 = (1U << 6);
    inline constexpr uint32_t GPIO_LCKR_LCK7_Pos = 7;
    inline constexpr uint32_t GPIO_LCKR_LCK7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_LCKR_LCK7 = (1U << 7);
    inline constexpr uint32_t GPIO_LCKR_LCK8_Pos = 8;
    inline constexpr uint32_t GPIO_LCKR_LCK8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_LCKR_LCK8 = (1U << 8);
    inline constexpr uint32_t GPIO_LCKR_LCK9_Pos = 9;
    inline constexpr uint32_t GPIO_LCKR_LCK9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_LCKR_LCK9 = (1U << 9);
    inline constexpr uint32_t GPIO_LCKR_LCK10_Pos = 10;
    inline constexpr uint32_t GPIO_LCKR_LCK10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_LCKR_LCK10 = (1U << 10);
    inline constexpr uint32_t GPIO_LCKR_LCK11_Pos = 11;
    inline constexpr uint32_t GPIO_LCKR_LCK11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_LCKR_LCK11 = (1U << 11);
    inline constexpr uint32_t GPIO_LCKR_LCK12_Pos = 12;
    inline constexpr uint32_t GPIO_LCKR_LCK12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_LCKR_LCK12 = (1U << 12);
    inline constexpr uint32_t GPIO_LCKR_LCK13_Pos = 13;
    inline constexpr uint32_t GPIO_LCKR_LCK13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_LCKR_LCK13 = (1U << 13);
    inline constexpr uint32_t GPIO_LCKR_LCK14_Pos = 14;
    inline constexpr uint32_t GPIO_LCKR_LCK14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_LCKR_LCK14 = (1U << 14);
    inline constexpr uint32_t GPIO_LCKR_LCK15_Pos = 15;
    inline constexpr uint32_t GPIO_LCKR_LCK15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_LCKR_LCK15 = (1U << 15);
    inline constexpr uint32_t GPIO_LCKR_LCKK_Pos = 16;
    inline constexpr uint32_t GPIO_LCKR_LCKK_Msk = 0x00010000;
    inline constexpr uint32_t GPIO_LCKR_LCKK = (1U << 16);

    // GPIO_AFRL fields
    inline constexpr uint32_t GPIO_AFRL_AFSEL0_Pos = 0;
    inline constexpr uint32_t GPIO_AFRL_AFSEL0_Msk = 0x0000000F;
    inline constexpr uint32_t GPIO_AFRL_AFSEL1_Pos = 4;
    inline constexpr uint32_t GPIO_AFRL_AFSEL1_Msk = 0x000000F0;
    inline constexpr uint32_t GPIO_AFRL_AFSEL2_Pos = 8;
    inline constexpr uint32_t GPIO_AFRL_AFSEL2_Msk = 0x00000F00;
    inline constexpr uint32_t GPIO_AFRL_AFSEL3_Pos = 12;
    inline constexpr uint32_t GPIO_AFRL_AFSEL3_Msk = 0x0000F000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL4_Pos = 16;
    inline constexpr uint32_t GPIO_AFRL_AFSEL4_Msk = 0x000F0000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL5_Pos = 20;
    inline constexpr uint32_t GPIO_AFRL_AFSEL5_Msk = 0x00F00000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL6_Pos = 24;
    inline constexpr uint32_t GPIO_AFRL_AFSEL6_Msk = 0x0F000000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL7_Pos = 28;
    inline constexpr uint32_t GPIO_AFRL_AFSEL7_Msk = 0xF0000000;

    // GPIO_AFRH fields
    inline constexpr uint32_t GPIO_AFRH_AFSEL8_Pos = 0;
    inline constexpr uint32_t GPIO_AFRH_AFSEL8_Msk = 0x0000000F;
    inline constexpr uint32_t GPIO_AFRH_AFSEL9_Pos = 4;
    inline constexpr uint32_t GPIO_AFRH_AFSEL9_Msk = 0x000000F0;
    inline constexpr uint32_t GPIO_AFRH_AFSEL10_Pos = 8;
    inline constexpr uint32_t GPIO_AFRH_AFSEL10_Msk = 0x00000F00;
    inline constexpr uint32_t GPIO_AFRH_AFSEL11_Pos = 12;
    inline constexpr uint32_t GPIO_AFRH_AFSEL11_Msk = 0x0000F000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL12_Pos = 16;
    inline constexpr uint32_t GPIO_AFRH_AFSEL12_Msk = 0x000F0000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL13_Pos = 20;
    inline constexpr uint32_t GPIO_AFRH_AFSEL13_Msk = 0x00F00000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL14_Pos = 24;
    inline constexpr uint32_t GPIO_AFRH_AFSEL14_Msk = 0x0F000000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL15_Pos = 28;
    inline constexpr uint32_t GPIO_AFRH_AFSEL15_Msk = 0xF0000000;

} // namespace GPIOJ

namespace GPIOK {
    // GPIO_MODER fields
    inline constexpr uint32_t GPIO_MODER_MODE0_Pos = 0;
    inline constexpr uint32_t GPIO_MODER_MODE0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_MODER_MODE1_Pos = 2;
    inline constexpr uint32_t GPIO_MODER_MODE1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_MODER_MODE2_Pos = 4;
    inline constexpr uint32_t GPIO_MODER_MODE2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_MODER_MODE3_Pos = 6;
    inline constexpr uint32_t GPIO_MODER_MODE3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_MODER_MODE4_Pos = 8;
    inline constexpr uint32_t GPIO_MODER_MODE4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_MODER_MODE5_Pos = 10;
    inline constexpr uint32_t GPIO_MODER_MODE5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_MODER_MODE6_Pos = 12;
    inline constexpr uint32_t GPIO_MODER_MODE6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_MODER_MODE7_Pos = 14;
    inline constexpr uint32_t GPIO_MODER_MODE7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_MODER_MODE8_Pos = 16;
    inline constexpr uint32_t GPIO_MODER_MODE8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_MODER_MODE9_Pos = 18;
    inline constexpr uint32_t GPIO_MODER_MODE9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_MODER_MODE10_Pos = 20;
    inline constexpr uint32_t GPIO_MODER_MODE10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_MODER_MODE11_Pos = 22;
    inline constexpr uint32_t GPIO_MODER_MODE11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_MODER_MODE12_Pos = 24;
    inline constexpr uint32_t GPIO_MODER_MODE12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_MODER_MODE13_Pos = 26;
    inline constexpr uint32_t GPIO_MODER_MODE13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_MODER_MODE14_Pos = 28;
    inline constexpr uint32_t GPIO_MODER_MODE14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_MODER_MODE15_Pos = 30;
    inline constexpr uint32_t GPIO_MODER_MODE15_Msk = 0xC0000000;

    // GPIO_OTYPER fields
    inline constexpr uint32_t GPIO_OTYPER_OT0_Pos = 0;
    inline constexpr uint32_t GPIO_OTYPER_OT0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_OTYPER_OT0 = (1U << 0);
    inline constexpr uint32_t GPIO_OTYPER_OT1_Pos = 1;
    inline constexpr uint32_t GPIO_OTYPER_OT1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_OTYPER_OT1 = (1U << 1);
    inline constexpr uint32_t GPIO_OTYPER_OT2_Pos = 2;
    inline constexpr uint32_t GPIO_OTYPER_OT2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_OTYPER_OT2 = (1U << 2);
    inline constexpr uint32_t GPIO_OTYPER_OT3_Pos = 3;
    inline constexpr uint32_t GPIO_OTYPER_OT3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_OTYPER_OT3 = (1U << 3);
    inline constexpr uint32_t GPIO_OTYPER_OT4_Pos = 4;
    inline constexpr uint32_t GPIO_OTYPER_OT4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_OTYPER_OT4 = (1U << 4);
    inline constexpr uint32_t GPIO_OTYPER_OT5_Pos = 5;
    inline constexpr uint32_t GPIO_OTYPER_OT5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_OTYPER_OT5 = (1U << 5);
    inline constexpr uint32_t GPIO_OTYPER_OT6_Pos = 6;
    inline constexpr uint32_t GPIO_OTYPER_OT6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_OTYPER_OT6 = (1U << 6);
    inline constexpr uint32_t GPIO_OTYPER_OT7_Pos = 7;
    inline constexpr uint32_t GPIO_OTYPER_OT7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_OTYPER_OT7 = (1U << 7);
    inline constexpr uint32_t GPIO_OTYPER_OT8_Pos = 8;
    inline constexpr uint32_t GPIO_OTYPER_OT8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_OTYPER_OT8 = (1U << 8);
    inline constexpr uint32_t GPIO_OTYPER_OT9_Pos = 9;
    inline constexpr uint32_t GPIO_OTYPER_OT9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_OTYPER_OT9 = (1U << 9);
    inline constexpr uint32_t GPIO_OTYPER_OT10_Pos = 10;
    inline constexpr uint32_t GPIO_OTYPER_OT10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_OTYPER_OT10 = (1U << 10);
    inline constexpr uint32_t GPIO_OTYPER_OT11_Pos = 11;
    inline constexpr uint32_t GPIO_OTYPER_OT11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_OTYPER_OT11 = (1U << 11);
    inline constexpr uint32_t GPIO_OTYPER_OT12_Pos = 12;
    inline constexpr uint32_t GPIO_OTYPER_OT12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_OTYPER_OT12 = (1U << 12);
    inline constexpr uint32_t GPIO_OTYPER_OT13_Pos = 13;
    inline constexpr uint32_t GPIO_OTYPER_OT13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_OTYPER_OT13 = (1U << 13);
    inline constexpr uint32_t GPIO_OTYPER_OT14_Pos = 14;
    inline constexpr uint32_t GPIO_OTYPER_OT14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_OTYPER_OT14 = (1U << 14);
    inline constexpr uint32_t GPIO_OTYPER_OT15_Pos = 15;
    inline constexpr uint32_t GPIO_OTYPER_OT15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_OTYPER_OT15 = (1U << 15);

    // GPIO_OSPEEDR fields
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED0_Pos = 0;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED1_Pos = 2;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED2_Pos = 4;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED3_Pos = 6;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED4_Pos = 8;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED5_Pos = 10;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED6_Pos = 12;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED7_Pos = 14;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED8_Pos = 16;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED9_Pos = 18;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED10_Pos = 20;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED11_Pos = 22;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED12_Pos = 24;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED13_Pos = 26;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED14_Pos = 28;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED15_Pos = 30;
    inline constexpr uint32_t GPIO_OSPEEDR_OSPEED15_Msk = 0xC0000000;

    // GPIO_PUPDR fields
    inline constexpr uint32_t GPIO_PUPDR_PUPD0_Pos = 0;
    inline constexpr uint32_t GPIO_PUPDR_PUPD0_Msk = 0x00000003;
    inline constexpr uint32_t GPIO_PUPDR_PUPD1_Pos = 2;
    inline constexpr uint32_t GPIO_PUPDR_PUPD1_Msk = 0x0000000C;
    inline constexpr uint32_t GPIO_PUPDR_PUPD2_Pos = 4;
    inline constexpr uint32_t GPIO_PUPDR_PUPD2_Msk = 0x00000030;
    inline constexpr uint32_t GPIO_PUPDR_PUPD3_Pos = 6;
    inline constexpr uint32_t GPIO_PUPDR_PUPD3_Msk = 0x000000C0;
    inline constexpr uint32_t GPIO_PUPDR_PUPD4_Pos = 8;
    inline constexpr uint32_t GPIO_PUPDR_PUPD4_Msk = 0x00000300;
    inline constexpr uint32_t GPIO_PUPDR_PUPD5_Pos = 10;
    inline constexpr uint32_t GPIO_PUPDR_PUPD5_Msk = 0x00000C00;
    inline constexpr uint32_t GPIO_PUPDR_PUPD6_Pos = 12;
    inline constexpr uint32_t GPIO_PUPDR_PUPD6_Msk = 0x00003000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD7_Pos = 14;
    inline constexpr uint32_t GPIO_PUPDR_PUPD7_Msk = 0x0000C000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD8_Pos = 16;
    inline constexpr uint32_t GPIO_PUPDR_PUPD8_Msk = 0x00030000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD9_Pos = 18;
    inline constexpr uint32_t GPIO_PUPDR_PUPD9_Msk = 0x000C0000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD10_Pos = 20;
    inline constexpr uint32_t GPIO_PUPDR_PUPD10_Msk = 0x00300000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD11_Pos = 22;
    inline constexpr uint32_t GPIO_PUPDR_PUPD11_Msk = 0x00C00000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD12_Pos = 24;
    inline constexpr uint32_t GPIO_PUPDR_PUPD12_Msk = 0x03000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD13_Pos = 26;
    inline constexpr uint32_t GPIO_PUPDR_PUPD13_Msk = 0x0C000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD14_Pos = 28;
    inline constexpr uint32_t GPIO_PUPDR_PUPD14_Msk = 0x30000000;
    inline constexpr uint32_t GPIO_PUPDR_PUPD15_Pos = 30;
    inline constexpr uint32_t GPIO_PUPDR_PUPD15_Msk = 0xC0000000;

    // GPIO_IDR fields
    inline constexpr uint32_t GPIO_IDR_ID0_Pos = 0;
    inline constexpr uint32_t GPIO_IDR_ID0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_IDR_ID0 = (1U << 0);
    inline constexpr uint32_t GPIO_IDR_ID1_Pos = 1;
    inline constexpr uint32_t GPIO_IDR_ID1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_IDR_ID1 = (1U << 1);
    inline constexpr uint32_t GPIO_IDR_ID2_Pos = 2;
    inline constexpr uint32_t GPIO_IDR_ID2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_IDR_ID2 = (1U << 2);
    inline constexpr uint32_t GPIO_IDR_ID3_Pos = 3;
    inline constexpr uint32_t GPIO_IDR_ID3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_IDR_ID3 = (1U << 3);
    inline constexpr uint32_t GPIO_IDR_ID4_Pos = 4;
    inline constexpr uint32_t GPIO_IDR_ID4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_IDR_ID4 = (1U << 4);
    inline constexpr uint32_t GPIO_IDR_ID5_Pos = 5;
    inline constexpr uint32_t GPIO_IDR_ID5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_IDR_ID5 = (1U << 5);
    inline constexpr uint32_t GPIO_IDR_ID6_Pos = 6;
    inline constexpr uint32_t GPIO_IDR_ID6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_IDR_ID6 = (1U << 6);
    inline constexpr uint32_t GPIO_IDR_ID7_Pos = 7;
    inline constexpr uint32_t GPIO_IDR_ID7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_IDR_ID7 = (1U << 7);
    inline constexpr uint32_t GPIO_IDR_ID8_Pos = 8;
    inline constexpr uint32_t GPIO_IDR_ID8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_IDR_ID8 = (1U << 8);
    inline constexpr uint32_t GPIO_IDR_ID9_Pos = 9;
    inline constexpr uint32_t GPIO_IDR_ID9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_IDR_ID9 = (1U << 9);
    inline constexpr uint32_t GPIO_IDR_ID10_Pos = 10;
    inline constexpr uint32_t GPIO_IDR_ID10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_IDR_ID10 = (1U << 10);
    inline constexpr uint32_t GPIO_IDR_ID11_Pos = 11;
    inline constexpr uint32_t GPIO_IDR_ID11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_IDR_ID11 = (1U << 11);
    inline constexpr uint32_t GPIO_IDR_ID12_Pos = 12;
    inline constexpr uint32_t GPIO_IDR_ID12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_IDR_ID12 = (1U << 12);
    inline constexpr uint32_t GPIO_IDR_ID13_Pos = 13;
    inline constexpr uint32_t GPIO_IDR_ID13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_IDR_ID13 = (1U << 13);
    inline constexpr uint32_t GPIO_IDR_ID14_Pos = 14;
    inline constexpr uint32_t GPIO_IDR_ID14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_IDR_ID14 = (1U << 14);
    inline constexpr uint32_t GPIO_IDR_ID15_Pos = 15;
    inline constexpr uint32_t GPIO_IDR_ID15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_IDR_ID15 = (1U << 15);

    // GPIO_ODR fields
    inline constexpr uint32_t GPIO_ODR_OD0_Pos = 0;
    inline constexpr uint32_t GPIO_ODR_OD0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_ODR_OD0 = (1U << 0);
    inline constexpr uint32_t GPIO_ODR_OD1_Pos = 1;
    inline constexpr uint32_t GPIO_ODR_OD1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_ODR_OD1 = (1U << 1);
    inline constexpr uint32_t GPIO_ODR_OD2_Pos = 2;
    inline constexpr uint32_t GPIO_ODR_OD2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_ODR_OD2 = (1U << 2);
    inline constexpr uint32_t GPIO_ODR_OD3_Pos = 3;
    inline constexpr uint32_t GPIO_ODR_OD3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_ODR_OD3 = (1U << 3);
    inline constexpr uint32_t GPIO_ODR_OD4_Pos = 4;
    inline constexpr uint32_t GPIO_ODR_OD4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_ODR_OD4 = (1U << 4);
    inline constexpr uint32_t GPIO_ODR_OD5_Pos = 5;
    inline constexpr uint32_t GPIO_ODR_OD5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_ODR_OD5 = (1U << 5);
    inline constexpr uint32_t GPIO_ODR_OD6_Pos = 6;
    inline constexpr uint32_t GPIO_ODR_OD6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_ODR_OD6 = (1U << 6);
    inline constexpr uint32_t GPIO_ODR_OD7_Pos = 7;
    inline constexpr uint32_t GPIO_ODR_OD7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_ODR_OD7 = (1U << 7);
    inline constexpr uint32_t GPIO_ODR_OD8_Pos = 8;
    inline constexpr uint32_t GPIO_ODR_OD8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_ODR_OD8 = (1U << 8);
    inline constexpr uint32_t GPIO_ODR_OD9_Pos = 9;
    inline constexpr uint32_t GPIO_ODR_OD9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_ODR_OD9 = (1U << 9);
    inline constexpr uint32_t GPIO_ODR_OD10_Pos = 10;
    inline constexpr uint32_t GPIO_ODR_OD10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_ODR_OD10 = (1U << 10);
    inline constexpr uint32_t GPIO_ODR_OD11_Pos = 11;
    inline constexpr uint32_t GPIO_ODR_OD11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_ODR_OD11 = (1U << 11);
    inline constexpr uint32_t GPIO_ODR_OD12_Pos = 12;
    inline constexpr uint32_t GPIO_ODR_OD12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_ODR_OD12 = (1U << 12);
    inline constexpr uint32_t GPIO_ODR_OD13_Pos = 13;
    inline constexpr uint32_t GPIO_ODR_OD13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_ODR_OD13 = (1U << 13);
    inline constexpr uint32_t GPIO_ODR_OD14_Pos = 14;
    inline constexpr uint32_t GPIO_ODR_OD14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_ODR_OD14 = (1U << 14);
    inline constexpr uint32_t GPIO_ODR_OD15_Pos = 15;
    inline constexpr uint32_t GPIO_ODR_OD15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_ODR_OD15 = (1U << 15);

    // GPIO_BSRR fields
    inline constexpr uint32_t GPIO_BSRR_BS0_Pos = 0;
    inline constexpr uint32_t GPIO_BSRR_BS0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_BSRR_BS0 = (1U << 0);
    inline constexpr uint32_t GPIO_BSRR_BS1_Pos = 1;
    inline constexpr uint32_t GPIO_BSRR_BS1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_BSRR_BS1 = (1U << 1);
    inline constexpr uint32_t GPIO_BSRR_BS2_Pos = 2;
    inline constexpr uint32_t GPIO_BSRR_BS2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_BSRR_BS2 = (1U << 2);
    inline constexpr uint32_t GPIO_BSRR_BS3_Pos = 3;
    inline constexpr uint32_t GPIO_BSRR_BS3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_BSRR_BS3 = (1U << 3);
    inline constexpr uint32_t GPIO_BSRR_BS4_Pos = 4;
    inline constexpr uint32_t GPIO_BSRR_BS4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_BSRR_BS4 = (1U << 4);
    inline constexpr uint32_t GPIO_BSRR_BS5_Pos = 5;
    inline constexpr uint32_t GPIO_BSRR_BS5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_BSRR_BS5 = (1U << 5);
    inline constexpr uint32_t GPIO_BSRR_BS6_Pos = 6;
    inline constexpr uint32_t GPIO_BSRR_BS6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_BSRR_BS6 = (1U << 6);
    inline constexpr uint32_t GPIO_BSRR_BS7_Pos = 7;
    inline constexpr uint32_t GPIO_BSRR_BS7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_BSRR_BS7 = (1U << 7);
    inline constexpr uint32_t GPIO_BSRR_BS8_Pos = 8;
    inline constexpr uint32_t GPIO_BSRR_BS8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_BSRR_BS8 = (1U << 8);
    inline constexpr uint32_t GPIO_BSRR_BS9_Pos = 9;
    inline constexpr uint32_t GPIO_BSRR_BS9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_BSRR_BS9 = (1U << 9);
    inline constexpr uint32_t GPIO_BSRR_BS10_Pos = 10;
    inline constexpr uint32_t GPIO_BSRR_BS10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_BSRR_BS10 = (1U << 10);
    inline constexpr uint32_t GPIO_BSRR_BS11_Pos = 11;
    inline constexpr uint32_t GPIO_BSRR_BS11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_BSRR_BS11 = (1U << 11);
    inline constexpr uint32_t GPIO_BSRR_BS12_Pos = 12;
    inline constexpr uint32_t GPIO_BSRR_BS12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_BSRR_BS12 = (1U << 12);
    inline constexpr uint32_t GPIO_BSRR_BS13_Pos = 13;
    inline constexpr uint32_t GPIO_BSRR_BS13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_BSRR_BS13 = (1U << 13);
    inline constexpr uint32_t GPIO_BSRR_BS14_Pos = 14;
    inline constexpr uint32_t GPIO_BSRR_BS14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_BSRR_BS14 = (1U << 14);
    inline constexpr uint32_t GPIO_BSRR_BS15_Pos = 15;
    inline constexpr uint32_t GPIO_BSRR_BS15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_BSRR_BS15 = (1U << 15);
    inline constexpr uint32_t GPIO_BSRR_BR0_Pos = 16;
    inline constexpr uint32_t GPIO_BSRR_BR0_Msk = 0x00010000;
    inline constexpr uint32_t GPIO_BSRR_BR0 = (1U << 16);
    inline constexpr uint32_t GPIO_BSRR_BR1_Pos = 17;
    inline constexpr uint32_t GPIO_BSRR_BR1_Msk = 0x00020000;
    inline constexpr uint32_t GPIO_BSRR_BR1 = (1U << 17);
    inline constexpr uint32_t GPIO_BSRR_BR2_Pos = 18;
    inline constexpr uint32_t GPIO_BSRR_BR2_Msk = 0x00040000;
    inline constexpr uint32_t GPIO_BSRR_BR2 = (1U << 18);
    inline constexpr uint32_t GPIO_BSRR_BR3_Pos = 19;
    inline constexpr uint32_t GPIO_BSRR_BR3_Msk = 0x00080000;
    inline constexpr uint32_t GPIO_BSRR_BR3 = (1U << 19);
    inline constexpr uint32_t GPIO_BSRR_BR4_Pos = 20;
    inline constexpr uint32_t GPIO_BSRR_BR4_Msk = 0x00100000;
    inline constexpr uint32_t GPIO_BSRR_BR4 = (1U << 20);
    inline constexpr uint32_t GPIO_BSRR_BR5_Pos = 21;
    inline constexpr uint32_t GPIO_BSRR_BR5_Msk = 0x00200000;
    inline constexpr uint32_t GPIO_BSRR_BR5 = (1U << 21);
    inline constexpr uint32_t GPIO_BSRR_BR6_Pos = 22;
    inline constexpr uint32_t GPIO_BSRR_BR6_Msk = 0x00400000;
    inline constexpr uint32_t GPIO_BSRR_BR6 = (1U << 22);
    inline constexpr uint32_t GPIO_BSRR_BR7_Pos = 23;
    inline constexpr uint32_t GPIO_BSRR_BR7_Msk = 0x00800000;
    inline constexpr uint32_t GPIO_BSRR_BR7 = (1U << 23);
    inline constexpr uint32_t GPIO_BSRR_BR8_Pos = 24;
    inline constexpr uint32_t GPIO_BSRR_BR8_Msk = 0x01000000;
    inline constexpr uint32_t GPIO_BSRR_BR8 = (1U << 24);
    inline constexpr uint32_t GPIO_BSRR_BR9_Pos = 25;
    inline constexpr uint32_t GPIO_BSRR_BR9_Msk = 0x02000000;
    inline constexpr uint32_t GPIO_BSRR_BR9 = (1U << 25);
    inline constexpr uint32_t GPIO_BSRR_BR10_Pos = 26;
    inline constexpr uint32_t GPIO_BSRR_BR10_Msk = 0x04000000;
    inline constexpr uint32_t GPIO_BSRR_BR10 = (1U << 26);
    inline constexpr uint32_t GPIO_BSRR_BR11_Pos = 27;
    inline constexpr uint32_t GPIO_BSRR_BR11_Msk = 0x08000000;
    inline constexpr uint32_t GPIO_BSRR_BR11 = (1U << 27);
    inline constexpr uint32_t GPIO_BSRR_BR12_Pos = 28;
    inline constexpr uint32_t GPIO_BSRR_BR12_Msk = 0x10000000;
    inline constexpr uint32_t GPIO_BSRR_BR12 = (1U << 28);
    inline constexpr uint32_t GPIO_BSRR_BR13_Pos = 29;
    inline constexpr uint32_t GPIO_BSRR_BR13_Msk = 0x20000000;
    inline constexpr uint32_t GPIO_BSRR_BR13 = (1U << 29);
    inline constexpr uint32_t GPIO_BSRR_BR14_Pos = 30;
    inline constexpr uint32_t GPIO_BSRR_BR14_Msk = 0x40000000;
    inline constexpr uint32_t GPIO_BSRR_BR14 = (1U << 30);
    inline constexpr uint32_t GPIO_BSRR_BR15_Pos = 31;
    inline constexpr uint32_t GPIO_BSRR_BR15_Msk = 0x80000000;
    inline constexpr uint32_t GPIO_BSRR_BR15 = (1U << 31);

    // GPIO_LCKR fields
    inline constexpr uint32_t GPIO_LCKR_LCK0_Pos = 0;
    inline constexpr uint32_t GPIO_LCKR_LCK0_Msk = 0x00000001;
    inline constexpr uint32_t GPIO_LCKR_LCK0 = (1U << 0);
    inline constexpr uint32_t GPIO_LCKR_LCK1_Pos = 1;
    inline constexpr uint32_t GPIO_LCKR_LCK1_Msk = 0x00000002;
    inline constexpr uint32_t GPIO_LCKR_LCK1 = (1U << 1);
    inline constexpr uint32_t GPIO_LCKR_LCK2_Pos = 2;
    inline constexpr uint32_t GPIO_LCKR_LCK2_Msk = 0x00000004;
    inline constexpr uint32_t GPIO_LCKR_LCK2 = (1U << 2);
    inline constexpr uint32_t GPIO_LCKR_LCK3_Pos = 3;
    inline constexpr uint32_t GPIO_LCKR_LCK3_Msk = 0x00000008;
    inline constexpr uint32_t GPIO_LCKR_LCK3 = (1U << 3);
    inline constexpr uint32_t GPIO_LCKR_LCK4_Pos = 4;
    inline constexpr uint32_t GPIO_LCKR_LCK4_Msk = 0x00000010;
    inline constexpr uint32_t GPIO_LCKR_LCK4 = (1U << 4);
    inline constexpr uint32_t GPIO_LCKR_LCK5_Pos = 5;
    inline constexpr uint32_t GPIO_LCKR_LCK5_Msk = 0x00000020;
    inline constexpr uint32_t GPIO_LCKR_LCK5 = (1U << 5);
    inline constexpr uint32_t GPIO_LCKR_LCK6_Pos = 6;
    inline constexpr uint32_t GPIO_LCKR_LCK6_Msk = 0x00000040;
    inline constexpr uint32_t GPIO_LCKR_LCK6 = (1U << 6);
    inline constexpr uint32_t GPIO_LCKR_LCK7_Pos = 7;
    inline constexpr uint32_t GPIO_LCKR_LCK7_Msk = 0x00000080;
    inline constexpr uint32_t GPIO_LCKR_LCK7 = (1U << 7);
    inline constexpr uint32_t GPIO_LCKR_LCK8_Pos = 8;
    inline constexpr uint32_t GPIO_LCKR_LCK8_Msk = 0x00000100;
    inline constexpr uint32_t GPIO_LCKR_LCK8 = (1U << 8);
    inline constexpr uint32_t GPIO_LCKR_LCK9_Pos = 9;
    inline constexpr uint32_t GPIO_LCKR_LCK9_Msk = 0x00000200;
    inline constexpr uint32_t GPIO_LCKR_LCK9 = (1U << 9);
    inline constexpr uint32_t GPIO_LCKR_LCK10_Pos = 10;
    inline constexpr uint32_t GPIO_LCKR_LCK10_Msk = 0x00000400;
    inline constexpr uint32_t GPIO_LCKR_LCK10 = (1U << 10);
    inline constexpr uint32_t GPIO_LCKR_LCK11_Pos = 11;
    inline constexpr uint32_t GPIO_LCKR_LCK11_Msk = 0x00000800;
    inline constexpr uint32_t GPIO_LCKR_LCK11 = (1U << 11);
    inline constexpr uint32_t GPIO_LCKR_LCK12_Pos = 12;
    inline constexpr uint32_t GPIO_LCKR_LCK12_Msk = 0x00001000;
    inline constexpr uint32_t GPIO_LCKR_LCK12 = (1U << 12);
    inline constexpr uint32_t GPIO_LCKR_LCK13_Pos = 13;
    inline constexpr uint32_t GPIO_LCKR_LCK13_Msk = 0x00002000;
    inline constexpr uint32_t GPIO_LCKR_LCK13 = (1U << 13);
    inline constexpr uint32_t GPIO_LCKR_LCK14_Pos = 14;
    inline constexpr uint32_t GPIO_LCKR_LCK14_Msk = 0x00004000;
    inline constexpr uint32_t GPIO_LCKR_LCK14 = (1U << 14);
    inline constexpr uint32_t GPIO_LCKR_LCK15_Pos = 15;
    inline constexpr uint32_t GPIO_LCKR_LCK15_Msk = 0x00008000;
    inline constexpr uint32_t GPIO_LCKR_LCK15 = (1U << 15);
    inline constexpr uint32_t GPIO_LCKR_LCKK_Pos = 16;
    inline constexpr uint32_t GPIO_LCKR_LCKK_Msk = 0x00010000;
    inline constexpr uint32_t GPIO_LCKR_LCKK = (1U << 16);

    // GPIO_AFRL fields
    inline constexpr uint32_t GPIO_AFRL_AFSEL0_Pos = 0;
    inline constexpr uint32_t GPIO_AFRL_AFSEL0_Msk = 0x0000000F;
    inline constexpr uint32_t GPIO_AFRL_AFSEL1_Pos = 4;
    inline constexpr uint32_t GPIO_AFRL_AFSEL1_Msk = 0x000000F0;
    inline constexpr uint32_t GPIO_AFRL_AFSEL2_Pos = 8;
    inline constexpr uint32_t GPIO_AFRL_AFSEL2_Msk = 0x00000F00;
    inline constexpr uint32_t GPIO_AFRL_AFSEL3_Pos = 12;
    inline constexpr uint32_t GPIO_AFRL_AFSEL3_Msk = 0x0000F000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL4_Pos = 16;
    inline constexpr uint32_t GPIO_AFRL_AFSEL4_Msk = 0x000F0000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL5_Pos = 20;
    inline constexpr uint32_t GPIO_AFRL_AFSEL5_Msk = 0x00F00000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL6_Pos = 24;
    inline constexpr uint32_t GPIO_AFRL_AFSEL6_Msk = 0x0F000000;
    inline constexpr uint32_t GPIO_AFRL_AFSEL7_Pos = 28;
    inline constexpr uint32_t GPIO_AFRL_AFSEL7_Msk = 0xF0000000;

    // GPIO_AFRH fields
    inline constexpr uint32_t GPIO_AFRH_AFSEL8_Pos = 0;
    inline constexpr uint32_t GPIO_AFRH_AFSEL8_Msk = 0x0000000F;
    inline constexpr uint32_t GPIO_AFRH_AFSEL9_Pos = 4;
    inline constexpr uint32_t GPIO_AFRH_AFSEL9_Msk = 0x000000F0;
    inline constexpr uint32_t GPIO_AFRH_AFSEL10_Pos = 8;
    inline constexpr uint32_t GPIO_AFRH_AFSEL10_Msk = 0x00000F00;
    inline constexpr uint32_t GPIO_AFRH_AFSEL11_Pos = 12;
    inline constexpr uint32_t GPIO_AFRH_AFSEL11_Msk = 0x0000F000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL12_Pos = 16;
    inline constexpr uint32_t GPIO_AFRH_AFSEL12_Msk = 0x000F0000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL13_Pos = 20;
    inline constexpr uint32_t GPIO_AFRH_AFSEL13_Msk = 0x00F00000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL14_Pos = 24;
    inline constexpr uint32_t GPIO_AFRH_AFSEL14_Msk = 0x0F000000;
    inline constexpr uint32_t GPIO_AFRH_AFSEL15_Pos = 28;
    inline constexpr uint32_t GPIO_AFRH_AFSEL15_Msk = 0xF0000000;

} // namespace GPIOK

// Peripheral instances (lowercase to avoid namespace collision)
namespace periph {
    inline auto* const gpioa = reinterpret_cast<GPIOA_t*>(0x58020000);
    inline auto* const gpiob = reinterpret_cast<GPIOA_t*>(0x58020400);
    inline auto* const gpioc = reinterpret_cast<GPIOA_t*>(0x58020800);
    inline auto* const gpiod = reinterpret_cast<GPIOA_t*>(0x58020C00);
    inline auto* const gpioe = reinterpret_cast<GPIOA_t*>(0x58021000);
    inline auto* const gpiof = reinterpret_cast<GPIOA_t*>(0x58021400);
    inline auto* const gpiog = reinterpret_cast<GPIOA_t*>(0x58021800);
    inline auto* const gpioh = reinterpret_cast<GPIOA_t*>(0x58021C00);
    inline auto* const gpioi = reinterpret_cast<GPIOA_t*>(0x58022000);
    inline auto* const gpioj = reinterpret_cast<GPIOA_t*>(0x58022400);
    inline auto* const gpiok = reinterpret_cast<GPIOA_t*>(0x58022800);
} // namespace periph

} // namespace sbl::hw::reg

#endif // SBL_HW_REG_STM32H750_GPIO_HPP
