<profile>

<section name = "Vivado HLS Report for 'dct_1d2'" level="0">
<item name = "Date">Fri Oct 14 13:25:02 2022
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">dct_prj</item>
<item name = "Solution">solution3</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flgb2104-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 6.351 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">34, 34, 0.272 us, 0.272 us, 34, 34, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- DCT_Outer_Loop">32, 32, 5, 4, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 8, -, -, -</column>
<column name="Expression">-, -, 0, 183, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 119, 16, -</column>
<column name="Multiplexer">-, -, -, 119, -</column>
<column name="Register">-, -, 288, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="dct_mac_muladd_16jbC_U1">dct_mac_muladd_16jbC, i0 + i1 * i2</column>
<column name="dct_mac_muladd_16lbW_U3">dct_mac_muladd_16lbW, i0 + i1 * i2</column>
<column name="dct_mac_muladd_16lbW_U7">dct_mac_muladd_16lbW, i0 + i1 * i2</column>
<column name="dct_mac_muladd_16lbW_U8">dct_mac_muladd_16lbW, i0 * i1 + i2</column>
<column name="dct_mac_muladd_16mb6_U6">dct_mac_muladd_16mb6, i0 * i1 + i2</column>
<column name="dct_mul_mul_16s_1kbM_U2">dct_mul_mul_16s_1kbM, i0 * i1</column>
<column name="dct_mul_mul_16s_1kbM_U4">dct_mul_mul_16s_1kbM, i0 * i1</column>
<column name="dct_mul_mul_16s_1kbM_U5">dct_mul_mul_16s_1kbM, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dct_coeff_table_0_U">dct_1d2_dct_coeffbkb, 0, 14, 2, 0, 8, 14, 1, 112</column>
<column name="dct_coeff_table_1_U">dct_1d2_dct_coeffcud, 0, 15, 2, 0, 8, 15, 1, 120</column>
<column name="dct_coeff_table_2_U">dct_1d2_dct_coeffdEe, 0, 15, 2, 0, 8, 15, 1, 120</column>
<column name="dct_coeff_table_3_U">dct_1d2_dct_coeffeOg, 0, 15, 2, 0, 8, 15, 1, 120</column>
<column name="dct_coeff_table_4_U">dct_1d2_dct_coefffYi, 0, 15, 2, 0, 8, 15, 1, 120</column>
<column name="dct_coeff_table_5_U">dct_1d2_dct_coeffg8j, 0, 15, 2, 0, 8, 15, 1, 120</column>
<column name="dct_coeff_table_6_U">dct_1d2_dct_coeffhbi, 0, 15, 2, 0, 8, 15, 1, 120</column>
<column name="dct_coeff_table_7_U">dct_1d2_dct_coeffibs, 0, 15, 2, 0, 8, 15, 1, 120</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln63_3_fu_496_p2">+, 0, 0, 36, 29, 29</column>
<column name="add_ln63_7_fu_518_p2">+, 0, 0, 29, 29, 29</column>
<column name="add_ln63_8_fu_447_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln63_fu_522_p2">+, 0, 0, 29, 29, 29</column>
<column name="k_fu_425_p2">+, 0, 0, 12, 4, 1</column>
<column name="icmp_ln55_fu_419_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="or_ln61_1_fu_329_p2">or, 0, 0, 7, 7, 2</column>
<column name="or_ln61_2_fu_344_p2">or, 0, 0, 7, 7, 2</column>
<column name="or_ln61_3_fu_359_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln61_4_fu_374_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln61_5_fu_389_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln61_6_fu_404_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln61_fu_314_p2">or, 0, 0, 7, 7, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_k_0_phi_fu_282_p4">9, 2, 4, 8</column>
<column name="k_0_reg_278">9, 2, 4, 8</column>
<column name="src_address0">27, 5, 6, 30</column>
<column name="src_address1">27, 5, 6, 30</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln63_1_reg_725">29, 0, 29, 0</column>
<column name="add_ln63_2_reg_730">29, 0, 29, 0</column>
<column name="add_ln63_3_reg_740">29, 0, 29, 0</column>
<column name="add_ln63_5_reg_745">29, 0, 29, 0</column>
<column name="add_ln63_8_reg_650">8, 0, 8, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="dct_coeff_table_2_lo_reg_695">15, 0, 15, 0</column>
<column name="dct_coeff_table_3_lo_reg_700">15, 0, 15, 0</column>
<column name="dct_coeff_table_4_lo_reg_705">15, 0, 15, 0</column>
<column name="dct_coeff_table_5_lo_reg_710">15, 0, 15, 0</column>
<column name="dct_coeff_table_6_lo_reg_715">15, 0, 15, 0</column>
<column name="dct_coeff_table_7_lo_reg_720">15, 0, 15, 0</column>
<column name="icmp_ln55_reg_641">1, 0, 1, 0</column>
<column name="k_0_reg_278">4, 0, 4, 0</column>
<column name="k_reg_645">4, 0, 4, 0</column>
<column name="mul_ln61_5_reg_735">29, 0, 29, 0</column>
<column name="src_addr_1_reg_606">3, 0, 6, 3</column>
<column name="src_addr_2_reg_611">3, 0, 6, 3</column>
<column name="src_addr_3_reg_616">3, 0, 6, 3</column>
<column name="src_addr_4_reg_621">3, 0, 6, 3</column>
<column name="src_addr_5_reg_626">3, 0, 6, 3</column>
<column name="src_addr_6_reg_631">3, 0, 6, 3</column>
<column name="src_addr_7_reg_636">3, 0, 6, 3</column>
<column name="src_addr_reg_601">3, 0, 6, 3</column>
<column name="zext_ln61_2_reg_596">4, 0, 8, 4</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct_1d2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct_1d2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct_1d2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct_1d2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct_1d2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct_1d2, return value</column>
<column name="src_address0">out, 6, ap_memory, src, array</column>
<column name="src_ce0">out, 1, ap_memory, src, array</column>
<column name="src_q0">in, 16, ap_memory, src, array</column>
<column name="src_address1">out, 6, ap_memory, src, array</column>
<column name="src_ce1">out, 1, ap_memory, src, array</column>
<column name="src_q1">in, 16, ap_memory, src, array</column>
<column name="src_offset">in, 4, ap_none, src_offset, scalar</column>
<column name="dst_address0">out, 6, ap_memory, dst, array</column>
<column name="dst_ce0">out, 1, ap_memory, dst, array</column>
<column name="dst_we0">out, 1, ap_memory, dst, array</column>
<column name="dst_d0">out, 16, ap_memory, dst, array</column>
<column name="dst_offset">in, 4, ap_none, dst_offset, scalar</column>
</table>
</item>
</section>
</profile>
