/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [11:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [5:0] celloutsig_0_36z;
  wire [6:0] celloutsig_0_37z;
  wire [28:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  reg [3:0] celloutsig_0_41z;
  wire [12:0] celloutsig_0_45z;
  wire [7:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  reg [4:0] celloutsig_0_51z;
  wire [4:0] celloutsig_0_53z;
  wire [3:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_65z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_91z;
  wire celloutsig_0_92z;
  wire [16:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [17:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = !(celloutsig_1_1z ? celloutsig_1_0z[2] : in_data[170]);
  assign celloutsig_1_19z = !(celloutsig_1_7z ? celloutsig_1_12z[0] : celloutsig_1_4z);
  assign celloutsig_0_1z = !(in_data[71] ? in_data[88] : in_data[5]);
  assign celloutsig_0_21z = !(celloutsig_0_10z[1] ? celloutsig_0_2z[4] : celloutsig_0_20z[1]);
  assign celloutsig_0_26z = !(celloutsig_0_0z[10] ? celloutsig_0_18z[3] : celloutsig_0_6z);
  assign celloutsig_0_35z = ~(celloutsig_0_6z | celloutsig_0_12z[0]);
  assign celloutsig_0_91z = ~(celloutsig_0_65z[7] | celloutsig_0_41z[3]);
  assign celloutsig_0_34z = ~celloutsig_0_11z[2];
  assign celloutsig_0_6z = ~in_data[0];
  assign celloutsig_1_0z = in_data[154:145] & in_data[166:157];
  assign celloutsig_0_23z = { celloutsig_0_11z[2], celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_16z, in_data[0] } & { celloutsig_0_3z[11:8], celloutsig_0_16z, celloutsig_0_20z };
  assign celloutsig_0_2z = { in_data[34:30], celloutsig_0_1z } & in_data[36:31];
  assign celloutsig_0_32z = { celloutsig_0_23z[3:1], celloutsig_0_14z } & { celloutsig_0_18z[0], celloutsig_0_14z, in_data[0], celloutsig_0_14z };
  assign celloutsig_0_40z = { celloutsig_0_16z, celloutsig_0_31z, celloutsig_0_36z, celloutsig_0_35z, celloutsig_0_6z } >= { celloutsig_0_37z[3:2], celloutsig_0_27z, celloutsig_0_10z };
  assign celloutsig_1_10z = { celloutsig_1_9z[5:4], celloutsig_1_0z, celloutsig_1_4z } >= celloutsig_1_2z[13:1];
  assign celloutsig_1_11z = { celloutsig_1_8z[3:0], celloutsig_1_10z } >= { celloutsig_1_5z[3:0], celloutsig_1_7z };
  assign celloutsig_1_18z = { celloutsig_1_9z[8:3], celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z } >= { celloutsig_1_2z[14:3], celloutsig_1_6z };
  assign celloutsig_0_14z = { celloutsig_0_11z[1], celloutsig_0_10z } >= { in_data[57:56], celloutsig_0_5z };
  assign celloutsig_0_22z = { celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_6z } >= { celloutsig_0_18z, celloutsig_0_20z };
  assign celloutsig_1_15z = celloutsig_1_12z[11:5] <= { celloutsig_1_8z[5:1], celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_0_16z = { in_data[45:43], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_4z } <= celloutsig_0_3z[13:4];
  assign celloutsig_0_67z = ! { celloutsig_0_0z, celloutsig_0_29z };
  assign celloutsig_0_92z = ! { celloutsig_0_53z[0], celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_67z };
  assign celloutsig_0_29z = ! celloutsig_0_3z[2:0];
  assign celloutsig_0_4z = celloutsig_0_2z[2] & ~(in_data[21]);
  assign celloutsig_1_1z = celloutsig_1_0z[7] & ~(celloutsig_1_0z[4]);
  assign celloutsig_1_3z = celloutsig_1_0z[7] & ~(in_data[130]);
  assign celloutsig_1_7z = in_data[174] & ~(celloutsig_1_3z);
  assign celloutsig_0_15z = celloutsig_0_10z[2] & ~(celloutsig_0_12z[4]);
  assign celloutsig_0_19z = celloutsig_0_2z[2] & ~(in_data[36]);
  assign celloutsig_1_9z = in_data[152:143] % { 1'h1, celloutsig_1_8z[6:0], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_25z = { celloutsig_0_3z[8:6], celloutsig_0_10z, celloutsig_0_18z } % { 1'h1, celloutsig_0_13z[1:0], celloutsig_0_12z, celloutsig_0_24z };
  assign celloutsig_0_53z = celloutsig_0_0z[5:1] * celloutsig_0_45z[6:2];
  assign celloutsig_0_11z = celloutsig_0_5z[3:1] * celloutsig_0_3z[9:7];
  assign celloutsig_0_18z = { celloutsig_0_11z[2], celloutsig_0_13z } * { celloutsig_0_3z[2:1], celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_0_3z = - in_data[30:2];
  assign celloutsig_0_45z = - { celloutsig_0_8z[1:0], celloutsig_0_41z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_34z };
  assign celloutsig_0_20z = - { celloutsig_0_11z[2:1], celloutsig_0_16z };
  assign celloutsig_0_65z = { in_data[61:49], celloutsig_0_21z } >> { in_data[49:43], celloutsig_0_51z, celloutsig_0_26z, celloutsig_0_22z };
  assign celloutsig_0_10z = { celloutsig_0_3z[14:12], celloutsig_0_6z, celloutsig_0_6z } >> celloutsig_0_2z[5:1];
  assign celloutsig_0_0z = in_data[66:55] - in_data[33:22];
  assign celloutsig_0_37z = { celloutsig_0_9z[5], celloutsig_0_27z } - { celloutsig_0_28z[3:2], celloutsig_0_10z };
  assign celloutsig_0_5z = { celloutsig_0_2z[2:0], celloutsig_0_1z } - celloutsig_0_3z[7:4];
  assign celloutsig_0_9z = celloutsig_0_3z[25:9] - { celloutsig_0_8z[2], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[129:112], celloutsig_1_1z } - { celloutsig_1_0z[7:0], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_5z[4:2] - celloutsig_1_2z[3:1];
  assign celloutsig_1_12z = { celloutsig_1_0z[5], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_8z } - { in_data[114:102], celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_12z = { in_data[1], celloutsig_0_10z } - celloutsig_0_2z;
  assign celloutsig_0_24z = { in_data[0], celloutsig_0_16z, celloutsig_0_16z } - celloutsig_0_3z[23:21];
  assign celloutsig_0_36z = { celloutsig_0_28z[2:1], celloutsig_0_24z, celloutsig_0_22z } ~^ celloutsig_0_25z[10:5];
  assign celloutsig_0_8z = celloutsig_0_0z[10:8] ~^ in_data[63:61];
  assign celloutsig_1_5z = { in_data[152:148], celloutsig_1_1z } ~^ { in_data[117:115], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_13z = celloutsig_0_12z[4:2] ~^ { celloutsig_0_0z[11], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_46z = { celloutsig_0_29z, celloutsig_0_40z, celloutsig_0_2z } ^ { celloutsig_0_36z[5:4], celloutsig_0_32z, in_data[0], celloutsig_0_40z };
  assign celloutsig_1_8z = { celloutsig_1_0z[3:2], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z } ^ in_data[161:154];
  assign celloutsig_0_27z = { celloutsig_0_24z[2:1], celloutsig_0_1z, celloutsig_0_24z } ^ in_data[24:19];
  assign celloutsig_0_28z = { in_data[32:25], celloutsig_0_16z } ^ { celloutsig_0_8z[1:0], celloutsig_0_19z, celloutsig_0_2z };
  assign celloutsig_0_31z = in_data[67:64] ^ { celloutsig_0_8z[2], celloutsig_0_24z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_41z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_41z = celloutsig_0_37z[5:2];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_51z = 5'h00;
    else if (!clkin_data[32]) celloutsig_0_51z = { celloutsig_0_46z[6], celloutsig_0_8z, celloutsig_0_22z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_91z, celloutsig_0_92z };
endmodule
