# Systolic-PE-Array-Accelerator-for-2D-Convolution-on-FPGA
A 4×4 Output Stationary Systolic PE Array in Verilog for 2D convolution on FPGA. Multi-precision (Q8.8, Q12.4, Q12.8, Q12.12) analysis  and Implemented Sobel edge detection on a 640×640 KITTI image.
