
# -------------- Run Logical synthesis --------------
# Openning genus ...
2023/09/09 22:55:49 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2023/09/09 22:55:49 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
TMPDIR is being set to /tmp/genus_temp_706265_virmic09_luis.spader_XpUkQt
Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[22:56:00.199545] Configured Lic search path (21.01-s002): 5280@150.162.6.50

Version: 21.17-s066_1, built Wed Mar 15 05:43:30 PDT 2023
Options: -legacy_ui -files sintese.tcl 
Date:    Sat Sep 09 22:56:00 2023
Host:    virmic09 (x86_64 w/Linux 4.18.0-372.19.1.el8_6.x86_64) (4cores*4cpus*1physical cpu*Intel(R) Core(TM) i5-3570 CPU @ 3.40GHz 6144KB) (16178900KB)
PID:     706265
OS:      Rocky Linux release 8.6 (Green Obsidian)


[22:56:00.365360] Periodic Lic check successful
[22:56:00.365371] Feature usage summary:
[22:56:00.365376] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (9 seconds elapsed).

#@ Processing -files option
@genus 1> source sintese.tcl
Sourcing './utils.tcl' (Sat Sep 09 22:56:09 -03 2023)...
  Setting attribute of root '/': 'script_search_path' = ./
  Setting attribute of root '/': 'init_lib_search_path' = . /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef/ /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom/
  Setting attribute of root '/': 'init_hdl_search_path' = ../rtl
  Setting attribute of root '/': 'information_level' = 5
  Setting attribute of root '/': 'max_cpus_per_server' = 4
  Setting attribute of root '/': 'use_scan_seqs_for_non_dft' = false

Threads Configured:3
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 8)
        : Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 9)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 10)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 11)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 12)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 13)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 14)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 15)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 16)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 17)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 18)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 19)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 35)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 136618 is defined after at least one cell definition. The attribute will be ignored. (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 136619 is defined after at least one cell definition. The attribute will be ignored. (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 136620 is defined after at least one cell definition. The attr
  Message Summary for Library PnomV180T025_STD_CELL_7RF.lib:
  **********************************************************
ibute will be ignored. (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib)
  An attribute is used before it is defined. [LBR-511]: 3
  An unsupported construct was detected in this library. [LBR-40]: 13
  **********************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'PnomV180T025_STD_CELL_7RF.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FGTIE_A' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FGTIE_A' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_A' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_A' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_B' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_B' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_C' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_C' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_D' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_D' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_A' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_A' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_B' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_B' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_C' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_C' must have an output pin.
  Setting attribute of root '/': 'library' = PnomV180T025_STD_CELL_7RF.lib
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'contpr' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via1pr' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via1pr_2x_north' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via1pr_2x_south' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via1pr_2x_east' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via1pr_2x_west' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2pr' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2pr_mar_north' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2pr_mar_south' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2pr_mar_east' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2pr_mar_west' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2pr_2x_north' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2pr_2x_south' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2pr_2x_east' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via2pr_2x_west' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via3pr' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via3pr_mar_north' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via3pr_mar_south' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via3pr_mar_east' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'via3pr_mar_west' has no resistance value.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-129'.
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_E' has non-zero origin (280, 280).
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-127'.

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M1' [line 85 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
        : Check the wire parameter in LEF technology files.
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M2' [line 107 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M3' [line 128 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M4' [line 149 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'MT' [line 171 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'ML' [line 189 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M1' [line 85 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M2' [line 107 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M3' [line 128 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M4' [line 149 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'MT' [line 171 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'ML' [line 189 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M1' [line 85 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M2' [line 107 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M3' [line 128 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M4' [line 149 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'MT' [line 171 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Missing wire parameter. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'ML' [line 189 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.2, 2.4) of 'MINSPACING' for layers 'M1' and 'ML' is too large.
        : Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_E' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_E' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'Q' in libcell 'SLATSR_E'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'QBAR' in libcell 'SLATSR_E' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'QBAR' in libcell 'SLATSR_E' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'QBAR' in libcell 'SLATSR_E'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_H' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_H' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'Q' in libcell 'SLATSR_H'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'QBAR' in libcell 'SLATSR_H' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'QBAR' in libcell 'SLATSR_H' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'QBAR' in libcell 'SLATSR_H'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_K' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_K' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'Q' in libcell 'SLATSR_K'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'QBAR' in libcell 'SLATSR_K'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_C'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_C'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_C'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_D'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_D'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_D'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_E'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_E'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_E'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_F'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_F'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-162'.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'NONE' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '18.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '17.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '16.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '15.8mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '15.0mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '14.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '13.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '12.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '11.8mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '11.0mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '9.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '8.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '7.7mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '6.9mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '6.1mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5.3mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1910KCELLS_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1416KCELLS_DEFAULT' is non-monotonic.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-81'.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell NWSX cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell GAUNUSED096 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell GAUNUSED048 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell GAUNUSED024 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell GAUNUSED012 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell GAUNUSED006 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell GAUNUSED003 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1 cannot be found in library.
  Setting attribute of root '/': 'lef_library' = /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//ibm_cmos7rf_sc_12Track.lef
 --------------- read_RTL_list --------------- 
List of files in ../:
- ../RTL_list.txt
- ../clean.tcl
- ../clean_all.tcl
- ../clean_synthesis.tcl
- ../constraint
- ../rtl
- ../sim
- ../synthesis
- ../setup_synthesis.tcl
 --------------- read_HDL_files --------------- 

 RTL list:
item: carry_select_adder.vhd
item: top.vhd
VHDL filtered_rtl_list: carry_select_adder.vhd top.vhd
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'top' from file '../rtl/top.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'arch' for entity 'top'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'top' with default parameters value.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'carry_select_adder_bits17' from file '../rtl/carry_select_adder.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'carry_select_adder'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'carry_select_adder_bits18' from file '../rtl/carry_select_adder.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'carry_select_adder'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'carry_select_adder_bits19' from file '../rtl/carry_select_adder.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'carry_select_adder'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'carry_select_adder_bits20' from file '../rtl/carry_select_adder.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'carry_select_adder'.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (19) does not match width of input port 'a' (20) of instance 'carry_select_adder_inst_17' of module 'carry_select_adder_bits20' in file '../rtl/top.vhd' on line 155.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'a' of instance 'carry_select_adder_inst_17' of module 'carry_select_adder_bits20' in file '../rtl/top.vhd' on line 155, column 34, hid = 0.
        : Run check_design to check 'Undriven Port(s)/Pin(s)' section for all undriven module input ports. It is better to double confirm with designer if these undriven ports are expected. During syn_gen the undriven ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Computing net loads.


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'top'

No empty modules in design 'top'

  Done Checking the design.
Error   : Invalid SDC command option combination. [SDC-204] [set_io_delay]
        : The set_io_delay command does not accept any invalid clock
        : This option is not valid for the indicated SDC command. Check the SDC command and contact Cadence customer support if you believe this option combination should be supported.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '14' of the SDC file '../constraint/top.sdc': set_input_delay 0.1 -clock clk [all_inputs].
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '15' of the SDC file '../constraint/top.sdc': set_output_delay 0.2 -clock clk [all_outputs].
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      0 , failed      1 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      0 , failed      1 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
Warning : Total failed commands during read_sdc are 2
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
read_sdc completed in 00:00:00 (hh:mm:ss)
# command failed at line '14' of file '../constraint/top.sdc':
set_input_delay 0.1 -clock clk [all_inputs]
# command failed at line '15' of file '../constraint/top.sdc':
set_output_delay 0.2 -clock clk [all_outputs]
 > failed.sdc
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Sep 09 2023  10:56:13 pm
  Module:                 top
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

/designs/top/ports_in/X[0]
/designs/top/ports_in/X[1]
/designs/top/ports_in/X[2]
/designs/top/ports_in/X[3]
/designs/top/ports_in/X[4]
/designs/top/ports_in/X[5]
/designs/top/ports_in/X[6]
/designs/top/ports_in/X[7]
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

/designs/top/ports_out/y[0]
/designs/top/ports_out/y[10]
/designs/top/ports_out/y[11]
/designs/top/ports_out/y[12]
/designs/top/ports_out/y[13]
/designs/top/ports_out/y[14]
/designs/top/ports_out/y[15]
/designs/top/ports_out/y[16]
/designs/top/ports_out/y[17]
/designs/top/ports_out/y[18]
/designs/top/ports_out/y[19]
/designs/top/ports_out/y[1]
/designs/top/ports_out/y[2]
/designs/top/ports_out/y[3]
/designs/top/ports_out/y[4]
/designs/top/ports_out/y[5]
/designs/top/ports_out/y[6]
/designs/top/ports_out/y[7]
/designs/top/ports_out/y[8]
/designs/top/ports_out/y[9]
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/top/ports_in/X[0]
/designs/top/ports_in/X[1]
/designs/top/ports_in/X[2]
/designs/top/ports_in/X[3]
/designs/top/ports_in/X[4]
/designs/top/ports_in/X[5]
/designs/top/ports_in/X[6]
/designs/top/ports_in/X[7]
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/top/ports_out/y[0]
/designs/top/ports_out/y[10]
/designs/top/ports_out/y[11]
/designs/top/ports_out/y[12]
/designs/top/ports_out/y[13]
/designs/top/ports_out/y[14]
/designs/top/ports_out/y[15]
/designs/top/ports_out/y[16]
/designs/top/ports_out/y[17]
/designs/top/ports_out/y[18]
/designs/top/ports_out/y[19]
/designs/top/ports_out/y[1]
/designs/top/ports_out/y[2]
/designs/top/ports_out/y[3]
/designs/top/ports_out/y[4]
/designs/top/ports_out/y[5]
/designs/top/ports_out/y[6]
/designs/top/ports_out/y[7]
/designs/top/ports_out/y[8]
/designs/top/ports_out/y[9]
-------------------------------------------------------------------------------


Lint summary
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           8
 Outputs without clocked external delays                         20
 Inputs without external driver/transition                        8
 Outputs without external load                                   20
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         56

      Running additional step before syn_gen...

Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'a' of instance 'carry_select_adder_inst_17' of module 'carry_select_adder_bits20'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven input port.

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 94.7 ps std_slew: 34.8 ps std_load: 12.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 7.280 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.240000    
M2              V         1.00         0.280000    
M3              H         1.00         0.280000    
M4              V         1.00         0.280000    
MT              H         1.00         0.280000    
ML              V         1.00         2.400000 ** 

** = 'ML' is dropped because its width (2.4) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'top' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:56:13 (Sep09) |  388.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.004s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         4.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 7.280 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.240000    
M2              V         1.00         0.280000    
M3              H         1.00         0.280000    
M4              V         1.00         0.280000    
MT              H         1.00         0.280000    
ML              V         1.00         2.400000 ** 

** = 'ML' is dropped because its width (2.4) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.016s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.019s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       0 |        16.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         1.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         1.00 | 
| hlo_inequality_transform  |       0 |       0 |        19.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         1.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |       0 |         1.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         1.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'top':
          live_trim(45) 
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_0' in module 'top' is ungrouped to improve datapath connectivity.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_1' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_2' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_3' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_4' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_5' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_6' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_7' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_8' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_9' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_10' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_11' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_12' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_13' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_14' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_15' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_16' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_17' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'carry_select_adder_inst_18' in module 'top' is ungrouped to improve datapath connectivity.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'top'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_16_add_26_39 -> carry_select_adder_inst_18_add_26_39.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_17_add_26_39 -> carry_select_adder_inst_18_add_26_39.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_12_add_26_39 -> carry_select_adder_inst_16_add_26_39.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_13_add_26_39 -> carry_select_adder_inst_16_add_26_39.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_14_add_26_39 -> carry_select_adder_inst_17_add_26_39.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_15_add_26_39 -> carry_select_adder_inst_17_add_26_39.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_4_add_26_39 -> carry_select_adder_inst_12_add_26_39.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_5_add_26_39 -> carry_select_adder_inst_12_add_26_39.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_6_add_26_39 -> carry_select_adder_inst_13_add_26_39.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_7_add_26_39 -> carry_select_adder_inst_13_add_26_39.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_8_add_26_39 -> carry_select_adder_inst_14_add_26_39.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_9_add_26_39 -> carry_select_adder_inst_14_add_26_39.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_10_add_26_39 -> carry_select_adder_inst_15_add_26_39.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_11_add_26_39 -> carry_select_adder_inst_15_add_26_39.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_66_17 -> carry_select_adder_inst_4_add_26_39.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_65_17 -> carry_select_adder_inst_4_add_26_39.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_66_17 -> carry_select_adder_inst_4_add_69_60.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_65_17 -> carry_select_adder_inst_4_add_69_60.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_66_17 -> carry_select_adder_inst_4_add_68_60.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_65_17 -> carry_select_adder_inst_4_add_68_60.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_64_17 -> carry_select_adder_inst_5_add_26_39.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_63_17 -> carry_select_adder_inst_5_add_26_39.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_64_17 -> carry_select_adder_inst_5_add_69_60.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_63_17 -> carry_select_adder_inst_5_add_69_60.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_64_17 -> carry_select_adder_inst_5_add_68_60.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_63_17 -> carry_select_adder_inst_5_add_68_60.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_62_17 -> carry_select_adder_inst_6_add_26_39.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_61_17 -> carry_select_adder_inst_6_add_26_39.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_62_17 -> carry_select_adder_inst_6_add_69_60.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_61_17 -> carry_select_adder_inst_6_add_69_60.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_62_17 -> carry_select_adder_inst_6_add_68_60.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_61_17 -> carry_select_adder_inst_6_add_68_60.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_60_17 -> carry_select_adder_inst_7_add_26_39.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_59_17 -> carry_select_adder_inst_7_add_26_39.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_60_17 -> carry_select_adder_inst_7_add_69_60.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_59_17 -> carry_select_adder_inst_7_add_69_60.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_60_17 -> carry_select_adder_inst_7_add_68_60.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_59_17 -> carry_select_adder_inst_7_add_68_60.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_58_17 -> carry_select_adder_inst_8_add_26_39.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_57_17 -> carry_select_adder_inst_8_add_26_39.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_58_17 -> carry_select_adder_inst_8_add_69_60.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_57_17 -> carry_select_adder_inst_8_add_69_60.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_58_17 -> carry_select_adder_inst_8_add_68_60.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_57_17 -> carry_select_adder_inst_8_add_68_60.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_56_17 -> carry_select_adder_inst_9_add_26_39.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_56_17 -> carry_select_adder_inst_9_add_69_60.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_0_add_26_39 -> carry_select_adder_inst_10_add_26_39.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_1_add_26_39 -> carry_select_adder_inst_10_add_26_39.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_2_add_26_39 -> carry_select_adder_inst_11_add_26_39.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		carry_select_adder_inst_3_add_26_39 -> carry_select_adder_inst_11_add_26_39.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_74_17 -> carry_select_adder_inst_0_add_26_39.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_73_17 -> carry_select_adder_inst_0_add_26_39.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_74_17 -> carry_select_adder_inst_0_add_69_60.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_73_17 -> carry_select_adder_inst_0_add_69_60.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_74_17 -> carry_select_adder_inst_0_add_68_60.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_73_17 -> carry_select_adder_inst_0_add_68_60.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_72_17 -> carry_select_adder_inst_1_add_26_39.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_71_17 -> carry_select_adder_inst_1_add_26_39.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_72_17 -> carry_select_adder_inst_1_add_69_60.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_71_17 -> carry_select_adder_inst_1_add_69_60.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_72_17 -> carry_select_adder_inst_1_add_68_60.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_71_17 -> carry_select_adder_inst_1_add_68_60.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_70_17 -> carry_select_adder_inst_2_add_26_39.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_69_17 -> carry_select_adder_inst_2_add_26_39.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_70_17 -> carry_select_adder_inst_2_add_69_60.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_69_17 -> carry_select_adder_inst_2_add_69_60.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_70_17 -> carry_select_adder_inst_2_add_68_60.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_69_17 -> carry_select_adder_inst_2_add_68_60.B
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_68_17 -> carry_select_adder_inst_3_add_26_39.A
Warning: (CSAGEN-QOR) CSA is rejected due to part-select truncation.
:		mul_67_17 -> carry_select_adder_inst_3_add_26_39.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_68_17 -> carry_select_adder_inst_3_add_69_60.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_67_17 -> carry_select_adder_inst_3_add_69_60.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_68_17 -> carry_select_adder_inst_3_add_68_60.A
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		mul_67_17 -> carry_select_adder_inst_3_add_68_60.B
    MaxCSA: weighted_instance_count is 6327 
MaxCSA: Successfully built Maximal CSA Expression Expr0
    MaxCSA: weighted_instance_count is 58 
MaxCSA: Successfully built Maximal CSA Expression Expr1
    MaxCSA: weighted_instance_count is 58 
MaxCSA: Successfully built Maximal CSA Expression Expr2
    MaxCSA: weighted_instance_count is 58 
MaxCSA: Successfully built Maximal CSA Expression Expr3
    MaxCSA: weighted_instance_count is 58 
MaxCSA: Successfully built Maximal CSA Expression Expr4
    MaxCSA: weighted_instance_count is 58 
MaxCSA: Successfully built Maximal CSA Expression Expr5
    MaxCSA: weighted_instance_count is 64 
MaxCSA: Successfully built Maximal CSA Expression Expr6
    MaxCSA: weighted_instance_count is 64 
MaxCSA: Successfully built Maximal CSA Expression Expr7
    MaxCSA: weighted_instance_count is 64 
MaxCSA: Successfully built Maximal CSA Expression Expr8
    MaxCSA: weighted_instance_count is 64 
MaxCSA: Successfully built Maximal CSA Expression Expr9
      Timing mult_signed_const_931...
        Done timing mult_signed_const_931.
      Timing mult_signed_const_944_945...
        Done timing mult_signed_const_944_945.
      Timing mult_signed_const_953_954...
        Done timing mult_signed_const_953_954.
      Timing mult_signed_const_961_962...
        Done timing mult_signed_const_961_962.
      Timing mult_signed_const_969_970...
        Done timing mult_signed_const_969_970.
      Timing mult_const_trivial_971...
        Done timing mult_const_trivial_971.
      Timing mult_signed_const_991_992...
        Done timing mult_signed_const_991_992.
      Timing mult_signed_const_1005_1006...
        Done timing mult_signed_const_1005_1006.
      Timing mult_signed_const_1033_1034...
        Done timing mult_signed_const_1033_1034.
      Timing mult_const_trivial_1035_1037...
        Done timing mult_const_trivial_1035_1037.
      Timing mult_const_trivial_1038_1039...
        Done timing mult_const_trivial_1038_1039.
      Timing mult_const_trivial_1040_1041...
        Done timing mult_const_trivial_1040_1041.
      Timing mult_signed_const_1054_1055...
        Done timing mult_signed_const_1054_1055.
      Timing mult_signed_const_1067_1068...
        Done timing mult_signed_const_1067_1068.
      Timing mult_signed_const_1081_1082...
        Done timing mult_signed_const_1081_1082.
      Timing mult_signed_const_1090_1091...
        Done timing mult_signed_const_1090_1091.
      Timing mult_signed_const_1105_1106...
        Done timing mult_signed_const_1105_1106.
      Timing mult_signed_const_1115_1116...
        Done timing mult_signed_const_1115_1116.
      Timing mult_signed_const_1124_1125...
        Done timing mult_signed_const_1124_1125.
      Timing csa_tree...
        Done timing csa_tree.
      Timing add_signed_carry...
        Done timing add_signed_carry.
      Timing csa_tree_1130...
        Done timing csa_tree_1130.
      Timing add_signed_carry_1141...
        Done timing add_signed_carry_1141.
      Timing csa_tree_1143...
        Done timing csa_tree_1143.
      Timing csa_tree_1156...
        Done timing csa_tree_1156.
      Timing csa_tree_1169...
        Done timing csa_tree_1169.
      Timing csa_tree_1176...
        Done timing csa_tree_1176.
      Timing csa_tree_1183...
        Done timing csa_tree_1183.
      Timing csa_tree_1196...
        Done timing csa_tree_1196.
      Timing csa_tree_1203...
        Done timing csa_tree_1203.
      Timing csa_tree_1268...
        Done timing csa_tree_1268.
      Timing csa_tree_1301...
        Done timing csa_tree_1301.
      Timing csa_tree_1375...
        Done timing csa_tree_1375.
      Timing add_signed_carry_1387...
        Done timing add_signed_carry_1387.
      Timing csa_tree_1403...
        Done timing csa_tree_1403.
      Timing csa_tree_1416...
        Done timing csa_tree_1416.
      Timing csa_tree_1423...
        Done timing csa_tree_1423.
      Timing csa_tree_1430...
        Done timing csa_tree_1430.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_3_pad, ADD_TC_OP95)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_41_pad, final_adder_ADD_TC_OP_28)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_52_pad, ADD_TC_OP_47)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_63_pad, ADD_TC_OP_58)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_74_pad, ADD_TC_OP_69)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_90_pad, ADD_TC_OP_85)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_101_pad, ADD_TC_OP_96)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_102_pad, ADD_TC_OP96)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_108_pad, ADD_TC_OP103)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_114_pad, ADD_TC_OP109)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_120_pad, final_adder_ADD_TC_OP_111)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_121_pad, ADD_TC_OP115)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_127_pad, ADD_TC_OP122)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_133_pad, ADD_TC_OP128)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_140_pad, ADD_TC_OP134)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_143_pad, final_adder_ADD_TC_OP_132)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_145_pad, ADD_TC_OP141)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in top':
	  (final_adder_ADD_TC_OP_182_pad, final_adder_ADD_TC_OP_163)

      Timing add_unsigned_carry...
        Done timing add_unsigned_carry.
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing add_unsigned_2446...
        Done timing add_unsigned_2446.
      Timing csa_tree_2466...
        Done timing csa_tree_2466.
      Timing add_unsigned_2485...
        Done timing add_unsigned_2485.
      Timing add_unsigned_carry_2509...
        Done timing add_unsigned_carry_2509.
      Timing csa_tree_2517...
        Done timing csa_tree_2517.
      Timing add_unsigned_carry_2626...
        Done timing add_unsigned_carry_2626.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c1 in top':
	  (final_adder_carry_select_adder_inst_0_add_68_60, carry_select_adder_inst_0_add_69_60)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c1 in top':
	  (final_adder_carry_select_adder_inst_1_add_68_60, carry_select_adder_inst_1_add_69_60)

Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'RTLOPT-30'.
      Timing add_unsigned_2753...
        Done timing add_unsigned_2753.
      Timing increment_unsigned_2790_2829...
        Done timing increment_unsigned_2790_2829.
      Timing increment_unsigned_2790_3498...
        Done timing increment_unsigned_2790_3498.
      Timing increment_unsigned_2790_4167...
        Done timing increment_unsigned_2790_4167.
      Timing increment_unsigned_2790_4836...
        Done timing increment_unsigned_2790_4836.
      Timing increment_unsigned_2790_5505...
        Done timing increment_unsigned_2790_5505.
      Timing add_unsigned_5608...
        Done timing add_unsigned_5608.
      Timing increment_unsigned_2790_5960...
        Done timing increment_unsigned_2790_5960.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in top: area: 170709177439 ,dp = 75 mux = 19 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_0_0_c1 in top: area: 171379418672 ,dp = 65 mux = 50 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c2 in top: area: 171379418672 ,dp = 65 mux = 50 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c3 in top: area: 171379418672 ,dp = 65 mux = 50 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c4 in top: area: 171379418672 ,dp = 65 mux = 50 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c5 in top: area: 171379418672 ,dp = 65 mux = 50 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c6 in top: area: 157999886134 ,dp = 57 mux = 55 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c7 in top: area: 173870692689 ,dp = 80 mux = 73 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

Best config: CDN_DP_region_0_0_c6 in top: area: 157999886134 ,dp = 57 mux = 55 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 157999886134.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area     170709177439       171379418672       171379418672       171379418672       171379418672       171379418672       157999886134       173870692689  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  0                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                 13                 13                 13                 13                 13                 18                 18  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  4                  3                  4                  4                  4                  2                 22  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c6
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START           170709177439 (       )    214748364.70 (        )          0 (        )                    0 (       )              
##> datapath_rewrite_one_def       START           170709177439 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START           170709177439 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           170709177439 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           170709177439 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           170709177439 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           170709177439 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START           170709177439 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           158442498269 (  -7.19)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START           158442498269 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           158202223110 (  -0.15)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           1  
##>                                  END           158202223110 (  -7.33)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           1  
##>canonicalize_by_names           START           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> rewrite                        START           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (na,csaa) base_comb_unsigned_add_hdp_add_from --> comb_unsigned_add_hdp_comp_add_to
##>                                  END           161540783214 (  +2.11)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           158202223110 (  -2.07)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (na,csaa) base_comb_unsigned_add_hdp_p_add_from --> comb_unsigned_add_hdp_comp_p_add_to
##>                                  END           161540783214 (  +2.11)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           158202223110 (  -2.07)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (na,csaa) base_comb_unsigned_add_hdp_p_add_from --> comb_unsigned_add_hdp_comp_p_add_to
##>                                  END           161958103227 (  +2.37)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           158202223110 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START           158088408561 (  -0.07)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           157999886134 (  -0.06)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START           157999886134 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           157999886134 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START           157999886134 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           157999886134 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START           157999886134 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START           157999886134 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           157999886134 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END           157999886134 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START           157999886134 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END           157999886134 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(18), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'top'.
      Removing temporary intermediate hierarchies under top
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: top, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.009s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         9.00 | 
----------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: top, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.123s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |       123.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                                                Message Text                                                                                                 |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-465    |Warning |    1 |Module port is wider than connected signal.                                                                                                                                                                  |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                                                           |
| CDFG-771    |Info    |    1 |Replaced logic with a constant value.                                                                                                                                                                        |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                                                                                                                                        |
| CWD-19      |Info    |  776 |An implementation was inferred.                                                                                                                                                                              |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                   |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                              |
| DPOPT-3     |Info    |    1 |Implementing datapath configurations.                                                                                                                                                                        |
| DPOPT-4     |Info    |    1 |Done implementing datapath configurations.                                                                                                                                                                   |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                                |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                                                                          |
| ELAB-2      |Info    |    4 |Elaborating Subdesign.                                                                                                                                                                                       |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                     |
| ELAB-5      |Info    |    5 |Binding to architecture.                                                                                                                                                                                     |
| ELABUTL-127 |Warning |    1 |Undriven module input port.                                                                                                                                                                                  |
|             |        |      |Run check_design to check 'Undriven Port(s)/Pin(s)                                                                                                                                                           |
|             |        |      | ' section for all undriven module input ports. It is better to double confirm with designer if these undriven ports are expected. During syn_gen the undriven ports are controlled by attribute             |
|             |        |      | 'hdl_unconnected_value', the default value is 0.                                                                                                                                                            |
| ELABUTL-131 |Info    |    1 |Undriven module input port.                                                                                                                                                                                  |
|             |        |      |The 'hdl_unconnected_value' attribute controls treatment of undriven input port.                                                                                                                             |
| GB-6        |Info    |  248 |A datapath component has been ungrouped.                                                                                                                                                                     |
| GLO-51      |Info    |   19 |Hierarchical instance automatically ungrouped.                                                                                                                                                               |
|             |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent  |
|             |        |      | individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                                                                              |
| LBR-9       |Warning |   16 |Library cell has no output pins defined.                                                                                                                                                                     |
|             |        |      |Add the missing output pin(s)                                                                                                                                                                                |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will   |
|             |        |      | mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for           |
|             |        |      | synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground |
|             |        |      | pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.                                   |
| LBR-40      |Info    |   13 |An unsupported construct was detected in this library.                                                                                                                                                       |
|             |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                                                                                            |
| LBR-81      |Warning |  993 |Non-monotonic wireload model found.                                                                                                                                                                          |
|             |        |      |Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.                                                     |
| LBR-155     |Info    |  846 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                                                     |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                                              |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                                                   |
| LBR-162     |Info    |  141 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                                                      |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                                                     |
| LBR-412     |Info    |    1 |Created nominal operating condition.                                                                                                                                                                         |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                              |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                               |
| LBR-511     |Warning |    3 |An attribute is used before it is defined.                                                                                                                                                                   |
| PHYS-12     |Warning |    1 |The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc.                                                        |
|             |        |      |Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.                                                                    |
| PHYS-15     |Warning |   18 |Missing wire parameter.                                                                                                                                                                                      |
|             |        |      |Check the wire parameter in LEF technology files.                                                                                                                                                            |
| PHYS-127    |Info    |  370 |Macro with non-zero origin.                                                                                                                                                                                  |
| PHYS-129    |Info    |   34 |Via with no resistance will have a value of '0.0' assigned for resistance value.                                                                                                                             |
|             |        |      |If this is the expected behavior, this message can be ignored.                                                                                                                                               |
| PHYS-279    |Warning |    9 |Physical cell not defined in library.                                                                                                                                                                        |
|             |        |      |Ensure that the proper library files are available and have been imported.                                                                                                                                   |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                                 |
| RTLOPT-30   |Info    |  101 |Accepted resource sharing opportunity.                                                                                                                                                                       |
| RTLOPT-40   |Info    |    6 |Transformed datapath macro.                                                                                                                                                                                  |
| SDC-202     |Error   |    2 |Could not interpret SDC command.                                                                                                                                                                             |
|             |        |      |The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.                                         |
| SDC-204     |Error   |    1 |Invalid SDC command option combination.                                                                                                                                                                      |
|             |        |      |This option is not valid for the indicated SDC command. Check the SDC command and contact Cadence customer support if you believe this option combination should be supported.                               |
| SDC-209     |Warning |    1 |One or more commands failed when these constraints were applied.                                                                                                                                             |
|             |        |      |You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.                                                                                          |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                                                                                |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 7.280 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.240000    
M2              V         1.00         0.280000    
M3              H         1.00         0.280000    
M4              V         1.00         0.280000    
MT              H         1.00         0.280000    
ML              V         1.00         2.400000 ** 

** = 'ML' is dropped because its width (2.4) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 323 combo usable cells and 30 sequential usable cells
      Mapping 'top'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) top...
          Done structuring (delay-based) top
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
          Structuring (delay-based) mult_signed_const_1033_1034...
          Done structuring (delay-based) mult_signed_const_1033_1034
        Mapping component mult_signed_const_1033_1034...
          Structuring (delay-based) mult_signed_const_991_992...
          Done structuring (delay-based) mult_signed_const_991_992
        Mapping component mult_signed_const_991_992...
          Structuring (delay-based) mult_signed_const_1105_1106...
          Done structuring (delay-based) mult_signed_const_1105_1106
        Mapping component mult_signed_const_1105_1106...
          Structuring (delay-based) mult_signed_const_1081_1082...
          Done structuring (delay-based) mult_signed_const_1081_1082
        Mapping component mult_signed_const_1081_1082...
          Structuring (delay-based) mult_signed_const_1054_1055...
          Done structuring (delay-based) mult_signed_const_1054_1055
        Mapping component mult_signed_const_1054_1055...
          Structuring (delay-based) mult_signed_const_944_945...
          Done structuring (delay-based) mult_signed_const_944_945
        Mapping component mult_signed_const_944_945...
          Structuring (delay-based) mult_signed_const_1005_1006...
          Done structuring (delay-based) mult_signed_const_1005_1006
        Mapping component mult_signed_const_1005_1006...
          Structuring (delay-based) mult_signed_const_953_954...
          Done structuring (delay-based) mult_signed_const_953_954
        Mapping component mult_signed_const_953_954...
          Structuring (delay-based) mult_signed_const_1115_1116...
          Done structuring (delay-based) mult_signed_const_1115_1116
        Mapping component mult_signed_const_1115_1116...
          Structuring (delay-based) mult_signed_const_931...
          Done structuring (delay-based) mult_signed_const_931
        Mapping component mult_signed_const_931...
          Structuring (delay-based) mult_signed_const_1090_1091...
          Done structuring (delay-based) mult_signed_const_1090_1091
        Mapping component mult_signed_const_1090_1091...
          Structuring (delay-based) mux_ctl_0x...
          Done structuring (delay-based) mux_ctl_0x
        Mapping component mux_ctl_0x...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |   46 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

          Performing post-condense optimization ...

PBS_Generic_Opt-Post - Elapsed_Time 65, CPU_Time 64.1347
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:56:13 (Sep09) |  388.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:13) |  00:01:04(00:01:05) | 100.0(100.0) |   22:57:18 (Sep09) |  813.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:56:13 (Sep09) |  388.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:13) |  00:01:04(00:01:05) | 100.0( 98.5) |   22:57:18 (Sep09) |  813.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:14) |  00:00:00(00:00:01) |   0.0(  1.5) |   22:57:19 (Sep09) |  813.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -     12850    314570       388
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         1         -         -      5186    131152       813
##>G:Misc                              64
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       66
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'top' to generic gates.
        Computing net loads.
Runtime & Memory after 'syn_generic'
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:56:05 (Sep09) |  170.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:14) |  00:01:14(00:01:14) | 100.0(100.0) |   22:57:19 (Sep09) |  813.2 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'NONE' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '18.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '17.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '16.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '15.8mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '15.0mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '14.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '13.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '12.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '11.8mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '11.0mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '9.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '8.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '7.7mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '6.9mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '6.1mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5.3mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1910KCELLS_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1416KCELLS_DEFAULT' is non-monotonic.
##Generic Timing Info for library domain: _default_ typical gate delay: 94.7 ps std_slew: 34.8 ps std_load: 12.0 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 7.280 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.240000    
M2              V         1.00         0.280000    
M3              H         1.00         0.280000    
M4              V         1.00         0.280000    
MT              H         1.00         0.280000    
ML              V         1.00         2.400000 ** 

** = 'ML' is dropped because its width (2.4) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'top' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 323 combo usable cells and 30 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:56:13 (Sep09) |  388.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:13) |  00:01:04(00:01:05) |  98.5( 98.5) |   22:57:18 (Sep09) |  813.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:14) |  00:00:00(00:00:01) |   0.0(  1.5) |   22:57:19 (Sep09) |  813.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:14) |  00:00:01(00:00:00) |   1.5(  0.0) |   22:57:19 (Sep09) |  813.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:56:13 (Sep09) |  388.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:13) |  00:01:04(00:01:05) |  98.5( 97.0) |   22:57:18 (Sep09) |  813.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:14) |  00:00:00(00:00:01) |   0.0(  1.5) |   22:57:19 (Sep09) |  813.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:14) |  00:00:01(00:00:00) |   1.5(  0.0) |   22:57:19 (Sep09) |  813.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:15) |  00:00:00(00:00:01) |   0.0(  1.5) |   22:57:20 (Sep09) |  813.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 7.280 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.240000    
M2              V         1.00         0.280000    
M3              H         1.00         0.280000    
M4              V         1.00         0.280000    
MT              H         1.00         0.280000    
ML              V         1.00         2.400000 ** 

** = 'ML' is dropped because its width (2.4) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 323 combo usable cells and 30 sequential usable cells
      Mapping 'top'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) top...
          Done structuring (delay-based) top
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
          Structuring (delay-based) mult_signed_const_1090_1091...
          Done structuring (delay-based) mult_signed_const_1090_1091
        Mapping component mult_signed_const_1090_1091...
          Structuring (delay-based) mult_signed_const_1033_1034...
          Done structuring (delay-based) mult_signed_const_1033_1034
        Mapping component mult_signed_const_1033_1034...
          Structuring (delay-based) mult_signed_const_991_992...
          Done structuring (delay-based) mult_signed_const_991_992
        Mapping component mult_signed_const_991_992...
          Structuring (delay-based) mult_signed_const_1105_1106...
          Done structuring (delay-based) mult_signed_const_1105_1106
        Mapping component mult_signed_const_1105_1106...
          Structuring (delay-based) mult_signed_const_1005_1006...
          Done structuring (delay-based) mult_signed_const_1005_1006
        Mapping component mult_signed_const_1005_1006...
          Structuring (delay-based) mult_signed_const_1081_1082...
          Done structuring (delay-based) mult_signed_const_1081_1082
        Mapping component mult_signed_const_1081_1082...
          Structuring (delay-based) mult_signed_const_1054_1055...
          Done structuring (delay-based) mult_signed_const_1054_1055
        Mapping component mult_signed_const_1054_1055...
          Structuring (delay-based) mult_signed_const_944_945...
          Done structuring (delay-based) mult_signed_const_944_945
        Mapping component mult_signed_const_944_945...
          Structuring (delay-based) mult_signed_const_1115_1116...
          Done structuring (delay-based) mult_signed_const_1115_1116
        Mapping component mult_signed_const_1115_1116...
          Structuring (delay-based) mult_signed_const_953_954...
          Done structuring (delay-based) mult_signed_const_953_954
        Mapping component mult_signed_const_953_954...
          Structuring (delay-based) mult_signed_const_931...
          Done structuring (delay-based) mult_signed_const_931
        Mapping component mult_signed_const_931...
          Structuring (delay-based) mux_ctl_0x...
          Done structuring (delay-based) mux_ctl_0x
        Mapping component mux_ctl_0x...
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
          Restructuring (delay-based) mux_ctl_0x...
          Done restructuring (delay-based) mux_ctl_0x
        Optimizing component mux_ctl_0x...
          Restructuring (delay-based) mult_signed_const_931...
          Done restructuring (delay-based) mult_signed_const_931
        Optimizing component mult_signed_const_931...
        Pre-mapped Exploration for mult_signed_const_931 'very_fast' (slack=214748365, area=1422)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
        Early Area Reclamation for mult_signed_const_931 'very_fast' (slack=214748365, area=1419)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const_1090_1091...
          Done restructuring (delay-based) mult_signed_const_1090_1091
        Optimizing component mult_signed_const_1090_1091...
        Pre-mapped Exploration for mult_signed_const_1090_1091 'very_fast' (slack=214748365, area=1298)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
        Early Area Reclamation for mult_signed_const_1090_1091 'very_fast' (slack=214748365, area=1298)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const_1033_1034...
          Done restructuring (delay-based) mult_signed_const_1033_1034
        Optimizing component mult_signed_const_1033_1034...
        Pre-mapped Exploration for mult_signed_const_1033_1034 'very_fast' (slack=214748365, area=2980)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
        Early Area Reclamation for mult_signed_const_1033_1034 'very_fast' (slack=214748365, area=2905)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const_991_992...
          Done restructuring (delay-based) mult_signed_const_991_992
        Optimizing component mult_signed_const_991_992...
        Pre-mapped Exploration for mult_signed_const_991_992 'very_fast' (slack=214748365, area=2371)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
        Early Area Reclamation for mult_signed_const_991_992 'very_fast' (slack=214748365, area=2284)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const_1105_1106...
          Done restructuring (delay-based) mult_signed_const_1105_1106
        Optimizing component mult_signed_const_1105_1106...
        Pre-mapped Exploration for mult_signed_const_1105_1106 'very_fast' (slack=214748365, area=1803)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
        Early Area Reclamation for mult_signed_const_1105_1106 'very_fast' (slack=214748365, area=1803)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const_1005_1006...
          Done restructuring (delay-based) mult_signed_const_1005_1006
        Optimizing component mult_signed_const_1005_1006...
        Pre-mapped Exploration for mult_signed_const_1005_1006 'very_fast' (slack=214748365, area=1893)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
        Early Area Reclamation for mult_signed_const_1005_1006 'very_fast' (slack=214748365, area=1607)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const_1081_1082...
          Done restructuring (delay-based) mult_signed_const_1081_1082
        Optimizing component mult_signed_const_1081_1082...
        Pre-mapped Exploration for mult_signed_const_1081_1082 'very_fast' (slack=214748365, area=1532)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
        Early Area Reclamation for mult_signed_const_1081_1082 'very_fast' (slack=214748365, area=1505)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const_1054_1055...
          Done restructuring (delay-based) mult_signed_const_1054_1055
        Optimizing component mult_signed_const_1054_1055...
        Pre-mapped Exploration for mult_signed_const_1054_1055 'very_fast' (slack=214748365, area=1524)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
        Early Area Reclamation for mult_signed_const_1054_1055 'very_fast' (slack=214748365, area=1524)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const_944_945...
          Done restructuring (delay-based) mult_signed_const_944_945
        Optimizing component mult_signed_const_944_945...
        Pre-mapped Exploration for mult_signed_const_944_945 'very_fast' (slack=214748365, area=1581)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
        Early Area Reclamation for mult_signed_const_944_945 'very_fast' (slack=214748365, area=1543)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const_1115_1116...
          Done restructuring (delay-based) mult_signed_const_1115_1116
        Optimizing component mult_signed_const_1115_1116...
        Pre-mapped Exploration for mult_signed_const_1115_1116 'very_fast' (slack=214748365, area=1392)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
        Early Area Reclamation for mult_signed_const_1115_1116 'very_fast' (slack=214748365, area=1392)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const_953_954...
          Done restructuring (delay-based) mult_signed_const_953_954
        Optimizing component mult_signed_const_953_954...
        Pre-mapped Exploration for mult_signed_const_953_954 'very_fast' (slack=214748365, area=1445)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
        Early Area Reclamation for mult_signed_const_953_954 'very_fast' (slack=214748365, area=1445)...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
          Restructuring (delay-based) mult_signed_const...
          Done restructuring (delay-based) mult_signed_const
        Optimizing component mult_signed_const...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
 
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_map                86664        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                      Message Text                                                                       |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6     |Info    |   20 |A datapath component has been ungrouped.                                                                                                                 |
| LBR-81   |Warning |  331 |Non-monotonic wireload model found.                                                                                                                      |
|          |        |      |Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape. |
| LBR-155  |Info    |  282 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                 |
|          |        |      |The 'timing_sense' attribute will be respected.                                                                                                          |
| PA-7     |Info    |   24 |Resetting power analysis results.                                                                                                                        |
|          |        |      |All computed switching activities are removed.                                                                                                           |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                             |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                                                                                                                       |
| SYNTH-4  |Info    |    1 |Mapping.                                                                                                                                                 |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_incr               86474        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 24, CPU_Time 24.155905000000004
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:56:13 (Sep09) |  388.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:13) |  00:01:04(00:01:05) |  71.8( 71.4) |   22:57:18 (Sep09) |  813.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:14) |  00:00:00(00:00:01) |   0.0(  1.1) |   22:57:19 (Sep09) |  813.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:14) |  00:00:01(00:00:00) |   1.1(  0.0) |   22:57:19 (Sep09) |  813.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:15) |  00:00:00(00:00:01) |   0.0(  1.1) |   22:57:20 (Sep09) |  813.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:43(00:01:39) |  00:00:24(00:00:24) |  27.1( 26.4) |   22:57:44 (Sep09) |  790.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/top/fv_map.fv.json' for netlist 'fv/top/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/top/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/top/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.9969439999999992
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:56:13 (Sep09) |  388.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:13) |  00:01:04(00:01:05) |  70.3( 70.7) |   22:57:18 (Sep09) |  813.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:14) |  00:00:00(00:00:01) |   0.0(  1.1) |   22:57:19 (Sep09) |  813.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:14) |  00:00:01(00:00:00) |   1.1(  0.0) |   22:57:19 (Sep09) |  813.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:15) |  00:00:00(00:00:01) |   0.0(  1.1) |   22:57:20 (Sep09) |  813.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:43(00:01:39) |  00:00:24(00:00:24) |  26.5( 26.1) |   22:57:44 (Sep09) |  790.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:45(00:01:40) |  00:00:01(00:00:01) |   2.2(  1.1) |   22:57:45 (Sep09) |  790.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.003882000000004382
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:56:13 (Sep09) |  388.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:13) |  00:01:04(00:01:05) |  70.3( 70.7) |   22:57:18 (Sep09) |  813.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:14) |  00:00:00(00:00:01) |   0.0(  1.1) |   22:57:19 (Sep09) |  813.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:14) |  00:00:01(00:00:00) |   1.1(  0.0) |   22:57:19 (Sep09) |  813.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:15) |  00:00:00(00:00:01) |   0.0(  1.1) |   22:57:20 (Sep09) |  813.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:43(00:01:39) |  00:00:24(00:00:24) |  26.5( 26.1) |   22:57:44 (Sep09) |  790.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:45(00:01:40) |  00:00:01(00:00:01) |   2.2(  1.1) |   22:57:45 (Sep09) |  790.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:45(00:01:40) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:57:45 (Sep09) |  790.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on /designs/top ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:56:13 (Sep09) |  388.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:13) |  00:01:04(00:01:05) |  70.3( 70.7) |   22:57:18 (Sep09) |  813.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:14) |  00:00:00(00:00:01) |   0.0(  1.1) |   22:57:19 (Sep09) |  813.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:14) |  00:00:01(00:00:00) |   1.1(  0.0) |   22:57:19 (Sep09) |  813.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:15) |  00:00:00(00:00:01) |   0.0(  1.1) |   22:57:20 (Sep09) |  813.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:43(00:01:39) |  00:00:24(00:00:24) |  26.5( 26.1) |   22:57:44 (Sep09) |  790.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:45(00:01:40) |  00:00:01(00:00:01) |   2.2(  1.1) |   22:57:45 (Sep09) |  790.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:45(00:01:40) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:57:45 (Sep09) |  790.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:45(00:01:40) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:57:45 (Sep09) |  790.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'NONE' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '18.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '17.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '16.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '15.8mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '15.0mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '14.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '13.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '12.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '11.8mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '11.0mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '9.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '8.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '7.7mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '6.9mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '6.1mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5.3mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1910KCELLS_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1416KCELLS_DEFAULT' is non-monotonic.
-------------------------------------------------------------------------------
 hi_fo_buf                 86383        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                86383        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_tns                  86383        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time -0.003276999999997088
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:56:13 (Sep09) |  388.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:13) |  00:01:04(00:01:05) |  70.3( 69.9) |   22:57:18 (Sep09) |  813.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:14) |  00:00:00(00:00:01) |   0.0(  1.1) |   22:57:19 (Sep09) |  813.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:14) |  00:00:01(00:00:00) |   1.1(  0.0) |   22:57:19 (Sep09) |  813.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:15) |  00:00:00(00:00:01) |   0.0(  1.1) |   22:57:20 (Sep09) |  813.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:43(00:01:39) |  00:00:24(00:00:24) |  26.5( 25.8) |   22:57:44 (Sep09) |  790.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:45(00:01:40) |  00:00:01(00:00:01) |   2.2(  1.1) |   22:57:45 (Sep09) |  790.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:45(00:01:40) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:57:45 (Sep09) |  790.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:45(00:01:40) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:57:45 (Sep09) |  790.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:45(00:01:41) |  00:00:00(00:00:01) |  -0.0(  1.1) |   22:57:46 (Sep09) |  791.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:56:13 (Sep09) |  388.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:13) |  00:01:04(00:01:05) |  70.3( 69.9) |   22:57:18 (Sep09) |  813.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:18(00:01:14) |  00:00:00(00:00:01) |   0.0(  1.1) |   22:57:19 (Sep09) |  813.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:14) |  00:00:01(00:00:00) |   1.1(  0.0) |   22:57:19 (Sep09) |  813.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:15) |  00:00:00(00:00:01) |   0.0(  1.1) |   22:57:20 (Sep09) |  813.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:43(00:01:39) |  00:00:24(00:00:24) |  26.5( 25.8) |   22:57:44 (Sep09) |  790.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:45(00:01:40) |  00:00:01(00:00:01) |   2.2(  1.1) |   22:57:45 (Sep09) |  790.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:45(00:01:40) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:57:45 (Sep09) |  790.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:45(00:01:40) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:57:45 (Sep09) |  790.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:45(00:01:41) |  00:00:00(00:00:01) |  -0.0(  1.1) |   22:57:46 (Sep09) |  791.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:45(00:01:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:57:46 (Sep09) |  791.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      5186    131152       813
##>M:Pre Cleanup                        0         -         -      5186    131152       813
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -      1596     57674       790
##>M:Const Prop                         0         -         0      1596     57674       790
##>M:Cleanup                            1         -         0      1594     57637       791
##>M:MBCI                               0         -         -      1594     57637       791
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              25
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       27
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'top'.
        Computing net loads.
Runtime & Memory after 'syn_map'
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:56:05 (Sep09) |  170.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:14) |  00:01:14(00:01:14) |  73.2( 73.3) |   22:57:19 (Sep09) |  813.2 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:46(00:01:41) |  00:00:27(00:00:27) |  26.8( 26.7) |   22:57:46 (Sep09) |  791.2 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 7.280 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.240000    
M2              V         1.00         0.280000    
M3              H         1.00         0.280000    
M4              V         1.00         0.280000    
MT              H         1.00         0.280000    
ML              V         1.00         2.400000 ** 

** = 'ML' is dropped because its width (2.4) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'top' using 'high' effort.
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_iopt                 86383        0         0         0        0
-------------------------------------------------------------------------------
 const_prop                86383        0         0         0        0
 simp_cc_inputs            86166        0         0         0        0
-------------------------------------------------------------------------------
 hi_fo_buf                 86166        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                86166        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  86166        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  86166        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 86166        0         0         0        0
 undup                     84096        0         0         0        0
 rem_buf                   84010        0         0         0        0
 merge_bi                  82824        0         0         0        0
 io_phase                  82789        0         0         0        0
 gate_comp                 82761        0         0         0        0
 glob_area                 82753        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        61  (       60 /       60 )  0.44
         rem_buf         3  (        3 /        3 )  0.01
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi        56  (       56 /       56 )  0.29
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase         2  (        2 /        2 )  0.02
       gate_comp        27  (        1 /        1 )  0.19
       gcomp_mog         0  (        0 /        0 )  0.06
       glob_area        52  (        2 /       52 )  0.02
       area_down         6  (        0 /        0 )  0.06
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.01
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                82753        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  82753        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  82753        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 82753        0         0         0        0
 undup                     82096        0         0         0        0
 merge_bi                  82074        0         0         0        0
 area_down                 82063        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        21  (       20 /       20 )  0.26
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         1  (        1 /        1 )  0.01
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp        24  (        0 /        0 )  0.17
       gcomp_mog         0  (        0 /        0 )  0.04
       glob_area        50  (        0 /       50 )  0.03
       area_down         7  (        1 /        1 )  0.07
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                82063        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  82063        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                                                      Message Text                                                                       |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                                                                                            |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                                                                                                   |
| LBR-81  |Warning |  331 |Non-monotonic wireload model found.                                                                                                                      |
|         |        |      |Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape. |
| LBR-155 |Info    |  282 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                 |
|         |        |      |The 'timing_sense' attribute will be respected.                                                                                                          |
| PA-7    |Info    |    4 |Resetting power analysis results.                                                                                                                        |
|         |        |      |All computed switching activities are removed.                                                                                                           |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                                                                                            |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                                                                                                |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'top'.
        Computing net loads.
Runtime & Memory after syn_opt
stamp 'INCREMENTAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:56:05 (Sep09) |  170.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:14) |  00:01:14(00:01:14) |  71.1( 71.2) |   22:57:19 (Sep09) |  813.2 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:46(00:01:41) |  00:00:27(00:00:27) |  26.1( 26.0) |   22:57:46 (Sep09) |  791.2 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:49(00:01:44) |  00:00:02(00:00:03) |   2.8(  2.9) |   22:57:49 (Sep09) |  791.2 MB | INCREMENTAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
# ---------------------- report area ----------------------------- 
        Computing net loads.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Sep 09 2023  10:57:49 pm
  Module:                 top
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Instance Module  Cell Count  Cell Area  Net Area   Total Area 
--------------------------------------------------------------
top                    1441  55394.304 26668.808    82063.112 
# ---------------------- report power ---------------------------- 
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Instance: /top
Power Unit: W
PDB Frames: /stim#0/frame#0
  -------------------------------------------------------------------------
    Category         Leakage     Internal    Switching        Total    Row%
  -------------------------------------------------------------------------
      memory     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
    register     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       latch     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       logic     5.38795e-07  2.05520e-02  2.20419e-02  4.25944e-02 100.00%
        bbox     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       clock     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
         pad     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
          pm     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
  -------------------------------------------------------------------------
    Subtotal     5.38795e-07  2.05520e-02  2.20419e-02  4.25944e-02 100.00%
  Percentage           0.00%       48.25%       51.75%      100.00% 100.00%
  -------------------------------------------------------------------------
# ----------------------- report timing -------------------------- 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Sep 09 2023  10:57:49 pm
  Module:                 top
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

          Pin                 Type       Fanout  Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
X[0]                       in port           56 510.2    0    +0       0 F 
const_mul_71_17_g38274/B                                      +0       0   
const_mul_71_17_g38274/Z   NOR2_D             9 105.3  511  +262     262 R 
const_mul_68_17_g884/A                                        +0     262   
const_mul_68_17_g884/Z     INVERT_I           2  25.3  126   +45     307 F 
const_mul_68_17_g38318/A                                      +0     307   
const_mul_68_17_g38318/Z   NOR2_D             4  54.3  294  +172     480 R 
const_mul_68_17_g38320/B                                      +0     480   
const_mul_68_17_g38320/Z   AOI21_B            3  34.6  382  +264     744 F 
g38153__5526/B                                                +0     744   
g38153__5526/Z             NAND2_B            2  25.1  457  +318    1061 R 
g37993__1705/B                                                +0    1061   
g37993__1705/COUT          ADDF_B             1  26.4  406  +417    1479 R 
g37991/A                                                      +0    1479   
g37991/Z                   INVERT_I           1  19.4  101   +38    1517 F 
g37944__2398/CIN                                              +0    1517   
g37944__2398/COUT          ADDF_B             1  19.4  221  +193    1710 F 
g37896__7098/CIN                                              +0    1710   
g37896__7098/COUT          ADDF_B             1  19.4  221  +210    1921 F 
g37820__6417/CIN                                              +0    1921   
g37820__6417/COUT          ADDF_B             1  19.5  222  +211    2132 F 
g37783__9315/CIN                                              +0    2132   
g37783__9315/COUT          ADDF_E            14 178.7  472  +388    2519 F 
g37772__1705/A                                                +0    2519   
g37772__1705/Z             NOR2_A             3  26.2  867  +528    3048 R 
g37754__2346/A                                                +0    3048   
g37754__2346/Z             NOR2_A             1  19.4  371  +179    3227 F 
g37641__8428/CIN                                              +0    3227   
g37641__8428/SUM           ADDF_B             2  21.6  346  +298    3525 R 
g37622__5115/A2                                               +0    3525   
g37622__5115/Z             AOI22_A            1  12.6  429  +156    3681 F 
g37613__3680/B                                                +0    3681   
g37613__3680/Z             OAI21_A            1  16.9  527  +296    3977 R 
g37520__6783/B                                                +0    3977   
g37520__6783/COUT          ADDF_C             8 108.1  861  +650    4627 R 
g37519/A                                                      +0    4627   
g37519/Z                   INVERT_I          13 154.9  332  +184    4811 F 
g37516__4319/B                                                +0    4811   
g37516__4319/Z             NAND2_B            2  38.5  621  +391    5202 R 
g37508/A                                                      +0    5202   
g37508/Z                   INVERT_I           1  11.2  120   +23    5225 F 
g37495__7098/A                                                +0    5225   
g37495__7098/Z             NOR2_A             1  19.5  634  +335    5560 R 
g37378__2346/CIN                                              +0    5560   
g37378__2346/SUM           ADDF_B             2  23.2  368  +241    5801 R 
g38218/A2                                                     +0    5801   
g38218/Z                   AOI21_B            2  21.7  439  +188    5990 F 
g37332__2802/B                                                +0    5990   
g37332__2802/Z             NAND2_B            3  41.1  678  +444    6434 R 
g37330/A                                                      +0    6434   
g37330/Z                   INVERT_I           1  11.4  128   +22    6455 F 
g37303__5122/B                                                +0    6455   
g37303__5122/Z             NOR2_A             1  19.5  634  +339    6794 R 
g37261__7410/CIN                                              +0    6794   
g37261__7410/SUM           ADDF_B             2  22.1  352  +234    7028 R 
g37241__5526/B2                                               +0    7028   
g37241__5526/Z             AOI22_A            1  12.6  433  +183    7211 F 
g37237__6260/B                                                +0    7211   
g37237__6260/Z             OAI21_A            1  20.6  576  +329    7540 R 
g37206__5477/CIN                                              +0    7540   
g37206__5477/COUT          ADDF_F            22 293.9  614  +461    8001 R 
g37205/A                                                      +0    8001   
g37205/Z                   INVERT_I           8  75.0  204  +103    8104 F 
g37200__2883/B                                                +0    8104   
g37200__2883/Z             NAND2_B            2  42.5  656  +376    8480 R 
g37197/A                                                      +0    8480   
g37197/Z                   INVERT_I           1  11.4  125   +22    8502 F 
g37192__1881/B                                                +0    8502   
g37192__1881/Z             NOR2_A             1  19.5  633  +338    8841 R 
g37175__2398/CIN                                              +0    8841   
g37175__2398/COUT          ADDF_B             1  19.5  314  +263    9104 R 
g37166__6161/CIN                                              +0    9104   
g37166__6161/COUT          ADDF_B             1  19.5  310  +247    9351 R 
g37152__5526/CIN                                              +0    9351   
g37152__5526/COUT          ADDF_B             1  19.5  310  +247    9598 R 
g37144__7410/CIN                                              +0    9598   
g37144__7410/COUT          ADDF_B             1  19.5  310  +247    9845 R 
g37134__7482/CIN                                              +0    9845   
g37134__7482/COUT          ADDF_B             1  19.5  310  +247   10092 R 
g37127__1705/CIN                                              +0   10092   
g37127__1705/COUT          ADDF_B             1  19.5  310  +247   10338 R 
g37122__5526/CIN                                              +0   10338   
g37122__5526/COUT          ADDF_B             3  29.1  447  +312   10650 R 
g37115__5477/A1                                               +0   10650   
g37115__5477/Z             OAI21_A            2  19.0  463  +237   10887 F 
g37109__9945/A2                                               +0   10887   
g37109__9945/Z             AOI22_A            2  23.5  526  +354   11242 R 
g37107__6161/D1                                               +0   11242   
g37107__6161/Z             MUX21I_B           3  29.2  288  +146   11387 F 
g37102__6131/D0                                               +0   11387   
g37102__6131/Z             MUX21_D            1  16.8  109  +190   11577 F 
g37094__6783/B                                                +0   11577   
g37094__6783/COUT          ADDF_B             2  20.9  227  +274   11851 F 
g37091__8428/B                                                +0   11851   
g37091__8428/Z             XOR2_A             2  23.6  299  +232   12082 F 
g37088__5107/B1                                               +0   12082   
g37088__5107/Z             OA22_D             1  12.0   94  +201   12284 F 
g37087__2398/D                                                +0   12284   
g37087__2398/Z             NAND4_A            1   8.8  281  +143   12426 R 
y[19]                      interconnect                281    +0   12426 R 
                           out port                           +0   12426 R 
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : X[0]
End-point    : y[19]

######################################################## 
 ################ Hierarquical Reports ################# 
# -------------------- report_area -physical
--------------------------- 
Warning : Option '-physical' is going to be obsoleted. [PHYS-56]
        : The reported area is computed using LEF cell area. Without '-physical' option, 'report area' command reports area computed using LEF cell area if the physical library has been loaded, otherwise, it reports area computed using LIB cell area.
============================================================
  Reported area based on physical library (LEF)

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Sep 09 2023  10:57:49 pm
  Module:                 top
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Instance Module  Cell Count  Physical Area  Net Area   Total Area 
------------------------------------------------------------------
top                    1441      55394.304 26668.808    82063.112 
# -------------------- report_timing -physical
--------------------------- 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Sep 09 2023  10:57:49 pm
  Module:                 top
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

          Pin                 Type       Fanout  Load Slew Delay Arrival   Location    
                                                 (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------
X[0]                       in port           56 510.2    0    +0       0 F             
const_mul_71_17_g38274/B                                      +0       0               
const_mul_71_17_g38274/Z   NOR2_D             9 105.3  511  +262     262 R             
const_mul_68_17_g884/A                                        +0     262               
const_mul_68_17_g884/Z     INVERT_I           2  25.3  126   +45     307 F             
const_mul_68_17_g38318/A                                      +0     307               
const_mul_68_17_g38318/Z   NOR2_D             4  54.3  294  +172     480 R             
const_mul_68_17_g38320/B                                      +0     480               
const_mul_68_17_g38320/Z   AOI21_B            3  34.6  382  +264     744 F             
g38153__5526/B                                                +0     744               
g38153__5526/Z             NAND2_B            2  25.1  457  +318    1061 R             
g37993__1705/B                                                +0    1061               
g37993__1705/COUT          ADDF_B             1  26.4  406  +417    1479 R             
g37991/A                                                      +0    1479               
g37991/Z                   INVERT_I           1  19.4  101   +38    1517 F             
g37944__2398/CIN                                              +0    1517               
g37944__2398/COUT          ADDF_B             1  19.4  221  +193    1710 F             
g37896__7098/CIN                                              +0    1710               
g37896__7098/COUT          ADDF_B             1  19.4  221  +210    1921 F             
g37820__6417/CIN                                              +0    1921               
g37820__6417/COUT          ADDF_B             1  19.5  222  +211    2132 F             
g37783__9315/CIN                                              +0    2132               
g37783__9315/COUT          ADDF_E            14 178.7  472  +388    2519 F             
g37772__1705/A                                                +0    2519               
g37772__1705/Z             NOR2_A             3  26.2  867  +528    3048 R             
g37754__2346/A                                                +0    3048               
g37754__2346/Z             NOR2_A             1  19.4  371  +179    3227 F             
g37641__8428/CIN                                              +0    3227               
g37641__8428/SUM           ADDF_B             2  21.6  346  +298    3525 R             
g37622__5115/A2                                               +0    3525               
g37622__5115/Z             AOI22_A            1  12.6  429  +156    3681 F             
g37613__3680/B                                                +0    3681               
g37613__3680/Z             OAI21_A            1  16.9  527  +296    3977 R             
g37520__6783/B                                                +0    3977               
g37520__6783/COUT          ADDF_C             8 108.1  861  +650    4627 R             
g37519/A                                                      +0    4627               
g37519/Z                   INVERT_I          13 154.9  332  +184    4811 F             
g37516__4319/B                                                +0    4811               
g37516__4319/Z             NAND2_B            2  38.5  621  +391    5202 R             
g37508/A                                                      +0    5202               
g37508/Z                   INVERT_I           1  11.2  120   +23    5225 F             
g37495__7098/A                                                +0    5225               
g37495__7098/Z             NOR2_A             1  19.5  634  +335    5560 R             
g37378__2346/CIN                                              +0    5560               
g37378__2346/SUM           ADDF_B             2  23.2  368  +241    5801 R             
g38218/A2                                                     +0    5801               
g38218/Z                   AOI21_B            2  21.7  439  +188    5990 F             
g37332__2802/B                                                +0    5990               
g37332__2802/Z             NAND2_B            3  41.1  678  +444    6434 R             
g37330/A                                                      +0    6434               
g37330/Z                   INVERT_I           1  11.4  128   +22    6455 F             
g37303__5122/B                                                +0    6455               
g37303__5122/Z             NOR2_A             1  19.5  634  +339    6794 R             
g37261__7410/CIN                                              +0    6794               
g37261__7410/SUM           ADDF_B             2  22.1  352  +234    7028 R             
g37241__5526/B2                                               +0    7028               
g37241__5526/Z             AOI22_A            1  12.6  433  +183    7211 F             
g37237__6260/B                                                +0    7211               
g37237__6260/Z             OAI21_A            1  20.6  576  +329    7540 R             
g37206__5477/CIN                                              +0    7540               
g37206__5477/COUT          ADDF_F            22 293.9  614  +461    8001 R             
g37205/A                                                      +0    8001               
g37205/Z                   INVERT_I           8  75.0  204  +103    8104 F             
g37200__2883/B                                                +0    8104               
g37200__2883/Z             NAND2_B            2  42.5  656  +376    8480 R             
g37197/A                                                      +0    8480               
g37197/Z                   INVERT_I           1  11.4  125   +22    8502 F             
g37192__1881/B                                                +0    8502               
g37192__1881/Z             NOR2_A             1  19.5  633  +338    8841 R             
g37175__2398/CIN                                              +0    8841               
g37175__2398/COUT          ADDF_B             1  19.5  314  +263    9104 R             
g37166__6161/CIN                                              +0    9104               
g37166__6161/COUT          ADDF_B             1  19.5  310  +247    9351 R             
g37152__5526/CIN                                              +0    9351               
g37152__5526/COUT          ADDF_B             1  19.5  310  +247    9598 R             
g37144__7410/CIN                                              +0    9598               
g37144__7410/COUT          ADDF_B             1  19.5  310  +247    9845 R             
g37134__7482/CIN                                              +0    9845               
g37134__7482/COUT          ADDF_B             1  19.5  310  +247   10092 R             
g37127__1705/CIN                                              +0   10092               
g37127__1705/COUT          ADDF_B             1  19.5  310  +247   10338 R             
g37122__5526/CIN                                              +0   10338               
g37122__5526/COUT          ADDF_B             3  29.1  447  +312   10650 R             
g37115__5477/A1                                               +0   10650               
g37115__5477/Z             OAI21_A            2  19.0  463  +237   10887 F             
g37109__9945/A2                                               +0   10887               
g37109__9945/Z             AOI22_A            2  23.5  526  +354   11242 R             
g37107__6161/D1                                               +0   11242               
g37107__6161/Z             MUX21I_B           3  29.2  288  +146   11387 F             
g37102__6131/D0                                               +0   11387               
g37102__6131/Z             MUX21_D            1  16.8  109  +190   11577 F             
g37094__6783/B                                                +0   11577               
g37094__6783/COUT          ADDF_B             2  20.9  227  +274   11851 F             
g37091__8428/B                                                +0   11851               
g37091__8428/Z             XOR2_A             2  23.6  299  +232   12082 F             
g37088__5107/B1                                               +0   12082               
g37088__5107/Z             OA22_D             1  12.0   94  +201   12284 F             
g37087__2398/D                                                +0   12284               
g37087__2398/Z             NAND4_A            1   8.8  281  +143   12426 R             
y[19]                      interconnect                281    +0   12426 R             
                           out port                           +0   12426 R             
---------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : X[0]
End-point    : y[19]

# -------------------- report_power -physical
--------------------------- 
Error: report_power is missing an argument for option -physical.
Unrecognized option of report_power: -physical -1
######################################################## 
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mm_viewdef'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : Attribute design_process_node is not set for this design. [PHYS-1011]
        : Missing data.
        : When attribute design_process_node is not set to an appropriate integer value >=5 and <=250, then Innovus will assume its own default value for the design process node. See the Innovus setDesignMode -process <> command for more information about what this setting does.
Exporting design data for 'top' to layout/top...
%# Begin write_design (09/09 22:57:49, mem=1585.42M)
Info    : Generating design database. [PHYS-90]
        : Writing netlist: layout/top.v
        : The database contains all the files required to restore the design in the specified application.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: layout/top.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: layout/top.g
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: layout/top.mmmc.tcl
No loop breaker instances found (cdn_loop_breaker).
File layout/top.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file layout/top.default_emulate_constraint_mode.sdc has been written
Info: file layout/top.default_emulate_constraint_mode.sdc has been written
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode timing view file: layout/top.mmode.tcl
Info    : Not a Multi-Mode design. [MM_INVS-66]
        : File with default corner and mode will be created.
        : Default corner and mode will be created.
Info    : Generating design database. [PHYS-90]
        : Writing Innovus mode: layout/top.mode
Info    : Multimode clock gating check is disabled. [TIM-1000]
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/usr/eda/cadence/innovus2117/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info    : File has been generated. [MM_INVS-53]
        : File name is: 'layout/top.mmode.tcl'.
Info    : Generating design database. [PHYS-90]
        : Writing Timing Derate file: layout/top.derate.tcl
Info    : Generating design database. [PHYS-90]
        : Writing NDR and minimum layer data files: 'layout/top.ndr.tcl' and 'layout/top.min_layer'

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

Info    : Generating design database. [PHYS-90]
        : Writing Innovus globals file: layout/top.globals
Info    : Generating design database. [PHYS-90]
        : Writing Innovus setup file: layout/top.invs_setup.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: layout/top.genus_setup.tcl
** To load the database source layout/top.invs_setup.tcl in an Innovus session.
** To load the database source layout/top.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'top' (command execution time mm:ss cpu = 00:04, real = 00:06).
.
%# End write_design (09/09 22:57:55, total cpu=05:00:04, real=05:00:06, peak res=916.30M, current mem=1582.42M)

Lic Summary:
[22:57:55.200459] Cdslmd servers: shockley
[22:57:55.200474] Feature usage summary:
[22:57:55.200474] Genus_Synthesis

Normal exit.
