{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1386402234965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386402234966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 07 02:43:54 2013 " "Processing started: Sat Dec 07 02:43:54 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386402234966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1386402234966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MTL_DEMO -c MTL_DEMO " "Command: quartus_map --read_settings_files=on --write_settings_files=off MTL_DEMO -c MTL_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1386402234966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1386402237311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/mtl_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/mtl_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC " "Found entity 1: MTL_SOPC" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "MTL_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_irq_mapper " "Found entity 1: MTL_SOPC_irq_mapper" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_irq_mapper.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237646 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_rsp_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_rsp_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_rsp_xbar_mux_003 " "Found entity 1: MTL_SOPC_rsp_xbar_mux_003" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux_003.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_rsp_xbar_demux_017.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_rsp_xbar_demux_017.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_rsp_xbar_demux_017 " "Found entity 1: MTL_SOPC_rsp_xbar_demux_017" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_demux_017.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_demux_017.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cmd_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cmd_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cmd_xbar_demux_003 " "Found entity 1: MTL_SOPC_cmd_xbar_demux_003" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_demux_003.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_rsp_xbar_mux_001 " "Found entity 1: MTL_SOPC_rsp_xbar_mux_001" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux_001.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_rsp_xbar_mux " "Found entity 1: MTL_SOPC_rsp_xbar_mux" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_rsp_xbar_demux " "Found entity 1: MTL_SOPC_rsp_xbar_demux" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_demux.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cmd_xbar_mux " "Found entity 1: MTL_SOPC_cmd_xbar_mux" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_mux.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cmd_xbar_demux_002 " "Found entity 1: MTL_SOPC_cmd_xbar_demux_002" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_demux_002.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cmd_xbar_demux_001 " "Found entity 1: MTL_SOPC_cmd_xbar_demux_001" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_demux_001.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cmd_xbar_demux " "Found entity 1: MTL_SOPC_cmd_xbar_demux" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_demux.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "MTL_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237689 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237689 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237689 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237689 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237689 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237689 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_id_router_017.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_id_router_017.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_017.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_017.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402237696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_id_router_017.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_id_router_017.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_017.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_017.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402237696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_id_router_017.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_id_router_017.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_id_router_017_default_decode " "Found entity 1: MTL_SOPC_id_router_017_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_017.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_017.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237698 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_id_router_017 " "Found entity 2: MTL_SOPC_id_router_017" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_017.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_017.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_addr_router_003.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_addr_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_003.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402237701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_addr_router_003.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_addr_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_003.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402237701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_addr_router_003_default_decode " "Found entity 1: MTL_SOPC_addr_router_003_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_003.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237703 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_addr_router_003 " "Found entity 2: MTL_SOPC_addr_router_003" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_003.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_id_router_007.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_id_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_007.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402237706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_id_router_007.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_id_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_007.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402237706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_id_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_id_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_id_router_007_default_decode " "Found entity 1: MTL_SOPC_id_router_007_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_007.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237708 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_id_router_007 " "Found entity 2: MTL_SOPC_id_router_007" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_007.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_id_router_005.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_005.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402237710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_id_router_005.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_005.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402237710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_id_router_005_default_decode " "Found entity 1: MTL_SOPC_id_router_005_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_005.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237711 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_id_router_005 " "Found entity 2: MTL_SOPC_id_router_005" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_005.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_id_router_004.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_004.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402237713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_id_router_004.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_004.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402237713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_id_router_004_default_decode " "Found entity 1: MTL_SOPC_id_router_004_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_004.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237715 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_id_router_004 " "Found entity 2: MTL_SOPC_id_router_004" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_004.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237715 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_id_router_001.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_001.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402237717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_id_router_001.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_001.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402237718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_id_router_001_default_decode " "Found entity 1: MTL_SOPC_id_router_001_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_001.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237719 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_id_router_001 " "Found entity 2: MTL_SOPC_id_router_001" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_001.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_id_router.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402237721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_id_router.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402237721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_id_router_default_decode " "Found entity 1: MTL_SOPC_id_router_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237722 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_id_router " "Found entity 2: MTL_SOPC_id_router" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_addr_router_002.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_002.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402237724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_addr_router_002.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_002.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402237724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_addr_router_002_default_decode " "Found entity 1: MTL_SOPC_addr_router_002_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_002.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237725 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_addr_router_002 " "Found entity 2: MTL_SOPC_addr_router_002" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_002.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_addr_router_001.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_001.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402237727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_addr_router_001.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_001.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402237727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_addr_router_001_default_decode " "Found entity 1: MTL_SOPC_addr_router_001_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_001.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237728 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_addr_router_001 " "Found entity 2: MTL_SOPC_addr_router_001" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_001.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_addr_router.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402237731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_addr_router.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402237731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_addr_router_default_decode " "Found entity 1: MTL_SOPC_addr_router_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237732 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_addr_router " "Found entity 2: MTL_SOPC_addr_router" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_pio_1 " "Found entity 1: MTL_SOPC_pio_1" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_pio_1.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_pio_0 " "Found entity 1: MTL_SOPC_pio_0" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_pio_0.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cfi_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cfi_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cfi_flash " "Found entity 1: MTL_SOPC_cfi_flash" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cfi_flash.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cfi_flash.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "MTL_SOPC/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "MTL_SOPC/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_tri_state_bridge_flash_pinsharer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_tri_state_bridge_flash_pinsharer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_tri_state_bridge_flash_pinSharer_0 " "Found entity 1: MTL_SOPC_tri_state_bridge_flash_pinSharer_0" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237769 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_tri_state_bridge_flash_pinsharer_0_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_tri_state_bridge_flash_pinsharer_0_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter " "Found entity 1: MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_tri_state_bridge_flash_pinsharer_0_pin_sharer.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_tri_state_bridge_flash_pinsharer_0_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer " "Found entity 1: MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_tri_state_bridge_flash_bridge_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_tri_state_bridge_flash_bridge_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_tri_state_bridge_flash_bridge_0 " "Found entity 1: MTL_SOPC_tri_state_bridge_flash_bridge_0" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_bridge_0.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_bridge_0.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_sysid " "Found entity 1: MTL_SOPC_sysid" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sysid.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402237780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402237780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cpu_ic_data_module " "Found entity 1: MTL_SOPC_cpu_ic_data_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_cpu_ic_tag_module " "Found entity 2: MTL_SOPC_cpu_ic_tag_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "3 MTL_SOPC_cpu_bht_module " "Found entity 3: MTL_SOPC_cpu_bht_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "4 MTL_SOPC_cpu_register_bank_a_module " "Found entity 4: MTL_SOPC_cpu_register_bank_a_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "5 MTL_SOPC_cpu_register_bank_b_module " "Found entity 5: MTL_SOPC_cpu_register_bank_b_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "6 MTL_SOPC_cpu_dc_tag_module " "Found entity 6: MTL_SOPC_cpu_dc_tag_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "7 MTL_SOPC_cpu_dc_data_module " "Found entity 7: MTL_SOPC_cpu_dc_data_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "8 MTL_SOPC_cpu_dc_victim_module " "Found entity 8: MTL_SOPC_cpu_dc_victim_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "9 MTL_SOPC_cpu_nios2_oci_debug " "Found entity 9: MTL_SOPC_cpu_nios2_oci_debug" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "10 MTL_SOPC_cpu_ociram_sp_ram_module " "Found entity 10: MTL_SOPC_cpu_ociram_sp_ram_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "11 MTL_SOPC_cpu_nios2_ocimem " "Found entity 11: MTL_SOPC_cpu_nios2_ocimem" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "12 MTL_SOPC_cpu_nios2_avalon_reg " "Found entity 12: MTL_SOPC_cpu_nios2_avalon_reg" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "13 MTL_SOPC_cpu_nios2_oci_break " "Found entity 13: MTL_SOPC_cpu_nios2_oci_break" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "14 MTL_SOPC_cpu_nios2_oci_xbrk " "Found entity 14: MTL_SOPC_cpu_nios2_oci_xbrk" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "15 MTL_SOPC_cpu_nios2_oci_dbrk " "Found entity 15: MTL_SOPC_cpu_nios2_oci_dbrk" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "16 MTL_SOPC_cpu_nios2_oci_itrace " "Found entity 16: MTL_SOPC_cpu_nios2_oci_itrace" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "17 MTL_SOPC_cpu_nios2_oci_td_mode " "Found entity 17: MTL_SOPC_cpu_nios2_oci_td_mode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "18 MTL_SOPC_cpu_nios2_oci_dtrace " "Found entity 18: MTL_SOPC_cpu_nios2_oci_dtrace" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "19 MTL_SOPC_cpu_nios2_oci_compute_tm_count " "Found entity 19: MTL_SOPC_cpu_nios2_oci_compute_tm_count" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "20 MTL_SOPC_cpu_nios2_oci_fifowp_inc " "Found entity 20: MTL_SOPC_cpu_nios2_oci_fifowp_inc" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "21 MTL_SOPC_cpu_nios2_oci_fifocount_inc " "Found entity 21: MTL_SOPC_cpu_nios2_oci_fifocount_inc" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "22 MTL_SOPC_cpu_nios2_oci_fifo " "Found entity 22: MTL_SOPC_cpu_nios2_oci_fifo" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "23 MTL_SOPC_cpu_nios2_oci_pib " "Found entity 23: MTL_SOPC_cpu_nios2_oci_pib" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "24 MTL_SOPC_cpu_nios2_oci_im " "Found entity 24: MTL_SOPC_cpu_nios2_oci_im" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "25 MTL_SOPC_cpu_nios2_performance_monitors " "Found entity 25: MTL_SOPC_cpu_nios2_performance_monitors" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "26 MTL_SOPC_cpu_nios2_oci " "Found entity 26: MTL_SOPC_cpu_nios2_oci" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""} { "Info" "ISGN_ENTITY_NAME" "27 MTL_SOPC_cpu " "Found entity 27: MTL_SOPC_cpu" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cpu_jtag_debug_module_sysclk " "Found entity 1: MTL_SOPC_cpu_jtag_debug_module_sysclk" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cpu_jtag_debug_module_tck " "Found entity 1: MTL_SOPC_cpu_jtag_debug_module_tck" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_tck.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cpu_jtag_debug_module_wrapper " "Found entity 1: MTL_SOPC_cpu_jtag_debug_module_wrapper" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cpu_mult_cell " "Found entity 1: MTL_SOPC_cpu_mult_cell" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_mult_cell.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cpu_oci_test_bench " "Found entity 1: MTL_SOPC_cpu_oci_test_bench" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_oci_test_bench.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cpu_test_bench " "Found entity 1: MTL_SOPC_cpu_test_bench" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_test_bench.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "MTL_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_lcd " "Found entity 1: MTL_SOPC_lcd" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_lcd.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_sw " "Found entity 1: MTL_SOPC_sw" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sw.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_epcs_flash_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_epcs_flash_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_epcs_flash_controller_sub " "Found entity 1: MTL_SOPC_epcs_flash_controller_sub" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238848 ""} { "Info" "ISGN_ENTITY_NAME" "2 tornado_MTL_SOPC_epcs_flash_controller_atom " "Found entity 2: tornado_MTL_SOPC_epcs_flash_controller_atom" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238848 ""} { "Info" "ISGN_ENTITY_NAME" "3 MTL_SOPC_epcs_flash_controller " "Found entity 3: MTL_SOPC_epcs_flash_controller" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/terasic_multi_touch.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/terasic_multi_touch.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_MULTI_TOUCH " "Found entity 1: TERASIC_MULTI_TOUCH" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/i2c_touch_config.v 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/i2c_touch_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_touch_config " "Found entity 1: i2c_touch_config" {  } { { "MTL_SOPC/synthesis/submodules/i2c_touch_config.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/i2c_touch_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238922 ""} { "Info" "ISGN_ENTITY_NAME" "2 i2c_touch_controller " "Found entity 2: i2c_touch_controller" {  } { { "MTL_SOPC/synthesis/submodules/i2c_touch_config.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/i2c_touch_config.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/touch_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/touch_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 touch_fifo " "Found entity 1: touch_fifo" {  } { { "MTL_SOPC/synthesis/submodules/touch_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/touch_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_led.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_led " "Found entity 1: MTL_SOPC_led" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_led.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_key " "Found entity 1: MTL_SOPC_key" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_key.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_timer " "Found entity 1: MTL_SOPC_timer" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_timer.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc130_IS2Vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402238939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc130_IS2Vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402238939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc130_IS2Vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402238939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc130_IS2Vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402238939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc130_IS2Vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402238939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc130_IS2Vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402238939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid " "Found entity 1: alt_vipitc130_IS2Vid" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid_sync_compare " "Found entity 1: alt_vipitc130_IS2Vid_sync_compare" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_sync_compare.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc130_IS2Vid_calculate_mode" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_calculate_mode.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid_control " "Found entity 1: alt_vipitc130_IS2Vid_control" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_control.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238950 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc130_IS2Vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc130_IS2Vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386402238953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc130_IS2Vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402238954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc130_IS2Vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402238954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc130_IS2Vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402238954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc130_IS2Vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402238954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid_mode_banks " "Found entity 1: alt_vipitc130_IS2Vid_mode_banks" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid_statemachine " "Found entity 1: alt_vipitc130_IS2Vid_statemachine" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_statemachine.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_fifo " "Found entity 1: alt_vipitc130_common_fifo" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc130_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc130_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_generic_count.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402238963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc130_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc130_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_generic_count.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386402238963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_generic_count " "Found entity 1: alt_vipitc130_common_generic_count" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_generic_count.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_to_binary " "Found entity 1: alt_vipitc130_common_to_binary" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_to_binary.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_sync " "Found entity 1: alt_vipitc130_common_sync" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_sync.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_trigger_sync " "Found entity 1: alt_vipitc130_common_trigger_sync" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_trigger_sync.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238971 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc130_common_sync_generation.v(59) " "Verilog HDL information at alt_vipitc130_common_sync_generation.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_sync_generation.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_sync_generation.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386402238973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_sync_generation " "Found entity 1: alt_vipitc130_common_sync_generation" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_sync_generation.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_frame_counter " "Found entity 1: alt_vipitc130_common_frame_counter" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_frame_counter.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_sample_counter " "Found entity 1: alt_vipitc130_common_sample_counter" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_sample_counter.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_vfr.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_vfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_vfr " "Found entity 1: alt_vipvfr130_vfr" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_vfr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_vfr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_vfr_controller " "Found entity 1: alt_vipvfr130_vfr_controller" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_controller.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_vfr_control_packet_encoder " "Found entity 1: alt_vipvfr130_vfr_control_packet_encoder" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_prc.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_prc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_prc " "Found entity 1: alt_vipvfr130_prc" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_prc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_prc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_prc_core " "Found entity 1: alt_vipvfr130_prc_core" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_core.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402238995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402238995 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "alt_vipvfr130_prc_read_master alt_vipvfr130_prc_read_master.v(47) " "Verilog Module Declaration warning at alt_vipvfr130_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr130_prc_read_master\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 47 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402238999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_prc_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_prc_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_prc_read_master " "Found entity 1: alt_vipvfr130_prc_read_master" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402239000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402239000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_package " "Found design unit 1: alt_vipvfr130_common_package" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_package.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_package.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240426 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_vipvfr130_common_package-body " "Found design unit 2: alt_vipvfr130_common_package-body" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_package.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_package.vhd" 3662 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402240426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_vipvfr130_common_avalon_mm_bursting_master_fifo-rtl" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240431 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_avalon_mm_bursting_master_fifo " "Found entity 1: alt_vipvfr130_common_avalon_mm_bursting_master_fifo" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402240431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_avalon_mm_master.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_avalon_mm_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_avalon_mm_master " "Found entity 1: alt_vipvfr130_common_avalon_mm_master" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402240434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_unpack_data.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_unpack_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_unpack_data " "Found entity 1: alt_vipvfr130_common_unpack_data" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_unpack_data.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_unpack_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402240436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_avalon_mm_slave " "Found entity 1: alt_vipvfr130_common_avalon_mm_slave" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402240439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_stream_output.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_stream_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_stream_output " "Found entity 1: alt_vipvfr130_common_stream_output" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_stream_output.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_stream_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402240442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_pulling_width_adapter-rtl " "Found design unit 1: alt_vipvfr130_common_pulling_width_adapter-rtl" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240444 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_pulling_width_adapter " "Found entity 1: alt_vipvfr130_common_pulling_width_adapter" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402240444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_general_fifo-rtl " "Found design unit 1: alt_vipvfr130_common_general_fifo-rtl" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240447 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_general_fifo " "Found entity 1: alt_vipvfr130_common_general_fifo" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402240447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_fifo_usedw_calculator-rtl " "Found design unit 1: alt_vipvfr130_common_fifo_usedw_calculator-rtl" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240450 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_fifo_usedw_calculator " "Found entity 1: alt_vipvfr130_common_fifo_usedw_calculator" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402240450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_gray_clock_crosser-rtl " "Found design unit 1: alt_vipvfr130_common_gray_clock_crosser-rtl" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240453 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_gray_clock_crosser " "Found entity 1: alt_vipvfr130_common_gray_clock_crosser" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402240453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_std_logic_vector_delay-rtl " "Found design unit 1: alt_vipvfr130_common_std_logic_vector_delay-rtl" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240455 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_std_logic_vector_delay " "Found entity 1: alt_vipvfr130_common_std_logic_vector_delay" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402240455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_one_bit_delay-rtl " "Found design unit 1: alt_vipvfr130_common_one_bit_delay-rtl" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240458 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_one_bit_delay " "Found entity 1: alt_vipvfr130_common_one_bit_delay" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402240458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_logic_fifo-rtl " "Found design unit 1: alt_vipvfr130_common_logic_fifo-rtl" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240460 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_logic_fifo " "Found entity 1: alt_vipvfr130_common_logic_fifo" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402240460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_ram_fifo-rtl " "Found design unit 1: alt_vipvfr130_common_ram_fifo-rtl" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240464 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_ram_fifo " "Found entity 1: alt_vipvfr130_common_ram_fifo" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402240464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_sdram_input_efifo_module " "Found entity 1: MTL_SOPC_sdram_input_efifo_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240472 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_sdram " "Found entity 2: MTL_SOPC_sdram" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402240472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_jtag_uart_sim_scfifo_w " "Found entity 1: MTL_SOPC_jtag_uart_sim_scfifo_w" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240478 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_jtag_uart_scfifo_w " "Found entity 2: MTL_SOPC_jtag_uart_scfifo_w" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240478 ""} { "Info" "ISGN_ENTITY_NAME" "3 MTL_SOPC_jtag_uart_sim_scfifo_r " "Found entity 3: MTL_SOPC_jtag_uart_sim_scfifo_r" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240478 ""} { "Info" "ISGN_ENTITY_NAME" "4 MTL_SOPC_jtag_uart_scfifo_r " "Found entity 4: MTL_SOPC_jtag_uart_scfifo_r" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240478 ""} { "Info" "ISGN_ENTITY_NAME" "5 MTL_SOPC_jtag_uart " "Found entity 5: MTL_SOPC_jtag_uart" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402240478 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "TERASIC_SRAM.v(46) " "Verilog HDL warning at TERASIC_SRAM.v(46): extended using \"x\" or \"z\"" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_SRAM.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_SRAM.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1386402240481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/terasic_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/terasic_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_SRAM " "Found entity 1: TERASIC_SRAM" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_SRAM.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_SRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402240481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_altpll_sys.v 3 3 " "Found 3 design units, including 3 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_altpll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_altpll_sys_dffpipe_l2c " "Found entity 1: MTL_SOPC_altpll_sys_dffpipe_l2c" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240485 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_altpll_sys_stdsync_sv6 " "Found entity 2: MTL_SOPC_altpll_sys_stdsync_sv6" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240485 ""} { "Info" "ISGN_ENTITY_NAME" "3 MTL_SOPC_altpll_sys " "Found entity 3: MTL_SOPC_altpll_sys" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402240485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402240485 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_clock alt_vipvfr130_prc.v(142) " "Verilog HDL Implicit Net warning at alt_vipvfr130_prc.v(142): created implicit net for \"master_clock\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402240508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_reset alt_vipvfr130_prc.v(143) " "Verilog HDL Implicit Net warning at alt_vipvfr130_prc.v(143): created implicit net for \"master_reset\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402240508 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MTL_SOPC_cpu.v(2074) " "Verilog HDL or VHDL warning at MTL_SOPC_cpu.v(2074): conditional expression evaluates to a constant" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2074 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386402240597 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MTL_SOPC_cpu.v(2076) " "Verilog HDL or VHDL warning at MTL_SOPC_cpu.v(2076): conditional expression evaluates to a constant" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2076 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386402240597 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MTL_SOPC_cpu.v(2232) " "Verilog HDL or VHDL warning at MTL_SOPC_cpu.v(2232): conditional expression evaluates to a constant" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386402240597 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MTL_SOPC_cpu.v(3060) " "Verilog HDL or VHDL warning at MTL_SOPC_cpu.v(3060): conditional expression evaluates to a constant" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386402240602 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MTL_SOPC_epcs_flash_controller.v(401) " "Verilog HDL or VHDL warning at MTL_SOPC_epcs_flash_controller.v(401): conditional expression evaluates to a constant" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386402240645 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MTL_SOPC_sdram.v(316) " "Verilog HDL or VHDL warning at MTL_SOPC_sdram.v(316): conditional expression evaluates to a constant" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386402240680 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MTL_SOPC_sdram.v(326) " "Verilog HDL or VHDL warning at MTL_SOPC_sdram.v(326): conditional expression evaluates to a constant" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386402240681 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MTL_SOPC_sdram.v(336) " "Verilog HDL or VHDL warning at MTL_SOPC_sdram.v(336): conditional expression evaluates to a constant" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386402240681 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MTL_SOPC_sdram.v(680) " "Verilog HDL or VHDL warning at MTL_SOPC_sdram.v(680): conditional expression evaluates to a constant" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386402240683 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mtl_demo.v 1 1 " "Using design file mtl_demo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_DEMO " "Found entity 1: MTL_DEMO" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402241128 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1386402241128 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MTL_DEMO " "Elaborating entity \"MTL_DEMO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1386402241133 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0_D mtl_demo.v(213) " "Output port \"HEX0_D\" at mtl_demo.v(213) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241135 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1_D mtl_demo.v(214) " "Output port \"HEX1_D\" at mtl_demo.v(214) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241135 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2_D mtl_demo.v(215) " "Output port \"HEX2_D\" at mtl_demo.v(215) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241135 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3_D mtl_demo.v(216) " "Output port \"HEX3_D\" at mtl_demo.v(216) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241136 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4_D mtl_demo.v(217) " "Output port \"HEX4_D\" at mtl_demo.v(217) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 217 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241136 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5_D mtl_demo.v(218) " "Output port \"HEX5_D\" at mtl_demo.v(218) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241136 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6_D mtl_demo.v(219) " "Output port \"HEX6_D\" at mtl_demo.v(219) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241136 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7_D mtl_demo.v(220) " "Output port \"HEX7_D\" at mtl_demo.v(220) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241136 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B mtl_demo.v(245) " "Output port \"VGA_B\" at mtl_demo.v(245) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241136 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G mtl_demo.v(248) " "Output port \"VGA_G\" at mtl_demo.v(248) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241136 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R mtl_demo.v(250) " "Output port \"VGA_R\" at mtl_demo.v(250) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241136 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR mtl_demo.v(284) " "Output port \"OTG_ADDR\" at mtl_demo.v(284) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241136 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK_N mtl_demo.v(286) " "Output port \"OTG_DACK_N\" at mtl_demo.v(286) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 286 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241136 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD mtl_demo.v(232) " "Output port \"UART_TXD\" at mtl_demo.v(232) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 232 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241136 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK mtl_demo.v(239) " "Output port \"SD_CLK\" at mtl_demo.v(239) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241136 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK mtl_demo.v(246) " "Output port \"VGA_BLANK\" at mtl_demo.v(246) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241136 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK mtl_demo.v(247) " "Output port \"VGA_CLK\" at mtl_demo.v(247) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 247 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241137 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS mtl_demo.v(249) " "Output port \"VGA_HS\" at mtl_demo.v(249) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241137 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC mtl_demo.v(251) " "Output port \"VGA_SYNC\" at mtl_demo.v(251) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 251 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241137 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS mtl_demo.v(252) " "Output port \"VGA_VS\" at mtl_demo.v(252) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241137 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT mtl_demo.v(258) " "Output port \"AUD_DACDAT\" at mtl_demo.v(258) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 258 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241137 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK mtl_demo.v(260) " "Output port \"AUD_XCK\" at mtl_demo.v(260) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 260 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241137 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK mtl_demo.v(263) " "Output port \"I2C_SCLK\" at mtl_demo.v(263) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 263 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241137 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK mtl_demo.v(267) " "Output port \"ENET_CLK\" at mtl_demo.v(267) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241137 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD mtl_demo.v(268) " "Output port \"ENET_CMD\" at mtl_demo.v(268) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 268 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241137 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N mtl_demo.v(269) " "Output port \"ENET_CS_N\" at mtl_demo.v(269) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241137 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N mtl_demo.v(272) " "Output port \"ENET_RD_N\" at mtl_demo.v(272) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241137 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N mtl_demo.v(273) " "Output port \"ENET_RST_N\" at mtl_demo.v(273) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241137 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N mtl_demo.v(274) " "Output port \"ENET_WR_N\" at mtl_demo.v(274) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241137 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N mtl_demo.v(285) " "Output port \"OTG_CS_N\" at mtl_demo.v(285) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241137 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N mtl_demo.v(292) " "Output port \"OTG_RD_N\" at mtl_demo.v(292) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 292 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241138 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N mtl_demo.v(293) " "Output port \"OTG_RST_N\" at mtl_demo.v(293) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 293 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241138 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N mtl_demo.v(294) " "Output port \"OTG_WR_N\" at mtl_demo.v(294) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 294 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241138 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD mtl_demo.v(298) " "Output port \"IRDA_TXD\" at mtl_demo.v(298) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 298 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386402241138 "|MTL_DEMO"}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.v 1 1 " "Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Integration/vga_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402241148 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1386402241148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:vga_pll_inst " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:vga_pll_inst\"" {  } { { "mtl_demo.v" "vga_pll_inst" { Text "C:/Integration/mtl_demo.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:vga_pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll:vga_pll_inst\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Integration/vga_pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:vga_pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll:vga_pll_inst\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Integration/vga_pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402241201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:vga_pll_inst\|altpll:altpll_component " "Instantiated megafunction \"vga_pll:vga_pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 9 " "Parameter \"clk0_divide_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 11 " "Parameter \"clk0_multiply_by\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241202 ""}  } { { "vga_pll.v" "" { Text "C:/Integration/vga_pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386402241202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC MTL_SOPC:MTL_SOPC_inst " "Elaborating entity \"MTL_SOPC\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\"" {  } { { "mtl_demo.v" "MTL_SOPC_inst" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_altpll_sys MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys " "Elaborating entity \"MTL_SOPC_altpll_sys\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "altpll_sys" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_altpll_sys_stdsync_sv6 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|MTL_SOPC_altpll_sys_stdsync_sv6:stdsync2 " "Elaborating entity \"MTL_SOPC_altpll_sys_stdsync_sv6\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|MTL_SOPC_altpll_sys_stdsync_sv6:stdsync2\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" "stdsync2" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_altpll_sys_dffpipe_l2c MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|MTL_SOPC_altpll_sys_stdsync_sv6:stdsync2\|MTL_SOPC_altpll_sys_dffpipe_l2c:dffpipe3 " "Elaborating entity \"MTL_SOPC_altpll_sys_dffpipe_l2c\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|MTL_SOPC_altpll_sys_stdsync_sv6:stdsync2\|MTL_SOPC_altpll_sys_dffpipe_l2c:dffpipe3\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" "dffpipe3" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1 " "Elaborating entity \"altpll\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" "sd1" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1 " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" 224 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1 " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -1667 " "Parameter \"clk1_phase_shift\" = \"-1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241396 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" 224 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386402241396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_SRAM MTL_SOPC:MTL_SOPC_inst\|TERASIC_SRAM:sram " "Elaborating entity \"TERASIC_SRAM\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_SRAM:sram\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sram" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241411 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TERASIC_SRAM.v(46) " "Verilog HDL assignment warning at TERASIC_SRAM.v(46): truncated value with size 32 to match size of target (16)" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_SRAM.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_SRAM.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386402241413 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|TERASIC_SRAM:sram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_jtag_uart MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart " "Elaborating entity \"MTL_SOPC_jtag_uart\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "jtag_uart" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_jtag_uart_scfifo_w MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w " "Elaborating entity \"MTL_SOPC_jtag_uart_scfifo_w\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "the_MTL_SOPC_jtag_uart_scfifo_w" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "wfifo" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402241492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241492 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386402241492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Integration/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402241578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402241578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Integration/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402241599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402241599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Integration/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Integration/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402241613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402241613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Integration/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Integration/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402241698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402241698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Integration/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Integration/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402241779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402241779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Integration/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Integration/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402241868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402241868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Integration/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Integration/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402241952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402241952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Integration/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_jtag_uart_scfifo_r MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_r:the_MTL_SOPC_jtag_uart_scfifo_r " "Elaborating entity \"MTL_SOPC_jtag_uart_scfifo_r\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_r:the_MTL_SOPC_jtag_uart_scfifo_r\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "the_MTL_SOPC_jtag_uart_scfifo_r" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402241969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "MTL_SOPC_jtag_uart_alt_jtag_atlantic" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402242139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242139 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386402242139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_sdram MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sdram:sdram " "Elaborating entity \"MTL_SOPC_sdram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sdram:sdram\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sdram" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_sdram_input_efifo_module MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sdram:sdram\|MTL_SOPC_sdram_input_efifo_module:the_MTL_SOPC_sdram_input_efifo_module " "Elaborating entity \"MTL_SOPC_sdram_input_efifo_module\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sdram:sdram\|MTL_SOPC_sdram_input_efifo_module:the_MTL_SOPC_sdram_input_efifo_module\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "the_MTL_SOPC_sdram_input_efifo_module" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_vfr MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0 " "Elaborating entity \"alt_vipvfr130_vfr\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "alt_vip_vfr_0" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_prc MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc " "Elaborating entity \"alt_vipvfr130_prc\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "prc" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_prc_read_master MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master " "Elaborating entity \"alt_vipvfr130_prc_read_master\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "read_master" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo " "Elaborating entity \"alt_vipvfr130_common_avalon_mm_bursting_master_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "master_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242201 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(178) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1386402242205 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(181) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1386402242205 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(261) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 261 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1386402242205 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(262) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 262 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1386402242206 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(178) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242206 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242206 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242206 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242206 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242206 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242207 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(185) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242207 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242207 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(187) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242207 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242207 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242207 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242207 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242207 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242207 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242208 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242208 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(215) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242208 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(217) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242208 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242208 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242208 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(239) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242208 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "byte_enable_next alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(260) " "VHDL Signal Declaration warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 260 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386402242208 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(424) " "VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 424 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1386402242208 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(425) " "VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 425 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1386402242209 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(437) " "VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 437 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1386402242209 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_enable alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641) " "VHDL Process Statement warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1386402242209 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[0\] alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[0\]\" at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242209 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[1\] alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[1\]\" at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242209 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[2\] alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[2\]\" at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242209 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[3\] alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[3\]\" at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242209 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_general_fifo MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_vipvfr130_common_general_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242216 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_vipvfr130_common_general_fifo.vhd(230) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242218 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:ead_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_fifo_usedw_calculator MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr130_common_fifo_usedw_calculator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "usedw_calculator" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_one_bit_delay MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr130_common_one_bit_delay:\\single_clock_gen:rdreq_delayer " "Elaborating entity \"alt_vipvfr130_common_one_bit_delay\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr130_common_one_bit_delay:\\single_clock_gen:rdreq_delayer\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" "\\single_clock_gen:rdreq_delayer" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_one_bit_delay MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr130_common_one_bit_delay:\\single_clock_gen:wrreq_delayer " "Elaborating entity \"alt_vipvfr130_common_one_bit_delay\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr130_common_one_bit_delay:\\single_clock_gen:wrreq_delayer\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" "\\single_clock_gen:wrreq_delayer" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_ram_fifo MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr130_common_ram_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242256 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr130_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242257 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "ram" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402242309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242310 ""}  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386402242310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_akl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_akl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_akl1 " "Found entity 1: altsyncram_akl1" {  } { { "db/altsyncram_akl1.tdf" "" { Text "C:/Integration/db/altsyncram_akl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402242404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402242404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_akl1 MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated " "Elaborating entity \"altsyncram_akl1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242407 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_akl1.tdf" "" { Text "C:/Integration/db/altsyncram_akl1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1935 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 459 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1386402242409 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_akl1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_general_fifo MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo " "Elaborating entity \"alt_vipvfr130_common_general_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_fifo_usedw_calculator MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr130_common_fifo_usedw_calculator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "usedw_calculator" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_logic_fifo MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_logic_fifo:\\single_clock_small_gen:logic_fifo " "Elaborating entity \"alt_vipvfr130_common_logic_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_logic_fifo:\\single_clock_small_gen:logic_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "\\single_clock_small_gen:logic_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_pulling_width_adapter MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_pulling_width_adapter:width_adaptor " "Elaborating entity \"alt_vipvfr130_common_pulling_width_adapter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_pulling_width_adapter:width_adaptor\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "width_adaptor" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242513 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_pulling_width_adapter.vhd(86) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_pulling_width_adapter.vhd(86): subtype or type has null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 86 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1386402242515 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr130_common_pulling_width_adapter.vhd(86) " "VHDL warning at alt_vipvfr130_common_pulling_width_adapter.vhd(86): ignored assignment of value to null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 86 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1386402242515 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_pulling_width_adapter.vhd(98) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_pulling_width_adapter.vhd(98): subtype or type has null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1386402242515 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_pulling_width_adapter.vhd(102) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_pulling_width_adapter.vhd(102): subtype or type has null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 102 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1386402242515 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr130_common_pulling_width_adapter.vhd(102) " "VHDL warning at alt_vipvfr130_common_pulling_width_adapter.vhd(102): ignored assignment of value to null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 102 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1386402242515 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_pulling_width_adapter.vhd(131) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_pulling_width_adapter.vhd(131): subtype or type has null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 131 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1386402242515 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_prc_core MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_core:prc_core " "Elaborating entity \"alt_vipvfr130_prc_core\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_core:prc_core\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "prc_core" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_avalon_mm_slave MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave " "Elaborating entity \"alt_vipvfr130_common_avalon_mm_slave\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "avalon_mm_control_slave" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242538 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr130_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr130_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386402242542 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 alt_vipvfr130_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr130_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386402242542 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242542 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242542 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242543 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_vfr_controller MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_vfr_controller:controller " "Elaborating entity \"alt_vipvfr130_vfr_controller\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_vfr_controller:controller\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "controller" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_avalon_mm_slave MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_common_avalon_mm_slave:slave " "Elaborating entity \"alt_vipvfr130_common_avalon_mm_slave\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_common_avalon_mm_slave:slave\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "slave" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242557 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr130_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr130_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386402242566 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 32 alt_vipvfr130_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr130_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386402242566 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[18\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[18\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242566 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[17\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[17\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242566 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[16\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[16\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242566 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[15\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[15\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242566 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[14\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[14\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242567 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[13\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[13\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242567 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[12\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[12\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242567 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[11\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[11\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242567 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[10\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[10\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242567 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[9\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[9\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242567 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[8\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[8\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242567 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[7\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[7\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242567 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[6\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[6\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242567 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[5\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[5\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242567 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242567 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242567 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242568 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_vfr_control_packet_encoder MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_vfr_control_packet_encoder:encoder " "Elaborating entity \"alt_vipvfr130_vfr_control_packet_encoder\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_vfr_control_packet_encoder:encoder\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "encoder" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242572 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_data alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Verilog HDL Always Construct warning at alt_vipvfr130_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386402242575 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_vipvfr130_vfr_control_packet_encoder.v(82) " "Verilog HDL assignment warning at alt_vipvfr130_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386402242575 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[8..7\] 0 alt_vipvfr130_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[8..7\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1386402242575 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[5..4\] 0 alt_vipvfr130_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[5..4\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1386402242575 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[2..1\] 0 alt_vipvfr130_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[2..1\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1386402242575 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[8..7\] 0 alt_vipvfr130_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[8..7\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1386402242575 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[5..4\] 0 alt_vipvfr130_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[5..4\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1386402242576 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[2..1\] 0 alt_vipvfr130_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[2..1\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1386402242576 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[4\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[4\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242576 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[5\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[5\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242576 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[6\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[6\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242576 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[7\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[7\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242576 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[12\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[12\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242576 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[13\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[13\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242576 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[14\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[14\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242577 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[15\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[15\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242577 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[20\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[20\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242577 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[21\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[21\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242577 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[22\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[22\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242577 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[23\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[23\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242577 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[28\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[28\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242577 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[29\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[29\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242577 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[30\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[30\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242578 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[31\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[31\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242578 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[36\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[36\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242578 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[37\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[37\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242578 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[38\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[38\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242578 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[39\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[39\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242578 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[44\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[44\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242578 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[45\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[45\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242578 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[46\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[46\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242578 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[47\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[47\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242579 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[52\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[52\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242579 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[53\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[53\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242579 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[54\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[54\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242579 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[55\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[55\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242579 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[60\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[60\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242579 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[61\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[61\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242579 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[62\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[62\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242579 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[63\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[63\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242579 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[68\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[68\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242580 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[69\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[69\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242580 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[70\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[70\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242580 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[71\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[71\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386402242580 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_stream_output MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_common_stream_output:outputter " "Elaborating entity \"alt_vipvfr130_common_stream_output\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_common_stream_output:outputter\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "outputter" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_IS2Vid MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0 " "Elaborating entity \"alt_vipitc130_IS2Vid\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "alt_vip_itc_0" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242593 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_vsync alt_vipitc130_IS2Vid.sv(299) " "Verilog HDL or VHDL warning at alt_vipitc130_IS2Vid.sv(299): object \"start_of_vsync\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402242598 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_common_sync MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_sync:enable_resync_sync " "Elaborating entity \"alt_vipitc130_common_sync\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_sync:enable_resync_sync\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "enable_resync_sync" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_common_trigger_sync MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vipitc130_common_trigger_sync\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "mode_change_trigger_sync" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_IS2Vid_control MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_control:control " "Elaborating entity \"alt_vipitc130_IS2Vid_control\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_control:control\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "control" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_IS2Vid_mode_banks MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_mode_banks:mode_banks " "Elaborating entity \"alt_vipitc130_IS2Vid_mode_banks\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_mode_banks:mode_banks\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "mode_banks" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_IS2Vid_calculate_mode MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_mode_banks:mode_banks\|alt_vipitc130_IS2Vid_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vipitc130_IS2Vid_calculate_mode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_mode_banks:mode_banks\|alt_vipitc130_IS2Vid_calculate_mode:u_calculate_mode\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "u_calculate_mode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_common_generic_count MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_generic_count:h_counter " "Elaborating entity \"alt_vipitc130_common_generic_count\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_generic_count:h_counter\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "h_counter" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_common_generic_count MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_generic_count:v_counter " "Elaborating entity \"alt_vipitc130_common_generic_count\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_generic_count:v_counter\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "v_counter" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_common_sync MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vipitc130_common_sync\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_sync:genlock_enable_sync\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "genlock_enable_sync" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_common_fifo MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo " "Elaborating entity \"alt_vipitc130_common_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "input_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_fifo.v" "input_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402242811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 804 " "Parameter \"lpm_numwords\" = \"804\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242811 ""}  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386402242811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_8dk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_8dk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_8dk1 " "Found entity 1: dcfifo_8dk1" {  } { { "db/dcfifo_8dk1.tdf" "" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 50 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402242902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402242902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_8dk1 MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated " "Elaborating entity \"dcfifo_8dk1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ldb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ldb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ldb " "Found entity 1: a_gray2bin_ldb" {  } { { "db/a_gray2bin_ldb.tdf" "" { Text "C:/Integration/db/a_gray2bin_ldb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402242917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402242917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ldb MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_gray2bin_ldb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ldb\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_gray2bin_ldb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_8dk1.tdf" "rdptr_g_gray2bin" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402242920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_p96.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_p96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_p96 " "Found entity 1: a_graycounter_p96" {  } { { "db/a_graycounter_p96.tdf" "" { Text "C:/Integration/db/a_graycounter_p96.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402243017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402243017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_p96 MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_graycounter_p96:rdptr_g1p " "Elaborating entity \"a_graycounter_p96\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_graycounter_p96:rdptr_g1p\"" {  } { { "db/dcfifo_8dk1.tdf" "rdptr_g1p" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ggc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ggc " "Found entity 1: a_graycounter_ggc" {  } { { "db/a_graycounter_ggc.tdf" "" { Text "C:/Integration/db/a_graycounter_ggc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402243104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402243104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ggc MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_graycounter_ggc:wrptr_g1p " "Elaborating entity \"a_graycounter_ggc\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_graycounter_ggc:wrptr_g1p\"" {  } { { "db/dcfifo_8dk1.tdf" "wrptr_g1p" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fgc " "Found entity 1: a_graycounter_fgc" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/Integration/db/a_graycounter_fgc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402243185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402243185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fgc MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_graycounter_fgc:wrptr_gp " "Elaborating entity \"a_graycounter_fgc\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_graycounter_fgc:wrptr_gp\"" {  } { { "db/dcfifo_8dk1.tdf" "wrptr_gp" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr61 " "Found entity 1: altsyncram_pr61" {  } { { "db/altsyncram_pr61.tdf" "" { Text "C:/Integration/db/altsyncram_pr61.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402243271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402243271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pr61 MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|altsyncram_pr61:fifo_ram " "Elaborating entity \"altsyncram_pr61\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|altsyncram_pr61:fifo_ram\"" {  } { { "db/dcfifo_8dk1.tdf" "fifo_ram" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_52f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_52f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_52f1 " "Found entity 1: altsyncram_52f1" {  } { { "db/altsyncram_52f1.tdf" "" { Text "C:/Integration/db/altsyncram_52f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402243370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402243370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_52f1 MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|altsyncram_pr61:fifo_ram\|altsyncram_52f1:altsyncram14 " "Elaborating entity \"altsyncram_52f1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|altsyncram_pr61:fifo_ram\|altsyncram_52f1:altsyncram14\"" {  } { { "db/altsyncram_pr61.tdf" "altsyncram14" { Text "C:/Integration/db/altsyncram_pr61.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Integration/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402243386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402243386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|dffpipe_ngh:rdaclr " "Elaborating entity \"dffpipe_ngh\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_8dk1.tdf" "rdaclr" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_lec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_lec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_lec " "Found entity 1: dffpipe_lec" {  } { { "db/dffpipe_lec.tdf" "" { Text "C:/Integration/db/dffpipe_lec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402243401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402243401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_lec MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|dffpipe_lec:rs_brp " "Elaborating entity \"dffpipe_lec\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|dffpipe_lec:rs_brp\"" {  } { { "db/dcfifo_8dk1.tdf" "rs_brp" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sdb " "Found entity 1: alt_synch_pipe_sdb" {  } { { "db/alt_synch_pipe_sdb.tdf" "" { Text "C:/Integration/db/alt_synch_pipe_sdb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402243420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402243420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sdb MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp " "Elaborating entity \"alt_synch_pipe_sdb\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp\"" {  } { { "db/dcfifo_8dk1.tdf" "rs_dgwp" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Integration/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402243435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402243435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp\|dffpipe_qe9:dffpipe17 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp\|dffpipe_qe9:dffpipe17\"" {  } { { "db/alt_synch_pipe_sdb.tdf" "dffpipe17" { Text "C:/Integration/db/alt_synch_pipe_sdb.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Integration/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402243451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402243451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|dffpipe_pe9:ws_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|dffpipe_pe9:ws_brp\"" {  } { { "db/dcfifo_8dk1.tdf" "ws_brp" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 95 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "C:/Integration/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402243469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402243469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_8dk1.tdf" "ws_dgrp" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 97 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Integration/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402243486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402243486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe21 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe21\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe21" { Text "C:/Integration/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_q16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_q16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_q16 " "Found entity 1: cmpr_q16" {  } { { "db/cmpr_q16.tdf" "" { Text "C:/Integration/db/cmpr_q16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402243571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402243571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_q16 MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|cmpr_q16:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_q16\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|cmpr_q16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_8dk1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_p16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p16 " "Found entity 1: cmpr_p16" {  } { { "db/cmpr_p16.tdf" "" { Text "C:/Integration/db/cmpr_p16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402243662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402243662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p16 MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|cmpr_p16:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_p16\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|cmpr_p16:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_8dk1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "C:/Integration/db/mux_1u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402243774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402243774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_1u7\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_8dk1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_IS2Vid_statemachine MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_statemachine:statemachine " "Elaborating entity \"alt_vipitc130_IS2Vid_statemachine\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_statemachine:statemachine\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "statemachine" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_timer MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_timer:timer " "Elaborating entity \"MTL_SOPC_timer\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_timer:timer\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "timer" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_key MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_key:key " "Elaborating entity \"MTL_SOPC_key\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_key:key\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "key" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_led MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_led:led " "Elaborating entity \"MTL_SOPC_led\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_led:led\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "led" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_MULTI_TOUCH MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch " "Elaborating entity \"TERASIC_MULTI_TOUCH\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "multi_touch" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TERASIC_MULTI_TOUCH.v(215) " "Verilog HDL assignment warning at TERASIC_MULTI_TOUCH.v(215): truncated value with size 32 to match size of target (16)" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386402243829 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_touch_config MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst " "Elaborating entity \"i2c_touch_config\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\"" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "i2c_touch_config_inst" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_touch_controller MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|i2c_touch_controller:u_i2c_touch_controller " "Elaborating entity \"i2c_touch_controller\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|i2c_touch_controller:u_i2c_touch_controller\"" {  } { { "MTL_SOPC/synthesis/submodules/i2c_touch_config.v" "u_i2c_touch_controller" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/i2c_touch_config.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "touch_fifo MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst " "Elaborating entity \"touch_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\"" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "touch_fifo_inst" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\"" {  } { { "MTL_SOPC/synthesis/submodules/touch_fifo.v" "scfifo_component" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/touch_fifo.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\"" {  } { { "MTL_SOPC/synthesis/submodules/touch_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/touch_fifo.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402243914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 60 " "Parameter \"almost_full_value\" = \"60\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 80 " "Parameter \"lpm_width\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402243914 ""}  } { { "MTL_SOPC/synthesis/submodules/touch_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/touch_fifo.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386402243914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vq61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vq61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vq61 " "Found entity 1: scfifo_vq61" {  } { { "db/scfifo_vq61.tdf" "" { Text "C:/Integration/db/scfifo_vq61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402244010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402244010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vq61 MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated " "Elaborating entity \"scfifo_vq61\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fd31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fd31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fd31 " "Found entity 1: a_dpfifo_fd31" {  } { { "db/a_dpfifo_fd31.tdf" "" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402244026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402244026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fd31 MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo " "Elaborating entity \"a_dpfifo_fd31\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\"" {  } { { "db/scfifo_vq61.tdf" "dpfifo" { Text "C:/Integration/db/scfifo_vq61.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hqd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hqd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hqd1 " "Found entity 1: altsyncram_hqd1" {  } { { "db/altsyncram_hqd1.tdf" "" { Text "C:/Integration/db/altsyncram_hqd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402244152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402244152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hqd1 MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram " "Elaborating entity \"altsyncram_hqd1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\"" {  } { { "db/a_dpfifo_fd31.tdf" "FIFOram" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1o8 " "Found entity 1: cmpr_1o8" {  } { { "db/cmpr_1o8.tdf" "" { Text "C:/Integration/db/cmpr_1o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402244237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402244237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1o8 MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|cmpr_1o8:almost_full_comparer " "Elaborating entity \"cmpr_1o8\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|cmpr_1o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_fd31.tdf" "almost_full_comparer" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1o8 MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|cmpr_1o8:three_comparison " "Elaborating entity \"cmpr_1o8\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|cmpr_1o8:three_comparison\"" {  } { { "db/a_dpfifo_fd31.tdf" "three_comparison" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c5b " "Found entity 1: cntr_c5b" {  } { { "db/cntr_c5b.tdf" "" { Text "C:/Integration/db/cntr_c5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402244329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402244329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c5b MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|cntr_c5b:rd_ptr_msb " "Elaborating entity \"cntr_c5b\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|cntr_c5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_fd31.tdf" "rd_ptr_msb" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p57 " "Found entity 1: cntr_p57" {  } { { "db/cntr_p57.tdf" "" { Text "C:/Integration/db/cntr_p57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402244425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402244425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p57 MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|cntr_p57:usedw_counter " "Elaborating entity \"cntr_p57\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|cntr_p57:usedw_counter\"" {  } { { "db/a_dpfifo_fd31.tdf" "usedw_counter" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "C:/Integration/db/cntr_d5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402244514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402244514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|cntr_d5b:wr_ptr " "Elaborating entity \"cntr_d5b\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|cntr_d5b:wr_ptr\"" {  } { { "db/a_dpfifo_fd31.tdf" "wr_ptr" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_epcs_flash_controller MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller " "Elaborating entity \"MTL_SOPC_epcs_flash_controller\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "epcs_flash_controller" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_epcs_flash_controller_sub MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub " "Elaborating entity \"MTL_SOPC_epcs_flash_controller_sub\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "the_MTL_SOPC_epcs_flash_controller_sub" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tornado_MTL_SOPC_epcs_flash_controller_atom MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|tornado_MTL_SOPC_epcs_flash_controller_atom:the_tornado_MTL_SOPC_epcs_flash_controller_atom " "Elaborating entity \"tornado_MTL_SOPC_epcs_flash_controller_atom\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|tornado_MTL_SOPC_epcs_flash_controller_atom:the_tornado_MTL_SOPC_epcs_flash_controller_atom\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "the_tornado_MTL_SOPC_epcs_flash_controller_atom" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "the_boot_copier_rom" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 588 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402244554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MTL_SOPC_epcs_flash_controller_boot_rom.hex " "Parameter \"init_file\" = \"MTL_SOPC_epcs_flash_controller_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244554 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 588 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386402244554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2a51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2a51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2a51 " "Found entity 1: altsyncram_2a51" {  } { { "db/altsyncram_2a51.tdf" "" { Text "C:/Integration/db/altsyncram_2a51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402244661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402244661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2a51 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom\|altsyncram_2a51:auto_generated " "Elaborating entity \"altsyncram_2a51\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom\|altsyncram_2a51:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_sw MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sw:sw " "Elaborating entity \"MTL_SOPC_sw\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sw:sw\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sw" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_lcd MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_lcd:lcd " "Elaborating entity \"MTL_SOPC_lcd\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_lcd:lcd\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "lcd" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "clock_crossing_io" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_avalon_mm_clock_crossing_bridge.v(176) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(176): truncated value with size 32 to match size of target (7)" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386402244737 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_avalon_mm_clock_crossing_bridge.v(178) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(178): truncated value with size 32 to match size of target (7)" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386402244737 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402244767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244768 ""}  } { { "MTL_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386402244768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu " "Elaborating entity \"MTL_SOPC_cpu\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cpu" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_test_bench MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_test_bench:the_MTL_SOPC_cpu_test_bench " "Elaborating entity \"MTL_SOPC_cpu_test_bench\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_test_bench:the_MTL_SOPC_cpu_test_bench\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_test_bench" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 6022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_ic_data_module MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_data_module:MTL_SOPC_cpu_ic_data " "Elaborating entity \"MTL_SOPC_cpu_ic_data_module\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_data_module:MTL_SOPC_cpu_ic_data\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_ic_data" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_data_module:MTL_SOPC_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_data_module:MTL_SOPC_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_altsyncram" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402244941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "C:/Integration/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402245036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402245036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_data_module:MTL_SOPC_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Elaborating entity \"altsyncram_qed1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_data_module:MTL_SOPC_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402245038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_ic_tag_module MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_tag_module:MTL_SOPC_cpu_ic_tag " "Elaborating entity \"MTL_SOPC_cpu_ic_tag_module\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_tag_module:MTL_SOPC_cpu_ic_tag\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_ic_tag" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 7113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402245046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_tag_module:MTL_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_tag_module:MTL_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_altsyncram" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402245057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0vg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0vg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0vg1 " "Found entity 1: altsyncram_0vg1" {  } { { "db/altsyncram_0vg1.tdf" "" { Text "C:/Integration/db/altsyncram_0vg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402245154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402245154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0vg1 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_tag_module:MTL_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0vg1:auto_generated " "Elaborating entity \"altsyncram_0vg1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_tag_module:MTL_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0vg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402245157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_bht_module MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht " "Elaborating entity \"MTL_SOPC_cpu_bht_module\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_bht" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 7317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402245197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_altsyncram" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402245207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pig1 " "Found entity 1: altsyncram_pig1" {  } { { "db/altsyncram_pig1.tdf" "" { Text "C:/Integration/db/altsyncram_pig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402245292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402245292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pig1 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pig1:auto_generated " "Elaborating entity \"altsyncram_pig1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402245295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_register_bank_a_module MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_a_module:MTL_SOPC_cpu_register_bank_a " "Elaborating entity \"MTL_SOPC_cpu_register_bank_a_module\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_a_module:MTL_SOPC_cpu_register_bank_a\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_register_bank_a" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 7463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402245306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_a_module:MTL_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_a_module:MTL_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_altsyncram" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402245315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p0g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p0g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p0g1 " "Found entity 1: altsyncram_p0g1" {  } { { "db/altsyncram_p0g1.tdf" "" { Text "C:/Integration/db/altsyncram_p0g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402245407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402245407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p0g1 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_a_module:MTL_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_p0g1:auto_generated " "Elaborating entity \"altsyncram_p0g1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_a_module:MTL_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_p0g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402245410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_register_bank_b_module MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_b_module:MTL_SOPC_cpu_register_bank_b " "Elaborating entity \"MTL_SOPC_cpu_register_bank_b_module\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_b_module:MTL_SOPC_cpu_register_bank_b\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_register_bank_b" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 7484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402245458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_b_module:MTL_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_b_module:MTL_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_altsyncram" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402245473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q0g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q0g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q0g1 " "Found entity 1: altsyncram_q0g1" {  } { { "db/altsyncram_q0g1.tdf" "" { Text "C:/Integration/db/altsyncram_q0g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402245573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402245573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q0g1 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_b_module:MTL_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_q0g1:auto_generated " "Elaborating entity \"altsyncram_q0g1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_b_module:MTL_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_q0g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402245576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_dc_tag_module MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_tag_module:MTL_SOPC_cpu_dc_tag " "Elaborating entity \"MTL_SOPC_cpu_dc_tag_module\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_tag_module:MTL_SOPC_cpu_dc_tag\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_dc_tag" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 7917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402245632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_tag_module:MTL_SOPC_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_tag_module:MTL_SOPC_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_altsyncram" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402245642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l7g1 " "Found entity 1: altsyncram_l7g1" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Integration/db/altsyncram_l7g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402245752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402245752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l7g1 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_tag_module:MTL_SOPC_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated " "Elaborating entity \"altsyncram_l7g1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_tag_module:MTL_SOPC_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402245754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_dc_data_module MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data " "Elaborating entity \"MTL_SOPC_cpu_dc_data_module\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_dc_data" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 7971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402245787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_altsyncram" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402245797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29f1 " "Found entity 1: altsyncram_29f1" {  } { { "db/altsyncram_29f1.tdf" "" { Text "C:/Integration/db/altsyncram_29f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402245892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402245892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_29f1 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated " "Elaborating entity \"altsyncram_29f1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402245895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_dc_victim_module MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_victim_module:MTL_SOPC_cpu_dc_victim " "Elaborating entity \"MTL_SOPC_cpu_dc_victim_module\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_victim_module:MTL_SOPC_cpu_dc_victim\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_dc_victim" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 8098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402245901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_victim_module:MTL_SOPC_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_victim_module:MTL_SOPC_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_altsyncram" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402245911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9vc1 " "Found entity 1: altsyncram_9vc1" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "C:/Integration/db/altsyncram_9vc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402246006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402246006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9vc1 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_victim_module:MTL_SOPC_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated " "Elaborating entity \"altsyncram_9vc1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_victim_module:MTL_SOPC_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_mult_cell MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell " "Elaborating entity \"MTL_SOPC_cpu_mult_cell\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_mult_cell" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 9828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_mpt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_mpt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_mpt2 " "Found entity 1: altera_mult_add_mpt2" {  } { { "db/altera_mult_add_mpt2.v" "" { Text "C:/Integration/db/altera_mult_add_mpt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402246150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402246150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_mpt2 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated " "Elaborating entity \"altera_mult_add_mpt2\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_mpt2.v" "altera_mult_add_rtl1" { Text "C:/Integration/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246204 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1386402246213 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402246923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_opt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_opt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_opt2 " "Found entity 1: altera_mult_add_opt2" {  } { { "db/altera_mult_add_opt2.v" "" { Text "C:/Integration/db/altera_mult_add_opt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402247018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402247018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_opt2 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated " "Elaborating entity \"altera_mult_add_opt2\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_opt2.v" "altera_mult_add_rtl1" { Text "C:/Integration/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247033 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1386402247039 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_oci" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 10068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_debug MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_debug\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_oci_debug" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_altera_std_synchronizer" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_ocimem MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem " "Elaborating entity \"MTL_SOPC_cpu_nios2_ocimem\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_ocimem" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_ociram_sp_ram_module MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem\|MTL_SOPC_cpu_ociram_sp_ram_module:MTL_SOPC_cpu_ociram_sp_ram " "Elaborating entity \"MTL_SOPC_cpu_ociram_sp_ram_module\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem\|MTL_SOPC_cpu_ociram_sp_ram_module:MTL_SOPC_cpu_ociram_sp_ram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_ociram_sp_ram" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem\|MTL_SOPC_cpu_ociram_sp_ram_module:MTL_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem\|MTL_SOPC_cpu_ociram_sp_ram_module:MTL_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_altsyncram" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kh71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kh71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kh71 " "Found entity 1: altsyncram_kh71" {  } { { "db/altsyncram_kh71.tdf" "" { Text "C:/Integration/db/altsyncram_kh71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402247761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402247761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kh71 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem\|MTL_SOPC_cpu_ociram_sp_ram_module:MTL_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kh71:auto_generated " "Elaborating entity \"altsyncram_kh71\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem\|MTL_SOPC_cpu_ociram_sp_ram_module:MTL_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kh71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_avalon_reg MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_avalon_reg:the_MTL_SOPC_cpu_nios2_avalon_reg " "Elaborating entity \"MTL_SOPC_cpu_nios2_avalon_reg\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_avalon_reg:the_MTL_SOPC_cpu_nios2_avalon_reg\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_avalon_reg" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_break MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_break:the_MTL_SOPC_cpu_nios2_oci_break " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_break\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_break:the_MTL_SOPC_cpu_nios2_oci_break\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_oci_break" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_xbrk MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_xbrk:the_MTL_SOPC_cpu_nios2_oci_xbrk " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_xbrk\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_xbrk:the_MTL_SOPC_cpu_nios2_oci_xbrk\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_oci_xbrk" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_dbrk MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_dbrk:the_MTL_SOPC_cpu_nios2_oci_dbrk " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_dbrk\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_dbrk:the_MTL_SOPC_cpu_nios2_oci_dbrk\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_oci_dbrk" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_itrace MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_itrace:the_MTL_SOPC_cpu_nios2_oci_itrace " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_itrace\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_itrace:the_MTL_SOPC_cpu_nios2_oci_itrace\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_oci_itrace" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_dtrace MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_dtrace:the_MTL_SOPC_cpu_nios2_oci_dtrace " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_dtrace\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_dtrace:the_MTL_SOPC_cpu_nios2_oci_dtrace\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_oci_dtrace" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_td_mode MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_dtrace:the_MTL_SOPC_cpu_nios2_oci_dtrace\|MTL_SOPC_cpu_nios2_oci_td_mode:MTL_SOPC_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_td_mode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_dtrace:the_MTL_SOPC_cpu_nios2_oci_dtrace\|MTL_SOPC_cpu_nios2_oci_td_mode:MTL_SOPC_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_fifo MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_fifo:the_MTL_SOPC_cpu_nios2_oci_fifo " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_fifo:the_MTL_SOPC_cpu_nios2_oci_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_oci_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_compute_tm_count MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_fifo:the_MTL_SOPC_cpu_nios2_oci_fifo\|MTL_SOPC_cpu_nios2_oci_compute_tm_count:MTL_SOPC_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_compute_tm_count\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_fifo:the_MTL_SOPC_cpu_nios2_oci_fifo\|MTL_SOPC_cpu_nios2_oci_compute_tm_count:MTL_SOPC_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_fifowp_inc MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_fifo:the_MTL_SOPC_cpu_nios2_oci_fifo\|MTL_SOPC_cpu_nios2_oci_fifowp_inc:MTL_SOPC_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_fifowp_inc\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_fifo:the_MTL_SOPC_cpu_nios2_oci_fifo\|MTL_SOPC_cpu_nios2_oci_fifowp_inc:MTL_SOPC_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_fifocount_inc MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_fifo:the_MTL_SOPC_cpu_nios2_oci_fifo\|MTL_SOPC_cpu_nios2_oci_fifocount_inc:MTL_SOPC_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_fifocount_inc\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_fifo:the_MTL_SOPC_cpu_nios2_oci_fifo\|MTL_SOPC_cpu_nios2_oci_fifocount_inc:MTL_SOPC_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_oci_test_bench MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_fifo:the_MTL_SOPC_cpu_nios2_oci_fifo\|MTL_SOPC_cpu_oci_test_bench:the_MTL_SOPC_cpu_oci_test_bench " "Elaborating entity \"MTL_SOPC_cpu_oci_test_bench\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_fifo:the_MTL_SOPC_cpu_nios2_oci_fifo\|MTL_SOPC_cpu_oci_test_bench:the_MTL_SOPC_cpu_oci_test_bench\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_oci_test_bench" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_pib MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_pib:the_MTL_SOPC_cpu_nios2_oci_pib " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_pib\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_pib:the_MTL_SOPC_cpu_nios2_oci_pib\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_oci_pib" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_im MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_im:the_MTL_SOPC_cpu_nios2_oci_im " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_im\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_im:the_MTL_SOPC_cpu_nios2_oci_im\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_oci_im" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_jtag_debug_module_wrapper MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_jtag_debug_module_wrapper:the_MTL_SOPC_cpu_jtag_debug_module_wrapper " "Elaborating entity \"MTL_SOPC_cpu_jtag_debug_module_wrapper\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_jtag_debug_module_wrapper:the_MTL_SOPC_cpu_jtag_debug_module_wrapper\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_jtag_debug_module_wrapper" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_jtag_debug_module_tck MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_jtag_debug_module_wrapper:the_MTL_SOPC_cpu_jtag_debug_module_wrapper\|MTL_SOPC_cpu_jtag_debug_module_tck:the_MTL_SOPC_cpu_jtag_debug_module_tck " "Elaborating entity \"MTL_SOPC_cpu_jtag_debug_module_tck\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_jtag_debug_module_wrapper:the_MTL_SOPC_cpu_jtag_debug_module_wrapper\|MTL_SOPC_cpu_jtag_debug_module_tck:the_MTL_SOPC_cpu_jtag_debug_module_tck\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_wrapper.v" "the_MTL_SOPC_cpu_jtag_debug_module_tck" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_jtag_debug_module_sysclk MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_jtag_debug_module_wrapper:the_MTL_SOPC_cpu_jtag_debug_module_wrapper\|MTL_SOPC_cpu_jtag_debug_module_sysclk:the_MTL_SOPC_cpu_jtag_debug_module_sysclk " "Elaborating entity \"MTL_SOPC_cpu_jtag_debug_module_sysclk\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_jtag_debug_module_wrapper:the_MTL_SOPC_cpu_jtag_debug_module_wrapper\|MTL_SOPC_cpu_jtag_debug_module_sysclk:the_MTL_SOPC_cpu_jtag_debug_module_sysclk\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_wrapper.v" "the_MTL_SOPC_cpu_jtag_debug_module_sysclk" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_jtag_debug_module_wrapper:the_MTL_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_jtag_debug_module_wrapper:the_MTL_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_cpu_jtag_debug_module_phy\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_wrapper.v" "MTL_SOPC_cpu_jtag_debug_module_phy" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_jtag_debug_module_wrapper:the_MTL_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_jtag_debug_module_wrapper:the_MTL_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_sysid MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sysid:sysid " "Elaborating entity \"MTL_SOPC_sysid\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sysid:sysid\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sysid" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_tri_state_bridge_flash_bridge_0 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0 " "Elaborating entity \"MTL_SOPC_tri_state_bridge_flash_bridge_0\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "tri_state_bridge_flash_bridge_0" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_tri_state_bridge_flash_pinSharer_0 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0 " "Elaborating entity \"MTL_SOPC_tri_state_bridge_flash_pinSharer_0\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "tri_state_bridge_flash_pinsharer_0" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer:pin_sharer " "Elaborating entity \"MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer:pin_sharer\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0.v" "pin_sharer" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247961 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer.sv(80) " "Verilog HDL assignment warning at MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer.sv(80): truncated value with size 32 to match size of target (1)" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386402247962 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0|MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer:pin_sharer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter:arbiter " "Elaborating entity \"MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter:arbiter\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0.v" "arbiter" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arbitrator_core MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb " "Elaborating entity \"altera_merlin_std_arbitrator_core\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter.sv" "arb" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arb_adder MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder " "Elaborating entity \"altera_merlin_std_arb_adder\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "adder" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cfi_flash MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cfi_flash:cfi_flash " "Elaborating entity \"MTL_SOPC_cfi_flash\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cfi_flash:cfi_flash\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cfi_flash" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_translator MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cfi_flash:cfi_flash\|altera_tristate_controller_translator:tdt " "Elaborating entity \"altera_tristate_controller_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cfi_flash:cfi_flash\|altera_tristate_controller_translator:tdt\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cfi_flash.v" "tdt" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cfi_flash.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247988 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_tristate_controller_translator.sv(128) " "Verilog HDL assignment warning at altera_tristate_controller_translator.sv(128): truncated value with size 32 to match size of target (2)" {  } { { "MTL_SOPC/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_tristate_controller_translator.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386402247989 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cfi_flash:cfi_flash|altera_tristate_controller_translator:tdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cfi_flash:cfi_flash\|altera_merlin_slave_translator:slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cfi_flash:cfi_flash\|altera_merlin_slave_translator:slave_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cfi_flash.v" "slave_translator" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cfi_flash.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_aggregator MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cfi_flash:cfi_flash\|altera_tristate_controller_aggregator:tda " "Elaborating entity \"altera_tristate_controller_aggregator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cfi_flash:cfi_flash\|altera_tristate_controller_aggregator:tda\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cfi_flash.v" "tda" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cfi_flash.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402247997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_pio_0 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_pio_0:pio_0 " "Elaborating entity \"MTL_SOPC_pio_0\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_pio_0:pio_0\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "pio_0" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_pio_1 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_pio_1:pio_1 " "Elaborating entity \"MTL_SOPC_pio_1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_pio_1:pio_1\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "pio_1" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cpu_instruction_master_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cpu_data_master_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "alt_vip_vfr_0_avalon_master_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cpu_jtag_debug_module_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:sram_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:sram_avalon_slave_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sram_avalon_slave_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:epcs_flash_controller_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:epcs_flash_controller_epcs_control_port_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "epcs_flash_controller_epcs_control_port_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:clock_crossing_io_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:clock_crossing_io_s0_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "clock_crossing_io_s0_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:cfi_flash_uas_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:cfi_flash_uas_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cfi_flash_uas_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:altpll_sys_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:altpll_sys_pll_slave_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "altpll_sys_pll_slave_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sdram_s1_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 3028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "alt_vip_vfr_0_avalon_slave_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 3094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:multi_touch_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:multi_touch_avalon_slave_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "multi_touch_avalon_slave_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 3160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:pio_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:pio_1_s1_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "pio_1_s1_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 3226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_translator:clock_crossing_io_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_translator:clock_crossing_io_m0_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "clock_crossing_io_m0_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 3684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sysid_control_slave_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 3750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "timer_s1_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 3816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "key_s1_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 3882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:lcd_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:lcd_control_slave_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "lcd_control_slave_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_translator_avalon_universal_master_0_agent\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "alt_vip_vfr_0_avalon_master_translator_avalon_universal_master_0_agent" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sram_avalon_slave_translator_avalon_universal_slave_0_agent" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:cfi_flash_uas_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:cfi_flash_uas_translator_avalon_universal_slave_0_agent\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cfi_flash_uas_translator_avalon_universal_slave_0_agent" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:cfi_flash_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:cfi_flash_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 5012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 5419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 5460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_agent:clock_crossing_io_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_agent:clock_crossing_io_m0_translator_avalon_universal_master_0_agent\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "clock_crossing_io_m0_translator_avalon_universal_master_0_agent" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 6966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sysid_control_slave_translator_avalon_universal_slave_0_agent" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 7088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_addr_router MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router:addr_router " "Elaborating entity \"MTL_SOPC_addr_router\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router:addr_router\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "addr_router" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 7714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_addr_router_default_decode MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router:addr_router\|MTL_SOPC_addr_router_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_addr_router_default_decode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router:addr_router\|MTL_SOPC_addr_router_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router.sv" "the_default_decode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_addr_router_001 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_001:addr_router_001 " "Elaborating entity \"MTL_SOPC_addr_router_001\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_001:addr_router_001\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "addr_router_001" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 7730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_addr_router_001_default_decode MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_001:addr_router_001\|MTL_SOPC_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_addr_router_001_default_decode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_001:addr_router_001\|MTL_SOPC_addr_router_001_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_001.sv" "the_default_decode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_addr_router_002 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_002:addr_router_002 " "Elaborating entity \"MTL_SOPC_addr_router_002\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_002:addr_router_002\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "addr_router_002" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 7746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_addr_router_002_default_decode MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_002:addr_router_002\|MTL_SOPC_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_addr_router_002_default_decode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_002:addr_router_002\|MTL_SOPC_addr_router_002_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_002.sv" "the_default_decode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router:id_router " "Elaborating entity \"MTL_SOPC_id_router\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router:id_router\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "id_router" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 7762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router_default_decode MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router:id_router\|MTL_SOPC_id_router_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_id_router_default_decode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router:id_router\|MTL_SOPC_id_router_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router.sv" "the_default_decode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router_001 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_001:id_router_001 " "Elaborating entity \"MTL_SOPC_id_router_001\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_001:id_router_001\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "id_router_001" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 7778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router_001_default_decode MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_001:id_router_001\|MTL_SOPC_id_router_001_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_id_router_001_default_decode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_001:id_router_001\|MTL_SOPC_id_router_001_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_001.sv" "the_default_decode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router_004 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_004:id_router_004 " "Elaborating entity \"MTL_SOPC_id_router_004\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_004:id_router_004\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "id_router_004" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 7826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router_004_default_decode MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_004:id_router_004\|MTL_SOPC_id_router_004_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_id_router_004_default_decode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_004:id_router_004\|MTL_SOPC_id_router_004_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_004.sv" "the_default_decode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router_005 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_005:id_router_005 " "Elaborating entity \"MTL_SOPC_id_router_005\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_005:id_router_005\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "id_router_005" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 7842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router_005_default_decode MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_005:id_router_005\|MTL_SOPC_id_router_005_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_id_router_005_default_decode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_005:id_router_005\|MTL_SOPC_id_router_005_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_005.sv" "the_default_decode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router_007 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_007:id_router_007 " "Elaborating entity \"MTL_SOPC_id_router_007\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_007:id_router_007\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "id_router_007" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 7874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router_007_default_decode MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_007:id_router_007\|MTL_SOPC_id_router_007_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_id_router_007_default_decode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_007:id_router_007\|MTL_SOPC_id_router_007_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_007.sv" "the_default_decode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_007.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402248932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_addr_router_003 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_003:addr_router_003 " "Elaborating entity \"MTL_SOPC_addr_router_003\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_003:addr_router_003\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "addr_router_003" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_addr_router_003_default_decode MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_003:addr_router_003\|MTL_SOPC_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_addr_router_003_default_decode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_003:addr_router_003\|MTL_SOPC_addr_router_003_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_003.sv" "the_default_decode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router_017 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_017:id_router_017 " "Elaborating entity \"MTL_SOPC_id_router_017\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_017:id_router_017\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "id_router_017" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router_017_default_decode MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_017:id_router_017\|MTL_SOPC_id_router_017_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_id_router_017_default_decode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_017:id_router_017\|MTL_SOPC_id_router_017_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_017.sv" "the_default_decode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_017.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter MTL_SOPC:MTL_SOPC_inst\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_traffic_limiter:limiter\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "limiter" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter MTL_SOPC:MTL_SOPC_inst\|altera_merlin_traffic_limiter:limiter_002 " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_traffic_limiter:limiter_002\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "limiter_002" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "burst_adapter" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_001 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_001\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "burst_adapter_001" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "burst_adapter_002" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249130 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 altera_merlin_burst_adapter.sv(990) " "Verilog HDL assignment warning at altera_merlin_burst_adapter.sv(990): truncated value with size 8 to match size of target (3)" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386402249134 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MTL_SOPC:MTL_SOPC_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_reset_controller:rst_controller\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "rst_controller" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MTL_SOPC:MTL_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cmd_xbar_demux MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"MTL_SOPC_cmd_xbar_demux\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cmd_xbar_demux" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cmd_xbar_demux_001 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"MTL_SOPC_cmd_xbar_demux_001\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cmd_xbar_demux_001" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cmd_xbar_demux_002 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"MTL_SOPC_cmd_xbar_demux_002\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cmd_xbar_demux_002" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cmd_xbar_mux MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"MTL_SOPC_cmd_xbar_mux\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cmd_xbar_mux" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_mux.sv" "arb" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_mux.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_rsp_xbar_demux MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"MTL_SOPC_rsp_xbar_demux\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "rsp_xbar_demux" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_rsp_xbar_mux MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"MTL_SOPC_rsp_xbar_mux\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "rsp_xbar_mux" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 9165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux.sv" "arb" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_rsp_xbar_mux_001 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"MTL_SOPC_rsp_xbar_mux_001\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "rsp_xbar_mux_001" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 9278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux_001.sv" "arb" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux_001.sv" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cmd_xbar_demux_003 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_demux_003:cmd_xbar_demux_003 " "Elaborating entity \"MTL_SOPC_cmd_xbar_demux_003\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_demux_003:cmd_xbar_demux_003\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cmd_xbar_demux_003" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 9325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_rsp_xbar_demux_017 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_demux_017:rsp_xbar_demux_017 " "Elaborating entity \"MTL_SOPC_rsp_xbar_demux_017\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_demux_017:rsp_xbar_demux_017\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "rsp_xbar_demux_017" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 9342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_rsp_xbar_mux_003 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_003:rsp_xbar_mux_003 " "Elaborating entity \"MTL_SOPC_rsp_xbar_mux_003\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_003:rsp_xbar_mux_003\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "rsp_xbar_mux_003" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 9474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux_003.sv" "arb" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux_003.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter MTL_SOPC:MTL_SOPC_inst\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_width_adapter:width_adapter\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "width_adapter" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 9532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter MTL_SOPC:MTL_SOPC_inst\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "width_adapter_001" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 9590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249671 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1386402249675 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402249675 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402249676 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1386402249676 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter MTL_SOPC:MTL_SOPC_inst\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "width_adapter_002" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 9648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter MTL_SOPC:MTL_SOPC_inst\|altera_merlin_width_adapter:width_adapter_003 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_width_adapter:width_adapter_003\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "width_adapter_003" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 9706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249693 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1386402249699 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402249699 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402249699 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1386402249699 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_003"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter MTL_SOPC:MTL_SOPC_inst\|altera_merlin_width_adapter:width_adapter_005 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_width_adapter:width_adapter_005\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "width_adapter_005" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 9822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249715 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1386402249720 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_005"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402249720 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_005"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386402249721 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_005"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1386402249721 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_005"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser MTL_SOPC:MTL_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "crosser" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 9856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser MTL_SOPC:MTL_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402249758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_irq_mapper MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_irq_mapper:irq_mapper " "Elaborating entity \"MTL_SOPC_irq_mapper\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_irq_mapper:irq_mapper\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "irq_mapper" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 10717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402250111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "irq_synchronizer" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 10728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402250116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402250131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402250158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402250158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402250158 ""}  } { { "MTL_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386402250158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402250161 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "MTL_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402250162 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_MTL_SOPC_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_MTL_SOPC_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_oci_itrace" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3509 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1386402256999 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_oci_itrace:the_MTL_SOPC_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[63\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[63\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[63\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[62\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[62\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[62\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[61\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[61\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[61\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[60\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[60\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[60\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[59\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[59\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[59\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[58\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[58\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[58\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[57\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[57\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[57\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[47\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[47\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[47\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[46\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[46\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[46\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[45\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[45\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[45\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[44\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[44\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[44\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[43\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[43\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[43\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[42\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[42\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[42\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[31\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[31\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[31\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[30\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[30\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[30\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[29\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[29\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[29\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[28\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[28\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[28\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[27\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[27\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[27\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[26\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[26\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[26\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[25\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[25\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[25\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[15\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[15\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[15\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[14\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[14\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[14\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[13\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[13\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[13\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[12\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[12\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[12\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[11\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[11\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[11\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[10\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[10\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[10\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386402257179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mm14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mm14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mm14 " "Found entity 1: altsyncram_mm14" {  } { { "db/altsyncram_mm14.tdf" "" { Text "C:/Integration/db/altsyncram_mm14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402259344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402259344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/Integration/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402259578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402259578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Integration/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402259765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402259765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8ai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8ai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8ai " "Found entity 1: cntr_8ai" {  } { { "db/cntr_8ai.tdf" "" { Text "C:/Integration/db/cntr_8ai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402259989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402259989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "C:/Integration/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402260133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402260133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "C:/Integration/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402260279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402260279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Integration/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402260373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402260373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Integration/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402260502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402260502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Integration/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402260616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402260616 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402260797 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[74\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[74\]\"" {  } { { "db/altsyncram_hqd1.tdf" "" { Text "C:/Integration/db/altsyncram_hqd1.tdf" 2185 2 0 } } { "db/a_dpfifo_fd31.tdf" "" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 45 2 0 } } { "db/scfifo_vq61.tdf" "" { Text "C:/Integration/db/scfifo_vq61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "MTL_SOPC/synthesis/submodules/touch_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 203 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2032 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402263119 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[75\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[75\]\"" {  } { { "db/altsyncram_hqd1.tdf" "" { Text "C:/Integration/db/altsyncram_hqd1.tdf" 2214 2 0 } } { "db/a_dpfifo_fd31.tdf" "" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 45 2 0 } } { "db/scfifo_vq61.tdf" "" { Text "C:/Integration/db/scfifo_vq61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "MTL_SOPC/synthesis/submodules/touch_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 203 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2032 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402263119 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[76\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[76\]\"" {  } { { "db/altsyncram_hqd1.tdf" "" { Text "C:/Integration/db/altsyncram_hqd1.tdf" 2243 2 0 } } { "db/a_dpfifo_fd31.tdf" "" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 45 2 0 } } { "db/scfifo_vq61.tdf" "" { Text "C:/Integration/db/scfifo_vq61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "MTL_SOPC/synthesis/submodules/touch_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 203 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2032 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402263119 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[77\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[77\]\"" {  } { { "db/altsyncram_hqd1.tdf" "" { Text "C:/Integration/db/altsyncram_hqd1.tdf" 2272 2 0 } } { "db/a_dpfifo_fd31.tdf" "" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 45 2 0 } } { "db/scfifo_vq61.tdf" "" { Text "C:/Integration/db/scfifo_vq61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "MTL_SOPC/synthesis/submodules/touch_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 203 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2032 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402263119 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[78\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[78\]\"" {  } { { "db/altsyncram_hqd1.tdf" "" { Text "C:/Integration/db/altsyncram_hqd1.tdf" 2301 2 0 } } { "db/a_dpfifo_fd31.tdf" "" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 45 2 0 } } { "db/scfifo_vq61.tdf" "" { Text "C:/Integration/db/scfifo_vq61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "MTL_SOPC/synthesis/submodules/touch_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 203 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2032 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402263119 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[79\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[79\]\"" {  } { { "db/altsyncram_hqd1.tdf" "" { Text "C:/Integration/db/altsyncram_hqd1.tdf" 2330 2 0 } } { "db/a_dpfifo_fd31.tdf" "" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 45 2 0 } } { "db/scfifo_vq61.tdf" "" { Text "C:/Integration/db/scfifo_vq61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "MTL_SOPC/synthesis/submodules/touch_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 203 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2032 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402263119 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[24\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_akl1.tdf" "" { Text "C:/Integration/db/altsyncram_akl1.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1934 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402263119 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_akl1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[25\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_akl1.tdf" "" { Text "C:/Integration/db/altsyncram_akl1.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1934 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402263119 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_akl1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[26\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_akl1.tdf" "" { Text "C:/Integration/db/altsyncram_akl1.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1934 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402263119 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_akl1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[27\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_akl1.tdf" "" { Text "C:/Integration/db/altsyncram_akl1.tdf" 851 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1934 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402263119 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_akl1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[28\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_akl1.tdf" "" { Text "C:/Integration/db/altsyncram_akl1.tdf" 881 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1934 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402263119 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_akl1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[29\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_akl1.tdf" "" { Text "C:/Integration/db/altsyncram_akl1.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1934 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402263119 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_akl1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[30\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_akl1.tdf" "" { Text "C:/Integration/db/altsyncram_akl1.tdf" 941 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1934 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402263119 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_akl1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[31\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_akl1.tdf" "" { Text "C:/Integration/db/altsyncram_akl1.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1934 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402263119 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_akl1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1386402263119 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1386402263119 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1386402271558 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1386402271558 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386402289904 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1386402289904 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1386402289904 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|Add18 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|Add18\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "Add18" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 8682 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402289909 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402289909 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402289909 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1386402289909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402289984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402289984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402289984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402289984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402289984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402289984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402289984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402289984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402289984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402289984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402289984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402289984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402289984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402289984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402289984 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386402289984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6rc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6rc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6rc1 " "Found entity 1: altsyncram_6rc1" {  } { { "db/altsyncram_6rc1.tdf" "" { Text "C:/Integration/db/altsyncram_6rc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402290127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402290127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402290186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290187 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386402290187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_erc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_erc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_erc1 " "Found entity 1: altsyncram_erc1" {  } { { "db/altsyncram_erc1.tdf" "" { Text "C:/Integration/db/altsyncram_erc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402290278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402290278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|lpm_add_sub:Add18 " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|lpm_add_sub:Add18\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 8682 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402290343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|lpm_add_sub:Add18 " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|lpm_add_sub:Add18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290343 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 8682 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386402290343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "C:/Integration/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402290440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402290440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402290499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290499 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386402290499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1l01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1l01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1l01 " "Found entity 1: mult_1l01" {  } { { "db/mult_1l01.tdf" "" { Text "C:/Integration/db/mult_1l01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402290601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402290601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402290659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386402290659 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386402290659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1s01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1s01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1s01 " "Found entity 1: mult_1s01" {  } { { "db/mult_1s01.tdf" "" { Text "C:/Integration/db/mult_1s01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386402290740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386402290740 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1386402294000 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1386402294000 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1386402294430 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1386402294430 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1386402294430 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1386402294430 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1386402294431 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "15 " "15 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1386402294494 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[0\]\" and its non-tri-state driver." {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1386402295072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[2\]\" and its non-tri-state driver." {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1386402295072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[4\]\" and its non-tri-state driver." {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1386402295072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[6\]\" and its non-tri-state driver." {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1386402295072 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1386402295072 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Bidir \"PS2_CLK\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 235 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 236 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 240 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT " "Bidir \"SD_DAT\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 241 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 242 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 256 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 257 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 259 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 264 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[0\] " "Bidir \"ENET_DATA\[0\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[1\] " "Bidir \"ENET_DATA\[1\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[2\] " "Bidir \"ENET_DATA\[2\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[3\] " "Bidir \"ENET_DATA\[3\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[4\] " "Bidir \"ENET_DATA\[4\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[5\] " "Bidir \"ENET_DATA\[5\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[6\] " "Bidir \"ENET_DATA\[6\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[7\] " "Bidir \"ENET_DATA\[7\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[8\] " "Bidir \"ENET_DATA\[8\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[9\] " "Bidir \"ENET_DATA\[9\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[10\] " "Bidir \"ENET_DATA\[10\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[11\] " "Bidir \"ENET_DATA\[11\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[12\] " "Bidir \"ENET_DATA\[12\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[13\] " "Bidir \"ENET_DATA\[13\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[14\] " "Bidir \"ENET_DATA\[14\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[15\] " "Bidir \"ENET_DATA\[15\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "Bidir \"OTG_DATA\[0\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "Bidir \"OTG_DATA\[1\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "Bidir \"OTG_DATA\[2\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "Bidir \"OTG_DATA\[3\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "Bidir \"OTG_DATA\[4\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "Bidir \"OTG_DATA\[5\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "Bidir \"OTG_DATA\[6\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "Bidir \"OTG_DATA\[7\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "Bidir \"OTG_DATA\[8\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "Bidir \"OTG_DATA\[9\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "Bidir \"OTG_DATA\[10\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "Bidir \"OTG_DATA\[11\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "Bidir \"OTG_DATA\[12\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "Bidir \"OTG_DATA\[13\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "Bidir \"OTG_DATA\[14\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "Bidir \"OTG_DATA\[15\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_FSPEED " "Bidir \"OTG_FSPEED\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 289 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_LSPEED " "Bidir \"OTG_LSPEED\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386402295073 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1386402295073 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 440 -1 0 } } { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 374 -1 0 } } { "MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "MTL_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "MTL_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 171 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 354 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 5523 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 348 -1 0 } } { "db/dcfifo_8dk1.tdf" "" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 78 2 0 } } { "db/dcfifo_8dk1.tdf" "" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 82 2 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 366 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 304 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 5922 -1 0 } } { "MTL_SOPC/synthesis/submodules/i2c_touch_config.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/i2c_touch_config.v" 148 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "MTL_SOPC/synthesis/submodules/i2c_touch_config.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/i2c_touch_config.v" 260 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 5954 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 9256 -1 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 266 -1 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" 159 -1 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 55 -1 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_stream_output.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_stream_output.v" 29 -1 0 } } { "MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 96 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 393 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 990 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 5885 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 9405 -1 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" 120 -1 0 } } { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Integration/db/a_graycounter_p96.tdf" 37 2 0 } } { "db/a_graycounter_fgc.tdf" "" { Text "C:/Integration/db/a_graycounter_fgc.tdf" 37 2 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_core.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_core.v" 71 -1 0 } } { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 61 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" 162 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_timer.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_timer.v" 166 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 242 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 252 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 131 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1386402295636 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1386402295637 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[0\]~synth " "Node \"GPIO_1\[0\]~synth\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402304390 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[2\]~synth " "Node \"GPIO_1\[2\]~synth\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402304390 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[4\]~synth " "Node \"GPIO_1\[4\]~synth\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402304390 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[6\]~synth " "Node \"GPIO_1\[6\]~synth\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402304390 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1386402304390 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[0\] GND " "Pin \"HEX0_D\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX0_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[1\] GND " "Pin \"HEX0_D\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX0_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[2\] GND " "Pin \"HEX0_D\[2\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX0_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[3\] GND " "Pin \"HEX0_D\[3\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX0_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[4\] GND " "Pin \"HEX0_D\[4\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX0_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[5\] GND " "Pin \"HEX0_D\[5\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX0_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[6\] GND " "Pin \"HEX0_D\[6\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX0_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[0\] GND " "Pin \"HEX1_D\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX1_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[1\] GND " "Pin \"HEX1_D\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX1_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[2\] GND " "Pin \"HEX1_D\[2\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX1_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[3\] GND " "Pin \"HEX1_D\[3\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX1_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[4\] GND " "Pin \"HEX1_D\[4\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX1_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[5\] GND " "Pin \"HEX1_D\[5\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX1_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[6\] GND " "Pin \"HEX1_D\[6\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX1_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[0\] GND " "Pin \"HEX2_D\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX2_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[1\] GND " "Pin \"HEX2_D\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX2_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[2\] GND " "Pin \"HEX2_D\[2\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX2_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[3\] GND " "Pin \"HEX2_D\[3\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX2_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[4\] GND " "Pin \"HEX2_D\[4\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX2_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[5\] GND " "Pin \"HEX2_D\[5\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX2_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[6\] GND " "Pin \"HEX2_D\[6\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX2_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[0\] GND " "Pin \"HEX3_D\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX3_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[1\] GND " "Pin \"HEX3_D\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX3_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[2\] GND " "Pin \"HEX3_D\[2\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX3_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[3\] GND " "Pin \"HEX3_D\[3\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX3_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[4\] GND " "Pin \"HEX3_D\[4\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX3_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[5\] GND " "Pin \"HEX3_D\[5\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX3_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[6\] GND " "Pin \"HEX3_D\[6\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX3_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[0\] GND " "Pin \"HEX4_D\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX4_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[1\] GND " "Pin \"HEX4_D\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX4_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[2\] GND " "Pin \"HEX4_D\[2\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX4_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[3\] GND " "Pin \"HEX4_D\[3\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX4_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[4\] GND " "Pin \"HEX4_D\[4\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX4_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[5\] GND " "Pin \"HEX4_D\[5\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX4_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[6\] GND " "Pin \"HEX4_D\[6\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX4_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[0\] GND " "Pin \"HEX5_D\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX5_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[1\] GND " "Pin \"HEX5_D\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX5_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[2\] GND " "Pin \"HEX5_D\[2\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX5_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[3\] GND " "Pin \"HEX5_D\[3\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX5_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[4\] GND " "Pin \"HEX5_D\[4\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX5_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[5\] GND " "Pin \"HEX5_D\[5\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX5_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[6\] GND " "Pin \"HEX5_D\[6\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX5_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[0\] GND " "Pin \"HEX6_D\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX6_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[1\] GND " "Pin \"HEX6_D\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX6_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[2\] GND " "Pin \"HEX6_D\[2\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX6_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[3\] GND " "Pin \"HEX6_D\[3\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX6_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[4\] GND " "Pin \"HEX6_D\[4\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX6_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[5\] GND " "Pin \"HEX6_D\[5\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX6_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[6\] GND " "Pin \"HEX6_D\[6\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX6_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[0\] GND " "Pin \"HEX7_D\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX7_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[1\] GND " "Pin \"HEX7_D\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX7_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[2\] GND " "Pin \"HEX7_D\[2\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX7_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[3\] GND " "Pin \"HEX7_D\[3\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX7_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[4\] GND " "Pin \"HEX7_D\[4\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX7_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[5\] GND " "Pin \"HEX7_D\[5\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX7_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[6\] GND " "Pin \"HEX7_D\[6\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|HEX7_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK GND " "Pin \"VGA_BLANK\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 247 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD GND " "Pin \"ENET_CMD\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|ENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N GND " "Pin \"ENET_CS_N\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N GND " "Pin \"ENET_RD_N\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N GND " "Pin \"ENET_WR_N\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET VCC " "Pin \"TD_RESET\" is stuck at VCC" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|TD_RESET"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[0\] GND " "Pin \"OTG_DACK_N\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|OTG_DACK_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[1\] GND " "Pin \"OTG_DACK_N\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|OTG_DACK_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 292 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 293 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 294 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 298 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386402304395 "|MTL_DEMO|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1386402304395 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "824 " "824 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1386402313457 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Integration/MTL_DEMO.map.smsg " "Generated suppressed messages file C:/Integration/MTL_DEMO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1386402316073 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 9 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 9 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1386402319241 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1386402319664 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402319664 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 200 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402321835 "|MTL_DEMO|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402321835 "|MTL_DEMO|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402321835 "|MTL_DEMO|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "No output dependent on input pin \"ENET_INT\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 271 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402321835 "|MTL_DEMO|ENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 277 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402321835 "|MTL_DEMO|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 278 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402321835 "|MTL_DEMO|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 278 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402321835 "|MTL_DEMO|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 278 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402321835 "|MTL_DEMO|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 278 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402321835 "|MTL_DEMO|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 278 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402321835 "|MTL_DEMO|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 278 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402321835 "|MTL_DEMO|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 278 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402321835 "|MTL_DEMO|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 278 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402321835 "|MTL_DEMO|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 279 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402321835 "|MTL_DEMO|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 281 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402321835 "|MTL_DEMO|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[0\] " "No output dependent on input pin \"OTG_DREQ\[0\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 288 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402321835 "|MTL_DEMO|OTG_DREQ[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[1\] " "No output dependent on input pin \"OTG_DREQ\[1\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 288 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402321835 "|MTL_DEMO|OTG_DREQ[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[0\] " "No output dependent on input pin \"OTG_INT\[0\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 290 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402321835 "|MTL_DEMO|OTG_INT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[1\] " "No output dependent on input pin \"OTG_INT\[1\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 290 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402321835 "|MTL_DEMO|OTG_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386402321835 "|MTL_DEMO|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1386402321835 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13138 " "Implemented 13138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1386402321837 ""} { "Info" "ICUT_CUT_TM_OPINS" "244 " "Implemented 244 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1386402321837 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "128 " "Implemented 128 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1386402321837 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12254 " "Implemented 12254 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1386402321837 ""} { "Info" "ICUT_CUT_TM_RAMS" "456 " "Implemented 456 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1386402321837 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1386402321837 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1386402321837 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1386402321837 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 404 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 404 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "859 " "Peak virtual memory: 859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386402322148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 07 02:45:22 2013 " "Processing ended: Sat Dec 07 02:45:22 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386402322148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386402322148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386402322148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386402322148 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1386402324905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386402324906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 07 02:45:24 2013 " "Processing started: Sat Dec 07 02:45:24 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386402324906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1386402324906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MTL_DEMO -c MTL_DEMO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MTL_DEMO -c MTL_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1386402324906 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1386402325014 ""}
{ "Info" "0" "" "Project  = MTL_DEMO" {  } {  } 0 0 "Project  = MTL_DEMO" 0 0 "Fitter" 0 0 1386402325015 ""}
{ "Info" "0" "" "Revision = MTL_DEMO" {  } {  } 0 0 "Revision = MTL_DEMO" 0 0 "Fitter" 0 0 1386402325016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1386402326033 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MTL_DEMO EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"MTL_DEMO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1386402326273 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1\|pll Cyclone II PLL " "Implemented PLL \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1\|_clk0 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 11603 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1386402326370 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1\|_clk1 2 1 -60 -1667 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -60 degrees (-1667 ps) for MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 11604 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1386402326370 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1\|_clk2 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 11605 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1386402326370 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 11603 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1386402326370 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_pll:vga_pll_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"vga_pll:vga_pll_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_pll:vga_pll_inst\|altpll:altpll_component\|_clk0 11 9 0 0 " "Implementing clock multiplication of 11, clock division of 9, and phase shift of 0 degrees (0 ps) for vga_pll:vga_pll_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 11623 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1386402326372 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 11623 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1386402326372 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1386402326781 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1386402326795 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1386402327741 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1386402327741 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1386402327741 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 34448 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1386402327788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 34449 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1386402327788 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1386402327788 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1386402327948 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 416 " "No exact pin location assignment(s) for 33 pins of 416 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[8\] " "Pin GPIO_1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[9\] " "Pin GPIO_1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[10\] " "Pin GPIO_1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[11\] " "Pin GPIO_1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[12\] " "Pin GPIO_1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[13\] " "Pin GPIO_1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[14\] " "Pin GPIO_1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[15\] " "Pin GPIO_1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[16\] " "Pin GPIO_1\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[17\] " "Pin GPIO_1\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[18\] " "Pin GPIO_1\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[19\] " "Pin GPIO_1\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[20\] " "Pin GPIO_1\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[21\] " "Pin GPIO_1\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[22\] " "Pin GPIO_1\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[23\] " "Pin GPIO_1\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[24\] " "Pin GPIO_1\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[25\] " "Pin GPIO_1\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[26\] " "Pin GPIO_1\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[27\] " "Pin GPIO_1\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[28\] " "Pin GPIO_1\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[29\] " "Pin GPIO_1\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[30\] " "Pin GPIO_1\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[31\] " "Pin GPIO_1\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[32\] " "Pin GPIO_1\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[33\] " "Pin GPIO_1\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[34\] " "Pin GPIO_1\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[35\] " "Pin GPIO_1\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[3\] " "Pin GPIO_1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[4\] " "Pin GPIO_1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[5\] " "Pin GPIO_1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[6\] " "Pin GPIO_1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[7\] " "Pin GPIO_1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1386402328637 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1386402328637 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc130_common_sync " "Entity alt_vipitc130_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_8dk1 " "Entity dcfifo_8dk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe21\|dffe22a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe21\|dffe22a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe17\|dffe18a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1386402330313 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1386402330313 ""}
{ "Info" "ISTA_SDC_FOUND" "MTL_SOPC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'MTL_SOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1386402330958 ""}
{ "Info" "ISTA_SDC_FOUND" "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.sdc " "Reading SDC File: 'MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1386402331009 ""}
{ "Info" "ISTA_SDC_FOUND" "MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc " "Reading SDC File: 'MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1386402331153 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc130_IS2Vid instance MTL_SOPC_inst\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc130_IS2Vid instance MTL_SOPC_inst\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1386402331274 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 64 MTL_SOPC_inst\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc130_cvo.sdc(64): MTL_SOPC_inst\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc130_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc130_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331302 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc130_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc130_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331302 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 68 *alt_vipitc130_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(68): *alt_vipitc130_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331316 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331316 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 69 *alt_vipitc130_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(69): *alt_vipitc130_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331330 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 70 *alt_vipitc130_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(70): *alt_vipitc130_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331345 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331345 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 71 *alt_vipitc130_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(71): *alt_vipitc130_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331359 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331359 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 72 *alt_vipitc130_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(72): *alt_vipitc130_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331372 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331372 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 73 *alt_vipitc130_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(73): *alt_vipitc130_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331390 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331390 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 74 *alt_vipitc130_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(74): *alt_vipitc130_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331410 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331410 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331410 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 75 *alt_vipitc130_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(75): *alt_vipitc130_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331427 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331427 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 76 *alt_vipitc130_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(76): *alt_vipitc130_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331447 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 77 *alt_vipitc130_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(77): *alt_vipitc130_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331467 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 78 *alt_vipitc130_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(78): *alt_vipitc130_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331481 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 79 *alt_vipitc130_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(79): *alt_vipitc130_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331496 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331496 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 80 *alt_vipitc130_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(80): *alt_vipitc130_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331512 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331512 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331512 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 81 *alt_vipitc130_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(81): *alt_vipitc130_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331526 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 82 *alt_vipitc130_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(82): *alt_vipitc130_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331541 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331541 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 83 *alt_vipitc130_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(83): *alt_vipitc130_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331554 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 84 *alt_vipitc130_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(84): *alt_vipitc130_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331570 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331570 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 85 *alt_vipitc130_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(85): *alt_vipitc130_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331589 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 86 *alt_vipitc130_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(86): *alt_vipitc130_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331608 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331608 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 87 *alt_vipitc130_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc130_cvo.sdc(87): *alt_vipitc130_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331625 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331625 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 88 *alt_vipitc130_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc130_cvo.sdc(88): *alt_vipitc130_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331644 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331645 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331645 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 89 *alt_vipitc130_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc130_cvo.sdc(89): *alt_vipitc130_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331665 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331665 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 90 *alt_vipitc130_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc130_cvo.sdc(90): *alt_vipitc130_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331683 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331683 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 91 *alt_vipitc130_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc130_cvo.sdc(91): *alt_vipitc130_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331701 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331701 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 92 *alt_vipitc130_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(92): *alt_vipitc130_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331716 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331716 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 93 *alt_vipitc130_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(93): *alt_vipitc130_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331730 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331730 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 94 *alt_vipitc130_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(94): *alt_vipitc130_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331749 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 95 *alt_vipitc130_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(95): *alt_vipitc130_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331763 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331763 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331763 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 98 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(98): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331794 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331794 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 99 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(99): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331809 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331809 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 101 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(101): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331838 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331838 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 102 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(102): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331852 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331852 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 103 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(103): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331869 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331869 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 104 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(104): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331882 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331882 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 105 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_write_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(105): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_write_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_write_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_write_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331894 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331894 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 106 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(106): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331907 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331907 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331907 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 107 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(107): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331923 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331923 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 108 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(108): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331938 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331938 ""}
{ "Info" "ISTA_SDC_FOUND" "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.sdc " "Reading SDC File: 'MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1386402331939 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipvfr130_vfr.sdc 1 *alt_vipvfr130_common_gray_clock_crosser*shift_register\[2\]* keeper " "Ignored filter at alt_vipvfr130_vfr.sdc(1): *alt_vipvfr130_common_gray_clock_crosser*shift_register\[2\]* could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1386402331955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipvfr130_vfr.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipvfr130_vfr.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipvfr130_common_gray_clock_crosser*shift_register\[2\]*\}\] " "set_false_path -to \[get_keepers \{*alt_vipvfr130_common_gray_clock_crosser*shift_register\[2\]*\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331956 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1386402331956 ""}
{ "Info" "ISTA_SDC_FOUND" "MTL_DEMO.SDC " "Reading SDC File: 'MTL_DEMO.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1386402331956 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga_pll_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 9 -multiply_by 11 -duty_cycle 50.00 -name \{vga_pll_inst\|altpll_component\|pll\|clk\[0\]\} \{vga_pll_inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{vga_pll_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 9 -multiply_by 11 -duty_cycle 50.00 -name \{vga_pll_inst\|altpll_component\|pll\|clk\[0\]\} \{vga_pll_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331965 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\]\} \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\]\} " "create_generated_clock -source \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\]\} \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331965 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[1\]\} \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[1\]\} " "create_generated_clock -source \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[1\]\} \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331965 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\]\} \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\]\} " "create_generated_clock -source \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\]\} \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1386402331965 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1386402331965 ""}
{ "Warning" "WSTA_FAMILY_DOESNT_HAVE_JITTER_SUPPORT" "" "Family doesn't support jitter analysis." {  } {  } 0 332153 "Family doesn't support jitter analysis." 0 0 "Fitter" 0 -1 1386402331966 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|step_i2c_clk " "Node: MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|step_i2c_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1386402332044 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|step_i2c_clk_out " "Node: MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|step_i2c_clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1386402332044 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1386402332484 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1386402332485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1386402332485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1386402332485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037     CLOCK_27 " "  37.037     CLOCK_27" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1386402332485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1386402332485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\] " "  10.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1386402332485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[1\] " "  10.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1386402332485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\] " "  20.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1386402332485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  30.303 vga_pll_inst\|altpll_component\|pll\|clk\[0\] " "  30.303 vga_pll_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1386402332485 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1386402332485 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386402333902 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 197 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1242 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386402333902 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386402333902 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_altpll_sys:altpll_sys|altpll:sd1|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 11603 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386402333902 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1\|_clk1 (placed in counter C2 of PLL_1) " "Automatically promoted node MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1\|_clk1 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386402333903 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_altpll_sys:altpll_sys|altpll:sd1|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 11603 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386402333903 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1\|_clk2 (placed in counter C1 of PLL_1) " "Automatically promoted node MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1\|_clk2 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386402333903 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_altpll_sys:altpll_sys|altpll:sd1|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 11603 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386402333903 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_pll:vga_pll_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Automatically promoted node vga_pll:vga_pll_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386402333903 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_pll:vga_pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 11623 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386402333903 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386402333904 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 16797 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386402333904 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|step_i2c_clk_out  " "Automatically promoted node MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|step_i2c_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386402333904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|i2c_touch_controller:u_i2c_touch_controller\|I2C_SCLK~0 " "Destination node MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|i2c_touch_controller:u_i2c_touch_controller\|I2C_SCLK~0" {  } { { "MTL_SOPC/synthesis/submodules/i2c_touch_config.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/i2c_touch_config.v" 250 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|i2c_touch_controller:u_i2c_touch_controller|I2C_SCLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 17903 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|step_i2c_clk_out~1 " "Destination node MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|step_i2c_clk_out~1" {  } { { "MTL_SOPC/synthesis/submodules/i2c_touch_config.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/i2c_touch_config.v" 121 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 18422 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333904 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1386402333904 ""}  } { { "MTL_SOPC/synthesis/submodules/i2c_touch_config.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/i2c_touch_config.v" 121 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 8732 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386402333904 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|step_i2c_clk  " "Automatically promoted node MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|step_i2c_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386402333905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|step_i2c_clk_out~1 " "Destination node MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|step_i2c_clk_out~1" {  } { { "MTL_SOPC/synthesis/submodules/i2c_touch_config.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/i2c_touch_config.v" 121 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 18422 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|step_i2c_clk~0 " "Destination node MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|step_i2c_clk~0" {  } { { "MTL_SOPC/synthesis/submodules/i2c_touch_config.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/i2c_touch_config.v" 121 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 19462 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333905 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1386402333905 ""}  } { { "MTL_SOPC/synthesis/submodules/i2c_touch_config.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/i2c_touch_config.v" 121 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 8733 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386402333905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386402333905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 33091 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333905 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1386402333905 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 32928 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386402333905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386402333906 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 828 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|BITP7563_0" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|BITP7563_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 32949 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386402333906 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MTL_SOPC:MTL_SOPC_inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MTL_SOPC:MTL_SOPC_inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386402333906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 16786 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sdram:sdram\|active_rnw~2 " "Destination node MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sdram:sdram\|active_rnw~2" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 213 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|active_rnw~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 18722 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sdram:sdram\|active_cs_n~0 " "Destination node MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sdram:sdram\|active_cs_n~0" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 210 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 18743 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sdram:sdram\|i_refs\[0\] " "Destination node MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sdram:sdram\|i_refs\[0\]" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 354 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 11188 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sdram:sdram\|i_refs\[2\] " "Destination node MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sdram:sdram\|i_refs\[2\]" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 354 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 11186 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sdram:sdram\|i_refs\[1\] " "Destination node MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sdram:sdram\|i_refs\[1\]" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 354 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_sdram:sdram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 11187 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_core:prc_core\|pre_data_out\[0\]~0 " "Destination node MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_core:prc_core\|pre_data_out\[0\]~0" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_core.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_core.v" 131 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|pre_data_out[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 21879 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_core:prc_core\|packet_samples_reg\[0\]~1 " "Destination node MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_core:prc_core\|packet_samples_reg\[0\]~1" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_core.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_core.v" 131 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|packet_samples_reg[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 22555 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333906 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1386402333906 ""}  } { { "MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 15868 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386402333906 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386402333908 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 4603 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333908 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1386402333908 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 16786 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386402333908 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MTL_SOPC:MTL_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MTL_SOPC:MTL_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386402333909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\|address_to_the_cfi_flashen_reg " "Destination node MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\|address_to_the_cfi_flashen_reg" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_bridge_0.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_bridge_0.sv" 89 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0|address_to_the_cfi_flashen_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 3776 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\|read_n_to_the_cfi_flashen_reg " "Destination node MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\|read_n_to_the_cfi_flashen_reg" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_bridge_0.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_bridge_0.sv" 164 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0|read_n_to_the_cfi_flashen_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 3779 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\|write_n_to_the_cfi_flashen_reg " "Destination node MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\|write_n_to_the_cfi_flashen_reg" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_bridge_0.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_bridge_0.sv" 114 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0|write_n_to_the_cfi_flashen_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 3777 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\|select_n_to_the_cfi_flashen_reg " "Destination node MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\|select_n_to_the_cfi_flashen_reg" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_bridge_0.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_bridge_0.sv" 139 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0|select_n_to_the_cfi_flashen_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 3778 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\|grant_reg~0 " "Destination node MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\|grant_reg~0" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_bridge_0.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_bridge_0.sv" 48 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0|grant_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 21850 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333909 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1386402333909 ""}  } { { "MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1955 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386402333909 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MTL_SOPC:MTL_SOPC_inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MTL_SOPC:MTL_SOPC_inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386402333910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_sclr~0 " "Destination node MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_sclr~0" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|fifo_sclr~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 24192 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333910 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1386402333910 ""}  } { { "MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MTL_SOPC:MTL_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 15864 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386402333910 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386402333911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 33654 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 34170 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333911 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1386402333911 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 33277 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386402333911 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386402333912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 34280 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 33793 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333912 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1386402333912 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 34030 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386402333912 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1386402333913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 33497 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 33498 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 33655 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1386402333913 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1386402333913 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 33114 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1386402333913 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc130_IS2Vid instance MTL_SOPC_inst\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc130_IS2Vid instance MTL_SOPC_inst\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1386402336343 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1386402337661 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1386402337699 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1386402337703 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1386402337762 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc130_IS2Vid instance MTL_SOPC_inst\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc130_IS2Vid instance MTL_SOPC_inst\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1386402339461 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1386402340743 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1386402340743 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1386402340784 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc130_IS2Vid instance MTL_SOPC_inst\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc130_IS2Vid instance MTL_SOPC_inst\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1386402342513 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1386402345114 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "25 EC " "Packed 25 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1386402345158 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "68 I/O " "Packed 68 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1386402345158 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1386402345158 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1386402345158 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1386402345158 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1386402345158 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 3.3V 0 0 33 " "Number of I/O pins in group: 33 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 33 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1386402345395 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1386402345395 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1386402345395 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 62 2 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 62 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1386402345397 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 62 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 62 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1386402345397 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 56 0 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 56 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1386402345397 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 25 33 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1386402345397 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 42 23 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 42 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1386402345397 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 31 28 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1386402345397 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 58 0 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 58 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1386402345397 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 53 3 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 53 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1386402345397 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1386402345397 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1386402345397 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_pll:vga_pll_inst\|altpll:altpll_component\|pll clk\[0\] MTL_DCLK " "PLL \"vga_pll:vga_pll_inst\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"MTL_DCLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "vga_pll.v" "" { Text "C:/Integration/vga_pll.v" 103 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 366 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 333 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1386402345821 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1386402346180 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc130_IS2Vid instance MTL_SOPC_inst\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc130_IS2Vid instance MTL_SOPC_inst\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1386402349687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1386402351020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1386402360117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1386402360308 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1386402412830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:53 " "Fitter placement operations ending: elapsed time is 00:00:53" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1386402412831 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc130_IS2Vid instance MTL_SOPC_inst\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc130_IS2Vid instance MTL_SOPC_inst\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1386402416118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1386402417372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Integration/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1386402441386 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1386402441386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:33 " "Fitter routing operations ending: elapsed time is 00:00:33" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1386402451424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1386402451433 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1386402451432 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "38.56 " "Total time spent on timing analysis during the Fitter is 38.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1386402452160 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1386402452213 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "371 " "Found 371 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_CLK 0 " "Pin \"PS2_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_DAT 0 " "Pin \"PS2_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[0\] 0 " "Pin \"ENET_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[1\] 0 " "Pin \"ENET_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[2\] 0 " "Pin \"ENET_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[3\] 0 " "Pin \"ENET_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[4\] 0 " "Pin \"ENET_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[5\] 0 " "Pin \"ENET_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[6\] 0 " "Pin \"ENET_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[7\] 0 " "Pin \"ENET_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[8\] 0 " "Pin \"ENET_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[9\] 0 " "Pin \"ENET_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[10\] 0 " "Pin \"ENET_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[11\] 0 " "Pin \"ENET_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[12\] 0 " "Pin \"ENET_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[13\] 0 " "Pin \"ENET_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[14\] 0 " "Pin \"ENET_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[15\] 0 " "Pin \"ENET_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[0\] 0 " "Pin \"OTG_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[1\] 0 " "Pin \"OTG_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[2\] 0 " "Pin \"OTG_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[3\] 0 " "Pin \"OTG_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[4\] 0 " "Pin \"OTG_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[5\] 0 " "Pin \"OTG_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[6\] 0 " "Pin \"OTG_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[7\] 0 " "Pin \"OTG_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[8\] 0 " "Pin \"OTG_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[9\] 0 " "Pin \"OTG_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[10\] 0 " "Pin \"OTG_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[11\] 0 " "Pin \"OTG_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[12\] 0 " "Pin \"OTG_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[13\] 0 " "Pin \"OTG_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[14\] 0 " "Pin \"OTG_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[15\] 0 " "Pin \"OTG_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_TOUCH_I2C_SDA 0 " "Pin \"MTL_TOUCH_I2C_SDA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[0\] 0 " "Pin \"HEX0_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[1\] 0 " "Pin \"HEX0_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[2\] 0 " "Pin \"HEX0_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[3\] 0 " "Pin \"HEX0_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[4\] 0 " "Pin \"HEX0_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[5\] 0 " "Pin \"HEX0_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[6\] 0 " "Pin \"HEX0_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[0\] 0 " "Pin \"HEX1_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[1\] 0 " "Pin \"HEX1_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[2\] 0 " "Pin \"HEX1_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[3\] 0 " "Pin \"HEX1_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[4\] 0 " "Pin \"HEX1_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[5\] 0 " "Pin \"HEX1_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[6\] 0 " "Pin \"HEX1_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[0\] 0 " "Pin \"HEX2_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[1\] 0 " "Pin \"HEX2_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[2\] 0 " "Pin \"HEX2_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[3\] 0 " "Pin \"HEX2_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[4\] 0 " "Pin \"HEX2_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[5\] 0 " "Pin \"HEX2_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[6\] 0 " "Pin \"HEX2_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[0\] 0 " "Pin \"HEX3_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[1\] 0 " "Pin \"HEX3_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[2\] 0 " "Pin \"HEX3_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[3\] 0 " "Pin \"HEX3_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[4\] 0 " "Pin \"HEX3_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[5\] 0 " "Pin \"HEX3_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[6\] 0 " "Pin \"HEX3_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[0\] 0 " "Pin \"HEX4_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[1\] 0 " "Pin \"HEX4_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[2\] 0 " "Pin \"HEX4_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[3\] 0 " "Pin \"HEX4_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[4\] 0 " "Pin \"HEX4_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[5\] 0 " "Pin \"HEX4_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[6\] 0 " "Pin \"HEX4_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[0\] 0 " "Pin \"HEX5_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[1\] 0 " "Pin \"HEX5_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[2\] 0 " "Pin \"HEX5_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[3\] 0 " "Pin \"HEX5_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[4\] 0 " "Pin \"HEX5_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[5\] 0 " "Pin \"HEX5_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[6\] 0 " "Pin \"HEX5_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[0\] 0 " "Pin \"HEX6_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[1\] 0 " "Pin \"HEX6_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[2\] 0 " "Pin \"HEX6_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[3\] 0 " "Pin \"HEX6_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[4\] 0 " "Pin \"HEX6_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[5\] 0 " "Pin \"HEX6_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[6\] 0 " "Pin \"HEX6_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[0\] 0 " "Pin \"HEX7_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[1\] 0 " "Pin \"HEX7_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[2\] 0 " "Pin \"HEX7_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[3\] 0 " "Pin \"HEX7_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[4\] 0 " "Pin \"HEX7_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[5\] 0 " "Pin \"HEX7_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[6\] 0 " "Pin \"HEX7_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CLK 0 " "Pin \"ENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CMD 0 " "Pin \"ENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CS_N 0 " "Pin \"ENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RD_N 0 " "Pin \"ENET_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RST_N 0 " "Pin \"ENET_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_WR_N 0 " "Pin \"ENET_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD_RESET 0 " "Pin \"TD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[0\] 0 " "Pin \"OTG_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[1\] 0 " "Pin \"OTG_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_CS_N 0 " "Pin \"OTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK_N\[0\] 0 " "Pin \"OTG_DACK_N\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK_N\[1\] 0 " "Pin \"OTG_DACK_N\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RD_N 0 " "Pin \"OTG_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RST_N 0 " "Pin \"OTG_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_WR_N 0 " "Pin \"OTG_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDA_TXD 0 " "Pin \"IRDA_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA\[0\] 0 " "Pin \"DRAM_BA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA\[1\] 0 " "Pin \"DRAM_BA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_B\[0\] 0 " "Pin \"MTL_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_B\[1\] 0 " "Pin \"MTL_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_B\[2\] 0 " "Pin \"MTL_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_B\[3\] 0 " "Pin \"MTL_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_B\[4\] 0 " "Pin \"MTL_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_B\[5\] 0 " "Pin \"MTL_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_B\[6\] 0 " "Pin \"MTL_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_B\[7\] 0 " "Pin \"MTL_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_DCLK 0 " "Pin \"MTL_DCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_G\[0\] 0 " "Pin \"MTL_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_G\[1\] 0 " "Pin \"MTL_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_G\[2\] 0 " "Pin \"MTL_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_G\[3\] 0 " "Pin \"MTL_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_G\[4\] 0 " "Pin \"MTL_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_G\[5\] 0 " "Pin \"MTL_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_G\[6\] 0 " "Pin \"MTL_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_G\[7\] 0 " "Pin \"MTL_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_HSD 0 " "Pin \"MTL_HSD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_R\[0\] 0 " "Pin \"MTL_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_R\[1\] 0 " "Pin \"MTL_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_R\[2\] 0 " "Pin \"MTL_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_R\[3\] 0 " "Pin \"MTL_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_R\[4\] 0 " "Pin \"MTL_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_R\[5\] 0 " "Pin \"MTL_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_R\[6\] 0 " "Pin \"MTL_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_R\[7\] 0 " "Pin \"MTL_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_TOUCH_I2C_SCL 0 " "Pin \"MTL_TOUCH_I2C_SCL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MTL_VSD 0 " "Pin \"MTL_VSD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1386402452623 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1386402452623 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1386402455239 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc130_IS2Vid instance MTL_SOPC_inst\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc130_IS2Vid instance MTL_SOPC_inst\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1386402456397 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1386402457781 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1386402460781 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1386402462121 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1386402462468 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1386402463191 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "79 " "Following 79 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 235 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1251 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 236 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1252 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 240 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1254 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Pin SD_DAT has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 241 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1255 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 242 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1256 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 256 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1263 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 257 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1264 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 259 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1266 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 264 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1269 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently disabled " "Pin ENET_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1039 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently disabled " "Pin ENET_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1040 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently disabled " "Pin ENET_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1041 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently disabled " "Pin ENET_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1042 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently disabled " "Pin ENET_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1043 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently disabled " "Pin ENET_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1044 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently disabled " "Pin ENET_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1045 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently disabled " "Pin ENET_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1046 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently disabled " "Pin ENET_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1047 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently disabled " "Pin ENET_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1048 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently disabled " "Pin ENET_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1049 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently disabled " "Pin ENET_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1050 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently disabled " "Pin ENET_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1051 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently disabled " "Pin ENET_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1052 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently disabled " "Pin ENET_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1053 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently disabled " "Pin ENET_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1054 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1067 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1068 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1069 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1070 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1071 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1072 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1073 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1074 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1075 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1076 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1077 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1078 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1079 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1080 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1081 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1082 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently disabled " "Pin OTG_FSPEED has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 289 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1282 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently disabled " "Pin OTG_LSPEED has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 291 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1283 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1206 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1213 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1214 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1215 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1216 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1217 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1218 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1219 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1220 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1221 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1222 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1223 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1224 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1225 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1226 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1227 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1228 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1229 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1230 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1231 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1232 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1233 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1234 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1235 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1236 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1237 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1238 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1239 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1240 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently enabled " "Pin GPIO_1\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1205 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently enabled " "Pin GPIO_1\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1207 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1208 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently enabled " "Pin GPIO_1\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1209 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1210 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently enabled " "Pin GPIO_1\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1211 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Integration/" { { 0 { 0 ""} 0 1212 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1386402463207 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1386402463207 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1386402463219 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Integration/MTL_DEMO.fit.smsg " "Generated suppressed messages file C:/Integration/MTL_DEMO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1386402465127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 92 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1019 " "Peak virtual memory: 1019 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386402469096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 07 02:47:49 2013 " "Processing ended: Sat Dec 07 02:47:49 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386402469096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:25 " "Elapsed time: 00:02:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386402469096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:02 " "Total CPU time (on all processors): 00:03:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386402469096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1386402469096 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1386402471739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386402471739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 07 02:47:51 2013 " "Processing started: Sat Dec 07 02:47:51 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386402471739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1386402471739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MTL_DEMO -c MTL_DEMO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MTL_DEMO -c MTL_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1386402471740 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1386402474683 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1386402474761 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1386402474761 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1386402474924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386402475705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 07 02:47:55 2013 " "Processing ended: Sat Dec 07 02:47:55 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386402475705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386402475705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386402475705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1386402475705 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1386402476798 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1386402477605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386402477606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 07 02:47:57 2013 " "Processing started: Sat Dec 07 02:47:57 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386402477606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1386402477606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MTL_DEMO -c MTL_DEMO " "Command: quartus_sta MTL_DEMO -c MTL_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1386402477606 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1386402477689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1386402478677 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc130_common_sync " "Entity alt_vipitc130_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_8dk1 " "Entity dcfifo_8dk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe21\|dffe22a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe21\|dffe22a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe17\|dffe18a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1386402480070 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1386402480070 ""}
{ "Info" "ISTA_SDC_FOUND" "MTL_SOPC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'MTL_SOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1386402480570 ""}
{ "Info" "ISTA_SDC_FOUND" "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.sdc " "Reading SDC File: 'MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1386402480618 ""}
{ "Info" "ISTA_SDC_FOUND" "MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc " "Reading SDC File: 'MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1386402480671 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc130_IS2Vid instance MTL_SOPC_inst\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc130_IS2Vid instance MTL_SOPC_inst\|alt_vip_itc_0" 0 0 "Quartus II" 0 0 1386402480737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 64 MTL_SOPC_inst\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc130_cvo.sdc(64): MTL_SOPC_inst\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc130_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc130_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480775 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc130_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc130_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480775 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480775 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 68 *alt_vipitc130_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(68): *alt_vipitc130_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480782 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480782 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 69 *alt_vipitc130_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(69): *alt_vipitc130_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480790 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480791 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480791 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 70 *alt_vipitc130_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(70): *alt_vipitc130_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480801 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 71 *alt_vipitc130_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(71): *alt_vipitc130_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480813 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 72 *alt_vipitc130_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(72): *alt_vipitc130_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480821 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480821 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 73 *alt_vipitc130_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(73): *alt_vipitc130_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480829 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480829 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 74 *alt_vipitc130_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(74): *alt_vipitc130_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480836 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480836 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 75 *alt_vipitc130_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(75): *alt_vipitc130_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480844 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480844 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 76 *alt_vipitc130_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(76): *alt_vipitc130_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480851 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480851 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 77 *alt_vipitc130_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(77): *alt_vipitc130_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480863 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 78 *alt_vipitc130_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(78): *alt_vipitc130_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480875 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480875 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 79 *alt_vipitc130_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(79): *alt_vipitc130_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480885 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480885 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 80 *alt_vipitc130_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(80): *alt_vipitc130_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480896 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 81 *alt_vipitc130_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(81): *alt_vipitc130_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480903 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480903 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480903 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 82 *alt_vipitc130_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(82): *alt_vipitc130_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480911 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 83 *alt_vipitc130_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(83): *alt_vipitc130_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480920 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 84 *alt_vipitc130_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(84): *alt_vipitc130_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480929 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480929 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 85 *alt_vipitc130_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(85): *alt_vipitc130_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480937 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480937 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 86 *alt_vipitc130_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(86): *alt_vipitc130_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480945 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480945 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480945 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 87 *alt_vipitc130_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc130_cvo.sdc(87): *alt_vipitc130_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480952 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480952 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 88 *alt_vipitc130_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc130_cvo.sdc(88): *alt_vipitc130_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480960 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480960 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480960 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 89 *alt_vipitc130_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc130_cvo.sdc(89): *alt_vipitc130_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480967 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480967 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480967 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 90 *alt_vipitc130_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc130_cvo.sdc(90): *alt_vipitc130_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480976 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480976 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480976 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 91 *alt_vipitc130_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc130_cvo.sdc(91): *alt_vipitc130_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480986 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480987 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480987 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 92 *alt_vipitc130_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(92): *alt_vipitc130_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402480996 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402480997 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402480997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 93 *alt_vipitc130_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(93): *alt_vipitc130_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402481004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481004 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402481004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 94 *alt_vipitc130_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(94): *alt_vipitc130_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402481012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481013 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402481013 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 95 *alt_vipitc130_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(95): *alt_vipitc130_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402481020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481020 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402481020 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 98 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(98): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402481035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481035 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402481035 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 99 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(99): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402481042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481043 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402481043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 101 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(101): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402481058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481058 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402481058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 102 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(102): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402481068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481068 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402481068 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 103 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(103): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402481078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481079 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402481079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 104 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(104): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402481084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481085 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402481085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 105 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_write_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(105): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_write_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402481092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_write_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_write_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481093 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402481093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 106 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(106): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402481101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481101 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402481101 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 107 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(107): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402481112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481113 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402481113 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 108 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(108): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402481123 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481123 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402481123 ""}
{ "Info" "ISTA_SDC_FOUND" "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.sdc " "Reading SDC File: 'MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1386402481125 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipvfr130_vfr.sdc 1 *alt_vipvfr130_common_gray_clock_crosser*shift_register\[2\]* keeper " "Ignored filter at alt_vipvfr130_vfr.sdc(1): *alt_vipvfr130_common_gray_clock_crosser*shift_register\[2\]* could not be matched with a keeper" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1386402481136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipvfr130_vfr.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipvfr130_vfr.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipvfr130_common_gray_clock_crosser*shift_register\[2\]*\}\] " "set_false_path -to \[get_keepers \{*alt_vipvfr130_common_gray_clock_crosser*shift_register\[2\]*\}\]" {  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481137 ""}  } { { "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.sdc" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1386402481137 ""}
{ "Info" "ISTA_SDC_FOUND" "MTL_DEMO.SDC " "Reading SDC File: 'MTL_DEMO.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1386402481139 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga_pll_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 9 -multiply_by 11 -duty_cycle 50.00 -name \{vga_pll_inst\|altpll_component\|pll\|clk\[0\]\} \{vga_pll_inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{vga_pll_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 9 -multiply_by 11 -duty_cycle 50.00 -name \{vga_pll_inst\|altpll_component\|pll\|clk\[0\]\} \{vga_pll_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481149 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\]\} \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\]\} " "create_generated_clock -source \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\]\} \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481149 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[1\]\} \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[1\]\} " "create_generated_clock -source \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[1\]\} \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481149 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\]\} \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\]\} " "create_generated_clock -source \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\]\} \{MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481149 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481149 ""}
{ "Warning" "WSTA_FAMILY_DOESNT_HAVE_JITTER_SUPPORT" "" "Family doesn't support jitter analysis." {  } {  } 0 332153 "Family doesn't support jitter analysis." 0 0 "Quartus II" 0 -1 1386402481149 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|step_i2c_clk " "Node: MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|step_i2c_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1386402481206 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|step_i2c_clk_out " "Node: MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|step_i2c_clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1386402481207 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1386402481518 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1386402481611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.073 " "Worst-case setup slack is 0.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073         0.000 CLOCK_50  " "    0.073         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\]  " "    0.417         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.622         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\]  " "   13.622         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.593         0.000 vga_pll_inst\|altpll_component\|pll\|clk\[0\]  " "   20.593         0.000 vga_pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402481924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1386402481924 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1386402482009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.692 " "Worst-case hold slack is -2.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.692        -5.990 CLOCK_50  " "   -2.692        -5.990 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\]  " "    0.391         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\]  " "    0.391         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 vga_pll_inst\|altpll_component\|pll\|clk\[0\]  " "    0.391         0.000 vga_pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1386402482011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.213 " "Worst-case recovery slack is -3.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.213      -271.194 vga_pll_inst\|altpll_component\|pll\|clk\[0\]  " "   -3.213      -271.194 vga_pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.842         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\]  " "    1.842         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.123         0.000 CLOCK_50  " "   16.123         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.188         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\]  " "   16.188         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1386402482040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.038 " "Worst-case removal slack is 1.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.038         0.000 vga_pll_inst\|altpll_component\|pll\|clk\[0\]  " "    1.038         0.000 vga_pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.507         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\]  " "    2.507         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.253         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\]  " "    3.253         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.274         0.000 CLOCK_50  " "    3.274         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1386402482068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.873 " "Worst-case minimum pulse width slack is 2.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.873         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\]  " "    2.873         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.620         0.000 CLOCK_50  " "    7.620         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.873         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\]  " "    7.873         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.024         0.000 vga_pll_inst\|altpll_component\|pll\|clk\[0\]  " "   13.024         0.000 vga_pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 CLOCK_27  " "   18.518         0.000 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402482078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1386402482078 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1386402483273 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1386402483281 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|step_i2c_clk " "Node: MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|step_i2c_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1386402483824 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|step_i2c_clk_out " "Node: MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|step_i2c_clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1386402483824 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|i2c_touch_config:i2c_touch_config_inst|step_i2c_clk_out"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.380 " "Worst-case setup slack is 0.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402483997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402483997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380         0.000 CLOCK_50  " "    0.380         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402483997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.710         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\]  " "    3.710         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402483997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.107         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\]  " "   17.107         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402483997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.972         0.000 vga_pll_inst\|altpll_component\|pll\|clk\[0\]  " "   25.972         0.000 vga_pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402483997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1386402483997 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1386402484085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.870 " "Worst-case hold slack is -1.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.870        -4.739 CLOCK_50  " "   -1.870        -4.739 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\]  " "    0.215         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\]  " "    0.215         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 vga_pll_inst\|altpll_component\|pll\|clk\[0\]  " "    0.215         0.000 vga_pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1386402484096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.969 " "Worst-case recovery slack is -1.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.969      -163.825 vga_pll_inst\|altpll_component\|pll\|clk\[0\]  " "   -1.969      -163.825 vga_pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.168         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\]  " "    3.168         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.841         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\]  " "   17.841         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.848         0.000 CLOCK_50  " "   17.848         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1386402484130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.584 " "Worst-case removal slack is 0.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584         0.000 vga_pll_inst\|altpll_component\|pll\|clk\[0\]  " "    0.584         0.000 vga_pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.505         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\]  " "    1.505         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.849         0.000 CLOCK_50  " "    1.849         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.873         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\]  " "    1.873         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1386402484168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.873 " "Worst-case minimum pulse width slack is 2.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.873         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\]  " "    2.873         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.620         0.000 CLOCK_50  " "    7.620         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.873         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\]  " "    7.873         0.000 MTL_SOPC_inst\|altpll_sys\|sd1\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.024         0.000 vga_pll_inst\|altpll_component\|pll\|clk\[0\]  " "   13.024         0.000 vga_pll_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 CLOCK_27  " "   18.518         0.000 CLOCK_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1386402484191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1386402484191 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1386402485324 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1386402486329 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1386402486333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 88 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "643 " "Peak virtual memory: 643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386402486969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 07 02:48:06 2013 " "Processing ended: Sat Dec 07 02:48:06 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386402486969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386402486969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386402486969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386402486969 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 585 s " "Quartus II Full Compilation was successful. 0 errors, 585 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386402488103 ""}
