{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617014875479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617014875479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 29 11:47:55 2021 " "Processing started: Mon Mar 29 11:47:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617014875479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014875479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_SDRAM_Nios_Test -c DE10_LITE_SDRAM_Nios_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_SDRAM_Nios_Test -c DE10_LITE_SDRAM_Nios_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014875479 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617014875897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617014875897 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "DE10_LITE_Qsys.qsys " "Elaborating Platform Designer system entity \"DE10_LITE_Qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014887540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:12 Progress: Loading FPGA/DE10_LITE_Qsys.qsys " "2021.03.29.11:48:12 Progress: Loading FPGA/DE10_LITE_Qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014892598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:12 Progress: Reading input file " "2021.03.29.11:48:12 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014892968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:13 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\] " "2021.03.29.11:48:13 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014893066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:14 Progress: Parameterizing module accelerometer_spi " "2021.03.29.11:48:14 Progress: Parameterizing module accelerometer_spi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014894418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:14 Progress: Adding altpll_0 \[altpll 20.1\] " "2021.03.29.11:48:14 Progress: Adding altpll_0 \[altpll 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014894422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:14 Progress: Parameterizing module altpll_0 " "2021.03.29.11:48:14 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014894466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:14 Progress: Adding bet1_0 \[bet1 1.0\] " "2021.03.29.11:48:14 Progress: Adding bet1_0 \[bet1 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014894501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:14 Progress: Parameterizing module bet1_0 " "2021.03.29.11:48:14 Progress: Parameterizing module bet1_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014894830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:14 Progress: Adding button \[altera_avalon_pio 20.1\] " "2021.03.29.11:48:14 Progress: Adding button \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014894833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:14 Progress: Parameterizing module button " "2021.03.29.11:48:14 Progress: Parameterizing module button" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014894888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:14 Progress: Adding clk_50 \[clock_source 20.1\] " "2021.03.29.11:48:14 Progress: Adding clk_50 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014894910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Parameterizing module clk_50 " "2021.03.29.11:48:15 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Adding fir5_0 \[fir5 1.0\] " "2021.03.29.11:48:15 Progress: Adding fir5_0 \[fir5 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Parameterizing module fir5_0 " "2021.03.29.11:48:15 Progress: Parameterizing module fir5_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Adding hex_0 \[altera_avalon_pio 20.1\] " "2021.03.29.11:48:15 Progress: Adding hex_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Parameterizing module hex_0 " "2021.03.29.11:48:15 Progress: Parameterizing module hex_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Adding hex_1 \[altera_avalon_pio 20.1\] " "2021.03.29.11:48:15 Progress: Adding hex_1 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Parameterizing module hex_1 " "2021.03.29.11:48:15 Progress: Parameterizing module hex_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Adding hex_2 \[altera_avalon_pio 20.1\] " "2021.03.29.11:48:15 Progress: Adding hex_2 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Parameterizing module hex_2 " "2021.03.29.11:48:15 Progress: Parameterizing module hex_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Adding hex_3 \[altera_avalon_pio 20.1\] " "2021.03.29.11:48:15 Progress: Adding hex_3 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Parameterizing module hex_3 " "2021.03.29.11:48:15 Progress: Parameterizing module hex_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Adding hex_4 \[altera_avalon_pio 20.1\] " "2021.03.29.11:48:15 Progress: Adding hex_4 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Parameterizing module hex_4 " "2021.03.29.11:48:15 Progress: Parameterizing module hex_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Adding hex_5 \[altera_avalon_pio 20.1\] " "2021.03.29.11:48:15 Progress: Adding hex_5 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Parameterizing module hex_5 " "2021.03.29.11:48:15 Progress: Parameterizing module hex_5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\] " "2021.03.29.11:48:15 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Parameterizing module jtag_uart " "2021.03.29.11:48:15 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Adding key \[altera_avalon_pio 20.1\] " "2021.03.29.11:48:15 Progress: Adding key \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Parameterizing module key " "2021.03.29.11:48:15 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Adding led \[altera_avalon_pio 20.1\] " "2021.03.29.11:48:15 Progress: Adding led \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Parameterizing module led " "2021.03.29.11:48:15 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\] " "2021.03.29.11:48:15 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Parameterizing module nios2_gen2_0 " "2021.03.29.11:48:15 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 20.1\] " "2021.03.29.11:48:15 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Parameterizing module onchip_memory2 " "2021.03.29.11:48:15 Progress: Parameterizing module onchip_memory2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Adding sdram \[altera_avalon_new_sdram_controller 20.1\] " "2021.03.29.11:48:15 Progress: Adding sdram \[altera_avalon_new_sdram_controller 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Parameterizing module sdram " "2021.03.29.11:48:15 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Adding switch \[altera_avalon_pio 20.1\] " "2021.03.29.11:48:15 Progress: Adding switch \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Parameterizing module switch " "2021.03.29.11:48:15 Progress: Parameterizing module switch" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\] " "2021.03.29.11:48:15 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Parameterizing module sysid_qsys " "2021.03.29.11:48:15 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Adding tilt3_0 \[tilt3 1.0\] " "2021.03.29.11:48:15 Progress: Adding tilt3_0 \[tilt3 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Parameterizing module tilt3_0 " "2021.03.29.11:48:15 Progress: Parameterizing module tilt3_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Adding tilt4_0 \[tilt4 1.0\] " "2021.03.29.11:48:15 Progress: Adding tilt4_0 \[tilt4 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Parameterizing module tilt4_0 " "2021.03.29.11:48:15 Progress: Parameterizing module tilt4_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Adding timer \[altera_avalon_timer 20.1\] " "2021.03.29.11:48:15 Progress: Adding timer \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Parameterizing module timer " "2021.03.29.11:48:15 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Building connections " "2021.03.29.11:48:15 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Parameterizing connections " "2021.03.29.11:48:15 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:15 Progress: Validating " "2021.03.29.11:48:15 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014895908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:48:17 Progress: Done reading input file " "2021.03.29.11:48:17 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014897058 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE10_LITE_Qsys.bet1_0.nios_custom_instruction_slave: Signal result\[2\] of type result must have width \[32\] " "DE10_LITE_Qsys.bet1_0.nios_custom_instruction_slave: Signal result\[2\] of type result must have width \[32\]" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014897760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE10_LITE_Qsys.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014897760 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE10_LITE_Qsys.fir5_0.nios_custom_instruction_slave: Signal dataa\[9\] of type dataa must have width \[32\] " "DE10_LITE_Qsys.fir5_0.nios_custom_instruction_slave: Signal dataa\[9\] of type dataa must have width \[32\]" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014897761 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE10_LITE_Qsys.fir5_0.nios_custom_instruction_slave: Signal datab\[2\] of type datab must have width \[32\] " "DE10_LITE_Qsys.fir5_0.nios_custom_instruction_slave: Signal datab\[2\] of type datab must have width \[32\]" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014897761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "DE10_LITE_Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014897761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE10_LITE_Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014897762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "DE10_LITE_Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014897763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE10_LITE_Qsys.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014897764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "DE10_LITE_Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014897765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "DE10_LITE_Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014897765 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE10_LITE_Qsys.tilt3_0.nios_custom_instruction_slave: Signal result\[2\] of type result must have width \[32\] " "DE10_LITE_Qsys.tilt3_0.nios_custom_instruction_slave: Signal result\[2\] of type result must have width \[32\]" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014897765 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE10_LITE_Qsys.tilt4_0.nios_custom_instruction_slave: Signal result\[2\] of type result must have width \[32\] " "DE10_LITE_Qsys.tilt4_0.nios_custom_instruction_slave: Signal result\[2\] of type result must have width \[32\]" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014897766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys: Generating DE10_LITE_Qsys \"DE10_LITE_Qsys\" for QUARTUS_SYNTH " "DE10_LITE_Qsys: Generating DE10_LITE_Qsys \"DE10_LITE_Qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014899929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0 " "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014905412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0 " "Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014905437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0 " "Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014905448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0 " "Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014905454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0 " "Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014905460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src12 and cmd_mux_012.sink0 " "Inserting clock-crossing logic between cmd_demux.src12 and cmd_mux_012.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014905470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src13 and cmd_mux_013.sink0 " "Inserting clock-crossing logic between cmd_demux.src13 and cmd_mux_013.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014905484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0 " "Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014905511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src15 and cmd_mux_015.sink0 " "Inserting clock-crossing logic between cmd_demux.src15 and cmd_mux_015.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014905671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src16 and cmd_mux_016.sink0 " "Inserting clock-crossing logic between cmd_demux.src16 and cmd_mux_016.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014905692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src17 and cmd_mux_017.sink0 " "Inserting clock-crossing logic between cmd_demux.src17 and cmd_mux_017.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014905731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0 " "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014905738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4 " "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014905764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9 " "Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014905776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10 " "Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014905803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11 " "Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014905803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_012.src0 and rsp_mux.sink12 " "Inserting clock-crossing logic between rsp_demux_012.src0 and rsp_mux.sink12" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014905813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_013.src0 and rsp_mux.sink13 " "Inserting clock-crossing logic between rsp_demux_013.src0 and rsp_mux.sink13" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014905866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14 " "Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014905878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux.sink15 " "Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux.sink15" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014905887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_016.src0 and rsp_mux.sink16 " "Inserting clock-crossing logic between rsp_demux_016.src0 and rsp_mux.sink16" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014905893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_017.src0 and rsp_mux.sink17 " "Inserting clock-crossing logic between rsp_demux_017.src0 and rsp_mux.sink17" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014905921 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE10_LITE_Qsys: \"No matching role found for nios2_gen2_0_custom_instruction_master_translator:ci_slave:ci_slave_result (result)\" " "DE10_LITE_Qsys: \"No matching role found for nios2_gen2_0_custom_instruction_master_translator:ci_slave:ci_slave_result (result)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014911213 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE10_LITE_Qsys: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\" " "DE10_LITE_Qsys: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014911213 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE10_LITE_Qsys: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\" " "DE10_LITE_Qsys: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014911213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode " "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014913413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: \"DE10_LITE_Qsys\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\" " "Accelerometer_spi: \"DE10_LITE_Qsys\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014913537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"DE10_LITE_Qsys\" instantiated altpll \"altpll_0\" " "Altpll_0: \"DE10_LITE_Qsys\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014914918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bet1_0: \"DE10_LITE_Qsys\" instantiated bet1 \"bet1_0\" " "Bet1_0: \"DE10_LITE_Qsys\" instantiated bet1 \"bet1_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014914928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Starting RTL generation for module 'DE10_LITE_Qsys_button' " "Button: Starting RTL generation for module 'DE10_LITE_Qsys_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014914946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_button --dir=/tmp/alt8715_4827048510927245890.dir/0006_button_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_4827048510927245890.dir/0006_button_gen//DE10_LITE_Qsys_button_component_configuration.pl  --do_build_sim=0  \] " "Button:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_button --dir=/tmp/alt8715_4827048510927245890.dir/0006_button_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_4827048510927245890.dir/0006_button_gen//DE10_LITE_Qsys_button_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014914947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Done RTL generation for module 'DE10_LITE_Qsys_button' " "Button: Done RTL generation for module 'DE10_LITE_Qsys_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014915318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"button\" " "Button: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"button\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014915318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fir5_0: \"DE10_LITE_Qsys\" instantiated fir5 \"fir5_0\" " "Fir5_0: \"DE10_LITE_Qsys\" instantiated fir5 \"fir5_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014915331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_0: Starting RTL generation for module 'DE10_LITE_Qsys_hex_0' " "Hex_0: Starting RTL generation for module 'DE10_LITE_Qsys_hex_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014915352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_0:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_hex_0 --dir=/tmp/alt8715_4827048510927245890.dir/0008_hex_0_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_4827048510927245890.dir/0008_hex_0_gen//DE10_LITE_Qsys_hex_0_component_configuration.pl  --do_build_sim=0  \] " "Hex_0:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_hex_0 --dir=/tmp/alt8715_4827048510927245890.dir/0008_hex_0_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_4827048510927245890.dir/0008_hex_0_gen//DE10_LITE_Qsys_hex_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014915353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_0: Done RTL generation for module 'DE10_LITE_Qsys_hex_0' " "Hex_0: Done RTL generation for module 'DE10_LITE_Qsys_hex_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014915506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_0: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"hex_0\" " "Hex_0: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"hex_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014915506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'DE10_LITE_Qsys_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'DE10_LITE_Qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014915510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE10_LITE_Qsys_jtag_uart --dir=/tmp/alt8715_4827048510927245890.dir/0009_jtag_uart_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_4827048510927245890.dir/0009_jtag_uart_gen//DE10_LITE_Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE10_LITE_Qsys_jtag_uart --dir=/tmp/alt8715_4827048510927245890.dir/0009_jtag_uart_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_4827048510927245890.dir/0009_jtag_uart_gen//DE10_LITE_Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014915511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'DE10_LITE_Qsys_jtag_uart' " "Jtag_uart: Done RTL generation for module 'DE10_LITE_Qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014915736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"DE10_LITE_Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"DE10_LITE_Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014915737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'DE10_LITE_Qsys_key' " "Key: Starting RTL generation for module 'DE10_LITE_Qsys_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014915754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_key --dir=/tmp/alt8715_4827048510927245890.dir/0010_key_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_4827048510927245890.dir/0010_key_gen//DE10_LITE_Qsys_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_key --dir=/tmp/alt8715_4827048510927245890.dir/0010_key_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_4827048510927245890.dir/0010_key_gen//DE10_LITE_Qsys_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014915754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'DE10_LITE_Qsys_key' " "Key: Done RTL generation for module 'DE10_LITE_Qsys_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014915926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"key\" " "Key: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014915928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'DE10_LITE_Qsys_led' " "Led: Starting RTL generation for module 'DE10_LITE_Qsys_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014915934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_led --dir=/tmp/alt8715_4827048510927245890.dir/0011_led_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_4827048510927245890.dir/0011_led_gen//DE10_LITE_Qsys_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_led --dir=/tmp/alt8715_4827048510927245890.dir/0011_led_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_4827048510927245890.dir/0011_led_gen//DE10_LITE_Qsys_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014915934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'DE10_LITE_Qsys_led' " "Led: Done RTL generation for module 'DE10_LITE_Qsys_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014916080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"led\" " "Led: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014916081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"DE10_LITE_Qsys\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"DE10_LITE_Qsys\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014916170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Starting RTL generation for module 'DE10_LITE_Qsys_onchip_memory2' " "Onchip_memory2: Starting RTL generation for module 'DE10_LITE_Qsys_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014916177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE10_LITE_Qsys_onchip_memory2 --dir=/tmp/alt8715_4827048510927245890.dir/0012_onchip_memory2_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_4827048510927245890.dir/0012_onchip_memory2_gen//DE10_LITE_Qsys_onchip_memory2_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE10_LITE_Qsys_onchip_memory2 --dir=/tmp/alt8715_4827048510927245890.dir/0012_onchip_memory2_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_4827048510927245890.dir/0012_onchip_memory2_gen//DE10_LITE_Qsys_onchip_memory2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014916178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Done RTL generation for module 'DE10_LITE_Qsys_onchip_memory2' " "Onchip_memory2: Done RTL generation for module 'DE10_LITE_Qsys_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014916361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: \"DE10_LITE_Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\" " "Onchip_memory2: \"DE10_LITE_Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014916361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'DE10_LITE_Qsys_sdram' " "Sdram: Starting RTL generation for module 'DE10_LITE_Qsys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014916364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE10_LITE_Qsys_sdram --dir=/tmp/alt8715_4827048510927245890.dir/0013_sdram_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_4827048510927245890.dir/0013_sdram_gen//DE10_LITE_Qsys_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE10_LITE_Qsys_sdram --dir=/tmp/alt8715_4827048510927245890.dir/0013_sdram_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_4827048510927245890.dir/0013_sdram_gen//DE10_LITE_Qsys_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014916364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'DE10_LITE_Qsys_sdram' " "Sdram: Done RTL generation for module 'DE10_LITE_Qsys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014916673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"DE10_LITE_Qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"DE10_LITE_Qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014916673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Starting RTL generation for module 'DE10_LITE_Qsys_switch' " "Switch: Starting RTL generation for module 'DE10_LITE_Qsys_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014916683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_switch --dir=/tmp/alt8715_4827048510927245890.dir/0014_switch_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_4827048510927245890.dir/0014_switch_gen//DE10_LITE_Qsys_switch_component_configuration.pl  --do_build_sim=0  \] " "Switch:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_switch --dir=/tmp/alt8715_4827048510927245890.dir/0014_switch_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_4827048510927245890.dir/0014_switch_gen//DE10_LITE_Qsys_switch_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014916683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Done RTL generation for module 'DE10_LITE_Qsys_switch' " "Switch: Done RTL generation for module 'DE10_LITE_Qsys_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014916811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"switch\" " "Switch: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"switch\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014916826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"DE10_LITE_Qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"DE10_LITE_Qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014916832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Tilt3_0: \"DE10_LITE_Qsys\" instantiated tilt3 \"tilt3_0\" " "Tilt3_0: \"DE10_LITE_Qsys\" instantiated tilt3 \"tilt3_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014916837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'DE10_LITE_Qsys_timer' " "Timer: Starting RTL generation for module 'DE10_LITE_Qsys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014916858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE10_LITE_Qsys_timer --dir=/tmp/alt8715_4827048510927245890.dir/0017_timer_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_4827048510927245890.dir/0017_timer_gen//DE10_LITE_Qsys_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE10_LITE_Qsys_timer --dir=/tmp/alt8715_4827048510927245890.dir/0017_timer_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_4827048510927245890.dir/0017_timer_gen//DE10_LITE_Qsys_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014916859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'DE10_LITE_Qsys_timer' " "Timer: Done RTL generation for module 'DE10_LITE_Qsys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014917078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"DE10_LITE_Qsys\" instantiated altera_avalon_timer \"timer\" " "Timer: \"DE10_LITE_Qsys\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014917086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_translator: \"DE10_LITE_Qsys\" instantiated altera_customins_master_translator \"nios2_gen2_0_custom_instruction_master_translator\" " "Nios2_gen2_0_custom_instruction_master_translator: \"DE10_LITE_Qsys\" instantiated altera_customins_master_translator \"nios2_gen2_0_custom_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014917088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_multi_xconnect: \"DE10_LITE_Qsys\" instantiated altera_customins_xconnect \"nios2_gen2_0_custom_instruction_master_multi_xconnect\" " "Nios2_gen2_0_custom_instruction_master_multi_xconnect: \"DE10_LITE_Qsys\" instantiated altera_customins_xconnect \"nios2_gen2_0_custom_instruction_master_multi_xconnect\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014917115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_multi_slave_translator0: \"DE10_LITE_Qsys\" instantiated altera_customins_slave_translator \"nios2_gen2_0_custom_instruction_master_multi_slave_translator0\" " "Nios2_gen2_0_custom_instruction_master_multi_slave_translator0: \"DE10_LITE_Qsys\" instantiated altera_customins_slave_translator \"nios2_gen2_0_custom_instruction_master_multi_slave_translator0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014917117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014919515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014919617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014919728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014919938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014920024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014920193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014920267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014920461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014920598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014920665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014920744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014920812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014920901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014921028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014921120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014921363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014921533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014921580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"DE10_LITE_Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"DE10_LITE_Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014922993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"DE10_LITE_Qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"DE10_LITE_Qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014922999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_synchronizer: \"DE10_LITE_Qsys\" instantiated altera_irq_clock_crosser \"irq_synchronizer\" " "Irq_synchronizer: \"DE10_LITE_Qsys\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014923003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"DE10_LITE_Qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"DE10_LITE_Qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014923010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'DE10_LITE_Qsys_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'DE10_LITE_Qsys_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014923019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=DE10_LITE_Qsys_nios2_gen2_0_cpu --dir=/tmp/alt8715_4827048510927245890.dir/0024_cpu_gen/ --quartus_bindir=/home/e2/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt8715_4827048510927245890.dir/0024_cpu_gen//DE10_LITE_Qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=DE10_LITE_Qsys_nios2_gen2_0_cpu --dir=/tmp/alt8715_4827048510927245890.dir/0024_cpu_gen/ --quartus_bindir=/home/e2/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt8715_4827048510927245890.dir/0024_cpu_gen//DE10_LITE_Qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014923025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:48:43 (*) Starting Nios II generation " "Cpu: # 2021.03.29 11:48:43 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:48:43 (*)   Elaborating CPU configuration settings " "Cpu: # 2021.03.29 11:48:43 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:48:43 (*)   Creating all objects for CPU " "Cpu: # 2021.03.29 11:48:43 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:48:43 (*)     Testbench " "Cpu: # 2021.03.29 11:48:43 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:48:43 (*)     Instruction decoding " "Cpu: # 2021.03.29 11:48:43 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:48:43 (*)       Instruction fields " "Cpu: # 2021.03.29 11:48:43 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:48:43 (*)       Instruction decodes " "Cpu: # 2021.03.29 11:48:43 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:48:44 (*)       Signals for RTL simulation waveforms " "Cpu: # 2021.03.29 11:48:44 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:48:44 (*)       Instruction controls " "Cpu: # 2021.03.29 11:48:44 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:48:44 (*)     Pipeline frontend " "Cpu: # 2021.03.29 11:48:44 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:48:44 (*)     Pipeline backend " "Cpu: # 2021.03.29 11:48:44 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:48:45 (*)   Generating RTL from CPU objects " "Cpu: # 2021.03.29 11:48:45 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:48:45 (*)   Creating plain-text RTL " "Cpu: # 2021.03.29 11:48:45 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:48:46 (*) Done Nios II generation " "Cpu: # 2021.03.29 11:48:46 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'DE10_LITE_Qsys_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'DE10_LITE_Qsys_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014927863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014928105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014928230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_007\" " "Avalon_st_adapter_007: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014928450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014928475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014928488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_007\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_007\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014928497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys: Done \"DE10_LITE_Qsys\" with 55 modules, 94 files " "DE10_LITE_Qsys: Done \"DE10_LITE_Qsys\" with 55 modules, 94 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014928497 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "DE10_LITE_Qsys.qsys " "Finished elaborating Platform Designer system entity \"DE10_LITE_Qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014930384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys " "Found entity 1: DE10_LITE_Qsys" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/CI_bet.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/CI_bet.v" { { "Info" "ISGN_ENTITY_NAME" "1 CI_bet " "Found entity 1: CI_bet" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_bet.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" { { "Info" "ISGN_ENTITY_NAME" "1 CI_fir " "Found entity 1: CI_fir" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" { { "Info" "ISGN_ENTITY_NAME" "1 CI_tilt " "Found entity 1: CI_tilt" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_accelerometer_spi " "Found entity 1: DE10_LITE_Qsys_accelerometer_spi" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_altpll_0_dffpipe_l2c " "Found entity 1: DE10_LITE_Qsys_altpll_0_dffpipe_l2c" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930617 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_altpll_0_stdsync_sv6 " "Found entity 2: DE10_LITE_Qsys_altpll_0_stdsync_sv6" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930617 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10_LITE_Qsys_altpll_0_altpll_3h92 " "Found entity 3: DE10_LITE_Qsys_altpll_0_altpll_3h92" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930617 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10_LITE_Qsys_altpll_0 " "Found entity 4: DE10_LITE_Qsys_altpll_0" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_button.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_button " "Found entity 1: DE10_LITE_Qsys_button" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_button.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_hex_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_hex_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_hex_0 " "Found entity 1: DE10_LITE_Qsys_hex_0" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_hex_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_hex_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_irq_mapper " "Found entity 1: DE10_LITE_Qsys_irq_mapper" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_irq_mapper.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_jtag_uart_sim_scfifo_w " "Found entity 1: DE10_LITE_Qsys_jtag_uart_sim_scfifo_w" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930627 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_jtag_uart_scfifo_w " "Found entity 2: DE10_LITE_Qsys_jtag_uart_scfifo_w" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930627 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10_LITE_Qsys_jtag_uart_sim_scfifo_r " "Found entity 3: DE10_LITE_Qsys_jtag_uart_sim_scfifo_r" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930627 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10_LITE_Qsys_jtag_uart_scfifo_r " "Found entity 4: DE10_LITE_Qsys_jtag_uart_scfifo_r" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930627 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE10_LITE_Qsys_jtag_uart " "Found entity 5: DE10_LITE_Qsys_jtag_uart" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_key " "Found entity 1: DE10_LITE_Qsys_key" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_key.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_led " "Found entity 1: DE10_LITE_Qsys_led" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_led.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_cmd_demux " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_cmd_mux " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_LITE_Qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014930679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_LITE_Qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014930679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_router_default_decode " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930681 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_mm_interconnect_0_router " "Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_LITE_Qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014930686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_LITE_Qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014930687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930688 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_mm_interconnect_0_router_001 " "Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router_001" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_LITE_Qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014930690 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_LITE_Qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014930691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930693 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_mm_interconnect_0_router_002 " "Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router_002" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_LITE_Qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014930694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_LITE_Qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014930694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930695 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_mm_interconnect_0_router_003 " "Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router_003" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_LITE_Qsys_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014930696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_LITE_Qsys_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014930696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_router_005_default_decode " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930697 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_mm_interconnect_0_router_005 " "Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router_005" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930697 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_LITE_Qsys_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014930698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_LITE_Qsys_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014930698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_router_009_default_decode " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930699 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_mm_interconnect_0_router_009 " "Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router_009" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_rsp_demux " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_001 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_rsp_mux " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_nios2_gen2_0 " "Found entity 1: DE10_LITE_Qsys_nios2_gen2_0" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module " "Found entity 3: DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE10_LITE_Qsys_nios2_gen2_0_cpu " "Found entity 27: DE10_LITE_Qsys_nios2_gen2_0_cpu" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell " "Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench " "Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_nios2_gen2_0_custom_instruction_master_multi_xconnect " "Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_custom_instruction_master_multi_xconnect" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_onchip_memory2 " "Found entity 1: DE10_LITE_Qsys_onchip_memory2" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_onchip_memory2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_sdram_input_efifo_module " "Found entity 1: DE10_LITE_Qsys_sdram_input_efifo_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930786 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_sdram " "Found entity 2: DE10_LITE_Qsys_sdram" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930786 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE10_LITE_Qsys_sdram_test_component.v(236) " "Verilog HDL warning at DE10_LITE_Qsys_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram_test_component.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617014930790 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE10_LITE_Qsys_sdram_test_component.v(237) " "Verilog HDL warning at DE10_LITE_Qsys_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram_test_component.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617014930790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_sdram_test_component_ram_module " "Found entity 1: DE10_LITE_Qsys_sdram_test_component_ram_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram_test_component.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930791 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_sdram_test_component " "Found entity 2: DE10_LITE_Qsys_sdram_test_component" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram_test_component.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_switch " "Found entity 1: DE10_LITE_Qsys_switch" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_switch.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_sysid_qsys " "Found entity 1: DE10_LITE_Qsys_sysid_qsys" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sysid_qsys.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_timer " "Found entity 1: DE10_LITE_Qsys_timer" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_timer.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_customins_master_translator.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_customins_slave_translator.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_default_burst_converter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_incr_burst_converter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930828 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930835 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930835 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930835 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930835 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014930841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_master_agent.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_master_translator.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930862 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014930885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014930885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_nios2_gen2_rtl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_nios2_gen2_rtl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_nios2_gen2_rtl_module " "Found entity 1: altera_nios2_gen2_rtl_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_nios2_gen2_rtl_module.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_nios2_gen2_rtl_module.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014931057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014931057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014931059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014931059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014931061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014931061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014931063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014931063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init " "Found entity 1: altera_up_accelerometer_spi_auto_init" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014931065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014931065 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_accelerometer_spi_auto_init_ctrl altera_up_accelerometer_spi_auto_init_ctrl.v(51) " "Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_accelerometer_spi_auto_init_ctrl\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014931066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init_ctrl " "Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014931067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014931067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_serial_bus_controller " "Found entity 1: altera_up_accelerometer_spi_serial_bus_controller" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014931082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014931082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_slow_clock_generator " "Found entity 1: altera_up_accelerometer_spi_slow_clock_generator" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014931083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014931083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014931085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014931094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014931094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/bet.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/bet.v" { { "Info" "ISGN_ENTITY_NAME" "1 bet " "Found entity 1: bet" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014931096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014931096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/fir4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/fir4.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "db/ip/DE10_LITE_Qsys/submodules/fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/fir4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014931097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014931097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/tilt3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/tilt3.v" { { "Info" "ISGN_ENTITY_NAME" "1 tilt " "Found entity 1: tilt" {  } { { "db/ip/DE10_LITE_Qsys/submodules/tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/tilt3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014931102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014931102 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_LITE_Qsys_sdram.v(318) " "Verilog HDL or VHDL warning at DE10_LITE_Qsys_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1617014931165 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_LITE_Qsys_sdram.v(328) " "Verilog HDL or VHDL warning at DE10_LITE_Qsys_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1617014931166 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_LITE_Qsys_sdram.v(338) " "Verilog HDL or VHDL warning at DE10_LITE_Qsys_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1617014931166 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_LITE_Qsys_sdram.v(682) " "Verilog HDL or VHDL warning at DE10_LITE_Qsys_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1617014931169 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE10_LITE_SDRAM_Nios_Test.v(159) " "Verilog HDL Module Instantiation warning at DE10_LITE_SDRAM_Nios_Test.v(159): ignored dangling comma in List of Port Connections" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 159 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1617014931459 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE10_LITE_SDRAM_Nios_Test.v 1 1 " "Using design file DE10_LITE_SDRAM_Nios_Test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_SDRAM_Nios_Test " "Found entity 1: DE10_LITE_SDRAM_Nios_Test" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014931461 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1617014931461 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_SDRAM_Nios_Test " "Elaborating entity \"DE10_LITE_SDRAM_Nios_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617014931477 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_SDRAM_Nios_Test.v(75) " "Output port \"VGA_R\" at DE10_LITE_SDRAM_Nios_Test.v(75) has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1617014931480 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_SDRAM_Nios_Test.v(76) " "Output port \"VGA_G\" at DE10_LITE_SDRAM_Nios_Test.v(76) has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1617014931480 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_SDRAM_Nios_Test.v(77) " "Output port \"VGA_B\" at DE10_LITE_SDRAM_Nios_Test.v(77) has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1617014931480 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_SDRAM_Nios_Test.v(73) " "Output port \"VGA_HS\" at DE10_LITE_SDRAM_Nios_Test.v(73) has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1617014931480 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_SDRAM_Nios_Test.v(74) " "Output port \"VGA_VS\" at DE10_LITE_SDRAM_Nios_Test.v(74) has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1617014931480 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLK_I2C_SCL DE10_LITE_SDRAM_Nios_Test.v(80) " "Output port \"CLK_I2C_SCL\" at DE10_LITE_SDRAM_Nios_Test.v(80) has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1617014931481 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys DE10_LITE_Qsys:u0 " "Elaborating entity \"DE10_LITE_Qsys\" for hierarchy \"DE10_LITE_Qsys:u0\"" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "u0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014931501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_accelerometer_spi DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi " "Elaborating entity \"DE10_LITE_Qsys_accelerometer_spi\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "accelerometer_spi" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014931607 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE10_LITE_Qsys_accelerometer_spi.v(226) " "Verilog HDL assignment warning at DE10_LITE_Qsys_accelerometer_spi.v(226): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014931609 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 DE10_LITE_Qsys_accelerometer_spi.v(241) " "Verilog HDL assignment warning at DE10_LITE_Qsys_accelerometer_spi.v(241): truncated value with size 8 to match size of target (6)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014931609 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init_ctrl DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller " "Elaborating entity \"altera_up_accelerometer_spi_auto_init_ctrl\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" "Auto_Init_Controller" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014931621 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_auto_init_ctrl.v(137) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_auto_init_ctrl.v(137): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014931622 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer " "Elaborating entity \"altera_up_accelerometer_spi_auto_init\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" "Auto_Init_Accelerometer" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014931639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_serial_bus_controller DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_accelerometer_spi_serial_bus_controller\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" "Serial_Bus_Controller" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014931645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_accelerometer_spi_serial_bus_controller.v(215) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_serial_bus_controller.v(215): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014931649 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_slow_clock_generator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_accelerometer_spi_slow_clock_generator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014931659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_slow_clock_generator.v(110) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_slow_clock_generator.v(110): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014931674 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_altpll_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0 " "Elaborating entity \"DE10_LITE_Qsys_altpll_0\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "altpll_0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014931680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_altpll_0_stdsync_sv6 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"DE10_LITE_Qsys_altpll_0_stdsync_sv6\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "stdsync2" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014931686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_altpll_0_dffpipe_l2c DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2\|DE10_LITE_Qsys_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"DE10_LITE_Qsys_altpll_0_dffpipe_l2c\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2\|DE10_LITE_Qsys_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "dffpipe3" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014931689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_altpll_0_altpll_3h92 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1 " "Elaborating entity \"DE10_LITE_Qsys_altpll_0_altpll_3h92\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "sd1" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014931694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI_bet DE10_LITE_Qsys:u0\|CI_bet:bet1_0 " "Elaborating entity \"CI_bet\" for hierarchy \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "bet1_0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014931709 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_bet.v(35) " "Verilog HDL assignment warning at CI_bet.v(35): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_bet.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014931709 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_bet:bet1_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_bet.v(37) " "Verilog HDL assignment warning at CI_bet.v(37): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_bet.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014931710 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_bet:bet1_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bet DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet " "Elaborating entity \"bet\" for hierarchy \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_bet.v" "Inst_bet" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_bet.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014931715 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "range bet.v(25) " "Verilog HDL or VHDL warning at bet.v(25): object \"range\" assigned a value but never read" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617014931715 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_bet:bet1_0|bet:Inst_bet"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "min bet.v(26) " "Verilog HDL or VHDL warning at bet.v(26): object \"min\" assigned a value but never read" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617014931715 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_bet:bet1_0|bet:Inst_bet"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Qmax bet.v(46) " "Verilog HDL or VHDL warning at bet.v(46): object \"Qmax\" assigned a value but never read" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617014931715 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_bet:bet1_0|bet:Inst_bet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bet.v(60) " "Verilog HDL assignment warning at bet.v(60): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014931716 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_bet:bet1_0|bet:Inst_bet"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_digvalue\[5..1\] 0 bet.v(39) " "Net \"m_digvalue\[5..1\]\" at bet.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1617014931717 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_bet:bet1_0|bet:Inst_bet"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result\[31..4\] bet.v(20) " "Output port \"result\[31..4\]\" at bet.v(20) has no driver" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1617014931717 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_bet:bet1_0|bet:Inst_bet"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_button DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_button:button " "Elaborating entity \"DE10_LITE_Qsys_button\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_button:button\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "button" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014931724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI_fir DE10_LITE_Qsys:u0\|CI_fir:fir5_0 " "Elaborating entity \"CI_fir\" for hierarchy \"DE10_LITE_Qsys:u0\|CI_fir:fir5_0\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "fir5_0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014931737 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_fir4.v(35) " "Verilog HDL assignment warning at CI_fir4.v(35): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014931738 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_fir:fir5_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_fir4.v(37) " "Verilog HDL assignment warning at CI_fir4.v(37): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014931753 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_fir:fir5_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir DE10_LITE_Qsys:u0\|CI_fir:fir5_0\|fir:Inst_fir " "Elaborating entity \"fir\" for hierarchy \"DE10_LITE_Qsys:u0\|CI_fir:fir5_0\|fir:Inst_fir\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" "Inst_fir" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014931758 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "stage4 fir4.v(28) " "Verilog HDL warning at fir4.v(28): object stage4 used but never assigned" {  } { { "db/ip/DE10_LITE_Qsys/submodules/fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/fir4.v" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1617014931758 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_fir:fir5_0|fir:Inst_fir"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "stage5 fir4.v(29) " "Verilog HDL warning at fir4.v(29): object stage5 used but never assigned" {  } { { "db/ip/DE10_LITE_Qsys/submodules/fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/fir4.v" 29 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1617014931758 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_fir:fir5_0|fir:Inst_fir"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "stage6 fir4.v(30) " "Verilog HDL warning at fir4.v(30): object stage6 used but never assigned" {  } { { "db/ip/DE10_LITE_Qsys/submodules/fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/fir4.v" 30 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1617014931758 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_fir:fir5_0|fir:Inst_fir"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stage2 fir4.v(33) " "Verilog HDL Always Construct warning at fir4.v(33): variable \"stage2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/DE10_LITE_Qsys/submodules/fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/fir4.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1617014931758 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_fir:fir5_0|fir:Inst_fir"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stage1 fir4.v(34) " "Verilog HDL Always Construct warning at fir4.v(34): variable \"stage1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/DE10_LITE_Qsys/submodules/fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/fir4.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1617014931758 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_fir:fir5_0|fir:Inst_fir"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stage1 fir4.v(37) " "Verilog HDL Always Construct warning at fir4.v(37): variable \"stage1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/DE10_LITE_Qsys/submodules/fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/fir4.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1617014931758 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_fir:fir5_0|fir:Inst_fir"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stage2 fir4.v(37) " "Verilog HDL Always Construct warning at fir4.v(37): variable \"stage2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/DE10_LITE_Qsys/submodules/fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/fir4.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1617014931759 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_fir:fir5_0|fir:Inst_fir"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stage3 fir4.v(37) " "Verilog HDL Always Construct warning at fir4.v(37): variable \"stage3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/DE10_LITE_Qsys/submodules/fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/fir4.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1617014931759 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_fir:fir5_0|fir:Inst_fir"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stage4 fir4.v(37) " "Verilog HDL Always Construct warning at fir4.v(37): variable \"stage4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/DE10_LITE_Qsys/submodules/fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/fir4.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1617014931759 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_fir:fir5_0|fir:Inst_fir"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stage5 fir4.v(37) " "Verilog HDL Always Construct warning at fir4.v(37): variable \"stage5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/DE10_LITE_Qsys/submodules/fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/fir4.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1617014931759 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_fir:fir5_0|fir:Inst_fir"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stage6 fir4.v(37) " "Verilog HDL Always Construct warning at fir4.v(37): variable \"stage6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/DE10_LITE_Qsys/submodules/fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/fir4.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1617014931759 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_fir:fir5_0|fir:Inst_fir"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stage4 0 fir4.v(28) " "Net \"stage4\" at fir4.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/DE10_LITE_Qsys/submodules/fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/fir4.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1617014931760 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_fir:fir5_0|fir:Inst_fir"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stage5 0 fir4.v(29) " "Net \"stage5\" at fir4.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/DE10_LITE_Qsys/submodules/fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/fir4.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1617014931760 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_fir:fir5_0|fir:Inst_fir"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stage6 0 fir4.v(30) " "Net \"stage6\" at fir4.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/DE10_LITE_Qsys/submodules/fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/fir4.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1617014931760 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_fir:fir5_0|fir:Inst_fir"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_hex_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_hex_0:hex_0 " "Elaborating entity \"DE10_LITE_Qsys_hex_0\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_hex_0:hex_0\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "hex_0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014931769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_jtag_uart DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart " "Elaborating entity \"DE10_LITE_Qsys_jtag_uart\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "jtag_uart" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014931782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_jtag_uart_scfifo_w DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w " "Elaborating entity \"DE10_LITE_Qsys_jtag_uart_scfifo_w\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "the_DE10_LITE_Qsys_jtag_uart_scfifo_w" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014931797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "wfifo" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014932060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014932065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014932065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014932065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014932065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014932065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014932065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014932065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014932065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014932065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014932065 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014932065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014932130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014932130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014932131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014932139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014932139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014932141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014932148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014932148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014932150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014932258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014932258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014932261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014932380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014932380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014932382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014932496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014932496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014932498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_jtag_uart_scfifo_r DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r " "Elaborating entity \"DE10_LITE_Qsys_jtag_uart_scfifo_r\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "the_DE10_LITE_Qsys_jtag_uart_scfifo_r" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014932522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014932861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014932882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014932882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014932882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014932882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014932882 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014932882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014933713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014933896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_key DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_key:key " "Elaborating entity \"DE10_LITE_Qsys_key\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_key:key\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "key" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014933943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_led DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_led:led " "Elaborating entity \"DE10_LITE_Qsys_led\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_led:led\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "led" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014933949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014933953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0.v" "cpu" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014933964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 6037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014934391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 7063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014934407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014934455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014934467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934467 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014934467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_2uc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014934524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014934524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014934526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 7129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014934563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014934603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014934621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 23 " "Parameter \"width_a\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 23 " "Parameter \"width_b\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934622 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014934622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vkc1 " "Found entity 1: altsyncram_vkc1" {  } { { "db/altsyncram_vkc1.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_vkc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014934692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014934692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vkc1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vkc1:auto_generated " "Elaborating entity \"altsyncram_vkc1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014934693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_bht" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 7327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014934710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014934718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014934725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934725 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014934725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_vhc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014934783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014934783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014934784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 8270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014934792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014934803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014934812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014934812 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014934812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014934889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014934889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014934910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 8288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014934927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 8745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014934944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014934979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family MAX10 " "Parameter \"selected_device_family\" = \"MAX10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935030 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014935030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014935122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014935122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family MAX 10 " "Parameter \"selected_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014935290 ""}  } { { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014935290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935308 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935326 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935341 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935360 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935433 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935456 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935476 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935495 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935511 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935525 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935550 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935685 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935750 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935764 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935780 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935795 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935810 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935826 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014935831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 9167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014936462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014936474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014936482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936482 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014936482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ptb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ptb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ptb1 " "Found entity 1: altsyncram_ptb1" {  } { { "db/altsyncram_ptb1.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_ptb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014936532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014936532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ptb1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ptb1:auto_generated " "Elaborating entity \"altsyncram_ptb1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ptb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014936542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 9233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014936557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014936573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014936584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936584 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014936584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_aoe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014936680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014936680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014936681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 9345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014936711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014936749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014936768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014936769 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014936769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_hec1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014936856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014936856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014936863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_nios2_gen2_rtl_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl " "Elaborating entity \"altera_nios2_gen2_rtl_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_nios2_rtl" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 9924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014936984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 10288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937230 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014937230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937512 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014937512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014937590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014937590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937822 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014937822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937829 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_onchip_memory2 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2 " "Elaborating entity \"DE10_LITE_Qsys_onchip_memory2\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "onchip_memory2" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_onchip_memory2.v" "the_altsyncram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_onchip_memory2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_onchip_memory2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_onchip_memory2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014937921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 25000 " "Parameter \"maximum_depth\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 25000 " "Parameter \"numwords_a\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014937921 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_onchip_memory2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_onchip_memory2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014937921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1oc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1oc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1oc1 " "Found entity 1: altsyncram_1oc1" {  } { { "db/altsyncram_1oc1.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_1oc1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014938024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014938024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1oc1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated " "Elaborating entity \"altsyncram_1oc1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014938027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/decode_c7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014938193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014938193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_1oc1.tdf" "decode3" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_1oc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014938200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/mux_93b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014938263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014938263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated\|mux_93b:mux2 " "Elaborating entity \"mux_93b\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated\|mux_93b:mux2\"" {  } { { "db/altsyncram_1oc1.tdf" "mux2" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_1oc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014938274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_sdram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram " "Elaborating entity \"DE10_LITE_Qsys_sdram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "sdram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014938288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_sdram_input_efifo_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|DE10_LITE_Qsys_sdram_input_efifo_module:the_DE10_LITE_Qsys_sdram_input_efifo_module " "Elaborating entity \"DE10_LITE_Qsys_sdram_input_efifo_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|DE10_LITE_Qsys_sdram_input_efifo_module:the_DE10_LITE_Qsys_sdram_input_efifo_module\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "the_DE10_LITE_Qsys_sdram_input_efifo_module" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014938391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_switch DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_switch:switch " "Elaborating entity \"DE10_LITE_Qsys_switch\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_switch:switch\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "switch" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014938402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_sysid_qsys DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sysid_qsys:sysid_qsys " "Elaborating entity \"DE10_LITE_Qsys_sysid_qsys\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sysid_qsys:sysid_qsys\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "sysid_qsys" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014938407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI_tilt DE10_LITE_Qsys:u0\|CI_tilt:tilt3_0 " "Elaborating entity \"CI_tilt\" for hierarchy \"DE10_LITE_Qsys:u0\|CI_tilt:tilt3_0\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "tilt3_0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014938409 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_tilt3.v(35) " "Verilog HDL assignment warning at CI_tilt3.v(35): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014938410 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_tilt:tilt3_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_tilt3.v(37) " "Verilog HDL assignment warning at CI_tilt3.v(37): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014938410 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_tilt:tilt3_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 CI_tilt3.v(44) " "Verilog HDL assignment warning at CI_tilt3.v(44): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014938411 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_tilt:tilt3_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tilt DE10_LITE_Qsys:u0\|CI_tilt:tilt3_0\|tilt:Inst_tilt " "Elaborating entity \"tilt\" for hierarchy \"DE10_LITE_Qsys:u0\|CI_tilt:tilt3_0\|tilt:Inst_tilt\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" "Inst_tilt" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014938414 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "result tilt3.v(20) " "Verilog HDL warning at tilt3.v(20): the port and data declarations for array port \"result\" do not specify the same range for each dimension" {  } { { "db/ip/DE10_LITE_Qsys/submodules/tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/tilt3.v" 20 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1617014938415 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_tilt:tilt3_0|tilt:Inst_tilt"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "result tilt3.v(22) " "HDL warning at tilt3.v(22): see declaration for object \"result\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/tilt3.v" 22 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014938415 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_tilt:tilt3_0|tilt:Inst_tilt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datab tilt3.v(26) " "Verilog HDL Always Construct warning at tilt3.v(26): variable \"datab\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/DE10_LITE_Qsys/submodules/tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/tilt3.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1617014938415 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_tilt:tilt3_0|tilt:Inst_tilt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datac tilt3.v(29) " "Verilog HDL Always Construct warning at tilt3.v(29): variable \"datac\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/DE10_LITE_Qsys/submodules/tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/tilt3.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1617014938415 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_tilt:tilt3_0|tilt:Inst_tilt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a tilt3.v(32) " "Verilog HDL Always Construct warning at tilt3.v(32): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/DE10_LITE_Qsys/submodules/tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/tilt3.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1617014938415 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_tilt:tilt3_0|tilt:Inst_tilt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a tilt3.v(35) " "Verilog HDL Always Construct warning at tilt3.v(35): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/DE10_LITE_Qsys/submodules/tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/tilt3.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1617014938416 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_tilt:tilt3_0|tilt:Inst_tilt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "all tilt3.v(35) " "Verilog HDL Always Construct warning at tilt3.v(35): variable \"all\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/DE10_LITE_Qsys/submodules/tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/tilt3.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1617014938416 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_tilt:tilt3_0|tilt:Inst_tilt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_timer DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_timer:timer " "Elaborating entity \"DE10_LITE_Qsys_timer\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_timer:timer\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "timer" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014938423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator DE10_LITE_Qsys:u0\|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014938438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_custom_instruction_master_multi_xconnect DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_custom_instruction_master_multi_xconnect\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_xconnect" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014938446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator DE10_LITE_Qsys:u0\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014938461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_customins_slave_translator.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014938462 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_customins_slave_translator.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014938462 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_customins_slave_translator.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014938462 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "mm_interconnect_0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 1053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014938469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 1517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 1641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 1705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 1769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "timer_s1_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 2025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "sdram_s1_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 2089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "key_s1_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 2810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 2891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 2975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 3016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 3057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 3141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 3182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "sdram_s1_agent" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 3932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 3973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 4014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router:router " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "router" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 5649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_default_decode DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router:router\|DE10_LITE_Qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router:router\|DE10_LITE_Qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_001 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_001\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "router_001" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 5665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001\|DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001\|DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_002 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_002\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "router_002" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 5681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002\|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002\|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_003 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_003\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "router_003" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 5697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_003\|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_003\|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_005 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_005\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "router_005" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 5729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_005_default_decode DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_005:router_005\|DE10_LITE_Qsys_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_005_default_decode\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_005:router_005\|DE10_LITE_Qsys_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_009 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_009\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_009:router_009\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "router_009" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 5793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_009_default_decode DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_009:router_009\|DE10_LITE_Qsys_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_009_default_decode\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_009:router_009\|DE10_LITE_Qsys_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 6003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 6053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 6103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 6153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_cmd_demux DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "cmd_demux" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 6272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 6295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_cmd_mux DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "cmd_mux" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 6312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 6369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_rsp_demux DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "rsp_demux" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 6630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_001 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_001\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 6647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "rsp_demux_003" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 6687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_rsp_mux DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "rsp_mux" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 7050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014939952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 7073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 7139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940113 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617014940123 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617014940124 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617014940124 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 7205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940160 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617014940171 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617014940172 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617014940172 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 7271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 7337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "crosser" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 7371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 8114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 8143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "avalon_st_adapter_007" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 8317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007.v" "error_adapter_0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_irq_mapper DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_irq_mapper:irq_mapper " "Elaborating entity \"DE10_LITE_Qsys_irq_mapper\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_irq_mapper:irq_mapper\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "irq_mapper" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "irq_synchronizer" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 1074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv" "sync" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014940568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014940568 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014940568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940570 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "rst_controller" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 1137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "rst_controller_001" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014940601 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[31\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[31\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[30\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[30\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[29\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[29\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[28\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[28\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[27\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[27\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[26\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[26\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[25\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[25\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[24\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[24\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[23\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[23\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[22\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[22\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[21\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[21\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[20\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[20\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[19\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[19\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[18\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[18\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[17\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[17\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[16\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[16\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[15\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[15\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[14\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[14\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[13\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[13\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[12\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[12\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[11\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[11\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[10\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[10\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[9\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[9\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[8\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[8\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[7\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[7\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[7\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[6\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[6\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[6\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[5\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[5\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[5\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[4\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[4\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[4\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[3\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[3\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[3\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[2\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[2\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[2\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014943913 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1617014943913 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1617014945215 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.03.29.11:49:11 Progress: Loading sldddbdda0a/alt_sld_fab_wrapper_hw.tcl " "2021.03.29.11:49:11 Progress: Loading sldddbdda0a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014951165 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014953503 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014953800 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014955705 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014955864 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014956051 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014956236 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014956259 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014956259 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1617014957040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddbdda0a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldddbdda0a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldddbdda0a/alt_sld_fab.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/sldddbdda0a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014957388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014957388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014957529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014957529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014957531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014957531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014957640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014957640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014957793 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014957793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014957793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014957917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014957917 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1617014963712 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1617014963712 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue~0 " "LATCH primitive \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue~0\" is permanently enabled" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1617014966999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue~1 " "LATCH primitive \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue~1\" is permanently enabled" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1617014967002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue~2 " "LATCH primitive \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue~2\" is permanently enabled" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1617014967002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue~3 " "LATCH primitive \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue~3\" is permanently enabled" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1617014967002 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|Mult0\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "Mult0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1617014967815 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|Div0\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "Div0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1617014967815 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1617014967815 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1617014967815 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1617014967815 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1617014967815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|lpm_mult:Mult0\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014967899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|lpm_mult:Mult0 " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014967899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014967899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014967899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014967899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014967899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014967899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014967899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014967899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014967899 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014967899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tps.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tps.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tps " "Found entity 1: mult_tps" {  } { { "db/mult_tps.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/mult_tps.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014967973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014967973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|lpm_divide:Div0\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014968009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|lpm_divide:Div0 " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014968009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014968009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014968009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014968009 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014968009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_otl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_otl " "Found entity 1: lpm_divide_otl" {  } { { "db/lpm_divide_otl.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/lpm_divide_otl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014968058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014968058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014968077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014968077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/alt_u_div_uhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014968151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014968151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014968292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014968292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014968382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014968382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014968415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014968416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014968416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014968416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014968416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014968416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014968416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014968416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014968416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014968416 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014968416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/mult_9401.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014968497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014968497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014968543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014968544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014968544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014968544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014968544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014968544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014968544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014968544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014968544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014968544 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014968544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/mult_9b01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014968600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014968600 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Embedded Processor Encrypted output " "\"Nios II Embedded Processor Encrypted output\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1617014970239 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1617014970239 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Nios II Processor will be deactivated when the evaluation time expires. " "Nios II Processor will be deactivated when the evaluation time expires." {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1617014970372 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1617014970372 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1617014970372 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1617014970373 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1617014970430 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "31 " "Ignored 31 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1617014970654 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1617014970654 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLK_I2C_SDA " "bidirectional pin \"CLK_I2C_SDA\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014970683 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1617014970683 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 442 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 356 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 352 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 398 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 7733 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 4092 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 5960 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 7742 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_timer.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_timer.v" 167 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_timer.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_timer.v" 176 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 273 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1617014970766 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1617014970766 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014974390 "|DE10_LITE_SDRAM_Nios_Test|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014974390 "|DE10_LITE_SDRAM_Nios_Test|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014974390 "|DE10_LITE_SDRAM_Nios_Test|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014974390 "|DE10_LITE_SDRAM_Nios_Test|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014974390 "|DE10_LITE_SDRAM_Nios_Test|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014974390 "|DE10_LITE_SDRAM_Nios_Test|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014974390 "|DE10_LITE_SDRAM_Nios_Test|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014974390 "|DE10_LITE_SDRAM_Nios_Test|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014974390 "|DE10_LITE_SDRAM_Nios_Test|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014974390 "|DE10_LITE_SDRAM_Nios_Test|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014974390 "|DE10_LITE_SDRAM_Nios_Test|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014974390 "|DE10_LITE_SDRAM_Nios_Test|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014974390 "|DE10_LITE_SDRAM_Nios_Test|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014974390 "|DE10_LITE_SDRAM_Nios_Test|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014974390 "|DE10_LITE_SDRAM_Nios_Test|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014974390 "|DE10_LITE_SDRAM_Nios_Test|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014974390 "|DE10_LITE_SDRAM_Nios_Test|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014974390 "|DE10_LITE_SDRAM_Nios_Test|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014974390 "|DE10_LITE_SDRAM_Nios_Test|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014974390 "|DE10_LITE_SDRAM_Nios_Test|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014974390 "|DE10_LITE_SDRAM_Nios_Test|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLK_I2C_SCL GND " "Pin \"CLK_I2C_SCL\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014974390 "|DE10_LITE_SDRAM_Nios_Test|CLK_I2C_SCL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1617014974390 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014974962 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "666 " "666 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1617014979915 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014980430 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/output_files/DE10_LITE_SDRAM_Nios_Test.map.smsg " "Generated suppressed messages file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/output_files/DE10_LITE_SDRAM_Nios_Test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014981561 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617014983866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014983866 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617014984848 "|DE10_LITE_SDRAM_Nios_Test|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617014984848 "|DE10_LITE_SDRAM_Nios_Test|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617014984848 "|DE10_LITE_SDRAM_Nios_Test|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1617014984848 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8500 " "Implemented 8500 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617014984849 ""} { "Info" "ICUT_CUT_TM_OPINS" "99 " "Implemented 99 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617014984849 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1617014984849 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7918 " "Implemented 7918 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617014984849 ""} { "Info" "ICUT_CUT_TM_RAMS" "379 " "Implemented 379 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1617014984849 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1617014984849 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "10 " "Implemented 10 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1617014984849 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617014984849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 225 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 225 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "720 " "Peak virtual memory: 720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617014984969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 29 11:49:44 2021 " "Processing ended: Mon Mar 29 11:49:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617014984969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:49 " "Elapsed time: 00:01:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617014984969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:02 " "Total CPU time (on all processors): 00:02:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617014984969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014984969 ""}
