bank_utilization M00_AXI_MEM00 dsa_info {excluded_board_components xilinx.com:au250:ddr4_sdram_c1:1.4 axi_passthrough {xilinx.com:au250:ddr4_sdram_c1:1.4 {offset 0x5000000000 range 16G slr SLR1} M01_AXI {offset 0x2000000000 range 16G slr SLR2}} board_component_slr_map {xilinx.com:au250:ddr4_sdram_c0:1.4 SLR0 xilinx.com:au250:ddr4_sdram_c2:1.4 SLR2 xilinx.com:au250:ddr4_sdram_c3:1.4 SLR3} slr_pblock_map {SLR0 pblock_dynamic_SLR0 SLR1 pblock_dynamic_SLR1 SLR2 pblock_dynamic_SLR2 SLR3 pblock_dynamic_SLR3}} ctrl_slr_map {S_AXI_CTRL SLR0} interconnect_slr_map {interconnect_M00_AXI_MEM00 SLR1} slr_crossings {interconnect_M00_AXI_MEM00 {M00_AXI {source_slr SLR1 target_slr SLR1 depth 1} S00_AXI {source_slr SLR1 target_slr SLR1 depth 1} S01_AXI {source_slr SLR1 target_slr SLR1 depth 1}}}
