
*** Running vivado
    with args -log tinyriscv.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tinyriscv.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source tinyriscv.tcl -notrace
Command: synth_design -top tinyriscv -part xc7z035iffv676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035i'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19308
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 962.395 ; gain = 414.516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tinyriscv' [D:/tinyriscv/rtl/core/tinyriscv.v:20]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [D:/tinyriscv/rtl/core/pc_reg.v:20]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (0#1) [D:/tinyriscv/rtl/core/pc_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [D:/tinyriscv/rtl/core/ctrl.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (0#1) [D:/tinyriscv/rtl/core/ctrl.v:21]
INFO: [Synth 8-6157] synthesizing module 'regs' [D:/tinyriscv/rtl/core/regs.v:20]
INFO: [Synth 8-6155] done synthesizing module 'regs' (0#1) [D:/tinyriscv/rtl/core/regs.v:20]
INFO: [Synth 8-6157] synthesizing module 'csr_reg' [D:/tinyriscv/rtl/core/csr_reg.v:20]
INFO: [Synth 8-6155] done synthesizing module 'csr_reg' (0#1) [D:/tinyriscv/rtl/core/csr_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'if_id' [D:/tinyriscv/rtl/core/if_id.v:20]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff' [D:/tinyriscv/rtl/utils/gen_dff.v:18]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff' (0#1) [D:/tinyriscv/rtl/utils/gen_dff.v:18]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff__parameterized0' [D:/tinyriscv/rtl/utils/gen_dff.v:18]
	Parameter DW bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff__parameterized0' (0#1) [D:/tinyriscv/rtl/utils/gen_dff.v:18]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (0#1) [D:/tinyriscv/rtl/core/if_id.v:20]
INFO: [Synth 8-6157] synthesizing module 'id' [D:/tinyriscv/rtl/core/id.v:21]
INFO: [Synth 8-226] default block is never used [D:/tinyriscv/rtl/core/id.v:87]
INFO: [Synth 8-226] default block is never used [D:/tinyriscv/rtl/core/id.v:106]
INFO: [Synth 8-226] default block is never used [D:/tinyriscv/rtl/core/id.v:123]
INFO: [Synth 8-6155] done synthesizing module 'id' (0#1) [D:/tinyriscv/rtl/core/id.v:21]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [D:/tinyriscv/rtl/core/id_ex.v:20]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff__parameterized1' [D:/tinyriscv/rtl/utils/gen_dff.v:18]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff__parameterized1' (0#1) [D:/tinyriscv/rtl/utils/gen_dff.v:18]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff__parameterized2' [D:/tinyriscv/rtl/utils/gen_dff.v:18]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff__parameterized2' (0#1) [D:/tinyriscv/rtl/utils/gen_dff.v:18]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (0#1) [D:/tinyriscv/rtl/core/id_ex.v:20]
INFO: [Synth 8-6157] synthesizing module 'ex' [D:/tinyriscv/rtl/core/ex.v:21]
INFO: [Synth 8-226] default block is never used [D:/tinyriscv/rtl/core/ex.v:256]
INFO: [Synth 8-226] default block is never used [D:/tinyriscv/rtl/core/ex.v:355]
INFO: [Synth 8-6155] done synthesizing module 'ex' (0#1) [D:/tinyriscv/rtl/core/ex.v:21]
INFO: [Synth 8-6157] synthesizing module 'div' [D:/tinyriscv/rtl/core/div.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [D:/tinyriscv/rtl/core/div.v:87]
INFO: [Synth 8-6155] done synthesizing module 'div' (0#1) [D:/tinyriscv/rtl/core/div.v:22]
INFO: [Synth 8-6157] synthesizing module 'clint' [D:/tinyriscv/rtl/core/clint.v:22]
INFO: [Synth 8-6155] done synthesizing module 'clint' (0#1) [D:/tinyriscv/rtl/core/clint.v:22]
INFO: [Synth 8-6155] done synthesizing module 'tinyriscv' (0#1) [D:/tinyriscv/rtl/core/tinyriscv.v:20]
WARNING: [Synth 8-3848] Net raddr_o in module/entity clint does not have driver. [D:/tinyriscv/rtl/core/clint.v:56]
WARNING: [Synth 8-7129] Port raddr_o[31] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[30] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[29] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[28] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[27] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[26] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[25] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[24] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[23] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[22] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[21] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[20] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[19] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[18] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[17] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[16] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[15] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[14] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[13] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[12] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[11] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[10] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[9] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[8] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[7] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[6] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[5] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[4] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[3] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[2] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[1] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[0] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port hold_flag_i[2] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port hold_flag_i[1] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port hold_flag_i[0] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[31] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[30] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[29] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[28] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[27] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[26] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[25] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[24] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[23] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[22] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[21] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[20] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[19] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[18] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[17] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[16] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[15] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[14] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[13] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[12] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[11] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[10] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[9] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[8] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[7] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[6] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[5] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[4] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[3] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[2] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[1] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[0] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_mstatus[3] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[11] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[10] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[9] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[31] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[30] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[29] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[28] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[27] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[26] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[25] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[24] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[23] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[22] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[21] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[20] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[19] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[18] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[17] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[16] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[15] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[14] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[13] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[12] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[11] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[10] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[9] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[8] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[7] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[6] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[5] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[4] in module ex is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1064.703 ; gain = 516.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1064.703 ; gain = 516.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035iffv676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1064.703 ; gain = 516.824
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z035iffv676-2L
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'div'
INFO: [Synth 8-802] inferred FSM for state register 'csr_state_reg' in module 'clint'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_IDLE |                             0001 |                             0001
             STATE_START |                             0010 |                             0010
              STATE_CALC |                             0100 |                             0100
               STATE_END |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              S_CSR_IDLE |                            00001 |                            00001
              S_CSR_MEPC |                            00100 |                            00100
           S_CSR_MSTATUS |                            00010 |                            00010
            S_CSR_MCAUSE |                            10000 |                            10000
      S_CSR_MSTATUS_MRET |                            01000 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'csr_state_reg' in module 'clint'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1098.523 ; gain = 550.645
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 11    
	   3 Input   32 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 31    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 78    
	   9 Input   32 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 2     
	  13 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 8     
	  11 Input   32 Bit        Muxes := 5     
	   7 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 8     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	  13 Input   12 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 20    
	   3 Input    5 Bit        Muxes := 2     
	  13 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	  13 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 5     
	  11 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 26    
	   7 Input    1 Bit        Muxes := 6     
	   8 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 3     
	  13 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_temp, operation Mode is: A*B.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: Generating DSP mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: Generating DSP mul_temp, operation Mode is: A*B.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: Generating DSP mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1471.684 ; gain = 923.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------+-----------+----------------------+--------------+
|Module Name | RTL Object      | Inference | Size (Depth x Width) | Primitives   | 
+------------+-----------------+-----------+----------------------+--------------+
|tinyriscv   | u_regs/regs_reg | Implied   | 32 x 32              | RAM32M x 18  | 
+------------+-----------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1480.527 ; gain = 932.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-----------------+-----------+----------------------+--------------+
|Module Name | RTL Object      | Inference | Size (Depth x Width) | Primitives   | 
+------------+-----------------+-----------+----------------------+--------------+
|tinyriscv   | u_regs/regs_reg | Implied   | 32 x 32              | RAM32M x 18  | 
+------------+-----------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1489.789 ; gain = 941.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1489.789 ; gain = 941.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1489.789 ; gain = 941.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1489.789 ; gain = 941.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1489.789 ; gain = 941.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1489.789 ; gain = 941.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1489.789 ; gain = 941.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex          | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | PCIN>>17+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | PCIN>>17+A*B | 17     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   164|
|3     |DSP48E1  |     4|
|4     |LUT1     |   259|
|5     |LUT2     |   348|
|6     |LUT3     |   209|
|7     |LUT4     |   581|
|8     |LUT5     |   341|
|9     |LUT6     |  1349|
|10    |MUXF7    |     1|
|11    |RAM32M   |    15|
|12    |RAM32X1D |     6|
|13    |FDRE     |   967|
|14    |FDSE     |    10|
|15    |IBUF     |   115|
|16    |OBUF     |   130|
+------+---------+------+

Report Instance Areas: 
+------+------------------+--------------------------------+------+
|      |Instance          |Module                          |Cells |
+------+------------------+--------------------------------+------+
|1     |top               |                                |  4500|
|2     |  u_clint         |clint                           |   301|
|3     |  u_csr_reg       |csr_reg                         |   307|
|4     |  u_div           |div                             |   778|
|5     |  u_ex            |ex                              |   168|
|6     |  u_id_ex         |id_ex                           |  1956|
|7     |    csr_rdata_ff  |gen_pipe_dff_1                  |    33|
|8     |    csr_waddr_ff  |gen_pipe_dff_2                  |    21|
|9     |    csr_we_ff     |gen_pipe_dff__parameterized1    |     2|
|10    |    inst_ff       |gen_pipe_dff_3                  |   898|
|11    |    op1_ff        |gen_pipe_dff_4                  |   227|
|12    |    op1_jump_ff   |gen_pipe_dff_5                  |    71|
|13    |    op2_ff        |gen_pipe_dff_6                  |   138|
|14    |    op2_jump_ff   |gen_pipe_dff_7                  |    22|
|15    |    reg1_rdata_ff |gen_pipe_dff_8                  |   301|
|16    |    reg2_rdata_ff |gen_pipe_dff_9                  |   177|
|17    |    reg_waddr_ff  |gen_pipe_dff__parameterized2    |    65|
|18    |    reg_we_ff     |gen_pipe_dff__parameterized1_10 |     1|
|19    |  u_if_id         |if_id                           |   648|
|20    |    inst_addr_ff  |gen_pipe_dff                    |    65|
|21    |    inst_ff       |gen_pipe_dff_0                  |   567|
|22    |    int_ff        |gen_pipe_dff__parameterized0    |    16|
|23    |  u_pc_reg        |pc_reg                          |    42|
|24    |  u_regs          |regs                            |    54|
+------+------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1489.789 ; gain = 941.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 375 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1489.789 ; gain = 941.910
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1489.789 ; gain = 941.910
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1492.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 190 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1500.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 15 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances

Synth Design complete, checksum: e1a40044
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1500.555 ; gain = 976.543
INFO: [Common 17-1381] The checkpoint 'D:/tinyriscv/project/project_1/project_1.runs/synth_1/tinyriscv.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tinyriscv_utilization_synth.rpt -pb tinyriscv_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr  7 20:21:22 2023...
