<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>MPAMBWCAP_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MPAMBWCAP_EL2, MPAM PE-side Maximum-bandwidth Limit Virtualization Register</h1><p>The MPAMBWCAP_EL2 characteristics are:</p><h2>Purpose</h2>
        <p>Allows software executing at EL2 to provide <a href="AArch64-mpambwcap_el2.html">MPAMBWCAP_EL2</a>.CAP as an upper bound to <a href="AArch64-mpambw1_el1.html">MPAMBW1_EL1</a>.MAX.</p>

      
        <p>If FEAT_SME is implemented, the upper bound also applies to <a href="AArch64-mpambwsm_el1.html">MPAMBWSM_EL1</a>.MAX when executing at EL1: the maximum bandwidth allowed for the PE is MIN(<a href="AArch64-mpambwsm_el1.html">MPAMBWSM_EL1</a>.MAX, <a href="AArch64-mpambwcap_el2.html">MPAMBWCAP_EL2</a>.CAP).</p>

      
        <p>If the Effective value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} is not {1,1}:</p>

      
        <ul>
<li>The upper bound also applies to <a href="AArch64-mpambw0_el1.html">MPAMBW0_EL1</a>.MAX: the maximum bandwidth allowed for the PE is MIN(<a href="AArch64-mpambw0_el1.html">MPAMBW0_EL1</a>.MAX, <a href="AArch64-mpambwcap_el2.html">MPAMBWCAP_EL2</a>.CAP).
</li><li>If FEAT_SME is implemented, the upper bound also applies to <a href="AArch64-mpambwsm_el1.html">MPAMBWSM_EL1</a>.MAX when executing at EL0: the maximum bandwidth allowed for the PE is MIN(<a href="AArch64-mpambwsm_el1.html">MPAMBWSM_EL1</a>.MAX, <a href="AArch64-mpambwcap_el2.html">MPAMBWCAP_EL2</a>.CAP).
</li></ul>

      
        <p>If <a href="AArch64-mpambwcap_el2.html">MPAMBWCAP_EL2</a>.ENABLED is 1, a PARTID that has used more than min(CAP,MAX) is given no access to additional bandwidth.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_MPAM_PE_BW_CTRL is implemented and MPAMIDR_EL1.HAS_HCR == 1. Otherwise, direct accesses to MPAMBWCAP_EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        <p>This register has no effect if EL2 is not enabled in the current Security state.</p>
      <h2>Attributes</h2>
        <p>MPAMBWCAP_EL2 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-63_63-1">HW_SCALE_ENABLE</a></td><td class="lr" colspan="1"><a href="#fieldset_0-62_62">ENABLED</a></td><td class="lr" colspan="30"><a href="#fieldset_0-61_32">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-31_0">CAP</a></td></tr></tbody></table><h4 id="fieldset_0-63_63-1">HW_SCALE_ENABLE, bit [63]<span class="condition"><br/>When MPAMBWIDR_EL1.HAS_HW_SCALE == 1:
                        </span></h4><div class="field">
      <p>Enables hardware bandwidth scaling of the <a href="AArch64-mpambwcap_el2.html">MPAMBWCAP_EL2</a>.CAP value.</p>
    <table class="valuetable"><tr><th>HW_SCALE_ENABLE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>PE-side memory bandwidth control hardware scaling for EL2 capping is disabled.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>PE-side memory bandwidth control hardware scaling for EL2 capping is enabled.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-63_63-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-62_62">ENABLED, bit [62]</h4><div class="field">
      <p>Enables the PE-side memory bandwidth control capping by EL2.</p>
    <table class="valuetable"><tr><th>ENABLED</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The PE-side memory bandwidth control capping by EL2 is disabled.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The PE-side memory bandwidth control capping by EL2 is enabled.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset:<ul>
            <li>When the highest implemented Exception level is EL2,
            this field resets to
            <span class="binarynumber">'0'</span>.
</li>
          
            <li>Otherwise,
            this field resets to
            an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li>
          </ul></li></ul></div><h4 id="fieldset_0-61_32">Bits [61:32]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-31_0">CAP, bits [31:0]</h4><div class="field"><div class="partial_fieldset"><h3 id="fieldset_0-31_0_0">CAP encoding when MPAMBWIDR_EL1.HAS_HW_SCALE == 1 and MPAMBWCAP_EL2.HW_SCALE_ENABLE == 1</h3><table class="regdiagram" id="fieldset_0-31_0_0"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-31_0_0-31_0">CAP</a></td></tr></tbody></table><h4 id="fieldset_0-31_0_0-31_0">CAP, bits [31:0]</h4><div class="field"><p>Upper bound to the maximum memory bandwidth allocated to the current PARTID in <a href="AArch64-mpambw1_el1.html">MPAMBW1_EL1</a>.MAX, <a href="AArch64-mpambw0_el1.html">MPAMBW0_EL1</a>.MAX and <a href="AArch64-mpambwsm_el1.html">MPAMBWSM_EL1</a>.MAX.</p>
<p>The value is represented as a multiplier of the available bandwidth for the PE. The value is represented in base-2 fixed-point format.</p>
<p>Bits [31:16] represent the integer part of the value.</p>
<p>Bits [15:(16 - <a href="AArch64-mpambwidr_el1.html">MPAMBWIDR_EL1</a>.BWA_WD)] represent the fractional part of the value. When <a href="AArch64-mpambwidr_el1.html">MPAMBWIDR_EL1</a>.BWA_WD indicates a width less than 16 bits, bits [(15 - <a href="AArch64-mpambwidr_el1.html">MPAMBWIDR_EL1</a>.BWA_WD):0] are <span class="arm-defined-word">RES0</span>.</p>
<p>The value set in the MAX field must be less than or equal to this upper bound.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div></div><div class="partial_fieldset"><h3 id="fieldset_0-31_0_1">CAP encoding when MPAMBWIDR_EL1.HAS_HW_SCALE == 0 or MPAMBWCAP_EL2.HW_SCALE_ENABLE == 0</h3><table class="regdiagram" id="fieldset_0-31_0_1"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="16"><a href="#fieldset_0-31_0_1-31_16">RES0</a></td><td class="lr" colspan="16"><a href="#fieldset_0-31_0_1-15_0">CAP</a></td></tr></tbody></table><h4 id="fieldset_0-31_0_1-31_16">Bits [31:16]</h4><div class="field">
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          </div><h4 id="fieldset_0-31_0_1-15_0">CAP, bits [15:0]</h4><div class="field"><p>Upper bound to the maximum memory bandwidth allocated to the current PARTID in <a href="AArch64-mpambw1_el1.html">MPAMBW1_EL1</a>.MAX, <a href="AArch64-mpambw0_el1.html">MPAMBW0_EL1</a>.MAX and <a href="AArch64-mpambwsm_el1.html">MPAMBWSM_EL1</a>.MAX.</p>
<p>The value is represented as a fraction of the available bandwidth for the PE. The value is represented in base-2 fixed-point format.</p>
<p>Bits [15:(16 - <a href="AArch64-mpambwidr_el1.html">MPAMBWIDR_EL1</a>.BWA_WD)] represent the fractional part of the value. When <a href="AArch64-mpambwidr_el1.html">MPAMBWIDR_EL1</a>.BWA_WD indicates a width less than 16 bits, bits [(15 - <a href="AArch64-mpambwidr_el1.html">MPAMBWIDR_EL1</a>.BWA_WD):0] are <span class="arm-defined-word">RES0</span>.</p>
<p>The value set in the MAX field must be less than or equal to this upper bound.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div></div></div><div class="access_mechanisms"><h2>Accessing MPAMBWCAP_EL2</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRS &lt;Xt&gt;, MPAMBWCAP_EL2</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b1010</td><td>0b0101</td><td>0b110</td></tr></table><p class="pseudocode">
if !(IsFeatureImplemented(FEAT_MPAM_PE_BW_CTRL) &amp;&amp; MPAMIDR_EL1.HAS_HCR == '1') then
    UNDEFINED;
elsif PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EffectiveHCR_EL2_NVx() IN {'1x1'} then
        X[t, 64] = NVMem[0x910];
    elsif EffectiveHCR_EL2_NVx() IN {'xx1'} then
        if HaveEL(EL3) &amp;&amp; MPAM3_EL3.TRAPLOWER == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        elsif HaveEL(EL3) &amp;&amp; MPAMBW3_EL3.nTRAPLOWER == '0' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; MPAM3_EL3.TRAPLOWER == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; MPAMBW3_EL3.nTRAPLOWER == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; MPAM3_EL3.TRAPLOWER == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MPAMBW3_EL3.nTRAPLOWER == '0' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = MPAMBWCAP_EL2;
elsif PSTATE.EL == EL3 then
    X[t, 64] = MPAMBWCAP_EL2;
                </p><div><h4 class="assembler">MSR MPAMBWCAP_EL2, &lt;Xt&gt;</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b1010</td><td>0b0101</td><td>0b110</td></tr></table><p class="pseudocode">
if !(IsFeatureImplemented(FEAT_MPAM_PE_BW_CTRL) &amp;&amp; MPAMIDR_EL1.HAS_HCR == '1') then
    UNDEFINED;
elsif PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EffectiveHCR_EL2_NVx() IN {'1x1'} then
        NVMem[0x910] = X[t, 64];
    elsif EffectiveHCR_EL2_NVx() IN {'xx1'} then
        if HaveEL(EL3) &amp;&amp; MPAM3_EL3.TRAPLOWER == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        elsif HaveEL(EL3) &amp;&amp; MPAMBW3_EL3.nTRAPLOWER == '0' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; MPAM3_EL3.TRAPLOWER == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; MPAMBW3_EL3.nTRAPLOWER == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; MPAM3_EL3.TRAPLOWER == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MPAMBW3_EL3.nTRAPLOWER == '0' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        MPAMBWCAP_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    MPAMBWCAP_EL2 = X[t, 64];
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">21/03/2025 17:53; 154105dd5041532b480d9ef0c018b8420cbe5c19</p><p class="copyconf">Copyright © 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
