read_verilog ../top.v
synth -top top
expose -input
proc
flatten
opt
expose -input
