Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'shift' [/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/new/multiplier_toplevel.sv:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/new/multiplier_toplevel.sv:88]
WARNING: [VRFC 10-3823] variable 'Aval' might have multiple concurrent drivers [/home/ece385user/Documents/ece385/lab4/lab3.srcs/sim_1/imports/sim_sources/testbench.sv:69]
WARNING: [VRFC 10-3705] select index 1 into 'data_d' is out of bounds [/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/imports/design_source/load_reg.sv:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/new/multiplier_toplevel.sv" Line 8. Module multiplier_toplevel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/imports/design_source/load_reg.sv" Line 1. Module load_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/imports/design_source/load_reg.sv" Line 1. Module load_reg(DATA_WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/imports/design_source/load_reg.sv" Line 1. Module load_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/new/multiplier_toplevel.sv" Line 8. Module multiplier_toplevel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/imports/design_source/load_reg.sv" Line 1. Module load_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/imports/design_source/load_reg.sv" Line 1. Module load_reg(DATA_WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/imports/design_source/load_reg.sv" Line 1. Module load_reg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.load_reg
Compiling module xil_defaultlib.load_reg(DATA_WIDTH=1)
Compiling module xil_defaultlib.multiplier_toplevel
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
