// Seed: 3905862049
module module_0 #(
    parameter id_2 = 32'd66
);
  wire id_1, _id_2;
  logic id_3, id_4;
  logic id_5;
  assign id_5 = id_4[-1];
  assign id_4 = id_1;
  wire id_6 [id_2 : 1];
  wire id_7;
endmodule
module module_1 #(
    parameter id_10 = 32'd78,
    parameter id_11 = 32'd64,
    parameter id_13 = 32'd42
) (
    input supply1 id_0,
    input wire id_1,
    output wor id_2,
    output tri1 id_3[-1 : 1],
    output wand id_4,
    output wor id_5,
    input wor id_6,
    output wor id_7,
    input wire id_8,
    input wor id_9,
    input wire _id_10[id_13 : id_10  -  id_11],
    output wor _id_11,
    input supply0 id_12,
    output tri _id_13
);
  wire  id_15;
  logic id_16;
  timeunit 1ps;
  assign id_7.id_6 = -1'b0;
  module_0 modCall_1 ();
  wire id_17;
endmodule
