INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustin/Escritorio/Verification/Part 1/Section 6/IPC/IPC.srcs/sim_1/new/tb12.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb12
