
---------- Begin Simulation Statistics ----------
final_tick                               9587431298432                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 155215                       # Simulator instruction rate (inst/s)
host_mem_usage                               16958144                       # Number of bytes of host memory used
host_op_rate                                   253062                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    64.43                       # Real time elapsed on the host
host_tick_rate                               38792119                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000016                       # Number of instructions simulated
sim_ops                                      16304012                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002499                       # Number of seconds simulated
sim_ticks                                  2499258932                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          16                       # Number of instructions committed
system.cpu.committedOps                            32                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           9                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           3                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          21                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               37                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         37                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  14                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    32                       # Number of integer alu accesses
system.cpu.num_int_insts                           32                       # number of integer instructions
system.cpu.num_int_register_reads                  68                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 26                       # number of times the integer registers were written
system.cpu.num_load_insts                           9                       # Number of load instructions
system.cpu.num_mem_refs                            12                       # number of memory refs
system.cpu.num_store_insts                          3                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        20     62.50%     62.50% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemRead                        9     28.12%     90.62% # Class of executed instruction
system.cpu.op_class::MemWrite                       3      9.38%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         32                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        16624                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         37377                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1907149                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           59                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       157726                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1829615                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1261337                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1907149                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       645812                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2199445                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          189799                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       108028                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           8603151                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8128847                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       157917                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1457799                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1114427                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4603784                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16303980                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      8124146                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.006855                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.861512                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3981312     49.01%     49.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1501284     18.48%     67.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       345886      4.26%     71.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       442855      5.45%     77.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       235538      2.90%     80.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       188473      2.32%     82.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       218171      2.69%     85.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        96200      1.18%     86.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1114427     13.72%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      8124146                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              32832                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       120996                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16171147                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2724340                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.mispred_commit_branch       139472                       # mein_hi_hun
system.switch_cpus.commit.op_class_0::No_OpClass       109749      0.67%      0.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     12196030     74.80%     75.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        53173      0.33%     75.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       113141      0.69%     76.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         4067      0.02%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu         2080      0.01%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         2115      0.01%     76.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd         3019      0.02%     76.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           13      0.00%     76.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt         4057      0.02%     76.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            1      0.00%     76.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult         1835      0.01%     76.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            1      0.00%     76.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2715829     16.66%     93.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1088032      6.67%     99.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead         8511      0.05%     99.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite         2327      0.01%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16303980                       # Class of committed instruction
system.switch_cpus.commit.refs                3814699                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16303980                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.899010                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.899010                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       3368624                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23084197                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1819035                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2925402                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         160655                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        535808                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3245877                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5670                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1187915                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   485                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2199445                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1971801                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               6450556                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         43654                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               14810063                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          221                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1362                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          321310                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.244652                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2196734                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1451136                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.647374                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      8809532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.781042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.425781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4835607     54.89%     54.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           245650      2.79%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           217153      2.46%     60.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           167698      1.90%     62.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           239211      2.72%     64.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           420142      4.77%     69.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           495228      5.62%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           223036      2.53%     77.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1965807     22.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8809532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             50704                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            35518                       # number of floating regfile writes
system.switch_cpus.idleCycles                  180571                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.Average_branch_resolution_cycles            0                       # sirf mispred wala
system.switch_cpus.iew.branchMispredicts       190921                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1644714                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.095736                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4434129                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1186728                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.global_million_exceeded_g            0                       # multiple with  million wala
system.switch_cpus.iew.global_million_timer_g 1035056.272000                       # less than million wala
system.switch_cpus.iew.iewBlockCycles         1755535                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3642079                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        15984                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1443266                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20907619                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3247401                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       359748                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18840884                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3974                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         27191                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         160655                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         43090                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          658                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       431642                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2084                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3359                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.night5         1686                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          493                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       917720                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       352907                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         3359                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       149295                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        41626                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.td                           0                       # Number of td executed instructions
system.switch_cpus.iew.wb_consumers          22049475                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18607712                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.632640                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13949373                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.069800                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18693865                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29960260                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        16052625                       # number of integer regfile writes
system.switch_cpus.ipc                       1.112334                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.112334                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       144174      0.75%      0.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      14276274     74.35%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        57985      0.30%     75.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        113443      0.59%     76.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8035      0.04%     76.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     76.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     76.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu         2885      0.02%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         3367      0.02%     76.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     76.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     76.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd         3107      0.02%     76.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           13      0.00%     76.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         5205      0.03%     76.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv           45      0.00%     76.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult         1979      0.01%     76.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            1      0.00%     76.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     76.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     76.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     76.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3347656     17.44%     93.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1220046      6.35%     99.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        12343      0.06%     99.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         4077      0.02%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19200635                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           49911                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        99048                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        42998                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        87138                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              253347                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013195                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          196441     77.54%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            1      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          43063     17.00%     94.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11995      4.73%     99.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         1800      0.71%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           47      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       19259897                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     47404905                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     18564714                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     25427356                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20907618                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19200635                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      4603589                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        39807                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      6881621                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      8809532                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.179530                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.301778                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3352033     38.05%     38.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1078660     12.24%     50.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       888489     10.09%     60.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       940053     10.67%     71.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       830490      9.43%     80.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       705634      8.01%     88.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       587065      6.66%     95.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       264546      3.00%     98.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       162562      1.85%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8809532                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.135753                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1972034                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   289                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       381618                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       260073                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3642079                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1443266                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         7651225                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  8990103                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         2426135                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21327939                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         756749                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2078878                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           1287                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          9580                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      56171955                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       22319716                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     28644105                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3176776                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         107721                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         160655                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        967072                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          7316087                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        98751                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     36302985                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            8                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           67                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           2151011                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           67                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             27917483                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            42508879                       # The number of ROB writes
system.switch_cpus.timesIdled                    2286                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        38298                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          866                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        77625                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            866                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 9587431298432                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19268                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          736                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15888                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1485                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1485                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19268                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        58130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        58130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  58130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1375296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1375296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1375296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20753                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20753    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20753                       # Request fanout histogram
system.membus.reqLayer2.occupancy            52994508                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          107504044                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2499258932                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 9587431298432                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 9587431298432                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 9587431298432                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             35773                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5451                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5881                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           44310                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3552                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3552                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        29377                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        18670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        98279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                116949                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       785536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2409216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3194752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           17347                       # Total snoops (count)
system.tol2bus.snoopTraffic                     47296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            56671                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.015616                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.123987                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  55786     98.44%     98.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    885      1.56%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              56671                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           27469736                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27461951                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5335086                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 9587431298432                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         4822                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        13747                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18569                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         4822                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        13747                       # number of overall hits
system.l2.overall_hits::total                   18569                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1568                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        19180                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20753                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1568                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        19180                       # number of overall misses
system.l2.overall_misses::total                 20753                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    106182378                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1251219342                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1357401720                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    106182378                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1251219342                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1357401720                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         6390                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        32927                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                39322                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         6390                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        32927                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               39322                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.245383                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.582501                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.527771                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.245383                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.582501                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.527771                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 67718.353316                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 65235.627842                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 65407.493856                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 67718.353316                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 65235.627842                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 65407.493856                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 736                       # number of writebacks
system.l2.writebacks::total                       736                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        19180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20748                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        19180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20748                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     97238626                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1141903068                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1239141694                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     97238626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1141903068                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1239141694                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.245383                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.582501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.527644                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.245383                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.582501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.527644                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 62014.429847                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 59536.134932                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 59723.428475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 62014.429847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 59536.134932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 59723.428475                       # average overall mshr miss latency
system.l2.replacements                          17344                       # number of replacements
system.l2.csize                                     0                       # Cache sizes in total
system.l2.WritebackDirty_hits::.writebacks         4715                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             4715                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         4715                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         4715                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5881                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5881                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5881                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5881                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          146                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           146                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         2067                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2067                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1485                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1485                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     99608234                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      99608234                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         3552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.418074                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.418074                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 67076.251852                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 67076.251852                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1485                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1485                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     91140874                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     91140874                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.418074                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.418074                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 61374.325926                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61374.325926                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         4822                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4822                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1568                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1571                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    106182378                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    106182378                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         6390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6393                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.245383                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.245738                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 67718.353316                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 67589.037556                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1568                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1568                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     97238626                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     97238626                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.245383                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.245268                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 62014.429847                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62014.429847                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        11680                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11680                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        17695                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17697                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1151611108                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1151611108                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        29375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         29377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.602383                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.602410                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 65081.158971                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 65073.803922                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        17695                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17695                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1050762194                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1050762194                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.602383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.602342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 59381.870246                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 59381.870246                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 9587431298432                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3873.597746                       # Cycle average of tags in use
system.l2.tags.total_refs                       77476                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     21440                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.613619                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              9584932039790                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     230.265980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.510163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.354789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   437.408539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3204.058274                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.056217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.106789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.782241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.945703                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          333                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          722                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3016                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    642416                       # Number of tag accesses
system.l2.tags.data_accesses                   642416                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 9587431298432                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       100352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1227520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1328192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       100352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        100544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        47104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           47104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        19180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          736                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                736                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             76823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             51215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     40152702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    491153591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             531434332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        76823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     40152702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         40229525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       18847187                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18847187                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       18847187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            76823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            51215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     40152702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    491153591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            550281518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     19097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001995814728                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           43                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           43                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               42431                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                668                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       20748                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        736                       # Number of write requests accepted
system.mem_ctrls.readBursts                     20748                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      736                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     83                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              116                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    133805604                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   77535080                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               481845534                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6474.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23316.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    17248                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     458                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 20748                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  736                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    373.441136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.623769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   378.951662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1227     33.52%     33.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          849     23.19%     56.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          328      8.96%     65.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          161      4.40%     70.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          119      3.25%     73.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           93      2.54%     75.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           75      2.05%     77.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           53      1.45%     79.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          756     20.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3661                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           43                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     477.790698                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    347.950049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    667.538747                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            14     32.56%     32.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           20     46.51%     79.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            4      9.30%     88.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      4.65%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            2      4.65%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      2.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            43                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           43                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.534884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.510171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.934748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               32     74.42%     74.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               10     23.26%     97.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            43                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1322560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   45504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1327872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                47104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       529.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        18.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    531.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2498617852                       # Total gap between requests
system.mem_ctrls.avgGap                     116301.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       100352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1222208                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        45504                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 40152702.353130973876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 489028161.248560070992                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 18206997.049155689776                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        19180                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          736                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     39565814                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    442279720                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  48925180194                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     25233.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23059.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  66474429.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         20196775.872000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         9937719.792000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        70361571.168000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       1974032.256000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     206274754.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     751345699.103998                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     477830819.759999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1537921372.511996                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        615.350956                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1068004672                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     83200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1348043962                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         18468934.848000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         9100476.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        66410309.952000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1643330.976000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     206274754.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     798684022.751999                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     437889905.543999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1538471734.631998                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        615.571166                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    978463564                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     83200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1437585070                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 9584932039500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10298                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2499248634                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 9587431298432                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1963296                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1963314                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1963296                       # number of overall hits
system.cpu.icache.overall_hits::total         1963314                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         8505                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8508                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         8505                       # number of overall misses
system.cpu.icache.overall_misses::total          8508                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    198888149                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    198888149                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    198888149                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    198888149                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           21                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1971801                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1971822                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           21                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1971801                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1971822                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.004313                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004315                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.004313                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004315                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 23384.849971                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23376.604255                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 23384.849971                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23376.604255                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          448                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           64                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5881                       # number of writebacks
system.cpu.icache.writebacks::total              5881                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         2112                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2112                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         2112                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2112                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         6393                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6393                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         6393                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6393                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    139793967                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    139793967                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    139793967                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    139793967                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.003242                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003242                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.003242                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003242                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 21866.724073                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21866.724073                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 21866.724073                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21866.724073                       # average overall mshr miss latency
system.cpu.icache.replacements                   5881                       # number of replacements
system.cpu.icache.csize                             0                       # Cache sizes in total
system.cpu.icache.ReadReq_hits::.cpu.inst           18                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1963296                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1963314                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         8505                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8508                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    198888149                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    198888149                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1971801                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1971822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.004313                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004315                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 23384.849971                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23376.604255                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         2112                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2112                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         6393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    139793967                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    139793967                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.003242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 21866.724073                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21866.724073                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 9587431298432                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.124860                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1969710                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6396                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            307.959662                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      9584932039790                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000196                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.124664                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000243                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000244                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          339                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15780972                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15780972                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 9587431298432                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 9587431298432                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 9587431298432                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 9587431298432                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 9587431298432                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 9587431298432                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 9587431298432                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data           10                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3675444                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3675454                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data           10                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3675444                       # number of overall hits
system.cpu.dcache.overall_hits::total         3675454                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       227893                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         227895                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       227893                       # number of overall misses
system.cpu.dcache.overall_misses::total        227895                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   8371411193                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8371411193                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   8371411193                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8371411193                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           12                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3903337                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3903349                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           12                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3903337                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3903349                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.166667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.058384                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058384                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.166667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.058384                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058384                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 36733.954939                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36733.632563                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 36733.954939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36733.632563                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        43912                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1132                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               776                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.587629                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    87.076923                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4715                       # number of writebacks
system.cpu.dcache.writebacks::total              4715                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       194965                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       194965                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       194965                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       194965                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        32928                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32928                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        32928                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32928                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1359872279                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1359872279                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1359872279                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1359872279                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008436                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008436                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008436                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008436                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 41298.356384                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41298.356384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 41298.356384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41298.356384                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32417                       # number of replacements
system.cpu.dcache.csize                      13916641                       # Cache sizes in total
system.cpu.dcache.ReadReq_hits::.cpu.data            7                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2587499                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2587506                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       224295                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        224297                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   8253660984                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8253660984                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            9                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2811794                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2811803                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.222222                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.079769                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.079770                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 36798.238855                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36797.910734                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       194902                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       194902                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        29393                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29393                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1245311842                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1245311842                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010453                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010453                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 42367.633178                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42367.633178                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            3                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1087945                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1087948                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         3598                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3598                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    117750209                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    117750209                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1091543                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1091546                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.003296                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003296                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 32726.572818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32726.572818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           63                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           63                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         3535                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3535                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    114560437                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    114560437                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.003239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 32407.478642                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32407.478642                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 9587431298432                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.132605                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3708387                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             32929                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            112.617662                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      9584932040624                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000056                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.132550                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000259                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000259                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          329                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31259721                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31259721                       # Number of data accesses

---------- End Simulation Statistics   ----------
