# Hardware Design
## Prerequisite 
   1) _yosys_
   2) _iverilog_
   3) _gtkwave_

https://github.com/adhiiiii/Hardware-Design---VLSI/blob/main/Prerequisite/Readme.md
## Week1 -- Updated
  1) _iverilog_ and _gtkwave_ Execution
  2) _yosys_ using sky130 lib
  3) Hierarchical-Flat-Submodule Synthesis
  4) Flop - Synthesis - Optimisation 

     >-- Lab - Flop -->in progress
     
https://github.com/adhiiiii/Hardware-Design---VLSI/blob/main/Week1/Readme.md
## Week2

https://github.com/adhiiiii/Hardware-Design---VLSI/blob/main/Week2/Readme.md

###UART

https://github.com/adhiiiii/Hardware-Design---VLSI/blob/main/Requirements/Readme.md

## Week3
## Week4
## Week5
## Week6 ..

