# 2:1 Multiplexer (MUX) in Verilog

## A 2:1 multiplexer (MUX) is a combinational circuit that selects one of two input signals (i0, i1) based on a select signal (s) and forwards it to the output (out).
