

================================================================
== Vitis HLS Report for 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4'
================================================================
* Date:           Thu May 29 09:36:00 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.456 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_74_3_VITIS_LOOP_75_4  |       20|       20|         3|          2|          1|    10|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%xp = alloca i32 1" [../maxpool.h:75->../maxpool.h:110]   --->   Operation 6 'alloca' 'xp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %inter5, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln75 = store i3 0, i3 %xp" [../maxpool.h:75->../maxpool.h:110]   --->   Operation 10 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_78_5.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [../maxpool.h:74->../maxpool.h:110]   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%icmp_ln74 = icmp_eq  i4 %indvar_flatten_load, i4 10" [../maxpool.h:74->../maxpool.h:110]   --->   Operation 13 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.73ns)   --->   "%add_ln74 = add i4 %indvar_flatten_load, i4 1" [../maxpool.h:74->../maxpool.h:110]   --->   Operation 14 'add' 'add_ln74' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %for.inc27.i, void %for.inc39.i.preheader.exitStub" [../maxpool.h:74->../maxpool.h:110]   --->   Operation 15 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%xp_load = load i3 %xp" [../maxpool.h:75->../maxpool.h:110]   --->   Operation 16 'load' 'xp_load' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.65ns)   --->   "%icmp_ln75 = icmp_eq  i3 %xp_load, i3 5" [../maxpool.h:75->../maxpool.h:110]   --->   Operation 17 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln74)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.98ns)   --->   "%select_ln74 = select i1 %icmp_ln75, i3 0, i3 %xp_load" [../maxpool.h:74->../maxpool.h:110]   --->   Operation 18 'select' 'select_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i3 %select_ln74" [../maxpool.h:75->../maxpool.h:110]   --->   Operation 19 'zext' 'zext_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i128 %buf_r, i64 0, i64 %zext_ln75" [../maxpool.h:82->../maxpool.h:110]   --->   Operation 20 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.28ns)   --->   "%buf_load = load i3 %buf_addr" [../maxpool.h:82->../maxpool.h:110]   --->   Operation 21 'load' 'buf_load' <Predicate = (!icmp_ln74)> <Delay = 2.28> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_1 : Operation 22 [1/1] (1.65ns)   --->   "%add_ln75 = add i3 %select_ln74, i3 1" [../maxpool.h:75->../maxpool.h:110]   --->   Operation 22 'add' 'add_ln75' <Predicate = (!icmp_ln74)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln74 = store i4 %add_ln74, i4 %indvar_flatten" [../maxpool.h:74->../maxpool.h:110]   --->   Operation 23 'store' 'store_ln74' <Predicate = (!icmp_ln74)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln75 = store i3 %add_ln75, i3 %xp" [../maxpool.h:75->../maxpool.h:110]   --->   Operation 24 'store' 'store_ln75' <Predicate = (!icmp_ln74)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 25 [1/1] (3.63ns)   --->   "%acc = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %inter5" [../maxpool.h:79->../maxpool.h:110]   --->   Operation 25 'read' 'acc' <Predicate = (!icmp_ln74)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/2] (2.28ns)   --->   "%buf_load = load i3 %buf_addr" [../maxpool.h:82->../maxpool.h:110]   --->   Operation 26 'load' 'buf_load' <Predicate = (!icmp_ln74)> <Delay = 2.28> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>

State 3 <SV = 2> <Delay = 6.95>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_74_3_VITIS_LOOP_75_4_str"   --->   Operation 27 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln76 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [../maxpool.h:76->../maxpool.h:110]   --->   Operation 29 'specpipeline' 'specpipeline_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (3.63ns)   --->   "%inter5_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %inter5" [../maxpool.h:79->../maxpool.h:110]   --->   Operation 30 'read' 'inter5_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln82)   --->   "%or_ln82_2 = or i128 %acc, i128 %buf_load" [../maxpool.h:82->../maxpool.h:110]   --->   Operation 31 'or' 'or_ln82_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.03ns) (out node of the LUT)   --->   "%or_ln82 = or i128 %or_ln82_2, i128 %inter5_read" [../maxpool.h:82->../maxpool.h:110]   --->   Operation 32 'or' 'or_ln82' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (2.28ns)   --->   "%store_ln82 = store i128 %or_ln82, i3 %buf_addr" [../maxpool.h:82->../maxpool.h:110]   --->   Operation 33 'store' 'store_ln82' <Predicate = true> <Delay = 2.28> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln75 = br void %VITIS_LOOP_78_5.i" [../maxpool.h:75->../maxpool.h:110]   --->   Operation 34 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.456ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln75', ../maxpool.h:75->../maxpool.h:110) of constant 0 on local variable 'xp', ../maxpool.h:75->../maxpool.h:110 [7]  (1.588 ns)
	'load' operation 3 bit ('xp_load', ../maxpool.h:75->../maxpool.h:110) on local variable 'xp', ../maxpool.h:75->../maxpool.h:110 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln75', ../maxpool.h:75->../maxpool.h:110) [18]  (1.650 ns)
	'select' operation 3 bit ('select_ln74', ../maxpool.h:74->../maxpool.h:110) [19]  (0.980 ns)
	'add' operation 3 bit ('add_ln75', ../maxpool.h:75->../maxpool.h:110) [29]  (1.650 ns)
	'store' operation 0 bit ('store_ln75', ../maxpool.h:75->../maxpool.h:110) of variable 'add_ln75', ../maxpool.h:75->../maxpool.h:110 on local variable 'xp', ../maxpool.h:75->../maxpool.h:110 [31]  (1.588 ns)

 <State 2>: 3.634ns
The critical path consists of the following:
	fifo read operation ('acc', ../maxpool.h:79->../maxpool.h:110) on port 'inter5' (../maxpool.h:79->../maxpool.h:110) [22]  (3.634 ns)

 <State 3>: 6.956ns
The critical path consists of the following:
	fifo read operation ('inter5_read', ../maxpool.h:79->../maxpool.h:110) on port 'inter5' (../maxpool.h:79->../maxpool.h:110) [23]  (3.634 ns)
	'or' operation 128 bit ('or_ln82', ../maxpool.h:82->../maxpool.h:110) [27]  (1.034 ns)
	'store' operation 0 bit ('store_ln82', ../maxpool.h:82->../maxpool.h:110) of variable 'or_ln82', ../maxpool.h:82->../maxpool.h:110 on array 'buf_r' [28]  (2.288 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
