{"sha": "0fe1f31b9e6a6064b2748b97a971b2b7ccf18337", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MGZlMWYzMWI5ZTZhNjA2NGIyNzQ4Yjk3YTk3MWIyYjdjY2YxODMzNw==", "commit": {"author": {"name": "Venkataramanan Kumar", "email": "venkataramanan.kumar@amd.com", "date": "2011-11-16T17:31:38Z"}, "committer": {"name": "Harsha Jagasia", "email": "hjagasia@gcc.gnu.org", "date": "2011-11-16T17:31:38Z"}, "message": "* doc/invoke.texi: Document AMD bdver1 and btver1.\n\nFrom-SVN: r181417", "tree": {"sha": "b4dad8fb79833902531da00b4b56fc550886081c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/b4dad8fb79833902531da00b4b56fc550886081c"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/0fe1f31b9e6a6064b2748b97a971b2b7ccf18337", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0fe1f31b9e6a6064b2748b97a971b2b7ccf18337", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0fe1f31b9e6a6064b2748b97a971b2b7ccf18337", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0fe1f31b9e6a6064b2748b97a971b2b7ccf18337/comments", "author": null, "committer": null, "parents": [{"sha": "77b1138b71b96989ec25521a19a4afc6f968227d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/77b1138b71b96989ec25521a19a4afc6f968227d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/77b1138b71b96989ec25521a19a4afc6f968227d"}], "stats": {"total": 13, "additions": 13, "deletions": 0}, "files": [{"sha": "218681a1edc98e0dffc5659d936193d367e47e72", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0fe1f31b9e6a6064b2748b97a971b2b7ccf18337/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0fe1f31b9e6a6064b2748b97a971b2b7ccf18337/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=0fe1f31b9e6a6064b2748b97a971b2b7ccf18337", "patch": "@@ -1,3 +1,7 @@\n+2011-11-16  Venkataramanan Kumar  <venkataramanan.kumar@amd.com>\n+\n+\t* doc/invoke.texi: Document AMD bdver1 and btver1.\n+\n 2011-11-16  Richard Earnshaw  <rearnsha@arm.com>\n \t    Bernd Schmidt <bernds@coudesourcery.com>\n \t    Sebastian Huber <sebastian.huber@embedded-brains.de>"}, {"sha": "e58ed1b4ac53cf7d8c1fdebaeb0834252bb80899", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0fe1f31b9e6a6064b2748b97a971b2b7ccf18337/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0fe1f31b9e6a6064b2748b97a971b2b7ccf18337/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=0fe1f31b9e6a6064b2748b97a971b2b7ccf18337", "patch": "@@ -12803,6 +12803,15 @@ Improved versions of k8, opteron and athlon64 with SSE3 instruction set support.\n AMD Family 10h core based CPUs with x86-64 instruction set support.  (This\n supersets MMX, SSE, SSE2, SSE3, SSE4A, 3DNow!, enhanced 3DNow!, ABM and 64-bit\n instruction set extensions.)\n+@item bdver1\n+AMD Family 15h core based CPUs with x86-64 instruction set support.  (This\n+supersets FMA4, AVX, XOP, LWP, AES, PCL_MUL, CX16, MMX, SSE, SSE2, SSE3, SSE4A,\n+SSSE3, SSE4.1, SSE4.2, 3DNow!, enhanced 3DNow!, ABM and 64-bit\n+instruction set extensions.)\n+@item btver1\n+AMD Family 14h core based CPUs with x86-64 instruction set support.  (This\n+supersets MMX, SSE, SSE2, SSE3, SSSE3, SSE4A, CX16, ABM and 64-bit\n+instruction set extensions.)\n @item winchip-c6\n IDT Winchip C6 CPU, dealt in same way as i486 with additional MMX instruction\n set support."}]}