// Seed: 3162249994
module module_0 ();
  logic id_1;
  ;
  assign module_1.id_3 = 0;
  always @(id_1 * 1'h0 / 1 or -1 or id_1 == 1 or posedge "")
    if (-1) begin : LABEL_0
      id_1 <= id_1 - id_1;
    end else begin : LABEL_1
      if (1) disable id_2;
    end
endmodule
module module_1 #(
    parameter id_1 = 32'd8
) (
    input tri1 id_0,
    output supply0 _id_1
);
  bit id_3[id_1 : -1] = -1;
  module_0 modCall_1 ();
  always @(id_3 ~^ 1 or negedge -1) begin : LABEL_0
    @(posedge "");
    id_3 <= 1;
  end
endmodule
