{'abort_tx': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['command', 'tx_request']],
              'DLines': ['1289:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd752275790>]},
 'acceptance_filter_mode': {'CDeps': [],
                            'CLines': [],
                            'Clocked': False,
                            'DDeps': [['extended_mode', 'mode_ext']],
                            'DLines': ['1227:D'],
                            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd75226e790>]},
 'arbitration_lost_irq': {'CDeps': [[[],
                                     [],
                                     ['rst'],
                                     ['set_arbitration_lost_irq',
                                      'arbitration_lost_irq_en']],
                                    [[],
                                     [],
                                     ['rst'],
                                     ['set_arbitration_lost_irq',
                                      'arbitration_lost_irq_en'],
                                     ['reset_mode', 'read_irq_reg']],
                                    [[], [], ['rst']]],
                          'CLines': [[None, None, '1903:C', '1905:C'],
                                     [None,
                                      None,
                                      '1903:C',
                                      '1905:C',
                                      '1907:C'],
                                     [None, None, '1903:C']],
                          'Clocked': True,
                          'DDeps': [[], [], []],
                          'DLines': ['1906:D', '1908:D', '1904:D'],
                          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77379fa50>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77379fe50>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77379f650>]},
 'arbitration_lost_irq_en': {'CDeps': [],
                             'CLines': [],
                             'Clocked': False,
                             'DDeps': [['irq_en_ext']],
                             'DLines': ['1412:D'],
                             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd751d78150>]},
 'baud_r_presc': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['bus_timing_0']],
                  'DLines': ['1430:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd751d5e410>]},
 'bus_error_irq': {'CDeps': [[[],
                              [],
                              ['rst'],
                              ['set_bus_error_irq', 'bus_error_irq_en']],
                             [[],
                              [],
                              ['rst'],
                              ['set_bus_error_irq', 'bus_error_irq_en'],
                              ['reset_mode', 'read_irq_reg']],
                             [[], [], ['rst']]],
                   'CLines': [[None, None, '1891:C', '1893:C'],
                              [None, None, '1891:C', '1893:C', '1895:C'],
                              [None, None, '1891:C']],
                   'Clocked': True,
                   'DDeps': [[], [], []],
                   'DLines': ['1894:D', '1896:D', '1892:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77379be50>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77379f290>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77379ba50>]},
 'bus_error_irq_en': {'CDeps': [],
                      'CLines': [],
                      'Clocked': False,
                      'DDeps': [['irq_en_ext']],
                      'DLines': ['1411:D'],
                      'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd751d64f10>]},
 'cd': {'CDeps': [],
        'CLines': [],
        'Clocked': False,
        'DDeps': [['clock_divider']],
        'DLines': ['1498:D'],
        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd751d51e90>]},
 'clear_data_overrun': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['command']],
                        'DLines': ['1286:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd752275090>]},
 'clkout': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['clock_off', 'cd', 'clk', 'clkout_tmp']],
            'DLines': ['1539:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd751d6a1d0>]},
 'clkout_cnt': {'CDeps': [[[], [], ['rst']],
                          [[], [], ['rst'], ['clkout_cnt', 'clkout_div']],
                          [[], [], ['rst'], ['clkout_cnt', 'clkout_div']]],
                'CLines': [[None, None, '1520:C'],
                           [None, None, '1520:C', '1522:C'],
                           [None, None, '1520:C', '1522:C']],
                'Clocked': True,
                'DDeps': [[], [], ['clkout_cnt']],
                'DLines': ['1521:D', '1523:D', '1525:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd751d84550>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd751d84890>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd751d84ad0>]},
 'clkout_div': {'CDeps': [[[], [], ['cd'], []],
                          [[], [], ['cd'], []],
                          [[], [], ['cd'], []],
                          [[], [], ['cd'], []],
                          [[], [], ['cd'], []],
                          [[], [], ['cd'], []],
                          [[], [], ['cd'], []],
                          [[], [], ['cd'], []]],
                'CLines': [[None, None, '1504:C', None],
                           [None, None, '1504:C', None],
                           [None, None, '1504:C', None],
                           [None, None, '1504:C', None],
                           [None, None, '1504:C', None],
                           [None, None, '1504:C', None],
                           [None, None, '1504:C', None],
                           [None, None, '1504:C', None]],
                'Clocked': False,
                'DDeps': [[], [], [], [], [], [], [], []],
                'DLines': ['1512:D',
                           '1509:D',
                           '1507:D',
                           '1508:D',
                           '1506:D',
                           '1510:D',
                           '1505:D',
                           '1511:D'],
                'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd751d84150>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd751d70b10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd751d70710>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd751d70910>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd751d70550>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd751d70d10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd751d70310>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd751d70f10>]},
 'clkout_tmp': {'CDeps': [[[], [], ['rst']],
                          [[], [], ['rst'], ['clkout_cnt', 'clkout_div']]],
                'CLines': [[None, None, '1532:C'],
                           [None, None, '1532:C', '1534:C']],
                'Clocked': True,
                'DDeps': [[], ['clkout_tmp']],
                'DLines': ['1533:D', '1535:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd751d84d90>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd751d6a110>]},
 'clock_divider': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [[]],
                   'DLines': ['1478:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd751d81a50>]},
 'clock_off': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['clock_divider']],
               'DLines': ['1497:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd751d51bd0>]},
 'data_out': {'CDeps': [[[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []],
                        [[], [], ['extended_mode', 'addr'], []]],
              'CLines': [[None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None],
                         [None, None, '1781:C', None]],
              'Clocked': False,
              'DDeps': [['irq_reg'],
                        ['rx_message_counter'],
                        ['reset_mode', 'tx_data_3'],
                        ['reset_mode', 'tx_data_1'],
                        ['irq_en_ext'],
                        [],
                        ['tx_err_cnt'],
                        ['error_capture_code'],
                        [],
                        ['reset_mode', 'tx_data_5'],
                        ['status'],
                        ['error_warning_limit'],
                        [],
                        ['bus_timing_1'],
                        ['irq_reg'],
                        ['acceptance_mask_2'],
                        ['acceptance_code_3'],
                        ['reset_mode', 'tx_data_8'],
                        ['acceptance_code_0'],
                        [],
                        ['reset_mode', 'tx_data_9'],
                        [],
                        ['rx_err_cnt'],
                        ['clock_divider'],
                        ['acceptance_mask_3'],
                        ['reset_mode', 'acceptance_mask_0'],
                        ['reset_mode', 'tx_data_2'],
                        ['reset_mode', 'tx_data_4'],
                        ['acceptance_code_1'],
                        ['reset_mode', 'tx_data_0'],
                        ['clock_divider'],
                        ['arbitration_lost_capture'],
                        [],
                        ['reset_mode', 'bus_timing_1'],
                        ['reset_mode', 'tx_data_7'],
                        [],
                        ['mode_ext', 'mode'],
                        [],
                        ['acceptance_code_2'],
                        ['reset_mode', 'acceptance_code_0'],
                        ['status'],
                        ['mode_basic', 'mode'],
                        ['acceptance_mask_0'],
                        ['bus_timing_0'],
                        ['reset_mode', 'bus_timing_0'],
                        ['acceptance_mask_1'],
                        ['reset_mode', 'tx_data_6']],
              'DLines': ['1812:D',
                         '1807:D',
                         '1820:D',
                         '1818:D',
                         '1786:D',
                         '1804:D',
                         '1793:D',
                         '1790:D',
                         '1805:D',
                         '1822:D',
                         '1811:D',
                         '1791:D',
                         '1803:D',
                         '1788:D',
                         '1785:D',
                         '1800:D',
                         '1797:D',
                         '1825:D',
                         '1794:D',
                         '1806:D',
                         '1826:D',
                         '1828:D',
                         '1792:D',
                         '1827:D',
                         '1801:D',
                         '1814:D',
                         '1819:D',
                         '1821:D',
                         '1795:D',
                         '1817:D',
                         '1808:D',
                         '1789:D',
                         '1783:D',
                         '1816:D',
                         '1824:D',
                         '1802:D',
                         '1782:D',
                         '1810:D',
                         '1796:D',
                         '1813:D',
                         '1784:D',
                         '1809:D',
                         '1798:D',
                         '1787:D',
                         '1815:D',
                         '1799:D',
                         '1823:D'],
              'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737f7410>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737f2350>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737fce10>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737fc790>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737df850>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737eda90>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737e3c90>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737e34d0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737edd10>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7738014d0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737f2f50>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737e3790>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737ed810>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737dfdd0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737df5d0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737ed050>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737e87d0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773801e90>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737e3f50>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737edf90>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773805210>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773805710>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737e3a10>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773805550>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737ed310>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737f79d0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737fcad0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773801190>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737e8250>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737fc450>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737f25d0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737e32d0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737df110>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737fc110>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773801b50>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737ed590>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737d8cd0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737f2cd0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737e8510>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737f7650>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737df350>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737f2910>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737e8a90>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737dfb10>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737f7d50>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd7737e8d50>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd773801810>]},
 'data_overrun_irq': {'CDeps': [[[], [], ['rst']],
                                [[],
                                 [],
                                 ['rst'],
                                 ['overrun',
                                  'overrun_q',
                                  'data_overrun_irq_en']],
                                [[],
                                 [],
                                 ['rst'],
                                 ['overrun',
                                  'overrun_q',
                                  'data_overrun_irq_en'],
                                 ['reset_mode', 'read_irq_reg']]],
                      'CLines': [[None, None, '1843:C'],
                                 [None, None, '1843:C', '1845:C'],
                                 [None, None, '1843:C', '1845:C', '1847:C']],
                      'Clocked': True,
                      'DDeps': [[], [], []],
                      'DLines': ['1844:D', '1846:D', '1848:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77380b890>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77380bd10>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd773790150>]},
 'data_overrun_irq_en': {'CDeps': [],
                         'CLines': [],
                         'Clocked': False,
                         'DDeps': [['extended_mode',
                                    'data_overrun_irq_en_ext',
                                    'overrun_irq_en_basic']],
                         'DLines': ['1834:D'],
                         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd773805910>]},
 'data_overrun_irq_en_ext': {'CDeps': [],
                             'CLines': [],
                             'Clocked': False,
                             'DDeps': [['irq_en_ext']],
                             'DLines': ['1414:D'],
                             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd751d78550>]},
 'error_irq': {'CDeps': [[[], [], ['rst']],
                         [[],
                          [],
                          ['rst'],
                          ['error_status',
                           'error_status_q',
                           'node_bus_off',
                           'node_bus_off_q',
                           'error_warning_irq_en']],
                         [[],
                          [],
                          ['rst'],
                          ['error_status',
                           'error_status_q',
                           'node_bus_off',
                           'node_bus_off_q',
                           'error_warning_irq_en'],
                          ['read_irq_reg']]],
               'CLines': [[None, None, '1879:C'],
                          [None, None, '1879:C', '1881:C'],
                          [None, None, '1879:C', '1881:C', '1883:C']],
               'Clocked': True,
               'DDeps': [[], [], []],
               'DLines': ['1880:D', '1882:D', '1884:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd773795d10>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77379b350>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd77379b690>]},
 'error_irq_en_basic': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['mode_basic']],
                        'DLines': ['1231:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd75226ed90>]},
 'error_passive_irq': {'CDeps': [[[], [], ['rst']],
                                 [[],
                                  [],
                                  ['rst'],
                                  ['node_error_passive',
                                   'node_error_passive_q',
                                   'node_error_passive',
                                   'node_error_passive_q',
                                   'node_error_active',
                                   'error_passive_irq_en']],
                                 [[],
                                  [],
                                  ['rst'],
                                  ['node_error_passive',
                                   'node_error_passive_q',
                                   'node_error_passive',
                                   'node_error_passive_q',
                                   'node_error_active',
                                   'error_passive_irq_en'],
                                  ['reset_mode', 'read_irq_reg']]],
                       'CLines': [[None, None, '1916:C'],
                                  [None, None, '1916:C', '1918:C'],
                                  [None, None, '1916:C', '1918:C', '1920:C']],
                       'Clocked': True,
                       'DDeps': [[], [], []],
                       'DLines': ['1917:D', '1919:D', '1921:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd7737a4250>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd7737a49d0>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd7737a4dd0>]},
 'error_passive_irq_en': {'CDeps': [],
                          'CLines': [],
                          'Clocked': False,
                          'DDeps': [['irq_en_ext']],
                          'DLines': ['1413:D'],
                          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd751d78350>]},
 'error_status_q': {'CDeps': [[[]]],
                    'CLines': [[None]],
                    'Clocked': True,
                    'DDeps': [['error_status']],
                    'DLines': ['1183:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd752279c10>]},
 'error_warning_irq_en': {'CDeps': [],
                          'CLines': [],
                          'Clocked': False,
                          'DDeps': [['extended_mode',
                                     'error_warning_irq_en_ext',
                                     'error_irq_en_basic']],
                          'DLines': ['1835:D'],
                          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd773805c10>]},
 'error_warning_irq_en_ext': {'CDeps': [],
                              'CLines': [],
                              'Clocked': False,
                              'DDeps': [['irq_en_ext']],
                              'DLines': ['1415:D'],
                              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd751d78750>]},
 'extended_mode': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['clock_divider']],
                   'DLines': ['1496:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd751d519d0>]},
 'irq': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['data_overrun_irq',
                    'transmit_irq',
                    'receive_irq',
                    'error_irq',
                    'bus_error_irq',
                    'arbitration_lost_irq',
                    'error_passive_irq']],
         'DLines': ['1928:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7737a9350>]},
 'irq_n': {'CDeps': [[[], [], ['rst']],
                     [[], [], ['rst'], ['read_irq_reg', 'release_buffer']],
                     [[],
                      [],
                      ['rst'],
                      ['read_irq_reg', 'release_buffer'],
                      ['irq']]],
           'CLines': [[None, None, '1933:C'],
                      [None, None, '1933:C', '1935:C'],
                      [None, None, '1933:C', '1935:C', '1937:C']],
           'Clocked': True,
           'DDeps': [[], [], []],
           'DLines': ['1934:D', '1936:D', '1938:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd7737a9a50>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd7737a9e10>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd7737ae150>]},
 'irq_reg': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['bus_error_irq',
                        'arbitration_lost_irq',
                        'error_passive_irq',
                        'data_overrun_irq',
                        'error_irq',
                        'transmit_irq',
                        'receive_irq']],
             'DLines': ['1926:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7737a9150>]},
 'listen_only_mode': {'CDeps': [],
                      'CLines': [],
                      'Clocked': False,
                      'DDeps': [['extended_mode', 'mode_ext']],
                      'DLines': ['1225:D'],
                      'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd75226e210>]},
 'node_bus_off_q': {'CDeps': [[[]]],
                    'CLines': [[None]],
                    'Clocked': True,
                    'DDeps': [['node_bus_off']],
                    'DLines': ['1184:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd752279e50>]},
 'node_error_passive_q': {'CDeps': [[[]]],
                          'CLines': [[None]],
                          'Clocked': True,
                          'DDeps': [['node_error_passive']],
                          'DLines': ['1185:D'],
                          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd75225d0d0>]},
 'overload_request': {'CDeps': [],
                      'CLines': [],
                      'Clocked': False,
                      'DDeps': [[]],
                      'DLines': ['1323:D'],
                      'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd75227a150>]},
 'overrun_irq_en_basic': {'CDeps': [],
                          'CLines': [],
                          'Clocked': False,
                          'DDeps': [['mode_basic']],
                          'DLines': ['1232:D'],
                          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd75226ef90>]},
 'overrun_q': {'CDeps': [[[]]],
               'CLines': [[None]],
               'Clocked': True,
               'DDeps': [['overrun']],
               'DLines': ['1181:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd752279790>]},
 'overrun_status': {'CDeps': [[[], [], ['rst'], ['overrun', 'overrun_q']],
                              [[],
                               [],
                               ['rst'],
                               ['overrun', 'overrun_q'],
                               ['reset_mode', 'clear_data_overrun']],
                              [[], [], ['rst']]],
                    'CLines': [[None, None, '1371:C', '1373:C'],
                               [None, None, '1371:C', '1373:C', '1375:C'],
                               [None, None, '1371:C']],
                    'Clocked': True,
                    'DDeps': [[], [], []],
                    'DLines': ['1374:D', '1376:D', '1372:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd751d67390>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd751d67790>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd752267f90>]},
 'read': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['cs', 'we']],
          'DLines': ['1139:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7521dfbd0>]},
 'read_arbitration_lost_capture_reg': {'CDeps': [],
                                       'CLines': [],
                                       'Clocked': False,
                                       'DDeps': [['read',
                                                  'extended_mode',
                                                  'addr']],
                                       'DLines': ['1141:D'],
                                       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7522072d0>]},
 'read_error_code_capture_reg': {'CDeps': [],
                                 'CLines': [],
                                 'Clocked': False,
                                 'DDeps': [['read', 'extended_mode', 'addr']],
                                 'DLines': ['1142:D'],
                                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd752207610>]},
 'read_irq_reg': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['read', 'addr']],
                  'DLines': ['1140:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7521dfed0>]},
 'receive_buffer_status': {'CDeps': [[[],
                                      [],
                                      ['rst'],
                                      ['reset_mode', 'release_buffer'],
                                      ['info_empty']],
                                     [[],
                                      [],
                                      ['rst'],
                                      ['reset_mode', 'release_buffer']],
                                     [[], [], ['rst']]],
                           'CLines': [[None,
                                       None,
                                       '1382:C',
                                       '1384:C',
                                       '1386:C'],
                                      [None, None, '1382:C', '1384:C'],
                                      [None, None, '1382:C']],
                           'Clocked': True,
                           'DDeps': [[], [], []],
                           'DLines': ['1387:D', '1385:D', '1383:D'],
                           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd751d641d0>,
                                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd751d67e10>,
                                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd751d67a50>]},
 'receive_irq': {'CDeps': [[[],
                            [],
                            ['rst'],
                            ['info_empty', 'receive_irq', 'receive_irq_en'],
                            ['reset_mode', 'release_buffer']],
                           [[],
                            [],
                            ['rst'],
                            ['info_empty', 'receive_irq', 'receive_irq_en']],
                           [[], [], ['rst']]],
                 'CLines': [[None, None, '1867:C', '1869:C', '1871:C'],
                            [None, None, '1867:C', '1869:C'],
                            [None, None, '1867:C']],
                 'Clocked': True,
                 'DDeps': [[], [], []],
                 'DLines': ['1872:D', '1870:D', '1868:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd7737959d0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd773795610>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd773795190>]},
 'receive_irq_en': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['extended_mode',
                               'receive_irq_en_ext',
                               'receive_irq_en_basic']],
                    'DLines': ['1837:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd77380b250>]},
 'receive_irq_en_basic': {'CDeps': [],
                          'CLines': [],
                          'Clocked': False,
                          'DDeps': [['mode_basic']],
                          'DLines': ['1229:D'],
                          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd75226e990>]},
 'receive_irq_en_ext': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['irq_en_ext']],
                        'DLines': ['1417:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd751d78b50>]},
 'release_buffer': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['command']],
                    'DLines': ['1287:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd752275250>]},
 'reset_mode': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['mode']],
                'DLines': ['1224:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd752285f10>]},
 'self_rx_request': {'CDeps': [[[], [], ['rst']],
                               [[], [], ['rst'], ['command', 'command']],
                               [[],
                                [],
                                ['rst'],
                                ['command', 'command'],
                                ['tx_state', 'tx_state_q']]],
                     'CLines': [[None, None, '1277:C'],
                                [None, None, '1277:C', '1279:C'],
                                [None, None, '1277:C', '1279:C', '1281:C']],
                     'Clocked': True,
                     'DDeps': [[], [], []],
                     'DLines': ['1278:D', '1280:D', '1282:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd75227f6d0>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd75227fb90>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd75227ff90>]},
 'self_test_mode': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['extended_mode', 'mode_ext']],
                    'DLines': ['1226:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd75226e4d0>]},
 'single_shot_transmission': {'CDeps': [[[], [], ['rst']],
                                        [[],
                                         [],
                                         ['rst'],
                                         ['tx_request',
                                          'command',
                                          'sample_point'],
                                         ['tx_state', 'tx_state_q']],
                                        [[],
                                         [],
                                         ['rst'],
                                         ['tx_request',
                                          'command',
                                          'sample_point']]],
                              'CLines': [[None, None, '1294:C'],
                                         [None,
                                          None,
                                          '1294:C',
                                          '1296:C',
                                          '1298:C'],
                                         [None, None, '1294:C', '1296:C']],
                              'Clocked': True,
                              'DDeps': [[], [], []],
                              'DLines': ['1295:D', '1299:D', '1297:D'],
                              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd752275bd0>,
                                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd75227a4d0>,
                                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd75227a0d0>]},
 'status': {'CDeps': [[], [], [], [], [], [], []],
            'CLines': [[], [], [], [], [], [], []],
            'Clocked': False,
            'DDeps': [['node_bus_off'],
                      ['error_status'],
                      ['transmit_status'],
                      ['receive_status'],
                      ['transmission_complete'],
                      ['transmit_buffer_status'],
                      ['overrun_status'],
                      ['receive_buffer_status']],
            'DLines': ['1336:D',
                       '1337:D',
                       '1338:D',
                       '1339:D',
                       '1340:D',
                       '1341:D',
                       '1342:D',
                       '1343:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd75227a8d0>,
                            <pyverilog.vparser.ast.Assign object at 0x7fd75227aad0>,
                            <pyverilog.vparser.ast.Assign object at 0x7fd75227acd0>,
                            <pyverilog.vparser.ast.Assign object at 0x7fd75227aed0>,
                            <pyverilog.vparser.ast.Assign object at 0x7fd75224d110>,
                            <pyverilog.vparser.ast.Assign object at 0x7fd75224d310>,
                            <pyverilog.vparser.ast.Assign object at 0x7fd75224d510>,
                            <pyverilog.vparser.ast.Assign object at 0x7fd75224d710>]},
 'sync_jump_width': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['bus_timing_0']],
                     'DLines': ['1431:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd751d5e690>]},
 'time_segment1': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['bus_timing_1']],
                   'DLines': ['1444:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd751d5ef50>]},
 'time_segment2': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['bus_timing_1']],
                   'DLines': ['1445:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd751d52210>]},
 'transmission_complete': {'CDeps': [[[],
                                      [],
                                      ['rst'],
                                      ['tx_successful',
                                       'tx_successful_q',
                                       'abort_tx'],
                                      ['tx_request']],
                                     [[],
                                      [],
                                      ['rst'],
                                      ['tx_successful',
                                       'tx_successful_q',
                                       'abort_tx']],
                                     [[], [], ['rst']]],
                           'CLines': [[None,
                                       None,
                                       '1349:C',
                                       '1351:C',
                                       '1353:C'],
                                      [None, None, '1349:C', '1351:C'],
                                      [None, None, '1349:C']],
                           'Clocked': True,
                           'DDeps': [[], [], []],
                           'DLines': ['1354:D', '1352:D', '1350:D'],
                           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd752267350>,
                                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd75224dfd0>,
                                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd75224db10>]},
 'transmit_buffer_status': {'CDeps': [[[], [], ['rst']],
                                      [[],
                                       [],
                                       ['rst'],
                                       ['tx_request'],
                                       ['reset_mode', 'need_to_tx']],
                                      [[], [], ['rst'], ['tx_request']]],
                            'CLines': [[None, None, '1360:C'],
                                       [None,
                                        None,
                                        '1360:C',
                                        '1362:C',
                                        '1364:C'],
                                       [None, None, '1360:C', '1362:C']],
                            'Clocked': True,
                            'DDeps': [[], [], []],
                            'DLines': ['1361:D', '1365:D', '1363:D'],
                            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd7522675d0>,
                                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd752267cd0>,
                                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd7522678d0>]},
 'transmit_buffer_status_q': {'CDeps': [[[]]],
                              'CLines': [[None]],
                              'Clocked': True,
                              'DDeps': [['transmit_buffer_status']],
                              'DLines': ['1182:D'],
                              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd7522799d0>]},
 'transmit_irq': {'CDeps': [[[],
                             [],
                             ['rst'],
                             ['reset_mode', 'read_irq_reg']],
                            [[],
                             [],
                             ['rst'],
                             ['reset_mode', 'read_irq_reg'],
                             ['transmit_buffer_status',
                              'transmit_buffer_status_q',
                              'transmit_irq_en']],
                            [[], [], ['rst']]],
                  'CLines': [[None, None, '1855:C', '1857:C'],
                             [None, None, '1855:C', '1857:C', '1859:C'],
                             [None, None, '1855:C']],
                  'Clocked': True,
                  'DDeps': [[], [], []],
                  'DLines': ['1858:D', '1860:D', '1856:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd7737908d0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd773790e10>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd773790510>]},
 'transmit_irq_en': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['extended_mode',
                                'transmit_irq_en_ext',
                                'transmit_irq_en_basic']],
                     'DLines': ['1836:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd773805f10>]},
 'transmit_irq_en_basic': {'CDeps': [],
                           'CLines': [],
                           'Clocked': False,
                           'DDeps': [['mode_basic']],
                           'DLines': ['1230:D'],
                           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd75226eb90>]},
 'transmit_irq_en_ext': {'CDeps': [],
                         'CLines': [],
                         'Clocked': False,
                         'DDeps': [['irq_en_ext']],
                         'DLines': ['1416:D'],
                         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd751d78950>]},
 'triple_sampling': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['bus_timing_1']],
                     'DLines': ['1446:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd751d52490>]},
 'tx_request': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['command', 'command']],
                'DLines': ['1288:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd752275510>]},
 'tx_successful_q': {'CDeps': [[[]]],
                     'CLines': [[None]],
                     'Clocked': True,
                     'DDeps': [['tx_successful']],
                     'DLines': ['1180:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd7522795d0>]},
 'we_acceptance_code_0': {'CDeps': [],
                          'CLines': [],
                          'Clocked': False,
                          'DDeps': [['cs',
                                     'we',
                                     'reset_mode',
                                     'extended_mode',
                                     'addr',
                                     'extended_mode',
                                     'addr']],
                          'DLines': ['1145:D'],
                          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd752207c10>]},
 'we_acceptance_code_1': {'CDeps': [],
                          'CLines': [],
                          'Clocked': False,
                          'DDeps': [['cs',
                                     'we',
                                     'addr',
                                     'reset_mode',
                                     'extended_mode']],
                          'DLines': ['1168:D'],
                          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd752506a10>]},
 'we_acceptance_code_2': {'CDeps': [],
                          'CLines': [],
                          'Clocked': False,
                          'DDeps': [['cs',
                                     'we',
                                     'addr',
                                     'reset_mode',
                                     'extended_mode']],
                          'DLines': ['1169:D'],
                          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd752506ed0>]},
 'we_acceptance_code_3': {'CDeps': [],
                          'CLines': [],
                          'Clocked': False,
                          'DDeps': [['cs',
                                     'we',
                                     'addr',
                                     'reset_mode',
                                     'extended_mode']],
                          'DLines': ['1170:D'],
                          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd75226b3d0>]},
 'we_acceptance_mask_0': {'CDeps': [],
                          'CLines': [],
                          'Clocked': False,
                          'DDeps': [['cs',
                                     'we',
                                     'reset_mode',
                                     'extended_mode',
                                     'addr',
                                     'extended_mode',
                                     'addr']],
                          'DLines': ['1146:D'],
                          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd75220a310>]},
 'we_acceptance_mask_1': {'CDeps': [],
                          'CLines': [],
                          'Clocked': False,
                          'DDeps': [['cs',
                                     'we',
                                     'addr',
                                     'reset_mode',
                                     'extended_mode']],
                          'DLines': ['1171:D'],
                          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd75226b890>]},
 'we_acceptance_mask_2': {'CDeps': [],
                          'CLines': [],
                          'Clocked': False,
                          'DDeps': [['cs',
                                     'we',
                                     'addr',
                                     'reset_mode',
                                     'extended_mode']],
                          'DLines': ['1172:D'],
                          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd75226bd50>]},
 'we_acceptance_mask_3': {'CDeps': [],
                          'CLines': [],
                          'Clocked': False,
                          'DDeps': [['cs',
                                     'we',
                                     'addr',
                                     'reset_mode',
                                     'extended_mode']],
                          'DLines': ['1173:D'],
                          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd752279250>]},
 'we_bus_timing_0': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['cs', 'we', 'addr', 'reset_mode']],
                     'DLines': ['1134:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7521e2f10>]},
 'we_bus_timing_1': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['cs', 'we', 'addr', 'reset_mode']],
                     'DLines': ['1135:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7521df350>]},
 'we_clock_divider_hi': {'CDeps': [],
                         'CLines': [],
                         'Clocked': False,
                         'DDeps': [['we_clock_divider_low', 'reset_mode']],
                         'DLines': ['1137:D'],
                         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7521df990>]},
 'we_clock_divider_low': {'CDeps': [],
                          'CLines': [],
                          'Clocked': False,
                          'DDeps': [['cs', 'we', 'addr']],
                          'DLines': ['1136:D'],
                          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7521df690>]},
 'we_command': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['cs', 'we', 'addr']],
                'DLines': ['1133:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7521e2ad0>]},
 'we_error_warning_limit': {'CDeps': [],
                            'CLines': [],
                            'Clocked': False,
                            'DDeps': [['cs',
                                       'we',
                                       'addr',
                                       'reset_mode',
                                       'extended_mode']],
                            'DLines': ['1165:D'],
                            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7524f5c90>]},
 'we_interrupt_enable': {'CDeps': [],
                         'CLines': [],
                         'Clocked': False,
                         'DDeps': [['cs', 'we', 'addr', 'extended_mode']],
                         'DLines': ['1164:D'],
                         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7524f57d0>]},
 'we_mode': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['cs', 'we', 'addr']],
             'DLines': ['1132:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7521e2790>]},
 'we_rx_err_cnt': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['cs',
                              'we',
                              'addr',
                              'reset_mode',
                              'extended_mode']],
                   'DLines': ['1166:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd752506050>]},
 'we_tx_data_0': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['cs',
                             'we',
                             'reset_mode',
                             'extended_mode',
                             'addr',
                             'extended_mode',
                             'addr',
                             'transmit_buffer_status']],
                  'DLines': ['1147:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd75220ab10>]},
 'we_tx_data_1': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['cs',
                             'we',
                             'reset_mode',
                             'extended_mode',
                             'addr',
                             'extended_mode',
                             'addr',
                             'transmit_buffer_status']],
                  'DLines': ['1148:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd752209310>]},
 'we_tx_data_10': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['cs',
                              'we',
                              'reset_mode',
                              'extended_mode',
                              'addr',
                              'transmit_buffer_status']],
                   'DLines': ['1157:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7524fd7d0>]},
 'we_tx_data_11': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['cs',
                              'we',
                              'reset_mode',
                              'extended_mode',
                              'addr',
                              'transmit_buffer_status']],
                   'DLines': ['1158:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7524fdd90>]},
 'we_tx_data_12': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['cs',
                              'we',
                              'reset_mode',
                              'extended_mode',
                              'addr',
                              'transmit_buffer_status']],
                   'DLines': ['1159:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7524f5390>]},
 'we_tx_data_2': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['cs',
                             'we',
                             'reset_mode',
                             'extended_mode',
                             'addr',
                             'extended_mode',
                             'addr',
                             'transmit_buffer_status']],
                  'DLines': ['1149:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd752209ad0>]},
 'we_tx_data_3': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['cs',
                             'we',
                             'reset_mode',
                             'extended_mode',
                             'addr',
                             'extended_mode',
                             'addr',
                             'transmit_buffer_status']],
                  'DLines': ['1150:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7524f02d0>]},
 'we_tx_data_4': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['cs',
                             'we',
                             'reset_mode',
                             'extended_mode',
                             'addr',
                             'extended_mode',
                             'addr',
                             'transmit_buffer_status']],
                  'DLines': ['1151:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7524f0a90>]},
 'we_tx_data_5': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['cs',
                             'we',
                             'reset_mode',
                             'extended_mode',
                             'addr',
                             'extended_mode',
                             'addr',
                             'transmit_buffer_status']],
                  'DLines': ['1152:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7524fc290>]},
 'we_tx_data_6': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['cs',
                             'we',
                             'reset_mode',
                             'extended_mode',
                             'addr',
                             'extended_mode',
                             'addr',
                             'transmit_buffer_status']],
                  'DLines': ['1153:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7524fca50>]},
 'we_tx_data_7': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['cs',
                             'we',
                             'reset_mode',
                             'extended_mode',
                             'addr',
                             'extended_mode',
                             'addr',
                             'transmit_buffer_status']],
                  'DLines': ['1154:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7524f6250>]},
 'we_tx_data_8': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['cs',
                             'we',
                             'reset_mode',
                             'extended_mode',
                             'addr',
                             'extended_mode',
                             'addr',
                             'transmit_buffer_status']],
                  'DLines': ['1155:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7524f6a10>]},
 'we_tx_data_9': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['cs',
                             'we',
                             'reset_mode',
                             'extended_mode',
                             'addr',
                             'extended_mode',
                             'addr',
                             'transmit_buffer_status']],
                  'DLines': ['1156:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd7524fd210>]},
 'we_tx_err_cnt': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['cs',
                              'we',
                              'addr',
                              'reset_mode',
                              'extended_mode']],
                   'DLines': ['1167:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd752506490>]}}
