VAR rt: 32;
VAR READONLY base: 64;
VAR READONLY offset: 16;

vAddr <- (64)offset + base;
ASSERT vAddr[1..0] = 0;

// 64bit virtual -> 32bit physical
AddressTranslation( pAddr, vAddr, DATA, LOAD );

pAddr <- pAddr[31..3] || (pAddr[2..0] + (1||0^2));

LoadMemory(memdoubleword, 64, pAddr, vAddr, DATA );

rt <- (32)memdoubleword[63..32];