|Segasys1_ua
clock_50_i => clock_50_i.IN2
sram_addr_o[0] <= <GND>
sram_addr_o[1] <= <GND>
sram_addr_o[2] <= <GND>
sram_addr_o[3] <= <GND>
sram_addr_o[4] <= <GND>
sram_addr_o[5] <= <GND>
sram_addr_o[6] <= <GND>
sram_addr_o[7] <= <GND>
sram_addr_o[8] <= <GND>
sram_addr_o[9] <= <GND>
sram_addr_o[10] <= <GND>
sram_addr_o[11] <= <GND>
sram_addr_o[12] <= <GND>
sram_addr_o[13] <= <GND>
sram_addr_o[14] <= <GND>
sram_addr_o[15] <= <GND>
sram_addr_o[16] <= <GND>
sram_addr_o[17] <= <GND>
sram_addr_o[18] <= <GND>
sram_data_io[0] <> <UNC>
sram_data_io[1] <> <UNC>
sram_data_io[2] <> <UNC>
sram_data_io[3] <> <UNC>
sram_data_io[4] <> <UNC>
sram_data_io[5] <> <UNC>
sram_data_io[6] <> <UNC>
sram_data_io[7] <> <UNC>
sram_we_n_o <= <VCC>
sram_oe_n_o <= <VCC>
SDRAM_A[0] <= sdram:sdram.SDRAM_A[0]
SDRAM_A[1] <= sdram:sdram.SDRAM_A[1]
SDRAM_A[2] <= sdram:sdram.SDRAM_A[2]
SDRAM_A[3] <= sdram:sdram.SDRAM_A[3]
SDRAM_A[4] <= sdram:sdram.SDRAM_A[4]
SDRAM_A[5] <= sdram:sdram.SDRAM_A[5]
SDRAM_A[6] <= sdram:sdram.SDRAM_A[6]
SDRAM_A[7] <= sdram:sdram.SDRAM_A[7]
SDRAM_A[8] <= sdram:sdram.SDRAM_A[8]
SDRAM_A[9] <= sdram:sdram.SDRAM_A[9]
SDRAM_A[10] <= sdram:sdram.SDRAM_A[10]
SDRAM_A[11] <= sdram:sdram.SDRAM_A[11]
SDRAM_A[12] <= sdram:sdram.SDRAM_A[12]
SDRAM_BA[0] <= sdram:sdram.SDRAM_BA[0]
SDRAM_BA[1] <= sdram:sdram.SDRAM_BA[1]
SDRAM_DQ[0] <> sdram:sdram.SDRAM_DQ[0]
SDRAM_DQ[1] <> sdram:sdram.SDRAM_DQ[1]
SDRAM_DQ[2] <> sdram:sdram.SDRAM_DQ[2]
SDRAM_DQ[3] <> sdram:sdram.SDRAM_DQ[3]
SDRAM_DQ[4] <> sdram:sdram.SDRAM_DQ[4]
SDRAM_DQ[5] <> sdram:sdram.SDRAM_DQ[5]
SDRAM_DQ[6] <> sdram:sdram.SDRAM_DQ[6]
SDRAM_DQ[7] <> sdram:sdram.SDRAM_DQ[7]
SDRAM_DQ[8] <> sdram:sdram.SDRAM_DQ[8]
SDRAM_DQ[9] <> sdram:sdram.SDRAM_DQ[9]
SDRAM_DQ[10] <> sdram:sdram.SDRAM_DQ[10]
SDRAM_DQ[11] <> sdram:sdram.SDRAM_DQ[11]
SDRAM_DQ[12] <> sdram:sdram.SDRAM_DQ[12]
SDRAM_DQ[13] <> sdram:sdram.SDRAM_DQ[13]
SDRAM_DQ[14] <> sdram:sdram.SDRAM_DQ[14]
SDRAM_DQ[15] <> sdram:sdram.SDRAM_DQ[15]
SDRAM_DQMH <= sdram:sdram.SDRAM_DQMH
SDRAM_DQML <= sdram:sdram.SDRAM_DQML
SDRAM_CKE <= <VCC>
SDRAM_nCS <= sdram:sdram.SDRAM_nCS
SDRAM_nWE <= sdram:sdram.SDRAM_nWE
SDRAM_nRAS <= sdram:sdram.SDRAM_nRAS
SDRAM_nCAS <= sdram:sdram.SDRAM_nCAS
SDRAM_CLK <= pll_mist:pll.c2
ps2_clk_io <> io_ps2_keyboard:keyboard.kbd_clk
ps2_data_io <> io_ps2_keyboard:keyboard.kbd_dat
ps2_mouse_clk_io <> <UNC>
ps2_mouse_data_io <> <UNC>
sd_cs_n_o <= sd_cs_n_o.DB_MAX_OUTPUT_PORT_TYPE
sd_sclk_o <= sd_sclk_o.DB_MAX_OUTPUT_PORT_TYPE
sd_mosi_o <= sd_mosi_o.DB_MAX_OUTPUT_PORT_TYPE
sd_miso_i => ~NO_FANOUT~
joy1_up_i => joy1_up_i.IN1
joy1_down_i => joy1_down_i.IN1
joy1_left_i => joy1_left_i.IN1
joy1_right_i => joy1_right_i.IN1
joy1_p6_i => joy1_p6_i.IN1
joy1_p9_i => joy1_p9_i.IN1
joy2_up_i => joy2_up_i.IN1
joy2_down_i => joy2_down_i.IN1
joy2_left_i => joy2_left_i.IN1
joy2_right_i => joy2_right_i.IN1
joy2_p6_i => joy2_p6_i.IN1
joy2_p9_i => joy2_p9_i.IN1
joy_p7_o <= kbd_joystick_ua:k_joystick.sega_strobe
AUDIO_L <= dac:dac.dac_o
AUDIO_R <= dac:dac.dac_o
VGA_R[0] <= mist_video:mist_video.VGA_R
VGA_R[1] <= mist_video:mist_video.VGA_R
VGA_R[2] <= mist_video:mist_video.VGA_R
VGA_R[3] <= mist_video:mist_video.VGA_R
VGA_R[4] <= mist_video:mist_video.VGA_R
VGA_G[0] <= mist_video:mist_video.VGA_G
VGA_G[1] <= mist_video:mist_video.VGA_G
VGA_G[2] <= mist_video:mist_video.VGA_G
VGA_G[3] <= mist_video:mist_video.VGA_G
VGA_G[4] <= mist_video:mist_video.VGA_G
VGA_B[0] <= mist_video:mist_video.VGA_B
VGA_B[1] <= mist_video:mist_video.VGA_B
VGA_B[2] <= mist_video:mist_video.VGA_B
VGA_B[3] <= mist_video:mist_video.VGA_B
VGA_B[4] <= mist_video:mist_video.VGA_B
VGA_HS <= mist_video:mist_video.VGA_HS
VGA_VS <= mist_video:mist_video.VGA_VS
stm_tx_i => ~NO_FANOUT~
stm_rx_o <= stm_rx_o.DB_MAX_OUTPUT_PORT_TYPE
SPI_SCK => SPI_SCK.IN1
SPI_DO <= data_io:data_io.SPI_DO
SPI_DI => SPI_DI.IN1
SPI_SS2 => SPI_SS2.IN1
LED <= ioctl_downl.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= audio_top:audio_i2s.dac_SCLK
LRCLK <= audio_top:audio_i2s.dac_LRCK
MCLK <= audio_top:audio_i2s.dac_MCLK
SDIN <= audio_top:audio_i2s.dac_SDIN


|Segasys1_ua|PumpSignal:PumpSignal
clk_i => pump_o[0]~reg0.CLK
clk_i => pump_o[1]~reg0.CLK
clk_i => pump_o[2]~reg0.CLK
clk_i => pump_o[3]~reg0.CLK
clk_i => pump_o[4]~reg0.CLK
clk_i => pump_o[5]~reg0.CLK
clk_i => pump_o[6]~reg0.CLK
clk_i => pump_o[7]~reg0.CLK
clk_i => power_on_s[0].CLK
clk_i => power_on_s[1].CLK
clk_i => power_on_s[2].CLK
clk_i => power_on_s[3].CLK
clk_i => power_on_s[4].CLK
clk_i => power_on_s[5].CLK
clk_i => power_on_s[6].CLK
clk_i => power_on_s[7].CLK
clk_i => power_on_s[8].CLK
clk_i => power_on_s[9].CLK
clk_i => power_on_s[10].CLK
clk_i => power_on_s[11].CLK
clk_i => power_on_s[12].CLK
clk_i => power_on_s[13].CLK
clk_i => power_on_s[14].CLK
clk_i => power_on_s[15].CLK
reset_i => power_on_s.OUTPUTSELECT
reset_i => power_on_s.OUTPUTSELECT
reset_i => power_on_s.OUTPUTSELECT
reset_i => power_on_s.OUTPUTSELECT
reset_i => power_on_s.OUTPUTSELECT
reset_i => power_on_s.OUTPUTSELECT
reset_i => power_on_s.OUTPUTSELECT
reset_i => power_on_s.OUTPUTSELECT
reset_i => power_on_s.OUTPUTSELECT
reset_i => power_on_s.OUTPUTSELECT
reset_i => power_on_s.OUTPUTSELECT
reset_i => power_on_s.OUTPUTSELECT
reset_i => power_on_s.OUTPUTSELECT
reset_i => power_on_s.OUTPUTSELECT
reset_i => power_on_s.OUTPUTSELECT
reset_i => power_on_s.OUTPUTSELECT
reset_i => pump_o.OUTPUTSELECT
reset_i => pump_o.OUTPUTSELECT
reset_i => pump_o.OUTPUTSELECT
reset_i => pump_o.OUTPUTSELECT
reset_i => pump_o.OUTPUTSELECT
reset_i => pump_o.OUTPUTSELECT
reset_i => pump_o.OUTPUTSELECT
reset_i => pump_o.OUTPUTSELECT
download_i => always0.IN1
pump_o[0] <= pump_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pump_o[1] <= pump_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pump_o[2] <= pump_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pump_o[3] <= pump_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pump_o[4] <= pump_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pump_o[5] <= pump_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pump_o[6] <= pump_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pump_o[7] <= pump_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|pll_mist:pll
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|Segasys1_ua|pll_mist:pll|altpll:altpll_component
inclk[0] => pll_mist_altpll:auto_generated.inclk[0]
inclk[1] => pll_mist_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_mist_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Segasys1_ua|pll_mist:pll|altpll:altpll_component|pll_mist_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|Segasys1_ua|data_io:data_io
clk_sys => ioctl_addr[0]~reg0.CLK
clk_sys => ioctl_addr[1]~reg0.CLK
clk_sys => ioctl_addr[2]~reg0.CLK
clk_sys => ioctl_addr[3]~reg0.CLK
clk_sys => ioctl_addr[4]~reg0.CLK
clk_sys => ioctl_addr[5]~reg0.CLK
clk_sys => ioctl_addr[6]~reg0.CLK
clk_sys => ioctl_addr[7]~reg0.CLK
clk_sys => ioctl_addr[8]~reg0.CLK
clk_sys => ioctl_addr[9]~reg0.CLK
clk_sys => ioctl_addr[10]~reg0.CLK
clk_sys => ioctl_addr[11]~reg0.CLK
clk_sys => ioctl_addr[12]~reg0.CLK
clk_sys => ioctl_addr[13]~reg0.CLK
clk_sys => ioctl_addr[14]~reg0.CLK
clk_sys => ioctl_addr[15]~reg0.CLK
clk_sys => ioctl_addr[16]~reg0.CLK
clk_sys => ioctl_addr[17]~reg0.CLK
clk_sys => ioctl_addr[18]~reg0.CLK
clk_sys => ioctl_addr[19]~reg0.CLK
clk_sys => ioctl_addr[20]~reg0.CLK
clk_sys => ioctl_addr[21]~reg0.CLK
clk_sys => ioctl_addr[22]~reg0.CLK
clk_sys => ioctl_addr[23]~reg0.CLK
clk_sys => ioctl_addr[24]~reg0.CLK
clk_sys => ioctl_dout[0]~reg0.CLK
clk_sys => ioctl_dout[1]~reg0.CLK
clk_sys => ioctl_dout[2]~reg0.CLK
clk_sys => ioctl_dout[3]~reg0.CLK
clk_sys => ioctl_dout[4]~reg0.CLK
clk_sys => ioctl_dout[5]~reg0.CLK
clk_sys => ioctl_dout[6]~reg0.CLK
clk_sys => ioctl_dout[7]~reg0.CLK
clk_sys => ioctl_wrd[0].CLK
clk_sys => ioctl_wrd[1].CLK
clk_sys => rclkD2.CLK
clk_sys => rclkD.CLK
SPI_SCK => ioctl_index[0]~reg0.CLK
SPI_SCK => ioctl_index[1]~reg0.CLK
SPI_SCK => ioctl_index[2]~reg0.CLK
SPI_SCK => ioctl_index[3]~reg0.CLK
SPI_SCK => ioctl_index[4]~reg0.CLK
SPI_SCK => ioctl_index[5]~reg0.CLK
SPI_SCK => ioctl_index[6]~reg0.CLK
SPI_SCK => ioctl_index[7]~reg0.CLK
SPI_SCK => data_w[0].CLK
SPI_SCK => data_w[1].CLK
SPI_SCK => data_w[2].CLK
SPI_SCK => data_w[3].CLK
SPI_SCK => data_w[4].CLK
SPI_SCK => data_w[5].CLK
SPI_SCK => data_w[6].CLK
SPI_SCK => data_w[7].CLK
SPI_SCK => addr_w[0].CLK
SPI_SCK => addr_w[1].CLK
SPI_SCK => addr_w[2].CLK
SPI_SCK => addr_w[3].CLK
SPI_SCK => addr_w[4].CLK
SPI_SCK => addr_w[5].CLK
SPI_SCK => addr_w[6].CLK
SPI_SCK => addr_w[7].CLK
SPI_SCK => addr_w[8].CLK
SPI_SCK => addr_w[9].CLK
SPI_SCK => addr_w[10].CLK
SPI_SCK => addr_w[11].CLK
SPI_SCK => addr_w[12].CLK
SPI_SCK => addr_w[13].CLK
SPI_SCK => addr_w[14].CLK
SPI_SCK => addr_w[15].CLK
SPI_SCK => addr_w[16].CLK
SPI_SCK => addr_w[17].CLK
SPI_SCK => addr_w[18].CLK
SPI_SCK => addr_w[19].CLK
SPI_SCK => addr_w[20].CLK
SPI_SCK => addr_w[21].CLK
SPI_SCK => addr_w[22].CLK
SPI_SCK => addr_w[23].CLK
SPI_SCK => addr_w[24].CLK
SPI_SCK => config_buffer_o[0][0]~reg0.CLK
SPI_SCK => config_buffer_o[0][1]~reg0.CLK
SPI_SCK => config_buffer_o[0][2]~reg0.CLK
SPI_SCK => config_buffer_o[0][3]~reg0.CLK
SPI_SCK => config_buffer_o[0][4]~reg0.CLK
SPI_SCK => config_buffer_o[0][5]~reg0.CLK
SPI_SCK => config_buffer_o[0][6]~reg0.CLK
SPI_SCK => config_buffer_o[0][7]~reg0.CLK
SPI_SCK => config_buffer_o[1][0]~reg0.CLK
SPI_SCK => config_buffer_o[1][1]~reg0.CLK
SPI_SCK => config_buffer_o[1][2]~reg0.CLK
SPI_SCK => config_buffer_o[1][3]~reg0.CLK
SPI_SCK => config_buffer_o[1][4]~reg0.CLK
SPI_SCK => config_buffer_o[1][5]~reg0.CLK
SPI_SCK => config_buffer_o[1][6]~reg0.CLK
SPI_SCK => config_buffer_o[1][7]~reg0.CLK
SPI_SCK => config_buffer_o[2][0]~reg0.CLK
SPI_SCK => config_buffer_o[2][1]~reg0.CLK
SPI_SCK => config_buffer_o[2][2]~reg0.CLK
SPI_SCK => config_buffer_o[2][3]~reg0.CLK
SPI_SCK => config_buffer_o[2][4]~reg0.CLK
SPI_SCK => config_buffer_o[2][5]~reg0.CLK
SPI_SCK => config_buffer_o[2][6]~reg0.CLK
SPI_SCK => config_buffer_o[2][7]~reg0.CLK
SPI_SCK => config_buffer_o[3][0]~reg0.CLK
SPI_SCK => config_buffer_o[3][1]~reg0.CLK
SPI_SCK => config_buffer_o[3][2]~reg0.CLK
SPI_SCK => config_buffer_o[3][3]~reg0.CLK
SPI_SCK => config_buffer_o[3][4]~reg0.CLK
SPI_SCK => config_buffer_o[3][5]~reg0.CLK
SPI_SCK => config_buffer_o[3][6]~reg0.CLK
SPI_SCK => config_buffer_o[3][7]~reg0.CLK
SPI_SCK => config_buffer_o[4][0]~reg0.CLK
SPI_SCK => config_buffer_o[4][1]~reg0.CLK
SPI_SCK => config_buffer_o[4][2]~reg0.CLK
SPI_SCK => config_buffer_o[4][3]~reg0.CLK
SPI_SCK => config_buffer_o[4][4]~reg0.CLK
SPI_SCK => config_buffer_o[4][5]~reg0.CLK
SPI_SCK => config_buffer_o[4][6]~reg0.CLK
SPI_SCK => config_buffer_o[4][7]~reg0.CLK
SPI_SCK => config_buffer_o[5][0]~reg0.CLK
SPI_SCK => config_buffer_o[5][1]~reg0.CLK
SPI_SCK => config_buffer_o[5][2]~reg0.CLK
SPI_SCK => config_buffer_o[5][3]~reg0.CLK
SPI_SCK => config_buffer_o[5][4]~reg0.CLK
SPI_SCK => config_buffer_o[5][5]~reg0.CLK
SPI_SCK => config_buffer_o[5][6]~reg0.CLK
SPI_SCK => config_buffer_o[5][7]~reg0.CLK
SPI_SCK => config_buffer_o[6][0]~reg0.CLK
SPI_SCK => config_buffer_o[6][1]~reg0.CLK
SPI_SCK => config_buffer_o[6][2]~reg0.CLK
SPI_SCK => config_buffer_o[6][3]~reg0.CLK
SPI_SCK => config_buffer_o[6][4]~reg0.CLK
SPI_SCK => config_buffer_o[6][5]~reg0.CLK
SPI_SCK => config_buffer_o[6][6]~reg0.CLK
SPI_SCK => config_buffer_o[6][7]~reg0.CLK
SPI_SCK => config_buffer_o[7][0]~reg0.CLK
SPI_SCK => config_buffer_o[7][1]~reg0.CLK
SPI_SCK => config_buffer_o[7][2]~reg0.CLK
SPI_SCK => config_buffer_o[7][3]~reg0.CLK
SPI_SCK => config_buffer_o[7][4]~reg0.CLK
SPI_SCK => config_buffer_o[7][5]~reg0.CLK
SPI_SCK => config_buffer_o[7][6]~reg0.CLK
SPI_SCK => config_buffer_o[7][7]~reg0.CLK
SPI_SCK => config_buffer_o[8][0]~reg0.CLK
SPI_SCK => config_buffer_o[8][1]~reg0.CLK
SPI_SCK => config_buffer_o[8][2]~reg0.CLK
SPI_SCK => config_buffer_o[8][3]~reg0.CLK
SPI_SCK => config_buffer_o[8][4]~reg0.CLK
SPI_SCK => config_buffer_o[8][5]~reg0.CLK
SPI_SCK => config_buffer_o[8][6]~reg0.CLK
SPI_SCK => config_buffer_o[8][7]~reg0.CLK
SPI_SCK => config_buffer_o[9][0]~reg0.CLK
SPI_SCK => config_buffer_o[9][1]~reg0.CLK
SPI_SCK => config_buffer_o[9][2]~reg0.CLK
SPI_SCK => config_buffer_o[9][3]~reg0.CLK
SPI_SCK => config_buffer_o[9][4]~reg0.CLK
SPI_SCK => config_buffer_o[9][5]~reg0.CLK
SPI_SCK => config_buffer_o[9][6]~reg0.CLK
SPI_SCK => config_buffer_o[9][7]~reg0.CLK
SPI_SCK => config_buffer_o[10][0]~reg0.CLK
SPI_SCK => config_buffer_o[10][1]~reg0.CLK
SPI_SCK => config_buffer_o[10][2]~reg0.CLK
SPI_SCK => config_buffer_o[10][3]~reg0.CLK
SPI_SCK => config_buffer_o[10][4]~reg0.CLK
SPI_SCK => config_buffer_o[10][5]~reg0.CLK
SPI_SCK => config_buffer_o[10][6]~reg0.CLK
SPI_SCK => config_buffer_o[10][7]~reg0.CLK
SPI_SCK => config_buffer_o[11][0]~reg0.CLK
SPI_SCK => config_buffer_o[11][1]~reg0.CLK
SPI_SCK => config_buffer_o[11][2]~reg0.CLK
SPI_SCK => config_buffer_o[11][3]~reg0.CLK
SPI_SCK => config_buffer_o[11][4]~reg0.CLK
SPI_SCK => config_buffer_o[11][5]~reg0.CLK
SPI_SCK => config_buffer_o[11][6]~reg0.CLK
SPI_SCK => config_buffer_o[11][7]~reg0.CLK
SPI_SCK => config_buffer_o[12][0]~reg0.CLK
SPI_SCK => config_buffer_o[12][1]~reg0.CLK
SPI_SCK => config_buffer_o[12][2]~reg0.CLK
SPI_SCK => config_buffer_o[12][3]~reg0.CLK
SPI_SCK => config_buffer_o[12][4]~reg0.CLK
SPI_SCK => config_buffer_o[12][5]~reg0.CLK
SPI_SCK => config_buffer_o[12][6]~reg0.CLK
SPI_SCK => config_buffer_o[12][7]~reg0.CLK
SPI_SCK => config_buffer_o[13][0]~reg0.CLK
SPI_SCK => config_buffer_o[13][1]~reg0.CLK
SPI_SCK => config_buffer_o[13][2]~reg0.CLK
SPI_SCK => config_buffer_o[13][3]~reg0.CLK
SPI_SCK => config_buffer_o[13][4]~reg0.CLK
SPI_SCK => config_buffer_o[13][5]~reg0.CLK
SPI_SCK => config_buffer_o[13][6]~reg0.CLK
SPI_SCK => config_buffer_o[13][7]~reg0.CLK
SPI_SCK => config_buffer_o[14][0]~reg0.CLK
SPI_SCK => config_buffer_o[14][1]~reg0.CLK
SPI_SCK => config_buffer_o[14][2]~reg0.CLK
SPI_SCK => config_buffer_o[14][3]~reg0.CLK
SPI_SCK => config_buffer_o[14][4]~reg0.CLK
SPI_SCK => config_buffer_o[14][5]~reg0.CLK
SPI_SCK => config_buffer_o[14][6]~reg0.CLK
SPI_SCK => config_buffer_o[14][7]~reg0.CLK
SPI_SCK => config_buffer_o[15][0]~reg0.CLK
SPI_SCK => config_buffer_o[15][1]~reg0.CLK
SPI_SCK => config_buffer_o[15][2]~reg0.CLK
SPI_SCK => config_buffer_o[15][3]~reg0.CLK
SPI_SCK => config_buffer_o[15][4]~reg0.CLK
SPI_SCK => config_buffer_o[15][5]~reg0.CLK
SPI_SCK => config_buffer_o[15][6]~reg0.CLK
SPI_SCK => config_buffer_o[15][7]~reg0.CLK
SPI_SCK => core_mod[0]~reg0.CLK
SPI_SCK => core_mod[1]~reg0.CLK
SPI_SCK => core_mod[2]~reg0.CLK
SPI_SCK => core_mod[3]~reg0.CLK
SPI_SCK => core_mod[4]~reg0.CLK
SPI_SCK => core_mod[5]~reg0.CLK
SPI_SCK => core_mod[6]~reg0.CLK
SPI_SCK => status[0]~reg0.CLK
SPI_SCK => status[1]~reg0.CLK
SPI_SCK => status[2]~reg0.CLK
SPI_SCK => status[3]~reg0.CLK
SPI_SCK => status[4]~reg0.CLK
SPI_SCK => status[5]~reg0.CLK
SPI_SCK => status[6]~reg0.CLK
SPI_SCK => status[7]~reg0.CLK
SPI_SCK => status[8]~reg0.CLK
SPI_SCK => status[9]~reg0.CLK
SPI_SCK => status[10]~reg0.CLK
SPI_SCK => status[11]~reg0.CLK
SPI_SCK => status[12]~reg0.CLK
SPI_SCK => status[13]~reg0.CLK
SPI_SCK => status[14]~reg0.CLK
SPI_SCK => status[15]~reg0.CLK
SPI_SCK => status[16]~reg0.CLK
SPI_SCK => status[17]~reg0.CLK
SPI_SCK => status[18]~reg0.CLK
SPI_SCK => status[19]~reg0.CLK
SPI_SCK => status[20]~reg0.CLK
SPI_SCK => status[21]~reg0.CLK
SPI_SCK => status[22]~reg0.CLK
SPI_SCK => status[23]~reg0.CLK
SPI_SCK => status[24]~reg0.CLK
SPI_SCK => status[25]~reg0.CLK
SPI_SCK => status[26]~reg0.CLK
SPI_SCK => status[27]~reg0.CLK
SPI_SCK => status[28]~reg0.CLK
SPI_SCK => status[29]~reg0.CLK
SPI_SCK => status[30]~reg0.CLK
SPI_SCK => status[31]~reg0.CLK
SPI_SCK => ioctl_download~reg0.CLK
SPI_SCK => cmd[0].CLK
SPI_SCK => cmd[1].CLK
SPI_SCK => cmd[2].CLK
SPI_SCK => cmd[3].CLK
SPI_SCK => cmd[4].CLK
SPI_SCK => cmd[5].CLK
SPI_SCK => cmd[6].CLK
SPI_SCK => cmd[7].CLK
SPI_SCK => addr[0].CLK
SPI_SCK => addr[1].CLK
SPI_SCK => addr[2].CLK
SPI_SCK => addr[3].CLK
SPI_SCK => addr[4].CLK
SPI_SCK => addr[5].CLK
SPI_SCK => addr[6].CLK
SPI_SCK => addr[7].CLK
SPI_SCK => addr[8].CLK
SPI_SCK => addr[9].CLK
SPI_SCK => addr[10].CLK
SPI_SCK => addr[11].CLK
SPI_SCK => addr[12].CLK
SPI_SCK => addr[13].CLK
SPI_SCK => addr[14].CLK
SPI_SCK => addr[15].CLK
SPI_SCK => addr[16].CLK
SPI_SCK => addr[17].CLK
SPI_SCK => addr[18].CLK
SPI_SCK => addr[19].CLK
SPI_SCK => addr[20].CLK
SPI_SCK => addr[21].CLK
SPI_SCK => addr[22].CLK
SPI_SCK => addr[23].CLK
SPI_SCK => addr[24].CLK
SPI_SCK => sbuf[0].CLK
SPI_SCK => sbuf[1].CLK
SPI_SCK => sbuf[2].CLK
SPI_SCK => sbuf[3].CLK
SPI_SCK => sbuf[4].CLK
SPI_SCK => sbuf[5].CLK
SPI_SCK => sbuf[6].CLK
SPI_SCK => rclk.CLK
SPI_SCK => cnf_byte[0].CLK
SPI_SCK => cnf_byte[1].CLK
SPI_SCK => cnf_byte[2].CLK
SPI_SCK => cnf_byte[3].CLK
SPI_SCK => cnf_byte[4].CLK
SPI_SCK => cnt[0].CLK
SPI_SCK => cnt[1].CLK
SPI_SCK => cnt[2].CLK
SPI_SCK => cnt[3].CLK
SPI_SCK => cnt[4].CLK
SPI_SCK => byte_cnt[0].CLK
SPI_SCK => byte_cnt[1].CLK
SPI_SCK => byte_cnt[2].CLK
SPI_SCK => byte_cnt[3].CLK
SPI_SCK => byte_cnt[4].CLK
SPI_SCK => byte_cnt[5].CLK
SPI_SCK => byte_cnt[6].CLK
SPI_SCK => byte_cnt[7].CLK
SPI_SCK => byte_cnt[8].CLK
SPI_SCK => byte_cnt[9].CLK
SPI_SCK => byte_cnt[10].CLK
SPI_SCK => sdo_s.CLK
SPI_SCK => sdo_s~en.CLK
SPI_SS2 => cnf_byte[0].PRESET
SPI_SS2 => cnf_byte[1].PRESET
SPI_SS2 => cnf_byte[2].PRESET
SPI_SS2 => cnf_byte[3].PRESET
SPI_SS2 => cnf_byte[4].ACLR
SPI_SS2 => cnt[0].ACLR
SPI_SS2 => cnt[1].ACLR
SPI_SS2 => cnt[2].ACLR
SPI_SS2 => cnt[3].ACLR
SPI_SS2 => cnt[4].ACLR
SPI_SS2 => byte_cnt[0].ACLR
SPI_SS2 => byte_cnt[1].ACLR
SPI_SS2 => byte_cnt[2].ACLR
SPI_SS2 => byte_cnt[3].ACLR
SPI_SS2 => byte_cnt[4].ACLR
SPI_SS2 => byte_cnt[5].ACLR
SPI_SS2 => byte_cnt[6].ACLR
SPI_SS2 => byte_cnt[7].ACLR
SPI_SS2 => byte_cnt[8].ACLR
SPI_SS2 => byte_cnt[9].ACLR
SPI_SS2 => byte_cnt[10].ACLR
SPI_SS2 => sdo_s~en.ACLR
SPI_SS2 => rclk.ENA
SPI_SS2 => sbuf[6].ENA
SPI_SS2 => sbuf[5].ENA
SPI_SS2 => sbuf[4].ENA
SPI_SS2 => sbuf[3].ENA
SPI_SS2 => sbuf[2].ENA
SPI_SS2 => sbuf[1].ENA
SPI_SS2 => sbuf[0].ENA
SPI_SS2 => addr[24].ENA
SPI_SS2 => addr[23].ENA
SPI_SS2 => addr[22].ENA
SPI_SS2 => addr[21].ENA
SPI_SS2 => addr[20].ENA
SPI_SS2 => addr[19].ENA
SPI_SS2 => addr[18].ENA
SPI_SS2 => addr[17].ENA
SPI_SS2 => addr[16].ENA
SPI_SS2 => addr[15].ENA
SPI_SS2 => addr[14].ENA
SPI_SS2 => addr[13].ENA
SPI_SS2 => addr[12].ENA
SPI_SS2 => addr[11].ENA
SPI_SS2 => addr[10].ENA
SPI_SS2 => addr[9].ENA
SPI_SS2 => addr[8].ENA
SPI_SS2 => addr[7].ENA
SPI_SS2 => addr[6].ENA
SPI_SS2 => addr[5].ENA
SPI_SS2 => addr[4].ENA
SPI_SS2 => addr[3].ENA
SPI_SS2 => addr[2].ENA
SPI_SS2 => addr[1].ENA
SPI_SS2 => addr[0].ENA
SPI_SS2 => cmd[7].ENA
SPI_SS2 => cmd[6].ENA
SPI_SS2 => cmd[5].ENA
SPI_SS2 => cmd[4].ENA
SPI_SS2 => cmd[3].ENA
SPI_SS2 => cmd[2].ENA
SPI_SS2 => cmd[1].ENA
SPI_SS2 => cmd[0].ENA
SPI_SS2 => ioctl_download~reg0.ENA
SPI_SS2 => status[31]~reg0.ENA
SPI_SS2 => status[30]~reg0.ENA
SPI_SS2 => status[29]~reg0.ENA
SPI_SS2 => status[28]~reg0.ENA
SPI_SS2 => status[27]~reg0.ENA
SPI_SS2 => status[26]~reg0.ENA
SPI_SS2 => status[25]~reg0.ENA
SPI_SS2 => status[24]~reg0.ENA
SPI_SS2 => status[23]~reg0.ENA
SPI_SS2 => status[22]~reg0.ENA
SPI_SS2 => status[21]~reg0.ENA
SPI_SS2 => status[20]~reg0.ENA
SPI_SS2 => status[19]~reg0.ENA
SPI_SS2 => status[18]~reg0.ENA
SPI_SS2 => status[17]~reg0.ENA
SPI_SS2 => status[16]~reg0.ENA
SPI_SS2 => status[15]~reg0.ENA
SPI_SS2 => status[14]~reg0.ENA
SPI_SS2 => status[13]~reg0.ENA
SPI_SS2 => status[12]~reg0.ENA
SPI_SS2 => status[11]~reg0.ENA
SPI_SS2 => status[10]~reg0.ENA
SPI_SS2 => status[9]~reg0.ENA
SPI_SS2 => status[8]~reg0.ENA
SPI_SS2 => status[7]~reg0.ENA
SPI_SS2 => status[6]~reg0.ENA
SPI_SS2 => status[5]~reg0.ENA
SPI_SS2 => status[4]~reg0.ENA
SPI_SS2 => status[3]~reg0.ENA
SPI_SS2 => status[2]~reg0.ENA
SPI_SS2 => status[1]~reg0.ENA
SPI_SS2 => status[0]~reg0.ENA
SPI_SS2 => core_mod[6]~reg0.ENA
SPI_SS2 => core_mod[5]~reg0.ENA
SPI_SS2 => core_mod[4]~reg0.ENA
SPI_SS2 => core_mod[3]~reg0.ENA
SPI_SS2 => core_mod[2]~reg0.ENA
SPI_SS2 => core_mod[1]~reg0.ENA
SPI_SS2 => core_mod[0]~reg0.ENA
SPI_SS2 => config_buffer_o[15][7]~reg0.ENA
SPI_SS2 => config_buffer_o[15][6]~reg0.ENA
SPI_SS2 => config_buffer_o[15][5]~reg0.ENA
SPI_SS2 => config_buffer_o[15][4]~reg0.ENA
SPI_SS2 => config_buffer_o[15][3]~reg0.ENA
SPI_SS2 => config_buffer_o[15][2]~reg0.ENA
SPI_SS2 => config_buffer_o[15][1]~reg0.ENA
SPI_SS2 => config_buffer_o[15][0]~reg0.ENA
SPI_SS2 => config_buffer_o[14][7]~reg0.ENA
SPI_SS2 => config_buffer_o[14][6]~reg0.ENA
SPI_SS2 => config_buffer_o[14][5]~reg0.ENA
SPI_SS2 => config_buffer_o[14][4]~reg0.ENA
SPI_SS2 => config_buffer_o[14][3]~reg0.ENA
SPI_SS2 => config_buffer_o[14][2]~reg0.ENA
SPI_SS2 => config_buffer_o[14][1]~reg0.ENA
SPI_SS2 => config_buffer_o[14][0]~reg0.ENA
SPI_SS2 => config_buffer_o[13][7]~reg0.ENA
SPI_SS2 => config_buffer_o[13][6]~reg0.ENA
SPI_SS2 => config_buffer_o[13][5]~reg0.ENA
SPI_SS2 => config_buffer_o[13][4]~reg0.ENA
SPI_SS2 => config_buffer_o[13][3]~reg0.ENA
SPI_SS2 => config_buffer_o[13][2]~reg0.ENA
SPI_SS2 => config_buffer_o[13][1]~reg0.ENA
SPI_SS2 => config_buffer_o[13][0]~reg0.ENA
SPI_SS2 => config_buffer_o[12][7]~reg0.ENA
SPI_SS2 => config_buffer_o[12][6]~reg0.ENA
SPI_SS2 => config_buffer_o[12][5]~reg0.ENA
SPI_SS2 => config_buffer_o[12][4]~reg0.ENA
SPI_SS2 => config_buffer_o[12][3]~reg0.ENA
SPI_SS2 => config_buffer_o[12][2]~reg0.ENA
SPI_SS2 => config_buffer_o[12][1]~reg0.ENA
SPI_SS2 => config_buffer_o[12][0]~reg0.ENA
SPI_SS2 => config_buffer_o[11][7]~reg0.ENA
SPI_SS2 => config_buffer_o[11][6]~reg0.ENA
SPI_SS2 => config_buffer_o[11][5]~reg0.ENA
SPI_SS2 => config_buffer_o[11][4]~reg0.ENA
SPI_SS2 => config_buffer_o[11][3]~reg0.ENA
SPI_SS2 => config_buffer_o[11][2]~reg0.ENA
SPI_SS2 => config_buffer_o[11][1]~reg0.ENA
SPI_SS2 => config_buffer_o[11][0]~reg0.ENA
SPI_SS2 => config_buffer_o[10][7]~reg0.ENA
SPI_SS2 => config_buffer_o[10][6]~reg0.ENA
SPI_SS2 => config_buffer_o[10][5]~reg0.ENA
SPI_SS2 => config_buffer_o[10][4]~reg0.ENA
SPI_SS2 => config_buffer_o[10][3]~reg0.ENA
SPI_SS2 => config_buffer_o[10][2]~reg0.ENA
SPI_SS2 => config_buffer_o[10][1]~reg0.ENA
SPI_SS2 => config_buffer_o[10][0]~reg0.ENA
SPI_SS2 => config_buffer_o[9][7]~reg0.ENA
SPI_SS2 => config_buffer_o[9][6]~reg0.ENA
SPI_SS2 => config_buffer_o[9][5]~reg0.ENA
SPI_SS2 => config_buffer_o[9][4]~reg0.ENA
SPI_SS2 => config_buffer_o[9][3]~reg0.ENA
SPI_SS2 => config_buffer_o[9][2]~reg0.ENA
SPI_SS2 => config_buffer_o[9][1]~reg0.ENA
SPI_SS2 => config_buffer_o[9][0]~reg0.ENA
SPI_SS2 => config_buffer_o[8][7]~reg0.ENA
SPI_SS2 => config_buffer_o[8][6]~reg0.ENA
SPI_SS2 => config_buffer_o[8][5]~reg0.ENA
SPI_SS2 => config_buffer_o[8][4]~reg0.ENA
SPI_SS2 => config_buffer_o[8][3]~reg0.ENA
SPI_SS2 => config_buffer_o[8][2]~reg0.ENA
SPI_SS2 => config_buffer_o[8][1]~reg0.ENA
SPI_SS2 => config_buffer_o[8][0]~reg0.ENA
SPI_SS2 => config_buffer_o[7][7]~reg0.ENA
SPI_SS2 => config_buffer_o[7][6]~reg0.ENA
SPI_SS2 => config_buffer_o[7][5]~reg0.ENA
SPI_SS2 => config_buffer_o[7][4]~reg0.ENA
SPI_SS2 => config_buffer_o[7][3]~reg0.ENA
SPI_SS2 => config_buffer_o[7][2]~reg0.ENA
SPI_SS2 => config_buffer_o[7][1]~reg0.ENA
SPI_SS2 => config_buffer_o[7][0]~reg0.ENA
SPI_SS2 => config_buffer_o[6][7]~reg0.ENA
SPI_SS2 => config_buffer_o[6][6]~reg0.ENA
SPI_SS2 => config_buffer_o[6][5]~reg0.ENA
SPI_SS2 => config_buffer_o[6][4]~reg0.ENA
SPI_SS2 => config_buffer_o[6][3]~reg0.ENA
SPI_SS2 => config_buffer_o[6][2]~reg0.ENA
SPI_SS2 => config_buffer_o[6][1]~reg0.ENA
SPI_SS2 => config_buffer_o[6][0]~reg0.ENA
SPI_SS2 => config_buffer_o[5][7]~reg0.ENA
SPI_SS2 => config_buffer_o[5][6]~reg0.ENA
SPI_SS2 => config_buffer_o[5][5]~reg0.ENA
SPI_SS2 => config_buffer_o[5][4]~reg0.ENA
SPI_SS2 => config_buffer_o[5][3]~reg0.ENA
SPI_SS2 => config_buffer_o[5][2]~reg0.ENA
SPI_SS2 => config_buffer_o[5][1]~reg0.ENA
SPI_SS2 => config_buffer_o[5][0]~reg0.ENA
SPI_SS2 => config_buffer_o[4][7]~reg0.ENA
SPI_SS2 => config_buffer_o[4][6]~reg0.ENA
SPI_SS2 => config_buffer_o[4][5]~reg0.ENA
SPI_SS2 => config_buffer_o[4][4]~reg0.ENA
SPI_SS2 => config_buffer_o[4][3]~reg0.ENA
SPI_SS2 => config_buffer_o[4][2]~reg0.ENA
SPI_SS2 => config_buffer_o[4][1]~reg0.ENA
SPI_SS2 => config_buffer_o[4][0]~reg0.ENA
SPI_SS2 => config_buffer_o[3][7]~reg0.ENA
SPI_SS2 => config_buffer_o[3][6]~reg0.ENA
SPI_SS2 => config_buffer_o[3][5]~reg0.ENA
SPI_SS2 => config_buffer_o[3][4]~reg0.ENA
SPI_SS2 => config_buffer_o[3][3]~reg0.ENA
SPI_SS2 => config_buffer_o[3][2]~reg0.ENA
SPI_SS2 => config_buffer_o[3][1]~reg0.ENA
SPI_SS2 => config_buffer_o[3][0]~reg0.ENA
SPI_SS2 => config_buffer_o[2][7]~reg0.ENA
SPI_SS2 => config_buffer_o[2][6]~reg0.ENA
SPI_SS2 => config_buffer_o[2][5]~reg0.ENA
SPI_SS2 => config_buffer_o[2][4]~reg0.ENA
SPI_SS2 => config_buffer_o[2][3]~reg0.ENA
SPI_SS2 => config_buffer_o[2][2]~reg0.ENA
SPI_SS2 => config_buffer_o[2][1]~reg0.ENA
SPI_SS2 => config_buffer_o[2][0]~reg0.ENA
SPI_SS2 => config_buffer_o[1][7]~reg0.ENA
SPI_SS2 => config_buffer_o[1][6]~reg0.ENA
SPI_SS2 => config_buffer_o[1][5]~reg0.ENA
SPI_SS2 => config_buffer_o[1][4]~reg0.ENA
SPI_SS2 => config_buffer_o[1][3]~reg0.ENA
SPI_SS2 => config_buffer_o[1][2]~reg0.ENA
SPI_SS2 => config_buffer_o[1][1]~reg0.ENA
SPI_SS2 => config_buffer_o[1][0]~reg0.ENA
SPI_SS2 => config_buffer_o[0][7]~reg0.ENA
SPI_SS2 => config_buffer_o[0][6]~reg0.ENA
SPI_SS2 => config_buffer_o[0][5]~reg0.ENA
SPI_SS2 => config_buffer_o[0][4]~reg0.ENA
SPI_SS2 => config_buffer_o[0][3]~reg0.ENA
SPI_SS2 => config_buffer_o[0][2]~reg0.ENA
SPI_SS2 => config_buffer_o[0][1]~reg0.ENA
SPI_SS2 => config_buffer_o[0][0]~reg0.ENA
SPI_SS2 => addr_w[24].ENA
SPI_SS2 => addr_w[23].ENA
SPI_SS2 => addr_w[22].ENA
SPI_SS2 => addr_w[21].ENA
SPI_SS2 => addr_w[20].ENA
SPI_SS2 => addr_w[19].ENA
SPI_SS2 => addr_w[18].ENA
SPI_SS2 => addr_w[17].ENA
SPI_SS2 => addr_w[16].ENA
SPI_SS2 => addr_w[15].ENA
SPI_SS2 => addr_w[14].ENA
SPI_SS2 => addr_w[13].ENA
SPI_SS2 => addr_w[12].ENA
SPI_SS2 => addr_w[11].ENA
SPI_SS2 => addr_w[10].ENA
SPI_SS2 => addr_w[9].ENA
SPI_SS2 => addr_w[8].ENA
SPI_SS2 => addr_w[7].ENA
SPI_SS2 => addr_w[6].ENA
SPI_SS2 => addr_w[5].ENA
SPI_SS2 => addr_w[4].ENA
SPI_SS2 => addr_w[3].ENA
SPI_SS2 => addr_w[2].ENA
SPI_SS2 => addr_w[1].ENA
SPI_SS2 => addr_w[0].ENA
SPI_SS2 => data_w[7].ENA
SPI_SS2 => data_w[6].ENA
SPI_SS2 => data_w[5].ENA
SPI_SS2 => data_w[4].ENA
SPI_SS2 => data_w[3].ENA
SPI_SS2 => data_w[2].ENA
SPI_SS2 => data_w[1].ENA
SPI_SS2 => data_w[0].ENA
SPI_SS2 => ioctl_index[7]~reg0.ENA
SPI_SS2 => ioctl_index[6]~reg0.ENA
SPI_SS2 => ioctl_index[5]~reg0.ENA
SPI_SS2 => ioctl_index[4]~reg0.ENA
SPI_SS2 => ioctl_index[3]~reg0.ENA
SPI_SS2 => ioctl_index[2]~reg0.ENA
SPI_SS2 => ioctl_index[1]~reg0.ENA
SPI_SS2 => ioctl_index[0]~reg0.ENA
SPI_DI => sbuf.DATAB
SPI_DI => always1.IN1
SPI_DI => cmd.DATAB
SPI_DI => status.DATAB
SPI_DI => status.DATAB
SPI_DI => status.DATAB
SPI_DI => status.DATAB
SPI_DI => core_mod.DATAB
SPI_DI => config_buffer_o.DATAB
SPI_DI => config_buffer_o.DATAB
SPI_DI => config_buffer_o.DATAB
SPI_DI => config_buffer_o.DATAB
SPI_DI => config_buffer_o.DATAB
SPI_DI => config_buffer_o.DATAB
SPI_DI => config_buffer_o.DATAB
SPI_DI => config_buffer_o.DATAB
SPI_DI => config_buffer_o.DATAB
SPI_DI => config_buffer_o.DATAB
SPI_DI => config_buffer_o.DATAB
SPI_DI => config_buffer_o.DATAB
SPI_DI => config_buffer_o.DATAB
SPI_DI => config_buffer_o.DATAB
SPI_DI => config_buffer_o.DATAB
SPI_DI => config_buffer_o.DATAB
SPI_DI => data_w.DATAB
SPI_DI => ioctl_index.DATAB
SPI_DI => always1.IN1
SPI_DO <= sdo_s.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => Mux0.IN3
data_in[1] => Mux0.IN4
data_in[2] => Mux0.IN5
data_in[3] => Mux0.IN6
data_in[4] => Mux0.IN7
data_in[5] => Mux0.IN8
data_in[6] => Mux0.IN9
data_in[7] => Mux0.IN10
conf_str[0] => Mux2.IN1026
conf_str[1] => Mux2.IN1027
conf_str[2] => Mux2.IN1028
conf_str[3] => Mux2.IN1029
conf_str[4] => Mux2.IN1030
conf_str[5] => Mux2.IN1031
conf_str[6] => Mux2.IN1032
conf_str[7] => Mux2.IN1033
conf_str[8] => Mux2.IN1018
conf_str[9] => Mux2.IN1019
conf_str[10] => Mux2.IN1020
conf_str[11] => Mux2.IN1021
conf_str[12] => Mux2.IN1022
conf_str[13] => Mux2.IN1023
conf_str[14] => Mux2.IN1024
conf_str[15] => Mux2.IN1025
conf_str[16] => Mux2.IN1010
conf_str[17] => Mux2.IN1011
conf_str[18] => Mux2.IN1012
conf_str[19] => Mux2.IN1013
conf_str[20] => Mux2.IN1014
conf_str[21] => Mux2.IN1015
conf_str[22] => Mux2.IN1016
conf_str[23] => Mux2.IN1017
conf_str[24] => Mux2.IN1002
conf_str[25] => Mux2.IN1003
conf_str[26] => Mux2.IN1004
conf_str[27] => Mux2.IN1005
conf_str[28] => Mux2.IN1006
conf_str[29] => Mux2.IN1007
conf_str[30] => Mux2.IN1008
conf_str[31] => Mux2.IN1009
conf_str[32] => Mux2.IN994
conf_str[33] => Mux2.IN995
conf_str[34] => Mux2.IN996
conf_str[35] => Mux2.IN997
conf_str[36] => Mux2.IN998
conf_str[37] => Mux2.IN999
conf_str[38] => Mux2.IN1000
conf_str[39] => Mux2.IN1001
conf_str[40] => Mux2.IN986
conf_str[41] => Mux2.IN987
conf_str[42] => Mux2.IN988
conf_str[43] => Mux2.IN989
conf_str[44] => Mux2.IN990
conf_str[45] => Mux2.IN991
conf_str[46] => Mux2.IN992
conf_str[47] => Mux2.IN993
conf_str[48] => Mux2.IN978
conf_str[49] => Mux2.IN979
conf_str[50] => Mux2.IN980
conf_str[51] => Mux2.IN981
conf_str[52] => Mux2.IN982
conf_str[53] => Mux2.IN983
conf_str[54] => Mux2.IN984
conf_str[55] => Mux2.IN985
conf_str[56] => Mux2.IN970
conf_str[57] => Mux2.IN971
conf_str[58] => Mux2.IN972
conf_str[59] => Mux2.IN973
conf_str[60] => Mux2.IN974
conf_str[61] => Mux2.IN975
conf_str[62] => Mux2.IN976
conf_str[63] => Mux2.IN977
conf_str[64] => Mux2.IN962
conf_str[65] => Mux2.IN963
conf_str[66] => Mux2.IN964
conf_str[67] => Mux2.IN965
conf_str[68] => Mux2.IN966
conf_str[69] => Mux2.IN967
conf_str[70] => Mux2.IN968
conf_str[71] => Mux2.IN969
conf_str[72] => Mux2.IN954
conf_str[73] => Mux2.IN955
conf_str[74] => Mux2.IN956
conf_str[75] => Mux2.IN957
conf_str[76] => Mux2.IN958
conf_str[77] => Mux2.IN959
conf_str[78] => Mux2.IN960
conf_str[79] => Mux2.IN961
conf_str[80] => Mux2.IN946
conf_str[81] => Mux2.IN947
conf_str[82] => Mux2.IN948
conf_str[83] => Mux2.IN949
conf_str[84] => Mux2.IN950
conf_str[85] => Mux2.IN951
conf_str[86] => Mux2.IN952
conf_str[87] => Mux2.IN953
conf_str[88] => Mux2.IN938
conf_str[89] => Mux2.IN939
conf_str[90] => Mux2.IN940
conf_str[91] => Mux2.IN941
conf_str[92] => Mux2.IN942
conf_str[93] => Mux2.IN943
conf_str[94] => Mux2.IN944
conf_str[95] => Mux2.IN945
conf_str[96] => Mux2.IN930
conf_str[97] => Mux2.IN931
conf_str[98] => Mux2.IN932
conf_str[99] => Mux2.IN933
conf_str[100] => Mux2.IN934
conf_str[101] => Mux2.IN935
conf_str[102] => Mux2.IN936
conf_str[103] => Mux2.IN937
conf_str[104] => Mux2.IN922
conf_str[105] => Mux2.IN923
conf_str[106] => Mux2.IN924
conf_str[107] => Mux2.IN925
conf_str[108] => Mux2.IN926
conf_str[109] => Mux2.IN927
conf_str[110] => Mux2.IN928
conf_str[111] => Mux2.IN929
conf_str[112] => Mux2.IN914
conf_str[113] => Mux2.IN915
conf_str[114] => Mux2.IN916
conf_str[115] => Mux2.IN917
conf_str[116] => Mux2.IN918
conf_str[117] => Mux2.IN919
conf_str[118] => Mux2.IN920
conf_str[119] => Mux2.IN921
conf_str[120] => Mux2.IN906
conf_str[121] => Mux2.IN907
conf_str[122] => Mux2.IN908
conf_str[123] => Mux2.IN909
conf_str[124] => Mux2.IN910
conf_str[125] => Mux2.IN911
conf_str[126] => Mux2.IN912
conf_str[127] => Mux2.IN913
conf_str[128] => Mux2.IN898
conf_str[129] => Mux2.IN899
conf_str[130] => Mux2.IN900
conf_str[131] => Mux2.IN901
conf_str[132] => Mux2.IN902
conf_str[133] => Mux2.IN903
conf_str[134] => Mux2.IN904
conf_str[135] => Mux2.IN905
conf_str[136] => Mux2.IN890
conf_str[137] => Mux2.IN891
conf_str[138] => Mux2.IN892
conf_str[139] => Mux2.IN893
conf_str[140] => Mux2.IN894
conf_str[141] => Mux2.IN895
conf_str[142] => Mux2.IN896
conf_str[143] => Mux2.IN897
conf_str[144] => Mux2.IN882
conf_str[145] => Mux2.IN883
conf_str[146] => Mux2.IN884
conf_str[147] => Mux2.IN885
conf_str[148] => Mux2.IN886
conf_str[149] => Mux2.IN887
conf_str[150] => Mux2.IN888
conf_str[151] => Mux2.IN889
conf_str[152] => Mux2.IN874
conf_str[153] => Mux2.IN875
conf_str[154] => Mux2.IN876
conf_str[155] => Mux2.IN877
conf_str[156] => Mux2.IN878
conf_str[157] => Mux2.IN879
conf_str[158] => Mux2.IN880
conf_str[159] => Mux2.IN881
conf_str[160] => Mux2.IN866
conf_str[161] => Mux2.IN867
conf_str[162] => Mux2.IN868
conf_str[163] => Mux2.IN869
conf_str[164] => Mux2.IN870
conf_str[165] => Mux2.IN871
conf_str[166] => Mux2.IN872
conf_str[167] => Mux2.IN873
conf_str[168] => Mux2.IN858
conf_str[169] => Mux2.IN859
conf_str[170] => Mux2.IN860
conf_str[171] => Mux2.IN861
conf_str[172] => Mux2.IN862
conf_str[173] => Mux2.IN863
conf_str[174] => Mux2.IN864
conf_str[175] => Mux2.IN865
conf_str[176] => Mux2.IN850
conf_str[177] => Mux2.IN851
conf_str[178] => Mux2.IN852
conf_str[179] => Mux2.IN853
conf_str[180] => Mux2.IN854
conf_str[181] => Mux2.IN855
conf_str[182] => Mux2.IN856
conf_str[183] => Mux2.IN857
conf_str[184] => Mux2.IN842
conf_str[185] => Mux2.IN843
conf_str[186] => Mux2.IN844
conf_str[187] => Mux2.IN845
conf_str[188] => Mux2.IN846
conf_str[189] => Mux2.IN847
conf_str[190] => Mux2.IN848
conf_str[191] => Mux2.IN849
conf_str[192] => Mux2.IN834
conf_str[193] => Mux2.IN835
conf_str[194] => Mux2.IN836
conf_str[195] => Mux2.IN837
conf_str[196] => Mux2.IN838
conf_str[197] => Mux2.IN839
conf_str[198] => Mux2.IN840
conf_str[199] => Mux2.IN841
conf_str[200] => Mux2.IN826
conf_str[201] => Mux2.IN827
conf_str[202] => Mux2.IN828
conf_str[203] => Mux2.IN829
conf_str[204] => Mux2.IN830
conf_str[205] => Mux2.IN831
conf_str[206] => Mux2.IN832
conf_str[207] => Mux2.IN833
conf_str[208] => Mux2.IN818
conf_str[209] => Mux2.IN819
conf_str[210] => Mux2.IN820
conf_str[211] => Mux2.IN821
conf_str[212] => Mux2.IN822
conf_str[213] => Mux2.IN823
conf_str[214] => Mux2.IN824
conf_str[215] => Mux2.IN825
conf_str[216] => Mux2.IN810
conf_str[217] => Mux2.IN811
conf_str[218] => Mux2.IN812
conf_str[219] => Mux2.IN813
conf_str[220] => Mux2.IN814
conf_str[221] => Mux2.IN815
conf_str[222] => Mux2.IN816
conf_str[223] => Mux2.IN817
conf_str[224] => Mux2.IN802
conf_str[225] => Mux2.IN803
conf_str[226] => Mux2.IN804
conf_str[227] => Mux2.IN805
conf_str[228] => Mux2.IN806
conf_str[229] => Mux2.IN807
conf_str[230] => Mux2.IN808
conf_str[231] => Mux2.IN809
conf_str[232] => Mux2.IN794
conf_str[233] => Mux2.IN795
conf_str[234] => Mux2.IN796
conf_str[235] => Mux2.IN797
conf_str[236] => Mux2.IN798
conf_str[237] => Mux2.IN799
conf_str[238] => Mux2.IN800
conf_str[239] => Mux2.IN801
conf_str[240] => Mux2.IN786
conf_str[241] => Mux2.IN787
conf_str[242] => Mux2.IN788
conf_str[243] => Mux2.IN789
conf_str[244] => Mux2.IN790
conf_str[245] => Mux2.IN791
conf_str[246] => Mux2.IN792
conf_str[247] => Mux2.IN793
conf_str[248] => Mux2.IN778
conf_str[249] => Mux2.IN779
conf_str[250] => Mux2.IN780
conf_str[251] => Mux2.IN781
conf_str[252] => Mux2.IN782
conf_str[253] => Mux2.IN783
conf_str[254] => Mux2.IN784
conf_str[255] => Mux2.IN785
conf_str[256] => Mux2.IN770
conf_str[257] => Mux2.IN771
conf_str[258] => Mux2.IN772
conf_str[259] => Mux2.IN773
conf_str[260] => Mux2.IN774
conf_str[261] => Mux2.IN775
conf_str[262] => Mux2.IN776
conf_str[263] => Mux2.IN777
conf_str[264] => Mux2.IN762
conf_str[265] => Mux2.IN763
conf_str[266] => Mux2.IN764
conf_str[267] => Mux2.IN765
conf_str[268] => Mux2.IN766
conf_str[269] => Mux2.IN767
conf_str[270] => Mux2.IN768
conf_str[271] => Mux2.IN769
conf_str[272] => Mux2.IN754
conf_str[273] => Mux2.IN755
conf_str[274] => Mux2.IN756
conf_str[275] => Mux2.IN757
conf_str[276] => Mux2.IN758
conf_str[277] => Mux2.IN759
conf_str[278] => Mux2.IN760
conf_str[279] => Mux2.IN761
conf_str[280] => Mux2.IN746
conf_str[281] => Mux2.IN747
conf_str[282] => Mux2.IN748
conf_str[283] => Mux2.IN749
conf_str[284] => Mux2.IN750
conf_str[285] => Mux2.IN751
conf_str[286] => Mux2.IN752
conf_str[287] => Mux2.IN753
conf_str[288] => Mux2.IN738
conf_str[289] => Mux2.IN739
conf_str[290] => Mux2.IN740
conf_str[291] => Mux2.IN741
conf_str[292] => Mux2.IN742
conf_str[293] => Mux2.IN743
conf_str[294] => Mux2.IN744
conf_str[295] => Mux2.IN745
conf_str[296] => Mux2.IN730
conf_str[297] => Mux2.IN731
conf_str[298] => Mux2.IN732
conf_str[299] => Mux2.IN733
conf_str[300] => Mux2.IN734
conf_str[301] => Mux2.IN735
conf_str[302] => Mux2.IN736
conf_str[303] => Mux2.IN737
conf_str[304] => Mux2.IN722
conf_str[305] => Mux2.IN723
conf_str[306] => Mux2.IN724
conf_str[307] => Mux2.IN725
conf_str[308] => Mux2.IN726
conf_str[309] => Mux2.IN727
conf_str[310] => Mux2.IN728
conf_str[311] => Mux2.IN729
conf_str[312] => Mux2.IN714
conf_str[313] => Mux2.IN715
conf_str[314] => Mux2.IN716
conf_str[315] => Mux2.IN717
conf_str[316] => Mux2.IN718
conf_str[317] => Mux2.IN719
conf_str[318] => Mux2.IN720
conf_str[319] => Mux2.IN721
conf_str[320] => Mux2.IN706
conf_str[321] => Mux2.IN707
conf_str[322] => Mux2.IN708
conf_str[323] => Mux2.IN709
conf_str[324] => Mux2.IN710
conf_str[325] => Mux2.IN711
conf_str[326] => Mux2.IN712
conf_str[327] => Mux2.IN713
conf_str[328] => Mux2.IN698
conf_str[329] => Mux2.IN699
conf_str[330] => Mux2.IN700
conf_str[331] => Mux2.IN701
conf_str[332] => Mux2.IN702
conf_str[333] => Mux2.IN703
conf_str[334] => Mux2.IN704
conf_str[335] => Mux2.IN705
conf_str[336] => Mux2.IN690
conf_str[337] => Mux2.IN691
conf_str[338] => Mux2.IN692
conf_str[339] => Mux2.IN693
conf_str[340] => Mux2.IN694
conf_str[341] => Mux2.IN695
conf_str[342] => Mux2.IN696
conf_str[343] => Mux2.IN697
conf_str[344] => Mux2.IN682
conf_str[345] => Mux2.IN683
conf_str[346] => Mux2.IN684
conf_str[347] => Mux2.IN685
conf_str[348] => Mux2.IN686
conf_str[349] => Mux2.IN687
conf_str[350] => Mux2.IN688
conf_str[351] => Mux2.IN689
conf_str[352] => Mux2.IN674
conf_str[353] => Mux2.IN675
conf_str[354] => Mux2.IN676
conf_str[355] => Mux2.IN677
conf_str[356] => Mux2.IN678
conf_str[357] => Mux2.IN679
conf_str[358] => Mux2.IN680
conf_str[359] => Mux2.IN681
conf_str[360] => Mux2.IN666
conf_str[361] => Mux2.IN667
conf_str[362] => Mux2.IN668
conf_str[363] => Mux2.IN669
conf_str[364] => Mux2.IN670
conf_str[365] => Mux2.IN671
conf_str[366] => Mux2.IN672
conf_str[367] => Mux2.IN673
conf_str[368] => Mux2.IN658
conf_str[369] => Mux2.IN659
conf_str[370] => Mux2.IN660
conf_str[371] => Mux2.IN661
conf_str[372] => Mux2.IN662
conf_str[373] => Mux2.IN663
conf_str[374] => Mux2.IN664
conf_str[375] => Mux2.IN665
conf_str[376] => Mux2.IN650
conf_str[377] => Mux2.IN651
conf_str[378] => Mux2.IN652
conf_str[379] => Mux2.IN653
conf_str[380] => Mux2.IN654
conf_str[381] => Mux2.IN655
conf_str[382] => Mux2.IN656
conf_str[383] => Mux2.IN657
conf_str[384] => Mux2.IN642
conf_str[385] => Mux2.IN643
conf_str[386] => Mux2.IN644
conf_str[387] => Mux2.IN645
conf_str[388] => Mux2.IN646
conf_str[389] => Mux2.IN647
conf_str[390] => Mux2.IN648
conf_str[391] => Mux2.IN649
conf_str[392] => Mux2.IN634
conf_str[393] => Mux2.IN635
conf_str[394] => Mux2.IN636
conf_str[395] => Mux2.IN637
conf_str[396] => Mux2.IN638
conf_str[397] => Mux2.IN639
conf_str[398] => Mux2.IN640
conf_str[399] => Mux2.IN641
conf_str[400] => Mux2.IN626
conf_str[401] => Mux2.IN627
conf_str[402] => Mux2.IN628
conf_str[403] => Mux2.IN629
conf_str[404] => Mux2.IN630
conf_str[405] => Mux2.IN631
conf_str[406] => Mux2.IN632
conf_str[407] => Mux2.IN633
conf_str[408] => Mux2.IN618
conf_str[409] => Mux2.IN619
conf_str[410] => Mux2.IN620
conf_str[411] => Mux2.IN621
conf_str[412] => Mux2.IN622
conf_str[413] => Mux2.IN623
conf_str[414] => Mux2.IN624
conf_str[415] => Mux2.IN625
conf_str[416] => Mux2.IN610
conf_str[417] => Mux2.IN611
conf_str[418] => Mux2.IN612
conf_str[419] => Mux2.IN613
conf_str[420] => Mux2.IN614
conf_str[421] => Mux2.IN615
conf_str[422] => Mux2.IN616
conf_str[423] => Mux2.IN617
conf_str[424] => Mux2.IN602
conf_str[425] => Mux2.IN603
conf_str[426] => Mux2.IN604
conf_str[427] => Mux2.IN605
conf_str[428] => Mux2.IN606
conf_str[429] => Mux2.IN607
conf_str[430] => Mux2.IN608
conf_str[431] => Mux2.IN609
conf_str[432] => Mux2.IN594
conf_str[433] => Mux2.IN595
conf_str[434] => Mux2.IN596
conf_str[435] => Mux2.IN597
conf_str[436] => Mux2.IN598
conf_str[437] => Mux2.IN599
conf_str[438] => Mux2.IN600
conf_str[439] => Mux2.IN601
conf_str[440] => Mux2.IN586
conf_str[441] => Mux2.IN587
conf_str[442] => Mux2.IN588
conf_str[443] => Mux2.IN589
conf_str[444] => Mux2.IN590
conf_str[445] => Mux2.IN591
conf_str[446] => Mux2.IN592
conf_str[447] => Mux2.IN593
conf_str[448] => Mux2.IN578
conf_str[449] => Mux2.IN579
conf_str[450] => Mux2.IN580
conf_str[451] => Mux2.IN581
conf_str[452] => Mux2.IN582
conf_str[453] => Mux2.IN583
conf_str[454] => Mux2.IN584
conf_str[455] => Mux2.IN585
conf_str[456] => Mux2.IN570
conf_str[457] => Mux2.IN571
conf_str[458] => Mux2.IN572
conf_str[459] => Mux2.IN573
conf_str[460] => Mux2.IN574
conf_str[461] => Mux2.IN575
conf_str[462] => Mux2.IN576
conf_str[463] => Mux2.IN577
conf_str[464] => Mux2.IN562
conf_str[465] => Mux2.IN563
conf_str[466] => Mux2.IN564
conf_str[467] => Mux2.IN565
conf_str[468] => Mux2.IN566
conf_str[469] => Mux2.IN567
conf_str[470] => Mux2.IN568
conf_str[471] => Mux2.IN569
conf_str[472] => Mux2.IN554
conf_str[473] => Mux2.IN555
conf_str[474] => Mux2.IN556
conf_str[475] => Mux2.IN557
conf_str[476] => Mux2.IN558
conf_str[477] => Mux2.IN559
conf_str[478] => Mux2.IN560
conf_str[479] => Mux2.IN561
conf_str[480] => Mux2.IN546
conf_str[481] => Mux2.IN547
conf_str[482] => Mux2.IN548
conf_str[483] => Mux2.IN549
conf_str[484] => Mux2.IN550
conf_str[485] => Mux2.IN551
conf_str[486] => Mux2.IN552
conf_str[487] => Mux2.IN553
conf_str[488] => Mux2.IN538
conf_str[489] => Mux2.IN539
conf_str[490] => Mux2.IN540
conf_str[491] => Mux2.IN541
conf_str[492] => Mux2.IN542
conf_str[493] => Mux2.IN543
conf_str[494] => Mux2.IN544
conf_str[495] => Mux2.IN545
conf_str[496] => Mux2.IN530
conf_str[497] => Mux2.IN531
conf_str[498] => Mux2.IN532
conf_str[499] => Mux2.IN533
conf_str[500] => Mux2.IN534
conf_str[501] => Mux2.IN535
conf_str[502] => Mux2.IN536
conf_str[503] => Mux2.IN537
conf_str[504] => Mux2.IN522
conf_str[505] => Mux2.IN523
conf_str[506] => Mux2.IN524
conf_str[507] => Mux2.IN525
conf_str[508] => Mux2.IN526
conf_str[509] => Mux2.IN527
conf_str[510] => Mux2.IN528
conf_str[511] => Mux2.IN529
conf_str[512] => Mux2.IN514
conf_str[513] => Mux2.IN515
conf_str[514] => Mux2.IN516
conf_str[515] => Mux2.IN517
conf_str[516] => Mux2.IN518
conf_str[517] => Mux2.IN519
conf_str[518] => Mux2.IN520
conf_str[519] => Mux2.IN521
conf_str[520] => Mux2.IN506
conf_str[521] => Mux2.IN507
conf_str[522] => Mux2.IN508
conf_str[523] => Mux2.IN509
conf_str[524] => Mux2.IN510
conf_str[525] => Mux2.IN511
conf_str[526] => Mux2.IN512
conf_str[527] => Mux2.IN513
conf_str[528] => Mux2.IN498
conf_str[529] => Mux2.IN499
conf_str[530] => Mux2.IN500
conf_str[531] => Mux2.IN501
conf_str[532] => Mux2.IN502
conf_str[533] => Mux2.IN503
conf_str[534] => Mux2.IN504
conf_str[535] => Mux2.IN505
conf_str[536] => Mux2.IN490
conf_str[537] => Mux2.IN491
conf_str[538] => Mux2.IN492
conf_str[539] => Mux2.IN493
conf_str[540] => Mux2.IN494
conf_str[541] => Mux2.IN495
conf_str[542] => Mux2.IN496
conf_str[543] => Mux2.IN497
conf_str[544] => Mux2.IN482
conf_str[545] => Mux2.IN483
conf_str[546] => Mux2.IN484
conf_str[547] => Mux2.IN485
conf_str[548] => Mux2.IN486
conf_str[549] => Mux2.IN487
conf_str[550] => Mux2.IN488
conf_str[551] => Mux2.IN489
conf_str[552] => Mux2.IN474
conf_str[553] => Mux2.IN475
conf_str[554] => Mux2.IN476
conf_str[555] => Mux2.IN477
conf_str[556] => Mux2.IN478
conf_str[557] => Mux2.IN479
conf_str[558] => Mux2.IN480
conf_str[559] => Mux2.IN481
conf_str[560] => Mux2.IN466
conf_str[561] => Mux2.IN467
conf_str[562] => Mux2.IN468
conf_str[563] => Mux2.IN469
conf_str[564] => Mux2.IN470
conf_str[565] => Mux2.IN471
conf_str[566] => Mux2.IN472
conf_str[567] => Mux2.IN473
conf_str[568] => Mux2.IN458
conf_str[569] => Mux2.IN459
conf_str[570] => Mux2.IN460
conf_str[571] => Mux2.IN461
conf_str[572] => Mux2.IN462
conf_str[573] => Mux2.IN463
conf_str[574] => Mux2.IN464
conf_str[575] => Mux2.IN465
conf_str[576] => Mux2.IN450
conf_str[577] => Mux2.IN451
conf_str[578] => Mux2.IN452
conf_str[579] => Mux2.IN453
conf_str[580] => Mux2.IN454
conf_str[581] => Mux2.IN455
conf_str[582] => Mux2.IN456
conf_str[583] => Mux2.IN457
conf_str[584] => Mux2.IN442
conf_str[585] => Mux2.IN443
conf_str[586] => Mux2.IN444
conf_str[587] => Mux2.IN445
conf_str[588] => Mux2.IN446
conf_str[589] => Mux2.IN447
conf_str[590] => Mux2.IN448
conf_str[591] => Mux2.IN449
conf_str[592] => Mux2.IN434
conf_str[593] => Mux2.IN435
conf_str[594] => Mux2.IN436
conf_str[595] => Mux2.IN437
conf_str[596] => Mux2.IN438
conf_str[597] => Mux2.IN439
conf_str[598] => Mux2.IN440
conf_str[599] => Mux2.IN441
conf_str[600] => Mux2.IN426
conf_str[601] => Mux2.IN427
conf_str[602] => Mux2.IN428
conf_str[603] => Mux2.IN429
conf_str[604] => Mux2.IN430
conf_str[605] => Mux2.IN431
conf_str[606] => Mux2.IN432
conf_str[607] => Mux2.IN433
conf_str[608] => Mux2.IN418
conf_str[609] => Mux2.IN419
conf_str[610] => Mux2.IN420
conf_str[611] => Mux2.IN421
conf_str[612] => Mux2.IN422
conf_str[613] => Mux2.IN423
conf_str[614] => Mux2.IN424
conf_str[615] => Mux2.IN425
conf_str[616] => Mux2.IN410
conf_str[617] => Mux2.IN411
conf_str[618] => Mux2.IN412
conf_str[619] => Mux2.IN413
conf_str[620] => Mux2.IN414
conf_str[621] => Mux2.IN415
conf_str[622] => Mux2.IN416
conf_str[623] => Mux2.IN417
conf_str[624] => Mux2.IN402
conf_str[625] => Mux2.IN403
conf_str[626] => Mux2.IN404
conf_str[627] => Mux2.IN405
conf_str[628] => Mux2.IN406
conf_str[629] => Mux2.IN407
conf_str[630] => Mux2.IN408
conf_str[631] => Mux2.IN409
conf_str[632] => Mux2.IN394
conf_str[633] => Mux2.IN395
conf_str[634] => Mux2.IN396
conf_str[635] => Mux2.IN397
conf_str[636] => Mux2.IN398
conf_str[637] => Mux2.IN399
conf_str[638] => Mux2.IN400
conf_str[639] => Mux2.IN401
conf_str[640] => Mux2.IN386
conf_str[641] => Mux2.IN387
conf_str[642] => Mux2.IN388
conf_str[643] => Mux2.IN389
conf_str[644] => Mux2.IN390
conf_str[645] => Mux2.IN391
conf_str[646] => Mux2.IN392
conf_str[647] => Mux2.IN393
conf_str[648] => Mux2.IN378
conf_str[649] => Mux2.IN379
conf_str[650] => Mux2.IN380
conf_str[651] => Mux2.IN381
conf_str[652] => Mux2.IN382
conf_str[653] => Mux2.IN383
conf_str[654] => Mux2.IN384
conf_str[655] => Mux2.IN385
conf_str[656] => Mux2.IN370
conf_str[657] => Mux2.IN371
conf_str[658] => Mux2.IN372
conf_str[659] => Mux2.IN373
conf_str[660] => Mux2.IN374
conf_str[661] => Mux2.IN375
conf_str[662] => Mux2.IN376
conf_str[663] => Mux2.IN377
conf_str[664] => Mux2.IN362
conf_str[665] => Mux2.IN363
conf_str[666] => Mux2.IN364
conf_str[667] => Mux2.IN365
conf_str[668] => Mux2.IN366
conf_str[669] => Mux2.IN367
conf_str[670] => Mux2.IN368
conf_str[671] => Mux2.IN369
conf_str[672] => Mux2.IN354
conf_str[673] => Mux2.IN355
conf_str[674] => Mux2.IN356
conf_str[675] => Mux2.IN357
conf_str[676] => Mux2.IN358
conf_str[677] => Mux2.IN359
conf_str[678] => Mux2.IN360
conf_str[679] => Mux2.IN361
conf_str[680] => Mux2.IN346
conf_str[681] => Mux2.IN347
conf_str[682] => Mux2.IN348
conf_str[683] => Mux2.IN349
conf_str[684] => Mux2.IN350
conf_str[685] => Mux2.IN351
conf_str[686] => Mux2.IN352
conf_str[687] => Mux2.IN353
conf_str[688] => Mux2.IN338
conf_str[689] => Mux2.IN339
conf_str[690] => Mux2.IN340
conf_str[691] => Mux2.IN341
conf_str[692] => Mux2.IN342
conf_str[693] => Mux2.IN343
conf_str[694] => Mux2.IN344
conf_str[695] => Mux2.IN345
conf_str[696] => Mux2.IN330
conf_str[697] => Mux2.IN331
conf_str[698] => Mux2.IN332
conf_str[699] => Mux2.IN333
conf_str[700] => Mux2.IN334
conf_str[701] => Mux2.IN335
conf_str[702] => Mux2.IN336
conf_str[703] => Mux2.IN337
conf_str[704] => Mux2.IN322
conf_str[705] => Mux2.IN323
conf_str[706] => Mux2.IN324
conf_str[707] => Mux2.IN325
conf_str[708] => Mux2.IN326
conf_str[709] => Mux2.IN327
conf_str[710] => Mux2.IN328
conf_str[711] => Mux2.IN329
conf_str[712] => Mux2.IN314
conf_str[713] => Mux2.IN315
conf_str[714] => Mux2.IN316
conf_str[715] => Mux2.IN317
conf_str[716] => Mux2.IN318
conf_str[717] => Mux2.IN319
conf_str[718] => Mux2.IN320
conf_str[719] => Mux2.IN321
conf_str[720] => Mux2.IN306
conf_str[721] => Mux2.IN307
conf_str[722] => Mux2.IN308
conf_str[723] => Mux2.IN309
conf_str[724] => Mux2.IN310
conf_str[725] => Mux2.IN311
conf_str[726] => Mux2.IN312
conf_str[727] => Mux2.IN313
conf_str[728] => Mux2.IN298
conf_str[729] => Mux2.IN299
conf_str[730] => Mux2.IN300
conf_str[731] => Mux2.IN301
conf_str[732] => Mux2.IN302
conf_str[733] => Mux2.IN303
conf_str[734] => Mux2.IN304
conf_str[735] => Mux2.IN305
conf_str[736] => Mux2.IN290
conf_str[737] => Mux2.IN291
conf_str[738] => Mux2.IN292
conf_str[739] => Mux2.IN293
conf_str[740] => Mux2.IN294
conf_str[741] => Mux2.IN295
conf_str[742] => Mux2.IN296
conf_str[743] => Mux2.IN297
conf_str[744] => Mux2.IN282
conf_str[745] => Mux2.IN283
conf_str[746] => Mux2.IN284
conf_str[747] => Mux2.IN285
conf_str[748] => Mux2.IN286
conf_str[749] => Mux2.IN287
conf_str[750] => Mux2.IN288
conf_str[751] => Mux2.IN289
conf_str[752] => Mux2.IN274
conf_str[753] => Mux2.IN275
conf_str[754] => Mux2.IN276
conf_str[755] => Mux2.IN277
conf_str[756] => Mux2.IN278
conf_str[757] => Mux2.IN279
conf_str[758] => Mux2.IN280
conf_str[759] => Mux2.IN281
conf_str[760] => Mux2.IN266
conf_str[761] => Mux2.IN267
conf_str[762] => Mux2.IN268
conf_str[763] => Mux2.IN269
conf_str[764] => Mux2.IN270
conf_str[765] => Mux2.IN271
conf_str[766] => Mux2.IN272
conf_str[767] => Mux2.IN273
conf_str[768] => Mux2.IN258
conf_str[769] => Mux2.IN259
conf_str[770] => Mux2.IN260
conf_str[771] => Mux2.IN261
conf_str[772] => Mux2.IN262
conf_str[773] => Mux2.IN263
conf_str[774] => Mux2.IN264
conf_str[775] => Mux2.IN265
conf_str[776] => Mux2.IN250
conf_str[777] => Mux2.IN251
conf_str[778] => Mux2.IN252
conf_str[779] => Mux2.IN253
conf_str[780] => Mux2.IN254
conf_str[781] => Mux2.IN255
conf_str[782] => Mux2.IN256
conf_str[783] => Mux2.IN257
conf_str[784] => Mux2.IN242
conf_str[785] => Mux2.IN243
conf_str[786] => Mux2.IN244
conf_str[787] => Mux2.IN245
conf_str[788] => Mux2.IN246
conf_str[789] => Mux2.IN247
conf_str[790] => Mux2.IN248
conf_str[791] => Mux2.IN249
conf_str[792] => Mux2.IN234
conf_str[793] => Mux2.IN235
conf_str[794] => Mux2.IN236
conf_str[795] => Mux2.IN237
conf_str[796] => Mux2.IN238
conf_str[797] => Mux2.IN239
conf_str[798] => Mux2.IN240
conf_str[799] => Mux2.IN241
status[0] <= status[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[1] <= status[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[2] <= status[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[3] <= status[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[4] <= status[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[5] <= status[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[6] <= status[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[7] <= status[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[8] <= status[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[9] <= status[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[10] <= status[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[11] <= status[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[12] <= status[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[13] <= status[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[14] <= status[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[15] <= status[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[16] <= status[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[17] <= status[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[18] <= status[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[19] <= status[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[20] <= status[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[21] <= status[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[22] <= status[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[23] <= status[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[24] <= status[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[25] <= status[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[26] <= status[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[27] <= status[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[28] <= status[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[29] <= status[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[30] <= status[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[31] <= status[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[0][0] <= config_buffer_o[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[0][1] <= config_buffer_o[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[0][2] <= config_buffer_o[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[0][3] <= config_buffer_o[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[0][4] <= config_buffer_o[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[0][5] <= config_buffer_o[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[0][6] <= config_buffer_o[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[0][7] <= config_buffer_o[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[1][0] <= config_buffer_o[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[1][1] <= config_buffer_o[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[1][2] <= config_buffer_o[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[1][3] <= config_buffer_o[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[1][4] <= config_buffer_o[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[1][5] <= config_buffer_o[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[1][6] <= config_buffer_o[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[1][7] <= config_buffer_o[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[2][0] <= config_buffer_o[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[2][1] <= config_buffer_o[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[2][2] <= config_buffer_o[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[2][3] <= config_buffer_o[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[2][4] <= config_buffer_o[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[2][5] <= config_buffer_o[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[2][6] <= config_buffer_o[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[2][7] <= config_buffer_o[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[3][0] <= config_buffer_o[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[3][1] <= config_buffer_o[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[3][2] <= config_buffer_o[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[3][3] <= config_buffer_o[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[3][4] <= config_buffer_o[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[3][5] <= config_buffer_o[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[3][6] <= config_buffer_o[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[3][7] <= config_buffer_o[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[4][0] <= config_buffer_o[4][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[4][1] <= config_buffer_o[4][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[4][2] <= config_buffer_o[4][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[4][3] <= config_buffer_o[4][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[4][4] <= config_buffer_o[4][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[4][5] <= config_buffer_o[4][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[4][6] <= config_buffer_o[4][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[4][7] <= config_buffer_o[4][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[5][0] <= config_buffer_o[5][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[5][1] <= config_buffer_o[5][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[5][2] <= config_buffer_o[5][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[5][3] <= config_buffer_o[5][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[5][4] <= config_buffer_o[5][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[5][5] <= config_buffer_o[5][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[5][6] <= config_buffer_o[5][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[5][7] <= config_buffer_o[5][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[6][0] <= config_buffer_o[6][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[6][1] <= config_buffer_o[6][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[6][2] <= config_buffer_o[6][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[6][3] <= config_buffer_o[6][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[6][4] <= config_buffer_o[6][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[6][5] <= config_buffer_o[6][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[6][6] <= config_buffer_o[6][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[6][7] <= config_buffer_o[6][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[7][0] <= config_buffer_o[7][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[7][1] <= config_buffer_o[7][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[7][2] <= config_buffer_o[7][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[7][3] <= config_buffer_o[7][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[7][4] <= config_buffer_o[7][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[7][5] <= config_buffer_o[7][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[7][6] <= config_buffer_o[7][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[7][7] <= config_buffer_o[7][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[8][0] <= config_buffer_o[8][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[8][1] <= config_buffer_o[8][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[8][2] <= config_buffer_o[8][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[8][3] <= config_buffer_o[8][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[8][4] <= config_buffer_o[8][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[8][5] <= config_buffer_o[8][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[8][6] <= config_buffer_o[8][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[8][7] <= config_buffer_o[8][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[9][0] <= config_buffer_o[9][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[9][1] <= config_buffer_o[9][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[9][2] <= config_buffer_o[9][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[9][3] <= config_buffer_o[9][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[9][4] <= config_buffer_o[9][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[9][5] <= config_buffer_o[9][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[9][6] <= config_buffer_o[9][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[9][7] <= config_buffer_o[9][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[10][0] <= config_buffer_o[10][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[10][1] <= config_buffer_o[10][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[10][2] <= config_buffer_o[10][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[10][3] <= config_buffer_o[10][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[10][4] <= config_buffer_o[10][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[10][5] <= config_buffer_o[10][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[10][6] <= config_buffer_o[10][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[10][7] <= config_buffer_o[10][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[11][0] <= config_buffer_o[11][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[11][1] <= config_buffer_o[11][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[11][2] <= config_buffer_o[11][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[11][3] <= config_buffer_o[11][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[11][4] <= config_buffer_o[11][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[11][5] <= config_buffer_o[11][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[11][6] <= config_buffer_o[11][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[11][7] <= config_buffer_o[11][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[12][0] <= config_buffer_o[12][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[12][1] <= config_buffer_o[12][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[12][2] <= config_buffer_o[12][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[12][3] <= config_buffer_o[12][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[12][4] <= config_buffer_o[12][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[12][5] <= config_buffer_o[12][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[12][6] <= config_buffer_o[12][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[12][7] <= config_buffer_o[12][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[13][0] <= config_buffer_o[13][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[13][1] <= config_buffer_o[13][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[13][2] <= config_buffer_o[13][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[13][3] <= config_buffer_o[13][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[13][4] <= config_buffer_o[13][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[13][5] <= config_buffer_o[13][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[13][6] <= config_buffer_o[13][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[13][7] <= config_buffer_o[13][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[14][0] <= config_buffer_o[14][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[14][1] <= config_buffer_o[14][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[14][2] <= config_buffer_o[14][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[14][3] <= config_buffer_o[14][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[14][4] <= config_buffer_o[14][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[14][5] <= config_buffer_o[14][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[14][6] <= config_buffer_o[14][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[14][7] <= config_buffer_o[14][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[15][0] <= config_buffer_o[15][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[15][1] <= config_buffer_o[15][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[15][2] <= config_buffer_o[15][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[15][3] <= config_buffer_o[15][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[15][4] <= config_buffer_o[15][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[15][5] <= config_buffer_o[15][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[15][6] <= config_buffer_o[15][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
config_buffer_o[15][7] <= config_buffer_o[15][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[0] <= core_mod[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[1] <= core_mod[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[2] <= core_mod[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[3] <= core_mod[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[4] <= core_mod[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[5] <= core_mod[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[6] <= core_mod[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_wait => ~NO_FANOUT~
ioctl_download <= ioctl_download~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[0] <= ioctl_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[1] <= ioctl_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[2] <= ioctl_index[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[3] <= ioctl_index[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[4] <= ioctl_index[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[5] <= ioctl_index[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[6] <= ioctl_index[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[7] <= ioctl_index[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_wr <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[0] <= ioctl_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[1] <= ioctl_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[2] <= ioctl_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[3] <= ioctl_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[4] <= ioctl_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[5] <= ioctl_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[6] <= ioctl_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[7] <= ioctl_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[8] <= ioctl_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[9] <= ioctl_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[10] <= ioctl_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[11] <= ioctl_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[12] <= ioctl_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[13] <= ioctl_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[14] <= ioctl_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[15] <= ioctl_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[16] <= ioctl_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[17] <= ioctl_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[18] <= ioctl_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[19] <= ioctl_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[20] <= ioctl_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[21] <= ioctl_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[22] <= ioctl_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[23] <= ioctl_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[24] <= ioctl_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[0] <= ioctl_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[1] <= ioctl_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[2] <= ioctl_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[3] <= ioctl_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[4] <= ioctl_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[5] <= ioctl_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[6] <= ioctl_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[7] <= ioctl_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|sdram:sdram
SDRAM_DQ[0] <> SDRAM_DQ[0]
SDRAM_DQ[1] <> SDRAM_DQ[1]
SDRAM_DQ[2] <> SDRAM_DQ[2]
SDRAM_DQ[3] <> SDRAM_DQ[3]
SDRAM_DQ[4] <> SDRAM_DQ[4]
SDRAM_DQ[5] <> SDRAM_DQ[5]
SDRAM_DQ[6] <> SDRAM_DQ[6]
SDRAM_DQ[7] <> SDRAM_DQ[7]
SDRAM_DQ[8] <> SDRAM_DQ[8]
SDRAM_DQ[9] <> SDRAM_DQ[9]
SDRAM_DQ[10] <> SDRAM_DQ[10]
SDRAM_DQ[11] <> SDRAM_DQ[11]
SDRAM_DQ[12] <> SDRAM_DQ[12]
SDRAM_DQ[13] <> SDRAM_DQ[13]
SDRAM_DQ[14] <> SDRAM_DQ[14]
SDRAM_DQ[15] <> SDRAM_DQ[15]
SDRAM_A[0] <= SDRAM_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[1] <= SDRAM_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[2] <= SDRAM_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[3] <= SDRAM_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[4] <= SDRAM_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[5] <= SDRAM_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[6] <= SDRAM_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[7] <= SDRAM_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[8] <= SDRAM_A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[9] <= SDRAM_A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[10] <= SDRAM_A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[11] <= SDRAM_A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[12] <= SDRAM_A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQML <= SDRAM_DQML~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQMH <= SDRAM_DQMH~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_BA[0] <= SDRAM_BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_BA[1] <= SDRAM_BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nCS <= sd_cmd[3].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nWE <= sd_cmd[0].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nRAS <= sd_cmd[2].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nCAS <= sd_cmd[1].DB_MAX_OUTPUT_PORT_TYPE
init_n => init.PRESET
init_n => reset[0].PRESET
init_n => reset[1].PRESET
init_n => reset[2].PRESET
init_n => reset[3].PRESET
init_n => reset[4].PRESET
clk => addr_last2.we_a.CLK
clk => addr_last2.waddr_a[0].CLK
clk => addr_last2.data_a[16].CLK
clk => addr_last2.data_a[15].CLK
clk => addr_last2.data_a[14].CLK
clk => addr_last2.data_a[13].CLK
clk => addr_last2.data_a[12].CLK
clk => addr_last2.data_a[11].CLK
clk => addr_last2.data_a[10].CLK
clk => addr_last2.data_a[9].CLK
clk => addr_last2.data_a[8].CLK
clk => addr_last2.data_a[7].CLK
clk => addr_last2.data_a[6].CLK
clk => addr_last2.data_a[5].CLK
clk => addr_last2.data_a[4].CLK
clk => addr_last2.data_a[3].CLK
clk => addr_last2.data_a[2].CLK
clk => sp_q[0]~reg0.CLK
clk => sp_q[1]~reg0.CLK
clk => sp_q[2]~reg0.CLK
clk => sp_q[3]~reg0.CLK
clk => sp_q[4]~reg0.CLK
clk => sp_q[5]~reg0.CLK
clk => sp_q[6]~reg0.CLK
clk => sp_q[7]~reg0.CLK
clk => sp_q[8]~reg0.CLK
clk => sp_q[9]~reg0.CLK
clk => sp_q[10]~reg0.CLK
clk => sp_q[11]~reg0.CLK
clk => sp_q[12]~reg0.CLK
clk => sp_q[13]~reg0.CLK
clk => sp_q[14]~reg0.CLK
clk => sp_q[15]~reg0.CLK
clk => sp_q[16]~reg0.CLK
clk => sp_q[17]~reg0.CLK
clk => sp_q[18]~reg0.CLK
clk => sp_q[19]~reg0.CLK
clk => sp_q[20]~reg0.CLK
clk => sp_q[21]~reg0.CLK
clk => sp_q[22]~reg0.CLK
clk => sp_q[23]~reg0.CLK
clk => sp_q[24]~reg0.CLK
clk => sp_q[25]~reg0.CLK
clk => sp_q[26]~reg0.CLK
clk => sp_q[27]~reg0.CLK
clk => sp_q[28]~reg0.CLK
clk => sp_q[29]~reg0.CLK
clk => sp_q[30]~reg0.CLK
clk => sp_q[31]~reg0.CLK
clk => port2_q[0]~reg0.CLK
clk => port2_q[1]~reg0.CLK
clk => port2_q[2]~reg0.CLK
clk => port2_q[3]~reg0.CLK
clk => port2_q[4]~reg0.CLK
clk => port2_q[5]~reg0.CLK
clk => port2_q[6]~reg0.CLK
clk => port2_q[7]~reg0.CLK
clk => port2_q[8]~reg0.CLK
clk => port2_q[9]~reg0.CLK
clk => port2_q[10]~reg0.CLK
clk => port2_q[11]~reg0.CLK
clk => port2_q[12]~reg0.CLK
clk => port2_q[13]~reg0.CLK
clk => port2_q[14]~reg0.CLK
clk => port2_q[15]~reg0.CLK
clk => port2_q[16]~reg0.CLK
clk => port2_q[17]~reg0.CLK
clk => port2_q[18]~reg0.CLK
clk => port2_q[19]~reg0.CLK
clk => port2_q[20]~reg0.CLK
clk => port2_q[21]~reg0.CLK
clk => port2_q[22]~reg0.CLK
clk => port2_q[23]~reg0.CLK
clk => port2_q[24]~reg0.CLK
clk => port2_q[25]~reg0.CLK
clk => port2_q[26]~reg0.CLK
clk => port2_q[27]~reg0.CLK
clk => port2_q[28]~reg0.CLK
clk => port2_q[29]~reg0.CLK
clk => port2_q[30]~reg0.CLK
clk => port2_q[31]~reg0.CLK
clk => cpu1_q[0]~reg0.CLK
clk => cpu1_q[1]~reg0.CLK
clk => cpu1_q[2]~reg0.CLK
clk => cpu1_q[3]~reg0.CLK
clk => cpu1_q[4]~reg0.CLK
clk => cpu1_q[5]~reg0.CLK
clk => cpu1_q[6]~reg0.CLK
clk => cpu1_q[7]~reg0.CLK
clk => cpu1_q[8]~reg0.CLK
clk => cpu1_q[9]~reg0.CLK
clk => cpu1_q[10]~reg0.CLK
clk => cpu1_q[11]~reg0.CLK
clk => cpu1_q[12]~reg0.CLK
clk => cpu1_q[13]~reg0.CLK
clk => cpu1_q[14]~reg0.CLK
clk => cpu1_q[15]~reg0.CLK
clk => cpu2_q[0]~reg0.CLK
clk => cpu2_q[1]~reg0.CLK
clk => cpu2_q[2]~reg0.CLK
clk => cpu2_q[3]~reg0.CLK
clk => cpu2_q[4]~reg0.CLK
clk => cpu2_q[5]~reg0.CLK
clk => cpu2_q[6]~reg0.CLK
clk => cpu2_q[7]~reg0.CLK
clk => cpu2_q[8]~reg0.CLK
clk => cpu2_q[9]~reg0.CLK
clk => cpu2_q[10]~reg0.CLK
clk => cpu2_q[11]~reg0.CLK
clk => cpu2_q[12]~reg0.CLK
clk => cpu2_q[13]~reg0.CLK
clk => cpu2_q[14]~reg0.CLK
clk => cpu2_q[15]~reg0.CLK
clk => cpu3_q[0]~reg0.CLK
clk => cpu3_q[1]~reg0.CLK
clk => cpu3_q[2]~reg0.CLK
clk => cpu3_q[3]~reg0.CLK
clk => cpu3_q[4]~reg0.CLK
clk => cpu3_q[5]~reg0.CLK
clk => cpu3_q[6]~reg0.CLK
clk => cpu3_q[7]~reg0.CLK
clk => cpu3_q[8]~reg0.CLK
clk => cpu3_q[9]~reg0.CLK
clk => cpu3_q[10]~reg0.CLK
clk => cpu3_q[11]~reg0.CLK
clk => cpu3_q[12]~reg0.CLK
clk => cpu3_q[13]~reg0.CLK
clk => cpu3_q[14]~reg0.CLK
clk => cpu3_q[15]~reg0.CLK
clk => port1_q[0]~reg0.CLK
clk => port1_q[1]~reg0.CLK
clk => port1_q[2]~reg0.CLK
clk => port1_q[3]~reg0.CLK
clk => port1_q[4]~reg0.CLK
clk => port1_q[5]~reg0.CLK
clk => port1_q[6]~reg0.CLK
clk => port1_q[7]~reg0.CLK
clk => port1_q[8]~reg0.CLK
clk => port1_q[9]~reg0.CLK
clk => port1_q[10]~reg0.CLK
clk => port1_q[11]~reg0.CLK
clk => port1_q[12]~reg0.CLK
clk => port1_q[13]~reg0.CLK
clk => port1_q[14]~reg0.CLK
clk => port1_q[15]~reg0.CLK
clk => port2_ack~reg0.CLK
clk => port1_ack~reg0.CLK
clk => port2_state.CLK
clk => refresh.CLK
clk => port1_state.CLK
clk => din_latch[1][0].CLK
clk => din_latch[1][1].CLK
clk => din_latch[1][2].CLK
clk => din_latch[1][3].CLK
clk => din_latch[1][4].CLK
clk => din_latch[1][5].CLK
clk => din_latch[1][6].CLK
clk => din_latch[1][7].CLK
clk => din_latch[1][8].CLK
clk => din_latch[1][9].CLK
clk => din_latch[1][10].CLK
clk => din_latch[1][11].CLK
clk => din_latch[1][12].CLK
clk => din_latch[1][13].CLK
clk => din_latch[1][14].CLK
clk => din_latch[1][15].CLK
clk => din_latch[0][0].CLK
clk => din_latch[0][1].CLK
clk => din_latch[0][2].CLK
clk => din_latch[0][3].CLK
clk => din_latch[0][4].CLK
clk => din_latch[0][5].CLK
clk => din_latch[0][6].CLK
clk => din_latch[0][7].CLK
clk => din_latch[0][8].CLK
clk => din_latch[0][9].CLK
clk => din_latch[0][10].CLK
clk => din_latch[0][11].CLK
clk => din_latch[0][12].CLK
clk => din_latch[0][13].CLK
clk => din_latch[0][14].CLK
clk => din_latch[0][15].CLK
clk => ds[1][0].CLK
clk => ds[1][1].CLK
clk => ds[0][0].CLK
clk => ds[0][1].CLK
clk => addr_last[3][1].CLK
clk => addr_last[3][2].CLK
clk => addr_last[3][3].CLK
clk => addr_last[3][4].CLK
clk => addr_last[3][5].CLK
clk => addr_last[3][6].CLK
clk => addr_last[3][7].CLK
clk => addr_last[3][8].CLK
clk => addr_last[3][9].CLK
clk => addr_last[3][10].CLK
clk => addr_last[3][11].CLK
clk => addr_last[3][12].CLK
clk => addr_last[3][13].CLK
clk => addr_last[3][14].CLK
clk => addr_last[3][15].CLK
clk => addr_last[3][16].CLK
clk => addr_last[2][1].CLK
clk => addr_last[2][2].CLK
clk => addr_last[2][3].CLK
clk => addr_last[2][4].CLK
clk => addr_last[2][5].CLK
clk => addr_last[2][6].CLK
clk => addr_last[2][7].CLK
clk => addr_last[2][8].CLK
clk => addr_last[2][9].CLK
clk => addr_last[2][10].CLK
clk => addr_last[2][11].CLK
clk => addr_last[2][12].CLK
clk => addr_last[2][13].CLK
clk => addr_last[2][14].CLK
clk => addr_last[2][15].CLK
clk => addr_last[2][16].CLK
clk => addr_last[1][1].CLK
clk => addr_last[1][2].CLK
clk => addr_last[1][3].CLK
clk => addr_last[1][4].CLK
clk => addr_last[1][5].CLK
clk => addr_last[1][6].CLK
clk => addr_last[1][7].CLK
clk => addr_last[1][8].CLK
clk => addr_last[1][9].CLK
clk => addr_last[1][10].CLK
clk => addr_last[1][11].CLK
clk => addr_last[1][12].CLK
clk => addr_last[1][13].CLK
clk => addr_last[1][14].CLK
clk => addr_last[1][15].CLK
clk => addr_last[1][16].CLK
clk => we_latch[0].CLK
clk => we_latch[1].CLK
clk => oe_latch[0].CLK
clk => oe_latch[1].CLK
clk => port[1][0].CLK
clk => port[1][1].CLK
clk => port[1][2].CLK
clk => port[0][0].CLK
clk => port[0][1].CLK
clk => port[0][2].CLK
clk => addr_latch[1][1].CLK
clk => addr_latch[1][2].CLK
clk => addr_latch[1][3].CLK
clk => addr_latch[1][4].CLK
clk => addr_latch[1][5].CLK
clk => addr_latch[1][6].CLK
clk => addr_latch[1][7].CLK
clk => addr_latch[1][8].CLK
clk => addr_latch[1][9].CLK
clk => addr_latch[1][10].CLK
clk => addr_latch[1][11].CLK
clk => addr_latch[1][12].CLK
clk => addr_latch[1][13].CLK
clk => addr_latch[1][14].CLK
clk => addr_latch[1][15].CLK
clk => addr_latch[1][16].CLK
clk => addr_latch[1][17].CLK
clk => addr_latch[1][18].CLK
clk => addr_latch[1][19].CLK
clk => addr_latch[1][20].CLK
clk => addr_latch[1][21].CLK
clk => addr_latch[1][22].CLK
clk => addr_latch[1][23].CLK
clk => addr_latch[1][24].CLK
clk => addr_latch[0][1].CLK
clk => addr_latch[0][2].CLK
clk => addr_latch[0][3].CLK
clk => addr_latch[0][4].CLK
clk => addr_latch[0][5].CLK
clk => addr_latch[0][6].CLK
clk => addr_latch[0][7].CLK
clk => addr_latch[0][8].CLK
clk => addr_latch[0][9].CLK
clk => addr_latch[0][10].CLK
clk => addr_latch[0][11].CLK
clk => addr_latch[0][12].CLK
clk => addr_latch[0][13].CLK
clk => addr_latch[0][14].CLK
clk => addr_latch[0][15].CLK
clk => addr_latch[0][16].CLK
clk => addr_latch[0][17].CLK
clk => addr_latch[0][18].CLK
clk => addr_latch[0][19].CLK
clk => addr_latch[0][20].CLK
clk => addr_latch[0][21].CLK
clk => addr_latch[0][22].CLK
clk => addr_latch[0][23].CLK
clk => addr_latch[0][24].CLK
clk => SDRAM_BA[0]~reg0.CLK
clk => SDRAM_BA[1]~reg0.CLK
clk => SDRAM_A[0]~reg0.CLK
clk => SDRAM_A[1]~reg0.CLK
clk => SDRAM_A[2]~reg0.CLK
clk => SDRAM_A[3]~reg0.CLK
clk => SDRAM_A[4]~reg0.CLK
clk => SDRAM_A[5]~reg0.CLK
clk => SDRAM_A[6]~reg0.CLK
clk => SDRAM_A[7]~reg0.CLK
clk => SDRAM_A[8]~reg0.CLK
clk => SDRAM_A[9]~reg0.CLK
clk => SDRAM_A[10]~reg0.CLK
clk => SDRAM_A[11]~reg0.CLK
clk => SDRAM_A[12]~reg0.CLK
clk => refresh_cnt[0].CLK
clk => refresh_cnt[1].CLK
clk => refresh_cnt[2].CLK
clk => refresh_cnt[3].CLK
clk => refresh_cnt[4].CLK
clk => refresh_cnt[5].CLK
clk => refresh_cnt[6].CLK
clk => refresh_cnt[7].CLK
clk => refresh_cnt[8].CLK
clk => refresh_cnt[9].CLK
clk => refresh_cnt[10].CLK
clk => sd_cmd[0].CLK
clk => sd_cmd[1].CLK
clk => sd_cmd[2].CLK
clk => sd_cmd[3].CLK
clk => SDRAM_DQML~reg0.CLK
clk => SDRAM_DQMH~reg0.CLK
clk => SDRAM_DQ[0]~reg0.CLK
clk => SDRAM_DQ[0]~en.CLK
clk => SDRAM_DQ[1]~reg0.CLK
clk => SDRAM_DQ[1]~en.CLK
clk => SDRAM_DQ[2]~reg0.CLK
clk => SDRAM_DQ[2]~en.CLK
clk => SDRAM_DQ[3]~reg0.CLK
clk => SDRAM_DQ[3]~en.CLK
clk => SDRAM_DQ[4]~reg0.CLK
clk => SDRAM_DQ[4]~en.CLK
clk => SDRAM_DQ[5]~reg0.CLK
clk => SDRAM_DQ[5]~en.CLK
clk => SDRAM_DQ[6]~reg0.CLK
clk => SDRAM_DQ[6]~en.CLK
clk => SDRAM_DQ[7]~reg0.CLK
clk => SDRAM_DQ[7]~en.CLK
clk => SDRAM_DQ[8]~reg0.CLK
clk => SDRAM_DQ[8]~en.CLK
clk => SDRAM_DQ[9]~reg0.CLK
clk => SDRAM_DQ[9]~en.CLK
clk => SDRAM_DQ[10]~reg0.CLK
clk => SDRAM_DQ[10]~en.CLK
clk => SDRAM_DQ[11]~reg0.CLK
clk => SDRAM_DQ[11]~en.CLK
clk => SDRAM_DQ[12]~reg0.CLK
clk => SDRAM_DQ[12]~en.CLK
clk => SDRAM_DQ[13]~reg0.CLK
clk => SDRAM_DQ[13]~en.CLK
clk => SDRAM_DQ[14]~reg0.CLK
clk => SDRAM_DQ[14]~en.CLK
clk => SDRAM_DQ[15]~reg0.CLK
clk => SDRAM_DQ[15]~en.CLK
clk => sd_din[0].CLK
clk => sd_din[1].CLK
clk => sd_din[2].CLK
clk => sd_din[3].CLK
clk => sd_din[4].CLK
clk => sd_din[5].CLK
clk => sd_din[6].CLK
clk => sd_din[7].CLK
clk => sd_din[8].CLK
clk => sd_din[9].CLK
clk => sd_din[10].CLK
clk => sd_din[11].CLK
clk => sd_din[12].CLK
clk => sd_din[13].CLK
clk => sd_din[14].CLK
clk => sd_din[15].CLK
clk => init.CLK
clk => reset[0].CLK
clk => reset[1].CLK
clk => reset[2].CLK
clk => reset[3].CLK
clk => reset[4].CLK
clk => t[0].CLK
clk => t[1].CLK
clk => t[2].CLK
clk => addr_last2.CLK0
port1_req => always2.IN1
port1_req => port1_state.DATAB
port1_req => port1_ack.DATAB
port1_req => port1_ack.DATAB
port1_ack <= port1_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_we => we_latch.DATAB
port1_we => we_latch.DATAB
port1_we => oe_latch.DATAB
port1_we => oe_latch.DATAB
port1_a[1] => addr_latch_next.DATAB
port1_a[2] => addr_latch_next.DATAB
port1_a[3] => addr_latch_next.DATAB
port1_a[4] => addr_latch_next.DATAB
port1_a[5] => addr_latch_next.DATAB
port1_a[6] => addr_latch_next.DATAB
port1_a[7] => addr_latch_next.DATAB
port1_a[8] => addr_latch_next.DATAB
port1_a[9] => addr_latch_next.DATAB
port1_a[10] => addr_latch_next.DATAB
port1_a[11] => addr_latch_next.DATAB
port1_a[12] => addr_latch_next.DATAB
port1_a[13] => addr_latch_next.DATAB
port1_a[14] => addr_latch_next.DATAB
port1_a[15] => addr_latch_next.DATAB
port1_a[16] => addr_latch_next.DATAB
port1_a[17] => addr_latch_next.DATAB
port1_a[18] => addr_latch_next.DATAB
port1_a[19] => addr_latch_next.DATAB
port1_a[20] => addr_latch_next.DATAB
port1_a[21] => addr_latch_next.DATAB
port1_a[22] => addr_latch_next.DATAB
port1_a[23] => addr_latch_next.DATAB
port1_ds[0] => ds.DATAB
port1_ds[1] => ds.DATAB
port1_d[0] => din_latch.DATAB
port1_d[1] => din_latch.DATAB
port1_d[2] => din_latch.DATAB
port1_d[3] => din_latch.DATAB
port1_d[4] => din_latch.DATAB
port1_d[5] => din_latch.DATAB
port1_d[6] => din_latch.DATAB
port1_d[7] => din_latch.DATAB
port1_d[8] => din_latch.DATAB
port1_d[9] => din_latch.DATAB
port1_d[10] => din_latch.DATAB
port1_d[11] => din_latch.DATAB
port1_d[12] => din_latch.DATAB
port1_d[13] => din_latch.DATAB
port1_d[14] => din_latch.DATAB
port1_d[15] => din_latch.DATAB
port1_q[0] <= port1_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[1] <= port1_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[2] <= port1_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[3] <= port1_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[4] <= port1_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[5] <= port1_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[6] <= port1_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[7] <= port1_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[8] <= port1_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[9] <= port1_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[10] <= port1_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[11] <= port1_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[12] <= port1_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[13] <= port1_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[14] <= port1_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port1_q[15] <= port1_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_addr[1] => Equal1.IN15
cpu1_addr[1] => addr_latch_next.DATAB
cpu1_addr[2] => Equal1.IN14
cpu1_addr[2] => addr_latch_next.DATAB
cpu1_addr[3] => Equal1.IN13
cpu1_addr[3] => addr_latch_next.DATAB
cpu1_addr[4] => Equal1.IN12
cpu1_addr[4] => addr_latch_next.DATAB
cpu1_addr[5] => Equal1.IN11
cpu1_addr[5] => addr_latch_next.DATAB
cpu1_addr[6] => Equal1.IN10
cpu1_addr[6] => addr_latch_next.DATAB
cpu1_addr[7] => Equal1.IN9
cpu1_addr[7] => addr_latch_next.DATAB
cpu1_addr[8] => Equal1.IN8
cpu1_addr[8] => addr_latch_next.DATAB
cpu1_addr[9] => Equal1.IN7
cpu1_addr[9] => addr_latch_next.DATAB
cpu1_addr[10] => Equal1.IN6
cpu1_addr[10] => addr_latch_next.DATAB
cpu1_addr[11] => Equal1.IN5
cpu1_addr[11] => addr_latch_next.DATAB
cpu1_addr[12] => Equal1.IN4
cpu1_addr[12] => addr_latch_next.DATAB
cpu1_addr[13] => Equal1.IN3
cpu1_addr[13] => addr_latch_next.DATAB
cpu1_addr[14] => Equal1.IN2
cpu1_addr[14] => addr_latch_next.DATAB
cpu1_addr[15] => Equal1.IN1
cpu1_addr[15] => addr_latch_next.DATAB
cpu1_addr[16] => Equal1.IN0
cpu1_addr[16] => addr_latch_next.DATAB
cpu1_q[0] <= cpu1_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[1] <= cpu1_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[2] <= cpu1_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[3] <= cpu1_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[4] <= cpu1_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[5] <= cpu1_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[6] <= cpu1_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[7] <= cpu1_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[8] <= cpu1_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[9] <= cpu1_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[10] <= cpu1_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[11] <= cpu1_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[12] <= cpu1_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[13] <= cpu1_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[14] <= cpu1_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu1_q[15] <= cpu1_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_addr[1] => Equal2.IN15
cpu2_addr[1] => addr_latch_next.DATAB
cpu2_addr[2] => Equal2.IN14
cpu2_addr[2] => addr_latch_next.DATAB
cpu2_addr[3] => Equal2.IN13
cpu2_addr[3] => addr_latch_next.DATAB
cpu2_addr[4] => Equal2.IN12
cpu2_addr[4] => addr_latch_next.DATAB
cpu2_addr[5] => Equal2.IN11
cpu2_addr[5] => addr_latch_next.DATAB
cpu2_addr[6] => Equal2.IN10
cpu2_addr[6] => addr_latch_next.DATAB
cpu2_addr[7] => Equal2.IN9
cpu2_addr[7] => addr_latch_next.DATAB
cpu2_addr[8] => Equal2.IN8
cpu2_addr[8] => addr_latch_next.DATAB
cpu2_addr[9] => Equal2.IN7
cpu2_addr[9] => addr_latch_next.DATAB
cpu2_addr[10] => Equal2.IN6
cpu2_addr[10] => addr_latch_next.DATAB
cpu2_addr[11] => Equal2.IN5
cpu2_addr[11] => addr_latch_next.DATAB
cpu2_addr[12] => Equal2.IN4
cpu2_addr[12] => addr_latch_next.DATAB
cpu2_addr[13] => Equal2.IN3
cpu2_addr[13] => addr_latch_next.DATAB
cpu2_addr[14] => Equal2.IN2
cpu2_addr[14] => addr_latch_next.DATAB
cpu2_addr[15] => Equal2.IN1
cpu2_addr[15] => addr_latch_next.DATAB
cpu2_addr[16] => Equal2.IN0
cpu2_addr[16] => addr_latch_next.DATAB
cpu2_q[0] <= cpu2_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[1] <= cpu2_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[2] <= cpu2_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[3] <= cpu2_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[4] <= cpu2_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[5] <= cpu2_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[6] <= cpu2_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[7] <= cpu2_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[8] <= cpu2_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[9] <= cpu2_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[10] <= cpu2_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[11] <= cpu2_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[12] <= cpu2_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[13] <= cpu2_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[14] <= cpu2_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu2_q[15] <= cpu2_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu3_addr[1] => Equal3.IN15
cpu3_addr[1] => addr_latch_next.DATAB
cpu3_addr[2] => Equal3.IN14
cpu3_addr[2] => addr_latch_next.DATAB
cpu3_addr[3] => Equal3.IN13
cpu3_addr[3] => addr_latch_next.DATAB
cpu3_addr[4] => Equal3.IN12
cpu3_addr[4] => addr_latch_next.DATAB
cpu3_addr[5] => Equal3.IN11
cpu3_addr[5] => addr_latch_next.DATAB
cpu3_addr[6] => Equal3.IN10
cpu3_addr[6] => addr_latch_next.DATAB
cpu3_addr[7] => Equal3.IN9
cpu3_addr[7] => addr_latch_next.DATAB
cpu3_addr[8] => Equal3.IN8
cpu3_addr[8] => addr_latch_next.DATAB
cpu3_addr[9] => Equal3.IN7
cpu3_addr[9] => addr_latch_next.DATAB
cpu3_addr[10] => Equal3.IN6
cpu3_addr[10] => addr_latch_next.DATAB
cpu3_addr[11] => Equal3.IN5
cpu3_addr[11] => addr_latch_next.DATAB
cpu3_addr[12] => Equal3.IN4
cpu3_addr[12] => addr_latch_next.DATAB
cpu3_addr[13] => Equal3.IN3
cpu3_addr[13] => addr_latch_next.DATAB
cpu3_addr[14] => Equal3.IN2
cpu3_addr[14] => addr_latch_next.DATAB
cpu3_addr[15] => Equal3.IN1
cpu3_addr[15] => addr_latch_next.DATAB
cpu3_addr[16] => Equal3.IN0
cpu3_addr[16] => addr_latch_next.DATAB
cpu3_q[0] <= cpu3_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu3_q[1] <= cpu3_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu3_q[2] <= cpu3_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu3_q[3] <= cpu3_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu3_q[4] <= cpu3_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu3_q[5] <= cpu3_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu3_q[6] <= cpu3_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu3_q[7] <= cpu3_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu3_q[8] <= cpu3_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu3_q[9] <= cpu3_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu3_q[10] <= cpu3_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu3_q[11] <= cpu3_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu3_q[12] <= cpu3_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu3_q[13] <= cpu3_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu3_q[14] <= cpu3_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu3_q[15] <= cpu3_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_req => always3.IN1
port2_req => port2_state.DATAB
port2_req => port2_ack.DATAB
port2_req => port2_ack.DATAB
port2_ack <= port2_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_we => ~NO_FANOUT~
port2_a[1] => addr_latch_next[1][1].DATAB
port2_a[2] => addr_latch_next[1][2].DATAB
port2_a[3] => addr_latch_next[1][3].DATAB
port2_a[4] => addr_latch_next[1][4].DATAB
port2_a[5] => addr_latch_next[1][5].DATAB
port2_a[6] => addr_latch_next[1][6].DATAB
port2_a[7] => addr_latch_next[1][7].DATAB
port2_a[8] => addr_latch_next[1][8].DATAB
port2_a[9] => addr_latch_next[1][9].DATAB
port2_a[10] => addr_latch_next[1][10].DATAB
port2_a[11] => addr_latch_next[1][11].DATAB
port2_a[12] => addr_latch_next[1][12].DATAB
port2_a[13] => addr_latch_next[1][13].DATAB
port2_a[14] => addr_latch_next[1][14].DATAB
port2_a[15] => addr_latch_next[1][15].DATAB
port2_a[16] => addr_latch_next[1][16].DATAB
port2_a[17] => addr_latch_next[1][17].DATAB
port2_a[18] => addr_latch_next[1][18].DATAB
port2_a[19] => addr_latch_next[1][19].DATAB
port2_a[20] => addr_latch_next[1][20].DATAB
port2_a[21] => addr_latch_next[1][21].DATAB
port2_a[22] => addr_latch_next[1][22].DATAB
port2_a[23] => addr_latch_next[1][23].DATAB
port2_ds[0] => ds.DATAB
port2_ds[1] => ds.DATAB
port2_d[0] => din_latch.DATAB
port2_d[1] => din_latch.DATAB
port2_d[2] => din_latch.DATAB
port2_d[3] => din_latch.DATAB
port2_d[4] => din_latch.DATAB
port2_d[5] => din_latch.DATAB
port2_d[6] => din_latch.DATAB
port2_d[7] => din_latch.DATAB
port2_d[8] => din_latch.DATAB
port2_d[9] => din_latch.DATAB
port2_d[10] => din_latch.DATAB
port2_d[11] => din_latch.DATAB
port2_d[12] => din_latch.DATAB
port2_d[13] => din_latch.DATAB
port2_d[14] => din_latch.DATAB
port2_d[15] => din_latch.DATAB
port2_q[0] <= port2_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[1] <= port2_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[2] <= port2_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[3] <= port2_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[4] <= port2_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[5] <= port2_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[6] <= port2_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[7] <= port2_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[8] <= port2_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[9] <= port2_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[10] <= port2_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[11] <= port2_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[12] <= port2_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[13] <= port2_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[14] <= port2_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[15] <= port2_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[16] <= port2_q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[17] <= port2_q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[18] <= port2_q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[19] <= port2_q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[20] <= port2_q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[21] <= port2_q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[22] <= port2_q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[23] <= port2_q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[24] <= port2_q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[25] <= port2_q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[26] <= port2_q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[27] <= port2_q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[28] <= port2_q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[29] <= port2_q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[30] <= port2_q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port2_q[31] <= port2_q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_addr[2] => Equal4.IN14
sp_addr[2] => addr_latch_next.DATAB
sp_addr[3] => Equal4.IN13
sp_addr[3] => addr_latch_next.DATAB
sp_addr[4] => Equal4.IN12
sp_addr[4] => addr_latch_next.DATAB
sp_addr[5] => Equal4.IN11
sp_addr[5] => addr_latch_next.DATAB
sp_addr[6] => Equal4.IN10
sp_addr[6] => addr_latch_next.DATAB
sp_addr[7] => Equal4.IN9
sp_addr[7] => addr_latch_next.DATAB
sp_addr[8] => Equal4.IN8
sp_addr[8] => addr_latch_next.DATAB
sp_addr[9] => Equal4.IN7
sp_addr[9] => addr_latch_next.DATAB
sp_addr[10] => Equal4.IN6
sp_addr[10] => addr_latch_next.DATAB
sp_addr[11] => Equal4.IN5
sp_addr[11] => addr_latch_next.DATAB
sp_addr[12] => Equal4.IN4
sp_addr[12] => addr_latch_next.DATAB
sp_addr[13] => Equal4.IN3
sp_addr[13] => addr_latch_next.DATAB
sp_addr[14] => Equal4.IN2
sp_addr[14] => addr_latch_next.DATAB
sp_addr[15] => Equal4.IN1
sp_addr[15] => addr_latch_next.DATAB
sp_addr[16] => Equal4.IN0
sp_addr[16] => addr_latch_next.DATAB
sp_q[0] <= sp_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[1] <= sp_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[2] <= sp_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[3] <= sp_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[4] <= sp_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[5] <= sp_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[6] <= sp_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[7] <= sp_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[8] <= sp_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[9] <= sp_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[10] <= sp_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[11] <= sp_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[12] <= sp_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[13] <= sp_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[14] <= sp_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[15] <= sp_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[16] <= sp_q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[17] <= sp_q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[18] <= sp_q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[19] <= sp_q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[20] <= sp_q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[21] <= sp_q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[22] <= sp_q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[23] <= sp_q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[24] <= sp_q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[25] <= sp_q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[26] <= sp_q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[27] <= sp_q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[28] <= sp_q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[29] <= sp_q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[30] <= sp_q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp_q[31] <= sp_q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top
clk48M => clk48M.IN3
reset => reset.IN3
INP0[0] => INP0[0].IN1
INP0[1] => INP0[1].IN1
INP0[2] => INP0[2].IN1
INP0[3] => INP0[3].IN1
INP0[4] => INP0[4].IN1
INP0[5] => INP0[5].IN1
INP0[6] => INP0[6].IN1
INP0[7] => INP0[7].IN1
INP1[0] => INP1[0].IN1
INP1[1] => INP1[1].IN1
INP1[2] => INP1[2].IN1
INP1[3] => INP1[3].IN1
INP1[4] => INP1[4].IN1
INP1[5] => INP1[5].IN1
INP1[6] => INP1[6].IN1
INP1[7] => INP1[7].IN1
INP2[0] => INP2[0].IN1
INP2[1] => INP2[1].IN1
INP2[2] => INP2[2].IN1
INP2[3] => INP2[3].IN1
INP2[4] => INP2[4].IN1
INP2[5] => INP2[5].IN1
INP2[6] => INP2[6].IN1
INP2[7] => INP2[7].IN1
DSW0[0] => DSW0[0].IN1
DSW0[1] => DSW0[1].IN1
DSW0[2] => DSW0[2].IN1
DSW0[3] => DSW0[3].IN1
DSW0[4] => DSW0[4].IN1
DSW0[5] => DSW0[5].IN1
DSW0[6] => DSW0[6].IN1
DSW0[7] => DSW0[7].IN1
DSW1[0] => DSW1[0].IN1
DSW1[1] => DSW1[1].IN1
DSW1[2] => DSW1[2].IN1
DSW1[3] => DSW1[3].IN1
DSW1[4] => DSW1[4].IN1
DSW1[5] => DSW1[5].IN1
DSW1[6] => DSW1[6].IN1
DSW1[7] => DSW1[7].IN1
PH[0] => PH[0].IN1
PH[1] => PH[1].IN1
PH[2] => PH[2].IN1
PH[3] => PH[3].IN1
PH[4] => PH[4].IN1
PH[5] => PH[5].IN1
PH[6] => PH[6].IN1
PH[7] => PH[7].IN1
PH[8] => PH[8].IN1
PV[0] => PV[0].IN1
PV[1] => PV[1].IN1
PV[2] => PV[2].IN1
PV[3] => PV[3].IN1
PV[4] => PV[4].IN1
PV[5] => PV[5].IN1
PV[6] => PV[6].IN1
PV[7] => PV[7].IN1
PV[8] => PV[8].IN1
PCLK_EN <= SEGASYS1_VIDEO:Video.PCLK_EN
POUT[0] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
POUT[1] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
POUT[2] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
POUT[3] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
POUT[4] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
POUT[5] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
POUT[6] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
POUT[7] <= POUT.DB_MAX_OUTPUT_PORT_TYPE
SOUT[0] <= SEGASYS1_SOUND:Sound.port4
SOUT[1] <= SEGASYS1_SOUND:Sound.port4
SOUT[2] <= SEGASYS1_SOUND:Sound.port4
SOUT[3] <= SEGASYS1_SOUND:Sound.port4
SOUT[4] <= SEGASYS1_SOUND:Sound.port4
SOUT[5] <= SEGASYS1_SOUND:Sound.port4
SOUT[6] <= SEGASYS1_SOUND:Sound.port4
SOUT[7] <= SEGASYS1_SOUND:Sound.port4
SOUT[8] <= SEGASYS1_SOUND:Sound.port4
SOUT[9] <= SEGASYS1_SOUND:Sound.port4
SOUT[10] <= SEGASYS1_SOUND:Sound.port4
SOUT[11] <= SEGASYS1_SOUND:Sound.port4
SOUT[12] <= SEGASYS1_SOUND:Sound.port4
SOUT[13] <= SEGASYS1_SOUND:Sound.port4
SOUT[14] <= SEGASYS1_SOUND:Sound.port4
SOUT[15] <= SEGASYS1_SOUND:Sound.port4
cpu_rom_addr[0] <= SEGASYS1_MAIN:Main.cpu_rom_addr
cpu_rom_addr[1] <= SEGASYS1_MAIN:Main.cpu_rom_addr
cpu_rom_addr[2] <= SEGASYS1_MAIN:Main.cpu_rom_addr
cpu_rom_addr[3] <= SEGASYS1_MAIN:Main.cpu_rom_addr
cpu_rom_addr[4] <= SEGASYS1_MAIN:Main.cpu_rom_addr
cpu_rom_addr[5] <= SEGASYS1_MAIN:Main.cpu_rom_addr
cpu_rom_addr[6] <= SEGASYS1_MAIN:Main.cpu_rom_addr
cpu_rom_addr[7] <= SEGASYS1_MAIN:Main.cpu_rom_addr
cpu_rom_addr[8] <= SEGASYS1_MAIN:Main.cpu_rom_addr
cpu_rom_addr[9] <= SEGASYS1_MAIN:Main.cpu_rom_addr
cpu_rom_addr[10] <= SEGASYS1_MAIN:Main.cpu_rom_addr
cpu_rom_addr[11] <= SEGASYS1_MAIN:Main.cpu_rom_addr
cpu_rom_addr[12] <= SEGASYS1_MAIN:Main.cpu_rom_addr
cpu_rom_addr[13] <= SEGASYS1_MAIN:Main.cpu_rom_addr
cpu_rom_addr[14] <= SEGASYS1_MAIN:Main.cpu_rom_addr
cpu_rom_addr[15] <= SEGASYS1_MAIN:Main.cpu_rom_addr
cpu_rom_do[0] => cpu_rom_do[0].IN1
cpu_rom_do[1] => cpu_rom_do[1].IN1
cpu_rom_do[2] => cpu_rom_do[2].IN1
cpu_rom_do[3] => cpu_rom_do[3].IN1
cpu_rom_do[4] => cpu_rom_do[4].IN1
cpu_rom_do[5] => cpu_rom_do[5].IN1
cpu_rom_do[6] => cpu_rom_do[6].IN1
cpu_rom_do[7] => cpu_rom_do[7].IN1
snd_rom_addr[0] <= SEGASYS1_SOUND:Sound.port5
snd_rom_addr[1] <= SEGASYS1_SOUND:Sound.port5
snd_rom_addr[2] <= SEGASYS1_SOUND:Sound.port5
snd_rom_addr[3] <= SEGASYS1_SOUND:Sound.port5
snd_rom_addr[4] <= SEGASYS1_SOUND:Sound.port5
snd_rom_addr[5] <= SEGASYS1_SOUND:Sound.port5
snd_rom_addr[6] <= SEGASYS1_SOUND:Sound.port5
snd_rom_addr[7] <= SEGASYS1_SOUND:Sound.port5
snd_rom_addr[8] <= SEGASYS1_SOUND:Sound.port5
snd_rom_addr[9] <= SEGASYS1_SOUND:Sound.port5
snd_rom_addr[10] <= SEGASYS1_SOUND:Sound.port5
snd_rom_addr[11] <= SEGASYS1_SOUND:Sound.port5
snd_rom_addr[12] <= SEGASYS1_SOUND:Sound.port5
snd_rom_do[0] => snd_rom_do[0].IN1
snd_rom_do[1] => snd_rom_do[1].IN1
snd_rom_do[2] => snd_rom_do[2].IN1
snd_rom_do[3] => snd_rom_do[3].IN1
snd_rom_do[4] => snd_rom_do[4].IN1
snd_rom_do[5] => snd_rom_do[5].IN1
snd_rom_do[6] => snd_rom_do[6].IN1
snd_rom_do[7] => snd_rom_do[7].IN1
tile_rom_addr[0] <= SEGASYS1_VIDEO:Video.tile_rom_addr
tile_rom_addr[1] <= SEGASYS1_VIDEO:Video.tile_rom_addr
tile_rom_addr[2] <= SEGASYS1_VIDEO:Video.tile_rom_addr
tile_rom_addr[3] <= SEGASYS1_VIDEO:Video.tile_rom_addr
tile_rom_addr[4] <= SEGASYS1_VIDEO:Video.tile_rom_addr
tile_rom_addr[5] <= SEGASYS1_VIDEO:Video.tile_rom_addr
tile_rom_addr[6] <= SEGASYS1_VIDEO:Video.tile_rom_addr
tile_rom_addr[7] <= SEGASYS1_VIDEO:Video.tile_rom_addr
tile_rom_addr[8] <= SEGASYS1_VIDEO:Video.tile_rom_addr
tile_rom_addr[9] <= SEGASYS1_VIDEO:Video.tile_rom_addr
tile_rom_addr[10] <= SEGASYS1_VIDEO:Video.tile_rom_addr
tile_rom_addr[11] <= SEGASYS1_VIDEO:Video.tile_rom_addr
tile_rom_addr[12] <= SEGASYS1_VIDEO:Video.tile_rom_addr
tile_rom_addr[13] <= SEGASYS1_VIDEO:Video.tile_rom_addr
tile_rom_do[0] => tile_rom_do[0].IN1
tile_rom_do[1] => tile_rom_do[1].IN1
tile_rom_do[2] => tile_rom_do[2].IN1
tile_rom_do[3] => tile_rom_do[3].IN1
tile_rom_do[4] => tile_rom_do[4].IN1
tile_rom_do[5] => tile_rom_do[5].IN1
tile_rom_do[6] => tile_rom_do[6].IN1
tile_rom_do[7] => tile_rom_do[7].IN1
tile_rom_do[8] => tile_rom_do[8].IN1
tile_rom_do[9] => tile_rom_do[9].IN1
tile_rom_do[10] => tile_rom_do[10].IN1
tile_rom_do[11] => tile_rom_do[11].IN1
tile_rom_do[12] => tile_rom_do[12].IN1
tile_rom_do[13] => tile_rom_do[13].IN1
tile_rom_do[14] => tile_rom_do[14].IN1
tile_rom_do[15] => tile_rom_do[15].IN1
tile_rom_do[16] => tile_rom_do[16].IN1
tile_rom_do[17] => tile_rom_do[17].IN1
tile_rom_do[18] => tile_rom_do[18].IN1
tile_rom_do[19] => tile_rom_do[19].IN1
tile_rom_do[20] => tile_rom_do[20].IN1
tile_rom_do[21] => tile_rom_do[21].IN1
tile_rom_do[22] => tile_rom_do[22].IN1
tile_rom_do[23] => tile_rom_do[23].IN1
tile_rom_do[24] => tile_rom_do[24].IN1
tile_rom_do[25] => tile_rom_do[25].IN1
tile_rom_do[26] => tile_rom_do[26].IN1
tile_rom_do[27] => tile_rom_do[27].IN1
tile_rom_do[28] => tile_rom_do[28].IN1
tile_rom_do[29] => tile_rom_do[29].IN1
tile_rom_do[30] => tile_rom_do[30].IN1
tile_rom_do[31] => tile_rom_do[31].IN1
spr_rom_addr[0] <= SEGASYS1_VIDEO:Video.spr_rom_addr
spr_rom_addr[1] <= SEGASYS1_VIDEO:Video.spr_rom_addr
spr_rom_addr[2] <= SEGASYS1_VIDEO:Video.spr_rom_addr
spr_rom_addr[3] <= SEGASYS1_VIDEO:Video.spr_rom_addr
spr_rom_addr[4] <= SEGASYS1_VIDEO:Video.spr_rom_addr
spr_rom_addr[5] <= SEGASYS1_VIDEO:Video.spr_rom_addr
spr_rom_addr[6] <= SEGASYS1_VIDEO:Video.spr_rom_addr
spr_rom_addr[7] <= SEGASYS1_VIDEO:Video.spr_rom_addr
spr_rom_addr[8] <= SEGASYS1_VIDEO:Video.spr_rom_addr
spr_rom_addr[9] <= SEGASYS1_VIDEO:Video.spr_rom_addr
spr_rom_addr[10] <= SEGASYS1_VIDEO:Video.spr_rom_addr
spr_rom_addr[11] <= SEGASYS1_VIDEO:Video.spr_rom_addr
spr_rom_addr[12] <= SEGASYS1_VIDEO:Video.spr_rom_addr
spr_rom_addr[13] <= SEGASYS1_VIDEO:Video.spr_rom_addr
spr_rom_addr[14] <= SEGASYS1_VIDEO:Video.spr_rom_addr
spr_rom_addr[15] <= SEGASYS1_VIDEO:Video.spr_rom_addr
spr_rom_addr[16] <= SEGASYS1_VIDEO:Video.spr_rom_addr
spr_rom_addr[17] <= SEGASYS1_VIDEO:Video.spr_rom_addr
spr_rom_do[0] => spr_rom_do[0].IN1
spr_rom_do[1] => spr_rom_do[1].IN1
spr_rom_do[2] => spr_rom_do[2].IN1
spr_rom_do[3] => spr_rom_do[3].IN1
spr_rom_do[4] => spr_rom_do[4].IN1
spr_rom_do[5] => spr_rom_do[5].IN1
spr_rom_do[6] => spr_rom_do[6].IN1
spr_rom_do[7] => spr_rom_do[7].IN1
ROMCL => ROMCL.IN2
ROMAD[0] => ROMAD[0].IN2
ROMAD[1] => ROMAD[1].IN2
ROMAD[2] => ROMAD[2].IN2
ROMAD[3] => ROMAD[3].IN2
ROMAD[4] => ROMAD[4].IN2
ROMAD[5] => ROMAD[5].IN2
ROMAD[6] => ROMAD[6].IN2
ROMAD[7] => ROMAD[7].IN2
ROMAD[8] => ROMAD[8].IN2
ROMAD[9] => ROMAD[9].IN2
ROMAD[10] => ROMAD[10].IN2
ROMAD[11] => ROMAD[11].IN2
ROMAD[12] => ROMAD[12].IN2
ROMAD[13] => ROMAD[13].IN2
ROMAD[14] => ROMAD[14].IN2
ROMAD[15] => ROMAD[15].IN2
ROMAD[16] => ROMAD[16].IN2
ROMAD[17] => ROMAD[17].IN2
ROMAD[18] => ROMAD[18].IN2
ROMAD[19] => ROMAD[19].IN2
ROMAD[20] => ROMAD[20].IN2
ROMAD[21] => ROMAD[21].IN2
ROMAD[22] => ROMAD[22].IN2
ROMAD[23] => ROMAD[23].IN2
ROMAD[24] => ROMAD[24].IN2
ROMDT[0] => ROMDT[0].IN2
ROMDT[1] => ROMDT[1].IN2
ROMDT[2] => ROMDT[2].IN2
ROMDT[3] => ROMDT[3].IN2
ROMDT[4] => ROMDT[4].IN2
ROMDT[5] => ROMDT[5].IN2
ROMDT[6] => ROMDT[6].IN2
ROMDT[7] => ROMDT[7].IN2
ROMEN => ROMEN.IN2


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_MAIN:Main
CLK48M => CLK48M.IN3
RESET => RESET.IN1
INP0[0] => INP0[0].IN1
INP0[1] => INP0[1].IN1
INP0[2] => INP0[2].IN1
INP0[3] => INP0[3].IN1
INP0[4] => INP0[4].IN1
INP0[5] => INP0[5].IN1
INP0[6] => INP0[6].IN1
INP0[7] => INP0[7].IN1
INP1[0] => INP1[0].IN1
INP1[1] => INP1[1].IN1
INP1[2] => INP1[2].IN1
INP1[3] => INP1[3].IN1
INP1[4] => INP1[4].IN1
INP1[5] => INP1[5].IN1
INP1[6] => INP1[6].IN1
INP1[7] => INP1[7].IN1
INP2[0] => INP2[0].IN1
INP2[1] => INP2[1].IN1
INP2[2] => INP2[2].IN1
INP2[3] => INP2[3].IN1
INP2[4] => INP2[4].IN1
INP2[5] => INP2[5].IN1
INP2[6] => INP2[6].IN1
INP2[7] => INP2[7].IN1
DSW0[0] => DSW0[0].IN1
DSW0[1] => DSW0[1].IN1
DSW0[2] => DSW0[2].IN1
DSW0[3] => DSW0[3].IN1
DSW0[4] => DSW0[4].IN1
DSW0[5] => DSW0[5].IN1
DSW0[6] => DSW0[6].IN1
DSW0[7] => DSW0[7].IN1
DSW1[0] => DSW1[0].IN1
DSW1[1] => DSW1[1].IN1
DSW1[2] => DSW1[2].IN1
DSW1[3] => DSW1[3].IN1
DSW1[4] => DSW1[4].IN1
DSW1[5] => DSW1[5].IN1
DSW1[6] => DSW1[6].IN1
DSW1[7] => DSW1[7].IN1
VBLK => VBLK.IN1
VIDCS => comb.IN1
VIDDO[0] => VIDDO[0].IN1
VIDDO[1] => VIDDO[1].IN1
VIDDO[2] => VIDDO[2].IN1
VIDDO[3] => VIDDO[3].IN1
VIDDO[4] => VIDDO[4].IN1
VIDDO[5] => VIDDO[5].IN1
VIDDO[6] => VIDDO[6].IN1
VIDDO[7] => VIDDO[7].IN1
CPUAD[0] <= CPUAD[0].DB_MAX_OUTPUT_PORT_TYPE
CPUAD[1] <= CPUAD[1].DB_MAX_OUTPUT_PORT_TYPE
CPUAD[2] <= CPUAD[2].DB_MAX_OUTPUT_PORT_TYPE
CPUAD[3] <= CPUAD[3].DB_MAX_OUTPUT_PORT_TYPE
CPUAD[4] <= CPUAD[4].DB_MAX_OUTPUT_PORT_TYPE
CPUAD[5] <= CPUAD[5].DB_MAX_OUTPUT_PORT_TYPE
CPUAD[6] <= CPUAD[6].DB_MAX_OUTPUT_PORT_TYPE
CPUAD[7] <= CPUAD[7].DB_MAX_OUTPUT_PORT_TYPE
CPUAD[8] <= CPUAD[8].DB_MAX_OUTPUT_PORT_TYPE
CPUAD[9] <= CPUAD[9].DB_MAX_OUTPUT_PORT_TYPE
CPUAD[10] <= CPUAD[10].DB_MAX_OUTPUT_PORT_TYPE
CPUAD[11] <= CPUAD[11].DB_MAX_OUTPUT_PORT_TYPE
CPUAD[12] <= CPUAD[12].DB_MAX_OUTPUT_PORT_TYPE
CPUAD[13] <= CPUAD[13].DB_MAX_OUTPUT_PORT_TYPE
CPUAD[14] <= CPUAD[14].DB_MAX_OUTPUT_PORT_TYPE
CPUAD[15] <= CPUAD[15].DB_MAX_OUTPUT_PORT_TYPE
CPUDO[0] <= CPUDO[0].DB_MAX_OUTPUT_PORT_TYPE
CPUDO[1] <= CPUDO[1].DB_MAX_OUTPUT_PORT_TYPE
CPUDO[2] <= CPUDO[2].DB_MAX_OUTPUT_PORT_TYPE
CPUDO[3] <= CPUDO[3].DB_MAX_OUTPUT_PORT_TYPE
CPUDO[4] <= CPUDO[4].DB_MAX_OUTPUT_PORT_TYPE
CPUDO[5] <= CPUDO[5].DB_MAX_OUTPUT_PORT_TYPE
CPUDO[6] <= CPUDO[6].DB_MAX_OUTPUT_PORT_TYPE
CPUDO[7] <= CPUDO[7].DB_MAX_OUTPUT_PORT_TYPE
CPUWR <= CPUWR.DB_MAX_OUTPUT_PORT_TYPE
SNDRQ <= SNDRQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
SNDNO[0] <= SNDNO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SNDNO[1] <= SNDNO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SNDNO[2] <= SNDNO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SNDNO[3] <= SNDNO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SNDNO[4] <= SNDNO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SNDNO[5] <= SNDNO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SNDNO[6] <= SNDNO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SNDNO[7] <= SNDNO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VIDMD[0] <= VIDMD[0].DB_MAX_OUTPUT_PORT_TYPE
VIDMD[1] <= VIDMD[1].DB_MAX_OUTPUT_PORT_TYPE
VIDMD[2] <= VIDMD[2].DB_MAX_OUTPUT_PORT_TYPE
VIDMD[3] <= VIDMD[3].DB_MAX_OUTPUT_PORT_TYPE
VIDMD[4] <= VIDMD[4].DB_MAX_OUTPUT_PORT_TYPE
VIDMD[5] <= VIDMD[5].DB_MAX_OUTPUT_PORT_TYPE
VIDMD[6] <= VIDMD[6].DB_MAX_OUTPUT_PORT_TYPE
VIDMD[7] <= VIDMD[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[0] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[1] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[2] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[3] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[4] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[5] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[6] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[7] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[8] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[9] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[10] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[11] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[12] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[13] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[14] <= cpu_rom_addr.DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_addr[15] <= CPUAD[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_rom_do[0] => cpu_rd_mrom1[0].IN2
cpu_rom_do[1] => cpu_rd_mrom1[1].IN2
cpu_rom_do[2] => cpu_rd_mrom1[2].IN2
cpu_rom_do[3] => cpu_rd_mrom1[3].IN2
cpu_rom_do[4] => cpu_rd_mrom1[4].IN2
cpu_rom_do[5] => cpu_rd_mrom1[5].IN2
cpu_rom_do[6] => cpu_rd_mrom1[6].IN2
cpu_rom_do[7] => cpu_rd_mrom1[7].IN2
ROMCL => ROMCL.IN1
ROMAD[0] => ROMAD[0].IN1
ROMAD[1] => ROMAD[1].IN1
ROMAD[2] => ROMAD[2].IN1
ROMAD[3] => ROMAD[3].IN1
ROMAD[4] => ROMAD[4].IN1
ROMAD[5] => ROMAD[5].IN1
ROMAD[6] => ROMAD[6].IN1
ROMAD[7] => ROMAD[7].IN1
ROMAD[8] => ROMAD[8].IN1
ROMAD[9] => ROMAD[9].IN1
ROMAD[10] => ROMAD[10].IN1
ROMAD[11] => ROMAD[11].IN1
ROMAD[12] => ROMAD[12].IN1
ROMAD[13] => ROMAD[13].IN1
ROMAD[14] => ROMAD[14].IN1
ROMAD[15] => ROMAD[15].IN1
ROMAD[16] => ROMAD[16].IN1
ROMAD[17] => ROMAD[17].IN1
ROMAD[18] => ROMAD[18].IN1
ROMAD[19] => ROMAD[19].IN1
ROMAD[20] => ROMAD[20].IN1
ROMAD[21] => ROMAD[21].IN1
ROMAD[22] => ROMAD[22].IN1
ROMAD[23] => ROMAD[23].IN1
ROMAD[24] => ROMAD[24].IN1
ROMDT[0] => ROMDT[0].IN1
ROMDT[1] => ROMDT[1].IN1
ROMDT[2] => ROMDT[2].IN1
ROMDT[3] => ROMDT[3].IN1
ROMDT[4] => ROMDT[4].IN1
ROMDT[5] => ROMDT[5].IN1
ROMDT[6] => ROMDT[6].IN1
ROMDT[7] => ROMDT[7].IN1
ROMEN => ROMEN.IN1


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_MAIN:Main|Z80IP:maincpu
reset => _.IN1
clk => clk.IN1
clk_en => clk_en.IN1
adr[0] <= T80s:cpu.A
adr[1] <= T80s:cpu.A
adr[2] <= T80s:cpu.A
adr[3] <= T80s:cpu.A
adr[4] <= T80s:cpu.A
adr[5] <= T80s:cpu.A
adr[6] <= T80s:cpu.A
adr[7] <= T80s:cpu.A
adr[8] <= T80s:cpu.A
adr[9] <= T80s:cpu.A
adr[10] <= T80s:cpu.A
adr[11] <= T80s:cpu.A
adr[12] <= T80s:cpu.A
adr[13] <= T80s:cpu.A
adr[14] <= T80s:cpu.A
adr[15] <= T80s:cpu.A
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= T80s:cpu.DO
data_out[1] <= T80s:cpu.DO
data_out[2] <= T80s:cpu.DO
data_out[3] <= T80s:cpu.DO
data_out[4] <= T80s:cpu.DO
data_out[5] <= T80s:cpu.DO
data_out[6] <= T80s:cpu.DO
data_out[7] <= T80s:cpu.DO
m1 <= T80s:cpu.M1_n
mx <= mreq.DB_MAX_OUTPUT_PORT_TYPE
ix <= T80s:cpu.IORQ_n
rd <= T80s:cpu.RD_n
wr <= T80s:cpu.WR_n
intreq => _.IN1
intack <= intack.DB_MAX_OUTPUT_PORT_TYPE
nmireq => _.IN1
nmiack <= nmiack.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_MAIN:Main|Z80IP:maincpu|T80s:cpu
RESET_n => T80:u0.RESET_n
RESET_n => DI_Reg[0].ACLR
RESET_n => DI_Reg[1].ACLR
RESET_n => DI_Reg[2].ACLR
RESET_n => DI_Reg[3].ACLR
RESET_n => DI_Reg[4].ACLR
RESET_n => DI_Reg[5].ACLR
RESET_n => DI_Reg[6].ACLR
RESET_n => DI_Reg[7].ACLR
RESET_n => MREQ_n~reg0.PRESET
RESET_n => IORQ_n~reg0.PRESET
RESET_n => WR_n~reg0.PRESET
RESET_n => RD_n~reg0.PRESET
CLK => T80:u0.CLK_n
CLK => DI_Reg[0].CLK
CLK => DI_Reg[1].CLK
CLK => DI_Reg[2].CLK
CLK => DI_Reg[3].CLK
CLK => DI_Reg[4].CLK
CLK => DI_Reg[5].CLK
CLK => DI_Reg[6].CLK
CLK => DI_Reg[7].CLK
CLK => MREQ_n~reg0.CLK
CLK => IORQ_n~reg0.CLK
CLK => WR_n~reg0.CLK
CLK => RD_n~reg0.CLK
CEN => T80:u0.CEN
CEN => DI_Reg[0].ENA
CEN => RD_n~reg0.ENA
CEN => WR_n~reg0.ENA
CEN => IORQ_n~reg0.ENA
CEN => MREQ_n~reg0.ENA
CEN => DI_Reg[7].ENA
CEN => DI_Reg[6].ENA
CEN => DI_Reg[5].ENA
CEN => DI_Reg[4].ENA
CEN => DI_Reg[3].ENA
CEN => DI_Reg[2].ENA
CEN => DI_Reg[1].ENA
WAIT_n => process_0.IN1
WAIT_n => T80:u0.WAIT_n
WAIT_n => process_0.IN1
INT_n => T80:u0.INT_n
NMI_n => T80:u0.NMI_n
BUSRQ_n => T80:u0.BUSRQ_n
M1_n <= T80:u0.M1_n
MREQ_n <= MREQ_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ_n <= IORQ_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_n <= RD_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
WR_n <= WR_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFSH_n <= T80:u0.RFSH_n
HALT_n <= T80:u0.HALT_n
BUSAK_n <= T80:u0.BUSAK_n
OUT0 => T80:u0.out0
A[0] <= T80:u0.A[0]
A[1] <= T80:u0.A[1]
A[2] <= T80:u0.A[2]
A[3] <= T80:u0.A[3]
A[4] <= T80:u0.A[4]
A[5] <= T80:u0.A[5]
A[6] <= T80:u0.A[6]
A[7] <= T80:u0.A[7]
A[8] <= T80:u0.A[8]
A[9] <= T80:u0.A[9]
A[10] <= T80:u0.A[10]
A[11] <= T80:u0.A[11]
A[12] <= T80:u0.A[12]
A[13] <= T80:u0.A[13]
A[14] <= T80:u0.A[14]
A[15] <= T80:u0.A[15]
DI[0] => DI_Reg.DATAB
DI[0] => T80:u0.DInst[0]
DI[1] => DI_Reg.DATAB
DI[1] => T80:u0.DInst[1]
DI[2] => DI_Reg.DATAB
DI[2] => T80:u0.DInst[2]
DI[3] => DI_Reg.DATAB
DI[3] => T80:u0.DInst[3]
DI[4] => DI_Reg.DATAB
DI[4] => T80:u0.DInst[4]
DI[5] => DI_Reg.DATAB
DI[5] => T80:u0.DInst[5]
DI[6] => DI_Reg.DATAB
DI[6] => T80:u0.DInst[6]
DI[7] => DI_Reg.DATAB
DI[7] => T80:u0.DInst[7]
DO[0] <= T80:u0.DO[0]
DO[1] <= T80:u0.DO[1]
DO[2] <= T80:u0.DO[2]
DO[3] <= T80:u0.DO[3]
DO[4] <= T80:u0.DO[4]
DO[5] <= T80:u0.DO[5]
DO[6] <= T80:u0.DO[6]
DO[7] <= T80:u0.DO[7]


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_MAIN:Main|Z80IP:maincpu|T80s:cpu|T80:u0
RESET_n => BUSAK_n.IN1
RESET_n => I_RXDD.ACLR
RESET_n => XY_Ind.ACLR
RESET_n => PreserveC_r.ACLR
RESET_n => Save_ALU_r.ACLR
RESET_n => ALU_Op_r[0].ACLR
RESET_n => ALU_Op_r[1].ACLR
RESET_n => ALU_Op_r[2].ACLR
RESET_n => ALU_Op_r[3].ACLR
RESET_n => Z16_r.ACLR
RESET_n => BTR_r.ACLR
RESET_n => Arith16_r.ACLR
RESET_n => Read_To_Reg_r[0].ACLR
RESET_n => Read_To_Reg_r[1].ACLR
RESET_n => Read_To_Reg_r[2].ACLR
RESET_n => Read_To_Reg_r[3].ACLR
RESET_n => Read_To_Reg_r[4].ACLR
RESET_n => Alternate.ACLR
RESET_n => SP[0].PRESET
RESET_n => SP[1].PRESET
RESET_n => SP[2].PRESET
RESET_n => SP[3].PRESET
RESET_n => SP[4].PRESET
RESET_n => SP[5].PRESET
RESET_n => SP[6].PRESET
RESET_n => SP[7].PRESET
RESET_n => SP[8].PRESET
RESET_n => SP[9].PRESET
RESET_n => SP[10].PRESET
RESET_n => SP[11].PRESET
RESET_n => SP[12].PRESET
RESET_n => SP[13].PRESET
RESET_n => SP[14].PRESET
RESET_n => SP[15].PRESET
RESET_n => R[0].ACLR
RESET_n => R[1].ACLR
RESET_n => R[2].ACLR
RESET_n => R[3].ACLR
RESET_n => R[4].ACLR
RESET_n => R[5].ACLR
RESET_n => R[6].ACLR
RESET_n => R[7].ACLR
RESET_n => I[0].ACLR
RESET_n => I[1].ACLR
RESET_n => I[2].ACLR
RESET_n => I[3].ACLR
RESET_n => I[4].ACLR
RESET_n => I[5].ACLR
RESET_n => I[6].ACLR
RESET_n => I[7].ACLR
RESET_n => Fp[0].PRESET
RESET_n => Fp[1].PRESET
RESET_n => Fp[2].PRESET
RESET_n => Fp[3].PRESET
RESET_n => Fp[4].PRESET
RESET_n => Fp[5].PRESET
RESET_n => Fp[6].PRESET
RESET_n => Fp[7].PRESET
RESET_n => Ap[0].PRESET
RESET_n => Ap[1].PRESET
RESET_n => Ap[2].PRESET
RESET_n => Ap[3].PRESET
RESET_n => Ap[4].PRESET
RESET_n => Ap[5].PRESET
RESET_n => Ap[6].PRESET
RESET_n => Ap[7].PRESET
RESET_n => F[0].PRESET
RESET_n => F[1].PRESET
RESET_n => F[2].PRESET
RESET_n => F[3].PRESET
RESET_n => F[4].PRESET
RESET_n => F[5].PRESET
RESET_n => F[6].PRESET
RESET_n => F[7].PRESET
RESET_n => ACC[0].PRESET
RESET_n => ACC[1].PRESET
RESET_n => ACC[2].PRESET
RESET_n => ACC[3].PRESET
RESET_n => ACC[4].PRESET
RESET_n => ACC[5].PRESET
RESET_n => ACC[6].PRESET
RESET_n => ACC[7].PRESET
RESET_n => DO[0]~reg0.ACLR
RESET_n => DO[1]~reg0.ACLR
RESET_n => DO[2]~reg0.ACLR
RESET_n => DO[3]~reg0.ACLR
RESET_n => DO[4]~reg0.ACLR
RESET_n => DO[5]~reg0.ACLR
RESET_n => DO[6]~reg0.ACLR
RESET_n => DO[7]~reg0.ACLR
RESET_n => MCycles[0].ACLR
RESET_n => MCycles[1].ACLR
RESET_n => MCycles[2].ACLR
RESET_n => IStatus[0].ACLR
RESET_n => IStatus[1].ACLR
RESET_n => XY_State[0].ACLR
RESET_n => XY_State[1].ACLR
RESET_n => ISet[0].ACLR
RESET_n => ISet[1].ACLR
RESET_n => IR[0].ACLR
RESET_n => IR[1].ACLR
RESET_n => IR[2].ACLR
RESET_n => IR[3].ACLR
RESET_n => IR[4].ACLR
RESET_n => IR[5].ACLR
RESET_n => IR[6].ACLR
RESET_n => IR[7].ACLR
RESET_n => WZ[0].ACLR
RESET_n => WZ[1].ACLR
RESET_n => WZ[2].ACLR
RESET_n => WZ[3].ACLR
RESET_n => WZ[4].ACLR
RESET_n => WZ[5].ACLR
RESET_n => WZ[6].ACLR
RESET_n => WZ[7].ACLR
RESET_n => WZ[8].ACLR
RESET_n => WZ[9].ACLR
RESET_n => WZ[10].ACLR
RESET_n => WZ[11].ACLR
RESET_n => WZ[12].ACLR
RESET_n => WZ[13].ACLR
RESET_n => WZ[14].ACLR
RESET_n => WZ[15].ACLR
RESET_n => A[0]~reg0.ACLR
RESET_n => A[1]~reg0.ACLR
RESET_n => A[2]~reg0.ACLR
RESET_n => A[3]~reg0.ACLR
RESET_n => A[4]~reg0.ACLR
RESET_n => A[5]~reg0.ACLR
RESET_n => A[6]~reg0.ACLR
RESET_n => A[7]~reg0.ACLR
RESET_n => A[8]~reg0.ACLR
RESET_n => A[9]~reg0.ACLR
RESET_n => A[10]~reg0.ACLR
RESET_n => A[11]~reg0.ACLR
RESET_n => A[12]~reg0.ACLR
RESET_n => A[13]~reg0.ACLR
RESET_n => A[14]~reg0.ACLR
RESET_n => A[15]~reg0.ACLR
RESET_n => PC[0].ACLR
RESET_n => PC[1].ACLR
RESET_n => PC[2].ACLR
RESET_n => PC[3].ACLR
RESET_n => PC[4].ACLR
RESET_n => PC[5].ACLR
RESET_n => PC[6].ACLR
RESET_n => PC[7].ACLR
RESET_n => PC[8].ACLR
RESET_n => PC[9].ACLR
RESET_n => PC[10].ACLR
RESET_n => PC[11].ACLR
RESET_n => PC[12].ACLR
RESET_n => PC[13].ACLR
RESET_n => PC[14].ACLR
RESET_n => PC[15].ACLR
RESET_n => NMI_s.ACLR
RESET_n => M1_n~reg0.PRESET
RESET_n => Auto_Wait_t2.ACLR
RESET_n => Auto_Wait_t1.ACLR
RESET_n => No_BTR.ACLR
RESET_n => IntE_FF2.ACLR
RESET_n => IntE_FF1.ACLR
RESET_n => IntCycle.ACLR
RESET_n => NMICycle.ACLR
RESET_n => Halt_FF.ACLR
RESET_n => Pre_XY_F_M[0].ACLR
RESET_n => Pre_XY_F_M[1].ACLR
RESET_n => Pre_XY_F_M[2].ACLR
RESET_n => TState[0].ACLR
RESET_n => TState[1].ACLR
RESET_n => TState[2].ACLR
RESET_n => MCycle[0].PRESET
RESET_n => MCycle[1].ACLR
RESET_n => MCycle[2].ACLR
RESET_n => RFSH_n~reg0.PRESET
RESET_n => BusAck.ENA
RESET_n => OldNMI_n.ENA
RESET_n => BusReq_s.ENA
CLK_n => T80_Reg:Regs.Clk
CLK_n => BusAck.CLK
CLK_n => BusReq_s.CLK
CLK_n => NMI_s.CLK
CLK_n => M1_n~reg0.CLK
CLK_n => Auto_Wait_t2.CLK
CLK_n => Auto_Wait_t1.CLK
CLK_n => No_BTR.CLK
CLK_n => IntE_FF2.CLK
CLK_n => IntE_FF1.CLK
CLK_n => IntCycle.CLK
CLK_n => NMICycle.CLK
CLK_n => Halt_FF.CLK
CLK_n => Pre_XY_F_M[0].CLK
CLK_n => Pre_XY_F_M[1].CLK
CLK_n => Pre_XY_F_M[2].CLK
CLK_n => TState[0].CLK
CLK_n => TState[1].CLK
CLK_n => TState[2].CLK
CLK_n => MCycle[0].CLK
CLK_n => MCycle[1].CLK
CLK_n => MCycle[2].CLK
CLK_n => OldNMI_n.CLK
CLK_n => RFSH_n~reg0.CLK
CLK_n => BusA[0].CLK
CLK_n => BusA[1].CLK
CLK_n => BusA[2].CLK
CLK_n => BusA[3].CLK
CLK_n => BusA[4].CLK
CLK_n => BusA[5].CLK
CLK_n => BusA[6].CLK
CLK_n => BusA[7].CLK
CLK_n => BusB[0].CLK
CLK_n => BusB[1].CLK
CLK_n => BusB[2].CLK
CLK_n => BusB[3].CLK
CLK_n => BusB[4].CLK
CLK_n => BusB[5].CLK
CLK_n => BusB[6].CLK
CLK_n => BusB[7].CLK
CLK_n => RegBusA_r[0].CLK
CLK_n => RegBusA_r[1].CLK
CLK_n => RegBusA_r[2].CLK
CLK_n => RegBusA_r[3].CLK
CLK_n => RegBusA_r[4].CLK
CLK_n => RegBusA_r[5].CLK
CLK_n => RegBusA_r[6].CLK
CLK_n => RegBusA_r[7].CLK
CLK_n => RegBusA_r[8].CLK
CLK_n => RegBusA_r[9].CLK
CLK_n => RegBusA_r[10].CLK
CLK_n => RegBusA_r[11].CLK
CLK_n => RegBusA_r[12].CLK
CLK_n => RegBusA_r[13].CLK
CLK_n => RegBusA_r[14].CLK
CLK_n => RegBusA_r[15].CLK
CLK_n => IncDecZ.CLK
CLK_n => RegAddrC[0].CLK
CLK_n => RegAddrC[1].CLK
CLK_n => RegAddrC[2].CLK
CLK_n => RegAddrB_r[0].CLK
CLK_n => RegAddrB_r[1].CLK
CLK_n => RegAddrB_r[2].CLK
CLK_n => RegAddrA_r[0].CLK
CLK_n => RegAddrA_r[1].CLK
CLK_n => RegAddrA_r[2].CLK
CLK_n => I_RXDD.CLK
CLK_n => XY_Ind.CLK
CLK_n => PreserveC_r.CLK
CLK_n => Save_ALU_r.CLK
CLK_n => ALU_Op_r[0].CLK
CLK_n => ALU_Op_r[1].CLK
CLK_n => ALU_Op_r[2].CLK
CLK_n => ALU_Op_r[3].CLK
CLK_n => Z16_r.CLK
CLK_n => BTR_r.CLK
CLK_n => Arith16_r.CLK
CLK_n => Read_To_Reg_r[0].CLK
CLK_n => Read_To_Reg_r[1].CLK
CLK_n => Read_To_Reg_r[2].CLK
CLK_n => Read_To_Reg_r[3].CLK
CLK_n => Read_To_Reg_r[4].CLK
CLK_n => Alternate.CLK
CLK_n => SP[0].CLK
CLK_n => SP[1].CLK
CLK_n => SP[2].CLK
CLK_n => SP[3].CLK
CLK_n => SP[4].CLK
CLK_n => SP[5].CLK
CLK_n => SP[6].CLK
CLK_n => SP[7].CLK
CLK_n => SP[8].CLK
CLK_n => SP[9].CLK
CLK_n => SP[10].CLK
CLK_n => SP[11].CLK
CLK_n => SP[12].CLK
CLK_n => SP[13].CLK
CLK_n => SP[14].CLK
CLK_n => SP[15].CLK
CLK_n => R[0].CLK
CLK_n => R[1].CLK
CLK_n => R[2].CLK
CLK_n => R[3].CLK
CLK_n => R[4].CLK
CLK_n => R[5].CLK
CLK_n => R[6].CLK
CLK_n => R[7].CLK
CLK_n => I[0].CLK
CLK_n => I[1].CLK
CLK_n => I[2].CLK
CLK_n => I[3].CLK
CLK_n => I[4].CLK
CLK_n => I[5].CLK
CLK_n => I[6].CLK
CLK_n => I[7].CLK
CLK_n => Fp[0].CLK
CLK_n => Fp[1].CLK
CLK_n => Fp[2].CLK
CLK_n => Fp[3].CLK
CLK_n => Fp[4].CLK
CLK_n => Fp[5].CLK
CLK_n => Fp[6].CLK
CLK_n => Fp[7].CLK
CLK_n => Ap[0].CLK
CLK_n => Ap[1].CLK
CLK_n => Ap[2].CLK
CLK_n => Ap[3].CLK
CLK_n => Ap[4].CLK
CLK_n => Ap[5].CLK
CLK_n => Ap[6].CLK
CLK_n => Ap[7].CLK
CLK_n => F[0].CLK
CLK_n => F[1].CLK
CLK_n => F[2].CLK
CLK_n => F[3].CLK
CLK_n => F[4].CLK
CLK_n => F[5].CLK
CLK_n => F[6].CLK
CLK_n => F[7].CLK
CLK_n => ACC[0].CLK
CLK_n => ACC[1].CLK
CLK_n => ACC[2].CLK
CLK_n => ACC[3].CLK
CLK_n => ACC[4].CLK
CLK_n => ACC[5].CLK
CLK_n => ACC[6].CLK
CLK_n => ACC[7].CLK
CLK_n => DO[0]~reg0.CLK
CLK_n => DO[1]~reg0.CLK
CLK_n => DO[2]~reg0.CLK
CLK_n => DO[3]~reg0.CLK
CLK_n => DO[4]~reg0.CLK
CLK_n => DO[5]~reg0.CLK
CLK_n => DO[6]~reg0.CLK
CLK_n => DO[7]~reg0.CLK
CLK_n => MCycles[0].CLK
CLK_n => MCycles[1].CLK
CLK_n => MCycles[2].CLK
CLK_n => IStatus[0].CLK
CLK_n => IStatus[1].CLK
CLK_n => XY_State[0].CLK
CLK_n => XY_State[1].CLK
CLK_n => ISet[0].CLK
CLK_n => ISet[1].CLK
CLK_n => IR[0].CLK
CLK_n => IR[1].CLK
CLK_n => IR[2].CLK
CLK_n => IR[3].CLK
CLK_n => IR[4].CLK
CLK_n => IR[5].CLK
CLK_n => IR[6].CLK
CLK_n => IR[7].CLK
CLK_n => WZ[0].CLK
CLK_n => WZ[1].CLK
CLK_n => WZ[2].CLK
CLK_n => WZ[3].CLK
CLK_n => WZ[4].CLK
CLK_n => WZ[5].CLK
CLK_n => WZ[6].CLK
CLK_n => WZ[7].CLK
CLK_n => WZ[8].CLK
CLK_n => WZ[9].CLK
CLK_n => WZ[10].CLK
CLK_n => WZ[11].CLK
CLK_n => WZ[12].CLK
CLK_n => WZ[13].CLK
CLK_n => WZ[14].CLK
CLK_n => WZ[15].CLK
CLK_n => A[0]~reg0.CLK
CLK_n => A[1]~reg0.CLK
CLK_n => A[2]~reg0.CLK
CLK_n => A[3]~reg0.CLK
CLK_n => A[4]~reg0.CLK
CLK_n => A[5]~reg0.CLK
CLK_n => A[6]~reg0.CLK
CLK_n => A[7]~reg0.CLK
CLK_n => A[8]~reg0.CLK
CLK_n => A[9]~reg0.CLK
CLK_n => A[10]~reg0.CLK
CLK_n => A[11]~reg0.CLK
CLK_n => A[12]~reg0.CLK
CLK_n => A[13]~reg0.CLK
CLK_n => A[14]~reg0.CLK
CLK_n => A[15]~reg0.CLK
CLK_n => PC[0].CLK
CLK_n => PC[1].CLK
CLK_n => PC[2].CLK
CLK_n => PC[3].CLK
CLK_n => PC[4].CLK
CLK_n => PC[5].CLK
CLK_n => PC[6].CLK
CLK_n => PC[7].CLK
CLK_n => PC[8].CLK
CLK_n => PC[9].CLK
CLK_n => PC[10].CLK
CLK_n => PC[11].CLK
CLK_n => PC[12].CLK
CLK_n => PC[13].CLK
CLK_n => PC[14].CLK
CLK_n => PC[15].CLK
CEN => ClkEn.IN1
CEN => process_5.IN0
CEN => BusReq_s.OUTPUTSELECT
CEN => Auto_Wait_t2.OUTPUTSELECT
CEN => Auto_Wait_t1.OUTPUTSELECT
CEN => No_BTR.OUTPUTSELECT
CEN => IntE_FF1.OUTPUTSELECT
CEN => IntE_FF2.OUTPUTSELECT
CEN => Halt_FF.OUTPUTSELECT
CEN => M1_n.OUTPUTSELECT
CEN => BusAck.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => IntCycle.OUTPUTSELECT
CEN => NMICycle.OUTPUTSELECT
CEN => NMI_s.OUTPUTSELECT
WAIT_n => process_2.IN1
WAIT_n => process_5.IN1
WAIT_n => process_6.IN1
WAIT_n => process_6.IN1
INT_n => process_6.IN1
NMI_n => OldNMI_n.DATAA
NMI_n => process_6.IN1
BUSRQ_n => BusReq_s.DATAB
M1_n <= M1_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= T80_MCode:mcode.IORQ
NoRead <= T80_MCode:mcode.NoRead
Write <= T80_MCode:mcode.Write
RFSH_n <= RFSH_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
HALT_n <= Halt_FF.DB_MAX_OUTPUT_PORT_TYPE
BUSAK_n <= BUSAK_n.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DInst[0] => IR.DATAA
DInst[0] => IR.DATAB
DInst[1] => IR.DATAA
DInst[1] => IR.DATAB
DInst[2] => IR.DATAA
DInst[2] => IR.DATAB
DInst[3] => IR.DATAA
DInst[3] => IR.DATAB
DInst[4] => IR.DATAA
DInst[4] => IR.DATAB
DInst[5] => IR.DATAA
DInst[5] => IR.DATAB
DInst[6] => IR.DATAA
DInst[6] => IR.DATAB
DInst[7] => IR.DATAA
DInst[7] => IR.DATAB
DI[0] => Save_Mux.DATAB
DI[0] => Add1.IN32
DI[0] => A.DATAA
DI[0] => Mux15.IN7
DI[0] => A.DATAB
DI[0] => PC.DATAB
DI[0] => Add6.IN16
DI[0] => Add7.IN32
DI[0] => Add10.IN32
DI[0] => WZ.DATAB
DI[0] => WZ.DATAB
DI[0] => Equal23.IN15
DI[0] => F.IN0
DI[0] => Mux111.IN15
DI[0] => Mux119.IN15
DI[0] => BusA.DATAB
DI[0] => BusB.DATAB
DI[1] => Save_Mux.DATAB
DI[1] => Add1.IN31
DI[1] => A.DATAA
DI[1] => Mux14.IN7
DI[1] => A.DATAB
DI[1] => PC.DATAB
DI[1] => Add6.IN15
DI[1] => Add7.IN31
DI[1] => Add10.IN31
DI[1] => WZ.DATAB
DI[1] => WZ.DATAB
DI[1] => Equal23.IN14
DI[1] => F.IN1
DI[1] => Mux110.IN15
DI[1] => Mux118.IN15
DI[1] => BusA.DATAB
DI[1] => BusB.DATAB
DI[2] => Save_Mux.DATAB
DI[2] => Add1.IN30
DI[2] => A.DATAA
DI[2] => Mux13.IN7
DI[2] => A.DATAB
DI[2] => PC.DATAB
DI[2] => Add6.IN14
DI[2] => Add7.IN30
DI[2] => Add10.IN30
DI[2] => WZ.DATAB
DI[2] => WZ.DATAB
DI[2] => Equal23.IN13
DI[2] => F.IN1
DI[2] => Mux109.IN15
DI[2] => Mux117.IN15
DI[2] => BusA.DATAB
DI[2] => BusB.DATAB
DI[3] => Save_Mux.DATAB
DI[3] => Add1.IN29
DI[3] => A.DATAA
DI[3] => Mux12.IN7
DI[3] => A.DATAB
DI[3] => PC.DATAB
DI[3] => Add6.IN13
DI[3] => Add7.IN29
DI[3] => Add10.IN29
DI[3] => WZ.DATAB
DI[3] => WZ.DATAB
DI[3] => Equal23.IN12
DI[3] => F.IN1
DI[3] => F.DATAB
DI[3] => Mux108.IN15
DI[3] => Mux116.IN15
DI[3] => BusA.DATAB
DI[3] => BusB.DATAB
DI[4] => Save_Mux.DATAB
DI[4] => Add1.IN28
DI[4] => A.DATAA
DI[4] => Mux11.IN7
DI[4] => A.DATAB
DI[4] => PC.DATAB
DI[4] => Add6.IN12
DI[4] => Add7.IN28
DI[4] => Add10.IN28
DI[4] => WZ.DATAB
DI[4] => WZ.DATAB
DI[4] => Equal23.IN11
DI[4] => F.IN1
DI[4] => Mux107.IN15
DI[4] => Mux115.IN15
DI[4] => BusA.DATAB
DI[4] => BusB.DATAB
DI[5] => Save_Mux.DATAB
DI[5] => Add1.IN27
DI[5] => A.DATAA
DI[5] => Mux10.IN7
DI[5] => A.DATAB
DI[5] => PC.DATAB
DI[5] => Add6.IN11
DI[5] => Add7.IN27
DI[5] => Add10.IN27
DI[5] => WZ.DATAB
DI[5] => WZ.DATAB
DI[5] => Equal23.IN10
DI[5] => F.IN1
DI[5] => F.DATAB
DI[5] => Mux106.IN15
DI[5] => Mux114.IN15
DI[5] => BusA.DATAB
DI[5] => BusB.DATAB
DI[6] => Save_Mux.DATAB
DI[6] => Add1.IN26
DI[6] => A.DATAA
DI[6] => Mux9.IN7
DI[6] => A.DATAB
DI[6] => PC.DATAB
DI[6] => Add6.IN10
DI[6] => Add7.IN26
DI[6] => Add10.IN26
DI[6] => WZ.DATAB
DI[6] => WZ.DATAB
DI[6] => Equal23.IN9
DI[6] => F.IN1
DI[6] => Mux105.IN15
DI[6] => Mux113.IN15
DI[6] => BusA.DATAB
DI[6] => BusB.DATAB
DI[7] => Save_Mux.DATAB
DI[7] => Add1.IN25
DI[7] => A.DATAA
DI[7] => Mux8.IN7
DI[7] => A.DATAB
DI[7] => PC.DATAB
DI[7] => Add6.IN9
DI[7] => F.DATAB
DI[7] => Add7.IN17
DI[7] => Add7.IN18
DI[7] => Add7.IN19
DI[7] => Add7.IN20
DI[7] => Add7.IN21
DI[7] => Add7.IN22
DI[7] => Add7.IN23
DI[7] => Add7.IN24
DI[7] => Add7.IN25
DI[7] => Add10.IN17
DI[7] => Add10.IN18
DI[7] => Add10.IN19
DI[7] => Add10.IN20
DI[7] => Add10.IN21
DI[7] => Add10.IN22
DI[7] => Add10.IN23
DI[7] => Add10.IN24
DI[7] => Add10.IN25
DI[7] => WZ.DATAB
DI[7] => WZ.DATAB
DI[7] => Equal23.IN8
DI[7] => F.IN1
DI[7] => F.DATAB
DI[7] => Mux104.IN15
DI[7] => Mux112.IN15
DI[7] => BusA.DATAB
DI[7] => BusB.DATAB
DO[0] <= DO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MC[0] <= MCycle[0].DB_MAX_OUTPUT_PORT_TYPE
MC[1] <= MCycle[1].DB_MAX_OUTPUT_PORT_TYPE
MC[2] <= MCycle[2].DB_MAX_OUTPUT_PORT_TYPE
TS[0] <= TState[0].DB_MAX_OUTPUT_PORT_TYPE
TS[1] <= TState[1].DB_MAX_OUTPUT_PORT_TYPE
TS[2] <= TState[2].DB_MAX_OUTPUT_PORT_TYPE
IntCycle_n <= IntCycle.DB_MAX_OUTPUT_PORT_TYPE
IntE <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
Stop <= T80_MCode:mcode.I_DJNZ
out0 => process_4.IN1
REG[0] <= ACC[0].DB_MAX_OUTPUT_PORT_TYPE
REG[1] <= ACC[1].DB_MAX_OUTPUT_PORT_TYPE
REG[2] <= ACC[2].DB_MAX_OUTPUT_PORT_TYPE
REG[3] <= ACC[3].DB_MAX_OUTPUT_PORT_TYPE
REG[4] <= ACC[4].DB_MAX_OUTPUT_PORT_TYPE
REG[5] <= ACC[5].DB_MAX_OUTPUT_PORT_TYPE
REG[6] <= ACC[6].DB_MAX_OUTPUT_PORT_TYPE
REG[7] <= ACC[7].DB_MAX_OUTPUT_PORT_TYPE
REG[8] <= F[0].DB_MAX_OUTPUT_PORT_TYPE
REG[9] <= F[1].DB_MAX_OUTPUT_PORT_TYPE
REG[10] <= F[2].DB_MAX_OUTPUT_PORT_TYPE
REG[11] <= F[3].DB_MAX_OUTPUT_PORT_TYPE
REG[12] <= F[4].DB_MAX_OUTPUT_PORT_TYPE
REG[13] <= F[5].DB_MAX_OUTPUT_PORT_TYPE
REG[14] <= F[6].DB_MAX_OUTPUT_PORT_TYPE
REG[15] <= F[7].DB_MAX_OUTPUT_PORT_TYPE
REG[16] <= Ap[0].DB_MAX_OUTPUT_PORT_TYPE
REG[17] <= Ap[1].DB_MAX_OUTPUT_PORT_TYPE
REG[18] <= Ap[2].DB_MAX_OUTPUT_PORT_TYPE
REG[19] <= Ap[3].DB_MAX_OUTPUT_PORT_TYPE
REG[20] <= Ap[4].DB_MAX_OUTPUT_PORT_TYPE
REG[21] <= Ap[5].DB_MAX_OUTPUT_PORT_TYPE
REG[22] <= Ap[6].DB_MAX_OUTPUT_PORT_TYPE
REG[23] <= Ap[7].DB_MAX_OUTPUT_PORT_TYPE
REG[24] <= Fp[0].DB_MAX_OUTPUT_PORT_TYPE
REG[25] <= Fp[1].DB_MAX_OUTPUT_PORT_TYPE
REG[26] <= Fp[2].DB_MAX_OUTPUT_PORT_TYPE
REG[27] <= Fp[3].DB_MAX_OUTPUT_PORT_TYPE
REG[28] <= Fp[4].DB_MAX_OUTPUT_PORT_TYPE
REG[29] <= Fp[5].DB_MAX_OUTPUT_PORT_TYPE
REG[30] <= Fp[6].DB_MAX_OUTPUT_PORT_TYPE
REG[31] <= Fp[7].DB_MAX_OUTPUT_PORT_TYPE
REG[32] <= I[0].DB_MAX_OUTPUT_PORT_TYPE
REG[33] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
REG[34] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
REG[35] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
REG[36] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
REG[37] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
REG[38] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
REG[39] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
REG[40] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
REG[41] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
REG[42] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
REG[43] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
REG[44] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
REG[45] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
REG[46] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
REG[47] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
REG[48] <= SP[0].DB_MAX_OUTPUT_PORT_TYPE
REG[49] <= SP[1].DB_MAX_OUTPUT_PORT_TYPE
REG[50] <= SP[2].DB_MAX_OUTPUT_PORT_TYPE
REG[51] <= SP[3].DB_MAX_OUTPUT_PORT_TYPE
REG[52] <= SP[4].DB_MAX_OUTPUT_PORT_TYPE
REG[53] <= SP[5].DB_MAX_OUTPUT_PORT_TYPE
REG[54] <= SP[6].DB_MAX_OUTPUT_PORT_TYPE
REG[55] <= SP[7].DB_MAX_OUTPUT_PORT_TYPE
REG[56] <= SP[8].DB_MAX_OUTPUT_PORT_TYPE
REG[57] <= SP[9].DB_MAX_OUTPUT_PORT_TYPE
REG[58] <= SP[10].DB_MAX_OUTPUT_PORT_TYPE
REG[59] <= SP[11].DB_MAX_OUTPUT_PORT_TYPE
REG[60] <= SP[12].DB_MAX_OUTPUT_PORT_TYPE
REG[61] <= SP[13].DB_MAX_OUTPUT_PORT_TYPE
REG[62] <= SP[14].DB_MAX_OUTPUT_PORT_TYPE
REG[63] <= SP[15].DB_MAX_OUTPUT_PORT_TYPE
REG[64] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
REG[65] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
REG[66] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
REG[67] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
REG[68] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
REG[69] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
REG[70] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
REG[71] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
REG[72] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
REG[73] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
REG[74] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
REG[75] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
REG[76] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
REG[77] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
REG[78] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
REG[79] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
REG[80] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[81] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[82] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[83] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[84] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[85] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[86] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[87] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[88] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[89] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[90] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[91] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[92] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[93] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[94] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[95] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[96] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[97] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[98] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[99] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[100] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[101] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[102] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[103] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[104] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[105] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[106] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[107] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[108] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[109] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[110] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[111] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[112] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[113] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[114] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[115] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[116] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[117] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[118] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[119] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[120] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[121] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[122] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[123] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[124] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[125] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[126] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[127] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[128] <= T80_Reg:Regs.DOR[48]
REG[129] <= T80_Reg:Regs.DOR[49]
REG[130] <= T80_Reg:Regs.DOR[50]
REG[131] <= T80_Reg:Regs.DOR[51]
REG[132] <= T80_Reg:Regs.DOR[52]
REG[133] <= T80_Reg:Regs.DOR[53]
REG[134] <= T80_Reg:Regs.DOR[54]
REG[135] <= T80_Reg:Regs.DOR[55]
REG[136] <= T80_Reg:Regs.DOR[56]
REG[137] <= T80_Reg:Regs.DOR[57]
REG[138] <= T80_Reg:Regs.DOR[58]
REG[139] <= T80_Reg:Regs.DOR[59]
REG[140] <= T80_Reg:Regs.DOR[60]
REG[141] <= T80_Reg:Regs.DOR[61]
REG[142] <= T80_Reg:Regs.DOR[62]
REG[143] <= T80_Reg:Regs.DOR[63]
REG[144] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[145] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[146] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[147] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[148] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[149] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[150] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[151] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[152] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[153] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[154] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[155] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[156] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[157] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[158] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[159] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[160] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[161] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[162] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[163] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[164] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[165] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[166] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[167] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[168] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[169] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[170] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[171] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[172] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[173] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[174] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[175] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[176] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[177] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[178] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[179] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[180] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[181] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[182] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[183] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[184] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[185] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[186] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[187] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[188] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[189] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[190] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[191] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[192] <= T80_Reg:Regs.DOR[112]
REG[193] <= T80_Reg:Regs.DOR[113]
REG[194] <= T80_Reg:Regs.DOR[114]
REG[195] <= T80_Reg:Regs.DOR[115]
REG[196] <= T80_Reg:Regs.DOR[116]
REG[197] <= T80_Reg:Regs.DOR[117]
REG[198] <= T80_Reg:Regs.DOR[118]
REG[199] <= T80_Reg:Regs.DOR[119]
REG[200] <= T80_Reg:Regs.DOR[120]
REG[201] <= T80_Reg:Regs.DOR[121]
REG[202] <= T80_Reg:Regs.DOR[122]
REG[203] <= T80_Reg:Regs.DOR[123]
REG[204] <= T80_Reg:Regs.DOR[124]
REG[205] <= T80_Reg:Regs.DOR[125]
REG[206] <= T80_Reg:Regs.DOR[126]
REG[207] <= T80_Reg:Regs.DOR[127]
REG[208] <= IStatus[0].DB_MAX_OUTPUT_PORT_TYPE
REG[209] <= IStatus[1].DB_MAX_OUTPUT_PORT_TYPE
REG[210] <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
REG[211] <= IntE_FF2.DB_MAX_OUTPUT_PORT_TYPE
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => IStatus.OUTPUTSELECT
DIRSet => IStatus.OUTPUTSELECT
DIRSet => IntE_FF2.OUTPUTSELECT
DIRSet => IntE_FF1.OUTPUTSELECT
DIRSet => OldNMI_n.OUTPUTSELECT
DIRSet => BusReq_s.OUTPUTSELECT
DIRSet => BusAck.OUTPUTSELECT
DIRSet => T80_Reg:Regs.DIRSet
DIRSet => process_5.IN1
DIRSet => WZ[15].ENA
DIRSet => WZ[14].ENA
DIRSet => WZ[13].ENA
DIRSet => WZ[12].ENA
DIRSet => WZ[11].ENA
DIRSet => WZ[10].ENA
DIRSet => WZ[9].ENA
DIRSet => WZ[8].ENA
DIRSet => WZ[7].ENA
DIRSet => WZ[6].ENA
DIRSet => WZ[5].ENA
DIRSet => WZ[4].ENA
DIRSet => WZ[3].ENA
DIRSet => WZ[2].ENA
DIRSet => WZ[1].ENA
DIRSet => WZ[0].ENA
DIRSet => IR[7].ENA
DIRSet => IR[6].ENA
DIRSet => IR[5].ENA
DIRSet => IR[4].ENA
DIRSet => IR[3].ENA
DIRSet => IR[2].ENA
DIRSet => IR[1].ENA
DIRSet => IR[0].ENA
DIRSet => ISet[1].ENA
DIRSet => ISet[0].ENA
DIRSet => XY_State[1].ENA
DIRSet => XY_State[0].ENA
DIRSet => MCycles[2].ENA
DIRSet => MCycles[1].ENA
DIRSet => MCycles[0].ENA
DIRSet => DO[7]~reg0.ENA
DIRSet => DO[6]~reg0.ENA
DIRSet => DO[5]~reg0.ENA
DIRSet => DO[4]~reg0.ENA
DIRSet => DO[3]~reg0.ENA
DIRSet => DO[2]~reg0.ENA
DIRSet => DO[1]~reg0.ENA
DIRSet => DO[0]~reg0.ENA
DIRSet => Alternate.ENA
DIRSet => Read_To_Reg_r[4].ENA
DIRSet => Read_To_Reg_r[3].ENA
DIRSet => Read_To_Reg_r[2].ENA
DIRSet => Read_To_Reg_r[1].ENA
DIRSet => Read_To_Reg_r[0].ENA
DIRSet => Arith16_r.ENA
DIRSet => BTR_r.ENA
DIRSet => Z16_r.ENA
DIRSet => ALU_Op_r[3].ENA
DIRSet => ALU_Op_r[2].ENA
DIRSet => ALU_Op_r[1].ENA
DIRSet => ALU_Op_r[0].ENA
DIRSet => Save_ALU_r.ENA
DIRSet => PreserveC_r.ENA
DIRSet => XY_Ind.ENA
DIRSet => I_RXDD.ENA
DIRSet => MCycle[2].ENA
DIRSet => MCycle[1].ENA
DIRSet => MCycle[0].ENA
DIRSet => TState[2].ENA
DIRSet => TState[1].ENA
DIRSet => TState[0].ENA
DIRSet => Pre_XY_F_M[2].ENA
DIRSet => Pre_XY_F_M[1].ENA
DIRSet => Pre_XY_F_M[0].ENA
DIRSet => Halt_FF.ENA
DIRSet => NMICycle.ENA
DIRSet => IntCycle.ENA
DIRSet => No_BTR.ENA
DIRSet => Auto_Wait_t1.ENA
DIRSet => Auto_Wait_t2.ENA
DIRSet => M1_n~reg0.ENA
DIRSet => NMI_s.ENA
DIR[0] => ACC.DATAB
DIR[1] => ACC.DATAB
DIR[2] => ACC.DATAB
DIR[3] => ACC.DATAB
DIR[4] => ACC.DATAB
DIR[5] => ACC.DATAB
DIR[6] => ACC.DATAB
DIR[7] => ACC.DATAB
DIR[8] => F.DATAB
DIR[9] => F.DATAB
DIR[10] => F.DATAB
DIR[11] => F.DATAB
DIR[12] => F.DATAB
DIR[13] => F.DATAB
DIR[14] => F.DATAB
DIR[15] => F.DATAB
DIR[16] => Ap.DATAB
DIR[17] => Ap.DATAB
DIR[18] => Ap.DATAB
DIR[19] => Ap.DATAB
DIR[20] => Ap.DATAB
DIR[21] => Ap.DATAB
DIR[22] => Ap.DATAB
DIR[23] => Ap.DATAB
DIR[24] => Fp.DATAB
DIR[25] => Fp.DATAB
DIR[26] => Fp.DATAB
DIR[27] => Fp.DATAB
DIR[28] => Fp.DATAB
DIR[29] => Fp.DATAB
DIR[30] => Fp.DATAB
DIR[31] => Fp.DATAB
DIR[32] => I.DATAB
DIR[33] => I.DATAB
DIR[34] => I.DATAB
DIR[35] => I.DATAB
DIR[36] => I.DATAB
DIR[37] => I.DATAB
DIR[38] => I.DATAB
DIR[39] => I.DATAB
DIR[40] => R.DATAB
DIR[41] => R.DATAB
DIR[42] => R.DATAB
DIR[43] => R.DATAB
DIR[44] => R.DATAB
DIR[45] => R.DATAB
DIR[46] => R.DATAB
DIR[47] => R.DATAB
DIR[48] => SP.DATAB
DIR[49] => SP.DATAB
DIR[50] => SP.DATAB
DIR[51] => SP.DATAB
DIR[52] => SP.DATAB
DIR[53] => SP.DATAB
DIR[54] => SP.DATAB
DIR[55] => SP.DATAB
DIR[56] => SP.DATAB
DIR[57] => SP.DATAB
DIR[58] => SP.DATAB
DIR[59] => SP.DATAB
DIR[60] => SP.DATAB
DIR[61] => SP.DATAB
DIR[62] => SP.DATAB
DIR[63] => SP.DATAB
DIR[64] => PC.DATAB
DIR[64] => A.DATAB
DIR[65] => PC.DATAB
DIR[65] => A.DATAB
DIR[66] => PC.DATAB
DIR[66] => A.DATAB
DIR[67] => PC.DATAB
DIR[67] => A.DATAB
DIR[68] => PC.DATAB
DIR[68] => A.DATAB
DIR[69] => PC.DATAB
DIR[69] => A.DATAB
DIR[70] => PC.DATAB
DIR[70] => A.DATAB
DIR[71] => PC.DATAB
DIR[71] => A.DATAB
DIR[72] => PC.DATAB
DIR[72] => A.DATAB
DIR[73] => PC.DATAB
DIR[73] => A.DATAB
DIR[74] => PC.DATAB
DIR[74] => A.DATAB
DIR[75] => PC.DATAB
DIR[75] => A.DATAB
DIR[76] => PC.DATAB
DIR[76] => A.DATAB
DIR[77] => PC.DATAB
DIR[77] => A.DATAB
DIR[78] => PC.DATAB
DIR[78] => A.DATAB
DIR[79] => PC.DATAB
DIR[79] => A.DATAB
DIR[80] => T80_Reg:Regs.DIR[0]
DIR[81] => T80_Reg:Regs.DIR[1]
DIR[82] => T80_Reg:Regs.DIR[2]
DIR[83] => T80_Reg:Regs.DIR[3]
DIR[84] => T80_Reg:Regs.DIR[4]
DIR[85] => T80_Reg:Regs.DIR[5]
DIR[86] => T80_Reg:Regs.DIR[6]
DIR[87] => T80_Reg:Regs.DIR[7]
DIR[88] => T80_Reg:Regs.DIR[8]
DIR[89] => T80_Reg:Regs.DIR[9]
DIR[90] => T80_Reg:Regs.DIR[10]
DIR[91] => T80_Reg:Regs.DIR[11]
DIR[92] => T80_Reg:Regs.DIR[12]
DIR[93] => T80_Reg:Regs.DIR[13]
DIR[94] => T80_Reg:Regs.DIR[14]
DIR[95] => T80_Reg:Regs.DIR[15]
DIR[96] => T80_Reg:Regs.DIR[16]
DIR[97] => T80_Reg:Regs.DIR[17]
DIR[98] => T80_Reg:Regs.DIR[18]
DIR[99] => T80_Reg:Regs.DIR[19]
DIR[100] => T80_Reg:Regs.DIR[20]
DIR[101] => T80_Reg:Regs.DIR[21]
DIR[102] => T80_Reg:Regs.DIR[22]
DIR[103] => T80_Reg:Regs.DIR[23]
DIR[104] => T80_Reg:Regs.DIR[24]
DIR[105] => T80_Reg:Regs.DIR[25]
DIR[106] => T80_Reg:Regs.DIR[26]
DIR[107] => T80_Reg:Regs.DIR[27]
DIR[108] => T80_Reg:Regs.DIR[28]
DIR[109] => T80_Reg:Regs.DIR[29]
DIR[110] => T80_Reg:Regs.DIR[30]
DIR[111] => T80_Reg:Regs.DIR[31]
DIR[112] => T80_Reg:Regs.DIR[32]
DIR[113] => T80_Reg:Regs.DIR[33]
DIR[114] => T80_Reg:Regs.DIR[34]
DIR[115] => T80_Reg:Regs.DIR[35]
DIR[116] => T80_Reg:Regs.DIR[36]
DIR[117] => T80_Reg:Regs.DIR[37]
DIR[118] => T80_Reg:Regs.DIR[38]
DIR[119] => T80_Reg:Regs.DIR[39]
DIR[120] => T80_Reg:Regs.DIR[40]
DIR[121] => T80_Reg:Regs.DIR[41]
DIR[122] => T80_Reg:Regs.DIR[42]
DIR[123] => T80_Reg:Regs.DIR[43]
DIR[124] => T80_Reg:Regs.DIR[44]
DIR[125] => T80_Reg:Regs.DIR[45]
DIR[126] => T80_Reg:Regs.DIR[46]
DIR[127] => T80_Reg:Regs.DIR[47]
DIR[128] => T80_Reg:Regs.DIR[48]
DIR[129] => T80_Reg:Regs.DIR[49]
DIR[130] => T80_Reg:Regs.DIR[50]
DIR[131] => T80_Reg:Regs.DIR[51]
DIR[132] => T80_Reg:Regs.DIR[52]
DIR[133] => T80_Reg:Regs.DIR[53]
DIR[134] => T80_Reg:Regs.DIR[54]
DIR[135] => T80_Reg:Regs.DIR[55]
DIR[136] => T80_Reg:Regs.DIR[56]
DIR[137] => T80_Reg:Regs.DIR[57]
DIR[138] => T80_Reg:Regs.DIR[58]
DIR[139] => T80_Reg:Regs.DIR[59]
DIR[140] => T80_Reg:Regs.DIR[60]
DIR[141] => T80_Reg:Regs.DIR[61]
DIR[142] => T80_Reg:Regs.DIR[62]
DIR[143] => T80_Reg:Regs.DIR[63]
DIR[144] => T80_Reg:Regs.DIR[64]
DIR[145] => T80_Reg:Regs.DIR[65]
DIR[146] => T80_Reg:Regs.DIR[66]
DIR[147] => T80_Reg:Regs.DIR[67]
DIR[148] => T80_Reg:Regs.DIR[68]
DIR[149] => T80_Reg:Regs.DIR[69]
DIR[150] => T80_Reg:Regs.DIR[70]
DIR[151] => T80_Reg:Regs.DIR[71]
DIR[152] => T80_Reg:Regs.DIR[72]
DIR[153] => T80_Reg:Regs.DIR[73]
DIR[154] => T80_Reg:Regs.DIR[74]
DIR[155] => T80_Reg:Regs.DIR[75]
DIR[156] => T80_Reg:Regs.DIR[76]
DIR[157] => T80_Reg:Regs.DIR[77]
DIR[158] => T80_Reg:Regs.DIR[78]
DIR[159] => T80_Reg:Regs.DIR[79]
DIR[160] => T80_Reg:Regs.DIR[80]
DIR[161] => T80_Reg:Regs.DIR[81]
DIR[162] => T80_Reg:Regs.DIR[82]
DIR[163] => T80_Reg:Regs.DIR[83]
DIR[164] => T80_Reg:Regs.DIR[84]
DIR[165] => T80_Reg:Regs.DIR[85]
DIR[166] => T80_Reg:Regs.DIR[86]
DIR[167] => T80_Reg:Regs.DIR[87]
DIR[168] => T80_Reg:Regs.DIR[88]
DIR[169] => T80_Reg:Regs.DIR[89]
DIR[170] => T80_Reg:Regs.DIR[90]
DIR[171] => T80_Reg:Regs.DIR[91]
DIR[172] => T80_Reg:Regs.DIR[92]
DIR[173] => T80_Reg:Regs.DIR[93]
DIR[174] => T80_Reg:Regs.DIR[94]
DIR[175] => T80_Reg:Regs.DIR[95]
DIR[176] => T80_Reg:Regs.DIR[96]
DIR[177] => T80_Reg:Regs.DIR[97]
DIR[178] => T80_Reg:Regs.DIR[98]
DIR[179] => T80_Reg:Regs.DIR[99]
DIR[180] => T80_Reg:Regs.DIR[100]
DIR[181] => T80_Reg:Regs.DIR[101]
DIR[182] => T80_Reg:Regs.DIR[102]
DIR[183] => T80_Reg:Regs.DIR[103]
DIR[184] => T80_Reg:Regs.DIR[104]
DIR[185] => T80_Reg:Regs.DIR[105]
DIR[186] => T80_Reg:Regs.DIR[106]
DIR[187] => T80_Reg:Regs.DIR[107]
DIR[188] => T80_Reg:Regs.DIR[108]
DIR[189] => T80_Reg:Regs.DIR[109]
DIR[190] => T80_Reg:Regs.DIR[110]
DIR[191] => T80_Reg:Regs.DIR[111]
DIR[192] => T80_Reg:Regs.DIR[112]
DIR[193] => T80_Reg:Regs.DIR[113]
DIR[194] => T80_Reg:Regs.DIR[114]
DIR[195] => T80_Reg:Regs.DIR[115]
DIR[196] => T80_Reg:Regs.DIR[116]
DIR[197] => T80_Reg:Regs.DIR[117]
DIR[198] => T80_Reg:Regs.DIR[118]
DIR[199] => T80_Reg:Regs.DIR[119]
DIR[200] => T80_Reg:Regs.DIR[120]
DIR[201] => T80_Reg:Regs.DIR[121]
DIR[202] => T80_Reg:Regs.DIR[122]
DIR[203] => T80_Reg:Regs.DIR[123]
DIR[204] => T80_Reg:Regs.DIR[124]
DIR[205] => T80_Reg:Regs.DIR[125]
DIR[206] => T80_Reg:Regs.DIR[126]
DIR[207] => T80_Reg:Regs.DIR[127]
DIR[208] => IStatus.DATAB
DIR[209] => IStatus.DATAB
DIR[210] => IntE_FF1.DATAB
DIR[211] => IntE_FF2.DATAB


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_MAIN:Main|Z80IP:maincpu|T80s:cpu|T80:u0|T80_MCode:mcode
IR[0] => Mux5.IN7
IR[0] => Mux28.IN7
IR[0] => Set_BusB_To.DATAB
IR[0] => Mux58.IN263
IR[0] => Mux59.IN263
IR[0] => Mux60.IN263
IR[0] => Mux61.IN158
IR[0] => Mux61.IN159
IR[0] => Mux61.IN160
IR[0] => Mux61.IN161
IR[0] => Mux61.IN162
IR[0] => Mux61.IN163
IR[0] => Mux61.IN164
IR[0] => Mux61.IN165
IR[0] => Mux61.IN166
IR[0] => Mux61.IN167
IR[0] => Mux61.IN168
IR[0] => Mux61.IN169
IR[0] => Mux61.IN170
IR[0] => Mux61.IN171
IR[0] => Mux61.IN172
IR[0] => Mux61.IN173
IR[0] => Mux61.IN174
IR[0] => Mux61.IN175
IR[0] => Mux61.IN176
IR[0] => Mux61.IN177
IR[0] => Mux61.IN178
IR[0] => Mux61.IN179
IR[0] => Mux61.IN180
IR[0] => Mux61.IN181
IR[0] => Mux61.IN182
IR[0] => Mux61.IN183
IR[0] => Mux61.IN184
IR[0] => Mux61.IN185
IR[0] => Mux61.IN186
IR[0] => Mux61.IN187
IR[0] => Mux61.IN188
IR[0] => Mux61.IN189
IR[0] => Mux61.IN190
IR[0] => Mux61.IN191
IR[0] => Mux61.IN192
IR[0] => Mux61.IN193
IR[0] => Mux61.IN194
IR[0] => Mux61.IN195
IR[0] => Mux61.IN196
IR[0] => Mux61.IN197
IR[0] => Mux61.IN198
IR[0] => Mux61.IN199
IR[0] => Mux61.IN200
IR[0] => Mux61.IN201
IR[0] => Mux61.IN202
IR[0] => Mux61.IN203
IR[0] => Mux61.IN204
IR[0] => Mux61.IN205
IR[0] => Mux61.IN206
IR[0] => Mux61.IN207
IR[0] => Mux61.IN208
IR[0] => Mux61.IN209
IR[0] => Mux61.IN210
IR[0] => Mux61.IN211
IR[0] => Mux61.IN212
IR[0] => Mux61.IN213
IR[0] => Mux61.IN214
IR[0] => Mux61.IN215
IR[0] => Mux61.IN216
IR[0] => Mux61.IN217
IR[0] => Mux61.IN218
IR[0] => Mux61.IN219
IR[0] => Mux61.IN220
IR[0] => Mux61.IN221
IR[0] => Mux61.IN222
IR[0] => Mux61.IN223
IR[0] => Mux61.IN224
IR[0] => Mux61.IN225
IR[0] => Mux61.IN226
IR[0] => Mux61.IN227
IR[0] => Mux61.IN228
IR[0] => Mux61.IN229
IR[0] => Mux61.IN230
IR[0] => Mux61.IN231
IR[0] => Mux61.IN232
IR[0] => Mux61.IN233
IR[0] => Mux61.IN234
IR[0] => Mux61.IN235
IR[0] => Mux61.IN236
IR[0] => Mux61.IN237
IR[0] => Mux61.IN238
IR[0] => Mux61.IN239
IR[0] => Mux61.IN240
IR[0] => Mux61.IN241
IR[0] => Mux61.IN242
IR[0] => Mux61.IN243
IR[0] => Mux61.IN244
IR[0] => Mux61.IN245
IR[0] => Mux61.IN246
IR[0] => Mux61.IN247
IR[0] => Mux61.IN248
IR[0] => Mux61.IN249
IR[0] => Mux61.IN250
IR[0] => Mux61.IN251
IR[0] => Mux61.IN252
IR[0] => Mux61.IN253
IR[0] => Mux61.IN254
IR[0] => Mux61.IN255
IR[0] => Mux61.IN256
IR[0] => Mux61.IN257
IR[0] => Mux61.IN258
IR[0] => Mux61.IN259
IR[0] => Mux61.IN260
IR[0] => Mux61.IN261
IR[0] => Mux61.IN262
IR[0] => Mux61.IN263
IR[0] => Mux62.IN263
IR[0] => Mux63.IN69
IR[0] => Mux64.IN263
IR[0] => Mux65.IN263
IR[0] => Mux66.IN263
IR[0] => Mux67.IN263
IR[0] => Mux68.IN263
IR[0] => Mux69.IN262
IR[0] => Mux70.IN263
IR[0] => Mux71.IN263
IR[0] => Mux72.IN263
IR[0] => Mux73.IN263
IR[0] => Mux74.IN263
IR[0] => Mux75.IN263
IR[0] => Mux76.IN263
IR[0] => Mux77.IN263
IR[0] => Mux78.IN263
IR[0] => Mux79.IN69
IR[0] => Mux80.IN263
IR[0] => Mux81.IN263
IR[0] => Mux82.IN263
IR[0] => Mux83.IN263
IR[0] => Mux84.IN263
IR[0] => Mux85.IN263
IR[0] => Mux86.IN263
IR[0] => Mux87.IN263
IR[0] => Mux88.IN263
IR[0] => Mux89.IN263
IR[0] => Mux90.IN263
IR[0] => Mux91.IN263
IR[0] => Mux92.IN263
IR[0] => Mux93.IN263
IR[0] => Mux94.IN263
IR[0] => Mux95.IN263
IR[0] => Mux96.IN263
IR[0] => Mux97.IN263
IR[0] => Mux98.IN263
IR[0] => Mux99.IN263
IR[0] => Mux100.IN263
IR[0] => Mux101.IN263
IR[0] => Mux102.IN263
IR[0] => Mux103.IN263
IR[0] => Mux104.IN263
IR[0] => Mux105.IN263
IR[0] => Mux106.IN263
IR[0] => Mux107.IN69
IR[0] => Mux108.IN263
IR[0] => Mux109.IN263
IR[0] => Mux110.IN263
IR[0] => Mux111.IN263
IR[0] => Mux112.IN36
IR[0] => Mux113.IN263
IR[0] => Mux114.IN263
IR[0] => Mux115.IN263
IR[0] => Mux118.IN36
IR[0] => Mux119.IN36
IR[0] => Mux120.IN36
IR[0] => Mux121.IN36
IR[0] => Mux122.IN36
IR[0] => Mux123.IN36
IR[0] => Mux124.IN36
IR[0] => Mux125.IN36
IR[0] => Mux126.IN36
IR[0] => Mux127.IN36
IR[0] => Mux128.IN36
IR[0] => Mux129.IN36
IR[0] => Mux130.IN36
IR[0] => Mux192.IN69
IR[0] => Mux193.IN134
IR[0] => Mux194.IN134
IR[0] => Mux195.IN263
IR[0] => Mux196.IN263
IR[0] => Mux197.IN263
IR[0] => Mux198.IN134
IR[0] => Mux199.IN36
IR[0] => Mux200.IN134
IR[0] => Mux201.IN69
IR[0] => Mux202.IN69
IR[0] => Mux203.IN263
IR[0] => Mux204.IN69
IR[0] => Mux205.IN263
IR[0] => Mux206.IN69
IR[0] => Mux207.IN263
IR[0] => Mux208.IN69
IR[0] => Mux209.IN263
IR[0] => Mux210.IN263
IR[0] => Mux211.IN263
IR[0] => Mux212.IN69
IR[0] => Mux213.IN134
IR[0] => Mux214.IN263
IR[0] => Mux215.IN263
IR[0] => Mux216.IN69
IR[0] => Mux217.IN263
IR[0] => Mux218.IN69
IR[0] => Mux219.IN69
IR[0] => Mux220.IN69
IR[0] => Mux221.IN69
IR[0] => Mux222.IN263
IR[0] => Mux223.IN263
IR[0] => Mux224.IN263
IR[0] => Mux225.IN263
IR[0] => Mux226.IN69
IR[0] => Mux227.IN263
IR[0] => Mux228.IN263
IR[0] => Mux229.IN69
IR[0] => Mux230.IN69
IR[0] => Mux231.IN36
IR[0] => Mux232.IN134
IR[0] => Mux233.IN263
IR[0] => Mux234.IN134
IR[0] => Mux235.IN134
IR[0] => Mux236.IN263
IR[0] => Mux237.IN263
IR[0] => Mux238.IN36
IR[0] => Mux239.IN69
IR[0] => Mux240.IN36
IR[0] => Mux241.IN69
IR[0] => Mux245.IN3
IR[0] => Mux250.IN3
IR[0] => Set_BusB_To.DATAB
IR[0] => Equal6.IN7
IR[0] => Equal8.IN3
IR[1] => Mux4.IN7
IR[1] => Mux27.IN7
IR[1] => Set_BusB_To.DATAB
IR[1] => Mux58.IN262
IR[1] => Mux59.IN262
IR[1] => Mux60.IN157
IR[1] => Mux60.IN158
IR[1] => Mux60.IN159
IR[1] => Mux60.IN160
IR[1] => Mux60.IN161
IR[1] => Mux60.IN162
IR[1] => Mux60.IN163
IR[1] => Mux60.IN164
IR[1] => Mux60.IN165
IR[1] => Mux60.IN166
IR[1] => Mux60.IN167
IR[1] => Mux60.IN168
IR[1] => Mux60.IN169
IR[1] => Mux60.IN170
IR[1] => Mux60.IN171
IR[1] => Mux60.IN172
IR[1] => Mux60.IN173
IR[1] => Mux60.IN174
IR[1] => Mux60.IN175
IR[1] => Mux60.IN176
IR[1] => Mux60.IN177
IR[1] => Mux60.IN178
IR[1] => Mux60.IN179
IR[1] => Mux60.IN180
IR[1] => Mux60.IN181
IR[1] => Mux60.IN182
IR[1] => Mux60.IN183
IR[1] => Mux60.IN184
IR[1] => Mux60.IN185
IR[1] => Mux60.IN186
IR[1] => Mux60.IN187
IR[1] => Mux60.IN188
IR[1] => Mux60.IN189
IR[1] => Mux60.IN190
IR[1] => Mux60.IN191
IR[1] => Mux60.IN192
IR[1] => Mux60.IN193
IR[1] => Mux60.IN194
IR[1] => Mux60.IN195
IR[1] => Mux60.IN196
IR[1] => Mux60.IN197
IR[1] => Mux60.IN198
IR[1] => Mux60.IN199
IR[1] => Mux60.IN200
IR[1] => Mux60.IN201
IR[1] => Mux60.IN202
IR[1] => Mux60.IN203
IR[1] => Mux60.IN204
IR[1] => Mux60.IN205
IR[1] => Mux60.IN206
IR[1] => Mux60.IN207
IR[1] => Mux60.IN208
IR[1] => Mux60.IN209
IR[1] => Mux60.IN210
IR[1] => Mux60.IN211
IR[1] => Mux60.IN212
IR[1] => Mux60.IN213
IR[1] => Mux60.IN214
IR[1] => Mux60.IN215
IR[1] => Mux60.IN216
IR[1] => Mux60.IN217
IR[1] => Mux60.IN218
IR[1] => Mux60.IN219
IR[1] => Mux60.IN220
IR[1] => Mux60.IN221
IR[1] => Mux60.IN222
IR[1] => Mux60.IN223
IR[1] => Mux60.IN224
IR[1] => Mux60.IN225
IR[1] => Mux60.IN226
IR[1] => Mux60.IN227
IR[1] => Mux60.IN228
IR[1] => Mux60.IN229
IR[1] => Mux60.IN230
IR[1] => Mux60.IN231
IR[1] => Mux60.IN232
IR[1] => Mux60.IN233
IR[1] => Mux60.IN234
IR[1] => Mux60.IN235
IR[1] => Mux60.IN236
IR[1] => Mux60.IN237
IR[1] => Mux60.IN238
IR[1] => Mux60.IN239
IR[1] => Mux60.IN240
IR[1] => Mux60.IN241
IR[1] => Mux60.IN242
IR[1] => Mux60.IN243
IR[1] => Mux60.IN244
IR[1] => Mux60.IN245
IR[1] => Mux60.IN246
IR[1] => Mux60.IN247
IR[1] => Mux60.IN248
IR[1] => Mux60.IN249
IR[1] => Mux60.IN250
IR[1] => Mux60.IN251
IR[1] => Mux60.IN252
IR[1] => Mux60.IN253
IR[1] => Mux60.IN254
IR[1] => Mux60.IN255
IR[1] => Mux60.IN256
IR[1] => Mux60.IN257
IR[1] => Mux60.IN258
IR[1] => Mux60.IN259
IR[1] => Mux60.IN260
IR[1] => Mux60.IN261
IR[1] => Mux60.IN262
IR[1] => Mux61.IN157
IR[1] => Mux62.IN262
IR[1] => Mux63.IN68
IR[1] => Mux64.IN262
IR[1] => Mux65.IN262
IR[1] => Mux66.IN262
IR[1] => Mux67.IN262
IR[1] => Mux68.IN262
IR[1] => Mux69.IN261
IR[1] => Mux70.IN262
IR[1] => Mux71.IN262
IR[1] => Mux72.IN262
IR[1] => Mux73.IN262
IR[1] => Mux74.IN262
IR[1] => Mux75.IN262
IR[1] => Mux76.IN262
IR[1] => Mux77.IN262
IR[1] => Mux78.IN262
IR[1] => Mux79.IN68
IR[1] => Mux80.IN262
IR[1] => Mux81.IN262
IR[1] => Mux82.IN262
IR[1] => Mux83.IN262
IR[1] => Mux84.IN262
IR[1] => Mux85.IN262
IR[1] => Mux86.IN262
IR[1] => Mux87.IN262
IR[1] => Mux88.IN262
IR[1] => Mux89.IN262
IR[1] => Mux90.IN262
IR[1] => Mux91.IN262
IR[1] => Mux92.IN262
IR[1] => Mux93.IN262
IR[1] => Mux94.IN262
IR[1] => Mux95.IN262
IR[1] => Mux96.IN262
IR[1] => Mux97.IN262
IR[1] => Mux98.IN262
IR[1] => Mux99.IN262
IR[1] => Mux100.IN262
IR[1] => Mux101.IN262
IR[1] => Mux102.IN262
IR[1] => Mux103.IN262
IR[1] => Mux104.IN262
IR[1] => Mux105.IN262
IR[1] => Mux106.IN262
IR[1] => Mux107.IN68
IR[1] => Mux108.IN262
IR[1] => Mux109.IN262
IR[1] => Mux110.IN262
IR[1] => Mux111.IN262
IR[1] => Mux112.IN35
IR[1] => Mux113.IN262
IR[1] => Mux114.IN262
IR[1] => Mux115.IN262
IR[1] => Mux118.IN35
IR[1] => Mux119.IN35
IR[1] => Mux120.IN35
IR[1] => Mux121.IN35
IR[1] => Mux122.IN35
IR[1] => Mux123.IN35
IR[1] => Mux124.IN35
IR[1] => Mux125.IN35
IR[1] => Mux126.IN35
IR[1] => Mux127.IN35
IR[1] => Mux128.IN35
IR[1] => Mux129.IN35
IR[1] => Mux130.IN35
IR[1] => Mux192.IN68
IR[1] => Mux193.IN133
IR[1] => Mux194.IN133
IR[1] => Mux195.IN262
IR[1] => Mux196.IN262
IR[1] => Mux197.IN262
IR[1] => Mux198.IN133
IR[1] => Mux199.IN35
IR[1] => Mux200.IN133
IR[1] => Mux201.IN68
IR[1] => Mux202.IN68
IR[1] => Mux203.IN262
IR[1] => Mux204.IN68
IR[1] => Mux205.IN262
IR[1] => Mux206.IN68
IR[1] => Mux207.IN262
IR[1] => Mux208.IN68
IR[1] => Mux209.IN262
IR[1] => Mux210.IN262
IR[1] => Mux211.IN262
IR[1] => Mux212.IN68
IR[1] => Mux213.IN133
IR[1] => Mux214.IN262
IR[1] => Mux215.IN262
IR[1] => Mux216.IN68
IR[1] => Mux217.IN262
IR[1] => Mux218.IN68
IR[1] => Mux219.IN68
IR[1] => Mux220.IN68
IR[1] => Mux221.IN68
IR[1] => Mux222.IN262
IR[1] => Mux223.IN262
IR[1] => Mux224.IN262
IR[1] => Mux225.IN262
IR[1] => Mux226.IN68
IR[1] => Mux227.IN262
IR[1] => Mux228.IN262
IR[1] => Mux229.IN68
IR[1] => Mux230.IN68
IR[1] => Mux231.IN35
IR[1] => Mux232.IN133
IR[1] => Mux233.IN262
IR[1] => Mux234.IN133
IR[1] => Mux235.IN133
IR[1] => Mux236.IN262
IR[1] => Mux237.IN262
IR[1] => Mux238.IN35
IR[1] => Mux239.IN68
IR[1] => Mux240.IN35
IR[1] => Mux241.IN68
IR[1] => Mux244.IN3
IR[1] => Mux249.IN3
IR[1] => Set_BusB_To.DATAB
IR[1] => Equal6.IN6
IR[1] => Equal8.IN7
IR[2] => Mux3.IN7
IR[2] => Mux26.IN7
IR[2] => Set_BusB_To.DATAB
IR[2] => Mux58.IN261
IR[2] => Mux59.IN156
IR[2] => Mux59.IN157
IR[2] => Mux59.IN158
IR[2] => Mux59.IN159
IR[2] => Mux59.IN160
IR[2] => Mux59.IN161
IR[2] => Mux59.IN162
IR[2] => Mux59.IN163
IR[2] => Mux59.IN164
IR[2] => Mux59.IN165
IR[2] => Mux59.IN166
IR[2] => Mux59.IN167
IR[2] => Mux59.IN168
IR[2] => Mux59.IN169
IR[2] => Mux59.IN170
IR[2] => Mux59.IN171
IR[2] => Mux59.IN172
IR[2] => Mux59.IN173
IR[2] => Mux59.IN174
IR[2] => Mux59.IN175
IR[2] => Mux59.IN176
IR[2] => Mux59.IN177
IR[2] => Mux59.IN178
IR[2] => Mux59.IN179
IR[2] => Mux59.IN180
IR[2] => Mux59.IN181
IR[2] => Mux59.IN182
IR[2] => Mux59.IN183
IR[2] => Mux59.IN184
IR[2] => Mux59.IN185
IR[2] => Mux59.IN186
IR[2] => Mux59.IN187
IR[2] => Mux59.IN188
IR[2] => Mux59.IN189
IR[2] => Mux59.IN190
IR[2] => Mux59.IN191
IR[2] => Mux59.IN192
IR[2] => Mux59.IN193
IR[2] => Mux59.IN194
IR[2] => Mux59.IN195
IR[2] => Mux59.IN196
IR[2] => Mux59.IN197
IR[2] => Mux59.IN198
IR[2] => Mux59.IN199
IR[2] => Mux59.IN200
IR[2] => Mux59.IN201
IR[2] => Mux59.IN202
IR[2] => Mux59.IN203
IR[2] => Mux59.IN204
IR[2] => Mux59.IN205
IR[2] => Mux59.IN206
IR[2] => Mux59.IN207
IR[2] => Mux59.IN208
IR[2] => Mux59.IN209
IR[2] => Mux59.IN210
IR[2] => Mux59.IN211
IR[2] => Mux59.IN212
IR[2] => Mux59.IN213
IR[2] => Mux59.IN214
IR[2] => Mux59.IN215
IR[2] => Mux59.IN216
IR[2] => Mux59.IN217
IR[2] => Mux59.IN218
IR[2] => Mux59.IN219
IR[2] => Mux59.IN220
IR[2] => Mux59.IN221
IR[2] => Mux59.IN222
IR[2] => Mux59.IN223
IR[2] => Mux59.IN224
IR[2] => Mux59.IN225
IR[2] => Mux59.IN226
IR[2] => Mux59.IN227
IR[2] => Mux59.IN228
IR[2] => Mux59.IN229
IR[2] => Mux59.IN230
IR[2] => Mux59.IN231
IR[2] => Mux59.IN232
IR[2] => Mux59.IN233
IR[2] => Mux59.IN234
IR[2] => Mux59.IN235
IR[2] => Mux59.IN236
IR[2] => Mux59.IN237
IR[2] => Mux59.IN238
IR[2] => Mux59.IN239
IR[2] => Mux59.IN240
IR[2] => Mux59.IN241
IR[2] => Mux59.IN242
IR[2] => Mux59.IN243
IR[2] => Mux59.IN244
IR[2] => Mux59.IN245
IR[2] => Mux59.IN246
IR[2] => Mux59.IN247
IR[2] => Mux59.IN248
IR[2] => Mux59.IN249
IR[2] => Mux59.IN250
IR[2] => Mux59.IN251
IR[2] => Mux59.IN252
IR[2] => Mux59.IN253
IR[2] => Mux59.IN254
IR[2] => Mux59.IN255
IR[2] => Mux59.IN256
IR[2] => Mux59.IN257
IR[2] => Mux59.IN258
IR[2] => Mux59.IN259
IR[2] => Mux59.IN260
IR[2] => Mux59.IN261
IR[2] => Mux60.IN156
IR[2] => Mux61.IN156
IR[2] => Mux62.IN261
IR[2] => Mux63.IN67
IR[2] => Mux64.IN261
IR[2] => Mux65.IN261
IR[2] => Mux66.IN261
IR[2] => Mux67.IN261
IR[2] => Mux68.IN261
IR[2] => Mux69.IN260
IR[2] => Mux70.IN261
IR[2] => Mux71.IN261
IR[2] => Mux72.IN261
IR[2] => Mux73.IN261
IR[2] => Mux74.IN261
IR[2] => Mux75.IN261
IR[2] => Mux76.IN261
IR[2] => Mux77.IN261
IR[2] => Mux78.IN261
IR[2] => Mux79.IN67
IR[2] => Mux80.IN261
IR[2] => Mux81.IN261
IR[2] => Mux82.IN261
IR[2] => Mux83.IN261
IR[2] => Mux84.IN261
IR[2] => Mux85.IN261
IR[2] => Mux86.IN261
IR[2] => Mux87.IN261
IR[2] => Mux88.IN261
IR[2] => Mux89.IN261
IR[2] => Mux90.IN261
IR[2] => Mux91.IN261
IR[2] => Mux92.IN261
IR[2] => Mux93.IN261
IR[2] => Mux94.IN261
IR[2] => Mux95.IN261
IR[2] => Mux96.IN261
IR[2] => Mux97.IN261
IR[2] => Mux98.IN261
IR[2] => Mux99.IN261
IR[2] => Mux100.IN261
IR[2] => Mux101.IN261
IR[2] => Mux102.IN261
IR[2] => Mux103.IN261
IR[2] => Mux104.IN261
IR[2] => Mux105.IN261
IR[2] => Mux106.IN261
IR[2] => Mux107.IN67
IR[2] => Mux108.IN261
IR[2] => Mux109.IN261
IR[2] => Mux110.IN261
IR[2] => Mux111.IN261
IR[2] => Mux112.IN34
IR[2] => Mux113.IN261
IR[2] => Mux114.IN261
IR[2] => Mux115.IN261
IR[2] => Mux118.IN34
IR[2] => Mux119.IN34
IR[2] => Mux120.IN34
IR[2] => Mux121.IN34
IR[2] => Mux122.IN34
IR[2] => Mux123.IN34
IR[2] => Mux124.IN34
IR[2] => Mux125.IN34
IR[2] => Mux126.IN34
IR[2] => Mux127.IN34
IR[2] => Mux128.IN34
IR[2] => Mux129.IN34
IR[2] => Mux130.IN34
IR[2] => Mux192.IN67
IR[2] => Mux193.IN132
IR[2] => Mux194.IN132
IR[2] => Mux195.IN261
IR[2] => Mux196.IN261
IR[2] => Mux197.IN261
IR[2] => Mux198.IN132
IR[2] => Mux199.IN34
IR[2] => Mux200.IN132
IR[2] => Mux201.IN67
IR[2] => Mux202.IN67
IR[2] => Mux203.IN261
IR[2] => Mux204.IN67
IR[2] => Mux205.IN261
IR[2] => Mux206.IN67
IR[2] => Mux207.IN261
IR[2] => Mux208.IN67
IR[2] => Mux209.IN261
IR[2] => Mux210.IN261
IR[2] => Mux211.IN261
IR[2] => Mux212.IN67
IR[2] => Mux213.IN132
IR[2] => Mux214.IN261
IR[2] => Mux215.IN261
IR[2] => Mux216.IN67
IR[2] => Mux217.IN261
IR[2] => Mux218.IN67
IR[2] => Mux219.IN67
IR[2] => Mux220.IN67
IR[2] => Mux221.IN67
IR[2] => Mux222.IN261
IR[2] => Mux223.IN261
IR[2] => Mux224.IN261
IR[2] => Mux225.IN261
IR[2] => Mux226.IN67
IR[2] => Mux227.IN261
IR[2] => Mux228.IN261
IR[2] => Mux229.IN67
IR[2] => Mux230.IN67
IR[2] => Mux231.IN34
IR[2] => Mux232.IN132
IR[2] => Mux233.IN261
IR[2] => Mux234.IN132
IR[2] => Mux235.IN132
IR[2] => Mux236.IN261
IR[2] => Mux237.IN261
IR[2] => Mux238.IN34
IR[2] => Mux239.IN67
IR[2] => Mux240.IN34
IR[2] => Mux241.IN67
IR[2] => Mux243.IN3
IR[2] => Mux248.IN3
IR[2] => Set_BusB_To.DATAB
IR[2] => Equal6.IN2
IR[2] => Equal8.IN6
IR[3] => Mux2.IN7
IR[3] => Mux31.IN2
IR[3] => Mux31.IN3
IR[3] => Mux31.IN4
IR[3] => Mux31.IN5
IR[3] => Mux31.IN6
IR[3] => Mux31.IN7
IR[3] => Mux42.IN6
IR[3] => Mux58.IN260
IR[3] => Mux59.IN155
IR[3] => Mux60.IN155
IR[3] => Mux61.IN155
IR[3] => Mux62.IN260
IR[3] => Mux63.IN66
IR[3] => Mux64.IN260
IR[3] => Mux65.IN260
IR[3] => Mux66.IN197
IR[3] => Mux66.IN198
IR[3] => Mux66.IN199
IR[3] => Mux66.IN200
IR[3] => Mux66.IN201
IR[3] => Mux66.IN202
IR[3] => Mux66.IN203
IR[3] => Mux66.IN204
IR[3] => Mux66.IN205
IR[3] => Mux66.IN206
IR[3] => Mux66.IN207
IR[3] => Mux66.IN208
IR[3] => Mux66.IN209
IR[3] => Mux66.IN210
IR[3] => Mux66.IN211
IR[3] => Mux66.IN212
IR[3] => Mux66.IN213
IR[3] => Mux66.IN214
IR[3] => Mux66.IN215
IR[3] => Mux66.IN216
IR[3] => Mux66.IN217
IR[3] => Mux66.IN218
IR[3] => Mux66.IN219
IR[3] => Mux66.IN220
IR[3] => Mux66.IN221
IR[3] => Mux66.IN222
IR[3] => Mux66.IN223
IR[3] => Mux66.IN224
IR[3] => Mux66.IN225
IR[3] => Mux66.IN226
IR[3] => Mux66.IN227
IR[3] => Mux66.IN228
IR[3] => Mux66.IN229
IR[3] => Mux66.IN230
IR[3] => Mux66.IN231
IR[3] => Mux66.IN232
IR[3] => Mux66.IN233
IR[3] => Mux66.IN234
IR[3] => Mux66.IN235
IR[3] => Mux66.IN236
IR[3] => Mux66.IN237
IR[3] => Mux66.IN238
IR[3] => Mux66.IN239
IR[3] => Mux66.IN240
IR[3] => Mux66.IN241
IR[3] => Mux66.IN242
IR[3] => Mux66.IN243
IR[3] => Mux66.IN244
IR[3] => Mux66.IN245
IR[3] => Mux66.IN246
IR[3] => Mux66.IN247
IR[3] => Mux66.IN248
IR[3] => Mux66.IN249
IR[3] => Mux66.IN250
IR[3] => Mux66.IN251
IR[3] => Mux66.IN252
IR[3] => Mux66.IN253
IR[3] => Mux66.IN254
IR[3] => Mux66.IN255
IR[3] => Mux66.IN256
IR[3] => Mux66.IN257
IR[3] => Mux66.IN258
IR[3] => Mux66.IN259
IR[3] => Mux66.IN260
IR[3] => Mux67.IN260
IR[3] => Mux68.IN260
IR[3] => Mux69.IN259
IR[3] => Mux70.IN260
IR[3] => Mux71.IN260
IR[3] => Mux72.IN260
IR[3] => Mux73.IN260
IR[3] => Mux74.IN260
IR[3] => Mux75.IN260
IR[3] => Mux76.IN260
IR[3] => Mux77.IN260
IR[3] => Mux78.IN260
IR[3] => Mux79.IN66
IR[3] => Mux80.IN260
IR[3] => Mux81.IN260
IR[3] => Mux82.IN260
IR[3] => Mux83.IN260
IR[3] => Mux84.IN260
IR[3] => Mux85.IN260
IR[3] => Mux86.IN260
IR[3] => Mux87.IN260
IR[3] => Mux88.IN260
IR[3] => Mux89.IN260
IR[3] => Mux90.IN260
IR[3] => Mux91.IN260
IR[3] => Mux92.IN260
IR[3] => Mux93.IN260
IR[3] => Mux94.IN260
IR[3] => Mux95.IN260
IR[3] => Mux96.IN260
IR[3] => Mux97.IN260
IR[3] => Mux98.IN30
IR[3] => Mux98.IN31
IR[3] => Mux98.IN32
IR[3] => Mux98.IN33
IR[3] => Mux98.IN34
IR[3] => Mux98.IN35
IR[3] => Mux98.IN36
IR[3] => Mux98.IN37
IR[3] => Mux98.IN38
IR[3] => Mux98.IN39
IR[3] => Mux98.IN40
IR[3] => Mux98.IN41
IR[3] => Mux98.IN42
IR[3] => Mux98.IN43
IR[3] => Mux98.IN44
IR[3] => Mux98.IN45
IR[3] => Mux98.IN46
IR[3] => Mux98.IN47
IR[3] => Mux98.IN48
IR[3] => Mux98.IN49
IR[3] => Mux98.IN50
IR[3] => Mux98.IN51
IR[3] => Mux98.IN52
IR[3] => Mux98.IN53
IR[3] => Mux98.IN54
IR[3] => Mux98.IN55
IR[3] => Mux98.IN56
IR[3] => Mux98.IN57
IR[3] => Mux98.IN58
IR[3] => Mux98.IN59
IR[3] => Mux98.IN60
IR[3] => Mux98.IN61
IR[3] => Mux98.IN62
IR[3] => Mux98.IN63
IR[3] => Mux98.IN64
IR[3] => Mux98.IN65
IR[3] => Mux98.IN66
IR[3] => Mux98.IN67
IR[3] => Mux98.IN68
IR[3] => Mux98.IN69
IR[3] => Mux98.IN70
IR[3] => Mux98.IN71
IR[3] => Mux98.IN72
IR[3] => Mux98.IN73
IR[3] => Mux98.IN74
IR[3] => Mux98.IN75
IR[3] => Mux98.IN76
IR[3] => Mux98.IN77
IR[3] => Mux98.IN78
IR[3] => Mux98.IN79
IR[3] => Mux98.IN80
IR[3] => Mux98.IN81
IR[3] => Mux98.IN82
IR[3] => Mux98.IN83
IR[3] => Mux98.IN84
IR[3] => Mux98.IN85
IR[3] => Mux98.IN86
IR[3] => Mux98.IN87
IR[3] => Mux98.IN88
IR[3] => Mux98.IN89
IR[3] => Mux98.IN90
IR[3] => Mux98.IN91
IR[3] => Mux98.IN92
IR[3] => Mux98.IN93
IR[3] => Mux98.IN94
IR[3] => Mux98.IN95
IR[3] => Mux98.IN96
IR[3] => Mux98.IN97
IR[3] => Mux98.IN98
IR[3] => Mux98.IN99
IR[3] => Mux98.IN100
IR[3] => Mux98.IN101
IR[3] => Mux98.IN102
IR[3] => Mux98.IN103
IR[3] => Mux98.IN104
IR[3] => Mux98.IN105
IR[3] => Mux98.IN106
IR[3] => Mux98.IN107
IR[3] => Mux98.IN108
IR[3] => Mux98.IN109
IR[3] => Mux98.IN110
IR[3] => Mux98.IN111
IR[3] => Mux98.IN112
IR[3] => Mux98.IN113
IR[3] => Mux98.IN114
IR[3] => Mux98.IN115
IR[3] => Mux98.IN116
IR[3] => Mux98.IN117
IR[3] => Mux98.IN118
IR[3] => Mux98.IN119
IR[3] => Mux98.IN120
IR[3] => Mux98.IN121
IR[3] => Mux98.IN122
IR[3] => Mux98.IN123
IR[3] => Mux98.IN124
IR[3] => Mux98.IN125
IR[3] => Mux98.IN126
IR[3] => Mux98.IN127
IR[3] => Mux98.IN128
IR[3] => Mux98.IN129
IR[3] => Mux98.IN130
IR[3] => Mux98.IN131
IR[3] => Mux98.IN132
IR[3] => Mux98.IN133
IR[3] => Mux98.IN134
IR[3] => Mux98.IN135
IR[3] => Mux98.IN136
IR[3] => Mux98.IN137
IR[3] => Mux98.IN138
IR[3] => Mux98.IN139
IR[3] => Mux98.IN140
IR[3] => Mux98.IN141
IR[3] => Mux98.IN142
IR[3] => Mux98.IN143
IR[3] => Mux98.IN144
IR[3] => Mux98.IN145
IR[3] => Mux98.IN146
IR[3] => Mux98.IN147
IR[3] => Mux98.IN148
IR[3] => Mux98.IN149
IR[3] => Mux98.IN150
IR[3] => Mux98.IN151
IR[3] => Mux98.IN152
IR[3] => Mux98.IN153
IR[3] => Mux98.IN154
IR[3] => Mux98.IN155
IR[3] => Mux98.IN156
IR[3] => Mux98.IN157
IR[3] => Mux98.IN158
IR[3] => Mux98.IN159
IR[3] => Mux98.IN160
IR[3] => Mux98.IN161
IR[3] => Mux98.IN162
IR[3] => Mux98.IN163
IR[3] => Mux98.IN164
IR[3] => Mux98.IN165
IR[3] => Mux98.IN166
IR[3] => Mux98.IN167
IR[3] => Mux98.IN168
IR[3] => Mux98.IN169
IR[3] => Mux98.IN170
IR[3] => Mux98.IN171
IR[3] => Mux98.IN172
IR[3] => Mux98.IN173
IR[3] => Mux98.IN174
IR[3] => Mux98.IN175
IR[3] => Mux98.IN176
IR[3] => Mux98.IN177
IR[3] => Mux98.IN178
IR[3] => Mux98.IN179
IR[3] => Mux98.IN180
IR[3] => Mux98.IN181
IR[3] => Mux98.IN182
IR[3] => Mux98.IN183
IR[3] => Mux98.IN184
IR[3] => Mux98.IN185
IR[3] => Mux98.IN186
IR[3] => Mux98.IN187
IR[3] => Mux98.IN188
IR[3] => Mux98.IN189
IR[3] => Mux98.IN190
IR[3] => Mux98.IN191
IR[3] => Mux98.IN192
IR[3] => Mux98.IN193
IR[3] => Mux98.IN194
IR[3] => Mux98.IN195
IR[3] => Mux98.IN196
IR[3] => Mux98.IN197
IR[3] => Mux98.IN198
IR[3] => Mux98.IN199
IR[3] => Mux98.IN200
IR[3] => Mux98.IN201
IR[3] => Mux98.IN202
IR[3] => Mux98.IN203
IR[3] => Mux98.IN204
IR[3] => Mux98.IN205
IR[3] => Mux98.IN206
IR[3] => Mux98.IN207
IR[3] => Mux98.IN208
IR[3] => Mux98.IN209
IR[3] => Mux98.IN210
IR[3] => Mux98.IN211
IR[3] => Mux98.IN212
IR[3] => Mux98.IN213
IR[3] => Mux98.IN214
IR[3] => Mux98.IN215
IR[3] => Mux98.IN216
IR[3] => Mux98.IN217
IR[3] => Mux98.IN218
IR[3] => Mux98.IN219
IR[3] => Mux98.IN220
IR[3] => Mux98.IN221
IR[3] => Mux98.IN222
IR[3] => Mux98.IN223
IR[3] => Mux98.IN224
IR[3] => Mux98.IN225
IR[3] => Mux98.IN226
IR[3] => Mux98.IN227
IR[3] => Mux98.IN228
IR[3] => Mux98.IN229
IR[3] => Mux98.IN230
IR[3] => Mux98.IN231
IR[3] => Mux98.IN232
IR[3] => Mux98.IN233
IR[3] => Mux98.IN234
IR[3] => Mux98.IN235
IR[3] => Mux98.IN236
IR[3] => Mux98.IN237
IR[3] => Mux98.IN238
IR[3] => Mux98.IN239
IR[3] => Mux98.IN240
IR[3] => Mux98.IN241
IR[3] => Mux98.IN242
IR[3] => Mux98.IN243
IR[3] => Mux98.IN244
IR[3] => Mux98.IN245
IR[3] => Mux98.IN246
IR[3] => Mux98.IN247
IR[3] => Mux98.IN248
IR[3] => Mux98.IN249
IR[3] => Mux98.IN250
IR[3] => Mux98.IN251
IR[3] => Mux98.IN252
IR[3] => Mux98.IN253
IR[3] => Mux98.IN254
IR[3] => Mux98.IN255
IR[3] => Mux98.IN256
IR[3] => Mux98.IN257
IR[3] => Mux98.IN258
IR[3] => Mux98.IN259
IR[3] => Mux98.IN260
IR[3] => Mux99.IN260
IR[3] => Mux100.IN260
IR[3] => Mux101.IN260
IR[3] => Mux102.IN260
IR[3] => Mux103.IN260
IR[3] => Mux104.IN260
IR[3] => Mux105.IN260
IR[3] => Mux106.IN260
IR[3] => Mux107.IN66
IR[3] => Mux108.IN260
IR[3] => Mux109.IN260
IR[3] => Mux110.IN260
IR[3] => Mux111.IN260
IR[3] => Mux113.IN260
IR[3] => Mux114.IN260
IR[3] => Mux115.IN260
IR[3] => ALU_Op.DATAA
IR[3] => ALU_Op.DATAA
IR[3] => Mux141.IN6
IR[3] => Mux141.IN7
IR[3] => Mux145.IN1
IR[3] => Mux145.IN2
IR[3] => Mux145.IN3
IR[3] => Mux145.IN4
IR[3] => Mux145.IN5
IR[3] => Mux145.IN6
IR[3] => Mux145.IN7
IR[3] => Mux147.IN7
IR[3] => Mux150.IN1
IR[3] => Mux150.IN2
IR[3] => Mux150.IN3
IR[3] => Mux150.IN4
IR[3] => Mux150.IN5
IR[3] => Mux150.IN6
IR[3] => Mux150.IN7
IR[3] => Mux160.IN1
IR[3] => Mux160.IN2
IR[3] => Mux160.IN3
IR[3] => Set_BusA_To.DATAB
IR[3] => Mux180.IN7
IR[3] => Mux181.IN3
IR[3] => Mux189.IN1
IR[3] => Mux189.IN2
IR[3] => Mux189.IN3
IR[3] => Mux189.IN4
IR[3] => Mux189.IN5
IR[3] => Mux189.IN6
IR[3] => Mux189.IN7
IR[3] => Mux190.IN3
IR[3] => Mux194.IN131
IR[3] => Mux195.IN260
IR[3] => Mux196.IN260
IR[3] => Mux197.IN260
IR[3] => Mux201.IN66
IR[3] => Mux202.IN66
IR[3] => Mux203.IN260
IR[3] => Mux205.IN260
IR[3] => Mux206.IN66
IR[3] => Mux207.IN260
IR[3] => Mux208.IN66
IR[3] => Mux209.IN260
IR[3] => Mux210.IN260
IR[3] => Mux211.IN260
IR[3] => Mux212.IN66
IR[3] => Mux213.IN131
IR[3] => Mux214.IN260
IR[3] => Mux215.IN260
IR[3] => Mux216.IN66
IR[3] => Mux217.IN260
IR[3] => Mux222.IN260
IR[3] => Mux223.IN260
IR[3] => Mux224.IN260
IR[3] => Mux225.IN38
IR[3] => Mux225.IN39
IR[3] => Mux225.IN40
IR[3] => Mux225.IN41
IR[3] => Mux225.IN42
IR[3] => Mux225.IN43
IR[3] => Mux225.IN44
IR[3] => Mux225.IN45
IR[3] => Mux225.IN46
IR[3] => Mux225.IN47
IR[3] => Mux225.IN48
IR[3] => Mux225.IN49
IR[3] => Mux225.IN50
IR[3] => Mux225.IN51
IR[3] => Mux225.IN52
IR[3] => Mux225.IN53
IR[3] => Mux225.IN54
IR[3] => Mux225.IN55
IR[3] => Mux225.IN56
IR[3] => Mux225.IN57
IR[3] => Mux225.IN58
IR[3] => Mux225.IN59
IR[3] => Mux225.IN60
IR[3] => Mux225.IN61
IR[3] => Mux225.IN62
IR[3] => Mux225.IN63
IR[3] => Mux225.IN64
IR[3] => Mux225.IN65
IR[3] => Mux225.IN66
IR[3] => Mux225.IN67
IR[3] => Mux225.IN68
IR[3] => Mux225.IN69
IR[3] => Mux225.IN70
IR[3] => Mux225.IN71
IR[3] => Mux225.IN72
IR[3] => Mux225.IN73
IR[3] => Mux225.IN74
IR[3] => Mux225.IN75
IR[3] => Mux225.IN76
IR[3] => Mux225.IN77
IR[3] => Mux225.IN78
IR[3] => Mux225.IN79
IR[3] => Mux225.IN80
IR[3] => Mux225.IN81
IR[3] => Mux225.IN82
IR[3] => Mux225.IN83
IR[3] => Mux225.IN84
IR[3] => Mux225.IN85
IR[3] => Mux225.IN86
IR[3] => Mux225.IN87
IR[3] => Mux225.IN88
IR[3] => Mux225.IN89
IR[3] => Mux225.IN90
IR[3] => Mux225.IN91
IR[3] => Mux225.IN92
IR[3] => Mux225.IN93
IR[3] => Mux225.IN94
IR[3] => Mux225.IN95
IR[3] => Mux225.IN96
IR[3] => Mux225.IN97
IR[3] => Mux225.IN98
IR[3] => Mux225.IN99
IR[3] => Mux225.IN100
IR[3] => Mux225.IN101
IR[3] => Mux225.IN102
IR[3] => Mux225.IN103
IR[3] => Mux225.IN104
IR[3] => Mux225.IN105
IR[3] => Mux225.IN106
IR[3] => Mux225.IN107
IR[3] => Mux225.IN108
IR[3] => Mux225.IN109
IR[3] => Mux225.IN110
IR[3] => Mux225.IN111
IR[3] => Mux225.IN112
IR[3] => Mux225.IN113
IR[3] => Mux225.IN114
IR[3] => Mux225.IN115
IR[3] => Mux225.IN116
IR[3] => Mux225.IN117
IR[3] => Mux225.IN118
IR[3] => Mux225.IN119
IR[3] => Mux225.IN120
IR[3] => Mux225.IN121
IR[3] => Mux225.IN122
IR[3] => Mux225.IN123
IR[3] => Mux225.IN124
IR[3] => Mux225.IN125
IR[3] => Mux225.IN126
IR[3] => Mux225.IN127
IR[3] => Mux225.IN128
IR[3] => Mux225.IN129
IR[3] => Mux225.IN130
IR[3] => Mux225.IN131
IR[3] => Mux225.IN132
IR[3] => Mux225.IN133
IR[3] => Mux225.IN134
IR[3] => Mux225.IN135
IR[3] => Mux225.IN136
IR[3] => Mux225.IN137
IR[3] => Mux225.IN138
IR[3] => Mux225.IN139
IR[3] => Mux225.IN140
IR[3] => Mux225.IN141
IR[3] => Mux225.IN142
IR[3] => Mux225.IN143
IR[3] => Mux225.IN144
IR[3] => Mux225.IN145
IR[3] => Mux225.IN146
IR[3] => Mux225.IN147
IR[3] => Mux225.IN148
IR[3] => Mux225.IN149
IR[3] => Mux225.IN150
IR[3] => Mux225.IN151
IR[3] => Mux225.IN152
IR[3] => Mux225.IN153
IR[3] => Mux225.IN154
IR[3] => Mux225.IN155
IR[3] => Mux225.IN156
IR[3] => Mux225.IN157
IR[3] => Mux225.IN158
IR[3] => Mux225.IN159
IR[3] => Mux225.IN160
IR[3] => Mux225.IN161
IR[3] => Mux225.IN162
IR[3] => Mux225.IN163
IR[3] => Mux225.IN164
IR[3] => Mux225.IN165
IR[3] => Mux225.IN166
IR[3] => Mux225.IN167
IR[3] => Mux225.IN168
IR[3] => Mux225.IN169
IR[3] => Mux225.IN170
IR[3] => Mux225.IN171
IR[3] => Mux225.IN172
IR[3] => Mux225.IN173
IR[3] => Mux225.IN174
IR[3] => Mux225.IN175
IR[3] => Mux225.IN176
IR[3] => Mux225.IN177
IR[3] => Mux225.IN178
IR[3] => Mux225.IN179
IR[3] => Mux225.IN180
IR[3] => Mux225.IN181
IR[3] => Mux225.IN182
IR[3] => Mux225.IN183
IR[3] => Mux225.IN184
IR[3] => Mux225.IN185
IR[3] => Mux225.IN186
IR[3] => Mux225.IN187
IR[3] => Mux225.IN188
IR[3] => Mux225.IN189
IR[3] => Mux225.IN190
IR[3] => Mux225.IN191
IR[3] => Mux225.IN192
IR[3] => Mux225.IN193
IR[3] => Mux225.IN194
IR[3] => Mux225.IN195
IR[3] => Mux225.IN196
IR[3] => Mux225.IN197
IR[3] => Mux225.IN198
IR[3] => Mux225.IN199
IR[3] => Mux225.IN200
IR[3] => Mux225.IN201
IR[3] => Mux225.IN202
IR[3] => Mux225.IN203
IR[3] => Mux225.IN204
IR[3] => Mux225.IN205
IR[3] => Mux225.IN206
IR[3] => Mux225.IN207
IR[3] => Mux225.IN208
IR[3] => Mux225.IN209
IR[3] => Mux225.IN210
IR[3] => Mux225.IN211
IR[3] => Mux225.IN212
IR[3] => Mux225.IN213
IR[3] => Mux225.IN214
IR[3] => Mux225.IN215
IR[3] => Mux225.IN216
IR[3] => Mux225.IN217
IR[3] => Mux225.IN218
IR[3] => Mux225.IN219
IR[3] => Mux225.IN220
IR[3] => Mux225.IN221
IR[3] => Mux225.IN222
IR[3] => Mux225.IN223
IR[3] => Mux225.IN224
IR[3] => Mux225.IN225
IR[3] => Mux225.IN226
IR[3] => Mux225.IN227
IR[3] => Mux225.IN228
IR[3] => Mux225.IN229
IR[3] => Mux225.IN230
IR[3] => Mux225.IN231
IR[3] => Mux225.IN232
IR[3] => Mux225.IN233
IR[3] => Mux225.IN234
IR[3] => Mux225.IN235
IR[3] => Mux225.IN236
IR[3] => Mux225.IN237
IR[3] => Mux225.IN238
IR[3] => Mux225.IN239
IR[3] => Mux225.IN240
IR[3] => Mux225.IN241
IR[3] => Mux225.IN242
IR[3] => Mux225.IN243
IR[3] => Mux225.IN244
IR[3] => Mux225.IN245
IR[3] => Mux225.IN246
IR[3] => Mux225.IN247
IR[3] => Mux225.IN248
IR[3] => Mux225.IN249
IR[3] => Mux225.IN250
IR[3] => Mux225.IN251
IR[3] => Mux225.IN252
IR[3] => Mux225.IN253
IR[3] => Mux225.IN254
IR[3] => Mux225.IN255
IR[3] => Mux225.IN256
IR[3] => Mux225.IN257
IR[3] => Mux225.IN258
IR[3] => Mux225.IN259
IR[3] => Mux225.IN260
IR[3] => Mux227.IN260
IR[3] => Mux228.IN260
IR[3] => Mux232.IN131
IR[3] => Mux233.IN260
IR[3] => Mux234.IN131
IR[3] => Mux235.IN131
IR[3] => Mux236.IN260
IR[3] => Mux237.IN260
IR[3] => Equal4.IN0
IR[3] => Equal6.IN5
IR[3] => Equal8.IN2
IR[4] => Mux1.IN7
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux42.IN5
IR[4] => Mux58.IN259
IR[4] => Mux59.IN154
IR[4] => Mux60.IN154
IR[4] => Mux61.IN154
IR[4] => Mux62.IN259
IR[4] => Mux64.IN259
IR[4] => Mux65.IN196
IR[4] => Mux65.IN197
IR[4] => Mux65.IN198
IR[4] => Mux65.IN199
IR[4] => Mux65.IN200
IR[4] => Mux65.IN201
IR[4] => Mux65.IN202
IR[4] => Mux65.IN203
IR[4] => Mux65.IN204
IR[4] => Mux65.IN205
IR[4] => Mux65.IN206
IR[4] => Mux65.IN207
IR[4] => Mux65.IN208
IR[4] => Mux65.IN209
IR[4] => Mux65.IN210
IR[4] => Mux65.IN211
IR[4] => Mux65.IN212
IR[4] => Mux65.IN213
IR[4] => Mux65.IN214
IR[4] => Mux65.IN215
IR[4] => Mux65.IN216
IR[4] => Mux65.IN217
IR[4] => Mux65.IN218
IR[4] => Mux65.IN219
IR[4] => Mux65.IN220
IR[4] => Mux65.IN221
IR[4] => Mux65.IN222
IR[4] => Mux65.IN223
IR[4] => Mux65.IN224
IR[4] => Mux65.IN225
IR[4] => Mux65.IN226
IR[4] => Mux65.IN227
IR[4] => Mux65.IN228
IR[4] => Mux65.IN229
IR[4] => Mux65.IN230
IR[4] => Mux65.IN231
IR[4] => Mux65.IN232
IR[4] => Mux65.IN233
IR[4] => Mux65.IN234
IR[4] => Mux65.IN235
IR[4] => Mux65.IN236
IR[4] => Mux65.IN237
IR[4] => Mux65.IN238
IR[4] => Mux65.IN239
IR[4] => Mux65.IN240
IR[4] => Mux65.IN241
IR[4] => Mux65.IN242
IR[4] => Mux65.IN243
IR[4] => Mux65.IN244
IR[4] => Mux65.IN245
IR[4] => Mux65.IN246
IR[4] => Mux65.IN247
IR[4] => Mux65.IN248
IR[4] => Mux65.IN249
IR[4] => Mux65.IN250
IR[4] => Mux65.IN251
IR[4] => Mux65.IN252
IR[4] => Mux65.IN253
IR[4] => Mux65.IN254
IR[4] => Mux65.IN255
IR[4] => Mux65.IN256
IR[4] => Mux65.IN257
IR[4] => Mux65.IN258
IR[4] => Mux65.IN259
IR[4] => Mux66.IN196
IR[4] => Mux67.IN259
IR[4] => Mux68.IN259
IR[4] => Mux69.IN258
IR[4] => Mux70.IN259
IR[4] => Mux71.IN259
IR[4] => Mux72.IN259
IR[4] => Mux73.IN259
IR[4] => Mux74.IN259
IR[4] => Mux75.IN259
IR[4] => Mux76.IN259
IR[4] => Mux77.IN259
IR[4] => Mux78.IN259
IR[4] => Mux80.IN259
IR[4] => Mux81.IN259
IR[4] => Mux82.IN259
IR[4] => Mux83.IN259
IR[4] => Mux84.IN259
IR[4] => Mux85.IN259
IR[4] => Mux86.IN259
IR[4] => Mux87.IN259
IR[4] => Mux88.IN259
IR[4] => Mux89.IN251
IR[4] => Mux89.IN252
IR[4] => Mux89.IN253
IR[4] => Mux89.IN254
IR[4] => Mux89.IN255
IR[4] => Mux89.IN256
IR[4] => Mux89.IN257
IR[4] => Mux89.IN258
IR[4] => Mux89.IN259
IR[4] => Mux90.IN259
IR[4] => Mux91.IN259
IR[4] => Mux92.IN259
IR[4] => Mux93.IN259
IR[4] => Mux94.IN259
IR[4] => Mux95.IN259
IR[4] => Mux96.IN259
IR[4] => Mux97.IN29
IR[4] => Mux97.IN30
IR[4] => Mux97.IN31
IR[4] => Mux97.IN32
IR[4] => Mux97.IN33
IR[4] => Mux97.IN34
IR[4] => Mux97.IN35
IR[4] => Mux97.IN36
IR[4] => Mux97.IN37
IR[4] => Mux97.IN38
IR[4] => Mux97.IN39
IR[4] => Mux97.IN40
IR[4] => Mux97.IN41
IR[4] => Mux97.IN42
IR[4] => Mux97.IN43
IR[4] => Mux97.IN44
IR[4] => Mux97.IN45
IR[4] => Mux97.IN46
IR[4] => Mux97.IN47
IR[4] => Mux97.IN48
IR[4] => Mux97.IN49
IR[4] => Mux97.IN50
IR[4] => Mux97.IN51
IR[4] => Mux97.IN52
IR[4] => Mux97.IN53
IR[4] => Mux97.IN54
IR[4] => Mux97.IN55
IR[4] => Mux97.IN56
IR[4] => Mux97.IN57
IR[4] => Mux97.IN58
IR[4] => Mux97.IN59
IR[4] => Mux97.IN60
IR[4] => Mux97.IN61
IR[4] => Mux97.IN62
IR[4] => Mux97.IN63
IR[4] => Mux97.IN64
IR[4] => Mux97.IN65
IR[4] => Mux97.IN66
IR[4] => Mux97.IN67
IR[4] => Mux97.IN68
IR[4] => Mux97.IN69
IR[4] => Mux97.IN70
IR[4] => Mux97.IN71
IR[4] => Mux97.IN72
IR[4] => Mux97.IN73
IR[4] => Mux97.IN74
IR[4] => Mux97.IN75
IR[4] => Mux97.IN76
IR[4] => Mux97.IN77
IR[4] => Mux97.IN78
IR[4] => Mux97.IN79
IR[4] => Mux97.IN80
IR[4] => Mux97.IN81
IR[4] => Mux97.IN82
IR[4] => Mux97.IN83
IR[4] => Mux97.IN84
IR[4] => Mux97.IN85
IR[4] => Mux97.IN86
IR[4] => Mux97.IN87
IR[4] => Mux97.IN88
IR[4] => Mux97.IN89
IR[4] => Mux97.IN90
IR[4] => Mux97.IN91
IR[4] => Mux97.IN92
IR[4] => Mux97.IN93
IR[4] => Mux97.IN94
IR[4] => Mux97.IN95
IR[4] => Mux97.IN96
IR[4] => Mux97.IN97
IR[4] => Mux97.IN98
IR[4] => Mux97.IN99
IR[4] => Mux97.IN100
IR[4] => Mux97.IN101
IR[4] => Mux97.IN102
IR[4] => Mux97.IN103
IR[4] => Mux97.IN104
IR[4] => Mux97.IN105
IR[4] => Mux97.IN106
IR[4] => Mux97.IN107
IR[4] => Mux97.IN108
IR[4] => Mux97.IN109
IR[4] => Mux97.IN110
IR[4] => Mux97.IN111
IR[4] => Mux97.IN112
IR[4] => Mux97.IN113
IR[4] => Mux97.IN114
IR[4] => Mux97.IN115
IR[4] => Mux97.IN116
IR[4] => Mux97.IN117
IR[4] => Mux97.IN118
IR[4] => Mux97.IN119
IR[4] => Mux97.IN120
IR[4] => Mux97.IN121
IR[4] => Mux97.IN122
IR[4] => Mux97.IN123
IR[4] => Mux97.IN124
IR[4] => Mux97.IN125
IR[4] => Mux97.IN126
IR[4] => Mux97.IN127
IR[4] => Mux97.IN128
IR[4] => Mux97.IN129
IR[4] => Mux97.IN130
IR[4] => Mux97.IN131
IR[4] => Mux97.IN132
IR[4] => Mux97.IN133
IR[4] => Mux97.IN134
IR[4] => Mux97.IN135
IR[4] => Mux97.IN136
IR[4] => Mux97.IN137
IR[4] => Mux97.IN138
IR[4] => Mux97.IN139
IR[4] => Mux97.IN140
IR[4] => Mux97.IN141
IR[4] => Mux97.IN142
IR[4] => Mux97.IN143
IR[4] => Mux97.IN144
IR[4] => Mux97.IN145
IR[4] => Mux97.IN146
IR[4] => Mux97.IN147
IR[4] => Mux97.IN148
IR[4] => Mux97.IN149
IR[4] => Mux97.IN150
IR[4] => Mux97.IN151
IR[4] => Mux97.IN152
IR[4] => Mux97.IN153
IR[4] => Mux97.IN154
IR[4] => Mux97.IN155
IR[4] => Mux97.IN156
IR[4] => Mux97.IN157
IR[4] => Mux97.IN158
IR[4] => Mux97.IN159
IR[4] => Mux97.IN160
IR[4] => Mux97.IN161
IR[4] => Mux97.IN162
IR[4] => Mux97.IN163
IR[4] => Mux97.IN164
IR[4] => Mux97.IN165
IR[4] => Mux97.IN166
IR[4] => Mux97.IN167
IR[4] => Mux97.IN168
IR[4] => Mux97.IN169
IR[4] => Mux97.IN170
IR[4] => Mux97.IN171
IR[4] => Mux97.IN172
IR[4] => Mux97.IN173
IR[4] => Mux97.IN174
IR[4] => Mux97.IN175
IR[4] => Mux97.IN176
IR[4] => Mux97.IN177
IR[4] => Mux97.IN178
IR[4] => Mux97.IN179
IR[4] => Mux97.IN180
IR[4] => Mux97.IN181
IR[4] => Mux97.IN182
IR[4] => Mux97.IN183
IR[4] => Mux97.IN184
IR[4] => Mux97.IN185
IR[4] => Mux97.IN186
IR[4] => Mux97.IN187
IR[4] => Mux97.IN188
IR[4] => Mux97.IN189
IR[4] => Mux97.IN190
IR[4] => Mux97.IN191
IR[4] => Mux97.IN192
IR[4] => Mux97.IN193
IR[4] => Mux97.IN194
IR[4] => Mux97.IN195
IR[4] => Mux97.IN196
IR[4] => Mux97.IN197
IR[4] => Mux97.IN198
IR[4] => Mux97.IN199
IR[4] => Mux97.IN200
IR[4] => Mux97.IN201
IR[4] => Mux97.IN202
IR[4] => Mux97.IN203
IR[4] => Mux97.IN204
IR[4] => Mux97.IN205
IR[4] => Mux97.IN206
IR[4] => Mux97.IN207
IR[4] => Mux97.IN208
IR[4] => Mux97.IN209
IR[4] => Mux97.IN210
IR[4] => Mux97.IN211
IR[4] => Mux97.IN212
IR[4] => Mux97.IN213
IR[4] => Mux97.IN214
IR[4] => Mux97.IN215
IR[4] => Mux97.IN216
IR[4] => Mux97.IN217
IR[4] => Mux97.IN218
IR[4] => Mux97.IN219
IR[4] => Mux97.IN220
IR[4] => Mux97.IN221
IR[4] => Mux97.IN222
IR[4] => Mux97.IN223
IR[4] => Mux97.IN224
IR[4] => Mux97.IN225
IR[4] => Mux97.IN226
IR[4] => Mux97.IN227
IR[4] => Mux97.IN228
IR[4] => Mux97.IN229
IR[4] => Mux97.IN230
IR[4] => Mux97.IN231
IR[4] => Mux97.IN232
IR[4] => Mux97.IN233
IR[4] => Mux97.IN234
IR[4] => Mux97.IN235
IR[4] => Mux97.IN236
IR[4] => Mux97.IN237
IR[4] => Mux97.IN238
IR[4] => Mux97.IN239
IR[4] => Mux97.IN240
IR[4] => Mux97.IN241
IR[4] => Mux97.IN242
IR[4] => Mux97.IN243
IR[4] => Mux97.IN244
IR[4] => Mux97.IN245
IR[4] => Mux97.IN246
IR[4] => Mux97.IN247
IR[4] => Mux97.IN248
IR[4] => Mux97.IN249
IR[4] => Mux97.IN250
IR[4] => Mux97.IN251
IR[4] => Mux97.IN252
IR[4] => Mux97.IN253
IR[4] => Mux97.IN254
IR[4] => Mux97.IN255
IR[4] => Mux97.IN256
IR[4] => Mux97.IN257
IR[4] => Mux97.IN258
IR[4] => Mux97.IN259
IR[4] => Mux98.IN29
IR[4] => Mux99.IN259
IR[4] => Mux100.IN259
IR[4] => Mux101.IN259
IR[4] => Mux102.IN259
IR[4] => Mux103.IN259
IR[4] => Mux104.IN259
IR[4] => Mux105.IN259
IR[4] => Mux106.IN259
IR[4] => Mux108.IN259
IR[4] => Mux109.IN259
IR[4] => Mux110.IN259
IR[4] => Mux111.IN259
IR[4] => Mux113.IN259
IR[4] => Mux114.IN259
IR[4] => Mux115.IN259
IR[4] => ALU_Op.DATAA
IR[4] => ALU_Op.DATAA
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux144.IN1
IR[4] => Mux144.IN2
IR[4] => Mux144.IN3
IR[4] => Mux144.IN4
IR[4] => Mux144.IN5
IR[4] => Mux144.IN6
IR[4] => Mux144.IN7
IR[4] => Mux149.IN1
IR[4] => Mux149.IN2
IR[4] => Mux149.IN3
IR[4] => Mux149.IN4
IR[4] => Mux149.IN5
IR[4] => Mux149.IN6
IR[4] => Mux149.IN7
IR[4] => Mux154.IN5
IR[4] => Mux155.IN5
IR[4] => Mux156.IN5
IR[4] => Mux157.IN2
IR[4] => Mux157.IN3
IR[4] => Mux157.IN4
IR[4] => Mux157.IN5
IR[4] => Mux159.IN1
IR[4] => Mux159.IN2
IR[4] => Mux159.IN3
IR[4] => Mux168.IN1
IR[4] => Mux168.IN2
IR[4] => Mux168.IN3
IR[4] => Set_BusA_To.DATAB
IR[4] => Mux179.IN7
IR[4] => Mux188.IN1
IR[4] => Mux188.IN2
IR[4] => Mux188.IN3
IR[4] => Mux188.IN4
IR[4] => Mux188.IN5
IR[4] => Mux188.IN6
IR[4] => Mux188.IN7
IR[4] => Mux193.IN131
IR[4] => Mux195.IN259
IR[4] => Mux196.IN259
IR[4] => Mux197.IN259
IR[4] => Mux198.IN131
IR[4] => Mux200.IN131
IR[4] => Mux203.IN259
IR[4] => Mux205.IN259
IR[4] => Mux207.IN259
IR[4] => Mux209.IN259
IR[4] => Mux210.IN259
IR[4] => Mux211.IN259
IR[4] => Mux214.IN259
IR[4] => Mux215.IN259
IR[4] => Mux217.IN259
IR[4] => Mux222.IN259
IR[4] => Mux223.IN259
IR[4] => Mux224.IN37
IR[4] => Mux224.IN38
IR[4] => Mux224.IN39
IR[4] => Mux224.IN40
IR[4] => Mux224.IN41
IR[4] => Mux224.IN42
IR[4] => Mux224.IN43
IR[4] => Mux224.IN44
IR[4] => Mux224.IN45
IR[4] => Mux224.IN46
IR[4] => Mux224.IN47
IR[4] => Mux224.IN48
IR[4] => Mux224.IN49
IR[4] => Mux224.IN50
IR[4] => Mux224.IN51
IR[4] => Mux224.IN52
IR[4] => Mux224.IN53
IR[4] => Mux224.IN54
IR[4] => Mux224.IN55
IR[4] => Mux224.IN56
IR[4] => Mux224.IN57
IR[4] => Mux224.IN58
IR[4] => Mux224.IN59
IR[4] => Mux224.IN60
IR[4] => Mux224.IN61
IR[4] => Mux224.IN62
IR[4] => Mux224.IN63
IR[4] => Mux224.IN64
IR[4] => Mux224.IN65
IR[4] => Mux224.IN66
IR[4] => Mux224.IN67
IR[4] => Mux224.IN68
IR[4] => Mux224.IN69
IR[4] => Mux224.IN70
IR[4] => Mux224.IN71
IR[4] => Mux224.IN72
IR[4] => Mux224.IN73
IR[4] => Mux224.IN74
IR[4] => Mux224.IN75
IR[4] => Mux224.IN76
IR[4] => Mux224.IN77
IR[4] => Mux224.IN78
IR[4] => Mux224.IN79
IR[4] => Mux224.IN80
IR[4] => Mux224.IN81
IR[4] => Mux224.IN82
IR[4] => Mux224.IN83
IR[4] => Mux224.IN84
IR[4] => Mux224.IN85
IR[4] => Mux224.IN86
IR[4] => Mux224.IN87
IR[4] => Mux224.IN88
IR[4] => Mux224.IN89
IR[4] => Mux224.IN90
IR[4] => Mux224.IN91
IR[4] => Mux224.IN92
IR[4] => Mux224.IN93
IR[4] => Mux224.IN94
IR[4] => Mux224.IN95
IR[4] => Mux224.IN96
IR[4] => Mux224.IN97
IR[4] => Mux224.IN98
IR[4] => Mux224.IN99
IR[4] => Mux224.IN100
IR[4] => Mux224.IN101
IR[4] => Mux224.IN102
IR[4] => Mux224.IN103
IR[4] => Mux224.IN104
IR[4] => Mux224.IN105
IR[4] => Mux224.IN106
IR[4] => Mux224.IN107
IR[4] => Mux224.IN108
IR[4] => Mux224.IN109
IR[4] => Mux224.IN110
IR[4] => Mux224.IN111
IR[4] => Mux224.IN112
IR[4] => Mux224.IN113
IR[4] => Mux224.IN114
IR[4] => Mux224.IN115
IR[4] => Mux224.IN116
IR[4] => Mux224.IN117
IR[4] => Mux224.IN118
IR[4] => Mux224.IN119
IR[4] => Mux224.IN120
IR[4] => Mux224.IN121
IR[4] => Mux224.IN122
IR[4] => Mux224.IN123
IR[4] => Mux224.IN124
IR[4] => Mux224.IN125
IR[4] => Mux224.IN126
IR[4] => Mux224.IN127
IR[4] => Mux224.IN128
IR[4] => Mux224.IN129
IR[4] => Mux224.IN130
IR[4] => Mux224.IN131
IR[4] => Mux224.IN132
IR[4] => Mux224.IN133
IR[4] => Mux224.IN134
IR[4] => Mux224.IN135
IR[4] => Mux224.IN136
IR[4] => Mux224.IN137
IR[4] => Mux224.IN138
IR[4] => Mux224.IN139
IR[4] => Mux224.IN140
IR[4] => Mux224.IN141
IR[4] => Mux224.IN142
IR[4] => Mux224.IN143
IR[4] => Mux224.IN144
IR[4] => Mux224.IN145
IR[4] => Mux224.IN146
IR[4] => Mux224.IN147
IR[4] => Mux224.IN148
IR[4] => Mux224.IN149
IR[4] => Mux224.IN150
IR[4] => Mux224.IN151
IR[4] => Mux224.IN152
IR[4] => Mux224.IN153
IR[4] => Mux224.IN154
IR[4] => Mux224.IN155
IR[4] => Mux224.IN156
IR[4] => Mux224.IN157
IR[4] => Mux224.IN158
IR[4] => Mux224.IN159
IR[4] => Mux224.IN160
IR[4] => Mux224.IN161
IR[4] => Mux224.IN162
IR[4] => Mux224.IN163
IR[4] => Mux224.IN164
IR[4] => Mux224.IN165
IR[4] => Mux224.IN166
IR[4] => Mux224.IN167
IR[4] => Mux224.IN168
IR[4] => Mux224.IN169
IR[4] => Mux224.IN170
IR[4] => Mux224.IN171
IR[4] => Mux224.IN172
IR[4] => Mux224.IN173
IR[4] => Mux224.IN174
IR[4] => Mux224.IN175
IR[4] => Mux224.IN176
IR[4] => Mux224.IN177
IR[4] => Mux224.IN178
IR[4] => Mux224.IN179
IR[4] => Mux224.IN180
IR[4] => Mux224.IN181
IR[4] => Mux224.IN182
IR[4] => Mux224.IN183
IR[4] => Mux224.IN184
IR[4] => Mux224.IN185
IR[4] => Mux224.IN186
IR[4] => Mux224.IN187
IR[4] => Mux224.IN188
IR[4] => Mux224.IN189
IR[4] => Mux224.IN190
IR[4] => Mux224.IN191
IR[4] => Mux224.IN192
IR[4] => Mux224.IN193
IR[4] => Mux224.IN194
IR[4] => Mux224.IN195
IR[4] => Mux224.IN196
IR[4] => Mux224.IN197
IR[4] => Mux224.IN198
IR[4] => Mux224.IN199
IR[4] => Mux224.IN200
IR[4] => Mux224.IN201
IR[4] => Mux224.IN202
IR[4] => Mux224.IN203
IR[4] => Mux224.IN204
IR[4] => Mux224.IN205
IR[4] => Mux224.IN206
IR[4] => Mux224.IN207
IR[4] => Mux224.IN208
IR[4] => Mux224.IN209
IR[4] => Mux224.IN210
IR[4] => Mux224.IN211
IR[4] => Mux224.IN212
IR[4] => Mux224.IN213
IR[4] => Mux224.IN214
IR[4] => Mux224.IN215
IR[4] => Mux224.IN216
IR[4] => Mux224.IN217
IR[4] => Mux224.IN218
IR[4] => Mux224.IN219
IR[4] => Mux224.IN220
IR[4] => Mux224.IN221
IR[4] => Mux224.IN222
IR[4] => Mux224.IN223
IR[4] => Mux224.IN224
IR[4] => Mux224.IN225
IR[4] => Mux224.IN226
IR[4] => Mux224.IN227
IR[4] => Mux224.IN228
IR[4] => Mux224.IN229
IR[4] => Mux224.IN230
IR[4] => Mux224.IN231
IR[4] => Mux224.IN232
IR[4] => Mux224.IN233
IR[4] => Mux224.IN234
IR[4] => Mux224.IN235
IR[4] => Mux224.IN236
IR[4] => Mux224.IN237
IR[4] => Mux224.IN238
IR[4] => Mux224.IN239
IR[4] => Mux224.IN240
IR[4] => Mux224.IN241
IR[4] => Mux224.IN242
IR[4] => Mux224.IN243
IR[4] => Mux224.IN244
IR[4] => Mux224.IN245
IR[4] => Mux224.IN246
IR[4] => Mux224.IN247
IR[4] => Mux224.IN248
IR[4] => Mux224.IN249
IR[4] => Mux224.IN250
IR[4] => Mux224.IN251
IR[4] => Mux224.IN252
IR[4] => Mux224.IN253
IR[4] => Mux224.IN254
IR[4] => Mux224.IN255
IR[4] => Mux224.IN256
IR[4] => Mux224.IN257
IR[4] => Mux224.IN258
IR[4] => Mux224.IN259
IR[4] => Mux225.IN37
IR[4] => Mux227.IN259
IR[4] => Mux228.IN259
IR[4] => Mux232.IN130
IR[4] => Mux233.IN259
IR[4] => Mux236.IN259
IR[4] => Mux237.IN259
IR[4] => Equal3.IN1
IR[4] => Equal4.IN2
IR[4] => Equal6.IN1
IR[4] => Equal8.IN5
IR[5] => Mux0.IN7
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux42.IN4
IR[5] => Mux58.IN258
IR[5] => Mux59.IN153
IR[5] => Mux60.IN153
IR[5] => Mux61.IN153
IR[5] => Mux62.IN258
IR[5] => Mux64.IN195
IR[5] => Mux64.IN196
IR[5] => Mux64.IN197
IR[5] => Mux64.IN198
IR[5] => Mux64.IN199
IR[5] => Mux64.IN200
IR[5] => Mux64.IN201
IR[5] => Mux64.IN202
IR[5] => Mux64.IN203
IR[5] => Mux64.IN204
IR[5] => Mux64.IN205
IR[5] => Mux64.IN206
IR[5] => Mux64.IN207
IR[5] => Mux64.IN208
IR[5] => Mux64.IN209
IR[5] => Mux64.IN210
IR[5] => Mux64.IN211
IR[5] => Mux64.IN212
IR[5] => Mux64.IN213
IR[5] => Mux64.IN214
IR[5] => Mux64.IN215
IR[5] => Mux64.IN216
IR[5] => Mux64.IN217
IR[5] => Mux64.IN218
IR[5] => Mux64.IN219
IR[5] => Mux64.IN220
IR[5] => Mux64.IN221
IR[5] => Mux64.IN222
IR[5] => Mux64.IN223
IR[5] => Mux64.IN224
IR[5] => Mux64.IN225
IR[5] => Mux64.IN226
IR[5] => Mux64.IN227
IR[5] => Mux64.IN228
IR[5] => Mux64.IN229
IR[5] => Mux64.IN230
IR[5] => Mux64.IN231
IR[5] => Mux64.IN232
IR[5] => Mux64.IN233
IR[5] => Mux64.IN234
IR[5] => Mux64.IN235
IR[5] => Mux64.IN236
IR[5] => Mux64.IN237
IR[5] => Mux64.IN238
IR[5] => Mux64.IN239
IR[5] => Mux64.IN240
IR[5] => Mux64.IN241
IR[5] => Mux64.IN242
IR[5] => Mux64.IN243
IR[5] => Mux64.IN244
IR[5] => Mux64.IN245
IR[5] => Mux64.IN246
IR[5] => Mux64.IN247
IR[5] => Mux64.IN248
IR[5] => Mux64.IN249
IR[5] => Mux64.IN250
IR[5] => Mux64.IN251
IR[5] => Mux64.IN252
IR[5] => Mux64.IN253
IR[5] => Mux64.IN254
IR[5] => Mux64.IN255
IR[5] => Mux64.IN256
IR[5] => Mux64.IN257
IR[5] => Mux64.IN258
IR[5] => Mux65.IN195
IR[5] => Mux66.IN195
IR[5] => Mux67.IN258
IR[5] => Mux68.IN258
IR[5] => Mux69.IN257
IR[5] => Mux70.IN258
IR[5] => Mux71.IN258
IR[5] => Mux72.IN258
IR[5] => Mux73.IN258
IR[5] => Mux74.IN258
IR[5] => Mux75.IN258
IR[5] => Mux76.IN258
IR[5] => Mux77.IN258
IR[5] => Mux78.IN258
IR[5] => Mux80.IN258
IR[5] => Mux81.IN258
IR[5] => Mux82.IN258
IR[5] => Mux83.IN258
IR[5] => Mux84.IN258
IR[5] => Mux85.IN258
IR[5] => Mux86.IN258
IR[5] => Mux87.IN258
IR[5] => Mux88.IN250
IR[5] => Mux88.IN251
IR[5] => Mux88.IN252
IR[5] => Mux88.IN253
IR[5] => Mux88.IN254
IR[5] => Mux88.IN255
IR[5] => Mux88.IN256
IR[5] => Mux88.IN257
IR[5] => Mux88.IN258
IR[5] => Mux89.IN250
IR[5] => Mux90.IN258
IR[5] => Mux91.IN258
IR[5] => Mux92.IN258
IR[5] => Mux93.IN258
IR[5] => Mux94.IN258
IR[5] => Mux95.IN258
IR[5] => Mux96.IN28
IR[5] => Mux96.IN29
IR[5] => Mux96.IN30
IR[5] => Mux96.IN31
IR[5] => Mux96.IN32
IR[5] => Mux96.IN33
IR[5] => Mux96.IN34
IR[5] => Mux96.IN35
IR[5] => Mux96.IN36
IR[5] => Mux96.IN37
IR[5] => Mux96.IN38
IR[5] => Mux96.IN39
IR[5] => Mux96.IN40
IR[5] => Mux96.IN41
IR[5] => Mux96.IN42
IR[5] => Mux96.IN43
IR[5] => Mux96.IN44
IR[5] => Mux96.IN45
IR[5] => Mux96.IN46
IR[5] => Mux96.IN47
IR[5] => Mux96.IN48
IR[5] => Mux96.IN49
IR[5] => Mux96.IN50
IR[5] => Mux96.IN51
IR[5] => Mux96.IN52
IR[5] => Mux96.IN53
IR[5] => Mux96.IN54
IR[5] => Mux96.IN55
IR[5] => Mux96.IN56
IR[5] => Mux96.IN57
IR[5] => Mux96.IN58
IR[5] => Mux96.IN59
IR[5] => Mux96.IN60
IR[5] => Mux96.IN61
IR[5] => Mux96.IN62
IR[5] => Mux96.IN63
IR[5] => Mux96.IN64
IR[5] => Mux96.IN65
IR[5] => Mux96.IN66
IR[5] => Mux96.IN67
IR[5] => Mux96.IN68
IR[5] => Mux96.IN69
IR[5] => Mux96.IN70
IR[5] => Mux96.IN71
IR[5] => Mux96.IN72
IR[5] => Mux96.IN73
IR[5] => Mux96.IN74
IR[5] => Mux96.IN75
IR[5] => Mux96.IN76
IR[5] => Mux96.IN77
IR[5] => Mux96.IN78
IR[5] => Mux96.IN79
IR[5] => Mux96.IN80
IR[5] => Mux96.IN81
IR[5] => Mux96.IN82
IR[5] => Mux96.IN83
IR[5] => Mux96.IN84
IR[5] => Mux96.IN85
IR[5] => Mux96.IN86
IR[5] => Mux96.IN87
IR[5] => Mux96.IN88
IR[5] => Mux96.IN89
IR[5] => Mux96.IN90
IR[5] => Mux96.IN91
IR[5] => Mux96.IN92
IR[5] => Mux96.IN93
IR[5] => Mux96.IN94
IR[5] => Mux96.IN95
IR[5] => Mux96.IN96
IR[5] => Mux96.IN97
IR[5] => Mux96.IN98
IR[5] => Mux96.IN99
IR[5] => Mux96.IN100
IR[5] => Mux96.IN101
IR[5] => Mux96.IN102
IR[5] => Mux96.IN103
IR[5] => Mux96.IN104
IR[5] => Mux96.IN105
IR[5] => Mux96.IN106
IR[5] => Mux96.IN107
IR[5] => Mux96.IN108
IR[5] => Mux96.IN109
IR[5] => Mux96.IN110
IR[5] => Mux96.IN111
IR[5] => Mux96.IN112
IR[5] => Mux96.IN113
IR[5] => Mux96.IN114
IR[5] => Mux96.IN115
IR[5] => Mux96.IN116
IR[5] => Mux96.IN117
IR[5] => Mux96.IN118
IR[5] => Mux96.IN119
IR[5] => Mux96.IN120
IR[5] => Mux96.IN121
IR[5] => Mux96.IN122
IR[5] => Mux96.IN123
IR[5] => Mux96.IN124
IR[5] => Mux96.IN125
IR[5] => Mux96.IN126
IR[5] => Mux96.IN127
IR[5] => Mux96.IN128
IR[5] => Mux96.IN129
IR[5] => Mux96.IN130
IR[5] => Mux96.IN131
IR[5] => Mux96.IN132
IR[5] => Mux96.IN133
IR[5] => Mux96.IN134
IR[5] => Mux96.IN135
IR[5] => Mux96.IN136
IR[5] => Mux96.IN137
IR[5] => Mux96.IN138
IR[5] => Mux96.IN139
IR[5] => Mux96.IN140
IR[5] => Mux96.IN141
IR[5] => Mux96.IN142
IR[5] => Mux96.IN143
IR[5] => Mux96.IN144
IR[5] => Mux96.IN145
IR[5] => Mux96.IN146
IR[5] => Mux96.IN147
IR[5] => Mux96.IN148
IR[5] => Mux96.IN149
IR[5] => Mux96.IN150
IR[5] => Mux96.IN151
IR[5] => Mux96.IN152
IR[5] => Mux96.IN153
IR[5] => Mux96.IN154
IR[5] => Mux96.IN155
IR[5] => Mux96.IN156
IR[5] => Mux96.IN157
IR[5] => Mux96.IN158
IR[5] => Mux96.IN159
IR[5] => Mux96.IN160
IR[5] => Mux96.IN161
IR[5] => Mux96.IN162
IR[5] => Mux96.IN163
IR[5] => Mux96.IN164
IR[5] => Mux96.IN165
IR[5] => Mux96.IN166
IR[5] => Mux96.IN167
IR[5] => Mux96.IN168
IR[5] => Mux96.IN169
IR[5] => Mux96.IN170
IR[5] => Mux96.IN171
IR[5] => Mux96.IN172
IR[5] => Mux96.IN173
IR[5] => Mux96.IN174
IR[5] => Mux96.IN175
IR[5] => Mux96.IN176
IR[5] => Mux96.IN177
IR[5] => Mux96.IN178
IR[5] => Mux96.IN179
IR[5] => Mux96.IN180
IR[5] => Mux96.IN181
IR[5] => Mux96.IN182
IR[5] => Mux96.IN183
IR[5] => Mux96.IN184
IR[5] => Mux96.IN185
IR[5] => Mux96.IN186
IR[5] => Mux96.IN187
IR[5] => Mux96.IN188
IR[5] => Mux96.IN189
IR[5] => Mux96.IN190
IR[5] => Mux96.IN191
IR[5] => Mux96.IN192
IR[5] => Mux96.IN193
IR[5] => Mux96.IN194
IR[5] => Mux96.IN195
IR[5] => Mux96.IN196
IR[5] => Mux96.IN197
IR[5] => Mux96.IN198
IR[5] => Mux96.IN199
IR[5] => Mux96.IN200
IR[5] => Mux96.IN201
IR[5] => Mux96.IN202
IR[5] => Mux96.IN203
IR[5] => Mux96.IN204
IR[5] => Mux96.IN205
IR[5] => Mux96.IN206
IR[5] => Mux96.IN207
IR[5] => Mux96.IN208
IR[5] => Mux96.IN209
IR[5] => Mux96.IN210
IR[5] => Mux96.IN211
IR[5] => Mux96.IN212
IR[5] => Mux96.IN213
IR[5] => Mux96.IN214
IR[5] => Mux96.IN215
IR[5] => Mux96.IN216
IR[5] => Mux96.IN217
IR[5] => Mux96.IN218
IR[5] => Mux96.IN219
IR[5] => Mux96.IN220
IR[5] => Mux96.IN221
IR[5] => Mux96.IN222
IR[5] => Mux96.IN223
IR[5] => Mux96.IN224
IR[5] => Mux96.IN225
IR[5] => Mux96.IN226
IR[5] => Mux96.IN227
IR[5] => Mux96.IN228
IR[5] => Mux96.IN229
IR[5] => Mux96.IN230
IR[5] => Mux96.IN231
IR[5] => Mux96.IN232
IR[5] => Mux96.IN233
IR[5] => Mux96.IN234
IR[5] => Mux96.IN235
IR[5] => Mux96.IN236
IR[5] => Mux96.IN237
IR[5] => Mux96.IN238
IR[5] => Mux96.IN239
IR[5] => Mux96.IN240
IR[5] => Mux96.IN241
IR[5] => Mux96.IN242
IR[5] => Mux96.IN243
IR[5] => Mux96.IN244
IR[5] => Mux96.IN245
IR[5] => Mux96.IN246
IR[5] => Mux96.IN247
IR[5] => Mux96.IN248
IR[5] => Mux96.IN249
IR[5] => Mux96.IN250
IR[5] => Mux96.IN251
IR[5] => Mux96.IN252
IR[5] => Mux96.IN253
IR[5] => Mux96.IN254
IR[5] => Mux96.IN255
IR[5] => Mux96.IN256
IR[5] => Mux96.IN257
IR[5] => Mux96.IN258
IR[5] => Mux97.IN28
IR[5] => Mux98.IN28
IR[5] => Mux99.IN258
IR[5] => Mux100.IN258
IR[5] => Mux101.IN258
IR[5] => Mux102.IN258
IR[5] => Mux103.IN258
IR[5] => Mux104.IN258
IR[5] => Mux105.IN258
IR[5] => Mux106.IN258
IR[5] => Mux108.IN258
IR[5] => Mux109.IN258
IR[5] => Mux110.IN258
IR[5] => Mux111.IN258
IR[5] => Mux113.IN258
IR[5] => Mux114.IN258
IR[5] => Mux115.IN258
IR[5] => ALU_Op.DATAA
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux143.IN1
IR[5] => Mux143.IN2
IR[5] => Mux143.IN3
IR[5] => Mux143.IN4
IR[5] => Mux143.IN5
IR[5] => Mux143.IN6
IR[5] => Mux143.IN7
IR[5] => Mux148.IN1
IR[5] => Mux148.IN2
IR[5] => Mux148.IN3
IR[5] => Mux148.IN4
IR[5] => Mux148.IN5
IR[5] => Mux148.IN6
IR[5] => Mux148.IN7
IR[5] => Mux154.IN4
IR[5] => Mux155.IN4
IR[5] => Mux156.IN1
IR[5] => Mux156.IN2
IR[5] => Mux156.IN3
IR[5] => Mux156.IN4
IR[5] => Mux157.IN1
IR[5] => Mux158.IN1
IR[5] => Mux158.IN2
IR[5] => Mux158.IN3
IR[5] => Set_BusA_To.DATAB
IR[5] => Mux178.IN7
IR[5] => Mux187.IN1
IR[5] => Mux187.IN2
IR[5] => Mux187.IN3
IR[5] => Mux187.IN4
IR[5] => Mux187.IN5
IR[5] => Mux187.IN6
IR[5] => Mux187.IN7
IR[5] => Mux192.IN66
IR[5] => Mux193.IN130
IR[5] => Mux194.IN130
IR[5] => Mux195.IN258
IR[5] => Mux196.IN258
IR[5] => Mux197.IN258
IR[5] => Mux198.IN130
IR[5] => Mux200.IN130
IR[5] => Mux203.IN258
IR[5] => Mux204.IN66
IR[5] => Mux205.IN258
IR[5] => Mux207.IN258
IR[5] => Mux209.IN258
IR[5] => Mux210.IN258
IR[5] => Mux211.IN258
IR[5] => Mux213.IN130
IR[5] => Mux214.IN258
IR[5] => Mux215.IN258
IR[5] => Mux217.IN258
IR[5] => Mux218.IN66
IR[5] => Mux219.IN66
IR[5] => Mux220.IN66
IR[5] => Mux221.IN66
IR[5] => Mux222.IN258
IR[5] => Mux223.IN36
IR[5] => Mux223.IN37
IR[5] => Mux223.IN38
IR[5] => Mux223.IN39
IR[5] => Mux223.IN40
IR[5] => Mux223.IN41
IR[5] => Mux223.IN42
IR[5] => Mux223.IN43
IR[5] => Mux223.IN44
IR[5] => Mux223.IN45
IR[5] => Mux223.IN46
IR[5] => Mux223.IN47
IR[5] => Mux223.IN48
IR[5] => Mux223.IN49
IR[5] => Mux223.IN50
IR[5] => Mux223.IN51
IR[5] => Mux223.IN52
IR[5] => Mux223.IN53
IR[5] => Mux223.IN54
IR[5] => Mux223.IN55
IR[5] => Mux223.IN56
IR[5] => Mux223.IN57
IR[5] => Mux223.IN58
IR[5] => Mux223.IN59
IR[5] => Mux223.IN60
IR[5] => Mux223.IN61
IR[5] => Mux223.IN62
IR[5] => Mux223.IN63
IR[5] => Mux223.IN64
IR[5] => Mux223.IN65
IR[5] => Mux223.IN66
IR[5] => Mux223.IN67
IR[5] => Mux223.IN68
IR[5] => Mux223.IN69
IR[5] => Mux223.IN70
IR[5] => Mux223.IN71
IR[5] => Mux223.IN72
IR[5] => Mux223.IN73
IR[5] => Mux223.IN74
IR[5] => Mux223.IN75
IR[5] => Mux223.IN76
IR[5] => Mux223.IN77
IR[5] => Mux223.IN78
IR[5] => Mux223.IN79
IR[5] => Mux223.IN80
IR[5] => Mux223.IN81
IR[5] => Mux223.IN82
IR[5] => Mux223.IN83
IR[5] => Mux223.IN84
IR[5] => Mux223.IN85
IR[5] => Mux223.IN86
IR[5] => Mux223.IN87
IR[5] => Mux223.IN88
IR[5] => Mux223.IN89
IR[5] => Mux223.IN90
IR[5] => Mux223.IN91
IR[5] => Mux223.IN92
IR[5] => Mux223.IN93
IR[5] => Mux223.IN94
IR[5] => Mux223.IN95
IR[5] => Mux223.IN96
IR[5] => Mux223.IN97
IR[5] => Mux223.IN98
IR[5] => Mux223.IN99
IR[5] => Mux223.IN100
IR[5] => Mux223.IN101
IR[5] => Mux223.IN102
IR[5] => Mux223.IN103
IR[5] => Mux223.IN104
IR[5] => Mux223.IN105
IR[5] => Mux223.IN106
IR[5] => Mux223.IN107
IR[5] => Mux223.IN108
IR[5] => Mux223.IN109
IR[5] => Mux223.IN110
IR[5] => Mux223.IN111
IR[5] => Mux223.IN112
IR[5] => Mux223.IN113
IR[5] => Mux223.IN114
IR[5] => Mux223.IN115
IR[5] => Mux223.IN116
IR[5] => Mux223.IN117
IR[5] => Mux223.IN118
IR[5] => Mux223.IN119
IR[5] => Mux223.IN120
IR[5] => Mux223.IN121
IR[5] => Mux223.IN122
IR[5] => Mux223.IN123
IR[5] => Mux223.IN124
IR[5] => Mux223.IN125
IR[5] => Mux223.IN126
IR[5] => Mux223.IN127
IR[5] => Mux223.IN128
IR[5] => Mux223.IN129
IR[5] => Mux223.IN130
IR[5] => Mux223.IN131
IR[5] => Mux223.IN132
IR[5] => Mux223.IN133
IR[5] => Mux223.IN134
IR[5] => Mux223.IN135
IR[5] => Mux223.IN136
IR[5] => Mux223.IN137
IR[5] => Mux223.IN138
IR[5] => Mux223.IN139
IR[5] => Mux223.IN140
IR[5] => Mux223.IN141
IR[5] => Mux223.IN142
IR[5] => Mux223.IN143
IR[5] => Mux223.IN144
IR[5] => Mux223.IN145
IR[5] => Mux223.IN146
IR[5] => Mux223.IN147
IR[5] => Mux223.IN148
IR[5] => Mux223.IN149
IR[5] => Mux223.IN150
IR[5] => Mux223.IN151
IR[5] => Mux223.IN152
IR[5] => Mux223.IN153
IR[5] => Mux223.IN154
IR[5] => Mux223.IN155
IR[5] => Mux223.IN156
IR[5] => Mux223.IN157
IR[5] => Mux223.IN158
IR[5] => Mux223.IN159
IR[5] => Mux223.IN160
IR[5] => Mux223.IN161
IR[5] => Mux223.IN162
IR[5] => Mux223.IN163
IR[5] => Mux223.IN164
IR[5] => Mux223.IN165
IR[5] => Mux223.IN166
IR[5] => Mux223.IN167
IR[5] => Mux223.IN168
IR[5] => Mux223.IN169
IR[5] => Mux223.IN170
IR[5] => Mux223.IN171
IR[5] => Mux223.IN172
IR[5] => Mux223.IN173
IR[5] => Mux223.IN174
IR[5] => Mux223.IN175
IR[5] => Mux223.IN176
IR[5] => Mux223.IN177
IR[5] => Mux223.IN178
IR[5] => Mux223.IN179
IR[5] => Mux223.IN180
IR[5] => Mux223.IN181
IR[5] => Mux223.IN182
IR[5] => Mux223.IN183
IR[5] => Mux223.IN184
IR[5] => Mux223.IN185
IR[5] => Mux223.IN186
IR[5] => Mux223.IN187
IR[5] => Mux223.IN188
IR[5] => Mux223.IN189
IR[5] => Mux223.IN190
IR[5] => Mux223.IN191
IR[5] => Mux223.IN192
IR[5] => Mux223.IN193
IR[5] => Mux223.IN194
IR[5] => Mux223.IN195
IR[5] => Mux223.IN196
IR[5] => Mux223.IN197
IR[5] => Mux223.IN198
IR[5] => Mux223.IN199
IR[5] => Mux223.IN200
IR[5] => Mux223.IN201
IR[5] => Mux223.IN202
IR[5] => Mux223.IN203
IR[5] => Mux223.IN204
IR[5] => Mux223.IN205
IR[5] => Mux223.IN206
IR[5] => Mux223.IN207
IR[5] => Mux223.IN208
IR[5] => Mux223.IN209
IR[5] => Mux223.IN210
IR[5] => Mux223.IN211
IR[5] => Mux223.IN212
IR[5] => Mux223.IN213
IR[5] => Mux223.IN214
IR[5] => Mux223.IN215
IR[5] => Mux223.IN216
IR[5] => Mux223.IN217
IR[5] => Mux223.IN218
IR[5] => Mux223.IN219
IR[5] => Mux223.IN220
IR[5] => Mux223.IN221
IR[5] => Mux223.IN222
IR[5] => Mux223.IN223
IR[5] => Mux223.IN224
IR[5] => Mux223.IN225
IR[5] => Mux223.IN226
IR[5] => Mux223.IN227
IR[5] => Mux223.IN228
IR[5] => Mux223.IN229
IR[5] => Mux223.IN230
IR[5] => Mux223.IN231
IR[5] => Mux223.IN232
IR[5] => Mux223.IN233
IR[5] => Mux223.IN234
IR[5] => Mux223.IN235
IR[5] => Mux223.IN236
IR[5] => Mux223.IN237
IR[5] => Mux223.IN238
IR[5] => Mux223.IN239
IR[5] => Mux223.IN240
IR[5] => Mux223.IN241
IR[5] => Mux223.IN242
IR[5] => Mux223.IN243
IR[5] => Mux223.IN244
IR[5] => Mux223.IN245
IR[5] => Mux223.IN246
IR[5] => Mux223.IN247
IR[5] => Mux223.IN248
IR[5] => Mux223.IN249
IR[5] => Mux223.IN250
IR[5] => Mux223.IN251
IR[5] => Mux223.IN252
IR[5] => Mux223.IN253
IR[5] => Mux223.IN254
IR[5] => Mux223.IN255
IR[5] => Mux223.IN256
IR[5] => Mux223.IN257
IR[5] => Mux223.IN258
IR[5] => Mux224.IN36
IR[5] => Mux225.IN36
IR[5] => Mux226.IN66
IR[5] => Mux227.IN258
IR[5] => Mux228.IN258
IR[5] => Mux229.IN66
IR[5] => Mux230.IN66
IR[5] => Mux233.IN258
IR[5] => Mux234.IN130
IR[5] => Mux235.IN130
IR[5] => Mux236.IN258
IR[5] => Mux237.IN258
IR[5] => Mux239.IN66
IR[5] => Mux241.IN66
IR[5] => Equal3.IN0
IR[5] => Equal4.IN1
IR[5] => Equal6.IN0
IR[5] => Equal8.IN4
IR[6] => Mux58.IN257
IR[6] => Mux59.IN152
IR[6] => Mux60.IN152
IR[6] => Mux61.IN152
IR[6] => Mux62.IN257
IR[6] => Mux63.IN65
IR[6] => Mux64.IN194
IR[6] => Mux65.IN194
IR[6] => Mux66.IN194
IR[6] => Mux67.IN257
IR[6] => Mux68.IN257
IR[6] => Mux69.IN256
IR[6] => Mux70.IN257
IR[6] => Mux71.IN257
IR[6] => Mux72.IN257
IR[6] => Mux73.IN257
IR[6] => Mux74.IN257
IR[6] => Mux75.IN257
IR[6] => Mux76.IN257
IR[6] => Mux77.IN257
IR[6] => Mux78.IN257
IR[6] => Mux79.IN65
IR[6] => Mux80.IN257
IR[6] => Mux81.IN257
IR[6] => Mux82.IN257
IR[6] => Mux83.IN257
IR[6] => Mux84.IN257
IR[6] => Mux85.IN257
IR[6] => Mux86.IN257
IR[6] => Mux87.IN257
IR[6] => Mux88.IN249
IR[6] => Mux89.IN249
IR[6] => Mux90.IN257
IR[6] => Mux91.IN257
IR[6] => Mux92.IN257
IR[6] => Mux93.IN257
IR[6] => Mux94.IN257
IR[6] => Mux95.IN257
IR[6] => Mux96.IN27
IR[6] => Mux97.IN27
IR[6] => Mux98.IN27
IR[6] => Mux99.IN257
IR[6] => Mux100.IN257
IR[6] => Mux101.IN257
IR[6] => Mux102.IN257
IR[6] => Mux103.IN257
IR[6] => Mux104.IN257
IR[6] => Mux105.IN257
IR[6] => Mux106.IN257
IR[6] => Mux107.IN65
IR[6] => Mux108.IN257
IR[6] => Mux109.IN257
IR[6] => Mux110.IN257
IR[6] => Mux111.IN257
IR[6] => Mux112.IN33
IR[6] => Mux113.IN257
IR[6] => Mux114.IN257
IR[6] => Mux115.IN257
IR[6] => Mux118.IN33
IR[6] => Mux119.IN33
IR[6] => Mux120.IN33
IR[6] => Mux121.IN33
IR[6] => Mux122.IN33
IR[6] => Mux123.IN33
IR[6] => Mux124.IN33
IR[6] => Mux125.IN33
IR[6] => Mux126.IN33
IR[6] => Mux127.IN33
IR[6] => Mux128.IN33
IR[6] => Mux129.IN33
IR[6] => Mux130.IN33
IR[6] => Mux192.IN65
IR[6] => Mux193.IN129
IR[6] => Mux194.IN129
IR[6] => Mux195.IN257
IR[6] => Mux196.IN257
IR[6] => Mux197.IN257
IR[6] => Mux198.IN129
IR[6] => Mux199.IN33
IR[6] => Mux200.IN129
IR[6] => Mux201.IN65
IR[6] => Mux202.IN65
IR[6] => Mux203.IN257
IR[6] => Mux204.IN65
IR[6] => Mux205.IN257
IR[6] => Mux206.IN65
IR[6] => Mux207.IN257
IR[6] => Mux208.IN65
IR[6] => Mux209.IN257
IR[6] => Mux210.IN257
IR[6] => Mux211.IN257
IR[6] => Mux212.IN65
IR[6] => Mux213.IN129
IR[6] => Mux214.IN257
IR[6] => Mux215.IN257
IR[6] => Mux216.IN65
IR[6] => Mux217.IN257
IR[6] => Mux218.IN65
IR[6] => Mux219.IN65
IR[6] => Mux220.IN65
IR[6] => Mux221.IN65
IR[6] => Mux222.IN257
IR[6] => Mux223.IN35
IR[6] => Mux224.IN35
IR[6] => Mux225.IN35
IR[6] => Mux226.IN65
IR[6] => Mux227.IN257
IR[6] => Mux228.IN257
IR[6] => Mux229.IN65
IR[6] => Mux230.IN65
IR[6] => Mux231.IN33
IR[6] => Mux232.IN129
IR[6] => Mux233.IN257
IR[6] => Mux234.IN129
IR[6] => Mux235.IN129
IR[6] => Mux236.IN257
IR[6] => Mux237.IN257
IR[6] => Mux238.IN33
IR[6] => Mux239.IN65
IR[6] => Mux240.IN33
IR[6] => Mux241.IN65
IR[6] => Equal6.IN4
IR[6] => Equal8.IN1
IR[7] => Mux58.IN256
IR[7] => Mux59.IN151
IR[7] => Mux60.IN151
IR[7] => Mux61.IN151
IR[7] => Mux62.IN256
IR[7] => Mux63.IN64
IR[7] => Mux64.IN193
IR[7] => Mux65.IN193
IR[7] => Mux66.IN193
IR[7] => Mux67.IN256
IR[7] => Mux68.IN256
IR[7] => Mux69.IN255
IR[7] => Mux70.IN256
IR[7] => Mux71.IN256
IR[7] => Mux72.IN256
IR[7] => Mux73.IN256
IR[7] => Mux74.IN256
IR[7] => Mux75.IN256
IR[7] => Mux76.IN256
IR[7] => Mux77.IN256
IR[7] => Mux78.IN256
IR[7] => Mux79.IN64
IR[7] => Mux80.IN256
IR[7] => Mux81.IN256
IR[7] => Mux82.IN256
IR[7] => Mux83.IN256
IR[7] => Mux84.IN256
IR[7] => Mux85.IN256
IR[7] => Mux86.IN256
IR[7] => Mux87.IN256
IR[7] => Mux88.IN248
IR[7] => Mux89.IN248
IR[7] => Mux90.IN256
IR[7] => Mux91.IN256
IR[7] => Mux92.IN256
IR[7] => Mux93.IN256
IR[7] => Mux94.IN256
IR[7] => Mux95.IN256
IR[7] => Mux96.IN26
IR[7] => Mux97.IN26
IR[7] => Mux98.IN26
IR[7] => Mux99.IN256
IR[7] => Mux100.IN256
IR[7] => Mux101.IN256
IR[7] => Mux102.IN256
IR[7] => Mux103.IN256
IR[7] => Mux104.IN256
IR[7] => Mux105.IN256
IR[7] => Mux106.IN256
IR[7] => Mux107.IN64
IR[7] => Mux108.IN256
IR[7] => Mux109.IN256
IR[7] => Mux110.IN256
IR[7] => Mux111.IN256
IR[7] => Mux112.IN32
IR[7] => Mux113.IN256
IR[7] => Mux114.IN256
IR[7] => Mux115.IN256
IR[7] => Mux118.IN32
IR[7] => Mux119.IN32
IR[7] => Mux120.IN32
IR[7] => Mux121.IN32
IR[7] => Mux122.IN32
IR[7] => Mux123.IN32
IR[7] => Mux124.IN32
IR[7] => Mux125.IN32
IR[7] => Mux126.IN32
IR[7] => Mux127.IN32
IR[7] => Mux128.IN32
IR[7] => Mux129.IN32
IR[7] => Mux130.IN32
IR[7] => Mux192.IN64
IR[7] => Mux193.IN128
IR[7] => Mux194.IN128
IR[7] => Mux195.IN256
IR[7] => Mux196.IN256
IR[7] => Mux197.IN256
IR[7] => Mux198.IN128
IR[7] => Mux199.IN32
IR[7] => Mux200.IN128
IR[7] => Mux201.IN64
IR[7] => Mux202.IN64
IR[7] => Mux203.IN256
IR[7] => Mux204.IN64
IR[7] => Mux205.IN256
IR[7] => Mux206.IN64
IR[7] => Mux207.IN256
IR[7] => Mux208.IN64
IR[7] => Mux209.IN256
IR[7] => Mux210.IN256
IR[7] => Mux211.IN256
IR[7] => Mux212.IN64
IR[7] => Mux213.IN128
IR[7] => Mux214.IN256
IR[7] => Mux215.IN256
IR[7] => Mux216.IN64
IR[7] => Mux217.IN256
IR[7] => Mux218.IN64
IR[7] => Mux219.IN64
IR[7] => Mux220.IN64
IR[7] => Mux221.IN64
IR[7] => Mux222.IN256
IR[7] => Mux223.IN34
IR[7] => Mux224.IN34
IR[7] => Mux225.IN34
IR[7] => Mux226.IN64
IR[7] => Mux227.IN256
IR[7] => Mux228.IN256
IR[7] => Mux229.IN64
IR[7] => Mux230.IN64
IR[7] => Mux231.IN32
IR[7] => Mux232.IN128
IR[7] => Mux233.IN256
IR[7] => Mux234.IN128
IR[7] => Mux235.IN128
IR[7] => Mux236.IN256
IR[7] => Mux237.IN256
IR[7] => Mux238.IN32
IR[7] => Mux239.IN64
IR[7] => Mux240.IN32
IR[7] => Mux241.IN64
IR[7] => Equal6.IN3
IR[7] => Equal8.IN0
ISet[0] => Mux242.IN5
ISet[0] => Mux243.IN5
ISet[0] => Mux244.IN5
ISet[0] => Mux245.IN5
ISet[0] => Mux246.IN5
ISet[0] => Mux247.IN5
ISet[0] => Mux248.IN5
ISet[0] => Mux249.IN5
ISet[0] => Mux250.IN5
ISet[0] => Mux251.IN5
ISet[0] => Mux252.IN5
ISet[0] => Mux253.IN5
ISet[0] => Mux254.IN5
ISet[0] => Mux255.IN5
ISet[0] => Mux256.IN5
ISet[0] => Mux257.IN5
ISet[0] => Mux258.IN5
ISet[0] => Mux259.IN5
ISet[0] => Mux260.IN5
ISet[0] => Mux261.IN5
ISet[0] => Mux262.IN5
ISet[0] => Mux263.IN5
ISet[0] => Mux264.IN5
ISet[0] => Mux265.IN5
ISet[0] => Mux266.IN5
ISet[0] => Mux267.IN5
ISet[0] => Mux268.IN5
ISet[0] => Mux269.IN5
ISet[0] => Mux270.IN5
ISet[0] => Mux271.IN5
ISet[0] => Mux272.IN5
ISet[0] => Mux273.IN5
ISet[0] => Mux274.IN5
ISet[0] => Mux275.IN5
ISet[0] => Mux276.IN5
ISet[0] => Mux277.IN5
ISet[0] => Mux278.IN5
ISet[0] => Mux279.IN5
ISet[0] => Mux280.IN5
ISet[0] => Mux281.IN5
ISet[0] => Mux282.IN5
ISet[0] => Mux283.IN5
ISet[0] => Mux284.IN5
ISet[0] => Mux285.IN5
ISet[0] => Mux286.IN5
ISet[0] => Mux287.IN5
ISet[0] => Mux288.IN5
ISet[0] => Mux289.IN5
ISet[0] => Mux290.IN5
ISet[0] => Mux291.IN5
ISet[0] => Mux292.IN5
ISet[0] => Mux293.IN5
ISet[0] => Mux294.IN5
ISet[0] => Mux295.IN5
ISet[0] => Mux296.IN5
ISet[0] => Mux297.IN5
ISet[0] => Mux298.IN5
ISet[0] => Mux299.IN5
ISet[0] => Mux300.IN5
ISet[0] => Equal9.IN1
ISet[1] => Mux242.IN4
ISet[1] => Mux243.IN4
ISet[1] => Mux244.IN4
ISet[1] => Mux245.IN4
ISet[1] => Mux246.IN4
ISet[1] => Mux247.IN4
ISet[1] => Mux248.IN4
ISet[1] => Mux249.IN4
ISet[1] => Mux250.IN4
ISet[1] => Mux251.IN4
ISet[1] => Mux252.IN4
ISet[1] => Mux253.IN4
ISet[1] => Mux254.IN4
ISet[1] => Mux255.IN4
ISet[1] => Mux256.IN4
ISet[1] => Mux257.IN4
ISet[1] => Mux258.IN4
ISet[1] => Mux259.IN4
ISet[1] => Mux260.IN4
ISet[1] => Mux261.IN4
ISet[1] => Mux262.IN4
ISet[1] => Mux263.IN4
ISet[1] => Mux264.IN4
ISet[1] => Mux265.IN4
ISet[1] => Mux266.IN4
ISet[1] => Mux267.IN4
ISet[1] => Mux268.IN4
ISet[1] => Mux269.IN4
ISet[1] => Mux270.IN4
ISet[1] => Mux271.IN4
ISet[1] => Mux272.IN4
ISet[1] => Mux273.IN4
ISet[1] => Mux274.IN4
ISet[1] => Mux275.IN4
ISet[1] => Mux276.IN4
ISet[1] => Mux277.IN4
ISet[1] => Mux278.IN4
ISet[1] => Mux279.IN4
ISet[1] => Mux280.IN4
ISet[1] => Mux281.IN4
ISet[1] => Mux282.IN4
ISet[1] => Mux283.IN4
ISet[1] => Mux284.IN4
ISet[1] => Mux285.IN4
ISet[1] => Mux286.IN4
ISet[1] => Mux287.IN4
ISet[1] => Mux288.IN4
ISet[1] => Mux289.IN4
ISet[1] => Mux290.IN4
ISet[1] => Mux291.IN4
ISet[1] => Mux292.IN4
ISet[1] => Mux293.IN4
ISet[1] => Mux294.IN4
ISet[1] => Mux295.IN4
ISet[1] => Mux296.IN4
ISet[1] => Mux297.IN4
ISet[1] => Mux298.IN4
ISet[1] => Mux299.IN4
ISet[1] => Mux300.IN4
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => I_BT.OUTPUTSELECT
ISet[1] => I_BC.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => I_RLD.OUTPUTSELECT
ISet[1] => I_RRD.OUTPUTSELECT
ISet[1] => I_RETN.OUTPUTSELECT
ISet[1] => I_INRC.OUTPUTSELECT
ISet[1] => I_BTR.OUTPUTSELECT
ISet[1] => Equal9.IN0
MCycle[0] => Mux0.IN10
MCycle[0] => Mux1.IN10
MCycle[0] => Mux2.IN10
MCycle[0] => Mux3.IN10
MCycle[0] => Mux4.IN10
MCycle[0] => Mux5.IN10
MCycle[0] => Mux6.IN10
MCycle[0] => Mux7.IN10
MCycle[0] => Mux8.IN10
MCycle[0] => Mux9.IN10
MCycle[0] => Mux10.IN10
MCycle[0] => Mux11.IN10
MCycle[0] => Mux12.IN10
MCycle[0] => Mux13.IN10
MCycle[0] => Mux14.IN10
MCycle[0] => Mux15.IN10
MCycle[0] => Mux16.IN10
MCycle[0] => Mux17.IN10
MCycle[0] => Mux18.IN10
MCycle[0] => Mux19.IN10
MCycle[0] => Mux20.IN10
MCycle[0] => Mux21.IN10
MCycle[0] => Mux22.IN10
MCycle[0] => Mux23.IN10
MCycle[0] => Mux24.IN10
MCycle[0] => Mux25.IN10
MCycle[0] => Mux26.IN10
MCycle[0] => Mux27.IN10
MCycle[0] => Mux28.IN10
MCycle[0] => Mux29.IN10
MCycle[0] => Mux30.IN10
MCycle[0] => Mux31.IN10
MCycle[0] => Mux32.IN9
MCycle[0] => Mux33.IN10
MCycle[0] => Mux34.IN10
MCycle[0] => Mux35.IN9
MCycle[0] => Mux36.IN10
MCycle[0] => Mux37.IN5
MCycle[0] => Mux38.IN5
MCycle[0] => Mux39.IN5
MCycle[0] => Mux40.IN10
MCycle[0] => Mux41.IN10
MCycle[0] => Mux43.IN10
MCycle[0] => Mux44.IN10
MCycle[0] => Mux45.IN10
MCycle[0] => Mux46.IN10
MCycle[0] => Mux47.IN10
MCycle[0] => Mux48.IN10
MCycle[0] => Mux49.IN10
MCycle[0] => Mux50.IN10
MCycle[0] => Mux51.IN10
MCycle[0] => Mux52.IN10
MCycle[0] => Mux53.IN10
MCycle[0] => Mux54.IN10
MCycle[0] => Mux55.IN10
MCycle[0] => Mux56.IN10
MCycle[0] => Mux57.IN10
MCycle[0] => Mux116.IN10
MCycle[0] => Mux117.IN10
MCycle[0] => Mux133.IN10
MCycle[0] => Mux134.IN10
MCycle[0] => Mux135.IN10
MCycle[0] => Mux136.IN10
MCycle[0] => Mux137.IN10
MCycle[0] => Mux138.IN10
MCycle[0] => Mux139.IN10
MCycle[0] => Mux140.IN10
MCycle[0] => Mux141.IN10
MCycle[0] => Mux142.IN10
MCycle[0] => Mux143.IN10
MCycle[0] => Mux144.IN10
MCycle[0] => Mux145.IN10
MCycle[0] => Mux146.IN10
MCycle[0] => Mux147.IN10
MCycle[0] => Mux148.IN10
MCycle[0] => Mux149.IN10
MCycle[0] => Mux150.IN10
MCycle[0] => Mux151.IN10
MCycle[0] => Mux152.IN10
MCycle[0] => Mux153.IN10
MCycle[0] => Mux161.IN10
MCycle[0] => Mux162.IN10
MCycle[0] => Mux163.IN10
MCycle[0] => Mux164.IN10
MCycle[0] => Mux165.IN10
MCycle[0] => Mux166.IN10
MCycle[0] => Mux167.IN10
MCycle[0] => Mux169.IN5
MCycle[0] => Mux170.IN10
MCycle[0] => Mux171.IN10
MCycle[0] => Mux172.IN10
MCycle[0] => Mux173.IN10
MCycle[0] => Mux174.IN10
MCycle[0] => Mux175.IN10
MCycle[0] => Mux176.IN10
MCycle[0] => Mux177.IN10
MCycle[0] => Mux178.IN10
MCycle[0] => Mux179.IN10
MCycle[0] => Mux180.IN10
MCycle[0] => Mux181.IN5
MCycle[0] => Mux182.IN10
MCycle[0] => Mux183.IN10
MCycle[0] => Mux184.IN10
MCycle[0] => Mux185.IN10
MCycle[0] => Mux186.IN10
MCycle[0] => Mux187.IN10
MCycle[0] => Mux188.IN10
MCycle[0] => Mux189.IN10
MCycle[0] => Mux191.IN10
MCycle[0] => Equal0.IN2
MCycle[0] => Equal1.IN1
MCycle[0] => Equal5.IN0
MCycle[0] => Equal7.IN2
MCycle[1] => Mux0.IN9
MCycle[1] => Mux1.IN9
MCycle[1] => Mux2.IN9
MCycle[1] => Mux3.IN9
MCycle[1] => Mux4.IN9
MCycle[1] => Mux5.IN9
MCycle[1] => Mux6.IN9
MCycle[1] => Mux7.IN9
MCycle[1] => Mux8.IN9
MCycle[1] => Mux9.IN9
MCycle[1] => Mux10.IN9
MCycle[1] => Mux11.IN9
MCycle[1] => Mux12.IN9
MCycle[1] => Mux13.IN9
MCycle[1] => Mux14.IN9
MCycle[1] => Mux15.IN9
MCycle[1] => Mux16.IN9
MCycle[1] => Mux17.IN9
MCycle[1] => Mux18.IN9
MCycle[1] => Mux19.IN9
MCycle[1] => Mux20.IN9
MCycle[1] => Mux21.IN9
MCycle[1] => Mux22.IN9
MCycle[1] => Mux23.IN9
MCycle[1] => Mux24.IN9
MCycle[1] => Mux25.IN9
MCycle[1] => Mux26.IN9
MCycle[1] => Mux27.IN9
MCycle[1] => Mux28.IN9
MCycle[1] => Mux29.IN9
MCycle[1] => Mux30.IN9
MCycle[1] => Mux31.IN9
MCycle[1] => Mux32.IN8
MCycle[1] => Mux33.IN9
MCycle[1] => Mux34.IN9
MCycle[1] => Mux35.IN8
MCycle[1] => Mux36.IN9
MCycle[1] => Mux40.IN9
MCycle[1] => Mux41.IN9
MCycle[1] => Mux43.IN9
MCycle[1] => Mux44.IN9
MCycle[1] => Mux45.IN9
MCycle[1] => Mux46.IN9
MCycle[1] => Mux47.IN9
MCycle[1] => Mux48.IN9
MCycle[1] => Mux49.IN9
MCycle[1] => Mux50.IN9
MCycle[1] => Mux51.IN9
MCycle[1] => Mux52.IN9
MCycle[1] => Mux53.IN9
MCycle[1] => Mux54.IN9
MCycle[1] => Mux55.IN9
MCycle[1] => Mux56.IN9
MCycle[1] => Mux57.IN9
MCycle[1] => Mux116.IN9
MCycle[1] => Mux117.IN9
MCycle[1] => Mux131.IN5
MCycle[1] => Mux132.IN5
MCycle[1] => Mux133.IN9
MCycle[1] => Mux134.IN9
MCycle[1] => Mux135.IN9
MCycle[1] => Mux136.IN9
MCycle[1] => Mux137.IN9
MCycle[1] => Mux138.IN9
MCycle[1] => Mux139.IN9
MCycle[1] => Mux140.IN9
MCycle[1] => Mux141.IN9
MCycle[1] => Mux142.IN9
MCycle[1] => Mux143.IN9
MCycle[1] => Mux144.IN9
MCycle[1] => Mux145.IN9
MCycle[1] => Mux146.IN9
MCycle[1] => Mux147.IN9
MCycle[1] => Mux148.IN9
MCycle[1] => Mux149.IN9
MCycle[1] => Mux150.IN9
MCycle[1] => Mux151.IN9
MCycle[1] => Mux152.IN9
MCycle[1] => Mux153.IN9
MCycle[1] => Mux158.IN5
MCycle[1] => Mux159.IN5
MCycle[1] => Mux160.IN5
MCycle[1] => Mux161.IN9
MCycle[1] => Mux162.IN9
MCycle[1] => Mux163.IN9
MCycle[1] => Mux164.IN9
MCycle[1] => Mux165.IN9
MCycle[1] => Mux166.IN9
MCycle[1] => Mux167.IN9
MCycle[1] => Mux168.IN5
MCycle[1] => Mux170.IN9
MCycle[1] => Mux171.IN9
MCycle[1] => Mux172.IN9
MCycle[1] => Mux173.IN9
MCycle[1] => Mux174.IN9
MCycle[1] => Mux175.IN9
MCycle[1] => Mux176.IN9
MCycle[1] => Mux177.IN9
MCycle[1] => Mux178.IN9
MCycle[1] => Mux179.IN9
MCycle[1] => Mux180.IN9
MCycle[1] => Mux182.IN9
MCycle[1] => Mux183.IN9
MCycle[1] => Mux184.IN9
MCycle[1] => Mux185.IN9
MCycle[1] => Mux186.IN9
MCycle[1] => Mux187.IN9
MCycle[1] => Mux188.IN9
MCycle[1] => Mux189.IN9
MCycle[1] => Mux190.IN5
MCycle[1] => Mux191.IN9
MCycle[1] => Equal0.IN1
MCycle[1] => Equal1.IN2
MCycle[1] => Equal5.IN2
MCycle[1] => Equal7.IN1
MCycle[2] => Mux0.IN8
MCycle[2] => Mux1.IN8
MCycle[2] => Mux2.IN8
MCycle[2] => Mux3.IN8
MCycle[2] => Mux4.IN8
MCycle[2] => Mux5.IN8
MCycle[2] => Mux6.IN8
MCycle[2] => Mux7.IN8
MCycle[2] => Mux8.IN8
MCycle[2] => Mux9.IN8
MCycle[2] => Mux10.IN8
MCycle[2] => Mux11.IN8
MCycle[2] => Mux12.IN8
MCycle[2] => Mux13.IN8
MCycle[2] => Mux14.IN8
MCycle[2] => Mux15.IN8
MCycle[2] => Mux16.IN8
MCycle[2] => Mux17.IN8
MCycle[2] => Mux18.IN8
MCycle[2] => Mux19.IN8
MCycle[2] => Mux20.IN8
MCycle[2] => Mux21.IN8
MCycle[2] => Mux22.IN8
MCycle[2] => Mux23.IN8
MCycle[2] => Mux24.IN8
MCycle[2] => Mux25.IN8
MCycle[2] => Mux26.IN8
MCycle[2] => Mux27.IN8
MCycle[2] => Mux28.IN8
MCycle[2] => Mux29.IN8
MCycle[2] => Mux30.IN8
MCycle[2] => Mux31.IN8
MCycle[2] => Mux32.IN7
MCycle[2] => Mux33.IN8
MCycle[2] => Mux34.IN8
MCycle[2] => Mux35.IN7
MCycle[2] => Mux36.IN8
MCycle[2] => Mux37.IN4
MCycle[2] => Mux38.IN4
MCycle[2] => Mux39.IN4
MCycle[2] => Mux40.IN8
MCycle[2] => Mux41.IN8
MCycle[2] => Mux43.IN8
MCycle[2] => Mux44.IN8
MCycle[2] => Mux45.IN8
MCycle[2] => Mux46.IN8
MCycle[2] => Mux47.IN8
MCycle[2] => Mux48.IN8
MCycle[2] => Mux49.IN8
MCycle[2] => Mux50.IN8
MCycle[2] => Mux51.IN8
MCycle[2] => Mux52.IN8
MCycle[2] => Mux53.IN8
MCycle[2] => Mux54.IN8
MCycle[2] => Mux55.IN8
MCycle[2] => Mux56.IN8
MCycle[2] => Mux57.IN8
MCycle[2] => Mux116.IN8
MCycle[2] => Mux117.IN8
MCycle[2] => Mux131.IN4
MCycle[2] => Mux132.IN4
MCycle[2] => Mux133.IN8
MCycle[2] => Mux134.IN8
MCycle[2] => Mux135.IN8
MCycle[2] => Mux136.IN8
MCycle[2] => Mux137.IN8
MCycle[2] => Mux138.IN8
MCycle[2] => Mux139.IN8
MCycle[2] => Mux140.IN8
MCycle[2] => Mux141.IN8
MCycle[2] => Mux142.IN8
MCycle[2] => Mux143.IN8
MCycle[2] => Mux144.IN8
MCycle[2] => Mux145.IN8
MCycle[2] => Mux146.IN8
MCycle[2] => Mux147.IN8
MCycle[2] => Mux148.IN8
MCycle[2] => Mux149.IN8
MCycle[2] => Mux150.IN8
MCycle[2] => Mux151.IN8
MCycle[2] => Mux152.IN8
MCycle[2] => Mux153.IN8
MCycle[2] => Mux158.IN4
MCycle[2] => Mux159.IN4
MCycle[2] => Mux160.IN4
MCycle[2] => Mux161.IN8
MCycle[2] => Mux162.IN8
MCycle[2] => Mux163.IN8
MCycle[2] => Mux164.IN8
MCycle[2] => Mux165.IN8
MCycle[2] => Mux166.IN8
MCycle[2] => Mux167.IN8
MCycle[2] => Mux168.IN4
MCycle[2] => Mux169.IN4
MCycle[2] => Mux170.IN8
MCycle[2] => Mux171.IN8
MCycle[2] => Mux172.IN8
MCycle[2] => Mux173.IN8
MCycle[2] => Mux174.IN8
MCycle[2] => Mux175.IN8
MCycle[2] => Mux176.IN8
MCycle[2] => Mux177.IN8
MCycle[2] => Mux178.IN8
MCycle[2] => Mux179.IN8
MCycle[2] => Mux180.IN8
MCycle[2] => Mux181.IN4
MCycle[2] => Mux182.IN8
MCycle[2] => Mux183.IN8
MCycle[2] => Mux184.IN8
MCycle[2] => Mux185.IN8
MCycle[2] => Mux186.IN8
MCycle[2] => Mux187.IN8
MCycle[2] => Mux188.IN8
MCycle[2] => Mux189.IN8
MCycle[2] => Mux190.IN4
MCycle[2] => Mux191.IN8
MCycle[2] => Equal0.IN0
MCycle[2] => Equal1.IN0
MCycle[2] => Equal5.IN1
MCycle[2] => Equal7.IN0
F[0] => Mux32.IN10
F[0] => Mux42.IN10
F[0] => Mux42.IN1
F[0] => Mux34.IN7
F[1] => ~NO_FANOUT~
F[2] => Mux42.IN9
F[2] => Mux42.IN2
F[3] => ~NO_FANOUT~
F[4] => ~NO_FANOUT~
F[5] => ~NO_FANOUT~
F[6] => Mux35.IN10
F[6] => Mux42.IN8
F[6] => Mux42.IN0
F[6] => Mux36.IN7
F[7] => Mux42.IN7
F[7] => Mux42.IN3
NMICycle => MCycles.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => IncDec_16.OUTPUTSELECT
NMICycle => Set_Addr_To.OUTPUTSELECT
NMICycle => Set_BusB_To.OUTPUTSELECT
NMICycle => Write.OUTPUTSELECT
NMICycle => LDZ.OUTPUTSELECT
NMICycle => Inc_PC.OUTPUTSELECT
NMICycle => Jump.OUTPUTSELECT
NMICycle => Mux69.IN263
IntCycle => MCycles.DATAA
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => IncDec_16.OUTPUTSELECT
IntCycle => Set_Addr_To.OUTPUTSELECT
IntCycle => Set_BusB_To.OUTPUTSELECT
IntCycle => Write.OUTPUTSELECT
IntCycle => LDZ.OUTPUTSELECT
IntCycle => Inc_PC.OUTPUTSELECT
IntCycle => Jump.OUTPUTSELECT
XY_State[0] => Equal2.IN1
XY_State[1] => Equal2.IN0
MCycles[0] <= Mux254.DB_MAX_OUTPUT_PORT_TYPE
MCycles[1] <= Mux253.DB_MAX_OUTPUT_PORT_TYPE
MCycles[2] <= Mux252.DB_MAX_OUTPUT_PORT_TYPE
TStates[0] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[1] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[2] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
Prefix[0] <= Mux299.DB_MAX_OUTPUT_PORT_TYPE
Prefix[1] <= Mux298.DB_MAX_OUTPUT_PORT_TYPE
Inc_PC <= Inc_PC.DB_MAX_OUTPUT_PORT_TYPE
Inc_WZ <= Mux265.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[0] <= Mux273.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[1] <= Mux272.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[2] <= Mux271.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[3] <= Mux270.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Reg <= Mux251.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Acc <= Mux260.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[0] <= Mux250.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[1] <= Mux249.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[2] <= Mux248.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[3] <= Mux247.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[0] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[1] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[2] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[3] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[0] <= Mux282.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[1] <= Mux281.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[2] <= Mux280.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[3] <= Mux279.DB_MAX_OUTPUT_PORT_TYPE
Save_ALU <= Mux277.DB_MAX_OUTPUT_PORT_TYPE
PreserveC <= Mux278.DB_MAX_OUTPUT_PORT_TYPE
Arith16 <= Mux291.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[0] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[1] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[2] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= Mux297.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Mux286.DB_MAX_OUTPUT_PORT_TYPE
JumpE <= Mux292.DB_MAX_OUTPUT_PORT_TYPE
JumpXY <= Mux293.DB_MAX_OUTPUT_PORT_TYPE
Call <= Mux295.DB_MAX_OUTPUT_PORT_TYPE
RstP <= Mux296.DB_MAX_OUTPUT_PORT_TYPE
LDZ <= Mux261.DB_MAX_OUTPUT_PORT_TYPE
LDW <= Mux264.DB_MAX_OUTPUT_PORT_TYPE
LDSPHL <= Mux269.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[0] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[1] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[2] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
ExchangeDH <= Mux274.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRp <= Mux246.DB_MAX_OUTPUT_PORT_TYPE
ExchangeAF <= Mux275.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRS <= Mux276.DB_MAX_OUTPUT_PORT_TYPE
I_DJNZ <= Mux294.DB_MAX_OUTPUT_PORT_TYPE
I_CPL <= Mux283.DB_MAX_OUTPUT_PORT_TYPE
I_CCF <= Mux284.DB_MAX_OUTPUT_PORT_TYPE
I_SCF <= Mux285.DB_MAX_OUTPUT_PORT_TYPE
I_RETN <= I_RETN.DB_MAX_OUTPUT_PORT_TYPE
I_BT <= I_BT.DB_MAX_OUTPUT_PORT_TYPE
I_BC <= I_BC.DB_MAX_OUTPUT_PORT_TYPE
I_BTR <= I_BTR.DB_MAX_OUTPUT_PORT_TYPE
I_RLD <= I_RLD.DB_MAX_OUTPUT_PORT_TYPE
I_RRD <= I_RRD.DB_MAX_OUTPUT_PORT_TYPE
I_INRC <= I_INRC.DB_MAX_OUTPUT_PORT_TYPE
SetWZ[0] <= Mux263.DB_MAX_OUTPUT_PORT_TYPE
SetWZ[1] <= Mux262.DB_MAX_OUTPUT_PORT_TYPE
SetDI <= Mux288.DB_MAX_OUTPUT_PORT_TYPE
SetEI <= Mux289.DB_MAX_OUTPUT_PORT_TYPE
IMode[0] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
IMode[1] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
Halt <= Mux287.DB_MAX_OUTPUT_PORT_TYPE
NoRead <= NoRead.DB_MAX_OUTPUT_PORT_TYPE
Write <= Mux259.DB_MAX_OUTPUT_PORT_TYPE
XYbit_undoc <= Mux300.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_MAIN:Main|Z80IP:maincpu|T80s:cpu|T80:u0|T80_ALU:alu
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Z16 => F_Out.OUTPUTSELECT
WZ[0] => ~NO_FANOUT~
WZ[1] => ~NO_FANOUT~
WZ[2] => ~NO_FANOUT~
WZ[3] => ~NO_FANOUT~
WZ[4] => ~NO_FANOUT~
WZ[5] => ~NO_FANOUT~
WZ[6] => ~NO_FANOUT~
WZ[7] => ~NO_FANOUT~
WZ[8] => ~NO_FANOUT~
WZ[9] => ~NO_FANOUT~
WZ[10] => ~NO_FANOUT~
WZ[11] => F_Out.DATAB
WZ[12] => ~NO_FANOUT~
WZ[13] => F_Out.DATAB
WZ[14] => ~NO_FANOUT~
WZ[15] => ~NO_FANOUT~
XY_State[0] => Equal6.IN1
XY_State[1] => Equal6.IN0
ALU_Op[0] => UseCarry.IN0
ALU_Op[0] => Mux8.IN5
ALU_Op[0] => Mux9.IN5
ALU_Op[0] => Mux10.IN5
ALU_Op[0] => Mux11.IN5
ALU_Op[0] => Mux12.IN5
ALU_Op[0] => Mux13.IN5
ALU_Op[0] => Mux14.IN5
ALU_Op[0] => Mux15.IN5
ALU_Op[0] => Mux16.IN8
ALU_Op[0] => Mux17.IN2
ALU_Op[0] => Mux18.IN10
ALU_Op[0] => Mux19.IN8
ALU_Op[0] => Mux20.IN10
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Mux23.IN13
ALU_Op[0] => Mux24.IN16
ALU_Op[0] => Mux25.IN13
ALU_Op[0] => Mux26.IN16
ALU_Op[0] => Mux27.IN15
ALU_Op[0] => Mux28.IN16
ALU_Op[0] => Mux29.IN15
ALU_Op[0] => Mux30.IN13
ALU_Op[0] => Mux31.IN16
ALU_Op[0] => Mux32.IN16
ALU_Op[0] => Mux33.IN16
ALU_Op[0] => Mux34.IN16
ALU_Op[0] => Mux35.IN18
ALU_Op[0] => Mux36.IN18
ALU_Op[0] => Mux37.IN18
ALU_Op[0] => Mux38.IN18
ALU_Op[0] => Equal0.IN2
ALU_Op[1] => comb.IN1
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => Mux8.IN4
ALU_Op[1] => Mux9.IN4
ALU_Op[1] => Mux10.IN4
ALU_Op[1] => Mux11.IN4
ALU_Op[1] => Mux12.IN4
ALU_Op[1] => Mux13.IN4
ALU_Op[1] => Mux14.IN4
ALU_Op[1] => Mux15.IN4
ALU_Op[1] => Mux16.IN7
ALU_Op[1] => Mux17.IN1
ALU_Op[1] => Mux18.IN9
ALU_Op[1] => Mux19.IN7
ALU_Op[1] => Mux20.IN9
ALU_Op[1] => Mux23.IN12
ALU_Op[1] => Mux24.IN15
ALU_Op[1] => Mux25.IN12
ALU_Op[1] => Mux26.IN15
ALU_Op[1] => Mux27.IN14
ALU_Op[1] => Mux28.IN15
ALU_Op[1] => Mux29.IN14
ALU_Op[1] => Mux30.IN12
ALU_Op[1] => Mux31.IN15
ALU_Op[1] => Mux32.IN15
ALU_Op[1] => Mux33.IN15
ALU_Op[1] => Mux34.IN15
ALU_Op[1] => Mux35.IN17
ALU_Op[1] => Mux36.IN17
ALU_Op[1] => Mux37.IN17
ALU_Op[1] => Mux38.IN17
ALU_Op[1] => Equal0.IN1
ALU_Op[2] => Mux8.IN3
ALU_Op[2] => Mux9.IN3
ALU_Op[2] => Mux10.IN3
ALU_Op[2] => Mux11.IN3
ALU_Op[2] => Mux12.IN3
ALU_Op[2] => Mux13.IN3
ALU_Op[2] => Mux14.IN3
ALU_Op[2] => Mux15.IN3
ALU_Op[2] => Mux16.IN6
ALU_Op[2] => Mux17.IN0
ALU_Op[2] => Mux18.IN8
ALU_Op[2] => Mux19.IN6
ALU_Op[2] => Mux20.IN8
ALU_Op[2] => Mux23.IN11
ALU_Op[2] => Mux24.IN14
ALU_Op[2] => Mux25.IN11
ALU_Op[2] => Mux26.IN14
ALU_Op[2] => Mux27.IN13
ALU_Op[2] => Mux28.IN14
ALU_Op[2] => Mux29.IN13
ALU_Op[2] => Mux30.IN11
ALU_Op[2] => Mux31.IN14
ALU_Op[2] => Mux32.IN14
ALU_Op[2] => Mux33.IN14
ALU_Op[2] => Mux34.IN14
ALU_Op[2] => Mux35.IN16
ALU_Op[2] => Mux36.IN16
ALU_Op[2] => Mux37.IN16
ALU_Op[2] => Mux38.IN16
ALU_Op[2] => UseCarry.IN1
ALU_Op[2] => Equal0.IN0
ALU_Op[3] => Mux23.IN10
ALU_Op[3] => Mux24.IN13
ALU_Op[3] => Mux25.IN10
ALU_Op[3] => Mux26.IN13
ALU_Op[3] => Mux27.IN12
ALU_Op[3] => Mux28.IN13
ALU_Op[3] => Mux29.IN12
ALU_Op[3] => Mux30.IN10
ALU_Op[3] => Mux31.IN13
ALU_Op[3] => Mux32.IN13
ALU_Op[3] => Mux33.IN13
ALU_Op[3] => Mux34.IN13
ALU_Op[3] => Mux35.IN15
ALU_Op[3] => Mux36.IN15
ALU_Op[3] => Mux37.IN15
ALU_Op[3] => Mux38.IN15
IR[0] => Equal5.IN0
IR[1] => Equal5.IN2
IR[2] => Equal5.IN1
IR[3] => Mux0.IN10
IR[3] => Mux1.IN10
IR[3] => Mux2.IN10
IR[3] => Mux3.IN10
IR[3] => Mux4.IN10
IR[3] => Mux5.IN10
IR[3] => Mux6.IN10
IR[3] => Mux7.IN10
IR[3] => Mux21.IN3
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Mux22.IN4
IR[3] => F_Out.OUTPUTSELECT
IR[4] => Mux0.IN9
IR[4] => Mux1.IN9
IR[4] => Mux2.IN9
IR[4] => Mux3.IN9
IR[4] => Mux4.IN9
IR[4] => Mux5.IN9
IR[4] => Mux6.IN9
IR[4] => Mux7.IN9
IR[4] => Mux21.IN2
IR[4] => Mux22.IN3
IR[5] => Mux0.IN8
IR[5] => Mux1.IN8
IR[5] => Mux2.IN8
IR[5] => Mux3.IN8
IR[5] => Mux4.IN8
IR[5] => Mux5.IN8
IR[5] => Mux6.IN8
IR[5] => Mux7.IN8
IR[5] => Mux21.IN1
IR[5] => Mux22.IN2
ISet[0] => Equal8.IN1
ISet[1] => Equal8.IN0
BusA[0] => Add0.IN10
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => LessThan1.IN8
BusA[0] => LessThan2.IN8
BusA[0] => LessThan3.IN16
BusA[0] => Equal2.IN8
BusA[0] => F_Out.IN1
BusA[0] => Mux21.IN9
BusA[0] => Q_t.DATAA
BusA[0] => F_Out.DATAB
BusA[0] => Mux38.IN19
BusA[1] => Add0.IN9
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Add3.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan1.IN7
BusA[1] => LessThan2.IN7
BusA[1] => Add5.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan3.IN15
BusA[1] => Q_t.DATAA
BusA[1] => Mux22.IN6
BusA[1] => Mux22.IN7
BusA[1] => Mux22.IN8
BusA[1] => Mux22.IN9
BusA[2] => Add0.IN8
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Add3.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan1.IN6
BusA[2] => LessThan2.IN6
BusA[2] => Add5.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan3.IN14
BusA[2] => Q_t.DATAA
BusA[2] => Q_t.DATAB
BusA[3] => Add0.IN7
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Add3.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan1.IN5
BusA[3] => LessThan2.IN5
BusA[3] => Add5.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan3.IN13
BusA[3] => Q_t.DATAA
BusA[3] => Q_t.DATAB
BusA[4] => Add1.IN7
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Add3.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => Add5.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => LessThan3.IN12
BusA[4] => F_Out.IN1
BusA[4] => Q_t.DATAA
BusA[4] => Q_t.DATAB
BusA[4] => Mux34.IN17
BusA[4] => Mux34.IN18
BusA[4] => Equal3.IN3
BusA[5] => Add1.IN6
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Add3.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => Add5.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => LessThan3.IN11
BusA[5] => F_Out.IN1
BusA[5] => Q_t.DATAA
BusA[5] => Q_t.DATAB
BusA[5] => Mux25.IN14
BusA[5] => Mux25.IN15
BusA[5] => Mux33.IN17
BusA[5] => Mux33.IN18
BusA[5] => Equal3.IN2
BusA[6] => Add1.IN5
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Add3.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => Add5.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => LessThan3.IN10
BusA[6] => F_Out.IN1
BusA[6] => Mux21.IN5
BusA[6] => Mux21.IN6
BusA[6] => Mux21.IN7
BusA[6] => Mux21.IN8
BusA[6] => Q_t.DATAB
BusA[6] => Mux32.IN17
BusA[6] => Mux32.IN18
BusA[6] => Equal3.IN1
BusA[7] => Add2.IN3
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Add3.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => Add5.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => LessThan3.IN9
BusA[7] => F_Out.IN1
BusA[7] => Mux21.IN4
BusA[7] => Q_t.DATAB
BusA[7] => Mux22.IN5
BusA[7] => F_Out.DATAA
BusA[7] => Mux23.IN14
BusA[7] => Mux23.IN15
BusA[7] => Mux31.IN17
BusA[7] => Mux31.IN18
BusA[7] => Equal3.IN0
BusB[0] => B_i.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => B_i.DATAB
BusB[1] => B_i.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => B_i.DATAB
BusB[2] => B_i.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => B_i.DATAB
BusB[3] => B_i.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAB
BusB[3] => Q_t.DATAA
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => B_i.DATAB
BusB[4] => B_i.DATAA
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.DATAB
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => B_i.DATAB
BusB[5] => B_i.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAB
BusB[5] => Q_t.DATAB
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => B_i.DATAB
BusB[6] => B_i.DATAA
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.DATAB
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => B_i.DATAB
BusB[7] => B_i.DATAA
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.DATAB
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => B_i.DATAB
F_In[0] => comb.IN1
F_In[0] => process_1.IN1
F_In[0] => process_1.IN1
F_In[0] => F_Out.IN1
F_In[0] => Mux21.IN10
F_In[0] => Mux22.IN10
F_In[0] => Mux30.IN14
F_In[0] => Mux30.IN15
F_In[0] => Mux30.IN16
F_In[0] => Mux30.IN17
F_In[0] => Mux30.IN18
F_In[0] => Mux30.IN19
F_In[1] => Mux29.IN16
F_In[1] => Mux29.IN17
F_In[1] => Mux29.IN18
F_In[1] => Mux29.IN19
F_In[1] => F_Out.OUTPUTSELECT
F_In[1] => DAA_Q[8].OUTPUTSELECT
F_In[1] => DAA_Q[7].OUTPUTSELECT
F_In[1] => DAA_Q[6].OUTPUTSELECT
F_In[1] => DAA_Q[5].OUTPUTSELECT
F_In[1] => DAA_Q[4].OUTPUTSELECT
F_In[1] => DAA_Q[3].OUTPUTSELECT
F_In[1] => DAA_Q[2].OUTPUTSELECT
F_In[1] => DAA_Q[1].OUTPUTSELECT
F_In[2] => Mux17.IN3
F_In[2] => Mux17.IN4
F_In[2] => Mux17.IN5
F_In[2] => F_Out.DATAB
F_In[2] => F_Out.DATAB
F_In[2] => Mux28.IN17
F_In[2] => Mux28.IN18
F_In[2] => Mux28.IN19
F_In[3] => Mux27.IN16
F_In[3] => Mux27.IN17
F_In[3] => Mux27.IN18
F_In[4] => F_Out.DATAA
F_In[4] => process_1.IN1
F_In[4] => F_Out.DATAA
F_In[4] => F_Out.DATAA
F_In[4] => Mux26.IN17
F_In[4] => Mux26.IN18
F_In[4] => Mux26.IN19
F_In[5] => Mux25.IN16
F_In[5] => Mux25.IN17
F_In[5] => Mux25.IN18
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => Mux24.IN17
F_In[6] => Mux24.IN18
F_In[6] => Mux24.IN19
F_In[7] => F_Out.DATAB
F_In[7] => F_Out.DATAB
F_In[7] => Mux23.IN16
F_In[7] => Mux23.IN17
F_In[7] => Mux23.IN18
Q[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
F_Out[0] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
F_Out[1] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
F_Out[2] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
F_Out[3] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
F_Out[4] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
F_Out[5] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
F_Out[6] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
F_Out[7] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_MAIN:Main|Z80IP:maincpu|T80s:cpu|T80:u0|T80_Reg:Regs
Clk => RegsH[7][0].CLK
Clk => RegsH[7][1].CLK
Clk => RegsH[7][2].CLK
Clk => RegsH[7][3].CLK
Clk => RegsH[7][4].CLK
Clk => RegsH[7][5].CLK
Clk => RegsH[7][6].CLK
Clk => RegsH[7][7].CLK
Clk => RegsH[6][0].CLK
Clk => RegsH[6][1].CLK
Clk => RegsH[6][2].CLK
Clk => RegsH[6][3].CLK
Clk => RegsH[6][4].CLK
Clk => RegsH[6][5].CLK
Clk => RegsH[6][6].CLK
Clk => RegsH[6][7].CLK
Clk => RegsH[5][0].CLK
Clk => RegsH[5][1].CLK
Clk => RegsH[5][2].CLK
Clk => RegsH[5][3].CLK
Clk => RegsH[5][4].CLK
Clk => RegsH[5][5].CLK
Clk => RegsH[5][6].CLK
Clk => RegsH[5][7].CLK
Clk => RegsH[4][0].CLK
Clk => RegsH[4][1].CLK
Clk => RegsH[4][2].CLK
Clk => RegsH[4][3].CLK
Clk => RegsH[4][4].CLK
Clk => RegsH[4][5].CLK
Clk => RegsH[4][6].CLK
Clk => RegsH[4][7].CLK
Clk => RegsH[3][0].CLK
Clk => RegsH[3][1].CLK
Clk => RegsH[3][2].CLK
Clk => RegsH[3][3].CLK
Clk => RegsH[3][4].CLK
Clk => RegsH[3][5].CLK
Clk => RegsH[3][6].CLK
Clk => RegsH[3][7].CLK
Clk => RegsH[2][0].CLK
Clk => RegsH[2][1].CLK
Clk => RegsH[2][2].CLK
Clk => RegsH[2][3].CLK
Clk => RegsH[2][4].CLK
Clk => RegsH[2][5].CLK
Clk => RegsH[2][6].CLK
Clk => RegsH[2][7].CLK
Clk => RegsH[1][0].CLK
Clk => RegsH[1][1].CLK
Clk => RegsH[1][2].CLK
Clk => RegsH[1][3].CLK
Clk => RegsH[1][4].CLK
Clk => RegsH[1][5].CLK
Clk => RegsH[1][6].CLK
Clk => RegsH[1][7].CLK
Clk => RegsH[0][0].CLK
Clk => RegsH[0][1].CLK
Clk => RegsH[0][2].CLK
Clk => RegsH[0][3].CLK
Clk => RegsH[0][4].CLK
Clk => RegsH[0][5].CLK
Clk => RegsH[0][6].CLK
Clk => RegsH[0][7].CLK
Clk => RegsL[7][0].CLK
Clk => RegsL[7][1].CLK
Clk => RegsL[7][2].CLK
Clk => RegsL[7][3].CLK
Clk => RegsL[7][4].CLK
Clk => RegsL[7][5].CLK
Clk => RegsL[7][6].CLK
Clk => RegsL[7][7].CLK
Clk => RegsL[6][0].CLK
Clk => RegsL[6][1].CLK
Clk => RegsL[6][2].CLK
Clk => RegsL[6][3].CLK
Clk => RegsL[6][4].CLK
Clk => RegsL[6][5].CLK
Clk => RegsL[6][6].CLK
Clk => RegsL[6][7].CLK
Clk => RegsL[5][0].CLK
Clk => RegsL[5][1].CLK
Clk => RegsL[5][2].CLK
Clk => RegsL[5][3].CLK
Clk => RegsL[5][4].CLK
Clk => RegsL[5][5].CLK
Clk => RegsL[5][6].CLK
Clk => RegsL[5][7].CLK
Clk => RegsL[4][0].CLK
Clk => RegsL[4][1].CLK
Clk => RegsL[4][2].CLK
Clk => RegsL[4][3].CLK
Clk => RegsL[4][4].CLK
Clk => RegsL[4][5].CLK
Clk => RegsL[4][6].CLK
Clk => RegsL[4][7].CLK
Clk => RegsL[3][0].CLK
Clk => RegsL[3][1].CLK
Clk => RegsL[3][2].CLK
Clk => RegsL[3][3].CLK
Clk => RegsL[3][4].CLK
Clk => RegsL[3][5].CLK
Clk => RegsL[3][6].CLK
Clk => RegsL[3][7].CLK
Clk => RegsL[2][0].CLK
Clk => RegsL[2][1].CLK
Clk => RegsL[2][2].CLK
Clk => RegsL[2][3].CLK
Clk => RegsL[2][4].CLK
Clk => RegsL[2][5].CLK
Clk => RegsL[2][6].CLK
Clk => RegsL[2][7].CLK
Clk => RegsL[1][0].CLK
Clk => RegsL[1][1].CLK
Clk => RegsL[1][2].CLK
Clk => RegsL[1][3].CLK
Clk => RegsL[1][4].CLK
Clk => RegsL[1][5].CLK
Clk => RegsL[1][6].CLK
Clk => RegsL[1][7].CLK
Clk => RegsL[0][0].CLK
Clk => RegsL[0][1].CLK
Clk => RegsL[0][2].CLK
Clk => RegsL[0][3].CLK
Clk => RegsL[0][4].CLK
Clk => RegsL[0][5].CLK
Clk => RegsL[0][6].CLK
Clk => RegsL[0][7].CLK
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
AddrA[0] => Decoder0.IN2
AddrA[0] => Mux0.IN2
AddrA[0] => Mux1.IN2
AddrA[0] => Mux2.IN2
AddrA[0] => Mux3.IN2
AddrA[0] => Mux4.IN2
AddrA[0] => Mux5.IN2
AddrA[0] => Mux6.IN2
AddrA[0] => Mux7.IN2
AddrA[0] => Mux8.IN2
AddrA[0] => Mux9.IN2
AddrA[0] => Mux10.IN2
AddrA[0] => Mux11.IN2
AddrA[0] => Mux12.IN2
AddrA[0] => Mux13.IN2
AddrA[0] => Mux14.IN2
AddrA[0] => Mux15.IN2
AddrA[1] => Decoder0.IN1
AddrA[1] => Mux0.IN1
AddrA[1] => Mux1.IN1
AddrA[1] => Mux2.IN1
AddrA[1] => Mux3.IN1
AddrA[1] => Mux4.IN1
AddrA[1] => Mux5.IN1
AddrA[1] => Mux6.IN1
AddrA[1] => Mux7.IN1
AddrA[1] => Mux8.IN1
AddrA[1] => Mux9.IN1
AddrA[1] => Mux10.IN1
AddrA[1] => Mux11.IN1
AddrA[1] => Mux12.IN1
AddrA[1] => Mux13.IN1
AddrA[1] => Mux14.IN1
AddrA[1] => Mux15.IN1
AddrA[2] => Decoder0.IN0
AddrA[2] => Mux0.IN0
AddrA[2] => Mux1.IN0
AddrA[2] => Mux2.IN0
AddrA[2] => Mux3.IN0
AddrA[2] => Mux4.IN0
AddrA[2] => Mux5.IN0
AddrA[2] => Mux6.IN0
AddrA[2] => Mux7.IN0
AddrA[2] => Mux8.IN0
AddrA[2] => Mux9.IN0
AddrA[2] => Mux10.IN0
AddrA[2] => Mux11.IN0
AddrA[2] => Mux12.IN0
AddrA[2] => Mux13.IN0
AddrA[2] => Mux14.IN0
AddrA[2] => Mux15.IN0
AddrB[0] => Mux16.IN2
AddrB[0] => Mux17.IN2
AddrB[0] => Mux18.IN2
AddrB[0] => Mux19.IN2
AddrB[0] => Mux20.IN2
AddrB[0] => Mux21.IN2
AddrB[0] => Mux22.IN2
AddrB[0] => Mux23.IN2
AddrB[0] => Mux24.IN2
AddrB[0] => Mux25.IN2
AddrB[0] => Mux26.IN2
AddrB[0] => Mux27.IN2
AddrB[0] => Mux28.IN2
AddrB[0] => Mux29.IN2
AddrB[0] => Mux30.IN2
AddrB[0] => Mux31.IN2
AddrB[1] => Mux16.IN1
AddrB[1] => Mux17.IN1
AddrB[1] => Mux18.IN1
AddrB[1] => Mux19.IN1
AddrB[1] => Mux20.IN1
AddrB[1] => Mux21.IN1
AddrB[1] => Mux22.IN1
AddrB[1] => Mux23.IN1
AddrB[1] => Mux24.IN1
AddrB[1] => Mux25.IN1
AddrB[1] => Mux26.IN1
AddrB[1] => Mux27.IN1
AddrB[1] => Mux28.IN1
AddrB[1] => Mux29.IN1
AddrB[1] => Mux30.IN1
AddrB[1] => Mux31.IN1
AddrB[2] => Mux16.IN0
AddrB[2] => Mux17.IN0
AddrB[2] => Mux18.IN0
AddrB[2] => Mux19.IN0
AddrB[2] => Mux20.IN0
AddrB[2] => Mux21.IN0
AddrB[2] => Mux22.IN0
AddrB[2] => Mux23.IN0
AddrB[2] => Mux24.IN0
AddrB[2] => Mux25.IN0
AddrB[2] => Mux26.IN0
AddrB[2] => Mux27.IN0
AddrB[2] => Mux28.IN0
AddrB[2] => Mux29.IN0
AddrB[2] => Mux30.IN0
AddrB[2] => Mux31.IN0
AddrC[0] => Mux32.IN2
AddrC[0] => Mux33.IN2
AddrC[0] => Mux34.IN2
AddrC[0] => Mux35.IN2
AddrC[0] => Mux36.IN2
AddrC[0] => Mux37.IN2
AddrC[0] => Mux38.IN2
AddrC[0] => Mux39.IN2
AddrC[0] => Mux40.IN2
AddrC[0] => Mux41.IN2
AddrC[0] => Mux42.IN2
AddrC[0] => Mux43.IN2
AddrC[0] => Mux44.IN2
AddrC[0] => Mux45.IN2
AddrC[0] => Mux46.IN2
AddrC[0] => Mux47.IN2
AddrC[1] => Mux32.IN1
AddrC[1] => Mux33.IN1
AddrC[1] => Mux34.IN1
AddrC[1] => Mux35.IN1
AddrC[1] => Mux36.IN1
AddrC[1] => Mux37.IN1
AddrC[1] => Mux38.IN1
AddrC[1] => Mux39.IN1
AddrC[1] => Mux40.IN1
AddrC[1] => Mux41.IN1
AddrC[1] => Mux42.IN1
AddrC[1] => Mux43.IN1
AddrC[1] => Mux44.IN1
AddrC[1] => Mux45.IN1
AddrC[1] => Mux46.IN1
AddrC[1] => Mux47.IN1
AddrC[2] => Mux32.IN0
AddrC[2] => Mux33.IN0
AddrC[2] => Mux34.IN0
AddrC[2] => Mux35.IN0
AddrC[2] => Mux36.IN0
AddrC[2] => Mux37.IN0
AddrC[2] => Mux38.IN0
AddrC[2] => Mux39.IN0
AddrC[2] => Mux40.IN0
AddrC[2] => Mux41.IN0
AddrC[2] => Mux42.IN0
AddrC[2] => Mux43.IN0
AddrC[2] => Mux44.IN0
AddrC[2] => Mux45.IN0
AddrC[2] => Mux46.IN0
AddrC[2] => Mux47.IN0
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DOAH[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
DOAH[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DOAH[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DOAH[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DOAH[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DOAH[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DOAH[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DOAH[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
DOAL[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
DOAL[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
DOAL[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
DOAL[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
DOAL[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
DOAL[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
DOAL[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
DOAL[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
DOBH[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
DOBH[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
DOBH[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
DOBH[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
DOBH[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
DOBH[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
DOBH[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
DOBH[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
DOBL[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
DOBL[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
DOBL[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
DOBL[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
DOBL[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
DOBL[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
DOBL[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
DOBL[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
DOCH[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
DOCH[1] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
DOCH[2] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
DOCH[3] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
DOCH[4] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
DOCH[5] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
DOCH[6] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
DOCH[7] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
DOCL[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
DOCL[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
DOCL[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
DOCL[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
DOCL[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
DOCL[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
DOCL[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
DOCL[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
DOR[0] <= RegsL[0][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[1] <= RegsL[0][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[2] <= RegsL[0][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[3] <= RegsL[0][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[4] <= RegsL[0][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[5] <= RegsL[0][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[6] <= RegsL[0][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[7] <= RegsL[0][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[8] <= RegsH[0][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[9] <= RegsH[0][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[10] <= RegsH[0][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[11] <= RegsH[0][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[12] <= RegsH[0][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[13] <= RegsH[0][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[14] <= RegsH[0][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[15] <= RegsH[0][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[16] <= RegsL[1][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[17] <= RegsL[1][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[18] <= RegsL[1][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[19] <= RegsL[1][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[20] <= RegsL[1][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[21] <= RegsL[1][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[22] <= RegsL[1][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[23] <= RegsL[1][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[24] <= RegsH[1][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[25] <= RegsH[1][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[26] <= RegsH[1][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[27] <= RegsH[1][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[28] <= RegsH[1][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[29] <= RegsH[1][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[30] <= RegsH[1][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[31] <= RegsH[1][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[32] <= RegsL[2][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[33] <= RegsL[2][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[34] <= RegsL[2][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[35] <= RegsL[2][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[36] <= RegsL[2][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[37] <= RegsL[2][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[38] <= RegsL[2][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[39] <= RegsL[2][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[40] <= RegsH[2][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[41] <= RegsH[2][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[42] <= RegsH[2][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[43] <= RegsH[2][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[44] <= RegsH[2][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[45] <= RegsH[2][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[46] <= RegsH[2][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[47] <= RegsH[2][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[48] <= RegsL[3][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[49] <= RegsL[3][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[50] <= RegsL[3][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[51] <= RegsL[3][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[52] <= RegsL[3][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[53] <= RegsL[3][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[54] <= RegsL[3][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[55] <= RegsL[3][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[56] <= RegsH[3][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[57] <= RegsH[3][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[58] <= RegsH[3][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[59] <= RegsH[3][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[60] <= RegsH[3][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[61] <= RegsH[3][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[62] <= RegsH[3][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[63] <= RegsH[3][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[64] <= RegsL[4][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[65] <= RegsL[4][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[66] <= RegsL[4][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[67] <= RegsL[4][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[68] <= RegsL[4][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[69] <= RegsL[4][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[70] <= RegsL[4][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[71] <= RegsL[4][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[72] <= RegsH[4][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[73] <= RegsH[4][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[74] <= RegsH[4][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[75] <= RegsH[4][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[76] <= RegsH[4][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[77] <= RegsH[4][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[78] <= RegsH[4][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[79] <= RegsH[4][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[80] <= RegsL[5][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[81] <= RegsL[5][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[82] <= RegsL[5][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[83] <= RegsL[5][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[84] <= RegsL[5][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[85] <= RegsL[5][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[86] <= RegsL[5][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[87] <= RegsL[5][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[88] <= RegsH[5][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[89] <= RegsH[5][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[90] <= RegsH[5][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[91] <= RegsH[5][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[92] <= RegsH[5][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[93] <= RegsH[5][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[94] <= RegsH[5][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[95] <= RegsH[5][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[96] <= RegsL[6][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[97] <= RegsL[6][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[98] <= RegsL[6][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[99] <= RegsL[6][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[100] <= RegsL[6][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[101] <= RegsL[6][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[102] <= RegsL[6][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[103] <= RegsL[6][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[104] <= RegsH[6][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[105] <= RegsH[6][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[106] <= RegsH[6][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[107] <= RegsH[6][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[108] <= RegsH[6][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[109] <= RegsH[6][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[110] <= RegsH[6][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[111] <= RegsH[6][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[112] <= RegsL[7][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[113] <= RegsL[7][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[114] <= RegsL[7][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[115] <= RegsL[7][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[116] <= RegsL[7][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[117] <= RegsL[7][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[118] <= RegsL[7][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[119] <= RegsL[7][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[120] <= RegsH[7][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[121] <= RegsH[7][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[122] <= RegsH[7][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[123] <= RegsH[7][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[124] <= RegsH[7][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[125] <= RegsH[7][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[126] <= RegsH[7][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[127] <= RegsH[7][7].DB_MAX_OUTPUT_PORT_TYPE
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIR[0] => RegsL.DATAB
DIR[1] => RegsL.DATAB
DIR[2] => RegsL.DATAB
DIR[3] => RegsL.DATAB
DIR[4] => RegsL.DATAB
DIR[5] => RegsL.DATAB
DIR[6] => RegsL.DATAB
DIR[7] => RegsL.DATAB
DIR[8] => RegsH.DATAB
DIR[9] => RegsH.DATAB
DIR[10] => RegsH.DATAB
DIR[11] => RegsH.DATAB
DIR[12] => RegsH.DATAB
DIR[13] => RegsH.DATAB
DIR[14] => RegsH.DATAB
DIR[15] => RegsH.DATAB
DIR[16] => RegsL.DATAB
DIR[17] => RegsL.DATAB
DIR[18] => RegsL.DATAB
DIR[19] => RegsL.DATAB
DIR[20] => RegsL.DATAB
DIR[21] => RegsL.DATAB
DIR[22] => RegsL.DATAB
DIR[23] => RegsL.DATAB
DIR[24] => RegsH.DATAB
DIR[25] => RegsH.DATAB
DIR[26] => RegsH.DATAB
DIR[27] => RegsH.DATAB
DIR[28] => RegsH.DATAB
DIR[29] => RegsH.DATAB
DIR[30] => RegsH.DATAB
DIR[31] => RegsH.DATAB
DIR[32] => RegsL.DATAB
DIR[33] => RegsL.DATAB
DIR[34] => RegsL.DATAB
DIR[35] => RegsL.DATAB
DIR[36] => RegsL.DATAB
DIR[37] => RegsL.DATAB
DIR[38] => RegsL.DATAB
DIR[39] => RegsL.DATAB
DIR[40] => RegsH.DATAB
DIR[41] => RegsH.DATAB
DIR[42] => RegsH.DATAB
DIR[43] => RegsH.DATAB
DIR[44] => RegsH.DATAB
DIR[45] => RegsH.DATAB
DIR[46] => RegsH.DATAB
DIR[47] => RegsH.DATAB
DIR[48] => RegsL.DATAB
DIR[49] => RegsL.DATAB
DIR[50] => RegsL.DATAB
DIR[51] => RegsL.DATAB
DIR[52] => RegsL.DATAB
DIR[53] => RegsL.DATAB
DIR[54] => RegsL.DATAB
DIR[55] => RegsL.DATAB
DIR[56] => RegsH.DATAB
DIR[57] => RegsH.DATAB
DIR[58] => RegsH.DATAB
DIR[59] => RegsH.DATAB
DIR[60] => RegsH.DATAB
DIR[61] => RegsH.DATAB
DIR[62] => RegsH.DATAB
DIR[63] => RegsH.DATAB
DIR[64] => RegsL.DATAB
DIR[65] => RegsL.DATAB
DIR[66] => RegsL.DATAB
DIR[67] => RegsL.DATAB
DIR[68] => RegsL.DATAB
DIR[69] => RegsL.DATAB
DIR[70] => RegsL.DATAB
DIR[71] => RegsL.DATAB
DIR[72] => RegsH.DATAB
DIR[73] => RegsH.DATAB
DIR[74] => RegsH.DATAB
DIR[75] => RegsH.DATAB
DIR[76] => RegsH.DATAB
DIR[77] => RegsH.DATAB
DIR[78] => RegsH.DATAB
DIR[79] => RegsH.DATAB
DIR[80] => RegsL.DATAB
DIR[81] => RegsL.DATAB
DIR[82] => RegsL.DATAB
DIR[83] => RegsL.DATAB
DIR[84] => RegsL.DATAB
DIR[85] => RegsL.DATAB
DIR[86] => RegsL.DATAB
DIR[87] => RegsL.DATAB
DIR[88] => RegsH.DATAB
DIR[89] => RegsH.DATAB
DIR[90] => RegsH.DATAB
DIR[91] => RegsH.DATAB
DIR[92] => RegsH.DATAB
DIR[93] => RegsH.DATAB
DIR[94] => RegsH.DATAB
DIR[95] => RegsH.DATAB
DIR[96] => RegsL.DATAB
DIR[97] => RegsL.DATAB
DIR[98] => RegsL.DATAB
DIR[99] => RegsL.DATAB
DIR[100] => RegsL.DATAB
DIR[101] => RegsL.DATAB
DIR[102] => RegsL.DATAB
DIR[103] => RegsL.DATAB
DIR[104] => RegsH.DATAB
DIR[105] => RegsH.DATAB
DIR[106] => RegsH.DATAB
DIR[107] => RegsH.DATAB
DIR[108] => RegsH.DATAB
DIR[109] => RegsH.DATAB
DIR[110] => RegsH.DATAB
DIR[111] => RegsH.DATAB
DIR[112] => RegsL.DATAB
DIR[113] => RegsL.DATAB
DIR[114] => RegsL.DATAB
DIR[115] => RegsL.DATAB
DIR[116] => RegsL.DATAB
DIR[117] => RegsL.DATAB
DIR[118] => RegsL.DATAB
DIR[119] => RegsL.DATAB
DIR[120] => RegsH.DATAB
DIR[121] => RegsH.DATAB
DIR[122] => RegsH.DATAB
DIR[123] => RegsH.DATAB
DIR[124] => RegsH.DATAB
DIR[125] => RegsH.DATAB
DIR[126] => RegsH.DATAB
DIR[127] => RegsH.DATAB


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_MAIN:Main|SEGASYS1_IPORT:port
CPUAD[0] => comb.IN1
CPUAD[0] => comb.IN1
CPUAD[1] => ~NO_FANOUT~
CPUAD[2] => Equal0.IN2
CPUAD[2] => Equal1.IN0
CPUAD[2] => Equal2.IN2
CPUAD[2] => Equal3.IN1
CPUAD[2] => Equal4.IN2
CPUAD[3] => Equal0.IN1
CPUAD[3] => Equal1.IN2
CPUAD[3] => Equal2.IN0
CPUAD[3] => Equal3.IN0
CPUAD[3] => Equal4.IN1
CPUAD[4] => Equal0.IN0
CPUAD[4] => Equal1.IN1
CPUAD[4] => Equal2.IN1
CPUAD[4] => Equal3.IN2
CPUAD[4] => Equal4.IN0
CPUAD[5] => ~NO_FANOUT~
CPUAD[6] => ~NO_FANOUT~
CPUAD[7] => ~NO_FANOUT~
CPUAD[8] => ~NO_FANOUT~
CPUAD[9] => ~NO_FANOUT~
CPUAD[10] => ~NO_FANOUT~
CPUAD[11] => ~NO_FANOUT~
CPUAD[12] => ~NO_FANOUT~
CPUAD[13] => ~NO_FANOUT~
CPUAD[14] => ~NO_FANOUT~
CPUAD[15] => ~NO_FANOUT~
CPUIO => comb.IN1
CPUIO => comb.IN1
CPUIO => comb.IN1
CPUIO => comb.IN1
CPUIO => comb.IN1
INP0[0] => INP0[0].IN1
INP0[1] => INP0[1].IN1
INP0[2] => INP0[2].IN1
INP0[3] => INP0[3].IN1
INP0[4] => INP0[4].IN1
INP0[5] => INP0[5].IN1
INP0[6] => INP0[6].IN1
INP0[7] => INP0[7].IN1
INP1[0] => INP1[0].IN1
INP1[1] => INP1[1].IN1
INP1[2] => INP1[2].IN1
INP1[3] => INP1[3].IN1
INP1[4] => INP1[4].IN1
INP1[5] => INP1[5].IN1
INP1[6] => INP1[6].IN1
INP1[7] => INP1[7].IN1
INP2[0] => INP2[0].IN1
INP2[1] => INP2[1].IN1
INP2[2] => INP2[2].IN1
INP2[3] => INP2[3].IN1
INP2[4] => INP2[4].IN1
INP2[5] => INP2[5].IN1
INP2[6] => INP2[6].IN1
INP2[7] => INP2[7].IN1
DSW0[0] => DSW0[0].IN1
DSW0[1] => DSW0[1].IN1
DSW0[2] => DSW0[2].IN1
DSW0[3] => DSW0[3].IN1
DSW0[4] => DSW0[4].IN1
DSW0[5] => DSW0[5].IN1
DSW0[6] => DSW0[6].IN1
DSW0[7] => DSW0[7].IN1
DSW1[0] => DSW1[0].IN1
DSW1[1] => DSW1[1].IN1
DSW1[2] => DSW1[2].IN1
DSW1[3] => DSW1[3].IN1
DSW1[4] => DSW1[4].IN1
DSW1[5] => DSW1[5].IN1
DSW1[6] => DSW1[6].IN1
DSW1[7] => DSW1[7].IN1
DV <= DV.DB_MAX_OUTPUT_PORT_TYPE
OD[0] <= dataselector5:dsel.port0
OD[1] <= dataselector5:dsel.port0
OD[2] <= dataselector5:dsel.port0
OD[3] <= dataselector5:dsel.port0
OD[4] <= dataselector5:dsel.port0
OD[5] <= dataselector5:dsel.port0
OD[6] <= dataselector5:dsel.port0
OD[7] <= dataselector5:dsel.port0


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_MAIN:Main|SEGASYS1_IPORT:port|dataselector5:dsel
oDATA[0] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iDATA0[0] => oDATA.DATAB
iDATA0[1] => oDATA.DATAB
iDATA0[2] => oDATA.DATAB
iDATA0[3] => oDATA.DATAB
iDATA0[4] => oDATA.DATAB
iDATA0[5] => oDATA.DATAB
iDATA0[6] => oDATA.DATAB
iDATA0[7] => oDATA.DATAB
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iDATA1[0] => oDATA.DATAB
iDATA1[1] => oDATA.DATAB
iDATA1[2] => oDATA.DATAB
iDATA1[3] => oDATA.DATAB
iDATA1[4] => oDATA.DATAB
iDATA1[5] => oDATA.DATAB
iDATA1[6] => oDATA.DATAB
iDATA1[7] => oDATA.DATAB
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iDATA2[0] => oDATA.DATAB
iDATA2[1] => oDATA.DATAB
iDATA2[2] => oDATA.DATAB
iDATA2[3] => oDATA.DATAB
iDATA2[4] => oDATA.DATAB
iDATA2[5] => oDATA.DATAB
iDATA2[6] => oDATA.DATAB
iDATA2[7] => oDATA.DATAB
iSEL3 => oDATA.OUTPUTSELECT
iSEL3 => oDATA.OUTPUTSELECT
iSEL3 => oDATA.OUTPUTSELECT
iSEL3 => oDATA.OUTPUTSELECT
iSEL3 => oDATA.OUTPUTSELECT
iSEL3 => oDATA.OUTPUTSELECT
iSEL3 => oDATA.OUTPUTSELECT
iSEL3 => oDATA.OUTPUTSELECT
iDATA3[0] => oDATA.DATAB
iDATA3[1] => oDATA.DATAB
iDATA3[2] => oDATA.DATAB
iDATA3[3] => oDATA.DATAB
iDATA3[4] => oDATA.DATAB
iDATA3[5] => oDATA.DATAB
iDATA3[6] => oDATA.DATAB
iDATA3[7] => oDATA.DATAB
iSEL4 => oDATA.OUTPUTSELECT
iSEL4 => oDATA.OUTPUTSELECT
iSEL4 => oDATA.OUTPUTSELECT
iSEL4 => oDATA.OUTPUTSELECT
iSEL4 => oDATA.OUTPUTSELECT
iSEL4 => oDATA.OUTPUTSELECT
iSEL4 => oDATA.OUTPUTSELECT
iSEL4 => oDATA.OUTPUTSELECT
iDATA4[0] => oDATA.DATAB
iDATA4[1] => oDATA.DATAB
iDATA4[2] => oDATA.DATAB
iDATA4[3] => oDATA.DATAB
iDATA4[4] => oDATA.DATAB
iDATA4[5] => oDATA.DATAB
iDATA4[6] => oDATA.DATAB
iDATA4[7] => oDATA.DATAB
dData[0] => oDATA.DATAA
dData[1] => oDATA.DATAA
dData[2] => oDATA.DATAA
dData[3] => oDATA.DATAA
dData[4] => oDATA.DATAA
dData[5] => oDATA.DATAA
dData[6] => oDATA.DATAA
dData[7] => oDATA.DATAA


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_MAIN:Main|SEGASYS1_PRGDEC:decr
clk => clk.IN2
mrom_m1 => mrom_m1.IN2
mrom_ad[0] => mrom_ad[0].IN2
mrom_ad[1] => mrom_ad[1].IN2
mrom_ad[2] => mrom_ad[2].IN2
mrom_ad[3] => mrom_ad[3].IN2
mrom_ad[4] => mrom_ad[4].IN2
mrom_ad[5] => mrom_ad[5].IN2
mrom_ad[6] => mrom_ad[6].IN2
mrom_ad[7] => mrom_ad[7].IN2
mrom_ad[8] => mrom_ad[8].IN2
mrom_ad[9] => mrom_ad[9].IN2
mrom_ad[10] => mrom_ad[10].IN2
mrom_ad[11] => mrom_ad[11].IN2
mrom_ad[12] => mrom_ad[12].IN2
mrom_ad[13] => mrom_ad[13].IN2
mrom_ad[14] => mrom_ad[14].IN2
mrom_dt[0] <= mrom_dt.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[1] <= mrom_dt.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[2] <= mrom_dt.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[3] <= mrom_dt.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[4] <= mrom_dt.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[5] <= mrom_dt.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[6] <= mrom_dt.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[7] <= mrom_dt.DB_MAX_OUTPUT_PORT_TYPE
rad[0] <= SEGASYS1_DECT1:t1.port4
rad[1] <= SEGASYS1_DECT1:t1.port4
rad[2] <= SEGASYS1_DECT1:t1.port4
rad[3] <= SEGASYS1_DECT1:t1.port4
rad[4] <= SEGASYS1_DECT1:t1.port4
rad[5] <= SEGASYS1_DECT1:t1.port4
rad[6] <= SEGASYS1_DECT1:t1.port4
rad[7] <= SEGASYS1_DECT1:t1.port4
rad[8] <= SEGASYS1_DECT1:t1.port4
rad[9] <= SEGASYS1_DECT1:t1.port4
rad[10] <= SEGASYS1_DECT1:t1.port4
rad[11] <= SEGASYS1_DECT1:t1.port4
rad[12] <= SEGASYS1_DECT1:t1.port4
rad[13] <= SEGASYS1_DECT1:t1.port4
rad[14] <= SEGASYS1_DECT1:t1.port4
rdt[0] => rdt[0].IN2
rdt[1] => rdt[1].IN2
rdt[2] => rdt[2].IN2
rdt[3] => rdt[3].IN2
rdt[4] => rdt[4].IN2
rdt[5] => rdt[5].IN2
rdt[6] => rdt[6].IN2
rdt[7] => rdt[7].IN2
ROMCL => ROMCL.IN2
ROMAD[0] => ROMAD[0].IN2
ROMAD[1] => ROMAD[1].IN2
ROMAD[2] => ROMAD[2].IN2
ROMAD[3] => ROMAD[3].IN2
ROMAD[4] => ROMAD[4].IN2
ROMAD[5] => ROMAD[5].IN2
ROMAD[6] => ROMAD[6].IN2
ROMAD[7] => ROMAD[7].IN2
ROMAD[8] => ROMAD[8].IN2
ROMAD[9] => ROMAD[9].IN2
ROMAD[10] => ROMAD[10].IN2
ROMAD[11] => ROMAD[11].IN2
ROMAD[12] => ROMAD[12].IN2
ROMAD[13] => ROMAD[13].IN2
ROMAD[14] => ROMAD[14].IN2
ROMAD[15] => ROMAD[15].IN2
ROMAD[16] => ROMAD[16].IN2
ROMAD[17] => ROMAD[17].IN2
ROMAD[18] => ROMAD[18].IN2
ROMAD[19] => ROMAD[19].IN2
ROMAD[20] => ROMAD[20].IN2
ROMAD[21] => ROMAD[21].IN2
ROMAD[22] => ROMAD[22].IN2
ROMAD[23] => ROMAD[23].IN2
ROMAD[24] => ROMAD[24].IN2
ROMDT[0] => ROMDT[0].IN2
ROMDT[1] => ROMDT[1].IN2
ROMDT[2] => ROMDT[2].IN2
ROMDT[3] => ROMDT[3].IN2
ROMDT[4] => ROMDT[4].IN2
ROMDT[5] => ROMDT[5].IN2
ROMDT[6] => ROMDT[6].IN2
ROMDT[7] => ROMDT[7].IN2
ROMEN => ROMEN.IN2


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_MAIN:Main|SEGASYS1_PRGDEC:decr|SEGASYS1_DECT1:t1
clk => clk.IN1
mrom_m1 => madr[15].DATAIN
mrom_ad[0] => madr.DATAA
mrom_ad[1] => madr[1].DATAIN
mrom_ad[2] => madr[2].DATAIN
mrom_ad[3] => madr[3].DATAIN
mrom_ad[4] => madr.DATAA
mrom_ad[5] => madr[5].DATAIN
mrom_ad[6] => madr[6].DATAIN
mrom_ad[7] => madr[7].DATAIN
mrom_ad[8] => madr.DATAA
mrom_ad[9] => madr[9].DATAIN
mrom_ad[10] => madr[10].DATAIN
mrom_ad[11] => madr[11].DATAIN
mrom_ad[12] => madr.DATAA
mrom_ad[13] => madr[13].DATAIN
mrom_ad[14] => madr[14].DATAIN
mrom_dt[0] <= mrom_dt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[1] <= mrom_dt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[2] <= mrom_dt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[3] <= mrom_dt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[4] <= mrom_dt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[5] <= mrom_dt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[6] <= mrom_dt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[7] <= mrom_dt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rad[0] <= rad[0].DB_MAX_OUTPUT_PORT_TYPE
rad[1] <= madr[1].DB_MAX_OUTPUT_PORT_TYPE
rad[2] <= madr[2].DB_MAX_OUTPUT_PORT_TYPE
rad[3] <= madr[3].DB_MAX_OUTPUT_PORT_TYPE
rad[4] <= rad[4].DB_MAX_OUTPUT_PORT_TYPE
rad[5] <= madr[5].DB_MAX_OUTPUT_PORT_TYPE
rad[6] <= madr[6].DB_MAX_OUTPUT_PORT_TYPE
rad[7] <= madr[7].DB_MAX_OUTPUT_PORT_TYPE
rad[8] <= rad[8].DB_MAX_OUTPUT_PORT_TYPE
rad[9] <= madr[9].DB_MAX_OUTPUT_PORT_TYPE
rad[10] <= madr[10].DB_MAX_OUTPUT_PORT_TYPE
rad[11] <= madr[11].DB_MAX_OUTPUT_PORT_TYPE
rad[12] <= rad[12].DB_MAX_OUTPUT_PORT_TYPE
rad[13] <= madr[13].DB_MAX_OUTPUT_PORT_TYPE
rad[14] <= madr[14].DB_MAX_OUTPUT_PORT_TYPE
rdt[0] => mdec[0].IN1
rdt[1] => mdec[1].IN1
rdt[2] => mdec[2].IN1
rdt[3] => comb.IN0
rdt[4] => mdec[4].IN1
rdt[5] => comb.IN0
rdt[6] => mdec[6].IN1
rdt[7] => comb.IN1
rdt[7] => comb.IN1
rdt[7] => comb.IN1
rdt[7] => comb.IN1
rdt[7] => comb.IN1
ROMCL => ROMCL.IN1
ROMAD[0] => ROMAD[0].IN1
ROMAD[1] => ROMAD[1].IN1
ROMAD[2] => ROMAD[2].IN1
ROMAD[3] => ROMAD[3].IN1
ROMAD[4] => ROMAD[4].IN1
ROMAD[5] => ROMAD[5].IN1
ROMAD[6] => ROMAD[6].IN1
ROMAD[7] => ROMAD[7].IN1
ROMAD[8] => ROMAD[8].IN1
ROMAD[9] => ROMAD[9].IN1
ROMAD[10] => ROMAD[10].IN1
ROMAD[11] => ROMAD[11].IN1
ROMAD[12] => ROMAD[12].IN1
ROMAD[13] => ROMAD[13].IN1
ROMAD[14] => ROMAD[14].IN1
ROMAD[15] => ROMAD[15].IN1
ROMAD[16] => ROMAD[16].IN1
ROMAD[17] => ROMAD[17].IN1
ROMAD[18] => ROMAD[18].IN1
ROMAD[19] => ROMAD[19].IN1
ROMAD[20] => ROMAD[20].IN1
ROMAD[21] => ROMAD[21].IN1
ROMAD[22] => ROMAD[22].IN1
ROMAD[23] => ROMAD[23].IN1
ROMAD[24] => ROMAD[24].IN1
ROMDT[0] => ROMDT[0].IN1
ROMDT[1] => ROMDT[1].IN1
ROMDT[2] => ROMDT[2].IN1
ROMDT[3] => ROMDT[3].IN1
ROMDT[4] => ROMDT[4].IN1
ROMDT[5] => ROMDT[5].IN1
ROMDT[6] => ROMDT[6].IN1
ROMDT[7] => ROMDT[7].IN1
ROMEN => comb.IN1


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_MAIN:Main|SEGASYS1_PRGDEC:decr|SEGASYS1_DECT1:t1|DLROM:dect
CL0 => DO0[0]~reg0.CLK
CL0 => DO0[1]~reg0.CLK
CL0 => DO0[2]~reg0.CLK
CL0 => DO0[3]~reg0.CLK
CL0 => DO0[4]~reg0.CLK
CL0 => DO0[5]~reg0.CLK
CL0 => DO0[6]~reg0.CLK
CL0 => DO0[7]~reg0.CLK
AD0[0] => core.RADDR
AD0[1] => core.RADDR1
AD0[2] => core.RADDR2
AD0[3] => core.RADDR3
AD0[4] => core.RADDR4
AD0[5] => core.RADDR5
AD0[6] => core.RADDR6
DO0[0] <= DO0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[1] <= DO0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[2] <= DO0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[3] <= DO0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[4] <= DO0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[5] <= DO0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[6] <= DO0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[7] <= DO0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CL1 => core.we_a.CLK
CL1 => core.waddr_a[6].CLK
CL1 => core.waddr_a[5].CLK
CL1 => core.waddr_a[4].CLK
CL1 => core.waddr_a[3].CLK
CL1 => core.waddr_a[2].CLK
CL1 => core.waddr_a[1].CLK
CL1 => core.waddr_a[0].CLK
CL1 => core.data_a[7].CLK
CL1 => core.data_a[6].CLK
CL1 => core.data_a[5].CLK
CL1 => core.data_a[4].CLK
CL1 => core.data_a[3].CLK
CL1 => core.data_a[2].CLK
CL1 => core.data_a[1].CLK
CL1 => core.data_a[0].CLK
CL1 => core.CLK0
AD1[0] => core.waddr_a[0].DATAIN
AD1[0] => core.WADDR
AD1[1] => core.waddr_a[1].DATAIN
AD1[1] => core.WADDR1
AD1[2] => core.waddr_a[2].DATAIN
AD1[2] => core.WADDR2
AD1[3] => core.waddr_a[3].DATAIN
AD1[3] => core.WADDR3
AD1[4] => core.waddr_a[4].DATAIN
AD1[4] => core.WADDR4
AD1[5] => core.waddr_a[5].DATAIN
AD1[5] => core.WADDR5
AD1[6] => core.waddr_a[6].DATAIN
AD1[6] => core.WADDR6
DI1[0] => core.data_a[0].DATAIN
DI1[0] => core.DATAIN
DI1[1] => core.data_a[1].DATAIN
DI1[1] => core.DATAIN1
DI1[2] => core.data_a[2].DATAIN
DI1[2] => core.DATAIN2
DI1[3] => core.data_a[3].DATAIN
DI1[3] => core.DATAIN3
DI1[4] => core.data_a[4].DATAIN
DI1[4] => core.DATAIN4
DI1[5] => core.data_a[5].DATAIN
DI1[5] => core.DATAIN5
DI1[6] => core.data_a[6].DATAIN
DI1[6] => core.DATAIN6
DI1[7] => core.data_a[7].DATAIN
DI1[7] => core.DATAIN7
WE1 => core.we_a.DATAIN
WE1 => core.WE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_MAIN:Main|SEGASYS1_PRGDEC:decr|SEGASYS1_DECT2:t2
clk => clk.IN2
mrom_m1 => madr[15].DATAIN
mrom_ad[0] => madr.DATAA
mrom_ad[1] => madr[1].DATAIN
mrom_ad[2] => madr[2].DATAIN
mrom_ad[3] => madr.DATAA
mrom_ad[4] => madr[4].DATAIN
mrom_ad[5] => madr[5].DATAIN
mrom_ad[6] => madr.DATAA
mrom_ad[7] => madr[7].DATAIN
mrom_ad[8] => madr[8].DATAIN
mrom_ad[9] => madr.DATAA
mrom_ad[10] => madr[10].DATAIN
mrom_ad[11] => madr[11].DATAIN
mrom_ad[12] => madr.DATAA
mrom_ad[13] => madr[13].DATAIN
mrom_ad[14] => madr.DATAA
mrom_dt[0] <= mrom_dt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[1] <= mrom_dt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[2] <= mrom_dt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[3] <= mrom_dt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[4] <= mrom_dt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[5] <= mrom_dt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[6] <= mrom_dt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrom_dt[7] <= mrom_dt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rad[0] <= rad[0].DB_MAX_OUTPUT_PORT_TYPE
rad[1] <= madr[1].DB_MAX_OUTPUT_PORT_TYPE
rad[2] <= madr[2].DB_MAX_OUTPUT_PORT_TYPE
rad[3] <= rad[3].DB_MAX_OUTPUT_PORT_TYPE
rad[4] <= madr[4].DB_MAX_OUTPUT_PORT_TYPE
rad[5] <= madr[5].DB_MAX_OUTPUT_PORT_TYPE
rad[6] <= rad[6].DB_MAX_OUTPUT_PORT_TYPE
rad[7] <= madr[7].DB_MAX_OUTPUT_PORT_TYPE
rad[8] <= madr[8].DB_MAX_OUTPUT_PORT_TYPE
rad[9] <= rad[9].DB_MAX_OUTPUT_PORT_TYPE
rad[10] <= madr[10].DB_MAX_OUTPUT_PORT_TYPE
rad[11] <= madr[11].DB_MAX_OUTPUT_PORT_TYPE
rad[12] <= rad[12].DB_MAX_OUTPUT_PORT_TYPE
rad[13] <= madr[13].DB_MAX_OUTPUT_PORT_TYPE
rad[14] <= rad[14].DB_MAX_OUTPUT_PORT_TYPE
rdt[0] => Mux0.IN26
rdt[0] => Mux0.IN27
rdt[0] => Mux0.IN28
rdt[0] => Mux0.IN29
rdt[0] => Mux0.IN30
rdt[0] => Mux0.IN31
rdt[0] => Mux1.IN26
rdt[0] => Mux1.IN27
rdt[0] => Mux1.IN28
rdt[0] => Mux1.IN29
rdt[0] => Mux1.IN30
rdt[0] => Mux1.IN31
rdt[0] => Mux2.IN26
rdt[0] => Mux2.IN27
rdt[0] => Mux2.IN28
rdt[0] => Mux2.IN29
rdt[0] => Mux2.IN30
rdt[0] => Mux2.IN31
rdt[0] => Mux3.IN26
rdt[0] => Mux3.IN27
rdt[0] => Mux3.IN28
rdt[0] => Mux3.IN29
rdt[0] => Mux3.IN30
rdt[0] => Mux3.IN31
rdt[1] => bswp.DATAA
rdt[2] => Mux0.IN20
rdt[2] => Mux0.IN21
rdt[2] => Mux0.IN22
rdt[2] => Mux0.IN23
rdt[2] => Mux0.IN24
rdt[2] => Mux0.IN25
rdt[2] => Mux1.IN20
rdt[2] => Mux1.IN21
rdt[2] => Mux1.IN22
rdt[2] => Mux1.IN23
rdt[2] => Mux1.IN24
rdt[2] => Mux1.IN25
rdt[2] => Mux2.IN20
rdt[2] => Mux2.IN21
rdt[2] => Mux2.IN22
rdt[2] => Mux2.IN23
rdt[2] => Mux2.IN24
rdt[2] => Mux2.IN25
rdt[2] => Mux3.IN20
rdt[2] => Mux3.IN21
rdt[2] => Mux3.IN22
rdt[2] => Mux3.IN23
rdt[2] => Mux3.IN24
rdt[2] => Mux3.IN25
rdt[3] => bswp.DATAA
rdt[4] => Mux0.IN14
rdt[4] => Mux0.IN15
rdt[4] => Mux0.IN16
rdt[4] => Mux0.IN17
rdt[4] => Mux0.IN18
rdt[4] => Mux0.IN19
rdt[4] => Mux1.IN14
rdt[4] => Mux1.IN15
rdt[4] => Mux1.IN16
rdt[4] => Mux1.IN17
rdt[4] => Mux1.IN18
rdt[4] => Mux1.IN19
rdt[4] => Mux2.IN14
rdt[4] => Mux2.IN15
rdt[4] => Mux2.IN16
rdt[4] => Mux2.IN17
rdt[4] => Mux2.IN18
rdt[4] => Mux2.IN19
rdt[4] => Mux3.IN14
rdt[4] => Mux3.IN15
rdt[4] => Mux3.IN16
rdt[4] => Mux3.IN17
rdt[4] => Mux3.IN18
rdt[4] => Mux3.IN19
rdt[5] => bswp.DATAA
rdt[6] => Mux0.IN8
rdt[6] => Mux0.IN9
rdt[6] => Mux0.IN10
rdt[6] => Mux0.IN11
rdt[6] => Mux0.IN12
rdt[6] => Mux0.IN13
rdt[6] => Mux1.IN8
rdt[6] => Mux1.IN9
rdt[6] => Mux1.IN10
rdt[6] => Mux1.IN11
rdt[6] => Mux1.IN12
rdt[6] => Mux1.IN13
rdt[6] => Mux2.IN8
rdt[6] => Mux2.IN9
rdt[6] => Mux2.IN10
rdt[6] => Mux2.IN11
rdt[6] => Mux2.IN12
rdt[6] => Mux2.IN13
rdt[6] => Mux3.IN8
rdt[6] => Mux3.IN9
rdt[6] => Mux3.IN10
rdt[6] => Mux3.IN11
rdt[6] => Mux3.IN12
rdt[6] => Mux3.IN13
rdt[7] => bswp.DATAA
ROMCL => ROMCL.IN2
ROMAD[0] => ROMAD[0].IN2
ROMAD[1] => ROMAD[1].IN2
ROMAD[2] => ROMAD[2].IN2
ROMAD[3] => ROMAD[3].IN2
ROMAD[4] => ROMAD[4].IN2
ROMAD[5] => ROMAD[5].IN2
ROMAD[6] => ROMAD[6].IN2
ROMAD[7] => ROMAD[7].IN2
ROMAD[8] => ROMAD[8].IN2
ROMAD[9] => ROMAD[9].IN2
ROMAD[10] => ROMAD[10].IN2
ROMAD[11] => ROMAD[11].IN2
ROMAD[12] => ROMAD[12].IN2
ROMAD[13] => ROMAD[13].IN2
ROMAD[14] => ROMAD[14].IN2
ROMAD[15] => ROMAD[15].IN2
ROMAD[16] => ROMAD[16].IN2
ROMAD[17] => ROMAD[17].IN2
ROMAD[18] => ROMAD[18].IN2
ROMAD[19] => ROMAD[19].IN2
ROMAD[20] => ROMAD[20].IN2
ROMAD[21] => ROMAD[21].IN2
ROMAD[22] => ROMAD[22].IN2
ROMAD[23] => ROMAD[23].IN2
ROMAD[24] => ROMAD[24].IN2
ROMDT[0] => ROMDT[0].IN2
ROMDT[1] => ROMDT[1].IN2
ROMDT[2] => ROMDT[2].IN2
ROMDT[3] => ROMDT[3].IN2
ROMDT[4] => ROMDT[4].IN2
ROMDT[5] => ROMDT[5].IN2
ROMDT[6] => ROMDT[6].IN2
ROMDT[7] => ROMDT[7].IN2
ROMEN => comb.IN1
ROMEN => comb.IN1


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_MAIN:Main|SEGASYS1_PRGDEC:decr|SEGASYS1_DECT2:t2|DLROM:xort
CL0 => DO0[0]~reg0.CLK
CL0 => DO0[1]~reg0.CLK
CL0 => DO0[2]~reg0.CLK
CL0 => DO0[3]~reg0.CLK
CL0 => DO0[4]~reg0.CLK
CL0 => DO0[5]~reg0.CLK
CL0 => DO0[6]~reg0.CLK
CL0 => DO0[7]~reg0.CLK
AD0[0] => core.RADDR
AD0[1] => core.RADDR1
AD0[2] => core.RADDR2
AD0[3] => core.RADDR3
AD0[4] => core.RADDR4
AD0[5] => core.RADDR5
AD0[6] => core.RADDR6
DO0[0] <= DO0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[1] <= DO0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[2] <= DO0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[3] <= DO0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[4] <= DO0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[5] <= DO0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[6] <= DO0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[7] <= DO0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CL1 => core.we_a.CLK
CL1 => core.waddr_a[6].CLK
CL1 => core.waddr_a[5].CLK
CL1 => core.waddr_a[4].CLK
CL1 => core.waddr_a[3].CLK
CL1 => core.waddr_a[2].CLK
CL1 => core.waddr_a[1].CLK
CL1 => core.waddr_a[0].CLK
CL1 => core.data_a[7].CLK
CL1 => core.data_a[6].CLK
CL1 => core.data_a[5].CLK
CL1 => core.data_a[4].CLK
CL1 => core.data_a[3].CLK
CL1 => core.data_a[2].CLK
CL1 => core.data_a[1].CLK
CL1 => core.data_a[0].CLK
CL1 => core.CLK0
AD1[0] => core.waddr_a[0].DATAIN
AD1[0] => core.WADDR
AD1[1] => core.waddr_a[1].DATAIN
AD1[1] => core.WADDR1
AD1[2] => core.waddr_a[2].DATAIN
AD1[2] => core.WADDR2
AD1[3] => core.waddr_a[3].DATAIN
AD1[3] => core.WADDR3
AD1[4] => core.waddr_a[4].DATAIN
AD1[4] => core.WADDR4
AD1[5] => core.waddr_a[5].DATAIN
AD1[5] => core.WADDR5
AD1[6] => core.waddr_a[6].DATAIN
AD1[6] => core.WADDR6
DI1[0] => core.data_a[0].DATAIN
DI1[0] => core.DATAIN
DI1[1] => core.data_a[1].DATAIN
DI1[1] => core.DATAIN1
DI1[2] => core.data_a[2].DATAIN
DI1[2] => core.DATAIN2
DI1[3] => core.data_a[3].DATAIN
DI1[3] => core.DATAIN3
DI1[4] => core.data_a[4].DATAIN
DI1[4] => core.DATAIN4
DI1[5] => core.data_a[5].DATAIN
DI1[5] => core.DATAIN5
DI1[6] => core.data_a[6].DATAIN
DI1[6] => core.DATAIN6
DI1[7] => core.data_a[7].DATAIN
DI1[7] => core.DATAIN7
WE1 => core.we_a.DATAIN
WE1 => core.WE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_MAIN:Main|SEGASYS1_PRGDEC:decr|SEGASYS1_DECT2:t2|DLROM:swpt
CL0 => DO0[0]~reg0.CLK
CL0 => DO0[1]~reg0.CLK
CL0 => DO0[2]~reg0.CLK
CL0 => DO0[3]~reg0.CLK
CL0 => DO0[4]~reg0.CLK
CL0 => DO0[5]~reg0.CLK
CL0 => DO0[6]~reg0.CLK
CL0 => DO0[7]~reg0.CLK
AD0[0] => core.RADDR
AD0[1] => core.RADDR1
AD0[2] => core.RADDR2
AD0[3] => core.RADDR3
AD0[4] => core.RADDR4
AD0[5] => core.RADDR5
AD0[6] => core.RADDR6
DO0[0] <= DO0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[1] <= DO0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[2] <= DO0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[3] <= DO0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[4] <= DO0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[5] <= DO0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[6] <= DO0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[7] <= DO0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CL1 => core.we_a.CLK
CL1 => core.waddr_a[6].CLK
CL1 => core.waddr_a[5].CLK
CL1 => core.waddr_a[4].CLK
CL1 => core.waddr_a[3].CLK
CL1 => core.waddr_a[2].CLK
CL1 => core.waddr_a[1].CLK
CL1 => core.waddr_a[0].CLK
CL1 => core.data_a[7].CLK
CL1 => core.data_a[6].CLK
CL1 => core.data_a[5].CLK
CL1 => core.data_a[4].CLK
CL1 => core.data_a[3].CLK
CL1 => core.data_a[2].CLK
CL1 => core.data_a[1].CLK
CL1 => core.data_a[0].CLK
CL1 => core.CLK0
AD1[0] => core.waddr_a[0].DATAIN
AD1[0] => core.WADDR
AD1[1] => core.waddr_a[1].DATAIN
AD1[1] => core.WADDR1
AD1[2] => core.waddr_a[2].DATAIN
AD1[2] => core.WADDR2
AD1[3] => core.waddr_a[3].DATAIN
AD1[3] => core.WADDR3
AD1[4] => core.waddr_a[4].DATAIN
AD1[4] => core.WADDR4
AD1[5] => core.waddr_a[5].DATAIN
AD1[5] => core.WADDR5
AD1[6] => core.waddr_a[6].DATAIN
AD1[6] => core.WADDR6
DI1[0] => core.data_a[0].DATAIN
DI1[0] => core.DATAIN
DI1[1] => core.data_a[1].DATAIN
DI1[1] => core.DATAIN1
DI1[2] => core.data_a[2].DATAIN
DI1[2] => core.DATAIN2
DI1[3] => core.data_a[3].DATAIN
DI1[3] => core.DATAIN3
DI1[4] => core.data_a[4].DATAIN
DI1[4] => core.DATAIN4
DI1[5] => core.data_a[5].DATAIN
DI1[5] => core.DATAIN5
DI1[6] => core.data_a[6].DATAIN
DI1[6] => core.DATAIN6
DI1[7] => core.data_a[7].DATAIN
DI1[7] => core.DATAIN7
WE1 => core.we_a.DATAIN
WE1 => core.WE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_MAIN:Main|SRAM_4096:mainram
clk => ramcore.we_a.CLK
clk => ramcore.waddr_a[11].CLK
clk => ramcore.waddr_a[10].CLK
clk => ramcore.waddr_a[9].CLK
clk => ramcore.waddr_a[8].CLK
clk => ramcore.waddr_a[7].CLK
clk => ramcore.waddr_a[6].CLK
clk => ramcore.waddr_a[5].CLK
clk => ramcore.waddr_a[4].CLK
clk => ramcore.waddr_a[3].CLK
clk => ramcore.waddr_a[2].CLK
clk => ramcore.waddr_a[1].CLK
clk => ramcore.waddr_a[0].CLK
clk => ramcore.data_a[7].CLK
clk => ramcore.data_a[6].CLK
clk => ramcore.data_a[5].CLK
clk => ramcore.data_a[4].CLK
clk => ramcore.data_a[3].CLK
clk => ramcore.data_a[2].CLK
clk => ramcore.data_a[1].CLK
clk => ramcore.data_a[0].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => ramcore.CLK0
adrs[0] => ramcore.waddr_a[0].DATAIN
adrs[0] => ramcore.WADDR
adrs[0] => ramcore.RADDR
adrs[1] => ramcore.waddr_a[1].DATAIN
adrs[1] => ramcore.WADDR1
adrs[1] => ramcore.RADDR1
adrs[2] => ramcore.waddr_a[2].DATAIN
adrs[2] => ramcore.WADDR2
adrs[2] => ramcore.RADDR2
adrs[3] => ramcore.waddr_a[3].DATAIN
adrs[3] => ramcore.WADDR3
adrs[3] => ramcore.RADDR3
adrs[4] => ramcore.waddr_a[4].DATAIN
adrs[4] => ramcore.WADDR4
adrs[4] => ramcore.RADDR4
adrs[5] => ramcore.waddr_a[5].DATAIN
adrs[5] => ramcore.WADDR5
adrs[5] => ramcore.RADDR5
adrs[6] => ramcore.waddr_a[6].DATAIN
adrs[6] => ramcore.WADDR6
adrs[6] => ramcore.RADDR6
adrs[7] => ramcore.waddr_a[7].DATAIN
adrs[7] => ramcore.WADDR7
adrs[7] => ramcore.RADDR7
adrs[8] => ramcore.waddr_a[8].DATAIN
adrs[8] => ramcore.WADDR8
adrs[8] => ramcore.RADDR8
adrs[9] => ramcore.waddr_a[9].DATAIN
adrs[9] => ramcore.WADDR9
adrs[9] => ramcore.RADDR9
adrs[10] => ramcore.waddr_a[10].DATAIN
adrs[10] => ramcore.WADDR10
adrs[10] => ramcore.RADDR10
adrs[11] => ramcore.waddr_a[11].DATAIN
adrs[11] => ramcore.WADDR11
adrs[11] => ramcore.RADDR11
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr => ramcore.we_a.DATAIN
wr => out[0]~reg0.ENA
wr => out[1]~reg0.ENA
wr => out[2]~reg0.ENA
wr => out[3]~reg0.ENA
wr => out[4]~reg0.ENA
wr => out[5]~reg0.ENA
wr => out[6]~reg0.ENA
wr => out[7]~reg0.ENA
wr => ramcore.WE
in[0] => ramcore.data_a[0].DATAIN
in[0] => ramcore.DATAIN
in[1] => ramcore.data_a[1].DATAIN
in[1] => ramcore.DATAIN1
in[2] => ramcore.data_a[2].DATAIN
in[2] => ramcore.DATAIN2
in[3] => ramcore.data_a[3].DATAIN
in[3] => ramcore.DATAIN3
in[4] => ramcore.data_a[4].DATAIN
in[4] => ramcore.DATAIN4
in[5] => ramcore.data_a[5].DATAIN
in[5] => ramcore.DATAIN5
in[6] => ramcore.data_a[6].DATAIN
in[6] => ramcore.DATAIN6
in[7] => ramcore.data_a[7].DATAIN
in[7] => ramcore.DATAIN7


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_MAIN:Main|dataselector6:mcpudisel
oDATA[0] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iDATA0[0] => oDATA.DATAB
iDATA0[1] => oDATA.DATAB
iDATA0[2] => oDATA.DATAB
iDATA0[3] => oDATA.DATAB
iDATA0[4] => oDATA.DATAB
iDATA0[5] => oDATA.DATAB
iDATA0[6] => oDATA.DATAB
iDATA0[7] => oDATA.DATAB
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iDATA1[0] => oDATA.DATAB
iDATA1[1] => oDATA.DATAB
iDATA1[2] => oDATA.DATAB
iDATA1[3] => oDATA.DATAB
iDATA1[4] => oDATA.DATAB
iDATA1[5] => oDATA.DATAB
iDATA1[6] => oDATA.DATAB
iDATA1[7] => oDATA.DATAB
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iDATA2[0] => oDATA.DATAB
iDATA2[1] => oDATA.DATAB
iDATA2[2] => oDATA.DATAB
iDATA2[3] => oDATA.DATAB
iDATA2[4] => oDATA.DATAB
iDATA2[5] => oDATA.DATAB
iDATA2[6] => oDATA.DATAB
iDATA2[7] => oDATA.DATAB
iSEL3 => oDATA.OUTPUTSELECT
iSEL3 => oDATA.OUTPUTSELECT
iSEL3 => oDATA.OUTPUTSELECT
iSEL3 => oDATA.OUTPUTSELECT
iSEL3 => oDATA.OUTPUTSELECT
iSEL3 => oDATA.OUTPUTSELECT
iSEL3 => oDATA.OUTPUTSELECT
iSEL3 => oDATA.OUTPUTSELECT
iDATA3[0] => oDATA.DATAB
iDATA3[1] => oDATA.DATAB
iDATA3[2] => oDATA.DATAB
iDATA3[3] => oDATA.DATAB
iDATA3[4] => oDATA.DATAB
iDATA3[5] => oDATA.DATAB
iDATA3[6] => oDATA.DATAB
iDATA3[7] => oDATA.DATAB
iSEL4 => oDATA.OUTPUTSELECT
iSEL4 => oDATA.OUTPUTSELECT
iSEL4 => oDATA.OUTPUTSELECT
iSEL4 => oDATA.OUTPUTSELECT
iSEL4 => oDATA.OUTPUTSELECT
iSEL4 => oDATA.OUTPUTSELECT
iSEL4 => oDATA.OUTPUTSELECT
iSEL4 => oDATA.OUTPUTSELECT
iDATA4[0] => oDATA.DATAB
iDATA4[1] => oDATA.DATAB
iDATA4[2] => oDATA.DATAB
iDATA4[3] => oDATA.DATAB
iDATA4[4] => oDATA.DATAB
iDATA4[5] => oDATA.DATAB
iDATA4[6] => oDATA.DATAB
iDATA4[7] => oDATA.DATAB
iSEL5 => oDATA.OUTPUTSELECT
iSEL5 => oDATA.OUTPUTSELECT
iSEL5 => oDATA.OUTPUTSELECT
iSEL5 => oDATA.OUTPUTSELECT
iSEL5 => oDATA.OUTPUTSELECT
iSEL5 => oDATA.OUTPUTSELECT
iSEL5 => oDATA.OUTPUTSELECT
iSEL5 => oDATA.OUTPUTSELECT
iDATA5[0] => oDATA.DATAB
iDATA5[1] => oDATA.DATAB
iDATA5[2] => oDATA.DATAB
iDATA5[3] => oDATA.DATAB
iDATA5[4] => oDATA.DATAB
iDATA5[5] => oDATA.DATAB
iDATA5[6] => oDATA.DATAB
iDATA5[7] => oDATA.DATAB
dData[0] => oDATA.DATAA
dData[1] => oDATA.DATAA
dData[2] => oDATA.DATAA
dData[3] => oDATA.DATAA
dData[4] => oDATA.DATAA
dData[5] => oDATA.DATAA
dData[6] => oDATA.DATAA
dData[7] => oDATA.DATAA


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video
RESET => RESET.IN1
VCLKx8 => VCLKx8.IN6
PH[0] => PH[0].IN1
PH[1] => PH[1].IN1
PH[2] => PH[2].IN1
PH[3] => PH[3].IN1
PH[4] => PH[4].IN1
PH[5] => PH[5].IN1
PH[6] => PH[6].IN1
PH[7] => PH[7].IN1
PH[8] => PH[8].IN1
PV[0] => PV[0].IN1
PV[1] => PV[1].IN1
PV[2] => PV[2].IN1
PV[3] => PV[3].IN1
PV[4] => PV[4].IN1
PV[5] => PV[5].IN1
PV[6] => PV[6].IN1
PV[7] => PV[7].IN1
PV[8] => PV[8].IN1
VFLP => ~NO_FANOUT~
VBLK <= VIDHVGEN:hv.port10
PCLK <= PCLK.DB_MAX_OUTPUT_PORT_TYPE
PCLK_EN <= VCLK_EN.DB_MAX_OUTPUT_PORT_TYPE
RGB8[0] <= COLMIX:cmix.port14
RGB8[1] <= COLMIX:cmix.port14
RGB8[2] <= COLMIX:cmix.port14
RGB8[3] <= COLMIX:cmix.port14
RGB8[4] <= COLMIX:cmix.port14
RGB8[5] <= COLMIX:cmix.port14
RGB8[6] <= COLMIX:cmix.port14
RGB8[7] <= COLMIX:cmix.port14
PALDSW => PALDSW.IN1
cpu_ad[0] => cpu_ad[0].IN1
cpu_ad[1] => cpu_ad[1].IN1
cpu_ad[2] => cpu_ad[2].IN1
cpu_ad[3] => cpu_ad[3].IN1
cpu_ad[4] => cpu_ad[4].IN1
cpu_ad[5] => cpu_ad[5].IN1
cpu_ad[6] => cpu_ad[6].IN1
cpu_ad[7] => cpu_ad[7].IN1
cpu_ad[8] => cpu_ad[8].IN1
cpu_ad[9] => cpu_ad[9].IN1
cpu_ad[10] => cpu_ad[10].IN1
cpu_ad[11] => cpu_ad[11].IN1
cpu_ad[12] => cpu_ad[12].IN1
cpu_ad[13] => cpu_ad[13].IN1
cpu_ad[14] => cpu_ad[14].IN1
cpu_ad[15] => cpu_ad[15].IN1
cpu_wr => cpu_wr.IN1
cpu_dw[0] => cpu_dw[0].IN1
cpu_dw[1] => cpu_dw[1].IN1
cpu_dw[2] => cpu_dw[2].IN1
cpu_dw[3] => cpu_dw[3].IN1
cpu_dw[4] => cpu_dw[4].IN1
cpu_dw[5] => cpu_dw[5].IN1
cpu_dw[6] => cpu_dw[6].IN1
cpu_dw[7] => cpu_dw[7].IN1
cpu_rd <= VIDCPUINTF:intf.port5
cpu_dr[0] <= VIDCPUINTF:intf.port6
cpu_dr[1] <= VIDCPUINTF:intf.port6
cpu_dr[2] <= VIDCPUINTF:intf.port6
cpu_dr[3] <= VIDCPUINTF:intf.port6
cpu_dr[4] <= VIDCPUINTF:intf.port6
cpu_dr[5] <= VIDCPUINTF:intf.port6
cpu_dr[6] <= VIDCPUINTF:intf.port6
cpu_dr[7] <= VIDCPUINTF:intf.port6
tile_rom_addr[0] <= tile_rom_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_rom_addr[1] <= tile_rom_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_rom_addr[2] <= tile_rom_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_rom_addr[3] <= tile_rom_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_rom_addr[4] <= tile_rom_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_rom_addr[5] <= tile_rom_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_rom_addr[6] <= tile_rom_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_rom_addr[7] <= tile_rom_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_rom_addr[8] <= tile_rom_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_rom_addr[9] <= tile_rom_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_rom_addr[10] <= tile_rom_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_rom_addr[11] <= tile_rom_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_rom_addr[12] <= tile_rom_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_rom_addr[13] <= tile_rom_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_rom_do[0] => tile1dt.DATAB
tile_rom_do[0] => tile0dt_r.DATAB
tile_rom_do[1] => tile1dt.DATAB
tile_rom_do[1] => tile0dt_r.DATAB
tile_rom_do[2] => tile1dt.DATAB
tile_rom_do[2] => tile0dt_r.DATAB
tile_rom_do[3] => tile1dt.DATAB
tile_rom_do[3] => tile0dt_r.DATAB
tile_rom_do[4] => tile1dt.DATAB
tile_rom_do[4] => tile0dt_r.DATAB
tile_rom_do[5] => tile1dt.DATAB
tile_rom_do[5] => tile0dt_r.DATAB
tile_rom_do[6] => tile1dt.DATAB
tile_rom_do[6] => tile0dt_r.DATAB
tile_rom_do[7] => tile1dt.DATAB
tile_rom_do[7] => tile0dt_r.DATAB
tile_rom_do[8] => tile1dt.DATAB
tile_rom_do[8] => tile0dt_r.DATAB
tile_rom_do[9] => tile1dt.DATAB
tile_rom_do[9] => tile0dt_r.DATAB
tile_rom_do[10] => tile1dt.DATAB
tile_rom_do[10] => tile0dt_r.DATAB
tile_rom_do[11] => tile1dt.DATAB
tile_rom_do[11] => tile0dt_r.DATAB
tile_rom_do[12] => tile1dt.DATAB
tile_rom_do[12] => tile0dt_r.DATAB
tile_rom_do[13] => tile1dt.DATAB
tile_rom_do[13] => tile0dt_r.DATAB
tile_rom_do[14] => tile1dt.DATAB
tile_rom_do[14] => tile0dt_r.DATAB
tile_rom_do[15] => tile1dt.DATAB
tile_rom_do[15] => tile0dt_r.DATAB
tile_rom_do[16] => tile1dt.DATAB
tile_rom_do[16] => tile0dt_r.DATAB
tile_rom_do[17] => tile1dt.DATAB
tile_rom_do[17] => tile0dt_r.DATAB
tile_rom_do[18] => tile1dt.DATAB
tile_rom_do[18] => tile0dt_r.DATAB
tile_rom_do[19] => tile1dt.DATAB
tile_rom_do[19] => tile0dt_r.DATAB
tile_rom_do[20] => tile1dt.DATAB
tile_rom_do[20] => tile0dt_r.DATAB
tile_rom_do[21] => tile1dt.DATAB
tile_rom_do[21] => tile0dt_r.DATAB
tile_rom_do[22] => tile1dt.DATAB
tile_rom_do[22] => tile0dt_r.DATAB
tile_rom_do[23] => tile1dt.DATAB
tile_rom_do[23] => tile0dt_r.DATAB
tile_rom_do[24] => ~NO_FANOUT~
tile_rom_do[25] => ~NO_FANOUT~
tile_rom_do[26] => ~NO_FANOUT~
tile_rom_do[27] => ~NO_FANOUT~
tile_rom_do[28] => ~NO_FANOUT~
tile_rom_do[29] => ~NO_FANOUT~
tile_rom_do[30] => ~NO_FANOUT~
tile_rom_do[31] => ~NO_FANOUT~
spr_rom_addr[0] <= SEGASYS1_SPRITE:sprite.sprchad
spr_rom_addr[1] <= SEGASYS1_SPRITE:sprite.sprchad
spr_rom_addr[2] <= SEGASYS1_SPRITE:sprite.sprchad
spr_rom_addr[3] <= SEGASYS1_SPRITE:sprite.sprchad
spr_rom_addr[4] <= SEGASYS1_SPRITE:sprite.sprchad
spr_rom_addr[5] <= SEGASYS1_SPRITE:sprite.sprchad
spr_rom_addr[6] <= SEGASYS1_SPRITE:sprite.sprchad
spr_rom_addr[7] <= SEGASYS1_SPRITE:sprite.sprchad
spr_rom_addr[8] <= SEGASYS1_SPRITE:sprite.sprchad
spr_rom_addr[9] <= SEGASYS1_SPRITE:sprite.sprchad
spr_rom_addr[10] <= SEGASYS1_SPRITE:sprite.sprchad
spr_rom_addr[11] <= SEGASYS1_SPRITE:sprite.sprchad
spr_rom_addr[12] <= SEGASYS1_SPRITE:sprite.sprchad
spr_rom_addr[13] <= SEGASYS1_SPRITE:sprite.sprchad
spr_rom_addr[14] <= SEGASYS1_SPRITE:sprite.sprchad
spr_rom_addr[15] <= SEGASYS1_SPRITE:sprite.sprchad
spr_rom_addr[16] <= SEGASYS1_SPRITE:sprite.sprchad
spr_rom_addr[17] <= SEGASYS1_SPRITE:sprite.sprchad
spr_rom_do[0] => sprchdt[0].IN1
spr_rom_do[1] => sprchdt[1].IN1
spr_rom_do[2] => sprchdt[2].IN1
spr_rom_do[3] => sprchdt[3].IN1
spr_rom_do[4] => sprchdt[4].IN1
spr_rom_do[5] => sprchdt[5].IN1
spr_rom_do[6] => sprchdt[6].IN1
spr_rom_do[7] => sprchdt[7].IN1
ROMCL => ROMCL.IN1
ROMAD[0] => ROMAD[0].IN1
ROMAD[1] => ROMAD[1].IN1
ROMAD[2] => ROMAD[2].IN1
ROMAD[3] => ROMAD[3].IN1
ROMAD[4] => ROMAD[4].IN1
ROMAD[5] => ROMAD[5].IN1
ROMAD[6] => ROMAD[6].IN1
ROMAD[7] => ROMAD[7].IN1
ROMAD[8] => ROMAD[8].IN1
ROMAD[9] => ROMAD[9].IN1
ROMAD[10] => ROMAD[10].IN1
ROMAD[11] => ROMAD[11].IN1
ROMAD[12] => ROMAD[12].IN1
ROMAD[13] => ROMAD[13].IN1
ROMAD[14] => ROMAD[14].IN1
ROMAD[15] => ROMAD[15].IN1
ROMAD[16] => ROMAD[16].IN1
ROMAD[17] => ROMAD[17].IN1
ROMAD[18] => ROMAD[18].IN1
ROMAD[19] => ROMAD[19].IN1
ROMAD[20] => ROMAD[20].IN1
ROMAD[21] => ROMAD[21].IN1
ROMAD[22] => ROMAD[22].IN1
ROMAD[23] => ROMAD[23].IN1
ROMAD[24] => ROMAD[24].IN1
ROMDT[0] => ROMDT[0].IN1
ROMDT[1] => ROMDT[1].IN1
ROMDT[2] => ROMDT[2].IN1
ROMDT[3] => ROMDT[3].IN1
ROMDT[4] => ROMDT[4].IN1
ROMDT[5] => ROMDT[5].IN1
ROMDT[6] => ROMDT[6].IN1
ROMDT[7] => ROMDT[7].IN1
ROMEN => comb.IN1


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|VIDCPUINTF:intf
RESET => scry[0]~reg0.ACLR
RESET => scry[1]~reg0.ACLR
RESET => scry[2]~reg0.ACLR
RESET => scry[3]~reg0.ACLR
RESET => scry[4]~reg0.ACLR
RESET => scry[5]~reg0.ACLR
RESET => scry[6]~reg0.ACLR
RESET => scry[7]~reg0.ACLR
RESET => scrx[0]~reg0.ACLR
RESET => scrx[1]~reg0.ACLR
RESET => scrx[2]~reg0.ACLR
RESET => scrx[3]~reg0.ACLR
RESET => scrx[4]~reg0.ACLR
RESET => scrx[5]~reg0.ACLR
RESET => scrx[6]~reg0.ACLR
RESET => scrx[7]~reg0.ACLR
RESET => scrx[8]~reg0.ACLR
RESET => scrx[9]~reg0.ACLR
RESET => scrx[10]~reg0.ACLR
RESET => scrx[11]~reg0.ACLR
RESET => scrx[12]~reg0.ACLR
RESET => scrx[13]~reg0.ACLR
RESET => scrx[14]~reg0.ACLR
RESET => scrx[15]~reg0.ACLR
clk => clk.IN10
cpu_ad[0] => cpu_ad[0].IN7
cpu_ad[1] => cpu_ad[1].IN7
cpu_ad[2] => cpu_ad[2].IN7
cpu_ad[3] => cpu_ad[3].IN7
cpu_ad[4] => cpu_ad[4].IN7
cpu_ad[5] => cpu_ad[5].IN7
cpu_ad[6] => cpu_ad[6].IN6
cpu_ad[7] => cpu_ad[7].IN6
cpu_ad[8] => cpu_ad[8].IN6
cpu_ad[9] => cpu_ad[9].IN6
cpu_ad[10] => cpu_ad[10].IN5
cpu_ad[11] => cpu_ad[11].IN1
cpu_ad[12] => cpu_ad[12].IN1
cpu_ad[13] => cpu_ad[13].IN1
cpu_ad[14] => cpu_ad[14].IN1
cpu_ad[15] => cpu_ad[15].IN1
cpu_wr => cpu_wr.IN1
cpu_dw[0] => cpu_dw[0].IN4
cpu_dw[1] => cpu_dw[1].IN4
cpu_dw[2] => cpu_dw[2].IN4
cpu_dw[3] => cpu_dw[3].IN4
cpu_dw[4] => cpu_dw[4].IN4
cpu_dw[5] => cpu_dw[5].IN4
cpu_dw[6] => cpu_dw[6].IN4
cpu_dw[7] => cpu_dw[7].IN4
cpu_rd <= VIDADEC:adecs.port17
cpu_dr[0] <= dataselector6:videodsel.port0
cpu_dr[1] <= dataselector6:videodsel.port0
cpu_dr[2] <= dataselector6:videodsel.port0
cpu_dr[3] <= dataselector6:videodsel.port0
cpu_dr[4] <= dataselector6:videodsel.port0
cpu_dr[5] <= dataselector6:videodsel.port0
cpu_dr[6] <= dataselector6:videodsel.port0
cpu_dr[7] <= dataselector6:videodsel.port0
palno[0] => palno[0].IN1
palno[1] => palno[1].IN1
palno[2] => palno[2].IN1
palno[3] => palno[3].IN1
palno[4] => palno[4].IN1
palno[5] => palno[5].IN1
palno[6] => palno[6].IN1
palno[7] => palno[7].IN1
palno[8] => palno[8].IN1
palno[9] => palno[9].IN1
palno[10] => palno[10].IN1
palout[0] <= DPRAM2048:palram.port6
palout[1] <= DPRAM2048:palram.port6
palout[2] <= DPRAM2048:palram.port6
palout[3] <= DPRAM2048:palram.port6
palout[4] <= DPRAM2048:palram.port6
palout[5] <= DPRAM2048:palram.port6
palout[6] <= DPRAM2048:palram.port6
palout[7] <= DPRAM2048:palram.port6
sprad[0] => sprad[0].IN1
sprad[1] => sprad[1].IN1
sprad[2] => sprad[2].IN1
sprad[3] => sprad[3].IN1
sprad[4] => sprad[4].IN1
sprad[5] => sprad[5].IN1
sprad[6] => sprad[6].IN1
sprad[7] => sprad[7].IN1
sprad[8] => sprad[8].IN1
sprad[9] => sprad[9].IN1
sprdt[0] <= DPRAM2048_8_16:sprram.port6
sprdt[1] <= DPRAM2048_8_16:sprram.port6
sprdt[2] <= DPRAM2048_8_16:sprram.port6
sprdt[3] <= DPRAM2048_8_16:sprram.port6
sprdt[4] <= DPRAM2048_8_16:sprram.port6
sprdt[5] <= DPRAM2048_8_16:sprram.port6
sprdt[6] <= DPRAM2048_8_16:sprram.port6
sprdt[7] <= DPRAM2048_8_16:sprram.port6
sprdt[8] <= DPRAM2048_8_16:sprram.port6
sprdt[9] <= DPRAM2048_8_16:sprram.port6
sprdt[10] <= DPRAM2048_8_16:sprram.port6
sprdt[11] <= DPRAM2048_8_16:sprram.port6
sprdt[12] <= DPRAM2048_8_16:sprram.port6
sprdt[13] <= DPRAM2048_8_16:sprram.port6
sprdt[14] <= DPRAM2048_8_16:sprram.port6
sprdt[15] <= DPRAM2048_8_16:sprram.port6
vram0ad[0] => vram0ad[0].IN1
vram0ad[1] => vram0ad[1].IN1
vram0ad[2] => vram0ad[2].IN1
vram0ad[3] => vram0ad[3].IN1
vram0ad[4] => vram0ad[4].IN1
vram0ad[5] => vram0ad[5].IN1
vram0ad[6] => vram0ad[6].IN1
vram0ad[7] => vram0ad[7].IN1
vram0ad[8] => vram0ad[8].IN1
vram0ad[9] => vram0ad[9].IN1
vram0dt[0] <= VRAM:vram0.port7
vram0dt[1] <= VRAM:vram0.port7
vram0dt[2] <= VRAM:vram0.port7
vram0dt[3] <= VRAM:vram0.port7
vram0dt[4] <= VRAM:vram0.port7
vram0dt[5] <= VRAM:vram0.port7
vram0dt[6] <= VRAM:vram0.port7
vram0dt[7] <= VRAM:vram0.port7
vram0dt[8] <= VRAM:vram0.port7
vram0dt[9] <= VRAM:vram0.port7
vram0dt[10] <= VRAM:vram0.port7
vram0dt[11] <= VRAM:vram0.port7
vram0dt[12] <= VRAM:vram0.port7
vram0dt[13] <= VRAM:vram0.port7
vram0dt[14] <= VRAM:vram0.port7
vram0dt[15] <= VRAM:vram0.port7
vram1ad[0] => vram1ad[0].IN1
vram1ad[1] => vram1ad[1].IN1
vram1ad[2] => vram1ad[2].IN1
vram1ad[3] => vram1ad[3].IN1
vram1ad[4] => vram1ad[4].IN1
vram1ad[5] => vram1ad[5].IN1
vram1ad[6] => vram1ad[6].IN1
vram1ad[7] => vram1ad[7].IN1
vram1ad[8] => vram1ad[8].IN1
vram1ad[9] => vram1ad[9].IN1
vram1dt[0] <= VRAM:vram1.port7
vram1dt[1] <= VRAM:vram1.port7
vram1dt[2] <= VRAM:vram1.port7
vram1dt[3] <= VRAM:vram1.port7
vram1dt[4] <= VRAM:vram1.port7
vram1dt[5] <= VRAM:vram1.port7
vram1dt[6] <= VRAM:vram1.port7
vram1dt[7] <= VRAM:vram1.port7
vram1dt[8] <= VRAM:vram1.port7
vram1dt[9] <= VRAM:vram1.port7
vram1dt[10] <= VRAM:vram1.port7
vram1dt[11] <= VRAM:vram1.port7
vram1dt[12] <= VRAM:vram1.port7
vram1dt[13] <= VRAM:vram1.port7
vram1dt[14] <= VRAM:vram1.port7
vram1dt[15] <= VRAM:vram1.port7
mixcoll_ad[0] => mixcoll_ad[0].IN1
mixcoll_ad[1] => mixcoll_ad[1].IN1
mixcoll_ad[2] => mixcoll_ad[2].IN1
mixcoll_ad[3] => mixcoll_ad[3].IN1
mixcoll_ad[4] => mixcoll_ad[4].IN1
mixcoll_ad[5] => mixcoll_ad[5].IN1
mixcoll => mixcoll.IN1
sprcoll_ad[0] => sprcoll_ad[0].IN1
sprcoll_ad[1] => sprcoll_ad[1].IN1
sprcoll_ad[2] => sprcoll_ad[2].IN1
sprcoll_ad[3] => sprcoll_ad[3].IN1
sprcoll_ad[4] => sprcoll_ad[4].IN1
sprcoll_ad[5] => sprcoll_ad[5].IN1
sprcoll_ad[6] => sprcoll_ad[6].IN1
sprcoll_ad[7] => sprcoll_ad[7].IN1
sprcoll_ad[8] => sprcoll_ad[8].IN1
sprcoll_ad[9] => sprcoll_ad[9].IN1
sprcoll => sprcoll.IN1
scrx[0] <= scrx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scrx[1] <= scrx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scrx[2] <= scrx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scrx[3] <= scrx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scrx[4] <= scrx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scrx[5] <= scrx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scrx[6] <= scrx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scrx[7] <= scrx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scrx[8] <= scrx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scrx[9] <= scrx[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scrx[10] <= scrx[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scrx[11] <= scrx[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scrx[12] <= scrx[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scrx[13] <= scrx[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scrx[14] <= scrx[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scrx[15] <= scrx[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scry[0] <= scry[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scry[1] <= scry[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scry[2] <= scry[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scry[3] <= scry[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scry[4] <= scry[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scry[5] <= scry[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scry[6] <= scry[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scry[7] <= scry[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|VIDCPUINTF:intf|VIDADEC:adecs
cpu_ad[0] => ~NO_FANOUT~
cpu_ad[1] => ~NO_FANOUT~
cpu_ad[2] => ~NO_FANOUT~
cpu_ad[3] => ~NO_FANOUT~
cpu_ad[4] => ~NO_FANOUT~
cpu_ad[5] => ~NO_FANOUT~
cpu_ad[6] => ~NO_FANOUT~
cpu_ad[7] => ~NO_FANOUT~
cpu_ad[8] => Equal8.IN6
cpu_ad[9] => Equal8.IN5
cpu_ad[10] => Equal2.IN5
cpu_ad[10] => Equal3.IN4
cpu_ad[10] => Equal4.IN5
cpu_ad[10] => Equal5.IN5
cpu_ad[10] => Equal8.IN4
cpu_ad[11] => Equal0.IN3
cpu_ad[11] => Equal1.IN4
cpu_ad[11] => Equal2.IN4
cpu_ad[11] => Equal3.IN5
cpu_ad[11] => Equal4.IN4
cpu_ad[11] => Equal5.IN4
cpu_ad[11] => Equal6.IN4
cpu_ad[11] => Equal7.IN3
cpu_ad[11] => Equal8.IN3
cpu_ad[12] => Equal0.IN2
cpu_ad[12] => Equal1.IN2
cpu_ad[12] => Equal2.IN3
cpu_ad[12] => Equal3.IN3
cpu_ad[12] => Equal4.IN3
cpu_ad[12] => Equal5.IN3
cpu_ad[12] => Equal6.IN3
cpu_ad[12] => Equal7.IN4
cpu_ad[12] => Equal8.IN7
cpu_ad[13] => Equal0.IN4
cpu_ad[13] => Equal1.IN3
cpu_ad[13] => Equal2.IN2
cpu_ad[13] => Equal3.IN2
cpu_ad[13] => Equal4.IN2
cpu_ad[13] => Equal5.IN2
cpu_ad[13] => Equal6.IN2
cpu_ad[13] => Equal7.IN2
cpu_ad[13] => Equal8.IN2
cpu_ad[14] => Equal0.IN1
cpu_ad[14] => Equal1.IN1
cpu_ad[14] => Equal2.IN1
cpu_ad[14] => Equal3.IN1
cpu_ad[14] => Equal4.IN1
cpu_ad[14] => Equal5.IN1
cpu_ad[14] => Equal6.IN1
cpu_ad[14] => Equal7.IN1
cpu_ad[14] => Equal8.IN1
cpu_ad[15] => Equal0.IN0
cpu_ad[15] => Equal1.IN0
cpu_ad[15] => Equal2.IN0
cpu_ad[15] => Equal3.IN0
cpu_ad[15] => Equal4.IN0
cpu_ad[15] => Equal5.IN0
cpu_ad[15] => Equal6.IN0
cpu_ad[15] => Equal7.IN0
cpu_ad[15] => Equal8.IN0
cpu_wr => cpu_wr_palram.IN1
cpu_wr => cpu_wr_spram.IN1
cpu_wr => cpu_wr_mixcoll.IN1
cpu_wr => cpu_wr_mixcollclr.IN1
cpu_wr => cpu_wr_sprcoll.IN1
cpu_wr => cpu_wr_sprcollclr.IN1
cpu_wr => cpu_wr_vram0.IN1
cpu_wr => cpu_wr_vram1.IN1
cpu_wr => cpu_wr_scrreg.IN1
cpu_cs_palram <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
cpu_cs_spram <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
cpu_cs_mixcoll <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
cpu_cs_sprcoll <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
cpu_cs_vram0 <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
cpu_cs_vram1 <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
cpu_wr_palram <= cpu_wr_palram.DB_MAX_OUTPUT_PORT_TYPE
cpu_wr_spram <= cpu_wr_spram.DB_MAX_OUTPUT_PORT_TYPE
cpu_wr_mixcoll <= cpu_wr_mixcoll.DB_MAX_OUTPUT_PORT_TYPE
cpu_wr_mixcollclr <= cpu_wr_mixcollclr.DB_MAX_OUTPUT_PORT_TYPE
cpu_wr_sprcoll <= cpu_wr_sprcoll.DB_MAX_OUTPUT_PORT_TYPE
cpu_wr_sprcollclr <= cpu_wr_sprcollclr.DB_MAX_OUTPUT_PORT_TYPE
cpu_wr_vram0 <= cpu_wr_vram0.DB_MAX_OUTPUT_PORT_TYPE
cpu_wr_vram1 <= cpu_wr_vram1.DB_MAX_OUTPUT_PORT_TYPE
cpu_wr_scrreg <= cpu_wr_scrreg.DB_MAX_OUTPUT_PORT_TYPE
cpu_rd <= cpu_rd.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|VIDCPUINTF:intf|DPRAM2048:palram
clk0 => core.we_a.CLK
clk0 => core.waddr_a[10].CLK
clk0 => core.waddr_a[9].CLK
clk0 => core.waddr_a[8].CLK
clk0 => core.waddr_a[7].CLK
clk0 => core.waddr_a[6].CLK
clk0 => core.waddr_a[5].CLK
clk0 => core.waddr_a[4].CLK
clk0 => core.waddr_a[3].CLK
clk0 => core.waddr_a[2].CLK
clk0 => core.waddr_a[1].CLK
clk0 => core.waddr_a[0].CLK
clk0 => core.data_a[7].CLK
clk0 => core.data_a[6].CLK
clk0 => core.data_a[5].CLK
clk0 => core.data_a[4].CLK
clk0 => core.data_a[3].CLK
clk0 => core.data_a[2].CLK
clk0 => core.data_a[1].CLK
clk0 => core.data_a[0].CLK
clk0 => dtr0[0]~reg0.CLK
clk0 => dtr0[1]~reg0.CLK
clk0 => dtr0[2]~reg0.CLK
clk0 => dtr0[3]~reg0.CLK
clk0 => dtr0[4]~reg0.CLK
clk0 => dtr0[5]~reg0.CLK
clk0 => dtr0[6]~reg0.CLK
clk0 => dtr0[7]~reg0.CLK
clk0 => core.CLK0
adr0[0] => core.waddr_a[0].DATAIN
adr0[0] => core.WADDR
adr0[0] => core.RADDR
adr0[1] => core.waddr_a[1].DATAIN
adr0[1] => core.WADDR1
adr0[1] => core.RADDR1
adr0[2] => core.waddr_a[2].DATAIN
adr0[2] => core.WADDR2
adr0[2] => core.RADDR2
adr0[3] => core.waddr_a[3].DATAIN
adr0[3] => core.WADDR3
adr0[3] => core.RADDR3
adr0[4] => core.waddr_a[4].DATAIN
adr0[4] => core.WADDR4
adr0[4] => core.RADDR4
adr0[5] => core.waddr_a[5].DATAIN
adr0[5] => core.WADDR5
adr0[5] => core.RADDR5
adr0[6] => core.waddr_a[6].DATAIN
adr0[6] => core.WADDR6
adr0[6] => core.RADDR6
adr0[7] => core.waddr_a[7].DATAIN
adr0[7] => core.WADDR7
adr0[7] => core.RADDR7
adr0[8] => core.waddr_a[8].DATAIN
adr0[8] => core.WADDR8
adr0[8] => core.RADDR8
adr0[9] => core.waddr_a[9].DATAIN
adr0[9] => core.WADDR9
adr0[9] => core.RADDR9
adr0[10] => core.waddr_a[10].DATAIN
adr0[10] => core.WADDR10
adr0[10] => core.RADDR10
dat0[0] => core.data_a[0].DATAIN
dat0[0] => core.DATAIN
dat0[1] => core.data_a[1].DATAIN
dat0[1] => core.DATAIN1
dat0[2] => core.data_a[2].DATAIN
dat0[2] => core.DATAIN2
dat0[3] => core.data_a[3].DATAIN
dat0[3] => core.DATAIN3
dat0[4] => core.data_a[4].DATAIN
dat0[4] => core.DATAIN4
dat0[5] => core.data_a[5].DATAIN
dat0[5] => core.DATAIN5
dat0[6] => core.data_a[6].DATAIN
dat0[6] => core.DATAIN6
dat0[7] => core.data_a[7].DATAIN
dat0[7] => core.DATAIN7
wen0 => core.we_a.DATAIN
wen0 => dtr0[0]~reg0.ENA
wen0 => dtr0[1]~reg0.ENA
wen0 => dtr0[2]~reg0.ENA
wen0 => dtr0[3]~reg0.ENA
wen0 => dtr0[4]~reg0.ENA
wen0 => dtr0[5]~reg0.ENA
wen0 => dtr0[6]~reg0.ENA
wen0 => dtr0[7]~reg0.ENA
wen0 => core.WE
clk1 => dat1[0]~reg0.CLK
clk1 => dat1[1]~reg0.CLK
clk1 => dat1[2]~reg0.CLK
clk1 => dat1[3]~reg0.CLK
clk1 => dat1[4]~reg0.CLK
clk1 => dat1[5]~reg0.CLK
clk1 => dat1[6]~reg0.CLK
clk1 => dat1[7]~reg0.CLK
adr1[0] => core.PORTBRADDR
adr1[1] => core.PORTBRADDR1
adr1[2] => core.PORTBRADDR2
adr1[3] => core.PORTBRADDR3
adr1[4] => core.PORTBRADDR4
adr1[5] => core.PORTBRADDR5
adr1[6] => core.PORTBRADDR6
adr1[7] => core.PORTBRADDR7
adr1[8] => core.PORTBRADDR8
adr1[9] => core.PORTBRADDR9
adr1[10] => core.PORTBRADDR10
dat1[0] <= dat1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[1] <= dat1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[2] <= dat1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[3] <= dat1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[4] <= dat1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[5] <= dat1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[6] <= dat1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[7] <= dat1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[0] <= dtr0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[1] <= dtr0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[2] <= dtr0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[3] <= dtr0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[4] <= dtr0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[5] <= dtr0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[6] <= dtr0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[7] <= dtr0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|VIDCPUINTF:intf|DPRAM2048_8_16:sprram
clk0 => clk0.IN2
adr0[0] => comb.IN0
adr0[0] => dtr0.OUTPUTSELECT
adr0[0] => dtr0.OUTPUTSELECT
adr0[0] => dtr0.OUTPUTSELECT
adr0[0] => dtr0.OUTPUTSELECT
adr0[0] => dtr0.OUTPUTSELECT
adr0[0] => dtr0.OUTPUTSELECT
adr0[0] => dtr0.OUTPUTSELECT
adr0[0] => dtr0.OUTPUTSELECT
adr0[0] => comb.IN0
adr0[1] => adr0[1].IN2
adr0[2] => adr0[2].IN2
adr0[3] => adr0[3].IN2
adr0[4] => adr0[4].IN2
adr0[5] => adr0[5].IN2
adr0[6] => adr0[6].IN2
adr0[7] => adr0[7].IN2
adr0[8] => adr0[8].IN2
adr0[9] => adr0[9].IN2
adr0[10] => adr0[10].IN2
dat0[0] => dat0[0].IN2
dat0[1] => dat0[1].IN2
dat0[2] => dat0[2].IN2
dat0[3] => dat0[3].IN2
dat0[4] => dat0[4].IN2
dat0[5] => dat0[5].IN2
dat0[6] => dat0[6].IN2
dat0[7] => dat0[7].IN2
wen0 => comb.IN1
wen0 => comb.IN1
clk1 => clk1.IN2
adr1[0] => adr1[0].IN2
adr1[1] => adr1[1].IN2
adr1[2] => adr1[2].IN2
adr1[3] => adr1[3].IN2
adr1[4] => adr1[4].IN2
adr1[5] => adr1[5].IN2
adr1[6] => adr1[6].IN2
adr1[7] => adr1[7].IN2
adr1[8] => adr1[8].IN2
adr1[9] => adr1[9].IN2
dat1[0] <= DPRAM1024:core0.port6
dat1[1] <= DPRAM1024:core0.port6
dat1[2] <= DPRAM1024:core0.port6
dat1[3] <= DPRAM1024:core0.port6
dat1[4] <= DPRAM1024:core0.port6
dat1[5] <= DPRAM1024:core0.port6
dat1[6] <= DPRAM1024:core0.port6
dat1[7] <= DPRAM1024:core0.port6
dat1[8] <= DPRAM1024:core1.port6
dat1[9] <= DPRAM1024:core1.port6
dat1[10] <= DPRAM1024:core1.port6
dat1[11] <= DPRAM1024:core1.port6
dat1[12] <= DPRAM1024:core1.port6
dat1[13] <= DPRAM1024:core1.port6
dat1[14] <= DPRAM1024:core1.port6
dat1[15] <= DPRAM1024:core1.port6
dtr0[0] <= dtr0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[1] <= dtr0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[2] <= dtr0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[3] <= dtr0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[4] <= dtr0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[5] <= dtr0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[6] <= dtr0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[7] <= dtr0.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|VIDCPUINTF:intf|DPRAM2048_8_16:sprram|DPRAM1024:core0
clk0 => core.we_a.CLK
clk0 => core.waddr_a[9].CLK
clk0 => core.waddr_a[8].CLK
clk0 => core.waddr_a[7].CLK
clk0 => core.waddr_a[6].CLK
clk0 => core.waddr_a[5].CLK
clk0 => core.waddr_a[4].CLK
clk0 => core.waddr_a[3].CLK
clk0 => core.waddr_a[2].CLK
clk0 => core.waddr_a[1].CLK
clk0 => core.waddr_a[0].CLK
clk0 => core.data_a[7].CLK
clk0 => core.data_a[6].CLK
clk0 => core.data_a[5].CLK
clk0 => core.data_a[4].CLK
clk0 => core.data_a[3].CLK
clk0 => core.data_a[2].CLK
clk0 => core.data_a[1].CLK
clk0 => core.data_a[0].CLK
clk0 => dtr0[0]~reg0.CLK
clk0 => dtr0[1]~reg0.CLK
clk0 => dtr0[2]~reg0.CLK
clk0 => dtr0[3]~reg0.CLK
clk0 => dtr0[4]~reg0.CLK
clk0 => dtr0[5]~reg0.CLK
clk0 => dtr0[6]~reg0.CLK
clk0 => dtr0[7]~reg0.CLK
clk0 => core.CLK0
adr0[0] => core.waddr_a[0].DATAIN
adr0[0] => core.WADDR
adr0[0] => core.RADDR
adr0[1] => core.waddr_a[1].DATAIN
adr0[1] => core.WADDR1
adr0[1] => core.RADDR1
adr0[2] => core.waddr_a[2].DATAIN
adr0[2] => core.WADDR2
adr0[2] => core.RADDR2
adr0[3] => core.waddr_a[3].DATAIN
adr0[3] => core.WADDR3
adr0[3] => core.RADDR3
adr0[4] => core.waddr_a[4].DATAIN
adr0[4] => core.WADDR4
adr0[4] => core.RADDR4
adr0[5] => core.waddr_a[5].DATAIN
adr0[5] => core.WADDR5
adr0[5] => core.RADDR5
adr0[6] => core.waddr_a[6].DATAIN
adr0[6] => core.WADDR6
adr0[6] => core.RADDR6
adr0[7] => core.waddr_a[7].DATAIN
adr0[7] => core.WADDR7
adr0[7] => core.RADDR7
adr0[8] => core.waddr_a[8].DATAIN
adr0[8] => core.WADDR8
adr0[8] => core.RADDR8
adr0[9] => core.waddr_a[9].DATAIN
adr0[9] => core.WADDR9
adr0[9] => core.RADDR9
dat0[0] => core.data_a[0].DATAIN
dat0[0] => core.DATAIN
dat0[1] => core.data_a[1].DATAIN
dat0[1] => core.DATAIN1
dat0[2] => core.data_a[2].DATAIN
dat0[2] => core.DATAIN2
dat0[3] => core.data_a[3].DATAIN
dat0[3] => core.DATAIN3
dat0[4] => core.data_a[4].DATAIN
dat0[4] => core.DATAIN4
dat0[5] => core.data_a[5].DATAIN
dat0[5] => core.DATAIN5
dat0[6] => core.data_a[6].DATAIN
dat0[6] => core.DATAIN6
dat0[7] => core.data_a[7].DATAIN
dat0[7] => core.DATAIN7
wen0 => core.we_a.DATAIN
wen0 => dtr0[0]~reg0.ENA
wen0 => dtr0[1]~reg0.ENA
wen0 => dtr0[2]~reg0.ENA
wen0 => dtr0[3]~reg0.ENA
wen0 => dtr0[4]~reg0.ENA
wen0 => dtr0[5]~reg0.ENA
wen0 => dtr0[6]~reg0.ENA
wen0 => dtr0[7]~reg0.ENA
wen0 => core.WE
clk1 => dat1[0]~reg0.CLK
clk1 => dat1[1]~reg0.CLK
clk1 => dat1[2]~reg0.CLK
clk1 => dat1[3]~reg0.CLK
clk1 => dat1[4]~reg0.CLK
clk1 => dat1[5]~reg0.CLK
clk1 => dat1[6]~reg0.CLK
clk1 => dat1[7]~reg0.CLK
adr1[0] => core.PORTBRADDR
adr1[1] => core.PORTBRADDR1
adr1[2] => core.PORTBRADDR2
adr1[3] => core.PORTBRADDR3
adr1[4] => core.PORTBRADDR4
adr1[5] => core.PORTBRADDR5
adr1[6] => core.PORTBRADDR6
adr1[7] => core.PORTBRADDR7
adr1[8] => core.PORTBRADDR8
adr1[9] => core.PORTBRADDR9
dat1[0] <= dat1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[1] <= dat1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[2] <= dat1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[3] <= dat1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[4] <= dat1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[5] <= dat1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[6] <= dat1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[7] <= dat1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[0] <= dtr0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[1] <= dtr0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[2] <= dtr0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[3] <= dtr0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[4] <= dtr0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[5] <= dtr0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[6] <= dtr0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[7] <= dtr0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|VIDCPUINTF:intf|DPRAM2048_8_16:sprram|DPRAM1024:core1
clk0 => core.we_a.CLK
clk0 => core.waddr_a[9].CLK
clk0 => core.waddr_a[8].CLK
clk0 => core.waddr_a[7].CLK
clk0 => core.waddr_a[6].CLK
clk0 => core.waddr_a[5].CLK
clk0 => core.waddr_a[4].CLK
clk0 => core.waddr_a[3].CLK
clk0 => core.waddr_a[2].CLK
clk0 => core.waddr_a[1].CLK
clk0 => core.waddr_a[0].CLK
clk0 => core.data_a[7].CLK
clk0 => core.data_a[6].CLK
clk0 => core.data_a[5].CLK
clk0 => core.data_a[4].CLK
clk0 => core.data_a[3].CLK
clk0 => core.data_a[2].CLK
clk0 => core.data_a[1].CLK
clk0 => core.data_a[0].CLK
clk0 => dtr0[0]~reg0.CLK
clk0 => dtr0[1]~reg0.CLK
clk0 => dtr0[2]~reg0.CLK
clk0 => dtr0[3]~reg0.CLK
clk0 => dtr0[4]~reg0.CLK
clk0 => dtr0[5]~reg0.CLK
clk0 => dtr0[6]~reg0.CLK
clk0 => dtr0[7]~reg0.CLK
clk0 => core.CLK0
adr0[0] => core.waddr_a[0].DATAIN
adr0[0] => core.WADDR
adr0[0] => core.RADDR
adr0[1] => core.waddr_a[1].DATAIN
adr0[1] => core.WADDR1
adr0[1] => core.RADDR1
adr0[2] => core.waddr_a[2].DATAIN
adr0[2] => core.WADDR2
adr0[2] => core.RADDR2
adr0[3] => core.waddr_a[3].DATAIN
adr0[3] => core.WADDR3
adr0[3] => core.RADDR3
adr0[4] => core.waddr_a[4].DATAIN
adr0[4] => core.WADDR4
adr0[4] => core.RADDR4
adr0[5] => core.waddr_a[5].DATAIN
adr0[5] => core.WADDR5
adr0[5] => core.RADDR5
adr0[6] => core.waddr_a[6].DATAIN
adr0[6] => core.WADDR6
adr0[6] => core.RADDR6
adr0[7] => core.waddr_a[7].DATAIN
adr0[7] => core.WADDR7
adr0[7] => core.RADDR7
adr0[8] => core.waddr_a[8].DATAIN
adr0[8] => core.WADDR8
adr0[8] => core.RADDR8
adr0[9] => core.waddr_a[9].DATAIN
adr0[9] => core.WADDR9
adr0[9] => core.RADDR9
dat0[0] => core.data_a[0].DATAIN
dat0[0] => core.DATAIN
dat0[1] => core.data_a[1].DATAIN
dat0[1] => core.DATAIN1
dat0[2] => core.data_a[2].DATAIN
dat0[2] => core.DATAIN2
dat0[3] => core.data_a[3].DATAIN
dat0[3] => core.DATAIN3
dat0[4] => core.data_a[4].DATAIN
dat0[4] => core.DATAIN4
dat0[5] => core.data_a[5].DATAIN
dat0[5] => core.DATAIN5
dat0[6] => core.data_a[6].DATAIN
dat0[6] => core.DATAIN6
dat0[7] => core.data_a[7].DATAIN
dat0[7] => core.DATAIN7
wen0 => core.we_a.DATAIN
wen0 => dtr0[0]~reg0.ENA
wen0 => dtr0[1]~reg0.ENA
wen0 => dtr0[2]~reg0.ENA
wen0 => dtr0[3]~reg0.ENA
wen0 => dtr0[4]~reg0.ENA
wen0 => dtr0[5]~reg0.ENA
wen0 => dtr0[6]~reg0.ENA
wen0 => dtr0[7]~reg0.ENA
wen0 => core.WE
clk1 => dat1[0]~reg0.CLK
clk1 => dat1[1]~reg0.CLK
clk1 => dat1[2]~reg0.CLK
clk1 => dat1[3]~reg0.CLK
clk1 => dat1[4]~reg0.CLK
clk1 => dat1[5]~reg0.CLK
clk1 => dat1[6]~reg0.CLK
clk1 => dat1[7]~reg0.CLK
adr1[0] => core.PORTBRADDR
adr1[1] => core.PORTBRADDR1
adr1[2] => core.PORTBRADDR2
adr1[3] => core.PORTBRADDR3
adr1[4] => core.PORTBRADDR4
adr1[5] => core.PORTBRADDR5
adr1[6] => core.PORTBRADDR6
adr1[7] => core.PORTBRADDR7
adr1[8] => core.PORTBRADDR8
adr1[9] => core.PORTBRADDR9
dat1[0] <= dat1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[1] <= dat1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[2] <= dat1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[3] <= dat1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[4] <= dat1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[5] <= dat1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[6] <= dat1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[7] <= dat1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[0] <= dtr0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[1] <= dtr0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[2] <= dtr0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[3] <= dtr0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[4] <= dtr0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[5] <= dtr0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[6] <= dtr0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtr0[7] <= dtr0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|VIDCPUINTF:intf|COLLRAM_M:mixc
clk => coll_rd.CLK
clk => coll_sm.CLK
clk => core[0].CLK
clk => core[1].CLK
clk => core[2].CLK
clk => core[3].CLK
clk => core[4].CLK
clk => core[5].CLK
clk => core[6].CLK
clk => core[7].CLK
clk => core[8].CLK
clk => core[9].CLK
clk => core[10].CLK
clk => core[11].CLK
clk => core[12].CLK
clk => core[13].CLK
clk => core[14].CLK
clk => core[15].CLK
clk => core[16].CLK
clk => core[17].CLK
clk => core[18].CLK
clk => core[19].CLK
clk => core[20].CLK
clk => core[21].CLK
clk => core[22].CLK
clk => core[23].CLK
clk => core[24].CLK
clk => core[25].CLK
clk => core[26].CLK
clk => core[27].CLK
clk => core[28].CLK
clk => core[29].CLK
clk => core[30].CLK
clk => core[31].CLK
clk => core[32].CLK
clk => core[33].CLK
clk => core[34].CLK
clk => core[35].CLK
clk => core[36].CLK
clk => core[37].CLK
clk => core[38].CLK
clk => core[39].CLK
clk => core[40].CLK
clk => core[41].CLK
clk => core[42].CLK
clk => core[43].CLK
clk => core[44].CLK
clk => core[45].CLK
clk => core[46].CLK
clk => core[47].CLK
clk => core[48].CLK
clk => core[49].CLK
clk => core[50].CLK
clk => core[51].CLK
clk => core[52].CLK
clk => core[53].CLK
clk => core[54].CLK
clk => core[55].CLK
clk => core[56].CLK
clk => core[57].CLK
clk => core[58].CLK
clk => core[59].CLK
clk => core[60].CLK
clk => core[61].CLK
clk => core[62].CLK
clk => core[63].CLK
cpu_ad[0] => Decoder0.IN5
cpu_ad[0] => Mux0.IN5
cpu_ad[1] => Decoder0.IN4
cpu_ad[1] => Mux0.IN4
cpu_ad[2] => Decoder0.IN3
cpu_ad[2] => Mux0.IN3
cpu_ad[3] => Decoder0.IN2
cpu_ad[3] => Mux0.IN2
cpu_ad[4] => Decoder0.IN1
cpu_ad[4] => Mux0.IN1
cpu_ad[5] => Decoder0.IN0
cpu_ad[5] => Mux0.IN0
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_collclr => coll_sm.OUTPUTSELECT
cpu_rd_coll[0] <= coll_rd.DB_MAX_OUTPUT_PORT_TYPE
cpu_rd_coll[1] <= <VCC>
cpu_rd_coll[2] <= <VCC>
cpu_rd_coll[3] <= <VCC>
cpu_rd_coll[4] <= <VCC>
cpu_rd_coll[5] <= <VCC>
cpu_rd_coll[6] <= <VCC>
cpu_rd_coll[7] <= coll_sm.DB_MAX_OUTPUT_PORT_TYPE
coll_ad[0] => Decoder1.IN5
coll_ad[1] => Decoder1.IN4
coll_ad[2] => Decoder1.IN3
coll_ad[3] => Decoder1.IN2
coll_ad[4] => Decoder1.IN1
coll_ad[5] => Decoder1.IN0
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => coll_sm.OUTPUTSELECT


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|VIDCPUINTF:intf|COLLRAM_S:sprc
clk => coll_rd.CLK
clk => coll_sm.CLK
clk => core[0].CLK
clk => core[1].CLK
clk => core[2].CLK
clk => core[3].CLK
clk => core[4].CLK
clk => core[5].CLK
clk => core[6].CLK
clk => core[7].CLK
clk => core[8].CLK
clk => core[9].CLK
clk => core[10].CLK
clk => core[11].CLK
clk => core[12].CLK
clk => core[13].CLK
clk => core[14].CLK
clk => core[15].CLK
clk => core[16].CLK
clk => core[17].CLK
clk => core[18].CLK
clk => core[19].CLK
clk => core[20].CLK
clk => core[21].CLK
clk => core[22].CLK
clk => core[23].CLK
clk => core[24].CLK
clk => core[25].CLK
clk => core[26].CLK
clk => core[27].CLK
clk => core[28].CLK
clk => core[29].CLK
clk => core[30].CLK
clk => core[31].CLK
clk => core[32].CLK
clk => core[33].CLK
clk => core[34].CLK
clk => core[35].CLK
clk => core[36].CLK
clk => core[37].CLK
clk => core[38].CLK
clk => core[39].CLK
clk => core[40].CLK
clk => core[41].CLK
clk => core[42].CLK
clk => core[43].CLK
clk => core[44].CLK
clk => core[45].CLK
clk => core[46].CLK
clk => core[47].CLK
clk => core[48].CLK
clk => core[49].CLK
clk => core[50].CLK
clk => core[51].CLK
clk => core[52].CLK
clk => core[53].CLK
clk => core[54].CLK
clk => core[55].CLK
clk => core[56].CLK
clk => core[57].CLK
clk => core[58].CLK
clk => core[59].CLK
clk => core[60].CLK
clk => core[61].CLK
clk => core[62].CLK
clk => core[63].CLK
clk => core[64].CLK
clk => core[65].CLK
clk => core[66].CLK
clk => core[67].CLK
clk => core[68].CLK
clk => core[69].CLK
clk => core[70].CLK
clk => core[71].CLK
clk => core[72].CLK
clk => core[73].CLK
clk => core[74].CLK
clk => core[75].CLK
clk => core[76].CLK
clk => core[77].CLK
clk => core[78].CLK
clk => core[79].CLK
clk => core[80].CLK
clk => core[81].CLK
clk => core[82].CLK
clk => core[83].CLK
clk => core[84].CLK
clk => core[85].CLK
clk => core[86].CLK
clk => core[87].CLK
clk => core[88].CLK
clk => core[89].CLK
clk => core[90].CLK
clk => core[91].CLK
clk => core[92].CLK
clk => core[93].CLK
clk => core[94].CLK
clk => core[95].CLK
clk => core[96].CLK
clk => core[97].CLK
clk => core[98].CLK
clk => core[99].CLK
clk => core[100].CLK
clk => core[101].CLK
clk => core[102].CLK
clk => core[103].CLK
clk => core[104].CLK
clk => core[105].CLK
clk => core[106].CLK
clk => core[107].CLK
clk => core[108].CLK
clk => core[109].CLK
clk => core[110].CLK
clk => core[111].CLK
clk => core[112].CLK
clk => core[113].CLK
clk => core[114].CLK
clk => core[115].CLK
clk => core[116].CLK
clk => core[117].CLK
clk => core[118].CLK
clk => core[119].CLK
clk => core[120].CLK
clk => core[121].CLK
clk => core[122].CLK
clk => core[123].CLK
clk => core[124].CLK
clk => core[125].CLK
clk => core[126].CLK
clk => core[127].CLK
clk => core[128].CLK
clk => core[129].CLK
clk => core[130].CLK
clk => core[131].CLK
clk => core[132].CLK
clk => core[133].CLK
clk => core[134].CLK
clk => core[135].CLK
clk => core[136].CLK
clk => core[137].CLK
clk => core[138].CLK
clk => core[139].CLK
clk => core[140].CLK
clk => core[141].CLK
clk => core[142].CLK
clk => core[143].CLK
clk => core[144].CLK
clk => core[145].CLK
clk => core[146].CLK
clk => core[147].CLK
clk => core[148].CLK
clk => core[149].CLK
clk => core[150].CLK
clk => core[151].CLK
clk => core[152].CLK
clk => core[153].CLK
clk => core[154].CLK
clk => core[155].CLK
clk => core[156].CLK
clk => core[157].CLK
clk => core[158].CLK
clk => core[159].CLK
clk => core[160].CLK
clk => core[161].CLK
clk => core[162].CLK
clk => core[163].CLK
clk => core[164].CLK
clk => core[165].CLK
clk => core[166].CLK
clk => core[167].CLK
clk => core[168].CLK
clk => core[169].CLK
clk => core[170].CLK
clk => core[171].CLK
clk => core[172].CLK
clk => core[173].CLK
clk => core[174].CLK
clk => core[175].CLK
clk => core[176].CLK
clk => core[177].CLK
clk => core[178].CLK
clk => core[179].CLK
clk => core[180].CLK
clk => core[181].CLK
clk => core[182].CLK
clk => core[183].CLK
clk => core[184].CLK
clk => core[185].CLK
clk => core[186].CLK
clk => core[187].CLK
clk => core[188].CLK
clk => core[189].CLK
clk => core[190].CLK
clk => core[191].CLK
clk => core[192].CLK
clk => core[193].CLK
clk => core[194].CLK
clk => core[195].CLK
clk => core[196].CLK
clk => core[197].CLK
clk => core[198].CLK
clk => core[199].CLK
clk => core[200].CLK
clk => core[201].CLK
clk => core[202].CLK
clk => core[203].CLK
clk => core[204].CLK
clk => core[205].CLK
clk => core[206].CLK
clk => core[207].CLK
clk => core[208].CLK
clk => core[209].CLK
clk => core[210].CLK
clk => core[211].CLK
clk => core[212].CLK
clk => core[213].CLK
clk => core[214].CLK
clk => core[215].CLK
clk => core[216].CLK
clk => core[217].CLK
clk => core[218].CLK
clk => core[219].CLK
clk => core[220].CLK
clk => core[221].CLK
clk => core[222].CLK
clk => core[223].CLK
clk => core[224].CLK
clk => core[225].CLK
clk => core[226].CLK
clk => core[227].CLK
clk => core[228].CLK
clk => core[229].CLK
clk => core[230].CLK
clk => core[231].CLK
clk => core[232].CLK
clk => core[233].CLK
clk => core[234].CLK
clk => core[235].CLK
clk => core[236].CLK
clk => core[237].CLK
clk => core[238].CLK
clk => core[239].CLK
clk => core[240].CLK
clk => core[241].CLK
clk => core[242].CLK
clk => core[243].CLK
clk => core[244].CLK
clk => core[245].CLK
clk => core[246].CLK
clk => core[247].CLK
clk => core[248].CLK
clk => core[249].CLK
clk => core[250].CLK
clk => core[251].CLK
clk => core[252].CLK
clk => core[253].CLK
clk => core[254].CLK
clk => core[255].CLK
clk => core[256].CLK
clk => core[257].CLK
clk => core[258].CLK
clk => core[259].CLK
clk => core[260].CLK
clk => core[261].CLK
clk => core[262].CLK
clk => core[263].CLK
clk => core[264].CLK
clk => core[265].CLK
clk => core[266].CLK
clk => core[267].CLK
clk => core[268].CLK
clk => core[269].CLK
clk => core[270].CLK
clk => core[271].CLK
clk => core[272].CLK
clk => core[273].CLK
clk => core[274].CLK
clk => core[275].CLK
clk => core[276].CLK
clk => core[277].CLK
clk => core[278].CLK
clk => core[279].CLK
clk => core[280].CLK
clk => core[281].CLK
clk => core[282].CLK
clk => core[283].CLK
clk => core[284].CLK
clk => core[285].CLK
clk => core[286].CLK
clk => core[287].CLK
clk => core[288].CLK
clk => core[289].CLK
clk => core[290].CLK
clk => core[291].CLK
clk => core[292].CLK
clk => core[293].CLK
clk => core[294].CLK
clk => core[295].CLK
clk => core[296].CLK
clk => core[297].CLK
clk => core[298].CLK
clk => core[299].CLK
clk => core[300].CLK
clk => core[301].CLK
clk => core[302].CLK
clk => core[303].CLK
clk => core[304].CLK
clk => core[305].CLK
clk => core[306].CLK
clk => core[307].CLK
clk => core[308].CLK
clk => core[309].CLK
clk => core[310].CLK
clk => core[311].CLK
clk => core[312].CLK
clk => core[313].CLK
clk => core[314].CLK
clk => core[315].CLK
clk => core[316].CLK
clk => core[317].CLK
clk => core[318].CLK
clk => core[319].CLK
clk => core[320].CLK
clk => core[321].CLK
clk => core[322].CLK
clk => core[323].CLK
clk => core[324].CLK
clk => core[325].CLK
clk => core[326].CLK
clk => core[327].CLK
clk => core[328].CLK
clk => core[329].CLK
clk => core[330].CLK
clk => core[331].CLK
clk => core[332].CLK
clk => core[333].CLK
clk => core[334].CLK
clk => core[335].CLK
clk => core[336].CLK
clk => core[337].CLK
clk => core[338].CLK
clk => core[339].CLK
clk => core[340].CLK
clk => core[341].CLK
clk => core[342].CLK
clk => core[343].CLK
clk => core[344].CLK
clk => core[345].CLK
clk => core[346].CLK
clk => core[347].CLK
clk => core[348].CLK
clk => core[349].CLK
clk => core[350].CLK
clk => core[351].CLK
clk => core[352].CLK
clk => core[353].CLK
clk => core[354].CLK
clk => core[355].CLK
clk => core[356].CLK
clk => core[357].CLK
clk => core[358].CLK
clk => core[359].CLK
clk => core[360].CLK
clk => core[361].CLK
clk => core[362].CLK
clk => core[363].CLK
clk => core[364].CLK
clk => core[365].CLK
clk => core[366].CLK
clk => core[367].CLK
clk => core[368].CLK
clk => core[369].CLK
clk => core[370].CLK
clk => core[371].CLK
clk => core[372].CLK
clk => core[373].CLK
clk => core[374].CLK
clk => core[375].CLK
clk => core[376].CLK
clk => core[377].CLK
clk => core[378].CLK
clk => core[379].CLK
clk => core[380].CLK
clk => core[381].CLK
clk => core[382].CLK
clk => core[383].CLK
clk => core[384].CLK
clk => core[385].CLK
clk => core[386].CLK
clk => core[387].CLK
clk => core[388].CLK
clk => core[389].CLK
clk => core[390].CLK
clk => core[391].CLK
clk => core[392].CLK
clk => core[393].CLK
clk => core[394].CLK
clk => core[395].CLK
clk => core[396].CLK
clk => core[397].CLK
clk => core[398].CLK
clk => core[399].CLK
clk => core[400].CLK
clk => core[401].CLK
clk => core[402].CLK
clk => core[403].CLK
clk => core[404].CLK
clk => core[405].CLK
clk => core[406].CLK
clk => core[407].CLK
clk => core[408].CLK
clk => core[409].CLK
clk => core[410].CLK
clk => core[411].CLK
clk => core[412].CLK
clk => core[413].CLK
clk => core[414].CLK
clk => core[415].CLK
clk => core[416].CLK
clk => core[417].CLK
clk => core[418].CLK
clk => core[419].CLK
clk => core[420].CLK
clk => core[421].CLK
clk => core[422].CLK
clk => core[423].CLK
clk => core[424].CLK
clk => core[425].CLK
clk => core[426].CLK
clk => core[427].CLK
clk => core[428].CLK
clk => core[429].CLK
clk => core[430].CLK
clk => core[431].CLK
clk => core[432].CLK
clk => core[433].CLK
clk => core[434].CLK
clk => core[435].CLK
clk => core[436].CLK
clk => core[437].CLK
clk => core[438].CLK
clk => core[439].CLK
clk => core[440].CLK
clk => core[441].CLK
clk => core[442].CLK
clk => core[443].CLK
clk => core[444].CLK
clk => core[445].CLK
clk => core[446].CLK
clk => core[447].CLK
clk => core[448].CLK
clk => core[449].CLK
clk => core[450].CLK
clk => core[451].CLK
clk => core[452].CLK
clk => core[453].CLK
clk => core[454].CLK
clk => core[455].CLK
clk => core[456].CLK
clk => core[457].CLK
clk => core[458].CLK
clk => core[459].CLK
clk => core[460].CLK
clk => core[461].CLK
clk => core[462].CLK
clk => core[463].CLK
clk => core[464].CLK
clk => core[465].CLK
clk => core[466].CLK
clk => core[467].CLK
clk => core[468].CLK
clk => core[469].CLK
clk => core[470].CLK
clk => core[471].CLK
clk => core[472].CLK
clk => core[473].CLK
clk => core[474].CLK
clk => core[475].CLK
clk => core[476].CLK
clk => core[477].CLK
clk => core[478].CLK
clk => core[479].CLK
clk => core[480].CLK
clk => core[481].CLK
clk => core[482].CLK
clk => core[483].CLK
clk => core[484].CLK
clk => core[485].CLK
clk => core[486].CLK
clk => core[487].CLK
clk => core[488].CLK
clk => core[489].CLK
clk => core[490].CLK
clk => core[491].CLK
clk => core[492].CLK
clk => core[493].CLK
clk => core[494].CLK
clk => core[495].CLK
clk => core[496].CLK
clk => core[497].CLK
clk => core[498].CLK
clk => core[499].CLK
clk => core[500].CLK
clk => core[501].CLK
clk => core[502].CLK
clk => core[503].CLK
clk => core[504].CLK
clk => core[505].CLK
clk => core[506].CLK
clk => core[507].CLK
clk => core[508].CLK
clk => core[509].CLK
clk => core[510].CLK
clk => core[511].CLK
clk => core[512].CLK
clk => core[513].CLK
clk => core[514].CLK
clk => core[515].CLK
clk => core[516].CLK
clk => core[517].CLK
clk => core[518].CLK
clk => core[519].CLK
clk => core[520].CLK
clk => core[521].CLK
clk => core[522].CLK
clk => core[523].CLK
clk => core[524].CLK
clk => core[525].CLK
clk => core[526].CLK
clk => core[527].CLK
clk => core[528].CLK
clk => core[529].CLK
clk => core[530].CLK
clk => core[531].CLK
clk => core[532].CLK
clk => core[533].CLK
clk => core[534].CLK
clk => core[535].CLK
clk => core[536].CLK
clk => core[537].CLK
clk => core[538].CLK
clk => core[539].CLK
clk => core[540].CLK
clk => core[541].CLK
clk => core[542].CLK
clk => core[543].CLK
clk => core[544].CLK
clk => core[545].CLK
clk => core[546].CLK
clk => core[547].CLK
clk => core[548].CLK
clk => core[549].CLK
clk => core[550].CLK
clk => core[551].CLK
clk => core[552].CLK
clk => core[553].CLK
clk => core[554].CLK
clk => core[555].CLK
clk => core[556].CLK
clk => core[557].CLK
clk => core[558].CLK
clk => core[559].CLK
clk => core[560].CLK
clk => core[561].CLK
clk => core[562].CLK
clk => core[563].CLK
clk => core[564].CLK
clk => core[565].CLK
clk => core[566].CLK
clk => core[567].CLK
clk => core[568].CLK
clk => core[569].CLK
clk => core[570].CLK
clk => core[571].CLK
clk => core[572].CLK
clk => core[573].CLK
clk => core[574].CLK
clk => core[575].CLK
clk => core[576].CLK
clk => core[577].CLK
clk => core[578].CLK
clk => core[579].CLK
clk => core[580].CLK
clk => core[581].CLK
clk => core[582].CLK
clk => core[583].CLK
clk => core[584].CLK
clk => core[585].CLK
clk => core[586].CLK
clk => core[587].CLK
clk => core[588].CLK
clk => core[589].CLK
clk => core[590].CLK
clk => core[591].CLK
clk => core[592].CLK
clk => core[593].CLK
clk => core[594].CLK
clk => core[595].CLK
clk => core[596].CLK
clk => core[597].CLK
clk => core[598].CLK
clk => core[599].CLK
clk => core[600].CLK
clk => core[601].CLK
clk => core[602].CLK
clk => core[603].CLK
clk => core[604].CLK
clk => core[605].CLK
clk => core[606].CLK
clk => core[607].CLK
clk => core[608].CLK
clk => core[609].CLK
clk => core[610].CLK
clk => core[611].CLK
clk => core[612].CLK
clk => core[613].CLK
clk => core[614].CLK
clk => core[615].CLK
clk => core[616].CLK
clk => core[617].CLK
clk => core[618].CLK
clk => core[619].CLK
clk => core[620].CLK
clk => core[621].CLK
clk => core[622].CLK
clk => core[623].CLK
clk => core[624].CLK
clk => core[625].CLK
clk => core[626].CLK
clk => core[627].CLK
clk => core[628].CLK
clk => core[629].CLK
clk => core[630].CLK
clk => core[631].CLK
clk => core[632].CLK
clk => core[633].CLK
clk => core[634].CLK
clk => core[635].CLK
clk => core[636].CLK
clk => core[637].CLK
clk => core[638].CLK
clk => core[639].CLK
clk => core[640].CLK
clk => core[641].CLK
clk => core[642].CLK
clk => core[643].CLK
clk => core[644].CLK
clk => core[645].CLK
clk => core[646].CLK
clk => core[647].CLK
clk => core[648].CLK
clk => core[649].CLK
clk => core[650].CLK
clk => core[651].CLK
clk => core[652].CLK
clk => core[653].CLK
clk => core[654].CLK
clk => core[655].CLK
clk => core[656].CLK
clk => core[657].CLK
clk => core[658].CLK
clk => core[659].CLK
clk => core[660].CLK
clk => core[661].CLK
clk => core[662].CLK
clk => core[663].CLK
clk => core[664].CLK
clk => core[665].CLK
clk => core[666].CLK
clk => core[667].CLK
clk => core[668].CLK
clk => core[669].CLK
clk => core[670].CLK
clk => core[671].CLK
clk => core[672].CLK
clk => core[673].CLK
clk => core[674].CLK
clk => core[675].CLK
clk => core[676].CLK
clk => core[677].CLK
clk => core[678].CLK
clk => core[679].CLK
clk => core[680].CLK
clk => core[681].CLK
clk => core[682].CLK
clk => core[683].CLK
clk => core[684].CLK
clk => core[685].CLK
clk => core[686].CLK
clk => core[687].CLK
clk => core[688].CLK
clk => core[689].CLK
clk => core[690].CLK
clk => core[691].CLK
clk => core[692].CLK
clk => core[693].CLK
clk => core[694].CLK
clk => core[695].CLK
clk => core[696].CLK
clk => core[697].CLK
clk => core[698].CLK
clk => core[699].CLK
clk => core[700].CLK
clk => core[701].CLK
clk => core[702].CLK
clk => core[703].CLK
clk => core[704].CLK
clk => core[705].CLK
clk => core[706].CLK
clk => core[707].CLK
clk => core[708].CLK
clk => core[709].CLK
clk => core[710].CLK
clk => core[711].CLK
clk => core[712].CLK
clk => core[713].CLK
clk => core[714].CLK
clk => core[715].CLK
clk => core[716].CLK
clk => core[717].CLK
clk => core[718].CLK
clk => core[719].CLK
clk => core[720].CLK
clk => core[721].CLK
clk => core[722].CLK
clk => core[723].CLK
clk => core[724].CLK
clk => core[725].CLK
clk => core[726].CLK
clk => core[727].CLK
clk => core[728].CLK
clk => core[729].CLK
clk => core[730].CLK
clk => core[731].CLK
clk => core[732].CLK
clk => core[733].CLK
clk => core[734].CLK
clk => core[735].CLK
clk => core[736].CLK
clk => core[737].CLK
clk => core[738].CLK
clk => core[739].CLK
clk => core[740].CLK
clk => core[741].CLK
clk => core[742].CLK
clk => core[743].CLK
clk => core[744].CLK
clk => core[745].CLK
clk => core[746].CLK
clk => core[747].CLK
clk => core[748].CLK
clk => core[749].CLK
clk => core[750].CLK
clk => core[751].CLK
clk => core[752].CLK
clk => core[753].CLK
clk => core[754].CLK
clk => core[755].CLK
clk => core[756].CLK
clk => core[757].CLK
clk => core[758].CLK
clk => core[759].CLK
clk => core[760].CLK
clk => core[761].CLK
clk => core[762].CLK
clk => core[763].CLK
clk => core[764].CLK
clk => core[765].CLK
clk => core[766].CLK
clk => core[767].CLK
clk => core[768].CLK
clk => core[769].CLK
clk => core[770].CLK
clk => core[771].CLK
clk => core[772].CLK
clk => core[773].CLK
clk => core[774].CLK
clk => core[775].CLK
clk => core[776].CLK
clk => core[777].CLK
clk => core[778].CLK
clk => core[779].CLK
clk => core[780].CLK
clk => core[781].CLK
clk => core[782].CLK
clk => core[783].CLK
clk => core[784].CLK
clk => core[785].CLK
clk => core[786].CLK
clk => core[787].CLK
clk => core[788].CLK
clk => core[789].CLK
clk => core[790].CLK
clk => core[791].CLK
clk => core[792].CLK
clk => core[793].CLK
clk => core[794].CLK
clk => core[795].CLK
clk => core[796].CLK
clk => core[797].CLK
clk => core[798].CLK
clk => core[799].CLK
clk => core[800].CLK
clk => core[801].CLK
clk => core[802].CLK
clk => core[803].CLK
clk => core[804].CLK
clk => core[805].CLK
clk => core[806].CLK
clk => core[807].CLK
clk => core[808].CLK
clk => core[809].CLK
clk => core[810].CLK
clk => core[811].CLK
clk => core[812].CLK
clk => core[813].CLK
clk => core[814].CLK
clk => core[815].CLK
clk => core[816].CLK
clk => core[817].CLK
clk => core[818].CLK
clk => core[819].CLK
clk => core[820].CLK
clk => core[821].CLK
clk => core[822].CLK
clk => core[823].CLK
clk => core[824].CLK
clk => core[825].CLK
clk => core[826].CLK
clk => core[827].CLK
clk => core[828].CLK
clk => core[829].CLK
clk => core[830].CLK
clk => core[831].CLK
clk => core[832].CLK
clk => core[833].CLK
clk => core[834].CLK
clk => core[835].CLK
clk => core[836].CLK
clk => core[837].CLK
clk => core[838].CLK
clk => core[839].CLK
clk => core[840].CLK
clk => core[841].CLK
clk => core[842].CLK
clk => core[843].CLK
clk => core[844].CLK
clk => core[845].CLK
clk => core[846].CLK
clk => core[847].CLK
clk => core[848].CLK
clk => core[849].CLK
clk => core[850].CLK
clk => core[851].CLK
clk => core[852].CLK
clk => core[853].CLK
clk => core[854].CLK
clk => core[855].CLK
clk => core[856].CLK
clk => core[857].CLK
clk => core[858].CLK
clk => core[859].CLK
clk => core[860].CLK
clk => core[861].CLK
clk => core[862].CLK
clk => core[863].CLK
clk => core[864].CLK
clk => core[865].CLK
clk => core[866].CLK
clk => core[867].CLK
clk => core[868].CLK
clk => core[869].CLK
clk => core[870].CLK
clk => core[871].CLK
clk => core[872].CLK
clk => core[873].CLK
clk => core[874].CLK
clk => core[875].CLK
clk => core[876].CLK
clk => core[877].CLK
clk => core[878].CLK
clk => core[879].CLK
clk => core[880].CLK
clk => core[881].CLK
clk => core[882].CLK
clk => core[883].CLK
clk => core[884].CLK
clk => core[885].CLK
clk => core[886].CLK
clk => core[887].CLK
clk => core[888].CLK
clk => core[889].CLK
clk => core[890].CLK
clk => core[891].CLK
clk => core[892].CLK
clk => core[893].CLK
clk => core[894].CLK
clk => core[895].CLK
clk => core[896].CLK
clk => core[897].CLK
clk => core[898].CLK
clk => core[899].CLK
clk => core[900].CLK
clk => core[901].CLK
clk => core[902].CLK
clk => core[903].CLK
clk => core[904].CLK
clk => core[905].CLK
clk => core[906].CLK
clk => core[907].CLK
clk => core[908].CLK
clk => core[909].CLK
clk => core[910].CLK
clk => core[911].CLK
clk => core[912].CLK
clk => core[913].CLK
clk => core[914].CLK
clk => core[915].CLK
clk => core[916].CLK
clk => core[917].CLK
clk => core[918].CLK
clk => core[919].CLK
clk => core[920].CLK
clk => core[921].CLK
clk => core[922].CLK
clk => core[923].CLK
clk => core[924].CLK
clk => core[925].CLK
clk => core[926].CLK
clk => core[927].CLK
clk => core[928].CLK
clk => core[929].CLK
clk => core[930].CLK
clk => core[931].CLK
clk => core[932].CLK
clk => core[933].CLK
clk => core[934].CLK
clk => core[935].CLK
clk => core[936].CLK
clk => core[937].CLK
clk => core[938].CLK
clk => core[939].CLK
clk => core[940].CLK
clk => core[941].CLK
clk => core[942].CLK
clk => core[943].CLK
clk => core[944].CLK
clk => core[945].CLK
clk => core[946].CLK
clk => core[947].CLK
clk => core[948].CLK
clk => core[949].CLK
clk => core[950].CLK
clk => core[951].CLK
clk => core[952].CLK
clk => core[953].CLK
clk => core[954].CLK
clk => core[955].CLK
clk => core[956].CLK
clk => core[957].CLK
clk => core[958].CLK
clk => core[959].CLK
clk => core[960].CLK
clk => core[961].CLK
clk => core[962].CLK
clk => core[963].CLK
clk => core[964].CLK
clk => core[965].CLK
clk => core[966].CLK
clk => core[967].CLK
clk => core[968].CLK
clk => core[969].CLK
clk => core[970].CLK
clk => core[971].CLK
clk => core[972].CLK
clk => core[973].CLK
clk => core[974].CLK
clk => core[975].CLK
clk => core[976].CLK
clk => core[977].CLK
clk => core[978].CLK
clk => core[979].CLK
clk => core[980].CLK
clk => core[981].CLK
clk => core[982].CLK
clk => core[983].CLK
clk => core[984].CLK
clk => core[985].CLK
clk => core[986].CLK
clk => core[987].CLK
clk => core[988].CLK
clk => core[989].CLK
clk => core[990].CLK
clk => core[991].CLK
clk => core[992].CLK
clk => core[993].CLK
clk => core[994].CLK
clk => core[995].CLK
clk => core[996].CLK
clk => core[997].CLK
clk => core[998].CLK
clk => core[999].CLK
clk => core[1000].CLK
clk => core[1001].CLK
clk => core[1002].CLK
clk => core[1003].CLK
clk => core[1004].CLK
clk => core[1005].CLK
clk => core[1006].CLK
clk => core[1007].CLK
clk => core[1008].CLK
clk => core[1009].CLK
clk => core[1010].CLK
clk => core[1011].CLK
clk => core[1012].CLK
clk => core[1013].CLK
clk => core[1014].CLK
clk => core[1015].CLK
clk => core[1016].CLK
clk => core[1017].CLK
clk => core[1018].CLK
clk => core[1019].CLK
clk => core[1020].CLK
clk => core[1021].CLK
clk => core[1022].CLK
clk => core[1023].CLK
cpu_ad[0] => Decoder0.IN9
cpu_ad[0] => Mux0.IN9
cpu_ad[1] => Decoder0.IN8
cpu_ad[1] => Mux0.IN8
cpu_ad[2] => Decoder0.IN7
cpu_ad[2] => Mux0.IN7
cpu_ad[3] => Decoder0.IN6
cpu_ad[3] => Mux0.IN6
cpu_ad[4] => Decoder0.IN5
cpu_ad[4] => Mux0.IN5
cpu_ad[5] => Decoder0.IN4
cpu_ad[5] => Mux0.IN4
cpu_ad[6] => Decoder0.IN3
cpu_ad[6] => Mux0.IN3
cpu_ad[7] => Decoder0.IN2
cpu_ad[7] => Mux0.IN2
cpu_ad[8] => Decoder0.IN1
cpu_ad[8] => Mux0.IN1
cpu_ad[9] => Decoder0.IN0
cpu_ad[9] => Mux0.IN0
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_coll => core.OUTPUTSELECT
cpu_wr_collclr => coll_sm.OUTPUTSELECT
cpu_rd_coll[0] <= coll_rd.DB_MAX_OUTPUT_PORT_TYPE
cpu_rd_coll[1] <= <VCC>
cpu_rd_coll[2] <= <VCC>
cpu_rd_coll[3] <= <VCC>
cpu_rd_coll[4] <= <VCC>
cpu_rd_coll[5] <= <VCC>
cpu_rd_coll[6] <= <VCC>
cpu_rd_coll[7] <= coll_sm.DB_MAX_OUTPUT_PORT_TYPE
coll_ad[0] => Decoder1.IN9
coll_ad[1] => Decoder1.IN8
coll_ad[2] => Decoder1.IN7
coll_ad[3] => Decoder1.IN6
coll_ad[4] => Decoder1.IN5
coll_ad[5] => Decoder1.IN4
coll_ad[6] => Decoder1.IN3
coll_ad[7] => Decoder1.IN2
coll_ad[8] => Decoder1.IN1
coll_ad[9] => Decoder1.IN0
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => core.OUTPUTSELECT
coll => coll_sm.OUTPUTSELECT


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|VIDCPUINTF:intf|VRAM:vram0
clk0 => clk0.IN2
adr0[0] => dat0.OUTPUTSELECT
adr0[0] => dat0.OUTPUTSELECT
adr0[0] => dat0.OUTPUTSELECT
adr0[0] => dat0.OUTPUTSELECT
adr0[0] => dat0.OUTPUTSELECT
adr0[0] => dat0.OUTPUTSELECT
adr0[0] => dat0.OUTPUTSELECT
adr0[0] => dat0.OUTPUTSELECT
adr0[0] => comb.IN0
adr0[0] => comb.IN0
adr0[1] => adr0[1].IN2
adr0[2] => adr0[2].IN2
adr0[3] => adr0[3].IN2
adr0[4] => adr0[4].IN2
adr0[5] => adr0[5].IN2
adr0[6] => adr0[6].IN2
adr0[7] => adr0[7].IN2
adr0[8] => adr0[8].IN2
adr0[9] => adr0[9].IN2
adr0[10] => adr0[10].IN2
dat0[0] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat0[1] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat0[2] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat0[3] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat0[4] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat0[5] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat0[6] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat0[7] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dtw0[0] => dtw0[0].IN2
dtw0[1] => dtw0[1].IN2
dtw0[2] => dtw0[2].IN2
dtw0[3] => dtw0[3].IN2
dtw0[4] => dtw0[4].IN2
dtw0[5] => dtw0[5].IN2
dtw0[6] => dtw0[6].IN2
dtw0[7] => dtw0[7].IN2
wen0 => comb.IN1
wen0 => comb.IN1
clk1 => clk1.IN2
adr1[0] => adr1[0].IN2
adr1[1] => adr1[1].IN2
adr1[2] => adr1[2].IN2
adr1[3] => adr1[3].IN2
adr1[4] => adr1[4].IN2
adr1[5] => adr1[5].IN2
adr1[6] => adr1[6].IN2
adr1[7] => adr1[7].IN2
adr1[8] => adr1[8].IN2
adr1[9] => adr1[9].IN2
dat1[0] <= VRAMs:ram0.port7
dat1[1] <= VRAMs:ram0.port7
dat1[2] <= VRAMs:ram0.port7
dat1[3] <= VRAMs:ram0.port7
dat1[4] <= VRAMs:ram0.port7
dat1[5] <= VRAMs:ram0.port7
dat1[6] <= VRAMs:ram0.port7
dat1[7] <= VRAMs:ram0.port7
dat1[8] <= VRAMs:ram1.port7
dat1[9] <= VRAMs:ram1.port7
dat1[10] <= VRAMs:ram1.port7
dat1[11] <= VRAMs:ram1.port7
dat1[12] <= VRAMs:ram1.port7
dat1[13] <= VRAMs:ram1.port7
dat1[14] <= VRAMs:ram1.port7
dat1[15] <= VRAMs:ram1.port7


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|VIDCPUINTF:intf|VRAM:vram0|VRAMs:ram0
clk0 => core.we_a.CLK
clk0 => core.waddr_a[9].CLK
clk0 => core.waddr_a[8].CLK
clk0 => core.waddr_a[7].CLK
clk0 => core.waddr_a[6].CLK
clk0 => core.waddr_a[5].CLK
clk0 => core.waddr_a[4].CLK
clk0 => core.waddr_a[3].CLK
clk0 => core.waddr_a[2].CLK
clk0 => core.waddr_a[1].CLK
clk0 => core.waddr_a[0].CLK
clk0 => core.data_a[7].CLK
clk0 => core.data_a[6].CLK
clk0 => core.data_a[5].CLK
clk0 => core.data_a[4].CLK
clk0 => core.data_a[3].CLK
clk0 => core.data_a[2].CLK
clk0 => core.data_a[1].CLK
clk0 => core.data_a[0].CLK
clk0 => dat0[0]~reg0.CLK
clk0 => dat0[1]~reg0.CLK
clk0 => dat0[2]~reg0.CLK
clk0 => dat0[3]~reg0.CLK
clk0 => dat0[4]~reg0.CLK
clk0 => dat0[5]~reg0.CLK
clk0 => dat0[6]~reg0.CLK
clk0 => dat0[7]~reg0.CLK
clk0 => core.CLK0
adr0[0] => core.waddr_a[0].DATAIN
adr0[0] => core.WADDR
adr0[0] => core.RADDR
adr0[1] => core.waddr_a[1].DATAIN
adr0[1] => core.WADDR1
adr0[1] => core.RADDR1
adr0[2] => core.waddr_a[2].DATAIN
adr0[2] => core.WADDR2
adr0[2] => core.RADDR2
adr0[3] => core.waddr_a[3].DATAIN
adr0[3] => core.WADDR3
adr0[3] => core.RADDR3
adr0[4] => core.waddr_a[4].DATAIN
adr0[4] => core.WADDR4
adr0[4] => core.RADDR4
adr0[5] => core.waddr_a[5].DATAIN
adr0[5] => core.WADDR5
adr0[5] => core.RADDR5
adr0[6] => core.waddr_a[6].DATAIN
adr0[6] => core.WADDR6
adr0[6] => core.RADDR6
adr0[7] => core.waddr_a[7].DATAIN
adr0[7] => core.WADDR7
adr0[7] => core.RADDR7
adr0[8] => core.waddr_a[8].DATAIN
adr0[8] => core.WADDR8
adr0[8] => core.RADDR8
adr0[9] => core.waddr_a[9].DATAIN
adr0[9] => core.WADDR9
adr0[9] => core.RADDR9
dat0[0] <= dat0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[1] <= dat0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[2] <= dat0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[3] <= dat0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[4] <= dat0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[5] <= dat0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[6] <= dat0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[7] <= dat0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtw0[0] => core.data_a[0].DATAIN
dtw0[0] => core.DATAIN
dtw0[1] => core.data_a[1].DATAIN
dtw0[1] => core.DATAIN1
dtw0[2] => core.data_a[2].DATAIN
dtw0[2] => core.DATAIN2
dtw0[3] => core.data_a[3].DATAIN
dtw0[3] => core.DATAIN3
dtw0[4] => core.data_a[4].DATAIN
dtw0[4] => core.DATAIN4
dtw0[5] => core.data_a[5].DATAIN
dtw0[5] => core.DATAIN5
dtw0[6] => core.data_a[6].DATAIN
dtw0[6] => core.DATAIN6
dtw0[7] => core.data_a[7].DATAIN
dtw0[7] => core.DATAIN7
wen0 => core.we_a.DATAIN
wen0 => dat0[0]~reg0.ENA
wen0 => dat0[1]~reg0.ENA
wen0 => dat0[2]~reg0.ENA
wen0 => dat0[3]~reg0.ENA
wen0 => dat0[4]~reg0.ENA
wen0 => dat0[5]~reg0.ENA
wen0 => dat0[6]~reg0.ENA
wen0 => dat0[7]~reg0.ENA
wen0 => core.WE
clk1 => dat1[0]~reg0.CLK
clk1 => dat1[1]~reg0.CLK
clk1 => dat1[2]~reg0.CLK
clk1 => dat1[3]~reg0.CLK
clk1 => dat1[4]~reg0.CLK
clk1 => dat1[5]~reg0.CLK
clk1 => dat1[6]~reg0.CLK
clk1 => dat1[7]~reg0.CLK
adr1[0] => core.PORTBRADDR
adr1[1] => core.PORTBRADDR1
adr1[2] => core.PORTBRADDR2
adr1[3] => core.PORTBRADDR3
adr1[4] => core.PORTBRADDR4
adr1[5] => core.PORTBRADDR5
adr1[6] => core.PORTBRADDR6
adr1[7] => core.PORTBRADDR7
adr1[8] => core.PORTBRADDR8
adr1[9] => core.PORTBRADDR9
dat1[0] <= dat1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[1] <= dat1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[2] <= dat1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[3] <= dat1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[4] <= dat1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[5] <= dat1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[6] <= dat1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[7] <= dat1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|VIDCPUINTF:intf|VRAM:vram0|VRAMs:ram1
clk0 => core.we_a.CLK
clk0 => core.waddr_a[9].CLK
clk0 => core.waddr_a[8].CLK
clk0 => core.waddr_a[7].CLK
clk0 => core.waddr_a[6].CLK
clk0 => core.waddr_a[5].CLK
clk0 => core.waddr_a[4].CLK
clk0 => core.waddr_a[3].CLK
clk0 => core.waddr_a[2].CLK
clk0 => core.waddr_a[1].CLK
clk0 => core.waddr_a[0].CLK
clk0 => core.data_a[7].CLK
clk0 => core.data_a[6].CLK
clk0 => core.data_a[5].CLK
clk0 => core.data_a[4].CLK
clk0 => core.data_a[3].CLK
clk0 => core.data_a[2].CLK
clk0 => core.data_a[1].CLK
clk0 => core.data_a[0].CLK
clk0 => dat0[0]~reg0.CLK
clk0 => dat0[1]~reg0.CLK
clk0 => dat0[2]~reg0.CLK
clk0 => dat0[3]~reg0.CLK
clk0 => dat0[4]~reg0.CLK
clk0 => dat0[5]~reg0.CLK
clk0 => dat0[6]~reg0.CLK
clk0 => dat0[7]~reg0.CLK
clk0 => core.CLK0
adr0[0] => core.waddr_a[0].DATAIN
adr0[0] => core.WADDR
adr0[0] => core.RADDR
adr0[1] => core.waddr_a[1].DATAIN
adr0[1] => core.WADDR1
adr0[1] => core.RADDR1
adr0[2] => core.waddr_a[2].DATAIN
adr0[2] => core.WADDR2
adr0[2] => core.RADDR2
adr0[3] => core.waddr_a[3].DATAIN
adr0[3] => core.WADDR3
adr0[3] => core.RADDR3
adr0[4] => core.waddr_a[4].DATAIN
adr0[4] => core.WADDR4
adr0[4] => core.RADDR4
adr0[5] => core.waddr_a[5].DATAIN
adr0[5] => core.WADDR5
adr0[5] => core.RADDR5
adr0[6] => core.waddr_a[6].DATAIN
adr0[6] => core.WADDR6
adr0[6] => core.RADDR6
adr0[7] => core.waddr_a[7].DATAIN
adr0[7] => core.WADDR7
adr0[7] => core.RADDR7
adr0[8] => core.waddr_a[8].DATAIN
adr0[8] => core.WADDR8
adr0[8] => core.RADDR8
adr0[9] => core.waddr_a[9].DATAIN
adr0[9] => core.WADDR9
adr0[9] => core.RADDR9
dat0[0] <= dat0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[1] <= dat0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[2] <= dat0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[3] <= dat0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[4] <= dat0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[5] <= dat0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[6] <= dat0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[7] <= dat0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtw0[0] => core.data_a[0].DATAIN
dtw0[0] => core.DATAIN
dtw0[1] => core.data_a[1].DATAIN
dtw0[1] => core.DATAIN1
dtw0[2] => core.data_a[2].DATAIN
dtw0[2] => core.DATAIN2
dtw0[3] => core.data_a[3].DATAIN
dtw0[3] => core.DATAIN3
dtw0[4] => core.data_a[4].DATAIN
dtw0[4] => core.DATAIN4
dtw0[5] => core.data_a[5].DATAIN
dtw0[5] => core.DATAIN5
dtw0[6] => core.data_a[6].DATAIN
dtw0[6] => core.DATAIN6
dtw0[7] => core.data_a[7].DATAIN
dtw0[7] => core.DATAIN7
wen0 => core.we_a.DATAIN
wen0 => dat0[0]~reg0.ENA
wen0 => dat0[1]~reg0.ENA
wen0 => dat0[2]~reg0.ENA
wen0 => dat0[3]~reg0.ENA
wen0 => dat0[4]~reg0.ENA
wen0 => dat0[5]~reg0.ENA
wen0 => dat0[6]~reg0.ENA
wen0 => dat0[7]~reg0.ENA
wen0 => core.WE
clk1 => dat1[0]~reg0.CLK
clk1 => dat1[1]~reg0.CLK
clk1 => dat1[2]~reg0.CLK
clk1 => dat1[3]~reg0.CLK
clk1 => dat1[4]~reg0.CLK
clk1 => dat1[5]~reg0.CLK
clk1 => dat1[6]~reg0.CLK
clk1 => dat1[7]~reg0.CLK
adr1[0] => core.PORTBRADDR
adr1[1] => core.PORTBRADDR1
adr1[2] => core.PORTBRADDR2
adr1[3] => core.PORTBRADDR3
adr1[4] => core.PORTBRADDR4
adr1[5] => core.PORTBRADDR5
adr1[6] => core.PORTBRADDR6
adr1[7] => core.PORTBRADDR7
adr1[8] => core.PORTBRADDR8
adr1[9] => core.PORTBRADDR9
dat1[0] <= dat1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[1] <= dat1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[2] <= dat1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[3] <= dat1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[4] <= dat1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[5] <= dat1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[6] <= dat1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[7] <= dat1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|VIDCPUINTF:intf|VRAM:vram1
clk0 => clk0.IN2
adr0[0] => dat0.OUTPUTSELECT
adr0[0] => dat0.OUTPUTSELECT
adr0[0] => dat0.OUTPUTSELECT
adr0[0] => dat0.OUTPUTSELECT
adr0[0] => dat0.OUTPUTSELECT
adr0[0] => dat0.OUTPUTSELECT
adr0[0] => dat0.OUTPUTSELECT
adr0[0] => dat0.OUTPUTSELECT
adr0[0] => comb.IN0
adr0[0] => comb.IN0
adr0[1] => adr0[1].IN2
adr0[2] => adr0[2].IN2
adr0[3] => adr0[3].IN2
adr0[4] => adr0[4].IN2
adr0[5] => adr0[5].IN2
adr0[6] => adr0[6].IN2
adr0[7] => adr0[7].IN2
adr0[8] => adr0[8].IN2
adr0[9] => adr0[9].IN2
adr0[10] => adr0[10].IN2
dat0[0] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat0[1] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat0[2] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat0[3] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat0[4] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat0[5] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat0[6] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat0[7] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dtw0[0] => dtw0[0].IN2
dtw0[1] => dtw0[1].IN2
dtw0[2] => dtw0[2].IN2
dtw0[3] => dtw0[3].IN2
dtw0[4] => dtw0[4].IN2
dtw0[5] => dtw0[5].IN2
dtw0[6] => dtw0[6].IN2
dtw0[7] => dtw0[7].IN2
wen0 => comb.IN1
wen0 => comb.IN1
clk1 => clk1.IN2
adr1[0] => adr1[0].IN2
adr1[1] => adr1[1].IN2
adr1[2] => adr1[2].IN2
adr1[3] => adr1[3].IN2
adr1[4] => adr1[4].IN2
adr1[5] => adr1[5].IN2
adr1[6] => adr1[6].IN2
adr1[7] => adr1[7].IN2
adr1[8] => adr1[8].IN2
adr1[9] => adr1[9].IN2
dat1[0] <= VRAMs:ram0.port7
dat1[1] <= VRAMs:ram0.port7
dat1[2] <= VRAMs:ram0.port7
dat1[3] <= VRAMs:ram0.port7
dat1[4] <= VRAMs:ram0.port7
dat1[5] <= VRAMs:ram0.port7
dat1[6] <= VRAMs:ram0.port7
dat1[7] <= VRAMs:ram0.port7
dat1[8] <= VRAMs:ram1.port7
dat1[9] <= VRAMs:ram1.port7
dat1[10] <= VRAMs:ram1.port7
dat1[11] <= VRAMs:ram1.port7
dat1[12] <= VRAMs:ram1.port7
dat1[13] <= VRAMs:ram1.port7
dat1[14] <= VRAMs:ram1.port7
dat1[15] <= VRAMs:ram1.port7


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|VIDCPUINTF:intf|VRAM:vram1|VRAMs:ram0
clk0 => core.we_a.CLK
clk0 => core.waddr_a[9].CLK
clk0 => core.waddr_a[8].CLK
clk0 => core.waddr_a[7].CLK
clk0 => core.waddr_a[6].CLK
clk0 => core.waddr_a[5].CLK
clk0 => core.waddr_a[4].CLK
clk0 => core.waddr_a[3].CLK
clk0 => core.waddr_a[2].CLK
clk0 => core.waddr_a[1].CLK
clk0 => core.waddr_a[0].CLK
clk0 => core.data_a[7].CLK
clk0 => core.data_a[6].CLK
clk0 => core.data_a[5].CLK
clk0 => core.data_a[4].CLK
clk0 => core.data_a[3].CLK
clk0 => core.data_a[2].CLK
clk0 => core.data_a[1].CLK
clk0 => core.data_a[0].CLK
clk0 => dat0[0]~reg0.CLK
clk0 => dat0[1]~reg0.CLK
clk0 => dat0[2]~reg0.CLK
clk0 => dat0[3]~reg0.CLK
clk0 => dat0[4]~reg0.CLK
clk0 => dat0[5]~reg0.CLK
clk0 => dat0[6]~reg0.CLK
clk0 => dat0[7]~reg0.CLK
clk0 => core.CLK0
adr0[0] => core.waddr_a[0].DATAIN
adr0[0] => core.WADDR
adr0[0] => core.RADDR
adr0[1] => core.waddr_a[1].DATAIN
adr0[1] => core.WADDR1
adr0[1] => core.RADDR1
adr0[2] => core.waddr_a[2].DATAIN
adr0[2] => core.WADDR2
adr0[2] => core.RADDR2
adr0[3] => core.waddr_a[3].DATAIN
adr0[3] => core.WADDR3
adr0[3] => core.RADDR3
adr0[4] => core.waddr_a[4].DATAIN
adr0[4] => core.WADDR4
adr0[4] => core.RADDR4
adr0[5] => core.waddr_a[5].DATAIN
adr0[5] => core.WADDR5
adr0[5] => core.RADDR5
adr0[6] => core.waddr_a[6].DATAIN
adr0[6] => core.WADDR6
adr0[6] => core.RADDR6
adr0[7] => core.waddr_a[7].DATAIN
adr0[7] => core.WADDR7
adr0[7] => core.RADDR7
adr0[8] => core.waddr_a[8].DATAIN
adr0[8] => core.WADDR8
adr0[8] => core.RADDR8
adr0[9] => core.waddr_a[9].DATAIN
adr0[9] => core.WADDR9
adr0[9] => core.RADDR9
dat0[0] <= dat0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[1] <= dat0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[2] <= dat0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[3] <= dat0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[4] <= dat0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[5] <= dat0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[6] <= dat0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[7] <= dat0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtw0[0] => core.data_a[0].DATAIN
dtw0[0] => core.DATAIN
dtw0[1] => core.data_a[1].DATAIN
dtw0[1] => core.DATAIN1
dtw0[2] => core.data_a[2].DATAIN
dtw0[2] => core.DATAIN2
dtw0[3] => core.data_a[3].DATAIN
dtw0[3] => core.DATAIN3
dtw0[4] => core.data_a[4].DATAIN
dtw0[4] => core.DATAIN4
dtw0[5] => core.data_a[5].DATAIN
dtw0[5] => core.DATAIN5
dtw0[6] => core.data_a[6].DATAIN
dtw0[6] => core.DATAIN6
dtw0[7] => core.data_a[7].DATAIN
dtw0[7] => core.DATAIN7
wen0 => core.we_a.DATAIN
wen0 => dat0[0]~reg0.ENA
wen0 => dat0[1]~reg0.ENA
wen0 => dat0[2]~reg0.ENA
wen0 => dat0[3]~reg0.ENA
wen0 => dat0[4]~reg0.ENA
wen0 => dat0[5]~reg0.ENA
wen0 => dat0[6]~reg0.ENA
wen0 => dat0[7]~reg0.ENA
wen0 => core.WE
clk1 => dat1[0]~reg0.CLK
clk1 => dat1[1]~reg0.CLK
clk1 => dat1[2]~reg0.CLK
clk1 => dat1[3]~reg0.CLK
clk1 => dat1[4]~reg0.CLK
clk1 => dat1[5]~reg0.CLK
clk1 => dat1[6]~reg0.CLK
clk1 => dat1[7]~reg0.CLK
adr1[0] => core.PORTBRADDR
adr1[1] => core.PORTBRADDR1
adr1[2] => core.PORTBRADDR2
adr1[3] => core.PORTBRADDR3
adr1[4] => core.PORTBRADDR4
adr1[5] => core.PORTBRADDR5
adr1[6] => core.PORTBRADDR6
adr1[7] => core.PORTBRADDR7
adr1[8] => core.PORTBRADDR8
adr1[9] => core.PORTBRADDR9
dat1[0] <= dat1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[1] <= dat1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[2] <= dat1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[3] <= dat1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[4] <= dat1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[5] <= dat1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[6] <= dat1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[7] <= dat1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|VIDCPUINTF:intf|VRAM:vram1|VRAMs:ram1
clk0 => core.we_a.CLK
clk0 => core.waddr_a[9].CLK
clk0 => core.waddr_a[8].CLK
clk0 => core.waddr_a[7].CLK
clk0 => core.waddr_a[6].CLK
clk0 => core.waddr_a[5].CLK
clk0 => core.waddr_a[4].CLK
clk0 => core.waddr_a[3].CLK
clk0 => core.waddr_a[2].CLK
clk0 => core.waddr_a[1].CLK
clk0 => core.waddr_a[0].CLK
clk0 => core.data_a[7].CLK
clk0 => core.data_a[6].CLK
clk0 => core.data_a[5].CLK
clk0 => core.data_a[4].CLK
clk0 => core.data_a[3].CLK
clk0 => core.data_a[2].CLK
clk0 => core.data_a[1].CLK
clk0 => core.data_a[0].CLK
clk0 => dat0[0]~reg0.CLK
clk0 => dat0[1]~reg0.CLK
clk0 => dat0[2]~reg0.CLK
clk0 => dat0[3]~reg0.CLK
clk0 => dat0[4]~reg0.CLK
clk0 => dat0[5]~reg0.CLK
clk0 => dat0[6]~reg0.CLK
clk0 => dat0[7]~reg0.CLK
clk0 => core.CLK0
adr0[0] => core.waddr_a[0].DATAIN
adr0[0] => core.WADDR
adr0[0] => core.RADDR
adr0[1] => core.waddr_a[1].DATAIN
adr0[1] => core.WADDR1
adr0[1] => core.RADDR1
adr0[2] => core.waddr_a[2].DATAIN
adr0[2] => core.WADDR2
adr0[2] => core.RADDR2
adr0[3] => core.waddr_a[3].DATAIN
adr0[3] => core.WADDR3
adr0[3] => core.RADDR3
adr0[4] => core.waddr_a[4].DATAIN
adr0[4] => core.WADDR4
adr0[4] => core.RADDR4
adr0[5] => core.waddr_a[5].DATAIN
adr0[5] => core.WADDR5
adr0[5] => core.RADDR5
adr0[6] => core.waddr_a[6].DATAIN
adr0[6] => core.WADDR6
adr0[6] => core.RADDR6
adr0[7] => core.waddr_a[7].DATAIN
adr0[7] => core.WADDR7
adr0[7] => core.RADDR7
adr0[8] => core.waddr_a[8].DATAIN
adr0[8] => core.WADDR8
adr0[8] => core.RADDR8
adr0[9] => core.waddr_a[9].DATAIN
adr0[9] => core.WADDR9
adr0[9] => core.RADDR9
dat0[0] <= dat0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[1] <= dat0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[2] <= dat0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[3] <= dat0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[4] <= dat0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[5] <= dat0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[6] <= dat0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat0[7] <= dat0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtw0[0] => core.data_a[0].DATAIN
dtw0[0] => core.DATAIN
dtw0[1] => core.data_a[1].DATAIN
dtw0[1] => core.DATAIN1
dtw0[2] => core.data_a[2].DATAIN
dtw0[2] => core.DATAIN2
dtw0[3] => core.data_a[3].DATAIN
dtw0[3] => core.DATAIN3
dtw0[4] => core.data_a[4].DATAIN
dtw0[4] => core.DATAIN4
dtw0[5] => core.data_a[5].DATAIN
dtw0[5] => core.DATAIN5
dtw0[6] => core.data_a[6].DATAIN
dtw0[6] => core.DATAIN6
dtw0[7] => core.data_a[7].DATAIN
dtw0[7] => core.DATAIN7
wen0 => core.we_a.DATAIN
wen0 => dat0[0]~reg0.ENA
wen0 => dat0[1]~reg0.ENA
wen0 => dat0[2]~reg0.ENA
wen0 => dat0[3]~reg0.ENA
wen0 => dat0[4]~reg0.ENA
wen0 => dat0[5]~reg0.ENA
wen0 => dat0[6]~reg0.ENA
wen0 => dat0[7]~reg0.ENA
wen0 => core.WE
clk1 => dat1[0]~reg0.CLK
clk1 => dat1[1]~reg0.CLK
clk1 => dat1[2]~reg0.CLK
clk1 => dat1[3]~reg0.CLK
clk1 => dat1[4]~reg0.CLK
clk1 => dat1[5]~reg0.CLK
clk1 => dat1[6]~reg0.CLK
clk1 => dat1[7]~reg0.CLK
adr1[0] => core.PORTBRADDR
adr1[1] => core.PORTBRADDR1
adr1[2] => core.PORTBRADDR2
adr1[3] => core.PORTBRADDR3
adr1[4] => core.PORTBRADDR4
adr1[5] => core.PORTBRADDR5
adr1[6] => core.PORTBRADDR6
adr1[7] => core.PORTBRADDR7
adr1[8] => core.PORTBRADDR8
adr1[9] => core.PORTBRADDR9
dat1[0] <= dat1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[1] <= dat1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[2] <= dat1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[3] <= dat1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[4] <= dat1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[5] <= dat1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[6] <= dat1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat1[7] <= dat1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|VIDCPUINTF:intf|dataselector6:videodsel
oDATA[0] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iDATA0[0] => oDATA.DATAB
iDATA0[1] => oDATA.DATAB
iDATA0[2] => oDATA.DATAB
iDATA0[3] => oDATA.DATAB
iDATA0[4] => oDATA.DATAB
iDATA0[5] => oDATA.DATAB
iDATA0[6] => oDATA.DATAB
iDATA0[7] => oDATA.DATAB
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iDATA1[0] => oDATA.DATAB
iDATA1[1] => oDATA.DATAB
iDATA1[2] => oDATA.DATAB
iDATA1[3] => oDATA.DATAB
iDATA1[4] => oDATA.DATAB
iDATA1[5] => oDATA.DATAB
iDATA1[6] => oDATA.DATAB
iDATA1[7] => oDATA.DATAB
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iDATA2[0] => oDATA.DATAB
iDATA2[1] => oDATA.DATAB
iDATA2[2] => oDATA.DATAB
iDATA2[3] => oDATA.DATAB
iDATA2[4] => oDATA.DATAB
iDATA2[5] => oDATA.DATAB
iDATA2[6] => oDATA.DATAB
iDATA2[7] => oDATA.DATAB
iSEL3 => oDATA.OUTPUTSELECT
iSEL3 => oDATA.OUTPUTSELECT
iSEL3 => oDATA.OUTPUTSELECT
iSEL3 => oDATA.OUTPUTSELECT
iSEL3 => oDATA.OUTPUTSELECT
iSEL3 => oDATA.OUTPUTSELECT
iSEL3 => oDATA.OUTPUTSELECT
iSEL3 => oDATA.OUTPUTSELECT
iDATA3[0] => oDATA.DATAB
iDATA3[1] => oDATA.DATAB
iDATA3[2] => oDATA.DATAB
iDATA3[3] => oDATA.DATAB
iDATA3[4] => oDATA.DATAB
iDATA3[5] => oDATA.DATAB
iDATA3[6] => oDATA.DATAB
iDATA3[7] => oDATA.DATAB
iSEL4 => oDATA.OUTPUTSELECT
iSEL4 => oDATA.OUTPUTSELECT
iSEL4 => oDATA.OUTPUTSELECT
iSEL4 => oDATA.OUTPUTSELECT
iSEL4 => oDATA.OUTPUTSELECT
iSEL4 => oDATA.OUTPUTSELECT
iSEL4 => oDATA.OUTPUTSELECT
iSEL4 => oDATA.OUTPUTSELECT
iDATA4[0] => oDATA.DATAB
iDATA4[1] => oDATA.DATAB
iDATA4[2] => oDATA.DATAB
iDATA4[3] => oDATA.DATAB
iDATA4[4] => oDATA.DATAB
iDATA4[5] => oDATA.DATAB
iDATA4[6] => oDATA.DATAB
iDATA4[7] => oDATA.DATAB
iSEL5 => oDATA.OUTPUTSELECT
iSEL5 => oDATA.OUTPUTSELECT
iSEL5 => oDATA.OUTPUTSELECT
iSEL5 => oDATA.OUTPUTSELECT
iSEL5 => oDATA.OUTPUTSELECT
iSEL5 => oDATA.OUTPUTSELECT
iSEL5 => oDATA.OUTPUTSELECT
iSEL5 => oDATA.OUTPUTSELECT
iDATA5[0] => oDATA.DATAB
iDATA5[1] => oDATA.DATAB
iDATA5[2] => oDATA.DATAB
iDATA5[3] => oDATA.DATAB
iDATA5[4] => oDATA.DATAB
iDATA5[5] => oDATA.DATAB
iDATA5[6] => oDATA.DATAB
iDATA5[7] => oDATA.DATAB
dData[0] => oDATA.DATAA
dData[1] => oDATA.DATAA
dData[2] => oDATA.DATAA
dData[3] => oDATA.DATAA
dData[4] => oDATA.DATAA
dData[5] => oDATA.DATAA
dData[6] => oDATA.DATAA
dData[7] => oDATA.DATAA


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|VIDHVGEN:hv
PH[0] => LessThan0.IN18
PH[0] => Add0.IN18
PH[1] => LessThan0.IN17
PH[1] => Add0.IN17
PH[2] => LessThan0.IN16
PH[2] => Add0.IN16
PH[3] => LessThan0.IN15
PH[3] => Add0.IN15
PH[4] => LessThan0.IN14
PH[4] => Add0.IN14
PH[5] => LessThan0.IN13
PH[5] => Add0.IN13
PH[6] => LessThan0.IN12
PH[6] => Add0.IN12
PH[7] => LessThan0.IN11
PH[7] => Add0.IN11
PH[8] => LessThan0.IN10
PH[8] => Add0.IN10
PV[0] => Add4.IN10
PV[0] => VPOS[0].DATAIN
PV[0] => BG1VP[0].DATAIN
PV[0] => Equal0.IN8
PV[1] => Add4.IN9
PV[1] => VPOS[1].DATAIN
PV[1] => BG1VP[1].DATAIN
PV[1] => Equal0.IN7
PV[2] => Add4.IN8
PV[2] => VPOS[2].DATAIN
PV[2] => BG1VP[2].DATAIN
PV[2] => Equal0.IN6
PV[3] => Add4.IN7
PV[3] => VPOS[3].DATAIN
PV[3] => BG1VP[3].DATAIN
PV[3] => Equal0.IN5
PV[4] => Add4.IN6
PV[4] => VPOS[4].DATAIN
PV[4] => BG1VP[4].DATAIN
PV[4] => Equal0.IN4
PV[5] => Add4.IN5
PV[5] => VPOS[5].DATAIN
PV[5] => BG1VP[5].DATAIN
PV[5] => Equal0.IN2
PV[6] => Add4.IN4
PV[6] => VPOS[6].DATAIN
PV[6] => BG1VP[6].DATAIN
PV[6] => Equal0.IN1
PV[7] => Add4.IN3
PV[7] => VPOS[7].DATAIN
PV[7] => BG1VP[7].DATAIN
PV[7] => Equal0.IN0
PV[8] => Add4.IN2
PV[8] => VPOS[8].DATAIN
PV[8] => BG1VP[8].DATAIN
PV[8] => Equal0.IN3
scrx[0] => ~NO_FANOUT~
scrx[1] => Add2.IN9
scrx[2] => Add1.IN16
scrx[3] => Add1.IN15
scrx[4] => Add1.IN14
scrx[5] => Add1.IN13
scrx[6] => Add1.IN12
scrx[7] => Add1.IN11
scrx[8] => Add1.IN10
scrx[9] => Add1.IN9
scrx[10] => ~NO_FANOUT~
scrx[11] => ~NO_FANOUT~
scrx[12] => ~NO_FANOUT~
scrx[13] => ~NO_FANOUT~
scrx[14] => ~NO_FANOUT~
scrx[15] => ~NO_FANOUT~
scry[0] => Add4.IN18
scry[1] => Add4.IN17
scry[2] => Add4.IN16
scry[3] => Add4.IN15
scry[4] => Add4.IN14
scry[5] => Add4.IN13
scry[6] => Add4.IN12
scry[7] => Add4.IN11
HPOS[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
HPOS[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
HPOS[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
HPOS[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
HPOS[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
HPOS[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
HPOS[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
HPOS[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
HPOS[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
VPOS[0] <= PV[0].DB_MAX_OUTPUT_PORT_TYPE
VPOS[1] <= PV[1].DB_MAX_OUTPUT_PORT_TYPE
VPOS[2] <= PV[2].DB_MAX_OUTPUT_PORT_TYPE
VPOS[3] <= PV[3].DB_MAX_OUTPUT_PORT_TYPE
VPOS[4] <= PV[4].DB_MAX_OUTPUT_PORT_TYPE
VPOS[5] <= PV[5].DB_MAX_OUTPUT_PORT_TYPE
VPOS[6] <= PV[6].DB_MAX_OUTPUT_PORT_TYPE
VPOS[7] <= PV[7].DB_MAX_OUTPUT_PORT_TYPE
VPOS[8] <= PV[8].DB_MAX_OUTPUT_PORT_TYPE
BG0HP[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
BG0HP[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
BG0HP[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
BG0HP[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
BG0HP[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
BG0HP[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
BG0HP[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
BG0HP[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
BG0HP[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
BG0VP[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
BG0VP[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
BG0VP[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
BG0VP[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
BG0VP[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
BG0VP[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
BG0VP[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
BG0VP[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
BG0VP[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
BG1HP[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
BG1HP[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
BG1HP[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
BG1HP[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
BG1HP[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
BG1HP[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
BG1HP[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
BG1HP[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
BG1HP[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
BG1VP[0] <= PV[0].DB_MAX_OUTPUT_PORT_TYPE
BG1VP[1] <= PV[1].DB_MAX_OUTPUT_PORT_TYPE
BG1VP[2] <= PV[2].DB_MAX_OUTPUT_PORT_TYPE
BG1VP[3] <= PV[3].DB_MAX_OUTPUT_PORT_TYPE
BG1VP[4] <= PV[4].DB_MAX_OUTPUT_PORT_TYPE
BG1VP[5] <= PV[5].DB_MAX_OUTPUT_PORT_TYPE
BG1VP[6] <= PV[6].DB_MAX_OUTPUT_PORT_TYPE
BG1VP[7] <= PV[7].DB_MAX_OUTPUT_PORT_TYPE
BG1VP[8] <= PV[8].DB_MAX_OUTPUT_PORT_TYPE
VBLK <= VBLK.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|SEGASYS1_SPRITE:sprite
VCLKx8 => VCLKx8.IN2
VCLKx4 => ~NO_FANOUT~
VCLK => ~NO_FANOUT~
VCLKx4_EN => phaseHD.OUTPUTSELECT
VCLKx4_EN => phaseHD.OUTPUTSELECT
VCLKx4_EN => phaseHD.OUTPUTSELECT
VCLKx4_EN => phaseHD.OUTPUTSELECT
VCLKx4_EN => phaseHD.OUTPUTSELECT
VCLKx4_EN => phaseHD.OUTPUTSELECT
VCLKx4_EN => phaseHD.OUTPUTSELECT
VCLKx4_EN => phaseHD.OUTPUTSELECT
VCLKx4_EN => phaseHD.OUTPUTSELECT
VCLKx4_EN => phaseHD.OUTPUTSELECT
VCLKx4_EN => phaseHD.OUTPUTSELECT
VCLKx4_EN => phaseHD.OUTPUTSELECT
VCLKx4_EN => phaseHB.OUTPUTSELECT
VCLKx4_EN => phaseHB.OUTPUTSELECT
VCLKx4_EN => phaseHB.OUTPUTSELECT
VCLKx4_EN => hitsprvps.OUTPUTSELECT
VCLKx4_EN => xpos.OUTPUTSELECT
VCLKx4_EN => xpos.OUTPUTSELECT
VCLKx4_EN => xpos.OUTPUTSELECT
VCLKx4_EN => xpos.OUTPUTSELECT
VCLKx4_EN => xpos.OUTPUTSELECT
VCLKx4_EN => xpos.OUTPUTSELECT
VCLKx4_EN => xpos.OUTPUTSELECT
VCLKx4_EN => xpos.OUTPUTSELECT
VCLKx4_EN => xpos.OUTPUTSELECT
VCLKx4_EN => wdat.OUTPUTSELECT
VCLKx4_EN => wdat.OUTPUTSELECT
VCLKx4_EN => wdat.OUTPUTSELECT
VCLKx4_EN => wdat.OUTPUTSELECT
VCLKx4_EN => wdat.OUTPUTSELECT
VCLKx4_EN => wdat.OUTPUTSELECT
VCLKx4_EN => wdat.OUTPUTSELECT
VCLKx4_EN => wdat.OUTPUTSELECT
VCLKx4_EN => wdat.OUTPUTSELECT
VCLKx4_EN => wdat.OUTPUTSELECT
VCLKx4_EN => wdat.OUTPUTSELECT
VCLKx4_EN => sprcoll_ad[8]~reg0.ENA
VCLKx4_EN => sprcoll_ad[7]~reg0.ENA
VCLKx4_EN => sprcoll_ad[6]~reg0.ENA
VCLKx4_EN => sprcoll_ad[5]~reg0.ENA
VCLKx4_EN => sprcoll_ad[4]~reg0.ENA
VCLKx4_EN => sprcoll_ad[3]~reg0.ENA
VCLKx4_EN => sprcoll_ad[2]~reg0.ENA
VCLKx4_EN => sprcoll_ad[1]~reg0.ENA
VCLKx4_EN => sprcoll_ad[0]~reg0.ENA
VCLKx4_EN => sprcoll_ad[9]~reg0.ENA
VCLKx4_EN => prevpix[0].ENA
VCLKx4_EN => prevpix[1].ENA
VCLKx4_EN => prevpix[2].ENA
VCLKx4_EN => prevpix[3].ENA
VCLKx4_EN => prevpix[4].ENA
VCLKx4_EN => prevpix[5].ENA
VCLKx4_EN => prevpix[6].ENA
VCLKx4_EN => prevpix[7].ENA
VCLKx4_EN => prevpix[8].ENA
VCLKx4_EN => nowflip.ENA
VCLKx4_EN => rdat[0].ENA
VCLKx4_EN => rdat[1].ENA
VCLKx4_EN => rdat[2].ENA
VCLKx4_EN => rdat[3].ENA
VCLKx4_EN => rdat[4].ENA
VCLKx4_EN => rdat[5].ENA
VCLKx4_EN => rdat[6].ENA
VCLKx4_EN => rdat[7].ENA
VCLKx4_EN => waitcnt[0].ENA
VCLKx4_EN => waitcnt[1].ENA
VCLKx4_EN => waitcnt[2].ENA
VCLKx4_EN => waitcnt[3].ENA
VCLKx4_EN => hflip.ENA
VCLKx4_EN => srcadrs[0].ENA
VCLKx4_EN => srcadrs[1].ENA
VCLKx4_EN => srcadrs[2].ENA
VCLKx4_EN => srcadrs[3].ENA
VCLKx4_EN => srcadrs[4].ENA
VCLKx4_EN => srcadrs[5].ENA
VCLKx4_EN => srcadrs[6].ENA
VCLKx4_EN => srcadrs[7].ENA
VCLKx4_EN => srcadrs[8].ENA
VCLKx4_EN => srcadrs[9].ENA
VCLKx4_EN => srcadrs[10].ENA
VCLKx4_EN => srcadrs[11].ENA
VCLKx4_EN => srcadrs[12].ENA
VCLKx4_EN => srcadrs[13].ENA
VCLKx4_EN => srcadrs[14].ENA
VCLKx4_EN => srcadrs[15].ENA
VCLKx4_EN => stride[0].ENA
VCLKx4_EN => stride[1].ENA
VCLKx4_EN => stride[2].ENA
VCLKx4_EN => stride[3].ENA
VCLKx4_EN => stride[4].ENA
VCLKx4_EN => stride[5].ENA
VCLKx4_EN => stride[6].ENA
VCLKx4_EN => stride[7].ENA
VCLKx4_EN => stride[8].ENA
VCLKx4_EN => stride[9].ENA
VCLKx4_EN => stride[10].ENA
VCLKx4_EN => stride[11].ENA
VCLKx4_EN => stride[12].ENA
VCLKx4_EN => stride[13].ENA
VCLKx4_EN => stride[14].ENA
VCLKx4_EN => stride[15].ENA
VCLKx4_EN => bank[0].ENA
VCLKx4_EN => bank[1].ENA
VCLKx4_EN => bank[2].ENA
VCLKx4_EN => yofs[0].ENA
VCLKx4_EN => yofs[1].ENA
VCLKx4_EN => yofs[2].ENA
VCLKx4_EN => yofs[3].ENA
VCLKx4_EN => yofs[4].ENA
VCLKx4_EN => yofs[5].ENA
VCLKx4_EN => yofs[6].ENA
VCLKx4_EN => yofs[7].ENA
VCLKx4_EN => hitr[0].ENA
VCLKx4_EN => hitr[1].ENA
VCLKx4_EN => hitr[2].ENA
VCLKx4_EN => hitr[3].ENA
VCLKx4_EN => hitr[4].ENA
VCLKx4_EN => hits[0].ENA
VCLKx4_EN => hits[1].ENA
VCLKx4_EN => hits[2].ENA
VCLKx4_EN => hits[3].ENA
VCLKx4_EN => hits[4].ENA
VCLKx4_EN => spr_ofs[0].ENA
VCLKx4_EN => spr_ofs[1].ENA
VCLKx4_EN => spr_ofs[2].ENA
VCLKx4_EN => spr_num[0].ENA
VCLKx4_EN => spr_num[1].ENA
VCLKx4_EN => spr_num[2].ENA
VCLKx4_EN => spr_num[3].ENA
VCLKx4_EN => spr_num[4].ENA
VCLKx4_EN => spr_num[5].ENA
VCLKx4_EN => svpos[0].ENA
VCLKx4_EN => svpos[1].ENA
VCLKx4_EN => svpos[2].ENA
VCLKx4_EN => svpos[3].ENA
VCLKx4_EN => svpos[4].ENA
VCLKx4_EN => svpos[5].ENA
VCLKx4_EN => svpos[6].ENA
VCLKx4_EN => svpos[7].ENA
VCLKx4_EN => sprcoll~reg0.ENA
VCLKx4_EN => we.ENA
VCLK_EN => rad1[0].ENA
VCLK_EN => rad1[1].ENA
VCLK_EN => rad1[2].ENA
VCLK_EN => rad1[3].ENA
VCLK_EN => rad1[4].ENA
VCLK_EN => rad1[5].ENA
VCLK_EN => rad1[6].ENA
VCLK_EN => rad1[7].ENA
VCLK_EN => rad1[8].ENA
VCLK_EN => rad1[9].ENA
VCLK_EN => sprpx[0]~reg0.ENA
VCLK_EN => sprpx[1]~reg0.ENA
VCLK_EN => sprpx[2]~reg0.ENA
VCLK_EN => sprpx[3]~reg0.ENA
VCLK_EN => sprpx[4]~reg0.ENA
VCLK_EN => sprpx[5]~reg0.ENA
VCLK_EN => sprpx[6]~reg0.ENA
VCLK_EN => sprpx[7]~reg0.ENA
VCLK_EN => sprpx[8]~reg0.ENA
VCLK_EN => sprpx[9]~reg0.ENA
VCLK_EN => sprpx[10]~reg0.ENA
PH[0] => rad0[0].DATAIN
PH[1] => rad0[1].DATAIN
PH[2] => rad0[2].DATAIN
PH[3] => rad0[3].DATAIN
PH[4] => rad0[4].DATAIN
PH[5] => rad0[5].DATAIN
PH[6] => rad0[6].DATAIN
PH[7] => rad0[7].DATAIN
PH[8] => phaseHD.OUTPUTSELECT
PH[8] => phaseHD.OUTPUTSELECT
PH[8] => phaseHD.OUTPUTSELECT
PH[8] => phaseHD.OUTPUTSELECT
PH[8] => phaseHD.OUTPUTSELECT
PH[8] => phaseHD.OUTPUTSELECT
PH[8] => phaseHD.OUTPUTSELECT
PH[8] => phaseHD.OUTPUTSELECT
PH[8] => phaseHD.OUTPUTSELECT
PH[8] => phaseHD.OUTPUTSELECT
PH[8] => phaseHD.OUTPUTSELECT
PH[8] => phaseHD.OUTPUTSELECT
PH[8] => we.OUTPUTSELECT
PH[8] => sprcoll.OUTPUTSELECT
PH[8] => svpos.OUTPUTSELECT
PH[8] => svpos.OUTPUTSELECT
PH[8] => svpos.OUTPUTSELECT
PH[8] => svpos.OUTPUTSELECT
PH[8] => svpos.OUTPUTSELECT
PH[8] => svpos.OUTPUTSELECT
PH[8] => svpos.OUTPUTSELECT
PH[8] => svpos.OUTPUTSELECT
PH[8] => spr_num.OUTPUTSELECT
PH[8] => spr_num.OUTPUTSELECT
PH[8] => spr_num.OUTPUTSELECT
PH[8] => spr_num.OUTPUTSELECT
PH[8] => spr_num.OUTPUTSELECT
PH[8] => spr_num.OUTPUTSELECT
PH[8] => spr_ofs.OUTPUTSELECT
PH[8] => spr_ofs.OUTPUTSELECT
PH[8] => spr_ofs.OUTPUTSELECT
PH[8] => hits.OUTPUTSELECT
PH[8] => hits.OUTPUTSELECT
PH[8] => hits.OUTPUTSELECT
PH[8] => hits.OUTPUTSELECT
PH[8] => hits.OUTPUTSELECT
PH[8] => phaseHB.OUTPUTSELECT
PH[8] => phaseHB.OUTPUTSELECT
PH[8] => phaseHB.OUTPUTSELECT
PH[8] => hitsprvps.OUTPUTSELECT
PH[8] => hitr.OUTPUTSELECT
PH[8] => hitr.OUTPUTSELECT
PH[8] => hitr.OUTPUTSELECT
PH[8] => hitr.OUTPUTSELECT
PH[8] => hitr.OUTPUTSELECT
PH[8] => yofs.OUTPUTSELECT
PH[8] => yofs.OUTPUTSELECT
PH[8] => yofs.OUTPUTSELECT
PH[8] => yofs.OUTPUTSELECT
PH[8] => yofs.OUTPUTSELECT
PH[8] => yofs.OUTPUTSELECT
PH[8] => yofs.OUTPUTSELECT
PH[8] => yofs.OUTPUTSELECT
PH[8] => xpos.OUTPUTSELECT
PH[8] => xpos.OUTPUTSELECT
PH[8] => xpos.OUTPUTSELECT
PH[8] => xpos.OUTPUTSELECT
PH[8] => xpos.OUTPUTSELECT
PH[8] => xpos.OUTPUTSELECT
PH[8] => xpos.OUTPUTSELECT
PH[8] => xpos.OUTPUTSELECT
PH[8] => xpos.OUTPUTSELECT
PH[8] => bank.OUTPUTSELECT
PH[8] => bank.OUTPUTSELECT
PH[8] => bank.OUTPUTSELECT
PH[8] => stride.OUTPUTSELECT
PH[8] => stride.OUTPUTSELECT
PH[8] => stride.OUTPUTSELECT
PH[8] => stride.OUTPUTSELECT
PH[8] => stride.OUTPUTSELECT
PH[8] => stride.OUTPUTSELECT
PH[8] => stride.OUTPUTSELECT
PH[8] => stride.OUTPUTSELECT
PH[8] => stride.OUTPUTSELECT
PH[8] => stride.OUTPUTSELECT
PH[8] => stride.OUTPUTSELECT
PH[8] => stride.OUTPUTSELECT
PH[8] => stride.OUTPUTSELECT
PH[8] => stride.OUTPUTSELECT
PH[8] => stride.OUTPUTSELECT
PH[8] => stride.OUTPUTSELECT
PH[8] => srcadrs.OUTPUTSELECT
PH[8] => srcadrs.OUTPUTSELECT
PH[8] => srcadrs.OUTPUTSELECT
PH[8] => srcadrs.OUTPUTSELECT
PH[8] => srcadrs.OUTPUTSELECT
PH[8] => srcadrs.OUTPUTSELECT
PH[8] => srcadrs.OUTPUTSELECT
PH[8] => srcadrs.OUTPUTSELECT
PH[8] => srcadrs.OUTPUTSELECT
PH[8] => srcadrs.OUTPUTSELECT
PH[8] => srcadrs.OUTPUTSELECT
PH[8] => srcadrs.OUTPUTSELECT
PH[8] => srcadrs.OUTPUTSELECT
PH[8] => srcadrs.OUTPUTSELECT
PH[8] => srcadrs.OUTPUTSELECT
PH[8] => srcadrs.OUTPUTSELECT
PH[8] => hflip.OUTPUTSELECT
PH[8] => waitcnt.OUTPUTSELECT
PH[8] => waitcnt.OUTPUTSELECT
PH[8] => waitcnt.OUTPUTSELECT
PH[8] => waitcnt.OUTPUTSELECT
PH[8] => rdat.OUTPUTSELECT
PH[8] => rdat.OUTPUTSELECT
PH[8] => rdat.OUTPUTSELECT
PH[8] => rdat.OUTPUTSELECT
PH[8] => rdat.OUTPUTSELECT
PH[8] => rdat.OUTPUTSELECT
PH[8] => rdat.OUTPUTSELECT
PH[8] => rdat.OUTPUTSELECT
PH[8] => nowflip.OUTPUTSELECT
PH[8] => prevpix.OUTPUTSELECT
PH[8] => prevpix.OUTPUTSELECT
PH[8] => prevpix.OUTPUTSELECT
PH[8] => prevpix.OUTPUTSELECT
PH[8] => prevpix.OUTPUTSELECT
PH[8] => prevpix.OUTPUTSELECT
PH[8] => prevpix.OUTPUTSELECT
PH[8] => prevpix.OUTPUTSELECT
PH[8] => prevpix.OUTPUTSELECT
PH[8] => wdat.OUTPUTSELECT
PH[8] => wdat.OUTPUTSELECT
PH[8] => wdat.OUTPUTSELECT
PH[8] => wdat.OUTPUTSELECT
PH[8] => wdat.OUTPUTSELECT
PH[8] => wdat.OUTPUTSELECT
PH[8] => wdat.OUTPUTSELECT
PH[8] => wdat.OUTPUTSELECT
PH[8] => wdat.OUTPUTSELECT
PH[8] => wdat.OUTPUTSELECT
PH[8] => wdat.OUTPUTSELECT
PH[8] => sprcoll_ad.OUTPUTSELECT
PH[8] => sprcoll_ad.OUTPUTSELECT
PH[8] => sprcoll_ad.OUTPUTSELECT
PH[8] => sprcoll_ad.OUTPUTSELECT
PH[8] => sprcoll_ad.OUTPUTSELECT
PH[8] => sprcoll_ad.OUTPUTSELECT
PH[8] => sprcoll_ad.OUTPUTSELECT
PH[8] => sprcoll_ad.OUTPUTSELECT
PH[8] => sprcoll_ad.OUTPUTSELECT
PH[8] => sprcoll_ad.OUTPUTSELECT
PH[8] => rad0[8].DATAIN
PV[0] => rad0[9].DATAIN
PV[0] => Add1.IN18
PV[0] => _.IN1
PV[1] => Add1.IN17
PV[2] => Add1.IN16
PV[3] => Add1.IN15
PV[4] => Add1.IN14
PV[5] => Add1.IN13
PV[6] => Add1.IN12
PV[7] => Add1.IN11
PV[8] => Add1.IN10
sprad[0] <= spr_ofs[0].DB_MAX_OUTPUT_PORT_TYPE
sprad[1] <= spr_ofs[1].DB_MAX_OUTPUT_PORT_TYPE
sprad[2] <= spr_ofs[2].DB_MAX_OUTPUT_PORT_TYPE
sprad[3] <= spr_num[0].DB_MAX_OUTPUT_PORT_TYPE
sprad[4] <= spr_num[1].DB_MAX_OUTPUT_PORT_TYPE
sprad[5] <= spr_num[2].DB_MAX_OUTPUT_PORT_TYPE
sprad[6] <= spr_num[3].DB_MAX_OUTPUT_PORT_TYPE
sprad[7] <= spr_num[4].DB_MAX_OUTPUT_PORT_TYPE
sprad[8] <= spr_num[5].DB_MAX_OUTPUT_PORT_TYPE
sprad[9] <= <GND>
sprdt[0] => Add0.IN32
sprdt[0] => LessThan0.IN8
sprdt[0] => stride.DATAB
sprdt[0] => Equal2.IN7
sprdt[0] => Add2.IN8
sprdt[1] => Add0.IN31
sprdt[1] => LessThan0.IN7
sprdt[1] => Selector71.IN3
sprdt[1] => stride.DATAB
sprdt[1] => Equal2.IN6
sprdt[1] => Add2.IN7
sprdt[2] => Add0.IN30
sprdt[2] => LessThan0.IN6
sprdt[2] => Add6.IN14
sprdt[2] => stride.DATAB
sprdt[2] => Equal2.IN5
sprdt[2] => Add2.IN6
sprdt[3] => Add0.IN29
sprdt[3] => LessThan0.IN5
sprdt[3] => Add6.IN13
sprdt[3] => stride.DATAB
sprdt[3] => Equal2.IN4
sprdt[3] => Add2.IN5
sprdt[4] => Add0.IN28
sprdt[4] => LessThan0.IN4
sprdt[4] => Add6.IN12
sprdt[4] => stride.DATAB
sprdt[4] => Equal2.IN3
sprdt[4] => Add2.IN4
sprdt[5] => Add0.IN27
sprdt[5] => LessThan0.IN3
sprdt[5] => Add6.IN11
sprdt[5] => stride.DATAB
sprdt[5] => Equal2.IN2
sprdt[5] => Add2.IN3
sprdt[6] => Add0.IN26
sprdt[6] => LessThan0.IN2
sprdt[6] => Add6.IN10
sprdt[6] => stride.DATAB
sprdt[6] => Equal2.IN1
sprdt[6] => Add2.IN2
sprdt[7] => Add0.IN25
sprdt[7] => LessThan0.IN1
sprdt[7] => Add6.IN9
sprdt[7] => stride.DATAB
sprdt[7] => Equal2.IN0
sprdt[7] => Add2.IN1
sprdt[8] => Add0.IN24
sprdt[8] => LessThan1.IN8
sprdt[8] => Add6.IN8
sprdt[8] => stride.DATAB
sprdt[9] => Add0.IN23
sprdt[9] => LessThan1.IN7
sprdt[9] => stride.DATAB
sprdt[10] => Add0.IN22
sprdt[10] => LessThan1.IN6
sprdt[10] => stride.DATAB
sprdt[11] => Add0.IN21
sprdt[11] => LessThan1.IN5
sprdt[11] => stride.DATAB
sprdt[12] => Add0.IN20
sprdt[12] => LessThan1.IN4
sprdt[12] => stride.DATAB
sprdt[13] => Add0.IN19
sprdt[13] => LessThan1.IN3
sprdt[13] => bank.DATAB
sprdt[13] => stride.DATAB
sprdt[14] => Add0.IN18
sprdt[14] => LessThan1.IN2
sprdt[14] => bank.DATAB
sprdt[14] => stride.DATAB
sprdt[15] => Add0.IN17
sprdt[15] => LessThan1.IN1
sprdt[15] => bank.DATAB
sprdt[15] => stride.DATAB
sprchad[0] <= srcadrs[0].DB_MAX_OUTPUT_PORT_TYPE
sprchad[1] <= srcadrs[1].DB_MAX_OUTPUT_PORT_TYPE
sprchad[2] <= srcadrs[2].DB_MAX_OUTPUT_PORT_TYPE
sprchad[3] <= srcadrs[3].DB_MAX_OUTPUT_PORT_TYPE
sprchad[4] <= srcadrs[4].DB_MAX_OUTPUT_PORT_TYPE
sprchad[5] <= srcadrs[5].DB_MAX_OUTPUT_PORT_TYPE
sprchad[6] <= srcadrs[6].DB_MAX_OUTPUT_PORT_TYPE
sprchad[7] <= srcadrs[7].DB_MAX_OUTPUT_PORT_TYPE
sprchad[8] <= srcadrs[8].DB_MAX_OUTPUT_PORT_TYPE
sprchad[9] <= srcadrs[9].DB_MAX_OUTPUT_PORT_TYPE
sprchad[10] <= srcadrs[10].DB_MAX_OUTPUT_PORT_TYPE
sprchad[11] <= srcadrs[11].DB_MAX_OUTPUT_PORT_TYPE
sprchad[12] <= srcadrs[12].DB_MAX_OUTPUT_PORT_TYPE
sprchad[13] <= srcadrs[13].DB_MAX_OUTPUT_PORT_TYPE
sprchad[14] <= srcadrs[14].DB_MAX_OUTPUT_PORT_TYPE
sprchad[15] <= bank[0].DB_MAX_OUTPUT_PORT_TYPE
sprchad[16] <= bank[1].DB_MAX_OUTPUT_PORT_TYPE
sprchad[17] <= bank[2].DB_MAX_OUTPUT_PORT_TYPE
sprchdt[0] => rdat.DATAB
sprchdt[1] => rdat.DATAB
sprchdt[2] => rdat.DATAB
sprchdt[3] => rdat.DATAB
sprchdt[4] => rdat.DATAB
sprchdt[5] => rdat.DATAB
sprchdt[6] => rdat.DATAB
sprchdt[7] => rdat.DATAB
sprcoll <= sprcoll~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprcoll_ad[0] <= sprcoll_ad[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprcoll_ad[1] <= sprcoll_ad[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprcoll_ad[2] <= sprcoll_ad[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprcoll_ad[3] <= sprcoll_ad[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprcoll_ad[4] <= sprcoll_ad[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprcoll_ad[5] <= sprcoll_ad[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprcoll_ad[6] <= sprcoll_ad[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprcoll_ad[7] <= sprcoll_ad[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprcoll_ad[8] <= sprcoll_ad[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprcoll_ad[9] <= sprcoll_ad[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprpx[0] <= sprpx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprpx[1] <= sprpx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprpx[2] <= sprpx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprpx[3] <= sprpx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprpx[4] <= sprpx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprpx[5] <= sprpx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprpx[6] <= sprpx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprpx[7] <= sprpx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprpx[8] <= sprpx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprpx[9] <= sprpx[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprpx[10] <= sprpx[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|SEGASYS1_SPRITE:sprite|LineBuf:lbuf
clkr => clkr.IN1
radr[0] => radr[0].IN1
radr[1] => radr[1].IN1
radr[2] => radr[2].IN1
radr[3] => radr[3].IN1
radr[4] => radr[4].IN1
radr[5] => radr[5].IN1
radr[6] => radr[6].IN1
radr[7] => radr[7].IN1
radr[8] => radr[8].IN1
radr[9] => radr[9].IN1
clre => clre.IN1
rdat[0] <= DPRAM1024_11B:core.port8
rdat[1] <= DPRAM1024_11B:core.port8
rdat[2] <= DPRAM1024_11B:core.port8
rdat[3] <= DPRAM1024_11B:core.port8
rdat[4] <= DPRAM1024_11B:core.port8
rdat[5] <= DPRAM1024_11B:core.port8
rdat[6] <= DPRAM1024_11B:core.port8
rdat[7] <= DPRAM1024_11B:core.port8
rdat[8] <= DPRAM1024_11B:core.port8
rdat[9] <= DPRAM1024_11B:core.port8
rdat[10] <= DPRAM1024_11B:core.port8
clkw => clkw.IN1
wadr[0] => wadr[0].IN1
wadr[1] => wadr[1].IN1
wadr[2] => wadr[2].IN1
wadr[3] => wadr[3].IN1
wadr[4] => wadr[4].IN1
wadr[5] => wadr[5].IN1
wadr[6] => wadr[6].IN1
wadr[7] => wadr[7].IN1
wadr[8] => wadr[8].IN1
wadr[9] => wadr[9].IN1
wdat[0] => wdat[0].IN1
wdat[1] => wdat[1].IN1
wdat[2] => wdat[2].IN1
wdat[3] => wdat[3].IN1
wdat[4] => wdat[4].IN1
wdat[5] => wdat[5].IN1
wdat[6] => wdat[6].IN1
wdat[7] => wdat[7].IN1
wdat[8] => wdat[8].IN1
wdat[9] => wdat[9].IN1
wdat[10] => wdat[10].IN1
we => we.IN1
rdat1[0] <= DPRAM1024_11B:core.port9
rdat1[1] <= DPRAM1024_11B:core.port9
rdat1[2] <= DPRAM1024_11B:core.port9
rdat1[3] <= DPRAM1024_11B:core.port9
rdat1[4] <= DPRAM1024_11B:core.port9
rdat1[5] <= DPRAM1024_11B:core.port9
rdat1[6] <= DPRAM1024_11B:core.port9
rdat1[7] <= DPRAM1024_11B:core.port9
rdat1[8] <= DPRAM1024_11B:core.port9
rdat1[9] <= DPRAM1024_11B:core.port9
rdat1[10] <= DPRAM1024_11B:core.port9


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|SEGASYS1_SPRITE:sprite|LineBuf:lbuf|DPRAM1024_11B:core
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|SEGASYS1_SPRITE:sprite|LineBuf:lbuf|DPRAM1024_11B:core|altsyncram:altsyncram_component
wren_a => altsyncram_i6c2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_i6c2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i6c2:auto_generated.data_a[0]
data_a[1] => altsyncram_i6c2:auto_generated.data_a[1]
data_a[2] => altsyncram_i6c2:auto_generated.data_a[2]
data_a[3] => altsyncram_i6c2:auto_generated.data_a[3]
data_a[4] => altsyncram_i6c2:auto_generated.data_a[4]
data_a[5] => altsyncram_i6c2:auto_generated.data_a[5]
data_a[6] => altsyncram_i6c2:auto_generated.data_a[6]
data_a[7] => altsyncram_i6c2:auto_generated.data_a[7]
data_a[8] => altsyncram_i6c2:auto_generated.data_a[8]
data_a[9] => altsyncram_i6c2:auto_generated.data_a[9]
data_a[10] => altsyncram_i6c2:auto_generated.data_a[10]
data_a[11] => altsyncram_i6c2:auto_generated.data_a[11]
data_a[12] => altsyncram_i6c2:auto_generated.data_a[12]
data_a[13] => altsyncram_i6c2:auto_generated.data_a[13]
data_a[14] => altsyncram_i6c2:auto_generated.data_a[14]
data_a[15] => altsyncram_i6c2:auto_generated.data_a[15]
data_b[0] => altsyncram_i6c2:auto_generated.data_b[0]
data_b[1] => altsyncram_i6c2:auto_generated.data_b[1]
data_b[2] => altsyncram_i6c2:auto_generated.data_b[2]
data_b[3] => altsyncram_i6c2:auto_generated.data_b[3]
data_b[4] => altsyncram_i6c2:auto_generated.data_b[4]
data_b[5] => altsyncram_i6c2:auto_generated.data_b[5]
data_b[6] => altsyncram_i6c2:auto_generated.data_b[6]
data_b[7] => altsyncram_i6c2:auto_generated.data_b[7]
data_b[8] => altsyncram_i6c2:auto_generated.data_b[8]
data_b[9] => altsyncram_i6c2:auto_generated.data_b[9]
data_b[10] => altsyncram_i6c2:auto_generated.data_b[10]
data_b[11] => altsyncram_i6c2:auto_generated.data_b[11]
data_b[12] => altsyncram_i6c2:auto_generated.data_b[12]
data_b[13] => altsyncram_i6c2:auto_generated.data_b[13]
data_b[14] => altsyncram_i6c2:auto_generated.data_b[14]
data_b[15] => altsyncram_i6c2:auto_generated.data_b[15]
address_a[0] => altsyncram_i6c2:auto_generated.address_a[0]
address_a[1] => altsyncram_i6c2:auto_generated.address_a[1]
address_a[2] => altsyncram_i6c2:auto_generated.address_a[2]
address_a[3] => altsyncram_i6c2:auto_generated.address_a[3]
address_a[4] => altsyncram_i6c2:auto_generated.address_a[4]
address_a[5] => altsyncram_i6c2:auto_generated.address_a[5]
address_a[6] => altsyncram_i6c2:auto_generated.address_a[6]
address_a[7] => altsyncram_i6c2:auto_generated.address_a[7]
address_a[8] => altsyncram_i6c2:auto_generated.address_a[8]
address_a[9] => altsyncram_i6c2:auto_generated.address_a[9]
address_b[0] => altsyncram_i6c2:auto_generated.address_b[0]
address_b[1] => altsyncram_i6c2:auto_generated.address_b[1]
address_b[2] => altsyncram_i6c2:auto_generated.address_b[2]
address_b[3] => altsyncram_i6c2:auto_generated.address_b[3]
address_b[4] => altsyncram_i6c2:auto_generated.address_b[4]
address_b[5] => altsyncram_i6c2:auto_generated.address_b[5]
address_b[6] => altsyncram_i6c2:auto_generated.address_b[6]
address_b[7] => altsyncram_i6c2:auto_generated.address_b[7]
address_b[8] => altsyncram_i6c2:auto_generated.address_b[8]
address_b[9] => altsyncram_i6c2:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i6c2:auto_generated.clock0
clock1 => altsyncram_i6c2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i6c2:auto_generated.q_a[0]
q_a[1] <= altsyncram_i6c2:auto_generated.q_a[1]
q_a[2] <= altsyncram_i6c2:auto_generated.q_a[2]
q_a[3] <= altsyncram_i6c2:auto_generated.q_a[3]
q_a[4] <= altsyncram_i6c2:auto_generated.q_a[4]
q_a[5] <= altsyncram_i6c2:auto_generated.q_a[5]
q_a[6] <= altsyncram_i6c2:auto_generated.q_a[6]
q_a[7] <= altsyncram_i6c2:auto_generated.q_a[7]
q_a[8] <= altsyncram_i6c2:auto_generated.q_a[8]
q_a[9] <= altsyncram_i6c2:auto_generated.q_a[9]
q_a[10] <= altsyncram_i6c2:auto_generated.q_a[10]
q_a[11] <= altsyncram_i6c2:auto_generated.q_a[11]
q_a[12] <= altsyncram_i6c2:auto_generated.q_a[12]
q_a[13] <= altsyncram_i6c2:auto_generated.q_a[13]
q_a[14] <= altsyncram_i6c2:auto_generated.q_a[14]
q_a[15] <= altsyncram_i6c2:auto_generated.q_a[15]
q_b[0] <= altsyncram_i6c2:auto_generated.q_b[0]
q_b[1] <= altsyncram_i6c2:auto_generated.q_b[1]
q_b[2] <= altsyncram_i6c2:auto_generated.q_b[2]
q_b[3] <= altsyncram_i6c2:auto_generated.q_b[3]
q_b[4] <= altsyncram_i6c2:auto_generated.q_b[4]
q_b[5] <= altsyncram_i6c2:auto_generated.q_b[5]
q_b[6] <= altsyncram_i6c2:auto_generated.q_b[6]
q_b[7] <= altsyncram_i6c2:auto_generated.q_b[7]
q_b[8] <= altsyncram_i6c2:auto_generated.q_b[8]
q_b[9] <= altsyncram_i6c2:auto_generated.q_b[9]
q_b[10] <= altsyncram_i6c2:auto_generated.q_b[10]
q_b[11] <= altsyncram_i6c2:auto_generated.q_b[11]
q_b[12] <= altsyncram_i6c2:auto_generated.q_b[12]
q_b[13] <= altsyncram_i6c2:auto_generated.q_b[13]
q_b[14] <= altsyncram_i6c2:auto_generated.q_b[14]
q_b[15] <= altsyncram_i6c2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|SEGASYS1_SPRITE:sprite|LineBuf:lbuf|DPRAM1024_11B:core|altsyncram:altsyncram_component|altsyncram_i6c2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|BGGEN:bg0
CLK => BG_COL[0].CLK
CLK => BG_COL[1].CLK
CLK => BG_COL[2].CLK
CLK => BG_COL[3].CLK
CLK => BG_COL[4].CLK
CLK => BG_COL[5].CLK
CLK => BG_COL[6].CLK
CLK => BG_COL[7].CLK
CLK => BG_COL1[0].CLK
CLK => BG_COL1[1].CLK
CLK => BG_COL1[2].CLK
CLK => BG_COL1[3].CLK
CLK => BG_COL1[4].CLK
CLK => BG_COL1[5].CLK
CLK => BG_COL1[6].CLK
CLK => BG_COL1[7].CLK
CLK => BGREG[0].CLK
CLK => BGREG[1].CLK
CLK => BGREG[2].CLK
CLK => BGREG[3].CLK
CLK => BGREG[4].CLK
CLK => BGREG[5].CLK
CLK => BGREG[6].CLK
CLK => BGREG[7].CLK
CLK => BGREG[8].CLK
CLK => BGREG[9].CLK
CLK => BGREG[10].CLK
CLK => BGREG[11].CLK
CLK => BGREG[12].CLK
CLK => BGREG[13].CLK
CLK => BGREG[14].CLK
CLK => BGREG[15].CLK
CLK => BGREG[16].CLK
CLK => BGREG[17].CLK
CLK => BGREG[18].CLK
CLK => BGREG[19].CLK
CLK => BGREG[20].CLK
CLK => BGREG[21].CLK
CLK => BGREG[22].CLK
CLK => BGREG[23].CLK
CLK => BGREG[24].CLK
CLK => BGREG[25].CLK
CLK => BGREG[26].CLK
CLK => BGREG[27].CLK
CLK => BGREG[28].CLK
CLK => BGREG[29].CLK
CLK => BGREG[30].CLK
CLK => BGREG[31].CLK
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BG_COL.OUTPUTSELECT
VCLK_EN => BG_COL.OUTPUTSELECT
VCLK_EN => BG_COL.OUTPUTSELECT
VCLK_EN => BG_COL.OUTPUTSELECT
VCLK_EN => BG_COL.OUTPUTSELECT
VCLK_EN => BG_COL.OUTPUTSELECT
VCLK_EN => BG_COL.OUTPUTSELECT
VCLK_EN => BG_COL.OUTPUTSELECT
VCLK_EN => BG_COL1[0].ENA
VCLK_EN => BG_COL1[1].ENA
VCLK_EN => BG_COL1[2].ENA
VCLK_EN => BG_COL1[3].ENA
VCLK_EN => BG_COL1[4].ENA
VCLK_EN => BG_COL1[5].ENA
VCLK_EN => BG_COL1[6].ENA
VCLK_EN => BG_COL1[7].ENA
VCLK_EN => BGREG[23].ENA
HP[0] => Equal0.IN31
HP[0] => Equal1.IN31
HP[1] => Equal0.IN30
HP[1] => Equal1.IN30
HP[2] => Equal0.IN29
HP[2] => Equal1.IN29
HP[3] => VRAMAD[0].DATAIN
HP[4] => VRAMAD[1].DATAIN
HP[5] => VRAMAD[2].DATAIN
HP[6] => VRAMAD[3].DATAIN
HP[7] => VRAMAD[4].DATAIN
HP[8] => ~NO_FANOUT~
VP[0] => TILEAD[0].DATAIN
VP[1] => TILEAD[1].DATAIN
VP[2] => TILEAD[2].DATAIN
VP[3] => VRAMAD[5].DATAIN
VP[4] => VRAMAD[6].DATAIN
VP[5] => VRAMAD[7].DATAIN
VP[6] => VRAMAD[8].DATAIN
VP[7] => VRAMAD[9].DATAIN
VP[8] => ~NO_FANOUT~
VRAMAD[0] <= HP[3].DB_MAX_OUTPUT_PORT_TYPE
VRAMAD[1] <= HP[4].DB_MAX_OUTPUT_PORT_TYPE
VRAMAD[2] <= HP[5].DB_MAX_OUTPUT_PORT_TYPE
VRAMAD[3] <= HP[6].DB_MAX_OUTPUT_PORT_TYPE
VRAMAD[4] <= HP[7].DB_MAX_OUTPUT_PORT_TYPE
VRAMAD[5] <= VP[3].DB_MAX_OUTPUT_PORT_TYPE
VRAMAD[6] <= VP[4].DB_MAX_OUTPUT_PORT_TYPE
VRAMAD[7] <= VP[5].DB_MAX_OUTPUT_PORT_TYPE
VRAMAD[8] <= VP[6].DB_MAX_OUTPUT_PORT_TYPE
VRAMAD[9] <= VP[7].DB_MAX_OUTPUT_PORT_TYPE
VRAMDT[0] => TILEAD[3].DATAIN
VRAMDT[1] => TILEAD[4].DATAIN
VRAMDT[2] => TILEAD[5].DATAIN
VRAMDT[3] => TILEAD[6].DATAIN
VRAMDT[4] => TILEAD[7].DATAIN
VRAMDT[5] => BG_COL1.DATAB
VRAMDT[5] => TILEAD[8].DATAIN
VRAMDT[6] => BG_COL1.DATAB
VRAMDT[6] => TILEAD[9].DATAIN
VRAMDT[7] => BG_COL1.DATAB
VRAMDT[7] => TILEAD[10].DATAIN
VRAMDT[8] => BG_COL1.DATAB
VRAMDT[8] => TILEAD[11].DATAIN
VRAMDT[9] => BG_COL1.DATAB
VRAMDT[9] => TILEAD[12].DATAIN
VRAMDT[10] => BG_COL1.DATAB
VRAMDT[10] => TILEAD[13].DATAIN
VRAMDT[11] => BG_COL1.DATAB
VRAMDT[12] => BG_COL1.DATAB
VRAMDT[13] => ~NO_FANOUT~
VRAMDT[14] => ~NO_FANOUT~
VRAMDT[15] => ~NO_FANOUT~
TILEAD[0] <= VP[0].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[1] <= VP[1].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[2] <= VP[2].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[3] <= VRAMDT[0].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[4] <= VRAMDT[1].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[5] <= VRAMDT[2].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[6] <= VRAMDT[3].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[7] <= VRAMDT[4].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[8] <= VRAMDT[5].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[9] <= VRAMDT[6].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[10] <= VRAMDT[7].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[11] <= VRAMDT[8].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[12] <= VRAMDT[9].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[13] <= VRAMDT[10].DB_MAX_OUTPUT_PORT_TYPE
TILEDT[0] => TILEDT[0].IN1
TILEDT[1] => TILEDT[1].IN1
TILEDT[2] => TILEDT[2].IN1
TILEDT[3] => TILEDT[3].IN1
TILEDT[4] => TILEDT[4].IN1
TILEDT[5] => TILEDT[5].IN1
TILEDT[6] => TILEDT[6].IN1
TILEDT[7] => TILEDT[7].IN1
TILEDT[8] => TILEDT[8].IN1
TILEDT[9] => TILEDT[9].IN1
TILEDT[10] => TILEDT[10].IN1
TILEDT[11] => TILEDT[11].IN1
TILEDT[12] => TILEDT[12].IN1
TILEDT[13] => TILEDT[13].IN1
TILEDT[14] => TILEDT[14].IN1
TILEDT[15] => TILEDT[15].IN1
TILEDT[16] => TILEDT[16].IN1
TILEDT[17] => TILEDT[17].IN1
TILEDT[18] => TILEDT[18].IN1
TILEDT[19] => TILEDT[19].IN1
TILEDT[20] => TILEDT[20].IN1
TILEDT[21] => TILEDT[21].IN1
TILEDT[22] => TILEDT[22].IN1
TILEDT[23] => TILEDT[23].IN1
OPIX[0] <= BGREG[23].DB_MAX_OUTPUT_PORT_TYPE
OPIX[1] <= BGCD[15].DB_MAX_OUTPUT_PORT_TYPE
OPIX[2] <= BGCD[7].DB_MAX_OUTPUT_PORT_TYPE
OPIX[3] <= BGPN[0].DB_MAX_OUTPUT_PORT_TYPE
OPIX[4] <= BGPN[1].DB_MAX_OUTPUT_PORT_TYPE
OPIX[5] <= BGPN[2].DB_MAX_OUTPUT_PORT_TYPE
OPIX[6] <= BGPN[3].DB_MAX_OUTPUT_PORT_TYPE
OPIX[7] <= BGPN[4].DB_MAX_OUTPUT_PORT_TYPE
OPIX[8] <= BGPN[5].DB_MAX_OUTPUT_PORT_TYPE
OPIX[9] <= BGPN[6].DB_MAX_OUTPUT_PORT_TYPE
OPIX[10] <= BGPN[7].DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|BGGEN:bg0|dataselector1_32:pixsft
oDATA[0] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[12] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[13] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[14] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[15] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[16] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[17] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[18] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[19] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[20] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[21] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[22] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[23] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[24] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[25] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[26] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[27] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[28] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[29] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[30] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[31] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iDATA0[0] => oDATA.DATAB
iDATA0[1] => oDATA.DATAB
iDATA0[2] => oDATA.DATAB
iDATA0[3] => oDATA.DATAB
iDATA0[4] => oDATA.DATAB
iDATA0[5] => oDATA.DATAB
iDATA0[6] => oDATA.DATAB
iDATA0[7] => oDATA.DATAB
iDATA0[8] => oDATA.DATAB
iDATA0[9] => oDATA.DATAB
iDATA0[10] => oDATA.DATAB
iDATA0[11] => oDATA.DATAB
iDATA0[12] => oDATA.DATAB
iDATA0[13] => oDATA.DATAB
iDATA0[14] => oDATA.DATAB
iDATA0[15] => oDATA.DATAB
iDATA0[16] => oDATA.DATAB
iDATA0[17] => oDATA.DATAB
iDATA0[18] => oDATA.DATAB
iDATA0[19] => oDATA.DATAB
iDATA0[20] => oDATA.DATAB
iDATA0[21] => oDATA.DATAB
iDATA0[22] => oDATA.DATAB
iDATA0[23] => oDATA.DATAB
iDATA0[24] => oDATA.DATAB
iDATA0[25] => oDATA.DATAB
iDATA0[26] => oDATA.DATAB
iDATA0[27] => oDATA.DATAB
iDATA0[28] => oDATA.DATAB
iDATA0[29] => oDATA.DATAB
iDATA0[30] => oDATA.DATAB
iDATA0[31] => oDATA.DATAB
dData[0] => oDATA.DATAA
dData[1] => oDATA.DATAA
dData[2] => oDATA.DATAA
dData[3] => oDATA.DATAA
dData[4] => oDATA.DATAA
dData[5] => oDATA.DATAA
dData[6] => oDATA.DATAA
dData[7] => oDATA.DATAA
dData[8] => oDATA.DATAA
dData[9] => oDATA.DATAA
dData[10] => oDATA.DATAA
dData[11] => oDATA.DATAA
dData[12] => oDATA.DATAA
dData[13] => oDATA.DATAA
dData[14] => oDATA.DATAA
dData[15] => oDATA.DATAA
dData[16] => oDATA.DATAA
dData[17] => oDATA.DATAA
dData[18] => oDATA.DATAA
dData[19] => oDATA.DATAA
dData[20] => oDATA.DATAA
dData[21] => oDATA.DATAA
dData[22] => oDATA.DATAA
dData[23] => oDATA.DATAA
dData[24] => oDATA.DATAA
dData[25] => oDATA.DATAA
dData[26] => oDATA.DATAA
dData[27] => oDATA.DATAA
dData[28] => oDATA.DATAA
dData[29] => oDATA.DATAA
dData[30] => oDATA.DATAA
dData[31] => oDATA.DATAA


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|BGGEN:bg1
CLK => BG_COL[0].CLK
CLK => BG_COL[1].CLK
CLK => BG_COL[2].CLK
CLK => BG_COL[3].CLK
CLK => BG_COL[4].CLK
CLK => BG_COL[5].CLK
CLK => BG_COL[6].CLK
CLK => BG_COL[7].CLK
CLK => BG_COL1[0].CLK
CLK => BG_COL1[1].CLK
CLK => BG_COL1[2].CLK
CLK => BG_COL1[3].CLK
CLK => BG_COL1[4].CLK
CLK => BG_COL1[5].CLK
CLK => BG_COL1[6].CLK
CLK => BG_COL1[7].CLK
CLK => BGREG[0].CLK
CLK => BGREG[1].CLK
CLK => BGREG[2].CLK
CLK => BGREG[3].CLK
CLK => BGREG[4].CLK
CLK => BGREG[5].CLK
CLK => BGREG[6].CLK
CLK => BGREG[7].CLK
CLK => BGREG[8].CLK
CLK => BGREG[9].CLK
CLK => BGREG[10].CLK
CLK => BGREG[11].CLK
CLK => BGREG[12].CLK
CLK => BGREG[13].CLK
CLK => BGREG[14].CLK
CLK => BGREG[15].CLK
CLK => BGREG[16].CLK
CLK => BGREG[17].CLK
CLK => BGREG[18].CLK
CLK => BGREG[19].CLK
CLK => BGREG[20].CLK
CLK => BGREG[21].CLK
CLK => BGREG[22].CLK
CLK => BGREG[23].CLK
CLK => BGREG[24].CLK
CLK => BGREG[25].CLK
CLK => BGREG[26].CLK
CLK => BGREG[27].CLK
CLK => BGREG[28].CLK
CLK => BGREG[29].CLK
CLK => BGREG[30].CLK
CLK => BGREG[31].CLK
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BGREG.OUTPUTSELECT
VCLK_EN => BG_COL.OUTPUTSELECT
VCLK_EN => BG_COL.OUTPUTSELECT
VCLK_EN => BG_COL.OUTPUTSELECT
VCLK_EN => BG_COL.OUTPUTSELECT
VCLK_EN => BG_COL.OUTPUTSELECT
VCLK_EN => BG_COL.OUTPUTSELECT
VCLK_EN => BG_COL.OUTPUTSELECT
VCLK_EN => BG_COL.OUTPUTSELECT
VCLK_EN => BG_COL1[0].ENA
VCLK_EN => BG_COL1[1].ENA
VCLK_EN => BG_COL1[2].ENA
VCLK_EN => BG_COL1[3].ENA
VCLK_EN => BG_COL1[4].ENA
VCLK_EN => BG_COL1[5].ENA
VCLK_EN => BG_COL1[6].ENA
VCLK_EN => BG_COL1[7].ENA
VCLK_EN => BGREG[23].ENA
HP[0] => Equal0.IN31
HP[0] => Equal1.IN31
HP[1] => Equal0.IN30
HP[1] => Equal1.IN30
HP[2] => Equal0.IN29
HP[2] => Equal1.IN29
HP[3] => VRAMAD[0].DATAIN
HP[4] => VRAMAD[1].DATAIN
HP[5] => VRAMAD[2].DATAIN
HP[6] => VRAMAD[3].DATAIN
HP[7] => VRAMAD[4].DATAIN
HP[8] => ~NO_FANOUT~
VP[0] => TILEAD[0].DATAIN
VP[1] => TILEAD[1].DATAIN
VP[2] => TILEAD[2].DATAIN
VP[3] => VRAMAD[5].DATAIN
VP[4] => VRAMAD[6].DATAIN
VP[5] => VRAMAD[7].DATAIN
VP[6] => VRAMAD[8].DATAIN
VP[7] => VRAMAD[9].DATAIN
VP[8] => ~NO_FANOUT~
VRAMAD[0] <= HP[3].DB_MAX_OUTPUT_PORT_TYPE
VRAMAD[1] <= HP[4].DB_MAX_OUTPUT_PORT_TYPE
VRAMAD[2] <= HP[5].DB_MAX_OUTPUT_PORT_TYPE
VRAMAD[3] <= HP[6].DB_MAX_OUTPUT_PORT_TYPE
VRAMAD[4] <= HP[7].DB_MAX_OUTPUT_PORT_TYPE
VRAMAD[5] <= VP[3].DB_MAX_OUTPUT_PORT_TYPE
VRAMAD[6] <= VP[4].DB_MAX_OUTPUT_PORT_TYPE
VRAMAD[7] <= VP[5].DB_MAX_OUTPUT_PORT_TYPE
VRAMAD[8] <= VP[6].DB_MAX_OUTPUT_PORT_TYPE
VRAMAD[9] <= VP[7].DB_MAX_OUTPUT_PORT_TYPE
VRAMDT[0] => TILEAD[3].DATAIN
VRAMDT[1] => TILEAD[4].DATAIN
VRAMDT[2] => TILEAD[5].DATAIN
VRAMDT[3] => TILEAD[6].DATAIN
VRAMDT[4] => TILEAD[7].DATAIN
VRAMDT[5] => BG_COL1.DATAB
VRAMDT[5] => TILEAD[8].DATAIN
VRAMDT[6] => BG_COL1.DATAB
VRAMDT[6] => TILEAD[9].DATAIN
VRAMDT[7] => BG_COL1.DATAB
VRAMDT[7] => TILEAD[10].DATAIN
VRAMDT[8] => BG_COL1.DATAB
VRAMDT[8] => TILEAD[11].DATAIN
VRAMDT[9] => BG_COL1.DATAB
VRAMDT[9] => TILEAD[12].DATAIN
VRAMDT[10] => BG_COL1.DATAB
VRAMDT[10] => TILEAD[13].DATAIN
VRAMDT[11] => BG_COL1.DATAB
VRAMDT[12] => BG_COL1.DATAB
VRAMDT[13] => ~NO_FANOUT~
VRAMDT[14] => ~NO_FANOUT~
VRAMDT[15] => ~NO_FANOUT~
TILEAD[0] <= VP[0].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[1] <= VP[1].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[2] <= VP[2].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[3] <= VRAMDT[0].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[4] <= VRAMDT[1].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[5] <= VRAMDT[2].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[6] <= VRAMDT[3].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[7] <= VRAMDT[4].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[8] <= VRAMDT[5].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[9] <= VRAMDT[6].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[10] <= VRAMDT[7].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[11] <= VRAMDT[8].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[12] <= VRAMDT[9].DB_MAX_OUTPUT_PORT_TYPE
TILEAD[13] <= VRAMDT[10].DB_MAX_OUTPUT_PORT_TYPE
TILEDT[0] => TILEDT[0].IN1
TILEDT[1] => TILEDT[1].IN1
TILEDT[2] => TILEDT[2].IN1
TILEDT[3] => TILEDT[3].IN1
TILEDT[4] => TILEDT[4].IN1
TILEDT[5] => TILEDT[5].IN1
TILEDT[6] => TILEDT[6].IN1
TILEDT[7] => TILEDT[7].IN1
TILEDT[8] => TILEDT[8].IN1
TILEDT[9] => TILEDT[9].IN1
TILEDT[10] => TILEDT[10].IN1
TILEDT[11] => TILEDT[11].IN1
TILEDT[12] => TILEDT[12].IN1
TILEDT[13] => TILEDT[13].IN1
TILEDT[14] => TILEDT[14].IN1
TILEDT[15] => TILEDT[15].IN1
TILEDT[16] => TILEDT[16].IN1
TILEDT[17] => TILEDT[17].IN1
TILEDT[18] => TILEDT[18].IN1
TILEDT[19] => TILEDT[19].IN1
TILEDT[20] => TILEDT[20].IN1
TILEDT[21] => TILEDT[21].IN1
TILEDT[22] => TILEDT[22].IN1
TILEDT[23] => TILEDT[23].IN1
OPIX[0] <= BGREG[23].DB_MAX_OUTPUT_PORT_TYPE
OPIX[1] <= BGCD[15].DB_MAX_OUTPUT_PORT_TYPE
OPIX[2] <= BGCD[7].DB_MAX_OUTPUT_PORT_TYPE
OPIX[3] <= BGPN[0].DB_MAX_OUTPUT_PORT_TYPE
OPIX[4] <= BGPN[1].DB_MAX_OUTPUT_PORT_TYPE
OPIX[5] <= BGPN[2].DB_MAX_OUTPUT_PORT_TYPE
OPIX[6] <= BGPN[3].DB_MAX_OUTPUT_PORT_TYPE
OPIX[7] <= BGPN[4].DB_MAX_OUTPUT_PORT_TYPE
OPIX[8] <= BGPN[5].DB_MAX_OUTPUT_PORT_TYPE
OPIX[9] <= BGPN[6].DB_MAX_OUTPUT_PORT_TYPE
OPIX[10] <= BGPN[7].DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|BGGEN:bg1|dataselector1_32:pixsft
oDATA[0] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[12] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[13] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[14] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[15] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[16] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[17] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[18] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[19] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[20] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[21] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[22] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[23] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[24] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[25] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[26] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[27] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[28] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[29] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[30] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[31] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iDATA0[0] => oDATA.DATAB
iDATA0[1] => oDATA.DATAB
iDATA0[2] => oDATA.DATAB
iDATA0[3] => oDATA.DATAB
iDATA0[4] => oDATA.DATAB
iDATA0[5] => oDATA.DATAB
iDATA0[6] => oDATA.DATAB
iDATA0[7] => oDATA.DATAB
iDATA0[8] => oDATA.DATAB
iDATA0[9] => oDATA.DATAB
iDATA0[10] => oDATA.DATAB
iDATA0[11] => oDATA.DATAB
iDATA0[12] => oDATA.DATAB
iDATA0[13] => oDATA.DATAB
iDATA0[14] => oDATA.DATAB
iDATA0[15] => oDATA.DATAB
iDATA0[16] => oDATA.DATAB
iDATA0[17] => oDATA.DATAB
iDATA0[18] => oDATA.DATAB
iDATA0[19] => oDATA.DATAB
iDATA0[20] => oDATA.DATAB
iDATA0[21] => oDATA.DATAB
iDATA0[22] => oDATA.DATAB
iDATA0[23] => oDATA.DATAB
iDATA0[24] => oDATA.DATAB
iDATA0[25] => oDATA.DATAB
iDATA0[26] => oDATA.DATAB
iDATA0[27] => oDATA.DATAB
iDATA0[28] => oDATA.DATAB
iDATA0[29] => oDATA.DATAB
iDATA0[30] => oDATA.DATAB
iDATA0[31] => oDATA.DATAB
dData[0] => oDATA.DATAA
dData[1] => oDATA.DATAA
dData[2] => oDATA.DATAA
dData[3] => oDATA.DATAA
dData[4] => oDATA.DATAA
dData[5] => oDATA.DATAA
dData[6] => oDATA.DATAA
dData[7] => oDATA.DATAA
dData[8] => oDATA.DATAA
dData[9] => oDATA.DATAA
dData[10] => oDATA.DATAA
dData[11] => oDATA.DATAA
dData[12] => oDATA.DATAA
dData[13] => oDATA.DATAA
dData[14] => oDATA.DATAA
dData[15] => oDATA.DATAA
dData[16] => oDATA.DATAA
dData[17] => oDATA.DATAA
dData[18] => oDATA.DATAA
dData[19] => oDATA.DATAA
dData[20] => oDATA.DATAA
dData[21] => oDATA.DATAA
dData[22] => oDATA.DATAA
dData[23] => oDATA.DATAA
dData[24] => oDATA.DATAA
dData[25] => oDATA.DATAA
dData[26] => oDATA.DATAA
dData[27] => oDATA.DATAA
dData[28] => oDATA.DATAA
dData[29] => oDATA.DATAA
dData[30] => oDATA.DATAA
dData[31] => oDATA.DATAA


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|DLROM:clut
CL0 => DO0[0]~reg0.CLK
CL0 => DO0[1]~reg0.CLK
CL0 => DO0[2]~reg0.CLK
CL0 => DO0[3]~reg0.CLK
CL0 => DO0[4]~reg0.CLK
CL0 => DO0[5]~reg0.CLK
CL0 => DO0[6]~reg0.CLK
CL0 => DO0[7]~reg0.CLK
AD0[0] => core.RADDR
AD0[1] => core.RADDR1
AD0[2] => core.RADDR2
AD0[3] => core.RADDR3
AD0[4] => core.RADDR4
AD0[5] => core.RADDR5
AD0[6] => core.RADDR6
AD0[7] => core.RADDR7
DO0[0] <= DO0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[1] <= DO0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[2] <= DO0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[3] <= DO0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[4] <= DO0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[5] <= DO0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[6] <= DO0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO0[7] <= DO0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CL1 => core.we_a.CLK
CL1 => core.waddr_a[7].CLK
CL1 => core.waddr_a[6].CLK
CL1 => core.waddr_a[5].CLK
CL1 => core.waddr_a[4].CLK
CL1 => core.waddr_a[3].CLK
CL1 => core.waddr_a[2].CLK
CL1 => core.waddr_a[1].CLK
CL1 => core.waddr_a[0].CLK
CL1 => core.data_a[7].CLK
CL1 => core.data_a[6].CLK
CL1 => core.data_a[5].CLK
CL1 => core.data_a[4].CLK
CL1 => core.data_a[3].CLK
CL1 => core.data_a[2].CLK
CL1 => core.data_a[1].CLK
CL1 => core.data_a[0].CLK
CL1 => core.CLK0
AD1[0] => core.waddr_a[0].DATAIN
AD1[0] => core.WADDR
AD1[1] => core.waddr_a[1].DATAIN
AD1[1] => core.WADDR1
AD1[2] => core.waddr_a[2].DATAIN
AD1[2] => core.WADDR2
AD1[3] => core.waddr_a[3].DATAIN
AD1[3] => core.WADDR3
AD1[4] => core.waddr_a[4].DATAIN
AD1[4] => core.WADDR4
AD1[5] => core.waddr_a[5].DATAIN
AD1[5] => core.WADDR5
AD1[6] => core.waddr_a[6].DATAIN
AD1[6] => core.WADDR6
AD1[7] => core.waddr_a[7].DATAIN
AD1[7] => core.WADDR7
DI1[0] => core.data_a[0].DATAIN
DI1[0] => core.DATAIN
DI1[1] => core.data_a[1].DATAIN
DI1[1] => core.DATAIN1
DI1[2] => core.data_a[2].DATAIN
DI1[2] => core.DATAIN2
DI1[3] => core.data_a[3].DATAIN
DI1[3] => core.DATAIN3
DI1[4] => core.data_a[4].DATAIN
DI1[4] => core.DATAIN4
DI1[5] => core.data_a[5].DATAIN
DI1[5] => core.DATAIN5
DI1[6] => core.data_a[6].DATAIN
DI1[6] => core.DATAIN6
DI1[7] => core.data_a[7].DATAIN
DI1[7] => core.DATAIN7
WE1 => core.we_a.DATAIN
WE1 => core.WE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|COLMIX:cmix
CLK => RGB8[0]~reg0.CLK
CLK => RGB8[1]~reg0.CLK
CLK => RGB8[2]~reg0.CLK
CLK => RGB8[3]~reg0.CLK
CLK => RGB8[4]~reg0.CLK
CLK => RGB8[5]~reg0.CLK
CLK => RGB8[6]~reg0.CLK
CLK => RGB8[7]~reg0.CLK
VCLK_EN => RGB8[0]~reg0.ENA
VCLK_EN => RGB8[1]~reg0.ENA
VCLK_EN => RGB8[2]~reg0.ENA
VCLK_EN => RGB8[3]~reg0.ENA
VCLK_EN => RGB8[4]~reg0.ENA
VCLK_EN => RGB8[5]~reg0.ENA
VCLK_EN => RGB8[6]~reg0.ENA
VCLK_EN => RGB8[7]~reg0.ENA
BG0PX[0] => BG0PX[0].IN1
BG0PX[1] => BG0PX[1].IN1
BG0PX[2] => BG0PX[2].IN1
BG0PX[3] => BG0PX[3].IN1
BG0PX[4] => BG0PX[4].IN1
BG0PX[5] => BG0PX[5].IN1
BG0PX[6] => BG0PX[6].IN1
BG0PX[7] => BG0PX[7].IN1
BG0PX[8] => BG0PX[8].IN1
BG0PX[9] => cltidx[5].DATAIN
BG0PX[10] => cltidx[6].DATAIN
BG1PX[0] => BG1PX[0].IN1
BG1PX[1] => BG1PX[1].IN1
BG1PX[2] => BG1PX[2].IN1
BG1PX[3] => BG1PX[3].IN1
BG1PX[4] => BG1PX[4].IN1
BG1PX[5] => BG1PX[5].IN1
BG1PX[6] => BG1PX[6].IN1
BG1PX[7] => BG1PX[7].IN1
BG1PX[8] => BG1PX[8].IN1
BG1PX[9] => cltidx[2].DATAIN
BG1PX[10] => cltidx[3].DATAIN
SPRPX[0] => SPRPX[0].IN1
SPRPX[1] => SPRPX[1].IN1
SPRPX[2] => SPRPX[2].IN1
SPRPX[3] => SPRPX[3].IN1
SPRPX[4] => SPRPX[4].IN1
SPRPX[5] => SPRPX[5].IN1
SPRPX[6] => SPRPX[6].IN1
SPRPX[7] => SPRPX[7].IN1
SPRPX[8] => SPRPX[8].IN1
SPRPX[9] => ~NO_FANOUT~
SPRPX[10] => ~NO_FANOUT~
PALDSW => palno.OUTPUTSELECT
PALDSW => palno.OUTPUTSELECT
PALDSW => palno.OUTPUTSELECT
PALDSW => palno.OUTPUTSELECT
PALDSW => palno.OUTPUTSELECT
PALDSW => palno.OUTPUTSELECT
PALDSW => palno.OUTPUTSELECT
PALDSW => palno.OUTPUTSELECT
PALDSW => palno.OUTPUTSELECT
PALDSW => palno.OUTPUTSELECT
PALDSW => palno.OUTPUTSELECT
HPOS[0] => ~NO_FANOUT~
HPOS[1] => ~NO_FANOUT~
HPOS[2] => ~NO_FANOUT~
HPOS[3] => palno.DATAB
HPOS[4] => palno.DATAB
HPOS[5] => palno.DATAB
HPOS[6] => palno.DATAB
HPOS[7] => palno.DATAB
HPOS[8] => ~NO_FANOUT~
VPOS[0] => ~NO_FANOUT~
VPOS[1] => ~NO_FANOUT~
VPOS[2] => palno.DATAB
VPOS[3] => palno.DATAB
VPOS[4] => palno.DATAB
VPOS[5] => palno.DATAB
VPOS[6] => palno.DATAB
VPOS[7] => palno.DATAB
VPOS[8] => ~NO_FANOUT~
cltidx[0] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
cltidx[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
cltidx[2] <= BG1PX[9].DB_MAX_OUTPUT_PORT_TYPE
cltidx[3] <= BG1PX[10].DB_MAX_OUTPUT_PORT_TYPE
cltidx[4] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
cltidx[5] <= BG0PX[9].DB_MAX_OUTPUT_PORT_TYPE
cltidx[6] <= BG0PX[10].DB_MAX_OUTPUT_PORT_TYPE
cltidx[7] <= <GND>
cltval[0] => cltval[0].IN1
cltval[1] => cltval[1].IN1
cltval[2] => mixcoll.DATAIN
cltval[3] => mixcoll_ad[5].DATAIN
cltval[4] => ~NO_FANOUT~
cltval[5] => ~NO_FANOUT~
cltval[6] => ~NO_FANOUT~
cltval[7] => ~NO_FANOUT~
mixcoll <= cltval[2].DB_MAX_OUTPUT_PORT_TYPE
mixcoll_ad[0] <= SPRPX[4].DB_MAX_OUTPUT_PORT_TYPE
mixcoll_ad[1] <= SPRPX[5].DB_MAX_OUTPUT_PORT_TYPE
mixcoll_ad[2] <= SPRPX[6].DB_MAX_OUTPUT_PORT_TYPE
mixcoll_ad[3] <= SPRPX[7].DB_MAX_OUTPUT_PORT_TYPE
mixcoll_ad[4] <= SPRPX[8].DB_MAX_OUTPUT_PORT_TYPE
mixcoll_ad[5] <= cltval[3].DB_MAX_OUTPUT_PORT_TYPE
palno[0] <= palno.DB_MAX_OUTPUT_PORT_TYPE
palno[1] <= palno.DB_MAX_OUTPUT_PORT_TYPE
palno[2] <= palno.DB_MAX_OUTPUT_PORT_TYPE
palno[3] <= palno.DB_MAX_OUTPUT_PORT_TYPE
palno[4] <= palno.DB_MAX_OUTPUT_PORT_TYPE
palno[5] <= palno.DB_MAX_OUTPUT_PORT_TYPE
palno[6] <= palno.DB_MAX_OUTPUT_PORT_TYPE
palno[7] <= palno.DB_MAX_OUTPUT_PORT_TYPE
palno[8] <= palno.DB_MAX_OUTPUT_PORT_TYPE
palno[9] <= palno.DB_MAX_OUTPUT_PORT_TYPE
palno[10] <= palno.DB_MAX_OUTPUT_PORT_TYPE
palout[0] => RGB8[0]~reg0.DATAIN
palout[1] => RGB8[1]~reg0.DATAIN
palout[2] => RGB8[2]~reg0.DATAIN
palout[3] => RGB8[3]~reg0.DATAIN
palout[4] => RGB8[4]~reg0.DATAIN
palout[5] => RGB8[5]~reg0.DATAIN
palout[6] => RGB8[6]~reg0.DATAIN
palout[7] => RGB8[7]~reg0.DATAIN
RGB8[0] <= RGB8[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB8[1] <= RGB8[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB8[2] <= RGB8[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB8[3] <= RGB8[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB8[4] <= RGB8[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB8[5] <= RGB8[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB8[6] <= RGB8[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB8[7] <= RGB8[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_VIDEO:Video|COLMIX:cmix|dataselector2_11:colsel
oDATA[0] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iDATA0[0] => oDATA.DATAB
iDATA0[1] => oDATA.DATAB
iDATA0[2] => oDATA.DATAB
iDATA0[3] => oDATA.DATAB
iDATA0[4] => oDATA.DATAB
iDATA0[5] => oDATA.DATAB
iDATA0[6] => oDATA.DATAB
iDATA0[7] => oDATA.DATAB
iDATA0[8] => oDATA.DATAB
iDATA0[9] => oDATA.DATAB
iDATA0[10] => oDATA.DATAB
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iDATA1[0] => oDATA.DATAB
iDATA1[1] => oDATA.DATAB
iDATA1[2] => oDATA.DATAB
iDATA1[3] => oDATA.DATAB
iDATA1[4] => oDATA.DATAB
iDATA1[5] => oDATA.DATAB
iDATA1[6] => oDATA.DATAB
iDATA1[7] => oDATA.DATAB
iDATA1[8] => oDATA.DATAB
iDATA1[9] => oDATA.DATAB
iDATA1[10] => oDATA.DATAB
dData[0] => oDATA.DATAA
dData[1] => oDATA.DATAA
dData[2] => oDATA.DATAA
dData[3] => oDATA.DATAA
dData[4] => oDATA.DATAA
dData[5] => oDATA.DATAA
dData[6] => oDATA.DATAA
dData[7] => oDATA.DATAA
dData[8] => oDATA.DATAA
dData[9] => oDATA.DATAA
dData[10] => oDATA.DATAA


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound
clk48M => clk48M.IN6
reset => reset.IN2
sndno[0] => sndno[0].IN1
sndno[1] => sndno[1].IN1
sndno[2] => sndno[2].IN1
sndno[3] => sndno[3].IN1
sndno[4] => sndno[4].IN1
sndno[5] => sndno[5].IN1
sndno[6] => sndno[6].IN1
sndno[7] => sndno[7].IN1
sndstart => sndstart.IN1
sndout[0] <= <GND>
sndout[1] <= <GND>
sndout[2] <= <GND>
sndout[3] <= <GND>
sndout[4] <= <GND>
sndout[5] <= <GND>
sndout[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sndout[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sndout[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sndout[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sndout[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sndout[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sndout[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sndout[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sndout[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sndout[15] <= <GND>
snd_rom_addr[0] <= cpu_ad[0].DB_MAX_OUTPUT_PORT_TYPE
snd_rom_addr[1] <= cpu_ad[1].DB_MAX_OUTPUT_PORT_TYPE
snd_rom_addr[2] <= cpu_ad[2].DB_MAX_OUTPUT_PORT_TYPE
snd_rom_addr[3] <= cpu_ad[3].DB_MAX_OUTPUT_PORT_TYPE
snd_rom_addr[4] <= cpu_ad[4].DB_MAX_OUTPUT_PORT_TYPE
snd_rom_addr[5] <= cpu_ad[5].DB_MAX_OUTPUT_PORT_TYPE
snd_rom_addr[6] <= cpu_ad[6].DB_MAX_OUTPUT_PORT_TYPE
snd_rom_addr[7] <= cpu_ad[7].DB_MAX_OUTPUT_PORT_TYPE
snd_rom_addr[8] <= cpu_ad[8].DB_MAX_OUTPUT_PORT_TYPE
snd_rom_addr[9] <= cpu_ad[9].DB_MAX_OUTPUT_PORT_TYPE
snd_rom_addr[10] <= cpu_ad[10].DB_MAX_OUTPUT_PORT_TYPE
snd_rom_addr[11] <= cpu_ad[11].DB_MAX_OUTPUT_PORT_TYPE
snd_rom_addr[12] <= cpu_ad[12].DB_MAX_OUTPUT_PORT_TYPE
snd_rom_do[0] => rom_dt[0].IN1
snd_rom_do[1] => rom_dt[1].IN1
snd_rom_do[2] => rom_dt[2].IN1
snd_rom_do[3] => rom_dt[3].IN1
snd_rom_do[4] => rom_dt[4].IN1
snd_rom_do[5] => rom_dt[5].IN1
snd_rom_do[6] => rom_dt[6].IN1
snd_rom_do[7] => rom_dt[7].IN1


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|SndClkGen:clkgen
clk48M => count[0].CLK
clk48M => count[1].CLK
clk48M => count[2].CLK
clk48M => count[3].CLK
clk48M => count[4].CLK
clk8M_en <= clk8M_en.DB_MAX_OUTPUT_PORT_TYPE
clk4M_en <= clk4M_en.DB_MAX_OUTPUT_PORT_TYPE
clk2M_en <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|SndADec:adec
cpu_mx => cpu_mw.IN0
cpu_wr => cpu_mw.IN1
cpu_mw <= cpu_mw.DB_MAX_OUTPUT_PORT_TYPE
cpu_ad[0] => ~NO_FANOUT~
cpu_ad[1] => ~NO_FANOUT~
cpu_ad[2] => ~NO_FANOUT~
cpu_ad[3] => ~NO_FANOUT~
cpu_ad[4] => ~NO_FANOUT~
cpu_ad[5] => ~NO_FANOUT~
cpu_ad[6] => ~NO_FANOUT~
cpu_ad[7] => ~NO_FANOUT~
cpu_ad[8] => ~NO_FANOUT~
cpu_ad[9] => ~NO_FANOUT~
cpu_ad[10] => ~NO_FANOUT~
cpu_ad[11] => ~NO_FANOUT~
cpu_ad[12] => Equal0.IN3
cpu_ad[12] => Equal1.IN3
cpu_ad[12] => Equal2.IN3
cpu_ad[12] => Equal3.IN3
cpu_ad[13] => Equal0.IN1
cpu_ad[13] => Equal1.IN2
cpu_ad[13] => Equal2.IN2
cpu_ad[13] => Equal3.IN2
cpu_ad[14] => Equal0.IN2
cpu_ad[14] => Equal1.IN1
cpu_ad[14] => Equal2.IN1
cpu_ad[14] => Equal3.IN1
cpu_ad[15] => cpu_cs_rom.DATAIN
cpu_ad[15] => Equal0.IN0
cpu_ad[15] => Equal1.IN0
cpu_ad[15] => Equal2.IN0
cpu_ad[15] => Equal3.IN0
cpu_cs_rom <= cpu_ad[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_cs_ram <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
cpu_wr_ram <= cpu_wr_ram.DB_MAX_OUTPUT_PORT_TYPE
cpu_cs_psg0 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
cpu_cs_psg1 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
cpu_cs_com <= Equal2.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|Z80IP:cpu
reset => _.IN1
clk => clk.IN1
clk_en => clk_en.IN1
adr[0] <= T80s:cpu.A
adr[1] <= T80s:cpu.A
adr[2] <= T80s:cpu.A
adr[3] <= T80s:cpu.A
adr[4] <= T80s:cpu.A
adr[5] <= T80s:cpu.A
adr[6] <= T80s:cpu.A
adr[7] <= T80s:cpu.A
adr[8] <= T80s:cpu.A
adr[9] <= T80s:cpu.A
adr[10] <= T80s:cpu.A
adr[11] <= T80s:cpu.A
adr[12] <= T80s:cpu.A
adr[13] <= T80s:cpu.A
adr[14] <= T80s:cpu.A
adr[15] <= T80s:cpu.A
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= T80s:cpu.DO
data_out[1] <= T80s:cpu.DO
data_out[2] <= T80s:cpu.DO
data_out[3] <= T80s:cpu.DO
data_out[4] <= T80s:cpu.DO
data_out[5] <= T80s:cpu.DO
data_out[6] <= T80s:cpu.DO
data_out[7] <= T80s:cpu.DO
m1 <= T80s:cpu.M1_n
mx <= mreq.DB_MAX_OUTPUT_PORT_TYPE
ix <= T80s:cpu.IORQ_n
rd <= T80s:cpu.RD_n
wr <= T80s:cpu.WR_n
intreq => _.IN1
intack <= intack.DB_MAX_OUTPUT_PORT_TYPE
nmireq => _.IN1
nmiack <= nmiack.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|Z80IP:cpu|T80s:cpu
RESET_n => T80:u0.RESET_n
RESET_n => DI_Reg[0].ACLR
RESET_n => DI_Reg[1].ACLR
RESET_n => DI_Reg[2].ACLR
RESET_n => DI_Reg[3].ACLR
RESET_n => DI_Reg[4].ACLR
RESET_n => DI_Reg[5].ACLR
RESET_n => DI_Reg[6].ACLR
RESET_n => DI_Reg[7].ACLR
RESET_n => MREQ_n~reg0.PRESET
RESET_n => IORQ_n~reg0.PRESET
RESET_n => WR_n~reg0.PRESET
RESET_n => RD_n~reg0.PRESET
CLK => T80:u0.CLK_n
CLK => DI_Reg[0].CLK
CLK => DI_Reg[1].CLK
CLK => DI_Reg[2].CLK
CLK => DI_Reg[3].CLK
CLK => DI_Reg[4].CLK
CLK => DI_Reg[5].CLK
CLK => DI_Reg[6].CLK
CLK => DI_Reg[7].CLK
CLK => MREQ_n~reg0.CLK
CLK => IORQ_n~reg0.CLK
CLK => WR_n~reg0.CLK
CLK => RD_n~reg0.CLK
CEN => T80:u0.CEN
CEN => DI_Reg[0].ENA
CEN => RD_n~reg0.ENA
CEN => WR_n~reg0.ENA
CEN => IORQ_n~reg0.ENA
CEN => MREQ_n~reg0.ENA
CEN => DI_Reg[7].ENA
CEN => DI_Reg[6].ENA
CEN => DI_Reg[5].ENA
CEN => DI_Reg[4].ENA
CEN => DI_Reg[3].ENA
CEN => DI_Reg[2].ENA
CEN => DI_Reg[1].ENA
WAIT_n => process_0.IN1
WAIT_n => T80:u0.WAIT_n
WAIT_n => process_0.IN1
INT_n => T80:u0.INT_n
NMI_n => T80:u0.NMI_n
BUSRQ_n => T80:u0.BUSRQ_n
M1_n <= T80:u0.M1_n
MREQ_n <= MREQ_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ_n <= IORQ_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_n <= RD_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
WR_n <= WR_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFSH_n <= T80:u0.RFSH_n
HALT_n <= T80:u0.HALT_n
BUSAK_n <= T80:u0.BUSAK_n
OUT0 => T80:u0.out0
A[0] <= T80:u0.A[0]
A[1] <= T80:u0.A[1]
A[2] <= T80:u0.A[2]
A[3] <= T80:u0.A[3]
A[4] <= T80:u0.A[4]
A[5] <= T80:u0.A[5]
A[6] <= T80:u0.A[6]
A[7] <= T80:u0.A[7]
A[8] <= T80:u0.A[8]
A[9] <= T80:u0.A[9]
A[10] <= T80:u0.A[10]
A[11] <= T80:u0.A[11]
A[12] <= T80:u0.A[12]
A[13] <= T80:u0.A[13]
A[14] <= T80:u0.A[14]
A[15] <= T80:u0.A[15]
DI[0] => DI_Reg.DATAB
DI[0] => T80:u0.DInst[0]
DI[1] => DI_Reg.DATAB
DI[1] => T80:u0.DInst[1]
DI[2] => DI_Reg.DATAB
DI[2] => T80:u0.DInst[2]
DI[3] => DI_Reg.DATAB
DI[3] => T80:u0.DInst[3]
DI[4] => DI_Reg.DATAB
DI[4] => T80:u0.DInst[4]
DI[5] => DI_Reg.DATAB
DI[5] => T80:u0.DInst[5]
DI[6] => DI_Reg.DATAB
DI[6] => T80:u0.DInst[6]
DI[7] => DI_Reg.DATAB
DI[7] => T80:u0.DInst[7]
DO[0] <= T80:u0.DO[0]
DO[1] <= T80:u0.DO[1]
DO[2] <= T80:u0.DO[2]
DO[3] <= T80:u0.DO[3]
DO[4] <= T80:u0.DO[4]
DO[5] <= T80:u0.DO[5]
DO[6] <= T80:u0.DO[6]
DO[7] <= T80:u0.DO[7]


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|Z80IP:cpu|T80s:cpu|T80:u0
RESET_n => BUSAK_n.IN1
RESET_n => I_RXDD.ACLR
RESET_n => XY_Ind.ACLR
RESET_n => PreserveC_r.ACLR
RESET_n => Save_ALU_r.ACLR
RESET_n => ALU_Op_r[0].ACLR
RESET_n => ALU_Op_r[1].ACLR
RESET_n => ALU_Op_r[2].ACLR
RESET_n => ALU_Op_r[3].ACLR
RESET_n => Z16_r.ACLR
RESET_n => BTR_r.ACLR
RESET_n => Arith16_r.ACLR
RESET_n => Read_To_Reg_r[0].ACLR
RESET_n => Read_To_Reg_r[1].ACLR
RESET_n => Read_To_Reg_r[2].ACLR
RESET_n => Read_To_Reg_r[3].ACLR
RESET_n => Read_To_Reg_r[4].ACLR
RESET_n => Alternate.ACLR
RESET_n => SP[0].PRESET
RESET_n => SP[1].PRESET
RESET_n => SP[2].PRESET
RESET_n => SP[3].PRESET
RESET_n => SP[4].PRESET
RESET_n => SP[5].PRESET
RESET_n => SP[6].PRESET
RESET_n => SP[7].PRESET
RESET_n => SP[8].PRESET
RESET_n => SP[9].PRESET
RESET_n => SP[10].PRESET
RESET_n => SP[11].PRESET
RESET_n => SP[12].PRESET
RESET_n => SP[13].PRESET
RESET_n => SP[14].PRESET
RESET_n => SP[15].PRESET
RESET_n => R[0].ACLR
RESET_n => R[1].ACLR
RESET_n => R[2].ACLR
RESET_n => R[3].ACLR
RESET_n => R[4].ACLR
RESET_n => R[5].ACLR
RESET_n => R[6].ACLR
RESET_n => R[7].ACLR
RESET_n => I[0].ACLR
RESET_n => I[1].ACLR
RESET_n => I[2].ACLR
RESET_n => I[3].ACLR
RESET_n => I[4].ACLR
RESET_n => I[5].ACLR
RESET_n => I[6].ACLR
RESET_n => I[7].ACLR
RESET_n => Fp[0].PRESET
RESET_n => Fp[1].PRESET
RESET_n => Fp[2].PRESET
RESET_n => Fp[3].PRESET
RESET_n => Fp[4].PRESET
RESET_n => Fp[5].PRESET
RESET_n => Fp[6].PRESET
RESET_n => Fp[7].PRESET
RESET_n => Ap[0].PRESET
RESET_n => Ap[1].PRESET
RESET_n => Ap[2].PRESET
RESET_n => Ap[3].PRESET
RESET_n => Ap[4].PRESET
RESET_n => Ap[5].PRESET
RESET_n => Ap[6].PRESET
RESET_n => Ap[7].PRESET
RESET_n => F[0].PRESET
RESET_n => F[1].PRESET
RESET_n => F[2].PRESET
RESET_n => F[3].PRESET
RESET_n => F[4].PRESET
RESET_n => F[5].PRESET
RESET_n => F[6].PRESET
RESET_n => F[7].PRESET
RESET_n => ACC[0].PRESET
RESET_n => ACC[1].PRESET
RESET_n => ACC[2].PRESET
RESET_n => ACC[3].PRESET
RESET_n => ACC[4].PRESET
RESET_n => ACC[5].PRESET
RESET_n => ACC[6].PRESET
RESET_n => ACC[7].PRESET
RESET_n => DO[0]~reg0.ACLR
RESET_n => DO[1]~reg0.ACLR
RESET_n => DO[2]~reg0.ACLR
RESET_n => DO[3]~reg0.ACLR
RESET_n => DO[4]~reg0.ACLR
RESET_n => DO[5]~reg0.ACLR
RESET_n => DO[6]~reg0.ACLR
RESET_n => DO[7]~reg0.ACLR
RESET_n => MCycles[0].ACLR
RESET_n => MCycles[1].ACLR
RESET_n => MCycles[2].ACLR
RESET_n => IStatus[0].ACLR
RESET_n => IStatus[1].ACLR
RESET_n => XY_State[0].ACLR
RESET_n => XY_State[1].ACLR
RESET_n => ISet[0].ACLR
RESET_n => ISet[1].ACLR
RESET_n => IR[0].ACLR
RESET_n => IR[1].ACLR
RESET_n => IR[2].ACLR
RESET_n => IR[3].ACLR
RESET_n => IR[4].ACLR
RESET_n => IR[5].ACLR
RESET_n => IR[6].ACLR
RESET_n => IR[7].ACLR
RESET_n => WZ[0].ACLR
RESET_n => WZ[1].ACLR
RESET_n => WZ[2].ACLR
RESET_n => WZ[3].ACLR
RESET_n => WZ[4].ACLR
RESET_n => WZ[5].ACLR
RESET_n => WZ[6].ACLR
RESET_n => WZ[7].ACLR
RESET_n => WZ[8].ACLR
RESET_n => WZ[9].ACLR
RESET_n => WZ[10].ACLR
RESET_n => WZ[11].ACLR
RESET_n => WZ[12].ACLR
RESET_n => WZ[13].ACLR
RESET_n => WZ[14].ACLR
RESET_n => WZ[15].ACLR
RESET_n => A[0]~reg0.ACLR
RESET_n => A[1]~reg0.ACLR
RESET_n => A[2]~reg0.ACLR
RESET_n => A[3]~reg0.ACLR
RESET_n => A[4]~reg0.ACLR
RESET_n => A[5]~reg0.ACLR
RESET_n => A[6]~reg0.ACLR
RESET_n => A[7]~reg0.ACLR
RESET_n => A[8]~reg0.ACLR
RESET_n => A[9]~reg0.ACLR
RESET_n => A[10]~reg0.ACLR
RESET_n => A[11]~reg0.ACLR
RESET_n => A[12]~reg0.ACLR
RESET_n => A[13]~reg0.ACLR
RESET_n => A[14]~reg0.ACLR
RESET_n => A[15]~reg0.ACLR
RESET_n => PC[0].ACLR
RESET_n => PC[1].ACLR
RESET_n => PC[2].ACLR
RESET_n => PC[3].ACLR
RESET_n => PC[4].ACLR
RESET_n => PC[5].ACLR
RESET_n => PC[6].ACLR
RESET_n => PC[7].ACLR
RESET_n => PC[8].ACLR
RESET_n => PC[9].ACLR
RESET_n => PC[10].ACLR
RESET_n => PC[11].ACLR
RESET_n => PC[12].ACLR
RESET_n => PC[13].ACLR
RESET_n => PC[14].ACLR
RESET_n => PC[15].ACLR
RESET_n => NMI_s.ACLR
RESET_n => M1_n~reg0.PRESET
RESET_n => Auto_Wait_t2.ACLR
RESET_n => Auto_Wait_t1.ACLR
RESET_n => No_BTR.ACLR
RESET_n => IntE_FF2.ACLR
RESET_n => IntE_FF1.ACLR
RESET_n => IntCycle.ACLR
RESET_n => NMICycle.ACLR
RESET_n => Halt_FF.ACLR
RESET_n => Pre_XY_F_M[0].ACLR
RESET_n => Pre_XY_F_M[1].ACLR
RESET_n => Pre_XY_F_M[2].ACLR
RESET_n => TState[0].ACLR
RESET_n => TState[1].ACLR
RESET_n => TState[2].ACLR
RESET_n => MCycle[0].PRESET
RESET_n => MCycle[1].ACLR
RESET_n => MCycle[2].ACLR
RESET_n => RFSH_n~reg0.PRESET
RESET_n => BusAck.ENA
RESET_n => OldNMI_n.ENA
RESET_n => BusReq_s.ENA
CLK_n => T80_Reg:Regs.Clk
CLK_n => BusAck.CLK
CLK_n => BusReq_s.CLK
CLK_n => NMI_s.CLK
CLK_n => M1_n~reg0.CLK
CLK_n => Auto_Wait_t2.CLK
CLK_n => Auto_Wait_t1.CLK
CLK_n => No_BTR.CLK
CLK_n => IntE_FF2.CLK
CLK_n => IntE_FF1.CLK
CLK_n => IntCycle.CLK
CLK_n => NMICycle.CLK
CLK_n => Halt_FF.CLK
CLK_n => Pre_XY_F_M[0].CLK
CLK_n => Pre_XY_F_M[1].CLK
CLK_n => Pre_XY_F_M[2].CLK
CLK_n => TState[0].CLK
CLK_n => TState[1].CLK
CLK_n => TState[2].CLK
CLK_n => MCycle[0].CLK
CLK_n => MCycle[1].CLK
CLK_n => MCycle[2].CLK
CLK_n => OldNMI_n.CLK
CLK_n => RFSH_n~reg0.CLK
CLK_n => BusA[0].CLK
CLK_n => BusA[1].CLK
CLK_n => BusA[2].CLK
CLK_n => BusA[3].CLK
CLK_n => BusA[4].CLK
CLK_n => BusA[5].CLK
CLK_n => BusA[6].CLK
CLK_n => BusA[7].CLK
CLK_n => BusB[0].CLK
CLK_n => BusB[1].CLK
CLK_n => BusB[2].CLK
CLK_n => BusB[3].CLK
CLK_n => BusB[4].CLK
CLK_n => BusB[5].CLK
CLK_n => BusB[6].CLK
CLK_n => BusB[7].CLK
CLK_n => RegBusA_r[0].CLK
CLK_n => RegBusA_r[1].CLK
CLK_n => RegBusA_r[2].CLK
CLK_n => RegBusA_r[3].CLK
CLK_n => RegBusA_r[4].CLK
CLK_n => RegBusA_r[5].CLK
CLK_n => RegBusA_r[6].CLK
CLK_n => RegBusA_r[7].CLK
CLK_n => RegBusA_r[8].CLK
CLK_n => RegBusA_r[9].CLK
CLK_n => RegBusA_r[10].CLK
CLK_n => RegBusA_r[11].CLK
CLK_n => RegBusA_r[12].CLK
CLK_n => RegBusA_r[13].CLK
CLK_n => RegBusA_r[14].CLK
CLK_n => RegBusA_r[15].CLK
CLK_n => IncDecZ.CLK
CLK_n => RegAddrC[0].CLK
CLK_n => RegAddrC[1].CLK
CLK_n => RegAddrC[2].CLK
CLK_n => RegAddrB_r[0].CLK
CLK_n => RegAddrB_r[1].CLK
CLK_n => RegAddrB_r[2].CLK
CLK_n => RegAddrA_r[0].CLK
CLK_n => RegAddrA_r[1].CLK
CLK_n => RegAddrA_r[2].CLK
CLK_n => I_RXDD.CLK
CLK_n => XY_Ind.CLK
CLK_n => PreserveC_r.CLK
CLK_n => Save_ALU_r.CLK
CLK_n => ALU_Op_r[0].CLK
CLK_n => ALU_Op_r[1].CLK
CLK_n => ALU_Op_r[2].CLK
CLK_n => ALU_Op_r[3].CLK
CLK_n => Z16_r.CLK
CLK_n => BTR_r.CLK
CLK_n => Arith16_r.CLK
CLK_n => Read_To_Reg_r[0].CLK
CLK_n => Read_To_Reg_r[1].CLK
CLK_n => Read_To_Reg_r[2].CLK
CLK_n => Read_To_Reg_r[3].CLK
CLK_n => Read_To_Reg_r[4].CLK
CLK_n => Alternate.CLK
CLK_n => SP[0].CLK
CLK_n => SP[1].CLK
CLK_n => SP[2].CLK
CLK_n => SP[3].CLK
CLK_n => SP[4].CLK
CLK_n => SP[5].CLK
CLK_n => SP[6].CLK
CLK_n => SP[7].CLK
CLK_n => SP[8].CLK
CLK_n => SP[9].CLK
CLK_n => SP[10].CLK
CLK_n => SP[11].CLK
CLK_n => SP[12].CLK
CLK_n => SP[13].CLK
CLK_n => SP[14].CLK
CLK_n => SP[15].CLK
CLK_n => R[0].CLK
CLK_n => R[1].CLK
CLK_n => R[2].CLK
CLK_n => R[3].CLK
CLK_n => R[4].CLK
CLK_n => R[5].CLK
CLK_n => R[6].CLK
CLK_n => R[7].CLK
CLK_n => I[0].CLK
CLK_n => I[1].CLK
CLK_n => I[2].CLK
CLK_n => I[3].CLK
CLK_n => I[4].CLK
CLK_n => I[5].CLK
CLK_n => I[6].CLK
CLK_n => I[7].CLK
CLK_n => Fp[0].CLK
CLK_n => Fp[1].CLK
CLK_n => Fp[2].CLK
CLK_n => Fp[3].CLK
CLK_n => Fp[4].CLK
CLK_n => Fp[5].CLK
CLK_n => Fp[6].CLK
CLK_n => Fp[7].CLK
CLK_n => Ap[0].CLK
CLK_n => Ap[1].CLK
CLK_n => Ap[2].CLK
CLK_n => Ap[3].CLK
CLK_n => Ap[4].CLK
CLK_n => Ap[5].CLK
CLK_n => Ap[6].CLK
CLK_n => Ap[7].CLK
CLK_n => F[0].CLK
CLK_n => F[1].CLK
CLK_n => F[2].CLK
CLK_n => F[3].CLK
CLK_n => F[4].CLK
CLK_n => F[5].CLK
CLK_n => F[6].CLK
CLK_n => F[7].CLK
CLK_n => ACC[0].CLK
CLK_n => ACC[1].CLK
CLK_n => ACC[2].CLK
CLK_n => ACC[3].CLK
CLK_n => ACC[4].CLK
CLK_n => ACC[5].CLK
CLK_n => ACC[6].CLK
CLK_n => ACC[7].CLK
CLK_n => DO[0]~reg0.CLK
CLK_n => DO[1]~reg0.CLK
CLK_n => DO[2]~reg0.CLK
CLK_n => DO[3]~reg0.CLK
CLK_n => DO[4]~reg0.CLK
CLK_n => DO[5]~reg0.CLK
CLK_n => DO[6]~reg0.CLK
CLK_n => DO[7]~reg0.CLK
CLK_n => MCycles[0].CLK
CLK_n => MCycles[1].CLK
CLK_n => MCycles[2].CLK
CLK_n => IStatus[0].CLK
CLK_n => IStatus[1].CLK
CLK_n => XY_State[0].CLK
CLK_n => XY_State[1].CLK
CLK_n => ISet[0].CLK
CLK_n => ISet[1].CLK
CLK_n => IR[0].CLK
CLK_n => IR[1].CLK
CLK_n => IR[2].CLK
CLK_n => IR[3].CLK
CLK_n => IR[4].CLK
CLK_n => IR[5].CLK
CLK_n => IR[6].CLK
CLK_n => IR[7].CLK
CLK_n => WZ[0].CLK
CLK_n => WZ[1].CLK
CLK_n => WZ[2].CLK
CLK_n => WZ[3].CLK
CLK_n => WZ[4].CLK
CLK_n => WZ[5].CLK
CLK_n => WZ[6].CLK
CLK_n => WZ[7].CLK
CLK_n => WZ[8].CLK
CLK_n => WZ[9].CLK
CLK_n => WZ[10].CLK
CLK_n => WZ[11].CLK
CLK_n => WZ[12].CLK
CLK_n => WZ[13].CLK
CLK_n => WZ[14].CLK
CLK_n => WZ[15].CLK
CLK_n => A[0]~reg0.CLK
CLK_n => A[1]~reg0.CLK
CLK_n => A[2]~reg0.CLK
CLK_n => A[3]~reg0.CLK
CLK_n => A[4]~reg0.CLK
CLK_n => A[5]~reg0.CLK
CLK_n => A[6]~reg0.CLK
CLK_n => A[7]~reg0.CLK
CLK_n => A[8]~reg0.CLK
CLK_n => A[9]~reg0.CLK
CLK_n => A[10]~reg0.CLK
CLK_n => A[11]~reg0.CLK
CLK_n => A[12]~reg0.CLK
CLK_n => A[13]~reg0.CLK
CLK_n => A[14]~reg0.CLK
CLK_n => A[15]~reg0.CLK
CLK_n => PC[0].CLK
CLK_n => PC[1].CLK
CLK_n => PC[2].CLK
CLK_n => PC[3].CLK
CLK_n => PC[4].CLK
CLK_n => PC[5].CLK
CLK_n => PC[6].CLK
CLK_n => PC[7].CLK
CLK_n => PC[8].CLK
CLK_n => PC[9].CLK
CLK_n => PC[10].CLK
CLK_n => PC[11].CLK
CLK_n => PC[12].CLK
CLK_n => PC[13].CLK
CLK_n => PC[14].CLK
CLK_n => PC[15].CLK
CEN => ClkEn.IN1
CEN => process_5.IN0
CEN => BusReq_s.OUTPUTSELECT
CEN => Auto_Wait_t2.OUTPUTSELECT
CEN => Auto_Wait_t1.OUTPUTSELECT
CEN => No_BTR.OUTPUTSELECT
CEN => IntE_FF1.OUTPUTSELECT
CEN => IntE_FF2.OUTPUTSELECT
CEN => Halt_FF.OUTPUTSELECT
CEN => M1_n.OUTPUTSELECT
CEN => BusAck.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => IntCycle.OUTPUTSELECT
CEN => NMICycle.OUTPUTSELECT
CEN => NMI_s.OUTPUTSELECT
WAIT_n => process_2.IN1
WAIT_n => process_5.IN1
WAIT_n => process_6.IN1
WAIT_n => process_6.IN1
INT_n => process_6.IN1
NMI_n => OldNMI_n.DATAA
NMI_n => process_6.IN1
BUSRQ_n => BusReq_s.DATAB
M1_n <= M1_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= T80_MCode:mcode.IORQ
NoRead <= T80_MCode:mcode.NoRead
Write <= T80_MCode:mcode.Write
RFSH_n <= RFSH_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
HALT_n <= Halt_FF.DB_MAX_OUTPUT_PORT_TYPE
BUSAK_n <= BUSAK_n.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DInst[0] => IR.DATAA
DInst[0] => IR.DATAB
DInst[1] => IR.DATAA
DInst[1] => IR.DATAB
DInst[2] => IR.DATAA
DInst[2] => IR.DATAB
DInst[3] => IR.DATAA
DInst[3] => IR.DATAB
DInst[4] => IR.DATAA
DInst[4] => IR.DATAB
DInst[5] => IR.DATAA
DInst[5] => IR.DATAB
DInst[6] => IR.DATAA
DInst[6] => IR.DATAB
DInst[7] => IR.DATAA
DInst[7] => IR.DATAB
DI[0] => Save_Mux.DATAB
DI[0] => Add1.IN32
DI[0] => A.DATAA
DI[0] => Mux15.IN7
DI[0] => A.DATAB
DI[0] => PC.DATAB
DI[0] => Add6.IN16
DI[0] => Add7.IN32
DI[0] => Add10.IN32
DI[0] => WZ.DATAB
DI[0] => WZ.DATAB
DI[0] => Equal23.IN15
DI[0] => F.IN0
DI[0] => Mux111.IN15
DI[0] => Mux119.IN15
DI[0] => BusA.DATAB
DI[0] => BusB.DATAB
DI[1] => Save_Mux.DATAB
DI[1] => Add1.IN31
DI[1] => A.DATAA
DI[1] => Mux14.IN7
DI[1] => A.DATAB
DI[1] => PC.DATAB
DI[1] => Add6.IN15
DI[1] => Add7.IN31
DI[1] => Add10.IN31
DI[1] => WZ.DATAB
DI[1] => WZ.DATAB
DI[1] => Equal23.IN14
DI[1] => F.IN1
DI[1] => Mux110.IN15
DI[1] => Mux118.IN15
DI[1] => BusA.DATAB
DI[1] => BusB.DATAB
DI[2] => Save_Mux.DATAB
DI[2] => Add1.IN30
DI[2] => A.DATAA
DI[2] => Mux13.IN7
DI[2] => A.DATAB
DI[2] => PC.DATAB
DI[2] => Add6.IN14
DI[2] => Add7.IN30
DI[2] => Add10.IN30
DI[2] => WZ.DATAB
DI[2] => WZ.DATAB
DI[2] => Equal23.IN13
DI[2] => F.IN1
DI[2] => Mux109.IN15
DI[2] => Mux117.IN15
DI[2] => BusA.DATAB
DI[2] => BusB.DATAB
DI[3] => Save_Mux.DATAB
DI[3] => Add1.IN29
DI[3] => A.DATAA
DI[3] => Mux12.IN7
DI[3] => A.DATAB
DI[3] => PC.DATAB
DI[3] => Add6.IN13
DI[3] => Add7.IN29
DI[3] => Add10.IN29
DI[3] => WZ.DATAB
DI[3] => WZ.DATAB
DI[3] => Equal23.IN12
DI[3] => F.IN1
DI[3] => F.DATAB
DI[3] => Mux108.IN15
DI[3] => Mux116.IN15
DI[3] => BusA.DATAB
DI[3] => BusB.DATAB
DI[4] => Save_Mux.DATAB
DI[4] => Add1.IN28
DI[4] => A.DATAA
DI[4] => Mux11.IN7
DI[4] => A.DATAB
DI[4] => PC.DATAB
DI[4] => Add6.IN12
DI[4] => Add7.IN28
DI[4] => Add10.IN28
DI[4] => WZ.DATAB
DI[4] => WZ.DATAB
DI[4] => Equal23.IN11
DI[4] => F.IN1
DI[4] => Mux107.IN15
DI[4] => Mux115.IN15
DI[4] => BusA.DATAB
DI[4] => BusB.DATAB
DI[5] => Save_Mux.DATAB
DI[5] => Add1.IN27
DI[5] => A.DATAA
DI[5] => Mux10.IN7
DI[5] => A.DATAB
DI[5] => PC.DATAB
DI[5] => Add6.IN11
DI[5] => Add7.IN27
DI[5] => Add10.IN27
DI[5] => WZ.DATAB
DI[5] => WZ.DATAB
DI[5] => Equal23.IN10
DI[5] => F.IN1
DI[5] => F.DATAB
DI[5] => Mux106.IN15
DI[5] => Mux114.IN15
DI[5] => BusA.DATAB
DI[5] => BusB.DATAB
DI[6] => Save_Mux.DATAB
DI[6] => Add1.IN26
DI[6] => A.DATAA
DI[6] => Mux9.IN7
DI[6] => A.DATAB
DI[6] => PC.DATAB
DI[6] => Add6.IN10
DI[6] => Add7.IN26
DI[6] => Add10.IN26
DI[6] => WZ.DATAB
DI[6] => WZ.DATAB
DI[6] => Equal23.IN9
DI[6] => F.IN1
DI[6] => Mux105.IN15
DI[6] => Mux113.IN15
DI[6] => BusA.DATAB
DI[6] => BusB.DATAB
DI[7] => Save_Mux.DATAB
DI[7] => Add1.IN25
DI[7] => A.DATAA
DI[7] => Mux8.IN7
DI[7] => A.DATAB
DI[7] => PC.DATAB
DI[7] => Add6.IN9
DI[7] => F.DATAB
DI[7] => Add7.IN17
DI[7] => Add7.IN18
DI[7] => Add7.IN19
DI[7] => Add7.IN20
DI[7] => Add7.IN21
DI[7] => Add7.IN22
DI[7] => Add7.IN23
DI[7] => Add7.IN24
DI[7] => Add7.IN25
DI[7] => Add10.IN17
DI[7] => Add10.IN18
DI[7] => Add10.IN19
DI[7] => Add10.IN20
DI[7] => Add10.IN21
DI[7] => Add10.IN22
DI[7] => Add10.IN23
DI[7] => Add10.IN24
DI[7] => Add10.IN25
DI[7] => WZ.DATAB
DI[7] => WZ.DATAB
DI[7] => Equal23.IN8
DI[7] => F.IN1
DI[7] => F.DATAB
DI[7] => Mux104.IN15
DI[7] => Mux112.IN15
DI[7] => BusA.DATAB
DI[7] => BusB.DATAB
DO[0] <= DO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MC[0] <= MCycle[0].DB_MAX_OUTPUT_PORT_TYPE
MC[1] <= MCycle[1].DB_MAX_OUTPUT_PORT_TYPE
MC[2] <= MCycle[2].DB_MAX_OUTPUT_PORT_TYPE
TS[0] <= TState[0].DB_MAX_OUTPUT_PORT_TYPE
TS[1] <= TState[1].DB_MAX_OUTPUT_PORT_TYPE
TS[2] <= TState[2].DB_MAX_OUTPUT_PORT_TYPE
IntCycle_n <= IntCycle.DB_MAX_OUTPUT_PORT_TYPE
IntE <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
Stop <= T80_MCode:mcode.I_DJNZ
out0 => process_4.IN1
REG[0] <= ACC[0].DB_MAX_OUTPUT_PORT_TYPE
REG[1] <= ACC[1].DB_MAX_OUTPUT_PORT_TYPE
REG[2] <= ACC[2].DB_MAX_OUTPUT_PORT_TYPE
REG[3] <= ACC[3].DB_MAX_OUTPUT_PORT_TYPE
REG[4] <= ACC[4].DB_MAX_OUTPUT_PORT_TYPE
REG[5] <= ACC[5].DB_MAX_OUTPUT_PORT_TYPE
REG[6] <= ACC[6].DB_MAX_OUTPUT_PORT_TYPE
REG[7] <= ACC[7].DB_MAX_OUTPUT_PORT_TYPE
REG[8] <= F[0].DB_MAX_OUTPUT_PORT_TYPE
REG[9] <= F[1].DB_MAX_OUTPUT_PORT_TYPE
REG[10] <= F[2].DB_MAX_OUTPUT_PORT_TYPE
REG[11] <= F[3].DB_MAX_OUTPUT_PORT_TYPE
REG[12] <= F[4].DB_MAX_OUTPUT_PORT_TYPE
REG[13] <= F[5].DB_MAX_OUTPUT_PORT_TYPE
REG[14] <= F[6].DB_MAX_OUTPUT_PORT_TYPE
REG[15] <= F[7].DB_MAX_OUTPUT_PORT_TYPE
REG[16] <= Ap[0].DB_MAX_OUTPUT_PORT_TYPE
REG[17] <= Ap[1].DB_MAX_OUTPUT_PORT_TYPE
REG[18] <= Ap[2].DB_MAX_OUTPUT_PORT_TYPE
REG[19] <= Ap[3].DB_MAX_OUTPUT_PORT_TYPE
REG[20] <= Ap[4].DB_MAX_OUTPUT_PORT_TYPE
REG[21] <= Ap[5].DB_MAX_OUTPUT_PORT_TYPE
REG[22] <= Ap[6].DB_MAX_OUTPUT_PORT_TYPE
REG[23] <= Ap[7].DB_MAX_OUTPUT_PORT_TYPE
REG[24] <= Fp[0].DB_MAX_OUTPUT_PORT_TYPE
REG[25] <= Fp[1].DB_MAX_OUTPUT_PORT_TYPE
REG[26] <= Fp[2].DB_MAX_OUTPUT_PORT_TYPE
REG[27] <= Fp[3].DB_MAX_OUTPUT_PORT_TYPE
REG[28] <= Fp[4].DB_MAX_OUTPUT_PORT_TYPE
REG[29] <= Fp[5].DB_MAX_OUTPUT_PORT_TYPE
REG[30] <= Fp[6].DB_MAX_OUTPUT_PORT_TYPE
REG[31] <= Fp[7].DB_MAX_OUTPUT_PORT_TYPE
REG[32] <= I[0].DB_MAX_OUTPUT_PORT_TYPE
REG[33] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
REG[34] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
REG[35] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
REG[36] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
REG[37] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
REG[38] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
REG[39] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
REG[40] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
REG[41] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
REG[42] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
REG[43] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
REG[44] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
REG[45] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
REG[46] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
REG[47] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
REG[48] <= SP[0].DB_MAX_OUTPUT_PORT_TYPE
REG[49] <= SP[1].DB_MAX_OUTPUT_PORT_TYPE
REG[50] <= SP[2].DB_MAX_OUTPUT_PORT_TYPE
REG[51] <= SP[3].DB_MAX_OUTPUT_PORT_TYPE
REG[52] <= SP[4].DB_MAX_OUTPUT_PORT_TYPE
REG[53] <= SP[5].DB_MAX_OUTPUT_PORT_TYPE
REG[54] <= SP[6].DB_MAX_OUTPUT_PORT_TYPE
REG[55] <= SP[7].DB_MAX_OUTPUT_PORT_TYPE
REG[56] <= SP[8].DB_MAX_OUTPUT_PORT_TYPE
REG[57] <= SP[9].DB_MAX_OUTPUT_PORT_TYPE
REG[58] <= SP[10].DB_MAX_OUTPUT_PORT_TYPE
REG[59] <= SP[11].DB_MAX_OUTPUT_PORT_TYPE
REG[60] <= SP[12].DB_MAX_OUTPUT_PORT_TYPE
REG[61] <= SP[13].DB_MAX_OUTPUT_PORT_TYPE
REG[62] <= SP[14].DB_MAX_OUTPUT_PORT_TYPE
REG[63] <= SP[15].DB_MAX_OUTPUT_PORT_TYPE
REG[64] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
REG[65] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
REG[66] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
REG[67] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
REG[68] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
REG[69] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
REG[70] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
REG[71] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
REG[72] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
REG[73] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
REG[74] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
REG[75] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
REG[76] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
REG[77] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
REG[78] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
REG[79] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
REG[80] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[81] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[82] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[83] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[84] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[85] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[86] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[87] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[88] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[89] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[90] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[91] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[92] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[93] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[94] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[95] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[96] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[97] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[98] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[99] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[100] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[101] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[102] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[103] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[104] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[105] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[106] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[107] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[108] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[109] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[110] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[111] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[112] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[113] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[114] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[115] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[116] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[117] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[118] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[119] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[120] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[121] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[122] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[123] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[124] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[125] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[126] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[127] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[128] <= T80_Reg:Regs.DOR[48]
REG[129] <= T80_Reg:Regs.DOR[49]
REG[130] <= T80_Reg:Regs.DOR[50]
REG[131] <= T80_Reg:Regs.DOR[51]
REG[132] <= T80_Reg:Regs.DOR[52]
REG[133] <= T80_Reg:Regs.DOR[53]
REG[134] <= T80_Reg:Regs.DOR[54]
REG[135] <= T80_Reg:Regs.DOR[55]
REG[136] <= T80_Reg:Regs.DOR[56]
REG[137] <= T80_Reg:Regs.DOR[57]
REG[138] <= T80_Reg:Regs.DOR[58]
REG[139] <= T80_Reg:Regs.DOR[59]
REG[140] <= T80_Reg:Regs.DOR[60]
REG[141] <= T80_Reg:Regs.DOR[61]
REG[142] <= T80_Reg:Regs.DOR[62]
REG[143] <= T80_Reg:Regs.DOR[63]
REG[144] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[145] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[146] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[147] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[148] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[149] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[150] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[151] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[152] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[153] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[154] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[155] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[156] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[157] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[158] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[159] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[160] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[161] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[162] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[163] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[164] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[165] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[166] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[167] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[168] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[169] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[170] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[171] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[172] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[173] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[174] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[175] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[176] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[177] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[178] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[179] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[180] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[181] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[182] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[183] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[184] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[185] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[186] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[187] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[188] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[189] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[190] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[191] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[192] <= T80_Reg:Regs.DOR[112]
REG[193] <= T80_Reg:Regs.DOR[113]
REG[194] <= T80_Reg:Regs.DOR[114]
REG[195] <= T80_Reg:Regs.DOR[115]
REG[196] <= T80_Reg:Regs.DOR[116]
REG[197] <= T80_Reg:Regs.DOR[117]
REG[198] <= T80_Reg:Regs.DOR[118]
REG[199] <= T80_Reg:Regs.DOR[119]
REG[200] <= T80_Reg:Regs.DOR[120]
REG[201] <= T80_Reg:Regs.DOR[121]
REG[202] <= T80_Reg:Regs.DOR[122]
REG[203] <= T80_Reg:Regs.DOR[123]
REG[204] <= T80_Reg:Regs.DOR[124]
REG[205] <= T80_Reg:Regs.DOR[125]
REG[206] <= T80_Reg:Regs.DOR[126]
REG[207] <= T80_Reg:Regs.DOR[127]
REG[208] <= IStatus[0].DB_MAX_OUTPUT_PORT_TYPE
REG[209] <= IStatus[1].DB_MAX_OUTPUT_PORT_TYPE
REG[210] <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
REG[211] <= IntE_FF2.DB_MAX_OUTPUT_PORT_TYPE
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => IStatus.OUTPUTSELECT
DIRSet => IStatus.OUTPUTSELECT
DIRSet => IntE_FF2.OUTPUTSELECT
DIRSet => IntE_FF1.OUTPUTSELECT
DIRSet => OldNMI_n.OUTPUTSELECT
DIRSet => BusReq_s.OUTPUTSELECT
DIRSet => BusAck.OUTPUTSELECT
DIRSet => T80_Reg:Regs.DIRSet
DIRSet => process_5.IN1
DIRSet => WZ[15].ENA
DIRSet => WZ[14].ENA
DIRSet => WZ[13].ENA
DIRSet => WZ[12].ENA
DIRSet => WZ[11].ENA
DIRSet => WZ[10].ENA
DIRSet => WZ[9].ENA
DIRSet => WZ[8].ENA
DIRSet => WZ[7].ENA
DIRSet => WZ[6].ENA
DIRSet => WZ[5].ENA
DIRSet => WZ[4].ENA
DIRSet => WZ[3].ENA
DIRSet => WZ[2].ENA
DIRSet => WZ[1].ENA
DIRSet => WZ[0].ENA
DIRSet => IR[7].ENA
DIRSet => IR[6].ENA
DIRSet => IR[5].ENA
DIRSet => IR[4].ENA
DIRSet => IR[3].ENA
DIRSet => IR[2].ENA
DIRSet => IR[1].ENA
DIRSet => IR[0].ENA
DIRSet => ISet[1].ENA
DIRSet => ISet[0].ENA
DIRSet => XY_State[1].ENA
DIRSet => XY_State[0].ENA
DIRSet => MCycles[2].ENA
DIRSet => MCycles[1].ENA
DIRSet => MCycles[0].ENA
DIRSet => DO[7]~reg0.ENA
DIRSet => DO[6]~reg0.ENA
DIRSet => DO[5]~reg0.ENA
DIRSet => DO[4]~reg0.ENA
DIRSet => DO[3]~reg0.ENA
DIRSet => DO[2]~reg0.ENA
DIRSet => DO[1]~reg0.ENA
DIRSet => DO[0]~reg0.ENA
DIRSet => Alternate.ENA
DIRSet => Read_To_Reg_r[4].ENA
DIRSet => Read_To_Reg_r[3].ENA
DIRSet => Read_To_Reg_r[2].ENA
DIRSet => Read_To_Reg_r[1].ENA
DIRSet => Read_To_Reg_r[0].ENA
DIRSet => Arith16_r.ENA
DIRSet => BTR_r.ENA
DIRSet => Z16_r.ENA
DIRSet => ALU_Op_r[3].ENA
DIRSet => ALU_Op_r[2].ENA
DIRSet => ALU_Op_r[1].ENA
DIRSet => ALU_Op_r[0].ENA
DIRSet => Save_ALU_r.ENA
DIRSet => PreserveC_r.ENA
DIRSet => XY_Ind.ENA
DIRSet => I_RXDD.ENA
DIRSet => MCycle[2].ENA
DIRSet => MCycle[1].ENA
DIRSet => MCycle[0].ENA
DIRSet => TState[2].ENA
DIRSet => TState[1].ENA
DIRSet => TState[0].ENA
DIRSet => Pre_XY_F_M[2].ENA
DIRSet => Pre_XY_F_M[1].ENA
DIRSet => Pre_XY_F_M[0].ENA
DIRSet => Halt_FF.ENA
DIRSet => NMICycle.ENA
DIRSet => IntCycle.ENA
DIRSet => No_BTR.ENA
DIRSet => Auto_Wait_t1.ENA
DIRSet => Auto_Wait_t2.ENA
DIRSet => M1_n~reg0.ENA
DIRSet => NMI_s.ENA
DIR[0] => ACC.DATAB
DIR[1] => ACC.DATAB
DIR[2] => ACC.DATAB
DIR[3] => ACC.DATAB
DIR[4] => ACC.DATAB
DIR[5] => ACC.DATAB
DIR[6] => ACC.DATAB
DIR[7] => ACC.DATAB
DIR[8] => F.DATAB
DIR[9] => F.DATAB
DIR[10] => F.DATAB
DIR[11] => F.DATAB
DIR[12] => F.DATAB
DIR[13] => F.DATAB
DIR[14] => F.DATAB
DIR[15] => F.DATAB
DIR[16] => Ap.DATAB
DIR[17] => Ap.DATAB
DIR[18] => Ap.DATAB
DIR[19] => Ap.DATAB
DIR[20] => Ap.DATAB
DIR[21] => Ap.DATAB
DIR[22] => Ap.DATAB
DIR[23] => Ap.DATAB
DIR[24] => Fp.DATAB
DIR[25] => Fp.DATAB
DIR[26] => Fp.DATAB
DIR[27] => Fp.DATAB
DIR[28] => Fp.DATAB
DIR[29] => Fp.DATAB
DIR[30] => Fp.DATAB
DIR[31] => Fp.DATAB
DIR[32] => I.DATAB
DIR[33] => I.DATAB
DIR[34] => I.DATAB
DIR[35] => I.DATAB
DIR[36] => I.DATAB
DIR[37] => I.DATAB
DIR[38] => I.DATAB
DIR[39] => I.DATAB
DIR[40] => R.DATAB
DIR[41] => R.DATAB
DIR[42] => R.DATAB
DIR[43] => R.DATAB
DIR[44] => R.DATAB
DIR[45] => R.DATAB
DIR[46] => R.DATAB
DIR[47] => R.DATAB
DIR[48] => SP.DATAB
DIR[49] => SP.DATAB
DIR[50] => SP.DATAB
DIR[51] => SP.DATAB
DIR[52] => SP.DATAB
DIR[53] => SP.DATAB
DIR[54] => SP.DATAB
DIR[55] => SP.DATAB
DIR[56] => SP.DATAB
DIR[57] => SP.DATAB
DIR[58] => SP.DATAB
DIR[59] => SP.DATAB
DIR[60] => SP.DATAB
DIR[61] => SP.DATAB
DIR[62] => SP.DATAB
DIR[63] => SP.DATAB
DIR[64] => PC.DATAB
DIR[64] => A.DATAB
DIR[65] => PC.DATAB
DIR[65] => A.DATAB
DIR[66] => PC.DATAB
DIR[66] => A.DATAB
DIR[67] => PC.DATAB
DIR[67] => A.DATAB
DIR[68] => PC.DATAB
DIR[68] => A.DATAB
DIR[69] => PC.DATAB
DIR[69] => A.DATAB
DIR[70] => PC.DATAB
DIR[70] => A.DATAB
DIR[71] => PC.DATAB
DIR[71] => A.DATAB
DIR[72] => PC.DATAB
DIR[72] => A.DATAB
DIR[73] => PC.DATAB
DIR[73] => A.DATAB
DIR[74] => PC.DATAB
DIR[74] => A.DATAB
DIR[75] => PC.DATAB
DIR[75] => A.DATAB
DIR[76] => PC.DATAB
DIR[76] => A.DATAB
DIR[77] => PC.DATAB
DIR[77] => A.DATAB
DIR[78] => PC.DATAB
DIR[78] => A.DATAB
DIR[79] => PC.DATAB
DIR[79] => A.DATAB
DIR[80] => T80_Reg:Regs.DIR[0]
DIR[81] => T80_Reg:Regs.DIR[1]
DIR[82] => T80_Reg:Regs.DIR[2]
DIR[83] => T80_Reg:Regs.DIR[3]
DIR[84] => T80_Reg:Regs.DIR[4]
DIR[85] => T80_Reg:Regs.DIR[5]
DIR[86] => T80_Reg:Regs.DIR[6]
DIR[87] => T80_Reg:Regs.DIR[7]
DIR[88] => T80_Reg:Regs.DIR[8]
DIR[89] => T80_Reg:Regs.DIR[9]
DIR[90] => T80_Reg:Regs.DIR[10]
DIR[91] => T80_Reg:Regs.DIR[11]
DIR[92] => T80_Reg:Regs.DIR[12]
DIR[93] => T80_Reg:Regs.DIR[13]
DIR[94] => T80_Reg:Regs.DIR[14]
DIR[95] => T80_Reg:Regs.DIR[15]
DIR[96] => T80_Reg:Regs.DIR[16]
DIR[97] => T80_Reg:Regs.DIR[17]
DIR[98] => T80_Reg:Regs.DIR[18]
DIR[99] => T80_Reg:Regs.DIR[19]
DIR[100] => T80_Reg:Regs.DIR[20]
DIR[101] => T80_Reg:Regs.DIR[21]
DIR[102] => T80_Reg:Regs.DIR[22]
DIR[103] => T80_Reg:Regs.DIR[23]
DIR[104] => T80_Reg:Regs.DIR[24]
DIR[105] => T80_Reg:Regs.DIR[25]
DIR[106] => T80_Reg:Regs.DIR[26]
DIR[107] => T80_Reg:Regs.DIR[27]
DIR[108] => T80_Reg:Regs.DIR[28]
DIR[109] => T80_Reg:Regs.DIR[29]
DIR[110] => T80_Reg:Regs.DIR[30]
DIR[111] => T80_Reg:Regs.DIR[31]
DIR[112] => T80_Reg:Regs.DIR[32]
DIR[113] => T80_Reg:Regs.DIR[33]
DIR[114] => T80_Reg:Regs.DIR[34]
DIR[115] => T80_Reg:Regs.DIR[35]
DIR[116] => T80_Reg:Regs.DIR[36]
DIR[117] => T80_Reg:Regs.DIR[37]
DIR[118] => T80_Reg:Regs.DIR[38]
DIR[119] => T80_Reg:Regs.DIR[39]
DIR[120] => T80_Reg:Regs.DIR[40]
DIR[121] => T80_Reg:Regs.DIR[41]
DIR[122] => T80_Reg:Regs.DIR[42]
DIR[123] => T80_Reg:Regs.DIR[43]
DIR[124] => T80_Reg:Regs.DIR[44]
DIR[125] => T80_Reg:Regs.DIR[45]
DIR[126] => T80_Reg:Regs.DIR[46]
DIR[127] => T80_Reg:Regs.DIR[47]
DIR[128] => T80_Reg:Regs.DIR[48]
DIR[129] => T80_Reg:Regs.DIR[49]
DIR[130] => T80_Reg:Regs.DIR[50]
DIR[131] => T80_Reg:Regs.DIR[51]
DIR[132] => T80_Reg:Regs.DIR[52]
DIR[133] => T80_Reg:Regs.DIR[53]
DIR[134] => T80_Reg:Regs.DIR[54]
DIR[135] => T80_Reg:Regs.DIR[55]
DIR[136] => T80_Reg:Regs.DIR[56]
DIR[137] => T80_Reg:Regs.DIR[57]
DIR[138] => T80_Reg:Regs.DIR[58]
DIR[139] => T80_Reg:Regs.DIR[59]
DIR[140] => T80_Reg:Regs.DIR[60]
DIR[141] => T80_Reg:Regs.DIR[61]
DIR[142] => T80_Reg:Regs.DIR[62]
DIR[143] => T80_Reg:Regs.DIR[63]
DIR[144] => T80_Reg:Regs.DIR[64]
DIR[145] => T80_Reg:Regs.DIR[65]
DIR[146] => T80_Reg:Regs.DIR[66]
DIR[147] => T80_Reg:Regs.DIR[67]
DIR[148] => T80_Reg:Regs.DIR[68]
DIR[149] => T80_Reg:Regs.DIR[69]
DIR[150] => T80_Reg:Regs.DIR[70]
DIR[151] => T80_Reg:Regs.DIR[71]
DIR[152] => T80_Reg:Regs.DIR[72]
DIR[153] => T80_Reg:Regs.DIR[73]
DIR[154] => T80_Reg:Regs.DIR[74]
DIR[155] => T80_Reg:Regs.DIR[75]
DIR[156] => T80_Reg:Regs.DIR[76]
DIR[157] => T80_Reg:Regs.DIR[77]
DIR[158] => T80_Reg:Regs.DIR[78]
DIR[159] => T80_Reg:Regs.DIR[79]
DIR[160] => T80_Reg:Regs.DIR[80]
DIR[161] => T80_Reg:Regs.DIR[81]
DIR[162] => T80_Reg:Regs.DIR[82]
DIR[163] => T80_Reg:Regs.DIR[83]
DIR[164] => T80_Reg:Regs.DIR[84]
DIR[165] => T80_Reg:Regs.DIR[85]
DIR[166] => T80_Reg:Regs.DIR[86]
DIR[167] => T80_Reg:Regs.DIR[87]
DIR[168] => T80_Reg:Regs.DIR[88]
DIR[169] => T80_Reg:Regs.DIR[89]
DIR[170] => T80_Reg:Regs.DIR[90]
DIR[171] => T80_Reg:Regs.DIR[91]
DIR[172] => T80_Reg:Regs.DIR[92]
DIR[173] => T80_Reg:Regs.DIR[93]
DIR[174] => T80_Reg:Regs.DIR[94]
DIR[175] => T80_Reg:Regs.DIR[95]
DIR[176] => T80_Reg:Regs.DIR[96]
DIR[177] => T80_Reg:Regs.DIR[97]
DIR[178] => T80_Reg:Regs.DIR[98]
DIR[179] => T80_Reg:Regs.DIR[99]
DIR[180] => T80_Reg:Regs.DIR[100]
DIR[181] => T80_Reg:Regs.DIR[101]
DIR[182] => T80_Reg:Regs.DIR[102]
DIR[183] => T80_Reg:Regs.DIR[103]
DIR[184] => T80_Reg:Regs.DIR[104]
DIR[185] => T80_Reg:Regs.DIR[105]
DIR[186] => T80_Reg:Regs.DIR[106]
DIR[187] => T80_Reg:Regs.DIR[107]
DIR[188] => T80_Reg:Regs.DIR[108]
DIR[189] => T80_Reg:Regs.DIR[109]
DIR[190] => T80_Reg:Regs.DIR[110]
DIR[191] => T80_Reg:Regs.DIR[111]
DIR[192] => T80_Reg:Regs.DIR[112]
DIR[193] => T80_Reg:Regs.DIR[113]
DIR[194] => T80_Reg:Regs.DIR[114]
DIR[195] => T80_Reg:Regs.DIR[115]
DIR[196] => T80_Reg:Regs.DIR[116]
DIR[197] => T80_Reg:Regs.DIR[117]
DIR[198] => T80_Reg:Regs.DIR[118]
DIR[199] => T80_Reg:Regs.DIR[119]
DIR[200] => T80_Reg:Regs.DIR[120]
DIR[201] => T80_Reg:Regs.DIR[121]
DIR[202] => T80_Reg:Regs.DIR[122]
DIR[203] => T80_Reg:Regs.DIR[123]
DIR[204] => T80_Reg:Regs.DIR[124]
DIR[205] => T80_Reg:Regs.DIR[125]
DIR[206] => T80_Reg:Regs.DIR[126]
DIR[207] => T80_Reg:Regs.DIR[127]
DIR[208] => IStatus.DATAB
DIR[209] => IStatus.DATAB
DIR[210] => IntE_FF1.DATAB
DIR[211] => IntE_FF2.DATAB


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|Z80IP:cpu|T80s:cpu|T80:u0|T80_MCode:mcode
IR[0] => Mux5.IN7
IR[0] => Mux28.IN7
IR[0] => Set_BusB_To.DATAB
IR[0] => Mux58.IN263
IR[0] => Mux59.IN263
IR[0] => Mux60.IN263
IR[0] => Mux61.IN158
IR[0] => Mux61.IN159
IR[0] => Mux61.IN160
IR[0] => Mux61.IN161
IR[0] => Mux61.IN162
IR[0] => Mux61.IN163
IR[0] => Mux61.IN164
IR[0] => Mux61.IN165
IR[0] => Mux61.IN166
IR[0] => Mux61.IN167
IR[0] => Mux61.IN168
IR[0] => Mux61.IN169
IR[0] => Mux61.IN170
IR[0] => Mux61.IN171
IR[0] => Mux61.IN172
IR[0] => Mux61.IN173
IR[0] => Mux61.IN174
IR[0] => Mux61.IN175
IR[0] => Mux61.IN176
IR[0] => Mux61.IN177
IR[0] => Mux61.IN178
IR[0] => Mux61.IN179
IR[0] => Mux61.IN180
IR[0] => Mux61.IN181
IR[0] => Mux61.IN182
IR[0] => Mux61.IN183
IR[0] => Mux61.IN184
IR[0] => Mux61.IN185
IR[0] => Mux61.IN186
IR[0] => Mux61.IN187
IR[0] => Mux61.IN188
IR[0] => Mux61.IN189
IR[0] => Mux61.IN190
IR[0] => Mux61.IN191
IR[0] => Mux61.IN192
IR[0] => Mux61.IN193
IR[0] => Mux61.IN194
IR[0] => Mux61.IN195
IR[0] => Mux61.IN196
IR[0] => Mux61.IN197
IR[0] => Mux61.IN198
IR[0] => Mux61.IN199
IR[0] => Mux61.IN200
IR[0] => Mux61.IN201
IR[0] => Mux61.IN202
IR[0] => Mux61.IN203
IR[0] => Mux61.IN204
IR[0] => Mux61.IN205
IR[0] => Mux61.IN206
IR[0] => Mux61.IN207
IR[0] => Mux61.IN208
IR[0] => Mux61.IN209
IR[0] => Mux61.IN210
IR[0] => Mux61.IN211
IR[0] => Mux61.IN212
IR[0] => Mux61.IN213
IR[0] => Mux61.IN214
IR[0] => Mux61.IN215
IR[0] => Mux61.IN216
IR[0] => Mux61.IN217
IR[0] => Mux61.IN218
IR[0] => Mux61.IN219
IR[0] => Mux61.IN220
IR[0] => Mux61.IN221
IR[0] => Mux61.IN222
IR[0] => Mux61.IN223
IR[0] => Mux61.IN224
IR[0] => Mux61.IN225
IR[0] => Mux61.IN226
IR[0] => Mux61.IN227
IR[0] => Mux61.IN228
IR[0] => Mux61.IN229
IR[0] => Mux61.IN230
IR[0] => Mux61.IN231
IR[0] => Mux61.IN232
IR[0] => Mux61.IN233
IR[0] => Mux61.IN234
IR[0] => Mux61.IN235
IR[0] => Mux61.IN236
IR[0] => Mux61.IN237
IR[0] => Mux61.IN238
IR[0] => Mux61.IN239
IR[0] => Mux61.IN240
IR[0] => Mux61.IN241
IR[0] => Mux61.IN242
IR[0] => Mux61.IN243
IR[0] => Mux61.IN244
IR[0] => Mux61.IN245
IR[0] => Mux61.IN246
IR[0] => Mux61.IN247
IR[0] => Mux61.IN248
IR[0] => Mux61.IN249
IR[0] => Mux61.IN250
IR[0] => Mux61.IN251
IR[0] => Mux61.IN252
IR[0] => Mux61.IN253
IR[0] => Mux61.IN254
IR[0] => Mux61.IN255
IR[0] => Mux61.IN256
IR[0] => Mux61.IN257
IR[0] => Mux61.IN258
IR[0] => Mux61.IN259
IR[0] => Mux61.IN260
IR[0] => Mux61.IN261
IR[0] => Mux61.IN262
IR[0] => Mux61.IN263
IR[0] => Mux62.IN263
IR[0] => Mux63.IN69
IR[0] => Mux64.IN263
IR[0] => Mux65.IN263
IR[0] => Mux66.IN263
IR[0] => Mux67.IN263
IR[0] => Mux68.IN263
IR[0] => Mux69.IN262
IR[0] => Mux70.IN263
IR[0] => Mux71.IN263
IR[0] => Mux72.IN263
IR[0] => Mux73.IN263
IR[0] => Mux74.IN263
IR[0] => Mux75.IN263
IR[0] => Mux76.IN263
IR[0] => Mux77.IN263
IR[0] => Mux78.IN263
IR[0] => Mux79.IN69
IR[0] => Mux80.IN263
IR[0] => Mux81.IN263
IR[0] => Mux82.IN263
IR[0] => Mux83.IN263
IR[0] => Mux84.IN263
IR[0] => Mux85.IN263
IR[0] => Mux86.IN263
IR[0] => Mux87.IN263
IR[0] => Mux88.IN263
IR[0] => Mux89.IN263
IR[0] => Mux90.IN263
IR[0] => Mux91.IN263
IR[0] => Mux92.IN263
IR[0] => Mux93.IN263
IR[0] => Mux94.IN263
IR[0] => Mux95.IN263
IR[0] => Mux96.IN263
IR[0] => Mux97.IN263
IR[0] => Mux98.IN263
IR[0] => Mux99.IN263
IR[0] => Mux100.IN263
IR[0] => Mux101.IN263
IR[0] => Mux102.IN263
IR[0] => Mux103.IN263
IR[0] => Mux104.IN263
IR[0] => Mux105.IN263
IR[0] => Mux106.IN263
IR[0] => Mux107.IN69
IR[0] => Mux108.IN263
IR[0] => Mux109.IN263
IR[0] => Mux110.IN263
IR[0] => Mux111.IN263
IR[0] => Mux112.IN36
IR[0] => Mux113.IN263
IR[0] => Mux114.IN263
IR[0] => Mux115.IN263
IR[0] => Mux118.IN36
IR[0] => Mux119.IN36
IR[0] => Mux120.IN36
IR[0] => Mux121.IN36
IR[0] => Mux122.IN36
IR[0] => Mux123.IN36
IR[0] => Mux124.IN36
IR[0] => Mux125.IN36
IR[0] => Mux126.IN36
IR[0] => Mux127.IN36
IR[0] => Mux128.IN36
IR[0] => Mux129.IN36
IR[0] => Mux130.IN36
IR[0] => Mux192.IN69
IR[0] => Mux193.IN134
IR[0] => Mux194.IN134
IR[0] => Mux195.IN263
IR[0] => Mux196.IN263
IR[0] => Mux197.IN263
IR[0] => Mux198.IN134
IR[0] => Mux199.IN36
IR[0] => Mux200.IN134
IR[0] => Mux201.IN69
IR[0] => Mux202.IN69
IR[0] => Mux203.IN263
IR[0] => Mux204.IN69
IR[0] => Mux205.IN263
IR[0] => Mux206.IN69
IR[0] => Mux207.IN263
IR[0] => Mux208.IN69
IR[0] => Mux209.IN263
IR[0] => Mux210.IN263
IR[0] => Mux211.IN263
IR[0] => Mux212.IN69
IR[0] => Mux213.IN134
IR[0] => Mux214.IN263
IR[0] => Mux215.IN263
IR[0] => Mux216.IN69
IR[0] => Mux217.IN263
IR[0] => Mux218.IN69
IR[0] => Mux219.IN69
IR[0] => Mux220.IN69
IR[0] => Mux221.IN69
IR[0] => Mux222.IN263
IR[0] => Mux223.IN263
IR[0] => Mux224.IN263
IR[0] => Mux225.IN263
IR[0] => Mux226.IN69
IR[0] => Mux227.IN263
IR[0] => Mux228.IN263
IR[0] => Mux229.IN69
IR[0] => Mux230.IN69
IR[0] => Mux231.IN36
IR[0] => Mux232.IN134
IR[0] => Mux233.IN263
IR[0] => Mux234.IN134
IR[0] => Mux235.IN134
IR[0] => Mux236.IN263
IR[0] => Mux237.IN263
IR[0] => Mux238.IN36
IR[0] => Mux239.IN69
IR[0] => Mux240.IN36
IR[0] => Mux241.IN69
IR[0] => Mux245.IN3
IR[0] => Mux250.IN3
IR[0] => Set_BusB_To.DATAB
IR[0] => Equal6.IN7
IR[0] => Equal8.IN3
IR[1] => Mux4.IN7
IR[1] => Mux27.IN7
IR[1] => Set_BusB_To.DATAB
IR[1] => Mux58.IN262
IR[1] => Mux59.IN262
IR[1] => Mux60.IN157
IR[1] => Mux60.IN158
IR[1] => Mux60.IN159
IR[1] => Mux60.IN160
IR[1] => Mux60.IN161
IR[1] => Mux60.IN162
IR[1] => Mux60.IN163
IR[1] => Mux60.IN164
IR[1] => Mux60.IN165
IR[1] => Mux60.IN166
IR[1] => Mux60.IN167
IR[1] => Mux60.IN168
IR[1] => Mux60.IN169
IR[1] => Mux60.IN170
IR[1] => Mux60.IN171
IR[1] => Mux60.IN172
IR[1] => Mux60.IN173
IR[1] => Mux60.IN174
IR[1] => Mux60.IN175
IR[1] => Mux60.IN176
IR[1] => Mux60.IN177
IR[1] => Mux60.IN178
IR[1] => Mux60.IN179
IR[1] => Mux60.IN180
IR[1] => Mux60.IN181
IR[1] => Mux60.IN182
IR[1] => Mux60.IN183
IR[1] => Mux60.IN184
IR[1] => Mux60.IN185
IR[1] => Mux60.IN186
IR[1] => Mux60.IN187
IR[1] => Mux60.IN188
IR[1] => Mux60.IN189
IR[1] => Mux60.IN190
IR[1] => Mux60.IN191
IR[1] => Mux60.IN192
IR[1] => Mux60.IN193
IR[1] => Mux60.IN194
IR[1] => Mux60.IN195
IR[1] => Mux60.IN196
IR[1] => Mux60.IN197
IR[1] => Mux60.IN198
IR[1] => Mux60.IN199
IR[1] => Mux60.IN200
IR[1] => Mux60.IN201
IR[1] => Mux60.IN202
IR[1] => Mux60.IN203
IR[1] => Mux60.IN204
IR[1] => Mux60.IN205
IR[1] => Mux60.IN206
IR[1] => Mux60.IN207
IR[1] => Mux60.IN208
IR[1] => Mux60.IN209
IR[1] => Mux60.IN210
IR[1] => Mux60.IN211
IR[1] => Mux60.IN212
IR[1] => Mux60.IN213
IR[1] => Mux60.IN214
IR[1] => Mux60.IN215
IR[1] => Mux60.IN216
IR[1] => Mux60.IN217
IR[1] => Mux60.IN218
IR[1] => Mux60.IN219
IR[1] => Mux60.IN220
IR[1] => Mux60.IN221
IR[1] => Mux60.IN222
IR[1] => Mux60.IN223
IR[1] => Mux60.IN224
IR[1] => Mux60.IN225
IR[1] => Mux60.IN226
IR[1] => Mux60.IN227
IR[1] => Mux60.IN228
IR[1] => Mux60.IN229
IR[1] => Mux60.IN230
IR[1] => Mux60.IN231
IR[1] => Mux60.IN232
IR[1] => Mux60.IN233
IR[1] => Mux60.IN234
IR[1] => Mux60.IN235
IR[1] => Mux60.IN236
IR[1] => Mux60.IN237
IR[1] => Mux60.IN238
IR[1] => Mux60.IN239
IR[1] => Mux60.IN240
IR[1] => Mux60.IN241
IR[1] => Mux60.IN242
IR[1] => Mux60.IN243
IR[1] => Mux60.IN244
IR[1] => Mux60.IN245
IR[1] => Mux60.IN246
IR[1] => Mux60.IN247
IR[1] => Mux60.IN248
IR[1] => Mux60.IN249
IR[1] => Mux60.IN250
IR[1] => Mux60.IN251
IR[1] => Mux60.IN252
IR[1] => Mux60.IN253
IR[1] => Mux60.IN254
IR[1] => Mux60.IN255
IR[1] => Mux60.IN256
IR[1] => Mux60.IN257
IR[1] => Mux60.IN258
IR[1] => Mux60.IN259
IR[1] => Mux60.IN260
IR[1] => Mux60.IN261
IR[1] => Mux60.IN262
IR[1] => Mux61.IN157
IR[1] => Mux62.IN262
IR[1] => Mux63.IN68
IR[1] => Mux64.IN262
IR[1] => Mux65.IN262
IR[1] => Mux66.IN262
IR[1] => Mux67.IN262
IR[1] => Mux68.IN262
IR[1] => Mux69.IN261
IR[1] => Mux70.IN262
IR[1] => Mux71.IN262
IR[1] => Mux72.IN262
IR[1] => Mux73.IN262
IR[1] => Mux74.IN262
IR[1] => Mux75.IN262
IR[1] => Mux76.IN262
IR[1] => Mux77.IN262
IR[1] => Mux78.IN262
IR[1] => Mux79.IN68
IR[1] => Mux80.IN262
IR[1] => Mux81.IN262
IR[1] => Mux82.IN262
IR[1] => Mux83.IN262
IR[1] => Mux84.IN262
IR[1] => Mux85.IN262
IR[1] => Mux86.IN262
IR[1] => Mux87.IN262
IR[1] => Mux88.IN262
IR[1] => Mux89.IN262
IR[1] => Mux90.IN262
IR[1] => Mux91.IN262
IR[1] => Mux92.IN262
IR[1] => Mux93.IN262
IR[1] => Mux94.IN262
IR[1] => Mux95.IN262
IR[1] => Mux96.IN262
IR[1] => Mux97.IN262
IR[1] => Mux98.IN262
IR[1] => Mux99.IN262
IR[1] => Mux100.IN262
IR[1] => Mux101.IN262
IR[1] => Mux102.IN262
IR[1] => Mux103.IN262
IR[1] => Mux104.IN262
IR[1] => Mux105.IN262
IR[1] => Mux106.IN262
IR[1] => Mux107.IN68
IR[1] => Mux108.IN262
IR[1] => Mux109.IN262
IR[1] => Mux110.IN262
IR[1] => Mux111.IN262
IR[1] => Mux112.IN35
IR[1] => Mux113.IN262
IR[1] => Mux114.IN262
IR[1] => Mux115.IN262
IR[1] => Mux118.IN35
IR[1] => Mux119.IN35
IR[1] => Mux120.IN35
IR[1] => Mux121.IN35
IR[1] => Mux122.IN35
IR[1] => Mux123.IN35
IR[1] => Mux124.IN35
IR[1] => Mux125.IN35
IR[1] => Mux126.IN35
IR[1] => Mux127.IN35
IR[1] => Mux128.IN35
IR[1] => Mux129.IN35
IR[1] => Mux130.IN35
IR[1] => Mux192.IN68
IR[1] => Mux193.IN133
IR[1] => Mux194.IN133
IR[1] => Mux195.IN262
IR[1] => Mux196.IN262
IR[1] => Mux197.IN262
IR[1] => Mux198.IN133
IR[1] => Mux199.IN35
IR[1] => Mux200.IN133
IR[1] => Mux201.IN68
IR[1] => Mux202.IN68
IR[1] => Mux203.IN262
IR[1] => Mux204.IN68
IR[1] => Mux205.IN262
IR[1] => Mux206.IN68
IR[1] => Mux207.IN262
IR[1] => Mux208.IN68
IR[1] => Mux209.IN262
IR[1] => Mux210.IN262
IR[1] => Mux211.IN262
IR[1] => Mux212.IN68
IR[1] => Mux213.IN133
IR[1] => Mux214.IN262
IR[1] => Mux215.IN262
IR[1] => Mux216.IN68
IR[1] => Mux217.IN262
IR[1] => Mux218.IN68
IR[1] => Mux219.IN68
IR[1] => Mux220.IN68
IR[1] => Mux221.IN68
IR[1] => Mux222.IN262
IR[1] => Mux223.IN262
IR[1] => Mux224.IN262
IR[1] => Mux225.IN262
IR[1] => Mux226.IN68
IR[1] => Mux227.IN262
IR[1] => Mux228.IN262
IR[1] => Mux229.IN68
IR[1] => Mux230.IN68
IR[1] => Mux231.IN35
IR[1] => Mux232.IN133
IR[1] => Mux233.IN262
IR[1] => Mux234.IN133
IR[1] => Mux235.IN133
IR[1] => Mux236.IN262
IR[1] => Mux237.IN262
IR[1] => Mux238.IN35
IR[1] => Mux239.IN68
IR[1] => Mux240.IN35
IR[1] => Mux241.IN68
IR[1] => Mux244.IN3
IR[1] => Mux249.IN3
IR[1] => Set_BusB_To.DATAB
IR[1] => Equal6.IN6
IR[1] => Equal8.IN7
IR[2] => Mux3.IN7
IR[2] => Mux26.IN7
IR[2] => Set_BusB_To.DATAB
IR[2] => Mux58.IN261
IR[2] => Mux59.IN156
IR[2] => Mux59.IN157
IR[2] => Mux59.IN158
IR[2] => Mux59.IN159
IR[2] => Mux59.IN160
IR[2] => Mux59.IN161
IR[2] => Mux59.IN162
IR[2] => Mux59.IN163
IR[2] => Mux59.IN164
IR[2] => Mux59.IN165
IR[2] => Mux59.IN166
IR[2] => Mux59.IN167
IR[2] => Mux59.IN168
IR[2] => Mux59.IN169
IR[2] => Mux59.IN170
IR[2] => Mux59.IN171
IR[2] => Mux59.IN172
IR[2] => Mux59.IN173
IR[2] => Mux59.IN174
IR[2] => Mux59.IN175
IR[2] => Mux59.IN176
IR[2] => Mux59.IN177
IR[2] => Mux59.IN178
IR[2] => Mux59.IN179
IR[2] => Mux59.IN180
IR[2] => Mux59.IN181
IR[2] => Mux59.IN182
IR[2] => Mux59.IN183
IR[2] => Mux59.IN184
IR[2] => Mux59.IN185
IR[2] => Mux59.IN186
IR[2] => Mux59.IN187
IR[2] => Mux59.IN188
IR[2] => Mux59.IN189
IR[2] => Mux59.IN190
IR[2] => Mux59.IN191
IR[2] => Mux59.IN192
IR[2] => Mux59.IN193
IR[2] => Mux59.IN194
IR[2] => Mux59.IN195
IR[2] => Mux59.IN196
IR[2] => Mux59.IN197
IR[2] => Mux59.IN198
IR[2] => Mux59.IN199
IR[2] => Mux59.IN200
IR[2] => Mux59.IN201
IR[2] => Mux59.IN202
IR[2] => Mux59.IN203
IR[2] => Mux59.IN204
IR[2] => Mux59.IN205
IR[2] => Mux59.IN206
IR[2] => Mux59.IN207
IR[2] => Mux59.IN208
IR[2] => Mux59.IN209
IR[2] => Mux59.IN210
IR[2] => Mux59.IN211
IR[2] => Mux59.IN212
IR[2] => Mux59.IN213
IR[2] => Mux59.IN214
IR[2] => Mux59.IN215
IR[2] => Mux59.IN216
IR[2] => Mux59.IN217
IR[2] => Mux59.IN218
IR[2] => Mux59.IN219
IR[2] => Mux59.IN220
IR[2] => Mux59.IN221
IR[2] => Mux59.IN222
IR[2] => Mux59.IN223
IR[2] => Mux59.IN224
IR[2] => Mux59.IN225
IR[2] => Mux59.IN226
IR[2] => Mux59.IN227
IR[2] => Mux59.IN228
IR[2] => Mux59.IN229
IR[2] => Mux59.IN230
IR[2] => Mux59.IN231
IR[2] => Mux59.IN232
IR[2] => Mux59.IN233
IR[2] => Mux59.IN234
IR[2] => Mux59.IN235
IR[2] => Mux59.IN236
IR[2] => Mux59.IN237
IR[2] => Mux59.IN238
IR[2] => Mux59.IN239
IR[2] => Mux59.IN240
IR[2] => Mux59.IN241
IR[2] => Mux59.IN242
IR[2] => Mux59.IN243
IR[2] => Mux59.IN244
IR[2] => Mux59.IN245
IR[2] => Mux59.IN246
IR[2] => Mux59.IN247
IR[2] => Mux59.IN248
IR[2] => Mux59.IN249
IR[2] => Mux59.IN250
IR[2] => Mux59.IN251
IR[2] => Mux59.IN252
IR[2] => Mux59.IN253
IR[2] => Mux59.IN254
IR[2] => Mux59.IN255
IR[2] => Mux59.IN256
IR[2] => Mux59.IN257
IR[2] => Mux59.IN258
IR[2] => Mux59.IN259
IR[2] => Mux59.IN260
IR[2] => Mux59.IN261
IR[2] => Mux60.IN156
IR[2] => Mux61.IN156
IR[2] => Mux62.IN261
IR[2] => Mux63.IN67
IR[2] => Mux64.IN261
IR[2] => Mux65.IN261
IR[2] => Mux66.IN261
IR[2] => Mux67.IN261
IR[2] => Mux68.IN261
IR[2] => Mux69.IN260
IR[2] => Mux70.IN261
IR[2] => Mux71.IN261
IR[2] => Mux72.IN261
IR[2] => Mux73.IN261
IR[2] => Mux74.IN261
IR[2] => Mux75.IN261
IR[2] => Mux76.IN261
IR[2] => Mux77.IN261
IR[2] => Mux78.IN261
IR[2] => Mux79.IN67
IR[2] => Mux80.IN261
IR[2] => Mux81.IN261
IR[2] => Mux82.IN261
IR[2] => Mux83.IN261
IR[2] => Mux84.IN261
IR[2] => Mux85.IN261
IR[2] => Mux86.IN261
IR[2] => Mux87.IN261
IR[2] => Mux88.IN261
IR[2] => Mux89.IN261
IR[2] => Mux90.IN261
IR[2] => Mux91.IN261
IR[2] => Mux92.IN261
IR[2] => Mux93.IN261
IR[2] => Mux94.IN261
IR[2] => Mux95.IN261
IR[2] => Mux96.IN261
IR[2] => Mux97.IN261
IR[2] => Mux98.IN261
IR[2] => Mux99.IN261
IR[2] => Mux100.IN261
IR[2] => Mux101.IN261
IR[2] => Mux102.IN261
IR[2] => Mux103.IN261
IR[2] => Mux104.IN261
IR[2] => Mux105.IN261
IR[2] => Mux106.IN261
IR[2] => Mux107.IN67
IR[2] => Mux108.IN261
IR[2] => Mux109.IN261
IR[2] => Mux110.IN261
IR[2] => Mux111.IN261
IR[2] => Mux112.IN34
IR[2] => Mux113.IN261
IR[2] => Mux114.IN261
IR[2] => Mux115.IN261
IR[2] => Mux118.IN34
IR[2] => Mux119.IN34
IR[2] => Mux120.IN34
IR[2] => Mux121.IN34
IR[2] => Mux122.IN34
IR[2] => Mux123.IN34
IR[2] => Mux124.IN34
IR[2] => Mux125.IN34
IR[2] => Mux126.IN34
IR[2] => Mux127.IN34
IR[2] => Mux128.IN34
IR[2] => Mux129.IN34
IR[2] => Mux130.IN34
IR[2] => Mux192.IN67
IR[2] => Mux193.IN132
IR[2] => Mux194.IN132
IR[2] => Mux195.IN261
IR[2] => Mux196.IN261
IR[2] => Mux197.IN261
IR[2] => Mux198.IN132
IR[2] => Mux199.IN34
IR[2] => Mux200.IN132
IR[2] => Mux201.IN67
IR[2] => Mux202.IN67
IR[2] => Mux203.IN261
IR[2] => Mux204.IN67
IR[2] => Mux205.IN261
IR[2] => Mux206.IN67
IR[2] => Mux207.IN261
IR[2] => Mux208.IN67
IR[2] => Mux209.IN261
IR[2] => Mux210.IN261
IR[2] => Mux211.IN261
IR[2] => Mux212.IN67
IR[2] => Mux213.IN132
IR[2] => Mux214.IN261
IR[2] => Mux215.IN261
IR[2] => Mux216.IN67
IR[2] => Mux217.IN261
IR[2] => Mux218.IN67
IR[2] => Mux219.IN67
IR[2] => Mux220.IN67
IR[2] => Mux221.IN67
IR[2] => Mux222.IN261
IR[2] => Mux223.IN261
IR[2] => Mux224.IN261
IR[2] => Mux225.IN261
IR[2] => Mux226.IN67
IR[2] => Mux227.IN261
IR[2] => Mux228.IN261
IR[2] => Mux229.IN67
IR[2] => Mux230.IN67
IR[2] => Mux231.IN34
IR[2] => Mux232.IN132
IR[2] => Mux233.IN261
IR[2] => Mux234.IN132
IR[2] => Mux235.IN132
IR[2] => Mux236.IN261
IR[2] => Mux237.IN261
IR[2] => Mux238.IN34
IR[2] => Mux239.IN67
IR[2] => Mux240.IN34
IR[2] => Mux241.IN67
IR[2] => Mux243.IN3
IR[2] => Mux248.IN3
IR[2] => Set_BusB_To.DATAB
IR[2] => Equal6.IN2
IR[2] => Equal8.IN6
IR[3] => Mux2.IN7
IR[3] => Mux31.IN2
IR[3] => Mux31.IN3
IR[3] => Mux31.IN4
IR[3] => Mux31.IN5
IR[3] => Mux31.IN6
IR[3] => Mux31.IN7
IR[3] => Mux42.IN6
IR[3] => Mux58.IN260
IR[3] => Mux59.IN155
IR[3] => Mux60.IN155
IR[3] => Mux61.IN155
IR[3] => Mux62.IN260
IR[3] => Mux63.IN66
IR[3] => Mux64.IN260
IR[3] => Mux65.IN260
IR[3] => Mux66.IN197
IR[3] => Mux66.IN198
IR[3] => Mux66.IN199
IR[3] => Mux66.IN200
IR[3] => Mux66.IN201
IR[3] => Mux66.IN202
IR[3] => Mux66.IN203
IR[3] => Mux66.IN204
IR[3] => Mux66.IN205
IR[3] => Mux66.IN206
IR[3] => Mux66.IN207
IR[3] => Mux66.IN208
IR[3] => Mux66.IN209
IR[3] => Mux66.IN210
IR[3] => Mux66.IN211
IR[3] => Mux66.IN212
IR[3] => Mux66.IN213
IR[3] => Mux66.IN214
IR[3] => Mux66.IN215
IR[3] => Mux66.IN216
IR[3] => Mux66.IN217
IR[3] => Mux66.IN218
IR[3] => Mux66.IN219
IR[3] => Mux66.IN220
IR[3] => Mux66.IN221
IR[3] => Mux66.IN222
IR[3] => Mux66.IN223
IR[3] => Mux66.IN224
IR[3] => Mux66.IN225
IR[3] => Mux66.IN226
IR[3] => Mux66.IN227
IR[3] => Mux66.IN228
IR[3] => Mux66.IN229
IR[3] => Mux66.IN230
IR[3] => Mux66.IN231
IR[3] => Mux66.IN232
IR[3] => Mux66.IN233
IR[3] => Mux66.IN234
IR[3] => Mux66.IN235
IR[3] => Mux66.IN236
IR[3] => Mux66.IN237
IR[3] => Mux66.IN238
IR[3] => Mux66.IN239
IR[3] => Mux66.IN240
IR[3] => Mux66.IN241
IR[3] => Mux66.IN242
IR[3] => Mux66.IN243
IR[3] => Mux66.IN244
IR[3] => Mux66.IN245
IR[3] => Mux66.IN246
IR[3] => Mux66.IN247
IR[3] => Mux66.IN248
IR[3] => Mux66.IN249
IR[3] => Mux66.IN250
IR[3] => Mux66.IN251
IR[3] => Mux66.IN252
IR[3] => Mux66.IN253
IR[3] => Mux66.IN254
IR[3] => Mux66.IN255
IR[3] => Mux66.IN256
IR[3] => Mux66.IN257
IR[3] => Mux66.IN258
IR[3] => Mux66.IN259
IR[3] => Mux66.IN260
IR[3] => Mux67.IN260
IR[3] => Mux68.IN260
IR[3] => Mux69.IN259
IR[3] => Mux70.IN260
IR[3] => Mux71.IN260
IR[3] => Mux72.IN260
IR[3] => Mux73.IN260
IR[3] => Mux74.IN260
IR[3] => Mux75.IN260
IR[3] => Mux76.IN260
IR[3] => Mux77.IN260
IR[3] => Mux78.IN260
IR[3] => Mux79.IN66
IR[3] => Mux80.IN260
IR[3] => Mux81.IN260
IR[3] => Mux82.IN260
IR[3] => Mux83.IN260
IR[3] => Mux84.IN260
IR[3] => Mux85.IN260
IR[3] => Mux86.IN260
IR[3] => Mux87.IN260
IR[3] => Mux88.IN260
IR[3] => Mux89.IN260
IR[3] => Mux90.IN260
IR[3] => Mux91.IN260
IR[3] => Mux92.IN260
IR[3] => Mux93.IN260
IR[3] => Mux94.IN260
IR[3] => Mux95.IN260
IR[3] => Mux96.IN260
IR[3] => Mux97.IN260
IR[3] => Mux98.IN30
IR[3] => Mux98.IN31
IR[3] => Mux98.IN32
IR[3] => Mux98.IN33
IR[3] => Mux98.IN34
IR[3] => Mux98.IN35
IR[3] => Mux98.IN36
IR[3] => Mux98.IN37
IR[3] => Mux98.IN38
IR[3] => Mux98.IN39
IR[3] => Mux98.IN40
IR[3] => Mux98.IN41
IR[3] => Mux98.IN42
IR[3] => Mux98.IN43
IR[3] => Mux98.IN44
IR[3] => Mux98.IN45
IR[3] => Mux98.IN46
IR[3] => Mux98.IN47
IR[3] => Mux98.IN48
IR[3] => Mux98.IN49
IR[3] => Mux98.IN50
IR[3] => Mux98.IN51
IR[3] => Mux98.IN52
IR[3] => Mux98.IN53
IR[3] => Mux98.IN54
IR[3] => Mux98.IN55
IR[3] => Mux98.IN56
IR[3] => Mux98.IN57
IR[3] => Mux98.IN58
IR[3] => Mux98.IN59
IR[3] => Mux98.IN60
IR[3] => Mux98.IN61
IR[3] => Mux98.IN62
IR[3] => Mux98.IN63
IR[3] => Mux98.IN64
IR[3] => Mux98.IN65
IR[3] => Mux98.IN66
IR[3] => Mux98.IN67
IR[3] => Mux98.IN68
IR[3] => Mux98.IN69
IR[3] => Mux98.IN70
IR[3] => Mux98.IN71
IR[3] => Mux98.IN72
IR[3] => Mux98.IN73
IR[3] => Mux98.IN74
IR[3] => Mux98.IN75
IR[3] => Mux98.IN76
IR[3] => Mux98.IN77
IR[3] => Mux98.IN78
IR[3] => Mux98.IN79
IR[3] => Mux98.IN80
IR[3] => Mux98.IN81
IR[3] => Mux98.IN82
IR[3] => Mux98.IN83
IR[3] => Mux98.IN84
IR[3] => Mux98.IN85
IR[3] => Mux98.IN86
IR[3] => Mux98.IN87
IR[3] => Mux98.IN88
IR[3] => Mux98.IN89
IR[3] => Mux98.IN90
IR[3] => Mux98.IN91
IR[3] => Mux98.IN92
IR[3] => Mux98.IN93
IR[3] => Mux98.IN94
IR[3] => Mux98.IN95
IR[3] => Mux98.IN96
IR[3] => Mux98.IN97
IR[3] => Mux98.IN98
IR[3] => Mux98.IN99
IR[3] => Mux98.IN100
IR[3] => Mux98.IN101
IR[3] => Mux98.IN102
IR[3] => Mux98.IN103
IR[3] => Mux98.IN104
IR[3] => Mux98.IN105
IR[3] => Mux98.IN106
IR[3] => Mux98.IN107
IR[3] => Mux98.IN108
IR[3] => Mux98.IN109
IR[3] => Mux98.IN110
IR[3] => Mux98.IN111
IR[3] => Mux98.IN112
IR[3] => Mux98.IN113
IR[3] => Mux98.IN114
IR[3] => Mux98.IN115
IR[3] => Mux98.IN116
IR[3] => Mux98.IN117
IR[3] => Mux98.IN118
IR[3] => Mux98.IN119
IR[3] => Mux98.IN120
IR[3] => Mux98.IN121
IR[3] => Mux98.IN122
IR[3] => Mux98.IN123
IR[3] => Mux98.IN124
IR[3] => Mux98.IN125
IR[3] => Mux98.IN126
IR[3] => Mux98.IN127
IR[3] => Mux98.IN128
IR[3] => Mux98.IN129
IR[3] => Mux98.IN130
IR[3] => Mux98.IN131
IR[3] => Mux98.IN132
IR[3] => Mux98.IN133
IR[3] => Mux98.IN134
IR[3] => Mux98.IN135
IR[3] => Mux98.IN136
IR[3] => Mux98.IN137
IR[3] => Mux98.IN138
IR[3] => Mux98.IN139
IR[3] => Mux98.IN140
IR[3] => Mux98.IN141
IR[3] => Mux98.IN142
IR[3] => Mux98.IN143
IR[3] => Mux98.IN144
IR[3] => Mux98.IN145
IR[3] => Mux98.IN146
IR[3] => Mux98.IN147
IR[3] => Mux98.IN148
IR[3] => Mux98.IN149
IR[3] => Mux98.IN150
IR[3] => Mux98.IN151
IR[3] => Mux98.IN152
IR[3] => Mux98.IN153
IR[3] => Mux98.IN154
IR[3] => Mux98.IN155
IR[3] => Mux98.IN156
IR[3] => Mux98.IN157
IR[3] => Mux98.IN158
IR[3] => Mux98.IN159
IR[3] => Mux98.IN160
IR[3] => Mux98.IN161
IR[3] => Mux98.IN162
IR[3] => Mux98.IN163
IR[3] => Mux98.IN164
IR[3] => Mux98.IN165
IR[3] => Mux98.IN166
IR[3] => Mux98.IN167
IR[3] => Mux98.IN168
IR[3] => Mux98.IN169
IR[3] => Mux98.IN170
IR[3] => Mux98.IN171
IR[3] => Mux98.IN172
IR[3] => Mux98.IN173
IR[3] => Mux98.IN174
IR[3] => Mux98.IN175
IR[3] => Mux98.IN176
IR[3] => Mux98.IN177
IR[3] => Mux98.IN178
IR[3] => Mux98.IN179
IR[3] => Mux98.IN180
IR[3] => Mux98.IN181
IR[3] => Mux98.IN182
IR[3] => Mux98.IN183
IR[3] => Mux98.IN184
IR[3] => Mux98.IN185
IR[3] => Mux98.IN186
IR[3] => Mux98.IN187
IR[3] => Mux98.IN188
IR[3] => Mux98.IN189
IR[3] => Mux98.IN190
IR[3] => Mux98.IN191
IR[3] => Mux98.IN192
IR[3] => Mux98.IN193
IR[3] => Mux98.IN194
IR[3] => Mux98.IN195
IR[3] => Mux98.IN196
IR[3] => Mux98.IN197
IR[3] => Mux98.IN198
IR[3] => Mux98.IN199
IR[3] => Mux98.IN200
IR[3] => Mux98.IN201
IR[3] => Mux98.IN202
IR[3] => Mux98.IN203
IR[3] => Mux98.IN204
IR[3] => Mux98.IN205
IR[3] => Mux98.IN206
IR[3] => Mux98.IN207
IR[3] => Mux98.IN208
IR[3] => Mux98.IN209
IR[3] => Mux98.IN210
IR[3] => Mux98.IN211
IR[3] => Mux98.IN212
IR[3] => Mux98.IN213
IR[3] => Mux98.IN214
IR[3] => Mux98.IN215
IR[3] => Mux98.IN216
IR[3] => Mux98.IN217
IR[3] => Mux98.IN218
IR[3] => Mux98.IN219
IR[3] => Mux98.IN220
IR[3] => Mux98.IN221
IR[3] => Mux98.IN222
IR[3] => Mux98.IN223
IR[3] => Mux98.IN224
IR[3] => Mux98.IN225
IR[3] => Mux98.IN226
IR[3] => Mux98.IN227
IR[3] => Mux98.IN228
IR[3] => Mux98.IN229
IR[3] => Mux98.IN230
IR[3] => Mux98.IN231
IR[3] => Mux98.IN232
IR[3] => Mux98.IN233
IR[3] => Mux98.IN234
IR[3] => Mux98.IN235
IR[3] => Mux98.IN236
IR[3] => Mux98.IN237
IR[3] => Mux98.IN238
IR[3] => Mux98.IN239
IR[3] => Mux98.IN240
IR[3] => Mux98.IN241
IR[3] => Mux98.IN242
IR[3] => Mux98.IN243
IR[3] => Mux98.IN244
IR[3] => Mux98.IN245
IR[3] => Mux98.IN246
IR[3] => Mux98.IN247
IR[3] => Mux98.IN248
IR[3] => Mux98.IN249
IR[3] => Mux98.IN250
IR[3] => Mux98.IN251
IR[3] => Mux98.IN252
IR[3] => Mux98.IN253
IR[3] => Mux98.IN254
IR[3] => Mux98.IN255
IR[3] => Mux98.IN256
IR[3] => Mux98.IN257
IR[3] => Mux98.IN258
IR[3] => Mux98.IN259
IR[3] => Mux98.IN260
IR[3] => Mux99.IN260
IR[3] => Mux100.IN260
IR[3] => Mux101.IN260
IR[3] => Mux102.IN260
IR[3] => Mux103.IN260
IR[3] => Mux104.IN260
IR[3] => Mux105.IN260
IR[3] => Mux106.IN260
IR[3] => Mux107.IN66
IR[3] => Mux108.IN260
IR[3] => Mux109.IN260
IR[3] => Mux110.IN260
IR[3] => Mux111.IN260
IR[3] => Mux113.IN260
IR[3] => Mux114.IN260
IR[3] => Mux115.IN260
IR[3] => ALU_Op.DATAA
IR[3] => ALU_Op.DATAA
IR[3] => Mux141.IN6
IR[3] => Mux141.IN7
IR[3] => Mux145.IN1
IR[3] => Mux145.IN2
IR[3] => Mux145.IN3
IR[3] => Mux145.IN4
IR[3] => Mux145.IN5
IR[3] => Mux145.IN6
IR[3] => Mux145.IN7
IR[3] => Mux147.IN7
IR[3] => Mux150.IN1
IR[3] => Mux150.IN2
IR[3] => Mux150.IN3
IR[3] => Mux150.IN4
IR[3] => Mux150.IN5
IR[3] => Mux150.IN6
IR[3] => Mux150.IN7
IR[3] => Mux160.IN1
IR[3] => Mux160.IN2
IR[3] => Mux160.IN3
IR[3] => Set_BusA_To.DATAB
IR[3] => Mux180.IN7
IR[3] => Mux181.IN3
IR[3] => Mux189.IN1
IR[3] => Mux189.IN2
IR[3] => Mux189.IN3
IR[3] => Mux189.IN4
IR[3] => Mux189.IN5
IR[3] => Mux189.IN6
IR[3] => Mux189.IN7
IR[3] => Mux190.IN3
IR[3] => Mux194.IN131
IR[3] => Mux195.IN260
IR[3] => Mux196.IN260
IR[3] => Mux197.IN260
IR[3] => Mux201.IN66
IR[3] => Mux202.IN66
IR[3] => Mux203.IN260
IR[3] => Mux205.IN260
IR[3] => Mux206.IN66
IR[3] => Mux207.IN260
IR[3] => Mux208.IN66
IR[3] => Mux209.IN260
IR[3] => Mux210.IN260
IR[3] => Mux211.IN260
IR[3] => Mux212.IN66
IR[3] => Mux213.IN131
IR[3] => Mux214.IN260
IR[3] => Mux215.IN260
IR[3] => Mux216.IN66
IR[3] => Mux217.IN260
IR[3] => Mux222.IN260
IR[3] => Mux223.IN260
IR[3] => Mux224.IN260
IR[3] => Mux225.IN38
IR[3] => Mux225.IN39
IR[3] => Mux225.IN40
IR[3] => Mux225.IN41
IR[3] => Mux225.IN42
IR[3] => Mux225.IN43
IR[3] => Mux225.IN44
IR[3] => Mux225.IN45
IR[3] => Mux225.IN46
IR[3] => Mux225.IN47
IR[3] => Mux225.IN48
IR[3] => Mux225.IN49
IR[3] => Mux225.IN50
IR[3] => Mux225.IN51
IR[3] => Mux225.IN52
IR[3] => Mux225.IN53
IR[3] => Mux225.IN54
IR[3] => Mux225.IN55
IR[3] => Mux225.IN56
IR[3] => Mux225.IN57
IR[3] => Mux225.IN58
IR[3] => Mux225.IN59
IR[3] => Mux225.IN60
IR[3] => Mux225.IN61
IR[3] => Mux225.IN62
IR[3] => Mux225.IN63
IR[3] => Mux225.IN64
IR[3] => Mux225.IN65
IR[3] => Mux225.IN66
IR[3] => Mux225.IN67
IR[3] => Mux225.IN68
IR[3] => Mux225.IN69
IR[3] => Mux225.IN70
IR[3] => Mux225.IN71
IR[3] => Mux225.IN72
IR[3] => Mux225.IN73
IR[3] => Mux225.IN74
IR[3] => Mux225.IN75
IR[3] => Mux225.IN76
IR[3] => Mux225.IN77
IR[3] => Mux225.IN78
IR[3] => Mux225.IN79
IR[3] => Mux225.IN80
IR[3] => Mux225.IN81
IR[3] => Mux225.IN82
IR[3] => Mux225.IN83
IR[3] => Mux225.IN84
IR[3] => Mux225.IN85
IR[3] => Mux225.IN86
IR[3] => Mux225.IN87
IR[3] => Mux225.IN88
IR[3] => Mux225.IN89
IR[3] => Mux225.IN90
IR[3] => Mux225.IN91
IR[3] => Mux225.IN92
IR[3] => Mux225.IN93
IR[3] => Mux225.IN94
IR[3] => Mux225.IN95
IR[3] => Mux225.IN96
IR[3] => Mux225.IN97
IR[3] => Mux225.IN98
IR[3] => Mux225.IN99
IR[3] => Mux225.IN100
IR[3] => Mux225.IN101
IR[3] => Mux225.IN102
IR[3] => Mux225.IN103
IR[3] => Mux225.IN104
IR[3] => Mux225.IN105
IR[3] => Mux225.IN106
IR[3] => Mux225.IN107
IR[3] => Mux225.IN108
IR[3] => Mux225.IN109
IR[3] => Mux225.IN110
IR[3] => Mux225.IN111
IR[3] => Mux225.IN112
IR[3] => Mux225.IN113
IR[3] => Mux225.IN114
IR[3] => Mux225.IN115
IR[3] => Mux225.IN116
IR[3] => Mux225.IN117
IR[3] => Mux225.IN118
IR[3] => Mux225.IN119
IR[3] => Mux225.IN120
IR[3] => Mux225.IN121
IR[3] => Mux225.IN122
IR[3] => Mux225.IN123
IR[3] => Mux225.IN124
IR[3] => Mux225.IN125
IR[3] => Mux225.IN126
IR[3] => Mux225.IN127
IR[3] => Mux225.IN128
IR[3] => Mux225.IN129
IR[3] => Mux225.IN130
IR[3] => Mux225.IN131
IR[3] => Mux225.IN132
IR[3] => Mux225.IN133
IR[3] => Mux225.IN134
IR[3] => Mux225.IN135
IR[3] => Mux225.IN136
IR[3] => Mux225.IN137
IR[3] => Mux225.IN138
IR[3] => Mux225.IN139
IR[3] => Mux225.IN140
IR[3] => Mux225.IN141
IR[3] => Mux225.IN142
IR[3] => Mux225.IN143
IR[3] => Mux225.IN144
IR[3] => Mux225.IN145
IR[3] => Mux225.IN146
IR[3] => Mux225.IN147
IR[3] => Mux225.IN148
IR[3] => Mux225.IN149
IR[3] => Mux225.IN150
IR[3] => Mux225.IN151
IR[3] => Mux225.IN152
IR[3] => Mux225.IN153
IR[3] => Mux225.IN154
IR[3] => Mux225.IN155
IR[3] => Mux225.IN156
IR[3] => Mux225.IN157
IR[3] => Mux225.IN158
IR[3] => Mux225.IN159
IR[3] => Mux225.IN160
IR[3] => Mux225.IN161
IR[3] => Mux225.IN162
IR[3] => Mux225.IN163
IR[3] => Mux225.IN164
IR[3] => Mux225.IN165
IR[3] => Mux225.IN166
IR[3] => Mux225.IN167
IR[3] => Mux225.IN168
IR[3] => Mux225.IN169
IR[3] => Mux225.IN170
IR[3] => Mux225.IN171
IR[3] => Mux225.IN172
IR[3] => Mux225.IN173
IR[3] => Mux225.IN174
IR[3] => Mux225.IN175
IR[3] => Mux225.IN176
IR[3] => Mux225.IN177
IR[3] => Mux225.IN178
IR[3] => Mux225.IN179
IR[3] => Mux225.IN180
IR[3] => Mux225.IN181
IR[3] => Mux225.IN182
IR[3] => Mux225.IN183
IR[3] => Mux225.IN184
IR[3] => Mux225.IN185
IR[3] => Mux225.IN186
IR[3] => Mux225.IN187
IR[3] => Mux225.IN188
IR[3] => Mux225.IN189
IR[3] => Mux225.IN190
IR[3] => Mux225.IN191
IR[3] => Mux225.IN192
IR[3] => Mux225.IN193
IR[3] => Mux225.IN194
IR[3] => Mux225.IN195
IR[3] => Mux225.IN196
IR[3] => Mux225.IN197
IR[3] => Mux225.IN198
IR[3] => Mux225.IN199
IR[3] => Mux225.IN200
IR[3] => Mux225.IN201
IR[3] => Mux225.IN202
IR[3] => Mux225.IN203
IR[3] => Mux225.IN204
IR[3] => Mux225.IN205
IR[3] => Mux225.IN206
IR[3] => Mux225.IN207
IR[3] => Mux225.IN208
IR[3] => Mux225.IN209
IR[3] => Mux225.IN210
IR[3] => Mux225.IN211
IR[3] => Mux225.IN212
IR[3] => Mux225.IN213
IR[3] => Mux225.IN214
IR[3] => Mux225.IN215
IR[3] => Mux225.IN216
IR[3] => Mux225.IN217
IR[3] => Mux225.IN218
IR[3] => Mux225.IN219
IR[3] => Mux225.IN220
IR[3] => Mux225.IN221
IR[3] => Mux225.IN222
IR[3] => Mux225.IN223
IR[3] => Mux225.IN224
IR[3] => Mux225.IN225
IR[3] => Mux225.IN226
IR[3] => Mux225.IN227
IR[3] => Mux225.IN228
IR[3] => Mux225.IN229
IR[3] => Mux225.IN230
IR[3] => Mux225.IN231
IR[3] => Mux225.IN232
IR[3] => Mux225.IN233
IR[3] => Mux225.IN234
IR[3] => Mux225.IN235
IR[3] => Mux225.IN236
IR[3] => Mux225.IN237
IR[3] => Mux225.IN238
IR[3] => Mux225.IN239
IR[3] => Mux225.IN240
IR[3] => Mux225.IN241
IR[3] => Mux225.IN242
IR[3] => Mux225.IN243
IR[3] => Mux225.IN244
IR[3] => Mux225.IN245
IR[3] => Mux225.IN246
IR[3] => Mux225.IN247
IR[3] => Mux225.IN248
IR[3] => Mux225.IN249
IR[3] => Mux225.IN250
IR[3] => Mux225.IN251
IR[3] => Mux225.IN252
IR[3] => Mux225.IN253
IR[3] => Mux225.IN254
IR[3] => Mux225.IN255
IR[3] => Mux225.IN256
IR[3] => Mux225.IN257
IR[3] => Mux225.IN258
IR[3] => Mux225.IN259
IR[3] => Mux225.IN260
IR[3] => Mux227.IN260
IR[3] => Mux228.IN260
IR[3] => Mux232.IN131
IR[3] => Mux233.IN260
IR[3] => Mux234.IN131
IR[3] => Mux235.IN131
IR[3] => Mux236.IN260
IR[3] => Mux237.IN260
IR[3] => Equal4.IN0
IR[3] => Equal6.IN5
IR[3] => Equal8.IN2
IR[4] => Mux1.IN7
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux42.IN5
IR[4] => Mux58.IN259
IR[4] => Mux59.IN154
IR[4] => Mux60.IN154
IR[4] => Mux61.IN154
IR[4] => Mux62.IN259
IR[4] => Mux64.IN259
IR[4] => Mux65.IN196
IR[4] => Mux65.IN197
IR[4] => Mux65.IN198
IR[4] => Mux65.IN199
IR[4] => Mux65.IN200
IR[4] => Mux65.IN201
IR[4] => Mux65.IN202
IR[4] => Mux65.IN203
IR[4] => Mux65.IN204
IR[4] => Mux65.IN205
IR[4] => Mux65.IN206
IR[4] => Mux65.IN207
IR[4] => Mux65.IN208
IR[4] => Mux65.IN209
IR[4] => Mux65.IN210
IR[4] => Mux65.IN211
IR[4] => Mux65.IN212
IR[4] => Mux65.IN213
IR[4] => Mux65.IN214
IR[4] => Mux65.IN215
IR[4] => Mux65.IN216
IR[4] => Mux65.IN217
IR[4] => Mux65.IN218
IR[4] => Mux65.IN219
IR[4] => Mux65.IN220
IR[4] => Mux65.IN221
IR[4] => Mux65.IN222
IR[4] => Mux65.IN223
IR[4] => Mux65.IN224
IR[4] => Mux65.IN225
IR[4] => Mux65.IN226
IR[4] => Mux65.IN227
IR[4] => Mux65.IN228
IR[4] => Mux65.IN229
IR[4] => Mux65.IN230
IR[4] => Mux65.IN231
IR[4] => Mux65.IN232
IR[4] => Mux65.IN233
IR[4] => Mux65.IN234
IR[4] => Mux65.IN235
IR[4] => Mux65.IN236
IR[4] => Mux65.IN237
IR[4] => Mux65.IN238
IR[4] => Mux65.IN239
IR[4] => Mux65.IN240
IR[4] => Mux65.IN241
IR[4] => Mux65.IN242
IR[4] => Mux65.IN243
IR[4] => Mux65.IN244
IR[4] => Mux65.IN245
IR[4] => Mux65.IN246
IR[4] => Mux65.IN247
IR[4] => Mux65.IN248
IR[4] => Mux65.IN249
IR[4] => Mux65.IN250
IR[4] => Mux65.IN251
IR[4] => Mux65.IN252
IR[4] => Mux65.IN253
IR[4] => Mux65.IN254
IR[4] => Mux65.IN255
IR[4] => Mux65.IN256
IR[4] => Mux65.IN257
IR[4] => Mux65.IN258
IR[4] => Mux65.IN259
IR[4] => Mux66.IN196
IR[4] => Mux67.IN259
IR[4] => Mux68.IN259
IR[4] => Mux69.IN258
IR[4] => Mux70.IN259
IR[4] => Mux71.IN259
IR[4] => Mux72.IN259
IR[4] => Mux73.IN259
IR[4] => Mux74.IN259
IR[4] => Mux75.IN259
IR[4] => Mux76.IN259
IR[4] => Mux77.IN259
IR[4] => Mux78.IN259
IR[4] => Mux80.IN259
IR[4] => Mux81.IN259
IR[4] => Mux82.IN259
IR[4] => Mux83.IN259
IR[4] => Mux84.IN259
IR[4] => Mux85.IN259
IR[4] => Mux86.IN259
IR[4] => Mux87.IN259
IR[4] => Mux88.IN259
IR[4] => Mux89.IN251
IR[4] => Mux89.IN252
IR[4] => Mux89.IN253
IR[4] => Mux89.IN254
IR[4] => Mux89.IN255
IR[4] => Mux89.IN256
IR[4] => Mux89.IN257
IR[4] => Mux89.IN258
IR[4] => Mux89.IN259
IR[4] => Mux90.IN259
IR[4] => Mux91.IN259
IR[4] => Mux92.IN259
IR[4] => Mux93.IN259
IR[4] => Mux94.IN259
IR[4] => Mux95.IN259
IR[4] => Mux96.IN259
IR[4] => Mux97.IN29
IR[4] => Mux97.IN30
IR[4] => Mux97.IN31
IR[4] => Mux97.IN32
IR[4] => Mux97.IN33
IR[4] => Mux97.IN34
IR[4] => Mux97.IN35
IR[4] => Mux97.IN36
IR[4] => Mux97.IN37
IR[4] => Mux97.IN38
IR[4] => Mux97.IN39
IR[4] => Mux97.IN40
IR[4] => Mux97.IN41
IR[4] => Mux97.IN42
IR[4] => Mux97.IN43
IR[4] => Mux97.IN44
IR[4] => Mux97.IN45
IR[4] => Mux97.IN46
IR[4] => Mux97.IN47
IR[4] => Mux97.IN48
IR[4] => Mux97.IN49
IR[4] => Mux97.IN50
IR[4] => Mux97.IN51
IR[4] => Mux97.IN52
IR[4] => Mux97.IN53
IR[4] => Mux97.IN54
IR[4] => Mux97.IN55
IR[4] => Mux97.IN56
IR[4] => Mux97.IN57
IR[4] => Mux97.IN58
IR[4] => Mux97.IN59
IR[4] => Mux97.IN60
IR[4] => Mux97.IN61
IR[4] => Mux97.IN62
IR[4] => Mux97.IN63
IR[4] => Mux97.IN64
IR[4] => Mux97.IN65
IR[4] => Mux97.IN66
IR[4] => Mux97.IN67
IR[4] => Mux97.IN68
IR[4] => Mux97.IN69
IR[4] => Mux97.IN70
IR[4] => Mux97.IN71
IR[4] => Mux97.IN72
IR[4] => Mux97.IN73
IR[4] => Mux97.IN74
IR[4] => Mux97.IN75
IR[4] => Mux97.IN76
IR[4] => Mux97.IN77
IR[4] => Mux97.IN78
IR[4] => Mux97.IN79
IR[4] => Mux97.IN80
IR[4] => Mux97.IN81
IR[4] => Mux97.IN82
IR[4] => Mux97.IN83
IR[4] => Mux97.IN84
IR[4] => Mux97.IN85
IR[4] => Mux97.IN86
IR[4] => Mux97.IN87
IR[4] => Mux97.IN88
IR[4] => Mux97.IN89
IR[4] => Mux97.IN90
IR[4] => Mux97.IN91
IR[4] => Mux97.IN92
IR[4] => Mux97.IN93
IR[4] => Mux97.IN94
IR[4] => Mux97.IN95
IR[4] => Mux97.IN96
IR[4] => Mux97.IN97
IR[4] => Mux97.IN98
IR[4] => Mux97.IN99
IR[4] => Mux97.IN100
IR[4] => Mux97.IN101
IR[4] => Mux97.IN102
IR[4] => Mux97.IN103
IR[4] => Mux97.IN104
IR[4] => Mux97.IN105
IR[4] => Mux97.IN106
IR[4] => Mux97.IN107
IR[4] => Mux97.IN108
IR[4] => Mux97.IN109
IR[4] => Mux97.IN110
IR[4] => Mux97.IN111
IR[4] => Mux97.IN112
IR[4] => Mux97.IN113
IR[4] => Mux97.IN114
IR[4] => Mux97.IN115
IR[4] => Mux97.IN116
IR[4] => Mux97.IN117
IR[4] => Mux97.IN118
IR[4] => Mux97.IN119
IR[4] => Mux97.IN120
IR[4] => Mux97.IN121
IR[4] => Mux97.IN122
IR[4] => Mux97.IN123
IR[4] => Mux97.IN124
IR[4] => Mux97.IN125
IR[4] => Mux97.IN126
IR[4] => Mux97.IN127
IR[4] => Mux97.IN128
IR[4] => Mux97.IN129
IR[4] => Mux97.IN130
IR[4] => Mux97.IN131
IR[4] => Mux97.IN132
IR[4] => Mux97.IN133
IR[4] => Mux97.IN134
IR[4] => Mux97.IN135
IR[4] => Mux97.IN136
IR[4] => Mux97.IN137
IR[4] => Mux97.IN138
IR[4] => Mux97.IN139
IR[4] => Mux97.IN140
IR[4] => Mux97.IN141
IR[4] => Mux97.IN142
IR[4] => Mux97.IN143
IR[4] => Mux97.IN144
IR[4] => Mux97.IN145
IR[4] => Mux97.IN146
IR[4] => Mux97.IN147
IR[4] => Mux97.IN148
IR[4] => Mux97.IN149
IR[4] => Mux97.IN150
IR[4] => Mux97.IN151
IR[4] => Mux97.IN152
IR[4] => Mux97.IN153
IR[4] => Mux97.IN154
IR[4] => Mux97.IN155
IR[4] => Mux97.IN156
IR[4] => Mux97.IN157
IR[4] => Mux97.IN158
IR[4] => Mux97.IN159
IR[4] => Mux97.IN160
IR[4] => Mux97.IN161
IR[4] => Mux97.IN162
IR[4] => Mux97.IN163
IR[4] => Mux97.IN164
IR[4] => Mux97.IN165
IR[4] => Mux97.IN166
IR[4] => Mux97.IN167
IR[4] => Mux97.IN168
IR[4] => Mux97.IN169
IR[4] => Mux97.IN170
IR[4] => Mux97.IN171
IR[4] => Mux97.IN172
IR[4] => Mux97.IN173
IR[4] => Mux97.IN174
IR[4] => Mux97.IN175
IR[4] => Mux97.IN176
IR[4] => Mux97.IN177
IR[4] => Mux97.IN178
IR[4] => Mux97.IN179
IR[4] => Mux97.IN180
IR[4] => Mux97.IN181
IR[4] => Mux97.IN182
IR[4] => Mux97.IN183
IR[4] => Mux97.IN184
IR[4] => Mux97.IN185
IR[4] => Mux97.IN186
IR[4] => Mux97.IN187
IR[4] => Mux97.IN188
IR[4] => Mux97.IN189
IR[4] => Mux97.IN190
IR[4] => Mux97.IN191
IR[4] => Mux97.IN192
IR[4] => Mux97.IN193
IR[4] => Mux97.IN194
IR[4] => Mux97.IN195
IR[4] => Mux97.IN196
IR[4] => Mux97.IN197
IR[4] => Mux97.IN198
IR[4] => Mux97.IN199
IR[4] => Mux97.IN200
IR[4] => Mux97.IN201
IR[4] => Mux97.IN202
IR[4] => Mux97.IN203
IR[4] => Mux97.IN204
IR[4] => Mux97.IN205
IR[4] => Mux97.IN206
IR[4] => Mux97.IN207
IR[4] => Mux97.IN208
IR[4] => Mux97.IN209
IR[4] => Mux97.IN210
IR[4] => Mux97.IN211
IR[4] => Mux97.IN212
IR[4] => Mux97.IN213
IR[4] => Mux97.IN214
IR[4] => Mux97.IN215
IR[4] => Mux97.IN216
IR[4] => Mux97.IN217
IR[4] => Mux97.IN218
IR[4] => Mux97.IN219
IR[4] => Mux97.IN220
IR[4] => Mux97.IN221
IR[4] => Mux97.IN222
IR[4] => Mux97.IN223
IR[4] => Mux97.IN224
IR[4] => Mux97.IN225
IR[4] => Mux97.IN226
IR[4] => Mux97.IN227
IR[4] => Mux97.IN228
IR[4] => Mux97.IN229
IR[4] => Mux97.IN230
IR[4] => Mux97.IN231
IR[4] => Mux97.IN232
IR[4] => Mux97.IN233
IR[4] => Mux97.IN234
IR[4] => Mux97.IN235
IR[4] => Mux97.IN236
IR[4] => Mux97.IN237
IR[4] => Mux97.IN238
IR[4] => Mux97.IN239
IR[4] => Mux97.IN240
IR[4] => Mux97.IN241
IR[4] => Mux97.IN242
IR[4] => Mux97.IN243
IR[4] => Mux97.IN244
IR[4] => Mux97.IN245
IR[4] => Mux97.IN246
IR[4] => Mux97.IN247
IR[4] => Mux97.IN248
IR[4] => Mux97.IN249
IR[4] => Mux97.IN250
IR[4] => Mux97.IN251
IR[4] => Mux97.IN252
IR[4] => Mux97.IN253
IR[4] => Mux97.IN254
IR[4] => Mux97.IN255
IR[4] => Mux97.IN256
IR[4] => Mux97.IN257
IR[4] => Mux97.IN258
IR[4] => Mux97.IN259
IR[4] => Mux98.IN29
IR[4] => Mux99.IN259
IR[4] => Mux100.IN259
IR[4] => Mux101.IN259
IR[4] => Mux102.IN259
IR[4] => Mux103.IN259
IR[4] => Mux104.IN259
IR[4] => Mux105.IN259
IR[4] => Mux106.IN259
IR[4] => Mux108.IN259
IR[4] => Mux109.IN259
IR[4] => Mux110.IN259
IR[4] => Mux111.IN259
IR[4] => Mux113.IN259
IR[4] => Mux114.IN259
IR[4] => Mux115.IN259
IR[4] => ALU_Op.DATAA
IR[4] => ALU_Op.DATAA
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux144.IN1
IR[4] => Mux144.IN2
IR[4] => Mux144.IN3
IR[4] => Mux144.IN4
IR[4] => Mux144.IN5
IR[4] => Mux144.IN6
IR[4] => Mux144.IN7
IR[4] => Mux149.IN1
IR[4] => Mux149.IN2
IR[4] => Mux149.IN3
IR[4] => Mux149.IN4
IR[4] => Mux149.IN5
IR[4] => Mux149.IN6
IR[4] => Mux149.IN7
IR[4] => Mux154.IN5
IR[4] => Mux155.IN5
IR[4] => Mux156.IN5
IR[4] => Mux157.IN2
IR[4] => Mux157.IN3
IR[4] => Mux157.IN4
IR[4] => Mux157.IN5
IR[4] => Mux159.IN1
IR[4] => Mux159.IN2
IR[4] => Mux159.IN3
IR[4] => Mux168.IN1
IR[4] => Mux168.IN2
IR[4] => Mux168.IN3
IR[4] => Set_BusA_To.DATAB
IR[4] => Mux179.IN7
IR[4] => Mux188.IN1
IR[4] => Mux188.IN2
IR[4] => Mux188.IN3
IR[4] => Mux188.IN4
IR[4] => Mux188.IN5
IR[4] => Mux188.IN6
IR[4] => Mux188.IN7
IR[4] => Mux193.IN131
IR[4] => Mux195.IN259
IR[4] => Mux196.IN259
IR[4] => Mux197.IN259
IR[4] => Mux198.IN131
IR[4] => Mux200.IN131
IR[4] => Mux203.IN259
IR[4] => Mux205.IN259
IR[4] => Mux207.IN259
IR[4] => Mux209.IN259
IR[4] => Mux210.IN259
IR[4] => Mux211.IN259
IR[4] => Mux214.IN259
IR[4] => Mux215.IN259
IR[4] => Mux217.IN259
IR[4] => Mux222.IN259
IR[4] => Mux223.IN259
IR[4] => Mux224.IN37
IR[4] => Mux224.IN38
IR[4] => Mux224.IN39
IR[4] => Mux224.IN40
IR[4] => Mux224.IN41
IR[4] => Mux224.IN42
IR[4] => Mux224.IN43
IR[4] => Mux224.IN44
IR[4] => Mux224.IN45
IR[4] => Mux224.IN46
IR[4] => Mux224.IN47
IR[4] => Mux224.IN48
IR[4] => Mux224.IN49
IR[4] => Mux224.IN50
IR[4] => Mux224.IN51
IR[4] => Mux224.IN52
IR[4] => Mux224.IN53
IR[4] => Mux224.IN54
IR[4] => Mux224.IN55
IR[4] => Mux224.IN56
IR[4] => Mux224.IN57
IR[4] => Mux224.IN58
IR[4] => Mux224.IN59
IR[4] => Mux224.IN60
IR[4] => Mux224.IN61
IR[4] => Mux224.IN62
IR[4] => Mux224.IN63
IR[4] => Mux224.IN64
IR[4] => Mux224.IN65
IR[4] => Mux224.IN66
IR[4] => Mux224.IN67
IR[4] => Mux224.IN68
IR[4] => Mux224.IN69
IR[4] => Mux224.IN70
IR[4] => Mux224.IN71
IR[4] => Mux224.IN72
IR[4] => Mux224.IN73
IR[4] => Mux224.IN74
IR[4] => Mux224.IN75
IR[4] => Mux224.IN76
IR[4] => Mux224.IN77
IR[4] => Mux224.IN78
IR[4] => Mux224.IN79
IR[4] => Mux224.IN80
IR[4] => Mux224.IN81
IR[4] => Mux224.IN82
IR[4] => Mux224.IN83
IR[4] => Mux224.IN84
IR[4] => Mux224.IN85
IR[4] => Mux224.IN86
IR[4] => Mux224.IN87
IR[4] => Mux224.IN88
IR[4] => Mux224.IN89
IR[4] => Mux224.IN90
IR[4] => Mux224.IN91
IR[4] => Mux224.IN92
IR[4] => Mux224.IN93
IR[4] => Mux224.IN94
IR[4] => Mux224.IN95
IR[4] => Mux224.IN96
IR[4] => Mux224.IN97
IR[4] => Mux224.IN98
IR[4] => Mux224.IN99
IR[4] => Mux224.IN100
IR[4] => Mux224.IN101
IR[4] => Mux224.IN102
IR[4] => Mux224.IN103
IR[4] => Mux224.IN104
IR[4] => Mux224.IN105
IR[4] => Mux224.IN106
IR[4] => Mux224.IN107
IR[4] => Mux224.IN108
IR[4] => Mux224.IN109
IR[4] => Mux224.IN110
IR[4] => Mux224.IN111
IR[4] => Mux224.IN112
IR[4] => Mux224.IN113
IR[4] => Mux224.IN114
IR[4] => Mux224.IN115
IR[4] => Mux224.IN116
IR[4] => Mux224.IN117
IR[4] => Mux224.IN118
IR[4] => Mux224.IN119
IR[4] => Mux224.IN120
IR[4] => Mux224.IN121
IR[4] => Mux224.IN122
IR[4] => Mux224.IN123
IR[4] => Mux224.IN124
IR[4] => Mux224.IN125
IR[4] => Mux224.IN126
IR[4] => Mux224.IN127
IR[4] => Mux224.IN128
IR[4] => Mux224.IN129
IR[4] => Mux224.IN130
IR[4] => Mux224.IN131
IR[4] => Mux224.IN132
IR[4] => Mux224.IN133
IR[4] => Mux224.IN134
IR[4] => Mux224.IN135
IR[4] => Mux224.IN136
IR[4] => Mux224.IN137
IR[4] => Mux224.IN138
IR[4] => Mux224.IN139
IR[4] => Mux224.IN140
IR[4] => Mux224.IN141
IR[4] => Mux224.IN142
IR[4] => Mux224.IN143
IR[4] => Mux224.IN144
IR[4] => Mux224.IN145
IR[4] => Mux224.IN146
IR[4] => Mux224.IN147
IR[4] => Mux224.IN148
IR[4] => Mux224.IN149
IR[4] => Mux224.IN150
IR[4] => Mux224.IN151
IR[4] => Mux224.IN152
IR[4] => Mux224.IN153
IR[4] => Mux224.IN154
IR[4] => Mux224.IN155
IR[4] => Mux224.IN156
IR[4] => Mux224.IN157
IR[4] => Mux224.IN158
IR[4] => Mux224.IN159
IR[4] => Mux224.IN160
IR[4] => Mux224.IN161
IR[4] => Mux224.IN162
IR[4] => Mux224.IN163
IR[4] => Mux224.IN164
IR[4] => Mux224.IN165
IR[4] => Mux224.IN166
IR[4] => Mux224.IN167
IR[4] => Mux224.IN168
IR[4] => Mux224.IN169
IR[4] => Mux224.IN170
IR[4] => Mux224.IN171
IR[4] => Mux224.IN172
IR[4] => Mux224.IN173
IR[4] => Mux224.IN174
IR[4] => Mux224.IN175
IR[4] => Mux224.IN176
IR[4] => Mux224.IN177
IR[4] => Mux224.IN178
IR[4] => Mux224.IN179
IR[4] => Mux224.IN180
IR[4] => Mux224.IN181
IR[4] => Mux224.IN182
IR[4] => Mux224.IN183
IR[4] => Mux224.IN184
IR[4] => Mux224.IN185
IR[4] => Mux224.IN186
IR[4] => Mux224.IN187
IR[4] => Mux224.IN188
IR[4] => Mux224.IN189
IR[4] => Mux224.IN190
IR[4] => Mux224.IN191
IR[4] => Mux224.IN192
IR[4] => Mux224.IN193
IR[4] => Mux224.IN194
IR[4] => Mux224.IN195
IR[4] => Mux224.IN196
IR[4] => Mux224.IN197
IR[4] => Mux224.IN198
IR[4] => Mux224.IN199
IR[4] => Mux224.IN200
IR[4] => Mux224.IN201
IR[4] => Mux224.IN202
IR[4] => Mux224.IN203
IR[4] => Mux224.IN204
IR[4] => Mux224.IN205
IR[4] => Mux224.IN206
IR[4] => Mux224.IN207
IR[4] => Mux224.IN208
IR[4] => Mux224.IN209
IR[4] => Mux224.IN210
IR[4] => Mux224.IN211
IR[4] => Mux224.IN212
IR[4] => Mux224.IN213
IR[4] => Mux224.IN214
IR[4] => Mux224.IN215
IR[4] => Mux224.IN216
IR[4] => Mux224.IN217
IR[4] => Mux224.IN218
IR[4] => Mux224.IN219
IR[4] => Mux224.IN220
IR[4] => Mux224.IN221
IR[4] => Mux224.IN222
IR[4] => Mux224.IN223
IR[4] => Mux224.IN224
IR[4] => Mux224.IN225
IR[4] => Mux224.IN226
IR[4] => Mux224.IN227
IR[4] => Mux224.IN228
IR[4] => Mux224.IN229
IR[4] => Mux224.IN230
IR[4] => Mux224.IN231
IR[4] => Mux224.IN232
IR[4] => Mux224.IN233
IR[4] => Mux224.IN234
IR[4] => Mux224.IN235
IR[4] => Mux224.IN236
IR[4] => Mux224.IN237
IR[4] => Mux224.IN238
IR[4] => Mux224.IN239
IR[4] => Mux224.IN240
IR[4] => Mux224.IN241
IR[4] => Mux224.IN242
IR[4] => Mux224.IN243
IR[4] => Mux224.IN244
IR[4] => Mux224.IN245
IR[4] => Mux224.IN246
IR[4] => Mux224.IN247
IR[4] => Mux224.IN248
IR[4] => Mux224.IN249
IR[4] => Mux224.IN250
IR[4] => Mux224.IN251
IR[4] => Mux224.IN252
IR[4] => Mux224.IN253
IR[4] => Mux224.IN254
IR[4] => Mux224.IN255
IR[4] => Mux224.IN256
IR[4] => Mux224.IN257
IR[4] => Mux224.IN258
IR[4] => Mux224.IN259
IR[4] => Mux225.IN37
IR[4] => Mux227.IN259
IR[4] => Mux228.IN259
IR[4] => Mux232.IN130
IR[4] => Mux233.IN259
IR[4] => Mux236.IN259
IR[4] => Mux237.IN259
IR[4] => Equal3.IN1
IR[4] => Equal4.IN2
IR[4] => Equal6.IN1
IR[4] => Equal8.IN5
IR[5] => Mux0.IN7
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux42.IN4
IR[5] => Mux58.IN258
IR[5] => Mux59.IN153
IR[5] => Mux60.IN153
IR[5] => Mux61.IN153
IR[5] => Mux62.IN258
IR[5] => Mux64.IN195
IR[5] => Mux64.IN196
IR[5] => Mux64.IN197
IR[5] => Mux64.IN198
IR[5] => Mux64.IN199
IR[5] => Mux64.IN200
IR[5] => Mux64.IN201
IR[5] => Mux64.IN202
IR[5] => Mux64.IN203
IR[5] => Mux64.IN204
IR[5] => Mux64.IN205
IR[5] => Mux64.IN206
IR[5] => Mux64.IN207
IR[5] => Mux64.IN208
IR[5] => Mux64.IN209
IR[5] => Mux64.IN210
IR[5] => Mux64.IN211
IR[5] => Mux64.IN212
IR[5] => Mux64.IN213
IR[5] => Mux64.IN214
IR[5] => Mux64.IN215
IR[5] => Mux64.IN216
IR[5] => Mux64.IN217
IR[5] => Mux64.IN218
IR[5] => Mux64.IN219
IR[5] => Mux64.IN220
IR[5] => Mux64.IN221
IR[5] => Mux64.IN222
IR[5] => Mux64.IN223
IR[5] => Mux64.IN224
IR[5] => Mux64.IN225
IR[5] => Mux64.IN226
IR[5] => Mux64.IN227
IR[5] => Mux64.IN228
IR[5] => Mux64.IN229
IR[5] => Mux64.IN230
IR[5] => Mux64.IN231
IR[5] => Mux64.IN232
IR[5] => Mux64.IN233
IR[5] => Mux64.IN234
IR[5] => Mux64.IN235
IR[5] => Mux64.IN236
IR[5] => Mux64.IN237
IR[5] => Mux64.IN238
IR[5] => Mux64.IN239
IR[5] => Mux64.IN240
IR[5] => Mux64.IN241
IR[5] => Mux64.IN242
IR[5] => Mux64.IN243
IR[5] => Mux64.IN244
IR[5] => Mux64.IN245
IR[5] => Mux64.IN246
IR[5] => Mux64.IN247
IR[5] => Mux64.IN248
IR[5] => Mux64.IN249
IR[5] => Mux64.IN250
IR[5] => Mux64.IN251
IR[5] => Mux64.IN252
IR[5] => Mux64.IN253
IR[5] => Mux64.IN254
IR[5] => Mux64.IN255
IR[5] => Mux64.IN256
IR[5] => Mux64.IN257
IR[5] => Mux64.IN258
IR[5] => Mux65.IN195
IR[5] => Mux66.IN195
IR[5] => Mux67.IN258
IR[5] => Mux68.IN258
IR[5] => Mux69.IN257
IR[5] => Mux70.IN258
IR[5] => Mux71.IN258
IR[5] => Mux72.IN258
IR[5] => Mux73.IN258
IR[5] => Mux74.IN258
IR[5] => Mux75.IN258
IR[5] => Mux76.IN258
IR[5] => Mux77.IN258
IR[5] => Mux78.IN258
IR[5] => Mux80.IN258
IR[5] => Mux81.IN258
IR[5] => Mux82.IN258
IR[5] => Mux83.IN258
IR[5] => Mux84.IN258
IR[5] => Mux85.IN258
IR[5] => Mux86.IN258
IR[5] => Mux87.IN258
IR[5] => Mux88.IN250
IR[5] => Mux88.IN251
IR[5] => Mux88.IN252
IR[5] => Mux88.IN253
IR[5] => Mux88.IN254
IR[5] => Mux88.IN255
IR[5] => Mux88.IN256
IR[5] => Mux88.IN257
IR[5] => Mux88.IN258
IR[5] => Mux89.IN250
IR[5] => Mux90.IN258
IR[5] => Mux91.IN258
IR[5] => Mux92.IN258
IR[5] => Mux93.IN258
IR[5] => Mux94.IN258
IR[5] => Mux95.IN258
IR[5] => Mux96.IN28
IR[5] => Mux96.IN29
IR[5] => Mux96.IN30
IR[5] => Mux96.IN31
IR[5] => Mux96.IN32
IR[5] => Mux96.IN33
IR[5] => Mux96.IN34
IR[5] => Mux96.IN35
IR[5] => Mux96.IN36
IR[5] => Mux96.IN37
IR[5] => Mux96.IN38
IR[5] => Mux96.IN39
IR[5] => Mux96.IN40
IR[5] => Mux96.IN41
IR[5] => Mux96.IN42
IR[5] => Mux96.IN43
IR[5] => Mux96.IN44
IR[5] => Mux96.IN45
IR[5] => Mux96.IN46
IR[5] => Mux96.IN47
IR[5] => Mux96.IN48
IR[5] => Mux96.IN49
IR[5] => Mux96.IN50
IR[5] => Mux96.IN51
IR[5] => Mux96.IN52
IR[5] => Mux96.IN53
IR[5] => Mux96.IN54
IR[5] => Mux96.IN55
IR[5] => Mux96.IN56
IR[5] => Mux96.IN57
IR[5] => Mux96.IN58
IR[5] => Mux96.IN59
IR[5] => Mux96.IN60
IR[5] => Mux96.IN61
IR[5] => Mux96.IN62
IR[5] => Mux96.IN63
IR[5] => Mux96.IN64
IR[5] => Mux96.IN65
IR[5] => Mux96.IN66
IR[5] => Mux96.IN67
IR[5] => Mux96.IN68
IR[5] => Mux96.IN69
IR[5] => Mux96.IN70
IR[5] => Mux96.IN71
IR[5] => Mux96.IN72
IR[5] => Mux96.IN73
IR[5] => Mux96.IN74
IR[5] => Mux96.IN75
IR[5] => Mux96.IN76
IR[5] => Mux96.IN77
IR[5] => Mux96.IN78
IR[5] => Mux96.IN79
IR[5] => Mux96.IN80
IR[5] => Mux96.IN81
IR[5] => Mux96.IN82
IR[5] => Mux96.IN83
IR[5] => Mux96.IN84
IR[5] => Mux96.IN85
IR[5] => Mux96.IN86
IR[5] => Mux96.IN87
IR[5] => Mux96.IN88
IR[5] => Mux96.IN89
IR[5] => Mux96.IN90
IR[5] => Mux96.IN91
IR[5] => Mux96.IN92
IR[5] => Mux96.IN93
IR[5] => Mux96.IN94
IR[5] => Mux96.IN95
IR[5] => Mux96.IN96
IR[5] => Mux96.IN97
IR[5] => Mux96.IN98
IR[5] => Mux96.IN99
IR[5] => Mux96.IN100
IR[5] => Mux96.IN101
IR[5] => Mux96.IN102
IR[5] => Mux96.IN103
IR[5] => Mux96.IN104
IR[5] => Mux96.IN105
IR[5] => Mux96.IN106
IR[5] => Mux96.IN107
IR[5] => Mux96.IN108
IR[5] => Mux96.IN109
IR[5] => Mux96.IN110
IR[5] => Mux96.IN111
IR[5] => Mux96.IN112
IR[5] => Mux96.IN113
IR[5] => Mux96.IN114
IR[5] => Mux96.IN115
IR[5] => Mux96.IN116
IR[5] => Mux96.IN117
IR[5] => Mux96.IN118
IR[5] => Mux96.IN119
IR[5] => Mux96.IN120
IR[5] => Mux96.IN121
IR[5] => Mux96.IN122
IR[5] => Mux96.IN123
IR[5] => Mux96.IN124
IR[5] => Mux96.IN125
IR[5] => Mux96.IN126
IR[5] => Mux96.IN127
IR[5] => Mux96.IN128
IR[5] => Mux96.IN129
IR[5] => Mux96.IN130
IR[5] => Mux96.IN131
IR[5] => Mux96.IN132
IR[5] => Mux96.IN133
IR[5] => Mux96.IN134
IR[5] => Mux96.IN135
IR[5] => Mux96.IN136
IR[5] => Mux96.IN137
IR[5] => Mux96.IN138
IR[5] => Mux96.IN139
IR[5] => Mux96.IN140
IR[5] => Mux96.IN141
IR[5] => Mux96.IN142
IR[5] => Mux96.IN143
IR[5] => Mux96.IN144
IR[5] => Mux96.IN145
IR[5] => Mux96.IN146
IR[5] => Mux96.IN147
IR[5] => Mux96.IN148
IR[5] => Mux96.IN149
IR[5] => Mux96.IN150
IR[5] => Mux96.IN151
IR[5] => Mux96.IN152
IR[5] => Mux96.IN153
IR[5] => Mux96.IN154
IR[5] => Mux96.IN155
IR[5] => Mux96.IN156
IR[5] => Mux96.IN157
IR[5] => Mux96.IN158
IR[5] => Mux96.IN159
IR[5] => Mux96.IN160
IR[5] => Mux96.IN161
IR[5] => Mux96.IN162
IR[5] => Mux96.IN163
IR[5] => Mux96.IN164
IR[5] => Mux96.IN165
IR[5] => Mux96.IN166
IR[5] => Mux96.IN167
IR[5] => Mux96.IN168
IR[5] => Mux96.IN169
IR[5] => Mux96.IN170
IR[5] => Mux96.IN171
IR[5] => Mux96.IN172
IR[5] => Mux96.IN173
IR[5] => Mux96.IN174
IR[5] => Mux96.IN175
IR[5] => Mux96.IN176
IR[5] => Mux96.IN177
IR[5] => Mux96.IN178
IR[5] => Mux96.IN179
IR[5] => Mux96.IN180
IR[5] => Mux96.IN181
IR[5] => Mux96.IN182
IR[5] => Mux96.IN183
IR[5] => Mux96.IN184
IR[5] => Mux96.IN185
IR[5] => Mux96.IN186
IR[5] => Mux96.IN187
IR[5] => Mux96.IN188
IR[5] => Mux96.IN189
IR[5] => Mux96.IN190
IR[5] => Mux96.IN191
IR[5] => Mux96.IN192
IR[5] => Mux96.IN193
IR[5] => Mux96.IN194
IR[5] => Mux96.IN195
IR[5] => Mux96.IN196
IR[5] => Mux96.IN197
IR[5] => Mux96.IN198
IR[5] => Mux96.IN199
IR[5] => Mux96.IN200
IR[5] => Mux96.IN201
IR[5] => Mux96.IN202
IR[5] => Mux96.IN203
IR[5] => Mux96.IN204
IR[5] => Mux96.IN205
IR[5] => Mux96.IN206
IR[5] => Mux96.IN207
IR[5] => Mux96.IN208
IR[5] => Mux96.IN209
IR[5] => Mux96.IN210
IR[5] => Mux96.IN211
IR[5] => Mux96.IN212
IR[5] => Mux96.IN213
IR[5] => Mux96.IN214
IR[5] => Mux96.IN215
IR[5] => Mux96.IN216
IR[5] => Mux96.IN217
IR[5] => Mux96.IN218
IR[5] => Mux96.IN219
IR[5] => Mux96.IN220
IR[5] => Mux96.IN221
IR[5] => Mux96.IN222
IR[5] => Mux96.IN223
IR[5] => Mux96.IN224
IR[5] => Mux96.IN225
IR[5] => Mux96.IN226
IR[5] => Mux96.IN227
IR[5] => Mux96.IN228
IR[5] => Mux96.IN229
IR[5] => Mux96.IN230
IR[5] => Mux96.IN231
IR[5] => Mux96.IN232
IR[5] => Mux96.IN233
IR[5] => Mux96.IN234
IR[5] => Mux96.IN235
IR[5] => Mux96.IN236
IR[5] => Mux96.IN237
IR[5] => Mux96.IN238
IR[5] => Mux96.IN239
IR[5] => Mux96.IN240
IR[5] => Mux96.IN241
IR[5] => Mux96.IN242
IR[5] => Mux96.IN243
IR[5] => Mux96.IN244
IR[5] => Mux96.IN245
IR[5] => Mux96.IN246
IR[5] => Mux96.IN247
IR[5] => Mux96.IN248
IR[5] => Mux96.IN249
IR[5] => Mux96.IN250
IR[5] => Mux96.IN251
IR[5] => Mux96.IN252
IR[5] => Mux96.IN253
IR[5] => Mux96.IN254
IR[5] => Mux96.IN255
IR[5] => Mux96.IN256
IR[5] => Mux96.IN257
IR[5] => Mux96.IN258
IR[5] => Mux97.IN28
IR[5] => Mux98.IN28
IR[5] => Mux99.IN258
IR[5] => Mux100.IN258
IR[5] => Mux101.IN258
IR[5] => Mux102.IN258
IR[5] => Mux103.IN258
IR[5] => Mux104.IN258
IR[5] => Mux105.IN258
IR[5] => Mux106.IN258
IR[5] => Mux108.IN258
IR[5] => Mux109.IN258
IR[5] => Mux110.IN258
IR[5] => Mux111.IN258
IR[5] => Mux113.IN258
IR[5] => Mux114.IN258
IR[5] => Mux115.IN258
IR[5] => ALU_Op.DATAA
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux143.IN1
IR[5] => Mux143.IN2
IR[5] => Mux143.IN3
IR[5] => Mux143.IN4
IR[5] => Mux143.IN5
IR[5] => Mux143.IN6
IR[5] => Mux143.IN7
IR[5] => Mux148.IN1
IR[5] => Mux148.IN2
IR[5] => Mux148.IN3
IR[5] => Mux148.IN4
IR[5] => Mux148.IN5
IR[5] => Mux148.IN6
IR[5] => Mux148.IN7
IR[5] => Mux154.IN4
IR[5] => Mux155.IN4
IR[5] => Mux156.IN1
IR[5] => Mux156.IN2
IR[5] => Mux156.IN3
IR[5] => Mux156.IN4
IR[5] => Mux157.IN1
IR[5] => Mux158.IN1
IR[5] => Mux158.IN2
IR[5] => Mux158.IN3
IR[5] => Set_BusA_To.DATAB
IR[5] => Mux178.IN7
IR[5] => Mux187.IN1
IR[5] => Mux187.IN2
IR[5] => Mux187.IN3
IR[5] => Mux187.IN4
IR[5] => Mux187.IN5
IR[5] => Mux187.IN6
IR[5] => Mux187.IN7
IR[5] => Mux192.IN66
IR[5] => Mux193.IN130
IR[5] => Mux194.IN130
IR[5] => Mux195.IN258
IR[5] => Mux196.IN258
IR[5] => Mux197.IN258
IR[5] => Mux198.IN130
IR[5] => Mux200.IN130
IR[5] => Mux203.IN258
IR[5] => Mux204.IN66
IR[5] => Mux205.IN258
IR[5] => Mux207.IN258
IR[5] => Mux209.IN258
IR[5] => Mux210.IN258
IR[5] => Mux211.IN258
IR[5] => Mux213.IN130
IR[5] => Mux214.IN258
IR[5] => Mux215.IN258
IR[5] => Mux217.IN258
IR[5] => Mux218.IN66
IR[5] => Mux219.IN66
IR[5] => Mux220.IN66
IR[5] => Mux221.IN66
IR[5] => Mux222.IN258
IR[5] => Mux223.IN36
IR[5] => Mux223.IN37
IR[5] => Mux223.IN38
IR[5] => Mux223.IN39
IR[5] => Mux223.IN40
IR[5] => Mux223.IN41
IR[5] => Mux223.IN42
IR[5] => Mux223.IN43
IR[5] => Mux223.IN44
IR[5] => Mux223.IN45
IR[5] => Mux223.IN46
IR[5] => Mux223.IN47
IR[5] => Mux223.IN48
IR[5] => Mux223.IN49
IR[5] => Mux223.IN50
IR[5] => Mux223.IN51
IR[5] => Mux223.IN52
IR[5] => Mux223.IN53
IR[5] => Mux223.IN54
IR[5] => Mux223.IN55
IR[5] => Mux223.IN56
IR[5] => Mux223.IN57
IR[5] => Mux223.IN58
IR[5] => Mux223.IN59
IR[5] => Mux223.IN60
IR[5] => Mux223.IN61
IR[5] => Mux223.IN62
IR[5] => Mux223.IN63
IR[5] => Mux223.IN64
IR[5] => Mux223.IN65
IR[5] => Mux223.IN66
IR[5] => Mux223.IN67
IR[5] => Mux223.IN68
IR[5] => Mux223.IN69
IR[5] => Mux223.IN70
IR[5] => Mux223.IN71
IR[5] => Mux223.IN72
IR[5] => Mux223.IN73
IR[5] => Mux223.IN74
IR[5] => Mux223.IN75
IR[5] => Mux223.IN76
IR[5] => Mux223.IN77
IR[5] => Mux223.IN78
IR[5] => Mux223.IN79
IR[5] => Mux223.IN80
IR[5] => Mux223.IN81
IR[5] => Mux223.IN82
IR[5] => Mux223.IN83
IR[5] => Mux223.IN84
IR[5] => Mux223.IN85
IR[5] => Mux223.IN86
IR[5] => Mux223.IN87
IR[5] => Mux223.IN88
IR[5] => Mux223.IN89
IR[5] => Mux223.IN90
IR[5] => Mux223.IN91
IR[5] => Mux223.IN92
IR[5] => Mux223.IN93
IR[5] => Mux223.IN94
IR[5] => Mux223.IN95
IR[5] => Mux223.IN96
IR[5] => Mux223.IN97
IR[5] => Mux223.IN98
IR[5] => Mux223.IN99
IR[5] => Mux223.IN100
IR[5] => Mux223.IN101
IR[5] => Mux223.IN102
IR[5] => Mux223.IN103
IR[5] => Mux223.IN104
IR[5] => Mux223.IN105
IR[5] => Mux223.IN106
IR[5] => Mux223.IN107
IR[5] => Mux223.IN108
IR[5] => Mux223.IN109
IR[5] => Mux223.IN110
IR[5] => Mux223.IN111
IR[5] => Mux223.IN112
IR[5] => Mux223.IN113
IR[5] => Mux223.IN114
IR[5] => Mux223.IN115
IR[5] => Mux223.IN116
IR[5] => Mux223.IN117
IR[5] => Mux223.IN118
IR[5] => Mux223.IN119
IR[5] => Mux223.IN120
IR[5] => Mux223.IN121
IR[5] => Mux223.IN122
IR[5] => Mux223.IN123
IR[5] => Mux223.IN124
IR[5] => Mux223.IN125
IR[5] => Mux223.IN126
IR[5] => Mux223.IN127
IR[5] => Mux223.IN128
IR[5] => Mux223.IN129
IR[5] => Mux223.IN130
IR[5] => Mux223.IN131
IR[5] => Mux223.IN132
IR[5] => Mux223.IN133
IR[5] => Mux223.IN134
IR[5] => Mux223.IN135
IR[5] => Mux223.IN136
IR[5] => Mux223.IN137
IR[5] => Mux223.IN138
IR[5] => Mux223.IN139
IR[5] => Mux223.IN140
IR[5] => Mux223.IN141
IR[5] => Mux223.IN142
IR[5] => Mux223.IN143
IR[5] => Mux223.IN144
IR[5] => Mux223.IN145
IR[5] => Mux223.IN146
IR[5] => Mux223.IN147
IR[5] => Mux223.IN148
IR[5] => Mux223.IN149
IR[5] => Mux223.IN150
IR[5] => Mux223.IN151
IR[5] => Mux223.IN152
IR[5] => Mux223.IN153
IR[5] => Mux223.IN154
IR[5] => Mux223.IN155
IR[5] => Mux223.IN156
IR[5] => Mux223.IN157
IR[5] => Mux223.IN158
IR[5] => Mux223.IN159
IR[5] => Mux223.IN160
IR[5] => Mux223.IN161
IR[5] => Mux223.IN162
IR[5] => Mux223.IN163
IR[5] => Mux223.IN164
IR[5] => Mux223.IN165
IR[5] => Mux223.IN166
IR[5] => Mux223.IN167
IR[5] => Mux223.IN168
IR[5] => Mux223.IN169
IR[5] => Mux223.IN170
IR[5] => Mux223.IN171
IR[5] => Mux223.IN172
IR[5] => Mux223.IN173
IR[5] => Mux223.IN174
IR[5] => Mux223.IN175
IR[5] => Mux223.IN176
IR[5] => Mux223.IN177
IR[5] => Mux223.IN178
IR[5] => Mux223.IN179
IR[5] => Mux223.IN180
IR[5] => Mux223.IN181
IR[5] => Mux223.IN182
IR[5] => Mux223.IN183
IR[5] => Mux223.IN184
IR[5] => Mux223.IN185
IR[5] => Mux223.IN186
IR[5] => Mux223.IN187
IR[5] => Mux223.IN188
IR[5] => Mux223.IN189
IR[5] => Mux223.IN190
IR[5] => Mux223.IN191
IR[5] => Mux223.IN192
IR[5] => Mux223.IN193
IR[5] => Mux223.IN194
IR[5] => Mux223.IN195
IR[5] => Mux223.IN196
IR[5] => Mux223.IN197
IR[5] => Mux223.IN198
IR[5] => Mux223.IN199
IR[5] => Mux223.IN200
IR[5] => Mux223.IN201
IR[5] => Mux223.IN202
IR[5] => Mux223.IN203
IR[5] => Mux223.IN204
IR[5] => Mux223.IN205
IR[5] => Mux223.IN206
IR[5] => Mux223.IN207
IR[5] => Mux223.IN208
IR[5] => Mux223.IN209
IR[5] => Mux223.IN210
IR[5] => Mux223.IN211
IR[5] => Mux223.IN212
IR[5] => Mux223.IN213
IR[5] => Mux223.IN214
IR[5] => Mux223.IN215
IR[5] => Mux223.IN216
IR[5] => Mux223.IN217
IR[5] => Mux223.IN218
IR[5] => Mux223.IN219
IR[5] => Mux223.IN220
IR[5] => Mux223.IN221
IR[5] => Mux223.IN222
IR[5] => Mux223.IN223
IR[5] => Mux223.IN224
IR[5] => Mux223.IN225
IR[5] => Mux223.IN226
IR[5] => Mux223.IN227
IR[5] => Mux223.IN228
IR[5] => Mux223.IN229
IR[5] => Mux223.IN230
IR[5] => Mux223.IN231
IR[5] => Mux223.IN232
IR[5] => Mux223.IN233
IR[5] => Mux223.IN234
IR[5] => Mux223.IN235
IR[5] => Mux223.IN236
IR[5] => Mux223.IN237
IR[5] => Mux223.IN238
IR[5] => Mux223.IN239
IR[5] => Mux223.IN240
IR[5] => Mux223.IN241
IR[5] => Mux223.IN242
IR[5] => Mux223.IN243
IR[5] => Mux223.IN244
IR[5] => Mux223.IN245
IR[5] => Mux223.IN246
IR[5] => Mux223.IN247
IR[5] => Mux223.IN248
IR[5] => Mux223.IN249
IR[5] => Mux223.IN250
IR[5] => Mux223.IN251
IR[5] => Mux223.IN252
IR[5] => Mux223.IN253
IR[5] => Mux223.IN254
IR[5] => Mux223.IN255
IR[5] => Mux223.IN256
IR[5] => Mux223.IN257
IR[5] => Mux223.IN258
IR[5] => Mux224.IN36
IR[5] => Mux225.IN36
IR[5] => Mux226.IN66
IR[5] => Mux227.IN258
IR[5] => Mux228.IN258
IR[5] => Mux229.IN66
IR[5] => Mux230.IN66
IR[5] => Mux233.IN258
IR[5] => Mux234.IN130
IR[5] => Mux235.IN130
IR[5] => Mux236.IN258
IR[5] => Mux237.IN258
IR[5] => Mux239.IN66
IR[5] => Mux241.IN66
IR[5] => Equal3.IN0
IR[5] => Equal4.IN1
IR[5] => Equal6.IN0
IR[5] => Equal8.IN4
IR[6] => Mux58.IN257
IR[6] => Mux59.IN152
IR[6] => Mux60.IN152
IR[6] => Mux61.IN152
IR[6] => Mux62.IN257
IR[6] => Mux63.IN65
IR[6] => Mux64.IN194
IR[6] => Mux65.IN194
IR[6] => Mux66.IN194
IR[6] => Mux67.IN257
IR[6] => Mux68.IN257
IR[6] => Mux69.IN256
IR[6] => Mux70.IN257
IR[6] => Mux71.IN257
IR[6] => Mux72.IN257
IR[6] => Mux73.IN257
IR[6] => Mux74.IN257
IR[6] => Mux75.IN257
IR[6] => Mux76.IN257
IR[6] => Mux77.IN257
IR[6] => Mux78.IN257
IR[6] => Mux79.IN65
IR[6] => Mux80.IN257
IR[6] => Mux81.IN257
IR[6] => Mux82.IN257
IR[6] => Mux83.IN257
IR[6] => Mux84.IN257
IR[6] => Mux85.IN257
IR[6] => Mux86.IN257
IR[6] => Mux87.IN257
IR[6] => Mux88.IN249
IR[6] => Mux89.IN249
IR[6] => Mux90.IN257
IR[6] => Mux91.IN257
IR[6] => Mux92.IN257
IR[6] => Mux93.IN257
IR[6] => Mux94.IN257
IR[6] => Mux95.IN257
IR[6] => Mux96.IN27
IR[6] => Mux97.IN27
IR[6] => Mux98.IN27
IR[6] => Mux99.IN257
IR[6] => Mux100.IN257
IR[6] => Mux101.IN257
IR[6] => Mux102.IN257
IR[6] => Mux103.IN257
IR[6] => Mux104.IN257
IR[6] => Mux105.IN257
IR[6] => Mux106.IN257
IR[6] => Mux107.IN65
IR[6] => Mux108.IN257
IR[6] => Mux109.IN257
IR[6] => Mux110.IN257
IR[6] => Mux111.IN257
IR[6] => Mux112.IN33
IR[6] => Mux113.IN257
IR[6] => Mux114.IN257
IR[6] => Mux115.IN257
IR[6] => Mux118.IN33
IR[6] => Mux119.IN33
IR[6] => Mux120.IN33
IR[6] => Mux121.IN33
IR[6] => Mux122.IN33
IR[6] => Mux123.IN33
IR[6] => Mux124.IN33
IR[6] => Mux125.IN33
IR[6] => Mux126.IN33
IR[6] => Mux127.IN33
IR[6] => Mux128.IN33
IR[6] => Mux129.IN33
IR[6] => Mux130.IN33
IR[6] => Mux192.IN65
IR[6] => Mux193.IN129
IR[6] => Mux194.IN129
IR[6] => Mux195.IN257
IR[6] => Mux196.IN257
IR[6] => Mux197.IN257
IR[6] => Mux198.IN129
IR[6] => Mux199.IN33
IR[6] => Mux200.IN129
IR[6] => Mux201.IN65
IR[6] => Mux202.IN65
IR[6] => Mux203.IN257
IR[6] => Mux204.IN65
IR[6] => Mux205.IN257
IR[6] => Mux206.IN65
IR[6] => Mux207.IN257
IR[6] => Mux208.IN65
IR[6] => Mux209.IN257
IR[6] => Mux210.IN257
IR[6] => Mux211.IN257
IR[6] => Mux212.IN65
IR[6] => Mux213.IN129
IR[6] => Mux214.IN257
IR[6] => Mux215.IN257
IR[6] => Mux216.IN65
IR[6] => Mux217.IN257
IR[6] => Mux218.IN65
IR[6] => Mux219.IN65
IR[6] => Mux220.IN65
IR[6] => Mux221.IN65
IR[6] => Mux222.IN257
IR[6] => Mux223.IN35
IR[6] => Mux224.IN35
IR[6] => Mux225.IN35
IR[6] => Mux226.IN65
IR[6] => Mux227.IN257
IR[6] => Mux228.IN257
IR[6] => Mux229.IN65
IR[6] => Mux230.IN65
IR[6] => Mux231.IN33
IR[6] => Mux232.IN129
IR[6] => Mux233.IN257
IR[6] => Mux234.IN129
IR[6] => Mux235.IN129
IR[6] => Mux236.IN257
IR[6] => Mux237.IN257
IR[6] => Mux238.IN33
IR[6] => Mux239.IN65
IR[6] => Mux240.IN33
IR[6] => Mux241.IN65
IR[6] => Equal6.IN4
IR[6] => Equal8.IN1
IR[7] => Mux58.IN256
IR[7] => Mux59.IN151
IR[7] => Mux60.IN151
IR[7] => Mux61.IN151
IR[7] => Mux62.IN256
IR[7] => Mux63.IN64
IR[7] => Mux64.IN193
IR[7] => Mux65.IN193
IR[7] => Mux66.IN193
IR[7] => Mux67.IN256
IR[7] => Mux68.IN256
IR[7] => Mux69.IN255
IR[7] => Mux70.IN256
IR[7] => Mux71.IN256
IR[7] => Mux72.IN256
IR[7] => Mux73.IN256
IR[7] => Mux74.IN256
IR[7] => Mux75.IN256
IR[7] => Mux76.IN256
IR[7] => Mux77.IN256
IR[7] => Mux78.IN256
IR[7] => Mux79.IN64
IR[7] => Mux80.IN256
IR[7] => Mux81.IN256
IR[7] => Mux82.IN256
IR[7] => Mux83.IN256
IR[7] => Mux84.IN256
IR[7] => Mux85.IN256
IR[7] => Mux86.IN256
IR[7] => Mux87.IN256
IR[7] => Mux88.IN248
IR[7] => Mux89.IN248
IR[7] => Mux90.IN256
IR[7] => Mux91.IN256
IR[7] => Mux92.IN256
IR[7] => Mux93.IN256
IR[7] => Mux94.IN256
IR[7] => Mux95.IN256
IR[7] => Mux96.IN26
IR[7] => Mux97.IN26
IR[7] => Mux98.IN26
IR[7] => Mux99.IN256
IR[7] => Mux100.IN256
IR[7] => Mux101.IN256
IR[7] => Mux102.IN256
IR[7] => Mux103.IN256
IR[7] => Mux104.IN256
IR[7] => Mux105.IN256
IR[7] => Mux106.IN256
IR[7] => Mux107.IN64
IR[7] => Mux108.IN256
IR[7] => Mux109.IN256
IR[7] => Mux110.IN256
IR[7] => Mux111.IN256
IR[7] => Mux112.IN32
IR[7] => Mux113.IN256
IR[7] => Mux114.IN256
IR[7] => Mux115.IN256
IR[7] => Mux118.IN32
IR[7] => Mux119.IN32
IR[7] => Mux120.IN32
IR[7] => Mux121.IN32
IR[7] => Mux122.IN32
IR[7] => Mux123.IN32
IR[7] => Mux124.IN32
IR[7] => Mux125.IN32
IR[7] => Mux126.IN32
IR[7] => Mux127.IN32
IR[7] => Mux128.IN32
IR[7] => Mux129.IN32
IR[7] => Mux130.IN32
IR[7] => Mux192.IN64
IR[7] => Mux193.IN128
IR[7] => Mux194.IN128
IR[7] => Mux195.IN256
IR[7] => Mux196.IN256
IR[7] => Mux197.IN256
IR[7] => Mux198.IN128
IR[7] => Mux199.IN32
IR[7] => Mux200.IN128
IR[7] => Mux201.IN64
IR[7] => Mux202.IN64
IR[7] => Mux203.IN256
IR[7] => Mux204.IN64
IR[7] => Mux205.IN256
IR[7] => Mux206.IN64
IR[7] => Mux207.IN256
IR[7] => Mux208.IN64
IR[7] => Mux209.IN256
IR[7] => Mux210.IN256
IR[7] => Mux211.IN256
IR[7] => Mux212.IN64
IR[7] => Mux213.IN128
IR[7] => Mux214.IN256
IR[7] => Mux215.IN256
IR[7] => Mux216.IN64
IR[7] => Mux217.IN256
IR[7] => Mux218.IN64
IR[7] => Mux219.IN64
IR[7] => Mux220.IN64
IR[7] => Mux221.IN64
IR[7] => Mux222.IN256
IR[7] => Mux223.IN34
IR[7] => Mux224.IN34
IR[7] => Mux225.IN34
IR[7] => Mux226.IN64
IR[7] => Mux227.IN256
IR[7] => Mux228.IN256
IR[7] => Mux229.IN64
IR[7] => Mux230.IN64
IR[7] => Mux231.IN32
IR[7] => Mux232.IN128
IR[7] => Mux233.IN256
IR[7] => Mux234.IN128
IR[7] => Mux235.IN128
IR[7] => Mux236.IN256
IR[7] => Mux237.IN256
IR[7] => Mux238.IN32
IR[7] => Mux239.IN64
IR[7] => Mux240.IN32
IR[7] => Mux241.IN64
IR[7] => Equal6.IN3
IR[7] => Equal8.IN0
ISet[0] => Mux242.IN5
ISet[0] => Mux243.IN5
ISet[0] => Mux244.IN5
ISet[0] => Mux245.IN5
ISet[0] => Mux246.IN5
ISet[0] => Mux247.IN5
ISet[0] => Mux248.IN5
ISet[0] => Mux249.IN5
ISet[0] => Mux250.IN5
ISet[0] => Mux251.IN5
ISet[0] => Mux252.IN5
ISet[0] => Mux253.IN5
ISet[0] => Mux254.IN5
ISet[0] => Mux255.IN5
ISet[0] => Mux256.IN5
ISet[0] => Mux257.IN5
ISet[0] => Mux258.IN5
ISet[0] => Mux259.IN5
ISet[0] => Mux260.IN5
ISet[0] => Mux261.IN5
ISet[0] => Mux262.IN5
ISet[0] => Mux263.IN5
ISet[0] => Mux264.IN5
ISet[0] => Mux265.IN5
ISet[0] => Mux266.IN5
ISet[0] => Mux267.IN5
ISet[0] => Mux268.IN5
ISet[0] => Mux269.IN5
ISet[0] => Mux270.IN5
ISet[0] => Mux271.IN5
ISet[0] => Mux272.IN5
ISet[0] => Mux273.IN5
ISet[0] => Mux274.IN5
ISet[0] => Mux275.IN5
ISet[0] => Mux276.IN5
ISet[0] => Mux277.IN5
ISet[0] => Mux278.IN5
ISet[0] => Mux279.IN5
ISet[0] => Mux280.IN5
ISet[0] => Mux281.IN5
ISet[0] => Mux282.IN5
ISet[0] => Mux283.IN5
ISet[0] => Mux284.IN5
ISet[0] => Mux285.IN5
ISet[0] => Mux286.IN5
ISet[0] => Mux287.IN5
ISet[0] => Mux288.IN5
ISet[0] => Mux289.IN5
ISet[0] => Mux290.IN5
ISet[0] => Mux291.IN5
ISet[0] => Mux292.IN5
ISet[0] => Mux293.IN5
ISet[0] => Mux294.IN5
ISet[0] => Mux295.IN5
ISet[0] => Mux296.IN5
ISet[0] => Mux297.IN5
ISet[0] => Mux298.IN5
ISet[0] => Mux299.IN5
ISet[0] => Mux300.IN5
ISet[0] => Equal9.IN1
ISet[1] => Mux242.IN4
ISet[1] => Mux243.IN4
ISet[1] => Mux244.IN4
ISet[1] => Mux245.IN4
ISet[1] => Mux246.IN4
ISet[1] => Mux247.IN4
ISet[1] => Mux248.IN4
ISet[1] => Mux249.IN4
ISet[1] => Mux250.IN4
ISet[1] => Mux251.IN4
ISet[1] => Mux252.IN4
ISet[1] => Mux253.IN4
ISet[1] => Mux254.IN4
ISet[1] => Mux255.IN4
ISet[1] => Mux256.IN4
ISet[1] => Mux257.IN4
ISet[1] => Mux258.IN4
ISet[1] => Mux259.IN4
ISet[1] => Mux260.IN4
ISet[1] => Mux261.IN4
ISet[1] => Mux262.IN4
ISet[1] => Mux263.IN4
ISet[1] => Mux264.IN4
ISet[1] => Mux265.IN4
ISet[1] => Mux266.IN4
ISet[1] => Mux267.IN4
ISet[1] => Mux268.IN4
ISet[1] => Mux269.IN4
ISet[1] => Mux270.IN4
ISet[1] => Mux271.IN4
ISet[1] => Mux272.IN4
ISet[1] => Mux273.IN4
ISet[1] => Mux274.IN4
ISet[1] => Mux275.IN4
ISet[1] => Mux276.IN4
ISet[1] => Mux277.IN4
ISet[1] => Mux278.IN4
ISet[1] => Mux279.IN4
ISet[1] => Mux280.IN4
ISet[1] => Mux281.IN4
ISet[1] => Mux282.IN4
ISet[1] => Mux283.IN4
ISet[1] => Mux284.IN4
ISet[1] => Mux285.IN4
ISet[1] => Mux286.IN4
ISet[1] => Mux287.IN4
ISet[1] => Mux288.IN4
ISet[1] => Mux289.IN4
ISet[1] => Mux290.IN4
ISet[1] => Mux291.IN4
ISet[1] => Mux292.IN4
ISet[1] => Mux293.IN4
ISet[1] => Mux294.IN4
ISet[1] => Mux295.IN4
ISet[1] => Mux296.IN4
ISet[1] => Mux297.IN4
ISet[1] => Mux298.IN4
ISet[1] => Mux299.IN4
ISet[1] => Mux300.IN4
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => I_BT.OUTPUTSELECT
ISet[1] => I_BC.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => I_RLD.OUTPUTSELECT
ISet[1] => I_RRD.OUTPUTSELECT
ISet[1] => I_RETN.OUTPUTSELECT
ISet[1] => I_INRC.OUTPUTSELECT
ISet[1] => I_BTR.OUTPUTSELECT
ISet[1] => Equal9.IN0
MCycle[0] => Mux0.IN10
MCycle[0] => Mux1.IN10
MCycle[0] => Mux2.IN10
MCycle[0] => Mux3.IN10
MCycle[0] => Mux4.IN10
MCycle[0] => Mux5.IN10
MCycle[0] => Mux6.IN10
MCycle[0] => Mux7.IN10
MCycle[0] => Mux8.IN10
MCycle[0] => Mux9.IN10
MCycle[0] => Mux10.IN10
MCycle[0] => Mux11.IN10
MCycle[0] => Mux12.IN10
MCycle[0] => Mux13.IN10
MCycle[0] => Mux14.IN10
MCycle[0] => Mux15.IN10
MCycle[0] => Mux16.IN10
MCycle[0] => Mux17.IN10
MCycle[0] => Mux18.IN10
MCycle[0] => Mux19.IN10
MCycle[0] => Mux20.IN10
MCycle[0] => Mux21.IN10
MCycle[0] => Mux22.IN10
MCycle[0] => Mux23.IN10
MCycle[0] => Mux24.IN10
MCycle[0] => Mux25.IN10
MCycle[0] => Mux26.IN10
MCycle[0] => Mux27.IN10
MCycle[0] => Mux28.IN10
MCycle[0] => Mux29.IN10
MCycle[0] => Mux30.IN10
MCycle[0] => Mux31.IN10
MCycle[0] => Mux32.IN9
MCycle[0] => Mux33.IN10
MCycle[0] => Mux34.IN10
MCycle[0] => Mux35.IN9
MCycle[0] => Mux36.IN10
MCycle[0] => Mux37.IN5
MCycle[0] => Mux38.IN5
MCycle[0] => Mux39.IN5
MCycle[0] => Mux40.IN10
MCycle[0] => Mux41.IN10
MCycle[0] => Mux43.IN10
MCycle[0] => Mux44.IN10
MCycle[0] => Mux45.IN10
MCycle[0] => Mux46.IN10
MCycle[0] => Mux47.IN10
MCycle[0] => Mux48.IN10
MCycle[0] => Mux49.IN10
MCycle[0] => Mux50.IN10
MCycle[0] => Mux51.IN10
MCycle[0] => Mux52.IN10
MCycle[0] => Mux53.IN10
MCycle[0] => Mux54.IN10
MCycle[0] => Mux55.IN10
MCycle[0] => Mux56.IN10
MCycle[0] => Mux57.IN10
MCycle[0] => Mux116.IN10
MCycle[0] => Mux117.IN10
MCycle[0] => Mux133.IN10
MCycle[0] => Mux134.IN10
MCycle[0] => Mux135.IN10
MCycle[0] => Mux136.IN10
MCycle[0] => Mux137.IN10
MCycle[0] => Mux138.IN10
MCycle[0] => Mux139.IN10
MCycle[0] => Mux140.IN10
MCycle[0] => Mux141.IN10
MCycle[0] => Mux142.IN10
MCycle[0] => Mux143.IN10
MCycle[0] => Mux144.IN10
MCycle[0] => Mux145.IN10
MCycle[0] => Mux146.IN10
MCycle[0] => Mux147.IN10
MCycle[0] => Mux148.IN10
MCycle[0] => Mux149.IN10
MCycle[0] => Mux150.IN10
MCycle[0] => Mux151.IN10
MCycle[0] => Mux152.IN10
MCycle[0] => Mux153.IN10
MCycle[0] => Mux161.IN10
MCycle[0] => Mux162.IN10
MCycle[0] => Mux163.IN10
MCycle[0] => Mux164.IN10
MCycle[0] => Mux165.IN10
MCycle[0] => Mux166.IN10
MCycle[0] => Mux167.IN10
MCycle[0] => Mux169.IN5
MCycle[0] => Mux170.IN10
MCycle[0] => Mux171.IN10
MCycle[0] => Mux172.IN10
MCycle[0] => Mux173.IN10
MCycle[0] => Mux174.IN10
MCycle[0] => Mux175.IN10
MCycle[0] => Mux176.IN10
MCycle[0] => Mux177.IN10
MCycle[0] => Mux178.IN10
MCycle[0] => Mux179.IN10
MCycle[0] => Mux180.IN10
MCycle[0] => Mux181.IN5
MCycle[0] => Mux182.IN10
MCycle[0] => Mux183.IN10
MCycle[0] => Mux184.IN10
MCycle[0] => Mux185.IN10
MCycle[0] => Mux186.IN10
MCycle[0] => Mux187.IN10
MCycle[0] => Mux188.IN10
MCycle[0] => Mux189.IN10
MCycle[0] => Mux191.IN10
MCycle[0] => Equal0.IN2
MCycle[0] => Equal1.IN1
MCycle[0] => Equal5.IN0
MCycle[0] => Equal7.IN2
MCycle[1] => Mux0.IN9
MCycle[1] => Mux1.IN9
MCycle[1] => Mux2.IN9
MCycle[1] => Mux3.IN9
MCycle[1] => Mux4.IN9
MCycle[1] => Mux5.IN9
MCycle[1] => Mux6.IN9
MCycle[1] => Mux7.IN9
MCycle[1] => Mux8.IN9
MCycle[1] => Mux9.IN9
MCycle[1] => Mux10.IN9
MCycle[1] => Mux11.IN9
MCycle[1] => Mux12.IN9
MCycle[1] => Mux13.IN9
MCycle[1] => Mux14.IN9
MCycle[1] => Mux15.IN9
MCycle[1] => Mux16.IN9
MCycle[1] => Mux17.IN9
MCycle[1] => Mux18.IN9
MCycle[1] => Mux19.IN9
MCycle[1] => Mux20.IN9
MCycle[1] => Mux21.IN9
MCycle[1] => Mux22.IN9
MCycle[1] => Mux23.IN9
MCycle[1] => Mux24.IN9
MCycle[1] => Mux25.IN9
MCycle[1] => Mux26.IN9
MCycle[1] => Mux27.IN9
MCycle[1] => Mux28.IN9
MCycle[1] => Mux29.IN9
MCycle[1] => Mux30.IN9
MCycle[1] => Mux31.IN9
MCycle[1] => Mux32.IN8
MCycle[1] => Mux33.IN9
MCycle[1] => Mux34.IN9
MCycle[1] => Mux35.IN8
MCycle[1] => Mux36.IN9
MCycle[1] => Mux40.IN9
MCycle[1] => Mux41.IN9
MCycle[1] => Mux43.IN9
MCycle[1] => Mux44.IN9
MCycle[1] => Mux45.IN9
MCycle[1] => Mux46.IN9
MCycle[1] => Mux47.IN9
MCycle[1] => Mux48.IN9
MCycle[1] => Mux49.IN9
MCycle[1] => Mux50.IN9
MCycle[1] => Mux51.IN9
MCycle[1] => Mux52.IN9
MCycle[1] => Mux53.IN9
MCycle[1] => Mux54.IN9
MCycle[1] => Mux55.IN9
MCycle[1] => Mux56.IN9
MCycle[1] => Mux57.IN9
MCycle[1] => Mux116.IN9
MCycle[1] => Mux117.IN9
MCycle[1] => Mux131.IN5
MCycle[1] => Mux132.IN5
MCycle[1] => Mux133.IN9
MCycle[1] => Mux134.IN9
MCycle[1] => Mux135.IN9
MCycle[1] => Mux136.IN9
MCycle[1] => Mux137.IN9
MCycle[1] => Mux138.IN9
MCycle[1] => Mux139.IN9
MCycle[1] => Mux140.IN9
MCycle[1] => Mux141.IN9
MCycle[1] => Mux142.IN9
MCycle[1] => Mux143.IN9
MCycle[1] => Mux144.IN9
MCycle[1] => Mux145.IN9
MCycle[1] => Mux146.IN9
MCycle[1] => Mux147.IN9
MCycle[1] => Mux148.IN9
MCycle[1] => Mux149.IN9
MCycle[1] => Mux150.IN9
MCycle[1] => Mux151.IN9
MCycle[1] => Mux152.IN9
MCycle[1] => Mux153.IN9
MCycle[1] => Mux158.IN5
MCycle[1] => Mux159.IN5
MCycle[1] => Mux160.IN5
MCycle[1] => Mux161.IN9
MCycle[1] => Mux162.IN9
MCycle[1] => Mux163.IN9
MCycle[1] => Mux164.IN9
MCycle[1] => Mux165.IN9
MCycle[1] => Mux166.IN9
MCycle[1] => Mux167.IN9
MCycle[1] => Mux168.IN5
MCycle[1] => Mux170.IN9
MCycle[1] => Mux171.IN9
MCycle[1] => Mux172.IN9
MCycle[1] => Mux173.IN9
MCycle[1] => Mux174.IN9
MCycle[1] => Mux175.IN9
MCycle[1] => Mux176.IN9
MCycle[1] => Mux177.IN9
MCycle[1] => Mux178.IN9
MCycle[1] => Mux179.IN9
MCycle[1] => Mux180.IN9
MCycle[1] => Mux182.IN9
MCycle[1] => Mux183.IN9
MCycle[1] => Mux184.IN9
MCycle[1] => Mux185.IN9
MCycle[1] => Mux186.IN9
MCycle[1] => Mux187.IN9
MCycle[1] => Mux188.IN9
MCycle[1] => Mux189.IN9
MCycle[1] => Mux190.IN5
MCycle[1] => Mux191.IN9
MCycle[1] => Equal0.IN1
MCycle[1] => Equal1.IN2
MCycle[1] => Equal5.IN2
MCycle[1] => Equal7.IN1
MCycle[2] => Mux0.IN8
MCycle[2] => Mux1.IN8
MCycle[2] => Mux2.IN8
MCycle[2] => Mux3.IN8
MCycle[2] => Mux4.IN8
MCycle[2] => Mux5.IN8
MCycle[2] => Mux6.IN8
MCycle[2] => Mux7.IN8
MCycle[2] => Mux8.IN8
MCycle[2] => Mux9.IN8
MCycle[2] => Mux10.IN8
MCycle[2] => Mux11.IN8
MCycle[2] => Mux12.IN8
MCycle[2] => Mux13.IN8
MCycle[2] => Mux14.IN8
MCycle[2] => Mux15.IN8
MCycle[2] => Mux16.IN8
MCycle[2] => Mux17.IN8
MCycle[2] => Mux18.IN8
MCycle[2] => Mux19.IN8
MCycle[2] => Mux20.IN8
MCycle[2] => Mux21.IN8
MCycle[2] => Mux22.IN8
MCycle[2] => Mux23.IN8
MCycle[2] => Mux24.IN8
MCycle[2] => Mux25.IN8
MCycle[2] => Mux26.IN8
MCycle[2] => Mux27.IN8
MCycle[2] => Mux28.IN8
MCycle[2] => Mux29.IN8
MCycle[2] => Mux30.IN8
MCycle[2] => Mux31.IN8
MCycle[2] => Mux32.IN7
MCycle[2] => Mux33.IN8
MCycle[2] => Mux34.IN8
MCycle[2] => Mux35.IN7
MCycle[2] => Mux36.IN8
MCycle[2] => Mux37.IN4
MCycle[2] => Mux38.IN4
MCycle[2] => Mux39.IN4
MCycle[2] => Mux40.IN8
MCycle[2] => Mux41.IN8
MCycle[2] => Mux43.IN8
MCycle[2] => Mux44.IN8
MCycle[2] => Mux45.IN8
MCycle[2] => Mux46.IN8
MCycle[2] => Mux47.IN8
MCycle[2] => Mux48.IN8
MCycle[2] => Mux49.IN8
MCycle[2] => Mux50.IN8
MCycle[2] => Mux51.IN8
MCycle[2] => Mux52.IN8
MCycle[2] => Mux53.IN8
MCycle[2] => Mux54.IN8
MCycle[2] => Mux55.IN8
MCycle[2] => Mux56.IN8
MCycle[2] => Mux57.IN8
MCycle[2] => Mux116.IN8
MCycle[2] => Mux117.IN8
MCycle[2] => Mux131.IN4
MCycle[2] => Mux132.IN4
MCycle[2] => Mux133.IN8
MCycle[2] => Mux134.IN8
MCycle[2] => Mux135.IN8
MCycle[2] => Mux136.IN8
MCycle[2] => Mux137.IN8
MCycle[2] => Mux138.IN8
MCycle[2] => Mux139.IN8
MCycle[2] => Mux140.IN8
MCycle[2] => Mux141.IN8
MCycle[2] => Mux142.IN8
MCycle[2] => Mux143.IN8
MCycle[2] => Mux144.IN8
MCycle[2] => Mux145.IN8
MCycle[2] => Mux146.IN8
MCycle[2] => Mux147.IN8
MCycle[2] => Mux148.IN8
MCycle[2] => Mux149.IN8
MCycle[2] => Mux150.IN8
MCycle[2] => Mux151.IN8
MCycle[2] => Mux152.IN8
MCycle[2] => Mux153.IN8
MCycle[2] => Mux158.IN4
MCycle[2] => Mux159.IN4
MCycle[2] => Mux160.IN4
MCycle[2] => Mux161.IN8
MCycle[2] => Mux162.IN8
MCycle[2] => Mux163.IN8
MCycle[2] => Mux164.IN8
MCycle[2] => Mux165.IN8
MCycle[2] => Mux166.IN8
MCycle[2] => Mux167.IN8
MCycle[2] => Mux168.IN4
MCycle[2] => Mux169.IN4
MCycle[2] => Mux170.IN8
MCycle[2] => Mux171.IN8
MCycle[2] => Mux172.IN8
MCycle[2] => Mux173.IN8
MCycle[2] => Mux174.IN8
MCycle[2] => Mux175.IN8
MCycle[2] => Mux176.IN8
MCycle[2] => Mux177.IN8
MCycle[2] => Mux178.IN8
MCycle[2] => Mux179.IN8
MCycle[2] => Mux180.IN8
MCycle[2] => Mux181.IN4
MCycle[2] => Mux182.IN8
MCycle[2] => Mux183.IN8
MCycle[2] => Mux184.IN8
MCycle[2] => Mux185.IN8
MCycle[2] => Mux186.IN8
MCycle[2] => Mux187.IN8
MCycle[2] => Mux188.IN8
MCycle[2] => Mux189.IN8
MCycle[2] => Mux190.IN4
MCycle[2] => Mux191.IN8
MCycle[2] => Equal0.IN0
MCycle[2] => Equal1.IN0
MCycle[2] => Equal5.IN1
MCycle[2] => Equal7.IN0
F[0] => Mux32.IN10
F[0] => Mux42.IN10
F[0] => Mux42.IN1
F[0] => Mux34.IN7
F[1] => ~NO_FANOUT~
F[2] => Mux42.IN9
F[2] => Mux42.IN2
F[3] => ~NO_FANOUT~
F[4] => ~NO_FANOUT~
F[5] => ~NO_FANOUT~
F[6] => Mux35.IN10
F[6] => Mux42.IN8
F[6] => Mux42.IN0
F[6] => Mux36.IN7
F[7] => Mux42.IN7
F[7] => Mux42.IN3
NMICycle => MCycles.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => IncDec_16.OUTPUTSELECT
NMICycle => Set_Addr_To.OUTPUTSELECT
NMICycle => Set_BusB_To.OUTPUTSELECT
NMICycle => Write.OUTPUTSELECT
NMICycle => LDZ.OUTPUTSELECT
NMICycle => Inc_PC.OUTPUTSELECT
NMICycle => Jump.OUTPUTSELECT
NMICycle => Mux69.IN263
IntCycle => MCycles.DATAA
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => IncDec_16.OUTPUTSELECT
IntCycle => Set_Addr_To.OUTPUTSELECT
IntCycle => Set_BusB_To.OUTPUTSELECT
IntCycle => Write.OUTPUTSELECT
IntCycle => LDZ.OUTPUTSELECT
IntCycle => Inc_PC.OUTPUTSELECT
IntCycle => Jump.OUTPUTSELECT
XY_State[0] => Equal2.IN1
XY_State[1] => Equal2.IN0
MCycles[0] <= Mux254.DB_MAX_OUTPUT_PORT_TYPE
MCycles[1] <= Mux253.DB_MAX_OUTPUT_PORT_TYPE
MCycles[2] <= Mux252.DB_MAX_OUTPUT_PORT_TYPE
TStates[0] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[1] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[2] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
Prefix[0] <= Mux299.DB_MAX_OUTPUT_PORT_TYPE
Prefix[1] <= Mux298.DB_MAX_OUTPUT_PORT_TYPE
Inc_PC <= Inc_PC.DB_MAX_OUTPUT_PORT_TYPE
Inc_WZ <= Mux265.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[0] <= Mux273.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[1] <= Mux272.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[2] <= Mux271.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[3] <= Mux270.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Reg <= Mux251.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Acc <= Mux260.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[0] <= Mux250.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[1] <= Mux249.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[2] <= Mux248.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[3] <= Mux247.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[0] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[1] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[2] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[3] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[0] <= Mux282.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[1] <= Mux281.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[2] <= Mux280.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[3] <= Mux279.DB_MAX_OUTPUT_PORT_TYPE
Save_ALU <= Mux277.DB_MAX_OUTPUT_PORT_TYPE
PreserveC <= Mux278.DB_MAX_OUTPUT_PORT_TYPE
Arith16 <= Mux291.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[0] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[1] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[2] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= Mux297.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Mux286.DB_MAX_OUTPUT_PORT_TYPE
JumpE <= Mux292.DB_MAX_OUTPUT_PORT_TYPE
JumpXY <= Mux293.DB_MAX_OUTPUT_PORT_TYPE
Call <= Mux295.DB_MAX_OUTPUT_PORT_TYPE
RstP <= Mux296.DB_MAX_OUTPUT_PORT_TYPE
LDZ <= Mux261.DB_MAX_OUTPUT_PORT_TYPE
LDW <= Mux264.DB_MAX_OUTPUT_PORT_TYPE
LDSPHL <= Mux269.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[0] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[1] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[2] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
ExchangeDH <= Mux274.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRp <= Mux246.DB_MAX_OUTPUT_PORT_TYPE
ExchangeAF <= Mux275.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRS <= Mux276.DB_MAX_OUTPUT_PORT_TYPE
I_DJNZ <= Mux294.DB_MAX_OUTPUT_PORT_TYPE
I_CPL <= Mux283.DB_MAX_OUTPUT_PORT_TYPE
I_CCF <= Mux284.DB_MAX_OUTPUT_PORT_TYPE
I_SCF <= Mux285.DB_MAX_OUTPUT_PORT_TYPE
I_RETN <= I_RETN.DB_MAX_OUTPUT_PORT_TYPE
I_BT <= I_BT.DB_MAX_OUTPUT_PORT_TYPE
I_BC <= I_BC.DB_MAX_OUTPUT_PORT_TYPE
I_BTR <= I_BTR.DB_MAX_OUTPUT_PORT_TYPE
I_RLD <= I_RLD.DB_MAX_OUTPUT_PORT_TYPE
I_RRD <= I_RRD.DB_MAX_OUTPUT_PORT_TYPE
I_INRC <= I_INRC.DB_MAX_OUTPUT_PORT_TYPE
SetWZ[0] <= Mux263.DB_MAX_OUTPUT_PORT_TYPE
SetWZ[1] <= Mux262.DB_MAX_OUTPUT_PORT_TYPE
SetDI <= Mux288.DB_MAX_OUTPUT_PORT_TYPE
SetEI <= Mux289.DB_MAX_OUTPUT_PORT_TYPE
IMode[0] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
IMode[1] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
Halt <= Mux287.DB_MAX_OUTPUT_PORT_TYPE
NoRead <= NoRead.DB_MAX_OUTPUT_PORT_TYPE
Write <= Mux259.DB_MAX_OUTPUT_PORT_TYPE
XYbit_undoc <= Mux300.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|Z80IP:cpu|T80s:cpu|T80:u0|T80_ALU:alu
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Z16 => F_Out.OUTPUTSELECT
WZ[0] => ~NO_FANOUT~
WZ[1] => ~NO_FANOUT~
WZ[2] => ~NO_FANOUT~
WZ[3] => ~NO_FANOUT~
WZ[4] => ~NO_FANOUT~
WZ[5] => ~NO_FANOUT~
WZ[6] => ~NO_FANOUT~
WZ[7] => ~NO_FANOUT~
WZ[8] => ~NO_FANOUT~
WZ[9] => ~NO_FANOUT~
WZ[10] => ~NO_FANOUT~
WZ[11] => F_Out.DATAB
WZ[12] => ~NO_FANOUT~
WZ[13] => F_Out.DATAB
WZ[14] => ~NO_FANOUT~
WZ[15] => ~NO_FANOUT~
XY_State[0] => Equal6.IN1
XY_State[1] => Equal6.IN0
ALU_Op[0] => UseCarry.IN0
ALU_Op[0] => Mux8.IN5
ALU_Op[0] => Mux9.IN5
ALU_Op[0] => Mux10.IN5
ALU_Op[0] => Mux11.IN5
ALU_Op[0] => Mux12.IN5
ALU_Op[0] => Mux13.IN5
ALU_Op[0] => Mux14.IN5
ALU_Op[0] => Mux15.IN5
ALU_Op[0] => Mux16.IN8
ALU_Op[0] => Mux17.IN2
ALU_Op[0] => Mux18.IN10
ALU_Op[0] => Mux19.IN8
ALU_Op[0] => Mux20.IN10
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Mux23.IN13
ALU_Op[0] => Mux24.IN16
ALU_Op[0] => Mux25.IN13
ALU_Op[0] => Mux26.IN16
ALU_Op[0] => Mux27.IN15
ALU_Op[0] => Mux28.IN16
ALU_Op[0] => Mux29.IN15
ALU_Op[0] => Mux30.IN13
ALU_Op[0] => Mux31.IN16
ALU_Op[0] => Mux32.IN16
ALU_Op[0] => Mux33.IN16
ALU_Op[0] => Mux34.IN16
ALU_Op[0] => Mux35.IN18
ALU_Op[0] => Mux36.IN18
ALU_Op[0] => Mux37.IN18
ALU_Op[0] => Mux38.IN18
ALU_Op[0] => Equal0.IN2
ALU_Op[1] => comb.IN1
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => Mux8.IN4
ALU_Op[1] => Mux9.IN4
ALU_Op[1] => Mux10.IN4
ALU_Op[1] => Mux11.IN4
ALU_Op[1] => Mux12.IN4
ALU_Op[1] => Mux13.IN4
ALU_Op[1] => Mux14.IN4
ALU_Op[1] => Mux15.IN4
ALU_Op[1] => Mux16.IN7
ALU_Op[1] => Mux17.IN1
ALU_Op[1] => Mux18.IN9
ALU_Op[1] => Mux19.IN7
ALU_Op[1] => Mux20.IN9
ALU_Op[1] => Mux23.IN12
ALU_Op[1] => Mux24.IN15
ALU_Op[1] => Mux25.IN12
ALU_Op[1] => Mux26.IN15
ALU_Op[1] => Mux27.IN14
ALU_Op[1] => Mux28.IN15
ALU_Op[1] => Mux29.IN14
ALU_Op[1] => Mux30.IN12
ALU_Op[1] => Mux31.IN15
ALU_Op[1] => Mux32.IN15
ALU_Op[1] => Mux33.IN15
ALU_Op[1] => Mux34.IN15
ALU_Op[1] => Mux35.IN17
ALU_Op[1] => Mux36.IN17
ALU_Op[1] => Mux37.IN17
ALU_Op[1] => Mux38.IN17
ALU_Op[1] => Equal0.IN1
ALU_Op[2] => Mux8.IN3
ALU_Op[2] => Mux9.IN3
ALU_Op[2] => Mux10.IN3
ALU_Op[2] => Mux11.IN3
ALU_Op[2] => Mux12.IN3
ALU_Op[2] => Mux13.IN3
ALU_Op[2] => Mux14.IN3
ALU_Op[2] => Mux15.IN3
ALU_Op[2] => Mux16.IN6
ALU_Op[2] => Mux17.IN0
ALU_Op[2] => Mux18.IN8
ALU_Op[2] => Mux19.IN6
ALU_Op[2] => Mux20.IN8
ALU_Op[2] => Mux23.IN11
ALU_Op[2] => Mux24.IN14
ALU_Op[2] => Mux25.IN11
ALU_Op[2] => Mux26.IN14
ALU_Op[2] => Mux27.IN13
ALU_Op[2] => Mux28.IN14
ALU_Op[2] => Mux29.IN13
ALU_Op[2] => Mux30.IN11
ALU_Op[2] => Mux31.IN14
ALU_Op[2] => Mux32.IN14
ALU_Op[2] => Mux33.IN14
ALU_Op[2] => Mux34.IN14
ALU_Op[2] => Mux35.IN16
ALU_Op[2] => Mux36.IN16
ALU_Op[2] => Mux37.IN16
ALU_Op[2] => Mux38.IN16
ALU_Op[2] => UseCarry.IN1
ALU_Op[2] => Equal0.IN0
ALU_Op[3] => Mux23.IN10
ALU_Op[3] => Mux24.IN13
ALU_Op[3] => Mux25.IN10
ALU_Op[3] => Mux26.IN13
ALU_Op[3] => Mux27.IN12
ALU_Op[3] => Mux28.IN13
ALU_Op[3] => Mux29.IN12
ALU_Op[3] => Mux30.IN10
ALU_Op[3] => Mux31.IN13
ALU_Op[3] => Mux32.IN13
ALU_Op[3] => Mux33.IN13
ALU_Op[3] => Mux34.IN13
ALU_Op[3] => Mux35.IN15
ALU_Op[3] => Mux36.IN15
ALU_Op[3] => Mux37.IN15
ALU_Op[3] => Mux38.IN15
IR[0] => Equal5.IN0
IR[1] => Equal5.IN2
IR[2] => Equal5.IN1
IR[3] => Mux0.IN10
IR[3] => Mux1.IN10
IR[3] => Mux2.IN10
IR[3] => Mux3.IN10
IR[3] => Mux4.IN10
IR[3] => Mux5.IN10
IR[3] => Mux6.IN10
IR[3] => Mux7.IN10
IR[3] => Mux21.IN3
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Mux22.IN4
IR[3] => F_Out.OUTPUTSELECT
IR[4] => Mux0.IN9
IR[4] => Mux1.IN9
IR[4] => Mux2.IN9
IR[4] => Mux3.IN9
IR[4] => Mux4.IN9
IR[4] => Mux5.IN9
IR[4] => Mux6.IN9
IR[4] => Mux7.IN9
IR[4] => Mux21.IN2
IR[4] => Mux22.IN3
IR[5] => Mux0.IN8
IR[5] => Mux1.IN8
IR[5] => Mux2.IN8
IR[5] => Mux3.IN8
IR[5] => Mux4.IN8
IR[5] => Mux5.IN8
IR[5] => Mux6.IN8
IR[5] => Mux7.IN8
IR[5] => Mux21.IN1
IR[5] => Mux22.IN2
ISet[0] => Equal8.IN1
ISet[1] => Equal8.IN0
BusA[0] => Add0.IN10
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => LessThan1.IN8
BusA[0] => LessThan2.IN8
BusA[0] => LessThan3.IN16
BusA[0] => Equal2.IN8
BusA[0] => F_Out.IN1
BusA[0] => Mux21.IN9
BusA[0] => Q_t.DATAA
BusA[0] => F_Out.DATAB
BusA[0] => Mux38.IN19
BusA[1] => Add0.IN9
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Add3.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan1.IN7
BusA[1] => LessThan2.IN7
BusA[1] => Add5.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan3.IN15
BusA[1] => Q_t.DATAA
BusA[1] => Mux22.IN6
BusA[1] => Mux22.IN7
BusA[1] => Mux22.IN8
BusA[1] => Mux22.IN9
BusA[2] => Add0.IN8
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Add3.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan1.IN6
BusA[2] => LessThan2.IN6
BusA[2] => Add5.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan3.IN14
BusA[2] => Q_t.DATAA
BusA[2] => Q_t.DATAB
BusA[3] => Add0.IN7
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Add3.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan1.IN5
BusA[3] => LessThan2.IN5
BusA[3] => Add5.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan3.IN13
BusA[3] => Q_t.DATAA
BusA[3] => Q_t.DATAB
BusA[4] => Add1.IN7
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Add3.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => Add5.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => LessThan3.IN12
BusA[4] => F_Out.IN1
BusA[4] => Q_t.DATAA
BusA[4] => Q_t.DATAB
BusA[4] => Mux34.IN17
BusA[4] => Mux34.IN18
BusA[4] => Equal3.IN3
BusA[5] => Add1.IN6
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Add3.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => Add5.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => LessThan3.IN11
BusA[5] => F_Out.IN1
BusA[5] => Q_t.DATAA
BusA[5] => Q_t.DATAB
BusA[5] => Mux25.IN14
BusA[5] => Mux25.IN15
BusA[5] => Mux33.IN17
BusA[5] => Mux33.IN18
BusA[5] => Equal3.IN2
BusA[6] => Add1.IN5
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Add3.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => Add5.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => LessThan3.IN10
BusA[6] => F_Out.IN1
BusA[6] => Mux21.IN5
BusA[6] => Mux21.IN6
BusA[6] => Mux21.IN7
BusA[6] => Mux21.IN8
BusA[6] => Q_t.DATAB
BusA[6] => Mux32.IN17
BusA[6] => Mux32.IN18
BusA[6] => Equal3.IN1
BusA[7] => Add2.IN3
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Add3.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => Add5.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => LessThan3.IN9
BusA[7] => F_Out.IN1
BusA[7] => Mux21.IN4
BusA[7] => Q_t.DATAB
BusA[7] => Mux22.IN5
BusA[7] => F_Out.DATAA
BusA[7] => Mux23.IN14
BusA[7] => Mux23.IN15
BusA[7] => Mux31.IN17
BusA[7] => Mux31.IN18
BusA[7] => Equal3.IN0
BusB[0] => B_i.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => B_i.DATAB
BusB[1] => B_i.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => B_i.DATAB
BusB[2] => B_i.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => B_i.DATAB
BusB[3] => B_i.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAB
BusB[3] => Q_t.DATAA
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => B_i.DATAB
BusB[4] => B_i.DATAA
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.DATAB
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => B_i.DATAB
BusB[5] => B_i.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAB
BusB[5] => Q_t.DATAB
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => B_i.DATAB
BusB[6] => B_i.DATAA
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.DATAB
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => B_i.DATAB
BusB[7] => B_i.DATAA
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.DATAB
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => B_i.DATAB
F_In[0] => comb.IN1
F_In[0] => process_1.IN1
F_In[0] => process_1.IN1
F_In[0] => F_Out.IN1
F_In[0] => Mux21.IN10
F_In[0] => Mux22.IN10
F_In[0] => Mux30.IN14
F_In[0] => Mux30.IN15
F_In[0] => Mux30.IN16
F_In[0] => Mux30.IN17
F_In[0] => Mux30.IN18
F_In[0] => Mux30.IN19
F_In[1] => Mux29.IN16
F_In[1] => Mux29.IN17
F_In[1] => Mux29.IN18
F_In[1] => Mux29.IN19
F_In[1] => F_Out.OUTPUTSELECT
F_In[1] => DAA_Q[8].OUTPUTSELECT
F_In[1] => DAA_Q[7].OUTPUTSELECT
F_In[1] => DAA_Q[6].OUTPUTSELECT
F_In[1] => DAA_Q[5].OUTPUTSELECT
F_In[1] => DAA_Q[4].OUTPUTSELECT
F_In[1] => DAA_Q[3].OUTPUTSELECT
F_In[1] => DAA_Q[2].OUTPUTSELECT
F_In[1] => DAA_Q[1].OUTPUTSELECT
F_In[2] => Mux17.IN3
F_In[2] => Mux17.IN4
F_In[2] => Mux17.IN5
F_In[2] => F_Out.DATAB
F_In[2] => F_Out.DATAB
F_In[2] => Mux28.IN17
F_In[2] => Mux28.IN18
F_In[2] => Mux28.IN19
F_In[3] => Mux27.IN16
F_In[3] => Mux27.IN17
F_In[3] => Mux27.IN18
F_In[4] => F_Out.DATAA
F_In[4] => process_1.IN1
F_In[4] => F_Out.DATAA
F_In[4] => F_Out.DATAA
F_In[4] => Mux26.IN17
F_In[4] => Mux26.IN18
F_In[4] => Mux26.IN19
F_In[5] => Mux25.IN16
F_In[5] => Mux25.IN17
F_In[5] => Mux25.IN18
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => Mux24.IN17
F_In[6] => Mux24.IN18
F_In[6] => Mux24.IN19
F_In[7] => F_Out.DATAB
F_In[7] => F_Out.DATAB
F_In[7] => Mux23.IN16
F_In[7] => Mux23.IN17
F_In[7] => Mux23.IN18
Q[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
F_Out[0] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
F_Out[1] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
F_Out[2] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
F_Out[3] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
F_Out[4] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
F_Out[5] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
F_Out[6] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
F_Out[7] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|Z80IP:cpu|T80s:cpu|T80:u0|T80_Reg:Regs
Clk => RegsH[7][0].CLK
Clk => RegsH[7][1].CLK
Clk => RegsH[7][2].CLK
Clk => RegsH[7][3].CLK
Clk => RegsH[7][4].CLK
Clk => RegsH[7][5].CLK
Clk => RegsH[7][6].CLK
Clk => RegsH[7][7].CLK
Clk => RegsH[6][0].CLK
Clk => RegsH[6][1].CLK
Clk => RegsH[6][2].CLK
Clk => RegsH[6][3].CLK
Clk => RegsH[6][4].CLK
Clk => RegsH[6][5].CLK
Clk => RegsH[6][6].CLK
Clk => RegsH[6][7].CLK
Clk => RegsH[5][0].CLK
Clk => RegsH[5][1].CLK
Clk => RegsH[5][2].CLK
Clk => RegsH[5][3].CLK
Clk => RegsH[5][4].CLK
Clk => RegsH[5][5].CLK
Clk => RegsH[5][6].CLK
Clk => RegsH[5][7].CLK
Clk => RegsH[4][0].CLK
Clk => RegsH[4][1].CLK
Clk => RegsH[4][2].CLK
Clk => RegsH[4][3].CLK
Clk => RegsH[4][4].CLK
Clk => RegsH[4][5].CLK
Clk => RegsH[4][6].CLK
Clk => RegsH[4][7].CLK
Clk => RegsH[3][0].CLK
Clk => RegsH[3][1].CLK
Clk => RegsH[3][2].CLK
Clk => RegsH[3][3].CLK
Clk => RegsH[3][4].CLK
Clk => RegsH[3][5].CLK
Clk => RegsH[3][6].CLK
Clk => RegsH[3][7].CLK
Clk => RegsH[2][0].CLK
Clk => RegsH[2][1].CLK
Clk => RegsH[2][2].CLK
Clk => RegsH[2][3].CLK
Clk => RegsH[2][4].CLK
Clk => RegsH[2][5].CLK
Clk => RegsH[2][6].CLK
Clk => RegsH[2][7].CLK
Clk => RegsH[1][0].CLK
Clk => RegsH[1][1].CLK
Clk => RegsH[1][2].CLK
Clk => RegsH[1][3].CLK
Clk => RegsH[1][4].CLK
Clk => RegsH[1][5].CLK
Clk => RegsH[1][6].CLK
Clk => RegsH[1][7].CLK
Clk => RegsH[0][0].CLK
Clk => RegsH[0][1].CLK
Clk => RegsH[0][2].CLK
Clk => RegsH[0][3].CLK
Clk => RegsH[0][4].CLK
Clk => RegsH[0][5].CLK
Clk => RegsH[0][6].CLK
Clk => RegsH[0][7].CLK
Clk => RegsL[7][0].CLK
Clk => RegsL[7][1].CLK
Clk => RegsL[7][2].CLK
Clk => RegsL[7][3].CLK
Clk => RegsL[7][4].CLK
Clk => RegsL[7][5].CLK
Clk => RegsL[7][6].CLK
Clk => RegsL[7][7].CLK
Clk => RegsL[6][0].CLK
Clk => RegsL[6][1].CLK
Clk => RegsL[6][2].CLK
Clk => RegsL[6][3].CLK
Clk => RegsL[6][4].CLK
Clk => RegsL[6][5].CLK
Clk => RegsL[6][6].CLK
Clk => RegsL[6][7].CLK
Clk => RegsL[5][0].CLK
Clk => RegsL[5][1].CLK
Clk => RegsL[5][2].CLK
Clk => RegsL[5][3].CLK
Clk => RegsL[5][4].CLK
Clk => RegsL[5][5].CLK
Clk => RegsL[5][6].CLK
Clk => RegsL[5][7].CLK
Clk => RegsL[4][0].CLK
Clk => RegsL[4][1].CLK
Clk => RegsL[4][2].CLK
Clk => RegsL[4][3].CLK
Clk => RegsL[4][4].CLK
Clk => RegsL[4][5].CLK
Clk => RegsL[4][6].CLK
Clk => RegsL[4][7].CLK
Clk => RegsL[3][0].CLK
Clk => RegsL[3][1].CLK
Clk => RegsL[3][2].CLK
Clk => RegsL[3][3].CLK
Clk => RegsL[3][4].CLK
Clk => RegsL[3][5].CLK
Clk => RegsL[3][6].CLK
Clk => RegsL[3][7].CLK
Clk => RegsL[2][0].CLK
Clk => RegsL[2][1].CLK
Clk => RegsL[2][2].CLK
Clk => RegsL[2][3].CLK
Clk => RegsL[2][4].CLK
Clk => RegsL[2][5].CLK
Clk => RegsL[2][6].CLK
Clk => RegsL[2][7].CLK
Clk => RegsL[1][0].CLK
Clk => RegsL[1][1].CLK
Clk => RegsL[1][2].CLK
Clk => RegsL[1][3].CLK
Clk => RegsL[1][4].CLK
Clk => RegsL[1][5].CLK
Clk => RegsL[1][6].CLK
Clk => RegsL[1][7].CLK
Clk => RegsL[0][0].CLK
Clk => RegsL[0][1].CLK
Clk => RegsL[0][2].CLK
Clk => RegsL[0][3].CLK
Clk => RegsL[0][4].CLK
Clk => RegsL[0][5].CLK
Clk => RegsL[0][6].CLK
Clk => RegsL[0][7].CLK
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
AddrA[0] => Decoder0.IN2
AddrA[0] => Mux0.IN2
AddrA[0] => Mux1.IN2
AddrA[0] => Mux2.IN2
AddrA[0] => Mux3.IN2
AddrA[0] => Mux4.IN2
AddrA[0] => Mux5.IN2
AddrA[0] => Mux6.IN2
AddrA[0] => Mux7.IN2
AddrA[0] => Mux8.IN2
AddrA[0] => Mux9.IN2
AddrA[0] => Mux10.IN2
AddrA[0] => Mux11.IN2
AddrA[0] => Mux12.IN2
AddrA[0] => Mux13.IN2
AddrA[0] => Mux14.IN2
AddrA[0] => Mux15.IN2
AddrA[1] => Decoder0.IN1
AddrA[1] => Mux0.IN1
AddrA[1] => Mux1.IN1
AddrA[1] => Mux2.IN1
AddrA[1] => Mux3.IN1
AddrA[1] => Mux4.IN1
AddrA[1] => Mux5.IN1
AddrA[1] => Mux6.IN1
AddrA[1] => Mux7.IN1
AddrA[1] => Mux8.IN1
AddrA[1] => Mux9.IN1
AddrA[1] => Mux10.IN1
AddrA[1] => Mux11.IN1
AddrA[1] => Mux12.IN1
AddrA[1] => Mux13.IN1
AddrA[1] => Mux14.IN1
AddrA[1] => Mux15.IN1
AddrA[2] => Decoder0.IN0
AddrA[2] => Mux0.IN0
AddrA[2] => Mux1.IN0
AddrA[2] => Mux2.IN0
AddrA[2] => Mux3.IN0
AddrA[2] => Mux4.IN0
AddrA[2] => Mux5.IN0
AddrA[2] => Mux6.IN0
AddrA[2] => Mux7.IN0
AddrA[2] => Mux8.IN0
AddrA[2] => Mux9.IN0
AddrA[2] => Mux10.IN0
AddrA[2] => Mux11.IN0
AddrA[2] => Mux12.IN0
AddrA[2] => Mux13.IN0
AddrA[2] => Mux14.IN0
AddrA[2] => Mux15.IN0
AddrB[0] => Mux16.IN2
AddrB[0] => Mux17.IN2
AddrB[0] => Mux18.IN2
AddrB[0] => Mux19.IN2
AddrB[0] => Mux20.IN2
AddrB[0] => Mux21.IN2
AddrB[0] => Mux22.IN2
AddrB[0] => Mux23.IN2
AddrB[0] => Mux24.IN2
AddrB[0] => Mux25.IN2
AddrB[0] => Mux26.IN2
AddrB[0] => Mux27.IN2
AddrB[0] => Mux28.IN2
AddrB[0] => Mux29.IN2
AddrB[0] => Mux30.IN2
AddrB[0] => Mux31.IN2
AddrB[1] => Mux16.IN1
AddrB[1] => Mux17.IN1
AddrB[1] => Mux18.IN1
AddrB[1] => Mux19.IN1
AddrB[1] => Mux20.IN1
AddrB[1] => Mux21.IN1
AddrB[1] => Mux22.IN1
AddrB[1] => Mux23.IN1
AddrB[1] => Mux24.IN1
AddrB[1] => Mux25.IN1
AddrB[1] => Mux26.IN1
AddrB[1] => Mux27.IN1
AddrB[1] => Mux28.IN1
AddrB[1] => Mux29.IN1
AddrB[1] => Mux30.IN1
AddrB[1] => Mux31.IN1
AddrB[2] => Mux16.IN0
AddrB[2] => Mux17.IN0
AddrB[2] => Mux18.IN0
AddrB[2] => Mux19.IN0
AddrB[2] => Mux20.IN0
AddrB[2] => Mux21.IN0
AddrB[2] => Mux22.IN0
AddrB[2] => Mux23.IN0
AddrB[2] => Mux24.IN0
AddrB[2] => Mux25.IN0
AddrB[2] => Mux26.IN0
AddrB[2] => Mux27.IN0
AddrB[2] => Mux28.IN0
AddrB[2] => Mux29.IN0
AddrB[2] => Mux30.IN0
AddrB[2] => Mux31.IN0
AddrC[0] => Mux32.IN2
AddrC[0] => Mux33.IN2
AddrC[0] => Mux34.IN2
AddrC[0] => Mux35.IN2
AddrC[0] => Mux36.IN2
AddrC[0] => Mux37.IN2
AddrC[0] => Mux38.IN2
AddrC[0] => Mux39.IN2
AddrC[0] => Mux40.IN2
AddrC[0] => Mux41.IN2
AddrC[0] => Mux42.IN2
AddrC[0] => Mux43.IN2
AddrC[0] => Mux44.IN2
AddrC[0] => Mux45.IN2
AddrC[0] => Mux46.IN2
AddrC[0] => Mux47.IN2
AddrC[1] => Mux32.IN1
AddrC[1] => Mux33.IN1
AddrC[1] => Mux34.IN1
AddrC[1] => Mux35.IN1
AddrC[1] => Mux36.IN1
AddrC[1] => Mux37.IN1
AddrC[1] => Mux38.IN1
AddrC[1] => Mux39.IN1
AddrC[1] => Mux40.IN1
AddrC[1] => Mux41.IN1
AddrC[1] => Mux42.IN1
AddrC[1] => Mux43.IN1
AddrC[1] => Mux44.IN1
AddrC[1] => Mux45.IN1
AddrC[1] => Mux46.IN1
AddrC[1] => Mux47.IN1
AddrC[2] => Mux32.IN0
AddrC[2] => Mux33.IN0
AddrC[2] => Mux34.IN0
AddrC[2] => Mux35.IN0
AddrC[2] => Mux36.IN0
AddrC[2] => Mux37.IN0
AddrC[2] => Mux38.IN0
AddrC[2] => Mux39.IN0
AddrC[2] => Mux40.IN0
AddrC[2] => Mux41.IN0
AddrC[2] => Mux42.IN0
AddrC[2] => Mux43.IN0
AddrC[2] => Mux44.IN0
AddrC[2] => Mux45.IN0
AddrC[2] => Mux46.IN0
AddrC[2] => Mux47.IN0
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DOAH[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
DOAH[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DOAH[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DOAH[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DOAH[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DOAH[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DOAH[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DOAH[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
DOAL[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
DOAL[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
DOAL[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
DOAL[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
DOAL[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
DOAL[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
DOAL[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
DOAL[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
DOBH[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
DOBH[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
DOBH[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
DOBH[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
DOBH[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
DOBH[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
DOBH[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
DOBH[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
DOBL[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
DOBL[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
DOBL[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
DOBL[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
DOBL[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
DOBL[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
DOBL[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
DOBL[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
DOCH[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
DOCH[1] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
DOCH[2] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
DOCH[3] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
DOCH[4] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
DOCH[5] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
DOCH[6] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
DOCH[7] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
DOCL[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
DOCL[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
DOCL[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
DOCL[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
DOCL[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
DOCL[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
DOCL[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
DOCL[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
DOR[0] <= RegsL[0][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[1] <= RegsL[0][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[2] <= RegsL[0][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[3] <= RegsL[0][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[4] <= RegsL[0][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[5] <= RegsL[0][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[6] <= RegsL[0][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[7] <= RegsL[0][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[8] <= RegsH[0][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[9] <= RegsH[0][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[10] <= RegsH[0][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[11] <= RegsH[0][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[12] <= RegsH[0][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[13] <= RegsH[0][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[14] <= RegsH[0][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[15] <= RegsH[0][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[16] <= RegsL[1][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[17] <= RegsL[1][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[18] <= RegsL[1][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[19] <= RegsL[1][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[20] <= RegsL[1][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[21] <= RegsL[1][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[22] <= RegsL[1][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[23] <= RegsL[1][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[24] <= RegsH[1][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[25] <= RegsH[1][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[26] <= RegsH[1][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[27] <= RegsH[1][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[28] <= RegsH[1][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[29] <= RegsH[1][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[30] <= RegsH[1][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[31] <= RegsH[1][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[32] <= RegsL[2][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[33] <= RegsL[2][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[34] <= RegsL[2][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[35] <= RegsL[2][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[36] <= RegsL[2][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[37] <= RegsL[2][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[38] <= RegsL[2][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[39] <= RegsL[2][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[40] <= RegsH[2][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[41] <= RegsH[2][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[42] <= RegsH[2][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[43] <= RegsH[2][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[44] <= RegsH[2][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[45] <= RegsH[2][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[46] <= RegsH[2][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[47] <= RegsH[2][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[48] <= RegsL[3][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[49] <= RegsL[3][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[50] <= RegsL[3][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[51] <= RegsL[3][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[52] <= RegsL[3][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[53] <= RegsL[3][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[54] <= RegsL[3][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[55] <= RegsL[3][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[56] <= RegsH[3][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[57] <= RegsH[3][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[58] <= RegsH[3][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[59] <= RegsH[3][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[60] <= RegsH[3][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[61] <= RegsH[3][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[62] <= RegsH[3][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[63] <= RegsH[3][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[64] <= RegsL[4][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[65] <= RegsL[4][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[66] <= RegsL[4][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[67] <= RegsL[4][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[68] <= RegsL[4][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[69] <= RegsL[4][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[70] <= RegsL[4][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[71] <= RegsL[4][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[72] <= RegsH[4][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[73] <= RegsH[4][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[74] <= RegsH[4][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[75] <= RegsH[4][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[76] <= RegsH[4][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[77] <= RegsH[4][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[78] <= RegsH[4][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[79] <= RegsH[4][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[80] <= RegsL[5][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[81] <= RegsL[5][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[82] <= RegsL[5][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[83] <= RegsL[5][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[84] <= RegsL[5][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[85] <= RegsL[5][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[86] <= RegsL[5][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[87] <= RegsL[5][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[88] <= RegsH[5][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[89] <= RegsH[5][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[90] <= RegsH[5][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[91] <= RegsH[5][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[92] <= RegsH[5][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[93] <= RegsH[5][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[94] <= RegsH[5][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[95] <= RegsH[5][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[96] <= RegsL[6][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[97] <= RegsL[6][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[98] <= RegsL[6][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[99] <= RegsL[6][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[100] <= RegsL[6][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[101] <= RegsL[6][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[102] <= RegsL[6][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[103] <= RegsL[6][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[104] <= RegsH[6][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[105] <= RegsH[6][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[106] <= RegsH[6][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[107] <= RegsH[6][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[108] <= RegsH[6][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[109] <= RegsH[6][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[110] <= RegsH[6][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[111] <= RegsH[6][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[112] <= RegsL[7][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[113] <= RegsL[7][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[114] <= RegsL[7][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[115] <= RegsL[7][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[116] <= RegsL[7][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[117] <= RegsL[7][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[118] <= RegsL[7][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[119] <= RegsL[7][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[120] <= RegsH[7][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[121] <= RegsH[7][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[122] <= RegsH[7][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[123] <= RegsH[7][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[124] <= RegsH[7][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[125] <= RegsH[7][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[126] <= RegsH[7][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[127] <= RegsH[7][7].DB_MAX_OUTPUT_PORT_TYPE
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIR[0] => RegsL.DATAB
DIR[1] => RegsL.DATAB
DIR[2] => RegsL.DATAB
DIR[3] => RegsL.DATAB
DIR[4] => RegsL.DATAB
DIR[5] => RegsL.DATAB
DIR[6] => RegsL.DATAB
DIR[7] => RegsL.DATAB
DIR[8] => RegsH.DATAB
DIR[9] => RegsH.DATAB
DIR[10] => RegsH.DATAB
DIR[11] => RegsH.DATAB
DIR[12] => RegsH.DATAB
DIR[13] => RegsH.DATAB
DIR[14] => RegsH.DATAB
DIR[15] => RegsH.DATAB
DIR[16] => RegsL.DATAB
DIR[17] => RegsL.DATAB
DIR[18] => RegsL.DATAB
DIR[19] => RegsL.DATAB
DIR[20] => RegsL.DATAB
DIR[21] => RegsL.DATAB
DIR[22] => RegsL.DATAB
DIR[23] => RegsL.DATAB
DIR[24] => RegsH.DATAB
DIR[25] => RegsH.DATAB
DIR[26] => RegsH.DATAB
DIR[27] => RegsH.DATAB
DIR[28] => RegsH.DATAB
DIR[29] => RegsH.DATAB
DIR[30] => RegsH.DATAB
DIR[31] => RegsH.DATAB
DIR[32] => RegsL.DATAB
DIR[33] => RegsL.DATAB
DIR[34] => RegsL.DATAB
DIR[35] => RegsL.DATAB
DIR[36] => RegsL.DATAB
DIR[37] => RegsL.DATAB
DIR[38] => RegsL.DATAB
DIR[39] => RegsL.DATAB
DIR[40] => RegsH.DATAB
DIR[41] => RegsH.DATAB
DIR[42] => RegsH.DATAB
DIR[43] => RegsH.DATAB
DIR[44] => RegsH.DATAB
DIR[45] => RegsH.DATAB
DIR[46] => RegsH.DATAB
DIR[47] => RegsH.DATAB
DIR[48] => RegsL.DATAB
DIR[49] => RegsL.DATAB
DIR[50] => RegsL.DATAB
DIR[51] => RegsL.DATAB
DIR[52] => RegsL.DATAB
DIR[53] => RegsL.DATAB
DIR[54] => RegsL.DATAB
DIR[55] => RegsL.DATAB
DIR[56] => RegsH.DATAB
DIR[57] => RegsH.DATAB
DIR[58] => RegsH.DATAB
DIR[59] => RegsH.DATAB
DIR[60] => RegsH.DATAB
DIR[61] => RegsH.DATAB
DIR[62] => RegsH.DATAB
DIR[63] => RegsH.DATAB
DIR[64] => RegsL.DATAB
DIR[65] => RegsL.DATAB
DIR[66] => RegsL.DATAB
DIR[67] => RegsL.DATAB
DIR[68] => RegsL.DATAB
DIR[69] => RegsL.DATAB
DIR[70] => RegsL.DATAB
DIR[71] => RegsL.DATAB
DIR[72] => RegsH.DATAB
DIR[73] => RegsH.DATAB
DIR[74] => RegsH.DATAB
DIR[75] => RegsH.DATAB
DIR[76] => RegsH.DATAB
DIR[77] => RegsH.DATAB
DIR[78] => RegsH.DATAB
DIR[79] => RegsH.DATAB
DIR[80] => RegsL.DATAB
DIR[81] => RegsL.DATAB
DIR[82] => RegsL.DATAB
DIR[83] => RegsL.DATAB
DIR[84] => RegsL.DATAB
DIR[85] => RegsL.DATAB
DIR[86] => RegsL.DATAB
DIR[87] => RegsL.DATAB
DIR[88] => RegsH.DATAB
DIR[89] => RegsH.DATAB
DIR[90] => RegsH.DATAB
DIR[91] => RegsH.DATAB
DIR[92] => RegsH.DATAB
DIR[93] => RegsH.DATAB
DIR[94] => RegsH.DATAB
DIR[95] => RegsH.DATAB
DIR[96] => RegsL.DATAB
DIR[97] => RegsL.DATAB
DIR[98] => RegsL.DATAB
DIR[99] => RegsL.DATAB
DIR[100] => RegsL.DATAB
DIR[101] => RegsL.DATAB
DIR[102] => RegsL.DATAB
DIR[103] => RegsL.DATAB
DIR[104] => RegsH.DATAB
DIR[105] => RegsH.DATAB
DIR[106] => RegsH.DATAB
DIR[107] => RegsH.DATAB
DIR[108] => RegsH.DATAB
DIR[109] => RegsH.DATAB
DIR[110] => RegsH.DATAB
DIR[111] => RegsH.DATAB
DIR[112] => RegsL.DATAB
DIR[113] => RegsL.DATAB
DIR[114] => RegsL.DATAB
DIR[115] => RegsL.DATAB
DIR[116] => RegsL.DATAB
DIR[117] => RegsL.DATAB
DIR[118] => RegsL.DATAB
DIR[119] => RegsL.DATAB
DIR[120] => RegsH.DATAB
DIR[121] => RegsH.DATAB
DIR[122] => RegsH.DATAB
DIR[123] => RegsH.DATAB
DIR[124] => RegsH.DATAB
DIR[125] => RegsH.DATAB
DIR[126] => RegsH.DATAB
DIR[127] => RegsH.DATAB


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|SRAM_2048:wram
CL => ramcore.we_a.CLK
CL => ramcore.waddr_a[10].CLK
CL => ramcore.waddr_a[9].CLK
CL => ramcore.waddr_a[8].CLK
CL => ramcore.waddr_a[7].CLK
CL => ramcore.waddr_a[6].CLK
CL => ramcore.waddr_a[5].CLK
CL => ramcore.waddr_a[4].CLK
CL => ramcore.waddr_a[3].CLK
CL => ramcore.waddr_a[2].CLK
CL => ramcore.waddr_a[1].CLK
CL => ramcore.waddr_a[0].CLK
CL => ramcore.data_a[7].CLK
CL => ramcore.data_a[6].CLK
CL => ramcore.data_a[5].CLK
CL => ramcore.data_a[4].CLK
CL => ramcore.data_a[3].CLK
CL => ramcore.data_a[2].CLK
CL => ramcore.data_a[1].CLK
CL => ramcore.data_a[0].CLK
CL => OUT[0]~reg0.CLK
CL => OUT[1]~reg0.CLK
CL => OUT[2]~reg0.CLK
CL => OUT[3]~reg0.CLK
CL => OUT[4]~reg0.CLK
CL => OUT[5]~reg0.CLK
CL => OUT[6]~reg0.CLK
CL => OUT[7]~reg0.CLK
CL => ramcore.CLK0
ADRS[0] => ramcore.waddr_a[0].DATAIN
ADRS[0] => ramcore.WADDR
ADRS[0] => ramcore.RADDR
ADRS[1] => ramcore.waddr_a[1].DATAIN
ADRS[1] => ramcore.WADDR1
ADRS[1] => ramcore.RADDR1
ADRS[2] => ramcore.waddr_a[2].DATAIN
ADRS[2] => ramcore.WADDR2
ADRS[2] => ramcore.RADDR2
ADRS[3] => ramcore.waddr_a[3].DATAIN
ADRS[3] => ramcore.WADDR3
ADRS[3] => ramcore.RADDR3
ADRS[4] => ramcore.waddr_a[4].DATAIN
ADRS[4] => ramcore.WADDR4
ADRS[4] => ramcore.RADDR4
ADRS[5] => ramcore.waddr_a[5].DATAIN
ADRS[5] => ramcore.WADDR5
ADRS[5] => ramcore.RADDR5
ADRS[6] => ramcore.waddr_a[6].DATAIN
ADRS[6] => ramcore.WADDR6
ADRS[6] => ramcore.RADDR6
ADRS[7] => ramcore.waddr_a[7].DATAIN
ADRS[7] => ramcore.WADDR7
ADRS[7] => ramcore.RADDR7
ADRS[8] => ramcore.waddr_a[8].DATAIN
ADRS[8] => ramcore.WADDR8
ADRS[8] => ramcore.RADDR8
ADRS[9] => ramcore.waddr_a[9].DATAIN
ADRS[9] => ramcore.WADDR9
ADRS[9] => ramcore.RADDR9
ADRS[10] => ramcore.waddr_a[10].DATAIN
ADRS[10] => ramcore.WADDR10
ADRS[10] => ramcore.RADDR10
OUT[0] <= OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WR => ramcore.we_a.DATAIN
WR => OUT[0]~reg0.ENA
WR => OUT[1]~reg0.ENA
WR => OUT[2]~reg0.ENA
WR => OUT[3]~reg0.ENA
WR => OUT[4]~reg0.ENA
WR => OUT[5]~reg0.ENA
WR => OUT[6]~reg0.ENA
WR => OUT[7]~reg0.ENA
WR => ramcore.WE
IN[0] => ramcore.data_a[0].DATAIN
IN[0] => ramcore.DATAIN
IN[1] => ramcore.data_a[1].DATAIN
IN[1] => ramcore.DATAIN1
IN[2] => ramcore.data_a[2].DATAIN
IN[2] => ramcore.DATAIN2
IN[3] => ramcore.data_a[3].DATAIN
IN[3] => ramcore.DATAIN3
IN[4] => ramcore.data_a[4].DATAIN
IN[4] => ramcore.DATAIN4
IN[5] => ramcore.data_a[5].DATAIN
IN[5] => ramcore.DATAIN5
IN[6] => ramcore.data_a[6].DATAIN
IN[6] => ramcore.DATAIN6
IN[7] => ramcore.data_a[7].DATAIN
IN[7] => ramcore.DATAIN7


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|dataselector3:scpudisel
oDATA[0] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= oDATA.DB_MAX_OUTPUT_PORT_TYPE
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iSEL0 => oDATA.OUTPUTSELECT
iDATA0[0] => oDATA.DATAB
iDATA0[1] => oDATA.DATAB
iDATA0[2] => oDATA.DATAB
iDATA0[3] => oDATA.DATAB
iDATA0[4] => oDATA.DATAB
iDATA0[5] => oDATA.DATAB
iDATA0[6] => oDATA.DATAB
iDATA0[7] => oDATA.DATAB
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iSEL1 => oDATA.OUTPUTSELECT
iDATA1[0] => oDATA.DATAB
iDATA1[1] => oDATA.DATAB
iDATA1[2] => oDATA.DATAB
iDATA1[3] => oDATA.DATAB
iDATA1[4] => oDATA.DATAB
iDATA1[5] => oDATA.DATAB
iDATA1[6] => oDATA.DATAB
iDATA1[7] => oDATA.DATAB
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iSEL2 => oDATA.OUTPUTSELECT
iDATA2[0] => oDATA.DATAB
iDATA2[1] => oDATA.DATAB
iDATA2[2] => oDATA.DATAB
iDATA2[3] => oDATA.DATAB
iDATA2[4] => oDATA.DATAB
iDATA2[5] => oDATA.DATAB
iDATA2[6] => oDATA.DATAB
iDATA2[7] => oDATA.DATAB
dData[0] => oDATA.DATAA
dData[1] => oDATA.DATAA
dData[2] => oDATA.DATAA
dData[3] => oDATA.DATAA
dData[4] => oDATA.DATAA
dData[5] => oDATA.DATAA
dData[6] => oDATA.DATAA
dData[7] => oDATA.DATAA


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|SndPlayReq:sndreq
clk => psndstart.CLK
clk => timercnt[0].CLK
clk => timercnt[1].CLK
clk => timercnt[2].CLK
clk => timercnt[3].CLK
clk => timercnt[4].CLK
clk => timercnt[5].CLK
clk => timercnt[6].CLK
clk => timercnt[7].CLK
clk => timercnt[8].CLK
clk => timercnt[9].CLK
clk => timercnt[10].CLK
clk => timercnt[11].CLK
clk => timercnt[12].CLK
clk => timercnt[13].CLK
clk => timercnt[14].CLK
clk => timercnt[15].CLK
clk => timercnt[16].CLK
clk => comlatch[0]~reg0.CLK
clk => comlatch[1]~reg0.CLK
clk => comlatch[2]~reg0.CLK
clk => comlatch[3]~reg0.CLK
clk => comlatch[4]~reg0.CLK
clk => comlatch[5]~reg0.CLK
clk => comlatch[6]~reg0.CLK
clk => comlatch[7]~reg0.CLK
clk => cpu_irq~reg0.CLK
clk => cpu_nmi~reg0.CLK
clk8_en => psndstart.ENA
clk8_en => cpu_nmi~reg0.ENA
clk8_en => cpu_irq~reg0.ENA
clk8_en => comlatch[7]~reg0.ENA
clk8_en => comlatch[6]~reg0.ENA
clk8_en => comlatch[5]~reg0.ENA
clk8_en => comlatch[4]~reg0.ENA
clk8_en => comlatch[3]~reg0.ENA
clk8_en => comlatch[2]~reg0.ENA
clk8_en => comlatch[1]~reg0.ENA
clk8_en => comlatch[0]~reg0.ENA
clk8_en => timercnt[16].ENA
clk8_en => timercnt[15].ENA
clk8_en => timercnt[14].ENA
clk8_en => timercnt[13].ENA
clk8_en => timercnt[12].ENA
clk8_en => timercnt[11].ENA
clk8_en => timercnt[10].ENA
clk8_en => timercnt[9].ENA
clk8_en => timercnt[8].ENA
clk8_en => timercnt[7].ENA
clk8_en => timercnt[6].ENA
clk8_en => timercnt[5].ENA
clk8_en => timercnt[4].ENA
clk8_en => timercnt[3].ENA
clk8_en => timercnt[2].ENA
clk8_en => timercnt[1].ENA
clk8_en => timercnt[0].ENA
reset => psndstart.ACLR
reset => timercnt[0].ACLR
reset => timercnt[1].ACLR
reset => timercnt[2].ACLR
reset => timercnt[3].ACLR
reset => timercnt[4].ACLR
reset => timercnt[5].ACLR
reset => timercnt[6].ACLR
reset => timercnt[7].ACLR
reset => timercnt[8].ACLR
reset => timercnt[9].ACLR
reset => timercnt[10].ACLR
reset => timercnt[11].ACLR
reset => timercnt[12].ACLR
reset => timercnt[13].ACLR
reset => timercnt[14].ACLR
reset => timercnt[15].ACLR
reset => timercnt[16].ACLR
reset => comlatch[0]~reg0.ACLR
reset => comlatch[1]~reg0.ACLR
reset => comlatch[2]~reg0.ACLR
reset => comlatch[3]~reg0.ACLR
reset => comlatch[4]~reg0.ACLR
reset => comlatch[5]~reg0.ACLR
reset => comlatch[6]~reg0.ACLR
reset => comlatch[7]~reg0.ACLR
reset => cpu_irq~reg0.ACLR
reset => cpu_nmi~reg0.ACLR
sndno[0] => comlatch.DATAB
sndno[1] => comlatch.DATAB
sndno[2] => comlatch.DATAB
sndno[3] => comlatch.DATAB
sndno[4] => comlatch.DATAB
sndno[5] => comlatch.DATAB
sndno[6] => comlatch.DATAB
sndno[7] => comlatch.DATAB
sndstart => always0.IN1
sndstart => always0.IN1
sndstart => psndstart.DATAIN
cpu_irq <= cpu_irq~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_irqa => cpu_irq.OUTPUTSELECT
cpu_nmi <= cpu_nmi~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_nmia => cpu_nmi.OUTPUTSELECT
comlatch[0] <= comlatch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
comlatch[1] <= comlatch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
comlatch[2] <= comlatch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
comlatch[3] <= comlatch[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
comlatch[4] <= comlatch[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
comlatch[5] <= comlatch[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
comlatch[6] <= comlatch[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
comlatch[7] <= comlatch[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|sn76489_top:psg0
clock_i => sn76489_clock_div:clock_div_b.clock_i
clock_i => sn76489_latch_ctrl:latch_ctrl_b.clock_i
clock_i => sn76489_tone:tone1_b.clock_i
clock_i => sn76489_tone:tone2_b.clock_i
clock_i => sn76489_tone:tone3_b.clock_i
clock_i => sn76489_noise:noise_b.clock_i
clock_en_i => sn76489_clock_div:clock_div_b.clock_en_i
res_n_i => sn76489_clock_div:clock_div_b.res_n_i
res_n_i => sn76489_latch_ctrl:latch_ctrl_b.res_n_i
res_n_i => sn76489_tone:tone1_b.res_n_i
res_n_i => sn76489_tone:tone2_b.res_n_i
res_n_i => sn76489_tone:tone3_b.res_n_i
res_n_i => sn76489_noise:noise_b.res_n_i
ce_n_i => sn76489_latch_ctrl:latch_ctrl_b.ce_n_i
we_n_i => sn76489_latch_ctrl:latch_ctrl_b.we_n_i
ready_o <= sn76489_latch_ctrl:latch_ctrl_b.ready_o
d_i[7] => sn76489_latch_ctrl:latch_ctrl_b.d_i[7]
d_i[7] => sn76489_tone:tone1_b.d_i[7]
d_i[7] => sn76489_tone:tone2_b.d_i[7]
d_i[7] => sn76489_tone:tone3_b.d_i[7]
d_i[7] => sn76489_noise:noise_b.d_i[7]
d_i[6] => sn76489_latch_ctrl:latch_ctrl_b.d_i[6]
d_i[6] => sn76489_tone:tone1_b.d_i[6]
d_i[6] => sn76489_tone:tone2_b.d_i[6]
d_i[6] => sn76489_tone:tone3_b.d_i[6]
d_i[6] => sn76489_noise:noise_b.d_i[6]
d_i[5] => sn76489_latch_ctrl:latch_ctrl_b.d_i[5]
d_i[5] => sn76489_tone:tone1_b.d_i[5]
d_i[5] => sn76489_tone:tone2_b.d_i[5]
d_i[5] => sn76489_tone:tone3_b.d_i[5]
d_i[5] => sn76489_noise:noise_b.d_i[5]
d_i[4] => sn76489_latch_ctrl:latch_ctrl_b.d_i[4]
d_i[4] => sn76489_tone:tone1_b.d_i[4]
d_i[4] => sn76489_tone:tone2_b.d_i[4]
d_i[4] => sn76489_tone:tone3_b.d_i[4]
d_i[4] => sn76489_noise:noise_b.d_i[4]
d_i[3] => sn76489_latch_ctrl:latch_ctrl_b.d_i[3]
d_i[3] => sn76489_tone:tone1_b.d_i[3]
d_i[3] => sn76489_tone:tone2_b.d_i[3]
d_i[3] => sn76489_tone:tone3_b.d_i[3]
d_i[3] => sn76489_noise:noise_b.d_i[3]
d_i[2] => sn76489_latch_ctrl:latch_ctrl_b.d_i[2]
d_i[2] => sn76489_tone:tone1_b.d_i[2]
d_i[2] => sn76489_tone:tone2_b.d_i[2]
d_i[2] => sn76489_tone:tone3_b.d_i[2]
d_i[2] => sn76489_noise:noise_b.d_i[2]
d_i[1] => sn76489_latch_ctrl:latch_ctrl_b.d_i[1]
d_i[1] => sn76489_tone:tone1_b.d_i[1]
d_i[1] => sn76489_tone:tone2_b.d_i[1]
d_i[1] => sn76489_tone:tone3_b.d_i[1]
d_i[1] => sn76489_noise:noise_b.d_i[1]
d_i[0] => sn76489_latch_ctrl:latch_ctrl_b.d_i[0]
d_i[0] => sn76489_tone:tone1_b.d_i[0]
d_i[0] => sn76489_tone:tone2_b.d_i[0]
d_i[0] => sn76489_tone:tone3_b.d_i[0]
d_i[0] => sn76489_noise:noise_b.d_i[0]
aout_o[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
aout_o[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
aout_o[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
aout_o[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
aout_o[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
aout_o[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
aout_o[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
aout_o[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|sn76489_top:psg0|sn76489_clock_div:clock_div_b
clock_i => cnt_q[0].CLK
clock_i => cnt_q[1].CLK
clock_i => cnt_q[2].CLK
clock_i => cnt_q[3].CLK
clock_en_i => clk_en_o.OUTPUTSELECT
clock_en_i => cnt_q[0].ENA
clock_en_i => cnt_q[3].ENA
clock_en_i => cnt_q[2].ENA
clock_en_i => cnt_q[1].ENA
res_n_i => cnt_q[0].ACLR
res_n_i => cnt_q[1].ACLR
res_n_i => cnt_q[2].ACLR
res_n_i => cnt_q[3].ACLR
clk_en_o <= clk_en_o.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|sn76489_top:psg0|sn76489_latch_ctrl:latch_ctrl_b
clock_i => we_n_d.CLK
clock_i => ready_q.CLK
clock_i => we_q.CLK
clock_i => reg_q[2].CLK
clock_i => reg_q[1].CLK
clock_i => reg_q[0].CLK
clk_en_i => we_n_d.OUTPUTSELECT
clk_en_i => ready_q.OUTPUTSELECT
clk_en_i => reg_q[0].ENA
clk_en_i => reg_q[1].ENA
clk_en_i => reg_q[2].ENA
clk_en_i => we_q.ENA
res_n_i => ready_q.ACLR
res_n_i => we_q.ACLR
res_n_i => reg_q[2].ACLR
res_n_i => reg_q[1].ACLR
res_n_i => reg_q[0].ACLR
res_n_i => we_n_d.ENA
ce_n_i => ready_q.OUTPUTSELECT
ce_n_i => ready_o.OUTPUTSELECT
ce_n_i => seq.IN1
we_n_i => we_n_d.OUTPUTSELECT
we_n_i => we_n_d.DATAB
we_n_i => seq.IN1
d_i[7] => ~NO_FANOUT~
d_i[6] => ~NO_FANOUT~
d_i[5] => ~NO_FANOUT~
d_i[4] => ~NO_FANOUT~
d_i[3] => reg_q.DATAB
d_i[2] => reg_q.DATAB
d_i[1] => reg_q.DATAB
d_i[0] => reg_q.OUTPUTSELECT
d_i[0] => reg_q.OUTPUTSELECT
d_i[0] => reg_q.OUTPUTSELECT
ready_o <= ready_o.DB_MAX_OUTPUT_PORT_TYPE
tone1_we_o <= tone1_we_o.DB_MAX_OUTPUT_PORT_TYPE
tone2_we_o <= tone2_we_o.DB_MAX_OUTPUT_PORT_TYPE
tone3_we_o <= tone3_we_o.DB_MAX_OUTPUT_PORT_TYPE
noise_we_o <= noise_we_o.DB_MAX_OUTPUT_PORT_TYPE
r2_o <= reg_q[2].DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|sn76489_top:psg0|sn76489_tone:tone1_b
clock_i => output_ff.CLK
clock_i => freq_ff_q.CLK
clock_i => freq_cnt_q[9].CLK
clock_i => freq_cnt_q[8].CLK
clock_i => freq_cnt_q[7].CLK
clock_i => freq_cnt_q[6].CLK
clock_i => freq_cnt_q[5].CLK
clock_i => freq_cnt_q[4].CLK
clock_i => freq_cnt_q[3].CLK
clock_i => freq_cnt_q[2].CLK
clock_i => freq_cnt_q[1].CLK
clock_i => freq_cnt_q[0].CLK
clock_i => a_q[3].CLK
clock_i => a_q[2].CLK
clock_i => a_q[1].CLK
clock_i => a_q[0].CLK
clock_i => f_q[9].CLK
clock_i => f_q[8].CLK
clock_i => f_q[7].CLK
clock_i => f_q[6].CLK
clock_i => f_q[5].CLK
clock_i => f_q[4].CLK
clock_i => f_q[3].CLK
clock_i => f_q[2].CLK
clock_i => f_q[1].CLK
clock_i => f_q[0].CLK
clk_en_i => cpu_regs.IN0
clk_en_i => output_ff.ENA
clk_en_i => freq_cnt_q[0].ENA
clk_en_i => freq_cnt_q[1].ENA
clk_en_i => freq_cnt_q[2].ENA
clk_en_i => freq_cnt_q[3].ENA
clk_en_i => freq_cnt_q[4].ENA
clk_en_i => freq_cnt_q[5].ENA
clk_en_i => freq_cnt_q[6].ENA
clk_en_i => freq_cnt_q[7].ENA
clk_en_i => freq_cnt_q[8].ENA
clk_en_i => freq_cnt_q[9].ENA
clk_en_i => freq_ff_q.ENA
res_n_i => a_q[3].PRESET
res_n_i => a_q[2].PRESET
res_n_i => a_q[1].PRESET
res_n_i => a_q[0].PRESET
res_n_i => f_q[9].ACLR
res_n_i => f_q[8].ACLR
res_n_i => f_q[7].ACLR
res_n_i => f_q[6].ACLR
res_n_i => f_q[5].ACLR
res_n_i => f_q[4].ACLR
res_n_i => f_q[3].ACLR
res_n_i => f_q[2].ACLR
res_n_i => f_q[1].ACLR
res_n_i => f_q[0].ACLR
res_n_i => output_ff.ACLR
res_n_i => freq_ff_q.ACLR
res_n_i => freq_cnt_q[9].ACLR
res_n_i => freq_cnt_q[8].ACLR
res_n_i => freq_cnt_q[7].ACLR
res_n_i => freq_cnt_q[6].ACLR
res_n_i => freq_cnt_q[5].ACLR
res_n_i => freq_cnt_q[4].ACLR
res_n_i => freq_cnt_q[3].ACLR
res_n_i => freq_cnt_q[2].ACLR
res_n_i => freq_cnt_q[1].ACLR
res_n_i => freq_cnt_q[0].ACLR
we_i => cpu_regs.IN1
d_i[7] => f_q.DATAB
d_i[7] => f_q.DATAA
d_i[7] => a_q.DATAA
d_i[6] => f_q.DATAB
d_i[6] => f_q.DATAA
d_i[6] => a_q.DATAA
d_i[5] => f_q.DATAB
d_i[5] => f_q.DATAA
d_i[5] => a_q.DATAA
d_i[4] => f_q.DATAB
d_i[4] => f_q.DATAA
d_i[4] => a_q.DATAA
d_i[3] => f_q.DATAB
d_i[2] => f_q.DATAB
d_i[1] => ~NO_FANOUT~
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
ff_o <= output_ff.DB_MAX_OUTPUT_PORT_TYPE
tone_o[7] <= sn76489_attenuator:attenuator_b.product_o[7]
tone_o[6] <= sn76489_attenuator:attenuator_b.product_o[6]
tone_o[5] <= sn76489_attenuator:attenuator_b.product_o[5]
tone_o[4] <= sn76489_attenuator:attenuator_b.product_o[4]
tone_o[3] <= sn76489_attenuator:attenuator_b.product_o[3]
tone_o[2] <= sn76489_attenuator:attenuator_b.product_o[2]
tone_o[1] <= sn76489_attenuator:attenuator_b.product_o[1]
tone_o[0] <= sn76489_attenuator:attenuator_b.product_o[0]


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|sn76489_top:psg0|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b
attenuation_i[3] => Mux1.IN19
attenuation_i[3] => Mux2.IN19
attenuation_i[3] => Mux3.IN19
attenuation_i[3] => Mux4.IN19
attenuation_i[2] => Mux1.IN18
attenuation_i[2] => Mux2.IN18
attenuation_i[2] => Mux3.IN18
attenuation_i[2] => Mux4.IN18
attenuation_i[1] => Mux0.IN5
attenuation_i[1] => Mux1.IN17
attenuation_i[1] => Mux2.IN17
attenuation_i[1] => Mux3.IN17
attenuation_i[1] => Mux4.IN17
attenuation_i[0] => Mux0.IN4
attenuation_i[0] => Mux1.IN16
attenuation_i[0] => Mux2.IN16
attenuation_i[0] => Mux3.IN16
attenuation_i[0] => Mux4.IN16
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
product_o[7] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[6] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[5] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[4] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[3] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[2] <= <GND>
product_o[1] <= <GND>
product_o[0] <= <GND>


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|sn76489_top:psg0|sn76489_tone:tone2_b
clock_i => output_ff.CLK
clock_i => freq_ff_q.CLK
clock_i => freq_cnt_q[9].CLK
clock_i => freq_cnt_q[8].CLK
clock_i => freq_cnt_q[7].CLK
clock_i => freq_cnt_q[6].CLK
clock_i => freq_cnt_q[5].CLK
clock_i => freq_cnt_q[4].CLK
clock_i => freq_cnt_q[3].CLK
clock_i => freq_cnt_q[2].CLK
clock_i => freq_cnt_q[1].CLK
clock_i => freq_cnt_q[0].CLK
clock_i => a_q[3].CLK
clock_i => a_q[2].CLK
clock_i => a_q[1].CLK
clock_i => a_q[0].CLK
clock_i => f_q[9].CLK
clock_i => f_q[8].CLK
clock_i => f_q[7].CLK
clock_i => f_q[6].CLK
clock_i => f_q[5].CLK
clock_i => f_q[4].CLK
clock_i => f_q[3].CLK
clock_i => f_q[2].CLK
clock_i => f_q[1].CLK
clock_i => f_q[0].CLK
clk_en_i => cpu_regs.IN0
clk_en_i => output_ff.ENA
clk_en_i => freq_cnt_q[0].ENA
clk_en_i => freq_cnt_q[1].ENA
clk_en_i => freq_cnt_q[2].ENA
clk_en_i => freq_cnt_q[3].ENA
clk_en_i => freq_cnt_q[4].ENA
clk_en_i => freq_cnt_q[5].ENA
clk_en_i => freq_cnt_q[6].ENA
clk_en_i => freq_cnt_q[7].ENA
clk_en_i => freq_cnt_q[8].ENA
clk_en_i => freq_cnt_q[9].ENA
clk_en_i => freq_ff_q.ENA
res_n_i => a_q[3].PRESET
res_n_i => a_q[2].PRESET
res_n_i => a_q[1].PRESET
res_n_i => a_q[0].PRESET
res_n_i => f_q[9].ACLR
res_n_i => f_q[8].ACLR
res_n_i => f_q[7].ACLR
res_n_i => f_q[6].ACLR
res_n_i => f_q[5].ACLR
res_n_i => f_q[4].ACLR
res_n_i => f_q[3].ACLR
res_n_i => f_q[2].ACLR
res_n_i => f_q[1].ACLR
res_n_i => f_q[0].ACLR
res_n_i => output_ff.ACLR
res_n_i => freq_ff_q.ACLR
res_n_i => freq_cnt_q[9].ACLR
res_n_i => freq_cnt_q[8].ACLR
res_n_i => freq_cnt_q[7].ACLR
res_n_i => freq_cnt_q[6].ACLR
res_n_i => freq_cnt_q[5].ACLR
res_n_i => freq_cnt_q[4].ACLR
res_n_i => freq_cnt_q[3].ACLR
res_n_i => freq_cnt_q[2].ACLR
res_n_i => freq_cnt_q[1].ACLR
res_n_i => freq_cnt_q[0].ACLR
we_i => cpu_regs.IN1
d_i[7] => f_q.DATAB
d_i[7] => f_q.DATAA
d_i[7] => a_q.DATAA
d_i[6] => f_q.DATAB
d_i[6] => f_q.DATAA
d_i[6] => a_q.DATAA
d_i[5] => f_q.DATAB
d_i[5] => f_q.DATAA
d_i[5] => a_q.DATAA
d_i[4] => f_q.DATAB
d_i[4] => f_q.DATAA
d_i[4] => a_q.DATAA
d_i[3] => f_q.DATAB
d_i[2] => f_q.DATAB
d_i[1] => ~NO_FANOUT~
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
ff_o <= output_ff.DB_MAX_OUTPUT_PORT_TYPE
tone_o[7] <= sn76489_attenuator:attenuator_b.product_o[7]
tone_o[6] <= sn76489_attenuator:attenuator_b.product_o[6]
tone_o[5] <= sn76489_attenuator:attenuator_b.product_o[5]
tone_o[4] <= sn76489_attenuator:attenuator_b.product_o[4]
tone_o[3] <= sn76489_attenuator:attenuator_b.product_o[3]
tone_o[2] <= sn76489_attenuator:attenuator_b.product_o[2]
tone_o[1] <= sn76489_attenuator:attenuator_b.product_o[1]
tone_o[0] <= sn76489_attenuator:attenuator_b.product_o[0]


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|sn76489_top:psg0|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b
attenuation_i[3] => Mux1.IN19
attenuation_i[3] => Mux2.IN19
attenuation_i[3] => Mux3.IN19
attenuation_i[3] => Mux4.IN19
attenuation_i[2] => Mux1.IN18
attenuation_i[2] => Mux2.IN18
attenuation_i[2] => Mux3.IN18
attenuation_i[2] => Mux4.IN18
attenuation_i[1] => Mux0.IN5
attenuation_i[1] => Mux1.IN17
attenuation_i[1] => Mux2.IN17
attenuation_i[1] => Mux3.IN17
attenuation_i[1] => Mux4.IN17
attenuation_i[0] => Mux0.IN4
attenuation_i[0] => Mux1.IN16
attenuation_i[0] => Mux2.IN16
attenuation_i[0] => Mux3.IN16
attenuation_i[0] => Mux4.IN16
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
product_o[7] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[6] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[5] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[4] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[3] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[2] <= <GND>
product_o[1] <= <GND>
product_o[0] <= <GND>


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|sn76489_top:psg0|sn76489_tone:tone3_b
clock_i => output_ff.CLK
clock_i => freq_ff_q.CLK
clock_i => freq_cnt_q[9].CLK
clock_i => freq_cnt_q[8].CLK
clock_i => freq_cnt_q[7].CLK
clock_i => freq_cnt_q[6].CLK
clock_i => freq_cnt_q[5].CLK
clock_i => freq_cnt_q[4].CLK
clock_i => freq_cnt_q[3].CLK
clock_i => freq_cnt_q[2].CLK
clock_i => freq_cnt_q[1].CLK
clock_i => freq_cnt_q[0].CLK
clock_i => a_q[3].CLK
clock_i => a_q[2].CLK
clock_i => a_q[1].CLK
clock_i => a_q[0].CLK
clock_i => f_q[9].CLK
clock_i => f_q[8].CLK
clock_i => f_q[7].CLK
clock_i => f_q[6].CLK
clock_i => f_q[5].CLK
clock_i => f_q[4].CLK
clock_i => f_q[3].CLK
clock_i => f_q[2].CLK
clock_i => f_q[1].CLK
clock_i => f_q[0].CLK
clk_en_i => cpu_regs.IN0
clk_en_i => output_ff.ENA
clk_en_i => freq_cnt_q[0].ENA
clk_en_i => freq_cnt_q[1].ENA
clk_en_i => freq_cnt_q[2].ENA
clk_en_i => freq_cnt_q[3].ENA
clk_en_i => freq_cnt_q[4].ENA
clk_en_i => freq_cnt_q[5].ENA
clk_en_i => freq_cnt_q[6].ENA
clk_en_i => freq_cnt_q[7].ENA
clk_en_i => freq_cnt_q[8].ENA
clk_en_i => freq_cnt_q[9].ENA
clk_en_i => freq_ff_q.ENA
res_n_i => a_q[3].PRESET
res_n_i => a_q[2].PRESET
res_n_i => a_q[1].PRESET
res_n_i => a_q[0].PRESET
res_n_i => f_q[9].ACLR
res_n_i => f_q[8].ACLR
res_n_i => f_q[7].ACLR
res_n_i => f_q[6].ACLR
res_n_i => f_q[5].ACLR
res_n_i => f_q[4].ACLR
res_n_i => f_q[3].ACLR
res_n_i => f_q[2].ACLR
res_n_i => f_q[1].ACLR
res_n_i => f_q[0].ACLR
res_n_i => output_ff.ACLR
res_n_i => freq_ff_q.ACLR
res_n_i => freq_cnt_q[9].ACLR
res_n_i => freq_cnt_q[8].ACLR
res_n_i => freq_cnt_q[7].ACLR
res_n_i => freq_cnt_q[6].ACLR
res_n_i => freq_cnt_q[5].ACLR
res_n_i => freq_cnt_q[4].ACLR
res_n_i => freq_cnt_q[3].ACLR
res_n_i => freq_cnt_q[2].ACLR
res_n_i => freq_cnt_q[1].ACLR
res_n_i => freq_cnt_q[0].ACLR
we_i => cpu_regs.IN1
d_i[7] => f_q.DATAB
d_i[7] => f_q.DATAA
d_i[7] => a_q.DATAA
d_i[6] => f_q.DATAB
d_i[6] => f_q.DATAA
d_i[6] => a_q.DATAA
d_i[5] => f_q.DATAB
d_i[5] => f_q.DATAA
d_i[5] => a_q.DATAA
d_i[4] => f_q.DATAB
d_i[4] => f_q.DATAA
d_i[4] => a_q.DATAA
d_i[3] => f_q.DATAB
d_i[2] => f_q.DATAB
d_i[1] => ~NO_FANOUT~
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
ff_o <= output_ff.DB_MAX_OUTPUT_PORT_TYPE
tone_o[7] <= sn76489_attenuator:attenuator_b.product_o[7]
tone_o[6] <= sn76489_attenuator:attenuator_b.product_o[6]
tone_o[5] <= sn76489_attenuator:attenuator_b.product_o[5]
tone_o[4] <= sn76489_attenuator:attenuator_b.product_o[4]
tone_o[3] <= sn76489_attenuator:attenuator_b.product_o[3]
tone_o[2] <= sn76489_attenuator:attenuator_b.product_o[2]
tone_o[1] <= sn76489_attenuator:attenuator_b.product_o[1]
tone_o[0] <= sn76489_attenuator:attenuator_b.product_o[0]


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|sn76489_top:psg0|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b
attenuation_i[3] => Mux1.IN19
attenuation_i[3] => Mux2.IN19
attenuation_i[3] => Mux3.IN19
attenuation_i[3] => Mux4.IN19
attenuation_i[2] => Mux1.IN18
attenuation_i[2] => Mux2.IN18
attenuation_i[2] => Mux3.IN18
attenuation_i[2] => Mux4.IN18
attenuation_i[1] => Mux0.IN5
attenuation_i[1] => Mux1.IN17
attenuation_i[1] => Mux2.IN17
attenuation_i[1] => Mux3.IN17
attenuation_i[1] => Mux4.IN17
attenuation_i[0] => Mux0.IN4
attenuation_i[0] => Mux1.IN16
attenuation_i[0] => Mux2.IN16
attenuation_i[0] => Mux3.IN16
attenuation_i[0] => Mux4.IN16
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
product_o[7] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[6] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[5] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[4] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[3] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[2] <= <GND>
product_o[1] <= <GND>
product_o[0] <= <GND>


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|sn76489_top:psg0|sn76489_noise:noise_b
clock_i => lfsr_q[14].CLK
clock_i => lfsr_q[13].CLK
clock_i => lfsr_q[12].CLK
clock_i => lfsr_q[11].CLK
clock_i => lfsr_q[10].CLK
clock_i => lfsr_q[9].CLK
clock_i => lfsr_q[8].CLK
clock_i => lfsr_q[7].CLK
clock_i => lfsr_q[6].CLK
clock_i => lfsr_q[5].CLK
clock_i => lfsr_q[4].CLK
clock_i => lfsr_q[3].CLK
clock_i => lfsr_q[2].CLK
clock_i => lfsr_q[1].CLK
clock_i => lfsr_q[0].CLK
clock_i => shift_source_q.CLK
clock_i => freq_ff_q.CLK
clock_i => freq_cnt_q[6].CLK
clock_i => freq_cnt_q[5].CLK
clock_i => freq_cnt_q[4].CLK
clock_i => freq_cnt_q[3].CLK
clock_i => freq_cnt_q[2].CLK
clock_i => freq_cnt_q[1].CLK
clock_i => freq_cnt_q[0].CLK
clock_i => a_q[3].CLK
clock_i => a_q[2].CLK
clock_i => a_q[1].CLK
clock_i => a_q[0].CLK
clock_i => fb_q.CLK
clock_i => nf_q[1].CLK
clock_i => nf_q[0].CLK
clk_en_i => cpu_regs.IN0
clk_en_i => lfsr_q[14].ENA
clk_en_i => freq_cnt_q[0].ENA
clk_en_i => freq_cnt_q[1].ENA
clk_en_i => freq_cnt_q[2].ENA
clk_en_i => freq_cnt_q[3].ENA
clk_en_i => freq_cnt_q[4].ENA
clk_en_i => freq_cnt_q[5].ENA
clk_en_i => freq_cnt_q[6].ENA
clk_en_i => freq_ff_q.ENA
clk_en_i => shift_source_q.ENA
clk_en_i => lfsr_q[0].ENA
clk_en_i => lfsr_q[1].ENA
clk_en_i => lfsr_q[2].ENA
clk_en_i => lfsr_q[3].ENA
clk_en_i => lfsr_q[4].ENA
clk_en_i => lfsr_q[5].ENA
clk_en_i => lfsr_q[6].ENA
clk_en_i => lfsr_q[7].ENA
clk_en_i => lfsr_q[8].ENA
clk_en_i => lfsr_q[9].ENA
clk_en_i => lfsr_q[10].ENA
clk_en_i => lfsr_q[11].ENA
clk_en_i => lfsr_q[12].ENA
clk_en_i => lfsr_q[13].ENA
res_n_i => lfsr_q[14].PRESET
res_n_i => lfsr_q[13].ACLR
res_n_i => lfsr_q[12].ACLR
res_n_i => lfsr_q[11].ACLR
res_n_i => lfsr_q[10].ACLR
res_n_i => lfsr_q[9].ACLR
res_n_i => lfsr_q[8].ACLR
res_n_i => lfsr_q[7].ACLR
res_n_i => lfsr_q[6].ACLR
res_n_i => lfsr_q[5].ACLR
res_n_i => lfsr_q[4].ACLR
res_n_i => lfsr_q[3].ACLR
res_n_i => lfsr_q[2].ACLR
res_n_i => lfsr_q[1].ACLR
res_n_i => lfsr_q[0].ACLR
res_n_i => a_q[3].PRESET
res_n_i => a_q[2].PRESET
res_n_i => a_q[1].PRESET
res_n_i => a_q[0].PRESET
res_n_i => fb_q.ACLR
res_n_i => nf_q[1].ACLR
res_n_i => nf_q[0].ACLR
res_n_i => freq_ff_q.ACLR
res_n_i => freq_cnt_q[6].ACLR
res_n_i => freq_cnt_q[5].ACLR
res_n_i => freq_cnt_q[4].ACLR
res_n_i => freq_cnt_q[3].ACLR
res_n_i => freq_cnt_q[2].ACLR
res_n_i => freq_cnt_q[1].ACLR
res_n_i => freq_cnt_q[0].ACLR
res_n_i => shift_source_q.ACLR
we_i => cpu_regs.IN1
we_i => lfsr.IN0
d_i[7] => nf_q.DATAB
d_i[7] => a_q.DATAA
d_i[6] => nf_q.DATAB
d_i[6] => a_q.DATAA
d_i[5] => fb_q.DATAB
d_i[5] => a_q.DATAA
d_i[4] => a_q.DATAA
d_i[3] => ~NO_FANOUT~
d_i[2] => ~NO_FANOUT~
d_i[1] => ~NO_FANOUT~
d_i[0] => ~NO_FANOUT~
r2_i => nf_q.OUTPUTSELECT
r2_i => nf_q.OUTPUTSELECT
r2_i => fb_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => lfsr.IN1
tone3_ff_i => shift_source_s.DATAB
noise_o[7] <= sn76489_attenuator:attenuator_b.product_o[7]
noise_o[6] <= sn76489_attenuator:attenuator_b.product_o[6]
noise_o[5] <= sn76489_attenuator:attenuator_b.product_o[5]
noise_o[4] <= sn76489_attenuator:attenuator_b.product_o[4]
noise_o[3] <= sn76489_attenuator:attenuator_b.product_o[3]
noise_o[2] <= sn76489_attenuator:attenuator_b.product_o[2]
noise_o[1] <= sn76489_attenuator:attenuator_b.product_o[1]
noise_o[0] <= sn76489_attenuator:attenuator_b.product_o[0]


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|sn76489_top:psg0|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b
attenuation_i[3] => Mux1.IN19
attenuation_i[3] => Mux2.IN19
attenuation_i[3] => Mux3.IN19
attenuation_i[3] => Mux4.IN19
attenuation_i[2] => Mux1.IN18
attenuation_i[2] => Mux2.IN18
attenuation_i[2] => Mux3.IN18
attenuation_i[2] => Mux4.IN18
attenuation_i[1] => Mux0.IN5
attenuation_i[1] => Mux1.IN17
attenuation_i[1] => Mux2.IN17
attenuation_i[1] => Mux3.IN17
attenuation_i[1] => Mux4.IN17
attenuation_i[0] => Mux0.IN4
attenuation_i[0] => Mux1.IN16
attenuation_i[0] => Mux2.IN16
attenuation_i[0] => Mux3.IN16
attenuation_i[0] => Mux4.IN16
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
product_o[7] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[6] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[5] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[4] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[3] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[2] <= <GND>
product_o[1] <= <GND>
product_o[0] <= <GND>


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|sn76489_top:psg1
clock_i => sn76489_clock_div:clock_div_b.clock_i
clock_i => sn76489_latch_ctrl:latch_ctrl_b.clock_i
clock_i => sn76489_tone:tone1_b.clock_i
clock_i => sn76489_tone:tone2_b.clock_i
clock_i => sn76489_tone:tone3_b.clock_i
clock_i => sn76489_noise:noise_b.clock_i
clock_en_i => sn76489_clock_div:clock_div_b.clock_en_i
res_n_i => sn76489_clock_div:clock_div_b.res_n_i
res_n_i => sn76489_latch_ctrl:latch_ctrl_b.res_n_i
res_n_i => sn76489_tone:tone1_b.res_n_i
res_n_i => sn76489_tone:tone2_b.res_n_i
res_n_i => sn76489_tone:tone3_b.res_n_i
res_n_i => sn76489_noise:noise_b.res_n_i
ce_n_i => sn76489_latch_ctrl:latch_ctrl_b.ce_n_i
we_n_i => sn76489_latch_ctrl:latch_ctrl_b.we_n_i
ready_o <= sn76489_latch_ctrl:latch_ctrl_b.ready_o
d_i[7] => sn76489_latch_ctrl:latch_ctrl_b.d_i[7]
d_i[7] => sn76489_tone:tone1_b.d_i[7]
d_i[7] => sn76489_tone:tone2_b.d_i[7]
d_i[7] => sn76489_tone:tone3_b.d_i[7]
d_i[7] => sn76489_noise:noise_b.d_i[7]
d_i[6] => sn76489_latch_ctrl:latch_ctrl_b.d_i[6]
d_i[6] => sn76489_tone:tone1_b.d_i[6]
d_i[6] => sn76489_tone:tone2_b.d_i[6]
d_i[6] => sn76489_tone:tone3_b.d_i[6]
d_i[6] => sn76489_noise:noise_b.d_i[6]
d_i[5] => sn76489_latch_ctrl:latch_ctrl_b.d_i[5]
d_i[5] => sn76489_tone:tone1_b.d_i[5]
d_i[5] => sn76489_tone:tone2_b.d_i[5]
d_i[5] => sn76489_tone:tone3_b.d_i[5]
d_i[5] => sn76489_noise:noise_b.d_i[5]
d_i[4] => sn76489_latch_ctrl:latch_ctrl_b.d_i[4]
d_i[4] => sn76489_tone:tone1_b.d_i[4]
d_i[4] => sn76489_tone:tone2_b.d_i[4]
d_i[4] => sn76489_tone:tone3_b.d_i[4]
d_i[4] => sn76489_noise:noise_b.d_i[4]
d_i[3] => sn76489_latch_ctrl:latch_ctrl_b.d_i[3]
d_i[3] => sn76489_tone:tone1_b.d_i[3]
d_i[3] => sn76489_tone:tone2_b.d_i[3]
d_i[3] => sn76489_tone:tone3_b.d_i[3]
d_i[3] => sn76489_noise:noise_b.d_i[3]
d_i[2] => sn76489_latch_ctrl:latch_ctrl_b.d_i[2]
d_i[2] => sn76489_tone:tone1_b.d_i[2]
d_i[2] => sn76489_tone:tone2_b.d_i[2]
d_i[2] => sn76489_tone:tone3_b.d_i[2]
d_i[2] => sn76489_noise:noise_b.d_i[2]
d_i[1] => sn76489_latch_ctrl:latch_ctrl_b.d_i[1]
d_i[1] => sn76489_tone:tone1_b.d_i[1]
d_i[1] => sn76489_tone:tone2_b.d_i[1]
d_i[1] => sn76489_tone:tone3_b.d_i[1]
d_i[1] => sn76489_noise:noise_b.d_i[1]
d_i[0] => sn76489_latch_ctrl:latch_ctrl_b.d_i[0]
d_i[0] => sn76489_tone:tone1_b.d_i[0]
d_i[0] => sn76489_tone:tone2_b.d_i[0]
d_i[0] => sn76489_tone:tone3_b.d_i[0]
d_i[0] => sn76489_noise:noise_b.d_i[0]
aout_o[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
aout_o[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
aout_o[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
aout_o[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
aout_o[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
aout_o[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
aout_o[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
aout_o[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|sn76489_top:psg1|sn76489_clock_div:clock_div_b
clock_i => cnt_q[0].CLK
clock_i => cnt_q[1].CLK
clock_i => cnt_q[2].CLK
clock_i => cnt_q[3].CLK
clock_en_i => clk_en_o.OUTPUTSELECT
clock_en_i => cnt_q[0].ENA
clock_en_i => cnt_q[3].ENA
clock_en_i => cnt_q[2].ENA
clock_en_i => cnt_q[1].ENA
res_n_i => cnt_q[0].ACLR
res_n_i => cnt_q[1].ACLR
res_n_i => cnt_q[2].ACLR
res_n_i => cnt_q[3].ACLR
clk_en_o <= clk_en_o.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|sn76489_top:psg1|sn76489_latch_ctrl:latch_ctrl_b
clock_i => we_n_d.CLK
clock_i => ready_q.CLK
clock_i => we_q.CLK
clock_i => reg_q[2].CLK
clock_i => reg_q[1].CLK
clock_i => reg_q[0].CLK
clk_en_i => we_n_d.OUTPUTSELECT
clk_en_i => ready_q.OUTPUTSELECT
clk_en_i => reg_q[0].ENA
clk_en_i => reg_q[1].ENA
clk_en_i => reg_q[2].ENA
clk_en_i => we_q.ENA
res_n_i => ready_q.ACLR
res_n_i => we_q.ACLR
res_n_i => reg_q[2].ACLR
res_n_i => reg_q[1].ACLR
res_n_i => reg_q[0].ACLR
res_n_i => we_n_d.ENA
ce_n_i => ready_q.OUTPUTSELECT
ce_n_i => ready_o.OUTPUTSELECT
ce_n_i => seq.IN1
we_n_i => we_n_d.OUTPUTSELECT
we_n_i => we_n_d.DATAB
we_n_i => seq.IN1
d_i[7] => ~NO_FANOUT~
d_i[6] => ~NO_FANOUT~
d_i[5] => ~NO_FANOUT~
d_i[4] => ~NO_FANOUT~
d_i[3] => reg_q.DATAB
d_i[2] => reg_q.DATAB
d_i[1] => reg_q.DATAB
d_i[0] => reg_q.OUTPUTSELECT
d_i[0] => reg_q.OUTPUTSELECT
d_i[0] => reg_q.OUTPUTSELECT
ready_o <= ready_o.DB_MAX_OUTPUT_PORT_TYPE
tone1_we_o <= tone1_we_o.DB_MAX_OUTPUT_PORT_TYPE
tone2_we_o <= tone2_we_o.DB_MAX_OUTPUT_PORT_TYPE
tone3_we_o <= tone3_we_o.DB_MAX_OUTPUT_PORT_TYPE
noise_we_o <= noise_we_o.DB_MAX_OUTPUT_PORT_TYPE
r2_o <= reg_q[2].DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|sn76489_top:psg1|sn76489_tone:tone1_b
clock_i => output_ff.CLK
clock_i => freq_ff_q.CLK
clock_i => freq_cnt_q[9].CLK
clock_i => freq_cnt_q[8].CLK
clock_i => freq_cnt_q[7].CLK
clock_i => freq_cnt_q[6].CLK
clock_i => freq_cnt_q[5].CLK
clock_i => freq_cnt_q[4].CLK
clock_i => freq_cnt_q[3].CLK
clock_i => freq_cnt_q[2].CLK
clock_i => freq_cnt_q[1].CLK
clock_i => freq_cnt_q[0].CLK
clock_i => a_q[3].CLK
clock_i => a_q[2].CLK
clock_i => a_q[1].CLK
clock_i => a_q[0].CLK
clock_i => f_q[9].CLK
clock_i => f_q[8].CLK
clock_i => f_q[7].CLK
clock_i => f_q[6].CLK
clock_i => f_q[5].CLK
clock_i => f_q[4].CLK
clock_i => f_q[3].CLK
clock_i => f_q[2].CLK
clock_i => f_q[1].CLK
clock_i => f_q[0].CLK
clk_en_i => cpu_regs.IN0
clk_en_i => output_ff.ENA
clk_en_i => freq_cnt_q[0].ENA
clk_en_i => freq_cnt_q[1].ENA
clk_en_i => freq_cnt_q[2].ENA
clk_en_i => freq_cnt_q[3].ENA
clk_en_i => freq_cnt_q[4].ENA
clk_en_i => freq_cnt_q[5].ENA
clk_en_i => freq_cnt_q[6].ENA
clk_en_i => freq_cnt_q[7].ENA
clk_en_i => freq_cnt_q[8].ENA
clk_en_i => freq_cnt_q[9].ENA
clk_en_i => freq_ff_q.ENA
res_n_i => a_q[3].PRESET
res_n_i => a_q[2].PRESET
res_n_i => a_q[1].PRESET
res_n_i => a_q[0].PRESET
res_n_i => f_q[9].ACLR
res_n_i => f_q[8].ACLR
res_n_i => f_q[7].ACLR
res_n_i => f_q[6].ACLR
res_n_i => f_q[5].ACLR
res_n_i => f_q[4].ACLR
res_n_i => f_q[3].ACLR
res_n_i => f_q[2].ACLR
res_n_i => f_q[1].ACLR
res_n_i => f_q[0].ACLR
res_n_i => output_ff.ACLR
res_n_i => freq_ff_q.ACLR
res_n_i => freq_cnt_q[9].ACLR
res_n_i => freq_cnt_q[8].ACLR
res_n_i => freq_cnt_q[7].ACLR
res_n_i => freq_cnt_q[6].ACLR
res_n_i => freq_cnt_q[5].ACLR
res_n_i => freq_cnt_q[4].ACLR
res_n_i => freq_cnt_q[3].ACLR
res_n_i => freq_cnt_q[2].ACLR
res_n_i => freq_cnt_q[1].ACLR
res_n_i => freq_cnt_q[0].ACLR
we_i => cpu_regs.IN1
d_i[7] => f_q.DATAB
d_i[7] => f_q.DATAA
d_i[7] => a_q.DATAA
d_i[6] => f_q.DATAB
d_i[6] => f_q.DATAA
d_i[6] => a_q.DATAA
d_i[5] => f_q.DATAB
d_i[5] => f_q.DATAA
d_i[5] => a_q.DATAA
d_i[4] => f_q.DATAB
d_i[4] => f_q.DATAA
d_i[4] => a_q.DATAA
d_i[3] => f_q.DATAB
d_i[2] => f_q.DATAB
d_i[1] => ~NO_FANOUT~
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
ff_o <= output_ff.DB_MAX_OUTPUT_PORT_TYPE
tone_o[7] <= sn76489_attenuator:attenuator_b.product_o[7]
tone_o[6] <= sn76489_attenuator:attenuator_b.product_o[6]
tone_o[5] <= sn76489_attenuator:attenuator_b.product_o[5]
tone_o[4] <= sn76489_attenuator:attenuator_b.product_o[4]
tone_o[3] <= sn76489_attenuator:attenuator_b.product_o[3]
tone_o[2] <= sn76489_attenuator:attenuator_b.product_o[2]
tone_o[1] <= sn76489_attenuator:attenuator_b.product_o[1]
tone_o[0] <= sn76489_attenuator:attenuator_b.product_o[0]


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|sn76489_top:psg1|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b
attenuation_i[3] => Mux1.IN19
attenuation_i[3] => Mux2.IN19
attenuation_i[3] => Mux3.IN19
attenuation_i[3] => Mux4.IN19
attenuation_i[2] => Mux1.IN18
attenuation_i[2] => Mux2.IN18
attenuation_i[2] => Mux3.IN18
attenuation_i[2] => Mux4.IN18
attenuation_i[1] => Mux0.IN5
attenuation_i[1] => Mux1.IN17
attenuation_i[1] => Mux2.IN17
attenuation_i[1] => Mux3.IN17
attenuation_i[1] => Mux4.IN17
attenuation_i[0] => Mux0.IN4
attenuation_i[0] => Mux1.IN16
attenuation_i[0] => Mux2.IN16
attenuation_i[0] => Mux3.IN16
attenuation_i[0] => Mux4.IN16
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
product_o[7] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[6] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[5] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[4] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[3] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[2] <= <GND>
product_o[1] <= <GND>
product_o[0] <= <GND>


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|sn76489_top:psg1|sn76489_tone:tone2_b
clock_i => output_ff.CLK
clock_i => freq_ff_q.CLK
clock_i => freq_cnt_q[9].CLK
clock_i => freq_cnt_q[8].CLK
clock_i => freq_cnt_q[7].CLK
clock_i => freq_cnt_q[6].CLK
clock_i => freq_cnt_q[5].CLK
clock_i => freq_cnt_q[4].CLK
clock_i => freq_cnt_q[3].CLK
clock_i => freq_cnt_q[2].CLK
clock_i => freq_cnt_q[1].CLK
clock_i => freq_cnt_q[0].CLK
clock_i => a_q[3].CLK
clock_i => a_q[2].CLK
clock_i => a_q[1].CLK
clock_i => a_q[0].CLK
clock_i => f_q[9].CLK
clock_i => f_q[8].CLK
clock_i => f_q[7].CLK
clock_i => f_q[6].CLK
clock_i => f_q[5].CLK
clock_i => f_q[4].CLK
clock_i => f_q[3].CLK
clock_i => f_q[2].CLK
clock_i => f_q[1].CLK
clock_i => f_q[0].CLK
clk_en_i => cpu_regs.IN0
clk_en_i => output_ff.ENA
clk_en_i => freq_cnt_q[0].ENA
clk_en_i => freq_cnt_q[1].ENA
clk_en_i => freq_cnt_q[2].ENA
clk_en_i => freq_cnt_q[3].ENA
clk_en_i => freq_cnt_q[4].ENA
clk_en_i => freq_cnt_q[5].ENA
clk_en_i => freq_cnt_q[6].ENA
clk_en_i => freq_cnt_q[7].ENA
clk_en_i => freq_cnt_q[8].ENA
clk_en_i => freq_cnt_q[9].ENA
clk_en_i => freq_ff_q.ENA
res_n_i => a_q[3].PRESET
res_n_i => a_q[2].PRESET
res_n_i => a_q[1].PRESET
res_n_i => a_q[0].PRESET
res_n_i => f_q[9].ACLR
res_n_i => f_q[8].ACLR
res_n_i => f_q[7].ACLR
res_n_i => f_q[6].ACLR
res_n_i => f_q[5].ACLR
res_n_i => f_q[4].ACLR
res_n_i => f_q[3].ACLR
res_n_i => f_q[2].ACLR
res_n_i => f_q[1].ACLR
res_n_i => f_q[0].ACLR
res_n_i => output_ff.ACLR
res_n_i => freq_ff_q.ACLR
res_n_i => freq_cnt_q[9].ACLR
res_n_i => freq_cnt_q[8].ACLR
res_n_i => freq_cnt_q[7].ACLR
res_n_i => freq_cnt_q[6].ACLR
res_n_i => freq_cnt_q[5].ACLR
res_n_i => freq_cnt_q[4].ACLR
res_n_i => freq_cnt_q[3].ACLR
res_n_i => freq_cnt_q[2].ACLR
res_n_i => freq_cnt_q[1].ACLR
res_n_i => freq_cnt_q[0].ACLR
we_i => cpu_regs.IN1
d_i[7] => f_q.DATAB
d_i[7] => f_q.DATAA
d_i[7] => a_q.DATAA
d_i[6] => f_q.DATAB
d_i[6] => f_q.DATAA
d_i[6] => a_q.DATAA
d_i[5] => f_q.DATAB
d_i[5] => f_q.DATAA
d_i[5] => a_q.DATAA
d_i[4] => f_q.DATAB
d_i[4] => f_q.DATAA
d_i[4] => a_q.DATAA
d_i[3] => f_q.DATAB
d_i[2] => f_q.DATAB
d_i[1] => ~NO_FANOUT~
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
ff_o <= output_ff.DB_MAX_OUTPUT_PORT_TYPE
tone_o[7] <= sn76489_attenuator:attenuator_b.product_o[7]
tone_o[6] <= sn76489_attenuator:attenuator_b.product_o[6]
tone_o[5] <= sn76489_attenuator:attenuator_b.product_o[5]
tone_o[4] <= sn76489_attenuator:attenuator_b.product_o[4]
tone_o[3] <= sn76489_attenuator:attenuator_b.product_o[3]
tone_o[2] <= sn76489_attenuator:attenuator_b.product_o[2]
tone_o[1] <= sn76489_attenuator:attenuator_b.product_o[1]
tone_o[0] <= sn76489_attenuator:attenuator_b.product_o[0]


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|sn76489_top:psg1|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b
attenuation_i[3] => Mux1.IN19
attenuation_i[3] => Mux2.IN19
attenuation_i[3] => Mux3.IN19
attenuation_i[3] => Mux4.IN19
attenuation_i[2] => Mux1.IN18
attenuation_i[2] => Mux2.IN18
attenuation_i[2] => Mux3.IN18
attenuation_i[2] => Mux4.IN18
attenuation_i[1] => Mux0.IN5
attenuation_i[1] => Mux1.IN17
attenuation_i[1] => Mux2.IN17
attenuation_i[1] => Mux3.IN17
attenuation_i[1] => Mux4.IN17
attenuation_i[0] => Mux0.IN4
attenuation_i[0] => Mux1.IN16
attenuation_i[0] => Mux2.IN16
attenuation_i[0] => Mux3.IN16
attenuation_i[0] => Mux4.IN16
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
product_o[7] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[6] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[5] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[4] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[3] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[2] <= <GND>
product_o[1] <= <GND>
product_o[0] <= <GND>


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|sn76489_top:psg1|sn76489_tone:tone3_b
clock_i => output_ff.CLK
clock_i => freq_ff_q.CLK
clock_i => freq_cnt_q[9].CLK
clock_i => freq_cnt_q[8].CLK
clock_i => freq_cnt_q[7].CLK
clock_i => freq_cnt_q[6].CLK
clock_i => freq_cnt_q[5].CLK
clock_i => freq_cnt_q[4].CLK
clock_i => freq_cnt_q[3].CLK
clock_i => freq_cnt_q[2].CLK
clock_i => freq_cnt_q[1].CLK
clock_i => freq_cnt_q[0].CLK
clock_i => a_q[3].CLK
clock_i => a_q[2].CLK
clock_i => a_q[1].CLK
clock_i => a_q[0].CLK
clock_i => f_q[9].CLK
clock_i => f_q[8].CLK
clock_i => f_q[7].CLK
clock_i => f_q[6].CLK
clock_i => f_q[5].CLK
clock_i => f_q[4].CLK
clock_i => f_q[3].CLK
clock_i => f_q[2].CLK
clock_i => f_q[1].CLK
clock_i => f_q[0].CLK
clk_en_i => cpu_regs.IN0
clk_en_i => output_ff.ENA
clk_en_i => freq_cnt_q[0].ENA
clk_en_i => freq_cnt_q[1].ENA
clk_en_i => freq_cnt_q[2].ENA
clk_en_i => freq_cnt_q[3].ENA
clk_en_i => freq_cnt_q[4].ENA
clk_en_i => freq_cnt_q[5].ENA
clk_en_i => freq_cnt_q[6].ENA
clk_en_i => freq_cnt_q[7].ENA
clk_en_i => freq_cnt_q[8].ENA
clk_en_i => freq_cnt_q[9].ENA
clk_en_i => freq_ff_q.ENA
res_n_i => a_q[3].PRESET
res_n_i => a_q[2].PRESET
res_n_i => a_q[1].PRESET
res_n_i => a_q[0].PRESET
res_n_i => f_q[9].ACLR
res_n_i => f_q[8].ACLR
res_n_i => f_q[7].ACLR
res_n_i => f_q[6].ACLR
res_n_i => f_q[5].ACLR
res_n_i => f_q[4].ACLR
res_n_i => f_q[3].ACLR
res_n_i => f_q[2].ACLR
res_n_i => f_q[1].ACLR
res_n_i => f_q[0].ACLR
res_n_i => output_ff.ACLR
res_n_i => freq_ff_q.ACLR
res_n_i => freq_cnt_q[9].ACLR
res_n_i => freq_cnt_q[8].ACLR
res_n_i => freq_cnt_q[7].ACLR
res_n_i => freq_cnt_q[6].ACLR
res_n_i => freq_cnt_q[5].ACLR
res_n_i => freq_cnt_q[4].ACLR
res_n_i => freq_cnt_q[3].ACLR
res_n_i => freq_cnt_q[2].ACLR
res_n_i => freq_cnt_q[1].ACLR
res_n_i => freq_cnt_q[0].ACLR
we_i => cpu_regs.IN1
d_i[7] => f_q.DATAB
d_i[7] => f_q.DATAA
d_i[7] => a_q.DATAA
d_i[6] => f_q.DATAB
d_i[6] => f_q.DATAA
d_i[6] => a_q.DATAA
d_i[5] => f_q.DATAB
d_i[5] => f_q.DATAA
d_i[5] => a_q.DATAA
d_i[4] => f_q.DATAB
d_i[4] => f_q.DATAA
d_i[4] => a_q.DATAA
d_i[3] => f_q.DATAB
d_i[2] => f_q.DATAB
d_i[1] => ~NO_FANOUT~
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
ff_o <= output_ff.DB_MAX_OUTPUT_PORT_TYPE
tone_o[7] <= sn76489_attenuator:attenuator_b.product_o[7]
tone_o[6] <= sn76489_attenuator:attenuator_b.product_o[6]
tone_o[5] <= sn76489_attenuator:attenuator_b.product_o[5]
tone_o[4] <= sn76489_attenuator:attenuator_b.product_o[4]
tone_o[3] <= sn76489_attenuator:attenuator_b.product_o[3]
tone_o[2] <= sn76489_attenuator:attenuator_b.product_o[2]
tone_o[1] <= sn76489_attenuator:attenuator_b.product_o[1]
tone_o[0] <= sn76489_attenuator:attenuator_b.product_o[0]


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|sn76489_top:psg1|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b
attenuation_i[3] => Mux1.IN19
attenuation_i[3] => Mux2.IN19
attenuation_i[3] => Mux3.IN19
attenuation_i[3] => Mux4.IN19
attenuation_i[2] => Mux1.IN18
attenuation_i[2] => Mux2.IN18
attenuation_i[2] => Mux3.IN18
attenuation_i[2] => Mux4.IN18
attenuation_i[1] => Mux0.IN5
attenuation_i[1] => Mux1.IN17
attenuation_i[1] => Mux2.IN17
attenuation_i[1] => Mux3.IN17
attenuation_i[1] => Mux4.IN17
attenuation_i[0] => Mux0.IN4
attenuation_i[0] => Mux1.IN16
attenuation_i[0] => Mux2.IN16
attenuation_i[0] => Mux3.IN16
attenuation_i[0] => Mux4.IN16
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
product_o[7] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[6] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[5] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[4] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[3] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[2] <= <GND>
product_o[1] <= <GND>
product_o[0] <= <GND>


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|sn76489_top:psg1|sn76489_noise:noise_b
clock_i => lfsr_q[14].CLK
clock_i => lfsr_q[13].CLK
clock_i => lfsr_q[12].CLK
clock_i => lfsr_q[11].CLK
clock_i => lfsr_q[10].CLK
clock_i => lfsr_q[9].CLK
clock_i => lfsr_q[8].CLK
clock_i => lfsr_q[7].CLK
clock_i => lfsr_q[6].CLK
clock_i => lfsr_q[5].CLK
clock_i => lfsr_q[4].CLK
clock_i => lfsr_q[3].CLK
clock_i => lfsr_q[2].CLK
clock_i => lfsr_q[1].CLK
clock_i => lfsr_q[0].CLK
clock_i => shift_source_q.CLK
clock_i => freq_ff_q.CLK
clock_i => freq_cnt_q[6].CLK
clock_i => freq_cnt_q[5].CLK
clock_i => freq_cnt_q[4].CLK
clock_i => freq_cnt_q[3].CLK
clock_i => freq_cnt_q[2].CLK
clock_i => freq_cnt_q[1].CLK
clock_i => freq_cnt_q[0].CLK
clock_i => a_q[3].CLK
clock_i => a_q[2].CLK
clock_i => a_q[1].CLK
clock_i => a_q[0].CLK
clock_i => fb_q.CLK
clock_i => nf_q[1].CLK
clock_i => nf_q[0].CLK
clk_en_i => cpu_regs.IN0
clk_en_i => lfsr_q[14].ENA
clk_en_i => freq_cnt_q[0].ENA
clk_en_i => freq_cnt_q[1].ENA
clk_en_i => freq_cnt_q[2].ENA
clk_en_i => freq_cnt_q[3].ENA
clk_en_i => freq_cnt_q[4].ENA
clk_en_i => freq_cnt_q[5].ENA
clk_en_i => freq_cnt_q[6].ENA
clk_en_i => freq_ff_q.ENA
clk_en_i => shift_source_q.ENA
clk_en_i => lfsr_q[0].ENA
clk_en_i => lfsr_q[1].ENA
clk_en_i => lfsr_q[2].ENA
clk_en_i => lfsr_q[3].ENA
clk_en_i => lfsr_q[4].ENA
clk_en_i => lfsr_q[5].ENA
clk_en_i => lfsr_q[6].ENA
clk_en_i => lfsr_q[7].ENA
clk_en_i => lfsr_q[8].ENA
clk_en_i => lfsr_q[9].ENA
clk_en_i => lfsr_q[10].ENA
clk_en_i => lfsr_q[11].ENA
clk_en_i => lfsr_q[12].ENA
clk_en_i => lfsr_q[13].ENA
res_n_i => lfsr_q[14].PRESET
res_n_i => lfsr_q[13].ACLR
res_n_i => lfsr_q[12].ACLR
res_n_i => lfsr_q[11].ACLR
res_n_i => lfsr_q[10].ACLR
res_n_i => lfsr_q[9].ACLR
res_n_i => lfsr_q[8].ACLR
res_n_i => lfsr_q[7].ACLR
res_n_i => lfsr_q[6].ACLR
res_n_i => lfsr_q[5].ACLR
res_n_i => lfsr_q[4].ACLR
res_n_i => lfsr_q[3].ACLR
res_n_i => lfsr_q[2].ACLR
res_n_i => lfsr_q[1].ACLR
res_n_i => lfsr_q[0].ACLR
res_n_i => a_q[3].PRESET
res_n_i => a_q[2].PRESET
res_n_i => a_q[1].PRESET
res_n_i => a_q[0].PRESET
res_n_i => fb_q.ACLR
res_n_i => nf_q[1].ACLR
res_n_i => nf_q[0].ACLR
res_n_i => freq_ff_q.ACLR
res_n_i => freq_cnt_q[6].ACLR
res_n_i => freq_cnt_q[5].ACLR
res_n_i => freq_cnt_q[4].ACLR
res_n_i => freq_cnt_q[3].ACLR
res_n_i => freq_cnt_q[2].ACLR
res_n_i => freq_cnt_q[1].ACLR
res_n_i => freq_cnt_q[0].ACLR
res_n_i => shift_source_q.ACLR
we_i => cpu_regs.IN1
we_i => lfsr.IN0
d_i[7] => nf_q.DATAB
d_i[7] => a_q.DATAA
d_i[6] => nf_q.DATAB
d_i[6] => a_q.DATAA
d_i[5] => fb_q.DATAB
d_i[5] => a_q.DATAA
d_i[4] => a_q.DATAA
d_i[3] => ~NO_FANOUT~
d_i[2] => ~NO_FANOUT~
d_i[1] => ~NO_FANOUT~
d_i[0] => ~NO_FANOUT~
r2_i => nf_q.OUTPUTSELECT
r2_i => nf_q.OUTPUTSELECT
r2_i => fb_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => lfsr.IN1
tone3_ff_i => shift_source_s.DATAB
noise_o[7] <= sn76489_attenuator:attenuator_b.product_o[7]
noise_o[6] <= sn76489_attenuator:attenuator_b.product_o[6]
noise_o[5] <= sn76489_attenuator:attenuator_b.product_o[5]
noise_o[4] <= sn76489_attenuator:attenuator_b.product_o[4]
noise_o[3] <= sn76489_attenuator:attenuator_b.product_o[3]
noise_o[2] <= sn76489_attenuator:attenuator_b.product_o[2]
noise_o[1] <= sn76489_attenuator:attenuator_b.product_o[1]
noise_o[0] <= sn76489_attenuator:attenuator_b.product_o[0]


|Segasys1_ua|SEGASYSTEM1:System1_Top|SEGASYS1_SOUND:Sound|sn76489_top:psg1|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b
attenuation_i[3] => Mux1.IN19
attenuation_i[3] => Mux2.IN19
attenuation_i[3] => Mux3.IN19
attenuation_i[3] => Mux4.IN19
attenuation_i[2] => Mux1.IN18
attenuation_i[2] => Mux2.IN18
attenuation_i[2] => Mux3.IN18
attenuation_i[2] => Mux4.IN18
attenuation_i[1] => Mux0.IN5
attenuation_i[1] => Mux1.IN17
attenuation_i[1] => Mux2.IN17
attenuation_i[1] => Mux3.IN17
attenuation_i[1] => Mux4.IN17
attenuation_i[0] => Mux0.IN4
attenuation_i[0] => Mux1.IN16
attenuation_i[0] => Mux2.IN16
attenuation_i[0] => Mux3.IN16
attenuation_i[0] => Mux4.IN16
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
product_o[7] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[6] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[5] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[4] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[3] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[2] <= <GND>
product_o[1] <= <GND>
product_o[0] <= <GND>


|Segasys1_ua|HVGEN:hvgen
HPOS[0] <= hcnt[0].DB_MAX_OUTPUT_PORT_TYPE
HPOS[1] <= hcnt[1].DB_MAX_OUTPUT_PORT_TYPE
HPOS[2] <= hcnt[2].DB_MAX_OUTPUT_PORT_TYPE
HPOS[3] <= hcnt[3].DB_MAX_OUTPUT_PORT_TYPE
HPOS[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
HPOS[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
HPOS[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
HPOS[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
HPOS[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
VPOS[0] <= vcnt[0].DB_MAX_OUTPUT_PORT_TYPE
VPOS[1] <= vcnt[1].DB_MAX_OUTPUT_PORT_TYPE
VPOS[2] <= vcnt[2].DB_MAX_OUTPUT_PORT_TYPE
VPOS[3] <= vcnt[3].DB_MAX_OUTPUT_PORT_TYPE
VPOS[4] <= vcnt[4].DB_MAX_OUTPUT_PORT_TYPE
VPOS[5] <= vcnt[5].DB_MAX_OUTPUT_PORT_TYPE
VPOS[6] <= vcnt[6].DB_MAX_OUTPUT_PORT_TYPE
VPOS[7] <= vcnt[7].DB_MAX_OUTPUT_PORT_TYPE
VPOS[8] <= vcnt[8].DB_MAX_OUTPUT_PORT_TYPE
CLK => oRGB[0]~reg0.CLK
CLK => oRGB[1]~reg0.CLK
CLK => oRGB[2]~reg0.CLK
CLK => oRGB[3]~reg0.CLK
CLK => oRGB[4]~reg0.CLK
CLK => oRGB[5]~reg0.CLK
CLK => oRGB[6]~reg0.CLK
CLK => oRGB[7]~reg0.CLK
CLK => oRGB[8]~reg0.CLK
CLK => oRGB[9]~reg0.CLK
CLK => oRGB[10]~reg0.CLK
CLK => oRGB[11]~reg0.CLK
CLK => oRGB[12]~reg0.CLK
CLK => oRGB[13]~reg0.CLK
CLK => oRGB[14]~reg0.CLK
CLK => VSYN~reg0.CLK
CLK => HSYN~reg0.CLK
CLK => HBLK~reg0.CLK
CLK => vcnt[0].CLK
CLK => vcnt[1].CLK
CLK => vcnt[2].CLK
CLK => vcnt[3].CLK
CLK => vcnt[4].CLK
CLK => vcnt[5].CLK
CLK => vcnt[6].CLK
CLK => vcnt[7].CLK
CLK => vcnt[8].CLK
CLK => VBLK~reg0.CLK
CLK => hcnt[0].CLK
CLK => hcnt[1].CLK
CLK => hcnt[2].CLK
CLK => hcnt[3].CLK
CLK => hcnt[4].CLK
CLK => hcnt[5].CLK
CLK => hcnt[6].CLK
CLK => hcnt[7].CLK
CLK => hcnt[8].CLK
PCLK_EN => HSYN~reg0.ENA
PCLK_EN => VSYN~reg0.ENA
PCLK_EN => oRGB[14]~reg0.ENA
PCLK_EN => oRGB[13]~reg0.ENA
PCLK_EN => oRGB[12]~reg0.ENA
PCLK_EN => oRGB[11]~reg0.ENA
PCLK_EN => oRGB[10]~reg0.ENA
PCLK_EN => oRGB[9]~reg0.ENA
PCLK_EN => oRGB[8]~reg0.ENA
PCLK_EN => oRGB[7]~reg0.ENA
PCLK_EN => oRGB[6]~reg0.ENA
PCLK_EN => oRGB[5]~reg0.ENA
PCLK_EN => oRGB[4]~reg0.ENA
PCLK_EN => oRGB[3]~reg0.ENA
PCLK_EN => oRGB[2]~reg0.ENA
PCLK_EN => oRGB[1]~reg0.ENA
PCLK_EN => oRGB[0]~reg0.ENA
PCLK_EN => HBLK~reg0.ENA
PCLK_EN => vcnt[0].ENA
PCLK_EN => vcnt[1].ENA
PCLK_EN => vcnt[2].ENA
PCLK_EN => vcnt[3].ENA
PCLK_EN => vcnt[4].ENA
PCLK_EN => vcnt[5].ENA
PCLK_EN => vcnt[6].ENA
PCLK_EN => vcnt[7].ENA
PCLK_EN => vcnt[8].ENA
PCLK_EN => VBLK~reg0.ENA
PCLK_EN => hcnt[0].ENA
PCLK_EN => hcnt[1].ENA
PCLK_EN => hcnt[2].ENA
PCLK_EN => hcnt[3].ENA
PCLK_EN => hcnt[4].ENA
PCLK_EN => hcnt[5].ENA
PCLK_EN => hcnt[6].ENA
PCLK_EN => hcnt[7].ENA
PCLK_EN => hcnt[8].ENA
iRGB[0] => oRGB.DATAA
iRGB[1] => oRGB.DATAA
iRGB[2] => oRGB.DATAA
iRGB[3] => oRGB.DATAA
iRGB[4] => oRGB.DATAA
iRGB[5] => oRGB.DATAA
iRGB[6] => oRGB.DATAA
iRGB[7] => oRGB.DATAA
iRGB[8] => oRGB.DATAA
iRGB[9] => oRGB.DATAA
iRGB[10] => oRGB.DATAA
iRGB[11] => oRGB.DATAA
iRGB[12] => oRGB.DATAA
iRGB[13] => oRGB.DATAA
iRGB[14] => oRGB.DATAA
oRGB[0] <= oRGB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRGB[1] <= oRGB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRGB[2] <= oRGB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRGB[3] <= oRGB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRGB[4] <= oRGB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRGB[5] <= oRGB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRGB[6] <= oRGB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRGB[7] <= oRGB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRGB[8] <= oRGB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRGB[9] <= oRGB[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRGB[10] <= oRGB[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRGB[11] <= oRGB[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRGB[12] <= oRGB[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRGB[13] <= oRGB[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRGB[14] <= oRGB[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HBLK <= HBLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VBLK <= VBLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
HSYN <= HSYN~reg0.DB_MAX_OUTPUT_PORT_TYPE
VSYN <= VSYN~reg0.DB_MAX_OUTPUT_PORT_TYPE
H240 => Selector13.IN7
HOFFS[0] => Equal3.IN17
HOFFS[0] => Equal2.IN17
HOFFS[0] => Add4.IN9
HOFFS[1] => Equal3.IN16
HOFFS[1] => Equal2.IN16
HOFFS[1] => Add4.IN8
HOFFS[2] => Equal3.IN15
HOFFS[2] => Equal2.IN15
HOFFS[2] => Add4.IN7
HOFFS[3] => Equal3.IN14
HOFFS[3] => Equal2.IN14
HOFFS[3] => Add4.IN6
HOFFS[4] => Add1.IN4
HOFFS[5] => Add1.IN2
HOFFS[6] => Add1.IN1
HOFFS[7] => Add1.IN3
HOFFS[8] => ~NO_FANOUT~
VOFFS[0] => Equal4.IN17
VOFFS[0] => Add6.IN7
VOFFS[1] => Equal4.IN16
VOFFS[1] => Add6.IN6
VOFFS[2] => Equal4.IN15
VOFFS[2] => Add6.IN5
VOFFS[3] => Add5.IN4
VOFFS[4] => Add5.IN3
VOFFS[5] => Add5.IN2
VOFFS[6] => Add5.IN1
VOFFS[7] => ~NO_FANOUT~
VOFFS[8] => ~NO_FANOUT~


|Segasys1_ua|mist_video:mist_video
clk_sys => clk_sys.IN5
SPI_SCK => SPI_SCK.IN1
SPI_SS3 => SPI_SS3.IN1
SPI_DI => SPI_DI.IN1
scanlines[0] => scanlines[0].IN1
scanlines[1] => scanlines[1].IN1
ce_divider => ce_x1.OUTPUTSELECT
ce_divider => ce_x2.OUTPUTSELECT
scandoubler_disable => scandoubler_disable.IN1
no_csync => VGA_VS.IN0
rotate[0] => rotate[0].IN2
rotate[1] => rotate[1].IN2
blend => blend.IN1
patrons => comb.OUTPUTSELECT
patrons => comb.OUTPUTSELECT
patrons => comb.OUTPUTSELECT
patrons => comb.OUTPUTSELECT
patrons => comb.OUTPUTSELECT
patrons => comb.OUTPUTSELECT
patrons => comb.OUTPUTSELECT
patrons => comb.OUTPUTSELECT
patrons => comb.OUTPUTSELECT
patrons => comb.OUTPUTSELECT
patrons => comb.OUTPUTSELECT
patrons => comb.OUTPUTSELECT
patrons => comb.OUTPUTSELECT
patrons => comb.OUTPUTSELECT
patrons => comb.OUTPUTSELECT
patrons => scroll_list[2].ENA
patrons => scroll_list[1].ENA
patrons => scroll_list[0].ENA
patrons => scroll_list[3].ENA
patrons => scroll_list[4].ENA
patrons => scroll_list[5].ENA
patrons => scroll_list[6].ENA
patrons => scroll_list[7].ENA
patrons => scroll_list[8].ENA
patrons => scroll_list[9].ENA
patrons => scroll_list[10].ENA
patrons => scroll_list[11].ENA
PATRON_ADJ_X[0] => Add2.IN64
PATRON_ADJ_X[1] => Add2.IN63
PATRON_ADJ_X[2] => Add2.IN62
PATRON_ADJ_X[3] => Add2.IN61
PATRON_ADJ_X[4] => Add2.IN60
PATRON_ADJ_X[5] => Add2.IN59
PATRON_ADJ_X[6] => Add2.IN58
PATRON_ADJ_X[7] => Add2.IN57
PATRON_ADJ_X[8] => Add2.IN56
PATRON_ADJ_X[9] => Add2.IN55
PATRON_ADJ_X[10] => Add2.IN54
PATRON_ADJ_X[11] => Add2.IN33
PATRON_ADJ_X[11] => Add2.IN34
PATRON_ADJ_X[11] => Add2.IN35
PATRON_ADJ_X[11] => Add2.IN36
PATRON_ADJ_X[11] => Add2.IN37
PATRON_ADJ_X[11] => Add2.IN38
PATRON_ADJ_X[11] => Add2.IN39
PATRON_ADJ_X[11] => Add2.IN40
PATRON_ADJ_X[11] => Add2.IN41
PATRON_ADJ_X[11] => Add2.IN42
PATRON_ADJ_X[11] => Add2.IN43
PATRON_ADJ_X[11] => Add2.IN44
PATRON_ADJ_X[11] => Add2.IN45
PATRON_ADJ_X[11] => Add2.IN46
PATRON_ADJ_X[11] => Add2.IN47
PATRON_ADJ_X[11] => Add2.IN48
PATRON_ADJ_X[11] => Add2.IN49
PATRON_ADJ_X[11] => Add2.IN50
PATRON_ADJ_X[11] => Add2.IN51
PATRON_ADJ_X[11] => Add2.IN52
PATRON_ADJ_X[11] => Add2.IN53
PATRON_ADJ_Y[0] => Add3.IN64
PATRON_ADJ_Y[1] => Add3.IN63
PATRON_ADJ_Y[2] => Add3.IN62
PATRON_ADJ_Y[3] => Add3.IN61
PATRON_ADJ_Y[4] => Add3.IN60
PATRON_ADJ_Y[5] => Add3.IN59
PATRON_ADJ_Y[6] => Add3.IN58
PATRON_ADJ_Y[7] => Add3.IN57
PATRON_ADJ_Y[8] => Add3.IN56
PATRON_ADJ_Y[9] => Add3.IN55
PATRON_ADJ_Y[10] => Add3.IN54
PATRON_ADJ_Y[11] => Add3.IN33
PATRON_ADJ_Y[11] => Add3.IN34
PATRON_ADJ_Y[11] => Add3.IN35
PATRON_ADJ_Y[11] => Add3.IN36
PATRON_ADJ_Y[11] => Add3.IN37
PATRON_ADJ_Y[11] => Add3.IN38
PATRON_ADJ_Y[11] => Add3.IN39
PATRON_ADJ_Y[11] => Add3.IN40
PATRON_ADJ_Y[11] => Add3.IN41
PATRON_ADJ_Y[11] => Add3.IN42
PATRON_ADJ_Y[11] => Add3.IN43
PATRON_ADJ_Y[11] => Add3.IN44
PATRON_ADJ_Y[11] => Add3.IN45
PATRON_ADJ_Y[11] => Add3.IN46
PATRON_ADJ_Y[11] => Add3.IN47
PATRON_ADJ_Y[11] => Add3.IN48
PATRON_ADJ_Y[11] => Add3.IN49
PATRON_ADJ_Y[11] => Add3.IN50
PATRON_ADJ_Y[11] => Add3.IN51
PATRON_ADJ_Y[11] => Add3.IN52
PATRON_ADJ_Y[11] => Add3.IN53
PATRON_DOUBLE_WIDTH => PATRON_DOUBLE_WIDTH.IN1
PATRON_DOUBLE_HEIGHT => PATRON_DOUBLE_HEIGHT.IN1
PATRON_SCROLL[0] => Add1.IN12
PATRON_SCROLL[1] => Add1.IN11
PATRON_SCROLL[2] => Add1.IN10
PATRON_SCROLL[3] => Add1.IN9
PATRON_SCROLL[4] => Add1.IN8
PATRON_SCROLL[5] => Add1.IN7
PATRON_SCROLL[6] => Add1.IN6
PATRON_SCROLL[7] => Add1.IN5
PATRON_SCROLL[8] => Add1.IN4
PATRON_SCROLL[9] => Add1.IN3
PATRON_SCROLL[10] => Add1.IN2
PATRON_SCROLL[11] => Add1.IN1
R[0] => R[0].IN1
R[1] => R[1].IN1
R[2] => R[2].IN1
G[0] => G[0].IN1
G[1] => G[1].IN1
G[2] => G[2].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
HSync => HSync.IN1
VSync => VSync.IN1
VGA_R[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS.DB_MAX_OUTPUT_PORT_TYPE
osd_enable <= osd:osd.osd_enable


|Segasys1_ua|mist_video:mist_video|scandoubler:scandoubler
clk_sys => sd_buffer.we_a.CLK
clk_sys => sd_buffer.waddr_a[11].CLK
clk_sys => sd_buffer.waddr_a[10].CLK
clk_sys => sd_buffer.waddr_a[9].CLK
clk_sys => sd_buffer.waddr_a[8].CLK
clk_sys => sd_buffer.waddr_a[7].CLK
clk_sys => sd_buffer.waddr_a[6].CLK
clk_sys => sd_buffer.waddr_a[5].CLK
clk_sys => sd_buffer.waddr_a[4].CLK
clk_sys => sd_buffer.waddr_a[3].CLK
clk_sys => sd_buffer.waddr_a[2].CLK
clk_sys => sd_buffer.waddr_a[1].CLK
clk_sys => sd_buffer.waddr_a[0].CLK
clk_sys => sd_buffer.data_a[8].CLK
clk_sys => sd_buffer.data_a[7].CLK
clk_sys => sd_buffer.data_a[6].CLK
clk_sys => sd_buffer.data_a[5].CLK
clk_sys => sd_buffer.data_a[4].CLK
clk_sys => sd_buffer.data_a[3].CLK
clk_sys => sd_buffer.data_a[2].CLK
clk_sys => sd_buffer.data_a[1].CLK
clk_sys => sd_buffer.data_a[0].CLK
clk_sys => sd_out[0].CLK
clk_sys => sd_out[1].CLK
clk_sys => sd_out[2].CLK
clk_sys => sd_out[3].CLK
clk_sys => sd_out[4].CLK
clk_sys => sd_out[5].CLK
clk_sys => sd_out[6].CLK
clk_sys => sd_out[7].CLK
clk_sys => sd_out[8].CLK
clk_sys => hs_sd.CLK
clk_sys => sd_hcnt[0].CLK
clk_sys => sd_hcnt[1].CLK
clk_sys => sd_hcnt[2].CLK
clk_sys => sd_hcnt[3].CLK
clk_sys => sd_hcnt[4].CLK
clk_sys => sd_hcnt[5].CLK
clk_sys => sd_hcnt[6].CLK
clk_sys => sd_hcnt[7].CLK
clk_sys => sd_hcnt[8].CLK
clk_sys => sd_hcnt[9].CLK
clk_sys => b2.hsD.CLK
clk_sys => line_toggle.CLK
clk_sys => b1.vsD.CLK
clk_sys => hs_rise[0].CLK
clk_sys => hs_rise[1].CLK
clk_sys => hs_rise[2].CLK
clk_sys => hs_rise[3].CLK
clk_sys => hs_rise[4].CLK
clk_sys => hs_rise[5].CLK
clk_sys => hs_rise[6].CLK
clk_sys => hs_rise[7].CLK
clk_sys => hs_rise[8].CLK
clk_sys => hs_rise[9].CLK
clk_sys => hcnt[0].CLK
clk_sys => hcnt[1].CLK
clk_sys => hcnt[2].CLK
clk_sys => hcnt[3].CLK
clk_sys => hcnt[4].CLK
clk_sys => hcnt[5].CLK
clk_sys => hcnt[6].CLK
clk_sys => hcnt[7].CLK
clk_sys => hcnt[8].CLK
clk_sys => hcnt[9].CLK
clk_sys => hs_max[0].CLK
clk_sys => hs_max[1].CLK
clk_sys => hs_max[2].CLK
clk_sys => hs_max[3].CLK
clk_sys => hs_max[4].CLK
clk_sys => hs_max[5].CLK
clk_sys => hs_max[6].CLK
clk_sys => hs_max[7].CLK
clk_sys => hs_max[8].CLK
clk_sys => hs_max[9].CLK
clk_sys => b1.hsD.CLK
clk_sys => b_out[0].CLK
clk_sys => b_out[1].CLK
clk_sys => b_out[2].CLK
clk_sys => b_out[3].CLK
clk_sys => b_out[4].CLK
clk_sys => b_out[5].CLK
clk_sys => g_out[0].CLK
clk_sys => g_out[1].CLK
clk_sys => g_out[2].CLK
clk_sys => g_out[3].CLK
clk_sys => g_out[4].CLK
clk_sys => g_out[5].CLK
clk_sys => r_out[0].CLK
clk_sys => r_out[1].CLK
clk_sys => r_out[2].CLK
clk_sys => r_out[3].CLK
clk_sys => r_out[4].CLK
clk_sys => r_out[5].CLK
clk_sys => scanline.CLK
clk_sys => vs_out.CLK
clk_sys => hs_out.CLK
clk_sys => sd_buffer.CLK0
scandoubler_disable => SD_b_o.OUTPUTSELECT
scandoubler_disable => SD_b_o.OUTPUTSELECT
scandoubler_disable => SD_b_o.OUTPUTSELECT
scandoubler_disable => SD_b_o.OUTPUTSELECT
scandoubler_disable => SD_b_o.OUTPUTSELECT
scandoubler_disable => SD_b_o.OUTPUTSELECT
scandoubler_disable => SD_g_o.OUTPUTSELECT
scandoubler_disable => SD_g_o.OUTPUTSELECT
scandoubler_disable => SD_g_o.OUTPUTSELECT
scandoubler_disable => SD_g_o.OUTPUTSELECT
scandoubler_disable => SD_g_o.OUTPUTSELECT
scandoubler_disable => SD_g_o.OUTPUTSELECT
scandoubler_disable => SD_r_o.OUTPUTSELECT
scandoubler_disable => SD_r_o.OUTPUTSELECT
scandoubler_disable => SD_r_o.OUTPUTSELECT
scandoubler_disable => SD_r_o.OUTPUTSELECT
scandoubler_disable => SD_r_o.OUTPUTSELECT
scandoubler_disable => SD_r_o.OUTPUTSELECT
scandoubler_disable => SD_hs_o.OUTPUTSELECT
scandoubler_disable => SD_vs_o.OUTPUTSELECT
scanlines[0] => WideNor0.IN0
scanlines[0] => Mux0.IN4
scanlines[0] => Mux1.IN3
scanlines[0] => Mux2.IN2
scanlines[0] => Mux3.IN2
scanlines[0] => Mux4.IN2
scanlines[0] => Mux5.IN2
scanlines[0] => Mux6.IN4
scanlines[0] => Mux7.IN3
scanlines[0] => Mux8.IN2
scanlines[0] => Mux9.IN2
scanlines[0] => Mux10.IN2
scanlines[0] => Mux11.IN2
scanlines[0] => Mux12.IN4
scanlines[0] => Mux13.IN3
scanlines[0] => Mux14.IN2
scanlines[0] => Mux15.IN2
scanlines[0] => Mux16.IN2
scanlines[0] => Mux17.IN2
scanlines[1] => WideNor0.IN1
scanlines[1] => Mux0.IN3
scanlines[1] => Mux1.IN2
scanlines[1] => Mux2.IN1
scanlines[1] => Mux3.IN1
scanlines[1] => Mux4.IN1
scanlines[1] => Mux5.IN1
scanlines[1] => Mux6.IN3
scanlines[1] => Mux7.IN2
scanlines[1] => Mux8.IN1
scanlines[1] => Mux9.IN1
scanlines[1] => Mux10.IN1
scanlines[1] => Mux11.IN1
scanlines[1] => Mux12.IN3
scanlines[1] => Mux13.IN2
scanlines[1] => Mux14.IN1
scanlines[1] => Mux15.IN1
scanlines[1] => Mux16.IN1
scanlines[1] => Mux17.IN1
ce_x1 => sd_buffer.we_a.DATAIN
ce_x1 => line_toggle.ENA
ce_x1 => b1.vsD.ENA
ce_x1 => hs_rise[0].ENA
ce_x1 => hs_rise[1].ENA
ce_x1 => hs_rise[2].ENA
ce_x1 => hs_rise[3].ENA
ce_x1 => hs_rise[4].ENA
ce_x1 => hs_rise[5].ENA
ce_x1 => hs_rise[6].ENA
ce_x1 => hs_rise[7].ENA
ce_x1 => hs_rise[8].ENA
ce_x1 => hs_rise[9].ENA
ce_x1 => hcnt[0].ENA
ce_x1 => hcnt[1].ENA
ce_x1 => hcnt[2].ENA
ce_x1 => hcnt[3].ENA
ce_x1 => hcnt[4].ENA
ce_x1 => hcnt[5].ENA
ce_x1 => hcnt[6].ENA
ce_x1 => hcnt[7].ENA
ce_x1 => hcnt[8].ENA
ce_x1 => hcnt[9].ENA
ce_x1 => hs_max[0].ENA
ce_x1 => hs_max[1].ENA
ce_x1 => hs_max[2].ENA
ce_x1 => hs_max[3].ENA
ce_x1 => hs_max[4].ENA
ce_x1 => hs_max[5].ENA
ce_x1 => hs_max[6].ENA
ce_x1 => hs_max[7].ENA
ce_x1 => hs_max[8].ENA
ce_x1 => hs_max[9].ENA
ce_x1 => b1.hsD.ENA
ce_x1 => sd_buffer.WE
ce_x2 => sd_out[7].ENA
ce_x2 => b_out[0].ENA
ce_x2 => sd_out[6].ENA
ce_x2 => sd_out[5].ENA
ce_x2 => sd_out[4].ENA
ce_x2 => sd_out[3].ENA
ce_x2 => sd_out[2].ENA
ce_x2 => sd_out[1].ENA
ce_x2 => sd_out[0].ENA
ce_x2 => sd_out[8].ENA
ce_x2 => hs_sd.ENA
ce_x2 => sd_hcnt[0].ENA
ce_x2 => sd_hcnt[1].ENA
ce_x2 => sd_hcnt[2].ENA
ce_x2 => sd_hcnt[3].ENA
ce_x2 => sd_hcnt[4].ENA
ce_x2 => sd_hcnt[5].ENA
ce_x2 => sd_hcnt[6].ENA
ce_x2 => sd_hcnt[7].ENA
ce_x2 => sd_hcnt[8].ENA
ce_x2 => sd_hcnt[9].ENA
ce_x2 => b2.hsD.ENA
ce_x2 => b_out[1].ENA
ce_x2 => b_out[2].ENA
ce_x2 => b_out[3].ENA
ce_x2 => b_out[4].ENA
ce_x2 => b_out[5].ENA
ce_x2 => g_out[0].ENA
ce_x2 => g_out[1].ENA
ce_x2 => g_out[2].ENA
ce_x2 => g_out[3].ENA
ce_x2 => g_out[4].ENA
ce_x2 => g_out[5].ENA
ce_x2 => r_out[0].ENA
ce_x2 => r_out[1].ENA
ce_x2 => r_out[2].ENA
ce_x2 => r_out[3].ENA
ce_x2 => r_out[4].ENA
ce_x2 => r_out[5].ENA
ce_x2 => scanline.ENA
ce_x2 => vs_out.ENA
ce_x2 => hs_out.ENA
hs_in => SD_hs_o.DATAB
hs_in => always3.IN1
hs_in => always3.IN1
hs_in => always4.IN1
hs_in => b2.hsD.DATAIN
hs_in => b1.hsD.DATAIN
vs_in => SD_vs_o.DATAB
vs_in => always2.IN1
vs_in => always3.IN1
vs_in => b1.vsD.DATAIN
vs_in => vs_out.DATAIN
r_in[0] => SD_r_o.DATAB
r_in[0] => SD_r_o.DATAB
r_in[0] => sd_buffer.data_a[6].DATAIN
r_in[0] => sd_buffer.DATAIN6
r_in[1] => SD_r_o.DATAB
r_in[1] => SD_r_o.DATAB
r_in[1] => sd_buffer.data_a[7].DATAIN
r_in[1] => sd_buffer.DATAIN7
r_in[2] => SD_r_o.DATAB
r_in[2] => SD_r_o.DATAB
r_in[2] => sd_buffer.data_a[8].DATAIN
r_in[2] => sd_buffer.DATAIN8
g_in[0] => SD_g_o.DATAB
g_in[0] => SD_g_o.DATAB
g_in[0] => sd_buffer.data_a[3].DATAIN
g_in[0] => sd_buffer.DATAIN3
g_in[1] => SD_g_o.DATAB
g_in[1] => SD_g_o.DATAB
g_in[1] => sd_buffer.data_a[4].DATAIN
g_in[1] => sd_buffer.DATAIN4
g_in[2] => SD_g_o.DATAB
g_in[2] => SD_g_o.DATAB
g_in[2] => sd_buffer.data_a[5].DATAIN
g_in[2] => sd_buffer.DATAIN5
b_in[0] => SD_b_o.DATAB
b_in[0] => SD_b_o.DATAB
b_in[0] => sd_buffer.data_a[0].DATAIN
b_in[0] => sd_buffer.DATAIN
b_in[1] => SD_b_o.DATAB
b_in[1] => SD_b_o.DATAB
b_in[1] => sd_buffer.data_a[1].DATAIN
b_in[1] => sd_buffer.DATAIN1
b_in[2] => SD_b_o.DATAB
b_in[2] => SD_b_o.DATAB
b_in[2] => sd_buffer.data_a[2].DATAIN
b_in[2] => sd_buffer.DATAIN2
SD_hs_o <= SD_hs_o.DB_MAX_OUTPUT_PORT_TYPE
SD_vs_o <= SD_vs_o.DB_MAX_OUTPUT_PORT_TYPE
SD_r_o[0] <= SD_r_o.DB_MAX_OUTPUT_PORT_TYPE
SD_r_o[1] <= SD_r_o.DB_MAX_OUTPUT_PORT_TYPE
SD_r_o[2] <= SD_r_o.DB_MAX_OUTPUT_PORT_TYPE
SD_r_o[3] <= SD_r_o.DB_MAX_OUTPUT_PORT_TYPE
SD_r_o[4] <= SD_r_o.DB_MAX_OUTPUT_PORT_TYPE
SD_r_o[5] <= SD_r_o.DB_MAX_OUTPUT_PORT_TYPE
SD_g_o[0] <= SD_g_o.DB_MAX_OUTPUT_PORT_TYPE
SD_g_o[1] <= SD_g_o.DB_MAX_OUTPUT_PORT_TYPE
SD_g_o[2] <= SD_g_o.DB_MAX_OUTPUT_PORT_TYPE
SD_g_o[3] <= SD_g_o.DB_MAX_OUTPUT_PORT_TYPE
SD_g_o[4] <= SD_g_o.DB_MAX_OUTPUT_PORT_TYPE
SD_g_o[5] <= SD_g_o.DB_MAX_OUTPUT_PORT_TYPE
SD_b_o[0] <= SD_b_o.DB_MAX_OUTPUT_PORT_TYPE
SD_b_o[1] <= SD_b_o.DB_MAX_OUTPUT_PORT_TYPE
SD_b_o[2] <= SD_b_o.DB_MAX_OUTPUT_PORT_TYPE
SD_b_o[3] <= SD_b_o.DB_MAX_OUTPUT_PORT_TYPE
SD_b_o[4] <= SD_b_o.DB_MAX_OUTPUT_PORT_TYPE
SD_b_o[5] <= SD_b_o.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|mist_video:mist_video|scanlines:scanlines_out
clk_sys => b_out[0]~reg0.CLK
clk_sys => b_out[1]~reg0.CLK
clk_sys => b_out[2]~reg0.CLK
clk_sys => b_out[3]~reg0.CLK
clk_sys => b_out[4]~reg0.CLK
clk_sys => b_out[5]~reg0.CLK
clk_sys => g_out[0]~reg0.CLK
clk_sys => g_out[1]~reg0.CLK
clk_sys => g_out[2]~reg0.CLK
clk_sys => g_out[3]~reg0.CLK
clk_sys => g_out[4]~reg0.CLK
clk_sys => g_out[5]~reg0.CLK
clk_sys => r_out[0]~reg0.CLK
clk_sys => r_out[1]~reg0.CLK
clk_sys => r_out[2]~reg0.CLK
clk_sys => r_out[3]~reg0.CLK
clk_sys => r_out[4]~reg0.CLK
clk_sys => r_out[5]~reg0.CLK
clk_sys => scanline.CLK
clk_sys => hs_out.CLK
scanlines[0] => WideNor0.IN0
scanlines[0] => Mux0.IN4
scanlines[0] => Mux1.IN3
scanlines[0] => Mux2.IN2
scanlines[0] => Mux3.IN2
scanlines[0] => Mux4.IN2
scanlines[0] => Mux5.IN2
scanlines[0] => Mux6.IN4
scanlines[0] => Mux7.IN3
scanlines[0] => Mux8.IN2
scanlines[0] => Mux9.IN2
scanlines[0] => Mux10.IN2
scanlines[0] => Mux11.IN2
scanlines[0] => Mux12.IN4
scanlines[0] => Mux13.IN3
scanlines[0] => Mux14.IN2
scanlines[0] => Mux15.IN2
scanlines[0] => Mux16.IN2
scanlines[0] => Mux17.IN2
scanlines[1] => WideNor0.IN1
scanlines[1] => Mux0.IN3
scanlines[1] => Mux1.IN2
scanlines[1] => Mux2.IN1
scanlines[1] => Mux3.IN1
scanlines[1] => Mux4.IN1
scanlines[1] => Mux5.IN1
scanlines[1] => Mux6.IN3
scanlines[1] => Mux7.IN2
scanlines[1] => Mux8.IN1
scanlines[1] => Mux9.IN1
scanlines[1] => Mux10.IN1
scanlines[1] => Mux11.IN1
scanlines[1] => Mux12.IN3
scanlines[1] => Mux13.IN2
scanlines[1] => Mux14.IN1
scanlines[1] => Mux15.IN1
scanlines[1] => Mux16.IN1
scanlines[1] => Mux17.IN1
ce_x2 => b_out[0]~reg0.ENA
ce_x2 => b_out[1]~reg0.ENA
ce_x2 => b_out[2]~reg0.ENA
ce_x2 => b_out[3]~reg0.ENA
ce_x2 => b_out[4]~reg0.ENA
ce_x2 => b_out[5]~reg0.ENA
ce_x2 => g_out[0]~reg0.ENA
ce_x2 => g_out[1]~reg0.ENA
ce_x2 => g_out[2]~reg0.ENA
ce_x2 => g_out[3]~reg0.ENA
ce_x2 => g_out[4]~reg0.ENA
ce_x2 => g_out[5]~reg0.ENA
ce_x2 => r_out[0]~reg0.ENA
ce_x2 => r_out[1]~reg0.ENA
ce_x2 => r_out[2]~reg0.ENA
ce_x2 => r_out[3]~reg0.ENA
ce_x2 => r_out[4]~reg0.ENA
ce_x2 => r_out[5]~reg0.ENA
ce_x2 => scanline.ENA
ce_x2 => hs_out.ENA
hs_in => always0.IN1
hs_in => hs_out.DATAIN
vs_in => scanline.OUTPUTSELECT
r_in[0] => r_out.DATAB
r_in[1] => Add0.IN10
r_in[1] => Mux5.IN4
r_in[1] => r_out.DATAB
r_in[2] => Add0.IN8
r_in[2] => Add0.IN9
r_in[2] => Mux4.IN4
r_in[2] => Mux5.IN3
r_in[2] => r_out.DATAB
r_in[3] => Add0.IN6
r_in[3] => Add0.IN7
r_in[3] => Mux3.IN4
r_in[3] => Mux4.IN3
r_in[3] => r_out.DATAB
r_in[4] => Add0.IN4
r_in[4] => Add0.IN5
r_in[4] => Mux2.IN4
r_in[4] => Mux3.IN3
r_in[4] => r_out.DATAB
r_in[5] => Add0.IN2
r_in[5] => Add0.IN3
r_in[5] => Mux1.IN4
r_in[5] => Mux2.IN3
r_in[5] => r_out.DATAB
g_in[0] => g_out.DATAB
g_in[1] => Add1.IN10
g_in[1] => Mux11.IN4
g_in[1] => g_out.DATAB
g_in[2] => Add1.IN8
g_in[2] => Add1.IN9
g_in[2] => Mux10.IN4
g_in[2] => Mux11.IN3
g_in[2] => g_out.DATAB
g_in[3] => Add1.IN6
g_in[3] => Add1.IN7
g_in[3] => Mux9.IN4
g_in[3] => Mux10.IN3
g_in[3] => g_out.DATAB
g_in[4] => Add1.IN4
g_in[4] => Add1.IN5
g_in[4] => Mux8.IN4
g_in[4] => Mux9.IN3
g_in[4] => g_out.DATAB
g_in[5] => Add1.IN2
g_in[5] => Add1.IN3
g_in[5] => Mux7.IN4
g_in[5] => Mux8.IN3
g_in[5] => g_out.DATAB
b_in[0] => b_out.DATAB
b_in[1] => Add2.IN10
b_in[1] => Mux17.IN4
b_in[1] => b_out.DATAB
b_in[2] => Add2.IN8
b_in[2] => Add2.IN9
b_in[2] => Mux16.IN4
b_in[2] => Mux17.IN3
b_in[2] => b_out.DATAB
b_in[3] => Add2.IN6
b_in[3] => Add2.IN7
b_in[3] => Mux15.IN4
b_in[3] => Mux16.IN3
b_in[3] => b_out.DATAB
b_in[4] => Add2.IN4
b_in[4] => Add2.IN5
b_in[4] => Mux14.IN4
b_in[4] => Mux15.IN3
b_in[4] => b_out.DATAB
b_in[5] => Add2.IN2
b_in[5] => Add2.IN3
b_in[5] => Mux13.IN4
b_in[5] => Mux14.IN3
b_in[5] => b_out.DATAB
r_out[0] <= r_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[1] <= r_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[2] <= r_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[3] <= r_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[4] <= r_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[5] <= r_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|mist_video:mist_video|osd:osd
clk_sys => osd_de.CLK
clk_sys => osd_pixel.CLK
clk_sys => osd_buffer_addr[0].CLK
clk_sys => osd_buffer_addr[1].CLK
clk_sys => osd_buffer_addr[2].CLK
clk_sys => osd_buffer_addr[3].CLK
clk_sys => osd_buffer_addr[4].CLK
clk_sys => osd_buffer_addr[5].CLK
clk_sys => osd_buffer_addr[6].CLK
clk_sys => osd_buffer_addr[7].CLK
clk_sys => osd_buffer_addr[8].CLK
clk_sys => osd_buffer_addr[9].CLK
clk_sys => osd_buffer_addr[10].CLK
clk_sys => vs_low[0].CLK
clk_sys => vs_low[1].CLK
clk_sys => vs_low[2].CLK
clk_sys => vs_low[3].CLK
clk_sys => vs_low[4].CLK
clk_sys => vs_low[5].CLK
clk_sys => vs_low[6].CLK
clk_sys => vs_low[7].CLK
clk_sys => vs_low[8].CLK
clk_sys => vs_low[9].CLK
clk_sys => vs_high[0].CLK
clk_sys => vs_high[1].CLK
clk_sys => vs_high[2].CLK
clk_sys => vs_high[3].CLK
clk_sys => vs_high[4].CLK
clk_sys => vs_high[5].CLK
clk_sys => vs_high[6].CLK
clk_sys => vs_high[7].CLK
clk_sys => vs_high[8].CLK
clk_sys => vs_high[9].CLK
clk_sys => b3.vsD.CLK
clk_sys => v_cnt[0].CLK
clk_sys => v_cnt[1].CLK
clk_sys => v_cnt[2].CLK
clk_sys => v_cnt[3].CLK
clk_sys => v_cnt[4].CLK
clk_sys => v_cnt[5].CLK
clk_sys => v_cnt[6].CLK
clk_sys => v_cnt[7].CLK
clk_sys => v_cnt[8].CLK
clk_sys => v_cnt[9].CLK
clk_sys => hs_low[0].CLK
clk_sys => hs_low[1].CLK
clk_sys => hs_low[2].CLK
clk_sys => hs_low[3].CLK
clk_sys => hs_low[4].CLK
clk_sys => hs_low[5].CLK
clk_sys => hs_low[6].CLK
clk_sys => hs_low[7].CLK
clk_sys => hs_low[8].CLK
clk_sys => hs_low[9].CLK
clk_sys => hs_high[0].CLK
clk_sys => hs_high[1].CLK
clk_sys => hs_high[2].CLK
clk_sys => hs_high[3].CLK
clk_sys => hs_high[4].CLK
clk_sys => hs_high[5].CLK
clk_sys => hs_high[6].CLK
clk_sys => hs_high[7].CLK
clk_sys => hs_high[8].CLK
clk_sys => hs_high[9].CLK
clk_sys => h_cnt[0].CLK
clk_sys => h_cnt[1].CLK
clk_sys => h_cnt[2].CLK
clk_sys => h_cnt[3].CLK
clk_sys => h_cnt[4].CLK
clk_sys => h_cnt[5].CLK
clk_sys => h_cnt[6].CLK
clk_sys => h_cnt[7].CLK
clk_sys => h_cnt[8].CLK
clk_sys => h_cnt[9].CLK
clk_sys => b3.hsD.CLK
clk_sys => b2.pixsz[0].CLK
clk_sys => b2.pixsz[1].CLK
clk_sys => b2.pixsz[2].CLK
clk_sys => b2.pixsz[3].CLK
clk_sys => b2.pixsz[4].CLK
clk_sys => b2.pixsz[5].CLK
clk_sys => b2.pixsz[6].CLK
clk_sys => b2.pixsz[7].CLK
clk_sys => b2.pixsz[8].CLK
clk_sys => b2.pixsz[9].CLK
clk_sys => b2.pixsz[10].CLK
clk_sys => b2.pixsz[11].CLK
clk_sys => b2.pixsz[12].CLK
clk_sys => b2.pixsz[13].CLK
clk_sys => b2.pixsz[14].CLK
clk_sys => b2.pixsz[15].CLK
clk_sys => b2.pixsz[16].CLK
clk_sys => b2.pixsz[17].CLK
clk_sys => b2.pixsz[18].CLK
clk_sys => b2.pixsz[19].CLK
clk_sys => b2.pixsz[20].CLK
clk_sys => b2.pixsz[21].CLK
clk_sys => b2.pixsz[22].CLK
clk_sys => b2.pixsz[23].CLK
clk_sys => b2.pixsz[24].CLK
clk_sys => b2.pixsz[25].CLK
clk_sys => b2.pixsz[26].CLK
clk_sys => b2.pixsz[27].CLK
clk_sys => b2.pixsz[28].CLK
clk_sys => b2.pixsz[29].CLK
clk_sys => b2.pixsz[30].CLK
clk_sys => b2.pixsz[31].CLK
clk_sys => auto_ce_pix.CLK
clk_sys => b2.pixcnt[0].CLK
clk_sys => b2.pixcnt[1].CLK
clk_sys => b2.pixcnt[2].CLK
clk_sys => b2.pixcnt[3].CLK
clk_sys => b2.pixcnt[4].CLK
clk_sys => b2.pixcnt[5].CLK
clk_sys => b2.pixcnt[6].CLK
clk_sys => b2.pixcnt[7].CLK
clk_sys => b2.pixcnt[8].CLK
clk_sys => b2.pixcnt[9].CLK
clk_sys => b2.pixcnt[10].CLK
clk_sys => b2.pixcnt[11].CLK
clk_sys => b2.pixcnt[12].CLK
clk_sys => b2.pixcnt[13].CLK
clk_sys => b2.pixcnt[14].CLK
clk_sys => b2.pixcnt[15].CLK
clk_sys => b2.pixcnt[16].CLK
clk_sys => b2.pixcnt[17].CLK
clk_sys => b2.pixcnt[18].CLK
clk_sys => b2.pixcnt[19].CLK
clk_sys => b2.pixcnt[20].CLK
clk_sys => b2.pixcnt[21].CLK
clk_sys => b2.pixcnt[22].CLK
clk_sys => b2.pixcnt[23].CLK
clk_sys => b2.pixcnt[24].CLK
clk_sys => b2.pixcnt[25].CLK
clk_sys => b2.pixcnt[26].CLK
clk_sys => b2.pixcnt[27].CLK
clk_sys => b2.pixcnt[28].CLK
clk_sys => b2.pixcnt[29].CLK
clk_sys => b2.pixcnt[30].CLK
clk_sys => b2.pixcnt[31].CLK
clk_sys => b2.hs.CLK
clk_sys => b2.cnt[0].CLK
clk_sys => b2.cnt[1].CLK
clk_sys => b2.cnt[2].CLK
clk_sys => b2.cnt[3].CLK
clk_sys => b2.cnt[4].CLK
clk_sys => b2.cnt[5].CLK
clk_sys => b2.cnt[6].CLK
clk_sys => b2.cnt[7].CLK
clk_sys => b2.cnt[8].CLK
clk_sys => b2.cnt[9].CLK
clk_sys => b2.cnt[10].CLK
clk_sys => b2.cnt[11].CLK
clk_sys => b2.cnt[12].CLK
clk_sys => b2.cnt[13].CLK
clk_sys => b2.cnt[14].CLK
clk_sys => b2.cnt[15].CLK
clk_sys => b2.cnt[16].CLK
clk_sys => b2.cnt[17].CLK
clk_sys => b2.cnt[18].CLK
clk_sys => b2.cnt[19].CLK
clk_sys => b2.cnt[20].CLK
clk_sys => b2.cnt[21].CLK
clk_sys => b2.cnt[22].CLK
clk_sys => b2.cnt[23].CLK
clk_sys => b2.cnt[24].CLK
clk_sys => b2.cnt[25].CLK
clk_sys => b2.cnt[26].CLK
clk_sys => b2.cnt[27].CLK
clk_sys => b2.cnt[28].CLK
clk_sys => b2.cnt[29].CLK
clk_sys => b2.cnt[30].CLK
clk_sys => b2.cnt[31].CLK
ce => ~NO_FANOUT~
SPI_SCK => osd_buffer.we_a.CLK
SPI_SCK => osd_buffer.waddr_a[10].CLK
SPI_SCK => osd_buffer.waddr_a[9].CLK
SPI_SCK => osd_buffer.waddr_a[8].CLK
SPI_SCK => osd_buffer.waddr_a[7].CLK
SPI_SCK => osd_buffer.waddr_a[6].CLK
SPI_SCK => osd_buffer.waddr_a[5].CLK
SPI_SCK => osd_buffer.waddr_a[4].CLK
SPI_SCK => osd_buffer.waddr_a[3].CLK
SPI_SCK => osd_buffer.waddr_a[2].CLK
SPI_SCK => osd_buffer.waddr_a[1].CLK
SPI_SCK => osd_buffer.waddr_a[0].CLK
SPI_SCK => osd_buffer.data_a[7].CLK
SPI_SCK => osd_buffer.data_a[6].CLK
SPI_SCK => osd_buffer.data_a[5].CLK
SPI_SCK => osd_buffer.data_a[4].CLK
SPI_SCK => osd_buffer.data_a[3].CLK
SPI_SCK => osd_buffer.data_a[2].CLK
SPI_SCK => osd_buffer.data_a[1].CLK
SPI_SCK => osd_buffer.data_a[0].CLK
SPI_SCK => osd_enable~reg0.CLK
SPI_SCK => b1.cmd[3].CLK
SPI_SCK => b1.cmd[4].CLK
SPI_SCK => b1.cmd[5].CLK
SPI_SCK => b1.cmd[6].CLK
SPI_SCK => b1.cmd[7].CLK
SPI_SCK => b1.sbuf[0].CLK
SPI_SCK => b1.sbuf[1].CLK
SPI_SCK => b1.sbuf[2].CLK
SPI_SCK => b1.sbuf[3].CLK
SPI_SCK => b1.sbuf[4].CLK
SPI_SCK => b1.sbuf[5].CLK
SPI_SCK => b1.sbuf[6].CLK
SPI_SCK => b1.bcnt[0].CLK
SPI_SCK => b1.bcnt[1].CLK
SPI_SCK => b1.bcnt[2].CLK
SPI_SCK => b1.bcnt[3].CLK
SPI_SCK => b1.bcnt[4].CLK
SPI_SCK => b1.bcnt[5].CLK
SPI_SCK => b1.bcnt[6].CLK
SPI_SCK => b1.bcnt[7].CLK
SPI_SCK => b1.bcnt[8].CLK
SPI_SCK => b1.bcnt[9].CLK
SPI_SCK => b1.bcnt[10].CLK
SPI_SCK => b1.cnt[0].CLK
SPI_SCK => b1.cnt[1].CLK
SPI_SCK => b1.cnt[2].CLK
SPI_SCK => b1.cnt[3].CLK
SPI_SCK => b1.cnt[4].CLK
SPI_SCK => osd_buffer.CLK0
SPI_SS3 => b1.bcnt[0].ACLR
SPI_SS3 => b1.bcnt[1].ACLR
SPI_SS3 => b1.bcnt[2].ACLR
SPI_SS3 => b1.bcnt[3].ACLR
SPI_SS3 => b1.bcnt[4].ACLR
SPI_SS3 => b1.bcnt[5].ACLR
SPI_SS3 => b1.bcnt[6].ACLR
SPI_SS3 => b1.bcnt[7].ACLR
SPI_SS3 => b1.bcnt[8].ACLR
SPI_SS3 => b1.bcnt[9].ACLR
SPI_SS3 => b1.bcnt[10].ACLR
SPI_SS3 => b1.cnt[0].ACLR
SPI_SS3 => b1.cnt[1].ACLR
SPI_SS3 => b1.cnt[2].ACLR
SPI_SS3 => b1.cnt[3].ACLR
SPI_SS3 => b1.cnt[4].ACLR
SPI_SS3 => comb.IN1
SPI_SS3 => b1.sbuf[6].ENA
SPI_SS3 => b1.sbuf[5].ENA
SPI_SS3 => b1.sbuf[4].ENA
SPI_SS3 => b1.sbuf[3].ENA
SPI_SS3 => b1.sbuf[2].ENA
SPI_SS3 => b1.sbuf[1].ENA
SPI_SS3 => b1.sbuf[0].ENA
SPI_SS3 => b1.cmd[7].ENA
SPI_SS3 => b1.cmd[6].ENA
SPI_SS3 => b1.cmd[5].ENA
SPI_SS3 => b1.cmd[4].ENA
SPI_SS3 => b1.cmd[3].ENA
SPI_SS3 => osd_enable~reg0.ENA
SPI_DI => osd_enable.DATAB
SPI_DI => bcnt.DATAB
SPI_DI => osd_buffer.data_a[0].DATAIN
SPI_DI => b1.sbuf[0].DATAIN
SPI_DI => osd_buffer.DATAIN
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
R_in[0] => R_out.DATAB
R_in[1] => R_out.DATAB
R_in[2] => R_out.DATAB
R_in[3] => R_out.DATAB
R_in[3] => R_out.DATAA
R_in[4] => R_out.DATAB
R_in[4] => R_out.DATAA
R_in[5] => R_out.DATAB
R_in[5] => R_out.DATAA
G_in[0] => G_out.DATAB
G_in[1] => G_out.DATAB
G_in[2] => G_out.DATAB
G_in[3] => G_out.DATAB
G_in[3] => G_out.DATAA
G_in[4] => G_out.DATAB
G_in[4] => G_out.DATAA
G_in[5] => G_out.DATAB
G_in[5] => G_out.DATAA
B_in[0] => B_out.DATAB
B_in[1] => B_out.DATAB
B_in[2] => B_out.DATAB
B_in[3] => B_out.DATAB
B_in[3] => B_out.DATAA
B_in[4] => B_out.DATAB
B_in[4] => B_out.DATAA
B_in[5] => B_out.DATAB
B_in[5] => B_out.DATAA
HSync => always2.IN1
HSync => osd_de.IN1
HSync => b2.hs.DATAIN
HSync => always1.IN1
HSync => always2.IN1
HSync => b3.hsD.DATAIN
VSync => always2.IN1
VSync => osd_de.IN1
VSync => always2.IN1
VSync => b3.vsD.DATAIN
R_out[0] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[1] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[2] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[3] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[4] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[5] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[0] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[1] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[2] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[3] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[4] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[5] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[0] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[1] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[2] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[3] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[4] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[5] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
osd_enable <= osd_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
dsp_width_o[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dsp_width_o[1] <= h_osd_end[0].DB_MAX_OUTPUT_PORT_TYPE
dsp_width_o[2] <= h_osd_end[1].DB_MAX_OUTPUT_PORT_TYPE
dsp_width_o[3] <= h_osd_end[2].DB_MAX_OUTPUT_PORT_TYPE
dsp_width_o[4] <= h_osd_end[3].DB_MAX_OUTPUT_PORT_TYPE
dsp_width_o[5] <= h_osd_end[4].DB_MAX_OUTPUT_PORT_TYPE
dsp_width_o[6] <= h_osd_end[5].DB_MAX_OUTPUT_PORT_TYPE
dsp_width_o[7] <= h_osd_end[6].DB_MAX_OUTPUT_PORT_TYPE
dsp_width_o[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dsp_width_o[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dsp_height_o[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dsp_height_o[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dsp_height_o[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dsp_height_o[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dsp_height_o[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dsp_height_o[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dsp_height_o[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dsp_height_o[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dsp_height_o[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dsp_height_o[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|mist_video:mist_video|cofi:cofi
clk => green_out[0]~reg0.CLK
clk => green_out[1]~reg0.CLK
clk => green_out[2]~reg0.CLK
clk => green_out[3]~reg0.CLK
clk => green_out[4]~reg0.CLK
clk => green_out[5]~reg0.CLK
clk => blue_out[0]~reg0.CLK
clk => blue_out[1]~reg0.CLK
clk => blue_out[2]~reg0.CLK
clk => blue_out[3]~reg0.CLK
clk => blue_out[4]~reg0.CLK
clk => blue_out[5]~reg0.CLK
clk => red_out[0]~reg0.CLK
clk => red_out[1]~reg0.CLK
clk => red_out[2]~reg0.CLK
clk => red_out[3]~reg0.CLK
clk => red_out[4]~reg0.CLK
clk => red_out[5]~reg0.CLK
clk => green_last[1].CLK
clk => green_last[2].CLK
clk => green_last[3].CLK
clk => green_last[4].CLK
clk => green_last[5].CLK
clk => blue_last[1].CLK
clk => blue_last[2].CLK
clk => blue_last[3].CLK
clk => blue_last[4].CLK
clk => blue_last[5].CLK
clk => red_last[1].CLK
clk => red_last[2].CLK
clk => red_last[3].CLK
clk => red_last[4].CLK
clk => red_last[5].CLK
clk => hs_out~reg0.CLK
clk => vs_out~reg0.CLK
clk => vblank_out~reg0.CLK
clk => hblank_out~reg0.CLK
pix_ce => ce.DATAB
enable => ce.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
hblank => hblank_out~reg0.DATAIN
vblank => vblank_out~reg0.DATAIN
hs => hs_out~reg0.DATAIN
vs => vs_out~reg0.DATAIN
red[0] => color_blend.DATAB
red[0] => red_out.DATAA
red[1] => Add0.IN5
red[1] => color_blend.DATAB
red[1] => red_out.DATAA
red[1] => red_last[1].DATAIN
red[2] => Add0.IN4
red[2] => color_blend.DATAB
red[2] => red_out.DATAA
red[2] => red_last[2].DATAIN
red[3] => Add0.IN3
red[3] => color_blend.DATAB
red[3] => red_out.DATAA
red[3] => red_last[3].DATAIN
red[4] => Add0.IN2
red[4] => color_blend.DATAB
red[4] => red_out.DATAA
red[4] => red_last[4].DATAIN
red[5] => Add0.IN1
red[5] => color_blend.DATAB
red[5] => red_out.DATAA
red[5] => red_last[5].DATAIN
green[0] => color_blend.DATAB
green[0] => green_out.DATAA
green[1] => Add2.IN5
green[1] => color_blend.DATAB
green[1] => green_out.DATAA
green[1] => green_last[1].DATAIN
green[2] => Add2.IN4
green[2] => color_blend.DATAB
green[2] => green_out.DATAA
green[2] => green_last[2].DATAIN
green[3] => Add2.IN3
green[3] => color_blend.DATAB
green[3] => green_out.DATAA
green[3] => green_last[3].DATAIN
green[4] => Add2.IN2
green[4] => color_blend.DATAB
green[4] => green_out.DATAA
green[4] => green_last[4].DATAIN
green[5] => Add2.IN1
green[5] => color_blend.DATAB
green[5] => green_out.DATAA
green[5] => green_last[5].DATAIN
blue[0] => color_blend.DATAB
blue[0] => blue_out.DATAA
blue[1] => Add1.IN5
blue[1] => color_blend.DATAB
blue[1] => blue_out.DATAA
blue[1] => blue_last[1].DATAIN
blue[2] => Add1.IN4
blue[2] => color_blend.DATAB
blue[2] => blue_out.DATAA
blue[2] => blue_last[2].DATAIN
blue[3] => Add1.IN3
blue[3] => color_blend.DATAB
blue[3] => blue_out.DATAA
blue[3] => blue_last[3].DATAIN
blue[4] => Add1.IN2
blue[4] => color_blend.DATAB
blue[4] => blue_out.DATAA
blue[4] => blue_last[4].DATAIN
blue[5] => Add1.IN1
blue[5] => color_blend.DATAB
blue[5] => blue_out.DATAA
blue[5] => blue_last[5].DATAIN
hblank_out <= hblank_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vblank_out <= vblank_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
hs_out <= hs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs_out <= vs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[0] <= red_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[4] <= red_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[5] <= red_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= green_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[4] <= green_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[5] <= green_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= blue_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[4] <= blue_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[5] <= blue_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|mist_video:mist_video|patrons:patrons_names
clk => clk.IN2
hs_i => old_hs.DATAIN
hs_i => always1.IN1
vs_i => cnt_y.OUTPUTSELECT
vs_i => cnt_y.OUTPUTSELECT
vs_i => cnt_y.OUTPUTSELECT
vs_i => cnt_y.OUTPUTSELECT
vs_i => cnt_y.OUTPUTSELECT
vs_i => cnt_y.OUTPUTSELECT
vs_i => cnt_y.OUTPUTSELECT
vs_i => cnt_y.OUTPUTSELECT
vs_i => cnt_y.OUTPUTSELECT
vs_i => cnt_y.OUTPUTSELECT
vs_i => cnt_y.OUTPUTSELECT
vs_i => cnt_y.OUTPUTSELECT
vs_i => cnt_y.OUTPUTSELECT
text_mode => ~NO_FANOUT~
pixel_out[0] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[1] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[2] <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
double_width => column.OUTPUTSELECT
double_width => column.OUTPUTSELECT
double_width => column.OUTPUTSELECT
double_width => column.OUTPUTSELECT
double_width => column.OUTPUTSELECT
double_width => column.OUTPUTSELECT
double_width => column.OUTPUTSELECT
double_width => row.IN0
double_width => glyph_x.OUTPUTSELECT
double_width => glyph_x.OUTPUTSELECT
double_width => glyph_x.OUTPUTSELECT
double_height => column.OUTPUTSELECT
double_height => column.OUTPUTSELECT
double_height => column.OUTPUTSELECT
double_height => column.OUTPUTSELECT
double_height => column.OUTPUTSELECT
double_height => column.OUTPUTSELECT
double_height => column.OUTPUTSELECT
double_height => row.IN0
double_height => row.IN0
double_height => row.OUTPUTSELECT
double_height => row.OUTPUTSELECT
double_height => row.OUTPUTSELECT
double_height => row.OUTPUTSELECT
double_height => row.OUTPUTSELECT
double_height => row.OUTPUTSELECT
double_height => glyph_x.OUTPUTSELECT
double_height => glyph_x.OUTPUTSELECT
double_height => glyph_x.OUTPUTSELECT
double_height => glyph_y.OUTPUTSELECT
double_height => glyph_y.OUTPUTSELECT
double_height => glyph_y.OUTPUTSELECT
double_height => glyph_y.OUTPUTSELECT
rotate[0] => column.OUTPUTSELECT
rotate[0] => column.OUTPUTSELECT
rotate[0] => column.OUTPUTSELECT
rotate[0] => column.OUTPUTSELECT
rotate[0] => column.OUTPUTSELECT
rotate[0] => column.OUTPUTSELECT
rotate[0] => column.OUTPUTSELECT
rotate[0] => row.IN1
rotate[0] => row.IN1
rotate[0] => row.OUTPUTSELECT
rotate[0] => row.OUTPUTSELECT
rotate[0] => row.OUTPUTSELECT
rotate[0] => row.OUTPUTSELECT
rotate[0] => row.OUTPUTSELECT
rotate[0] => row.OUTPUTSELECT
rotate[0] => row.OUTPUTSELECT
rotate[0] => row.OUTPUTSELECT
rotate[0] => blank.IN0
rotate[0] => glyph_x.OUTPUTSELECT
rotate[0] => glyph_x.OUTPUTSELECT
rotate[0] => glyph_x.OUTPUTSELECT
rotate[0] => glyph_y.OUTPUTSELECT
rotate[0] => glyph_y.OUTPUTSELECT
rotate[0] => glyph_y.OUTPUTSELECT
rotate[0] => glyph_y.OUTPUTSELECT
rotate[1] => column.OUTPUTSELECT
rotate[1] => column.OUTPUTSELECT
rotate[1] => column.OUTPUTSELECT
rotate[1] => column.OUTPUTSELECT
rotate[1] => column.OUTPUTSELECT
rotate[1] => column.OUTPUTSELECT
rotate[1] => column.OUTPUTSELECT
rotate[1] => row.IN1
rotate[1] => row.OUTPUTSELECT
rotate[1] => row.OUTPUTSELECT
rotate[1] => row.OUTPUTSELECT
rotate[1] => row.OUTPUTSELECT
rotate[1] => row.OUTPUTSELECT
rotate[1] => row.OUTPUTSELECT
rotate[1] => row.OUTPUTSELECT
rotate[1] => row.OUTPUTSELECT
rotate[1] => blank.IN1
rotate[1] => glyph_x.OUTPUTSELECT
rotate[1] => glyph_x.OUTPUTSELECT
rotate[1] => glyph_x.OUTPUTSELECT
rotate[1] => glyph_y.OUTPUTSELECT
rotate[1] => glyph_y.OUTPUTSELECT
rotate[1] => glyph_y.OUTPUTSELECT
rotate[1] => glyph_y.OUTPUTSELECT
rotate[1] => glyph_address.OUTPUTSELECT
rotate[1] => glyph_address.OUTPUTSELECT
rotate[1] => glyph_address.OUTPUTSELECT
rotate[1] => glyph_address.OUTPUTSELECT
rotate[1] => glyph_address.OUTPUTSELECT
rotate[1] => glyph_address.OUTPUTSELECT
rotate[1] => glyph_address.OUTPUTSELECT
rotate[1] => glyph_address.OUTPUTSELECT
rotate[1] => glyph_address.OUTPUTSELECT
rotate[1] => glyph_address.OUTPUTSELECT
rotate[1] => glyph_address.OUTPUTSELECT
rotate[1] => glyph_address.OUTPUTSELECT
rotate[1] => glyph_address.OUTPUTSELECT
rotate[1] => glyph_address.OUTPUTSELECT
ADJ_X[0] => Add10.IN28
ADJ_X[1] => Add10.IN27
ADJ_X[2] => Add10.IN26
ADJ_X[3] => Add10.IN25
ADJ_X[4] => Add10.IN24
ADJ_X[5] => Add10.IN23
ADJ_X[6] => Add10.IN22
ADJ_X[7] => Add10.IN21
ADJ_X[8] => Add10.IN20
ADJ_X[9] => Add10.IN19
ADJ_X[10] => Add10.IN18
ADJ_X[11] => Add10.IN15
ADJ_X[11] => Add10.IN16
ADJ_X[11] => Add10.IN17
ADJ_Y[0] => Add9.IN28
ADJ_Y[1] => Add9.IN27
ADJ_Y[2] => Add9.IN26
ADJ_Y[3] => Add9.IN25
ADJ_Y[4] => Add9.IN24
ADJ_Y[5] => Add9.IN23
ADJ_Y[6] => Add9.IN22
ADJ_Y[7] => Add9.IN21
ADJ_Y[8] => Add9.IN20
ADJ_Y[9] => Add9.IN19
ADJ_Y[10] => Add9.IN18
ADJ_Y[11] => Add9.IN15
ADJ_Y[11] => Add9.IN16
ADJ_Y[11] => Add9.IN17
dsp_width[0] => ~NO_FANOUT~
dsp_width[1] => ~NO_FANOUT~
dsp_width[2] => ~NO_FANOUT~
dsp_width[3] => ~NO_FANOUT~
dsp_width[4] => ~NO_FANOUT~
dsp_width[5] => ~NO_FANOUT~
dsp_width[6] => ~NO_FANOUT~
dsp_width[7] => ~NO_FANOUT~
dsp_width[8] => ~NO_FANOUT~
dsp_width[9] => ~NO_FANOUT~
dsp_height[0] => ~NO_FANOUT~
dsp_height[1] => ~NO_FANOUT~
dsp_height[2] => ~NO_FANOUT~
dsp_height[3] => ~NO_FANOUT~
dsp_height[4] => ~NO_FANOUT~
dsp_height[5] => ~NO_FANOUT~
dsp_height[6] => ~NO_FANOUT~
dsp_height[7] => ~NO_FANOUT~
dsp_height[8] => ~NO_FANOUT~
dsp_height[9] => ~NO_FANOUT~


|Segasys1_ua|mist_video:mist_video|patrons:patrons_names|patrons_list:patrons_list
clk => lines[0]~reg0.CLK
clk => lines[1]~reg0.CLK
clk => lines[2]~reg0.CLK
clk => lines[3]~reg0.CLK
clk => lines[4]~reg0.CLK
clk => lines[5]~reg0.CLK
clk => lines[6]~reg0.CLK
clk => lines[7]~reg0.CLK
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
addr[0] => rom_data.RADDR
addr[1] => rom_data.RADDR1
addr[2] => rom_data.RADDR2
addr[3] => rom_data.RADDR3
addr[4] => rom_data.RADDR4
addr[5] => rom_data.RADDR5
addr[6] => rom_data.RADDR6
addr[7] => rom_data.RADDR7
addr[8] => rom_data.RADDR8
addr[9] => rom_data.RADDR9
addr[10] => rom_data.RADDR10
addr[11] => rom_data.RADDR11
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lines[0] <= lines[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lines[1] <= lines[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lines[2] <= lines[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lines[3] <= lines[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lines[4] <= lines[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lines[5] <= lines[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lines[6] <= lines[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lines[7] <= lines[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|mist_video:mist_video|patrons:patrons_names|vga_font:glyph_rom
clk => data~reg0.CLK
addr[0] => Mux0.IN16397
addr[1] => Mux0.IN16396
addr[2] => Mux0.IN16395
addr[3] => Mux0.IN16394
addr[4] => Mux0.IN16393
addr[5] => Mux0.IN16392
addr[6] => Mux0.IN16391
addr[7] => Mux0.IN16390
addr[8] => Mux0.IN16389
addr[9] => Mux0.IN16388
addr[10] => Mux0.IN16387
addr[11] => Mux0.IN16386
addr[12] => Mux0.IN16385
addr[13] => Mux0.IN16384
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|dac:dac
clk_i => dac_o~reg0.CLK
clk_i => sig_in[0].CLK
clk_i => sig_in[1].CLK
clk_i => sig_in[2].CLK
clk_i => sig_in[3].CLK
clk_i => sig_in[4].CLK
clk_i => sig_in[5].CLK
clk_i => sig_in[6].CLK
clk_i => sig_in[7].CLK
clk_i => sig_in[8].CLK
clk_i => sig_in[9].CLK
clk_i => sig_in[10].CLK
clk_i => sig_in[11].CLK
clk_i => sig_in[12].CLK
clk_i => sig_in[13].CLK
clk_i => sig_in[14].CLK
clk_i => sig_in[15].CLK
clk_i => sig_in[16].CLK
res_n_i => dac_o~reg0.ACLR
res_n_i => sig_in[0].ACLR
res_n_i => sig_in[1].ACLR
res_n_i => sig_in[2].ACLR
res_n_i => sig_in[3].ACLR
res_n_i => sig_in[4].ACLR
res_n_i => sig_in[5].ACLR
res_n_i => sig_in[6].ACLR
res_n_i => sig_in[7].ACLR
res_n_i => sig_in[8].ACLR
res_n_i => sig_in[9].ACLR
res_n_i => sig_in[10].ACLR
res_n_i => sig_in[11].ACLR
res_n_i => sig_in[12].ACLR
res_n_i => sig_in[13].ACLR
res_n_i => sig_in[14].ACLR
res_n_i => sig_in[15].ACLR
res_n_i => sig_in[16].PRESET
dac_i[0] => Add0.IN16
dac_i[1] => Add0.IN15
dac_i[2] => Add0.IN14
dac_i[3] => Add0.IN13
dac_i[4] => Add0.IN12
dac_i[5] => Add0.IN11
dac_i[6] => Add0.IN10
dac_i[7] => Add0.IN9
dac_i[8] => Add0.IN8
dac_i[9] => Add0.IN7
dac_i[10] => Add0.IN6
dac_i[11] => Add0.IN5
dac_i[12] => Add0.IN4
dac_i[13] => Add0.IN3
dac_i[14] => Add0.IN2
dac_i[15] => Add0.IN1
dac_o <= dac_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|audio_top:audio_i2s
clk_50MHz => tcount[0].CLK
clk_50MHz => tcount[1].CLK
clk_50MHz => tcount[2].CLK
clk_50MHz => tcount[3].CLK
clk_50MHz => tcount[4].CLK
clk_50MHz => tcount[5].CLK
clk_50MHz => tcount[6].CLK
clk_50MHz => tcount[7].CLK
clk_50MHz => tcount[8].CLK
clk_50MHz => tcount[9].CLK
clk_50MHz => tcount[10].CLK
clk_50MHz => tcount[11].CLK
clk_50MHz => tcount[12].CLK
clk_50MHz => tcount[13].CLK
clk_50MHz => tcount[14].CLK
clk_50MHz => tcount[15].CLK
clk_50MHz => tcount[16].CLK
clk_50MHz => tcount[17].CLK
clk_50MHz => tcount[18].CLK
clk_50MHz => tcount[19].CLK
clk_50MHz => dac_load_R.CLK
clk_50MHz => dac_load_L.CLK
dac_MCLK <= tcount[1].DB_MAX_OUTPUT_PORT_TYPE
dac_LRCK <= tcount[9].DB_MAX_OUTPUT_PORT_TYPE
dac_SCLK <= tcount[4].DB_MAX_OUTPUT_PORT_TYPE
dac_SDIN <= dac_if:dac.SDATA
L_data[0] => dac_if:dac.L_data[0]
L_data[1] => dac_if:dac.L_data[1]
L_data[2] => dac_if:dac.L_data[2]
L_data[3] => dac_if:dac.L_data[3]
L_data[4] => dac_if:dac.L_data[4]
L_data[5] => dac_if:dac.L_data[5]
L_data[6] => dac_if:dac.L_data[6]
L_data[7] => dac_if:dac.L_data[7]
L_data[8] => dac_if:dac.L_data[8]
L_data[9] => dac_if:dac.L_data[9]
L_data[10] => dac_if:dac.L_data[10]
L_data[11] => dac_if:dac.L_data[11]
L_data[12] => dac_if:dac.L_data[12]
L_data[13] => dac_if:dac.L_data[13]
L_data[14] => dac_if:dac.L_data[14]
L_data[15] => dac_if:dac.L_data[15]
R_data[0] => dac_if:dac.R_data[0]
R_data[1] => dac_if:dac.R_data[1]
R_data[2] => dac_if:dac.R_data[2]
R_data[3] => dac_if:dac.R_data[3]
R_data[4] => dac_if:dac.R_data[4]
R_data[5] => dac_if:dac.R_data[5]
R_data[6] => dac_if:dac.R_data[6]
R_data[7] => dac_if:dac.R_data[7]
R_data[8] => dac_if:dac.R_data[8]
R_data[9] => dac_if:dac.R_data[9]
R_data[10] => dac_if:dac.R_data[10]
R_data[11] => dac_if:dac.R_data[11]
R_data[12] => dac_if:dac.R_data[12]
R_data[13] => dac_if:dac.R_data[13]
R_data[14] => dac_if:dac.R_data[14]
R_data[15] => dac_if:dac.R_data[15]


|Segasys1_ua|audio_top:audio_i2s|dac_if:dac
SCLK => sreg[0].CLK
SCLK => sreg[1].CLK
SCLK => sreg[2].CLK
SCLK => sreg[3].CLK
SCLK => sreg[4].CLK
SCLK => sreg[5].CLK
SCLK => sreg[6].CLK
SCLK => sreg[7].CLK
SCLK => sreg[8].CLK
SCLK => sreg[9].CLK
SCLK => sreg[10].CLK
SCLK => sreg[11].CLK
SCLK => sreg[12].CLK
SCLK => sreg[13].CLK
SCLK => sreg[14].CLK
SCLK => sreg[15].CLK
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
L_data[0] => sreg.DATAB
L_data[1] => sreg.DATAB
L_data[2] => sreg.DATAB
L_data[3] => sreg.DATAB
L_data[4] => sreg.DATAB
L_data[5] => sreg.DATAB
L_data[6] => sreg.DATAB
L_data[7] => sreg.DATAB
L_data[8] => sreg.DATAB
L_data[9] => sreg.DATAB
L_data[10] => sreg.DATAB
L_data[11] => sreg.DATAB
L_data[12] => sreg.DATAB
L_data[13] => sreg.DATAB
L_data[14] => sreg.DATAB
L_data[15] => sreg.DATAB
R_data[0] => sreg.DATAB
R_data[1] => sreg.DATAB
R_data[2] => sreg.DATAB
R_data[3] => sreg.DATAB
R_data[4] => sreg.DATAB
R_data[5] => sreg.DATAB
R_data[6] => sreg.DATAB
R_data[7] => sreg.DATAB
R_data[8] => sreg.DATAB
R_data[9] => sreg.DATAB
R_data[10] => sreg.DATAB
R_data[11] => sreg.DATAB
R_data[12] => sreg.DATAB
R_data[13] => sreg.DATAB
R_data[14] => sreg.DATAB
R_data[15] => sreg.DATAB
SDATA <= sreg[15].DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|io_ps2_keyboard:keyboard
clk => scanCode[0]~reg0.CLK
clk => scanCode[1]~reg0.CLK
clk => scanCode[2]~reg0.CLK
clk => scanCode[3]~reg0.CLK
clk => scanCode[4]~reg0.CLK
clk => scanCode[5]~reg0.CLK
clk => scanCode[6]~reg0.CLK
clk => scanCode[7]~reg0.CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => shift_reg[8].CLK
clk => shift_reg[9].CLK
clk => shift_reg[10].CLK
clk => clk_waitNextBit.CLK
clk => clk_reg.CLK
clk => clk_filter[0].CLK
clk => clk_filter[1].CLK
clk => clk_filter[2].CLK
clk => clk_filter[3].CLK
clk => bitsCount[0].CLK
clk => bitsCount[1].CLK
clk => bitsCount[2].CLK
clk => bitsCount[3].CLK
clk => timeout[0].CLK
clk => timeout[1].CLK
clk => timeout[2].CLK
clk => timeout[3].CLK
clk => timeout[4].CLK
clk => timeout[5].CLK
clk => timeout[6].CLK
clk => timeout[7].CLK
clk => timeout[8].CLK
clk => timeout[9].CLK
clk => timeout[10].CLK
clk => timeout[11].CLK
clk => timeout[12].CLK
clk => interrupt~reg0.CLK
kbd_clk => process_0.IN1
kbd_clk => clk_reg.DATAIN
kbd_dat => shift_reg.DATAB
interrupt <= interrupt~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[0] <= scanCode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[1] <= scanCode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[2] <= scanCode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[3] <= scanCode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[4] <= scanCode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[5] <= scanCode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[6] <= scanCode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[7] <= scanCode[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Segasys1_ua|Kbd_Joystick_ua:k_joystick
Clk => osd_s[0].CLK
Clk => osd_s[1].CLK
Clk => osd_s[2].CLK
Clk => osd_s[3].CLK
Clk => osd_s[4].CLK
Clk => osd_s[5].CLK
Clk => osd_s[6].CLK
Clk => osd_s[7].CLK
Clk => btn_fire2H.CLK
Clk => btn_fire2G.CLK
Clk => btn_fire2F.CLK
Clk => btn_fire2E.CLK
Clk => btn_fire2D.CLK
Clk => btn_fire2C.CLK
Clk => btn_fire2B.CLK
Clk => btn_fire2A.CLK
Clk => btn_right2.CLK
Clk => btn_left2.CLK
Clk => btn_down2.CLK
Clk => btn_up2.CLK
Clk => btn_coin4_mame.CLK
Clk => btn_coin3_mame.CLK
Clk => btn_coin2_mame.CLK
Clk => btn_coin1_mame.CLK
Clk => btn_start4_mame.CLK
Clk => btn_start3_mame.CLK
Clk => btn_start2_mame.CLK
Clk => btn_start1_mame.CLK
Clk => btn_tilt.CLK
Clk => btn_fireI.CLK
Clk => btn_fireH.CLK
Clk => btn_fireG.CLK
Clk => btn_fireF.CLK
Clk => btn_fireE.CLK
Clk => btn_fireA.CLK
Clk => btn_fireB.CLK
Clk => btn_fireC.CLK
Clk => btn_fireD.CLK
Clk => btn_coin.CLK
Clk => btn_right.CLK
Clk => btn_left.CLK
Clk => btn_down.CLK
Clk => btn_up.CLK
Clk => btn_scroll.CLK
Clk => F_keys_s[1].CLK
Clk => F_keys_s[2].CLK
Clk => F_keys_s[3].CLK
Clk => F_keys_s[4].CLK
Clk => IsReleased.CLK
KbdInt => btn_right2.ENA
KbdInt => btn_fire2A.ENA
KbdInt => btn_fire2B.ENA
KbdInt => btn_fire2C.ENA
KbdInt => btn_fire2D.ENA
KbdInt => btn_fire2E.ENA
KbdInt => btn_fire2F.ENA
KbdInt => btn_fire2G.ENA
KbdInt => btn_fire2H.ENA
KbdInt => osd_s[7].ENA
KbdInt => osd_s[6].ENA
KbdInt => osd_s[5].ENA
KbdInt => osd_s[4].ENA
KbdInt => osd_s[3].ENA
KbdInt => osd_s[2].ENA
KbdInt => osd_s[1].ENA
KbdInt => osd_s[0].ENA
KbdInt => btn_left2.ENA
KbdInt => btn_down2.ENA
KbdInt => btn_up2.ENA
KbdInt => btn_coin4_mame.ENA
KbdInt => btn_coin3_mame.ENA
KbdInt => btn_coin2_mame.ENA
KbdInt => btn_coin1_mame.ENA
KbdInt => btn_start4_mame.ENA
KbdInt => btn_start3_mame.ENA
KbdInt => btn_start2_mame.ENA
KbdInt => btn_start1_mame.ENA
KbdInt => btn_tilt.ENA
KbdInt => btn_fireI.ENA
KbdInt => btn_fireH.ENA
KbdInt => btn_fireG.ENA
KbdInt => btn_fireF.ENA
KbdInt => btn_fireE.ENA
KbdInt => btn_fireA.ENA
KbdInt => btn_fireB.ENA
KbdInt => btn_fireC.ENA
KbdInt => btn_fireD.ENA
KbdInt => btn_coin.ENA
KbdInt => btn_right.ENA
KbdInt => btn_left.ENA
KbdInt => btn_down.ENA
KbdInt => btn_up.ENA
KbdInt => btn_scroll.ENA
KbdInt => F_keys_s[1].ENA
KbdInt => F_keys_s[2].ENA
KbdInt => F_keys_s[3].ENA
KbdInt => F_keys_s[4].ENA
KbdInt => IsReleased.ENA
KbdScanCode[0] => Equal0.IN7
KbdScanCode[0] => Equal1.IN1
KbdScanCode[0] => Equal2.IN7
KbdScanCode[0] => Equal3.IN7
KbdScanCode[0] => Equal4.IN7
KbdScanCode[0] => Equal5.IN7
KbdScanCode[0] => Equal6.IN7
KbdScanCode[0] => Equal7.IN7
KbdScanCode[0] => Equal8.IN1
KbdScanCode[0] => Equal9.IN2
KbdScanCode[0] => Equal10.IN7
KbdScanCode[0] => Equal11.IN7
KbdScanCode[0] => Equal12.IN7
KbdScanCode[0] => Equal13.IN7
KbdScanCode[0] => Equal14.IN2
KbdScanCode[0] => Equal15.IN7
KbdScanCode[0] => Equal16.IN7
KbdScanCode[0] => Equal17.IN4
KbdScanCode[0] => Equal18.IN7
KbdScanCode[0] => Equal19.IN7
KbdScanCode[0] => Equal20.IN7
KbdScanCode[0] => Equal21.IN3
KbdScanCode[0] => Equal22.IN2
KbdScanCode[0] => Equal23.IN3
KbdScanCode[0] => Equal24.IN2
KbdScanCode[0] => Equal25.IN7
KbdScanCode[0] => Equal26.IN4
KbdScanCode[0] => Equal27.IN3
KbdScanCode[0] => Equal28.IN4
KbdScanCode[0] => Equal29.IN7
KbdScanCode[0] => Equal30.IN4
KbdScanCode[0] => Equal31.IN7
KbdScanCode[0] => Equal32.IN7
KbdScanCode[0] => Equal33.IN7
KbdScanCode[0] => Equal34.IN1
KbdScanCode[0] => Equal35.IN2
KbdScanCode[0] => Equal36.IN7
KbdScanCode[0] => Equal37.IN3
KbdScanCode[0] => Equal38.IN3
KbdScanCode[0] => Equal39.IN7
KbdScanCode[0] => Equal40.IN2
KbdScanCode[0] => Equal41.IN7
KbdScanCode[0] => Equal42.IN3
KbdScanCode[0] => Equal43.IN3
KbdScanCode[0] => Equal44.IN7
KbdScanCode[0] => Equal45.IN7
KbdScanCode[0] => Equal46.IN7
KbdScanCode[0] => Equal47.IN7
KbdScanCode[0] => Equal48.IN3
KbdScanCode[0] => Equal49.IN7
KbdScanCode[0] => Equal50.IN2
KbdScanCode[0] => Equal51.IN7
KbdScanCode[1] => Equal0.IN6
KbdScanCode[1] => Equal1.IN7
KbdScanCode[1] => Equal2.IN1
KbdScanCode[1] => Equal3.IN6
KbdScanCode[1] => Equal4.IN6
KbdScanCode[1] => Equal5.IN5
KbdScanCode[1] => Equal6.IN1
KbdScanCode[1] => Equal7.IN6
KbdScanCode[1] => Equal8.IN7
KbdScanCode[1] => Equal9.IN7
KbdScanCode[1] => Equal10.IN3
KbdScanCode[1] => Equal11.IN2
KbdScanCode[1] => Equal12.IN3
KbdScanCode[1] => Equal13.IN2
KbdScanCode[1] => Equal14.IN7
KbdScanCode[1] => Equal15.IN3
KbdScanCode[1] => Equal16.IN3
KbdScanCode[1] => Equal17.IN7
KbdScanCode[1] => Equal18.IN4
KbdScanCode[1] => Equal19.IN6
KbdScanCode[1] => Equal20.IN6
KbdScanCode[1] => Equal21.IN2
KbdScanCode[1] => Equal22.IN7
KbdScanCode[1] => Equal23.IN7
KbdScanCode[1] => Equal24.IN1
KbdScanCode[1] => Equal25.IN1
KbdScanCode[1] => Equal26.IN3
KbdScanCode[1] => Equal27.IN2
KbdScanCode[1] => Equal28.IN7
KbdScanCode[1] => Equal29.IN3
KbdScanCode[1] => Equal30.IN3
KbdScanCode[1] => Equal31.IN6
KbdScanCode[1] => Equal32.IN3
KbdScanCode[1] => Equal33.IN2
KbdScanCode[1] => Equal34.IN7
KbdScanCode[1] => Equal35.IN1
KbdScanCode[1] => Equal36.IN6
KbdScanCode[1] => Equal37.IN2
KbdScanCode[1] => Equal38.IN2
KbdScanCode[1] => Equal39.IN3
KbdScanCode[1] => Equal40.IN7
KbdScanCode[1] => Equal41.IN6
KbdScanCode[1] => Equal42.IN7
KbdScanCode[1] => Equal43.IN7
KbdScanCode[1] => Equal44.IN6
KbdScanCode[1] => Equal45.IN6
KbdScanCode[1] => Equal46.IN2
KbdScanCode[1] => Equal47.IN1
KbdScanCode[1] => Equal48.IN7
KbdScanCode[1] => Equal49.IN2
KbdScanCode[1] => Equal50.IN1
KbdScanCode[1] => Equal51.IN4
KbdScanCode[2] => Equal0.IN5
KbdScanCode[2] => Equal1.IN0
KbdScanCode[2] => Equal2.IN0
KbdScanCode[2] => Equal3.IN0
KbdScanCode[2] => Equal4.IN1
KbdScanCode[2] => Equal5.IN4
KbdScanCode[2] => Equal6.IN6
KbdScanCode[2] => Equal7.IN1
KbdScanCode[2] => Equal8.IN6
KbdScanCode[2] => Equal9.IN6
KbdScanCode[2] => Equal10.IN2
KbdScanCode[2] => Equal11.IN1
KbdScanCode[2] => Equal12.IN2
KbdScanCode[2] => Equal13.IN1
KbdScanCode[2] => Equal14.IN1
KbdScanCode[2] => Equal15.IN2
KbdScanCode[2] => Equal16.IN2
KbdScanCode[2] => Equal17.IN3
KbdScanCode[2] => Equal18.IN3
KbdScanCode[2] => Equal19.IN2
KbdScanCode[2] => Equal20.IN2
KbdScanCode[2] => Equal21.IN7
KbdScanCode[2] => Equal22.IN1
KbdScanCode[2] => Equal23.IN2
KbdScanCode[2] => Equal24.IN7
KbdScanCode[2] => Equal25.IN6
KbdScanCode[2] => Equal26.IN7
KbdScanCode[2] => Equal27.IN7
KbdScanCode[2] => Equal28.IN3
KbdScanCode[2] => Equal29.IN6
KbdScanCode[2] => Equal30.IN7
KbdScanCode[2] => Equal31.IN3
KbdScanCode[2] => Equal32.IN6
KbdScanCode[2] => Equal33.IN6
KbdScanCode[2] => Equal34.IN6
KbdScanCode[2] => Equal35.IN7
KbdScanCode[2] => Equal36.IN1
KbdScanCode[2] => Equal37.IN7
KbdScanCode[2] => Equal38.IN7
KbdScanCode[2] => Equal39.IN6
KbdScanCode[2] => Equal40.IN6
KbdScanCode[2] => Equal41.IN1
KbdScanCode[2] => Equal42.IN2
KbdScanCode[2] => Equal43.IN2
KbdScanCode[2] => Equal44.IN2
KbdScanCode[2] => Equal45.IN3
KbdScanCode[2] => Equal46.IN6
KbdScanCode[2] => Equal47.IN6
KbdScanCode[2] => Equal48.IN2
KbdScanCode[2] => Equal49.IN6
KbdScanCode[2] => Equal50.IN0
KbdScanCode[2] => Equal51.IN3
KbdScanCode[3] => Equal0.IN4
KbdScanCode[3] => Equal1.IN6
KbdScanCode[3] => Equal2.IN6
KbdScanCode[3] => Equal3.IN5
KbdScanCode[3] => Equal4.IN0
KbdScanCode[3] => Equal5.IN3
KbdScanCode[3] => Equal6.IN5
KbdScanCode[3] => Equal7.IN5
KbdScanCode[3] => Equal8.IN5
KbdScanCode[3] => Equal9.IN1
KbdScanCode[3] => Equal10.IN6
KbdScanCode[3] => Equal11.IN6
KbdScanCode[3] => Equal12.IN1
KbdScanCode[3] => Equal13.IN6
KbdScanCode[3] => Equal14.IN6
KbdScanCode[3] => Equal15.IN1
KbdScanCode[3] => Equal16.IN6
KbdScanCode[3] => Equal17.IN2
KbdScanCode[3] => Equal18.IN2
KbdScanCode[3] => Equal19.IN5
KbdScanCode[3] => Equal20.IN1
KbdScanCode[3] => Equal21.IN1
KbdScanCode[3] => Equal22.IN6
KbdScanCode[3] => Equal23.IN1
KbdScanCode[3] => Equal24.IN6
KbdScanCode[3] => Equal25.IN5
KbdScanCode[3] => Equal26.IN2
KbdScanCode[3] => Equal27.IN1
KbdScanCode[3] => Equal28.IN6
KbdScanCode[3] => Equal29.IN5
KbdScanCode[3] => Equal30.IN2
KbdScanCode[3] => Equal31.IN5
KbdScanCode[3] => Equal32.IN2
KbdScanCode[3] => Equal33.IN5
KbdScanCode[3] => Equal34.IN5
KbdScanCode[3] => Equal35.IN6
KbdScanCode[3] => Equal36.IN5
KbdScanCode[3] => Equal37.IN1
KbdScanCode[3] => Equal38.IN6
KbdScanCode[3] => Equal39.IN2
KbdScanCode[3] => Equal40.IN5
KbdScanCode[3] => Equal41.IN5
KbdScanCode[3] => Equal42.IN1
KbdScanCode[3] => Equal43.IN1
KbdScanCode[3] => Equal44.IN1
KbdScanCode[3] => Equal45.IN2
KbdScanCode[3] => Equal46.IN1
KbdScanCode[3] => Equal47.IN5
KbdScanCode[3] => Equal48.IN6
KbdScanCode[3] => Equal49.IN1
KbdScanCode[3] => Equal50.IN7
KbdScanCode[3] => Equal51.IN6
KbdScanCode[4] => Equal0.IN3
KbdScanCode[4] => Equal1.IN5
KbdScanCode[4] => Equal2.IN5
KbdScanCode[4] => Equal3.IN4
KbdScanCode[4] => Equal4.IN5
KbdScanCode[4] => Equal5.IN2
KbdScanCode[4] => Equal6.IN0
KbdScanCode[4] => Equal7.IN0
KbdScanCode[4] => Equal8.IN0
KbdScanCode[4] => Equal9.IN5
KbdScanCode[4] => Equal10.IN5
KbdScanCode[4] => Equal11.IN0
KbdScanCode[4] => Equal12.IN0
KbdScanCode[4] => Equal13.IN5
KbdScanCode[4] => Equal14.IN5
KbdScanCode[4] => Equal15.IN6
KbdScanCode[4] => Equal16.IN1
KbdScanCode[4] => Equal17.IN1
KbdScanCode[4] => Equal18.IN1
KbdScanCode[4] => Equal19.IN1
KbdScanCode[4] => Equal20.IN0
KbdScanCode[4] => Equal21.IN0
KbdScanCode[4] => Equal22.IN0
KbdScanCode[4] => Equal23.IN0
KbdScanCode[4] => Equal24.IN5
KbdScanCode[4] => Equal25.IN4
KbdScanCode[4] => Equal26.IN1
KbdScanCode[4] => Equal27.IN6
KbdScanCode[4] => Equal28.IN2
KbdScanCode[4] => Equal29.IN2
KbdScanCode[4] => Equal30.IN6
KbdScanCode[4] => Equal31.IN2
KbdScanCode[4] => Equal32.IN1
KbdScanCode[4] => Equal33.IN1
KbdScanCode[4] => Equal34.IN4
KbdScanCode[4] => Equal35.IN5
KbdScanCode[4] => Equal36.IN4
KbdScanCode[4] => Equal37.IN6
KbdScanCode[4] => Equal38.IN1
KbdScanCode[4] => Equal39.IN1
KbdScanCode[4] => Equal40.IN1
KbdScanCode[4] => Equal41.IN4
KbdScanCode[4] => Equal42.IN6
KbdScanCode[4] => Equal43.IN6
KbdScanCode[4] => Equal44.IN5
KbdScanCode[4] => Equal45.IN1
KbdScanCode[4] => Equal46.IN5
KbdScanCode[4] => Equal47.IN4
KbdScanCode[4] => Equal48.IN1
KbdScanCode[4] => Equal49.IN0
KbdScanCode[4] => Equal50.IN6
KbdScanCode[4] => Equal51.IN2
KbdScanCode[5] => Equal0.IN2
KbdScanCode[5] => Equal1.IN4
KbdScanCode[5] => Equal2.IN4
KbdScanCode[5] => Equal3.IN3
KbdScanCode[5] => Equal4.IN4
KbdScanCode[5] => Equal5.IN1
KbdScanCode[5] => Equal6.IN4
KbdScanCode[5] => Equal7.IN4
KbdScanCode[5] => Equal8.IN4
KbdScanCode[5] => Equal9.IN0
KbdScanCode[5] => Equal10.IN1
KbdScanCode[5] => Equal11.IN5
KbdScanCode[5] => Equal12.IN6
KbdScanCode[5] => Equal13.IN0
KbdScanCode[5] => Equal14.IN0
KbdScanCode[5] => Equal15.IN0
KbdScanCode[5] => Equal16.IN0
KbdScanCode[5] => Equal17.IN0
KbdScanCode[5] => Equal18.IN0
KbdScanCode[5] => Equal19.IN0
KbdScanCode[5] => Equal20.IN5
KbdScanCode[5] => Equal21.IN6
KbdScanCode[5] => Equal22.IN5
KbdScanCode[5] => Equal23.IN6
KbdScanCode[5] => Equal24.IN4
KbdScanCode[5] => Equal25.IN3
KbdScanCode[5] => Equal26.IN0
KbdScanCode[5] => Equal27.IN5
KbdScanCode[5] => Equal28.IN1
KbdScanCode[5] => Equal29.IN1
KbdScanCode[5] => Equal30.IN1
KbdScanCode[5] => Equal31.IN1
KbdScanCode[5] => Equal32.IN5
KbdScanCode[5] => Equal33.IN0
KbdScanCode[5] => Equal34.IN0
KbdScanCode[5] => Equal35.IN0
KbdScanCode[5] => Equal36.IN0
KbdScanCode[5] => Equal37.IN0
KbdScanCode[5] => Equal38.IN0
KbdScanCode[5] => Equal39.IN0
KbdScanCode[5] => Equal40.IN0
KbdScanCode[5] => Equal41.IN3
KbdScanCode[5] => Equal42.IN5
KbdScanCode[5] => Equal43.IN0
KbdScanCode[5] => Equal44.IN0
KbdScanCode[5] => Equal45.IN0
KbdScanCode[5] => Equal46.IN0
KbdScanCode[5] => Equal47.IN0
KbdScanCode[5] => Equal48.IN0
KbdScanCode[5] => Equal49.IN5
KbdScanCode[5] => Equal50.IN5
KbdScanCode[5] => Equal51.IN1
KbdScanCode[6] => Equal0.IN1
KbdScanCode[6] => Equal1.IN3
KbdScanCode[6] => Equal2.IN3
KbdScanCode[6] => Equal3.IN2
KbdScanCode[6] => Equal4.IN3
KbdScanCode[6] => Equal5.IN0
KbdScanCode[6] => Equal6.IN3
KbdScanCode[6] => Equal7.IN3
KbdScanCode[6] => Equal8.IN3
KbdScanCode[6] => Equal9.IN4
KbdScanCode[6] => Equal10.IN0
KbdScanCode[6] => Equal11.IN4
KbdScanCode[6] => Equal12.IN5
KbdScanCode[6] => Equal13.IN4
KbdScanCode[6] => Equal14.IN4
KbdScanCode[6] => Equal15.IN5
KbdScanCode[6] => Equal16.IN5
KbdScanCode[6] => Equal17.IN6
KbdScanCode[6] => Equal18.IN6
KbdScanCode[6] => Equal19.IN4
KbdScanCode[6] => Equal20.IN4
KbdScanCode[6] => Equal21.IN5
KbdScanCode[6] => Equal22.IN4
KbdScanCode[6] => Equal23.IN5
KbdScanCode[6] => Equal24.IN0
KbdScanCode[6] => Equal25.IN0
KbdScanCode[6] => Equal26.IN6
KbdScanCode[6] => Equal27.IN0
KbdScanCode[6] => Equal28.IN0
KbdScanCode[6] => Equal29.IN0
KbdScanCode[6] => Equal30.IN0
KbdScanCode[6] => Equal31.IN0
KbdScanCode[6] => Equal32.IN0
KbdScanCode[6] => Equal33.IN4
KbdScanCode[6] => Equal34.IN3
KbdScanCode[6] => Equal35.IN4
KbdScanCode[6] => Equal36.IN3
KbdScanCode[6] => Equal37.IN5
KbdScanCode[6] => Equal38.IN5
KbdScanCode[6] => Equal39.IN5
KbdScanCode[6] => Equal40.IN4
KbdScanCode[6] => Equal41.IN0
KbdScanCode[6] => Equal42.IN0
KbdScanCode[6] => Equal43.IN5
KbdScanCode[6] => Equal44.IN4
KbdScanCode[6] => Equal45.IN5
KbdScanCode[6] => Equal46.IN4
KbdScanCode[6] => Equal47.IN3
KbdScanCode[6] => Equal48.IN5
KbdScanCode[6] => Equal49.IN4
KbdScanCode[6] => Equal50.IN4
KbdScanCode[6] => Equal51.IN0
KbdScanCode[7] => Equal0.IN0
KbdScanCode[7] => Equal1.IN2
KbdScanCode[7] => Equal2.IN2
KbdScanCode[7] => Equal3.IN1
KbdScanCode[7] => Equal4.IN2
KbdScanCode[7] => Equal5.IN6
KbdScanCode[7] => Equal6.IN2
KbdScanCode[7] => Equal7.IN2
KbdScanCode[7] => Equal8.IN2
KbdScanCode[7] => Equal9.IN3
KbdScanCode[7] => Equal10.IN4
KbdScanCode[7] => Equal11.IN3
KbdScanCode[7] => Equal12.IN4
KbdScanCode[7] => Equal13.IN3
KbdScanCode[7] => Equal14.IN3
KbdScanCode[7] => Equal15.IN4
KbdScanCode[7] => Equal16.IN4
KbdScanCode[7] => Equal17.IN5
KbdScanCode[7] => Equal18.IN5
KbdScanCode[7] => Equal19.IN3
KbdScanCode[7] => Equal20.IN3
KbdScanCode[7] => Equal21.IN4
KbdScanCode[7] => Equal22.IN3
KbdScanCode[7] => Equal23.IN4
KbdScanCode[7] => Equal24.IN3
KbdScanCode[7] => Equal25.IN2
KbdScanCode[7] => Equal26.IN5
KbdScanCode[7] => Equal27.IN4
KbdScanCode[7] => Equal28.IN5
KbdScanCode[7] => Equal29.IN4
KbdScanCode[7] => Equal30.IN5
KbdScanCode[7] => Equal31.IN4
KbdScanCode[7] => Equal32.IN4
KbdScanCode[7] => Equal33.IN3
KbdScanCode[7] => Equal34.IN2
KbdScanCode[7] => Equal35.IN3
KbdScanCode[7] => Equal36.IN2
KbdScanCode[7] => Equal37.IN4
KbdScanCode[7] => Equal38.IN4
KbdScanCode[7] => Equal39.IN4
KbdScanCode[7] => Equal40.IN3
KbdScanCode[7] => Equal41.IN2
KbdScanCode[7] => Equal42.IN4
KbdScanCode[7] => Equal43.IN4
KbdScanCode[7] => Equal44.IN3
KbdScanCode[7] => Equal45.IN4
KbdScanCode[7] => Equal46.IN3
KbdScanCode[7] => Equal47.IN2
KbdScanCode[7] => Equal48.IN4
KbdScanCode[7] => Equal49.IN3
KbdScanCode[7] => Equal50.IN3
KbdScanCode[7] => Equal51.IN5
joystick_0[0] => joy0[0].DATAA
joystick_0[0] => joy1[0].DATAB
joystick_0[1] => joy0[1].DATAA
joystick_0[1] => joy1[1].DATAB
joystick_0[2] => joy0[2].DATAA
joystick_0[2] => joy1[2].DATAB
joystick_0[3] => joy0[3].DATAA
joystick_0[3] => joy1[3].DATAB
joystick_0[4] => joy0[4].DATAA
joystick_0[4] => joy1[4].DATAB
joystick_0[5] => joy0[5].DATAA
joystick_0[5] => joy1[5].DATAB
joystick_1[0] => joy0[0].DATAB
joystick_1[0] => joy1[0].DATAA
joystick_1[1] => joy0[1].DATAB
joystick_1[1] => joy1[1].DATAA
joystick_1[2] => joy0[2].DATAB
joystick_1[2] => joy1[2].DATAA
joystick_1[3] => joy0[3].DATAB
joystick_1[3] => joy1[3].DATAA
joystick_1[4] => joy0[4].DATAB
joystick_1[4] => joy1[4].DATAA
joystick_1[5] => joy0[5].DATAB
joystick_1[5] => joy1[5].DATAA
joyswap => joy0[5].OUTPUTSELECT
joyswap => joy0[4].OUTPUTSELECT
joyswap => joy0[3].OUTPUTSELECT
joyswap => joy0[2].OUTPUTSELECT
joyswap => joy0[1].OUTPUTSELECT
joyswap => joy0[0].OUTPUTSELECT
joyswap => joy1[5].OUTPUTSELECT
joyswap => joy1[4].OUTPUTSELECT
joyswap => joy1[3].OUTPUTSELECT
joyswap => joy1[2].OUTPUTSELECT
joyswap => joy1[1].OUTPUTSELECT
joyswap => joy1[0].OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
controls[0] <= btn_start1_mame.DB_MAX_OUTPUT_PORT_TYPE
controls[1] <= btn_start2_mame.DB_MAX_OUTPUT_PORT_TYPE
controls[2] <= btn_start3_mame.DB_MAX_OUTPUT_PORT_TYPE
controls[3] <= btn_start4_mame.DB_MAX_OUTPUT_PORT_TYPE
controls[4] <= controls.DB_MAX_OUTPUT_PORT_TYPE
controls[5] <= controls.DB_MAX_OUTPUT_PORT_TYPE
controls[6] <= controls.DB_MAX_OUTPUT_PORT_TYPE
controls[7] <= controls.DB_MAX_OUTPUT_PORT_TYPE
controls[8] <= btn_tilt.DB_MAX_OUTPUT_PORT_TYPE
F_keys[1] <= F_keys_s[1].DB_MAX_OUTPUT_PORT_TYPE
F_keys[2] <= F_keys_s[2].DB_MAX_OUTPUT_PORT_TYPE
F_keys[3] <= F_keys_s[3].DB_MAX_OUTPUT_PORT_TYPE
F_keys[4] <= F_keys_s[4].DB_MAX_OUTPUT_PORT_TYPE
F_keys[5] <= <GND>
F_keys[6] <= <GND>
F_keys[7] <= <GND>
F_keys[8] <= <GND>
F_keys[9] <= <GND>
F_keys[10] <= <GND>
F_keys[11] <= <GND>
F_keys[12] <= <GND>
direct_video <= direct_video_s.DB_MAX_OUTPUT_PORT_TYPE
osd_rotate[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
osd_rotate[1] <= osd_rotate[1].DB_MAX_OUTPUT_PORT_TYPE
player1[0] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[1] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[2] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[3] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[4] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[5] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[6] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[7] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[8] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[9] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[10] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[11] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[12] <= p1[12].DB_MAX_OUTPUT_PORT_TYPE
player1[13] <= <GND>
player1[14] <= <GND>
player1[15] <= <GND>
player2[0] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[1] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[2] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[3] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[4] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[5] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[6] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[7] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[8] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[9] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[10] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[11] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[12] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[13] <= <GND>
player2[14] <= <GND>
player2[15] <= <GND>
osd_o[0] <= osd_o.DB_MAX_OUTPUT_PORT_TYPE
osd_o[1] <= osd_o.DB_MAX_OUTPUT_PORT_TYPE
osd_o[2] <= osd_o.DB_MAX_OUTPUT_PORT_TYPE
osd_o[3] <= osd_o.DB_MAX_OUTPUT_PORT_TYPE
osd_o[4] <= osd_o.DB_MAX_OUTPUT_PORT_TYPE
osd_o[5] <= osd_s[5].DB_MAX_OUTPUT_PORT_TYPE
osd_o[6] <= osd_s[6].DB_MAX_OUTPUT_PORT_TYPE
osd_o[7] <= osd_s[7].DB_MAX_OUTPUT_PORT_TYPE
osd_enable => osd_o.OUTPUTSELECT
osd_enable => osd_o.OUTPUTSELECT
osd_enable => osd_o.OUTPUTSELECT
osd_enable => osd_o.OUTPUTSELECT
osd_enable => osd_o.OUTPUTSELECT
osd_enable => process_0.IN1
osd_enable => p1[12].OUTPUTSELECT
osd_enable => p1[11].OUTPUTSELECT
osd_enable => p1[10].OUTPUTSELECT
osd_enable => p1[9].OUTPUTSELECT
osd_enable => p1[8].OUTPUTSELECT
osd_enable => p1[7].OUTPUTSELECT
osd_enable => p1[6].OUTPUTSELECT
osd_enable => p1[5].OUTPUTSELECT
osd_enable => p1[4].OUTPUTSELECT
osd_enable => p1[3].OUTPUTSELECT
osd_enable => p1[2].OUTPUTSELECT
osd_enable => p1[1].OUTPUTSELECT
osd_enable => p1[0].OUTPUTSELECT
osd_enable => p2[11].OUTPUTSELECT
osd_enable => p2[10].OUTPUTSELECT
osd_enable => p2[9].OUTPUTSELECT
osd_enable => p2[8].OUTPUTSELECT
osd_enable => p2[7].OUTPUTSELECT
osd_enable => p2[6].OUTPUTSELECT
osd_enable => p2[5].OUTPUTSELECT
osd_enable => p2[4].OUTPUTSELECT
osd_enable => p2[3].OUTPUTSELECT
osd_enable => p2[2].OUTPUTSELECT
osd_enable => p2[1].OUTPUTSELECT
osd_enable => p2[0].OUTPUTSELECT
sega_clk => sega2_s[0].CLK
sega_clk => sega2_s[1].CLK
sega_clk => sega2_s[2].CLK
sega_clk => sega2_s[3].CLK
sega_clk => sega2_s[4].CLK
sega_clk => sega2_s[5].CLK
sega_clk => sega2_s[6].CLK
sega_clk => sega2_s[7].CLK
sega_clk => sega2_s[8].CLK
sega_clk => sega2_s[9].CLK
sega_clk => sega2_s[10].CLK
sega_clk => sega2_s[11].CLK
sega_clk => sega1_s[0].CLK
sega_clk => sega1_s[1].CLK
sega_clk => sega1_s[2].CLK
sega_clk => sega1_s[3].CLK
sega_clk => sega1_s[4].CLK
sega_clk => sega1_s[5].CLK
sega_clk => sega1_s[6].CLK
sega_clk => sega1_s[7].CLK
sega_clk => sega1_s[8].CLK
sega_clk => sega1_s[9].CLK
sega_clk => sega1_s[10].CLK
sega_clk => sega1_s[11].CLK
sega_clk => joyP7_s.CLK
sega_clk => j2_sixbutton_v.CLK
sega_clk => j1_sixbutton_v.CLK
sega_clk => state_v[0].CLK
sega_clk => state_v[1].CLK
sega_clk => state_v[2].CLK
sega_clk => state_v[3].CLK
sega_clk => state_v[4].CLK
sega_clk => state_v[5].CLK
sega_clk => state_v[6].CLK
sega_clk => state_v[7].CLK
sega_clk => state_v[8].CLK
sega_strobe <= joyP7_s.DB_MAX_OUTPUT_PORT_TYPE
fn_pulse[0] <> <UNC>
fn_pulse[1] <> <UNC>
fn_pulse[2] <> <UNC>
fn_pulse[3] <> <UNC>
fn_pulse[4] <> <UNC>
fn_pulse[5] <> <UNC>
fn_pulse[6] <> <UNC>
fn_pulse[7] <> <UNC>
fn_toggle[0] <> <UNC>
fn_toggle[1] <> <UNC>
fn_toggle[2] <> <UNC>
fn_toggle[3] <> <UNC>
fn_toggle[4] <> <UNC>
fn_toggle[5] <> <UNC>
fn_toggle[6] <> <UNC>
fn_toggle[7] <> <UNC>


