Classic Timing Analyzer report for Ozy_Janus
Tue Aug 18 20:31:03 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clkmult3:cm3|altpll:altpll_component|_clk0'
  7. Clock Setup: 'IF_clk'
  8. Clock Setup: 'C5'
  9. Clock Setup: 'SPI_SCK'
 10. Clock Hold: 'clkmult3:cm3|altpll:altpll_component|_clk0'
 11. Clock Hold: 'IF_clk'
 12. Clock Hold: 'C5'
 13. Clock Hold: 'SPI_SCK'
 14. tsu
 15. tco
 16. tpd
 17. th
 18. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Type                                                      ; Slack     ; Required Time                    ; Actual Time                      ; From                                                         ; To                                                      ; From Clock                                 ; To Clock                                   ; Failed Paths ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Worst-case tsu                                            ; N/A       ; None                             ; 9.406 ns                         ; FLAGB                                                        ; async_usb:usb1|FX_state~27                              ; --                                         ; IF_clk                                     ; 0            ;
; Worst-case tco                                            ; N/A       ; None                             ; 16.224 ns                        ; led_blinker:BLINK_D4|led_timer[10]                           ; DEBUG_LED3                                              ; IF_clk                                     ; --                                         ; 0            ;
; Worst-case tpd                                            ; N/A       ; None                             ; 11.339 ns                        ; SDOBACK                                                      ; FX2_PE1                                                 ; --                                         ; --                                         ; 0            ;
; Worst-case th                                             ; N/A       ; None                             ; -1.384 ns                        ; C5                                                           ; I2S_rcv:J_IQ|bc0                                        ; --                                         ; IF_clk                                     ; 0            ;
; Clock Setup: 'IF_clk'                                     ; 0.327 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; NWire_rcv:M_IQ|idata[5]                                      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[5]                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk                                     ; 0            ;
; Clock Setup: 'clkmult3:cm3|altpll:altpll_component|_clk0' ; 0.940 ns  ; 144.01 MHz ( period = 6.944 ns ) ; 166.56 MHz ( period = 6.004 ns ) ; NWire_rcv:M_IQ|tb_width[1]                                   ; NWire_rcv:M_IQ|resync                                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'C5'                                         ; 72.938 ns ; 12.29 MHz ( period = 81.366 ns ) ; 118.65 MHz ( period = 8.428 ns ) ; I2S_xmit:J_LRAudio|TLV_state~11                              ; I2S_xmit:J_LRAudio|last_data[3]                         ; C5                                         ; C5                                         ; 0            ;
; Clock Setup: 'SPI_SCK'                                    ; 75.993 ns ; 12.29 MHz ( period = 81.366 ns ) ; 186.12 MHz ( period = 5.373 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK                                    ; SPI_SCK                                    ; 0            ;
; Clock Hold: 'clkmult3:cm3|altpll:altpll_component|_clk0'  ; 0.499 ns  ; 144.01 MHz ( period = 6.944 ns ) ; N/A                              ; NWire_rcv:SPD|tb_width[0]                                    ; NWire_rcv:SPD|tb_width[0]                               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'IF_clk'                                      ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; CC_address[0]                                                ; CC_address[0]                                           ; IF_clk                                     ; IF_clk                                     ; 0            ;
; Clock Hold: 'C5'                                          ; 0.499 ns  ; 12.29 MHz ( period = 81.366 ns ) ; N/A                              ; I2S_xmit:J_IQPWM|bit_count[0]                                ; I2S_xmit:J_IQPWM|bit_count[0]                           ; C5                                         ; C5                                         ; 0            ;
; Clock Hold: 'SPI_SCK'                                     ; 0.499 ns  ; 12.29 MHz ( period = 81.366 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK                                    ; SPI_SCK                                    ; 0            ;
; Total number of failed paths                              ;           ;                                  ;                                  ;                                                              ;                                                         ;                                            ;                                            ; 0            ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                 ;
+---------------------------------------------------------------------+--------------------+------+--------------------------+-------------+
; Option                                                              ; Setting            ; From ; To                       ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+--------------------------+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;                          ;             ;
; Timing Models                                                       ; Final              ;      ;                          ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;                          ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;                          ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;                          ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;                          ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;                          ;             ;
; fmax Requirement                                                    ; 96 MHz             ;      ;                          ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;                          ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;                          ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;                          ;             ;
; Enable Clock Latency                                                ; Off                ;      ;                          ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;                          ;             ;
; Number of source nodes to report per destination node               ; 20                 ;      ;                          ;             ;
; Number of destination nodes to report                               ; 20                 ;      ;                          ;             ;
; Number of paths to report                                           ; 200                ;      ;                          ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;                          ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;                          ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;                          ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;                          ;             ;
; Reports the worst-case path for each clock domain and analysis      ; On                 ;      ;                          ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;                          ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;                          ;             ;
; Multicycle                                                          ; 4                  ; *    ; NWire_rcv:M_IQ|pass      ;             ;
; Multicycle                                                          ; 4                  ; *    ; NWire_rcv:M_IQ|tb_width  ;             ;
; Multicycle                                                          ; 4                  ; *    ; NWire_rcv:P_MIC|pass     ;             ;
; Multicycle                                                          ; 4                  ; *    ; NWire_rcv:P_MIC|tb_width ;             ;
; Multicycle                                                          ; 4                  ; *    ; NWire_rcv:SPD|pass       ;             ;
; Multicycle                                                          ; 4                  ; *    ; NWire_rcv:SPD|tb_width   ;             ;
; Clock Settings                                                      ; C12_clk            ;      ; C5                       ;             ;
; Clock Settings                                                      ; IF_clk             ;      ; IF_clk                   ;             ;
; Clock Settings                                                      ; SPI_SCK            ;      ; SPI_SCK                  ;             ;
+---------------------------------------------------------------------+--------------------+------+--------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                             ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                            ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; clkmult3:cm3|altpll:altpll_component|_clk0 ;                    ; PLL output ; 144.01 MHz       ; 0.000 ns      ; 0.000 ns     ; IF_clk   ; 3                     ; 1                   ; -2.398 ns ;              ;
; IF_clk                                     ; IF_clk             ; User Pin   ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; C5                                         ; C12_clk            ; User Pin   ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; SPI_SCK                                    ; SPI_SCK            ; User Pin   ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clkmult3:cm3|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                         ; To                               ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 0.940 ns                                ; 166.56 MHz ( period = 6.004 ns )                    ; NWire_rcv:M_IQ|tb_width[1]   ; NWire_rcv:M_IQ|resync            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.739 ns                ;
; 1.011 ns                                ; 168.55 MHz ( period = 5.933 ns )                    ; NWire_rcv:P_MIC|tb_width[0]  ; NWire_rcv:P_MIC|resync           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.669 ns                ;
; 1.061 ns                                ; 169.98 MHz ( period = 5.883 ns )                    ; NWire_rcv:M_IQ|tb_width[8]   ; NWire_rcv:M_IQ|resync            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.685 ns                  ; 5.624 ns                ;
; 1.068 ns                                ; 170.18 MHz ( period = 5.876 ns )                    ; NWire_rcv:M_IQ|tb_width[2]   ; NWire_rcv:M_IQ|resync            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.611 ns                ;
; 1.197 ns                                ; 174.00 MHz ( period = 5.747 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[41]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.437 ns                ;
; 1.197 ns                                ; 174.00 MHz ( period = 5.747 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[43]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.437 ns                ;
; 1.197 ns                                ; 174.00 MHz ( period = 5.747 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[42]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.437 ns                ;
; 1.197 ns                                ; 174.00 MHz ( period = 5.747 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[46]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.437 ns                ;
; 1.197 ns                                ; 174.00 MHz ( period = 5.747 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[47]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.437 ns                ;
; 1.197 ns                                ; 174.00 MHz ( period = 5.747 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[39]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.437 ns                ;
; 1.197 ns                                ; 174.00 MHz ( period = 5.747 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[44]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.437 ns                ;
; 1.197 ns                                ; 174.00 MHz ( period = 5.747 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[23]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.437 ns                ;
; 1.197 ns                                ; 174.00 MHz ( period = 5.747 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[6]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.437 ns                ;
; 1.197 ns                                ; 174.00 MHz ( period = 5.747 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[5]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.437 ns                ;
; 1.197 ns                                ; 174.00 MHz ( period = 5.747 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[40]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.437 ns                ;
; 1.197 ns                                ; 174.00 MHz ( period = 5.747 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[8]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.437 ns                ;
; 1.197 ns                                ; 174.00 MHz ( period = 5.747 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[9]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.437 ns                ;
; 1.197 ns                                ; 174.00 MHz ( period = 5.747 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[45]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.437 ns                ;
; 1.197 ns                                ; 174.00 MHz ( period = 5.747 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[4]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.437 ns                ;
; 1.197 ns                                ; 174.00 MHz ( period = 5.747 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[22]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.437 ns                ;
; 1.200 ns                                ; 174.09 MHz ( period = 5.744 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[18]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.434 ns                ;
; 1.200 ns                                ; 174.09 MHz ( period = 5.744 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[11]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.434 ns                ;
; 1.200 ns                                ; 174.09 MHz ( period = 5.744 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[7]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.434 ns                ;
; 1.200 ns                                ; 174.09 MHz ( period = 5.744 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[21]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.434 ns                ;
; 1.200 ns                                ; 174.09 MHz ( period = 5.744 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[1]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.434 ns                ;
; 1.200 ns                                ; 174.09 MHz ( period = 5.744 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[0]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.434 ns                ;
; 1.200 ns                                ; 174.09 MHz ( period = 5.744 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[10]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.434 ns                ;
; 1.200 ns                                ; 174.09 MHz ( period = 5.744 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[13]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.434 ns                ;
; 1.200 ns                                ; 174.09 MHz ( period = 5.744 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[14]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.434 ns                ;
; 1.200 ns                                ; 174.09 MHz ( period = 5.744 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[12]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.434 ns                ;
; 1.200 ns                                ; 174.09 MHz ( period = 5.744 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[20]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.634 ns                  ; 5.434 ns                ;
; 1.206 ns                                ; 174.28 MHz ( period = 5.738 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[32]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.635 ns                  ; 5.429 ns                ;
; 1.206 ns                                ; 174.28 MHz ( period = 5.738 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[24]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.635 ns                  ; 5.429 ns                ;
; 1.206 ns                                ; 174.28 MHz ( period = 5.738 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[25]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.635 ns                  ; 5.429 ns                ;
; 1.206 ns                                ; 174.28 MHz ( period = 5.738 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[27]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.635 ns                  ; 5.429 ns                ;
; 1.206 ns                                ; 174.28 MHz ( period = 5.738 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[29]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.635 ns                  ; 5.429 ns                ;
; 1.206 ns                                ; 174.28 MHz ( period = 5.738 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[26]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.635 ns                  ; 5.429 ns                ;
; 1.206 ns                                ; 174.28 MHz ( period = 5.738 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[30]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.635 ns                  ; 5.429 ns                ;
; 1.206 ns                                ; 174.28 MHz ( period = 5.738 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[31]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.635 ns                  ; 5.429 ns                ;
; 1.206 ns                                ; 174.28 MHz ( period = 5.738 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[28]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.635 ns                  ; 5.429 ns                ;
; 1.218 ns                                ; 174.64 MHz ( period = 5.726 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[2]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.653 ns                  ; 5.435 ns                ;
; 1.218 ns                                ; 174.64 MHz ( period = 5.726 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[19]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.653 ns                  ; 5.435 ns                ;
; 1.218 ns                                ; 174.64 MHz ( period = 5.726 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[15]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.653 ns                  ; 5.435 ns                ;
; 1.222 ns                                ; 174.76 MHz ( period = 5.722 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[36]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.653 ns                  ; 5.431 ns                ;
; 1.222 ns                                ; 174.76 MHz ( period = 5.722 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[37]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.653 ns                  ; 5.431 ns                ;
; 1.222 ns                                ; 174.76 MHz ( period = 5.722 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[34]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.653 ns                  ; 5.431 ns                ;
; 1.222 ns                                ; 174.76 MHz ( period = 5.722 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[3]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.653 ns                  ; 5.431 ns                ;
; 1.222 ns                                ; 174.76 MHz ( period = 5.722 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[17]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.653 ns                  ; 5.431 ns                ;
; 1.222 ns                                ; 174.76 MHz ( period = 5.722 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[16]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.653 ns                  ; 5.431 ns                ;
; 1.222 ns                                ; 174.76 MHz ( period = 5.722 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[35]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.653 ns                  ; 5.431 ns                ;
; 1.222 ns                                ; 174.76 MHz ( period = 5.722 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[38]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.653 ns                  ; 5.431 ns                ;
; 1.222 ns                                ; 174.76 MHz ( period = 5.722 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|rdata[33]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.653 ns                  ; 5.431 ns                ;
; 1.227 ns                                ; 174.92 MHz ( period = 5.717 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[41]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.412 ns                ;
; 1.227 ns                                ; 174.92 MHz ( period = 5.717 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[43]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.412 ns                ;
; 1.227 ns                                ; 174.92 MHz ( period = 5.717 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[42]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.412 ns                ;
; 1.227 ns                                ; 174.92 MHz ( period = 5.717 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[46]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.412 ns                ;
; 1.227 ns                                ; 174.92 MHz ( period = 5.717 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[47]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.412 ns                ;
; 1.227 ns                                ; 174.92 MHz ( period = 5.717 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[39]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.412 ns                ;
; 1.227 ns                                ; 174.92 MHz ( period = 5.717 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[44]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.412 ns                ;
; 1.227 ns                                ; 174.92 MHz ( period = 5.717 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[23]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.412 ns                ;
; 1.227 ns                                ; 174.92 MHz ( period = 5.717 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[6]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.412 ns                ;
; 1.227 ns                                ; 174.92 MHz ( period = 5.717 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[5]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.412 ns                ;
; 1.227 ns                                ; 174.92 MHz ( period = 5.717 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[40]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.412 ns                ;
; 1.227 ns                                ; 174.92 MHz ( period = 5.717 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[8]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.412 ns                ;
; 1.227 ns                                ; 174.92 MHz ( period = 5.717 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[9]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.412 ns                ;
; 1.227 ns                                ; 174.92 MHz ( period = 5.717 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[45]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.412 ns                ;
; 1.227 ns                                ; 174.92 MHz ( period = 5.717 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[4]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.412 ns                ;
; 1.227 ns                                ; 174.92 MHz ( period = 5.717 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[22]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.412 ns                ;
; 1.230 ns                                ; 175.01 MHz ( period = 5.714 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[18]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.409 ns                ;
; 1.230 ns                                ; 175.01 MHz ( period = 5.714 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[11]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.409 ns                ;
; 1.230 ns                                ; 175.01 MHz ( period = 5.714 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[7]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.409 ns                ;
; 1.230 ns                                ; 175.01 MHz ( period = 5.714 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[21]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.409 ns                ;
; 1.230 ns                                ; 175.01 MHz ( period = 5.714 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[1]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.409 ns                ;
; 1.230 ns                                ; 175.01 MHz ( period = 5.714 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[0]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.409 ns                ;
; 1.230 ns                                ; 175.01 MHz ( period = 5.714 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[10]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.409 ns                ;
; 1.230 ns                                ; 175.01 MHz ( period = 5.714 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[13]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.409 ns                ;
; 1.230 ns                                ; 175.01 MHz ( period = 5.714 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[14]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.409 ns                ;
; 1.230 ns                                ; 175.01 MHz ( period = 5.714 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[12]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.409 ns                ;
; 1.230 ns                                ; 175.01 MHz ( period = 5.714 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[20]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.409 ns                ;
; 1.232 ns                                ; 175.07 MHz ( period = 5.712 ns )                    ; NWire_rcv:M_IQ|tb_width[5]   ; NWire_rcv:M_IQ|resync            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.685 ns                  ; 5.453 ns                ;
; 1.236 ns                                ; 175.19 MHz ( period = 5.708 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[32]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.640 ns                  ; 5.404 ns                ;
; 1.236 ns                                ; 175.19 MHz ( period = 5.708 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[24]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.640 ns                  ; 5.404 ns                ;
; 1.236 ns                                ; 175.19 MHz ( period = 5.708 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[25]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.640 ns                  ; 5.404 ns                ;
; 1.236 ns                                ; 175.19 MHz ( period = 5.708 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[27]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.640 ns                  ; 5.404 ns                ;
; 1.236 ns                                ; 175.19 MHz ( period = 5.708 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[29]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.640 ns                  ; 5.404 ns                ;
; 1.236 ns                                ; 175.19 MHz ( period = 5.708 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[26]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.640 ns                  ; 5.404 ns                ;
; 1.236 ns                                ; 175.19 MHz ( period = 5.708 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[30]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.640 ns                  ; 5.404 ns                ;
; 1.236 ns                                ; 175.19 MHz ( period = 5.708 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[31]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.640 ns                  ; 5.404 ns                ;
; 1.236 ns                                ; 175.19 MHz ( period = 5.708 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[28]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.640 ns                  ; 5.404 ns                ;
; 1.248 ns                                ; 175.56 MHz ( period = 5.696 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[2]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.658 ns                  ; 5.410 ns                ;
; 1.248 ns                                ; 175.56 MHz ( period = 5.696 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[19]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.658 ns                  ; 5.410 ns                ;
; 1.248 ns                                ; 175.56 MHz ( period = 5.696 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[15]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.658 ns                  ; 5.410 ns                ;
; 1.252 ns                                ; 175.69 MHz ( period = 5.692 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[36]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.658 ns                  ; 5.406 ns                ;
; 1.252 ns                                ; 175.69 MHz ( period = 5.692 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[37]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.658 ns                  ; 5.406 ns                ;
; 1.252 ns                                ; 175.69 MHz ( period = 5.692 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[34]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.658 ns                  ; 5.406 ns                ;
; 1.252 ns                                ; 175.69 MHz ( period = 5.692 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[3]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.658 ns                  ; 5.406 ns                ;
; 1.252 ns                                ; 175.69 MHz ( period = 5.692 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[17]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.658 ns                  ; 5.406 ns                ;
; 1.252 ns                                ; 175.69 MHz ( period = 5.692 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[16]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.658 ns                  ; 5.406 ns                ;
; 1.252 ns                                ; 175.69 MHz ( period = 5.692 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[35]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.658 ns                  ; 5.406 ns                ;
; 1.252 ns                                ; 175.69 MHz ( period = 5.692 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[38]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.658 ns                  ; 5.406 ns                ;
; 1.252 ns                                ; 175.69 MHz ( period = 5.692 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]     ; NWire_rcv:M_IQ|rdata[33]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.658 ns                  ; 5.406 ns                ;
; 1.263 ns                                ; 176.03 MHz ( period = 5.681 ns )                    ; NWire_rcv:M_IQ|tb_width[0]   ; NWire_rcv:M_IQ|resync            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.417 ns                ;
; 1.263 ns                                ; 176.03 MHz ( period = 5.681 ns )                    ; NWire_rcv:M_IQ|tb_width[6]   ; NWire_rcv:M_IQ|resync            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.685 ns                  ; 5.422 ns                ;
; 1.399 ns                                ; 180.34 MHz ( period = 5.545 ns )                    ; NWire_rcv:P_MIC|tb_width[1]  ; NWire_rcv:P_MIC|resync           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.681 ns                  ; 5.282 ns                ;
; 1.406 ns                                ; 180.57 MHz ( period = 5.538 ns )                    ; NWire_rcv:P_MIC|tb_width[2]  ; NWire_rcv:P_MIC|resync           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.681 ns                  ; 5.275 ns                ;
; 1.420 ns                                ; 181.03 MHz ( period = 5.524 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[41]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.241 ns                ;
; 1.420 ns                                ; 181.03 MHz ( period = 5.524 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[43]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.241 ns                ;
; 1.420 ns                                ; 181.03 MHz ( period = 5.524 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[42]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.241 ns                ;
; 1.420 ns                                ; 181.03 MHz ( period = 5.524 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[46]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.241 ns                ;
; 1.420 ns                                ; 181.03 MHz ( period = 5.524 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[47]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.241 ns                ;
; 1.420 ns                                ; 181.03 MHz ( period = 5.524 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[39]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.241 ns                ;
; 1.420 ns                                ; 181.03 MHz ( period = 5.524 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[44]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.241 ns                ;
; 1.420 ns                                ; 181.03 MHz ( period = 5.524 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[23]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.241 ns                ;
; 1.420 ns                                ; 181.03 MHz ( period = 5.524 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[6]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.241 ns                ;
; 1.420 ns                                ; 181.03 MHz ( period = 5.524 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[5]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.241 ns                ;
; 1.420 ns                                ; 181.03 MHz ( period = 5.524 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[40]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.241 ns                ;
; 1.420 ns                                ; 181.03 MHz ( period = 5.524 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[8]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.241 ns                ;
; 1.420 ns                                ; 181.03 MHz ( period = 5.524 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[9]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.241 ns                ;
; 1.420 ns                                ; 181.03 MHz ( period = 5.524 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[45]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.241 ns                ;
; 1.420 ns                                ; 181.03 MHz ( period = 5.524 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[4]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.241 ns                ;
; 1.420 ns                                ; 181.03 MHz ( period = 5.524 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[22]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.241 ns                ;
; 1.423 ns                                ; 181.13 MHz ( period = 5.521 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[18]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.238 ns                ;
; 1.423 ns                                ; 181.13 MHz ( period = 5.521 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[11]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.238 ns                ;
; 1.423 ns                                ; 181.13 MHz ( period = 5.521 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[7]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.238 ns                ;
; 1.423 ns                                ; 181.13 MHz ( period = 5.521 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[21]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.238 ns                ;
; 1.423 ns                                ; 181.13 MHz ( period = 5.521 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[1]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.238 ns                ;
; 1.423 ns                                ; 181.13 MHz ( period = 5.521 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[0]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.238 ns                ;
; 1.423 ns                                ; 181.13 MHz ( period = 5.521 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[10]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.238 ns                ;
; 1.423 ns                                ; 181.13 MHz ( period = 5.521 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[13]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.238 ns                ;
; 1.423 ns                                ; 181.13 MHz ( period = 5.521 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[14]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.238 ns                ;
; 1.423 ns                                ; 181.13 MHz ( period = 5.521 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[12]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.238 ns                ;
; 1.423 ns                                ; 181.13 MHz ( period = 5.521 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[20]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.238 ns                ;
; 1.429 ns                                ; 181.32 MHz ( period = 5.515 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[32]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.662 ns                  ; 5.233 ns                ;
; 1.429 ns                                ; 181.32 MHz ( period = 5.515 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[24]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.662 ns                  ; 5.233 ns                ;
; 1.429 ns                                ; 181.32 MHz ( period = 5.515 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[25]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.662 ns                  ; 5.233 ns                ;
; 1.429 ns                                ; 181.32 MHz ( period = 5.515 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[27]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.662 ns                  ; 5.233 ns                ;
; 1.429 ns                                ; 181.32 MHz ( period = 5.515 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[29]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.662 ns                  ; 5.233 ns                ;
; 1.429 ns                                ; 181.32 MHz ( period = 5.515 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[26]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.662 ns                  ; 5.233 ns                ;
; 1.429 ns                                ; 181.32 MHz ( period = 5.515 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[30]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.662 ns                  ; 5.233 ns                ;
; 1.429 ns                                ; 181.32 MHz ( period = 5.515 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[31]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.662 ns                  ; 5.233 ns                ;
; 1.429 ns                                ; 181.32 MHz ( period = 5.515 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[28]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.662 ns                  ; 5.233 ns                ;
; 1.441 ns                                ; 181.72 MHz ( period = 5.503 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[2]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.239 ns                ;
; 1.441 ns                                ; 181.72 MHz ( period = 5.503 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[19]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.239 ns                ;
; 1.441 ns                                ; 181.72 MHz ( period = 5.503 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[15]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.239 ns                ;
; 1.445 ns                                ; 181.85 MHz ( period = 5.499 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[36]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.235 ns                ;
; 1.445 ns                                ; 181.85 MHz ( period = 5.499 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[37]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.235 ns                ;
; 1.445 ns                                ; 181.85 MHz ( period = 5.499 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[34]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.235 ns                ;
; 1.445 ns                                ; 181.85 MHz ( period = 5.499 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[3]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.235 ns                ;
; 1.445 ns                                ; 181.85 MHz ( period = 5.499 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[17]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.235 ns                ;
; 1.445 ns                                ; 181.85 MHz ( period = 5.499 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[16]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.235 ns                ;
; 1.445 ns                                ; 181.85 MHz ( period = 5.499 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[35]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.235 ns                ;
; 1.445 ns                                ; 181.85 MHz ( period = 5.499 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[38]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.235 ns                ;
; 1.445 ns                                ; 181.85 MHz ( period = 5.499 ns )                    ; NWire_rcv:M_IQ|TB_state~11   ; NWire_rcv:M_IQ|rdata[33]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.235 ns                ;
; 1.448 ns                                ; 181.95 MHz ( period = 5.496 ns )                    ; NWire_rcv:M_IQ|tb_width[3]   ; NWire_rcv:M_IQ|resync            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.232 ns                ;
; 1.477 ns                                ; 182.92 MHz ( period = 5.467 ns )                    ; NWire_xmit:M_LRAudio|bcnt[1] ; NWire_xmit:M_LRAudio|data_cnt[4] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.677 ns                  ; 5.200 ns                ;
; 1.480 ns                                ; 183.02 MHz ( period = 5.464 ns )                    ; NWire_rcv:M_IQ|tb_width[4]   ; NWire_rcv:M_IQ|resync            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.200 ns                ;
; 1.501 ns                                ; 183.72 MHz ( period = 5.443 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[41]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.138 ns                ;
; 1.501 ns                                ; 183.72 MHz ( period = 5.443 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[43]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.138 ns                ;
; 1.501 ns                                ; 183.72 MHz ( period = 5.443 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[42]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.138 ns                ;
; 1.501 ns                                ; 183.72 MHz ( period = 5.443 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[46]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.138 ns                ;
; 1.501 ns                                ; 183.72 MHz ( period = 5.443 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[47]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.138 ns                ;
; 1.501 ns                                ; 183.72 MHz ( period = 5.443 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[39]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.138 ns                ;
; 1.501 ns                                ; 183.72 MHz ( period = 5.443 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[44]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.138 ns                ;
; 1.501 ns                                ; 183.72 MHz ( period = 5.443 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[23]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.138 ns                ;
; 1.501 ns                                ; 183.72 MHz ( period = 5.443 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[6]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.138 ns                ;
; 1.501 ns                                ; 183.72 MHz ( period = 5.443 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[5]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.138 ns                ;
; 1.501 ns                                ; 183.72 MHz ( period = 5.443 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[40]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.138 ns                ;
; 1.501 ns                                ; 183.72 MHz ( period = 5.443 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[8]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.138 ns                ;
; 1.501 ns                                ; 183.72 MHz ( period = 5.443 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[9]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.138 ns                ;
; 1.501 ns                                ; 183.72 MHz ( period = 5.443 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[45]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.138 ns                ;
; 1.501 ns                                ; 183.72 MHz ( period = 5.443 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[4]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.138 ns                ;
; 1.501 ns                                ; 183.72 MHz ( period = 5.443 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[22]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.138 ns                ;
; 1.504 ns                                ; 183.82 MHz ( period = 5.440 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[18]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.135 ns                ;
; 1.504 ns                                ; 183.82 MHz ( period = 5.440 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[11]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.135 ns                ;
; 1.504 ns                                ; 183.82 MHz ( period = 5.440 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[7]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.135 ns                ;
; 1.504 ns                                ; 183.82 MHz ( period = 5.440 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[21]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.135 ns                ;
; 1.504 ns                                ; 183.82 MHz ( period = 5.440 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[1]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.135 ns                ;
; 1.504 ns                                ; 183.82 MHz ( period = 5.440 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[0]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.135 ns                ;
; 1.504 ns                                ; 183.82 MHz ( period = 5.440 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[10]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.135 ns                ;
; 1.504 ns                                ; 183.82 MHz ( period = 5.440 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[13]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.135 ns                ;
; 1.504 ns                                ; 183.82 MHz ( period = 5.440 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[14]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.135 ns                ;
; 1.504 ns                                ; 183.82 MHz ( period = 5.440 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[12]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.135 ns                ;
; 1.504 ns                                ; 183.82 MHz ( period = 5.440 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[20]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.639 ns                  ; 5.135 ns                ;
; 1.506 ns                                ; 183.89 MHz ( period = 5.438 ns )                    ; NWire_xmit:P_IQPWM|bcnt[5]   ; NWire_xmit:P_IQPWM|id[20]        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.687 ns                  ; 5.181 ns                ;
; 1.506 ns                                ; 183.89 MHz ( period = 5.438 ns )                    ; NWire_xmit:P_IQPWM|bcnt[5]   ; NWire_xmit:P_IQPWM|id[19]        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.687 ns                  ; 5.181 ns                ;
; 1.506 ns                                ; 183.89 MHz ( period = 5.438 ns )                    ; NWire_xmit:P_IQPWM|bcnt[5]   ; NWire_xmit:P_IQPWM|id[18]        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.687 ns                  ; 5.181 ns                ;
; 1.510 ns                                ; 184.03 MHz ( period = 5.434 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[32]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.640 ns                  ; 5.130 ns                ;
; 1.510 ns                                ; 184.03 MHz ( period = 5.434 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[24]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.640 ns                  ; 5.130 ns                ;
; 1.510 ns                                ; 184.03 MHz ( period = 5.434 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[25]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.640 ns                  ; 5.130 ns                ;
; 1.510 ns                                ; 184.03 MHz ( period = 5.434 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[27]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.640 ns                  ; 5.130 ns                ;
; 1.510 ns                                ; 184.03 MHz ( period = 5.434 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[29]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.640 ns                  ; 5.130 ns                ;
; 1.510 ns                                ; 184.03 MHz ( period = 5.434 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[26]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.640 ns                  ; 5.130 ns                ;
; 1.510 ns                                ; 184.03 MHz ( period = 5.434 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[30]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.640 ns                  ; 5.130 ns                ;
; 1.510 ns                                ; 184.03 MHz ( period = 5.434 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[31]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.640 ns                  ; 5.130 ns                ;
; 1.510 ns                                ; 184.03 MHz ( period = 5.434 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[28]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.640 ns                  ; 5.130 ns                ;
; 1.522 ns                                ; 184.43 MHz ( period = 5.422 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[2]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.658 ns                  ; 5.136 ns                ;
; 1.522 ns                                ; 184.43 MHz ( period = 5.422 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[19]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.658 ns                  ; 5.136 ns                ;
; 1.522 ns                                ; 184.43 MHz ( period = 5.422 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[15]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.658 ns                  ; 5.136 ns                ;
; 1.526 ns                                ; 184.57 MHz ( period = 5.418 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[36]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.658 ns                  ; 5.132 ns                ;
; 1.526 ns                                ; 184.57 MHz ( period = 5.418 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]     ; NWire_rcv:M_IQ|rdata[37]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.658 ns                  ; 5.132 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                              ;                                  ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IF_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                          ; To                                                                                                                                                                        ; From Clock                                 ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; 0.327 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[5]       ; NWire_rcv:M_IQ|DIFF_CLK.xd0[5]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.462 ns                  ; 2.135 ns                ;
; 0.331 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[2]       ; NWire_rcv:M_IQ|DIFF_CLK.xd0[2]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.462 ns                  ; 2.131 ns                ;
; 0.348 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[0]       ; NWire_rcv:M_IQ|DIFF_CLK.xd0[0]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.462 ns                  ; 2.114 ns                ;
; 0.620 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[31]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[31]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.499 ns                  ; 1.879 ns                ;
; 0.620 ns                                ; None                                                ; NWire_xmit:M_LRAudio|irdy     ; NWire_xmit:M_LRAudio|DIFF_CLK.xr0                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.460 ns                  ; 1.840 ns                ;
; 0.635 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[13]     ; NWire_rcv:P_MIC|DIFF_CLK.xd0[13]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.467 ns                  ; 1.832 ns                ;
; 0.641 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[15]     ; NWire_rcv:P_MIC|DIFF_CLK.xd0[15]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.466 ns                  ; 1.825 ns                ;
; 0.642 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[9]      ; NWire_rcv:P_MIC|DIFF_CLK.xd0[9]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.468 ns                  ; 1.826 ns                ;
; 0.651 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[0]      ; NWire_rcv:P_MIC|DIFF_CLK.xd0[0]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.467 ns                  ; 1.816 ns                ;
; 0.660 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[10]     ; NWire_rcv:P_MIC|DIFF_CLK.xd0[10]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.466 ns                  ; 1.806 ns                ;
; 0.667 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[28]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[28]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.478 ns                  ; 1.811 ns                ;
; 0.680 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[30]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[30]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.499 ns                  ; 1.819 ns                ;
; 0.683 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[27]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[27]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.499 ns                  ; 1.816 ns                ;
; 0.695 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[18]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[18]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.474 ns                  ; 1.779 ns                ;
; 0.702 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[36]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[36]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.474 ns                  ; 1.772 ns                ;
; 0.865 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[43]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[43]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.501 ns                  ; 1.636 ns                ;
; 0.874 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[22]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[22]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.482 ns                  ; 1.608 ns                ;
; 0.981 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[3]      ; NWire_rcv:P_MIC|DIFF_CLK.xd0[3]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.470 ns                  ; 1.489 ns                ;
; 1.009 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[4]      ; NWire_rcv:P_MIC|DIFF_CLK.xd0[4]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.474 ns                  ; 1.465 ns                ;
; 1.017 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[8]       ; NWire_rcv:M_IQ|DIFF_CLK.xd0[8]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.482 ns                  ; 1.465 ns                ;
; 1.020 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[32]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[32]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.482 ns                  ; 1.462 ns                ;
; 1.021 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[12]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[12]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.479 ns                  ; 1.458 ns                ;
; 1.027 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[46]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[46]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.503 ns                  ; 1.476 ns                ;
; 1.028 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[47]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[47]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.500 ns                  ; 1.472 ns                ;
; 1.032 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[23]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[23]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.503 ns                  ; 1.471 ns                ;
; 1.032 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[45]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[45]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.482 ns                  ; 1.450 ns                ;
; 1.035 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[13]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[13]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.482 ns                  ; 1.447 ns                ;
; 1.035 ns                                ; None                                                ; NWire_rcv:SPD|idata[2]        ; NWire_rcv:SPD|DIFF_CLK.xd0[2]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.488 ns                  ; 1.453 ns                ;
; 1.036 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[44]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[44]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.482 ns                  ; 1.446 ns                ;
; 1.037 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[41]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[41]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.503 ns                  ; 1.466 ns                ;
; 1.037 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[40]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[40]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.482 ns                  ; 1.445 ns                ;
; 1.038 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[24]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[24]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.482 ns                  ; 1.444 ns                ;
; 1.039 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[7]       ; NWire_rcv:M_IQ|DIFF_CLK.xd0[7]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.501 ns                  ; 1.462 ns                ;
; 1.044 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[14]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[14]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.500 ns                  ; 1.456 ns                ;
; 1.048 ns                                ; None                                                ; NWire_rcv:SPD|idata[13]       ; NWire_rcv:SPD|DIFF_CLK.xd0[13]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.487 ns                  ; 1.439 ns                ;
; 1.057 ns                                ; None                                                ; NWire_rcv:SPD|idata[10]       ; NWire_rcv:SPD|DIFF_CLK.xd0[10]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.475 ns                  ; 1.418 ns                ;
; 1.060 ns                                ; None                                                ; NWire_rcv:SPD|idata[5]        ; NWire_rcv:SPD|DIFF_CLK.xd0[5]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.476 ns                  ; 1.416 ns                ;
; 1.063 ns                                ; None                                                ; NWire_rcv:SPD|idata[0]        ; NWire_rcv:SPD|DIFF_CLK.xd0[0]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.421 ns                ;
; 1.067 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[11]     ; NWire_rcv:P_MIC|DIFF_CLK.xd0[11]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.480 ns                  ; 1.413 ns                ;
; 1.082 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[39]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[39]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.480 ns                  ; 1.398 ns                ;
; 1.085 ns                                ; None                                                ; NWire_xmit:M_LRAudio|iack     ; NWire_xmit:M_LRAudio|DIFF_CLK.xa0                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.400 ns                ;
; 1.095 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[34]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[34]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.480 ns                  ; 1.385 ns                ;
; 1.097 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[8]      ; NWire_rcv:P_MIC|DIFF_CLK.xd0[8]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.481 ns                  ; 1.384 ns                ;
; 1.099 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[7]      ; NWire_rcv:P_MIC|DIFF_CLK.xd0[7]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.481 ns                  ; 1.382 ns                ;
; 1.287 ns                                ; None                                                ; NWire_rcv:SPD|idata[6]        ; NWire_rcv:SPD|DIFF_CLK.xd0[6]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.196 ns                ;
; 1.289 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[4]       ; NWire_rcv:M_IQ|DIFF_CLK.xd0[4]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.194 ns                ;
; 1.290 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[19]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[19]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.193 ns                ;
; 1.290 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[20]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[20]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.193 ns                ;
; 1.291 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[35]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[35]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.193 ns                ;
; 1.291 ns                                ; None                                                ; NWire_rcv:SPD|idata[14]       ; NWire_rcv:SPD|DIFF_CLK.xd0[14]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.192 ns                ;
; 1.365 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[1]      ; NWire_rcv:P_MIC|DIFF_CLK.xd0[1]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.118 ns                ;
; 1.427 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[26]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[26]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.056 ns                ;
; 1.428 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[42]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[42]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.055 ns                ;
; 1.429 ns                                ; None                                                ; NWire_rcv:SPD|idata[1]        ; NWire_rcv:SPD|DIFF_CLK.xd0[1]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.054 ns                ;
; 1.430 ns                                ; None                                                ; NWire_rcv:SPD|idata[8]        ; NWire_rcv:SPD|DIFF_CLK.xd0[8]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.053 ns                ;
; 1.430 ns                                ; None                                                ; NWire_xmit:P_IQPWM|iack       ; NWire_xmit:P_IQPWM|DIFF_CLK.xa0                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.055 ns                ;
; 1.431 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[1]       ; NWire_rcv:M_IQ|DIFF_CLK.xd0[1]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.481 ns                  ; 1.050 ns                ;
; 1.431 ns                                ; None                                                ; NWire_rcv:SPD|idata[15]       ; NWire_rcv:SPD|DIFF_CLK.xd0[15]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.052 ns                ;
; 1.432 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[38]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[38]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.052 ns                ;
; 1.435 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[6]      ; NWire_rcv:P_MIC|DIFF_CLK.xd0[6]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.048 ns                ;
; 1.436 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[33]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[33]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.048 ns                ;
; 1.437 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[5]      ; NWire_rcv:P_MIC|DIFF_CLK.xd0[5]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.046 ns                ;
; 1.437 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[21]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[21]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.046 ns                ;
; 1.438 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[25]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[25]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.045 ns                ;
; 1.438 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[10]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[10]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.046 ns                ;
; 1.438 ns                                ; None                                                ; NWire_rcv:SPD|idata[7]        ; NWire_rcv:SPD|DIFF_CLK.xd0[7]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.045 ns                ;
; 1.439 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[37]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[37]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.045 ns                ;
; 1.440 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[29]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[29]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.044 ns                ;
; 1.444 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[2]      ; NWire_rcv:P_MIC|DIFF_CLK.xd0[2]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.039 ns                ;
; 1.445 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[17]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[17]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.038 ns                ;
; 1.445 ns                                ; None                                                ; NWire_rcv:SPD|idata[9]        ; NWire_rcv:SPD|DIFF_CLK.xd0[9]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.038 ns                ;
; 1.446 ns                                ; None                                                ; NWire_rcv:SPD|idata[4]        ; NWire_rcv:SPD|DIFF_CLK.xd0[4]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.037 ns                ;
; 1.449 ns                                ; None                                                ; NWire_rcv:SPD|idata[11]       ; NWire_rcv:SPD|DIFF_CLK.xd0[11]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.035 ns                ;
; 1.512 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[16]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[16]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.972 ns                ;
; 1.517 ns                                ; None                                                ; NWire_xmit:P_IQPWM|irdy       ; NWire_xmit:P_IQPWM|DIFF_CLK.xr0                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 0.968 ns                ;
; 1.521 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[12]     ; NWire_rcv:P_MIC|DIFF_CLK.xd0[12]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 0.962 ns                ;
; 1.522 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[15]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[15]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 0.961 ns                ;
; 1.527 ns                                ; None                                                ; NWire_rcv:SPD|idata[12]       ; NWire_rcv:SPD|DIFF_CLK.xd0[12]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 0.956 ns                ;
; 1.527 ns                                ; None                                                ; NWire_rcv:SPD|idata[3]        ; NWire_rcv:SPD|DIFF_CLK.xd0[3]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 0.956 ns                ;
; 1.642 ns                                ; None                                                ; NWire_rcv:M_IQ|irdy           ; NWire_rcv:M_IQ|DIFF_CLK.xr0                                                                                                                                               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.502 ns                  ; 0.860 ns                ;
; 1.738 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[9]       ; NWire_rcv:M_IQ|DIFF_CLK.xd0[9]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.746 ns                ;
; 1.738 ns                                ; None                                                ; NWire_rcv:SPD|irdy            ; NWire_rcv:SPD|DIFF_CLK.xr0                                                                                                                                                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.746 ns                ;
; 1.747 ns                                ; None                                                ; NWire_rcv:P_MIC|irdy          ; NWire_rcv:P_MIC|DIFF_CLK.xr0                                                                                                                                              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.737 ns                ;
; 1.748 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[14]     ; NWire_rcv:P_MIC|DIFF_CLK.xd0[14]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.736 ns                ;
; 1.748 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[6]       ; NWire_rcv:M_IQ|DIFF_CLK.xd0[6]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.736 ns                ;
; 1.749 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[3]       ; NWire_rcv:M_IQ|DIFF_CLK.xd0[3]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.735 ns                ;
; 1.749 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[11]      ; NWire_rcv:M_IQ|DIFF_CLK.xd0[11]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.735 ns                ;
; 10.322 ns                               ; 95.14 MHz ( period = 10.511 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.593 ns                 ; 10.271 ns               ;
; 10.446 ns                               ; 96.27 MHz ( period = 10.387 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.593 ns                 ; 10.147 ns               ;
; 10.541 ns                               ; 97.16 MHz ( period = 10.292 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.624 ns                 ; 10.083 ns               ;
; 10.618 ns                               ; 97.90 MHz ( period = 10.215 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg11  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.605 ns                 ; 9.987 ns                ;
; 10.618 ns                               ; 97.90 MHz ( period = 10.215 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg10  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.605 ns                 ; 9.987 ns                ;
; 10.618 ns                               ; 97.90 MHz ( period = 10.215 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg9   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.605 ns                 ; 9.987 ns                ;
; 10.618 ns                               ; 97.90 MHz ( period = 10.215 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg8   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.605 ns                 ; 9.987 ns                ;
; 10.618 ns                               ; 97.90 MHz ( period = 10.215 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg7   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.605 ns                 ; 9.987 ns                ;
; 10.618 ns                               ; 97.90 MHz ( period = 10.215 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg6   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.605 ns                 ; 9.987 ns                ;
; 10.618 ns                               ; 97.90 MHz ( period = 10.215 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg5   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.605 ns                 ; 9.987 ns                ;
; 10.618 ns                               ; 97.90 MHz ( period = 10.215 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg4   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.605 ns                 ; 9.987 ns                ;
; 10.618 ns                               ; 97.90 MHz ( period = 10.215 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg3   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.605 ns                 ; 9.987 ns                ;
; 10.618 ns                               ; 97.90 MHz ( period = 10.215 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg2   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.605 ns                 ; 9.987 ns                ;
; 10.618 ns                               ; 97.90 MHz ( period = 10.215 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg1   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.605 ns                 ; 9.987 ns                ;
; 10.618 ns                               ; 97.90 MHz ( period = 10.215 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.605 ns                 ; 9.987 ns                ;
; 10.618 ns                               ; 97.90 MHz ( period = 10.215 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.585 ns                 ; 9.967 ns                ;
; 10.618 ns                               ; 97.90 MHz ( period = 10.215 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_we_reg         ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.605 ns                 ; 9.987 ns                ;
; 10.620 ns                               ; 97.91 MHz ( period = 10.213 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.593 ns                 ; 9.973 ns                ;
; 10.638 ns                               ; 98.09 MHz ( period = 10.195 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg11 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.597 ns                 ; 9.959 ns                ;
; 10.638 ns                               ; 98.09 MHz ( period = 10.195 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg10 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.597 ns                 ; 9.959 ns                ;
; 10.638 ns                               ; 98.09 MHz ( period = 10.195 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg9  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.597 ns                 ; 9.959 ns                ;
; 10.638 ns                               ; 98.09 MHz ( period = 10.195 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg8  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.597 ns                 ; 9.959 ns                ;
; 10.638 ns                               ; 98.09 MHz ( period = 10.195 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg7  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.597 ns                 ; 9.959 ns                ;
; 10.638 ns                               ; 98.09 MHz ( period = 10.195 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg6  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.597 ns                 ; 9.959 ns                ;
; 10.638 ns                               ; 98.09 MHz ( period = 10.195 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg5  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.597 ns                 ; 9.959 ns                ;
; 10.638 ns                               ; 98.09 MHz ( period = 10.195 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg4  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.597 ns                 ; 9.959 ns                ;
; 10.638 ns                               ; 98.09 MHz ( period = 10.195 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg3  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.597 ns                 ; 9.959 ns                ;
; 10.638 ns                               ; 98.09 MHz ( period = 10.195 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg2  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.597 ns                 ; 9.959 ns                ;
; 10.638 ns                               ; 98.09 MHz ( period = 10.195 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg1  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.597 ns                 ; 9.959 ns                ;
; 10.638 ns                               ; 98.09 MHz ( period = 10.195 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.597 ns                 ; 9.959 ns                ;
; 10.638 ns                               ; 98.09 MHz ( period = 10.195 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.577 ns                 ; 9.939 ns                ;
; 10.638 ns                               ; 98.09 MHz ( period = 10.195 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_we_reg        ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.597 ns                 ; 9.959 ns                ;
; 10.665 ns                               ; 98.35 MHz ( period = 10.168 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.624 ns                 ; 9.959 ns                ;
; 10.839 ns                               ; 100.06 MHz ( period = 9.994 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.624 ns                 ; 9.785 ns                ;
; 10.941 ns                               ; 101.09 MHz ( period = 9.892 ns )                    ; IF_PWM_state~14               ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a6~portb_address_reg10                                                                            ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.637 ns                 ; 9.696 ns                ;
; 10.942 ns                               ; 101.10 MHz ( period = 9.891 ns )                    ; IF_PWM_state~14               ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a8~portb_address_reg6                                                                             ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.643 ns                 ; 9.701 ns                ;
; 10.963 ns                               ; 101.32 MHz ( period = 9.870 ns )                    ; IF_PWM_state~14               ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a8~portb_address_reg10                                                                            ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.643 ns                 ; 9.680 ns                ;
; 10.998 ns                               ; 101.68 MHz ( period = 9.835 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a9~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.596 ns                 ; 9.598 ns                ;
; 11.005 ns                               ; 101.75 MHz ( period = 9.828 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_address_reg11 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.569 ns                 ; 9.564 ns                ;
; 11.005 ns                               ; 101.75 MHz ( period = 9.828 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_address_reg10 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.569 ns                 ; 9.564 ns                ;
; 11.005 ns                               ; 101.75 MHz ( period = 9.828 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_address_reg9  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.569 ns                 ; 9.564 ns                ;
; 11.005 ns                               ; 101.75 MHz ( period = 9.828 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_address_reg8  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.569 ns                 ; 9.564 ns                ;
; 11.005 ns                               ; 101.75 MHz ( period = 9.828 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_address_reg7  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.569 ns                 ; 9.564 ns                ;
; 11.005 ns                               ; 101.75 MHz ( period = 9.828 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_address_reg6  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.569 ns                 ; 9.564 ns                ;
; 11.005 ns                               ; 101.75 MHz ( period = 9.828 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_address_reg5  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.569 ns                 ; 9.564 ns                ;
; 11.005 ns                               ; 101.75 MHz ( period = 9.828 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_address_reg4  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.569 ns                 ; 9.564 ns                ;
; 11.005 ns                               ; 101.75 MHz ( period = 9.828 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_address_reg3  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.569 ns                 ; 9.564 ns                ;
; 11.005 ns                               ; 101.75 MHz ( period = 9.828 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_address_reg2  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.569 ns                 ; 9.564 ns                ;
; 11.005 ns                               ; 101.75 MHz ( period = 9.828 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_address_reg1  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.569 ns                 ; 9.564 ns                ;
; 11.005 ns                               ; 101.75 MHz ( period = 9.828 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_address_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.569 ns                 ; 9.564 ns                ;
; 11.005 ns                               ; 101.75 MHz ( period = 9.828 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.549 ns                 ; 9.544 ns                ;
; 11.005 ns                               ; 101.75 MHz ( period = 9.828 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_we_reg        ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.569 ns                 ; 9.564 ns                ;
; 11.027 ns                               ; 101.98 MHz ( period = 9.806 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg11 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.588 ns                 ; 9.561 ns                ;
; 11.027 ns                               ; 101.98 MHz ( period = 9.806 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg10 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.588 ns                 ; 9.561 ns                ;
; 11.027 ns                               ; 101.98 MHz ( period = 9.806 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg9  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.588 ns                 ; 9.561 ns                ;
; 11.027 ns                               ; 101.98 MHz ( period = 9.806 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg8  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.588 ns                 ; 9.561 ns                ;
; 11.027 ns                               ; 101.98 MHz ( period = 9.806 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg7  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.588 ns                 ; 9.561 ns                ;
; 11.027 ns                               ; 101.98 MHz ( period = 9.806 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg6  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.588 ns                 ; 9.561 ns                ;
; 11.027 ns                               ; 101.98 MHz ( period = 9.806 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg5  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.588 ns                 ; 9.561 ns                ;
; 11.027 ns                               ; 101.98 MHz ( period = 9.806 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg4  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.588 ns                 ; 9.561 ns                ;
; 11.027 ns                               ; 101.98 MHz ( period = 9.806 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg3  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.588 ns                 ; 9.561 ns                ;
; 11.027 ns                               ; 101.98 MHz ( period = 9.806 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg2  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.588 ns                 ; 9.561 ns                ;
; 11.027 ns                               ; 101.98 MHz ( period = 9.806 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg1  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.588 ns                 ; 9.561 ns                ;
; 11.027 ns                               ; 101.98 MHz ( period = 9.806 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.588 ns                 ; 9.561 ns                ;
; 11.027 ns                               ; 101.98 MHz ( period = 9.806 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.568 ns                 ; 9.541 ns                ;
; 11.027 ns                               ; 101.98 MHz ( period = 9.806 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_we_reg        ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.588 ns                 ; 9.561 ns                ;
; 11.030 ns                               ; 102.01 MHz ( period = 9.803 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a1~portb_address_reg11  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.567 ns                 ; 9.537 ns                ;
; 11.030 ns                               ; 102.01 MHz ( period = 9.803 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a1~portb_address_reg10  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.567 ns                 ; 9.537 ns                ;
; 11.030 ns                               ; 102.01 MHz ( period = 9.803 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a1~portb_address_reg9   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.567 ns                 ; 9.537 ns                ;
; 11.030 ns                               ; 102.01 MHz ( period = 9.803 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a1~portb_address_reg8   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.567 ns                 ; 9.537 ns                ;
; 11.030 ns                               ; 102.01 MHz ( period = 9.803 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a1~portb_address_reg7   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.567 ns                 ; 9.537 ns                ;
; 11.030 ns                               ; 102.01 MHz ( period = 9.803 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a1~portb_address_reg6   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.567 ns                 ; 9.537 ns                ;
; 11.030 ns                               ; 102.01 MHz ( period = 9.803 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a1~portb_address_reg5   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.567 ns                 ; 9.537 ns                ;
; 11.030 ns                               ; 102.01 MHz ( period = 9.803 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a1~portb_address_reg4   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.567 ns                 ; 9.537 ns                ;
; 11.030 ns                               ; 102.01 MHz ( period = 9.803 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a1~portb_address_reg3   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.567 ns                 ; 9.537 ns                ;
; 11.030 ns                               ; 102.01 MHz ( period = 9.803 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a1~portb_address_reg2   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.567 ns                 ; 9.537 ns                ;
; 11.030 ns                               ; 102.01 MHz ( period = 9.803 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a1~portb_address_reg1   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.567 ns                 ; 9.537 ns                ;
; 11.030 ns                               ; 102.01 MHz ( period = 9.803 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a1~portb_address_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.567 ns                 ; 9.537 ns                ;
; 11.030 ns                               ; 102.01 MHz ( period = 9.803 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a1~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.547 ns                 ; 9.517 ns                ;
; 11.030 ns                               ; 102.01 MHz ( period = 9.803 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a1~portb_we_reg         ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.567 ns                 ; 9.537 ns                ;
; 11.053 ns                               ; 102.25 MHz ( period = 9.780 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.614 ns                 ; 9.561 ns                ;
; 11.074 ns                               ; 102.47 MHz ( period = 9.759 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg11  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 9.512 ns                ;
; 11.074 ns                               ; 102.47 MHz ( period = 9.759 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg10  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 9.512 ns                ;
; 11.074 ns                               ; 102.47 MHz ( period = 9.759 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg9   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 9.512 ns                ;
; 11.074 ns                               ; 102.47 MHz ( period = 9.759 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg8   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 9.512 ns                ;
; 11.074 ns                               ; 102.47 MHz ( period = 9.759 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg7   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 9.512 ns                ;
; 11.074 ns                               ; 102.47 MHz ( period = 9.759 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg6   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 9.512 ns                ;
; 11.074 ns                               ; 102.47 MHz ( period = 9.759 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg5   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 9.512 ns                ;
; 11.074 ns                               ; 102.47 MHz ( period = 9.759 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg4   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 9.512 ns                ;
; 11.074 ns                               ; 102.47 MHz ( period = 9.759 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg3   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 9.512 ns                ;
; 11.074 ns                               ; 102.47 MHz ( period = 9.759 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg2   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 9.512 ns                ;
; 11.074 ns                               ; 102.47 MHz ( period = 9.759 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg1   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 9.512 ns                ;
; 11.074 ns                               ; 102.47 MHz ( period = 9.759 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 9.512 ns                ;
; 11.074 ns                               ; 102.47 MHz ( period = 9.759 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.566 ns                 ; 9.492 ns                ;
; 11.074 ns                               ; 102.47 MHz ( period = 9.759 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_we_reg         ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 9.512 ns                ;
; 11.115 ns                               ; 102.90 MHz ( period = 9.718 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a0~portb_address_reg11  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.603 ns                 ; 9.488 ns                ;
; 11.115 ns                               ; 102.90 MHz ( period = 9.718 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a0~portb_address_reg10  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.603 ns                 ; 9.488 ns                ;
; 11.115 ns                               ; 102.90 MHz ( period = 9.718 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a0~portb_address_reg9   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.603 ns                 ; 9.488 ns                ;
; 11.115 ns                               ; 102.90 MHz ( period = 9.718 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a0~portb_address_reg8   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.603 ns                 ; 9.488 ns                ;
; 11.115 ns                               ; 102.90 MHz ( period = 9.718 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a0~portb_address_reg7   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.603 ns                 ; 9.488 ns                ;
; 11.115 ns                               ; 102.90 MHz ( period = 9.718 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a0~portb_address_reg6   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.603 ns                 ; 9.488 ns                ;
; 11.115 ns                               ; 102.90 MHz ( period = 9.718 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a0~portb_address_reg5   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.603 ns                 ; 9.488 ns                ;
; 11.115 ns                               ; 102.90 MHz ( period = 9.718 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a0~portb_address_reg4   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.603 ns                 ; 9.488 ns                ;
; 11.115 ns                               ; 102.90 MHz ( period = 9.718 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a0~portb_address_reg3   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.603 ns                 ; 9.488 ns                ;
; 11.115 ns                               ; 102.90 MHz ( period = 9.718 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a0~portb_address_reg2   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.603 ns                 ; 9.488 ns                ;
; 11.115 ns                               ; 102.90 MHz ( period = 9.718 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a0~portb_address_reg1   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.603 ns                 ; 9.488 ns                ;
; 11.115 ns                               ; 102.90 MHz ( period = 9.718 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a0~portb_address_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.603 ns                 ; 9.488 ns                ;
; 11.115 ns                               ; 102.90 MHz ( period = 9.718 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a0~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.583 ns                 ; 9.468 ns                ;
; 11.115 ns                               ; 102.90 MHz ( period = 9.718 ns )                    ; IF_conf[0]                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a0~portb_we_reg         ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.603 ns                 ; 9.488 ns                ;
; 11.148 ns                               ; 103.25 MHz ( period = 9.685 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a6~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 9.438 ns                ;
; 11.167 ns                               ; 103.46 MHz ( period = 9.666 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a1~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.591 ns                 ; 9.424 ns                ;
; 11.177 ns                               ; 103.56 MHz ( period = 9.656 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19 ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.614 ns                 ; 9.437 ns                ;
; 11.188 ns                               ; 103.68 MHz ( period = 9.645 ns )                    ; IF_PWM_state~15               ; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ram_block1a6~portb_address_reg10                                                                            ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.637 ns                 ; 9.449 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                               ;                                                                                                                                                                           ;                                            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'C5'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                            ; To                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 72.938 ns                               ; 118.65 MHz ( period = 8.428 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[3]  ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 8.180 ns                ;
; 72.981 ns                               ; 119.26 MHz ( period = 8.385 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[3]  ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 8.137 ns                ;
; 73.008 ns                               ; 119.65 MHz ( period = 8.358 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[3]  ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 8.110 ns                ;
; 73.146 ns                               ; 121.65 MHz ( period = 8.220 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[2]    ; C5         ; C5       ; 81.366 ns                   ; 81.109 ns                 ; 7.963 ns                ;
; 73.153 ns                               ; 121.76 MHz ( period = 8.213 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[31]   ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 7.947 ns                ;
; 73.178 ns                               ; 122.13 MHz ( period = 8.188 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[23] ; C5         ; C5       ; 81.366 ns                   ; 81.123 ns                 ; 7.945 ns                ;
; 73.196 ns                               ; 122.40 MHz ( period = 8.170 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[20] ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.922 ns                ;
; 73.221 ns                               ; 122.77 MHz ( period = 8.145 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[23] ; C5         ; C5       ; 81.366 ns                   ; 81.123 ns                 ; 7.902 ns                ;
; 73.239 ns                               ; 123.05 MHz ( period = 8.127 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[20] ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.879 ns                ;
; 73.248 ns                               ; 123.18 MHz ( period = 8.118 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[6]  ; C5         ; C5       ; 81.366 ns                   ; 81.123 ns                 ; 7.875 ns                ;
; 73.248 ns                               ; 123.18 MHz ( period = 8.118 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[23] ; C5         ; C5       ; 81.366 ns                   ; 81.123 ns                 ; 7.875 ns                ;
; 73.266 ns                               ; 123.46 MHz ( period = 8.100 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[20] ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.852 ns                ;
; 73.284 ns                               ; 123.73 MHz ( period = 8.082 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[16] ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.834 ns                ;
; 73.291 ns                               ; 123.84 MHz ( period = 8.075 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[6]  ; C5         ; C5       ; 81.366 ns                   ; 81.123 ns                 ; 7.832 ns                ;
; 73.304 ns                               ; 124.04 MHz ( period = 8.062 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[27] ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.814 ns                ;
; 73.318 ns                               ; 124.25 MHz ( period = 8.048 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[6]  ; C5         ; C5       ; 81.366 ns                   ; 81.123 ns                 ; 7.805 ns                ;
; 73.325 ns                               ; 124.36 MHz ( period = 8.041 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[6]    ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 7.749 ns                ;
; 73.327 ns                               ; 124.39 MHz ( period = 8.039 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[16] ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.791 ns                ;
; 73.327 ns                               ; 124.39 MHz ( period = 8.039 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[24] ; C5         ; C5       ; 81.366 ns                   ; 81.123 ns                 ; 7.796 ns                ;
; 73.335 ns                               ; 124.52 MHz ( period = 8.031 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[17]   ; C5         ; C5       ; 81.366 ns                   ; 81.109 ns                 ; 7.774 ns                ;
; 73.347 ns                               ; 124.70 MHz ( period = 8.019 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[27] ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.771 ns                ;
; 73.354 ns                               ; 124.81 MHz ( period = 8.012 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[16] ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.764 ns                ;
; 73.370 ns                               ; 125.06 MHz ( period = 7.996 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[24] ; C5         ; C5       ; 81.366 ns                   ; 81.123 ns                 ; 7.753 ns                ;
; 73.374 ns                               ; 125.13 MHz ( period = 7.992 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[27] ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.744 ns                ;
; 73.392 ns                               ; 125.41 MHz ( period = 7.974 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[5]  ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.726 ns                ;
; 73.397 ns                               ; 125.49 MHz ( period = 7.969 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[24] ; C5         ; C5       ; 81.366 ns                   ; 81.123 ns                 ; 7.726 ns                ;
; 73.429 ns                               ; 125.99 MHz ( period = 7.937 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[7]  ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.689 ns                ;
; 73.435 ns                               ; 126.09 MHz ( period = 7.931 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[5]  ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.683 ns                ;
; 73.438 ns                               ; 126.14 MHz ( period = 7.928 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[29]   ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 7.636 ns                ;
; 73.455 ns                               ; 126.41 MHz ( period = 7.911 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[15]   ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 7.619 ns                ;
; 73.462 ns                               ; 126.52 MHz ( period = 7.904 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[5]  ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.656 ns                ;
; 73.472 ns                               ; 126.68 MHz ( period = 7.894 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[7]  ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.646 ns                ;
; 73.485 ns                               ; 126.89 MHz ( period = 7.881 ns )                    ; I2S_xmit:J_IQPWM|bit_count[2]   ; I2S_xmit:J_IQPWM|TLV_state~10    ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.616 ns                ;
; 73.499 ns                               ; 127.11 MHz ( period = 7.867 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[7]  ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.619 ns                ;
; 73.500 ns                               ; 127.13 MHz ( period = 7.866 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[2]    ; C5         ; C5       ; 81.366 ns                   ; 81.109 ns                 ; 7.609 ns                ;
; 73.507 ns                               ; 127.24 MHz ( period = 7.859 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[31]   ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 7.593 ns                ;
; 73.516 ns                               ; 127.39 MHz ( period = 7.850 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[25] ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.602 ns                ;
; 73.559 ns                               ; 128.09 MHz ( period = 7.807 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[25] ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.559 ns                ;
; 73.560 ns                               ; 128.11 MHz ( period = 7.806 ns )                    ; I2S_xmit:J_IQPWM|bit_count[2]   ; I2S_xmit:J_IQPWM|bit_count[2]    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.542 ns                ;
; 73.566 ns                               ; 128.21 MHz ( period = 7.800 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[1]    ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 7.508 ns                ;
; 73.586 ns                               ; 128.53 MHz ( period = 7.780 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[25] ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.532 ns                ;
; 73.601 ns                               ; 128.78 MHz ( period = 7.765 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[8]  ; C5         ; C5       ; 81.366 ns                   ; 81.123 ns                 ; 7.522 ns                ;
; 73.626 ns                               ; 129.20 MHz ( period = 7.740 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[13] ; C5         ; C5       ; 81.366 ns                   ; 81.110 ns                 ; 7.484 ns                ;
; 73.627 ns                               ; 129.22 MHz ( period = 7.739 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[26] ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.491 ns                ;
; 73.644 ns                               ; 129.50 MHz ( period = 7.722 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[8]  ; C5         ; C5       ; 81.366 ns                   ; 81.123 ns                 ; 7.479 ns                ;
; 73.656 ns                               ; 129.70 MHz ( period = 7.710 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[30]   ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 7.420 ns                ;
; 73.669 ns                               ; 129.92 MHz ( period = 7.697 ns )                    ; I2S_xmit:J_IQPWM|bit_count[1]   ; I2S_xmit:J_IQPWM|TLV_state~10    ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.432 ns                ;
; 73.669 ns                               ; 129.92 MHz ( period = 7.697 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[13] ; C5         ; C5       ; 81.366 ns                   ; 81.110 ns                 ; 7.441 ns                ;
; 73.670 ns                               ; 129.94 MHz ( period = 7.696 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[26] ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.448 ns                ;
; 73.671 ns                               ; 129.95 MHz ( period = 7.695 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[8]  ; C5         ; C5       ; 81.366 ns                   ; 81.123 ns                 ; 7.452 ns                ;
; 73.679 ns                               ; 130.09 MHz ( period = 7.687 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[6]    ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 7.395 ns                ;
; 73.689 ns                               ; 130.26 MHz ( period = 7.677 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[17]   ; C5         ; C5       ; 81.366 ns                   ; 81.109 ns                 ; 7.420 ns                ;
; 73.695 ns                               ; 130.36 MHz ( period = 7.671 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[2]  ; C5         ; C5       ; 81.366 ns                   ; 81.110 ns                 ; 7.415 ns                ;
; 73.696 ns                               ; 130.38 MHz ( period = 7.670 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[13] ; C5         ; C5       ; 81.366 ns                   ; 81.110 ns                 ; 7.414 ns                ;
; 73.697 ns                               ; 130.40 MHz ( period = 7.669 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[26] ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.421 ns                ;
; 73.711 ns                               ; 130.63 MHz ( period = 7.655 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[12] ; C5         ; C5       ; 81.366 ns                   ; 81.110 ns                 ; 7.399 ns                ;
; 73.738 ns                               ; 131.10 MHz ( period = 7.628 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[2]  ; C5         ; C5       ; 81.366 ns                   ; 81.110 ns                 ; 7.372 ns                ;
; 73.744 ns                               ; 131.20 MHz ( period = 7.622 ns )                    ; I2S_xmit:J_IQPWM|bit_count[1]   ; I2S_xmit:J_IQPWM|bit_count[2]    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.358 ns                ;
; 73.754 ns                               ; 131.37 MHz ( period = 7.612 ns )                    ; I2S_xmit:J_IQPWM|bit_count[3]   ; I2S_xmit:J_IQPWM|bit_count[2]    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.348 ns                ;
; 73.754 ns                               ; 131.37 MHz ( period = 7.612 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[12] ; C5         ; C5       ; 81.366 ns                   ; 81.110 ns                 ; 7.356 ns                ;
; 73.765 ns                               ; 131.56 MHz ( period = 7.601 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[2]  ; C5         ; C5       ; 81.366 ns                   ; 81.110 ns                 ; 7.345 ns                ;
; 73.767 ns                               ; 131.60 MHz ( period = 7.599 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[14]   ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 7.307 ns                ;
; 73.781 ns                               ; 131.84 MHz ( period = 7.585 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[12] ; C5         ; C5       ; 81.366 ns                   ; 81.110 ns                 ; 7.329 ns                ;
; 73.792 ns                               ; 132.03 MHz ( period = 7.574 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[29]   ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 7.282 ns                ;
; 73.798 ns                               ; 132.14 MHz ( period = 7.568 ns )                    ; I2S_xmit:J_IQPWM|bit_count[3]   ; I2S_xmit:J_IQPWM|TLV_state~10    ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.303 ns                ;
; 73.809 ns                               ; 132.33 MHz ( period = 7.557 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[15]   ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 7.265 ns                ;
; 73.817 ns                               ; 132.47 MHz ( period = 7.549 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[25]   ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 7.259 ns                ;
; 73.823 ns                               ; 132.57 MHz ( period = 7.543 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[7]    ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 7.251 ns                ;
; 73.824 ns                               ; 132.59 MHz ( period = 7.542 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[19]   ; C5         ; C5       ; 81.366 ns                   ; 81.109 ns                 ; 7.285 ns                ;
; 73.827 ns                               ; 132.64 MHz ( period = 7.539 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[23]   ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 7.249 ns                ;
; 73.828 ns                               ; 132.66 MHz ( period = 7.538 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[17] ; C5         ; C5       ; 81.366 ns                   ; 81.111 ns                 ; 7.283 ns                ;
; 73.829 ns                               ; 132.68 MHz ( period = 7.537 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[11]   ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 7.271 ns                ;
; 73.836 ns                               ; 132.80 MHz ( period = 7.530 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[13]   ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 7.238 ns                ;
; 73.838 ns                               ; 132.84 MHz ( period = 7.528 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[30] ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.280 ns                ;
; 73.840 ns                               ; 132.87 MHz ( period = 7.526 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[27]   ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 7.236 ns                ;
; 73.840 ns                               ; 132.87 MHz ( period = 7.526 ns )                    ; I2S_xmit:J_IQPWM|bit_count[0]   ; I2S_xmit:J_IQPWM|TLV_state~10    ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.261 ns                ;
; 73.854 ns                               ; 133.12 MHz ( period = 7.512 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[26]   ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 7.220 ns                ;
; 73.871 ns                               ; 133.42 MHz ( period = 7.495 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[17] ; C5         ; C5       ; 81.366 ns                   ; 81.111 ns                 ; 7.240 ns                ;
; 73.881 ns                               ; 133.60 MHz ( period = 7.485 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[30] ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.237 ns                ;
; 73.898 ns                               ; 133.90 MHz ( period = 7.468 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[17] ; C5         ; C5       ; 81.366 ns                   ; 81.111 ns                 ; 7.213 ns                ;
; 73.903 ns                               ; 133.99 MHz ( period = 7.463 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[28]   ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 7.173 ns                ;
; 73.908 ns                               ; 134.08 MHz ( period = 7.458 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[30] ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 7.210 ns                ;
; 73.914 ns                               ; 134.19 MHz ( period = 7.452 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[9]  ; C5         ; C5       ; 81.366 ns                   ; 81.110 ns                 ; 7.196 ns                ;
; 73.915 ns                               ; 134.21 MHz ( period = 7.451 ns )                    ; I2S_xmit:J_IQPWM|bit_count[0]   ; I2S_xmit:J_IQPWM|bit_count[2]    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.187 ns                ;
; 73.920 ns                               ; 134.30 MHz ( period = 7.446 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[1]    ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 7.154 ns                ;
; 73.923 ns                               ; 134.35 MHz ( period = 7.443 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[10]   ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 7.151 ns                ;
; 73.924 ns                               ; 134.37 MHz ( period = 7.442 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[3]    ; C5         ; C5       ; 81.366 ns                   ; 81.109 ns                 ; 7.185 ns                ;
; 73.957 ns                               ; 134.97 MHz ( period = 7.409 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[9]  ; C5         ; C5       ; 81.366 ns                   ; 81.110 ns                 ; 7.153 ns                ;
; 73.960 ns                               ; 135.03 MHz ( period = 7.406 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[9]    ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 7.140 ns                ;
; 73.984 ns                               ; 135.46 MHz ( period = 7.382 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[9]  ; C5         ; C5       ; 81.366 ns                   ; 81.110 ns                 ; 7.126 ns                ;
; 73.987 ns                               ; 135.52 MHz ( period = 7.379 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[24]   ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 7.113 ns                ;
; 74.007 ns                               ; 135.89 MHz ( period = 7.359 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[20]   ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 7.067 ns                ;
; 74.010 ns                               ; 135.94 MHz ( period = 7.356 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[30]   ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 7.066 ns                ;
; 74.036 ns                               ; 136.43 MHz ( period = 7.330 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[4]  ; C5         ; C5       ; 81.366 ns                   ; 81.111 ns                 ; 7.075 ns                ;
; 74.079 ns                               ; 137.23 MHz ( period = 7.287 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[4]  ; C5         ; C5       ; 81.366 ns                   ; 81.111 ns                 ; 7.032 ns                ;
; 74.106 ns                               ; 137.74 MHz ( period = 7.260 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[4]  ; C5         ; C5       ; 81.366 ns                   ; 81.111 ns                 ; 7.005 ns                ;
; 74.121 ns                               ; 138.03 MHz ( period = 7.245 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[14]   ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 6.953 ns                ;
; 74.123 ns                               ; 138.06 MHz ( period = 7.243 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[2]    ; C5         ; C5       ; 81.366 ns                   ; 81.109 ns                 ; 6.986 ns                ;
; 74.130 ns                               ; 138.20 MHz ( period = 7.236 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[31]   ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 6.970 ns                ;
; 74.169 ns                               ; 138.95 MHz ( period = 7.197 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[19] ; C5         ; C5       ; 81.366 ns                   ; 81.124 ns                 ; 6.955 ns                ;
; 74.171 ns                               ; 138.99 MHz ( period = 7.195 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[25]   ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 6.905 ns                ;
; 74.171 ns                               ; 138.99 MHz ( period = 7.195 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[31] ; C5         ; C5       ; 81.366 ns                   ; 81.110 ns                 ; 6.939 ns                ;
; 74.174 ns                               ; 139.04 MHz ( period = 7.192 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[15] ; C5         ; C5       ; 81.366 ns                   ; 81.111 ns                 ; 6.937 ns                ;
; 74.177 ns                               ; 139.10 MHz ( period = 7.189 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[7]    ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 6.897 ns                ;
; 74.178 ns                               ; 139.12 MHz ( period = 7.188 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[19]   ; C5         ; C5       ; 81.366 ns                   ; 81.109 ns                 ; 6.931 ns                ;
; 74.181 ns                               ; 139.18 MHz ( period = 7.185 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[23]   ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 6.895 ns                ;
; 74.183 ns                               ; 139.22 MHz ( period = 7.183 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[11]   ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 6.917 ns                ;
; 74.186 ns                               ; 139.28 MHz ( period = 7.180 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[22] ; C5         ; C5       ; 81.366 ns                   ; 81.124 ns                 ; 6.938 ns                ;
; 74.190 ns                               ; 139.35 MHz ( period = 7.176 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[13]   ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 6.884 ns                ;
; 74.194 ns                               ; 139.43 MHz ( period = 7.172 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[27]   ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 6.882 ns                ;
; 74.194 ns                               ; 139.43 MHz ( period = 7.172 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[28] ; C5         ; C5       ; 81.366 ns                   ; 81.111 ns                 ; 6.917 ns                ;
; 74.208 ns                               ; 139.70 MHz ( period = 7.158 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[26]   ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 6.866 ns                ;
; 74.212 ns                               ; 139.78 MHz ( period = 7.154 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[19] ; C5         ; C5       ; 81.366 ns                   ; 81.124 ns                 ; 6.912 ns                ;
; 74.214 ns                               ; 139.82 MHz ( period = 7.152 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[31] ; C5         ; C5       ; 81.366 ns                   ; 81.110 ns                 ; 6.896 ns                ;
; 74.217 ns                               ; 139.88 MHz ( period = 7.149 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[15] ; C5         ; C5       ; 81.366 ns                   ; 81.111 ns                 ; 6.894 ns                ;
; 74.229 ns                               ; 140.11 MHz ( period = 7.137 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[22] ; C5         ; C5       ; 81.366 ns                   ; 81.124 ns                 ; 6.895 ns                ;
; 74.229 ns                               ; 140.11 MHz ( period = 7.137 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[29] ; C5         ; C5       ; 81.366 ns                   ; 81.124 ns                 ; 6.895 ns                ;
; 74.237 ns                               ; 140.27 MHz ( period = 7.129 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[28] ; C5         ; C5       ; 81.366 ns                   ; 81.111 ns                 ; 6.874 ns                ;
; 74.239 ns                               ; 140.31 MHz ( period = 7.127 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[19] ; C5         ; C5       ; 81.366 ns                   ; 81.124 ns                 ; 6.885 ns                ;
; 74.241 ns                               ; 140.35 MHz ( period = 7.125 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[31] ; C5         ; C5       ; 81.366 ns                   ; 81.110 ns                 ; 6.869 ns                ;
; 74.244 ns                               ; 140.41 MHz ( period = 7.122 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[15] ; C5         ; C5       ; 81.366 ns                   ; 81.111 ns                 ; 6.867 ns                ;
; 74.251 ns                               ; 140.55 MHz ( period = 7.115 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[22]   ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 6.825 ns                ;
; 74.256 ns                               ; 140.65 MHz ( period = 7.110 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[22] ; C5         ; C5       ; 81.366 ns                   ; 81.124 ns                 ; 6.868 ns                ;
; 74.257 ns                               ; 140.67 MHz ( period = 7.109 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[28]   ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 6.819 ns                ;
; 74.264 ns                               ; 140.81 MHz ( period = 7.102 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[28] ; C5         ; C5       ; 81.366 ns                   ; 81.111 ns                 ; 6.847 ns                ;
; 74.272 ns                               ; 140.96 MHz ( period = 7.094 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[29] ; C5         ; C5       ; 81.366 ns                   ; 81.124 ns                 ; 6.852 ns                ;
; 74.277 ns                               ; 141.06 MHz ( period = 7.089 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[10]   ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 6.797 ns                ;
; 74.278 ns                               ; 141.08 MHz ( period = 7.088 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[3]    ; C5         ; C5       ; 81.366 ns                   ; 81.109 ns                 ; 6.831 ns                ;
; 74.296 ns                               ; 141.44 MHz ( period = 7.070 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[11] ; C5         ; C5       ; 81.366 ns                   ; 81.124 ns                 ; 6.828 ns                ;
; 74.299 ns                               ; 141.50 MHz ( period = 7.067 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[29] ; C5         ; C5       ; 81.366 ns                   ; 81.124 ns                 ; 6.825 ns                ;
; 74.302 ns                               ; 141.56 MHz ( period = 7.064 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[6]    ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 6.772 ns                ;
; 74.312 ns                               ; 141.76 MHz ( period = 7.054 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[17]   ; C5         ; C5       ; 81.366 ns                   ; 81.109 ns                 ; 6.797 ns                ;
; 74.314 ns                               ; 141.80 MHz ( period = 7.052 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[9]    ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 6.786 ns                ;
; 74.328 ns                               ; 142.09 MHz ( period = 7.038 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[18] ; C5         ; C5       ; 81.366 ns                   ; 81.123 ns                 ; 6.795 ns                ;
; 74.339 ns                               ; 142.31 MHz ( period = 7.027 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[11] ; C5         ; C5       ; 81.366 ns                   ; 81.124 ns                 ; 6.785 ns                ;
; 74.341 ns                               ; 142.35 MHz ( period = 7.025 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[24]   ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 6.759 ns                ;
; 74.361 ns                               ; 142.76 MHz ( period = 7.005 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[20]   ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 6.713 ns                ;
; 74.366 ns                               ; 142.86 MHz ( period = 7.000 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[11] ; C5         ; C5       ; 81.366 ns                   ; 81.124 ns                 ; 6.758 ns                ;
; 74.371 ns                               ; 142.96 MHz ( period = 6.995 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[18] ; C5         ; C5       ; 81.366 ns                   ; 81.123 ns                 ; 6.752 ns                ;
; 74.385 ns                               ; 143.25 MHz ( period = 6.981 ns )                    ; clk_lrclk_gen:lrgen|Brise       ; I2S_xmit:J_IQPWM|TLV_state~10    ; C5         ; C5       ; 81.366 ns                   ; 83.716 ns                 ; 9.331 ns                ;
; 74.398 ns                               ; 143.51 MHz ( period = 6.968 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[18] ; C5         ; C5       ; 81.366 ns                   ; 81.123 ns                 ; 6.725 ns                ;
; 74.415 ns                               ; 143.86 MHz ( period = 6.951 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[29]   ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 6.659 ns                ;
; 74.424 ns                               ; 144.05 MHz ( period = 6.942 ns )                    ; clk_lrclk_gen:lrgen|Brise       ; I2S_xmit:J_IQPWM|bit_count[2]    ; C5         ; C5       ; 81.366 ns                   ; 83.717 ns                 ; 9.293 ns                ;
; 74.432 ns                               ; 144.22 MHz ( period = 6.934 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[15]   ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 6.642 ns                ;
; 74.543 ns                               ; 146.56 MHz ( period = 6.823 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[1]    ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 6.531 ns                ;
; 74.544 ns                               ; 146.58 MHz ( period = 6.822 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[12]   ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 6.556 ns                ;
; 74.562 ns                               ; 146.97 MHz ( period = 6.804 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[5]    ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 6.514 ns                ;
; 74.567 ns                               ; 147.08 MHz ( period = 6.799 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[21] ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 6.551 ns                ;
; 74.605 ns                               ; 147.91 MHz ( period = 6.761 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[22]   ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 6.471 ns                ;
; 74.608 ns                               ; 147.97 MHz ( period = 6.758 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[14] ; C5         ; C5       ; 81.366 ns                   ; 81.123 ns                 ; 6.515 ns                ;
; 74.610 ns                               ; 148.02 MHz ( period = 6.756 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[21] ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 6.508 ns                ;
; 74.618 ns                               ; 148.19 MHz ( period = 6.748 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[8]    ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 6.458 ns                ;
; 74.633 ns                               ; 148.52 MHz ( period = 6.733 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[30]   ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 6.443 ns                ;
; 74.637 ns                               ; 148.61 MHz ( period = 6.729 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[21] ; C5         ; C5       ; 81.366 ns                   ; 81.118 ns                 ; 6.481 ns                ;
; 74.651 ns                               ; 148.92 MHz ( period = 6.715 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[14] ; C5         ; C5       ; 81.366 ns                   ; 81.123 ns                 ; 6.472 ns                ;
; 74.669 ns                               ; 149.32 MHz ( period = 6.697 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[4]    ; C5         ; C5       ; 81.366 ns                   ; 81.109 ns                 ; 6.440 ns                ;
; 74.678 ns                               ; 149.52 MHz ( period = 6.688 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[14] ; C5         ; C5       ; 81.366 ns                   ; 81.123 ns                 ; 6.445 ns                ;
; 74.711 ns                               ; 150.26 MHz ( period = 6.655 ns )                    ; I2S_xmit:J_LRAudio|bit_count[2] ; I2S_xmit:J_LRAudio|TLV_state~10  ; C5         ; C5       ; 81.366 ns                   ; 81.103 ns                 ; 6.392 ns                ;
; 74.736 ns                               ; 150.83 MHz ( period = 6.630 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|TLV_state~10    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 6.366 ns                ;
; 74.741 ns                               ; 150.94 MHz ( period = 6.625 ns )                    ; I2S_xmit:J_LRAudio|bit_count[0] ; I2S_xmit:J_LRAudio|TLV_state~10  ; C5         ; C5       ; 81.366 ns                   ; 81.103 ns                 ; 6.362 ns                ;
; 74.744 ns                               ; 151.01 MHz ( period = 6.622 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[14]   ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 6.330 ns                ;
; 74.782 ns                               ; 151.88 MHz ( period = 6.584 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[23]           ; C5         ; C5       ; 81.366 ns                   ; 81.108 ns                 ; 6.326 ns                ;
; 74.782 ns                               ; 151.88 MHz ( period = 6.584 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[28]           ; C5         ; C5       ; 81.366 ns                   ; 81.108 ns                 ; 6.326 ns                ;
; 74.783 ns                               ; 151.91 MHz ( period = 6.583 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[25]           ; C5         ; C5       ; 81.366 ns                   ; 81.108 ns                 ; 6.325 ns                ;
; 74.783 ns                               ; 151.91 MHz ( period = 6.583 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[27]           ; C5         ; C5       ; 81.366 ns                   ; 81.108 ns                 ; 6.325 ns                ;
; 74.794 ns                               ; 152.16 MHz ( period = 6.572 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[25]   ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 6.282 ns                ;
; 74.800 ns                               ; 152.30 MHz ( period = 6.566 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[7]    ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 6.274 ns                ;
; 74.801 ns                               ; 152.32 MHz ( period = 6.565 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[19]   ; C5         ; C5       ; 81.366 ns                   ; 81.109 ns                 ; 6.308 ns                ;
; 74.804 ns                               ; 152.39 MHz ( period = 6.562 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[23]   ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 6.272 ns                ;
; 74.805 ns                               ; 152.42 MHz ( period = 6.561 ns )                    ; I2S_xmit:J_LRAudio|bit_count[2] ; I2S_xmit:J_LRAudio|bit_count[2]  ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 6.297 ns                ;
; 74.806 ns                               ; 152.44 MHz ( period = 6.560 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[11]   ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 6.294 ns                ;
; 74.813 ns                               ; 152.60 MHz ( period = 6.553 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[13]   ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 6.261 ns                ;
; 74.816 ns                               ; 152.67 MHz ( period = 6.550 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[21]   ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 6.260 ns                ;
; 74.817 ns                               ; 152.70 MHz ( period = 6.549 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[27]   ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 6.259 ns                ;
; 74.831 ns                               ; 153.02 MHz ( period = 6.535 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[26]   ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 6.243 ns                ;
; 74.832 ns                               ; 153.05 MHz ( period = 6.534 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[16]   ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 6.270 ns                ;
; 74.835 ns                               ; 153.12 MHz ( period = 6.531 ns )                    ; I2S_xmit:J_LRAudio|bit_count[0] ; I2S_xmit:J_LRAudio|bit_count[2]  ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 6.267 ns                ;
; 74.836 ns                               ; 153.14 MHz ( period = 6.530 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[1]  ; C5         ; C5       ; 81.366 ns                   ; 81.111 ns                 ; 6.275 ns                ;
; 74.870 ns                               ; 153.94 MHz ( period = 6.496 ns )                    ; C12_rst                         ; cdc_mcp:lra|b_data[7]            ; C5         ; C5       ; 81.366 ns                   ; 81.144 ns                 ; 6.274 ns                ;
; 74.870 ns                               ; 153.94 MHz ( period = 6.496 ns )                    ; C12_rst                         ; cdc_mcp:lra|b_data[10]           ; C5         ; C5       ; 81.366 ns                   ; 81.144 ns                 ; 6.274 ns                ;
; 74.879 ns                               ; 154.15 MHz ( period = 6.487 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[1]  ; C5         ; C5       ; 81.366 ns                   ; 81.111 ns                 ; 6.232 ns                ;
; 74.880 ns                               ; 154.18 MHz ( period = 6.486 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[28]   ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 6.196 ns                ;
; 74.893 ns                               ; 154.49 MHz ( period = 6.473 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11 ; I2S_xmit:J_LRAudio|last_data[10] ; C5         ; C5       ; 81.366 ns                   ; 81.124 ns                 ; 6.231 ns                ;
; 74.898 ns                               ; 154.61 MHz ( period = 6.468 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[12]   ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 6.202 ns                ;
; 74.900 ns                               ; 154.66 MHz ( period = 6.466 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[10]   ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 6.174 ns                ;
; 74.901 ns                               ; 154.68 MHz ( period = 6.465 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[3]    ; C5         ; C5       ; 81.366 ns                   ; 81.109 ns                 ; 6.208 ns                ;
; 74.906 ns                               ; 154.80 MHz ( period = 6.460 ns )                    ; I2S_xmit:J_IQPWM|last_data[20]  ; I2S_xmit:J_IQPWM|last_data[20]   ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 6.196 ns                ;
; 74.906 ns                               ; 154.80 MHz ( period = 6.460 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[1]  ; C5         ; C5       ; 81.366 ns                   ; 81.111 ns                 ; 6.205 ns                ;
; 74.916 ns                               ; 155.04 MHz ( period = 6.450 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[5]    ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 6.160 ns                ;
; 74.922 ns                               ; 155.18 MHz ( period = 6.444 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[2]            ; C5         ; C5       ; 81.366 ns                   ; 81.141 ns                 ; 6.219 ns                ;
; 74.936 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10 ; I2S_xmit:J_LRAudio|last_data[10] ; C5         ; C5       ; 81.366 ns                   ; 81.124 ns                 ; 6.188 ns                ;
; 74.937 ns                               ; 155.55 MHz ( period = 6.429 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[9]    ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 6.163 ns                ;
; 74.953 ns                               ; 155.93 MHz ( period = 6.413 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[30]           ; C5         ; C5       ; 81.366 ns                   ; 81.108 ns                 ; 6.155 ns                ;
; 74.956 ns                               ; 156.01 MHz ( period = 6.410 ns )                    ; C12_rst                         ; cdc_mcp:iqp|b_data[4]            ; C5         ; C5       ; 81.366 ns                   ; 81.108 ns                 ; 6.152 ns                ;
; 74.963 ns                               ; 156.18 MHz ( period = 6.403 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12 ; I2S_xmit:J_LRAudio|last_data[10] ; C5         ; C5       ; 81.366 ns                   ; 81.124 ns                 ; 6.161 ns                ;
; 74.964 ns                               ; 156.20 MHz ( period = 6.402 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[24]   ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 6.136 ns                ;
; 74.972 ns                               ; 156.40 MHz ( period = 6.394 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[8]    ; C5         ; C5       ; 81.366 ns                   ; 81.076 ns                 ; 6.104 ns                ;
; 74.984 ns                               ; 156.69 MHz ( period = 6.382 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12   ; I2S_xmit:J_IQPWM|last_data[20]   ; C5         ; C5       ; 81.366 ns                   ; 81.074 ns                 ; 6.090 ns                ;
; 75.001 ns                               ; 157.11 MHz ( period = 6.365 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10   ; I2S_xmit:J_IQPWM|last_data[18]   ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 6.101 ns                ;
; 75.023 ns                               ; 157.65 MHz ( period = 6.343 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11   ; I2S_xmit:J_IQPWM|last_data[4]    ; C5         ; C5       ; 81.366 ns                   ; 81.109 ns                 ; 6.086 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                 ;                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 75.993 ns                               ; 186.12 MHz ( period = 5.373 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 5.111 ns                ;
; 75.993 ns                               ; 186.12 MHz ( period = 5.373 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 5.111 ns                ;
; 75.993 ns                               ; 186.12 MHz ( period = 5.373 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 5.111 ns                ;
; 75.993 ns                               ; 186.12 MHz ( period = 5.373 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 5.111 ns                ;
; 75.993 ns                               ; 186.12 MHz ( period = 5.373 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 5.111 ns                ;
; 75.993 ns                               ; 186.12 MHz ( period = 5.373 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 5.111 ns                ;
; 75.993 ns                               ; 186.12 MHz ( period = 5.373 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 5.111 ns                ;
; 76.019 ns                               ; 187.02 MHz ( period = 5.347 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 5.085 ns                ;
; 76.019 ns                               ; 187.02 MHz ( period = 5.347 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 5.085 ns                ;
; 76.019 ns                               ; 187.02 MHz ( period = 5.347 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 5.085 ns                ;
; 76.019 ns                               ; 187.02 MHz ( period = 5.347 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 5.085 ns                ;
; 76.019 ns                               ; 187.02 MHz ( period = 5.347 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 5.085 ns                ;
; 76.019 ns                               ; 187.02 MHz ( period = 5.347 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 5.085 ns                ;
; 76.019 ns                               ; 187.02 MHz ( period = 5.347 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 5.085 ns                ;
; 76.174 ns                               ; 192.60 MHz ( period = 5.192 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 4.930 ns                ;
; 76.174 ns                               ; 192.60 MHz ( period = 5.192 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 4.930 ns                ;
; 76.174 ns                               ; 192.60 MHz ( period = 5.192 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 4.930 ns                ;
; 76.174 ns                               ; 192.60 MHz ( period = 5.192 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 4.930 ns                ;
; 76.174 ns                               ; 192.60 MHz ( period = 5.192 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 4.930 ns                ;
; 76.174 ns                               ; 192.60 MHz ( period = 5.192 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 4.930 ns                ;
; 76.174 ns                               ; 192.60 MHz ( period = 5.192 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 4.930 ns                ;
; 76.358 ns                               ; 199.68 MHz ( period = 5.008 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 4.746 ns                ;
; 76.358 ns                               ; 199.68 MHz ( period = 5.008 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 4.746 ns                ;
; 76.358 ns                               ; 199.68 MHz ( period = 5.008 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 4.746 ns                ;
; 76.358 ns                               ; 199.68 MHz ( period = 5.008 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 4.746 ns                ;
; 76.358 ns                               ; 199.68 MHz ( period = 5.008 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 4.746 ns                ;
; 76.358 ns                               ; 199.68 MHz ( period = 5.008 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 4.746 ns                ;
; 76.358 ns                               ; 199.68 MHz ( period = 5.008 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 4.746 ns                ;
; 76.620 ns                               ; 210.70 MHz ( period = 4.746 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.483 ns                ;
; 76.646 ns                               ; 211.86 MHz ( period = 4.720 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.457 ns                ;
; 76.801 ns                               ; 219.06 MHz ( period = 4.565 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.302 ns                ;
; 76.985 ns                               ; 228.26 MHz ( period = 4.381 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.118 ns                ;
; 77.086 ns                               ; 233.64 MHz ( period = 4.280 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.017 ns                ;
; 77.112 ns                               ; 235.07 MHz ( period = 4.254 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.991 ns                ;
; 77.267 ns                               ; 243.96 MHz ( period = 4.099 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.836 ns                ;
; 77.274 ns                               ; 244.38 MHz ( period = 4.092 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.830 ns                ;
; 77.274 ns                               ; 244.38 MHz ( period = 4.092 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.830 ns                ;
; 77.274 ns                               ; 244.38 MHz ( period = 4.092 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.830 ns                ;
; 77.274 ns                               ; 244.38 MHz ( period = 4.092 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.830 ns                ;
; 77.274 ns                               ; 244.38 MHz ( period = 4.092 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.830 ns                ;
; 77.274 ns                               ; 244.38 MHz ( period = 4.092 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.830 ns                ;
; 77.274 ns                               ; 244.38 MHz ( period = 4.092 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.830 ns                ;
; 77.372 ns                               ; 250.38 MHz ( period = 3.994 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.106 ns                 ; 3.734 ns                ;
; 77.372 ns                               ; 250.38 MHz ( period = 3.994 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.106 ns                 ; 3.734 ns                ;
; 77.372 ns                               ; 250.38 MHz ( period = 3.994 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.106 ns                 ; 3.734 ns                ;
; 77.372 ns                               ; 250.38 MHz ( period = 3.994 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.106 ns                 ; 3.734 ns                ;
; 77.372 ns                               ; 250.38 MHz ( period = 3.994 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.106 ns                 ; 3.734 ns                ;
; 77.372 ns                               ; 250.38 MHz ( period = 3.994 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.106 ns                 ; 3.734 ns                ;
; 77.372 ns                               ; 250.38 MHz ( period = 3.994 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.106 ns                 ; 3.734 ns                ;
; 77.451 ns                               ; 255.43 MHz ( period = 3.915 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.652 ns                ;
; 77.468 ns                               ; 256.54 MHz ( period = 3.898 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.634 ns                ;
; 77.481 ns                               ; 257.40 MHz ( period = 3.885 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.623 ns                ;
; 77.481 ns                               ; 257.40 MHz ( period = 3.885 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.623 ns                ;
; 77.481 ns                               ; 257.40 MHz ( period = 3.885 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.623 ns                ;
; 77.481 ns                               ; 257.40 MHz ( period = 3.885 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.623 ns                ;
; 77.481 ns                               ; 257.40 MHz ( period = 3.885 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.623 ns                ;
; 77.481 ns                               ; 257.40 MHz ( period = 3.885 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.623 ns                ;
; 77.481 ns                               ; 257.40 MHz ( period = 3.885 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.623 ns                ;
; 77.568 ns                               ; 263.30 MHz ( period = 3.798 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.535 ns                ;
; 77.568 ns                               ; 263.30 MHz ( period = 3.798 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.535 ns                ;
; 77.568 ns                               ; 263.30 MHz ( period = 3.798 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.535 ns                ;
; 77.568 ns                               ; 263.30 MHz ( period = 3.798 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.535 ns                ;
; 77.568 ns                               ; 263.30 MHz ( period = 3.798 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.535 ns                ;
; 77.568 ns                               ; 263.30 MHz ( period = 3.798 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.535 ns                ;
; 77.594 ns                               ; 265.11 MHz ( period = 3.772 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.509 ns                ;
; 77.594 ns                               ; 265.11 MHz ( period = 3.772 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.509 ns                ;
; 77.594 ns                               ; 265.11 MHz ( period = 3.772 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.509 ns                ;
; 77.594 ns                               ; 265.11 MHz ( period = 3.772 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.509 ns                ;
; 77.594 ns                               ; 265.11 MHz ( period = 3.772 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.509 ns                ;
; 77.594 ns                               ; 265.11 MHz ( period = 3.772 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.509 ns                ;
; 77.624 ns                               ; 267.24 MHz ( period = 3.742 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.479 ns                ;
; 77.662 ns                               ; 269.98 MHz ( period = 3.704 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.441 ns                ;
; 77.669 ns                               ; 270.49 MHz ( period = 3.697 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.433 ns                ;
; 77.695 ns                               ; 272.41 MHz ( period = 3.671 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.407 ns                ;
; 77.698 ns                               ; 272.63 MHz ( period = 3.668 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.405 ns                ;
; 77.724 ns                               ; 274.57 MHz ( period = 3.642 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.379 ns                ;
; 77.749 ns                               ; 276.47 MHz ( period = 3.617 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.354 ns                ;
; 77.749 ns                               ; 276.47 MHz ( period = 3.617 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.354 ns                ;
; 77.749 ns                               ; 276.47 MHz ( period = 3.617 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.354 ns                ;
; 77.749 ns                               ; 276.47 MHz ( period = 3.617 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.354 ns                ;
; 77.749 ns                               ; 276.47 MHz ( period = 3.617 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.354 ns                ;
; 77.749 ns                               ; 276.47 MHz ( period = 3.617 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.354 ns                ;
; 77.825 ns                               ; 282.41 MHz ( period = 3.541 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.278 ns                ;
; 77.850 ns                               ; 284.41 MHz ( period = 3.516 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.252 ns                ;
; 77.869 ns                               ; 285.96 MHz ( period = 3.497 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.235 ns                ;
; 77.879 ns                               ; 286.78 MHz ( period = 3.487 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.224 ns                ;
; 77.901 ns                               ; 288.60 MHz ( period = 3.465 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.202 ns                ;
; 77.933 ns                               ; 291.29 MHz ( period = 3.433 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.170 ns                ;
; 77.933 ns                               ; 291.29 MHz ( period = 3.433 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.170 ns                ;
; 77.933 ns                               ; 291.29 MHz ( period = 3.433 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.170 ns                ;
; 77.933 ns                               ; 291.29 MHz ( period = 3.433 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.170 ns                ;
; 77.933 ns                               ; 291.29 MHz ( period = 3.433 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.170 ns                ;
; 77.933 ns                               ; 291.29 MHz ( period = 3.433 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.170 ns                ;
; 77.957 ns                               ; 293.34 MHz ( period = 3.409 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.147 ns                ;
; 77.971 ns                               ; 294.55 MHz ( period = 3.395 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.132 ns                ;
; 77.997 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.106 ns                ;
; 77.997 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.106 ns                ;
; 77.997 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.106 ns                ;
; 77.997 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.106 ns                ;
; 77.997 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.106 ns                ;
; 77.997 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.106 ns                ;
; 77.997 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.106 ns                ;
; 77.999 ns                               ; 297.00 MHz ( period = 3.367 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.105 ns                 ; 3.106 ns                ;
; 77.999 ns                               ; 297.00 MHz ( period = 3.367 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.103 ns                ;
; 78.002 ns                               ; 297.27 MHz ( period = 3.364 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.101 ns                ;
; 78.002 ns                               ; 297.27 MHz ( period = 3.364 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.101 ns                ;
; 78.002 ns                               ; 297.27 MHz ( period = 3.364 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.101 ns                ;
; 78.002 ns                               ; 297.27 MHz ( period = 3.364 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.101 ns                ;
; 78.002 ns                               ; 297.27 MHz ( period = 3.364 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.101 ns                ;
; 78.002 ns                               ; 297.27 MHz ( period = 3.364 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.101 ns                ;
; 78.002 ns                               ; 297.27 MHz ( period = 3.364 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.101 ns                ;
; 78.002 ns                               ; 297.27 MHz ( period = 3.364 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.101 ns                ;
; 78.014 ns                               ; 298.33 MHz ( period = 3.352 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.105 ns                 ; 3.091 ns                ;
; 78.034 ns                               ; 300.12 MHz ( period = 3.332 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.068 ns                ;
; 78.035 ns                               ; 300.21 MHz ( period = 3.331 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.068 ns                ;
; 78.035 ns                               ; 300.21 MHz ( period = 3.331 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.068 ns                ;
; 78.035 ns                               ; 300.21 MHz ( period = 3.331 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.068 ns                ;
; 78.035 ns                               ; 300.21 MHz ( period = 3.331 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.068 ns                ;
; 78.035 ns                               ; 300.21 MHz ( period = 3.331 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.068 ns                ;
; 78.035 ns                               ; 300.21 MHz ( period = 3.331 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.068 ns                ;
; 78.035 ns                               ; 300.21 MHz ( period = 3.331 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.068 ns                ;
; 78.040 ns                               ; 300.66 MHz ( period = 3.326 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.063 ns                ;
; 78.040 ns                               ; 300.66 MHz ( period = 3.326 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.063 ns                ;
; 78.040 ns                               ; 300.66 MHz ( period = 3.326 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.063 ns                ;
; 78.040 ns                               ; 300.66 MHz ( period = 3.326 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.063 ns                ;
; 78.040 ns                               ; 300.66 MHz ( period = 3.326 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.063 ns                ;
; 78.040 ns                               ; 300.66 MHz ( period = 3.326 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.063 ns                ;
; 78.040 ns                               ; 300.66 MHz ( period = 3.326 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.063 ns                ;
; 78.040 ns                               ; 300.66 MHz ( period = 3.326 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.063 ns                ;
; 78.041 ns                               ; 300.75 MHz ( period = 3.325 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.063 ns                ;
; 78.063 ns                               ; 302.76 MHz ( period = 3.303 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.040 ns                ;
; 78.070 ns                               ; 303.40 MHz ( period = 3.296 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.032 ns                ;
; 78.100 ns                               ; 306.18 MHz ( period = 3.266 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.001 ns                ;
; 78.108 ns                               ; 306.94 MHz ( period = 3.258 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.995 ns                ;
; 78.131 ns                               ; 309.12 MHz ( period = 3.235 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 2.973 ns                ;
; 78.149 ns                               ; 310.85 MHz ( period = 3.217 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.954 ns                ;
; 78.168 ns                               ; 312.70 MHz ( period = 3.198 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 2.933 ns                ;
; 78.173 ns                               ; 313.19 MHz ( period = 3.193 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.930 ns                ;
; 78.186 ns                               ; 314.47 MHz ( period = 3.180 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.917 ns                ;
; 78.198 ns                               ; 315.66 MHz ( period = 3.168 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.905 ns                ;
; 78.198 ns                               ; 315.66 MHz ( period = 3.168 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.905 ns                ;
; 78.198 ns                               ; 315.66 MHz ( period = 3.168 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.905 ns                ;
; 78.198 ns                               ; 315.66 MHz ( period = 3.168 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.905 ns                ;
; 78.198 ns                               ; 315.66 MHz ( period = 3.168 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.905 ns                ;
; 78.198 ns                               ; 315.66 MHz ( period = 3.168 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.905 ns                ;
; 78.198 ns                               ; 315.66 MHz ( period = 3.168 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.905 ns                ;
; 78.202 ns                               ; 316.06 MHz ( period = 3.164 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 2.900 ns                ;
; 78.203 ns                               ; 316.16 MHz ( period = 3.163 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.900 ns                ;
; 78.203 ns                               ; 316.16 MHz ( period = 3.163 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.900 ns                ;
; 78.203 ns                               ; 316.16 MHz ( period = 3.163 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.900 ns                ;
; 78.203 ns                               ; 316.16 MHz ( period = 3.163 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.900 ns                ;
; 78.203 ns                               ; 316.16 MHz ( period = 3.163 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.900 ns                ;
; 78.203 ns                               ; 316.16 MHz ( period = 3.163 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.900 ns                ;
; 78.203 ns                               ; 316.16 MHz ( period = 3.163 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.900 ns                ;
; 78.203 ns                               ; 316.16 MHz ( period = 3.163 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.900 ns                ;
; 78.210 ns                               ; 316.86 MHz ( period = 3.156 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.893 ns                ;
; 78.212 ns                               ; 317.06 MHz ( period = 3.154 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 2.892 ns                ;
; 78.233 ns                               ; 319.18 MHz ( period = 3.133 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 2.869 ns                ;
; 78.236 ns                               ; 319.49 MHz ( period = 3.130 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 2.866 ns                ;
; 78.241 ns                               ; 320.00 MHz ( period = 3.125 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.862 ns                ;
; 78.256 ns                               ; 321.54 MHz ( period = 3.110 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 2.845 ns                ;
; 78.263 ns                               ; 322.27 MHz ( period = 3.103 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 2.839 ns                ;
; 78.277 ns                               ; 323.73 MHz ( period = 3.089 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 2.825 ns                ;
; 78.318 ns                               ; 328.08 MHz ( period = 3.048 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 2.784 ns                ;
; 78.324 ns                               ; 328.73 MHz ( period = 3.042 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 2.778 ns                ;
; 78.340 ns                               ; 330.47 MHz ( period = 3.026 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 2.761 ns                ;
; 78.344 ns                               ; 330.91 MHz ( period = 3.022 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.759 ns                ;
; 78.344 ns                               ; 330.91 MHz ( period = 3.022 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.759 ns                ;
; 78.344 ns                               ; 330.91 MHz ( period = 3.022 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.759 ns                ;
; 78.344 ns                               ; 330.91 MHz ( period = 3.022 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.759 ns                ;
; 78.344 ns                               ; 330.91 MHz ( period = 3.022 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.759 ns                ;
; 78.344 ns                               ; 330.91 MHz ( period = 3.022 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.759 ns                ;
; 78.344 ns                               ; 330.91 MHz ( period = 3.022 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.759 ns                ;
; 78.349 ns                               ; 331.46 MHz ( period = 3.017 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.754 ns                ;
; 78.349 ns                               ; 331.46 MHz ( period = 3.017 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.754 ns                ;
; 78.349 ns                               ; 331.46 MHz ( period = 3.017 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.754 ns                ;
; 78.349 ns                               ; 331.46 MHz ( period = 3.017 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.754 ns                ;
; 78.349 ns                               ; 331.46 MHz ( period = 3.017 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.754 ns                ;
; 78.349 ns                               ; 331.46 MHz ( period = 3.017 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.754 ns                ;
; 78.349 ns                               ; 331.46 MHz ( period = 3.017 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.754 ns                ;
; 78.349 ns                               ; 331.46 MHz ( period = 3.017 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.754 ns                ;
; 78.367 ns                               ; 333.44 MHz ( period = 2.999 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.736 ns                ;
; 78.381 ns                               ; 335.01 MHz ( period = 2.985 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.722 ns                ;
; 78.397 ns                               ; 336.81 MHz ( period = 2.969 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 2.707 ns                ;
; 78.398 ns                               ; 336.93 MHz ( period = 2.968 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 2.704 ns                ;
; 78.408 ns                               ; 338.07 MHz ( period = 2.958 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 2.694 ns                ;
; 78.412 ns                               ; 338.52 MHz ( period = 2.954 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.691 ns                ;
; 78.430 ns                               ; 340.60 MHz ( period = 2.936 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 2.671 ns                ;
; 78.437 ns                               ; 341.41 MHz ( period = 2.929 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 2.665 ns                ;
; 78.465 ns                               ; 344.71 MHz ( period = 2.901 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.105 ns                 ; 2.640 ns                ;
; 78.470 ns                               ; 345.30 MHz ( period = 2.896 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.633 ns                ;
; 78.473 ns                               ; 345.66 MHz ( period = 2.893 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.630 ns                ;
; 78.482 ns                               ; 346.74 MHz ( period = 2.884 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.621 ns                ;
; 78.483 ns                               ; 346.86 MHz ( period = 2.883 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.620 ns                ;
; 78.498 ns                               ; 348.68 MHz ( period = 2.868 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 2.604 ns                ;
; 78.515 ns                               ; 350.75 MHz ( period = 2.851 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.588 ns                ;
; 78.515 ns                               ; 350.75 MHz ( period = 2.851 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.588 ns                ;
; 78.515 ns                               ; 350.75 MHz ( period = 2.851 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 2.587 ns                ;
; 78.515 ns                               ; 350.75 MHz ( period = 2.851 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.588 ns                ;
; 78.515 ns                               ; 350.75 MHz ( period = 2.851 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.588 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clkmult3:cm3|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                    ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[0]                           ; NWire_rcv:SPD|tb_width[0]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:P_IQPWM|bcnt[0]                          ; NWire_xmit:P_IQPWM|bcnt[0]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[8]                           ; NWire_rcv:SPD|tb_width[8]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[7]                           ; NWire_rcv:SPD|tb_width[7]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[3]                           ; NWire_rcv:SPD|tb_width[3]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[4]                           ; NWire_rcv:SPD|tb_width[4]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[2]                           ; NWire_rcv:SPD|tb_width[2]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[9]                           ; NWire_rcv:SPD|tb_width[9]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[1]                           ; NWire_rcv:SPD|tb_width[1]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[6]                           ; NWire_rcv:SPD|tb_width[6]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|TB_state~13                           ; NWire_rcv:SPD|TB_state~13             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|TB_state~11                           ; NWire_rcv:SPD|TB_state~11             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[5]                           ; NWire_rcv:SPD|tb_width[5]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|bcnt[0]                        ; NWire_xmit:M_LRAudio|bcnt[0]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|data_cnt[0]                           ; NWire_rcv:SPD|data_cnt[0]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:P_MIC|TB_state~13                         ; NWire_rcv:P_MIC|TB_state~13           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:P_MIC|TB_state~11                         ; NWire_rcv:P_MIC|TB_state~11           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:P_MIC|data_cnt[0]                         ; NWire_rcv:P_MIC|data_cnt[0]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|TB_state~13                          ; NWire_rcv:M_IQ|TB_state~13            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|TB_state~11                          ; NWire_rcv:M_IQ|TB_state~11            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:P_IQPWM|NW_state~12                      ; NWire_xmit:P_IQPWM|NW_state~12        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|data_cnt[0]                          ; NWire_rcv:M_IQ|data_cnt[0]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|NW_state~12                    ; NWire_xmit:M_LRAudio|NW_state~12      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|irdy                                  ; NWire_rcv:SPD|irdy                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:P_IQPWM|iack                             ; NWire_xmit:P_IQPWM|iack               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:P_MIC|irdy                                ; NWire_rcv:P_MIC|irdy                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|iack                           ; NWire_xmit:M_LRAudio|iack             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|irdy                                 ; NWire_rcv:M_IQ|irdy                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.733 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[16]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[16]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.735 ns                 ;
; 0.734 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[22]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[22]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.735 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[25]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[25] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[24]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[24] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[1]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[1]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.736 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[19]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[19] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.736 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[18]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[18] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.736 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[18]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[18]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.739 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[3]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[3]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.740 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[2]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[2]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.740 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[24]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[24]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.740 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[6]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[6]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.741 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[13]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[13] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[3]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[3]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[26]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[26]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_rcv:P_MIC|DB_LEN[2][1]                        ; NWire_rcv:P_MIC|DB_LEN[3][1]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.742 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[0]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[0]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[23]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[23]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[9]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[9]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[1]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[1]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.743 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[15]               ; NWire_xmit:M_LRAudio|id[15]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[4]                ; NWire_xmit:M_LRAudio|id[4]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[5]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[5]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:P_MIC|DB_LEN[1][2]                        ; NWire_rcv:P_MIC|DB_LEN[2][2]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:P_MIC|DB_LEN[1][10]                       ; NWire_rcv:P_MIC|DB_LEN[2][10]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.744 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[15]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[15] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_xmit:M_LRAudio|id[14]                         ; NWire_xmit:M_LRAudio|id[13]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:M_IQ|rdata[44]                            ; NWire_rcv:M_IQ|rdata[43]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:M_IQ|rdata[38]                            ; NWire_rcv:M_IQ|rdata[37]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:M_IQ|rdata[21]                            ; NWire_rcv:M_IQ|rdata[20]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:M_IQ|DB_LEN[2][9]                         ; NWire_rcv:M_IQ|DB_LEN[3][9]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:P_MIC|d1                                  ; NWire_rcv:P_MIC|d2                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.745 ns                                ; NWire_xmit:M_LRAudio|id[27]                         ; NWire_xmit:M_LRAudio|id[26]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[20]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[20] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[5]                ; NWire_xmit:M_LRAudio|id[5]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_rcv:M_IQ|rdata[30]                            ; NWire_rcv:M_IQ|rdata[29]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_rcv:M_IQ|rdata[11]                            ; NWire_rcv:M_IQ|rdata[10]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_rcv:M_IQ|rdata[30]                            ; NWire_rcv:M_IQ|idata[30]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.746 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[27]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[27] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[9]                ; NWire_xmit:M_LRAudio|id[9]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_xmit:M_LRAudio|id[4]                          ; NWire_xmit:M_LRAudio|id[3]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[14]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[14]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.747 ns                                ; NWire_rcv:M_IQ|rdata[40]                            ; NWire_rcv:M_IQ|rdata[39]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:SPD|rdata[13]                             ; NWire_rcv:SPD|rdata[12]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:P_MIC|DB_LEN[1][7]                        ; NWire_rcv:P_MIC|DB_LEN[2][7]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.748 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[28]               ; NWire_xmit:M_LRAudio|id[28]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[9]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[9]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[31]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[31]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[15]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[15]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_rcv:M_IQ|DB_LEN[2][11]                        ; NWire_rcv:M_IQ|DB_LEN[3][11]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.749 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[28]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[28] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[27]               ; NWire_xmit:M_LRAudio|id[27]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[23]               ; NWire_xmit:M_LRAudio|id[23]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_xmit:M_LRAudio|id[22]                         ; NWire_xmit:M_LRAudio|id[21]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[17]               ; NWire_xmit:M_LRAudio|id[17]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[5]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[5]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_xmit:M_LRAudio|id[7]                          ; NWire_xmit:M_LRAudio|id[6]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[12]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[12]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[2]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[2]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:M_IQ|rdata[5]                             ; NWire_rcv:M_IQ|rdata[4]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.750 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[30]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[30] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[20]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[20]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; NWire_rcv:P_MIC|rdata[10]                           ; NWire_rcv:P_MIC|rdata[9]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; NWire_rcv:M_IQ|rdata[27]                            ; NWire_rcv:M_IQ|rdata[26]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.751 ns                                ; NWire_rcv:M_IQ|rdata[12]                            ; NWire_rcv:M_IQ|rdata[11]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; NWire_rcv:M_IQ|DB_LEN[0][2]                         ; NWire_rcv:M_IQ|DB_LEN[1][2]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; NWire_rcv:M_IQ|rdata[9]                             ; NWire_rcv:M_IQ|rdata[8]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; NWire_rcv:M_IQ|rdata[27]                            ; NWire_rcv:M_IQ|idata[27]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; NWire_rcv:M_IQ|DB_LEN[2][6]                         ; NWire_rcv:M_IQ|DB_LEN[3][6]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.752 ns                                ; NWire_rcv:P_MIC|rdata[12]                           ; NWire_rcv:P_MIC|rdata[11]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.752 ns                                ; NWire_rcv:M_IQ|DB_LEN[0][5]                         ; NWire_rcv:M_IQ|DB_LEN[1][5]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.753 ns                                ; NWire_rcv:M_IQ|rdata[29]                            ; NWire_rcv:M_IQ|rdata[28]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:M_IQ|rdata[31]                            ; NWire_rcv:M_IQ|idata[31]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:SPD|rdata[3]                              ; NWire_rcv:SPD|rdata[2]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:M_IQ|d1                                   ; NWire_rcv:M_IQ|d2                     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_xmit:M_LRAudio|data_cnt[4]                    ; NWire_xmit:M_LRAudio|data_cnt[4]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:P_MIC|tb_cnt[13]                          ; NWire_rcv:P_MIC|tb_cnt[13]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.754 ns                                ; NWire_rcv:M_IQ|rdata[43]                            ; NWire_rcv:M_IQ|rdata[42]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; NWire_rcv:M_IQ|rdata[31]                            ; NWire_rcv:M_IQ|rdata[30]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; NWire_rcv:P_MIC|rdata[9]                            ; NWire_rcv:P_MIC|rdata[8]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; NWire_rcv:P_MIC|rdata[8]                            ; NWire_rcv:P_MIC|rdata[7]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.755 ns                                ; NWire_xmit:M_LRAudio|id[25]                         ; NWire_xmit:M_LRAudio|id[24]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:P_MIC|rdata[14]                           ; NWire_rcv:P_MIC|rdata[13]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:M_IQ|rdata[32]                            ; NWire_rcv:M_IQ|rdata[31]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:P_MIC|rdata[5]                            ; NWire_rcv:P_MIC|rdata[4]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:M_IQ|rdata[6]                             ; NWire_rcv:M_IQ|rdata[5]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:P_MIC|rdata[3]                            ; NWire_rcv:P_MIC|rdata[2]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:M_IQ|d0                                   ; NWire_rcv:M_IQ|d1                     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.756 ns                                ; NWire_rcv:M_IQ|rdata[25]                            ; NWire_rcv:M_IQ|rdata[24]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_rcv:SPD|DB_LEN[2][11]                         ; NWire_rcv:SPD|pass[2]                 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_rcv:M_IQ|rdata[17]                            ; NWire_rcv:M_IQ|rdata[16]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_rcv:P_MIC|rdata[2]                            ; NWire_rcv:P_MIC|rdata[1]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_rcv:SPD|rdata[15]                             ; NWire_rcv:SPD|rdata[14]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_rcv:SPD|rdata[2]                              ; NWire_rcv:SPD|rdata[1]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.757 ns                                ; NWire_rcv:M_IQ|rdata[37]                            ; NWire_rcv:M_IQ|rdata[36]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; NWire_rcv:M_IQ|rdata[34]                            ; NWire_rcv:M_IQ|rdata[33]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; NWire_rcv:SPD|rdata[1]                              ; NWire_rcv:SPD|rdata[0]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.758 ns                                ; NWire_rcv:M_IQ|rdata[47]                            ; NWire_rcv:M_IQ|rdata[46]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; NWire_rcv:M_IQ|rdata[35]                            ; NWire_rcv:M_IQ|rdata[34]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; NWire_rcv:SPD|DB_LEN[0][6]                          ; NWire_rcv:SPD|DB_LEN[1][6]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; NWire_rcv:SPD|DB_LEN[0][11]                         ; NWire_rcv:SPD|pass[0]                 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; NWire_rcv:P_MIC|DB_LEN[2][13]                       ; NWire_rcv:P_MIC|DB_LEN[3][13]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; NWire_rcv:SPD|rdata[7]                              ; NWire_rcv:SPD|rdata[6]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.759 ns                                ; NWire_rcv:SPD|d2                                    ; NWire_rcv:SPD|d3                      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.759 ns                                ; NWire_rcv:SPD|d1                                    ; NWire_rcv:SPD|d2                      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.761 ns                                ; NWire_rcv:SPD|DB_LEN[1][8]                          ; NWire_rcv:SPD|DB_LEN[2][8]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.761 ns                                ; NWire_rcv:SPD|tb_cnt[11]                            ; NWire_rcv:SPD|tb_cnt[11]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.762 ns                                ; NWire_rcv:SPD|DB_LEN[0][11]                         ; NWire_rcv:SPD|DB_LEN[1][11]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.766 ns                                ; NWire_rcv:M_IQ|tb_cnt[13]                           ; NWire_rcv:M_IQ|tb_cnt[13]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.768 ns                 ;
; 0.767 ns                                ; NWire_rcv:SPD|DB_LEN[2][10]                         ; NWire_rcv:SPD|DB_LEN[3][10]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.769 ns                 ;
; 0.767 ns                                ; NWire_rcv:P_MIC|DB_LEN[1][13]                       ; NWire_rcv:P_MIC|pass[1]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.769 ns                 ;
; 0.770 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.iq2                     ; NWire_xmit:P_IQPWM|iack               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.772 ns                 ;
; 0.772 ns                                ; NWire_rcv:P_MIC|DB_LEN[1][13]                       ; NWire_rcv:P_MIC|DB_LEN[2][13]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.774 ns                 ;
; 0.773 ns                                ; NWire_rcv:P_MIC|resync                              ; NWire_rcv:P_MIC|TB_state~13           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.775 ns                 ;
; 0.776 ns                                ; NWire_xmit:P_IQPWM|NW_state~12                      ; NWire_xmit:P_IQPWM|irdy               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.778 ns                 ;
; 0.805 ns                                ; NWire_rcv:M_IQ|TB_state~12                          ; NWire_rcv:M_IQ|TB_state~13            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.807 ns                 ;
; 0.863 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[21]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[21]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.865 ns                 ;
; 0.892 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[22]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[22] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.894 ns                 ;
; 0.892 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[28]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[28]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.894 ns                 ;
; 0.893 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[27]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[27]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.895 ns                 ;
; 0.893 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[13]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[13]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.895 ns                 ;
; 0.894 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[11]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[11]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.896 ns                 ;
; 0.897 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[16]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[16] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.899 ns                 ;
; 0.897 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[6]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[6]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.899 ns                 ;
; 0.897 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[17]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[17]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.899 ns                 ;
; 0.898 ns                                ; NWire_rcv:P_MIC|tb_width[10]                        ; NWire_rcv:P_MIC|tb_width[10]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.900 ns                 ;
; 0.899 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[4]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[4]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.901 ns                 ;
; 0.900 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[23]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[23] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.902 ns                 ;
; 0.903 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[26]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[26] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.905 ns                 ;
; 0.904 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[21]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[21] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.906 ns                 ;
; 0.906 ns                                ; NWire_rcv:P_MIC|tb_width[0]                         ; NWire_rcv:P_MIC|tb_width[0]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.908 ns                 ;
; 0.906 ns                                ; NWire_rcv:M_IQ|tb_width[7]                          ; NWire_rcv:M_IQ|tb_width[7]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.908 ns                 ;
; 0.906 ns                                ; NWire_rcv:M_IQ|tb_width[2]                          ; NWire_rcv:M_IQ|tb_width[2]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.908 ns                 ;
; 0.907 ns                                ; NWire_rcv:M_IQ|rdata[10]                            ; NWire_rcv:M_IQ|idata[10]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.909 ns                 ;
; 0.908 ns                                ; NWire_rcv:M_IQ|tb_width[6]                          ; NWire_rcv:M_IQ|tb_width[6]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.910 ns                 ;
; 0.909 ns                                ; NWire_xmit:P_IQPWM|id[27]                           ; NWire_xmit:P_IQPWM|id[26]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.911 ns                 ;
; 0.909 ns                                ; NWire_xmit:P_IQPWM|id[5]                            ; NWire_xmit:P_IQPWM|id[4]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.911 ns                 ;
; 0.909 ns                                ; NWire_rcv:M_IQ|rdata[28]                            ; NWire_rcv:M_IQ|idata[28]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.911 ns                 ;
; 0.910 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[1]                       ; NWire_xmit:P_IQPWM|dly_cnt[1]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.912 ns                 ;
; 0.910 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[4]                       ; NWire_xmit:P_IQPWM|dly_cnt[4]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.912 ns                 ;
; 0.912 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[19]                 ; NWire_xmit:P_IQPWM|id[19]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.914 ns                 ;
; 0.915 ns                                ; NWire_xmit:M_LRAudio|id[17]                         ; NWire_xmit:M_LRAudio|id[16]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.917 ns                 ;
; 0.915 ns                                ; NWire_xmit:M_LRAudio|id[2]                          ; NWire_xmit:M_LRAudio|id[1]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.917 ns                 ;
; 0.915 ns                                ; NWire_xmit:P_IQPWM|id[31]                           ; NWire_xmit:P_IQPWM|id[30]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.917 ns                 ;
; 0.917 ns                                ; NWire_xmit:M_LRAudio|id[9]                          ; NWire_xmit:M_LRAudio|id[8]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.919 ns                 ;
; 0.917 ns                                ; NWire_xmit:M_LRAudio|id[8]                          ; NWire_xmit:M_LRAudio|id[7]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.919 ns                 ;
; 0.917 ns                                ; NWire_rcv:M_IQ|tb_width[3]                          ; NWire_rcv:M_IQ|tb_width[3]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.919 ns                 ;
; 0.918 ns                                ; NWire_xmit:P_IQPWM|id[23]                           ; NWire_xmit:P_IQPWM|id[22]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.920 ns                 ;
; 0.918 ns                                ; NWire_rcv:P_MIC|tb_width[5]                         ; NWire_rcv:P_MIC|tb_width[5]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.920 ns                 ;
; 0.919 ns                                ; NWire_xmit:P_IQPWM|id[7]                            ; NWire_xmit:P_IQPWM|id[6]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.919 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[5]                       ; NWire_xmit:P_IQPWM|dly_cnt[5]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.919 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[7]                       ; NWire_xmit:P_IQPWM|dly_cnt[7]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.919 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[9]                       ; NWire_xmit:P_IQPWM|dly_cnt[9]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.919 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[21]                      ; NWire_xmit:P_IQPWM|dly_cnt[21]        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.920 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[15]                      ; NWire_xmit:P_IQPWM|dly_cnt[15]        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.920 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[17]                      ; NWire_xmit:P_IQPWM|dly_cnt[17]        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.920 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[20]                      ; NWire_xmit:P_IQPWM|dly_cnt[20]        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.920 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[23]                      ; NWire_xmit:P_IQPWM|dly_cnt[23]        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.921 ns                                ; NWire_rcv:P_MIC|tb_width[7]                         ; NWire_rcv:P_MIC|tb_width[7]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.923 ns                 ;
; 0.922 ns                                ; NWire_rcv:SPD|rdata[8]                              ; NWire_rcv:SPD|rdata[7]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.924 ns                 ;
; 0.922 ns                                ; NWire_rcv:M_IQ|tb_width[10]                         ; NWire_rcv:M_IQ|tb_width[10]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.924 ns                 ;
; 0.924 ns                                ; NWire_rcv:P_MIC|DB_LEN[1][4]                        ; NWire_rcv:P_MIC|DB_LEN[2][4]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.926 ns                 ;
; 0.925 ns                                ; NWire_rcv:SPD|rdata[6]                              ; NWire_rcv:SPD|rdata[5]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.927 ns                 ;
; 0.925 ns                                ; NWire_rcv:SPD|rdata[4]                              ; NWire_rcv:SPD|rdata[3]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.927 ns                 ;
; 0.926 ns                                ; NWire_rcv:SPD|rdata[5]                              ; NWire_rcv:SPD|rdata[4]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.928 ns                 ;
; 0.927 ns                                ; NWire_rcv:M_IQ|rdata[36]                            ; NWire_rcv:M_IQ|rdata[35]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.929 ns                 ;
; 0.950 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[19]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[19]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 0.954 ns                 ;
; 0.951 ns                                ; NWire_rcv:M_IQ|d2                                   ; NWire_rcv:M_IQ|d3                     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.953 ns                 ;
; 0.956 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[31]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[31] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 0.957 ns                 ;
; 0.956 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[25]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[25]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.000 ns                   ; 0.956 ns                 ;
; 0.957 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[8]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[8]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.000 ns                   ; 0.957 ns                 ;
; 0.960 ns                                ; NWire_rcv:M_IQ|rdata[10]                            ; NWire_rcv:M_IQ|rdata[9]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.962 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                       ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IF_clk'                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                              ; To                                                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; CC_address[0]                                                                                                     ; CC_address[0]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CC_address[1]                                                                                                     ; CC_address[1]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CC_address[2]                                                                                                     ; CC_address[2]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CC_address[3]                                                                                                     ; CC_address[3]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|dly_cnt[0]                                                                                      ; NWire_xmit:CCxmit|dly_cnt[0]                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|dly_cnt[24]                                                                                     ; NWire_xmit:CCxmit|dly_cnt[24]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|bcnt[0]                                                                                         ; NWire_xmit:CCxmit|bcnt[0]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|NW_state~12                                                                                     ; NWire_xmit:CCxmit|NW_state~12                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|iack                                                                                            ; NWire_xmit:CCxmit|iack                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|ld[1]                                                                                        ; led_blinker:BLINK_D4|ld[1]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|ld[0]                                                                                        ; led_blinker:BLINK_D4|ld[0]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|bit_sel[0]                                                                                   ; led_blinker:BLINK_D4|bit_sel[0]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|LED_state~7                                                                                  ; led_blinker:BLINK_D4|LED_state~7                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|ld[2]                                                                                        ; led_blinker:BLINK_D1|ld[2]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|bit_sel[0]                                                                                   ; led_blinker:BLINK_D1|bit_sel[0]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|ld[0]                                                                                        ; led_blinker:BLINK_D1|ld[0]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|bit_sel[1]                                                                                   ; led_blinker:BLINK_D1|bit_sel[1]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|LED_state~7                                                                                  ; led_blinker:BLINK_D1|LED_state~7                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|LED_state~6                                                                                  ; led_blinker:BLINK_D1|LED_state~6                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|LED_state~5                                                                                  ; led_blinker:BLINK_D1|LED_state~5                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_count[0]                                                                                                       ; IF_count[0]                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_count[28]                                                                                                      ; IF_count[28]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sp_rcv_ctrl:SPC|count[0]                                                                                          ; sp_rcv_ctrl:SPC|count[0]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sp_rcv_ctrl:SPC|sp_state                                                                                          ; sp_rcv_ctrl:SPC|sp_state                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; RFIFO:RXF|outptr[0]                                                                                               ; RFIFO:RXF|outptr[0]                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cdc_mcp:lra|a_rdy                                                                                                 ; cdc_mcp:lra|a_rdy                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|FIFO_ADR[1]                                                                                        ; async_usb:usb1|FIFO_ADR[1]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|FIFO_ADR[0]                                                                                        ; async_usb:usb1|FIFO_ADR[0]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|SLOE                                                                                               ; async_usb:usb1|SLOE                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:m_ser|TB_state~13                                                                                       ; NWire_rcv:m_ser|TB_state~13                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:m_ser|TB_state~11                                                                                       ; NWire_rcv:m_ser|TB_state~11                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:p_ser|TB_state~11                                                                                       ; NWire_rcv:p_ser|TB_state~11                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:p_ser|TB_state~13                                                                                       ; NWire_rcv:p_ser|TB_state~13                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:m_ser|data_cnt[0]                                                                                       ; NWire_rcv:m_ser|data_cnt[0]                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2S_rcv:J_MIC|b_clk_cnt[0]                                                                                        ; I2S_rcv:J_MIC|b_clk_cnt[0]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:p_ser|data_cnt[0]                                                                                       ; NWire_rcv:p_ser|data_cnt[0]                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|clean_pb                                                                                          ; debounce:de_dot|clean_pb                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|clean_pb                                                                                          ; debounce:de_PTT|clean_pb                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo_ctrl:TXFC|tx_addr[0]                                                                                      ; Tx_fifo_ctrl:TXFC|tx_addr[0]                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|clean_pb                                                                                         ; debounce:de_dash|clean_pb                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo_ctrl:TXFC|AD_timer[0]                                                                                     ; Tx_fifo_ctrl:TXFC|AD_timer[0]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[11]              ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[11] ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[10]              ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[10] ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[9]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[9]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[8]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[8]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[7]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[7]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[6]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[6]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[5]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[5]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[4]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[4]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[3]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[3]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[2]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[2]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[1]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[1]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|rd_ptr_lsb                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|rd_ptr_lsb       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[0]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[0]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[9]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[9]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[8]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[8]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[7]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[7]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[6]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[6]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[5]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[5]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[4]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[4]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[3]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[3]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[2]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[2]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[1]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[1]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|rd_ptr_lsb                    ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|rd_ptr_lsb       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[0]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[0]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2S_rcv:J_IQ|b_clk_cnt[0]                                                                                         ; I2S_rcv:J_IQ|b_clk_cnt[0]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|SLEN                                                                                               ; async_usb:usb1|SLEN                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; RFIFO:RXF|usedw[0]                                                                                                ; RFIFO:RXF|usedw[0]                                                                                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[2]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[2]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[0]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[0]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[3]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[3]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[8]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[8]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[9]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[9]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[11]                                                                                  ; async_usb:usb1|Rx_fifo_wdata[11]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[10]                                                                                  ; async_usb:usb1|Rx_fifo_wdata[10]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[13]                                                                                  ; async_usb:usb1|Rx_fifo_wdata[13]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[14]                                                                                  ; async_usb:usb1|Rx_fifo_wdata[14]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[15]                                                                                  ; async_usb:usb1|Rx_fifo_wdata[15]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[12]                                                                                  ; async_usb:usb1|Rx_fifo_wdata[12]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[4]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[4]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[7]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[7]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[6]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[6]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[5]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[5]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[1]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[1]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                     ; Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_SYNC_state~12                                                                                                  ; IF_SYNC_state~12                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_SYNC_state~13                                                                                                  ; IF_SYNC_state~13                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_SYNC_state~11                                                                                                  ; IF_SYNC_state~11                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|full_dff                      ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|full_dff         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|full_dff                      ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|full_dff         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|ep_sel                                                                                             ; async_usb:usb1|ep_sel                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.732 ns                                ; I2S_rcv:J_MIC|d1                                                                                                  ; I2S_rcv:J_MIC|d2                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.734 ns                 ;
; 0.734 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[11]                                                                                    ; NWire_rcv:SPD|DIFF_CLK.xd1[11]                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.735 ns                                ; NWire_rcv:P_MIC|DIFF_CLK.xd0[13]                                                                                  ; NWire_rcv:P_MIC|DIFF_CLK.xd1[13]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_rcv:P_MIC|DIFF_CLK.xd0[15]                                                                                  ; NWire_rcv:P_MIC|DIFF_CLK.xd1[15]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[7]                                                                                     ; NWire_rcv:SPD|DIFF_CLK.xd1[7]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[3]                                                                                     ; NWire_rcv:SPD|DIFF_CLK.xd1[3]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[2]                                                                                     ; NWire_rcv:SPD|DIFF_CLK.xd1[2]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[1]                                                                                     ; NWire_rcv:SPD|DIFF_CLK.xd1[1]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.736 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[34]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[34]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.736 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[10]                                                                                    ; NWire_rcv:SPD|DIFF_CLK.xd1[10]                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.736 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[5]                                                                                     ; NWire_rcv:SPD|DIFF_CLK.xd1[5]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.736 ns                                ; NWire_rcv:P_MIC|DIFF_CLK.xr0                                                                                      ; NWire_rcv:P_MIC|DIFF_CLK.xr1                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.736 ns                                ; IF_RESET.i0                                                                                                       ; IF_rst                                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.737 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[6]                                                                                     ; NWire_rcv:SPD|DIFF_CLK.xd1[6]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.739 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[0]                                                                                     ; NWire_rcv:SPD|DIFF_CLK.xd1[0]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.741 ns                                ; NWire_xmit:CCxmit|id[14]                                                                                          ; NWire_xmit:CCxmit|id[13]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; RFIFO:RXF|mem_0_bypass[30]                                                                                        ; RFIFO:RXF|q[7]                                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; debounce:de_PTT|pb_history[0]                                                                                     ; debounce:de_PTT|pb_history[1]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; debounce:de_PTT|pb_history[1]                                                                                     ; debounce:de_PTT|pb_history[2]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; I2S_rcv:J_IQ|lr0                                                                                                  ; I2S_rcv:J_IQ|lr1                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.742 ns                                ; NWire_xmit:CCxmit|id[57]                                                                                          ; NWire_xmit:CCxmit|id[56]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; RFIFO:RXF|mem_0_bypass[27]                                                                                        ; RFIFO:RXF|q[4]                                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.743 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[43]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[43]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[39]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[39]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[24]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[24]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.744 ns                                ; RFIFO:RXF|mem_0_bypass[35]                                                                                        ; RFIFO:RXF|q[12]                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; I2S_rcv:J_IQ|temp_data[5]                                                                                         ; I2S_rcv:J_IQ|temp_data[6]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:p_ser|rdata[5]                                                                                          ; NWire_rcv:p_ser|idata[5]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:p_ser|rdata[12]                                                                                         ; NWire_rcv:p_ser|idata[12]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.745 ns                                ; I2S_rcv:J_IQ|temp_data[19]                                                                                        ; I2S_rcv:J_IQ|temp_data[20]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.746 ns                                ; IF_ATTEN[1]                                                                                                       ; NWire_xmit:CCxmit|id[6]                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_xmit:CCxmit|id[2]                                                                                           ; NWire_xmit:CCxmit|id[1]                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; debounce:de_dot|pb_history[1]                                                                                     ; debounce:de_dot|pb_history[2]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; debounce:de_PTT|pb_history[3]                                                                                     ; debounce:de_PTT|clean_pb                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.747 ns                                ; NWire_xmit:CCxmit|id[10]                                                                                          ; NWire_xmit:CCxmit|id[9]                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_xmit:CCxmit|id[8]                                                                                           ; NWire_xmit:CCxmit|id[7]                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[41]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[41]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; debounce:de_dash|pb_history[1]                                                                                    ; debounce:de_dash|pb_history[2]                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; I2S_rcv:J_MIC|temp_data[8]                                                                                        ; I2S_rcv:J_MIC|temp_data[9]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.748 ns                                ; NWire_xmit:CCxmit|id[12]                                                                                          ; NWire_xmit:CCxmit|id[11]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.749 ns                                ; IF_TX_relay[1]                                                                                                    ; NWire_xmit:CCxmit|id[4]                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[46]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[46]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[47]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[47]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.750 ns                                ; NWire_xmit:CCxmit|id[3]                                                                                           ; NWire_xmit:CCxmit|id[2]                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; NWire_xmit:CCxmit|irdy                                                                                            ; NWire_xmit:CCxmit|iack                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; I2S_rcv:J_IQ|temp_data[4]                                                                                         ; I2S_rcv:J_IQ|temp_data[5]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.751 ns                                ; IF_ATTEN[0]                                                                                                       ; NWire_xmit:CCxmit|id[5]                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; NWire_rcv:p_ser|d2                                                                                                ; NWire_rcv:p_ser|DBrise                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; I2S_rcv:J_MIC|temp_data[13]                                                                                       ; I2S_rcv:J_MIC|temp_data[14]                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.752 ns                                ; debounce:de_dash|pb_history[0]                                                                                    ; debounce:de_dash|pb_history[1]                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.752 ns                                ; I2S_rcv:J_MIC|temp_data[0]                                                                                        ; I2S_rcv:J_MIC|temp_data[1]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.753 ns                                ; I2S_rcv:J_IQ|temp_data[16]                                                                                        ; I2S_rcv:J_IQ|temp_data[17]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; I2S_rcv:J_IQ|temp_data[1]                                                                                         ; I2S_rcv:J_IQ|temp_data[2]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; I2S_rcv:J_IQ|temp_data[3]                                                                                         ; I2S_rcv:J_IQ|temp_data[4]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:p_ser|rdata[17]                                                                                         ; NWire_rcv:p_ser|idata[17]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:p_ser|rdata[19]                                                                                         ; NWire_rcv:p_ser|idata[19]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.754 ns                                ; I2S_rcv:J_IQ|temp_data[15]                                                                                        ; I2S_rcv:J_IQ|temp_data[16]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; I2S_rcv:J_MIC|temp_data[4]                                                                                        ; I2S_rcv:J_MIC|temp_data[5]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; I2S_rcv:J_IQ|temp_data[10]                                                                                        ; I2S_rcv:J_IQ|temp_data[11]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; I2S_rcv:J_MIC|temp_data[3]                                                                                        ; I2S_rcv:J_MIC|temp_data[4]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; I2S_rcv:J_MIC|temp_data[9]                                                                                        ; I2S_rcv:J_MIC|temp_data[10]                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; I2S_rcv:J_IQ|temp_data[12]                                                                                        ; I2S_rcv:J_IQ|temp_data[13]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.755 ns                                ; I2S_rcv:J_IQ|temp_data[20]                                                                                        ; I2S_rcv:J_IQ|temp_data[21]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:p_ser|rdata[13]                                                                                         ; NWire_rcv:p_ser|idata[13]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:p_ser|rdata[14]                                                                                         ; NWire_rcv:p_ser|idata[14]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:p_ser|rdata[4]                                                                                          ; NWire_rcv:p_ser|idata[4]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.756 ns                                ; debounce:de_dot|pb_history[0]                                                                                     ; debounce:de_dot|pb_history[1]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_rcv:m_ser|rdata[0]                                                                                          ; NWire_rcv:m_ser|idata[0]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; I2S_rcv:J_IQ|temp_data[17]                                                                                        ; I2S_rcv:J_IQ|temp_data[18]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_rcv:p_ser|rdata[10]                                                                                         ; NWire_rcv:p_ser|idata[10]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_rcv:p_ser|rdata[18]                                                                                         ; NWire_rcv:p_ser|idata[18]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; I2S_rcv:J_IQ|temp_data[11]                                                                                        ; I2S_rcv:J_IQ|temp_data[12]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_rcv:p_ser|rdata[1]                                                                                          ; NWire_rcv:p_ser|idata[1]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.757 ns                                ; I2S_rcv:J_IQ|d1                                                                                                   ; I2S_rcv:J_IQ|d2                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; NWire_rcv:p_ser|rdata[3]                                                                                          ; NWire_rcv:p_ser|idata[3]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; NWire_rcv:p_ser|rdata[7]                                                                                          ; NWire_rcv:p_ser|idata[7]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; NWire_rcv:p_ser|rdata[9]                                                                                          ; NWire_rcv:p_ser|idata[9]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; I2S_rcv:J_IQ|temp_data[14]                                                                                        ; I2S_rcv:J_IQ|temp_data[15]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; NWire_rcv:p_ser|rdata[16]                                                                                         ; NWire_rcv:p_ser|idata[16]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.758 ns                                ; I2S_rcv:J_MIC|temp_data[1]                                                                                        ; I2S_rcv:J_MIC|temp_data[2]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; I2S_rcv:J_IQ|temp_data[9]                                                                                         ; I2S_rcv:J_IQ|temp_data[10]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; I2S_rcv:J_MIC|temp_data[11]                                                                                       ; I2S_rcv:J_MIC|temp_data[12]                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; NWire_rcv:m_ser|rdata[4]                                                                                          ; NWire_rcv:m_ser|idata[4]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; I2S_rcv:J_MIC|temp_data[7]                                                                                        ; I2S_rcv:J_MIC|temp_data[8]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[1] ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[2]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; I2S_rcv:J_IQ|bc0                                                                                                  ; I2S_rcv:J_IQ|bc1                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.760 ns                                ; NWire_rcv:m_ser|rdata[5]                                                                                          ; NWire_rcv:m_ser|idata[5]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.762 ns                 ;
; 0.762 ns                                ; CC_address[2]                                                                                                     ; CC_address[3]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.762 ns                                ; NWire_rcv:m_ser|rdata[3]                                                                                          ; NWire_rcv:m_ser|idata[3]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.762 ns                                ; NWire_rcv:m_ser|rdata[2]                                                                                          ; NWire_rcv:m_ser|idata[2]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.762 ns                                ; NWire_rcv:P_MIC|DIFF_CLK.xd0[10]                                                                                  ; NWire_rcv:P_MIC|DIFF_CLK.xd1[10]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.763 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|rd_ptr_lsb                    ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[0]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.764 ns                                ; debounce:de_dash|count[18]                                                                                        ; debounce:de_dash|clean_pb                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.769 ns                                ; IF_rst                                                                                                            ; cdc_mcp:lra|cdc_sync:ack|sigb[0]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.771 ns                 ;
; 0.770 ns                                ; IF_rst                                                                                                            ; cdc_mcp:lra|cdc_sync:ack|q1[0]                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.772 ns                 ;
; 0.772 ns                                ; CC_address[0]                                                                                                     ; CC_address[1]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.774 ns                 ;
; 0.772 ns                                ; Tx_fifo_ctrl:TXFC|tx_addr[0]                                                                                      ; Tx_fifo_ctrl:TXFC|tx_addr[1]                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.774 ns                 ;
; 0.773 ns                                ; debounce:de_dot|count[18]                                                                                         ; debounce:de_dot|clean_pb                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.775 ns                 ;
; 0.775 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[28]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[28]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.777 ns                 ;
; 0.779 ns                                ; led_blinker:BLINK_D4|led_cnt[4]                                                                                   ; led_blinker:BLINK_D4|led_cnt[4]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.781 ns                 ;
; 0.783 ns                                ; I2S_rcv:J_MIC|b_clk                                                                                               ; I2S_rcv:J_MIC|b_clk_cnt[1]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.785 ns                 ;
; 0.788 ns                                ; NWire_rcv:p_ser|TB_state~11                                                                                       ; NWire_rcv:p_ser|TB_state~13                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.790 ns                 ;
; 0.788 ns                                ; I2S_rcv:J_MIC|b_clk                                                                                               ; I2S_rcv:J_MIC|b_clk_cnt[3]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.790 ns                 ;
; 0.789 ns                                ; I2S_rcv:J_MIC|b_clk                                                                                               ; I2S_rcv:J_MIC|b_clk_cnt[0]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.791 ns                 ;
; 0.789 ns                                ; I2S_rcv:J_IQ|bc1                                                                                                  ; I2S_rcv:J_IQ|b_clk                                                                                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.791 ns                 ;
; 0.789 ns                                ; I2S_rcv:J_IQ|bc1                                                                                                  ; I2S_rcv:J_IQ|b_clk_cnt[5]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.791 ns                 ;
; 0.790 ns                                ; I2S_rcv:J_MIC|b_clk                                                                                               ; I2S_rcv:J_MIC|b_clk_cnt[2]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.792 ns                 ;
; 0.792 ns                                ; I2S_rcv:J_MIC|bc1                                                                                                 ; I2S_rcv:J_MIC|b_clk                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.794 ns                 ;
; 0.792 ns                                ; I2S_rcv:J_IQ|bc1                                                                                                  ; I2S_rcv:J_IQ|b_clk_cnt[4]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.794 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                               ;                                                                                                      ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'C5'                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; I2S_xmit:J_IQPWM|bit_count[0]                       ; I2S_xmit:J_IQPWM|bit_count[0]     ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2S_xmit:J_IQPWM|bit_count[1]                       ; I2S_xmit:J_IQPWM|bit_count[1]     ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2S_xmit:J_LRAudio|bit_count[1]                     ; I2S_xmit:J_LRAudio|bit_count[1]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2S_xmit:J_LRAudio|bit_count[0]                     ; I2S_xmit:J_LRAudio|bit_count[0]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clk_lrclk_gen:clrgen|BCLK_cnt[0]                    ; clk_lrclk_gen:clrgen|BCLK_cnt[0]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clk_lrclk_gen:clrgen|BCLK                           ; clk_lrclk_gen:clrgen|BCLK         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clk_lrclk_gen:lrgen|LRCLK                           ; clk_lrclk_gen:lrgen|LRCLK         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clk_lrclk_gen:clrgen|LRCLK                          ; clk_lrclk_gen:clrgen|LRCLK        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 1.090 ns                                ; clk_lrclk_gen:clrgen|BCLK_cnt[0]                    ; clk_lrclk_gen:clrgen|Brise        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.092 ns                 ;
; 1.090 ns                                ; clk_lrclk_gen:clrgen|BCLK_cnt[0]                    ; clk_lrclk_gen:clrgen|Bfall        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.092 ns                 ;
; 1.135 ns                                ; C12_rst                                             ; cdc_mcp:lra|cdc_sync:rdy|q1[0]    ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.137 ns                 ;
; 1.136 ns                                ; C12_rst                                             ; cdc_mcp:iqp|cdc_sync:rdy|sigb[0]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.138 ns                 ;
; 1.136 ns                                ; C12_rst                                             ; cdc_mcp:iqp|pulsegen:pls|p1       ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.138 ns                 ;
; 1.158 ns                                ; I2S_xmit:J_LRAudio|data[8]                          ; I2S_xmit:J_LRAudio|data[9]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.160 ns                                ; I2S_xmit:J_IQPWM|obit                               ; I2S_xmit:J_IQPWM|outbit           ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.164 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[3]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[3] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.181 ns                                ; I2S_xmit:J_IQPWM|TLV_state~11                       ; I2S_xmit:J_IQPWM|data[0]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.181 ns                                ; C12_RESET.c0                                        ; C12_rst                           ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.184 ns                                ; I2S_xmit:J_LRAudio|bit_count[0]                     ; I2S_xmit:J_LRAudio|bit_count[1]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.186 ns                 ;
; 1.193 ns                                ; I2S_xmit:J_LRAudio|last_data[29]                    ; I2S_xmit:J_LRAudio|data[13]       ; C5         ; C5       ; 0.000 ns                   ; 0.007 ns                   ; 1.200 ns                 ;
; 1.207 ns                                ; I2S_xmit:J_IQPWM|last_data[19]                      ; I2S_xmit:J_IQPWM|data[3]          ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.210 ns                 ;
; 1.212 ns                                ; I2S_xmit:J_LRAudio|obit                             ; I2S_xmit:J_LRAudio|outbit         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.214 ns                 ;
; 1.216 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[0]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[0]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.218 ns                 ;
; 1.222 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[2]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[2]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.224 ns                 ;
; 1.224 ns                                ; I2S_xmit:J_LRAudio|TLV_state~11                     ; I2S_xmit:J_LRAudio|data[0]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.225 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[8]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[8]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[3]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[3]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[10]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[10]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[6]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[6]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[5]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[5]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[12]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.229 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[4]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[4]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.230 ns                                ; I2S_xmit:J_IQPWM|last_data[16]                      ; I2S_xmit:J_IQPWM|data[0]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.243 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[0]                     ; clk_lrclk_gen:lrgen|Bfall         ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.246 ns                 ;
; 1.343 ns                                ; clk_lrclk_gen:clrgen|Brise                          ; clk_lrclk_gen:clrgen|BCLK         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.345 ns                 ;
; 1.372 ns                                ; cdc_mcp:dfs|cdc_sync:rdy|q1[0]                      ; cdc_mcp:dfs|cdc_sync:rdy|sigb[0]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.374 ns                 ;
; 1.378 ns                                ; I2S_xmit:J_IQPWM|data[1]                            ; I2S_xmit:J_IQPWM|data[2]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.380 ns                 ;
; 1.387 ns                                ; I2S_xmit:J_IQPWM|data[5]                            ; I2S_xmit:J_IQPWM|data[6]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.389 ns                 ;
; 1.387 ns                                ; I2S_xmit:J_LRAudio|data[4]                          ; I2S_xmit:J_LRAudio|data[5]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.389 ns                 ;
; 1.387 ns                                ; cdc_mcp:dfs|b_data_ack                              ; C12_cgen_rst                      ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.389 ns                 ;
; 1.388 ns                                ; cdc_mcp:dfs|cdc_sync:rdy|sigb[0]                    ; cdc_mcp:dfs|b_data_ack            ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.390 ns                 ;
; 1.391 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[4]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[4] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.393 ns                 ;
; 1.393 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[1]                     ; clk_lrclk_gen:lrgen|Bfall         ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.396 ns                 ;
; 1.396 ns                                ; I2S_xmit:J_IQPWM|bit_count[0]                       ; I2S_xmit:J_IQPWM|bit_count[1]     ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.398 ns                 ;
; 1.398 ns                                ; I2S_xmit:J_IQPWM|data[10]                           ; I2S_xmit:J_IQPWM|data[11]         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.400 ns                 ;
; 1.398 ns                                ; I2S_xmit:J_LRAudio|data[14]                         ; I2S_xmit:J_LRAudio|data[15]       ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.400 ns                 ;
; 1.400 ns                                ; I2S_xmit:J_IQPWM|data[14]                           ; I2S_xmit:J_IQPWM|data[15]         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.402 ns                 ;
; 1.404 ns                                ; I2S_xmit:J_LRAudio|last_data[0]                     ; I2S_xmit:J_LRAudio|data[0]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.406 ns                 ;
; 1.410 ns                                ; I2S_xmit:J_LRAudio|data[3]                          ; I2S_xmit:J_LRAudio|data[4]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.412 ns                 ;
; 1.411 ns                                ; I2S_xmit:J_IQPWM|data[11]                           ; I2S_xmit:J_IQPWM|data[12]         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.413 ns                 ;
; 1.411 ns                                ; cdc_mcp:dfs|b_data[0]                               ; clk_lrclk_gen:lrgen|Brise         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.413 ns                 ;
; 1.418 ns                                ; I2S_xmit:J_IQPWM|data[3]                            ; I2S_xmit:J_IQPWM|data[4]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.420 ns                 ;
; 1.434 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[7]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[7]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.436 ns                 ;
; 1.437 ns                                ; I2S_xmit:J_IQPWM|last_data[10]                      ; I2S_xmit:J_IQPWM|data[10]         ; C5         ; C5       ; 0.000 ns                   ; 0.029 ns                   ; 1.466 ns                 ;
; 1.437 ns                                ; I2S_xmit:J_IQPWM|last_data[13]                      ; I2S_xmit:J_IQPWM|data[13]         ; C5         ; C5       ; 0.000 ns                   ; 0.029 ns                   ; 1.466 ns                 ;
; 1.438 ns                                ; I2S_xmit:J_IQPWM|data[2]                            ; I2S_xmit:J_IQPWM|data[3]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.440 ns                 ;
; 1.438 ns                                ; I2S_xmit:J_IQPWM|data[4]                            ; I2S_xmit:J_IQPWM|data[5]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.440 ns                 ;
; 1.439 ns                                ; I2S_xmit:J_LRAudio|data[12]                         ; I2S_xmit:J_LRAudio|data[13]       ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.441 ns                 ;
; 1.441 ns                                ; I2S_xmit:J_IQPWM|last_data[14]                      ; I2S_xmit:J_IQPWM|data[14]         ; C5         ; C5       ; 0.000 ns                   ; 0.029 ns                   ; 1.470 ns                 ;
; 1.444 ns                                ; I2S_xmit:J_IQPWM|last_data[1]                       ; I2S_xmit:J_IQPWM|data[1]          ; C5         ; C5       ; 0.000 ns                   ; 0.038 ns                   ; 1.482 ns                 ;
; 1.445 ns                                ; I2S_xmit:J_IQPWM|data[8]                            ; I2S_xmit:J_IQPWM|data[9]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.447 ns                 ;
; 1.445 ns                                ; I2S_xmit:J_IQPWM|data[12]                           ; I2S_xmit:J_IQPWM|data[13]         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.447 ns                 ;
; 1.445 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[1]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[1]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.447 ns                 ;
; 1.447 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[15]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[15]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.449 ns                 ;
; 1.451 ns                                ; I2S_xmit:J_IQPWM|last_data[5]                       ; I2S_xmit:J_IQPWM|data[5]          ; C5         ; C5       ; 0.000 ns                   ; 0.036 ns                   ; 1.487 ns                 ;
; 1.454 ns                                ; I2S_xmit:J_LRAudio|data[11]                         ; I2S_xmit:J_LRAudio|data[12]       ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.456 ns                 ;
; 1.456 ns                                ; cdc_mcp:lra|cdc_sync:rdy|q1[0]                      ; cdc_mcp:iqp|cdc_sync:rdy|sigb[0]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.458 ns                 ;
; 1.457 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[1]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[1] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.459 ns                 ;
; 1.458 ns                                ; cdc_mcp:iqp|cdc_sync:rdy|sigb[0]                    ; cdc_mcp:iqp|pulsegen:pls|p1       ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.460 ns                 ;
; 1.461 ns                                ; cdc_sync:cdc_jack|q1[0]                             ; cdc_sync:cdc_jack|sigb[0]         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.463 ns                 ;
; 1.464 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[9]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[9]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.466 ns                 ;
; 1.465 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[2]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[2]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.467 ns                 ;
; 1.467 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[1]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[1]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.469 ns                 ;
; 1.468 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[4]                    ; clk_lrclk_gen:lrgen|LRCLK         ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.469 ns                 ;
; 1.468 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[4]                   ; clk_lrclk_gen:clrgen|LRCLK        ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.469 ns                 ;
; 1.471 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[0]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[0] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.473 ns                 ;
; 1.472 ns                                ; I2S_xmit:J_IQPWM|TLV_state~10                       ; I2S_xmit:J_IQPWM|data[0]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.474 ns                 ;
; 1.472 ns                                ; I2S_xmit:J_LRAudio|data[5]                          ; I2S_xmit:J_LRAudio|data[6]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.474 ns                 ;
; 1.473 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[2]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[2] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.475 ns                 ;
; 1.474 ns                                ; I2S_xmit:J_LRAudio|data[6]                          ; I2S_xmit:J_LRAudio|data[7]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.476 ns                 ;
; 1.474 ns                                ; cdc_mcp:dfs|b_data[1]                               ; clk_lrclk_gen:lrgen|Brise         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.476 ns                 ;
; 1.478 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[0]                    ; clk_lrclk_gen:lrgen|LRCLK         ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.479 ns                 ;
; 1.483 ns                                ; I2S_xmit:J_LRAudio|data[1]                          ; I2S_xmit:J_LRAudio|data[2]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.485 ns                 ;
; 1.495 ns                                ; I2S_xmit:J_IQPWM|last_data[0]                       ; I2S_xmit:J_IQPWM|data[0]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.497 ns                 ;
; 1.504 ns                                ; I2S_xmit:J_LRAudio|TLV_state~10                     ; I2S_xmit:J_LRAudio|bit_count[0]   ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.505 ns                 ;
; 1.505 ns                                ; I2S_xmit:J_IQPWM|TLV_state~10                       ; I2S_xmit:J_IQPWM|bit_count[0]     ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.508 ns                 ;
; 1.513 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[4]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[4]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.515 ns                 ;
; 1.513 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[0]                     ; clk_lrclk_gen:lrgen|Brise         ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.516 ns                 ;
; 1.518 ns                                ; I2S_xmit:J_IQPWM|data[7]                            ; I2S_xmit:J_IQPWM|data[8]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.520 ns                 ;
; 1.520 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[3]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[3]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.522 ns                 ;
; 1.522 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[14]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[14]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.524 ns                 ;
; 1.522 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[0]                   ; clk_lrclk_gen:clrgen|LRCLK        ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.523 ns                 ;
; 1.523 ns                                ; I2S_xmit:J_LRAudio|TLV_state~10                     ; I2S_xmit:J_LRAudio|data[0]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.525 ns                 ;
; 1.524 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[11]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.526 ns                 ;
; 1.524 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[0]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[0]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.526 ns                 ;
; 1.525 ns                                ; I2S_xmit:J_LRAudio|data[7]                          ; I2S_xmit:J_LRAudio|data[8]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.527 ns                 ;
; 1.525 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[13]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[13]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.527 ns                 ;
; 1.526 ns                                ; I2S_xmit:J_IQPWM|last_data[4]                       ; I2S_xmit:J_IQPWM|data[4]          ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.529 ns                 ;
; 1.526 ns                                ; I2S_xmit:J_IQPWM|data[9]                            ; I2S_xmit:J_IQPWM|data[10]         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.528 ns                 ;
; 1.526 ns                                ; I2S_xmit:J_LRAudio|last_data[15]                    ; I2S_xmit:J_LRAudio|data[15]       ; C5         ; C5       ; 0.000 ns                   ; 0.009 ns                   ; 1.535 ns                 ;
; 1.528 ns                                ; C12_rst                                             ; cdc_mcp:lra|b_data[14]            ; C5         ; C5       ; 0.000 ns                   ; 0.006 ns                   ; 1.534 ns                 ;
; 1.529 ns                                ; I2S_xmit:J_IQPWM|data[13]                           ; I2S_xmit:J_IQPWM|data[14]         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.531 ns                 ;
; 1.530 ns                                ; C12_rst                                             ; cdc_mcp:iqp|b_data[0]             ; C5         ; C5       ; 0.000 ns                   ; 0.006 ns                   ; 1.536 ns                 ;
; 1.531 ns                                ; C12_rst                                             ; cdc_mcp:iqp|b_data[8]             ; C5         ; C5       ; 0.000 ns                   ; 0.006 ns                   ; 1.537 ns                 ;
; 1.537 ns                                ; C12_rst                                             ; cdc_mcp:iqp|b_data[12]            ; C5         ; C5       ; 0.000 ns                   ; 0.006 ns                   ; 1.543 ns                 ;
; 1.545 ns                                ; clk_lrclk_gen:clrgen|Bfall                          ; clk_lrclk_gen:clrgen|BCLK         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.547 ns                 ;
; 1.554 ns                                ; I2S_xmit:J_IQPWM|data[15]                           ; I2S_xmit:J_IQPWM|obit             ; C5         ; C5       ; 0.000 ns                   ; 0.011 ns                   ; 1.565 ns                 ;
; 1.576 ns                                ; clk_lrclk_gen:clrgen|Bfall                          ; clk_lrclk_gen:clrgen|LRCLK_cnt[3] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.578 ns                 ;
; 1.578 ns                                ; clk_lrclk_gen:clrgen|Bfall                          ; clk_lrclk_gen:clrgen|LRCLK_cnt[1] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.580 ns                 ;
; 1.579 ns                                ; clk_lrclk_gen:clrgen|Bfall                          ; clk_lrclk_gen:clrgen|LRCLK_cnt[4] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.581 ns                 ;
; 1.580 ns                                ; clk_lrclk_gen:clrgen|Bfall                          ; clk_lrclk_gen:clrgen|LRCLK_cnt[2] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.582 ns                 ;
; 1.582 ns                                ; clk_lrclk_gen:clrgen|Bfall                          ; clk_lrclk_gen:clrgen|LRCLK_cnt[0] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.584 ns                 ;
; 1.583 ns                                ; I2S_xmit:J_LRAudio|last_data[26]                    ; I2S_xmit:J_LRAudio|data[10]       ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.585 ns                 ;
; 1.591 ns                                ; I2S_xmit:J_IQPWM|last_data[17]                      ; I2S_xmit:J_IQPWM|data[1]          ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.594 ns                 ;
; 1.594 ns                                ; I2S_xmit:J_IQPWM|last_data[31]                      ; I2S_xmit:J_IQPWM|data[15]         ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.597 ns                 ;
; 1.598 ns                                ; I2S_xmit:J_LRAudio|last_data[23]                    ; I2S_xmit:J_LRAudio|data[7]        ; C5         ; C5       ; 0.000 ns                   ; -0.003 ns                  ; 1.595 ns                 ;
; 1.605 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[2]                   ; clk_lrclk_gen:clrgen|LRCLK        ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.606 ns                 ;
; 1.606 ns                                ; I2S_xmit:J_LRAudio|last_data[18]                    ; I2S_xmit:J_LRAudio|data[2]        ; C5         ; C5       ; 0.000 ns                   ; -0.003 ns                  ; 1.603 ns                 ;
; 1.608 ns                                ; I2S_xmit:J_IQPWM|last_data[24]                      ; I2S_xmit:J_IQPWM|data[8]          ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.611 ns                 ;
; 1.609 ns                                ; I2S_xmit:J_IQPWM|last_data[18]                      ; I2S_xmit:J_IQPWM|data[2]          ; C5         ; C5       ; 0.000 ns                   ; 0.010 ns                   ; 1.619 ns                 ;
; 1.609 ns                                ; I2S_xmit:J_IQPWM|last_data[21]                      ; I2S_xmit:J_IQPWM|data[5]          ; C5         ; C5       ; 0.000 ns                   ; 0.036 ns                   ; 1.645 ns                 ;
; 1.614 ns                                ; I2S_xmit:J_IQPWM|last_data[27]                      ; I2S_xmit:J_IQPWM|data[11]         ; C5         ; C5       ; 0.000 ns                   ; 0.027 ns                   ; 1.641 ns                 ;
; 1.618 ns                                ; I2S_xmit:J_LRAudio|last_data[19]                    ; I2S_xmit:J_LRAudio|data[3]        ; C5         ; C5       ; 0.000 ns                   ; -0.004 ns                  ; 1.614 ns                 ;
; 1.620 ns                                ; I2S_xmit:J_LRAudio|last_data[22]                    ; I2S_xmit:J_LRAudio|data[6]        ; C5         ; C5       ; 0.000 ns                   ; -0.004 ns                  ; 1.616 ns                 ;
; 1.622 ns                                ; I2S_xmit:J_LRAudio|last_data[28]                    ; I2S_xmit:J_LRAudio|data[12]       ; C5         ; C5       ; 0.000 ns                   ; 0.020 ns                   ; 1.642 ns                 ;
; 1.623 ns                                ; I2S_xmit:J_IQPWM|last_data[30]                      ; I2S_xmit:J_IQPWM|data[14]         ; C5         ; C5       ; 0.000 ns                   ; 0.027 ns                   ; 1.650 ns                 ;
; 1.627 ns                                ; C12_rst                                             ; C12_cgen_rst                      ; C5         ; C5       ; 0.000 ns                   ; 0.038 ns                   ; 1.665 ns                 ;
; 1.628 ns                                ; I2S_xmit:J_IQPWM|last_data[22]                      ; I2S_xmit:J_IQPWM|data[6]          ; C5         ; C5       ; 0.000 ns                   ; 0.036 ns                   ; 1.664 ns                 ;
; 1.629 ns                                ; I2S_xmit:J_IQPWM|last_data[28]                      ; I2S_xmit:J_IQPWM|data[12]         ; C5         ; C5       ; 0.000 ns                   ; 0.027 ns                   ; 1.656 ns                 ;
; 1.651 ns                                ; I2S_xmit:J_IQPWM|last_data[26]                      ; I2S_xmit:J_IQPWM|data[10]         ; C5         ; C5       ; 0.000 ns                   ; 0.029 ns                   ; 1.680 ns                 ;
; 1.651 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[3]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[4] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.661 ns                                ; C12_rst                                             ; cdc_mcp:iqp|b_data[21]            ; C5         ; C5       ; 0.000 ns                   ; 0.025 ns                   ; 1.686 ns                 ;
; 1.666 ns                                ; C12_rst                                             ; cdc_mcp:iqp|b_data[18]            ; C5         ; C5       ; 0.000 ns                   ; 0.025 ns                   ; 1.691 ns                 ;
; 1.667 ns                                ; C12_rst                                             ; cdc_mcp:iqp|b_data[22]            ; C5         ; C5       ; 0.000 ns                   ; 0.025 ns                   ; 1.692 ns                 ;
; 1.676 ns                                ; C12_rst                                             ; cdc_mcp:dfs|cdc_sync:rdy|q1[0]    ; C5         ; C5       ; 0.000 ns                   ; 0.038 ns                   ; 1.714 ns                 ;
; 1.677 ns                                ; C12_rst                                             ; cdc_mcp:dfs|b_data_ack            ; C5         ; C5       ; 0.000 ns                   ; 0.038 ns                   ; 1.715 ns                 ;
; 1.679 ns                                ; C12_rst                                             ; cdc_mcp:dfs|cdc_sync:rdy|sigb[0]  ; C5         ; C5       ; 0.000 ns                   ; 0.038 ns                   ; 1.717 ns                 ;
; 1.693 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[0]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[1]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.695 ns                 ;
; 1.699 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[2]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[3]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.701 ns                 ;
; 1.705 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[8]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[9]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.705 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[3]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[4]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.705 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[10]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.706 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[5]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[6]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.706 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[6]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[7]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.706 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[12]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[13]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.752 ns                                ; I2S_xmit:J_IQPWM|last_data[3]                       ; I2S_xmit:J_IQPWM|data[3]          ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.755 ns                 ;
; 1.785 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[2]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[4]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.787 ns                 ;
; 1.788 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[3]                   ; clk_lrclk_gen:clrgen|LRCLK        ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.789 ns                 ;
; 1.791 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[3]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[5]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.793 ns                 ;
; 1.791 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[8]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[10]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.793 ns                 ;
; 1.791 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[10]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.793 ns                 ;
; 1.792 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[5]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[7]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.794 ns                 ;
; 1.792 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[12]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[14]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.794 ns                 ;
; 1.813 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[1]                     ; clk_lrclk_gen:lrgen|Brise         ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.816 ns                 ;
; 1.817 ns                                ; I2S_xmit:J_IQPWM|last_data[8]                       ; I2S_xmit:J_IQPWM|data[8]          ; C5         ; C5       ; 0.000 ns                   ; 0.027 ns                   ; 1.844 ns                 ;
; 1.817 ns                                ; I2S_xmit:J_LRAudio|last_data[12]                    ; I2S_xmit:J_LRAudio|data[12]       ; C5         ; C5       ; 0.000 ns                   ; 0.021 ns                   ; 1.838 ns                 ;
; 1.844 ns                                ; C12_rst                                             ; cdc_mcp:iqp|b_data[16]            ; C5         ; C5       ; 0.000 ns                   ; 0.006 ns                   ; 1.850 ns                 ;
; 1.846 ns                                ; C12_rst                                             ; cdc_mcp:iqp|b_data[5]             ; C5         ; C5       ; 0.000 ns                   ; 0.006 ns                   ; 1.852 ns                 ;
; 1.847 ns                                ; I2S_xmit:J_LRAudio|last_data[8]                     ; I2S_xmit:J_LRAudio|data[8]        ; C5         ; C5       ; 0.000 ns                   ; -0.003 ns                  ; 1.844 ns                 ;
; 1.877 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[3]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[6]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.879 ns                 ;
; 1.877 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[10]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[13]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.879 ns                 ;
; 1.877 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[8]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.879 ns                 ;
; 1.878 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[12]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[15]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.880 ns                 ;
; 1.879 ns                                ; I2S_xmit:J_LRAudio|last_data[11]                    ; I2S_xmit:J_LRAudio|data[11]       ; C5         ; C5       ; 0.000 ns                   ; 0.007 ns                   ; 1.886 ns                 ;
; 1.883 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[0]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[2]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.885 ns                 ;
; 1.886 ns                                ; I2S_xmit:J_IQPWM|last_data[11]                      ; I2S_xmit:J_IQPWM|data[11]         ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.889 ns                 ;
; 1.887 ns                                ; I2S_xmit:J_LRAudio|data[13]                         ; I2S_xmit:J_LRAudio|data[14]       ; C5         ; C5       ; 0.000 ns                   ; -0.009 ns                  ; 1.878 ns                 ;
; 1.888 ns                                ; I2S_xmit:J_IQPWM|last_data[2]                       ; I2S_xmit:J_IQPWM|data[2]          ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.891 ns                 ;
; 1.895 ns                                ; I2S_xmit:J_LRAudio|last_data[13]                    ; I2S_xmit:J_LRAudio|data[13]       ; C5         ; C5       ; 0.000 ns                   ; 0.021 ns                   ; 1.916 ns                 ;
; 1.896 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[6]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[8]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.898 ns                 ;
; 1.898 ns                                ; I2S_xmit:J_LRAudio|data[15]                         ; I2S_xmit:J_LRAudio|obit           ; C5         ; C5       ; 0.000 ns                   ; 0.000 ns                   ; 1.898 ns                 ;
; 1.899 ns                                ; I2S_xmit:J_IQPWM|data[0]                            ; I2S_xmit:J_IQPWM|data[1]          ; C5         ; C5       ; 0.000 ns                   ; 0.010 ns                   ; 1.909 ns                 ;
; 1.899 ns                                ; I2S_xmit:J_IQPWM|last_data[12]                      ; I2S_xmit:J_IQPWM|data[12]         ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.902 ns                 ;
; 1.899 ns                                ; I2S_xmit:J_LRAudio|last_data[7]                     ; I2S_xmit:J_LRAudio|data[7]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.901 ns                 ;
; 1.908 ns                                ; I2S_xmit:J_IQPWM|last_data[6]                       ; I2S_xmit:J_IQPWM|data[6]          ; C5         ; C5       ; 0.000 ns                   ; 0.038 ns                   ; 1.946 ns                 ;
; 1.913 ns                                ; I2S_xmit:J_LRAudio|last_data[14]                    ; I2S_xmit:J_LRAudio|data[14]       ; C5         ; C5       ; 0.000 ns                   ; -0.003 ns                  ; 1.910 ns                 ;
; 1.915 ns                                ; I2S_xmit:J_LRAudio|last_data[5]                     ; I2S_xmit:J_LRAudio|data[5]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.917 ns                 ;
; 1.924 ns                                ; I2S_xmit:J_LRAudio|last_data[6]                     ; I2S_xmit:J_LRAudio|data[6]        ; C5         ; C5       ; 0.000 ns                   ; -0.003 ns                  ; 1.921 ns                 ;
; 1.925 ns                                ; I2S_xmit:J_LRAudio|last_data[21]                    ; I2S_xmit:J_LRAudio|data[5]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.927 ns                 ;
; 1.925 ns                                ; I2S_xmit:J_LRAudio|data[10]                         ; I2S_xmit:J_LRAudio|data[11]       ; C5         ; C5       ; 0.000 ns                   ; 0.013 ns                   ; 1.938 ns                 ;
; 1.937 ns                                ; I2S_xmit:J_IQPWM|data[6]                            ; I2S_xmit:J_IQPWM|data[7]          ; C5         ; C5       ; 0.000 ns                   ; -0.007 ns                  ; 1.930 ns                 ;
; 1.943 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[9]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[10]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.945 ns                 ;
; 1.944 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[2]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[3]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.946 ns                 ;
; 1.944 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[1]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[2] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.946 ns                 ;
; 1.946 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[1]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[2]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.948 ns                 ;
; 1.949 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[0]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[1] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.951 ns                 ;
; 1.950 ns                                ; I2S_xmit:J_IQPWM|last_data[29]                      ; I2S_xmit:J_IQPWM|data[13]         ; C5         ; C5       ; 0.000 ns                   ; 0.029 ns                   ; 1.979 ns                 ;
; 1.951 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[2]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[3] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.953 ns                 ;
; 1.953 ns                                ; I2S_xmit:J_LRAudio|data[9]                          ; I2S_xmit:J_LRAudio|data[10]       ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.955 ns                 ;
; 1.958 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[1]                   ; clk_lrclk_gen:clrgen|LRCLK        ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.959 ns                 ;
; 1.960 ns                                ; I2S_xmit:J_IQPWM|last_data[20]                      ; I2S_xmit:J_IQPWM|data[4]          ; C5         ; C5       ; 0.000 ns                   ; 0.038 ns                   ; 1.998 ns                 ;
; 1.963 ns                                ; I2S_xmit:J_IQPWM|last_data[23]                      ; I2S_xmit:J_IQPWM|data[7]          ; C5         ; C5       ; 0.000 ns                   ; 0.027 ns                   ; 1.990 ns                 ;
; 1.963 ns                                ; I2S_xmit:J_IQPWM|last_data[25]                      ; I2S_xmit:J_IQPWM|data[9]          ; C5         ; C5       ; 0.000 ns                   ; 0.027 ns                   ; 1.990 ns                 ;
; 1.963 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[3]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[7]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.965 ns                 ;
; 1.963 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[10]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[14]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.965 ns                 ;
; 1.963 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[8]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.965 ns                 ;
; 1.968 ns                                ; I2S_xmit:J_LRAudio|last_data[17]                    ; I2S_xmit:J_LRAudio|data[1]        ; C5         ; C5       ; 0.000 ns                   ; 0.009 ns                   ; 1.977 ns                 ;
; 1.969 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[0]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[3]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.971 ns                 ;
; 1.976 ns                                ; I2S_xmit:J_LRAudio|last_data[31]                    ; I2S_xmit:J_LRAudio|data[15]       ; C5         ; C5       ; 0.000 ns                   ; 0.010 ns                   ; 1.986 ns                 ;
; 1.979 ns                                ; I2S_xmit:J_LRAudio|last_data[27]                    ; I2S_xmit:J_LRAudio|data[11]       ; C5         ; C5       ; 0.000 ns                   ; 0.013 ns                   ; 1.992 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                   ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.743 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.747 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.748 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.749 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.751 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.752 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.755 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.775 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.777 ns                 ;
; 0.781 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.783 ns                 ;
; 0.794 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.796 ns                 ;
; 0.882 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.884 ns                 ;
; 0.887 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.889 ns                 ;
; 1.058 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 1.059 ns                 ;
; 1.065 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.067 ns                 ;
; 1.066 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.068 ns                 ;
; 1.128 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 1.131 ns                 ;
; 1.128 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 1.131 ns                 ;
; 1.144 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.146 ns                 ;
; 1.186 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.219 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.221 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.225 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.227 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.229 ns                 ;
; 1.232 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.234 ns                 ;
; 1.232 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.234 ns                 ;
; 1.235 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.236 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.238 ns                 ;
; 1.240 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.242 ns                 ;
; 1.261 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.263 ns                 ;
; 1.327 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.329 ns                 ;
; 1.393 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.395 ns                 ;
; 1.398 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 1.399 ns                 ;
; 1.573 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.575 ns                 ;
; 1.574 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.576 ns                 ;
; 1.754 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.756 ns                 ;
; 1.758 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.760 ns                 ;
; 1.914 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 1.917 ns                 ;
; 1.927 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.929 ns                 ;
; 1.937 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.939 ns                 ;
; 1.943 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.945 ns                 ;
; 1.945 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.947 ns                 ;
; 1.977 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.979 ns                 ;
; 1.978 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.980 ns                 ;
; 2.023 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 2.028 ns                 ;
; 2.034 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.037 ns                 ;
; 2.052 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.056 ns                 ;
; 2.121 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.124 ns                 ;
; 2.150 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.152 ns                 ;
; 2.171 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.173 ns                 ;
; 2.171 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.173 ns                 ;
; 2.171 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.173 ns                 ;
; 2.171 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.173 ns                 ;
; 2.171 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.173 ns                 ;
; 2.171 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.173 ns                 ;
; 2.264 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.265 ns                 ;
; 2.281 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.283 ns                 ;
; 2.284 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.286 ns                 ;
; 2.315 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.318 ns                 ;
; 2.315 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.318 ns                 ;
; 2.315 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.318 ns                 ;
; 2.315 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.318 ns                 ;
; 2.315 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.318 ns                 ;
; 2.315 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.318 ns                 ;
; 2.315 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.318 ns                 ;
; 2.317 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.320 ns                 ;
; 2.317 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.320 ns                 ;
; 2.317 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.320 ns                 ;
; 2.317 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.320 ns                 ;
; 2.317 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.320 ns                 ;
; 2.317 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.320 ns                 ;
; 2.317 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.320 ns                 ;
; 2.317 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.320 ns                 ;
; 2.325 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.327 ns                 ;
; 2.370 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.372 ns                 ;
; 2.393 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.395 ns                 ;
; 2.401 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.403 ns                 ;
; 2.413 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.415 ns                 ;
; 2.455 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.457 ns                 ;
; 2.463 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.466 ns                 ;
; 2.464 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.467 ns                 ;
; 2.465 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.468 ns                 ;
; 2.467 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.470 ns                 ;
; 2.467 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.470 ns                 ;
; 2.469 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.472 ns                 ;
; 2.469 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.472 ns                 ;
; 2.469 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.472 ns                 ;
; 2.469 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.472 ns                 ;
; 2.469 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.472 ns                 ;
; 2.469 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.472 ns                 ;
; 2.469 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.472 ns                 ;
; 2.469 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.472 ns                 ;
; 2.486 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.489 ns                 ;
; 2.486 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.489 ns                 ;
; 2.486 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.489 ns                 ;
; 2.486 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.489 ns                 ;
; 2.486 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.489 ns                 ;
; 2.486 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.489 ns                 ;
; 2.486 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.489 ns                 ;
; 2.486 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.489 ns                 ;
; 2.488 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.490 ns                 ;
; 2.518 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.521 ns                 ;
; 2.521 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.523 ns                 ;
; 2.526 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.529 ns                 ;
; 2.528 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.530 ns                 ;
; 2.541 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.544 ns                 ;
; 2.541 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.544 ns                 ;
; 2.541 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.544 ns                 ;
; 2.541 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.544 ns                 ;
; 2.541 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.544 ns                 ;
; 2.541 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.544 ns                 ;
; 2.541 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.544 ns                 ;
; 2.543 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.545 ns                 ;
; 2.573 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.575 ns                 ;
; 2.575 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.577 ns                 ;
; 2.585 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.588 ns                 ;
; 2.585 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.588 ns                 ;
; 2.585 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.587 ns                 ;
; 2.585 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.588 ns                 ;
; 2.585 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.588 ns                 ;
; 2.585 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.588 ns                 ;
; 2.585 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.588 ns                 ;
; 2.585 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.588 ns                 ;
; 2.585 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.588 ns                 ;
; 2.602 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.604 ns                 ;
; 2.617 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.620 ns                 ;
; 2.618 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.621 ns                 ;
; 2.627 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.630 ns                 ;
; 2.630 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.633 ns                 ;
; 2.635 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 2.640 ns                 ;
; 2.663 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.665 ns                 ;
; 2.670 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.671 ns                 ;
; 2.688 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.691 ns                 ;
; 2.702 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.704 ns                 ;
; 2.703 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.707 ns                 ;
; 2.719 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.722 ns                 ;
; 2.733 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.736 ns                 ;
; 2.750 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.753 ns                 ;
; 2.751 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.754 ns                 ;
; 2.751 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.754 ns                 ;
; 2.751 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.754 ns                 ;
; 2.751 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.754 ns                 ;
; 2.751 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.754 ns                 ;
; 2.751 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.754 ns                 ;
; 2.751 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.754 ns                 ;
; 2.751 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.754 ns                 ;
; 2.756 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.759 ns                 ;
; 2.756 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.759 ns                 ;
; 2.756 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.759 ns                 ;
; 2.756 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.759 ns                 ;
; 2.756 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.759 ns                 ;
; 2.756 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.759 ns                 ;
; 2.756 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.759 ns                 ;
; 2.776 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.778 ns                 ;
; 2.782 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.784 ns                 ;
; 2.823 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.825 ns                 ;
; 2.837 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.839 ns                 ;
; 2.844 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.845 ns                 ;
; 2.859 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.862 ns                 ;
; 2.864 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.866 ns                 ;
; 2.867 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.869 ns                 ;
; 2.888 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.892 ns                 ;
; 2.890 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.893 ns                 ;
; 2.897 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.900 ns                 ;
; 2.897 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.900 ns                 ;
; 2.897 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.900 ns                 ;
; 2.897 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.900 ns                 ;
; 2.897 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.900 ns                 ;
; 2.897 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.900 ns                 ;
; 2.897 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.900 ns                 ;
; 2.897 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.900 ns                 ;
; 2.898 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.900 ns                 ;
; 2.902 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.905 ns                 ;
; 2.902 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.905 ns                 ;
; 2.902 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.905 ns                 ;
; 2.902 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.905 ns                 ;
; 2.902 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.905 ns                 ;
; 2.902 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.905 ns                 ;
; 2.902 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.905 ns                 ;
; 2.914 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.917 ns                 ;
; 2.927 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.930 ns                 ;
; 2.932 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.933 ns                 ;
; 2.934 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.937 ns                 ;
; 2.951 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.954 ns                 ;
; 2.969 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.973 ns                 ;
; 2.992 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.995 ns                 ;
; 3.000 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.001 ns                 ;
; 3.030 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.034 ns                 ;
; 3.030 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.032 ns                 ;
; 3.037 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.040 ns                 ;
; 3.060 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.063 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                      ;
+-------+--------------+------------+------------+--------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                           ; To Clock ;
+-------+--------------+------------+------------+--------------------------------------------------------------+----------+
; N/A   ; None         ; 9.406 ns   ; FLAGB      ; async_usb:usb1|FX_state~28                                   ; IF_clk   ;
; N/A   ; None         ; 9.406 ns   ; FLAGB      ; async_usb:usb1|FX_state~27                                   ; IF_clk   ;
; N/A   ; None         ; 9.358 ns   ; FLAGC      ; async_usb:usb1|FX_state~28                                   ; IF_clk   ;
; N/A   ; None         ; 9.358 ns   ; FLAGC      ; async_usb:usb1|FX_state~27                                   ; IF_clk   ;
; N/A   ; None         ; 8.891 ns   ; FLAGB      ; async_usb:usb1|FX_state~26                                   ; IF_clk   ;
; N/A   ; None         ; 8.766 ns   ; FLAGC      ; async_usb:usb1|FX_state~26                                   ; IF_clk   ;
; N/A   ; None         ; 8.584 ns   ; FLAGB      ; async_usb:usb1|FX_state~25                                   ; IF_clk   ;
; N/A   ; None         ; 8.459 ns   ; FLAGC      ; async_usb:usb1|FX_state~25                                   ; IF_clk   ;
; N/A   ; None         ; 7.813 ns   ; FLAGB      ; async_usb:usb1|FX_state~29                                   ; IF_clk   ;
; N/A   ; None         ; 7.747 ns   ; FLAGA      ; async_usb:usb1|FX_state~26                                   ; IF_clk   ;
; N/A   ; None         ; 7.746 ns   ; FLAGA      ; async_usb:usb1|FX_state~28                                   ; IF_clk   ;
; N/A   ; None         ; 7.688 ns   ; FLAGC      ; async_usb:usb1|FX_state~29                                   ; IF_clk   ;
; N/A   ; None         ; 7.493 ns   ; A12        ; NWire_rcv:SPD|d0                                             ; IF_clk   ;
; N/A   ; None         ; 7.408 ns   ; FLAGA      ; async_usb:usb1|FX_state~27                                   ; IF_clk   ;
; N/A   ; None         ; 7.255 ns   ; CDOUT_P    ; NWire_rcv:P_MIC|d0                                           ; IF_clk   ;
; N/A   ; None         ; 6.892 ns   ; MDOUT      ; NWire_rcv:M_IQ|d0                                            ; IF_clk   ;
; N/A   ; None         ; 6.414 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK  ;
; N/A   ; None         ; 6.400 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK  ;
; N/A   ; None         ; 6.352 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK  ;
; N/A   ; None         ; 6.336 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK  ;
; N/A   ; None         ; 6.318 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK  ;
; N/A   ; None         ; 6.312 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK  ;
; N/A   ; None         ; 6.233 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK  ;
; N/A   ; None         ; 6.128 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK  ;
; N/A   ; None         ; 6.028 ns   ; FX2_FD[9]  ; async_usb:usb1|Rx_fifo_wdata[1]                              ; IF_clk   ;
; N/A   ; None         ; 5.963 ns   ; FX2_FD[14] ; async_usb:usb1|Rx_fifo_wdata[6]                              ; IF_clk   ;
; N/A   ; None         ; 5.950 ns   ; FX2_FD[13] ; async_usb:usb1|Rx_fifo_wdata[5]                              ; IF_clk   ;
; N/A   ; None         ; 5.917 ns   ; FX2_FD[15] ; async_usb:usb1|Rx_fifo_wdata[7]                              ; IF_clk   ;
; N/A   ; None         ; 5.901 ns   ; FX2_FD[11] ; async_usb:usb1|Rx_fifo_wdata[3]                              ; IF_clk   ;
; N/A   ; None         ; 5.896 ns   ; FX2_FD[12] ; async_usb:usb1|Rx_fifo_wdata[4]                              ; IF_clk   ;
; N/A   ; None         ; 5.826 ns   ; FX2_FD[10] ; async_usb:usb1|Rx_fifo_wdata[2]                              ; IF_clk   ;
; N/A   ; None         ; 5.815 ns   ; A5         ; NWire_rcv:p_ser|d0                                           ; IF_clk   ;
; N/A   ; None         ; 5.760 ns   ; A6         ; NWire_rcv:m_ser|d0                                           ; IF_clk   ;
; N/A   ; None         ; 5.681 ns   ; FLAGB      ; sp_rcv_ctrl:SPC|sp_state                                     ; IF_clk   ;
; N/A   ; None         ; 5.546 ns   ; DOUT       ; I2S_rcv:J_IQ|d0                                              ; IF_clk   ;
; N/A   ; None         ; 5.507 ns   ; FX2_FD[8]  ; async_usb:usb1|Rx_fifo_wdata[0]                              ; IF_clk   ;
; N/A   ; None         ; 5.421 ns   ; GPIO_IN[6] ; debounce:de_dot|pb_history[0]                                ; IF_clk   ;
; N/A   ; None         ; 5.294 ns   ; FX2_FD[4]  ; async_usb:usb1|Rx_fifo_wdata[12]                             ; IF_clk   ;
; N/A   ; None         ; 5.276 ns   ; FX2_FD[2]  ; async_usb:usb1|Rx_fifo_wdata[10]                             ; IF_clk   ;
; N/A   ; None         ; 5.267 ns   ; FX2_FD[6]  ; async_usb:usb1|Rx_fifo_wdata[14]                             ; IF_clk   ;
; N/A   ; None         ; 5.263 ns   ; FX2_FD[1]  ; async_usb:usb1|Rx_fifo_wdata[9]                              ; IF_clk   ;
; N/A   ; None         ; 5.258 ns   ; FX2_FD[3]  ; async_usb:usb1|Rx_fifo_wdata[11]                             ; IF_clk   ;
; N/A   ; None         ; 5.257 ns   ; FX2_FD[5]  ; async_usb:usb1|Rx_fifo_wdata[13]                             ; IF_clk   ;
; N/A   ; None         ; 5.243 ns   ; FX2_FD[0]  ; async_usb:usb1|Rx_fifo_wdata[8]                              ; IF_clk   ;
; N/A   ; None         ; 5.216 ns   ; GPIO_IN[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK  ;
; N/A   ; None         ; 5.204 ns   ; GPIO_IN[7] ; debounce:de_PTT|pb_history[0]                                ; IF_clk   ;
; N/A   ; None         ; 5.095 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                                ; IF_clk   ;
; N/A   ; None         ; 4.928 ns   ; FX2_FD[7]  ; async_usb:usb1|Rx_fifo_wdata[15]                             ; IF_clk   ;
; N/A   ; None         ; 4.762 ns   ; C22        ; cdc_sync:cdc_c22|q1[0]                                       ; IF_clk   ;
; N/A   ; None         ; 4.721 ns   ; C23        ; cdc_sync:cdc_c23|q1[0]                                       ; IF_clk   ;
; N/A   ; None         ; 4.582 ns   ; GPIO_IN[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK  ;
; N/A   ; None         ; 4.561 ns   ; GPIO_IN[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK  ;
; N/A   ; None         ; 4.542 ns   ; GPIO_IN[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK  ;
; N/A   ; None         ; 4.528 ns   ; CDOUT      ; I2S_rcv:J_MIC|d0                                             ; IF_clk   ;
; N/A   ; None         ; 4.508 ns   ; GPIO_IN[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK  ;
; N/A   ; None         ; 4.471 ns   ; GPIO_IN[5] ; debounce:de_dash|pb_history[0]                               ; IF_clk   ;
; N/A   ; None         ; 4.084 ns   ; GPIO_IN[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK  ;
; N/A   ; None         ; 3.992 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK  ;
; N/A   ; None         ; 3.777 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK  ;
; N/A   ; None         ; 3.776 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK  ;
; N/A   ; None         ; 3.775 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK  ;
; N/A   ; None         ; 3.774 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK  ;
; N/A   ; None         ; 3.758 ns   ; GPIO_IN[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK  ;
; N/A   ; None         ; 3.746 ns   ; GPIO_IN[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK  ;
; N/A   ; None         ; 3.715 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK  ;
; N/A   ; None         ; 3.705 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK  ;
; N/A   ; None         ; 3.704 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK  ;
; N/A   ; None         ; 3.670 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK  ;
; N/A   ; None         ; 3.470 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK  ;
; N/A   ; None         ; 3.464 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK  ;
; N/A   ; None         ; 1.650 ns   ; C5         ; I2S_rcv:J_IQ|bc0                                             ; IF_clk   ;
+-------+--------------+------------+------------+--------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                             ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                            ; To           ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+
; N/A   ; None         ; 16.224 ns  ; led_blinker:BLINK_D4|led_timer[10]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 15.790 ns  ; led_blinker:BLINK_D4|led_timer[9]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 15.703 ns  ; led_blinker:BLINK_D1|led_timer[0]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 15.451 ns  ; led_blinker:BLINK_D1|led_timer[3]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 15.260 ns  ; led_blinker:BLINK_D1|led_timer[1]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 15.187 ns  ; led_blinker:BLINK_D1|led_timer[7]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 15.145 ns  ; led_blinker:BLINK_D1|led_timer[4]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 15.086 ns  ; led_blinker:BLINK_D1|led_timer[2]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 15.077 ns  ; led_blinker:BLINK_D4|led_timer[7]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 15.040 ns  ; led_blinker:BLINK_D4|led_timer[4]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 15.003 ns  ; led_blinker:BLINK_D1|led_timer[5]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.964 ns  ; led_blinker:BLINK_D1|led_timer[14]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.901 ns  ; led_blinker:BLINK_D4|led_timer[0]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.892 ns  ; led_blinker:BLINK_D4|led_timer[5]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.873 ns  ; led_blinker:BLINK_D1|led_timer[15]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.830 ns  ; led_blinker:BLINK_D1|led_timer[9]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.809 ns  ; led_blinker:BLINK_D1|led_timer[6]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.704 ns  ; led_blinker:BLINK_D4|led_timer[6]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.669 ns  ; led_blinker:BLINK_D4|led_timer[19]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.649 ns  ; led_blinker:BLINK_D4|led_timer[3]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.649 ns  ; led_blinker:BLINK_D1|led_timer[10]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.552 ns  ; led_blinker:BLINK_D4|led_timer[13]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.521 ns  ; led_blinker:BLINK_D1|led_timer[19]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.495 ns  ; led_blinker:BLINK_D4|led_timer[22]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.458 ns  ; led_blinker:BLINK_D4|led_timer[1]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.452 ns  ; led_blinker:BLINK_D1|led_timer[8]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.394 ns  ; led_blinker:BLINK_D4|led_timer[12]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.316 ns  ; led_blinker:BLINK_D1|led_timer[22]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.309 ns  ; led_blinker:BLINK_D1|led_timer[12]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.295 ns  ; led_blinker:BLINK_D4|led_timer[18]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.284 ns  ; led_blinker:BLINK_D4|led_timer[2]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.279 ns  ; led_blinker:BLINK_D4|led_timer[20]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.232 ns  ; led_blinker:BLINK_D4|led_timer[21]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.230 ns  ; led_blinker:BLINK_D4|led_timer[11]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.205 ns  ; led_blinker:BLINK_D4|led_timer[15]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.107 ns  ; led_blinker:BLINK_D1|led_timer[18]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 13.971 ns  ; led_blinker:BLINK_D4|led_timer[17]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 13.887 ns  ; led_blinker:BLINK_D4|led_timer[8]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 13.879 ns  ; led_blinker:BLINK_D1|led_timer[16]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 13.864 ns  ; led_blinker:BLINK_D1|led_timer[11]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 13.828 ns  ; led_blinker:BLINK_D1|led_timer[25]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 13.828 ns  ; led_blinker:BLINK_D1|LED_state~5                                                                                                                ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 13.810 ns  ; led_blinker:BLINK_D1|led_timer[17]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 13.767 ns  ; led_blinker:BLINK_D1|led_timer[13]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 13.735 ns  ; led_blinker:BLINK_D4|led_timer[14]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 13.724 ns  ; led_blinker:BLINK_D1|LED_state~6                                                                                                                ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 13.640 ns  ; led_blinker:BLINK_D4|led_timer[16]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 13.542 ns  ; led_blinker:BLINK_D1|led_timer[24]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 13.294 ns  ; led_blinker:BLINK_D1|led_timer[21]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 12.973 ns  ; led_blinker:BLINK_D1|led_timer[20]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 12.486 ns  ; led_blinker:BLINK_D1|led_timer[23]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 12.415 ns  ; I2S_xmit:J_LRAudio|outbit                                                                                                                       ; C4           ; C5         ;
; N/A   ; None         ; 12.397 ns  ; I2S_xmit:J_IQPWM|outbit                                                                                                                         ; C12          ; C5         ;
; N/A   ; None         ; 12.369 ns  ; led_blinker:BLINK_D4|led_timer[23]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 12.190 ns  ; led_blinker:BLINK_D1|led_cnt[2]                                                                                                                 ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 12.174 ns  ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                                              ; SPI_SO       ; SPI_SCK    ;
; N/A   ; None         ; 12.165 ns  ; led_blinker:BLINK_D4|led_timer[24]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 12.039 ns  ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                                         ; SPI_SO       ; SPI_SCK    ;
; N/A   ; None         ; 11.836 ns  ; led_blinker:BLINK_D1|led_cnt[4]                                                                                                                 ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 11.804 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[15] ; FX2_FD[7]    ; IF_clk     ;
; N/A   ; None         ; 11.786 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[14] ; FX2_FD[6]    ; IF_clk     ;
; N/A   ; None         ; 11.775 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[2]  ; FX2_FD[10]   ; IF_clk     ;
; N/A   ; None         ; 11.760 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[11] ; FX2_FD[3]    ; IF_clk     ;
; N/A   ; None         ; 11.693 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[4]  ; FX2_FD[12]   ; IF_clk     ;
; N/A   ; None         ; 11.690 ns  ; led_blinker:BLINK_D1|led_cnt[3]                                                                                                                 ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 11.663 ns  ; led_blinker:BLINK_D4|led_timer[25]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 11.635 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[0]  ; FX2_FD[8]    ; IF_clk     ;
; N/A   ; None         ; 11.484 ns  ; IF_conf[1]                                                                                                                                      ; C48_clk      ; IF_clk     ;
; N/A   ; None         ; 11.469 ns  ; led_blinker:BLINK_D4|led_cnt[3]                                                                                                                 ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 11.421 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[1]  ; FX2_FD[9]    ; IF_clk     ;
; N/A   ; None         ; 11.412 ns  ; led_blinker:BLINK_D4|LED_state~5                                                                                                                ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 11.307 ns  ; led_blinker:BLINK_D4|led_cnt[4]                                                                                                                 ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 11.303 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[8]  ; FX2_FD[0]    ; IF_clk     ;
; N/A   ; None         ; 11.246 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[13] ; FX2_FD[5]    ; IF_clk     ;
; N/A   ; None         ; 11.231 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[15] ; FX2_FD[7]    ; IF_clk     ;
; N/A   ; None         ; 11.192 ns  ; led_blinker:BLINK_D4|LED_state~6                                                                                                                ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 11.189 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[8]  ; FX2_FD[0]    ; IF_clk     ;
; N/A   ; None         ; 11.175 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[14] ; FX2_FD[6]    ; IF_clk     ;
; N/A   ; None         ; 11.149 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[10] ; FX2_FD[2]    ; IF_clk     ;
; N/A   ; None         ; 11.109 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[7]    ; IF_clk     ;
; N/A   ; None         ; 11.100 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[5]    ; IF_clk     ;
; N/A   ; None         ; 11.100 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[6]    ; IF_clk     ;
; N/A   ; None         ; 11.070 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[9]  ; FX2_FD[1]    ; IF_clk     ;
; N/A   ; None         ; 11.057 ns  ; led_blinker:BLINK_D4|led_cnt[2]                                                                                                                 ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 10.928 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[7]    ; IF_clk     ;
; N/A   ; None         ; 10.918 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[7]  ; FX2_FD[15]   ; IF_clk     ;
; N/A   ; None         ; 10.917 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[6]    ; IF_clk     ;
; N/A   ; None         ; 10.914 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[5]    ; IF_clk     ;
; N/A   ; None         ; 10.820 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[11] ; FX2_FD[3]    ; IF_clk     ;
; N/A   ; None         ; 10.811 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[7]  ; FX2_FD[15]   ; IF_clk     ;
; N/A   ; None         ; 10.742 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[13] ; FX2_FD[5]    ; IF_clk     ;
; N/A   ; None         ; 10.676 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[15]   ; IF_clk     ;
; N/A   ; None         ; 10.659 ns  ; NWire_xmit:CCxmit|id[0]                                                                                                                         ; CC           ; IF_clk     ;
; N/A   ; None         ; 10.615 ns  ; clk_lrclk_gen:lrgen|LRCLK                                                                                                                       ; C7           ; C5         ;
; N/A   ; None         ; 10.598 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[6]  ; FX2_FD[14]   ; IF_clk     ;
; N/A   ; None         ; 10.583 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[10] ; FX2_FD[2]    ; IF_clk     ;
; N/A   ; None         ; 10.493 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[15]   ; IF_clk     ;
; N/A   ; None         ; 10.485 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[2]    ; IF_clk     ;
; N/A   ; None         ; 10.441 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[12] ; FX2_FD[4]    ; IF_clk     ;
; N/A   ; None         ; 10.416 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[4]    ; IF_clk     ;
; N/A   ; None         ; 10.349 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[9]  ; FX2_FD[1]    ; IF_clk     ;
; N/A   ; None         ; 10.307 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[1]  ; FX2_FD[9]    ; IF_clk     ;
; N/A   ; None         ; 10.298 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[3]  ; FX2_FD[11]   ; IF_clk     ;
; N/A   ; None         ; 10.291 ns  ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0]                                                                                    ; GPIO_OUT[0]  ; SPI_SCK    ;
; N/A   ; None         ; 10.281 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[10]   ; IF_clk     ;
; N/A   ; None         ; 10.265 ns  ; IF_DFS0                                                                                                                                         ; C13          ; IF_clk     ;
; N/A   ; None         ; 10.240 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[11]   ; IF_clk     ;
; N/A   ; None         ; 10.232 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[8]    ; IF_clk     ;
; N/A   ; None         ; 10.230 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[4]  ; FX2_FD[12]   ; IF_clk     ;
; N/A   ; None         ; 10.229 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[9]    ; IF_clk     ;
; N/A   ; None         ; 10.224 ns  ; clk_lrclk_gen:clrgen|LRCLK                                                                                                                      ; C9           ; C5         ;
; N/A   ; None         ; 10.219 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[5]  ; FX2_FD[13]   ; IF_clk     ;
; N/A   ; None         ; 10.201 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[14]   ; IF_clk     ;
; N/A   ; None         ; 10.191 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[0]    ; IF_clk     ;
; N/A   ; None         ; 10.167 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[3]    ; IF_clk     ;
; N/A   ; None         ; 10.161 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[4]    ; IF_clk     ;
; N/A   ; None         ; 10.126 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[5]  ; FX2_FD[13]   ; IF_clk     ;
; N/A   ; None         ; 10.118 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[1]    ; IF_clk     ;
; N/A   ; None         ; 10.110 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[3]    ; IF_clk     ;
; N/A   ; None         ; 10.062 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[1]    ; IF_clk     ;
; N/A   ; None         ; 10.029 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[2]  ; FX2_FD[10]   ; IF_clk     ;
; N/A   ; None         ; 10.001 ns  ; led_blinker:BLINK_D1|led_code[0]                                                                                                                ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 9.988 ns   ; NWire_xmit:CCxmit|NW_state~12                                                                                                                   ; CC           ; IF_clk     ;
; N/A   ; None         ; 9.987 ns   ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[11]   ; IF_clk     ;
; N/A   ; None         ; 9.986 ns   ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[8]    ; IF_clk     ;
; N/A   ; None         ; 9.983 ns   ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[9]    ; IF_clk     ;
; N/A   ; None         ; 9.982 ns   ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[13]   ; IF_clk     ;
; N/A   ; None         ; 9.960 ns   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[12] ; FX2_FD[4]    ; IF_clk     ;
; N/A   ; None         ; 9.955 ns   ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[14]   ; IF_clk     ;
; N/A   ; None         ; 9.910 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2]                                                                                    ; GPIO_OUT[2]  ; SPI_SCK    ;
; N/A   ; None         ; 9.908 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1]                                                                                    ; GPIO_OUT[1]  ; SPI_SCK    ;
; N/A   ; None         ; 9.894 ns   ; clk_lrclk_gen:clrgen|BCLK                                                                                                                       ; C8           ; C5         ;
; N/A   ; None         ; 9.884 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[0]  ; FX2_FD[8]    ; IF_clk     ;
; N/A   ; None         ; 9.827 ns   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[3]  ; FX2_FD[11]   ; IF_clk     ;
; N/A   ; None         ; 9.777 ns   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[6]  ; FX2_FD[14]   ; IF_clk     ;
; N/A   ; None         ; 9.749 ns   ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[10]   ; IF_clk     ;
; N/A   ; None         ; 9.749 ns   ; NWire_xmit:CCxmit|NW_state~11                                                                                                                   ; CC           ; IF_clk     ;
; N/A   ; None         ; 9.694 ns   ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[2]    ; IF_clk     ;
; N/A   ; None         ; 9.674 ns   ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[0]    ; IF_clk     ;
; N/A   ; None         ; 9.671 ns   ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[12]   ; IF_clk     ;
; N/A   ; None         ; 9.610 ns   ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[12]   ; IF_clk     ;
; N/A   ; None         ; 9.584 ns   ; NWire_xmit:CCxmit|NW_state~13                                                                                                                   ; CC           ; IF_clk     ;
; N/A   ; None         ; 9.563 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4]                                                                                    ; GPIO_OUT[4]  ; SPI_SCK    ;
; N/A   ; None         ; 9.554 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6]                                                                                    ; GPIO_OUT[6]  ; SPI_SCK    ;
; N/A   ; None         ; 9.554 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3]                                                                                    ; GPIO_OUT[3]  ; SPI_SCK    ;
; N/A   ; None         ; 9.533 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5]                                                                                    ; GPIO_OUT[5]  ; SPI_SCK    ;
; N/A   ; None         ; 9.510 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5]                                                                                    ; GPIO_OUT[13] ; SPI_SCK    ;
; N/A   ; None         ; 9.499 ns   ; IF_DFS1                                                                                                                                         ; C14          ; IF_clk     ;
; N/A   ; None         ; 9.254 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0]                                                                                    ; GPIO_OUT[8]  ; SPI_SCK    ;
; N/A   ; None         ; 9.203 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6]                                                                                    ; GPIO_OUT[14] ; SPI_SCK    ;
; N/A   ; None         ; 9.185 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7]                                                                                    ; GPIO_OUT[15] ; SPI_SCK    ;
; N/A   ; None         ; 9.175 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7]                                                                                    ; GPIO_OUT[7]  ; SPI_SCK    ;
; N/A   ; None         ; 9.141 ns   ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[13]   ; IF_clk     ;
; N/A   ; None         ; 9.129 ns   ; led_blinker:BLINK_D4|led_code[0]                                                                                                                ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 8.894 ns   ; IF_conf[1]                                                                                                                                      ; DEBUG_LED1   ; IF_clk     ;
; N/A   ; None         ; 8.872 ns   ; IF_Rx_ctrl_0[0]                                                                                                                                 ; DEBUG_LED2   ; IF_clk     ;
; N/A   ; None         ; 8.822 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3]                                                                                    ; GPIO_OUT[11] ; SPI_SCK    ;
; N/A   ; None         ; 8.821 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1]                                                                                    ; GPIO_OUT[9]  ; SPI_SCK    ;
; N/A   ; None         ; 8.811 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2]                                                                                    ; GPIO_OUT[10] ; SPI_SCK    ;
; N/A   ; None         ; 8.809 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4]                                                                                    ; GPIO_OUT[12] ; SPI_SCK    ;
; N/A   ; None         ; 8.713 ns   ; NWire_xmit:M_LRAudio|NW_state~12                                                                                                                ; C24          ; IF_clk     ;
; N/A   ; None         ; 8.627 ns   ; NWire_xmit:M_LRAudio|NW_state~11                                                                                                                ; C24          ; IF_clk     ;
; N/A   ; None         ; 8.557 ns   ; async_usb:usb1|FIFO_ADR[1]                                                                                                                      ; FIFO_ADR[1]  ; IF_clk     ;
; N/A   ; None         ; 8.269 ns   ; async_usb:usb1|FIFO_ADR[0]                                                                                                                      ; FIFO_ADR[0]  ; IF_clk     ;
; N/A   ; None         ; 8.227 ns   ; NWire_xmit:M_LRAudio|NW_state~13                                                                                                                ; C24          ; IF_clk     ;
; N/A   ; None         ; 8.061 ns   ; async_usb:usb1|SLRD                                                                                                                             ; SLRD         ; IF_clk     ;
; N/A   ; None         ; 8.060 ns   ; async_usb:usb1|SLOE                                                                                                                             ; SLOE         ; IF_clk     ;
; N/A   ; None         ; 8.011 ns   ; NWire_xmit:M_LRAudio|id[0]                                                                                                                      ; C24          ; IF_clk     ;
; N/A   ; None         ; 7.769 ns   ; sp_rcv_ctrl:SPC|trigger                                                                                                                         ; C21          ; IF_clk     ;
; N/A   ; None         ; 7.679 ns   ; NWire_xmit:P_IQPWM|NW_state~13                                                                                                                  ; C19          ; IF_clk     ;
; N/A   ; None         ; 7.594 ns   ; async_usb:usb1|SLWR                                                                                                                             ; SLWR         ; IF_clk     ;
; N/A   ; None         ; 7.260 ns   ; NWire_xmit:P_IQPWM|NW_state~11                                                                                                                  ; C19          ; IF_clk     ;
; N/A   ; None         ; 6.994 ns   ; IF_count[28]                                                                                                                                    ; AK_reset     ; IF_clk     ;
; N/A   ; None         ; 6.788 ns   ; NWire_xmit:P_IQPWM|NW_state~12                                                                                                                  ; C19          ; IF_clk     ;
; N/A   ; None         ; 6.273 ns   ; NWire_xmit:P_IQPWM|id[0]                                                                                                                        ; C19          ; IF_clk     ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+---------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To      ;
+-------+-------------------+-----------------+---------+---------+
; N/A   ; None              ; 11.339 ns       ; SDOBACK ; FX2_PE1 ;
; N/A   ; None              ; 7.670 ns        ; IF_clk  ; C48_clk ;
; N/A   ; None              ; 7.598 ns        ; C5      ; C6      ;
+-------+-------------------+-----------------+---------+---------+


+--------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                             ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                           ; To Clock ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------+----------+
; N/A           ; None        ; -1.384 ns ; C5         ; I2S_rcv:J_IQ|bc0                                             ; IF_clk   ;
; N/A           ; None        ; -3.198 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK  ;
; N/A           ; None        ; -3.204 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK  ;
; N/A           ; None        ; -3.404 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK  ;
; N/A           ; None        ; -3.438 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK  ;
; N/A           ; None        ; -3.439 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK  ;
; N/A           ; None        ; -3.449 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK  ;
; N/A           ; None        ; -3.480 ns ; GPIO_IN[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK  ;
; N/A           ; None        ; -3.492 ns ; GPIO_IN[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK  ;
; N/A           ; None        ; -3.508 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK  ;
; N/A           ; None        ; -3.509 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK  ;
; N/A           ; None        ; -3.510 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK  ;
; N/A           ; None        ; -3.511 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK  ;
; N/A           ; None        ; -3.726 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK  ;
; N/A           ; None        ; -3.818 ns ; GPIO_IN[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK  ;
; N/A           ; None        ; -4.205 ns ; GPIO_IN[5] ; debounce:de_dash|pb_history[0]                               ; IF_clk   ;
; N/A           ; None        ; -4.242 ns ; GPIO_IN[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK  ;
; N/A           ; None        ; -4.262 ns ; CDOUT      ; I2S_rcv:J_MIC|d0                                             ; IF_clk   ;
; N/A           ; None        ; -4.276 ns ; GPIO_IN[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK  ;
; N/A           ; None        ; -4.295 ns ; GPIO_IN[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK  ;
; N/A           ; None        ; -4.316 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK  ;
; N/A           ; None        ; -4.316 ns ; GPIO_IN[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK  ;
; N/A           ; None        ; -4.455 ns ; C23        ; cdc_sync:cdc_c23|q1[0]                                       ; IF_clk   ;
; N/A           ; None        ; -4.496 ns ; C22        ; cdc_sync:cdc_c22|q1[0]                                       ; IF_clk   ;
; N/A           ; None        ; -4.515 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK  ;
; N/A           ; None        ; -4.662 ns ; FX2_FD[7]  ; async_usb:usb1|Rx_fifo_wdata[15]                             ; IF_clk   ;
; N/A           ; None        ; -4.829 ns ; PTT_in     ; debounce:de_PTT|pb_history[0]                                ; IF_clk   ;
; N/A           ; None        ; -4.932 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK  ;
; N/A           ; None        ; -4.938 ns ; GPIO_IN[7] ; debounce:de_PTT|pb_history[0]                                ; IF_clk   ;
; N/A           ; None        ; -4.942 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK  ;
; N/A           ; None        ; -4.944 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK  ;
; N/A           ; None        ; -4.950 ns ; GPIO_IN[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK  ;
; N/A           ; None        ; -4.977 ns ; FX2_FD[0]  ; async_usb:usb1|Rx_fifo_wdata[8]                              ; IF_clk   ;
; N/A           ; None        ; -4.991 ns ; FX2_FD[5]  ; async_usb:usb1|Rx_fifo_wdata[13]                             ; IF_clk   ;
; N/A           ; None        ; -4.992 ns ; FX2_FD[3]  ; async_usb:usb1|Rx_fifo_wdata[11]                             ; IF_clk   ;
; N/A           ; None        ; -4.997 ns ; FX2_FD[1]  ; async_usb:usb1|Rx_fifo_wdata[9]                              ; IF_clk   ;
; N/A           ; None        ; -5.001 ns ; FX2_FD[6]  ; async_usb:usb1|Rx_fifo_wdata[14]                             ; IF_clk   ;
; N/A           ; None        ; -5.010 ns ; FX2_FD[2]  ; async_usb:usb1|Rx_fifo_wdata[10]                             ; IF_clk   ;
; N/A           ; None        ; -5.028 ns ; FX2_FD[4]  ; async_usb:usb1|Rx_fifo_wdata[12]                             ; IF_clk   ;
; N/A           ; None        ; -5.155 ns ; GPIO_IN[6] ; debounce:de_dot|pb_history[0]                                ; IF_clk   ;
; N/A           ; None        ; -5.238 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK  ;
; N/A           ; None        ; -5.241 ns ; FX2_FD[8]  ; async_usb:usb1|Rx_fifo_wdata[0]                              ; IF_clk   ;
; N/A           ; None        ; -5.266 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK  ;
; N/A           ; None        ; -5.280 ns ; DOUT       ; I2S_rcv:J_IQ|d0                                              ; IF_clk   ;
; N/A           ; None        ; -5.415 ns ; FLAGB      ; sp_rcv_ctrl:SPC|sp_state                                     ; IF_clk   ;
; N/A           ; None        ; -5.494 ns ; A6         ; NWire_rcv:m_ser|d0                                           ; IF_clk   ;
; N/A           ; None        ; -5.505 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK  ;
; N/A           ; None        ; -5.549 ns ; A5         ; NWire_rcv:p_ser|d0                                           ; IF_clk   ;
; N/A           ; None        ; -5.560 ns ; FX2_FD[10] ; async_usb:usb1|Rx_fifo_wdata[2]                              ; IF_clk   ;
; N/A           ; None        ; -5.630 ns ; FX2_FD[12] ; async_usb:usb1|Rx_fifo_wdata[4]                              ; IF_clk   ;
; N/A           ; None        ; -5.635 ns ; FX2_FD[11] ; async_usb:usb1|Rx_fifo_wdata[3]                              ; IF_clk   ;
; N/A           ; None        ; -5.651 ns ; FX2_FD[15] ; async_usb:usb1|Rx_fifo_wdata[7]                              ; IF_clk   ;
; N/A           ; None        ; -5.684 ns ; FX2_FD[13] ; async_usb:usb1|Rx_fifo_wdata[5]                              ; IF_clk   ;
; N/A           ; None        ; -5.697 ns ; FX2_FD[14] ; async_usb:usb1|Rx_fifo_wdata[6]                              ; IF_clk   ;
; N/A           ; None        ; -5.762 ns ; FX2_FD[9]  ; async_usb:usb1|Rx_fifo_wdata[1]                              ; IF_clk   ;
; N/A           ; None        ; -6.626 ns ; MDOUT      ; NWire_rcv:M_IQ|d0                                            ; IF_clk   ;
; N/A           ; None        ; -6.989 ns ; CDOUT_P    ; NWire_rcv:P_MIC|d0                                           ; IF_clk   ;
; N/A           ; None        ; -7.142 ns ; FLAGA      ; async_usb:usb1|FX_state~27                                   ; IF_clk   ;
; N/A           ; None        ; -7.227 ns ; A12        ; NWire_rcv:SPD|d0                                             ; IF_clk   ;
; N/A           ; None        ; -7.422 ns ; FLAGC      ; async_usb:usb1|FX_state~29                                   ; IF_clk   ;
; N/A           ; None        ; -7.480 ns ; FLAGA      ; async_usb:usb1|FX_state~28                                   ; IF_clk   ;
; N/A           ; None        ; -7.481 ns ; FLAGA      ; async_usb:usb1|FX_state~26                                   ; IF_clk   ;
; N/A           ; None        ; -7.547 ns ; FLAGB      ; async_usb:usb1|FX_state~29                                   ; IF_clk   ;
; N/A           ; None        ; -8.193 ns ; FLAGC      ; async_usb:usb1|FX_state~25                                   ; IF_clk   ;
; N/A           ; None        ; -8.318 ns ; FLAGB      ; async_usb:usb1|FX_state~25                                   ; IF_clk   ;
; N/A           ; None        ; -8.500 ns ; FLAGC      ; async_usb:usb1|FX_state~26                                   ; IF_clk   ;
; N/A           ; None        ; -8.625 ns ; FLAGB      ; async_usb:usb1|FX_state~26                                   ; IF_clk   ;
; N/A           ; None        ; -9.092 ns ; FLAGC      ; async_usb:usb1|FX_state~28                                   ; IF_clk   ;
; N/A           ; None        ; -9.092 ns ; FLAGC      ; async_usb:usb1|FX_state~27                                   ; IF_clk   ;
; N/A           ; None        ; -9.140 ns ; FLAGB      ; async_usb:usb1|FX_state~28                                   ; IF_clk   ;
; N/A           ; None        ; -9.140 ns ; FLAGB      ; async_usb:usb1|FX_state~27                                   ; IF_clk   ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Tue Aug 18 20:31:01 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: ClockLock PLL "clkmult3:cm3|altpll:altpll_component|_clk0" input frequency requirement of 144.01 MHz overrides default required fmax of 96.01 MHz -- Slack information will be reported
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clk_lrclk_gen:clrgen|BCLK" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 940 ps for clock "clkmult3:cm3|altpll:altpll_component|_clk0" between source register "NWire_rcv:M_IQ|tb_width[1]" and destination register "NWire_rcv:M_IQ|resync"
    Info: Fmax is 166.56 MHz (period= 6.004 ns)
    Info: + Largest register to register requirement is 6.679 ns
        Info: + Setup relationship between source and destination is 6.944 ns
            Info: + Latch edge is 4.546 ns
                Info: Clock period of Destination clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.398 ns
                Info: Clock period of Source clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.001 ns
            Info: + Shortest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to destination register is 2.509 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.927 ns) + CELL(0.666 ns) = 2.509 ns; Loc. = LCFF_X32_Y4_N31; Fanout = 3; REG Node = 'NWire_rcv:M_IQ|resync'
                Info: Total cell delay = 0.666 ns ( 26.54 % )
                Info: Total interconnect delay = 1.843 ns ( 73.46 % )
            Info: - Longest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to source register is 2.510 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.928 ns) + CELL(0.666 ns) = 2.510 ns; Loc. = LCFF_X33_Y4_N7; Fanout = 10; REG Node = 'NWire_rcv:M_IQ|tb_width[1]'
                Info: Total cell delay = 0.666 ns ( 26.53 % )
                Info: Total interconnect delay = 1.844 ns ( 73.47 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 5.739 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y4_N7; Fanout = 10; REG Node = 'NWire_rcv:M_IQ|tb_width[1]'
        Info: 2: + IC(1.116 ns) + CELL(0.596 ns) = 1.712 ns; Loc. = LCCOMB_X32_Y4_N0; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add8~1'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.798 ns; Loc. = LCCOMB_X32_Y4_N2; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add8~3'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.884 ns; Loc. = LCCOMB_X32_Y4_N4; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add8~5'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.970 ns; Loc. = LCCOMB_X32_Y4_N6; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add8~7'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.056 ns; Loc. = LCCOMB_X32_Y4_N8; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add8~9'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.142 ns; Loc. = LCCOMB_X32_Y4_N10; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add8~11'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.228 ns; Loc. = LCCOMB_X32_Y4_N12; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add8~13'
        Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.418 ns; Loc. = LCCOMB_X32_Y4_N14; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add8~15'
        Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 2.924 ns; Loc. = LCCOMB_X32_Y4_N16; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|Add8~16'
        Info: 11: + IC(0.666 ns) + CELL(0.616 ns) = 4.206 ns; Loc. = LCCOMB_X33_Y4_N28; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|Equal2~1'
        Info: 12: + IC(0.654 ns) + CELL(0.206 ns) = 5.066 ns; Loc. = LCCOMB_X32_Y4_N26; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|Equal2~8_RESYN62_BDD63'
        Info: 13: + IC(0.359 ns) + CELL(0.206 ns) = 5.631 ns; Loc. = LCCOMB_X32_Y4_N30; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|Equal2~8'
        Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 5.739 ns; Loc. = LCFF_X32_Y4_N31; Fanout = 3; REG Node = 'NWire_rcv:M_IQ|resync'
        Info: Total cell delay = 2.944 ns ( 51.30 % )
        Info: Total interconnect delay = 2.795 ns ( 48.70 % )
Info: Slack time is 327 ps for clock "IF_clk" between source register "NWire_rcv:M_IQ|idata[5]" and destination register "NWire_rcv:M_IQ|DIFF_CLK.xd0[5]"
    Info: + Largest register to register requirement is 2.462 ns
        Info: + Setup relationship between source and destination is 2.398 ns
            Info: + Latch edge is 6.944 ns
                Info: Clock period of Destination clock "IF_clk" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 4.546 ns
                Info: Clock period of Source clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.328 ns
            Info: + Shortest clock path from clock "IF_clk" to destination register is 2.791 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2511; COMB Node = 'IF_clk~clkctrl'
                Info: 3: + IC(0.859 ns) + CELL(0.666 ns) = 2.791 ns; Loc. = LCFF_X19_Y9_N31; Fanout = 1; REG Node = 'NWire_rcv:M_IQ|DIFF_CLK.xd0[5]'
                Info: Total cell delay = 1.796 ns ( 64.35 % )
                Info: Total interconnect delay = 0.995 ns ( 35.65 % )
            Info: - Longest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to source register is 2.463 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.881 ns) + CELL(0.666 ns) = 2.463 ns; Loc. = LCFF_X31_Y9_N11; Fanout = 1; REG Node = 'NWire_rcv:M_IQ|idata[5]'
                Info: Total cell delay = 0.666 ns ( 27.04 % )
                Info: Total interconnect delay = 1.797 ns ( 72.96 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 2.135 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y9_N11; Fanout = 1; REG Node = 'NWire_rcv:M_IQ|idata[5]'
        Info: 2: + IC(1.821 ns) + CELL(0.206 ns) = 2.027 ns; Loc. = LCCOMB_X19_Y9_N30; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|DIFF_CLK.xd0[5]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.135 ns; Loc. = LCFF_X19_Y9_N31; Fanout = 1; REG Node = 'NWire_rcv:M_IQ|DIFF_CLK.xd0[5]'
        Info: Total cell delay = 0.314 ns ( 14.71 % )
        Info: Total interconnect delay = 1.821 ns ( 85.29 % )
Info: Slack time is 72.938 ns for clock "C5" between source register "I2S_xmit:J_LRAudio|TLV_state~11" and destination register "I2S_xmit:J_LRAudio|last_data[3]"
    Info: Fmax is 118.65 MHz (period= 8.428 ns)
    Info: + Largest register to register requirement is 81.118 ns
        Info: + Setup relationship between source and destination is 81.366 ns
            Info: + Latch edge is 81.366 ns
                Info: Clock period of Destination clock "C5" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "C5" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.016 ns
            Info: + Shortest clock path from clock "C5" to destination register is 7.028 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'
                Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'
                Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.690 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen|BCLK'
                Info: 4: + IC(0.764 ns) + CELL(0.000 ns) = 5.454 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen|BCLK~clkctrl'
                Info: 5: + IC(0.908 ns) + CELL(0.666 ns) = 7.028 ns; Loc. = LCFF_X28_Y7_N25; Fanout = 2; REG Node = 'I2S_xmit:J_LRAudio|last_data[3]'
                Info: Total cell delay = 2.621 ns ( 37.29 % )
                Info: Total interconnect delay = 4.407 ns ( 62.71 % )
            Info: - Longest clock path from clock "C5" to source register is 7.012 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'
                Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'
                Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.690 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen|BCLK'
                Info: 4: + IC(0.764 ns) + CELL(0.000 ns) = 5.454 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen|BCLK~clkctrl'
                Info: 5: + IC(0.892 ns) + CELL(0.666 ns) = 7.012 ns; Loc. = LCFF_X26_Y8_N7; Fanout = 6; REG Node = 'I2S_xmit:J_LRAudio|TLV_state~11'
                Info: Total cell delay = 2.621 ns ( 37.38 % )
                Info: Total interconnect delay = 4.391 ns ( 62.62 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 8.180 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N7; Fanout = 6; REG Node = 'I2S_xmit:J_LRAudio|TLV_state~11'
        Info: 2: + IC(0.506 ns) + CELL(0.535 ns) = 1.041 ns; Loc. = LCCOMB_X26_Y8_N16; Fanout = 34; COMB Node = 'I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE~1'
        Info: 3: + IC(1.579 ns) + CELL(0.615 ns) = 3.235 ns; Loc. = LCCOMB_X28_Y7_N8; Fanout = 1; COMB Node = 'I2S_xmit:J_LRAudio|last_data~88'
        Info: 4: + IC(4.485 ns) + CELL(0.460 ns) = 8.180 ns; Loc. = LCFF_X28_Y7_N25; Fanout = 2; REG Node = 'I2S_xmit:J_LRAudio|last_data[3]'
        Info: Total cell delay = 1.610 ns ( 19.68 % )
        Info: Total interconnect delay = 6.570 ns ( 80.32 % )
Info: Slack time is 75.993 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]"
    Info: Fmax is 186.12 MHz (period= 5.373 ns)
    Info: + Largest register to register requirement is 81.104 ns
        Info: + Setup relationship between source and destination is 81.366 ns
            Info: + Latch edge is 81.366 ns
                Info: Clock period of Destination clock "SPI_SCK" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.002 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 4.331 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'
                Info: 3: + IC(0.923 ns) + CELL(0.666 ns) = 4.331 ns; Loc. = LCFF_X25_Y1_N11; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
                Info: Total cell delay = 1.661 ns ( 38.35 % )
                Info: Total interconnect delay = 2.670 ns ( 61.65 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 4.329 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'
                Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 4.329 ns; Loc. = LCFF_X22_Y1_N11; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4]'
                Info: Total cell delay = 1.661 ns ( 38.37 % )
                Info: Total interconnect delay = 2.668 ns ( 61.63 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 5.111 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y1_N11; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4]'
        Info: 2: + IC(0.473 ns) + CELL(0.534 ns) = 1.007 ns; Loc. = LCCOMB_X22_Y1_N0; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0'
        Info: 3: + IC(0.696 ns) + CELL(0.614 ns) = 2.317 ns; Loc. = LCCOMB_X22_Y1_N30; Fanout = 3; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0'
        Info: 4: + IC(0.610 ns) + CELL(0.370 ns) = 3.297 ns; Loc. = LCCOMB_X23_Y1_N2; Fanout = 9; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1'
        Info: 5: + IC(0.992 ns) + CELL(0.822 ns) = 5.111 ns; Loc. = LCFF_X25_Y1_N11; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 2.340 ns ( 45.78 % )
        Info: Total interconnect delay = 2.771 ns ( 54.22 % )
Info: Minimum slack time is 499 ps for clock "clkmult3:cm3|altpll:altpll_component|_clk0" between source register "NWire_rcv:SPD|tb_width[0]" and destination register "NWire_rcv:SPD|tb_width[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y14_N27; Fanout = 11; REG Node = 'NWire_rcv:SPD|tb_width[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X16_Y14_N26; Fanout = 1; COMB Node = 'NWire_rcv:SPD|Add6~53'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X16_Y14_N27; Fanout = 11; REG Node = 'NWire_rcv:SPD|tb_width[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.398 ns
                Info: Clock period of Destination clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 4
                Info: Multicycle Hold factor for Destination register is 4
            Info: - Launch edge is -2.398 ns
                Info: Clock period of Source clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to destination register is 2.509 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.927 ns) + CELL(0.666 ns) = 2.509 ns; Loc. = LCFF_X16_Y14_N27; Fanout = 11; REG Node = 'NWire_rcv:SPD|tb_width[0]'
                Info: Total cell delay = 0.666 ns ( 26.54 % )
                Info: Total interconnect delay = 1.843 ns ( 73.46 % )
            Info: - Shortest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to source register is 2.509 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.927 ns) + CELL(0.666 ns) = 2.509 ns; Loc. = LCFF_X16_Y14_N27; Fanout = 11; REG Node = 'NWire_rcv:SPD|tb_width[0]'
                Info: Total cell delay = 0.666 ns ( 26.54 % )
                Info: Total interconnect delay = 1.843 ns ( 73.46 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "IF_clk" between source register "CC_address[0]" and destination register "CC_address[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N11; Fanout = 101; REG Node = 'CC_address[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y8_N10; Fanout = 1; COMB Node = 'CC_address~13'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X18_Y8_N11; Fanout = 101; REG Node = 'CC_address[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IF_clk" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IF_clk" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "IF_clk" to destination register is 2.808 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2511; COMB Node = 'IF_clk~clkctrl'
                Info: 3: + IC(0.876 ns) + CELL(0.666 ns) = 2.808 ns; Loc. = LCFF_X18_Y8_N11; Fanout = 101; REG Node = 'CC_address[0]'
                Info: Total cell delay = 1.796 ns ( 63.96 % )
                Info: Total interconnect delay = 1.012 ns ( 36.04 % )
            Info: - Shortest clock path from clock "IF_clk" to source register is 2.808 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2511; COMB Node = 'IF_clk~clkctrl'
                Info: 3: + IC(0.876 ns) + CELL(0.666 ns) = 2.808 ns; Loc. = LCFF_X18_Y8_N11; Fanout = 101; REG Node = 'CC_address[0]'
                Info: Total cell delay = 1.796 ns ( 63.96 % )
                Info: Total interconnect delay = 1.012 ns ( 36.04 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "C5" between source register "I2S_xmit:J_IQPWM|bit_count[0]" and destination register "I2S_xmit:J_IQPWM|bit_count[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y12_N11; Fanout = 4; REG Node = 'I2S_xmit:J_IQPWM|bit_count[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X26_Y12_N10; Fanout = 1; COMB Node = 'I2S_xmit:J_IQPWM|bit_count~10'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X26_Y12_N11; Fanout = 4; REG Node = 'I2S_xmit:J_IQPWM|bit_count[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "C5" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "C5" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "C5" to destination register is 7.019 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'
                Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'
                Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.690 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen|BCLK'
                Info: 4: + IC(0.764 ns) + CELL(0.000 ns) = 5.454 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen|BCLK~clkctrl'
                Info: 5: + IC(0.899 ns) + CELL(0.666 ns) = 7.019 ns; Loc. = LCFF_X26_Y12_N11; Fanout = 4; REG Node = 'I2S_xmit:J_IQPWM|bit_count[0]'
                Info: Total cell delay = 2.621 ns ( 37.34 % )
                Info: Total interconnect delay = 4.398 ns ( 62.66 % )
            Info: - Shortest clock path from clock "C5" to source register is 7.019 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'
                Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'
                Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.690 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen|BCLK'
                Info: 4: + IC(0.764 ns) + CELL(0.000 ns) = 5.454 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen|BCLK~clkctrl'
                Info: 5: + IC(0.899 ns) + CELL(0.666 ns) = 7.019 ns; Loc. = LCFF_X26_Y12_N11; Fanout = 4; REG Node = 'I2S_xmit:J_IQPWM|bit_count[0]'
                Info: Total cell delay = 2.621 ns ( 37.34 % )
                Info: Total interconnect delay = 4.398 ns ( 62.66 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X23_Y1_N30; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X23_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 4.330 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'
                Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 4.330 ns; Loc. = LCFF_X23_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
                Info: Total cell delay = 1.661 ns ( 38.36 % )
                Info: Total interconnect delay = 2.669 ns ( 61.64 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 4.330 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'
                Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 4.330 ns; Loc. = LCFF_X23_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
                Info: Total cell delay = 1.661 ns ( 38.36 % )
                Info: Total interconnect delay = 2.669 ns ( 61.64 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "async_usb:usb1|FX_state~28" (data pin = "FLAGB", clock pin = "IF_clk") is 9.406 ns
    Info: + Longest pin to register delay is 12.272 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_197; Fanout = 2; PIN Node = 'FLAGB'
        Info: 2: + IC(6.699 ns) + CELL(0.623 ns) = 8.296 ns; Loc. = LCCOMB_X12_Y13_N2; Fanout = 2; COMB Node = 'async_usb:usb1|to_pc_rdy~0'
        Info: 3: + IC(1.482 ns) + CELL(0.206 ns) = 9.984 ns; Loc. = LCCOMB_X9_Y12_N4; Fanout = 1; COMB Node = 'async_usb:usb1|Selector2~0'
        Info: 4: + IC(0.748 ns) + CELL(0.537 ns) = 11.269 ns; Loc. = LCCOMB_X8_Y12_N24; Fanout = 2; COMB Node = 'async_usb:usb1|FX_state~43'
        Info: 5: + IC(0.689 ns) + CELL(0.206 ns) = 12.164 ns; Loc. = LCCOMB_X7_Y12_N14; Fanout = 1; COMB Node = 'async_usb:usb1|FX_state~46'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 12.272 ns; Loc. = LCFF_X7_Y12_N15; Fanout = 14; REG Node = 'async_usb:usb1|FX_state~28'
        Info: Total cell delay = 2.654 ns ( 21.63 % )
        Info: Total interconnect delay = 9.618 ns ( 78.37 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IF_clk" to destination register is 2.826 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2511; COMB Node = 'IF_clk~clkctrl'
        Info: 3: + IC(0.894 ns) + CELL(0.666 ns) = 2.826 ns; Loc. = LCFF_X7_Y12_N15; Fanout = 14; REG Node = 'async_usb:usb1|FX_state~28'
        Info: Total cell delay = 1.796 ns ( 63.55 % )
        Info: Total interconnect delay = 1.030 ns ( 36.45 % )
Info: tco from clock "IF_clk" to destination pin "DEBUG_LED3" through register "led_blinker:BLINK_D4|led_timer[10]" is 16.224 ns
    Info: + Longest clock path from clock "IF_clk" to source register is 2.850 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2511; COMB Node = 'IF_clk~clkctrl'
        Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.850 ns; Loc. = LCFF_X25_Y4_N27; Fanout = 5; REG Node = 'led_blinker:BLINK_D4|led_timer[10]'
        Info: Total cell delay = 1.796 ns ( 63.02 % )
        Info: Total interconnect delay = 1.054 ns ( 36.98 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 13.070 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y4_N27; Fanout = 5; REG Node = 'led_blinker:BLINK_D4|led_timer[10]'
        Info: 2: + IC(1.542 ns) + CELL(0.615 ns) = 2.157 ns; Loc. = LCCOMB_X23_Y3_N4; Fanout = 1; COMB Node = 'led_blinker:BLINK_D4|LessThan1~0'
        Info: 3: + IC(1.056 ns) + CELL(0.651 ns) = 3.864 ns; Loc. = LCCOMB_X26_Y3_N28; Fanout = 2; COMB Node = 'led_blinker:BLINK_D4|LessThan2~0'
        Info: 4: + IC(1.022 ns) + CELL(0.206 ns) = 5.092 ns; Loc. = LCCOMB_X24_Y3_N10; Fanout = 1; COMB Node = 'led_blinker:BLINK_D4|LessThan2~4'
        Info: 5: + IC(0.363 ns) + CELL(0.206 ns) = 5.661 ns; Loc. = LCCOMB_X24_Y3_N4; Fanout = 1; COMB Node = 'led_blinker:BLINK_D4|LessThan2~5'
        Info: 6: + IC(0.669 ns) + CELL(0.370 ns) = 6.700 ns; Loc. = LCCOMB_X25_Y3_N28; Fanout = 1; COMB Node = 'led_blinker:BLINK_D4|LessThan2~6'
        Info: 7: + IC(1.004 ns) + CELL(0.206 ns) = 7.910 ns; Loc. = LCCOMB_X22_Y3_N22; Fanout = 1; COMB Node = 'led_blinker:BLINK_D4|led_off~22'
        Info: 8: + IC(2.044 ns) + CELL(3.116 ns) = 13.070 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'DEBUG_LED3'
        Info: Total cell delay = 5.370 ns ( 41.09 % )
        Info: Total interconnect delay = 7.700 ns ( 58.91 % )
Info: Longest tpd from source pin "SDOBACK" to destination pin "FX2_PE1" is 11.339 ns
    Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 1; PIN Node = 'SDOBACK'
    Info: 2: + IC(7.248 ns) + CELL(3.076 ns) = 11.339 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'FX2_PE1'
    Info: Total cell delay = 4.091 ns ( 36.08 % )
    Info: Total interconnect delay = 7.248 ns ( 63.92 % )
Info: th for register "I2S_rcv:J_IQ|bc0" (data pin = "C5", clock pin = "IF_clk") is -1.384 ns
    Info: + Longest clock path from clock "IF_clk" to destination register is 2.838 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2511; COMB Node = 'IF_clk~clkctrl'
        Info: 3: + IC(0.906 ns) + CELL(0.666 ns) = 2.838 ns; Loc. = LCFF_X16_Y12_N7; Fanout = 1; REG Node = 'I2S_rcv:J_IQ|bc0'
        Info: Total cell delay = 1.796 ns ( 63.28 % )
        Info: Total interconnect delay = 1.042 ns ( 36.72 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 4.528 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'
        Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'
        Info: 3: + IC(1.374 ns) + CELL(0.206 ns) = 4.420 ns; Loc. = LCCOMB_X16_Y12_N6; Fanout = 1; COMB Node = 'I2S_rcv:J_IQ|bc0~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.528 ns; Loc. = LCFF_X16_Y12_N7; Fanout = 1; REG Node = 'I2S_rcv:J_IQ|bc0'
        Info: Total cell delay = 1.299 ns ( 28.69 % )
        Info: Total interconnect delay = 3.229 ns ( 71.31 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Tue Aug 18 20:31:04 2009
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


