git clone --depth 1 --no-tags https://github.com/T-K-233/BLI-RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519458744
git clone --depth 1 --no-tags https://github.com/1mina1/Washing-machine-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523798446
git clone --depth 1 --no-tags https://github.com/sohammjkr/ECE-385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519354647
git clone --depth 1 --no-tags https://github.com/dzx-dzx/UDP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519805901
git clone --depth 1 --no-tags https://github.com/marziehbagherinia/ARM-Processor-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523444999
git clone --depth 1 --no-tags https://github.com/os-fpga/IP_Catalog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520743073
git clone --depth 1 --no-tags https://github.com/ntsdwkr/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519567026
git clone --depth 1 --no-tags https://github.com/YASHWANT98/iiitb_r2_4bit_bm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524458365
git clone --depth 1 --no-tags https://github.com/faris771/VERILOG_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522655822
git clone --depth 1 --no-tags https://github.com/NabilYasser/UART_TX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518899921
git clone --depth 1 --no-tags https://github.com/Zannatul-Naim/Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520173235
git clone --depth 1 --no-tags https://github.com/ishan-desai64/iiitb_cps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519831524
git clone --depth 1 --no-tags https://github.com/harshitthakur7168/Verilog_Journey.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523806625
git clone --depth 1 --no-tags https://github.com/brscn2/bil265-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522714843
git clone --depth 1 --no-tags https://github.com/nouralmulhem/Serial-peripheral-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523041102
git clone --depth 1 --no-tags https://github.com/yangtiming/Digital-circuit-course-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518802003
git clone --depth 1 --no-tags https://github.com/omerk/tinytapeout-demo1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523875812
git clone --depth 1 --no-tags https://github.com/dd-jero/Digital-System-Capstone-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521502156
git clone --depth 1 --no-tags https://github.com/Shreyas-Gupta-21/16-Bit-Wallace-Tree-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520099441
git clone --depth 1 --no-tags https://github.com/RainSureZhao/Buaa-P5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519160220
git clone --depth 1 --no-tags https://github.com/prachurjyaghy/Physical-Design-using-OpenLANE-SKY130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520920138
git clone --depth 1 --no-tags https://github.com/MohamedAliYounis/ASU_GP22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522312766
git clone --depth 1 --no-tags https://github.com/marziehbagherinia/MIPS-Processor-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523301117
git clone --depth 1 --no-tags https://github.com/mbaykenar/mba_core_region.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521134126
git clone --depth 1 --no-tags https://github.com/Lukas0025/AproximatedTensorProcesorUnit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523744529
git clone --depth 1 --no-tags https://github.com/GuTaoZi/CS211_Project_Flappy_Bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522268287
git clone --depth 1 --no-tags https://github.com/IanBoyanZhang/SystolicArrayMPW7a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518669498
git clone --depth 1 --no-tags https://github.com/pikamonvvs/UART-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521867481
git clone --depth 1 --no-tags https://github.com/marziehbagherinia/DigitalLogicDesign-Course-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523259147
git clone --depth 1 --no-tags https://github.com/fatmaVural/workspace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518986860
git clone --depth 1 --no-tags https://github.com/ribeirowski/IF675_SistemasDigitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520249897
git clone --depth 1 --no-tags https://github.com/qmac333/wordle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522025372
git clone --depth 1 --no-tags https://github.com/lulu0521/ysyx_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519133778
git clone --depth 1 --no-tags https://github.com/harshitthakur7168/HDL_Bits_Solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523980900
git clone --depth 1 --no-tags https://github.com/amamdouhmahfouz/softmax-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521041700
git clone --depth 1 --no-tags https://github.com/ahmed-elhoseiny/16-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523288986
git clone --depth 1 --no-tags https://github.com/Vaibhav-Makkar/FIR_IIR_filter_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523340421
git clone --depth 1 --no-tags https://github.com/Abhsonu143/VLSI-LAB-CODE-IMPLEMENTATIONS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519693742
git clone --depth 1 --no-tags https://github.com/TEFSOM/PWMonFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519786394
git clone --depth 1 --no-tags https://github.com/RndMnkIII/Arcade-IkariWarriors_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520811519
git clone --depth 1 --no-tags https://github.com/newyear2580/107_2_ComputerOrganization_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522157704
git clone --depth 1 --no-tags https://github.com/hassanelsman/-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519879076
git clone --depth 1 --no-tags https://github.com/sprout-uci/CASU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523236004
git clone --depth 1 --no-tags https://github.com/Nidhinchandran47/nielit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518673260
git clone --depth 1 --no-tags https://github.com/patelshubham26/ring-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521311061
git clone --depth 1 --no-tags https://github.com/saifrahmania/CircuitSimulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521296282
git clone --depth 1 --no-tags https://github.com/himanshu1308/iiitb_pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522122051
git clone --depth 1 --no-tags https://github.com/kaushanr/System-Bus-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522145661
git clone --depth 1 --no-tags https://github.com/HelloKayT/sabana_sha_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523045455
git clone --depth 1 --no-tags https://github.com/Emmanuel-Innocent/Round_Robin_Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522542985
git clone --depth 1 --no-tags https://github.com/mattvenn/wokwi_filler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522857898
git clone --depth 1 --no-tags https://github.com/krzyslov/projekt_uec2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520778112
git clone --depth 1 --no-tags https://github.com/Ayyappa1911/Systolic-Array-Implementation-for-3x3-Matrix-Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521602962
git clone --depth 1 --no-tags https://github.com/omohey/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521019809
git clone --depth 1 --no-tags https://github.com/pranav1751/iiitb_pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522645181
git clone --depth 1 --no-tags https://github.com/prajwal0718/Synchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520596147
git clone --depth 1 --no-tags https://github.com/xobs/test-chip-digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520076212
git clone --depth 1 --no-tags https://github.com/Muhamed-Sayed/32-Point-Radix-2-FFT-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522556781
git clone --depth 1 --no-tags https://github.com/mattvenn/tinytapeout_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523673874
git clone --depth 1 --no-tags https://github.com/Daniel20010822/IC-Contest-Cell-Based.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519524206
git clone --depth 1 --no-tags https://github.com/alyaamoh/Low-Power-Configurable-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519219656
git clone --depth 1 --no-tags https://github.com/sudhua/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519536489
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-arpit306.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518988494
git clone --depth 1 --no-tags https://github.com/wokwi/tiny-tapeout-test-simple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522870247
git clone --depth 1 --no-tags https://github.com/renau/bazel_rules_hdl_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524208019
git clone --depth 1 --no-tags https://github.com/phamquanganhBKSET/risc_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520409601
git clone --depth 1 --no-tags https://github.com/MiskaMoska/simMTR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519270838
git clone --depth 1 --no-tags https://github.com/soheil1156/PCI-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521734246
git clone --depth 1 --no-tags https://github.com/shaswat2428/MIPS-32-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522259005
git clone --depth 1 --no-tags https://github.com/Phillrb/atari_wcc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522464179
git clone --depth 1 --no-tags https://github.com/rkvaishnavp/YARC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523208150
git clone --depth 1 --no-tags https://github.com/nitinshrinivas/Y86-64-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519522625
git clone --depth 1 --no-tags https://github.com/norhanreda/solutions-of-CMP1030_Advanced_logic_design_labs-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523663438
git clone --depth 1 --no-tags https://github.com/ParasVekariya/iiitb_sd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522428341
git clone --depth 1 --no-tags https://github.com/kareemelsaed/UART_main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523758072
git clone --depth 1 --no-tags https://github.com/NabilYasser/UART_RX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518894426
git clone --depth 1 --no-tags https://github.com/yangtiming/Digital-circuit-and-system-experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518792791
git clone --depth 1 --no-tags https://github.com/RahulV-24/Communication_Protocols.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519712014
git clone --depth 1 --no-tags https://github.com/YousefSherif/Washing-Machine-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522229364
git clone --depth 1 --no-tags https://github.com/zhudisheng/Study-Verilog-step-by-step.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518691877
git clone --depth 1 --no-tags https://github.com/alimorgaan/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520131741
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Anvay-7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519417841
git clone --depth 1 --no-tags https://github.com/HamzaKh01/MatrixMultiplicationFSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521893160
git clone --depth 1 --no-tags https://github.com/hamza-akhtar-dev/Convolutional-Filters-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522923183
git clone --depth 1 --no-tags https://github.com/ajavid34/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519539187
