{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677264334484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677264334485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 24 13:45:34 2023 " "Processing started: Fri Feb 24 13:45:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677264334485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677264334485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mdr_test -c mdr_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off mdr_test -c mdr_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677264334485 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677264335606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677264335663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677264335663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_MDR " "Found entity 1: mux_MDR" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677264335672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677264335672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_test.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdr_test " "Found entity 1: mdr_test" {  } { { "mdr_test.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mdr_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677264335676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677264335676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdr_test_tb " "Found entity 1: mdr_test_tb" {  } { { "mdr_test_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mdr_test_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677264335681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677264335681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mdr_test " "Elaborating entity \"mdr_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677264335719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:mdr_reg " "Elaborating entity \"register\" for hierarchy \"register:mdr_reg\"" {  } { { "mdr_test.v" "mdr_reg" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mdr_test.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677264335730 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear register.v(13) " "Verilog HDL Always Construct warning at register.v(13): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677264335731 "|mdr_test|register:mdr_reg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable register.v(16) " "Verilog HDL Always Construct warning at register.v(16): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677264335731 "|mdr_test|register:mdr_reg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d register.v(17) " "Verilog HDL Always Construct warning at register.v(17): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677264335731 "|mdr_test|register:mdr_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q register.v(11) " "Verilog HDL Always Construct warning at register.v(11): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677264335731 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] register.v(16) " "Inferred latch for \"q\[0\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335732 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] register.v(16) " "Inferred latch for \"q\[1\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335732 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] register.v(16) " "Inferred latch for \"q\[2\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335732 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] register.v(16) " "Inferred latch for \"q\[3\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335732 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] register.v(16) " "Inferred latch for \"q\[4\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335732 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] register.v(16) " "Inferred latch for \"q\[5\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335732 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] register.v(16) " "Inferred latch for \"q\[6\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335732 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] register.v(16) " "Inferred latch for \"q\[7\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335732 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] register.v(16) " "Inferred latch for \"q\[8\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335732 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] register.v(16) " "Inferred latch for \"q\[9\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335732 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] register.v(16) " "Inferred latch for \"q\[10\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335732 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] register.v(16) " "Inferred latch for \"q\[11\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335732 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] register.v(16) " "Inferred latch for \"q\[12\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335733 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] register.v(16) " "Inferred latch for \"q\[13\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335733 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] register.v(16) " "Inferred latch for \"q\[14\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335733 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] register.v(16) " "Inferred latch for \"q\[15\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335733 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] register.v(16) " "Inferred latch for \"q\[16\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335733 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] register.v(16) " "Inferred latch for \"q\[17\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335733 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] register.v(16) " "Inferred latch for \"q\[18\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335733 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] register.v(16) " "Inferred latch for \"q\[19\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335733 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] register.v(16) " "Inferred latch for \"q\[20\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335733 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] register.v(16) " "Inferred latch for \"q\[21\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335733 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] register.v(16) " "Inferred latch for \"q\[22\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335733 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] register.v(16) " "Inferred latch for \"q\[23\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335734 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] register.v(16) " "Inferred latch for \"q\[24\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335734 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] register.v(16) " "Inferred latch for \"q\[25\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335734 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] register.v(16) " "Inferred latch for \"q\[26\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335734 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] register.v(16) " "Inferred latch for \"q\[27\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335734 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] register.v(16) " "Inferred latch for \"q\[28\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335734 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] register.v(16) " "Inferred latch for \"q\[29\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335734 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] register.v(16) " "Inferred latch for \"q\[30\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335734 "|mdr_test|register:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] register.v(16) " "Inferred latch for \"q\[31\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335734 "|mdr_test|register:mdr_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_MDR mux_MDR:mux " "Elaborating entity \"mux_MDR\" for hierarchy \"mux_MDR:mux\"" {  } { { "mdr_test.v" "mux" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mdr_test.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677264335744 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_MDR.v(11) " "Verilog HDL Always Construct warning at mux_MDR.v(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677264335744 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_MDR.v(11) " "Inferred latch for \"out\[0\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335745 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_MDR.v(11) " "Inferred latch for \"out\[1\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335745 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_MDR.v(11) " "Inferred latch for \"out\[2\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335746 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_MDR.v(11) " "Inferred latch for \"out\[3\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335746 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_MDR.v(11) " "Inferred latch for \"out\[4\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335746 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_MDR.v(11) " "Inferred latch for \"out\[5\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335746 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_MDR.v(11) " "Inferred latch for \"out\[6\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335746 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_MDR.v(11) " "Inferred latch for \"out\[7\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335746 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux_MDR.v(11) " "Inferred latch for \"out\[8\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335746 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux_MDR.v(11) " "Inferred latch for \"out\[9\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335747 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux_MDR.v(11) " "Inferred latch for \"out\[10\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335747 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux_MDR.v(11) " "Inferred latch for \"out\[11\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335747 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux_MDR.v(11) " "Inferred latch for \"out\[12\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335747 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux_MDR.v(11) " "Inferred latch for \"out\[13\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335747 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux_MDR.v(11) " "Inferred latch for \"out\[14\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335747 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux_MDR.v(11) " "Inferred latch for \"out\[15\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335747 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux_MDR.v(11) " "Inferred latch for \"out\[16\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335747 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux_MDR.v(11) " "Inferred latch for \"out\[17\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335747 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mux_MDR.v(11) " "Inferred latch for \"out\[18\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335747 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mux_MDR.v(11) " "Inferred latch for \"out\[19\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335747 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mux_MDR.v(11) " "Inferred latch for \"out\[20\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335747 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mux_MDR.v(11) " "Inferred latch for \"out\[21\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335747 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mux_MDR.v(11) " "Inferred latch for \"out\[22\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335747 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mux_MDR.v(11) " "Inferred latch for \"out\[23\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335748 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mux_MDR.v(11) " "Inferred latch for \"out\[24\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335748 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mux_MDR.v(11) " "Inferred latch for \"out\[25\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335748 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mux_MDR.v(11) " "Inferred latch for \"out\[26\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335748 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mux_MDR.v(11) " "Inferred latch for \"out\[27\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335748 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mux_MDR.v(11) " "Inferred latch for \"out\[28\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335748 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mux_MDR.v(11) " "Inferred latch for \"out\[29\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335748 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mux_MDR.v(11) " "Inferred latch for \"out\[30\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335748 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mux_MDR.v(11) " "Inferred latch for \"out\[31\]\" at mux_MDR.v(11)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677264335748 "|mdr_test|mux_MDR:mux"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1677264336280 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677264336541 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677264336541 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "mdr_test.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mdr_test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677264336676 "|mdr_test|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1677264336676 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "164 " "Implemented 164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677264336678 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677264336678 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1677264336678 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677264336678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677264336701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 24 13:45:36 2023 " "Processing ended: Fri Feb 24 13:45:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677264336701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677264336701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677264336701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677264336701 ""}
