LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY reg16_avalon_interface IS
	PORT ( 			 clock, resetn : IN STD_LOGIC;
			read, write, chipselect : IN STD_LOGIC;
							  writedata : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
							 byteenable : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
								readdata : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
								Q_export : OUT STD_LOGIC_VECTOR(15 DOWNTO 0) );
END reg16_avalon_interface;

ARCHITECTURE Structure OF reg16_avalon_interface IS
	SIGNAL local_byteenable : STD_LOGIC_VECTOR(1 DOWNTO 0);
	SIGNAL to_reg, from_reg : STD_LOGIC_VECTOR(15 DOWNTO 0);

	COMPONENT reg16
		PORT ( clock, resetn : IN STD_LOGIC;
								 D : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
					 byteenable : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
								 Q : OUT STD_LOGIC_VECTOR(15 DOWNTO 0) );
END COMPONENT;

BEGIN
	to_reg <= writedata;
	WITH (chipselect AND write) SELECT
		local_byteenable <= byteenable WHEN ’1’, "00" WHEN OTHERS;
	reg_instance: reg16 PORT MAP (clock, resetn, to_reg, local_byteenable, from_reg);
	readdata <= from_reg;
	Q_export <= from_reg;
END Structure;
