<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file path="clock_gen_sim/clock_gen.vho" type="VHDL" />
 <topLevel name="clock_gen" />
 <deviceFamily name="cyclonev" />
</simPackage>
