<!DOCTYPE html >
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p108" style="overflow: hidden; position: relative; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	-webkit-transform-origin: top left;
	-moz-transform-origin: top left;
	-o-transform-origin: top left;
	-ms-transform-origin: top left;
	-webkit-transform: scale(0.25);
	-moz-transform: scale(0.25);
	-o-transform: scale(0.25);
	-ms-transform: scale(0.25);
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_108{left:69px;top:49px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2_108{left:69px;top:1124px;}
#t3_108{left:96px;top:1124px;letter-spacing:0.1px;}
#t4_108{left:69px;top:95px;}
#t5_108{left:95px;top:102px;}
#t6_108{left:150px;top:102px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t7_108{left:95px;top:119px;letter-spacing:-0.2px;word-spacing:-1.8px;}
#t8_108{left:95px;top:136px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t9_108{left:95px;top:153px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#ta_108{left:69px;top:168px;}
#tb_108{left:95px;top:176px;letter-spacing:-0.1px;}
#tc_108{left:149px;top:176px;letter-spacing:-0.1px;word-spacing:-2.6px;}
#td_108{left:95px;top:193px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#te_108{left:95px;top:209px;letter-spacing:-0.3px;word-spacing:-1.5px;}
#tf_108{left:95px;top:226px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#tg_108{left:69px;top:241px;}
#th_108{left:95px;top:249px;letter-spacing:0.1px;}
#ti_108{left:114px;top:249px;letter-spacing:-0.2px;word-spacing:-1.9px;}
#tj_108{left:69px;top:264px;}
#tk_108{left:95px;top:272px;letter-spacing:-0.1px;}
#tl_108{left:123px;top:272px;letter-spacing:-0.2px;word-spacing:-1.7px;}
#tm_108{left:95px;top:289px;word-spacing:-1.9px;}
#tn_108{left:69px;top:304px;}
#to_108{left:95px;top:312px;}
#tp_108{left:133px;top:312px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tq_108{left:95px;top:328px;word-spacing:-1.9px;}
#tr_108{left:69px;top:344px;}
#ts_108{left:95px;top:351px;letter-spacing:-0.1px;}
#tt_108{left:133px;top:351px;letter-spacing:-0.1px;word-spacing:-4.5px;}
#tu_108{left:95px;top:368px;word-spacing:-1.9px;}
#tv_108{left:69px;top:384px;}
#tw_108{left:95px;top:391px;}
#tx_108{left:133px;top:391px;letter-spacing:-0.2px;word-spacing:-1.9px;}
#ty_108{left:69px;top:406px;}
#tz_108{left:95px;top:414px;letter-spacing:-0.1px;}
#t10_108{left:143px;top:414px;letter-spacing:-0.2px;word-spacing:-1.9px;}
#t11_108{left:69px;top:429px;}
#t12_108{left:95px;top:437px;word-spacing:-1.9px;}
#t13_108{left:306px;top:437px;word-spacing:-2.1px;}
#t14_108{left:95px;top:454px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t15_108{left:95px;top:471px;word-spacing:-1.9px;}
#t16_108{left:69px;top:486px;}
#t17_108{left:95px;top:494px;word-spacing:-2.2px;}
#t18_108{left:388px;top:494px;letter-spacing:-0.1px;word-spacing:-2.1px;}
#t19_108{left:95px;top:510px;word-spacing:-1.9px;}
#t1a_108{left:95px;top:527px;letter-spacing:-0.1px;word-spacing:-3.3px;}
#t1b_108{left:95px;top:544px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t1c_108{left:95px;top:561px;letter-spacing:-0.1px;word-spacing:-3.5px;}
#t1d_108{left:95px;top:578px;letter-spacing:-0.1px;word-spacing:-3.6px;}
#t1e_108{left:95px;top:594px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t1f_108{left:95px;top:611px;}
#t1g_108{left:69px;top:626px;}
#t1h_108{left:95px;top:634px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t1i_108{left:370px;top:634px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t1j_108{left:95px;top:651px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t1k_108{left:95px;top:668px;word-spacing:-1.9px;}
#t1l_108{left:95px;top:684px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t1m_108{left:69px;top:700px;}
#t1n_108{left:95px;top:707px;letter-spacing:-0.1px;}
#t1o_108{left:134px;top:707px;letter-spacing:-0.1px;word-spacing:-3.5px;}
#t1p_108{left:95px;top:724px;letter-spacing:-0.1px;word-spacing:-1.6px;}
#t1q_108{left:69px;top:739px;}
#t1r_108{left:95px;top:747px;word-spacing:-2.3px;}
#t1s_108{left:266px;top:747px;letter-spacing:-0.1px;word-spacing:-2.1px;}
#t1t_108{left:95px;top:764px;letter-spacing:-0.1px;word-spacing:-4.7px;}
#t1u_108{left:95px;top:781px;word-spacing:-2px;}
#t1v_108{left:69px;top:796px;}
#t1w_108{left:95px;top:804px;word-spacing:-1.9px;}
#t1x_108{left:282px;top:804px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t1y_108{left:95px;top:820px;word-spacing:-1.9px;}
#t1z_108{left:69px;top:836px;}
#t20_108{left:95px;top:843px;word-spacing:-1.9px;}
#t21_108{left:187px;top:843px;word-spacing:-1.9px;}
#t22_108{left:69px;top:859px;}
#t23_108{left:95px;top:866px;}
#t24_108{left:138px;top:866px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t25_108{left:189px;top:863px;letter-spacing:-0.1px;}
#t26_108{left:205px;top:866px;word-spacing:-2px;}
#t27_108{left:534px;top:866px;}
#t28_108{left:541px;top:866px;}
#t29_108{left:558px;top:866px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t2a_108{left:69px;top:882px;}
#t2b_108{left:95px;top:889px;letter-spacing:-0.1px;}
#t2c_108{left:128px;top:889px;letter-spacing:-0.2px;word-spacing:-1.6px;}
#t2d_108{left:69px;top:904px;}
#t2e_108{left:95px;top:912px;}
#t2f_108{left:172px;top:912px;letter-spacing:-0.1px;word-spacing:-2.1px;}
#t2g_108{left:95px;top:929px;word-spacing:-1.9px;}
#t2h_108{left:95px;top:946px;}
#t2i_108{left:69px;top:961px;}
#t2j_108{left:95px;top:969px;}
#t2k_108{left:172px;top:969px;letter-spacing:-0.1px;word-spacing:-2.8px;}
#t2l_108{left:95px;top:985px;word-spacing:-2px;}
#t2m_108{left:69px;top:1001px;}
#t2n_108{left:95px;top:1008px;letter-spacing:-0.1px;}
#t2o_108{left:137px;top:1008px;letter-spacing:-0.2px;word-spacing:-1.7px;}
#t2p_108{left:95px;top:1025px;letter-spacing:-0.1px;word-spacing:-1.7px;}
#t2q_108{left:69px;top:1041px;}
#t2r_108{left:95px;top:1048px;}
#t2s_108{left:177px;top:1048px;word-spacing:-2px;}
#t2t_108{left:95px;top:1065px;letter-spacing:-0.1px;word-spacing:-2.6px;}
#t2u_108{left:95px;top:1082px;word-spacing:-1.9px;}

.s1_108{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(8,96,168);
}

.s2_108{
	FONT-SIZE: 48.8px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s3_108{
	FONT-SIZE: 85.4px;
	FONT-FAMILY: TimesNewRoman_9zw;
	color: rgb(0,0,0);
}

.s4_108{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana, Geneva, sans-serif;
	color: rgb(0,0,0);
	FONT-WEIGHT: bold;
}

.s5_108{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana_9zn;
	color: rgb(0,0,0);
}

.s6_108{
	FONT-SIZE: 44px;
	FONT-FAMILY: Verdana_9zn;
	color: rgb(0,0,0);
}

.s7_108{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana, Geneva, sans-serif;
	color: rgb(0,0,0);
	FONT-STYLE: italic;
}

.s8_108{
	FONT-SIZE: 55px;
	FONT-FAMILY: Symbol_9-0;
	color: rgb(0,0,0);
}

</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts108" type="text/css" >

@font-face {
	font-family: Verdana_9zn;
	src: url("fonts/Verdana_9zn.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_2koi;
	src: url("fonts/NeoSansIntel_2koi.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_9zw;
	src: url("fonts/TimesNewRoman_9zw.woff") format("woff");
}

@font-face {
	font-family: Symbol_9-0;
	src: url("fonts/Symbol_9-0.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg108Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg108" style="-webkit-user-select: none;"><object width="935" height="1210" data="108/108.svg" type="image/svg+xml" id="pdf108" style="width:935px; height:1210px; background-color:white; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div id="t1_108" class="t s1_108">INSTRUCTION SET REFERENCE, A-L</div>
<div id="t2_108" class="t s2_108">3-6</div>
<div id="t3_108" class="t s2_108">Vol. 2A</div>
<div id="t4_108" class="t s3_108">•</div>
<div id="t5_108" class="t s4_108">r/m32</div>
<div id="t6_108" class="t s5_108">— A doubleword general-purpose register or memory operand used for instructions whose operand-</div>
<div id="t7_108" class="t s5_108">size attribute is 32 bits. The doubleword general-purpose registers are: EAX, ECX, EDX, EBX, ESP, EBP, ESI, </div>
<div id="t8_108" class="t s5_108">EDI. The contents of memory are found at the address provided by the effective address computation. </div>
<div id="t9_108" class="t s5_108">Doubleword registers R8D - R15D are available when using REX.R in 64-bit mode.</div>
<div id="ta_108" class="t s3_108">•</div>
<div id="tb_108" class="t s4_108">r/m64 </div>
<div id="tc_108" class="t s5_108">— A quadword general-purpose register or memory operand used for instructions whose operand-size </div>
<div id="td_108" class="t s5_108">attribute is 64 bits when using REX.W. Quadword general-purpose registers are: RAX, RBX, RCX, RDX, RDI, </div>
<div id="te_108" class="t s5_108">RSI, RBP, RSP, R8–R15; these are available only in 64-bit mode. The contents of memory are found at the </div>
<div id="tf_108" class="t s5_108">address provided by the effective address computation.</div>
<div id="tg_108" class="t s3_108">•</div>
<div id="th_108" class="t s4_108">m </div>
<div id="ti_108" class="t s5_108">— A 16-, 32- or 64-bit operand in memory.</div>
<div id="tj_108" class="t s3_108">•</div>
<div id="tk_108" class="t s4_108">m8 </div>
<div id="tl_108" class="t s5_108">— A byte operand in memory, usually expressed as a variable or array name, but pointed to by the </div>
<div id="tm_108" class="t s5_108">DS:(E)SI or ES:(E)DI registers. In 64-bit mode, it is pointed to by the RSI or RDI registers.</div>
<div id="tn_108" class="t s3_108">•</div>
<div id="to_108" class="t s4_108">m16 </div>
<div id="tp_108" class="t s5_108">— A word operand in memory, usually expressed as a variable or array name, but pointed to by the </div>
<div id="tq_108" class="t s5_108">DS:(E)SI or ES:(E)DI registers. This nomenclature is used only with the string instructions.</div>
<div id="tr_108" class="t s3_108">•</div>
<div id="ts_108" class="t s4_108">m32</div>
<div id="tt_108" class="t s5_108">— A doubleword operand in memory, usually expressed as a variable or array name, but pointed to by the </div>
<div id="tu_108" class="t s5_108">DS:(E)SI or ES:(E)DI registers. This nomenclature is used only with the string instructions.</div>
<div id="tv_108" class="t s3_108">•</div>
<div id="tw_108" class="t s4_108">m64 </div>
<div id="tx_108" class="t s5_108">— A memory quadword operand in memory. </div>
<div id="ty_108" class="t s3_108">•</div>
<div id="tz_108" class="t s4_108">m128 </div>
<div id="t10_108" class="t s5_108">— A memory double quadword operand in memory. </div>
<div id="t11_108" class="t s3_108">•</div>
<div id="t12_108" class="t s4_108">m16:16, m16:32 &amp; m16:64 </div>
<div id="t13_108" class="t s5_108">— A memory operand containing a far pointer composed of two numbers. The </div>
<div id="t14_108" class="t s5_108">number to the left of the colon corresponds to the pointer's segment selector. The number to the right </div>
<div id="t15_108" class="t s5_108">corresponds to its offset.</div>
<div id="t16_108" class="t s3_108">•</div>
<div id="t17_108" class="t s4_108">m16&amp;32, m16&amp;16, m32&amp;32, m16&amp;64 </div>
<div id="t18_108" class="t s5_108">— A memory operand consisting of data item pairs whose sizes are </div>
<div id="t19_108" class="t s5_108">indicated on the left and the right side of the ampersand. All memory addressing modes are allowed. The </div>
<div id="t1a_108" class="t s5_108">m16&amp;16 and m32&amp;32 operands are used by the BOUND instruction to provide an operand containing an upper </div>
<div id="t1b_108" class="t s5_108">and lower bounds for array indices. The m16&amp;32 operand is used by LIDT and LGDT to provide a word with </div>
<div id="t1c_108" class="t s5_108">which to load the limit field, and a doubleword with which to load the base field of the corresponding GDTR and </div>
<div id="t1d_108" class="t s5_108">IDTR registers. The m16&amp;64 operand is used by LIDT and LGDT in 64-bit mode to provide a word with which to </div>
<div id="t1e_108" class="t s5_108">load the limit field, and a quadword with which to load the base field of the corresponding GDTR and IDTR </div>
<div id="t1f_108" class="t s5_108">registers.</div>
<div id="t1g_108" class="t s3_108">•</div>
<div id="t1h_108" class="t s4_108">moffs8, moffs16, moffs32, moffs64 </div>
<div id="t1i_108" class="t s5_108">— A simple memory variable (memory offset) of type byte, word, or </div>
<div id="t1j_108" class="t s5_108">doubleword used by some variants of the MOV instruction. The actual address is given by a simple offset </div>
<div id="t1k_108" class="t s5_108">relative to the segment base. No ModR/M byte is used in the instruction. The number shown with moffs </div>
<div id="t1l_108" class="t s5_108">indicates its size, which is determined by the address-size attribute of the instruction. </div>
<div id="t1m_108" class="t s3_108">•</div>
<div id="t1n_108" class="t s4_108">Sreg </div>
<div id="t1o_108" class="t s5_108">— A segment register. The segment register bit assignments are ES = 0, CS = 1, SS = 2, DS = 3, FS = 4, </div>
<div id="t1p_108" class="t s5_108">and GS = 5.</div>
<div id="t1q_108" class="t s3_108">•</div>
<div id="t1r_108" class="t s4_108">m32fp, m64fp, m80fp </div>
<div id="t1s_108" class="t s5_108">— A single-precision, double-precision, and double extended-precision (respectively) </div>
<div id="t1t_108" class="t s5_108">floating-point operand in memory. These symbols designate floating-point values that are used as operands for </div>
<div id="t1u_108" class="t s5_108">x87 FPU floating-point instructions.</div>
<div id="t1v_108" class="t s3_108">•</div>
<div id="t1w_108" class="t s4_108">m16int, m32int, m64int </div>
<div id="t1x_108" class="t s5_108">— A word, doubleword, and quadword integer (respectively) operand in memory. </div>
<div id="t1y_108" class="t s5_108">These symbols designate integers that are used as operands for x87 FPU integer instructions.</div>
<div id="t1z_108" class="t s3_108">•</div>
<div id="t20_108" class="t s4_108">ST or ST(0) </div>
<div id="t21_108" class="t s5_108">— The top element of the FPU register stack.</div>
<div id="t22_108" class="t s3_108">•</div>
<div id="t23_108" class="t s4_108">ST(i) </div>
<div id="t24_108" class="t s5_108">— The i</div>
<div id="t25_108" class="t s6_108">th</div>
<div id="t26_108" class="t s5_108">element from the top of the FPU register stack (</div>
<div id="t27_108" class="t s7_108">i</div>
<div id="t28_108" class="t s8_108">←</div>
<div id="t29_108" class="t s5_108">0 through 7).</div>
<div id="t2a_108" class="t s3_108">•</div>
<div id="t2b_108" class="t s4_108">mm </div>
<div id="t2c_108" class="t s5_108">— An MMX register. The 64-bit MMX registers are: MM0 through MM7.</div>
<div id="t2d_108" class="t s3_108">•</div>
<div id="t2e_108" class="t s4_108">mm/m32 </div>
<div id="t2f_108" class="t s5_108">— The low order 32 bits of an MMX register or a 32-bit memory operand. The 64-bit MMX registers </div>
<div id="t2g_108" class="t s5_108">are: MM0 through MM7. The contents of memory are found at the address provided by the effective address </div>
<div id="t2h_108" class="t s5_108">computation.</div>
<div id="t2i_108" class="t s3_108">•</div>
<div id="t2j_108" class="t s4_108">mm/m64 </div>
<div id="t2k_108" class="t s5_108">— An MMX register or a 64-bit memory operand. The 64-bit MMX registers are: MM0 through MM7. </div>
<div id="t2l_108" class="t s5_108">The contents of memory are found at the address provided by the effective address computation.</div>
<div id="t2m_108" class="t s3_108">•</div>
<div id="t2n_108" class="t s4_108">xmm </div>
<div id="t2o_108" class="t s5_108">— An XMM register. The 128-bit XMM registers are: XMM0 through XMM7; XMM8 through XMM15 are </div>
<div id="t2p_108" class="t s5_108">available using REX.R in 64-bit mode.</div>
<div id="t2q_108" class="t s3_108">•</div>
<div id="t2r_108" class="t s4_108">xmm/m32</div>
<div id="t2s_108" class="t s5_108">— An XMM register or a 32-bit memory operand. The 128-bit XMM registers are XMM0 through </div>
<div id="t2t_108" class="t s5_108">XMM7; XMM8 through XMM15 are available using REX.R in 64-bit mode. The contents of memory are found at </div>
<div id="t2u_108" class="t s5_108">the address provided by the effective address computation.</div>

<!-- End text definitions -->


</div>
</body>
</html>
