$date
	Sat Oct 22 23:15:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#293034
b11 &
b11 %
1$
b11 !
1"
#293035
0"
#293038
b1010 &
b1010 %
#293042
b101 &
b101 %
#293046
b10000 &
b10000 %
#293050
b1000 &
b1000 %
#293054
b100 &
b100 %
#293058
b10 &
b10 %
#293062
b1 &
1#
b1 %
#293066
b0 &
b0 %
0#
0$
#1363260
b111 !
1"
#1363262
b111 &
b111 %
1$
#1363263
0"
#1363266
b10110 &
b10110 %
#1363270
b1011 &
b1011 %
#1363274
b100010 &
b100010 %
#1363278
b10001 &
b10001 %
#1363282
b110100 &
b110100 %
#1363286
b11010 &
b11010 %
#1363290
b1101 &
b1101 %
#1363294
b101000 &
b101000 %
#1363298
b10100 &
b10100 %
#1363302
b1010 &
b1010 %
#1363306
b101 &
b101 %
#1363310
b10000 &
b10000 %
#1363314
b1000 &
b1000 %
#1363318
b100 &
b100 %
#1363322
b10 &
b10 %
#1363326
b1 &
1#
b1 %
#1363330
b0 &
b0 %
0#
0$
#2307108
b1 !
1"
#2307110
b1 &
b1 %
1$
#2307111
0"
#2307114
1#
#2307118
b0 &
0#
b0 %
0$
#4500012
