Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -Oenable_linking_all_libraries -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s myproject -debug all 
Multi-threading is on. Using 70 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/sim/verilog/myproject_negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_negative_half_sum_square_ap_fixed_ap_fixed_16_6_5_3_0_config4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/sim/verilog/myproject_transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_transpose_ap_fixed_ap_fixed_16_6_5_3_0_config4_transpose_qk_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qk_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/sim/verilog/myproject_qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_qk_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/sim/verilog/myproject_add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_dense_qkv_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/sim/verilog/myproject_qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_qk_v_einsum_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/sim/verilog/myproject_mul_16s_16s_26_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_16s_26_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/sim/verilog/myproject_sparsemux_291_8_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_sparsemux_291_8_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/sim/verilog/myproject_add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_exp_table_ROMbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_exp_table_ROMbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/sim/verilog/myproject_sparsemux_183_7_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_sparsemux_183_7_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/sim/verilog/myproject_mac_muladd_16s_16s_26ns_26_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mac_muladd_16s_16s_26ns_26_1_0_DSP48_0
INFO: [VRFC 10-311] analyzing module myproject_mac_muladd_16s_16s_26ns_26_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/hlssynt-users/rflynn/hept_model/hls4ml_projects/hept_einsum/myproject_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.myproject_mul_16s_16s_26_1_0(NUM...
Compiling module xil_defaultlib.myproject_mac_muladd_16s_16s_26n...
Compiling module xil_defaultlib.myproject_mac_muladd_16s_16s_26n...
Compiling module xil_defaultlib.myproject_negative_half_sum_squa...
Compiling module xil_defaultlib.myproject_transpose_ap_fixed_ap_...
Compiling module xil_defaultlib.myproject_sparsemux_291_8_16_1_1...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_qk_einsum_ap_fixed_16_...
Compiling module xil_defaultlib.myproject_add_clamp_exp_ap_fixed...
Compiling module xil_defaultlib.myproject_add_clamp_exp_ap_fixed...
Compiling module xil_defaultlib.myproject_sparsemux_183_7_16_1_1...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_qk_v_einsum_ap_fixed_1...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject
