

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Wed Nov  5 19:03:02 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dft.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      216|      216|  2.160 us|  2.160 us|  217|  217|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                 Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_dft_Pipeline_VITIS_LOOP_18_1_fu_690  |dft_Pipeline_VITIS_LOOP_18_1  |      199|      199|  1.990 us|  1.990 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       64|  620|   53983|  88858|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    609|    -|
|Register         |        -|    -|    4051|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       64|  620|   58034|  89467|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       22|  281|      54|    168|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------------+---------+-----+-------+-------+-----+
    |                 Instance                |               Module               | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-----------------------------------------+------------------------------------+---------+-----+-------+-------+-----+
    |grp_dft_Pipeline_VITIS_LOOP_18_1_fu_690  |dft_Pipeline_VITIS_LOOP_18_1        |       64|  610|  53287|  87436|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U321      |fadd_32ns_32ns_32_5_full_dsp_1      |        0|    2|    205|    390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U320  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|    2|    205|    390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U322       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|    3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U323       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|    3|    143|    321|    0|
    +-----------------------------------------+------------------------------------+---------+-----+-------+-------+-----+
    |Total                                    |                                    |       64|  620|  53983|  88858|    0|
    +-----------------------------------------+------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  93|         19|    1|         19|
    |grp_fu_766_ce               |   9|          2|    1|          2|
    |grp_fu_766_opcode           |  20|          4|    2|          8|
    |grp_fu_766_p0               |  20|          4|   32|        128|
    |grp_fu_766_p1               |  20|          4|   32|        128|
    |grp_fu_770_ce               |   9|          2|    1|          2|
    |grp_fu_770_p0               |  20|          4|   32|        128|
    |grp_fu_770_p1               |  20|          4|   32|        128|
    |grp_fu_776_ce               |   9|          2|    1|          2|
    |grp_fu_776_p0               |  14|          3|   32|         96|
    |grp_fu_776_p1               |  14|          3|   32|         96|
    |grp_fu_781_ce               |   9|          2|    1|          2|
    |grp_fu_781_p0               |  14|          3|   32|         96|
    |grp_fu_781_p1               |  14|          3|   32|         96|
    |imag_sample_address0_local  |  81|         17|    5|         85|
    |imag_sample_address1_local  |  81|         17|    5|         85|
    |real_sample_address0_local  |  81|         17|    5|         85|
    |real_sample_address1_local  |  81|         17|    5|         85|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 609|        127|  283|       1271|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |  18|   0|   18|          0|
    |empty_100_reg_1857                                    |  32|   0|   32|          0|
    |empty_101_reg_1862                                    |  32|   0|   32|          0|
    |empty_102_reg_1867                                    |  32|   0|   32|          0|
    |empty_103_reg_1872                                    |  32|   0|   32|          0|
    |empty_104_reg_1877                                    |  32|   0|   32|          0|
    |empty_105_reg_1882                                    |  32|   0|   32|          0|
    |empty_106_reg_1887                                    |  32|   0|   32|          0|
    |empty_107_reg_1892                                    |  32|   0|   32|          0|
    |empty_108_reg_1897                                    |  32|   0|   32|          0|
    |empty_109_reg_1902                                    |  32|   0|   32|          0|
    |empty_110_reg_1907                                    |  32|   0|   32|          0|
    |empty_111_reg_1912                                    |  32|   0|   32|          0|
    |empty_112_reg_1917                                    |  32|   0|   32|          0|
    |empty_113_reg_1922                                    |  32|   0|   32|          0|
    |empty_114_reg_1927                                    |  32|   0|   32|          0|
    |empty_115_reg_1932                                    |  32|   0|   32|          0|
    |empty_116_reg_1937                                    |  32|   0|   32|          0|
    |empty_117_reg_1942                                    |  32|   0|   32|          0|
    |empty_118_reg_1947                                    |  32|   0|   32|          0|
    |empty_119_reg_1952                                    |  32|   0|   32|          0|
    |empty_120_reg_1957                                    |  32|   0|   32|          0|
    |empty_121_reg_1962                                    |  32|   0|   32|          0|
    |empty_122_reg_1967                                    |  32|   0|   32|          0|
    |empty_123_reg_1972                                    |  32|   0|   32|          0|
    |empty_124_reg_1977                                    |  32|   0|   32|          0|
    |empty_125_reg_1982                                    |  32|   0|   32|          0|
    |empty_126_reg_1987                                    |  32|   0|   32|          0|
    |empty_127_reg_1992                                    |  32|   0|   32|          0|
    |empty_128_reg_1997                                    |  32|   0|   32|          0|
    |empty_66_reg_1126                                     |  32|   0|   32|          0|
    |empty_67_reg_1692                                     |  32|   0|   32|          0|
    |empty_68_reg_1697                                     |  32|   0|   32|          0|
    |empty_69_reg_1702                                     |  32|   0|   32|          0|
    |empty_70_reg_1707                                     |  32|   0|   32|          0|
    |empty_71_reg_1712                                     |  32|   0|   32|          0|
    |empty_72_reg_1717                                     |  32|   0|   32|          0|
    |empty_73_reg_1722                                     |  32|   0|   32|          0|
    |empty_74_reg_1727                                     |  32|   0|   32|          0|
    |empty_75_reg_1732                                     |  32|   0|   32|          0|
    |empty_76_reg_1737                                     |  32|   0|   32|          0|
    |empty_77_reg_1742                                     |  32|   0|   32|          0|
    |empty_78_reg_1747                                     |  32|   0|   32|          0|
    |empty_79_reg_1752                                     |  32|   0|   32|          0|
    |empty_80_reg_1757                                     |  32|   0|   32|          0|
    |empty_81_reg_1762                                     |  32|   0|   32|          0|
    |empty_82_reg_1767                                     |  32|   0|   32|          0|
    |empty_83_reg_1772                                     |  32|   0|   32|          0|
    |empty_84_reg_1777                                     |  32|   0|   32|          0|
    |empty_85_reg_1782                                     |  32|   0|   32|          0|
    |empty_86_reg_1787                                     |  32|   0|   32|          0|
    |empty_87_reg_1792                                     |  32|   0|   32|          0|
    |empty_88_reg_1797                                     |  32|   0|   32|          0|
    |empty_89_reg_1802                                     |  32|   0|   32|          0|
    |empty_90_reg_1807                                     |  32|   0|   32|          0|
    |empty_91_reg_1812                                     |  32|   0|   32|          0|
    |empty_92_reg_1817                                     |  32|   0|   32|          0|
    |empty_93_reg_1822                                     |  32|   0|   32|          0|
    |empty_94_reg_1827                                     |  32|   0|   32|          0|
    |empty_95_reg_1832                                     |  32|   0|   32|          0|
    |empty_96_reg_1837                                     |  32|   0|   32|          0|
    |empty_97_reg_1842                                     |  32|   0|   32|          0|
    |empty_98_reg_1847                                     |  32|   0|   32|          0|
    |empty_99_reg_1852                                     |  32|   0|   32|          0|
    |empty_reg_1120                                        |  32|   0|   32|          0|
    |grp_dft_Pipeline_VITIS_LOOP_18_1_fu_690_ap_start_reg  |   1|   0|    1|          0|
    |imag_sample_load_10_reg_1297                          |  32|   0|   32|          0|
    |imag_sample_load_11_reg_1307                          |  32|   0|   32|          0|
    |imag_sample_load_12_reg_1337                          |  32|   0|   32|          0|
    |imag_sample_load_13_reg_1347                          |  32|   0|   32|          0|
    |imag_sample_load_14_reg_1377                          |  32|   0|   32|          0|
    |imag_sample_load_15_reg_1387                          |  32|   0|   32|          0|
    |imag_sample_load_16_reg_1417                          |  32|   0|   32|          0|
    |imag_sample_load_17_reg_1427                          |  32|   0|   32|          0|
    |imag_sample_load_18_reg_1457                          |  32|   0|   32|          0|
    |imag_sample_load_19_reg_1467                          |  32|   0|   32|          0|
    |imag_sample_load_1_reg_1095                           |  32|   0|   32|          0|
    |imag_sample_load_20_reg_1497                          |  32|   0|   32|          0|
    |imag_sample_load_21_reg_1507                          |  32|   0|   32|          0|
    |imag_sample_load_22_reg_1537                          |  32|   0|   32|          0|
    |imag_sample_load_23_reg_1547                          |  32|   0|   32|          0|
    |imag_sample_load_24_reg_1577                          |  32|   0|   32|          0|
    |imag_sample_load_25_reg_1587                          |  32|   0|   32|          0|
    |imag_sample_load_26_reg_1617                          |  32|   0|   32|          0|
    |imag_sample_load_27_reg_1627                          |  32|   0|   32|          0|
    |imag_sample_load_28_reg_1657                          |  32|   0|   32|          0|
    |imag_sample_load_29_reg_1667                          |  32|   0|   32|          0|
    |imag_sample_load_3_reg_1137                           |  32|   0|   32|          0|
    |imag_sample_load_4_reg_1167                           |  32|   0|   32|          0|
    |imag_sample_load_5_reg_1177                           |  32|   0|   32|          0|
    |imag_sample_load_6_reg_1207                           |  32|   0|   32|          0|
    |imag_sample_load_7_reg_1217                           |  32|   0|   32|          0|
    |imag_sample_load_8_reg_1257                           |  32|   0|   32|          0|
    |imag_sample_load_9_reg_1267                           |  32|   0|   32|          0|
    |mul1_reg_1247                                         |  32|   0|   32|          0|
    |mul_reg_1242                                          |  32|   0|   32|          0|
    |real_sample_load_10_reg_1292                          |  32|   0|   32|          0|
    |real_sample_load_11_reg_1302                          |  32|   0|   32|          0|
    |real_sample_load_12_reg_1332                          |  32|   0|   32|          0|
    |real_sample_load_13_reg_1342                          |  32|   0|   32|          0|
    |real_sample_load_14_reg_1372                          |  32|   0|   32|          0|
    |real_sample_load_15_reg_1382                          |  32|   0|   32|          0|
    |real_sample_load_16_reg_1412                          |  32|   0|   32|          0|
    |real_sample_load_17_reg_1422                          |  32|   0|   32|          0|
    |real_sample_load_18_reg_1452                          |  32|   0|   32|          0|
    |real_sample_load_19_reg_1462                          |  32|   0|   32|          0|
    |real_sample_load_1_reg_1090                           |  32|   0|   32|          0|
    |real_sample_load_20_reg_1492                          |  32|   0|   32|          0|
    |real_sample_load_21_reg_1502                          |  32|   0|   32|          0|
    |real_sample_load_22_reg_1532                          |  32|   0|   32|          0|
    |real_sample_load_23_reg_1542                          |  32|   0|   32|          0|
    |real_sample_load_24_reg_1572                          |  32|   0|   32|          0|
    |real_sample_load_25_reg_1582                          |  32|   0|   32|          0|
    |real_sample_load_26_reg_1612                          |  32|   0|   32|          0|
    |real_sample_load_27_reg_1622                          |  32|   0|   32|          0|
    |real_sample_load_28_reg_1652                          |  32|   0|   32|          0|
    |real_sample_load_29_reg_1662                          |  32|   0|   32|          0|
    |real_sample_load_3_reg_1132                           |  32|   0|   32|          0|
    |real_sample_load_4_reg_1162                           |  32|   0|   32|          0|
    |real_sample_load_5_reg_1172                           |  32|   0|   32|          0|
    |real_sample_load_6_reg_1202                           |  32|   0|   32|          0|
    |real_sample_load_7_reg_1212                           |  32|   0|   32|          0|
    |real_sample_load_8_reg_1252                           |  32|   0|   32|          0|
    |real_sample_load_9_reg_1262                           |  32|   0|   32|          0|
    |reg_786                                               |  32|   0|   32|          0|
    |reg_790                                               |  32|   0|   32|          0|
    |reg_794                                               |  32|   0|   32|          0|
    |reg_800                                               |  32|   0|   32|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 |4051|   0| 4051|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_sample_address0  |  out|    5|   ap_memory|   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|   real_sample|         array|
|real_sample_address1  |  out|    5|   ap_memory|   real_sample|         array|
|real_sample_ce1       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_q1        |   in|   32|   ap_memory|   real_sample|         array|
|imag_sample_address0  |  out|    5|   ap_memory|   imag_sample|         array|
|imag_sample_ce0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_q0        |   in|   32|   ap_memory|   imag_sample|         array|
|imag_sample_address1  |  out|    5|   ap_memory|   imag_sample|         array|
|imag_sample_ce1       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_q1        |   in|   32|   ap_memory|   imag_sample|         array|
|real_op_address0      |  out|    5|   ap_memory|       real_op|         array|
|real_op_ce0           |  out|    1|   ap_memory|       real_op|         array|
|real_op_we0           |  out|    1|   ap_memory|       real_op|         array|
|real_op_d0            |  out|   32|   ap_memory|       real_op|         array|
|imag_op_address0      |  out|    5|   ap_memory|       imag_op|         array|
|imag_op_ce0           |  out|    1|   ap_memory|       imag_op|         array|
|imag_op_we0           |  out|    1|   ap_memory|       imag_op|         array|
|imag_op_d0            |  out|   32|   ap_memory|       imag_op|         array|
+----------------------+-----+-----+------------+--------------+--------------+

