# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../adder/adder.srcs/sources_1/new/adder.v" \
"../../../../adder_sync.srcs/sources_1/new/lab5.v" \
"../../../../adder_sync.srcs/sources_1/new/register.v" \
"../../../../adder_sync.srcs/sources_1/new/top.v" \
"../../../../adder_sync.srcs/sources_1/new/unit_delay.v" \
"../../../../adder_sync.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
