{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1486588251405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1486588251410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 08 13:10:51 2017 " "Processing started: Wed Feb 08 13:10:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1486588251410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486588251410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fetch_unit -c fetch_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off fetch_unit -c fetch_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486588251410 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1486588251741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1486588251741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstROM " "Found entity 1: InstROM" {  } { { "InstROM.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/InstROM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486588263205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486588263205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.sv 1 1 " "Found 1 design units, including 1 entities, in source file if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "IF.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/IF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486588263210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486588263210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Found entity 1: fetch_unit" {  } { { "fetch_unit.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486588263212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486588263212 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fetch_unit " "Elaborating entity \"fetch_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1486588263243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF IF:if_module " "Elaborating entity \"IF\" for hierarchy \"IF:if_module\"" {  } { { "fetch_unit.sv" "if_module" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486588263266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstROM InstROM:iROM " "Elaborating entity \"InstROM\" for hierarchy \"InstROM:iROM\"" {  } { { "fetch_unit.sv" "iROM" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486588263284 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "instruction_memory InstROM.sv(10) " "Verilog HDL warning at InstROM.sv(10): object instruction_memory used but never assigned" {  } { { "InstROM.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/InstROM.sv" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1486588263298 "|fetch_unit|InstROM:iROM"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[0\] GND " "Pin \"instruction\[0\]\" is stuck at GND" {  } { { "fetch_unit.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1486588263814 "|fetch_unit|instruction[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[1\] GND " "Pin \"instruction\[1\]\" is stuck at GND" {  } { { "fetch_unit.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1486588263814 "|fetch_unit|instruction[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[2\] GND " "Pin \"instruction\[2\]\" is stuck at GND" {  } { { "fetch_unit.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1486588263814 "|fetch_unit|instruction[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[3\] GND " "Pin \"instruction\[3\]\" is stuck at GND" {  } { { "fetch_unit.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1486588263814 "|fetch_unit|instruction[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[4\] GND " "Pin \"instruction\[4\]\" is stuck at GND" {  } { { "fetch_unit.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1486588263814 "|fetch_unit|instruction[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[5\] GND " "Pin \"instruction\[5\]\" is stuck at GND" {  } { { "fetch_unit.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1486588263814 "|fetch_unit|instruction[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[6\] GND " "Pin \"instruction\[6\]\" is stuck at GND" {  } { { "fetch_unit.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1486588263814 "|fetch_unit|instruction[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[7\] GND " "Pin \"instruction\[7\]\" is stuck at GND" {  } { { "fetch_unit.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1486588263814 "|fetch_unit|instruction[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[8\] GND " "Pin \"instruction\[8\]\" is stuck at GND" {  } { { "fetch_unit.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1486588263814 "|fetch_unit|instruction[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1486588263814 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1486588264051 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486588264051 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "fetch_unit.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1486588264123 "|fetch_unit|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "fetch_unit.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1486588264123 "|fetch_unit|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Halt " "No output dependent on input pin \"Halt\"" {  } { { "fetch_unit.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1486588264123 "|fetch_unit|Halt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Branch " "No output dependent on input pin \"Branch\"" {  } { { "fetch_unit.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1486588264123 "|fetch_unit|Branch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Target\[0\] " "No output dependent on input pin \"Target\[0\]\"" {  } { { "fetch_unit.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1486588264123 "|fetch_unit|Target[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Target\[1\] " "No output dependent on input pin \"Target\[1\]\"" {  } { { "fetch_unit.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1486588264123 "|fetch_unit|Target[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Target\[2\] " "No output dependent on input pin \"Target\[2\]\"" {  } { { "fetch_unit.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1486588264123 "|fetch_unit|Target[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Target\[3\] " "No output dependent on input pin \"Target\[3\]\"" {  } { { "fetch_unit.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1486588264123 "|fetch_unit|Target[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Target\[4\] " "No output dependent on input pin \"Target\[4\]\"" {  } { { "fetch_unit.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1486588264123 "|fetch_unit|Target[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Target\[5\] " "No output dependent on input pin \"Target\[5\]\"" {  } { { "fetch_unit.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1486588264123 "|fetch_unit|Target[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Target\[6\] " "No output dependent on input pin \"Target\[6\]\"" {  } { { "fetch_unit.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1486588264123 "|fetch_unit|Target[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Target\[7\] " "No output dependent on input pin \"Target\[7\]\"" {  } { { "fetch_unit.sv" "" { Text "D:/Bash/CSE-141L/Lab 2/Fetch Unit/fetch_unit.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1486588264123 "|fetch_unit|Target[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1486588264123 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1486588264124 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1486588264124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1486588264124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "625 " "Peak virtual memory: 625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1486588264158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 08 13:11:04 2017 " "Processing ended: Wed Feb 08 13:11:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1486588264158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1486588264158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1486588264158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1486588264158 ""}
