
led_can_tx_int.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000025dc  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08002698  08002698  00012698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080026e8  080026e8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080026e8  080026e8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080026e8  080026e8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080026e8  080026e8  000126e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080026ec  080026ec  000126ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080026f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  2000000c  080026fc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000bc  080026fc  000200bc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007751  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001627  00000000  00000000  00027785  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007e8  00000000  00000000  00028db0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000730  00000000  00000000  00029598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a504  00000000  00000000  00029cc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000081db  00000000  00000000  000441cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000abc72  00000000  00000000  0004c3a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f8019  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ae0  00000000  00000000  000f806c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08002680 	.word	0x08002680

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08002680 	.word	0x08002680

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000220:	f000 fa44 	bl	80006ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000224:	f000 f85a 	bl	80002dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000228:	f000 f8fe 	bl	8000428 <MX_GPIO_Init>
  MX_FDCAN2_Init();
 800022c:	f000 f8b4 	bl	8000398 <MX_FDCAN2_Init>
  /* USER CODE BEGIN 2 */
  if(HAL_FDCAN_Start(&hfdcan2) != HAL_OK)
 8000230:	4b26      	ldr	r3, [pc, #152]	; (80002cc <main+0xb0>)
 8000232:	0018      	movs	r0, r3
 8000234:	f000 fd28 	bl	8000c88 <HAL_FDCAN_Start>
 8000238:	1e03      	subs	r3, r0, #0
 800023a:	d001      	beq.n	8000240 <main+0x24>
  {
	  Error_Handler();
 800023c:	f000 f93a 	bl	80004b4 <Error_Handler>
  }
  HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_TX_FIFO_EMPTY, 0);
 8000240:	2380      	movs	r3, #128	; 0x80
 8000242:	0099      	lsls	r1, r3, #2
 8000244:	4b21      	ldr	r3, [pc, #132]	; (80002cc <main+0xb0>)
 8000246:	2200      	movs	r2, #0
 8000248:	0018      	movs	r0, r3
 800024a:	f000 fd88 	bl	8000d5e <HAL_FDCAN_ActivateNotification>

  TxHeader.Identifier = 0x222;
 800024e:	4b20      	ldr	r3, [pc, #128]	; (80002d0 <main+0xb4>)
 8000250:	4a20      	ldr	r2, [pc, #128]	; (80002d4 <main+0xb8>)
 8000252:	601a      	str	r2, [r3, #0]
  TxHeader.IdType = FDCAN_STANDARD_ID;
 8000254:	4b1e      	ldr	r3, [pc, #120]	; (80002d0 <main+0xb4>)
 8000256:	2200      	movs	r2, #0
 8000258:	605a      	str	r2, [r3, #4]
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 800025a:	4b1d      	ldr	r3, [pc, #116]	; (80002d0 <main+0xb4>)
 800025c:	2200      	movs	r2, #0
 800025e:	609a      	str	r2, [r3, #8]
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8000260:	4b1b      	ldr	r3, [pc, #108]	; (80002d0 <main+0xb4>)
 8000262:	2208      	movs	r2, #8
 8000264:	60da      	str	r2, [r3, #12]
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000266:	4b1a      	ldr	r3, [pc, #104]	; (80002d0 <main+0xb4>)
 8000268:	2200      	movs	r2, #0
 800026a:	611a      	str	r2, [r3, #16]
  TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 800026c:	4b18      	ldr	r3, [pc, #96]	; (80002d0 <main+0xb4>)
 800026e:	2200      	movs	r2, #0
 8000270:	615a      	str	r2, [r3, #20]
  TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8000272:	4b17      	ldr	r3, [pc, #92]	; (80002d0 <main+0xb4>)
 8000274:	2200      	movs	r2, #0
 8000276:	619a      	str	r2, [r3, #24]
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000278:	4b15      	ldr	r3, [pc, #84]	; (80002d0 <main+0xb4>)
 800027a:	2200      	movs	r2, #0
 800027c:	61da      	str	r2, [r3, #28]
  TxHeader.MessageMarker = 0;
 800027e:	4b14      	ldr	r3, [pc, #80]	; (80002d0 <main+0xb4>)
 8000280:	2200      	movs	r2, #0
 8000282:	621a      	str	r2, [r3, #32]

  Txdata[0]=0x11;
 8000284:	4b14      	ldr	r3, [pc, #80]	; (80002d8 <main+0xbc>)
 8000286:	2211      	movs	r2, #17
 8000288:	701a      	strb	r2, [r3, #0]
  Txdata[1]=0x22;
 800028a:	4b13      	ldr	r3, [pc, #76]	; (80002d8 <main+0xbc>)
 800028c:	2222      	movs	r2, #34	; 0x22
 800028e:	705a      	strb	r2, [r3, #1]
  Txdata[2]=0x33;
 8000290:	4b11      	ldr	r3, [pc, #68]	; (80002d8 <main+0xbc>)
 8000292:	2233      	movs	r2, #51	; 0x33
 8000294:	709a      	strb	r2, [r3, #2]
  Txdata[3]=0x44;
 8000296:	4b10      	ldr	r3, [pc, #64]	; (80002d8 <main+0xbc>)
 8000298:	2244      	movs	r2, #68	; 0x44
 800029a:	70da      	strb	r2, [r3, #3]
  Txdata[4]=0x55;
 800029c:	4b0e      	ldr	r3, [pc, #56]	; (80002d8 <main+0xbc>)
 800029e:	2255      	movs	r2, #85	; 0x55
 80002a0:	711a      	strb	r2, [r3, #4]
  Txdata[5]=0x66;
 80002a2:	4b0d      	ldr	r3, [pc, #52]	; (80002d8 <main+0xbc>)
 80002a4:	2266      	movs	r2, #102	; 0x66
 80002a6:	715a      	strb	r2, [r3, #5]
  Txdata[6]=0x77;
 80002a8:	4b0b      	ldr	r3, [pc, #44]	; (80002d8 <main+0xbc>)
 80002aa:	2277      	movs	r2, #119	; 0x77
 80002ac:	719a      	strb	r2, [r3, #6]
  Txdata[7]=0x88;
 80002ae:	4b0a      	ldr	r3, [pc, #40]	; (80002d8 <main+0xbc>)
 80002b0:	2288      	movs	r2, #136	; 0x88
 80002b2:	71da      	strb	r2, [r3, #7]
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

	  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader, Txdata);
 80002b4:	4a08      	ldr	r2, [pc, #32]	; (80002d8 <main+0xbc>)
 80002b6:	4906      	ldr	r1, [pc, #24]	; (80002d0 <main+0xb4>)
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <main+0xb0>)
 80002ba:	0018      	movs	r0, r3
 80002bc:	f000 fd0a 	bl	8000cd4 <HAL_FDCAN_AddMessageToTxFifoQ>
	  HAL_Delay(1000);
 80002c0:	23fa      	movs	r3, #250	; 0xfa
 80002c2:	009b      	lsls	r3, r3, #2
 80002c4:	0018      	movs	r0, r3
 80002c6:	f000 fa77 	bl	80007b8 <HAL_Delay>
	  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader, Txdata);
 80002ca:	e7f3      	b.n	80002b4 <main+0x98>
 80002cc:	20000028 	.word	0x20000028
 80002d0:	2000008c 	.word	0x2000008c
 80002d4:	00000222 	.word	0x00000222
 80002d8:	200000b0 	.word	0x200000b0

080002dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002dc:	b590      	push	{r4, r7, lr}
 80002de:	b095      	sub	sp, #84	; 0x54
 80002e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002e2:	2414      	movs	r4, #20
 80002e4:	193b      	adds	r3, r7, r4
 80002e6:	0018      	movs	r0, r3
 80002e8:	233c      	movs	r3, #60	; 0x3c
 80002ea:	001a      	movs	r2, r3
 80002ec:	2100      	movs	r1, #0
 80002ee:	f002 f9bf 	bl	8002670 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002f2:	1d3b      	adds	r3, r7, #4
 80002f4:	0018      	movs	r0, r3
 80002f6:	2310      	movs	r3, #16
 80002f8:	001a      	movs	r2, r3
 80002fa:	2100      	movs	r1, #0
 80002fc:	f002 f9b8 	bl	8002670 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000300:	2380      	movs	r3, #128	; 0x80
 8000302:	009b      	lsls	r3, r3, #2
 8000304:	0018      	movs	r0, r3
 8000306:	f001 fa29 	bl	800175c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800030a:	193b      	adds	r3, r7, r4
 800030c:	2202      	movs	r2, #2
 800030e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000310:	193b      	adds	r3, r7, r4
 8000312:	2280      	movs	r2, #128	; 0x80
 8000314:	0052      	lsls	r2, r2, #1
 8000316:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000318:	0021      	movs	r1, r4
 800031a:	187b      	adds	r3, r7, r1
 800031c:	2200      	movs	r2, #0
 800031e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000320:	187b      	adds	r3, r7, r1
 8000322:	2240      	movs	r2, #64	; 0x40
 8000324:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000326:	187b      	adds	r3, r7, r1
 8000328:	2202      	movs	r2, #2
 800032a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800032c:	187b      	adds	r3, r7, r1
 800032e:	2202      	movs	r2, #2
 8000330:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000332:	187b      	adds	r3, r7, r1
 8000334:	2200      	movs	r2, #0
 8000336:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000338:	187b      	adds	r3, r7, r1
 800033a:	220c      	movs	r2, #12
 800033c:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800033e:	187b      	adds	r3, r7, r1
 8000340:	2280      	movs	r2, #128	; 0x80
 8000342:	0292      	lsls	r2, r2, #10
 8000344:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000346:	187b      	adds	r3, r7, r1
 8000348:	2280      	movs	r2, #128	; 0x80
 800034a:	0492      	lsls	r2, r2, #18
 800034c:	635a      	str	r2, [r3, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 800034e:	187b      	adds	r3, r7, r1
 8000350:	22c0      	movs	r2, #192	; 0xc0
 8000352:	05d2      	lsls	r2, r2, #23
 8000354:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000356:	187b      	adds	r3, r7, r1
 8000358:	0018      	movs	r0, r3
 800035a:	f001 fa3f 	bl	80017dc <HAL_RCC_OscConfig>
 800035e:	1e03      	subs	r3, r0, #0
 8000360:	d001      	beq.n	8000366 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000362:	f000 f8a7 	bl	80004b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000366:	1d3b      	adds	r3, r7, #4
 8000368:	2207      	movs	r2, #7
 800036a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800036c:	1d3b      	adds	r3, r7, #4
 800036e:	2202      	movs	r2, #2
 8000370:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000372:	1d3b      	adds	r3, r7, #4
 8000374:	2200      	movs	r2, #0
 8000376:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000378:	1d3b      	adds	r3, r7, #4
 800037a:	2200      	movs	r2, #0
 800037c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800037e:	1d3b      	adds	r3, r7, #4
 8000380:	2101      	movs	r1, #1
 8000382:	0018      	movs	r0, r3
 8000384:	f001 fd8a 	bl	8001e9c <HAL_RCC_ClockConfig>
 8000388:	1e03      	subs	r3, r0, #0
 800038a:	d001      	beq.n	8000390 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800038c:	f000 f892 	bl	80004b4 <Error_Handler>
  }
}
 8000390:	46c0      	nop			; (mov r8, r8)
 8000392:	46bd      	mov	sp, r7
 8000394:	b015      	add	sp, #84	; 0x54
 8000396:	bd90      	pop	{r4, r7, pc}

08000398 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 800039c:	4b20      	ldr	r3, [pc, #128]	; (8000420 <MX_FDCAN2_Init+0x88>)
 800039e:	4a21      	ldr	r2, [pc, #132]	; (8000424 <MX_FDCAN2_Init+0x8c>)
 80003a0:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80003a2:	4b1f      	ldr	r3, [pc, #124]	; (8000420 <MX_FDCAN2_Init+0x88>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80003a8:	4b1d      	ldr	r3, [pc, #116]	; (8000420 <MX_FDCAN2_Init+0x88>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80003ae:	4b1c      	ldr	r3, [pc, #112]	; (8000420 <MX_FDCAN2_Init+0x88>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 80003b4:	4b1a      	ldr	r3, [pc, #104]	; (8000420 <MX_FDCAN2_Init+0x88>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 80003ba:	4b19      	ldr	r3, [pc, #100]	; (8000420 <MX_FDCAN2_Init+0x88>)
 80003bc:	2200      	movs	r2, #0
 80003be:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 80003c0:	4b17      	ldr	r3, [pc, #92]	; (8000420 <MX_FDCAN2_Init+0x88>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 6;
 80003c6:	4b16      	ldr	r3, [pc, #88]	; (8000420 <MX_FDCAN2_Init+0x88>)
 80003c8:	2206      	movs	r2, #6
 80003ca:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 80003cc:	4b14      	ldr	r3, [pc, #80]	; (8000420 <MX_FDCAN2_Init+0x88>)
 80003ce:	2201      	movs	r2, #1
 80003d0:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 13;
 80003d2:	4b13      	ldr	r3, [pc, #76]	; (8000420 <MX_FDCAN2_Init+0x88>)
 80003d4:	220d      	movs	r2, #13
 80003d6:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 80003d8:	4b11      	ldr	r3, [pc, #68]	; (8000420 <MX_FDCAN2_Init+0x88>)
 80003da:	2202      	movs	r2, #2
 80003dc:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 6;
 80003de:	4b10      	ldr	r3, [pc, #64]	; (8000420 <MX_FDCAN2_Init+0x88>)
 80003e0:	2206      	movs	r2, #6
 80003e2:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 80003e4:	4b0e      	ldr	r3, [pc, #56]	; (8000420 <MX_FDCAN2_Init+0x88>)
 80003e6:	2201      	movs	r2, #1
 80003e8:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 80003ea:	4b0d      	ldr	r3, [pc, #52]	; (8000420 <MX_FDCAN2_Init+0x88>)
 80003ec:	220d      	movs	r2, #13
 80003ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 2;
 80003f0:	4b0b      	ldr	r3, [pc, #44]	; (8000420 <MX_FDCAN2_Init+0x88>)
 80003f2:	2202      	movs	r2, #2
 80003f4:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.StdFiltersNbr = 28;
 80003f6:	4b0a      	ldr	r3, [pc, #40]	; (8000420 <MX_FDCAN2_Init+0x88>)
 80003f8:	221c      	movs	r2, #28
 80003fa:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.ExtFiltersNbr = 8;
 80003fc:	4b08      	ldr	r3, [pc, #32]	; (8000420 <MX_FDCAN2_Init+0x88>)
 80003fe:	2208      	movs	r2, #8
 8000400:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000402:	4b07      	ldr	r3, [pc, #28]	; (8000420 <MX_FDCAN2_Init+0x88>)
 8000404:	2200      	movs	r2, #0
 8000406:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000408:	4b05      	ldr	r3, [pc, #20]	; (8000420 <MX_FDCAN2_Init+0x88>)
 800040a:	0018      	movs	r0, r3
 800040c:	f000 fad6 	bl	80009bc <HAL_FDCAN_Init>
 8000410:	1e03      	subs	r3, r0, #0
 8000412:	d001      	beq.n	8000418 <MX_FDCAN2_Init+0x80>
  {
    Error_Handler();
 8000414:	f000 f84e 	bl	80004b4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8000418:	46c0      	nop			; (mov r8, r8)
 800041a:	46bd      	mov	sp, r7
 800041c:	bd80      	pop	{r7, pc}
 800041e:	46c0      	nop			; (mov r8, r8)
 8000420:	20000028 	.word	0x20000028
 8000424:	40006800 	.word	0x40006800

08000428 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b086      	sub	sp, #24
 800042c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800042e:	1d3b      	adds	r3, r7, #4
 8000430:	0018      	movs	r0, r3
 8000432:	2314      	movs	r3, #20
 8000434:	001a      	movs	r2, r3
 8000436:	2100      	movs	r1, #0
 8000438:	f002 f91a 	bl	8002670 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800043c:	4b13      	ldr	r3, [pc, #76]	; (800048c <MX_GPIO_Init+0x64>)
 800043e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000440:	4b12      	ldr	r3, [pc, #72]	; (800048c <MX_GPIO_Init+0x64>)
 8000442:	2102      	movs	r1, #2
 8000444:	430a      	orrs	r2, r1
 8000446:	635a      	str	r2, [r3, #52]	; 0x34
 8000448:	4b10      	ldr	r3, [pc, #64]	; (800048c <MX_GPIO_Init+0x64>)
 800044a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800044c:	2202      	movs	r2, #2
 800044e:	4013      	ands	r3, r2
 8000450:	603b      	str	r3, [r7, #0]
 8000452:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000454:	4b0e      	ldr	r3, [pc, #56]	; (8000490 <MX_GPIO_Init+0x68>)
 8000456:	2200      	movs	r2, #0
 8000458:	2180      	movs	r1, #128	; 0x80
 800045a:	0018      	movs	r0, r3
 800045c:	f001 f946 	bl	80016ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000460:	1d3b      	adds	r3, r7, #4
 8000462:	2280      	movs	r2, #128	; 0x80
 8000464:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000466:	1d3b      	adds	r3, r7, #4
 8000468:	2201      	movs	r2, #1
 800046a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800046c:	1d3b      	adds	r3, r7, #4
 800046e:	2200      	movs	r2, #0
 8000470:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000472:	1d3b      	adds	r3, r7, #4
 8000474:	2200      	movs	r2, #0
 8000476:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000478:	1d3b      	adds	r3, r7, #4
 800047a:	4a05      	ldr	r2, [pc, #20]	; (8000490 <MX_GPIO_Init+0x68>)
 800047c:	0019      	movs	r1, r3
 800047e:	0010      	movs	r0, r2
 8000480:	f000 ffc8 	bl	8001414 <HAL_GPIO_Init>

}
 8000484:	46c0      	nop			; (mov r8, r8)
 8000486:	46bd      	mov	sp, r7
 8000488:	b006      	add	sp, #24
 800048a:	bd80      	pop	{r7, pc}
 800048c:	40021000 	.word	0x40021000
 8000490:	50000400 	.word	0x50000400

08000494 <HAL_FDCAN_TxFifoEmptyCallback>:
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
}
*/

void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b082      	sub	sp, #8
 8000498:	af00      	add	r7, sp, #0
 800049a:	6078      	str	r0, [r7, #4]
  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 800049c:	4b04      	ldr	r3, [pc, #16]	; (80004b0 <HAL_FDCAN_TxFifoEmptyCallback+0x1c>)
 800049e:	2180      	movs	r1, #128	; 0x80
 80004a0:	0018      	movs	r0, r3
 80004a2:	f001 f940 	bl	8001726 <HAL_GPIO_TogglePin>
}
 80004a6:	46c0      	nop			; (mov r8, r8)
 80004a8:	46bd      	mov	sp, r7
 80004aa:	b002      	add	sp, #8
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	46c0      	nop			; (mov r8, r8)
 80004b0:	50000400 	.word	0x50000400

080004b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004b8:	b672      	cpsid	i
}
 80004ba:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004bc:	e7fe      	b.n	80004bc <Error_Handler+0x8>
	...

080004c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b082      	sub	sp, #8
 80004c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004c6:	4b0f      	ldr	r3, [pc, #60]	; (8000504 <HAL_MspInit+0x44>)
 80004c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80004ca:	4b0e      	ldr	r3, [pc, #56]	; (8000504 <HAL_MspInit+0x44>)
 80004cc:	2101      	movs	r1, #1
 80004ce:	430a      	orrs	r2, r1
 80004d0:	641a      	str	r2, [r3, #64]	; 0x40
 80004d2:	4b0c      	ldr	r3, [pc, #48]	; (8000504 <HAL_MspInit+0x44>)
 80004d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80004d6:	2201      	movs	r2, #1
 80004d8:	4013      	ands	r3, r2
 80004da:	607b      	str	r3, [r7, #4]
 80004dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004de:	4b09      	ldr	r3, [pc, #36]	; (8000504 <HAL_MspInit+0x44>)
 80004e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80004e2:	4b08      	ldr	r3, [pc, #32]	; (8000504 <HAL_MspInit+0x44>)
 80004e4:	2180      	movs	r1, #128	; 0x80
 80004e6:	0549      	lsls	r1, r1, #21
 80004e8:	430a      	orrs	r2, r1
 80004ea:	63da      	str	r2, [r3, #60]	; 0x3c
 80004ec:	4b05      	ldr	r3, [pc, #20]	; (8000504 <HAL_MspInit+0x44>)
 80004ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80004f0:	2380      	movs	r3, #128	; 0x80
 80004f2:	055b      	lsls	r3, r3, #21
 80004f4:	4013      	ands	r3, r2
 80004f6:	603b      	str	r3, [r7, #0]
 80004f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004fa:	46c0      	nop			; (mov r8, r8)
 80004fc:	46bd      	mov	sp, r7
 80004fe:	b002      	add	sp, #8
 8000500:	bd80      	pop	{r7, pc}
 8000502:	46c0      	nop			; (mov r8, r8)
 8000504:	40021000 	.word	0x40021000

08000508 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000508:	b590      	push	{r4, r7, lr}
 800050a:	b09d      	sub	sp, #116	; 0x74
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000510:	235c      	movs	r3, #92	; 0x5c
 8000512:	18fb      	adds	r3, r7, r3
 8000514:	0018      	movs	r0, r3
 8000516:	2314      	movs	r3, #20
 8000518:	001a      	movs	r2, r3
 800051a:	2100      	movs	r1, #0
 800051c:	f002 f8a8 	bl	8002670 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000520:	2410      	movs	r4, #16
 8000522:	193b      	adds	r3, r7, r4
 8000524:	0018      	movs	r0, r3
 8000526:	234c      	movs	r3, #76	; 0x4c
 8000528:	001a      	movs	r2, r3
 800052a:	2100      	movs	r1, #0
 800052c:	f002 f8a0 	bl	8002670 <memset>
  if(hfdcan->Instance==FDCAN2)
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	4a2a      	ldr	r2, [pc, #168]	; (80005e0 <HAL_FDCAN_MspInit+0xd8>)
 8000536:	4293      	cmp	r3, r2
 8000538:	d14e      	bne.n	80005d8 <HAL_FDCAN_MspInit+0xd0>

  /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800053a:	193b      	adds	r3, r7, r4
 800053c:	2280      	movs	r2, #128	; 0x80
 800053e:	0492      	lsls	r2, r2, #18
 8000540:	601a      	str	r2, [r3, #0]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8000542:	193b      	adds	r3, r7, r4
 8000544:	2200      	movs	r2, #0
 8000546:	649a      	str	r2, [r3, #72]	; 0x48

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000548:	193b      	adds	r3, r7, r4
 800054a:	0018      	movs	r0, r3
 800054c:	f001 fe30 	bl	80021b0 <HAL_RCCEx_PeriphCLKConfig>
 8000550:	1e03      	subs	r3, r0, #0
 8000552:	d001      	beq.n	8000558 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8000554:	f7ff ffae 	bl	80004b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000558:	4b22      	ldr	r3, [pc, #136]	; (80005e4 <HAL_FDCAN_MspInit+0xdc>)
 800055a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800055c:	4b21      	ldr	r3, [pc, #132]	; (80005e4 <HAL_FDCAN_MspInit+0xdc>)
 800055e:	2180      	movs	r1, #128	; 0x80
 8000560:	0149      	lsls	r1, r1, #5
 8000562:	430a      	orrs	r2, r1
 8000564:	63da      	str	r2, [r3, #60]	; 0x3c
 8000566:	4b1f      	ldr	r3, [pc, #124]	; (80005e4 <HAL_FDCAN_MspInit+0xdc>)
 8000568:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800056a:	2380      	movs	r3, #128	; 0x80
 800056c:	015b      	lsls	r3, r3, #5
 800056e:	4013      	ands	r3, r2
 8000570:	60fb      	str	r3, [r7, #12]
 8000572:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000574:	4b1b      	ldr	r3, [pc, #108]	; (80005e4 <HAL_FDCAN_MspInit+0xdc>)
 8000576:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000578:	4b1a      	ldr	r3, [pc, #104]	; (80005e4 <HAL_FDCAN_MspInit+0xdc>)
 800057a:	2102      	movs	r1, #2
 800057c:	430a      	orrs	r2, r1
 800057e:	635a      	str	r2, [r3, #52]	; 0x34
 8000580:	4b18      	ldr	r3, [pc, #96]	; (80005e4 <HAL_FDCAN_MspInit+0xdc>)
 8000582:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000584:	2202      	movs	r2, #2
 8000586:	4013      	ands	r3, r2
 8000588:	60bb      	str	r3, [r7, #8]
 800058a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN2 GPIO Configuration
    PB0     ------> FDCAN2_RX
    PB1     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800058c:	215c      	movs	r1, #92	; 0x5c
 800058e:	187b      	adds	r3, r7, r1
 8000590:	2203      	movs	r2, #3
 8000592:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000594:	187b      	adds	r3, r7, r1
 8000596:	2202      	movs	r2, #2
 8000598:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800059a:	187b      	adds	r3, r7, r1
 800059c:	2200      	movs	r2, #0
 800059e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005a0:	187b      	adds	r3, r7, r1
 80005a2:	2200      	movs	r2, #0
 80005a4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN2;
 80005a6:	187b      	adds	r3, r7, r1
 80005a8:	2203      	movs	r2, #3
 80005aa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005ac:	187b      	adds	r3, r7, r1
 80005ae:	4a0e      	ldr	r2, [pc, #56]	; (80005e8 <HAL_FDCAN_MspInit+0xe0>)
 80005b0:	0019      	movs	r1, r3
 80005b2:	0010      	movs	r0, r2
 80005b4:	f000 ff2e 	bl	8001414 <HAL_GPIO_Init>

    /* FDCAN2 interrupt Init */
    HAL_NVIC_SetPriority(TIM16_FDCAN_IT0_IRQn, 0, 0);
 80005b8:	2200      	movs	r2, #0
 80005ba:	2100      	movs	r1, #0
 80005bc:	2015      	movs	r0, #21
 80005be:	f000 f9cb 	bl	8000958 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_FDCAN_IT0_IRQn);
 80005c2:	2015      	movs	r0, #21
 80005c4:	f000 f9dd 	bl	8000982 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM17_FDCAN_IT1_IRQn, 0, 0);
 80005c8:	2200      	movs	r2, #0
 80005ca:	2100      	movs	r1, #0
 80005cc:	2016      	movs	r0, #22
 80005ce:	f000 f9c3 	bl	8000958 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_FDCAN_IT1_IRQn);
 80005d2:	2016      	movs	r0, #22
 80005d4:	f000 f9d5 	bl	8000982 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 80005d8:	46c0      	nop			; (mov r8, r8)
 80005da:	46bd      	mov	sp, r7
 80005dc:	b01d      	add	sp, #116	; 0x74
 80005de:	bd90      	pop	{r4, r7, pc}
 80005e0:	40006800 	.word	0x40006800
 80005e4:	40021000 	.word	0x40021000
 80005e8:	50000400 	.word	0x50000400

080005ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005f0:	e7fe      	b.n	80005f0 <NMI_Handler+0x4>

080005f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005f2:	b580      	push	{r7, lr}
 80005f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005f6:	e7fe      	b.n	80005f6 <HardFault_Handler+0x4>

080005f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80005fc:	46c0      	nop			; (mov r8, r8)
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}

08000602 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000602:	b580      	push	{r7, lr}
 8000604:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000606:	46c0      	nop			; (mov r8, r8)
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}

0800060c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000610:	f000 f8b6 	bl	8000780 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000614:	46c0      	nop			; (mov r8, r8)
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
	...

0800061c <TIM16_FDCAN_IT0_IRQHandler>:

/**
  * @brief This function handles TIM16, FDCAN1_IT0 and FDCAN2_IT0 Interrupt.
  */
void TIM16_FDCAN_IT0_IRQHandler(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_FDCAN_IT0_IRQn 0 */

  /* USER CODE END TIM16_FDCAN_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8000620:	4b03      	ldr	r3, [pc, #12]	; (8000630 <TIM16_FDCAN_IT0_IRQHandler+0x14>)
 8000622:	0018      	movs	r0, r3
 8000624:	f000 fc71 	bl	8000f0a <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN TIM16_FDCAN_IT0_IRQn 1 */

  /* USER CODE END TIM16_FDCAN_IT0_IRQn 1 */
}
 8000628:	46c0      	nop			; (mov r8, r8)
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	20000028 	.word	0x20000028

08000634 <TIM17_FDCAN_IT1_IRQHandler>:

/**
  * @brief This function handles TIM17, FDCAN1_IT1 and FDCAN2_IT1 Interrupt.
  */
void TIM17_FDCAN_IT1_IRQHandler(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_FDCAN_IT1_IRQn 0 */

  /* USER CODE END TIM17_FDCAN_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8000638:	4b03      	ldr	r3, [pc, #12]	; (8000648 <TIM17_FDCAN_IT1_IRQHandler+0x14>)
 800063a:	0018      	movs	r0, r3
 800063c:	f000 fc65 	bl	8000f0a <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN TIM17_FDCAN_IT1_IRQn 1 */

  /* USER CODE END TIM17_FDCAN_IT1_IRQn 1 */
}
 8000640:	46c0      	nop			; (mov r8, r8)
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	46c0      	nop			; (mov r8, r8)
 8000648:	20000028 	.word	0x20000028

0800064c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000650:	46c0      	nop			; (mov r8, r8)
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
	...

08000658 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000658:	480d      	ldr	r0, [pc, #52]	; (8000690 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800065a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800065c:	f7ff fff6 	bl	800064c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000660:	480c      	ldr	r0, [pc, #48]	; (8000694 <LoopForever+0x6>)
  ldr r1, =_edata
 8000662:	490d      	ldr	r1, [pc, #52]	; (8000698 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000664:	4a0d      	ldr	r2, [pc, #52]	; (800069c <LoopForever+0xe>)
  movs r3, #0
 8000666:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000668:	e002      	b.n	8000670 <LoopCopyDataInit>

0800066a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800066a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800066c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800066e:	3304      	adds	r3, #4

08000670 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000670:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000672:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000674:	d3f9      	bcc.n	800066a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000676:	4a0a      	ldr	r2, [pc, #40]	; (80006a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000678:	4c0a      	ldr	r4, [pc, #40]	; (80006a4 <LoopForever+0x16>)
  movs r3, #0
 800067a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800067c:	e001      	b.n	8000682 <LoopFillZerobss>

0800067e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800067e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000680:	3204      	adds	r2, #4

08000682 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000682:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000684:	d3fb      	bcc.n	800067e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000686:	f001 ffcf 	bl	8002628 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800068a:	f7ff fdc7 	bl	800021c <main>

0800068e <LoopForever>:

LoopForever:
  b LoopForever
 800068e:	e7fe      	b.n	800068e <LoopForever>
  ldr   r0, =_estack
 8000690:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8000694:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000698:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800069c:	080026f0 	.word	0x080026f0
  ldr r2, =_sbss
 80006a0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80006a4:	200000bc 	.word	0x200000bc

080006a8 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006a8:	e7fe      	b.n	80006a8 <ADC1_COMP_IRQHandler>
	...

080006ac <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80006b2:	1dfb      	adds	r3, r7, #7
 80006b4:	2200      	movs	r2, #0
 80006b6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006b8:	4b0b      	ldr	r3, [pc, #44]	; (80006e8 <HAL_Init+0x3c>)
 80006ba:	681a      	ldr	r2, [r3, #0]
 80006bc:	4b0a      	ldr	r3, [pc, #40]	; (80006e8 <HAL_Init+0x3c>)
 80006be:	2180      	movs	r1, #128	; 0x80
 80006c0:	0049      	lsls	r1, r1, #1
 80006c2:	430a      	orrs	r2, r1
 80006c4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80006c6:	2003      	movs	r0, #3
 80006c8:	f000 f810 	bl	80006ec <HAL_InitTick>
 80006cc:	1e03      	subs	r3, r0, #0
 80006ce:	d003      	beq.n	80006d8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80006d0:	1dfb      	adds	r3, r7, #7
 80006d2:	2201      	movs	r2, #1
 80006d4:	701a      	strb	r2, [r3, #0]
 80006d6:	e001      	b.n	80006dc <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80006d8:	f7ff fef2 	bl	80004c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80006dc:	1dfb      	adds	r3, r7, #7
 80006de:	781b      	ldrb	r3, [r3, #0]
}
 80006e0:	0018      	movs	r0, r3
 80006e2:	46bd      	mov	sp, r7
 80006e4:	b002      	add	sp, #8
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	40022000 	.word	0x40022000

080006ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006ec:	b590      	push	{r4, r7, lr}
 80006ee:	b085      	sub	sp, #20
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80006f4:	230f      	movs	r3, #15
 80006f6:	18fb      	adds	r3, r7, r3
 80006f8:	2200      	movs	r2, #0
 80006fa:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80006fc:	4b1d      	ldr	r3, [pc, #116]	; (8000774 <HAL_InitTick+0x88>)
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	2b00      	cmp	r3, #0
 8000702:	d02b      	beq.n	800075c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000704:	4b1c      	ldr	r3, [pc, #112]	; (8000778 <HAL_InitTick+0x8c>)
 8000706:	681c      	ldr	r4, [r3, #0]
 8000708:	4b1a      	ldr	r3, [pc, #104]	; (8000774 <HAL_InitTick+0x88>)
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	0019      	movs	r1, r3
 800070e:	23fa      	movs	r3, #250	; 0xfa
 8000710:	0098      	lsls	r0, r3, #2
 8000712:	f7ff fcf7 	bl	8000104 <__udivsi3>
 8000716:	0003      	movs	r3, r0
 8000718:	0019      	movs	r1, r3
 800071a:	0020      	movs	r0, r4
 800071c:	f7ff fcf2 	bl	8000104 <__udivsi3>
 8000720:	0003      	movs	r3, r0
 8000722:	0018      	movs	r0, r3
 8000724:	f000 f93d 	bl	80009a2 <HAL_SYSTICK_Config>
 8000728:	1e03      	subs	r3, r0, #0
 800072a:	d112      	bne.n	8000752 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	2b03      	cmp	r3, #3
 8000730:	d80a      	bhi.n	8000748 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000732:	6879      	ldr	r1, [r7, #4]
 8000734:	2301      	movs	r3, #1
 8000736:	425b      	negs	r3, r3
 8000738:	2200      	movs	r2, #0
 800073a:	0018      	movs	r0, r3
 800073c:	f000 f90c 	bl	8000958 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000740:	4b0e      	ldr	r3, [pc, #56]	; (800077c <HAL_InitTick+0x90>)
 8000742:	687a      	ldr	r2, [r7, #4]
 8000744:	601a      	str	r2, [r3, #0]
 8000746:	e00d      	b.n	8000764 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000748:	230f      	movs	r3, #15
 800074a:	18fb      	adds	r3, r7, r3
 800074c:	2201      	movs	r2, #1
 800074e:	701a      	strb	r2, [r3, #0]
 8000750:	e008      	b.n	8000764 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000752:	230f      	movs	r3, #15
 8000754:	18fb      	adds	r3, r7, r3
 8000756:	2201      	movs	r2, #1
 8000758:	701a      	strb	r2, [r3, #0]
 800075a:	e003      	b.n	8000764 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800075c:	230f      	movs	r3, #15
 800075e:	18fb      	adds	r3, r7, r3
 8000760:	2201      	movs	r2, #1
 8000762:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000764:	230f      	movs	r3, #15
 8000766:	18fb      	adds	r3, r7, r3
 8000768:	781b      	ldrb	r3, [r3, #0]
}
 800076a:	0018      	movs	r0, r3
 800076c:	46bd      	mov	sp, r7
 800076e:	b005      	add	sp, #20
 8000770:	bd90      	pop	{r4, r7, pc}
 8000772:	46c0      	nop			; (mov r8, r8)
 8000774:	20000008 	.word	0x20000008
 8000778:	20000000 	.word	0x20000000
 800077c:	20000004 	.word	0x20000004

08000780 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000784:	4b05      	ldr	r3, [pc, #20]	; (800079c <HAL_IncTick+0x1c>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	001a      	movs	r2, r3
 800078a:	4b05      	ldr	r3, [pc, #20]	; (80007a0 <HAL_IncTick+0x20>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	18d2      	adds	r2, r2, r3
 8000790:	4b03      	ldr	r3, [pc, #12]	; (80007a0 <HAL_IncTick+0x20>)
 8000792:	601a      	str	r2, [r3, #0]
}
 8000794:	46c0      	nop			; (mov r8, r8)
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	46c0      	nop			; (mov r8, r8)
 800079c:	20000008 	.word	0x20000008
 80007a0:	200000b8 	.word	0x200000b8

080007a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
  return uwTick;
 80007a8:	4b02      	ldr	r3, [pc, #8]	; (80007b4 <HAL_GetTick+0x10>)
 80007aa:	681b      	ldr	r3, [r3, #0]
}
 80007ac:	0018      	movs	r0, r3
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	46c0      	nop			; (mov r8, r8)
 80007b4:	200000b8 	.word	0x200000b8

080007b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007c0:	f7ff fff0 	bl	80007a4 <HAL_GetTick>
 80007c4:	0003      	movs	r3, r0
 80007c6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	3301      	adds	r3, #1
 80007d0:	d005      	beq.n	80007de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007d2:	4b0a      	ldr	r3, [pc, #40]	; (80007fc <HAL_Delay+0x44>)
 80007d4:	781b      	ldrb	r3, [r3, #0]
 80007d6:	001a      	movs	r2, r3
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	189b      	adds	r3, r3, r2
 80007dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80007de:	46c0      	nop			; (mov r8, r8)
 80007e0:	f7ff ffe0 	bl	80007a4 <HAL_GetTick>
 80007e4:	0002      	movs	r2, r0
 80007e6:	68bb      	ldr	r3, [r7, #8]
 80007e8:	1ad3      	subs	r3, r2, r3
 80007ea:	68fa      	ldr	r2, [r7, #12]
 80007ec:	429a      	cmp	r2, r3
 80007ee:	d8f7      	bhi.n	80007e0 <HAL_Delay+0x28>
  {
  }
}
 80007f0:	46c0      	nop			; (mov r8, r8)
 80007f2:	46c0      	nop			; (mov r8, r8)
 80007f4:	46bd      	mov	sp, r7
 80007f6:	b004      	add	sp, #16
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	46c0      	nop			; (mov r8, r8)
 80007fc:	20000008 	.word	0x20000008

08000800 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	0002      	movs	r2, r0
 8000808:	1dfb      	adds	r3, r7, #7
 800080a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800080c:	1dfb      	adds	r3, r7, #7
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	2b7f      	cmp	r3, #127	; 0x7f
 8000812:	d809      	bhi.n	8000828 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000814:	1dfb      	adds	r3, r7, #7
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	001a      	movs	r2, r3
 800081a:	231f      	movs	r3, #31
 800081c:	401a      	ands	r2, r3
 800081e:	4b04      	ldr	r3, [pc, #16]	; (8000830 <__NVIC_EnableIRQ+0x30>)
 8000820:	2101      	movs	r1, #1
 8000822:	4091      	lsls	r1, r2
 8000824:	000a      	movs	r2, r1
 8000826:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000828:	46c0      	nop			; (mov r8, r8)
 800082a:	46bd      	mov	sp, r7
 800082c:	b002      	add	sp, #8
 800082e:	bd80      	pop	{r7, pc}
 8000830:	e000e100 	.word	0xe000e100

08000834 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000834:	b590      	push	{r4, r7, lr}
 8000836:	b083      	sub	sp, #12
 8000838:	af00      	add	r7, sp, #0
 800083a:	0002      	movs	r2, r0
 800083c:	6039      	str	r1, [r7, #0]
 800083e:	1dfb      	adds	r3, r7, #7
 8000840:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000842:	1dfb      	adds	r3, r7, #7
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	2b7f      	cmp	r3, #127	; 0x7f
 8000848:	d828      	bhi.n	800089c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800084a:	4a2f      	ldr	r2, [pc, #188]	; (8000908 <__NVIC_SetPriority+0xd4>)
 800084c:	1dfb      	adds	r3, r7, #7
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	b25b      	sxtb	r3, r3
 8000852:	089b      	lsrs	r3, r3, #2
 8000854:	33c0      	adds	r3, #192	; 0xc0
 8000856:	009b      	lsls	r3, r3, #2
 8000858:	589b      	ldr	r3, [r3, r2]
 800085a:	1dfa      	adds	r2, r7, #7
 800085c:	7812      	ldrb	r2, [r2, #0]
 800085e:	0011      	movs	r1, r2
 8000860:	2203      	movs	r2, #3
 8000862:	400a      	ands	r2, r1
 8000864:	00d2      	lsls	r2, r2, #3
 8000866:	21ff      	movs	r1, #255	; 0xff
 8000868:	4091      	lsls	r1, r2
 800086a:	000a      	movs	r2, r1
 800086c:	43d2      	mvns	r2, r2
 800086e:	401a      	ands	r2, r3
 8000870:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000872:	683b      	ldr	r3, [r7, #0]
 8000874:	019b      	lsls	r3, r3, #6
 8000876:	22ff      	movs	r2, #255	; 0xff
 8000878:	401a      	ands	r2, r3
 800087a:	1dfb      	adds	r3, r7, #7
 800087c:	781b      	ldrb	r3, [r3, #0]
 800087e:	0018      	movs	r0, r3
 8000880:	2303      	movs	r3, #3
 8000882:	4003      	ands	r3, r0
 8000884:	00db      	lsls	r3, r3, #3
 8000886:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000888:	481f      	ldr	r0, [pc, #124]	; (8000908 <__NVIC_SetPriority+0xd4>)
 800088a:	1dfb      	adds	r3, r7, #7
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	b25b      	sxtb	r3, r3
 8000890:	089b      	lsrs	r3, r3, #2
 8000892:	430a      	orrs	r2, r1
 8000894:	33c0      	adds	r3, #192	; 0xc0
 8000896:	009b      	lsls	r3, r3, #2
 8000898:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800089a:	e031      	b.n	8000900 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800089c:	4a1b      	ldr	r2, [pc, #108]	; (800090c <__NVIC_SetPriority+0xd8>)
 800089e:	1dfb      	adds	r3, r7, #7
 80008a0:	781b      	ldrb	r3, [r3, #0]
 80008a2:	0019      	movs	r1, r3
 80008a4:	230f      	movs	r3, #15
 80008a6:	400b      	ands	r3, r1
 80008a8:	3b08      	subs	r3, #8
 80008aa:	089b      	lsrs	r3, r3, #2
 80008ac:	3306      	adds	r3, #6
 80008ae:	009b      	lsls	r3, r3, #2
 80008b0:	18d3      	adds	r3, r2, r3
 80008b2:	3304      	adds	r3, #4
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	1dfa      	adds	r2, r7, #7
 80008b8:	7812      	ldrb	r2, [r2, #0]
 80008ba:	0011      	movs	r1, r2
 80008bc:	2203      	movs	r2, #3
 80008be:	400a      	ands	r2, r1
 80008c0:	00d2      	lsls	r2, r2, #3
 80008c2:	21ff      	movs	r1, #255	; 0xff
 80008c4:	4091      	lsls	r1, r2
 80008c6:	000a      	movs	r2, r1
 80008c8:	43d2      	mvns	r2, r2
 80008ca:	401a      	ands	r2, r3
 80008cc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008ce:	683b      	ldr	r3, [r7, #0]
 80008d0:	019b      	lsls	r3, r3, #6
 80008d2:	22ff      	movs	r2, #255	; 0xff
 80008d4:	401a      	ands	r2, r3
 80008d6:	1dfb      	adds	r3, r7, #7
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	0018      	movs	r0, r3
 80008dc:	2303      	movs	r3, #3
 80008de:	4003      	ands	r3, r0
 80008e0:	00db      	lsls	r3, r3, #3
 80008e2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008e4:	4809      	ldr	r0, [pc, #36]	; (800090c <__NVIC_SetPriority+0xd8>)
 80008e6:	1dfb      	adds	r3, r7, #7
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	001c      	movs	r4, r3
 80008ec:	230f      	movs	r3, #15
 80008ee:	4023      	ands	r3, r4
 80008f0:	3b08      	subs	r3, #8
 80008f2:	089b      	lsrs	r3, r3, #2
 80008f4:	430a      	orrs	r2, r1
 80008f6:	3306      	adds	r3, #6
 80008f8:	009b      	lsls	r3, r3, #2
 80008fa:	18c3      	adds	r3, r0, r3
 80008fc:	3304      	adds	r3, #4
 80008fe:	601a      	str	r2, [r3, #0]
}
 8000900:	46c0      	nop			; (mov r8, r8)
 8000902:	46bd      	mov	sp, r7
 8000904:	b003      	add	sp, #12
 8000906:	bd90      	pop	{r4, r7, pc}
 8000908:	e000e100 	.word	0xe000e100
 800090c:	e000ed00 	.word	0xe000ed00

08000910 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	1e5a      	subs	r2, r3, #1
 800091c:	2380      	movs	r3, #128	; 0x80
 800091e:	045b      	lsls	r3, r3, #17
 8000920:	429a      	cmp	r2, r3
 8000922:	d301      	bcc.n	8000928 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000924:	2301      	movs	r3, #1
 8000926:	e010      	b.n	800094a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000928:	4b0a      	ldr	r3, [pc, #40]	; (8000954 <SysTick_Config+0x44>)
 800092a:	687a      	ldr	r2, [r7, #4]
 800092c:	3a01      	subs	r2, #1
 800092e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000930:	2301      	movs	r3, #1
 8000932:	425b      	negs	r3, r3
 8000934:	2103      	movs	r1, #3
 8000936:	0018      	movs	r0, r3
 8000938:	f7ff ff7c 	bl	8000834 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800093c:	4b05      	ldr	r3, [pc, #20]	; (8000954 <SysTick_Config+0x44>)
 800093e:	2200      	movs	r2, #0
 8000940:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000942:	4b04      	ldr	r3, [pc, #16]	; (8000954 <SysTick_Config+0x44>)
 8000944:	2207      	movs	r2, #7
 8000946:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000948:	2300      	movs	r3, #0
}
 800094a:	0018      	movs	r0, r3
 800094c:	46bd      	mov	sp, r7
 800094e:	b002      	add	sp, #8
 8000950:	bd80      	pop	{r7, pc}
 8000952:	46c0      	nop			; (mov r8, r8)
 8000954:	e000e010 	.word	0xe000e010

08000958 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b084      	sub	sp, #16
 800095c:	af00      	add	r7, sp, #0
 800095e:	60b9      	str	r1, [r7, #8]
 8000960:	607a      	str	r2, [r7, #4]
 8000962:	210f      	movs	r1, #15
 8000964:	187b      	adds	r3, r7, r1
 8000966:	1c02      	adds	r2, r0, #0
 8000968:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800096a:	68ba      	ldr	r2, [r7, #8]
 800096c:	187b      	adds	r3, r7, r1
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	b25b      	sxtb	r3, r3
 8000972:	0011      	movs	r1, r2
 8000974:	0018      	movs	r0, r3
 8000976:	f7ff ff5d 	bl	8000834 <__NVIC_SetPriority>
}
 800097a:	46c0      	nop			; (mov r8, r8)
 800097c:	46bd      	mov	sp, r7
 800097e:	b004      	add	sp, #16
 8000980:	bd80      	pop	{r7, pc}

08000982 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000982:	b580      	push	{r7, lr}
 8000984:	b082      	sub	sp, #8
 8000986:	af00      	add	r7, sp, #0
 8000988:	0002      	movs	r2, r0
 800098a:	1dfb      	adds	r3, r7, #7
 800098c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800098e:	1dfb      	adds	r3, r7, #7
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	b25b      	sxtb	r3, r3
 8000994:	0018      	movs	r0, r3
 8000996:	f7ff ff33 	bl	8000800 <__NVIC_EnableIRQ>
}
 800099a:	46c0      	nop			; (mov r8, r8)
 800099c:	46bd      	mov	sp, r7
 800099e:	b002      	add	sp, #8
 80009a0:	bd80      	pop	{r7, pc}

080009a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009a2:	b580      	push	{r7, lr}
 80009a4:	b082      	sub	sp, #8
 80009a6:	af00      	add	r7, sp, #0
 80009a8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	0018      	movs	r0, r3
 80009ae:	f7ff ffaf 	bl	8000910 <SysTick_Config>
 80009b2:	0003      	movs	r3, r0
}
 80009b4:	0018      	movs	r0, r3
 80009b6:	46bd      	mov	sp, r7
 80009b8:	b002      	add	sp, #8
 80009ba:	bd80      	pop	{r7, pc}

080009bc <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b084      	sub	sp, #16
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d101      	bne.n	80009ce <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80009ca:	2301      	movs	r3, #1
 80009cc:	e14e      	b.n	8000c6c <HAL_FDCAN_Init+0x2b0>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	225c      	movs	r2, #92	; 0x5c
 80009d2:	5c9b      	ldrb	r3, [r3, r2]
 80009d4:	b2db      	uxtb	r3, r3
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d107      	bne.n	80009ea <HAL_FDCAN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	225d      	movs	r2, #93	; 0x5d
 80009de:	2100      	movs	r1, #0
 80009e0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	0018      	movs	r0, r3
 80009e6:	f7ff fd8f 	bl	8000508 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	699a      	ldr	r2, [r3, #24]
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	2110      	movs	r1, #16
 80009f6:	438a      	bics	r2, r1
 80009f8:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80009fa:	f7ff fed3 	bl	80007a4 <HAL_GetTick>
 80009fe:	0003      	movs	r3, r0
 8000a00:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000a02:	e012      	b.n	8000a2a <HAL_FDCAN_Init+0x6e>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000a04:	f7ff fece 	bl	80007a4 <HAL_GetTick>
 8000a08:	0002      	movs	r2, r0
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	1ad3      	subs	r3, r2, r3
 8000a0e:	2b0a      	cmp	r3, #10
 8000a10:	d90b      	bls.n	8000a2a <HAL_FDCAN_Init+0x6e>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a16:	2201      	movs	r2, #1
 8000a18:	431a      	orrs	r2, r3
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	225c      	movs	r2, #92	; 0x5c
 8000a22:	2103      	movs	r1, #3
 8000a24:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000a26:	2301      	movs	r3, #1
 8000a28:	e120      	b.n	8000c6c <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	699b      	ldr	r3, [r3, #24]
 8000a30:	2208      	movs	r2, #8
 8000a32:	4013      	ands	r3, r2
 8000a34:	2b08      	cmp	r3, #8
 8000a36:	d0e5      	beq.n	8000a04 <HAL_FDCAN_Init+0x48>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	699a      	ldr	r2, [r3, #24]
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	2101      	movs	r1, #1
 8000a44:	430a      	orrs	r2, r1
 8000a46:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000a48:	f7ff feac 	bl	80007a4 <HAL_GetTick>
 8000a4c:	0003      	movs	r3, r0
 8000a4e:	60fb      	str	r3, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000a50:	e012      	b.n	8000a78 <HAL_FDCAN_Init+0xbc>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000a52:	f7ff fea7 	bl	80007a4 <HAL_GetTick>
 8000a56:	0002      	movs	r2, r0
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	1ad3      	subs	r3, r2, r3
 8000a5c:	2b0a      	cmp	r3, #10
 8000a5e:	d90b      	bls.n	8000a78 <HAL_FDCAN_Init+0xbc>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a64:	2201      	movs	r2, #1
 8000a66:	431a      	orrs	r2, r3
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	225c      	movs	r2, #92	; 0x5c
 8000a70:	2103      	movs	r1, #3
 8000a72:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000a74:	2301      	movs	r3, #1
 8000a76:	e0f9      	b.n	8000c6c <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	699b      	ldr	r3, [r3, #24]
 8000a7e:	2201      	movs	r2, #1
 8000a80:	4013      	ands	r3, r2
 8000a82:	d0e6      	beq.n	8000a52 <HAL_FDCAN_Init+0x96>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	699a      	ldr	r2, [r3, #24]
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	2102      	movs	r1, #2
 8000a90:	430a      	orrs	r2, r1
 8000a92:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	4a76      	ldr	r2, [pc, #472]	; (8000c74 <HAL_FDCAN_Init+0x2b8>)
 8000a9a:	4293      	cmp	r3, r2
 8000a9c:	d103      	bne.n	8000aa6 <HAL_FDCAN_Init+0xea>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8000a9e:	4a76      	ldr	r2, [pc, #472]	; (8000c78 <HAL_FDCAN_Init+0x2bc>)
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	685b      	ldr	r3, [r3, #4]
 8000aa4:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	7c1b      	ldrb	r3, [r3, #16]
 8000aaa:	2b01      	cmp	r3, #1
 8000aac:	d108      	bne.n	8000ac0 <HAL_FDCAN_Init+0x104>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	699a      	ldr	r2, [r3, #24]
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	2140      	movs	r1, #64	; 0x40
 8000aba:	438a      	bics	r2, r1
 8000abc:	619a      	str	r2, [r3, #24]
 8000abe:	e007      	b.n	8000ad0 <HAL_FDCAN_Init+0x114>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	699a      	ldr	r2, [r3, #24]
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	2140      	movs	r1, #64	; 0x40
 8000acc:	430a      	orrs	r2, r1
 8000ace:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	7c5b      	ldrb	r3, [r3, #17]
 8000ad4:	2b01      	cmp	r3, #1
 8000ad6:	d109      	bne.n	8000aec <HAL_FDCAN_Init+0x130>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	699a      	ldr	r2, [r3, #24]
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	2180      	movs	r1, #128	; 0x80
 8000ae4:	01c9      	lsls	r1, r1, #7
 8000ae6:	430a      	orrs	r2, r1
 8000ae8:	619a      	str	r2, [r3, #24]
 8000aea:	e007      	b.n	8000afc <HAL_FDCAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	699a      	ldr	r2, [r3, #24]
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	4961      	ldr	r1, [pc, #388]	; (8000c7c <HAL_FDCAN_Init+0x2c0>)
 8000af8:	400a      	ands	r2, r1
 8000afa:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	7c9b      	ldrb	r3, [r3, #18]
 8000b00:	2b01      	cmp	r3, #1
 8000b02:	d108      	bne.n	8000b16 <HAL_FDCAN_Init+0x15a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	699a      	ldr	r2, [r3, #24]
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	495c      	ldr	r1, [pc, #368]	; (8000c80 <HAL_FDCAN_Init+0x2c4>)
 8000b10:	400a      	ands	r2, r1
 8000b12:	619a      	str	r2, [r3, #24]
 8000b14:	e008      	b.n	8000b28 <HAL_FDCAN_Init+0x16c>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	699a      	ldr	r2, [r3, #24]
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	2180      	movs	r1, #128	; 0x80
 8000b22:	0149      	lsls	r1, r1, #5
 8000b24:	430a      	orrs	r2, r1
 8000b26:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	699b      	ldr	r3, [r3, #24]
 8000b2e:	4a55      	ldr	r2, [pc, #340]	; (8000c84 <HAL_FDCAN_Init+0x2c8>)
 8000b30:	4013      	ands	r3, r2
 8000b32:	0019      	movs	r1, r3
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	689a      	ldr	r2, [r3, #8]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	430a      	orrs	r2, r1
 8000b3e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	699a      	ldr	r2, [r3, #24]
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	21a4      	movs	r1, #164	; 0xa4
 8000b4c:	438a      	bics	r2, r1
 8000b4e:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	691a      	ldr	r2, [r3, #16]
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	2110      	movs	r1, #16
 8000b5c:	438a      	bics	r2, r1
 8000b5e:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	68db      	ldr	r3, [r3, #12]
 8000b64:	2b01      	cmp	r3, #1
 8000b66:	d108      	bne.n	8000b7a <HAL_FDCAN_Init+0x1be>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	699a      	ldr	r2, [r3, #24]
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	2104      	movs	r1, #4
 8000b74:	430a      	orrs	r2, r1
 8000b76:	619a      	str	r2, [r3, #24]
 8000b78:	e02c      	b.n	8000bd4 <HAL_FDCAN_Init+0x218>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	68db      	ldr	r3, [r3, #12]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d028      	beq.n	8000bd4 <HAL_FDCAN_Init+0x218>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	68db      	ldr	r3, [r3, #12]
 8000b86:	2b02      	cmp	r3, #2
 8000b88:	d01c      	beq.n	8000bc4 <HAL_FDCAN_Init+0x208>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	699a      	ldr	r2, [r3, #24]
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	2180      	movs	r1, #128	; 0x80
 8000b96:	430a      	orrs	r2, r1
 8000b98:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	691a      	ldr	r2, [r3, #16]
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	2110      	movs	r1, #16
 8000ba6:	430a      	orrs	r2, r1
 8000ba8:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	68db      	ldr	r3, [r3, #12]
 8000bae:	2b03      	cmp	r3, #3
 8000bb0:	d110      	bne.n	8000bd4 <HAL_FDCAN_Init+0x218>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	699a      	ldr	r2, [r3, #24]
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	2120      	movs	r1, #32
 8000bbe:	430a      	orrs	r2, r1
 8000bc0:	619a      	str	r2, [r3, #24]
 8000bc2:	e007      	b.n	8000bd4 <HAL_FDCAN_Init+0x218>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	699a      	ldr	r2, [r3, #24]
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	2120      	movs	r1, #32
 8000bd0:	430a      	orrs	r2, r1
 8000bd2:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	699b      	ldr	r3, [r3, #24]
 8000bd8:	3b01      	subs	r3, #1
 8000bda:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	69db      	ldr	r3, [r3, #28]
 8000be0:	3b01      	subs	r3, #1
 8000be2:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000be4:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	6a1b      	ldr	r3, [r3, #32]
 8000bea:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000bec:	431a      	orrs	r2, r3
 8000bee:	0011      	movs	r1, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	695b      	ldr	r3, [r3, #20]
 8000bf4:	3b01      	subs	r3, #1
 8000bf6:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000bfc:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000bfe:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	689a      	ldr	r2, [r3, #8]
 8000c04:	23c0      	movs	r3, #192	; 0xc0
 8000c06:	009b      	lsls	r3, r3, #2
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	d115      	bne.n	8000c38 <HAL_FDCAN_Init+0x27c>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c10:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c16:	3b01      	subs	r3, #1
 8000c18:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000c1a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c20:	3b01      	subs	r3, #1
 8000c22:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000c24:	431a      	orrs	r2, r3
 8000c26:	0011      	movs	r1, r2
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c2c:	3b01      	subs	r3, #1
 8000c2e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000c34:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000c36:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	22c0      	movs	r2, #192	; 0xc0
 8000c3e:	5899      	ldr	r1, [r3, r2]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	430a      	orrs	r2, r1
 8000c4a:	21c0      	movs	r1, #192	; 0xc0
 8000c4c:	505a      	str	r2, [r3, r1]

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	0018      	movs	r0, r3
 8000c52:	f000 faf7 	bl	8001244 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	2200      	movs	r2, #0
 8000c5a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2200      	movs	r2, #0
 8000c60:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	225c      	movs	r2, #92	; 0x5c
 8000c66:	2101      	movs	r1, #1
 8000c68:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8000c6a:	2300      	movs	r3, #0
}
 8000c6c:	0018      	movs	r0, r3
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	b004      	add	sp, #16
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	40006400 	.word	0x40006400
 8000c78:	40006500 	.word	0x40006500
 8000c7c:	ffffbfff 	.word	0xffffbfff
 8000c80:	ffffefff 	.word	0xffffefff
 8000c84:	fffffcff 	.word	0xfffffcff

08000c88 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	225c      	movs	r2, #92	; 0x5c
 8000c94:	5c9b      	ldrb	r3, [r3, r2]
 8000c96:	b2db      	uxtb	r3, r3
 8000c98:	2b01      	cmp	r3, #1
 8000c9a:	d110      	bne.n	8000cbe <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	225c      	movs	r2, #92	; 0x5c
 8000ca0:	2102      	movs	r1, #2
 8000ca2:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	699a      	ldr	r2, [r3, #24]
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	2101      	movs	r1, #1
 8000cb0:	438a      	bics	r2, r1
 8000cb2:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	e006      	b.n	8000ccc <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cc2:	2204      	movs	r2, #4
 8000cc4:	431a      	orrs	r2, r3
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8000cca:	2301      	movs	r3, #1
  }
}
 8000ccc:	0018      	movs	r0, r3
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	b002      	add	sp, #8
 8000cd2:	bd80      	pop	{r7, pc}

08000cd4 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b086      	sub	sp, #24
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	60f8      	str	r0, [r7, #12]
 8000cdc:	60b9      	str	r1, [r7, #8]
 8000cde:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	225c      	movs	r2, #92	; 0x5c
 8000ce4:	5c9b      	ldrb	r3, [r3, r2]
 8000ce6:	b2db      	uxtb	r3, r3
 8000ce8:	2b02      	cmp	r3, #2
 8000cea:	d12d      	bne.n	8000d48 <HAL_FDCAN_AddMessageToTxFifoQ+0x74>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	22c4      	movs	r2, #196	; 0xc4
 8000cf2:	589a      	ldr	r2, [r3, r2]
 8000cf4:	2380      	movs	r3, #128	; 0x80
 8000cf6:	039b      	lsls	r3, r3, #14
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	d008      	beq.n	8000d0e <HAL_FDCAN_AddMessageToTxFifoQ+0x3a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d00:	2280      	movs	r2, #128	; 0x80
 8000d02:	0092      	lsls	r2, r2, #2
 8000d04:	431a      	orrs	r2, r3
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	e023      	b.n	8000d56 <HAL_FDCAN_AddMessageToTxFifoQ+0x82>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	22c4      	movs	r2, #196	; 0xc4
 8000d14:	589b      	ldr	r3, [r3, r2]
 8000d16:	0c1b      	lsrs	r3, r3, #16
 8000d18:	2203      	movs	r2, #3
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8000d1e:	697b      	ldr	r3, [r7, #20]
 8000d20:	687a      	ldr	r2, [r7, #4]
 8000d22:	68b9      	ldr	r1, [r7, #8]
 8000d24:	68f8      	ldr	r0, [r7, #12]
 8000d26:	f000 faf9 	bl	800131c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	2101      	movs	r1, #1
 8000d30:	697a      	ldr	r2, [r7, #20]
 8000d32:	4091      	lsls	r1, r2
 8000d34:	000a      	movs	r2, r1
 8000d36:	21cc      	movs	r1, #204	; 0xcc
 8000d38:	505a      	str	r2, [r3, r1]

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	409a      	lsls	r2, r3
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 8000d44:	2300      	movs	r3, #0
 8000d46:	e006      	b.n	8000d56 <HAL_FDCAN_AddMessageToTxFifoQ+0x82>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d4c:	2208      	movs	r2, #8
 8000d4e:	431a      	orrs	r2, r3
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8000d54:	2301      	movs	r3, #1
  }
}
 8000d56:	0018      	movs	r0, r3
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	b006      	add	sp, #24
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b086      	sub	sp, #24
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	60f8      	str	r0, [r7, #12]
 8000d66:	60b9      	str	r1, [r7, #8]
 8000d68:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8000d6a:	2017      	movs	r0, #23
 8000d6c:	183b      	adds	r3, r7, r0
 8000d6e:	68fa      	ldr	r2, [r7, #12]
 8000d70:	215c      	movs	r1, #92	; 0x5c
 8000d72:	5c52      	ldrb	r2, [r2, r1]
 8000d74:	701a      	strb	r2, [r3, #0]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8000d76:	0002      	movs	r2, r0
 8000d78:	18bb      	adds	r3, r7, r2
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	2b01      	cmp	r3, #1
 8000d7e:	d004      	beq.n	8000d8a <HAL_FDCAN_ActivateNotification+0x2c>
 8000d80:	18bb      	adds	r3, r7, r2
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	2b02      	cmp	r3, #2
 8000d86:	d000      	beq.n	8000d8a <HAL_FDCAN_ActivateNotification+0x2c>
 8000d88:	e0b4      	b.n	8000ef4 <HAL_FDCAN_ActivateNotification+0x196>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d90:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8000d92:	68bb      	ldr	r3, [r7, #8]
 8000d94:	2207      	movs	r2, #7
 8000d96:	4013      	ands	r3, r2
 8000d98:	d003      	beq.n	8000da2 <HAL_FDCAN_ActivateNotification+0x44>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8000d9a:	693b      	ldr	r3, [r7, #16]
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	4013      	ands	r3, r2
 8000da0:	d034      	beq.n	8000e0c <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8000da2:	68bb      	ldr	r3, [r7, #8]
 8000da4:	2238      	movs	r2, #56	; 0x38
 8000da6:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8000da8:	d003      	beq.n	8000db2 <HAL_FDCAN_ActivateNotification+0x54>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8000daa:	693b      	ldr	r3, [r7, #16]
 8000dac:	2202      	movs	r2, #2
 8000dae:	4013      	ands	r3, r2
 8000db0:	d02c      	beq.n	8000e0c <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8000db2:	68ba      	ldr	r2, [r7, #8]
 8000db4:	23e0      	movs	r3, #224	; 0xe0
 8000db6:	005b      	lsls	r3, r3, #1
 8000db8:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8000dba:	d003      	beq.n	8000dc4 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8000dbc:	693b      	ldr	r3, [r7, #16]
 8000dbe:	2204      	movs	r2, #4
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	d023      	beq.n	8000e0c <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8000dc4:	68ba      	ldr	r2, [r7, #8]
 8000dc6:	23f0      	movs	r3, #240	; 0xf0
 8000dc8:	015b      	lsls	r3, r3, #5
 8000dca:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8000dcc:	d003      	beq.n	8000dd6 <HAL_FDCAN_ActivateNotification+0x78>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8000dce:	693b      	ldr	r3, [r7, #16]
 8000dd0:	2208      	movs	r2, #8
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	d01a      	beq.n	8000e0c <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8000dd6:	68ba      	ldr	r2, [r7, #8]
 8000dd8:	23e0      	movs	r3, #224	; 0xe0
 8000dda:	021b      	lsls	r3, r3, #8
 8000ddc:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8000dde:	d003      	beq.n	8000de8 <HAL_FDCAN_ActivateNotification+0x8a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8000de0:	693b      	ldr	r3, [r7, #16]
 8000de2:	2210      	movs	r2, #16
 8000de4:	4013      	ands	r3, r2
 8000de6:	d011      	beq.n	8000e0c <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8000de8:	68ba      	ldr	r2, [r7, #8]
 8000dea:	23c0      	movs	r3, #192	; 0xc0
 8000dec:	029b      	lsls	r3, r3, #10
 8000dee:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8000df0:	d003      	beq.n	8000dfa <HAL_FDCAN_ActivateNotification+0x9c>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8000df2:	693b      	ldr	r3, [r7, #16]
 8000df4:	2220      	movs	r2, #32
 8000df6:	4013      	ands	r3, r2
 8000df8:	d008      	beq.n	8000e0c <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8000dfa:	68ba      	ldr	r2, [r7, #8]
 8000dfc:	23fc      	movs	r3, #252	; 0xfc
 8000dfe:	041b      	lsls	r3, r3, #16
 8000e00:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8000e02:	d00b      	beq.n	8000e1c <HAL_FDCAN_ActivateNotification+0xbe>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8000e04:	693b      	ldr	r3, [r7, #16]
 8000e06:	2240      	movs	r2, #64	; 0x40
 8000e08:	4013      	ands	r3, r2
 8000e0a:	d107      	bne.n	8000e1c <HAL_FDCAN_ActivateNotification+0xbe>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	2101      	movs	r1, #1
 8000e18:	430a      	orrs	r2, r1
 8000e1a:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	2207      	movs	r2, #7
 8000e20:	4013      	ands	r3, r2
 8000e22:	d003      	beq.n	8000e2c <HAL_FDCAN_ActivateNotification+0xce>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8000e24:	693b      	ldr	r3, [r7, #16]
 8000e26:	2201      	movs	r2, #1
 8000e28:	4013      	ands	r3, r2
 8000e2a:	d134      	bne.n	8000e96 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	2238      	movs	r2, #56	; 0x38
 8000e30:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8000e32:	d003      	beq.n	8000e3c <HAL_FDCAN_ActivateNotification+0xde>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8000e34:	693b      	ldr	r3, [r7, #16]
 8000e36:	2202      	movs	r2, #2
 8000e38:	4013      	ands	r3, r2
 8000e3a:	d12c      	bne.n	8000e96 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8000e3c:	68ba      	ldr	r2, [r7, #8]
 8000e3e:	23e0      	movs	r3, #224	; 0xe0
 8000e40:	005b      	lsls	r3, r3, #1
 8000e42:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8000e44:	d003      	beq.n	8000e4e <HAL_FDCAN_ActivateNotification+0xf0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8000e46:	693b      	ldr	r3, [r7, #16]
 8000e48:	2204      	movs	r2, #4
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	d123      	bne.n	8000e96 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8000e4e:	68ba      	ldr	r2, [r7, #8]
 8000e50:	23f0      	movs	r3, #240	; 0xf0
 8000e52:	015b      	lsls	r3, r3, #5
 8000e54:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8000e56:	d003      	beq.n	8000e60 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8000e58:	693b      	ldr	r3, [r7, #16]
 8000e5a:	2208      	movs	r2, #8
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	d11a      	bne.n	8000e96 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8000e60:	68ba      	ldr	r2, [r7, #8]
 8000e62:	23e0      	movs	r3, #224	; 0xe0
 8000e64:	021b      	lsls	r3, r3, #8
 8000e66:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8000e68:	d003      	beq.n	8000e72 <HAL_FDCAN_ActivateNotification+0x114>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8000e6a:	693b      	ldr	r3, [r7, #16]
 8000e6c:	2210      	movs	r2, #16
 8000e6e:	4013      	ands	r3, r2
 8000e70:	d111      	bne.n	8000e96 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8000e72:	68ba      	ldr	r2, [r7, #8]
 8000e74:	23c0      	movs	r3, #192	; 0xc0
 8000e76:	029b      	lsls	r3, r3, #10
 8000e78:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8000e7a:	d003      	beq.n	8000e84 <HAL_FDCAN_ActivateNotification+0x126>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8000e7c:	693b      	ldr	r3, [r7, #16]
 8000e7e:	2220      	movs	r2, #32
 8000e80:	4013      	ands	r3, r2
 8000e82:	d108      	bne.n	8000e96 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8000e84:	68ba      	ldr	r2, [r7, #8]
 8000e86:	23fc      	movs	r3, #252	; 0xfc
 8000e88:	041b      	lsls	r3, r3, #16
 8000e8a:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8000e8c:	d00b      	beq.n	8000ea6 <HAL_FDCAN_ActivateNotification+0x148>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8000e8e:	693b      	ldr	r3, [r7, #16]
 8000e90:	2240      	movs	r2, #64	; 0x40
 8000e92:	4013      	ands	r3, r2
 8000e94:	d007      	beq.n	8000ea6 <HAL_FDCAN_ActivateNotification+0x148>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	2102      	movs	r1, #2
 8000ea2:	430a      	orrs	r2, r1
 8000ea4:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8000ea6:	68bb      	ldr	r3, [r7, #8]
 8000ea8:	2280      	movs	r2, #128	; 0x80
 8000eaa:	4013      	ands	r3, r2
 8000eac:	d009      	beq.n	8000ec2 <HAL_FDCAN_ActivateNotification+0x164>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	22dc      	movs	r2, #220	; 0xdc
 8000eb4:	5899      	ldr	r1, [r3, r2]
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	687a      	ldr	r2, [r7, #4]
 8000ebc:	430a      	orrs	r2, r1
 8000ebe:	21dc      	movs	r1, #220	; 0xdc
 8000ec0:	505a      	str	r2, [r3, r1]
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8000ec2:	68ba      	ldr	r2, [r7, #8]
 8000ec4:	2380      	movs	r3, #128	; 0x80
 8000ec6:	005b      	lsls	r3, r3, #1
 8000ec8:	4013      	ands	r3, r2
 8000eca:	d009      	beq.n	8000ee0 <HAL_FDCAN_ActivateNotification+0x182>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	22e0      	movs	r2, #224	; 0xe0
 8000ed2:	5899      	ldr	r1, [r3, r2]
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	687a      	ldr	r2, [r7, #4]
 8000eda:	430a      	orrs	r2, r1
 8000edc:	21e0      	movs	r1, #224	; 0xe0
 8000ede:	505a      	str	r2, [r3, r1]
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	68ba      	ldr	r2, [r7, #8]
 8000eec:	430a      	orrs	r2, r1
 8000eee:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	e006      	b.n	8000f02 <HAL_FDCAN_ActivateNotification+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ef8:	2202      	movs	r2, #2
 8000efa:	431a      	orrs	r2, r3
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8000f00:	2301      	movs	r3, #1
  }
}
 8000f02:	0018      	movs	r0, r3
 8000f04:	46bd      	mov	sp, r7
 8000f06:	b006      	add	sp, #24
 8000f08:	bd80      	pop	{r7, pc}

08000f0a <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	b08c      	sub	sp, #48	; 0x30
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000f18:	23e0      	movs	r3, #224	; 0xe0
 8000f1a:	015b      	lsls	r3, r3, #5
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000f26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f28:	4013      	ands	r3, r2
 8000f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000f32:	2207      	movs	r2, #7
 8000f34:	4013      	ands	r3, r2
 8000f36:	62bb      	str	r3, [r7, #40]	; 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000f3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f40:	4013      	ands	r3, r2
 8000f42:	62bb      	str	r3, [r7, #40]	; 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000f4a:	2238      	movs	r2, #56	; 0x38
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f58:	4013      	ands	r3, r2
 8000f5a:	627b      	str	r3, [r7, #36]	; 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000f62:	23f1      	movs	r3, #241	; 0xf1
 8000f64:	041b      	lsls	r3, r3, #16
 8000f66:	4013      	ands	r3, r2
 8000f68:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000f70:	6a3b      	ldr	r3, [r7, #32]
 8000f72:	4013      	ands	r3, r2
 8000f74:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000f7c:	23e0      	movs	r3, #224	; 0xe0
 8000f7e:	031b      	lsls	r3, r3, #12
 8000f80:	4013      	ands	r3, r2
 8000f82:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000f8a:	69fb      	ldr	r3, [r7, #28]
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f96:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000f9e:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	099b      	lsrs	r3, r3, #6
 8000fa4:	001a      	movs	r2, r3
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	4013      	ands	r3, r2
 8000faa:	d00d      	beq.n	8000fc8 <HAL_FDCAN_IRQHandler+0xbe>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8000fac:	69bb      	ldr	r3, [r7, #24]
 8000fae:	099b      	lsrs	r3, r3, #6
 8000fb0:	001a      	movs	r2, r3
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	d007      	beq.n	8000fc8 <HAL_FDCAN_IRQHandler+0xbe>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	2240      	movs	r2, #64	; 0x40
 8000fbe:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	0018      	movs	r0, r3
 8000fc4:	f000 f925 	bl	8001212 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	0a1b      	lsrs	r3, r3, #8
 8000fcc:	001a      	movs	r2, r3
 8000fce:	2301      	movs	r3, #1
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	d01c      	beq.n	800100e <HAL_FDCAN_IRQHandler+0x104>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8000fd4:	69bb      	ldr	r3, [r7, #24]
 8000fd6:	0a1b      	lsrs	r3, r3, #8
 8000fd8:	001a      	movs	r2, r3
 8000fda:	2301      	movs	r3, #1
 8000fdc:	4013      	ands	r3, r2
 8000fde:	d016      	beq.n	800100e <HAL_FDCAN_IRQHandler+0x104>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	22d8      	movs	r2, #216	; 0xd8
 8000fe6:	589b      	ldr	r3, [r3, r2]
 8000fe8:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	22e0      	movs	r2, #224	; 0xe0
 8000ff0:	589a      	ldr	r2, [r3, r2]
 8000ff2:	693b      	ldr	r3, [r7, #16]
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	2280      	movs	r2, #128	; 0x80
 8000ffe:	0052      	lsls	r2, r2, #1
 8001000:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	0011      	movs	r1, r2
 8001008:	0018      	movs	r0, r3
 800100a:	f000 f8e9 	bl	80011e0 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800100e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001010:	2b00      	cmp	r3, #0
 8001012:	d009      	beq.n	8001028 <HAL_FDCAN_IRQHandler+0x11e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800101a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800101c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	0011      	movs	r1, r2
 8001022:	0018      	movs	r0, r3
 8001024:	f000 f8b8 	bl	8001198 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8001028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800102a:	2b00      	cmp	r3, #0
 800102c:	d009      	beq.n	8001042 <HAL_FDCAN_IRQHandler+0x138>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001034:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8001036:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	0011      	movs	r1, r2
 800103c:	0018      	movs	r0, r3
 800103e:	f000 f8b4 	bl	80011aa <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8001042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001044:	2b00      	cmp	r3, #0
 8001046:	d009      	beq.n	800105c <HAL_FDCAN_IRQHandler+0x152>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800104e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8001050:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	0011      	movs	r1, r2
 8001056:	0018      	movs	r0, r3
 8001058:	f000 f8b0 	bl	80011bc <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	0a5b      	lsrs	r3, r3, #9
 8001060:	001a      	movs	r2, r3
 8001062:	2301      	movs	r3, #1
 8001064:	4013      	ands	r3, r2
 8001066:	d00e      	beq.n	8001086 <HAL_FDCAN_IRQHandler+0x17c>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8001068:	69bb      	ldr	r3, [r7, #24]
 800106a:	0a5b      	lsrs	r3, r3, #9
 800106c:	001a      	movs	r2, r3
 800106e:	2301      	movs	r3, #1
 8001070:	4013      	ands	r3, r2
 8001072:	d008      	beq.n	8001086 <HAL_FDCAN_IRQHandler+0x17c>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	2280      	movs	r2, #128	; 0x80
 800107a:	0092      	lsls	r2, r2, #2
 800107c:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	0018      	movs	r0, r3
 8001082:	f7ff fa07 	bl	8000494 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	09db      	lsrs	r3, r3, #7
 800108a:	001a      	movs	r2, r3
 800108c:	2301      	movs	r3, #1
 800108e:	4013      	ands	r3, r2
 8001090:	d01b      	beq.n	80010ca <HAL_FDCAN_IRQHandler+0x1c0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8001092:	69bb      	ldr	r3, [r7, #24]
 8001094:	09db      	lsrs	r3, r3, #7
 8001096:	001a      	movs	r2, r3
 8001098:	2301      	movs	r3, #1
 800109a:	4013      	ands	r3, r2
 800109c:	d015      	beq.n	80010ca <HAL_FDCAN_IRQHandler+0x1c0>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	22d4      	movs	r2, #212	; 0xd4
 80010a4:	589b      	ldr	r3, [r3, r2]
 80010a6:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	22dc      	movs	r2, #220	; 0xdc
 80010ae:	589a      	ldr	r2, [r3, r2]
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	4013      	ands	r3, r2
 80010b4:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	2280      	movs	r2, #128	; 0x80
 80010bc:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80010be:	68fa      	ldr	r2, [r7, #12]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	0011      	movs	r1, r2
 80010c4:	0018      	movs	r0, r3
 80010c6:	f000 f882 	bl	80011ce <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	0b5b      	lsrs	r3, r3, #13
 80010ce:	001a      	movs	r2, r3
 80010d0:	2301      	movs	r3, #1
 80010d2:	4013      	ands	r3, r2
 80010d4:	d00e      	beq.n	80010f4 <HAL_FDCAN_IRQHandler+0x1ea>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80010d6:	69bb      	ldr	r3, [r7, #24]
 80010d8:	0b5b      	lsrs	r3, r3, #13
 80010da:	001a      	movs	r2, r3
 80010dc:	2301      	movs	r3, #1
 80010de:	4013      	ands	r3, r2
 80010e0:	d008      	beq.n	80010f4 <HAL_FDCAN_IRQHandler+0x1ea>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	2280      	movs	r2, #128	; 0x80
 80010e8:	0192      	lsls	r2, r2, #6
 80010ea:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	0018      	movs	r0, r3
 80010f0:	f000 f87f 	bl	80011f2 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	0bdb      	lsrs	r3, r3, #15
 80010f8:	001a      	movs	r2, r3
 80010fa:	2301      	movs	r3, #1
 80010fc:	4013      	ands	r3, r2
 80010fe:	d00e      	beq.n	800111e <HAL_FDCAN_IRQHandler+0x214>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8001100:	69bb      	ldr	r3, [r7, #24]
 8001102:	0bdb      	lsrs	r3, r3, #15
 8001104:	001a      	movs	r2, r3
 8001106:	2301      	movs	r3, #1
 8001108:	4013      	ands	r3, r2
 800110a:	d008      	beq.n	800111e <HAL_FDCAN_IRQHandler+0x214>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	2280      	movs	r2, #128	; 0x80
 8001112:	0212      	lsls	r2, r2, #8
 8001114:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	0018      	movs	r0, r3
 800111a:	f000 f872 	bl	8001202 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	0b9b      	lsrs	r3, r3, #14
 8001122:	001a      	movs	r2, r3
 8001124:	2301      	movs	r3, #1
 8001126:	4013      	ands	r3, r2
 8001128:	d010      	beq.n	800114c <HAL_FDCAN_IRQHandler+0x242>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800112a:	69bb      	ldr	r3, [r7, #24]
 800112c:	0b9b      	lsrs	r3, r3, #14
 800112e:	001a      	movs	r2, r3
 8001130:	2301      	movs	r3, #1
 8001132:	4013      	ands	r3, r2
 8001134:	d00a      	beq.n	800114c <HAL_FDCAN_IRQHandler+0x242>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2280      	movs	r2, #128	; 0x80
 800113c:	01d2      	lsls	r2, r2, #7
 800113e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001144:	2280      	movs	r2, #128	; 0x80
 8001146:	431a      	orrs	r2, r3
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800114c:	69fb      	ldr	r3, [r7, #28]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d009      	beq.n	8001166 <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	69fa      	ldr	r2, [r7, #28]
 8001158:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800115a:	69fa      	ldr	r2, [r7, #28]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	0011      	movs	r1, r2
 8001160:	0018      	movs	r0, r3
 8001162:	f000 f866 	bl	8001232 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8001166:	6a3b      	ldr	r3, [r7, #32]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d009      	beq.n	8001180 <HAL_FDCAN_IRQHandler+0x276>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	6a3a      	ldr	r2, [r7, #32]
 8001172:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001178:	6a3b      	ldr	r3, [r7, #32]
 800117a:	431a      	orrs	r2, r3
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001184:	2b00      	cmp	r3, #0
 8001186:	d003      	beq.n	8001190 <HAL_FDCAN_IRQHandler+0x286>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	0018      	movs	r0, r3
 800118c:	f000 f849 	bl	8001222 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8001190:	46c0      	nop			; (mov r8, r8)
 8001192:	46bd      	mov	sp, r7
 8001194:	b00c      	add	sp, #48	; 0x30
 8001196:	bd80      	pop	{r7, pc}

08001198 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80011a2:	46c0      	nop			; (mov r8, r8)
 80011a4:	46bd      	mov	sp, r7
 80011a6:	b002      	add	sp, #8
 80011a8:	bd80      	pop	{r7, pc}

080011aa <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80011aa:	b580      	push	{r7, lr}
 80011ac:	b082      	sub	sp, #8
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	6078      	str	r0, [r7, #4]
 80011b2:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 80011b4:	46c0      	nop			; (mov r8, r8)
 80011b6:	46bd      	mov	sp, r7
 80011b8:	b002      	add	sp, #8
 80011ba:	bd80      	pop	{r7, pc}

080011bc <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
 80011c4:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80011c6:	46c0      	nop			; (mov r8, r8)
 80011c8:	46bd      	mov	sp, r7
 80011ca:	b002      	add	sp, #8
 80011cc:	bd80      	pop	{r7, pc}

080011ce <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b082      	sub	sp, #8
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
 80011d6:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80011d8:	46c0      	nop			; (mov r8, r8)
 80011da:	46bd      	mov	sp, r7
 80011dc:	b002      	add	sp, #8
 80011de:	bd80      	pop	{r7, pc}

080011e0 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80011ea:	46c0      	nop			; (mov r8, r8)
 80011ec:	46bd      	mov	sp, r7
 80011ee:	b002      	add	sp, #8
 80011f0:	bd80      	pop	{r7, pc}

080011f2 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80011f2:	b580      	push	{r7, lr}
 80011f4:	b082      	sub	sp, #8
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80011fa:	46c0      	nop			; (mov r8, r8)
 80011fc:	46bd      	mov	sp, r7
 80011fe:	b002      	add	sp, #8
 8001200:	bd80      	pop	{r7, pc}

08001202 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001202:	b580      	push	{r7, lr}
 8001204:	b082      	sub	sp, #8
 8001206:	af00      	add	r7, sp, #0
 8001208:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800120a:	46c0      	nop			; (mov r8, r8)
 800120c:	46bd      	mov	sp, r7
 800120e:	b002      	add	sp, #8
 8001210:	bd80      	pop	{r7, pc}

08001212 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001212:	b580      	push	{r7, lr}
 8001214:	b082      	sub	sp, #8
 8001216:	af00      	add	r7, sp, #0
 8001218:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800121a:	46c0      	nop			; (mov r8, r8)
 800121c:	46bd      	mov	sp, r7
 800121e:	b002      	add	sp, #8
 8001220:	bd80      	pop	{r7, pc}

08001222 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001222:	b580      	push	{r7, lr}
 8001224:	b082      	sub	sp, #8
 8001226:	af00      	add	r7, sp, #0
 8001228:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800122a:	46c0      	nop			; (mov r8, r8)
 800122c:	46bd      	mov	sp, r7
 800122e:	b002      	add	sp, #8
 8001230:	bd80      	pop	{r7, pc}

08001232 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8001232:	b580      	push	{r7, lr}
 8001234:	b082      	sub	sp, #8
 8001236:	af00      	add	r7, sp, #0
 8001238:	6078      	str	r0, [r7, #4]
 800123a:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800123c:	46c0      	nop			; (mov r8, r8)
 800123e:	46bd      	mov	sp, r7
 8001240:	b002      	add	sp, #8
 8001242:	bd80      	pop	{r7, pc}

08001244 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800124c:	4b2f      	ldr	r3, [pc, #188]	; (800130c <FDCAN_CalcultateRamBlockAddresses+0xc8>)
 800124e:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a2e      	ldr	r2, [pc, #184]	; (8001310 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d105      	bne.n	8001266 <FDCAN_CalcultateRamBlockAddresses+0x22>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	22d4      	movs	r2, #212	; 0xd4
 800125e:	0092      	lsls	r2, r2, #2
 8001260:	4694      	mov	ip, r2
 8001262:	4463      	add	r3, ip
 8001264:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	68ba      	ldr	r2, [r7, #8]
 800126a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	2280      	movs	r2, #128	; 0x80
 8001272:	589b      	ldr	r3, [r3, r2]
 8001274:	4a27      	ldr	r2, [pc, #156]	; (8001314 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8001276:	4013      	ands	r3, r2
 8001278:	0019      	movs	r1, r3
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800127e:	041a      	lsls	r2, r3, #16
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	430a      	orrs	r2, r1
 8001286:	2180      	movs	r1, #128	; 0x80
 8001288:	505a      	str	r2, [r3, r1]

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	3370      	adds	r3, #112	; 0x70
 800128e:	001a      	movs	r2, r3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	2280      	movs	r2, #128	; 0x80
 800129a:	589b      	ldr	r3, [r3, r2]
 800129c:	4a1e      	ldr	r2, [pc, #120]	; (8001318 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 800129e:	4013      	ands	r3, r2
 80012a0:	0019      	movs	r1, r3
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012a6:	061a      	lsls	r2, r3, #24
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	430a      	orrs	r2, r1
 80012ae:	2180      	movs	r1, #128	; 0x80
 80012b0:	505a      	str	r2, [r3, r1]

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80012b2:	68bb      	ldr	r3, [r7, #8]
 80012b4:	33b0      	adds	r3, #176	; 0xb0
 80012b6:	001a      	movs	r2, r3
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	3389      	adds	r3, #137	; 0x89
 80012c0:	33ff      	adds	r3, #255	; 0xff
 80012c2:	001a      	movs	r2, r3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80012c8:	68bb      	ldr	r3, [r7, #8]
 80012ca:	2298      	movs	r2, #152	; 0x98
 80012cc:	0092      	lsls	r2, r2, #2
 80012ce:	189a      	adds	r2, r3, r2
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	229e      	movs	r2, #158	; 0x9e
 80012d8:	0092      	lsls	r2, r2, #2
 80012da:	189a      	adds	r2, r3, r2
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	e005      	b.n	80012f2 <FDCAN_CalcultateRamBlockAddresses+0xae>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	3304      	adds	r3, #4
 80012f0:	60fb      	str	r3, [r7, #12]
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	22d4      	movs	r2, #212	; 0xd4
 80012f6:	0092      	lsls	r2, r2, #2
 80012f8:	4694      	mov	ip, r2
 80012fa:	4463      	add	r3, ip
 80012fc:	68fa      	ldr	r2, [r7, #12]
 80012fe:	429a      	cmp	r2, r3
 8001300:	d3f1      	bcc.n	80012e6 <FDCAN_CalcultateRamBlockAddresses+0xa2>
  }
}
 8001302:	46c0      	nop			; (mov r8, r8)
 8001304:	46c0      	nop			; (mov r8, r8)
 8001306:	46bd      	mov	sp, r7
 8001308:	b004      	add	sp, #16
 800130a:	bd80      	pop	{r7, pc}
 800130c:	4000b400 	.word	0x4000b400
 8001310:	40006800 	.word	0x40006800
 8001314:	ffe0ffff 	.word	0xffe0ffff
 8001318:	f0ffffff 	.word	0xf0ffffff

0800131c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b088      	sub	sp, #32
 8001320:	af00      	add	r7, sp, #0
 8001322:	60f8      	str	r0, [r7, #12]
 8001324:	60b9      	str	r1, [r7, #8]
 8001326:	607a      	str	r2, [r7, #4]
 8001328:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800132a:	68bb      	ldr	r3, [r7, #8]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d10a      	bne.n	8001348 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001332:	68bb      	ldr	r3, [r7, #8]
 8001334:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8001336:	68bb      	ldr	r3, [r7, #8]
 8001338:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800133a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001342:	4313      	orrs	r3, r2
 8001344:	61fb      	str	r3, [r7, #28]
 8001346:	e00b      	b.n	8001360 <FDCAN_CopyMessageToRAM+0x44>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8001350:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8001356:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001358:	2280      	movs	r2, #128	; 0x80
 800135a:	05d2      	lsls	r2, r2, #23
 800135c:	4313      	orrs	r3, r2
 800135e:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	6a1b      	ldr	r3, [r3, #32]
 8001364:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8001366:	68bb      	ldr	r3, [r7, #8]
 8001368:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800136a:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8001370:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8001372:	68bb      	ldr	r3, [r7, #8]
 8001374:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8001376:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8001378:	68bb      	ldr	r3, [r7, #8]
 800137a:	68db      	ldr	r3, [r3, #12]
 800137c:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800137e:	4313      	orrs	r3, r2
 8001380:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8001386:	683a      	ldr	r2, [r7, #0]
 8001388:	0013      	movs	r3, r2
 800138a:	00db      	lsls	r3, r3, #3
 800138c:	189b      	adds	r3, r3, r2
 800138e:	00db      	lsls	r3, r3, #3
 8001390:	18cb      	adds	r3, r1, r3
 8001392:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8001394:	69bb      	ldr	r3, [r7, #24]
 8001396:	69fa      	ldr	r2, [r7, #28]
 8001398:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800139a:	69bb      	ldr	r3, [r7, #24]
 800139c:	3304      	adds	r3, #4
 800139e:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80013a0:	69bb      	ldr	r3, [r7, #24]
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80013a6:	69bb      	ldr	r3, [r7, #24]
 80013a8:	3304      	adds	r3, #4
 80013aa:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80013ac:	2300      	movs	r3, #0
 80013ae:	617b      	str	r3, [r7, #20]
 80013b0:	e020      	b.n	80013f4 <FDCAN_CopyMessageToRAM+0xd8>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	3303      	adds	r3, #3
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	18d3      	adds	r3, r2, r3
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	3302      	adds	r3, #2
 80013c2:	6879      	ldr	r1, [r7, #4]
 80013c4:	18cb      	adds	r3, r1, r3
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80013ca:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	3301      	adds	r3, #1
 80013d0:	6879      	ldr	r1, [r7, #4]
 80013d2:	18cb      	adds	r3, r1, r3
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80013d8:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80013da:	6879      	ldr	r1, [r7, #4]
 80013dc:	697a      	ldr	r2, [r7, #20]
 80013de:	188a      	adds	r2, r1, r2
 80013e0:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80013e2:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80013e4:	69bb      	ldr	r3, [r7, #24]
 80013e6:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80013e8:	69bb      	ldr	r3, [r7, #24]
 80013ea:	3304      	adds	r3, #4
 80013ec:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	3304      	adds	r3, #4
 80013f2:	617b      	str	r3, [r7, #20]
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	4a05      	ldr	r2, [pc, #20]	; (8001410 <FDCAN_CopyMessageToRAM+0xf4>)
 80013fa:	5cd3      	ldrb	r3, [r2, r3]
 80013fc:	001a      	movs	r2, r3
 80013fe:	697b      	ldr	r3, [r7, #20]
 8001400:	4293      	cmp	r3, r2
 8001402:	d3d6      	bcc.n	80013b2 <FDCAN_CopyMessageToRAM+0x96>
  }
}
 8001404:	46c0      	nop			; (mov r8, r8)
 8001406:	46c0      	nop			; (mov r8, r8)
 8001408:	46bd      	mov	sp, r7
 800140a:	b008      	add	sp, #32
 800140c:	bd80      	pop	{r7, pc}
 800140e:	46c0      	nop			; (mov r8, r8)
 8001410:	080026d8 	.word	0x080026d8

08001414 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b086      	sub	sp, #24
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800141e:	2300      	movs	r3, #0
 8001420:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001422:	e14d      	b.n	80016c0 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	2101      	movs	r1, #1
 800142a:	697a      	ldr	r2, [r7, #20]
 800142c:	4091      	lsls	r1, r2
 800142e:	000a      	movs	r2, r1
 8001430:	4013      	ands	r3, r2
 8001432:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d100      	bne.n	800143c <HAL_GPIO_Init+0x28>
 800143a:	e13e      	b.n	80016ba <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	2203      	movs	r2, #3
 8001442:	4013      	ands	r3, r2
 8001444:	2b01      	cmp	r3, #1
 8001446:	d005      	beq.n	8001454 <HAL_GPIO_Init+0x40>
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	2203      	movs	r2, #3
 800144e:	4013      	ands	r3, r2
 8001450:	2b02      	cmp	r3, #2
 8001452:	d130      	bne.n	80014b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	689b      	ldr	r3, [r3, #8]
 8001458:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	005b      	lsls	r3, r3, #1
 800145e:	2203      	movs	r2, #3
 8001460:	409a      	lsls	r2, r3
 8001462:	0013      	movs	r3, r2
 8001464:	43da      	mvns	r2, r3
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	4013      	ands	r3, r2
 800146a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	68da      	ldr	r2, [r3, #12]
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	005b      	lsls	r3, r3, #1
 8001474:	409a      	lsls	r2, r3
 8001476:	0013      	movs	r3, r2
 8001478:	693a      	ldr	r2, [r7, #16]
 800147a:	4313      	orrs	r3, r2
 800147c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	693a      	ldr	r2, [r7, #16]
 8001482:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800148a:	2201      	movs	r2, #1
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	409a      	lsls	r2, r3
 8001490:	0013      	movs	r3, r2
 8001492:	43da      	mvns	r2, r3
 8001494:	693b      	ldr	r3, [r7, #16]
 8001496:	4013      	ands	r3, r2
 8001498:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	091b      	lsrs	r3, r3, #4
 80014a0:	2201      	movs	r2, #1
 80014a2:	401a      	ands	r2, r3
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	409a      	lsls	r2, r3
 80014a8:	0013      	movs	r3, r2
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	4313      	orrs	r3, r2
 80014ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	693a      	ldr	r2, [r7, #16]
 80014b4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	2203      	movs	r2, #3
 80014bc:	4013      	ands	r3, r2
 80014be:	2b03      	cmp	r3, #3
 80014c0:	d017      	beq.n	80014f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	68db      	ldr	r3, [r3, #12]
 80014c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	005b      	lsls	r3, r3, #1
 80014cc:	2203      	movs	r2, #3
 80014ce:	409a      	lsls	r2, r3
 80014d0:	0013      	movs	r3, r2
 80014d2:	43da      	mvns	r2, r3
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	4013      	ands	r3, r2
 80014d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	689a      	ldr	r2, [r3, #8]
 80014de:	697b      	ldr	r3, [r7, #20]
 80014e0:	005b      	lsls	r3, r3, #1
 80014e2:	409a      	lsls	r2, r3
 80014e4:	0013      	movs	r3, r2
 80014e6:	693a      	ldr	r2, [r7, #16]
 80014e8:	4313      	orrs	r3, r2
 80014ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	693a      	ldr	r2, [r7, #16]
 80014f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	2203      	movs	r2, #3
 80014f8:	4013      	ands	r3, r2
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d123      	bne.n	8001546 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	08da      	lsrs	r2, r3, #3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	3208      	adds	r2, #8
 8001506:	0092      	lsls	r2, r2, #2
 8001508:	58d3      	ldr	r3, [r2, r3]
 800150a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	2207      	movs	r2, #7
 8001510:	4013      	ands	r3, r2
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	220f      	movs	r2, #15
 8001516:	409a      	lsls	r2, r3
 8001518:	0013      	movs	r3, r2
 800151a:	43da      	mvns	r2, r3
 800151c:	693b      	ldr	r3, [r7, #16]
 800151e:	4013      	ands	r3, r2
 8001520:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	691a      	ldr	r2, [r3, #16]
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	2107      	movs	r1, #7
 800152a:	400b      	ands	r3, r1
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	409a      	lsls	r2, r3
 8001530:	0013      	movs	r3, r2
 8001532:	693a      	ldr	r2, [r7, #16]
 8001534:	4313      	orrs	r3, r2
 8001536:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	08da      	lsrs	r2, r3, #3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	3208      	adds	r2, #8
 8001540:	0092      	lsls	r2, r2, #2
 8001542:	6939      	ldr	r1, [r7, #16]
 8001544:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	2203      	movs	r2, #3
 8001552:	409a      	lsls	r2, r3
 8001554:	0013      	movs	r3, r2
 8001556:	43da      	mvns	r2, r3
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	4013      	ands	r3, r2
 800155c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	2203      	movs	r2, #3
 8001564:	401a      	ands	r2, r3
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	005b      	lsls	r3, r3, #1
 800156a:	409a      	lsls	r2, r3
 800156c:	0013      	movs	r3, r2
 800156e:	693a      	ldr	r2, [r7, #16]
 8001570:	4313      	orrs	r3, r2
 8001572:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	693a      	ldr	r2, [r7, #16]
 8001578:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	685a      	ldr	r2, [r3, #4]
 800157e:	23c0      	movs	r3, #192	; 0xc0
 8001580:	029b      	lsls	r3, r3, #10
 8001582:	4013      	ands	r3, r2
 8001584:	d100      	bne.n	8001588 <HAL_GPIO_Init+0x174>
 8001586:	e098      	b.n	80016ba <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001588:	4a53      	ldr	r2, [pc, #332]	; (80016d8 <HAL_GPIO_Init+0x2c4>)
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	089b      	lsrs	r3, r3, #2
 800158e:	3318      	adds	r3, #24
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	589b      	ldr	r3, [r3, r2]
 8001594:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	2203      	movs	r2, #3
 800159a:	4013      	ands	r3, r2
 800159c:	00db      	lsls	r3, r3, #3
 800159e:	220f      	movs	r2, #15
 80015a0:	409a      	lsls	r2, r3
 80015a2:	0013      	movs	r3, r2
 80015a4:	43da      	mvns	r2, r3
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	4013      	ands	r3, r2
 80015aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80015ac:	687a      	ldr	r2, [r7, #4]
 80015ae:	23a0      	movs	r3, #160	; 0xa0
 80015b0:	05db      	lsls	r3, r3, #23
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d019      	beq.n	80015ea <HAL_GPIO_Init+0x1d6>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4a48      	ldr	r2, [pc, #288]	; (80016dc <HAL_GPIO_Init+0x2c8>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d013      	beq.n	80015e6 <HAL_GPIO_Init+0x1d2>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4a47      	ldr	r2, [pc, #284]	; (80016e0 <HAL_GPIO_Init+0x2cc>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d00d      	beq.n	80015e2 <HAL_GPIO_Init+0x1ce>
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	4a46      	ldr	r2, [pc, #280]	; (80016e4 <HAL_GPIO_Init+0x2d0>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d007      	beq.n	80015de <HAL_GPIO_Init+0x1ca>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	4a45      	ldr	r2, [pc, #276]	; (80016e8 <HAL_GPIO_Init+0x2d4>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d101      	bne.n	80015da <HAL_GPIO_Init+0x1c6>
 80015d6:	2304      	movs	r3, #4
 80015d8:	e008      	b.n	80015ec <HAL_GPIO_Init+0x1d8>
 80015da:	2305      	movs	r3, #5
 80015dc:	e006      	b.n	80015ec <HAL_GPIO_Init+0x1d8>
 80015de:	2303      	movs	r3, #3
 80015e0:	e004      	b.n	80015ec <HAL_GPIO_Init+0x1d8>
 80015e2:	2302      	movs	r3, #2
 80015e4:	e002      	b.n	80015ec <HAL_GPIO_Init+0x1d8>
 80015e6:	2301      	movs	r3, #1
 80015e8:	e000      	b.n	80015ec <HAL_GPIO_Init+0x1d8>
 80015ea:	2300      	movs	r3, #0
 80015ec:	697a      	ldr	r2, [r7, #20]
 80015ee:	2103      	movs	r1, #3
 80015f0:	400a      	ands	r2, r1
 80015f2:	00d2      	lsls	r2, r2, #3
 80015f4:	4093      	lsls	r3, r2
 80015f6:	693a      	ldr	r2, [r7, #16]
 80015f8:	4313      	orrs	r3, r2
 80015fa:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80015fc:	4936      	ldr	r1, [pc, #216]	; (80016d8 <HAL_GPIO_Init+0x2c4>)
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	089b      	lsrs	r3, r3, #2
 8001602:	3318      	adds	r3, #24
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800160a:	4b33      	ldr	r3, [pc, #204]	; (80016d8 <HAL_GPIO_Init+0x2c4>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	43da      	mvns	r2, r3
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	4013      	ands	r3, r2
 8001618:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	685a      	ldr	r2, [r3, #4]
 800161e:	2380      	movs	r3, #128	; 0x80
 8001620:	035b      	lsls	r3, r3, #13
 8001622:	4013      	ands	r3, r2
 8001624:	d003      	beq.n	800162e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8001626:	693a      	ldr	r2, [r7, #16]
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	4313      	orrs	r3, r2
 800162c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800162e:	4b2a      	ldr	r3, [pc, #168]	; (80016d8 <HAL_GPIO_Init+0x2c4>)
 8001630:	693a      	ldr	r2, [r7, #16]
 8001632:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001634:	4b28      	ldr	r3, [pc, #160]	; (80016d8 <HAL_GPIO_Init+0x2c4>)
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	43da      	mvns	r2, r3
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	4013      	ands	r3, r2
 8001642:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	685a      	ldr	r2, [r3, #4]
 8001648:	2380      	movs	r3, #128	; 0x80
 800164a:	039b      	lsls	r3, r3, #14
 800164c:	4013      	ands	r3, r2
 800164e:	d003      	beq.n	8001658 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8001650:	693a      	ldr	r2, [r7, #16]
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	4313      	orrs	r3, r2
 8001656:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001658:	4b1f      	ldr	r3, [pc, #124]	; (80016d8 <HAL_GPIO_Init+0x2c4>)
 800165a:	693a      	ldr	r2, [r7, #16]
 800165c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800165e:	4a1e      	ldr	r2, [pc, #120]	; (80016d8 <HAL_GPIO_Init+0x2c4>)
 8001660:	2384      	movs	r3, #132	; 0x84
 8001662:	58d3      	ldr	r3, [r2, r3]
 8001664:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	43da      	mvns	r2, r3
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	4013      	ands	r3, r2
 800166e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	685a      	ldr	r2, [r3, #4]
 8001674:	2380      	movs	r3, #128	; 0x80
 8001676:	029b      	lsls	r3, r3, #10
 8001678:	4013      	ands	r3, r2
 800167a:	d003      	beq.n	8001684 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800167c:	693a      	ldr	r2, [r7, #16]
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	4313      	orrs	r3, r2
 8001682:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001684:	4914      	ldr	r1, [pc, #80]	; (80016d8 <HAL_GPIO_Init+0x2c4>)
 8001686:	2284      	movs	r2, #132	; 0x84
 8001688:	693b      	ldr	r3, [r7, #16]
 800168a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800168c:	4a12      	ldr	r2, [pc, #72]	; (80016d8 <HAL_GPIO_Init+0x2c4>)
 800168e:	2380      	movs	r3, #128	; 0x80
 8001690:	58d3      	ldr	r3, [r2, r3]
 8001692:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	43da      	mvns	r2, r3
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	4013      	ands	r3, r2
 800169c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	685a      	ldr	r2, [r3, #4]
 80016a2:	2380      	movs	r3, #128	; 0x80
 80016a4:	025b      	lsls	r3, r3, #9
 80016a6:	4013      	ands	r3, r2
 80016a8:	d003      	beq.n	80016b2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80016aa:	693a      	ldr	r2, [r7, #16]
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	4313      	orrs	r3, r2
 80016b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80016b2:	4909      	ldr	r1, [pc, #36]	; (80016d8 <HAL_GPIO_Init+0x2c4>)
 80016b4:	2280      	movs	r2, #128	; 0x80
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	3301      	adds	r3, #1
 80016be:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	40da      	lsrs	r2, r3
 80016c8:	1e13      	subs	r3, r2, #0
 80016ca:	d000      	beq.n	80016ce <HAL_GPIO_Init+0x2ba>
 80016cc:	e6aa      	b.n	8001424 <HAL_GPIO_Init+0x10>
  }
}
 80016ce:	46c0      	nop			; (mov r8, r8)
 80016d0:	46c0      	nop			; (mov r8, r8)
 80016d2:	46bd      	mov	sp, r7
 80016d4:	b006      	add	sp, #24
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	40021800 	.word	0x40021800
 80016dc:	50000400 	.word	0x50000400
 80016e0:	50000800 	.word	0x50000800
 80016e4:	50000c00 	.word	0x50000c00
 80016e8:	50001000 	.word	0x50001000

080016ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	0008      	movs	r0, r1
 80016f6:	0011      	movs	r1, r2
 80016f8:	1cbb      	adds	r3, r7, #2
 80016fa:	1c02      	adds	r2, r0, #0
 80016fc:	801a      	strh	r2, [r3, #0]
 80016fe:	1c7b      	adds	r3, r7, #1
 8001700:	1c0a      	adds	r2, r1, #0
 8001702:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001704:	1c7b      	adds	r3, r7, #1
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d004      	beq.n	8001716 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800170c:	1cbb      	adds	r3, r7, #2
 800170e:	881a      	ldrh	r2, [r3, #0]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001714:	e003      	b.n	800171e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001716:	1cbb      	adds	r3, r7, #2
 8001718:	881a      	ldrh	r2, [r3, #0]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800171e:	46c0      	nop			; (mov r8, r8)
 8001720:	46bd      	mov	sp, r7
 8001722:	b002      	add	sp, #8
 8001724:	bd80      	pop	{r7, pc}

08001726 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001726:	b580      	push	{r7, lr}
 8001728:	b084      	sub	sp, #16
 800172a:	af00      	add	r7, sp, #0
 800172c:	6078      	str	r0, [r7, #4]
 800172e:	000a      	movs	r2, r1
 8001730:	1cbb      	adds	r3, r7, #2
 8001732:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	695b      	ldr	r3, [r3, #20]
 8001738:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800173a:	1cbb      	adds	r3, r7, #2
 800173c:	881b      	ldrh	r3, [r3, #0]
 800173e:	68fa      	ldr	r2, [r7, #12]
 8001740:	4013      	ands	r3, r2
 8001742:	041a      	lsls	r2, r3, #16
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	43db      	mvns	r3, r3
 8001748:	1cb9      	adds	r1, r7, #2
 800174a:	8809      	ldrh	r1, [r1, #0]
 800174c:	400b      	ands	r3, r1
 800174e:	431a      	orrs	r2, r3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	619a      	str	r2, [r3, #24]
}
 8001754:	46c0      	nop			; (mov r8, r8)
 8001756:	46bd      	mov	sp, r7
 8001758:	b004      	add	sp, #16
 800175a:	bd80      	pop	{r7, pc}

0800175c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b084      	sub	sp, #16
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001764:	4b19      	ldr	r3, [pc, #100]	; (80017cc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a19      	ldr	r2, [pc, #100]	; (80017d0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800176a:	4013      	ands	r3, r2
 800176c:	0019      	movs	r1, r3
 800176e:	4b17      	ldr	r3, [pc, #92]	; (80017cc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	430a      	orrs	r2, r1
 8001774:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	2380      	movs	r3, #128	; 0x80
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	429a      	cmp	r2, r3
 800177e:	d11f      	bne.n	80017c0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001780:	4b14      	ldr	r3, [pc, #80]	; (80017d4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	0013      	movs	r3, r2
 8001786:	005b      	lsls	r3, r3, #1
 8001788:	189b      	adds	r3, r3, r2
 800178a:	005b      	lsls	r3, r3, #1
 800178c:	4912      	ldr	r1, [pc, #72]	; (80017d8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800178e:	0018      	movs	r0, r3
 8001790:	f7fe fcb8 	bl	8000104 <__udivsi3>
 8001794:	0003      	movs	r3, r0
 8001796:	3301      	adds	r3, #1
 8001798:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800179a:	e008      	b.n	80017ae <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d003      	beq.n	80017aa <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	3b01      	subs	r3, #1
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	e001      	b.n	80017ae <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80017aa:	2303      	movs	r3, #3
 80017ac:	e009      	b.n	80017c2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80017ae:	4b07      	ldr	r3, [pc, #28]	; (80017cc <HAL_PWREx_ControlVoltageScaling+0x70>)
 80017b0:	695a      	ldr	r2, [r3, #20]
 80017b2:	2380      	movs	r3, #128	; 0x80
 80017b4:	00db      	lsls	r3, r3, #3
 80017b6:	401a      	ands	r2, r3
 80017b8:	2380      	movs	r3, #128	; 0x80
 80017ba:	00db      	lsls	r3, r3, #3
 80017bc:	429a      	cmp	r2, r3
 80017be:	d0ed      	beq.n	800179c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80017c0:	2300      	movs	r3, #0
}
 80017c2:	0018      	movs	r0, r3
 80017c4:	46bd      	mov	sp, r7
 80017c6:	b004      	add	sp, #16
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	46c0      	nop			; (mov r8, r8)
 80017cc:	40007000 	.word	0x40007000
 80017d0:	fffff9ff 	.word	0xfffff9ff
 80017d4:	20000000 	.word	0x20000000
 80017d8:	000f4240 	.word	0x000f4240

080017dc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b088      	sub	sp, #32
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d102      	bne.n	80017f0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	f000 fb50 	bl	8001e90 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	2201      	movs	r2, #1
 80017f6:	4013      	ands	r3, r2
 80017f8:	d100      	bne.n	80017fc <HAL_RCC_OscConfig+0x20>
 80017fa:	e07c      	b.n	80018f6 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017fc:	4bc3      	ldr	r3, [pc, #780]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	2238      	movs	r2, #56	; 0x38
 8001802:	4013      	ands	r3, r2
 8001804:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001806:	4bc1      	ldr	r3, [pc, #772]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001808:	68db      	ldr	r3, [r3, #12]
 800180a:	2203      	movs	r2, #3
 800180c:	4013      	ands	r3, r2
 800180e:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001810:	69bb      	ldr	r3, [r7, #24]
 8001812:	2b10      	cmp	r3, #16
 8001814:	d102      	bne.n	800181c <HAL_RCC_OscConfig+0x40>
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	2b03      	cmp	r3, #3
 800181a:	d002      	beq.n	8001822 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800181c:	69bb      	ldr	r3, [r7, #24]
 800181e:	2b08      	cmp	r3, #8
 8001820:	d10b      	bne.n	800183a <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001822:	4bba      	ldr	r3, [pc, #744]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	2380      	movs	r3, #128	; 0x80
 8001828:	029b      	lsls	r3, r3, #10
 800182a:	4013      	ands	r3, r2
 800182c:	d062      	beq.n	80018f4 <HAL_RCC_OscConfig+0x118>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d15e      	bne.n	80018f4 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e32a      	b.n	8001e90 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	685a      	ldr	r2, [r3, #4]
 800183e:	2380      	movs	r3, #128	; 0x80
 8001840:	025b      	lsls	r3, r3, #9
 8001842:	429a      	cmp	r2, r3
 8001844:	d107      	bne.n	8001856 <HAL_RCC_OscConfig+0x7a>
 8001846:	4bb1      	ldr	r3, [pc, #708]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	4bb0      	ldr	r3, [pc, #704]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 800184c:	2180      	movs	r1, #128	; 0x80
 800184e:	0249      	lsls	r1, r1, #9
 8001850:	430a      	orrs	r2, r1
 8001852:	601a      	str	r2, [r3, #0]
 8001854:	e020      	b.n	8001898 <HAL_RCC_OscConfig+0xbc>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685a      	ldr	r2, [r3, #4]
 800185a:	23a0      	movs	r3, #160	; 0xa0
 800185c:	02db      	lsls	r3, r3, #11
 800185e:	429a      	cmp	r2, r3
 8001860:	d10e      	bne.n	8001880 <HAL_RCC_OscConfig+0xa4>
 8001862:	4baa      	ldr	r3, [pc, #680]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	4ba9      	ldr	r3, [pc, #676]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001868:	2180      	movs	r1, #128	; 0x80
 800186a:	02c9      	lsls	r1, r1, #11
 800186c:	430a      	orrs	r2, r1
 800186e:	601a      	str	r2, [r3, #0]
 8001870:	4ba6      	ldr	r3, [pc, #664]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	4ba5      	ldr	r3, [pc, #660]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001876:	2180      	movs	r1, #128	; 0x80
 8001878:	0249      	lsls	r1, r1, #9
 800187a:	430a      	orrs	r2, r1
 800187c:	601a      	str	r2, [r3, #0]
 800187e:	e00b      	b.n	8001898 <HAL_RCC_OscConfig+0xbc>
 8001880:	4ba2      	ldr	r3, [pc, #648]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	4ba1      	ldr	r3, [pc, #644]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001886:	49a2      	ldr	r1, [pc, #648]	; (8001b10 <HAL_RCC_OscConfig+0x334>)
 8001888:	400a      	ands	r2, r1
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	4b9f      	ldr	r3, [pc, #636]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	4b9e      	ldr	r3, [pc, #632]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001892:	49a0      	ldr	r1, [pc, #640]	; (8001b14 <HAL_RCC_OscConfig+0x338>)
 8001894:	400a      	ands	r2, r1
 8001896:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d014      	beq.n	80018ca <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018a0:	f7fe ff80 	bl	80007a4 <HAL_GetTick>
 80018a4:	0003      	movs	r3, r0
 80018a6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018a8:	e008      	b.n	80018bc <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018aa:	f7fe ff7b 	bl	80007a4 <HAL_GetTick>
 80018ae:	0002      	movs	r2, r0
 80018b0:	693b      	ldr	r3, [r7, #16]
 80018b2:	1ad3      	subs	r3, r2, r3
 80018b4:	2b64      	cmp	r3, #100	; 0x64
 80018b6:	d901      	bls.n	80018bc <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80018b8:	2303      	movs	r3, #3
 80018ba:	e2e9      	b.n	8001e90 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018bc:	4b93      	ldr	r3, [pc, #588]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	2380      	movs	r3, #128	; 0x80
 80018c2:	029b      	lsls	r3, r3, #10
 80018c4:	4013      	ands	r3, r2
 80018c6:	d0f0      	beq.n	80018aa <HAL_RCC_OscConfig+0xce>
 80018c8:	e015      	b.n	80018f6 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018ca:	f7fe ff6b 	bl	80007a4 <HAL_GetTick>
 80018ce:	0003      	movs	r3, r0
 80018d0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80018d2:	e008      	b.n	80018e6 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018d4:	f7fe ff66 	bl	80007a4 <HAL_GetTick>
 80018d8:	0002      	movs	r2, r0
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	1ad3      	subs	r3, r2, r3
 80018de:	2b64      	cmp	r3, #100	; 0x64
 80018e0:	d901      	bls.n	80018e6 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80018e2:	2303      	movs	r3, #3
 80018e4:	e2d4      	b.n	8001e90 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80018e6:	4b89      	ldr	r3, [pc, #548]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	2380      	movs	r3, #128	; 0x80
 80018ec:	029b      	lsls	r3, r3, #10
 80018ee:	4013      	ands	r3, r2
 80018f0:	d1f0      	bne.n	80018d4 <HAL_RCC_OscConfig+0xf8>
 80018f2:	e000      	b.n	80018f6 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018f4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2202      	movs	r2, #2
 80018fc:	4013      	ands	r3, r2
 80018fe:	d100      	bne.n	8001902 <HAL_RCC_OscConfig+0x126>
 8001900:	e099      	b.n	8001a36 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001902:	4b82      	ldr	r3, [pc, #520]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	2238      	movs	r2, #56	; 0x38
 8001908:	4013      	ands	r3, r2
 800190a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800190c:	4b7f      	ldr	r3, [pc, #508]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	2203      	movs	r2, #3
 8001912:	4013      	ands	r3, r2
 8001914:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001916:	69bb      	ldr	r3, [r7, #24]
 8001918:	2b10      	cmp	r3, #16
 800191a:	d102      	bne.n	8001922 <HAL_RCC_OscConfig+0x146>
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	2b02      	cmp	r3, #2
 8001920:	d002      	beq.n	8001928 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001922:	69bb      	ldr	r3, [r7, #24]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d135      	bne.n	8001994 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001928:	4b78      	ldr	r3, [pc, #480]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	2380      	movs	r3, #128	; 0x80
 800192e:	00db      	lsls	r3, r3, #3
 8001930:	4013      	ands	r3, r2
 8001932:	d005      	beq.n	8001940 <HAL_RCC_OscConfig+0x164>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d101      	bne.n	8001940 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e2a7      	b.n	8001e90 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001940:	4b72      	ldr	r3, [pc, #456]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	4a74      	ldr	r2, [pc, #464]	; (8001b18 <HAL_RCC_OscConfig+0x33c>)
 8001946:	4013      	ands	r3, r2
 8001948:	0019      	movs	r1, r3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	695b      	ldr	r3, [r3, #20]
 800194e:	021a      	lsls	r2, r3, #8
 8001950:	4b6e      	ldr	r3, [pc, #440]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001952:	430a      	orrs	r2, r1
 8001954:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001956:	69bb      	ldr	r3, [r7, #24]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d112      	bne.n	8001982 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800195c:	4b6b      	ldr	r3, [pc, #428]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a6e      	ldr	r2, [pc, #440]	; (8001b1c <HAL_RCC_OscConfig+0x340>)
 8001962:	4013      	ands	r3, r2
 8001964:	0019      	movs	r1, r3
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	691a      	ldr	r2, [r3, #16]
 800196a:	4b68      	ldr	r3, [pc, #416]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 800196c:	430a      	orrs	r2, r1
 800196e:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001970:	4b66      	ldr	r3, [pc, #408]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	0adb      	lsrs	r3, r3, #11
 8001976:	2207      	movs	r2, #7
 8001978:	4013      	ands	r3, r2
 800197a:	4a69      	ldr	r2, [pc, #420]	; (8001b20 <HAL_RCC_OscConfig+0x344>)
 800197c:	40da      	lsrs	r2, r3
 800197e:	4b69      	ldr	r3, [pc, #420]	; (8001b24 <HAL_RCC_OscConfig+0x348>)
 8001980:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001982:	4b69      	ldr	r3, [pc, #420]	; (8001b28 <HAL_RCC_OscConfig+0x34c>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	0018      	movs	r0, r3
 8001988:	f7fe feb0 	bl	80006ec <HAL_InitTick>
 800198c:	1e03      	subs	r3, r0, #0
 800198e:	d051      	beq.n	8001a34 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	e27d      	b.n	8001e90 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d030      	beq.n	80019fe <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800199c:	4b5b      	ldr	r3, [pc, #364]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a5e      	ldr	r2, [pc, #376]	; (8001b1c <HAL_RCC_OscConfig+0x340>)
 80019a2:	4013      	ands	r3, r2
 80019a4:	0019      	movs	r1, r3
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	691a      	ldr	r2, [r3, #16]
 80019aa:	4b58      	ldr	r3, [pc, #352]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 80019ac:	430a      	orrs	r2, r1
 80019ae:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80019b0:	4b56      	ldr	r3, [pc, #344]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	4b55      	ldr	r3, [pc, #340]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 80019b6:	2180      	movs	r1, #128	; 0x80
 80019b8:	0049      	lsls	r1, r1, #1
 80019ba:	430a      	orrs	r2, r1
 80019bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019be:	f7fe fef1 	bl	80007a4 <HAL_GetTick>
 80019c2:	0003      	movs	r3, r0
 80019c4:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019c6:	e008      	b.n	80019da <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019c8:	f7fe feec 	bl	80007a4 <HAL_GetTick>
 80019cc:	0002      	movs	r2, r0
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	2b02      	cmp	r3, #2
 80019d4:	d901      	bls.n	80019da <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80019d6:	2303      	movs	r3, #3
 80019d8:	e25a      	b.n	8001e90 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019da:	4b4c      	ldr	r3, [pc, #304]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	2380      	movs	r3, #128	; 0x80
 80019e0:	00db      	lsls	r3, r3, #3
 80019e2:	4013      	ands	r3, r2
 80019e4:	d0f0      	beq.n	80019c8 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019e6:	4b49      	ldr	r3, [pc, #292]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	4a4b      	ldr	r2, [pc, #300]	; (8001b18 <HAL_RCC_OscConfig+0x33c>)
 80019ec:	4013      	ands	r3, r2
 80019ee:	0019      	movs	r1, r3
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	695b      	ldr	r3, [r3, #20]
 80019f4:	021a      	lsls	r2, r3, #8
 80019f6:	4b45      	ldr	r3, [pc, #276]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 80019f8:	430a      	orrs	r2, r1
 80019fa:	605a      	str	r2, [r3, #4]
 80019fc:	e01b      	b.n	8001a36 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80019fe:	4b43      	ldr	r3, [pc, #268]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	4b42      	ldr	r3, [pc, #264]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001a04:	4949      	ldr	r1, [pc, #292]	; (8001b2c <HAL_RCC_OscConfig+0x350>)
 8001a06:	400a      	ands	r2, r1
 8001a08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a0a:	f7fe fecb 	bl	80007a4 <HAL_GetTick>
 8001a0e:	0003      	movs	r3, r0
 8001a10:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a12:	e008      	b.n	8001a26 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a14:	f7fe fec6 	bl	80007a4 <HAL_GetTick>
 8001a18:	0002      	movs	r2, r0
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	2b02      	cmp	r3, #2
 8001a20:	d901      	bls.n	8001a26 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e234      	b.n	8001e90 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a26:	4b39      	ldr	r3, [pc, #228]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	2380      	movs	r3, #128	; 0x80
 8001a2c:	00db      	lsls	r3, r3, #3
 8001a2e:	4013      	ands	r3, r2
 8001a30:	d1f0      	bne.n	8001a14 <HAL_RCC_OscConfig+0x238>
 8001a32:	e000      	b.n	8001a36 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a34:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	2208      	movs	r2, #8
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	d047      	beq.n	8001ad0 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001a40:	4b32      	ldr	r3, [pc, #200]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	2238      	movs	r2, #56	; 0x38
 8001a46:	4013      	ands	r3, r2
 8001a48:	2b18      	cmp	r3, #24
 8001a4a:	d10a      	bne.n	8001a62 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001a4c:	4b2f      	ldr	r3, [pc, #188]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001a4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a50:	2202      	movs	r2, #2
 8001a52:	4013      	ands	r3, r2
 8001a54:	d03c      	beq.n	8001ad0 <HAL_RCC_OscConfig+0x2f4>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	699b      	ldr	r3, [r3, #24]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d138      	bne.n	8001ad0 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e216      	b.n	8001e90 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	699b      	ldr	r3, [r3, #24]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d019      	beq.n	8001a9e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001a6a:	4b28      	ldr	r3, [pc, #160]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001a6c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a6e:	4b27      	ldr	r3, [pc, #156]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001a70:	2101      	movs	r1, #1
 8001a72:	430a      	orrs	r2, r1
 8001a74:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a76:	f7fe fe95 	bl	80007a4 <HAL_GetTick>
 8001a7a:	0003      	movs	r3, r0
 8001a7c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a7e:	e008      	b.n	8001a92 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a80:	f7fe fe90 	bl	80007a4 <HAL_GetTick>
 8001a84:	0002      	movs	r2, r0
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	2b02      	cmp	r3, #2
 8001a8c:	d901      	bls.n	8001a92 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	e1fe      	b.n	8001e90 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a92:	4b1e      	ldr	r3, [pc, #120]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001a94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a96:	2202      	movs	r2, #2
 8001a98:	4013      	ands	r3, r2
 8001a9a:	d0f1      	beq.n	8001a80 <HAL_RCC_OscConfig+0x2a4>
 8001a9c:	e018      	b.n	8001ad0 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001a9e:	4b1b      	ldr	r3, [pc, #108]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001aa0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001aa2:	4b1a      	ldr	r3, [pc, #104]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001aa4:	2101      	movs	r1, #1
 8001aa6:	438a      	bics	r2, r1
 8001aa8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aaa:	f7fe fe7b 	bl	80007a4 <HAL_GetTick>
 8001aae:	0003      	movs	r3, r0
 8001ab0:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ab2:	e008      	b.n	8001ac6 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ab4:	f7fe fe76 	bl	80007a4 <HAL_GetTick>
 8001ab8:	0002      	movs	r2, r0
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d901      	bls.n	8001ac6 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	e1e4      	b.n	8001e90 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ac6:	4b11      	ldr	r3, [pc, #68]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001ac8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001aca:	2202      	movs	r2, #2
 8001acc:	4013      	ands	r3, r2
 8001ace:	d1f1      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2204      	movs	r2, #4
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	d100      	bne.n	8001adc <HAL_RCC_OscConfig+0x300>
 8001ada:	e0c7      	b.n	8001c6c <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001adc:	231f      	movs	r3, #31
 8001ade:	18fb      	adds	r3, r7, r3
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001ae4:	4b09      	ldr	r3, [pc, #36]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	2238      	movs	r2, #56	; 0x38
 8001aea:	4013      	ands	r3, r2
 8001aec:	2b20      	cmp	r3, #32
 8001aee:	d11f      	bne.n	8001b30 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001af0:	4b06      	ldr	r3, [pc, #24]	; (8001b0c <HAL_RCC_OscConfig+0x330>)
 8001af2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001af4:	2202      	movs	r2, #2
 8001af6:	4013      	ands	r3, r2
 8001af8:	d100      	bne.n	8001afc <HAL_RCC_OscConfig+0x320>
 8001afa:	e0b7      	b.n	8001c6c <HAL_RCC_OscConfig+0x490>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d000      	beq.n	8001b06 <HAL_RCC_OscConfig+0x32a>
 8001b04:	e0b2      	b.n	8001c6c <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e1c2      	b.n	8001e90 <HAL_RCC_OscConfig+0x6b4>
 8001b0a:	46c0      	nop			; (mov r8, r8)
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	fffeffff 	.word	0xfffeffff
 8001b14:	fffbffff 	.word	0xfffbffff
 8001b18:	ffff80ff 	.word	0xffff80ff
 8001b1c:	ffffc7ff 	.word	0xffffc7ff
 8001b20:	00f42400 	.word	0x00f42400
 8001b24:	20000000 	.word	0x20000000
 8001b28:	20000004 	.word	0x20000004
 8001b2c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001b30:	4bb5      	ldr	r3, [pc, #724]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001b32:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b34:	2380      	movs	r3, #128	; 0x80
 8001b36:	055b      	lsls	r3, r3, #21
 8001b38:	4013      	ands	r3, r2
 8001b3a:	d101      	bne.n	8001b40 <HAL_RCC_OscConfig+0x364>
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	e000      	b.n	8001b42 <HAL_RCC_OscConfig+0x366>
 8001b40:	2300      	movs	r3, #0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d011      	beq.n	8001b6a <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001b46:	4bb0      	ldr	r3, [pc, #704]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001b48:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b4a:	4baf      	ldr	r3, [pc, #700]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001b4c:	2180      	movs	r1, #128	; 0x80
 8001b4e:	0549      	lsls	r1, r1, #21
 8001b50:	430a      	orrs	r2, r1
 8001b52:	63da      	str	r2, [r3, #60]	; 0x3c
 8001b54:	4bac      	ldr	r3, [pc, #688]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001b56:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b58:	2380      	movs	r3, #128	; 0x80
 8001b5a:	055b      	lsls	r3, r3, #21
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001b62:	231f      	movs	r3, #31
 8001b64:	18fb      	adds	r3, r7, r3
 8001b66:	2201      	movs	r2, #1
 8001b68:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b6a:	4ba8      	ldr	r3, [pc, #672]	; (8001e0c <HAL_RCC_OscConfig+0x630>)
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	2380      	movs	r3, #128	; 0x80
 8001b70:	005b      	lsls	r3, r3, #1
 8001b72:	4013      	ands	r3, r2
 8001b74:	d11a      	bne.n	8001bac <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b76:	4ba5      	ldr	r3, [pc, #660]	; (8001e0c <HAL_RCC_OscConfig+0x630>)
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	4ba4      	ldr	r3, [pc, #656]	; (8001e0c <HAL_RCC_OscConfig+0x630>)
 8001b7c:	2180      	movs	r1, #128	; 0x80
 8001b7e:	0049      	lsls	r1, r1, #1
 8001b80:	430a      	orrs	r2, r1
 8001b82:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001b84:	f7fe fe0e 	bl	80007a4 <HAL_GetTick>
 8001b88:	0003      	movs	r3, r0
 8001b8a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b8c:	e008      	b.n	8001ba0 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b8e:	f7fe fe09 	bl	80007a4 <HAL_GetTick>
 8001b92:	0002      	movs	r2, r0
 8001b94:	693b      	ldr	r3, [r7, #16]
 8001b96:	1ad3      	subs	r3, r2, r3
 8001b98:	2b02      	cmp	r3, #2
 8001b9a:	d901      	bls.n	8001ba0 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8001b9c:	2303      	movs	r3, #3
 8001b9e:	e177      	b.n	8001e90 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ba0:	4b9a      	ldr	r3, [pc, #616]	; (8001e0c <HAL_RCC_OscConfig+0x630>)
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	2380      	movs	r3, #128	; 0x80
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	4013      	ands	r3, r2
 8001baa:	d0f0      	beq.n	8001b8e <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	689b      	ldr	r3, [r3, #8]
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d106      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x3e6>
 8001bb4:	4b94      	ldr	r3, [pc, #592]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001bb6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bb8:	4b93      	ldr	r3, [pc, #588]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001bba:	2101      	movs	r1, #1
 8001bbc:	430a      	orrs	r2, r1
 8001bbe:	65da      	str	r2, [r3, #92]	; 0x5c
 8001bc0:	e01c      	b.n	8001bfc <HAL_RCC_OscConfig+0x420>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	2b05      	cmp	r3, #5
 8001bc8:	d10c      	bne.n	8001be4 <HAL_RCC_OscConfig+0x408>
 8001bca:	4b8f      	ldr	r3, [pc, #572]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001bcc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bce:	4b8e      	ldr	r3, [pc, #568]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001bd0:	2104      	movs	r1, #4
 8001bd2:	430a      	orrs	r2, r1
 8001bd4:	65da      	str	r2, [r3, #92]	; 0x5c
 8001bd6:	4b8c      	ldr	r3, [pc, #560]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001bd8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bda:	4b8b      	ldr	r3, [pc, #556]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001bdc:	2101      	movs	r1, #1
 8001bde:	430a      	orrs	r2, r1
 8001be0:	65da      	str	r2, [r3, #92]	; 0x5c
 8001be2:	e00b      	b.n	8001bfc <HAL_RCC_OscConfig+0x420>
 8001be4:	4b88      	ldr	r3, [pc, #544]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001be6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001be8:	4b87      	ldr	r3, [pc, #540]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001bea:	2101      	movs	r1, #1
 8001bec:	438a      	bics	r2, r1
 8001bee:	65da      	str	r2, [r3, #92]	; 0x5c
 8001bf0:	4b85      	ldr	r3, [pc, #532]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001bf2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bf4:	4b84      	ldr	r3, [pc, #528]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001bf6:	2104      	movs	r1, #4
 8001bf8:	438a      	bics	r2, r1
 8001bfa:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d014      	beq.n	8001c2e <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c04:	f7fe fdce 	bl	80007a4 <HAL_GetTick>
 8001c08:	0003      	movs	r3, r0
 8001c0a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c0c:	e009      	b.n	8001c22 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c0e:	f7fe fdc9 	bl	80007a4 <HAL_GetTick>
 8001c12:	0002      	movs	r2, r0
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	4a7d      	ldr	r2, [pc, #500]	; (8001e10 <HAL_RCC_OscConfig+0x634>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d901      	bls.n	8001c22 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e136      	b.n	8001e90 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c22:	4b79      	ldr	r3, [pc, #484]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001c24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c26:	2202      	movs	r2, #2
 8001c28:	4013      	ands	r3, r2
 8001c2a:	d0f0      	beq.n	8001c0e <HAL_RCC_OscConfig+0x432>
 8001c2c:	e013      	b.n	8001c56 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c2e:	f7fe fdb9 	bl	80007a4 <HAL_GetTick>
 8001c32:	0003      	movs	r3, r0
 8001c34:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c36:	e009      	b.n	8001c4c <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c38:	f7fe fdb4 	bl	80007a4 <HAL_GetTick>
 8001c3c:	0002      	movs	r2, r0
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	4a73      	ldr	r2, [pc, #460]	; (8001e10 <HAL_RCC_OscConfig+0x634>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d901      	bls.n	8001c4c <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	e121      	b.n	8001e90 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c4c:	4b6e      	ldr	r3, [pc, #440]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001c4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c50:	2202      	movs	r2, #2
 8001c52:	4013      	ands	r3, r2
 8001c54:	d1f0      	bne.n	8001c38 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001c56:	231f      	movs	r3, #31
 8001c58:	18fb      	adds	r3, r7, r3
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	d105      	bne.n	8001c6c <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001c60:	4b69      	ldr	r3, [pc, #420]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001c62:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c64:	4b68      	ldr	r3, [pc, #416]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001c66:	496b      	ldr	r1, [pc, #428]	; (8001e14 <HAL_RCC_OscConfig+0x638>)
 8001c68:	400a      	ands	r2, r1
 8001c6a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2220      	movs	r2, #32
 8001c72:	4013      	ands	r3, r2
 8001c74:	d039      	beq.n	8001cea <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	69db      	ldr	r3, [r3, #28]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d01b      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001c7e:	4b62      	ldr	r3, [pc, #392]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	4b61      	ldr	r3, [pc, #388]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001c84:	2180      	movs	r1, #128	; 0x80
 8001c86:	03c9      	lsls	r1, r1, #15
 8001c88:	430a      	orrs	r2, r1
 8001c8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c8c:	f7fe fd8a 	bl	80007a4 <HAL_GetTick>
 8001c90:	0003      	movs	r3, r0
 8001c92:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001c94:	e008      	b.n	8001ca8 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c96:	f7fe fd85 	bl	80007a4 <HAL_GetTick>
 8001c9a:	0002      	movs	r2, r0
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	2b02      	cmp	r3, #2
 8001ca2:	d901      	bls.n	8001ca8 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8001ca4:	2303      	movs	r3, #3
 8001ca6:	e0f3      	b.n	8001e90 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001ca8:	4b57      	ldr	r3, [pc, #348]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	2380      	movs	r3, #128	; 0x80
 8001cae:	041b      	lsls	r3, r3, #16
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	d0f0      	beq.n	8001c96 <HAL_RCC_OscConfig+0x4ba>
 8001cb4:	e019      	b.n	8001cea <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001cb6:	4b54      	ldr	r3, [pc, #336]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	4b53      	ldr	r3, [pc, #332]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001cbc:	4956      	ldr	r1, [pc, #344]	; (8001e18 <HAL_RCC_OscConfig+0x63c>)
 8001cbe:	400a      	ands	r2, r1
 8001cc0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cc2:	f7fe fd6f 	bl	80007a4 <HAL_GetTick>
 8001cc6:	0003      	movs	r3, r0
 8001cc8:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001cca:	e008      	b.n	8001cde <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ccc:	f7fe fd6a 	bl	80007a4 <HAL_GetTick>
 8001cd0:	0002      	movs	r2, r0
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	2b02      	cmp	r3, #2
 8001cd8:	d901      	bls.n	8001cde <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	e0d8      	b.n	8001e90 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001cde:	4b4a      	ldr	r3, [pc, #296]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	2380      	movs	r3, #128	; 0x80
 8001ce4:	041b      	lsls	r3, r3, #16
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	d1f0      	bne.n	8001ccc <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6a1b      	ldr	r3, [r3, #32]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d100      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x518>
 8001cf2:	e0cc      	b.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cf4:	4b44      	ldr	r3, [pc, #272]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	2238      	movs	r2, #56	; 0x38
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	2b10      	cmp	r3, #16
 8001cfe:	d100      	bne.n	8001d02 <HAL_RCC_OscConfig+0x526>
 8001d00:	e07b      	b.n	8001dfa <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6a1b      	ldr	r3, [r3, #32]
 8001d06:	2b02      	cmp	r3, #2
 8001d08:	d156      	bne.n	8001db8 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d0a:	4b3f      	ldr	r3, [pc, #252]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	4b3e      	ldr	r3, [pc, #248]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001d10:	4942      	ldr	r1, [pc, #264]	; (8001e1c <HAL_RCC_OscConfig+0x640>)
 8001d12:	400a      	ands	r2, r1
 8001d14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d16:	f7fe fd45 	bl	80007a4 <HAL_GetTick>
 8001d1a:	0003      	movs	r3, r0
 8001d1c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d1e:	e008      	b.n	8001d32 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d20:	f7fe fd40 	bl	80007a4 <HAL_GetTick>
 8001d24:	0002      	movs	r2, r0
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d901      	bls.n	8001d32 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e0ae      	b.n	8001e90 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d32:	4b35      	ldr	r3, [pc, #212]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001d34:	681a      	ldr	r2, [r3, #0]
 8001d36:	2380      	movs	r3, #128	; 0x80
 8001d38:	049b      	lsls	r3, r3, #18
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	d1f0      	bne.n	8001d20 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d3e:	4b32      	ldr	r3, [pc, #200]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001d40:	68db      	ldr	r3, [r3, #12]
 8001d42:	4a37      	ldr	r2, [pc, #220]	; (8001e20 <HAL_RCC_OscConfig+0x644>)
 8001d44:	4013      	ands	r3, r2
 8001d46:	0019      	movs	r1, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d50:	431a      	orrs	r2, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d56:	021b      	lsls	r3, r3, #8
 8001d58:	431a      	orrs	r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5e:	431a      	orrs	r2, r3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d64:	431a      	orrs	r2, r3
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d6a:	431a      	orrs	r2, r3
 8001d6c:	4b26      	ldr	r3, [pc, #152]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001d6e:	430a      	orrs	r2, r1
 8001d70:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d72:	4b25      	ldr	r3, [pc, #148]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	4b24      	ldr	r3, [pc, #144]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001d78:	2180      	movs	r1, #128	; 0x80
 8001d7a:	0449      	lsls	r1, r1, #17
 8001d7c:	430a      	orrs	r2, r1
 8001d7e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001d80:	4b21      	ldr	r3, [pc, #132]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001d82:	68da      	ldr	r2, [r3, #12]
 8001d84:	4b20      	ldr	r3, [pc, #128]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001d86:	2180      	movs	r1, #128	; 0x80
 8001d88:	0549      	lsls	r1, r1, #21
 8001d8a:	430a      	orrs	r2, r1
 8001d8c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d8e:	f7fe fd09 	bl	80007a4 <HAL_GetTick>
 8001d92:	0003      	movs	r3, r0
 8001d94:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d96:	e008      	b.n	8001daa <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d98:	f7fe fd04 	bl	80007a4 <HAL_GetTick>
 8001d9c:	0002      	movs	r2, r0
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	1ad3      	subs	r3, r2, r3
 8001da2:	2b02      	cmp	r3, #2
 8001da4:	d901      	bls.n	8001daa <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8001da6:	2303      	movs	r3, #3
 8001da8:	e072      	b.n	8001e90 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001daa:	4b17      	ldr	r3, [pc, #92]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	2380      	movs	r3, #128	; 0x80
 8001db0:	049b      	lsls	r3, r3, #18
 8001db2:	4013      	ands	r3, r2
 8001db4:	d0f0      	beq.n	8001d98 <HAL_RCC_OscConfig+0x5bc>
 8001db6:	e06a      	b.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001db8:	4b13      	ldr	r3, [pc, #76]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	4b12      	ldr	r3, [pc, #72]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001dbe:	4917      	ldr	r1, [pc, #92]	; (8001e1c <HAL_RCC_OscConfig+0x640>)
 8001dc0:	400a      	ands	r2, r1
 8001dc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dc4:	f7fe fcee 	bl	80007a4 <HAL_GetTick>
 8001dc8:	0003      	movs	r3, r0
 8001dca:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001dcc:	e008      	b.n	8001de0 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dce:	f7fe fce9 	bl	80007a4 <HAL_GetTick>
 8001dd2:	0002      	movs	r2, r0
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	1ad3      	subs	r3, r2, r3
 8001dd8:	2b02      	cmp	r3, #2
 8001dda:	d901      	bls.n	8001de0 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	e057      	b.n	8001e90 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001de0:	4b09      	ldr	r3, [pc, #36]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	2380      	movs	r3, #128	; 0x80
 8001de6:	049b      	lsls	r3, r3, #18
 8001de8:	4013      	ands	r3, r2
 8001dea:	d1f0      	bne.n	8001dce <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001dec:	4b06      	ldr	r3, [pc, #24]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001dee:	68da      	ldr	r2, [r3, #12]
 8001df0:	4b05      	ldr	r3, [pc, #20]	; (8001e08 <HAL_RCC_OscConfig+0x62c>)
 8001df2:	490c      	ldr	r1, [pc, #48]	; (8001e24 <HAL_RCC_OscConfig+0x648>)
 8001df4:	400a      	ands	r2, r1
 8001df6:	60da      	str	r2, [r3, #12]
 8001df8:	e049      	b.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6a1b      	ldr	r3, [r3, #32]
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d112      	bne.n	8001e28 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e044      	b.n	8001e90 <HAL_RCC_OscConfig+0x6b4>
 8001e06:	46c0      	nop			; (mov r8, r8)
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	40007000 	.word	0x40007000
 8001e10:	00001388 	.word	0x00001388
 8001e14:	efffffff 	.word	0xefffffff
 8001e18:	ffbfffff 	.word	0xffbfffff
 8001e1c:	feffffff 	.word	0xfeffffff
 8001e20:	11c1808c 	.word	0x11c1808c
 8001e24:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001e28:	4b1b      	ldr	r3, [pc, #108]	; (8001e98 <HAL_RCC_OscConfig+0x6bc>)
 8001e2a:	68db      	ldr	r3, [r3, #12]
 8001e2c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	2203      	movs	r2, #3
 8001e32:	401a      	ands	r2, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d126      	bne.n	8001e8a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	2270      	movs	r2, #112	; 0x70
 8001e40:	401a      	ands	r2, r3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e46:	429a      	cmp	r2, r3
 8001e48:	d11f      	bne.n	8001e8a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e4a:	697a      	ldr	r2, [r7, #20]
 8001e4c:	23fe      	movs	r3, #254	; 0xfe
 8001e4e:	01db      	lsls	r3, r3, #7
 8001e50:	401a      	ands	r2, r3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e56:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d116      	bne.n	8001e8a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001e5c:	697a      	ldr	r2, [r7, #20]
 8001e5e:	23f8      	movs	r3, #248	; 0xf8
 8001e60:	039b      	lsls	r3, r3, #14
 8001e62:	401a      	ands	r2, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d10e      	bne.n	8001e8a <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001e6c:	697a      	ldr	r2, [r7, #20]
 8001e6e:	23e0      	movs	r3, #224	; 0xe0
 8001e70:	051b      	lsls	r3, r3, #20
 8001e72:	401a      	ands	r2, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d106      	bne.n	8001e8a <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	0f5b      	lsrs	r3, r3, #29
 8001e80:	075a      	lsls	r2, r3, #29
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d001      	beq.n	8001e8e <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e000      	b.n	8001e90 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8001e8e:	2300      	movs	r3, #0
}
 8001e90:	0018      	movs	r0, r3
 8001e92:	46bd      	mov	sp, r7
 8001e94:	b008      	add	sp, #32
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	40021000 	.word	0x40021000

08001e9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d101      	bne.n	8001eb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001eac:	2301      	movs	r3, #1
 8001eae:	e0e9      	b.n	8002084 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001eb0:	4b76      	ldr	r3, [pc, #472]	; (800208c <HAL_RCC_ClockConfig+0x1f0>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2207      	movs	r2, #7
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	683a      	ldr	r2, [r7, #0]
 8001eba:	429a      	cmp	r2, r3
 8001ebc:	d91e      	bls.n	8001efc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ebe:	4b73      	ldr	r3, [pc, #460]	; (800208c <HAL_RCC_ClockConfig+0x1f0>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2207      	movs	r2, #7
 8001ec4:	4393      	bics	r3, r2
 8001ec6:	0019      	movs	r1, r3
 8001ec8:	4b70      	ldr	r3, [pc, #448]	; (800208c <HAL_RCC_ClockConfig+0x1f0>)
 8001eca:	683a      	ldr	r2, [r7, #0]
 8001ecc:	430a      	orrs	r2, r1
 8001ece:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001ed0:	f7fe fc68 	bl	80007a4 <HAL_GetTick>
 8001ed4:	0003      	movs	r3, r0
 8001ed6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001ed8:	e009      	b.n	8001eee <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001eda:	f7fe fc63 	bl	80007a4 <HAL_GetTick>
 8001ede:	0002      	movs	r2, r0
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	4a6a      	ldr	r2, [pc, #424]	; (8002090 <HAL_RCC_ClockConfig+0x1f4>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d901      	bls.n	8001eee <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e0ca      	b.n	8002084 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001eee:	4b67      	ldr	r3, [pc, #412]	; (800208c <HAL_RCC_ClockConfig+0x1f0>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	2207      	movs	r2, #7
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	683a      	ldr	r2, [r7, #0]
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d1ee      	bne.n	8001eda <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	2202      	movs	r2, #2
 8001f02:	4013      	ands	r3, r2
 8001f04:	d015      	beq.n	8001f32 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	2204      	movs	r2, #4
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	d006      	beq.n	8001f1e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001f10:	4b60      	ldr	r3, [pc, #384]	; (8002094 <HAL_RCC_ClockConfig+0x1f8>)
 8001f12:	689a      	ldr	r2, [r3, #8]
 8001f14:	4b5f      	ldr	r3, [pc, #380]	; (8002094 <HAL_RCC_ClockConfig+0x1f8>)
 8001f16:	21e0      	movs	r1, #224	; 0xe0
 8001f18:	01c9      	lsls	r1, r1, #7
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f1e:	4b5d      	ldr	r3, [pc, #372]	; (8002094 <HAL_RCC_ClockConfig+0x1f8>)
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	4a5d      	ldr	r2, [pc, #372]	; (8002098 <HAL_RCC_ClockConfig+0x1fc>)
 8001f24:	4013      	ands	r3, r2
 8001f26:	0019      	movs	r1, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	689a      	ldr	r2, [r3, #8]
 8001f2c:	4b59      	ldr	r3, [pc, #356]	; (8002094 <HAL_RCC_ClockConfig+0x1f8>)
 8001f2e:	430a      	orrs	r2, r1
 8001f30:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	2201      	movs	r2, #1
 8001f38:	4013      	ands	r3, r2
 8001f3a:	d057      	beq.n	8001fec <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d107      	bne.n	8001f54 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f44:	4b53      	ldr	r3, [pc, #332]	; (8002094 <HAL_RCC_ClockConfig+0x1f8>)
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	2380      	movs	r3, #128	; 0x80
 8001f4a:	029b      	lsls	r3, r3, #10
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	d12b      	bne.n	8001fa8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e097      	b.n	8002084 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	2b02      	cmp	r3, #2
 8001f5a:	d107      	bne.n	8001f6c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f5c:	4b4d      	ldr	r3, [pc, #308]	; (8002094 <HAL_RCC_ClockConfig+0x1f8>)
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	2380      	movs	r3, #128	; 0x80
 8001f62:	049b      	lsls	r3, r3, #18
 8001f64:	4013      	ands	r3, r2
 8001f66:	d11f      	bne.n	8001fa8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e08b      	b.n	8002084 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d107      	bne.n	8001f84 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f74:	4b47      	ldr	r3, [pc, #284]	; (8002094 <HAL_RCC_ClockConfig+0x1f8>)
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	2380      	movs	r3, #128	; 0x80
 8001f7a:	00db      	lsls	r3, r3, #3
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	d113      	bne.n	8001fa8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	e07f      	b.n	8002084 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	2b03      	cmp	r3, #3
 8001f8a:	d106      	bne.n	8001f9a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f8c:	4b41      	ldr	r3, [pc, #260]	; (8002094 <HAL_RCC_ClockConfig+0x1f8>)
 8001f8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f90:	2202      	movs	r2, #2
 8001f92:	4013      	ands	r3, r2
 8001f94:	d108      	bne.n	8001fa8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e074      	b.n	8002084 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f9a:	4b3e      	ldr	r3, [pc, #248]	; (8002094 <HAL_RCC_ClockConfig+0x1f8>)
 8001f9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f9e:	2202      	movs	r2, #2
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	d101      	bne.n	8001fa8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e06d      	b.n	8002084 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001fa8:	4b3a      	ldr	r3, [pc, #232]	; (8002094 <HAL_RCC_ClockConfig+0x1f8>)
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	2207      	movs	r2, #7
 8001fae:	4393      	bics	r3, r2
 8001fb0:	0019      	movs	r1, r3
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	685a      	ldr	r2, [r3, #4]
 8001fb6:	4b37      	ldr	r3, [pc, #220]	; (8002094 <HAL_RCC_ClockConfig+0x1f8>)
 8001fb8:	430a      	orrs	r2, r1
 8001fba:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001fbc:	f7fe fbf2 	bl	80007a4 <HAL_GetTick>
 8001fc0:	0003      	movs	r3, r0
 8001fc2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fc4:	e009      	b.n	8001fda <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fc6:	f7fe fbed 	bl	80007a4 <HAL_GetTick>
 8001fca:	0002      	movs	r2, r0
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	1ad3      	subs	r3, r2, r3
 8001fd0:	4a2f      	ldr	r2, [pc, #188]	; (8002090 <HAL_RCC_ClockConfig+0x1f4>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d901      	bls.n	8001fda <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e054      	b.n	8002084 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fda:	4b2e      	ldr	r3, [pc, #184]	; (8002094 <HAL_RCC_ClockConfig+0x1f8>)
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	2238      	movs	r2, #56	; 0x38
 8001fe0:	401a      	ands	r2, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	00db      	lsls	r3, r3, #3
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d1ec      	bne.n	8001fc6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001fec:	4b27      	ldr	r3, [pc, #156]	; (800208c <HAL_RCC_ClockConfig+0x1f0>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	2207      	movs	r2, #7
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	683a      	ldr	r2, [r7, #0]
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d21e      	bcs.n	8002038 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ffa:	4b24      	ldr	r3, [pc, #144]	; (800208c <HAL_RCC_ClockConfig+0x1f0>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	2207      	movs	r2, #7
 8002000:	4393      	bics	r3, r2
 8002002:	0019      	movs	r1, r3
 8002004:	4b21      	ldr	r3, [pc, #132]	; (800208c <HAL_RCC_ClockConfig+0x1f0>)
 8002006:	683a      	ldr	r2, [r7, #0]
 8002008:	430a      	orrs	r2, r1
 800200a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800200c:	f7fe fbca 	bl	80007a4 <HAL_GetTick>
 8002010:	0003      	movs	r3, r0
 8002012:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002014:	e009      	b.n	800202a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002016:	f7fe fbc5 	bl	80007a4 <HAL_GetTick>
 800201a:	0002      	movs	r2, r0
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	1ad3      	subs	r3, r2, r3
 8002020:	4a1b      	ldr	r2, [pc, #108]	; (8002090 <HAL_RCC_ClockConfig+0x1f4>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d901      	bls.n	800202a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002026:	2303      	movs	r3, #3
 8002028:	e02c      	b.n	8002084 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800202a:	4b18      	ldr	r3, [pc, #96]	; (800208c <HAL_RCC_ClockConfig+0x1f0>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	2207      	movs	r2, #7
 8002030:	4013      	ands	r3, r2
 8002032:	683a      	ldr	r2, [r7, #0]
 8002034:	429a      	cmp	r2, r3
 8002036:	d1ee      	bne.n	8002016 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	2204      	movs	r2, #4
 800203e:	4013      	ands	r3, r2
 8002040:	d009      	beq.n	8002056 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002042:	4b14      	ldr	r3, [pc, #80]	; (8002094 <HAL_RCC_ClockConfig+0x1f8>)
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	4a15      	ldr	r2, [pc, #84]	; (800209c <HAL_RCC_ClockConfig+0x200>)
 8002048:	4013      	ands	r3, r2
 800204a:	0019      	movs	r1, r3
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	68da      	ldr	r2, [r3, #12]
 8002050:	4b10      	ldr	r3, [pc, #64]	; (8002094 <HAL_RCC_ClockConfig+0x1f8>)
 8002052:	430a      	orrs	r2, r1
 8002054:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002056:	f000 f829 	bl	80020ac <HAL_RCC_GetSysClockFreq>
 800205a:	0001      	movs	r1, r0
 800205c:	4b0d      	ldr	r3, [pc, #52]	; (8002094 <HAL_RCC_ClockConfig+0x1f8>)
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	0a1b      	lsrs	r3, r3, #8
 8002062:	220f      	movs	r2, #15
 8002064:	401a      	ands	r2, r3
 8002066:	4b0e      	ldr	r3, [pc, #56]	; (80020a0 <HAL_RCC_ClockConfig+0x204>)
 8002068:	0092      	lsls	r2, r2, #2
 800206a:	58d3      	ldr	r3, [r2, r3]
 800206c:	221f      	movs	r2, #31
 800206e:	4013      	ands	r3, r2
 8002070:	000a      	movs	r2, r1
 8002072:	40da      	lsrs	r2, r3
 8002074:	4b0b      	ldr	r3, [pc, #44]	; (80020a4 <HAL_RCC_ClockConfig+0x208>)
 8002076:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002078:	4b0b      	ldr	r3, [pc, #44]	; (80020a8 <HAL_RCC_ClockConfig+0x20c>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	0018      	movs	r0, r3
 800207e:	f7fe fb35 	bl	80006ec <HAL_InitTick>
 8002082:	0003      	movs	r3, r0
}
 8002084:	0018      	movs	r0, r3
 8002086:	46bd      	mov	sp, r7
 8002088:	b004      	add	sp, #16
 800208a:	bd80      	pop	{r7, pc}
 800208c:	40022000 	.word	0x40022000
 8002090:	00001388 	.word	0x00001388
 8002094:	40021000 	.word	0x40021000
 8002098:	fffff0ff 	.word	0xfffff0ff
 800209c:	ffff8fff 	.word	0xffff8fff
 80020a0:	08002698 	.word	0x08002698
 80020a4:	20000000 	.word	0x20000000
 80020a8:	20000004 	.word	0x20000004

080020ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b086      	sub	sp, #24
 80020b0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020b2:	4b3c      	ldr	r3, [pc, #240]	; (80021a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	2238      	movs	r2, #56	; 0x38
 80020b8:	4013      	ands	r3, r2
 80020ba:	d10f      	bne.n	80020dc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80020bc:	4b39      	ldr	r3, [pc, #228]	; (80021a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	0adb      	lsrs	r3, r3, #11
 80020c2:	2207      	movs	r2, #7
 80020c4:	4013      	ands	r3, r2
 80020c6:	2201      	movs	r2, #1
 80020c8:	409a      	lsls	r2, r3
 80020ca:	0013      	movs	r3, r2
 80020cc:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80020ce:	6839      	ldr	r1, [r7, #0]
 80020d0:	4835      	ldr	r0, [pc, #212]	; (80021a8 <HAL_RCC_GetSysClockFreq+0xfc>)
 80020d2:	f7fe f817 	bl	8000104 <__udivsi3>
 80020d6:	0003      	movs	r3, r0
 80020d8:	613b      	str	r3, [r7, #16]
 80020da:	e05d      	b.n	8002198 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80020dc:	4b31      	ldr	r3, [pc, #196]	; (80021a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	2238      	movs	r2, #56	; 0x38
 80020e2:	4013      	ands	r3, r2
 80020e4:	2b08      	cmp	r3, #8
 80020e6:	d102      	bne.n	80020ee <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80020e8:	4b30      	ldr	r3, [pc, #192]	; (80021ac <HAL_RCC_GetSysClockFreq+0x100>)
 80020ea:	613b      	str	r3, [r7, #16]
 80020ec:	e054      	b.n	8002198 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020ee:	4b2d      	ldr	r3, [pc, #180]	; (80021a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	2238      	movs	r2, #56	; 0x38
 80020f4:	4013      	ands	r3, r2
 80020f6:	2b10      	cmp	r3, #16
 80020f8:	d138      	bne.n	800216c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80020fa:	4b2a      	ldr	r3, [pc, #168]	; (80021a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020fc:	68db      	ldr	r3, [r3, #12]
 80020fe:	2203      	movs	r2, #3
 8002100:	4013      	ands	r3, r2
 8002102:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002104:	4b27      	ldr	r3, [pc, #156]	; (80021a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	091b      	lsrs	r3, r3, #4
 800210a:	2207      	movs	r2, #7
 800210c:	4013      	ands	r3, r2
 800210e:	3301      	adds	r3, #1
 8002110:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	2b03      	cmp	r3, #3
 8002116:	d10d      	bne.n	8002134 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002118:	68b9      	ldr	r1, [r7, #8]
 800211a:	4824      	ldr	r0, [pc, #144]	; (80021ac <HAL_RCC_GetSysClockFreq+0x100>)
 800211c:	f7fd fff2 	bl	8000104 <__udivsi3>
 8002120:	0003      	movs	r3, r0
 8002122:	0019      	movs	r1, r3
 8002124:	4b1f      	ldr	r3, [pc, #124]	; (80021a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	0a1b      	lsrs	r3, r3, #8
 800212a:	227f      	movs	r2, #127	; 0x7f
 800212c:	4013      	ands	r3, r2
 800212e:	434b      	muls	r3, r1
 8002130:	617b      	str	r3, [r7, #20]
        break;
 8002132:	e00d      	b.n	8002150 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002134:	68b9      	ldr	r1, [r7, #8]
 8002136:	481c      	ldr	r0, [pc, #112]	; (80021a8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002138:	f7fd ffe4 	bl	8000104 <__udivsi3>
 800213c:	0003      	movs	r3, r0
 800213e:	0019      	movs	r1, r3
 8002140:	4b18      	ldr	r3, [pc, #96]	; (80021a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	0a1b      	lsrs	r3, r3, #8
 8002146:	227f      	movs	r2, #127	; 0x7f
 8002148:	4013      	ands	r3, r2
 800214a:	434b      	muls	r3, r1
 800214c:	617b      	str	r3, [r7, #20]
        break;
 800214e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002150:	4b14      	ldr	r3, [pc, #80]	; (80021a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	0f5b      	lsrs	r3, r3, #29
 8002156:	2207      	movs	r2, #7
 8002158:	4013      	ands	r3, r2
 800215a:	3301      	adds	r3, #1
 800215c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800215e:	6879      	ldr	r1, [r7, #4]
 8002160:	6978      	ldr	r0, [r7, #20]
 8002162:	f7fd ffcf 	bl	8000104 <__udivsi3>
 8002166:	0003      	movs	r3, r0
 8002168:	613b      	str	r3, [r7, #16]
 800216a:	e015      	b.n	8002198 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800216c:	4b0d      	ldr	r3, [pc, #52]	; (80021a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	2238      	movs	r2, #56	; 0x38
 8002172:	4013      	ands	r3, r2
 8002174:	2b20      	cmp	r3, #32
 8002176:	d103      	bne.n	8002180 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002178:	2380      	movs	r3, #128	; 0x80
 800217a:	021b      	lsls	r3, r3, #8
 800217c:	613b      	str	r3, [r7, #16]
 800217e:	e00b      	b.n	8002198 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002180:	4b08      	ldr	r3, [pc, #32]	; (80021a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	2238      	movs	r2, #56	; 0x38
 8002186:	4013      	ands	r3, r2
 8002188:	2b18      	cmp	r3, #24
 800218a:	d103      	bne.n	8002194 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800218c:	23fa      	movs	r3, #250	; 0xfa
 800218e:	01db      	lsls	r3, r3, #7
 8002190:	613b      	str	r3, [r7, #16]
 8002192:	e001      	b.n	8002198 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002194:	2300      	movs	r3, #0
 8002196:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002198:	693b      	ldr	r3, [r7, #16]
}
 800219a:	0018      	movs	r0, r3
 800219c:	46bd      	mov	sp, r7
 800219e:	b006      	add	sp, #24
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	46c0      	nop			; (mov r8, r8)
 80021a4:	40021000 	.word	0x40021000
 80021a8:	00f42400 	.word	0x00f42400
 80021ac:	007a1200 	.word	0x007a1200

080021b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b086      	sub	sp, #24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80021b8:	2313      	movs	r3, #19
 80021ba:	18fb      	adds	r3, r7, r3
 80021bc:	2200      	movs	r2, #0
 80021be:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80021c0:	2312      	movs	r3, #18
 80021c2:	18fb      	adds	r3, r7, r3
 80021c4:	2200      	movs	r2, #0
 80021c6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	2380      	movs	r3, #128	; 0x80
 80021ce:	029b      	lsls	r3, r3, #10
 80021d0:	4013      	ands	r3, r2
 80021d2:	d100      	bne.n	80021d6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80021d4:	e0ad      	b.n	8002332 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021d6:	2011      	movs	r0, #17
 80021d8:	183b      	adds	r3, r7, r0
 80021da:	2200      	movs	r2, #0
 80021dc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021de:	4b47      	ldr	r3, [pc, #284]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80021e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80021e2:	2380      	movs	r3, #128	; 0x80
 80021e4:	055b      	lsls	r3, r3, #21
 80021e6:	4013      	ands	r3, r2
 80021e8:	d110      	bne.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021ea:	4b44      	ldr	r3, [pc, #272]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80021ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80021ee:	4b43      	ldr	r3, [pc, #268]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80021f0:	2180      	movs	r1, #128	; 0x80
 80021f2:	0549      	lsls	r1, r1, #21
 80021f4:	430a      	orrs	r2, r1
 80021f6:	63da      	str	r2, [r3, #60]	; 0x3c
 80021f8:	4b40      	ldr	r3, [pc, #256]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80021fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80021fc:	2380      	movs	r3, #128	; 0x80
 80021fe:	055b      	lsls	r3, r3, #21
 8002200:	4013      	ands	r3, r2
 8002202:	60bb      	str	r3, [r7, #8]
 8002204:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002206:	183b      	adds	r3, r7, r0
 8002208:	2201      	movs	r2, #1
 800220a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800220c:	4b3c      	ldr	r3, [pc, #240]	; (8002300 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	4b3b      	ldr	r3, [pc, #236]	; (8002300 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8002212:	2180      	movs	r1, #128	; 0x80
 8002214:	0049      	lsls	r1, r1, #1
 8002216:	430a      	orrs	r2, r1
 8002218:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800221a:	f7fe fac3 	bl	80007a4 <HAL_GetTick>
 800221e:	0003      	movs	r3, r0
 8002220:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002222:	e00b      	b.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002224:	f7fe fabe 	bl	80007a4 <HAL_GetTick>
 8002228:	0002      	movs	r2, r0
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	2b02      	cmp	r3, #2
 8002230:	d904      	bls.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002232:	2313      	movs	r3, #19
 8002234:	18fb      	adds	r3, r7, r3
 8002236:	2203      	movs	r2, #3
 8002238:	701a      	strb	r2, [r3, #0]
        break;
 800223a:	e005      	b.n	8002248 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800223c:	4b30      	ldr	r3, [pc, #192]	; (8002300 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	2380      	movs	r3, #128	; 0x80
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	4013      	ands	r3, r2
 8002246:	d0ed      	beq.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002248:	2313      	movs	r3, #19
 800224a:	18fb      	adds	r3, r7, r3
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d15e      	bne.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002252:	4b2a      	ldr	r3, [pc, #168]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002254:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002256:	23c0      	movs	r3, #192	; 0xc0
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	4013      	ands	r3, r2
 800225c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d019      	beq.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002268:	697a      	ldr	r2, [r7, #20]
 800226a:	429a      	cmp	r2, r3
 800226c:	d014      	beq.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800226e:	4b23      	ldr	r3, [pc, #140]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002270:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002272:	4a24      	ldr	r2, [pc, #144]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8002274:	4013      	ands	r3, r2
 8002276:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002278:	4b20      	ldr	r3, [pc, #128]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800227a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800227c:	4b1f      	ldr	r3, [pc, #124]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800227e:	2180      	movs	r1, #128	; 0x80
 8002280:	0249      	lsls	r1, r1, #9
 8002282:	430a      	orrs	r2, r1
 8002284:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002286:	4b1d      	ldr	r3, [pc, #116]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002288:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800228a:	4b1c      	ldr	r3, [pc, #112]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800228c:	491e      	ldr	r1, [pc, #120]	; (8002308 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800228e:	400a      	ands	r2, r1
 8002290:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002292:	4b1a      	ldr	r3, [pc, #104]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002294:	697a      	ldr	r2, [r7, #20]
 8002296:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	2201      	movs	r2, #1
 800229c:	4013      	ands	r3, r2
 800229e:	d016      	beq.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022a0:	f7fe fa80 	bl	80007a4 <HAL_GetTick>
 80022a4:	0003      	movs	r3, r0
 80022a6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022a8:	e00c      	b.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022aa:	f7fe fa7b 	bl	80007a4 <HAL_GetTick>
 80022ae:	0002      	movs	r2, r0
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	4a15      	ldr	r2, [pc, #84]	; (800230c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d904      	bls.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80022ba:	2313      	movs	r3, #19
 80022bc:	18fb      	adds	r3, r7, r3
 80022be:	2203      	movs	r2, #3
 80022c0:	701a      	strb	r2, [r3, #0]
            break;
 80022c2:	e004      	b.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022c4:	4b0d      	ldr	r3, [pc, #52]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80022c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022c8:	2202      	movs	r2, #2
 80022ca:	4013      	ands	r3, r2
 80022cc:	d0ed      	beq.n	80022aa <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80022ce:	2313      	movs	r3, #19
 80022d0:	18fb      	adds	r3, r7, r3
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d10a      	bne.n	80022ee <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80022d8:	4b08      	ldr	r3, [pc, #32]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80022da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022dc:	4a09      	ldr	r2, [pc, #36]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80022de:	4013      	ands	r3, r2
 80022e0:	0019      	movs	r1, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022e6:	4b05      	ldr	r3, [pc, #20]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80022e8:	430a      	orrs	r2, r1
 80022ea:	65da      	str	r2, [r3, #92]	; 0x5c
 80022ec:	e016      	b.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80022ee:	2312      	movs	r3, #18
 80022f0:	18fb      	adds	r3, r7, r3
 80022f2:	2213      	movs	r2, #19
 80022f4:	18ba      	adds	r2, r7, r2
 80022f6:	7812      	ldrb	r2, [r2, #0]
 80022f8:	701a      	strb	r2, [r3, #0]
 80022fa:	e00f      	b.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80022fc:	40021000 	.word	0x40021000
 8002300:	40007000 	.word	0x40007000
 8002304:	fffffcff 	.word	0xfffffcff
 8002308:	fffeffff 	.word	0xfffeffff
 800230c:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002310:	2312      	movs	r3, #18
 8002312:	18fb      	adds	r3, r7, r3
 8002314:	2213      	movs	r2, #19
 8002316:	18ba      	adds	r2, r7, r2
 8002318:	7812      	ldrb	r2, [r2, #0]
 800231a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800231c:	2311      	movs	r3, #17
 800231e:	18fb      	adds	r3, r7, r3
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	2b01      	cmp	r3, #1
 8002324:	d105      	bne.n	8002332 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002326:	4bb6      	ldr	r3, [pc, #728]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002328:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800232a:	4bb5      	ldr	r3, [pc, #724]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800232c:	49b5      	ldr	r1, [pc, #724]	; (8002604 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800232e:	400a      	ands	r2, r1
 8002330:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	2201      	movs	r2, #1
 8002338:	4013      	ands	r3, r2
 800233a:	d009      	beq.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800233c:	4bb0      	ldr	r3, [pc, #704]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800233e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002340:	2203      	movs	r2, #3
 8002342:	4393      	bics	r3, r2
 8002344:	0019      	movs	r1, r3
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	685a      	ldr	r2, [r3, #4]
 800234a:	4bad      	ldr	r3, [pc, #692]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800234c:	430a      	orrs	r2, r1
 800234e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2202      	movs	r2, #2
 8002356:	4013      	ands	r3, r2
 8002358:	d009      	beq.n	800236e <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800235a:	4ba9      	ldr	r3, [pc, #676]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800235c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800235e:	220c      	movs	r2, #12
 8002360:	4393      	bics	r3, r2
 8002362:	0019      	movs	r1, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	689a      	ldr	r2, [r3, #8]
 8002368:	4ba5      	ldr	r3, [pc, #660]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800236a:	430a      	orrs	r2, r1
 800236c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	2204      	movs	r2, #4
 8002374:	4013      	ands	r3, r2
 8002376:	d009      	beq.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002378:	4ba1      	ldr	r3, [pc, #644]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800237a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800237c:	2230      	movs	r2, #48	; 0x30
 800237e:	4393      	bics	r3, r2
 8002380:	0019      	movs	r1, r3
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	68da      	ldr	r2, [r3, #12]
 8002386:	4b9e      	ldr	r3, [pc, #632]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002388:	430a      	orrs	r2, r1
 800238a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2210      	movs	r2, #16
 8002392:	4013      	ands	r3, r2
 8002394:	d009      	beq.n	80023aa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002396:	4b9a      	ldr	r3, [pc, #616]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002398:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800239a:	4a9b      	ldr	r2, [pc, #620]	; (8002608 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800239c:	4013      	ands	r3, r2
 800239e:	0019      	movs	r1, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	691a      	ldr	r2, [r3, #16]
 80023a4:	4b96      	ldr	r3, [pc, #600]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80023a6:	430a      	orrs	r2, r1
 80023a8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	2380      	movs	r3, #128	; 0x80
 80023b0:	015b      	lsls	r3, r3, #5
 80023b2:	4013      	ands	r3, r2
 80023b4:	d009      	beq.n	80023ca <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 80023b6:	4b92      	ldr	r3, [pc, #584]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80023b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023ba:	4a94      	ldr	r2, [pc, #592]	; (800260c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80023bc:	4013      	ands	r3, r2
 80023be:	0019      	movs	r1, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	695a      	ldr	r2, [r3, #20]
 80023c4:	4b8e      	ldr	r3, [pc, #568]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80023c6:	430a      	orrs	r2, r1
 80023c8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	2380      	movs	r3, #128	; 0x80
 80023d0:	009b      	lsls	r3, r3, #2
 80023d2:	4013      	ands	r3, r2
 80023d4:	d009      	beq.n	80023ea <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80023d6:	4b8a      	ldr	r3, [pc, #552]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80023d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023da:	4a8d      	ldr	r2, [pc, #564]	; (8002610 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 80023dc:	4013      	ands	r3, r2
 80023de:	0019      	movs	r1, r3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80023e4:	4b86      	ldr	r3, [pc, #536]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80023e6:	430a      	orrs	r2, r1
 80023e8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	2380      	movs	r3, #128	; 0x80
 80023f0:	00db      	lsls	r3, r3, #3
 80023f2:	4013      	ands	r3, r2
 80023f4:	d009      	beq.n	800240a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80023f6:	4b82      	ldr	r3, [pc, #520]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80023f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023fa:	4a86      	ldr	r2, [pc, #536]	; (8002614 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 80023fc:	4013      	ands	r3, r2
 80023fe:	0019      	movs	r1, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002404:	4b7e      	ldr	r3, [pc, #504]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002406:	430a      	orrs	r2, r1
 8002408:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	2220      	movs	r2, #32
 8002410:	4013      	ands	r3, r2
 8002412:	d009      	beq.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002414:	4b7a      	ldr	r3, [pc, #488]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002416:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002418:	4a7f      	ldr	r2, [pc, #508]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800241a:	4013      	ands	r3, r2
 800241c:	0019      	movs	r1, r3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	699a      	ldr	r2, [r3, #24]
 8002422:	4b77      	ldr	r3, [pc, #476]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002424:	430a      	orrs	r2, r1
 8002426:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	2240      	movs	r2, #64	; 0x40
 800242e:	4013      	ands	r3, r2
 8002430:	d009      	beq.n	8002446 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002432:	4b73      	ldr	r3, [pc, #460]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002434:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002436:	4a79      	ldr	r2, [pc, #484]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8002438:	4013      	ands	r3, r2
 800243a:	0019      	movs	r1, r3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	69da      	ldr	r2, [r3, #28]
 8002440:	4b6f      	ldr	r3, [pc, #444]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002442:	430a      	orrs	r2, r1
 8002444:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	2380      	movs	r3, #128	; 0x80
 800244c:	01db      	lsls	r3, r3, #7
 800244e:	4013      	ands	r3, r2
 8002450:	d015      	beq.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002452:	4b6b      	ldr	r3, [pc, #428]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002454:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002456:	009b      	lsls	r3, r3, #2
 8002458:	0899      	lsrs	r1, r3, #2
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800245e:	4b68      	ldr	r3, [pc, #416]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002460:	430a      	orrs	r2, r1
 8002462:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002468:	2380      	movs	r3, #128	; 0x80
 800246a:	05db      	lsls	r3, r3, #23
 800246c:	429a      	cmp	r2, r3
 800246e:	d106      	bne.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002470:	4b63      	ldr	r3, [pc, #396]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002472:	68da      	ldr	r2, [r3, #12]
 8002474:	4b62      	ldr	r3, [pc, #392]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002476:	2180      	movs	r1, #128	; 0x80
 8002478:	0249      	lsls	r1, r1, #9
 800247a:	430a      	orrs	r2, r1
 800247c:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	2380      	movs	r3, #128	; 0x80
 8002484:	031b      	lsls	r3, r3, #12
 8002486:	4013      	ands	r3, r2
 8002488:	d009      	beq.n	800249e <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800248a:	4b5d      	ldr	r3, [pc, #372]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800248c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800248e:	2240      	movs	r2, #64	; 0x40
 8002490:	4393      	bics	r3, r2
 8002492:	0019      	movs	r1, r3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002498:	4b59      	ldr	r3, [pc, #356]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800249a:	430a      	orrs	r2, r1
 800249c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	2380      	movs	r3, #128	; 0x80
 80024a4:	039b      	lsls	r3, r3, #14
 80024a6:	4013      	ands	r3, r2
 80024a8:	d016      	beq.n	80024d8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80024aa:	4b55      	ldr	r3, [pc, #340]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80024ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024ae:	4a5c      	ldr	r2, [pc, #368]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80024b0:	4013      	ands	r3, r2
 80024b2:	0019      	movs	r1, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80024b8:	4b51      	ldr	r3, [pc, #324]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80024ba:	430a      	orrs	r2, r1
 80024bc:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80024c2:	2380      	movs	r3, #128	; 0x80
 80024c4:	03db      	lsls	r3, r3, #15
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d106      	bne.n	80024d8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80024ca:	4b4d      	ldr	r3, [pc, #308]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80024cc:	68da      	ldr	r2, [r3, #12]
 80024ce:	4b4c      	ldr	r3, [pc, #304]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80024d0:	2180      	movs	r1, #128	; 0x80
 80024d2:	0449      	lsls	r1, r1, #17
 80024d4:	430a      	orrs	r2, r1
 80024d6:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	2380      	movs	r3, #128	; 0x80
 80024de:	03db      	lsls	r3, r3, #15
 80024e0:	4013      	ands	r3, r2
 80024e2:	d016      	beq.n	8002512 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80024e4:	4b46      	ldr	r3, [pc, #280]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80024e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024e8:	4a4e      	ldr	r2, [pc, #312]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80024ea:	4013      	ands	r3, r2
 80024ec:	0019      	movs	r1, r3
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80024f2:	4b43      	ldr	r3, [pc, #268]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80024f4:	430a      	orrs	r2, r1
 80024f6:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80024fc:	2380      	movs	r3, #128	; 0x80
 80024fe:	045b      	lsls	r3, r3, #17
 8002500:	429a      	cmp	r2, r3
 8002502:	d106      	bne.n	8002512 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002504:	4b3e      	ldr	r3, [pc, #248]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002506:	68da      	ldr	r2, [r3, #12]
 8002508:	4b3d      	ldr	r3, [pc, #244]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800250a:	2180      	movs	r1, #128	; 0x80
 800250c:	0449      	lsls	r1, r1, #17
 800250e:	430a      	orrs	r2, r1
 8002510:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	2380      	movs	r3, #128	; 0x80
 8002518:	011b      	lsls	r3, r3, #4
 800251a:	4013      	ands	r3, r2
 800251c:	d014      	beq.n	8002548 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800251e:	4b38      	ldr	r3, [pc, #224]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002520:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002522:	2203      	movs	r2, #3
 8002524:	4393      	bics	r3, r2
 8002526:	0019      	movs	r1, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6a1a      	ldr	r2, [r3, #32]
 800252c:	4b34      	ldr	r3, [pc, #208]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800252e:	430a      	orrs	r2, r1
 8002530:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6a1b      	ldr	r3, [r3, #32]
 8002536:	2b01      	cmp	r3, #1
 8002538:	d106      	bne.n	8002548 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800253a:	4b31      	ldr	r3, [pc, #196]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800253c:	68da      	ldr	r2, [r3, #12]
 800253e:	4b30      	ldr	r3, [pc, #192]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002540:	2180      	movs	r1, #128	; 0x80
 8002542:	0249      	lsls	r1, r1, #9
 8002544:	430a      	orrs	r2, r1
 8002546:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	2380      	movs	r3, #128	; 0x80
 800254e:	019b      	lsls	r3, r3, #6
 8002550:	4013      	ands	r3, r2
 8002552:	d014      	beq.n	800257e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8002554:	4b2a      	ldr	r3, [pc, #168]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002556:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002558:	220c      	movs	r2, #12
 800255a:	4393      	bics	r3, r2
 800255c:	0019      	movs	r1, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002562:	4b27      	ldr	r3, [pc, #156]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002564:	430a      	orrs	r2, r1
 8002566:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800256c:	2b04      	cmp	r3, #4
 800256e:	d106      	bne.n	800257e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002570:	4b23      	ldr	r3, [pc, #140]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002572:	68da      	ldr	r2, [r3, #12]
 8002574:	4b22      	ldr	r3, [pc, #136]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002576:	2180      	movs	r1, #128	; 0x80
 8002578:	0249      	lsls	r1, r1, #9
 800257a:	430a      	orrs	r2, r1
 800257c:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	2380      	movs	r3, #128	; 0x80
 8002584:	045b      	lsls	r3, r3, #17
 8002586:	4013      	ands	r3, r2
 8002588:	d016      	beq.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800258a:	4b1d      	ldr	r3, [pc, #116]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800258c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800258e:	4a22      	ldr	r2, [pc, #136]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8002590:	4013      	ands	r3, r2
 8002592:	0019      	movs	r1, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002598:	4b19      	ldr	r3, [pc, #100]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800259a:	430a      	orrs	r2, r1
 800259c:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80025a2:	2380      	movs	r3, #128	; 0x80
 80025a4:	019b      	lsls	r3, r3, #6
 80025a6:	429a      	cmp	r2, r3
 80025a8:	d106      	bne.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80025aa:	4b15      	ldr	r3, [pc, #84]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025ac:	68da      	ldr	r2, [r3, #12]
 80025ae:	4b14      	ldr	r3, [pc, #80]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025b0:	2180      	movs	r1, #128	; 0x80
 80025b2:	0449      	lsls	r1, r1, #17
 80025b4:	430a      	orrs	r2, r1
 80025b6:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	2380      	movs	r3, #128	; 0x80
 80025be:	049b      	lsls	r3, r3, #18
 80025c0:	4013      	ands	r3, r2
 80025c2:	d016      	beq.n	80025f2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80025c4:	4b0e      	ldr	r3, [pc, #56]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025c8:	4a10      	ldr	r2, [pc, #64]	; (800260c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80025ca:	4013      	ands	r3, r2
 80025cc:	0019      	movs	r1, r3
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80025d2:	4b0b      	ldr	r3, [pc, #44]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025d4:	430a      	orrs	r2, r1
 80025d6:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80025dc:	2380      	movs	r3, #128	; 0x80
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d106      	bne.n	80025f2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80025e4:	4b06      	ldr	r3, [pc, #24]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025e6:	68da      	ldr	r2, [r3, #12]
 80025e8:	4b05      	ldr	r3, [pc, #20]	; (8002600 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80025ea:	2180      	movs	r1, #128	; 0x80
 80025ec:	0449      	lsls	r1, r1, #17
 80025ee:	430a      	orrs	r2, r1
 80025f0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80025f2:	2312      	movs	r3, #18
 80025f4:	18fb      	adds	r3, r7, r3
 80025f6:	781b      	ldrb	r3, [r3, #0]
}
 80025f8:	0018      	movs	r0, r3
 80025fa:	46bd      	mov	sp, r7
 80025fc:	b006      	add	sp, #24
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	40021000 	.word	0x40021000
 8002604:	efffffff 	.word	0xefffffff
 8002608:	fffff3ff 	.word	0xfffff3ff
 800260c:	fffffcff 	.word	0xfffffcff
 8002610:	fff3ffff 	.word	0xfff3ffff
 8002614:	ffcfffff 	.word	0xffcfffff
 8002618:	ffffcfff 	.word	0xffffcfff
 800261c:	ffff3fff 	.word	0xffff3fff
 8002620:	ffbfffff 	.word	0xffbfffff
 8002624:	feffffff 	.word	0xfeffffff

08002628 <__libc_init_array>:
 8002628:	b570      	push	{r4, r5, r6, lr}
 800262a:	2600      	movs	r6, #0
 800262c:	4d0c      	ldr	r5, [pc, #48]	; (8002660 <__libc_init_array+0x38>)
 800262e:	4c0d      	ldr	r4, [pc, #52]	; (8002664 <__libc_init_array+0x3c>)
 8002630:	1b64      	subs	r4, r4, r5
 8002632:	10a4      	asrs	r4, r4, #2
 8002634:	42a6      	cmp	r6, r4
 8002636:	d109      	bne.n	800264c <__libc_init_array+0x24>
 8002638:	2600      	movs	r6, #0
 800263a:	f000 f821 	bl	8002680 <_init>
 800263e:	4d0a      	ldr	r5, [pc, #40]	; (8002668 <__libc_init_array+0x40>)
 8002640:	4c0a      	ldr	r4, [pc, #40]	; (800266c <__libc_init_array+0x44>)
 8002642:	1b64      	subs	r4, r4, r5
 8002644:	10a4      	asrs	r4, r4, #2
 8002646:	42a6      	cmp	r6, r4
 8002648:	d105      	bne.n	8002656 <__libc_init_array+0x2e>
 800264a:	bd70      	pop	{r4, r5, r6, pc}
 800264c:	00b3      	lsls	r3, r6, #2
 800264e:	58eb      	ldr	r3, [r5, r3]
 8002650:	4798      	blx	r3
 8002652:	3601      	adds	r6, #1
 8002654:	e7ee      	b.n	8002634 <__libc_init_array+0xc>
 8002656:	00b3      	lsls	r3, r6, #2
 8002658:	58eb      	ldr	r3, [r5, r3]
 800265a:	4798      	blx	r3
 800265c:	3601      	adds	r6, #1
 800265e:	e7f2      	b.n	8002646 <__libc_init_array+0x1e>
 8002660:	080026e8 	.word	0x080026e8
 8002664:	080026e8 	.word	0x080026e8
 8002668:	080026e8 	.word	0x080026e8
 800266c:	080026ec 	.word	0x080026ec

08002670 <memset>:
 8002670:	0003      	movs	r3, r0
 8002672:	1882      	adds	r2, r0, r2
 8002674:	4293      	cmp	r3, r2
 8002676:	d100      	bne.n	800267a <memset+0xa>
 8002678:	4770      	bx	lr
 800267a:	7019      	strb	r1, [r3, #0]
 800267c:	3301      	adds	r3, #1
 800267e:	e7f9      	b.n	8002674 <memset+0x4>

08002680 <_init>:
 8002680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002682:	46c0      	nop			; (mov r8, r8)
 8002684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002686:	bc08      	pop	{r3}
 8002688:	469e      	mov	lr, r3
 800268a:	4770      	bx	lr

0800268c <_fini>:
 800268c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800268e:	46c0      	nop			; (mov r8, r8)
 8002690:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002692:	bc08      	pop	{r3}
 8002694:	469e      	mov	lr, r3
 8002696:	4770      	bx	lr
