# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: C:/Users/younj/Desktop/dsd_final/src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite.xci
# IP: The module: 'axi4_32_to_axilite' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/younj/Desktop/dsd_final/src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'axi4_32_to_axilite'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: C:/Users/younj/Desktop/dsd_final/src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite.xci
# IP: The module: 'axi4_32_to_axilite' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/younj/Desktop/dsd_final/src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'axi4_32_to_axilite'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
