static int F_1 ( unsigned long V_1 , unsigned long V_2 , unsigned long V_3 )\r\n{\r\nunsigned long V_4 , V_5 ;\r\nunsigned long V_6 , V_7 , V_8 , V_9 , V_10 ;\r\nunsigned int V_11 ;\r\nstruct V_12 * V_13 , * V_14 ;\r\nunsigned long V_15 = ( V_2 << V_16 ) >= V_17 ;\r\nV_5 = V_3 << V_18 ;\r\nV_4 = V_2 << V_16 | V_19 | V_20 ;\r\nif ( ! V_15 )\r\nV_4 |= V_21 ;\r\nV_11 = ( V_2 & 0x1f ) << 3 ;\r\nV_13 = (struct V_12 * ) ( V_1 | ( ( V_2 & 0x1f ) << 7 ) ) ;\r\nfor ( V_7 = 0 ; V_7 < 2 ; V_7 ++ ) {\r\nfor ( V_6 = 0 ; V_6 < 8 ; V_6 ++ , V_13 ++ ) {\r\nif ( ! ( V_13 -> V_4 & V_20 ) ) {\r\nV_13 -> V_5 = V_5 ;\r\nF_2 () ;\r\nV_13 -> V_4 = V_4 ;\r\nreturn ( V_11 | V_6 ) ;\r\n}\r\n}\r\nV_11 = ( ( ~ V_2 ) & 0x1f ) << 3 ;\r\nV_13 = (struct V_12 * ) ( V_1 | ( ( ( ~ V_2 ) & 0x1f ) << 7 ) ) ;\r\n}\r\nV_9 = F_3 () -> V_22 ;\r\nfor ( V_10 = 0 ; V_10 < 16 ; V_10 ++ ) {\r\nif ( V_9 < 8 ) {\r\nV_11 = ( V_2 & 0x1f ) << 3 ;\r\nV_13 = (struct V_12 * ) ( V_1 | ( ( V_2 & 0x1f ) << 7 ) ) ;\r\nV_14 = V_13 + V_9 ;\r\n} else {\r\nV_11 = ( ( ~ V_2 ) & 0x1f ) << 3 ;\r\nV_13 = (struct V_12 * ) ( V_1 | ( ( ( ~ V_2 ) & 0x1f ) << 7 ) ) ;\r\nV_14 = V_13 + ( V_9 - 8 ) ;\r\n}\r\nif ( ( V_14 -> V_4 & V_23 ) != V_17 )\r\nbreak;\r\nV_9 = ( V_9 + 1 ) & 0xf ;\r\n}\r\nF_3 () -> V_22 = ( V_9 + 1 ) & 0xf ;\r\nasm volatile("isync" : : : "memory");\r\nV_8 = V_14 -> V_4 >> V_16 ;\r\nV_14 -> V_4 = 0 ;\r\nasm volatile("sync" : : : "memory");\r\nV_14 -> V_5 = V_5 ;\r\nF_2 () ;\r\nV_14 -> V_4 = V_4 ;\r\nasm volatile("slbie %0" : : "r" (old_esid << SID_SHIFT));\r\nasm volatile("sync" : : : "memory");\r\nreturn ( V_11 | ( V_9 & 0x7 ) ) ;\r\n}\r\nstatic int F_4 ( unsigned long V_24 , struct V_25 * V_26 )\r\n{\r\nunsigned long V_3 ;\r\nunsigned char V_12 ;\r\nunsigned long V_27 ;\r\nif ( F_5 ( V_24 ) ) {\r\nV_3 = F_6 ( V_24 , V_28 ) ;\r\n} else {\r\nif ( ( V_24 >= V_29 ) || ( ! V_26 ) )\r\nreturn 1 ;\r\nV_3 = F_7 ( V_26 -> V_30 . V_31 , V_24 , V_28 ) ;\r\n}\r\nV_12 = F_1 ( F_3 () -> V_32 , F_8 ( V_24 ) , V_3 ) ;\r\nif ( ! F_5 ( V_24 ) ) {\r\nV_27 = F_9 ( V_33 ) ;\r\nif ( V_27 < V_34 )\r\nF_9 ( V_35 [ V_27 ++ ] ) = V_12 ;\r\nelse\r\nV_27 = V_34 + 1 ;\r\nF_9 ( V_33 ) = V_27 ;\r\nasm volatile("sync":::"memory");\r\n}\r\nreturn 0 ;\r\n}\r\nint F_10 ( unsigned long V_24 )\r\n{\r\nreturn F_4 ( V_24 , V_36 -> V_26 ) ;\r\n}\r\nvoid F_11 ( struct V_37 * V_38 , struct V_25 * V_26 )\r\n{\r\nstruct V_12 * V_1 = (struct V_12 * ) F_3 () -> V_32 ;\r\nstruct V_12 * V_13 ;\r\nunsigned long V_27 ;\r\nunsigned long V_39 = F_12 ( V_38 ) ;\r\nunsigned long V_40 = F_13 ( V_38 ) ;\r\nunsigned long V_41 ;\r\nasm volatile("isync" : : : "memory");\r\nF_14 () ;\r\nV_27 = F_9 ( V_33 ) ;\r\nif ( V_27 <= V_34 ) {\r\nint V_10 ;\r\nfor ( V_10 = 0 ; V_10 < V_27 ; V_10 ++ ) {\r\nV_13 = V_1 + F_9 ( V_35 [ V_10 ] ) ;\r\nV_13 -> V_4 = 0 ;\r\n}\r\n} else {\r\nunsigned long V_6 ;\r\nV_13 = V_1 ;\r\nV_13 += 1 ;\r\nfor ( V_6 = 1 ;\r\nV_6 < ( V_42 / sizeof( struct V_12 ) ) ;\r\nV_6 ++ , V_13 ++ ) {\r\nunsigned long V_24 ;\r\nV_24 = V_13 -> V_4 & V_23 ;\r\nif ( ! F_5 ( V_24 ) ) {\r\nV_13 -> V_4 = 0 ;\r\n}\r\n}\r\n}\r\nasm volatile("sync; slbia; sync":::"memory");\r\nF_9 ( V_33 ) = 0 ;\r\nif ( F_15 ( V_38 , V_43 ) )\r\nV_41 = V_44 ;\r\nelse\r\nV_41 = V_45 ;\r\nF_4 ( V_39 , V_26 ) ;\r\nif ( F_8 ( V_39 ) == F_8 ( V_40 ) )\r\nreturn;\r\nF_4 ( V_40 , V_26 ) ;\r\nif ( ( F_8 ( V_39 ) == F_8 ( V_41 ) )\r\n|| ( F_8 ( V_40 ) == F_8 ( V_41 ) ) )\r\nreturn;\r\nF_4 ( V_41 , V_26 ) ;\r\nasm volatile("sync" : : : "memory");\r\n}\r\nvoid T_1 F_16 ( void )\r\n{\r\nint V_46 ;\r\nif ( F_17 ( V_47 ) )\r\nreturn;\r\nF_18 (cpu) {\r\nunsigned long V_48 ;\r\nif ( V_46 == 0 )\r\ncontinue;\r\nV_48 = F_19 ( V_42 , V_42 ,\r\n1 << V_16 ) ;\r\nV_48 = ( unsigned long ) F_20 ( V_48 ) ;\r\nmemset ( ( void * ) V_48 , 0 , V_42 ) ;\r\nV_49 [ V_46 ] . V_32 = V_48 ;\r\nV_49 [ V_46 ] . V_50 = F_21 ( V_48 ) ;\r\nF_22 ( V_51 L_1\r\nL_2 ,\r\nV_46 , V_49 [ V_46 ] . V_32 , V_49 [ V_46 ] . V_50 ) ;\r\n}\r\n}\r\nvoid F_23 ( unsigned long V_1 )\r\n{\r\nunsigned long V_3 = F_6 ( V_17 , V_28 ) ;\r\nunsigned long V_52 ;\r\nasm volatile("isync; slbia; isync":::"memory");\r\nF_1 ( V_1 , F_8 ( V_17 ) , V_3 ) ;\r\nasm volatile("sync":::"memory");\r\nV_52 = F_3 () -> V_50 | 0x1ul ;\r\nF_24 ( V_53 , V_52 ) ;\r\n}
