##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for CyBUS_CLK(routed)
		4.6::Critical Path Report for cydff_1/q
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK(routed):R vs. cydff_1/q:R)
		5.2::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK(routed):R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
		5.5::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
		5.6::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.10::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.11::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.12::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.13::Critical Path Report for (cydff_1/q:R vs. Clock_2:R)
		5.14::Critical Path Report for (cydff_1/q:R vs. Clock_3:R)
		5.15::Critical Path Report for (cydff_1/q:R vs. Clock_1:R)
		5.16::Critical Path Report for (cydff_1/q:R vs. cydff_1/q:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 19
Clock: ADC_SAR_1_theACLK                           | N/A                    | Target: 1.60 MHz    | 
Clock: ADC_SAR_1_theACLK(fixed-function)           | N/A                    | Target: 1.60 MHz    | 
Clock: Clock_1                                     | Frequency: 108.33 MHz  | Target: 12.00 MHz   | 
Clock: Clock_2                                     | Frequency: 95.22 MHz   | Target: 12.00 MHz   | 
Clock: Clock_3                                     | Frequency: 82.95 MHz   | Target: 12.00 MHz   | 
Clock: Clock_4                                     | N/A                    | Target: 0.10 MHz    | 
Clock: CyBUS_CLK                                   | Frequency: 37.02 MHz   | Target: 48.00 MHz   | 
Clock: CyBUS_CLK(routed)                           | Frequency: 560.30 MHz  | Target: 48.00 MHz   | 
Clock: CyILO                                       | N/A                    | Target: 0.10 MHz    | 
Clock: CyIMO                                       | N/A                    | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                                | N/A                    | Target: 48.00 MHz   | 
Clock: CyPLL_OUT                                   | N/A                    | Target: 48.00 MHz   | 
Clock: PowerMonitor_1_ADC_Ext_CP_Clk               | N/A                    | Target: 5.33 MHz    | 
Clock: PowerMonitor_1_ADC_Ext_CP_Clk(routed)       | N/A                    | Target: 5.33 MHz    | 
Clock: PowerMonitor_1_ADC_theACLK                  | N/A                    | Target: 1.30 MHz    | 
Clock: PowerMonitor_1_ADC_theACLK(fixed-function)  | N/A                    | Target: 1.30 MHz    | 
Clock: \PowerMonitor_1:ADC:DSM4\/dec_clock         | N/A                    | Target: 100.00 MHz  | 
Clock: cydff_1/q                                   | Frequency: 112.06 MHz  | Target: 24.00 MHz   | 
Clock: pmon_clock                                  | N/A                    | Target: 1.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1            Clock_1            83333.3          74424       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2            Clock_2            83333.3          73475       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3            Clock_3            83333.3          71277       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          Clock_1            20833.3          11602       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          Clock_2            20833.3          10332       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          Clock_3            20833.3          11688       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          CyBUS_CLK          20833.3          483         10416.7          797         20833.3          13459       10416.7          -3091       
CyBUS_CLK          CyBUS_CLK(routed)  N/A              N/A         N/A              N/A         N/A              N/A         10416.7          12829       
CyBUS_CLK(routed)  cydff_1/q          20833.3          19049       N/A              N/A         N/A              N/A         N/A              N/A         
cydff_1/q          Clock_1            41666.7          5043        N/A              N/A         N/A              N/A         N/A              N/A         
cydff_1/q          Clock_2            41666.7          9252        N/A              N/A         N/A              N/A         N/A              N/A         
cydff_1/q          Clock_3            41666.7          12202       N/A              N/A         N/A              N/A         N/A              N/A         
cydff_1/q          cydff_1/q          41666.7          32743       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase     
----------------  ------------  -------------------  
GEN_OUT_P(0)_PAD  38065         cydff_1/q:R          
GEN_OUT_P(0)_PAD  38065         cydff_1/q:F          
Out_LL1(0)_PAD    25239         CyBUS_CLK:R          
Out_LL2(0)_PAD    25123         CyBUS_CLK:R          
PowerOFF(0)_PAD   25862         CyBUS_CLK:R          
RST_OUT_P(0)_PAD  35739         CyBUS_CLK(routed):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 108.33 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_Channel1:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_1_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 11602p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5721
-------------------------------------   ---- 
End-of-path arrival time (ps)           5721
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EN_Channel1:Sync:ctrl_reg\/busclk                          controlcell6        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\EN_Channel1:Sync:ctrl_reg\/control_0  controlcell6   2050   2050  11602  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_0      macrocell20    3671   5721  11602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell20         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 95.22 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_Channel3:Sync:ctrl_reg\/control_0
Path End       : Mux_CH3_Decoder_one_hot_3/main_2
Capture Clock  : Mux_CH3_Decoder_one_hot_3/clock_0
Path slack     : 10332p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_2:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6992
-------------------------------------   ---- 
End-of-path arrival time (ps)           6992
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EN_Channel3:Sync:ctrl_reg\/busclk                          controlcell8        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\EN_Channel3:Sync:ctrl_reg\/control_0  controlcell8   2050   2050  10332  RISE       1
Mux_CH3_Decoder_one_hot_3/main_2       macrocell28    4942   6992  10332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_3/clock_0                          macrocell28         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 82.95 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMux_CH2_Decoder_old_id_0/q
Path End       : AMux_CH2_Decoder_one_hot_3/main_4
Capture Clock  : AMux_CH2_Decoder_one_hot_3/clock_0
Path slack     : 71277p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8546
-------------------------------------   ---- 
End-of-path arrival time (ps)           8546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_old_id_0/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMux_CH2_Decoder_old_id_0/q        macrocell30   1250   1250  71277  RISE       1
AMux_CH2_Decoder_one_hot_3/main_4  macrocell34   7296   8546  71277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_one_hot_3/clock_0                         macrocell34         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 37.02 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Count7_1:Counter7\/tc
Path End       : Net_703/clk_en
Capture Clock  : Net_703/clock_0
Path slack     : -3091p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                       11407
-------------------------------------   ----- 
End-of-path arrival time (ps)           21824
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
\Count7_1:Counter7\/extclk_n                                count7cell          0  10417  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\Count7_1:Counter7\/tc  count7cell    4050  14467  -3091  RISE       1
Net_703/clk_en          macrocell13   7357  21824  -3091  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                             macrocell13         0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyBUS_CLK(routed)
***********************************************
Clock: CyBUS_CLK(routed)
Frequency: 560.30 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : CNT_1/main_0
Capture Clock  : CNT_1/clock_0
Path slack     : 19049p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         18948
+ Cycle adjust (CyBUS_CLK(routed):R#2 vs. cydff_1/q:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36271

Launch Clock Arrival Time                       0
+ Clock path delay                      11384
+ Data path delay                        5838
-------------------------------------   ----- 
End-of-path arrival time (ps)           17223
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_853/main_1                                          macrocell4       5709   5709  RISE       1
Net_853/q                                               macrocell4       3350   9059  RISE       1
cydff_2/clock_0                                         macrocell12      2325  11384  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
cydff_2/q     macrocell12   1250  12634  19049  RISE       1
CNT_1/main_0  macrocell16   4588  17223  19049  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1


===================================================================== 
4.6::Critical Path Report for cydff_1/q
***************************************
Clock: cydff_1/q
Frequency: 112.06 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_1/q
Path End       : CNT_1/main_1
Capture Clock  : CNT_1/clock_0
Path slack     : 32743p

Capture Clock Arrival Time                             0
+ Clock path delay                                 18948
+ Cycle adjust (cydff_1/q:R#1 vs. cydff_1/q:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     57105

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        5414
-------------------------------------   ----- 
End-of-path arrival time (ps)           24362
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
CNT_1/q       macrocell16   1250  20198  32743  RISE       1
CNT_1/main_1  macrocell16   4164  24362  32743  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK(routed):R vs. cydff_1/q:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : CNT_1/main_0
Capture Clock  : CNT_1/clock_0
Path slack     : 19049p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         18948
+ Cycle adjust (CyBUS_CLK(routed):R#2 vs. cydff_1/q:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36271

Launch Clock Arrival Time                       0
+ Clock path delay                      11384
+ Data path delay                        5838
-------------------------------------   ----- 
End-of-path arrival time (ps)           17223
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_853/main_1                                          macrocell4       5709   5709  RISE       1
Net_853/q                                               macrocell4       3350   9059  RISE       1
cydff_2/clock_0                                         macrocell12      2325  11384  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
cydff_2/q     macrocell12   1250  12634  19049  RISE       1
CNT_1/main_0  macrocell16   4588  17223  19049  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK(routed):R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_697/q
Path End       : cydff_1/main_0
Capture Clock  : cydff_1/clock_0
Path slack     : 12829p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         12793
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK(routed):R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             30117

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        6871
-------------------------------------   ----- 
End-of-path arrival time (ps)           17288
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell10         0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_697/q       macrocell10   1250  11667  12829  RISE       1
cydff_1/main_0  macrocell11   5621  17288  12829  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 483p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14340
-------------------------------------   ----- 
End-of-path arrival time (ps)           14340
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q                     macrocell7      1250   1250    483  RISE       1
\ShiftReg_5:bSR:status_0\/main_0                macrocell2      2287   3537    483  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell2      3350   6887    483  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/cs_addr_1  datapathcell4   7453  14340    483  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_0
Capture Clock  : Net_686/clock_0
Path slack     : 797p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      6907

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb  datapathcell4   2410   2410    797  RISE       1
Net_686/main_0                                macrocell9      3700   6110    797  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell9          0  10417  FALL       1


5.5::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_686/main_2
Capture Clock  : Net_686/clock_0
Path slack     : 13459p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     27740

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        3864
-------------------------------------   ----- 
End-of-path arrival time (ps)           14281
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell9          0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell9    1250  11667  13459  RISE       1
Net_686/main_2  macrocell9    2614  14281  13459  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell9          0  10417  FALL       1


5.6::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
***********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Count7_1:Counter7\/tc
Path End       : Net_703/clk_en
Capture Clock  : Net_703/clock_0
Path slack     : -3091p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                       11407
-------------------------------------   ----- 
End-of-path arrival time (ps)           21824
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
\Count7_1:Counter7\/extclk_n                                count7cell          0  10417  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\Count7_1:Counter7\/tc  count7cell    4050  14467  -3091  RISE       1
Net_703/clk_en          macrocell13   7357  21824  -3091  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                             macrocell13         0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_Channel3:Sync:ctrl_reg\/control_0
Path End       : Mux_CH3_Decoder_one_hot_3/main_2
Capture Clock  : Mux_CH3_Decoder_one_hot_3/clock_0
Path slack     : 10332p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_2:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6992
-------------------------------------   ---- 
End-of-path arrival time (ps)           6992
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EN_Channel3:Sync:ctrl_reg\/busclk                          controlcell8        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\EN_Channel3:Sync:ctrl_reg\/control_0  controlcell8   2050   2050  10332  RISE       1
Mux_CH3_Decoder_one_hot_3/main_2       macrocell28    4942   6992  10332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_3/clock_0                          macrocell28         0      0  RISE       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
*********************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_Channel2:Sync:ctrl_reg\/control_0
Path End       : AMux_CH2_Decoder_one_hot_2/main_2
Capture Clock  : AMux_CH2_Decoder_one_hot_2/clock_0
Path slack     : 11688p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_3:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5635
-------------------------------------   ---- 
End-of-path arrival time (ps)           5635
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EN_Channel2:Sync:ctrl_reg\/busclk                          controlcell9        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\EN_Channel2:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  11688  RISE       1
AMux_CH2_Decoder_one_hot_2/main_2      macrocell33    3585   5635  11688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_one_hot_2/clock_0                         macrocell33         0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_Channel1:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_1_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 11602p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5721
-------------------------------------   ---- 
End-of-path arrival time (ps)           5721
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EN_Channel1:Sync:ctrl_reg\/busclk                          controlcell6        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\EN_Channel1:Sync:ctrl_reg\/control_0  controlcell6   2050   2050  11602  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_0      macrocell20    3671   5721  11602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell20         0      0  RISE       1


5.10::Critical Path Report for (Clock_2:R vs. Clock_2:R)
********************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mux_CH3_Decoder_old_id_1/q
Path End       : Mux_CH3_Decoder_one_hot_3/main_3
Capture Clock  : Mux_CH3_Decoder_one_hot_3/clock_0
Path slack     : 73475p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6349
-------------------------------------   ---- 
End-of-path arrival time (ps)           6349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_old_id_1/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Mux_CH3_Decoder_old_id_1/q        macrocell23   1250   1250  73475  RISE       1
Mux_CH3_Decoder_one_hot_3/main_3  macrocell28   5099   6349  73475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_3/clock_0                          macrocell28         0      0  RISE       1


5.11::Critical Path Report for (Clock_3:R vs. Clock_3:R)
********************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMux_CH2_Decoder_old_id_0/q
Path End       : AMux_CH2_Decoder_one_hot_3/main_4
Capture Clock  : AMux_CH2_Decoder_one_hot_3/clock_0
Path slack     : 71277p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8546
-------------------------------------   ---- 
End-of-path arrival time (ps)           8546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_old_id_0/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMux_CH2_Decoder_old_id_0/q        macrocell30   1250   1250  71277  RISE       1
AMux_CH2_Decoder_one_hot_3/main_4  macrocell34   7296   8546  71277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_one_hot_3/clock_0                         macrocell34         0      0  RISE       1


5.12::Critical Path Report for (Clock_1:R vs. Clock_1:R)
********************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 74424p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5399
-------------------------------------   ---- 
End-of-path arrival time (ps)           5399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell17   1250   1250  74424  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_3  macrocell20   4149   5399  74424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell20         0      0  RISE       1


5.13::Critical Path Report for (cydff_1/q:R vs. Clock_2:R)
**********************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_0/q
Path End       : Mux_CH3_Decoder_one_hot_2/main_1
Capture Clock  : Mux_CH3_Decoder_one_hot_2/clock_0
Path slack     : 9252p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        9956
-------------------------------------   ----- 
End-of-path arrival time (ps)           28904
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_0/clock_0                                           macrocell18      4904  18948  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
CNT_0/q                           macrocell18   1250  20198   9252  RISE       1
Mux_CH3_Decoder_one_hot_2/main_1  macrocell27   8706  28904   9252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_2/clock_0                          macrocell27         0      0  RISE       1


5.14::Critical Path Report for (cydff_1/q:R vs. Clock_3:R)
**********************************************************

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_0/q
Path End       : AMux_CH2_Decoder_old_id_0/main_0
Capture Clock  : AMux_CH2_Decoder_old_id_0/clock_0
Path slack     : 12202p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        7007
-------------------------------------   ----- 
End-of-path arrival time (ps)           25954
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_0/clock_0                                           macrocell18      4904  18948  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
CNT_0/q                           macrocell18   1250  20198  12202  RISE       1
AMux_CH2_Decoder_old_id_0/main_0  macrocell30   5757  25954  12202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_old_id_0/clock_0                          macrocell30         0      0  RISE       1


5.15::Critical Path Report for (cydff_1/q:R vs. Clock_1:R)
**********************************************************

++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_0/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_4
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 5043p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                       14166
-------------------------------------   ----- 
End-of-path arrival time (ps)           33114
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_0/clock_0                                           macrocell18      4904  18948  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
CNT_0/q                            macrocell18   1250  20198   5043  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_4  macrocell22  12916  33114   5043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell22         0      0  RISE       1


5.16::Critical Path Report for (cydff_1/q:R vs. cydff_1/q:R)
************************************************************

++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_1/q
Path End       : CNT_1/main_1
Capture Clock  : CNT_1/clock_0
Path slack     : 32743p

Capture Clock Arrival Time                             0
+ Clock path delay                                 18948
+ Cycle adjust (cydff_1/q:R#1 vs. cydff_1/q:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     57105

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        5414
-------------------------------------   ----- 
End-of-path arrival time (ps)           24362
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
CNT_1/q       macrocell16   1250  20198  32743  RISE       1
CNT_1/main_1  macrocell16   4164  24362  32743  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Count7_1:Counter7\/tc
Path End       : Net_703/clk_en
Capture Clock  : Net_703/clock_0
Path slack     : -3091p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                       11407
-------------------------------------   ----- 
End-of-path arrival time (ps)           21824
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
\Count7_1:Counter7\/extclk_n                                count7cell          0  10417  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\Count7_1:Counter7\/tc  count7cell    4050  14467  -3091  RISE       1
Net_703/clk_en          macrocell13   7357  21824  -3091  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                             macrocell13         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Count7_1:Counter7\/tc
Path End       : Net_917/clk_en
Capture Clock  : Net_917/clock_0
Path slack     : -2048p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                       10365
-------------------------------------   ----- 
End-of-path arrival time (ps)           20781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
\Count7_1:Counter7\/extclk_n                                count7cell          0  10417  FALL       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\Count7_1:Counter7\/tc  count7cell    4050  14467  -3091  RISE       1
Net_917/clk_en          macrocell14   6315  20781  -2048  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell14         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 483p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14340
-------------------------------------   ----- 
End-of-path arrival time (ps)           14340
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q                     macrocell7      1250   1250    483  RISE       1
\ShiftReg_5:bSR:status_0\/main_0                macrocell2      2287   3537    483  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell2      3350   6887    483  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/cs_addr_1  datapathcell4   7453  14340    483  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:load_reg\/q
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 640p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14183
-------------------------------------   ----- 
End-of-path arrival time (ps)           14183
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:load_reg\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:load_reg\/q                     macrocell8      1250   1250    640  RISE       1
\ShiftReg_7:bSR:status_0\/main_0                macrocell3      2299   3549    640  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell3      3350   6899    640  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/cs_addr_1  datapathcell7   7283  14183    640  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:load_reg\/q
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 644p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14179
-------------------------------------   ----- 
End-of-path arrival time (ps)           14179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:load_reg\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:load_reg\/q                     macrocell8      1250   1250    640  RISE       1
\ShiftReg_7:bSR:status_0\/main_0                macrocell3      2299   3549    640  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell3      3350   6899    640  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/cs_addr_1  datapathcell8   7280  14179    644  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_0
Capture Clock  : Net_686/clock_0
Path slack     : 797p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      6907

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb  datapathcell4   2410   2410    797  RISE       1
Net_686/main_0                                macrocell9      3700   6110    797  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell9          0  10417  FALL       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : Net_697/main_0
Capture Clock  : Net_697/clock_0
Path slack     : 797p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      6907

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb  datapathcell4   2410   2410    797  RISE       1
Net_697/main_0                                macrocell10     3700   6110    797  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell10         0  10417  FALL       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_697/q
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/route_si
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 1412p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     17363

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        5535
-------------------------------------   ----- 
End-of-path arrival time (ps)           15951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell10         0  10417  FALL       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_697/q                                      macrocell10     1250  11667   1412  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/route_si  datapathcell9   4285  15951   1412  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell9       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:load_reg\/q
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 1695p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13129
-------------------------------------   ----- 
End-of-path arrival time (ps)           13129
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:load_reg\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:load_reg\/q                     macrocell8      1250   1250    640  RISE       1
\ShiftReg_7:bSR:status_0\/main_0                macrocell3      2299   3549    640  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell3      3350   6899    640  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/cs_addr_1  datapathcell9   6229  13129   1695  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell9       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_1
Capture Clock  : Net_686/clock_0
Path slack     : 2207p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      6907

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4700
-------------------------------------   ---- 
End-of-path arrival time (ps)           4700
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/so_comb  datapathcell10   2410   2410   2207  RISE       1
Net_686/main_1                                macrocell9       2290   4700   2207  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell9          0  10417  FALL       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : Net_697/main_1
Capture Clock  : Net_697/clock_0
Path slack     : 2207p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      6907

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4700
-------------------------------------   ---- 
End-of-path arrival time (ps)           4700
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/so_comb  datapathcell10   2410   2410   2207  RISE       1
Net_697/main_1                                macrocell10      2290   4700   2207  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell10         0  10417  FALL       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 2419p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12404
-------------------------------------   ----- 
End-of-path arrival time (ps)           12404
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q                     macrocell7      1250   1250    483  RISE       1
\ShiftReg_5:bSR:status_0\/main_0                macrocell2      2287   3537    483  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell2      3350   6887    483  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/cs_addr_1  datapathcell3   5517  12404   2419  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:load_reg\/q
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 2610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12213
-------------------------------------   ----- 
End-of-path arrival time (ps)           12213
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:load_reg\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:load_reg\/q                     macrocell8       1250   1250    640  RISE       1
\ShiftReg_7:bSR:status_0\/main_0                macrocell3       2299   3549    640  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell3       3350   6899    640  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/cs_addr_1  datapathcell12   5313  12213   2610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell12      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 3285p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11538
-------------------------------------   ----- 
End-of-path arrival time (ps)           11538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q                     macrocell7      1250   1250    483  RISE       1
\ShiftReg_5:bSR:status_0\/main_0                macrocell2      2287   3537    483  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell2      3350   6887    483  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/cs_addr_1  datapathcell6   4651  11538   3285  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell6       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 3289p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11535
-------------------------------------   ----- 
End-of-path arrival time (ps)           11535
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q                     macrocell7      1250   1250    483  RISE       1
\ShiftReg_5:bSR:status_0\/main_0                macrocell2      2287   3537    483  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell2      3350   6887    483  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/cs_addr_1  datapathcell5   4647  11535   3289  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 3440p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11384
-------------------------------------   ----- 
End-of-path arrival time (ps)           11384
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q                     macrocell7      1250   1250    483  RISE       1
\ShiftReg_5:bSR:status_0\/main_0                macrocell2      2287   3537    483  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell2      3350   6887    483  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/cs_addr_1  datapathcell2   4496  11384   3440  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:load_reg\/q
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 3523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11301
-------------------------------------   ----- 
End-of-path arrival time (ps)           11301
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:load_reg\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:load_reg\/q                     macrocell8       1250   1250    640  RISE       1
\ShiftReg_7:bSR:status_0\/main_0                macrocell3       2299   3549    640  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell3       3350   6899    640  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/cs_addr_1  datapathcell10   4401  11301   3523  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:load_reg\/q
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 3526p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11297
-------------------------------------   ----- 
End-of-path arrival time (ps)           11297
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:load_reg\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:load_reg\/q                     macrocell8       1250   1250    640  RISE       1
\ShiftReg_7:bSR:status_0\/main_0                macrocell3       2299   3549    640  RISE       1
\ShiftReg_7:bSR:status_0\/q                     macrocell3       3350   6899    640  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/cs_addr_1  datapathcell11   4398  11297   3526  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4358p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10465
-------------------------------------   ----- 
End-of-path arrival time (ps)           10465
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q                     macrocell7      1250   1250    483  RISE       1
\ShiftReg_5:bSR:status_0\/main_0                macrocell2      2287   3537    483  RISE       1
\ShiftReg_5:bSR:status_0\/q                     macrocell2      3350   6887    483  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/cs_addr_1  datapathcell1   3578  10465   4358  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_0/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_4
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 5043p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                       14166
-------------------------------------   ----- 
End-of-path arrival time (ps)           33114
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_0/clock_0                                           macrocell18      4904  18948  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
CNT_0/q                            macrocell18   1250  20198   5043  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_4  macrocell22  12916  33114   5043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell22         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:load_reg\/q
Path End       : \ShiftReg_7:bSR:StsReg\/status_0
Capture Clock  : \ShiftReg_7:bSR:StsReg\/clock
Path slack     : 5601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14733
-------------------------------------   ----- 
End-of-path arrival time (ps)           14733
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:load_reg\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:load_reg\/q       macrocell8     1250   1250    640  RISE       1
\ShiftReg_7:bSR:status_0\/main_0  macrocell3     2299   3549    640  RISE       1
\ShiftReg_7:bSR:status_0\/q       macrocell3     3350   6899    640  RISE       1
\ShiftReg_7:bSR:StsReg\/status_0  statusicell3   7833  14733   5601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:StsReg\/clock                               statusicell3        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_1/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 5653p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                       13555
-------------------------------------   ----- 
End-of-path arrival time (ps)           32503
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
CNT_1/q                            macrocell16   1250  20198   5653  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_2  macrocell20  12305  32503   5653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell20         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_1/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 5667p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                       13542
-------------------------------------   ----- 
End-of-path arrival time (ps)           32490
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
CNT_1/q                            macrocell16   1250  20198   5653  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_2  macrocell22  12292  32490   5667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell22         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_0/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_4
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 5926p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                       13283
-------------------------------------   ----- 
End-of-path arrival time (ps)           32231
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_0/clock_0                                           macrocell18      4904  18948  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
CNT_0/q                            macrocell18   1250  20198   5043  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_4  macrocell19  12033  32231   5926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                         macrocell19         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_0/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_4
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 5994p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                       13214
-------------------------------------   ----- 
End-of-path arrival time (ps)           32162
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_0/clock_0                                           macrocell18      4904  18948  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
CNT_0/q                            macrocell18   1250  20198   5043  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_4  macrocell20  11964  32162   5994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell20         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_0/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_4
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 6501p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                       12707
-------------------------------------   ----- 
End-of-path arrival time (ps)           31655
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_0/clock_0                                           macrocell18      4904  18948  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
CNT_0/q                            macrocell18   1250  20198   5043  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_4  macrocell21  11457  31655   6501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                         macrocell21         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:load_reg\/q
Path End       : \ShiftReg_8:bSR:StsReg\/status_0
Capture Clock  : \ShiftReg_8:bSR:StsReg\/clock
Path slack     : 6514p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13819
-------------------------------------   ----- 
End-of-path arrival time (ps)           13819
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:load_reg\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:load_reg\/q       macrocell8     1250   1250    640  RISE       1
\ShiftReg_7:bSR:status_0\/main_0  macrocell3     2299   3549    640  RISE       1
\ShiftReg_7:bSR:status_0\/q       macrocell3     3350   6899    640  RISE       1
\ShiftReg_8:bSR:StsReg\/status_0  statusicell4   6920  13819   6514  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:StsReg\/clock                               statusicell4        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_5:bSR:StsReg\/status_0
Capture Clock  : \ShiftReg_5:bSR:StsReg\/clock
Path slack     : 6543p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13791
-------------------------------------   ----- 
End-of-path arrival time (ps)           13791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q       macrocell7     1250   1250    483  RISE       1
\ShiftReg_5:bSR:status_0\/main_0  macrocell2     2287   3537    483  RISE       1
\ShiftReg_5:bSR:status_0\/q       macrocell2     3350   6887    483  RISE       1
\ShiftReg_5:bSR:StsReg\/status_0  statusicell1   6903  13791   6543  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:StsReg\/clock                               statusicell1        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 6639p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   6639  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell4   6974   8184   6639  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_1/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 7365p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                       11844
-------------------------------------   ----- 
End-of-path arrival time (ps)           30792
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
CNT_1/q                            macrocell16   1250  20198   5653  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_2  macrocell21  10594  30792   7365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                         macrocell21         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_1/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 7378p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                       11831
-------------------------------------   ----- 
End-of-path arrival time (ps)           30779
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
CNT_1/q                            macrocell16   1250  20198   5653  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_2  macrocell19  10581  30779   7378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                         macrocell19         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/route_si
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 7449p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9915
-------------------------------------   ---- 
End-of-path arrival time (ps)           9915
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/so_comb   datapathcell4   2410   2410   7449  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/route_si  datapathcell3   7505   9915   7449  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell3       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_0/q
Path End       : AMuxHw_1_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_1_Decoder_old_id_0/clock_0
Path slack     : 8337p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                       10872
-------------------------------------   ----- 
End-of-path arrival time (ps)           29820
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_0/clock_0                                           macrocell18      4904  18948  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
CNT_0/q                           macrocell18   1250  20198   5043  RISE       1
AMuxHw_1_Decoder_old_id_0/main_0  macrocell17   9622  29820   8337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell17         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_1/q
Path End       : AMuxHw_1_Decoder_old_id_1/main_0
Capture Clock  : AMuxHw_1_Decoder_old_id_1/clock_0
Path slack     : 8448p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                       10760
-------------------------------------   ----- 
End-of-path arrival time (ps)           29708
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
CNT_1/q                           macrocell16   1250  20198   5653  RISE       1
AMuxHw_1_Decoder_old_id_1/main_0  macrocell15   9510  29708   8448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell15         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : Net_703/main_0
Capture Clock  : Net_703/clock_0
Path slack     : 8637p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8686
-------------------------------------   ---- 
End-of-path arrival time (ps)           8686
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell5   2050   2050   8637  RISE       1
Net_703/main_0                           macrocell13    6636   8686   8637  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                             macrocell13         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 9187p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   6639  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell6   4426   5636   9187  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell6       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_0/q
Path End       : Mux_CH3_Decoder_one_hot_2/main_1
Capture Clock  : Mux_CH3_Decoder_one_hot_2/clock_0
Path slack     : 9252p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        9956
-------------------------------------   ----- 
End-of-path arrival time (ps)           28904
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_0/clock_0                                           macrocell18      4904  18948  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
CNT_0/q                           macrocell18   1250  20198   9252  RISE       1
Mux_CH3_Decoder_one_hot_2/main_1  macrocell27   8706  28904   9252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_2/clock_0                          macrocell27         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_1/q
Path End       : Mux_CH3_Decoder_old_id_1/main_0
Capture Clock  : Mux_CH3_Decoder_old_id_1/clock_0
Path slack     : 9343p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        9866
-------------------------------------   ----- 
End-of-path arrival time (ps)           28814
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
CNT_1/q                          macrocell16   1250  20198   9343  RISE       1
Mux_CH3_Decoder_old_id_1/main_0  macrocell23   8616  28814   9343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_old_id_1/clock_0                           macrocell23         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_1/q
Path End       : Mux_CH3_Decoder_one_hot_2/main_0
Capture Clock  : Mux_CH3_Decoder_one_hot_2/clock_0
Path slack     : 9351p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        9858
-------------------------------------   ----- 
End-of-path arrival time (ps)           28806
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
CNT_1/q                           macrocell16   1250  20198   9343  RISE       1
Mux_CH3_Decoder_one_hot_2/main_0  macrocell27   8608  28806   9351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_2/clock_0                          macrocell27         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_1/q
Path End       : Mux_CH3_Decoder_one_hot_1/main_0
Capture Clock  : Mux_CH3_Decoder_one_hot_1/clock_0
Path slack     : 9370p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        9839
-------------------------------------   ----- 
End-of-path arrival time (ps)           28787
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
CNT_1/q                           macrocell16   1250  20198   9343  RISE       1
Mux_CH3_Decoder_one_hot_1/main_0  macrocell26   8589  28787   9370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_1/clock_0                          macrocell26         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_0/q
Path End       : Mux_CH3_Decoder_one_hot_1/main_1
Capture Clock  : Mux_CH3_Decoder_one_hot_1/clock_0
Path slack     : 9402p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        9806
-------------------------------------   ----- 
End-of-path arrival time (ps)           28754
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_0/clock_0                                           macrocell18      4904  18948  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
CNT_0/q                           macrocell18   1250  20198   9252  RISE       1
Mux_CH3_Decoder_one_hot_1/main_1  macrocell26   8556  28754   9402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_1/clock_0                          macrocell26         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 9721p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   6639  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell5   3892   5102   9721  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 9914p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/clock                      controlcell4        0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     1210   1210   9914  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell12   3699   4909   9914  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell12      0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 10097p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0      controlcell1    1210   1210  10097  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell1   3517   4727  10097  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_0/q
Path End       : Mux_CH3_Decoder_one_hot_3/main_1
Capture Clock  : Mux_CH3_Decoder_one_hot_3/clock_0
Path slack     : 10114p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        9094
-------------------------------------   ----- 
End-of-path arrival time (ps)           28042
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_0/clock_0                                           macrocell18      4904  18948  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
CNT_0/q                           macrocell18   1250  20198   9252  RISE       1
Mux_CH3_Decoder_one_hot_3/main_1  macrocell28   7844  28042  10114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_3/clock_0                          macrocell28         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_0/q
Path End       : Mux_CH3_Decoder_old_id_0/main_0
Capture Clock  : Mux_CH3_Decoder_old_id_0/clock_0
Path slack     : 10115p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        9093
-------------------------------------   ----- 
End-of-path arrival time (ps)           28041
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_0/clock_0                                           macrocell18      4904  18948  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
CNT_0/q                          macrocell18   1250  20198   9252  RISE       1
Mux_CH3_Decoder_old_id_0/main_0  macrocell24   7843  28041  10115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_old_id_0/clock_0                           macrocell24         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 10181p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210  10181  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell9   3433   4643  10181  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell9       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_0/q
Path End       : Mux_CH3_Decoder_one_hot_0/main_1
Capture Clock  : Mux_CH3_Decoder_one_hot_0/clock_0
Path slack     : 10249p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        8960
-------------------------------------   ----- 
End-of-path arrival time (ps)           27908
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_0/clock_0                                           macrocell18      4904  18948  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
CNT_0/q                           macrocell18   1250  20198   9252  RISE       1
Mux_CH3_Decoder_one_hot_0/main_1  macrocell25   7710  27908  10249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_0/clock_0                          macrocell25         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_Channel3:Sync:ctrl_reg\/control_0
Path End       : Mux_CH3_Decoder_one_hot_3/main_2
Capture Clock  : Mux_CH3_Decoder_one_hot_3/clock_0
Path slack     : 10332p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_2:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6992
-------------------------------------   ---- 
End-of-path arrival time (ps)           6992
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EN_Channel3:Sync:ctrl_reg\/busclk                          controlcell8        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\EN_Channel3:Sync:ctrl_reg\/control_0  controlcell8   2050   2050  10332  RISE       1
Mux_CH3_Decoder_one_hot_3/main_2       macrocell28    4942   6992  10332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_3/clock_0                          macrocell28         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/route_si
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 10433p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6931
-------------------------------------   ---- 
End-of-path arrival time (ps)           6931
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/so_comb   datapathcell1   2410   2410  10433  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/route_si  datapathcell6   4521   6931  10433  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell6       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_1/q
Path End       : Mux_CH3_Decoder_one_hot_0/main_0
Capture Clock  : Mux_CH3_Decoder_one_hot_0/clock_0
Path slack     : 10526p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        8682
-------------------------------------   ----- 
End-of-path arrival time (ps)           27630
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
CNT_1/q                           macrocell16   1250  20198   9343  RISE       1
Mux_CH3_Decoder_one_hot_0/main_0  macrocell25   7432  27630  10526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_0/clock_0                          macrocell25         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_1/q
Path End       : Mux_CH3_Decoder_one_hot_3/main_0
Capture Clock  : Mux_CH3_Decoder_one_hot_3/clock_0
Path slack     : 10534p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        8675
-------------------------------------   ----- 
End-of-path arrival time (ps)           27623
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
CNT_1/q                           macrocell16   1250  20198   9343  RISE       1
Mux_CH3_Decoder_one_hot_3/main_0  macrocell28   7425  27623  10534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_3/clock_0                          macrocell28         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:load_reg\/q
Path End       : \ShiftReg_6:bSR:StsReg\/status_0
Capture Clock  : \ShiftReg_6:bSR:StsReg\/clock
Path slack     : 10550p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9783
-------------------------------------   ---- 
End-of-path arrival time (ps)           9783
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:load_reg\/q       macrocell7     1250   1250    483  RISE       1
\ShiftReg_5:bSR:status_0\/main_0  macrocell2     2287   3537    483  RISE       1
\ShiftReg_5:bSR:status_0\/q       macrocell2     3350   6887    483  RISE       1
\ShiftReg_6:bSR:StsReg\/status_0  statusicell2   2896   9783  10550  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:StsReg\/clock                               statusicell2        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/so_comb
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/route_si
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 10733p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6631
-------------------------------------   ---- 
End-of-path arrival time (ps)           6631
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/so_comb   datapathcell7    2410   2410  10733  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/route_si  datapathcell12   4221   6631  10733  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell12      0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 10809p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4014
-------------------------------------   ---- 
End-of-path arrival time (ps)           4014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/clock                      controlcell4        0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     1210   1210   9914  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell10   2804   4014  10809  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 10830p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3993
-------------------------------------   ---- 
End-of-path arrival time (ps)           3993
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/clock                      controlcell4        0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     1210   1210   9914  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell11   2783   3993  10830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_Channel3:Sync:ctrl_reg\/control_0
Path End       : Mux_CH3_Decoder_one_hot_0/main_2
Capture Clock  : Mux_CH3_Decoder_one_hot_0/clock_0
Path slack     : 10864p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_2:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6459
-------------------------------------   ---- 
End-of-path arrival time (ps)           6459
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EN_Channel3:Sync:ctrl_reg\/busclk                          controlcell8        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\EN_Channel3:Sync:ctrl_reg\/control_0  controlcell8   2050   2050  10332  RISE       1
Mux_CH3_Decoder_one_hot_0/main_2       macrocell25    4409   6459  10864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_0/clock_0                          macrocell25         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 11010p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3813
-------------------------------------   ---- 
End-of-path arrival time (ps)           3813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0      controlcell1    1210   1210  10097  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell3   2603   3813  11010  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell3       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 11013p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:SyncCtl:CtrlReg\/control_0      controlcell1    1210   1210  10097  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell2   2600   3810  11013  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 11080p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3744
-------------------------------------   ---- 
End-of-path arrival time (ps)           3744
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210  10181  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell8   2534   3744  11080  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 11083p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3740
-------------------------------------   ---- 
End-of-path arrival time (ps)           3740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210  10181  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell7   2530   3740  11083  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_Channel1:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_1_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 11602p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5721
-------------------------------------   ---- 
End-of-path arrival time (ps)           5721
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EN_Channel1:Sync:ctrl_reg\/busclk                          controlcell6        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\EN_Channel1:Sync:ctrl_reg\/control_0  controlcell6   2050   2050  11602  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_0      macrocell20    3671   5721  11602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell20         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_Channel1:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_1_Decoder_one_hot_3/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 11619p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5704
-------------------------------------   ---- 
End-of-path arrival time (ps)           5704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EN_Channel1:Sync:ctrl_reg\/busclk                          controlcell6        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\EN_Channel1:Sync:ctrl_reg\/control_0  controlcell6   2050   2050  11602  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_0      macrocell22    3654   5704  11619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell22         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_Channel2:Sync:ctrl_reg\/control_0
Path End       : AMux_CH2_Decoder_one_hot_2/main_2
Capture Clock  : AMux_CH2_Decoder_one_hot_2/clock_0
Path slack     : 11688p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_3:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5635
-------------------------------------   ---- 
End-of-path arrival time (ps)           5635
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EN_Channel2:Sync:ctrl_reg\/busclk                          controlcell9        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\EN_Channel2:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  11688  RISE       1
AMux_CH2_Decoder_one_hot_2/main_2      macrocell33    3585   5635  11688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_one_hot_2/clock_0                         macrocell33         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_Channel2:Sync:ctrl_reg\/control_0
Path End       : AMux_CH2_Decoder_one_hot_1/main_2
Capture Clock  : AMux_CH2_Decoder_one_hot_1/clock_0
Path slack     : 11699p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_3:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EN_Channel2:Sync:ctrl_reg\/busclk                          controlcell9        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\EN_Channel2:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  11688  RISE       1
AMux_CH2_Decoder_one_hot_1/main_2      macrocell32    3575   5625  11699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_one_hot_1/clock_0                         macrocell32         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_Channel2:Sync:ctrl_reg\/control_0
Path End       : AMux_CH2_Decoder_one_hot_3/main_2
Capture Clock  : AMux_CH2_Decoder_one_hot_3/clock_0
Path slack     : 11812p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_3:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5511
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EN_Channel2:Sync:ctrl_reg\/busclk                          controlcell9        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\EN_Channel2:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  11688  RISE       1
AMux_CH2_Decoder_one_hot_3/main_2      macrocell34    3461   5511  11812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_one_hot_3/clock_0                         macrocell34         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_Channel2:Sync:ctrl_reg\/control_0
Path End       : AMux_CH2_Decoder_one_hot_0/main_2
Capture Clock  : AMux_CH2_Decoder_one_hot_0/clock_0
Path slack     : 11814p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_3:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5509
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EN_Channel2:Sync:ctrl_reg\/busclk                          controlcell9        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\EN_Channel2:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  11688  RISE       1
AMux_CH2_Decoder_one_hot_0/main_2      macrocell31    3459   5509  11814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_one_hot_0/clock_0                         macrocell31         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_0/q
Path End       : AMux_CH2_Decoder_old_id_0/main_0
Capture Clock  : AMux_CH2_Decoder_old_id_0/clock_0
Path slack     : 12202p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        7007
-------------------------------------   ----- 
End-of-path arrival time (ps)           25954
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_0/clock_0                                           macrocell18      4904  18948  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
CNT_0/q                           macrocell18   1250  20198  12202  RISE       1
AMux_CH2_Decoder_old_id_0/main_0  macrocell30   5757  25954  12202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_old_id_0/clock_0                          macrocell30         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_Channel1:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_1_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 12630p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EN_Channel1:Sync:ctrl_reg\/busclk                          controlcell6        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\EN_Channel1:Sync:ctrl_reg\/control_0  controlcell6   2050   2050  11602  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_0      macrocell19    2643   4693  12630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                         macrocell19         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_Channel1:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_1_Decoder_one_hot_2/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 12641p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_1:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EN_Channel1:Sync:ctrl_reg\/busclk                          controlcell6        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\EN_Channel1:Sync:ctrl_reg\/control_0  controlcell6   2050   2050  11602  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_0      macrocell21    2633   4683  12641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                         macrocell21         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_Channel3:Sync:ctrl_reg\/control_0
Path End       : Mux_CH3_Decoder_one_hot_1/main_2
Capture Clock  : Mux_CH3_Decoder_one_hot_1/clock_0
Path slack     : 12647p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_2:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EN_Channel3:Sync:ctrl_reg\/busclk                          controlcell8        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\EN_Channel3:Sync:ctrl_reg\/control_0  controlcell8   2050   2050  10332  RISE       1
Mux_CH3_Decoder_one_hot_1/main_2       macrocell26    2626   4676  12647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_1/clock_0                          macrocell26         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EN_Channel3:Sync:ctrl_reg\/control_0
Path End       : Mux_CH3_Decoder_one_hot_2/main_2
Capture Clock  : Mux_CH3_Decoder_one_hot_2/clock_0
Path slack     : 12657p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_2:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EN_Channel3:Sync:ctrl_reg\/busclk                          controlcell8        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\EN_Channel3:Sync:ctrl_reg\/control_0  controlcell8   2050   2050  10332  RISE       1
Mux_CH3_Decoder_one_hot_2/main_2       macrocell27    2616   4666  12657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_2/clock_0                          macrocell27         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_1/q
Path End       : AMux_CH2_Decoder_one_hot_2/main_0
Capture Clock  : AMux_CH2_Decoder_one_hot_2/clock_0
Path slack     : 12821p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        6388
-------------------------------------   ----- 
End-of-path arrival time (ps)           25336
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
CNT_1/q                            macrocell16   1250  20198  12821  RISE       1
AMux_CH2_Decoder_one_hot_2/main_0  macrocell33   5138  25336  12821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_one_hot_2/clock_0                         macrocell33         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_697/q
Path End       : cydff_1/main_0
Capture Clock  : cydff_1/clock_0
Path slack     : 12829p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         12793
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK(routed):R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             30117

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        6871
-------------------------------------   ----- 
End-of-path arrival time (ps)           17288
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell10         0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_697/q       macrocell10   1250  11667  12829  RISE       1
cydff_1/main_0  macrocell11   5621  17288  12829  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_0/q
Path End       : AMux_CH2_Decoder_one_hot_3/main_1
Capture Clock  : AMux_CH2_Decoder_one_hot_3/clock_0
Path slack     : 12954p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        6255
-------------------------------------   ----- 
End-of-path arrival time (ps)           25203
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_0/clock_0                                           macrocell18      4904  18948  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
CNT_0/q                            macrocell18   1250  20198  12202  RISE       1
AMux_CH2_Decoder_one_hot_3/main_1  macrocell34   5005  25203  12954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_one_hot_3/clock_0                         macrocell34         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_917/main_0
Capture Clock  : Net_917/clock_0
Path slack     : 12962p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell5   2050   2050  12962  RISE       1
Net_917/main_0                           macrocell14    2311   4361  12962  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell14         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_0/q
Path End       : AMux_CH2_Decoder_one_hot_0/main_1
Capture Clock  : AMux_CH2_Decoder_one_hot_0/clock_0
Path slack     : 12986p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        6223
-------------------------------------   ----- 
End-of-path arrival time (ps)           25171
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_0/clock_0                                           macrocell18      4904  18948  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
CNT_0/q                            macrocell18   1250  20198  12202  RISE       1
AMux_CH2_Decoder_one_hot_0/main_1  macrocell31   4973  25171  12986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_one_hot_0/clock_0                         macrocell31         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_0/q
Path End       : AMux_CH2_Decoder_one_hot_1/main_1
Capture Clock  : AMux_CH2_Decoder_one_hot_1/clock_0
Path slack     : 12990p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        6219
-------------------------------------   ----- 
End-of-path arrival time (ps)           25167
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_0/clock_0                                           macrocell18      4904  18948  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
CNT_0/q                            macrocell18   1250  20198  12202  RISE       1
AMux_CH2_Decoder_one_hot_1/main_1  macrocell32   4969  25167  12990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_one_hot_1/clock_0                         macrocell32         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_0/q
Path End       : AMux_CH2_Decoder_one_hot_2/main_1
Capture Clock  : AMux_CH2_Decoder_one_hot_2/clock_0
Path slack     : 13018p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        6191
-------------------------------------   ----- 
End-of-path arrival time (ps)           25139
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_0/clock_0                                           macrocell18      4904  18948  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
CNT_0/q                            macrocell18   1250  20198  12202  RISE       1
AMux_CH2_Decoder_one_hot_2/main_1  macrocell33   4941  25139  13018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_one_hot_2/clock_0                         macrocell33         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_1/q
Path End       : AMux_CH2_Decoder_one_hot_1/main_0
Capture Clock  : AMux_CH2_Decoder_one_hot_1/clock_0
Path slack     : 13227p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        5981
-------------------------------------   ----- 
End-of-path arrival time (ps)           24929
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
CNT_1/q                            macrocell16   1250  20198  12821  RISE       1
AMux_CH2_Decoder_one_hot_1/main_0  macrocell32   4731  24929  13227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_one_hot_1/clock_0                         macrocell32         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_1/q
Path End       : AMux_CH2_Decoder_one_hot_0/main_0
Capture Clock  : AMux_CH2_Decoder_one_hot_0/clock_0
Path slack     : 13229p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        5979
-------------------------------------   ----- 
End-of-path arrival time (ps)           24927
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
CNT_1/q                            macrocell16   1250  20198  12821  RISE       1
AMux_CH2_Decoder_one_hot_0/main_0  macrocell31   4729  24927  13229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_one_hot_0/clock_0                         macrocell31         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_686/main_2
Capture Clock  : Net_686/clock_0
Path slack     : 13459p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     27740

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        3864
-------------------------------------   ----- 
End-of-path arrival time (ps)           14281
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell9          0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell9    1250  11667  13459  RISE       1
Net_686/main_2  macrocell9    2614  14281  13459  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell9          0  10417  FALL       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_697/main_2
Capture Clock  : Net_697/clock_0
Path slack     : 13459p

Capture Clock Arrival Time                         10417
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     27740

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        3864
-------------------------------------   ----- 
End-of-path arrival time (ps)           14281
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell9          0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell9    1250  11667  13459  RISE       1
Net_697/main_2  macrocell10   2614  14281  13459  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_697/clock_0                                             macrocell10         0  10417  FALL       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_1/q
Path End       : AMux_CH2_Decoder_one_hot_3/main_0
Capture Clock  : AMux_CH2_Decoder_one_hot_3/clock_0
Path slack     : 13554p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        5655
-------------------------------------   ----- 
End-of-path arrival time (ps)           24602
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
CNT_1/q                            macrocell16   1250  20198  12821  RISE       1
AMux_CH2_Decoder_one_hot_3/main_0  macrocell34   4405  24602  13554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_one_hot_3/clock_0                         macrocell34         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : cydff_2/main_0
Capture Clock  : cydff_2/clock_0
Path slack     : 13649p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         11384
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK(routed):R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             28708

Launch Clock Arrival Time                   10417
+ Clock path delay                          0
+ Data path delay                        4642
-------------------------------------   ----- 
End-of-path arrival time (ps)           15058
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0  10417  FALL       1
Net_686/clock_0                                             macrocell9          0  10417  FALL       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell9    1250  11667  13649  RISE       1
cydff_2/main_0  macrocell12   3392  15058  13649  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_853/main_1                                          macrocell4       5709   5709  RISE       1
Net_853/q                                               macrocell4       3350   9059  RISE       1
cydff_2/clock_0                                         macrocell12      2325  11384  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_917/q
Path End       : \ShiftReg_7:bSR:load_reg\/main_0
Capture Clock  : \ShiftReg_7:bSR:load_reg\/clock_0
Path slack     : 13777p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                             macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Net_917/q                         macrocell14   1250   1250    644  RISE       1
\ShiftReg_7:bSR:load_reg\/main_0  macrocell8    2296   3546  13777  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:load_reg\/clock_0                           macrocell8          0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_703/q
Path End       : \ShiftReg_5:bSR:load_reg\/main_0
Capture Clock  : \ShiftReg_5:bSR:load_reg\/clock_0
Path slack     : 13788p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                             macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Net_703/q                         macrocell13   1250   1250    485  RISE       1
\ShiftReg_5:bSR:load_reg\/main_0  macrocell7    2285   3535  13788  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:load_reg\/clock_0                           macrocell7          0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_1/q
Path End       : AMux_CH2_Decoder_old_id_1/main_0
Capture Clock  : AMux_CH2_Decoder_old_id_1/clock_0
Path slack     : 14314p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (cydff_1/q:R#2 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        4895
-------------------------------------   ----- 
End-of-path arrival time (ps)           23843
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
CNT_1/q                           macrocell16   1250  20198  12821  RISE       1
AMux_CH2_Decoder_old_id_1/main_0  macrocell29   3645  23843  14314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_old_id_1/clock_0                          macrocell29         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/sor
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/sil
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 15153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\/sor  datapathcell3   2480   2480  15153  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/sil  datapathcell2      0   2480  15153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/sor
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/sil
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 15153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\/sor  datapathcell6   2480   2480  15153  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/sil  datapathcell5      0   2480  15153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/sor
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/sil
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 15153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\/sor  datapathcell9   2480   2480  15153  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/sil  datapathcell8      0   2480  15153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/sor
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/sil
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 15153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\/sor  datapathcell12   2480   2480  15153  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/sil  datapathcell11      0   2480  15153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/sor
Path End       : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/sil
Capture Clock  : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 17113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\/sor  datapathcell2    520    520  17113  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/sil  datapathcell1      0    520  17113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/sor
Path End       : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/sil
Capture Clock  : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 17113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\/sor  datapathcell5    520    520  17113  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/sil  datapathcell4      0    520  17113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/sor
Path End       : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/sil
Capture Clock  : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 17113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\/sor  datapathcell8    520    520  17113  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/sil  datapathcell7      0    520  17113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/sor
Path End       : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/sil
Capture Clock  : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 17113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\/sor  datapathcell11    520    520  17113  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/sil  datapathcell10      0    520  17113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : CNT_1/main_0
Capture Clock  : CNT_1/clock_0
Path slack     : 19049p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         18948
+ Cycle adjust (CyBUS_CLK(routed):R#2 vs. cydff_1/q:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36271

Launch Clock Arrival Time                       0
+ Clock path delay                      11384
+ Data path delay                        5838
-------------------------------------   ----- 
End-of-path arrival time (ps)           17223
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_853/main_1                                          macrocell4       5709   5709  RISE       1
Net_853/q                                               macrocell4       3350   9059  RISE       1
cydff_2/clock_0                                         macrocell12      2325  11384  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
cydff_2/q     macrocell12   1250  12634  19049  RISE       1
CNT_1/main_0  macrocell16   4588  17223  19049  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : CNT_0/main_0
Capture Clock  : CNT_0/clock_0
Path slack     : 19056p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         18948
+ Cycle adjust (CyBUS_CLK(routed):R#2 vs. cydff_1/q:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36271

Launch Clock Arrival Time                       0
+ Clock path delay                      11384
+ Data path delay                        5831
-------------------------------------   ----- 
End-of-path arrival time (ps)           17215
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_853/main_1                                          macrocell4       5709   5709  RISE       1
Net_853/q                                               macrocell4       3350   9059  RISE       1
cydff_2/clock_0                                         macrocell12      2325  11384  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
cydff_2/q     macrocell12   1250  12634  19049  RISE       1
CNT_0/main_0  macrocell18   4581  17215  19056  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_0/clock_0                                           macrocell18      4904  18948  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_1/q
Path End       : CNT_1/main_1
Capture Clock  : CNT_1/clock_0
Path slack     : 32743p

Capture Clock Arrival Time                             0
+ Clock path delay                                 18948
+ Cycle adjust (cydff_1/q:R#1 vs. cydff_1/q:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     57105

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        5414
-------------------------------------   ----- 
End-of-path arrival time (ps)           24362
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
CNT_1/q       macrocell16   1250  20198  32743  RISE       1
CNT_1/main_1  macrocell16   4164  24362  32743  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_0/q
Path End       : CNT_1/main_2
Capture Clock  : CNT_1/clock_0
Path slack     : 33177p

Capture Clock Arrival Time                             0
+ Clock path delay                                 18948
+ Cycle adjust (cydff_1/q:R#1 vs. cydff_1/q:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     57105

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        4979
-------------------------------------   ----- 
End-of-path arrival time (ps)           23927
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_0/clock_0                                           macrocell18      4904  18948  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
CNT_0/q       macrocell18   1250  20198  33177  RISE       1
CNT_1/main_2  macrocell16   3729  23927  33177  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_1/clock_0                                           macrocell16      4904  18948  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CNT_0/q
Path End       : CNT_0/main_1
Capture Clock  : CNT_0/clock_0
Path slack     : 33181p

Capture Clock Arrival Time                             0
+ Clock path delay                                 18948
+ Cycle adjust (cydff_1/q:R#1 vs. cydff_1/q:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     57105

Launch Clock Arrival Time                       0
+ Clock path delay                      18948
+ Data path delay                        4975
-------------------------------------   ----- 
End-of-path arrival time (ps)           23923
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_0/clock_0                                           macrocell18      4904  18948  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
CNT_0/q       macrocell18   1250  20198  33177  RISE       1
CNT_0/main_1  macrocell18   3725  23923  33181  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_849/main_7                                          macrocell5       6547   6547  RISE       1
Net_849/q                                               macrocell5       3350   9897  RISE       1
cydff_1/clock_0                                         macrocell11      2896  12793  RISE       1
cydff_1/q                                               macrocell11      1250  14043  
cydff_1/q (TOTAL_ADJUSTMENTS)                           macrocell11         0  14043  RISE       1
--cydff_1/q (Clock Phase Adjustment Delay)              macrocell11         0    N/A  
CNT_0/clock_0                                           macrocell18      4904  18948  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMux_CH2_Decoder_old_id_0/q
Path End       : AMux_CH2_Decoder_one_hot_3/main_4
Capture Clock  : AMux_CH2_Decoder_one_hot_3/clock_0
Path slack     : 71277p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8546
-------------------------------------   ---- 
End-of-path arrival time (ps)           8546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_old_id_0/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMux_CH2_Decoder_old_id_0/q        macrocell30   1250   1250  71277  RISE       1
AMux_CH2_Decoder_one_hot_3/main_4  macrocell34   7296   8546  71277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_one_hot_3/clock_0                         macrocell34         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMux_CH2_Decoder_old_id_0/q
Path End       : AMux_CH2_Decoder_one_hot_0/main_4
Capture Clock  : AMux_CH2_Decoder_one_hot_0/clock_0
Path slack     : 71852p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7971
-------------------------------------   ---- 
End-of-path arrival time (ps)           7971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_old_id_0/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMux_CH2_Decoder_old_id_0/q        macrocell30   1250   1250  71277  RISE       1
AMux_CH2_Decoder_one_hot_0/main_4  macrocell31   6721   7971  71852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_one_hot_0/clock_0                         macrocell31         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMux_CH2_Decoder_old_id_0/q
Path End       : AMux_CH2_Decoder_one_hot_1/main_4
Capture Clock  : AMux_CH2_Decoder_one_hot_1/clock_0
Path slack     : 72256p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_old_id_0/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMux_CH2_Decoder_old_id_0/q        macrocell30   1250   1250  71277  RISE       1
AMux_CH2_Decoder_one_hot_1/main_4  macrocell32   6317   7567  72256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_one_hot_1/clock_0                         macrocell32         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMux_CH2_Decoder_old_id_1/q
Path End       : AMux_CH2_Decoder_one_hot_2/main_3
Capture Clock  : AMux_CH2_Decoder_one_hot_2/clock_0
Path slack     : 72851p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6972
-------------------------------------   ---- 
End-of-path arrival time (ps)           6972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_old_id_1/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMux_CH2_Decoder_old_id_1/q        macrocell29   1250   1250  72851  RISE       1
AMux_CH2_Decoder_one_hot_2/main_3  macrocell33   5722   6972  72851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_one_hot_2/clock_0                         macrocell33         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMux_CH2_Decoder_old_id_1/q
Path End       : AMux_CH2_Decoder_one_hot_0/main_3
Capture Clock  : AMux_CH2_Decoder_one_hot_0/clock_0
Path slack     : 72861p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6962
-------------------------------------   ---- 
End-of-path arrival time (ps)           6962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_old_id_1/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMux_CH2_Decoder_old_id_1/q        macrocell29   1250   1250  72851  RISE       1
AMux_CH2_Decoder_one_hot_0/main_3  macrocell31   5712   6962  72861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_one_hot_0/clock_0                         macrocell31         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMux_CH2_Decoder_old_id_1/q
Path End       : AMux_CH2_Decoder_one_hot_3/main_3
Capture Clock  : AMux_CH2_Decoder_one_hot_3/clock_0
Path slack     : 72998p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6825
-------------------------------------   ---- 
End-of-path arrival time (ps)           6825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_old_id_1/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMux_CH2_Decoder_old_id_1/q        macrocell29   1250   1250  72851  RISE       1
AMux_CH2_Decoder_one_hot_3/main_3  macrocell34   5575   6825  72998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_one_hot_3/clock_0                         macrocell34         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMux_CH2_Decoder_old_id_0/q
Path End       : AMux_CH2_Decoder_one_hot_2/main_4
Capture Clock  : AMux_CH2_Decoder_one_hot_2/clock_0
Path slack     : 73428p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_old_id_0/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMux_CH2_Decoder_old_id_0/q        macrocell30   1250   1250  71277  RISE       1
AMux_CH2_Decoder_one_hot_2/main_4  macrocell33   5145   6395  73428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_one_hot_2/clock_0                         macrocell33         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mux_CH3_Decoder_old_id_1/q
Path End       : Mux_CH3_Decoder_one_hot_3/main_3
Capture Clock  : Mux_CH3_Decoder_one_hot_3/clock_0
Path slack     : 73475p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6349
-------------------------------------   ---- 
End-of-path arrival time (ps)           6349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_old_id_1/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Mux_CH3_Decoder_old_id_1/q        macrocell23   1250   1250  73475  RISE       1
Mux_CH3_Decoder_one_hot_3/main_3  macrocell28   5099   6349  73475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_3/clock_0                          macrocell28         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMux_CH2_Decoder_old_id_1/q
Path End       : AMux_CH2_Decoder_one_hot_1/main_3
Capture Clock  : AMux_CH2_Decoder_one_hot_1/clock_0
Path slack     : 73541p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_old_id_1/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMux_CH2_Decoder_old_id_1/q        macrocell29   1250   1250  72851  RISE       1
AMux_CH2_Decoder_one_hot_1/main_3  macrocell32   5032   6282  73541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
AMux_CH2_Decoder_one_hot_1/clock_0                         macrocell32         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mux_CH3_Decoder_old_id_0/q
Path End       : Mux_CH3_Decoder_one_hot_2/main_4
Capture Clock  : Mux_CH3_Decoder_one_hot_2/clock_0
Path slack     : 73684p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6140
-------------------------------------   ---- 
End-of-path arrival time (ps)           6140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_old_id_0/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Mux_CH3_Decoder_old_id_0/q        macrocell24   1250   1250  73684  RISE       1
Mux_CH3_Decoder_one_hot_2/main_4  macrocell27   4890   6140  73684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_2/clock_0                          macrocell27         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mux_CH3_Decoder_old_id_1/q
Path End       : Mux_CH3_Decoder_one_hot_0/main_3
Capture Clock  : Mux_CH3_Decoder_one_hot_0/clock_0
Path slack     : 74004p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_old_id_1/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Mux_CH3_Decoder_old_id_1/q        macrocell23   1250   1250  73475  RISE       1
Mux_CH3_Decoder_one_hot_0/main_3  macrocell25   4569   5819  74004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_0/clock_0                          macrocell25         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mux_CH3_Decoder_old_id_0/q
Path End       : Mux_CH3_Decoder_one_hot_1/main_4
Capture Clock  : Mux_CH3_Decoder_one_hot_1/clock_0
Path slack     : 74247p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5577
-------------------------------------   ---- 
End-of-path arrival time (ps)           5577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_old_id_0/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Mux_CH3_Decoder_old_id_0/q        macrocell24   1250   1250  73684  RISE       1
Mux_CH3_Decoder_one_hot_1/main_4  macrocell26   4327   5577  74247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_1/clock_0                          macrocell26         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 74424p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5399
-------------------------------------   ---- 
End-of-path arrival time (ps)           5399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell17   1250   1250  74424  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_3  macrocell20   4149   5399  74424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell20         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 74426p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell15   1250   1250  74426  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_1  macrocell20   4148   5398  74426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell20         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 74445p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell17   1250   1250  74424  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_3  macrocell22   4128   5378  74445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell22         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 74445p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell15   1250   1250  74426  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_1  macrocell22   4128   5378  74445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell22         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 75500p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell15   1250   1250  74426  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_1  macrocell21   3073   4323  75500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                         macrocell21         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 75502p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell17   1250   1250  74424  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_3  macrocell21   3072   4322  75502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                         macrocell21         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 75520p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4303
-------------------------------------   ---- 
End-of-path arrival time (ps)           4303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell15   1250   1250  74426  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_1  macrocell19   3053   4303  75520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                         macrocell19         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 75522p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4301
-------------------------------------   ---- 
End-of-path arrival time (ps)           4301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell17   1250   1250  74424  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_3  macrocell19   3051   4301  75522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                         macrocell19         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mux_CH3_Decoder_old_id_1/q
Path End       : Mux_CH3_Decoder_one_hot_1/main_3
Capture Clock  : Mux_CH3_Decoder_one_hot_1/clock_0
Path slack     : 75788p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_old_id_1/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Mux_CH3_Decoder_old_id_1/q        macrocell23   1250   1250  73475  RISE       1
Mux_CH3_Decoder_one_hot_1/main_3  macrocell26   2785   4035  75788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_1/clock_0                          macrocell26         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mux_CH3_Decoder_old_id_1/q
Path End       : Mux_CH3_Decoder_one_hot_2/main_3
Capture Clock  : Mux_CH3_Decoder_one_hot_2/clock_0
Path slack     : 75793p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_old_id_1/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Mux_CH3_Decoder_old_id_1/q        macrocell23   1250   1250  73475  RISE       1
Mux_CH3_Decoder_one_hot_2/main_3  macrocell27   2780   4030  75793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_2/clock_0                          macrocell27         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mux_CH3_Decoder_old_id_0/q
Path End       : Mux_CH3_Decoder_one_hot_0/main_4
Capture Clock  : Mux_CH3_Decoder_one_hot_0/clock_0
Path slack     : 76048p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_old_id_0/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Mux_CH3_Decoder_old_id_0/q        macrocell24   1250   1250  73684  RISE       1
Mux_CH3_Decoder_one_hot_0/main_4  macrocell25   2526   3776  76048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_0/clock_0                          macrocell25         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Mux_CH3_Decoder_old_id_0/q
Path End       : Mux_CH3_Decoder_one_hot_3/main_4
Capture Clock  : Mux_CH3_Decoder_one_hot_3/clock_0
Path slack     : 76053p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_old_id_0/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Mux_CH3_Decoder_old_id_0/q        macrocell24   1250   1250  73684  RISE       1
Mux_CH3_Decoder_one_hot_3/main_4  macrocell28   2521   3771  76053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Mux_CH3_Decoder_one_hot_3/clock_0                          macrocell28         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

