// Seed: 1623633529
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wand id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = -1 != -1;
  wire id_8;
  localparam id_9 = 1;
  wire id_10;
  wire id_11;
  assign id_2 = id_7;
  initial $clog2(15);
  ;
  logic id_12 = id_5;
endmodule
module module_0 #(
    parameter id_1  = 32'd56,
    parameter id_10 = 32'd10,
    parameter id_11 = 32'd87,
    parameter id_2  = 32'd59
) (
    output tri id_0,
    output tri _id_1,
    input supply0 _id_2,
    output wor id_3,
    output supply1 id_4,
    output supply1 id_5,
    output wire id_6,
    output tri id_7,
    input wor id_8,
    output uwire id_9,
    output supply1 _id_10,
    input uwire _id_11,
    input wire id_12,
    input supply1 id_13,
    output wor id_14,
    input supply0 id_15,
    input tri0 id_16,
    output wire id_17,
    output tri0 id_18
);
  wire [id_11 : id_2] id_20;
  logic [-1  **  id_1  ==  1 : id_10] id_21 = -1;
  assign module_1 = id_20;
  assign id_9 = 1;
  assign id_6 = id_13 ? id_15 : id_16;
  string id_22;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_21,
      id_20,
      id_21,
      id_21,
      id_21,
      id_20,
      id_21
  );
  assign id_22 = "";
  assign id_14 = 1;
endmodule
