<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="IO.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="system.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="system.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="system.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="system.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="system.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="system.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="system.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="system.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="system_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="system_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="system_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="system_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="system_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="system_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="system_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1581589397" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1581589397">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1581589855" xil_pn:in_ck="-4510033922378198711" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1581589855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="alu_tb.vhd"/>
      <outfile xil_pn:name="common_defs.vhd"/>
      <outfile xil_pn:name="control_store.vhd"/>
      <outfile xil_pn:name="control_unit.vhd"/>
      <outfile xil_pn:name="control_unit_tb.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="datapath_tb.vhd"/>
      <outfile xil_pn:name="device_mux.vhd"/>
      <outfile xil_pn:name="dp_ar_ram.vhd"/>
      <outfile xil_pn:name="processor.vhd"/>
      <outfile xil_pn:name="pwm.vhd"/>
      <outfile xil_pn:name="system.vhd"/>
      <outfile xil_pn:name="system_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1581589855" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5800143740215562384" xil_pn:start_ts="1581589855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1581589855" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1100433672520482158" xil_pn:start_ts="1581589855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1581589700" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7016426613507615318" xil_pn:start_ts="1581589700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1581589855" xil_pn:in_ck="-4510033922378198711" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1581589855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="alu_tb.vhd"/>
      <outfile xil_pn:name="common_defs.vhd"/>
      <outfile xil_pn:name="control_store.vhd"/>
      <outfile xil_pn:name="control_unit.vhd"/>
      <outfile xil_pn:name="control_unit_tb.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="datapath_tb.vhd"/>
      <outfile xil_pn:name="device_mux.vhd"/>
      <outfile xil_pn:name="dp_ar_ram.vhd"/>
      <outfile xil_pn:name="processor.vhd"/>
      <outfile xil_pn:name="pwm.vhd"/>
      <outfile xil_pn:name="system.vhd"/>
      <outfile xil_pn:name="system_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1581589860" xil_pn:in_ck="-4510033922378198711" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-554749070165727486" xil_pn:start_ts="1581589855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="system_tb_beh.prj"/>
      <outfile xil_pn:name="system_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1581589860" xil_pn:in_ck="-2755622459773486499" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3932206279028367087" xil_pn:start_ts="1581589860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="system_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1581589474" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1581589474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1581589474" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7821705581484062630" xil_pn:start_ts="1581589474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1581609343" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7016426613507615318" xil_pn:start_ts="1581609343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1581589474" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1581589474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1581589474" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7476400450279337316" xil_pn:start_ts="1581589474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1581609343" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252417716204" xil_pn:start_ts="1581609343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1581609343" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8262122139833593420" xil_pn:start_ts="1581609343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1581609610" xil_pn:in_ck="-6852796453119801913" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5816416104890066117" xil_pn:start_ts="1581609343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="system.lso"/>
      <outfile xil_pn:name="system.ngc"/>
      <outfile xil_pn:name="system.ngr"/>
      <outfile xil_pn:name="system.prj"/>
      <outfile xil_pn:name="system.stx"/>
      <outfile xil_pn:name="system.syr"/>
      <outfile xil_pn:name="system.xst"/>
      <outfile xil_pn:name="system_tb_beh.prj"/>
      <outfile xil_pn:name="system_vhdl.prj"/>
      <outfile xil_pn:name="system_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
