--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml labkit.twx labkit.ncd -o labkit.twr labkit.pcf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn_down    |    5.300(R)|      SLOW  |   -1.647(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_enter   |    5.181(R)|      SLOW  |   -1.539(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_left    |    5.913(R)|      SLOW  |   -1.641(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_right   |    5.701(R)|      SLOW  |   -1.432(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_up      |    5.143(R)|      SLOW  |   -0.956(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<0>   |    6.230(R)|      SLOW  |   -1.695(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<1>   |    4.958(R)|      SLOW  |   -1.624(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<4>   |    3.274(R)|      SLOW  |   -1.521(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<5>   |    3.255(R)|      SLOW  |   -1.556(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<6>   |    3.561(R)|      SLOW  |   -1.425(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<7>   |    4.142(R)|      SLOW  |   -2.062(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_100mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
dig<0>      |         5.899(R)|      SLOW  |         3.802(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
dig<1>      |         5.829(R)|      SLOW  |         3.760(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
dig<2>      |         5.549(R)|      SLOW  |         3.592(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
dig<3>      |         5.640(R)|      SLOW  |         3.647(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
hsync       |         7.934(R)|      SLOW  |         5.109(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
led<0>      |         8.727(R)|      SLOW  |         4.322(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<0>      |         6.224(R)|      SLOW  |         4.020(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<1>      |         6.568(R)|      SLOW  |         4.248(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<2>      |         6.356(R)|      SLOW  |         4.078(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<3>      |         6.370(R)|      SLOW  |         4.126(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<4>      |         6.357(R)|      SLOW  |         4.079(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<5>      |         6.368(R)|      SLOW  |         4.072(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
seg<6>      |         6.508(R)|      SLOW  |         4.162(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
vgablue<1>  |         7.795(R)|      SLOW  |         4.922(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgablue<2>  |         8.108(R)|      SLOW  |         4.984(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<0> |         8.021(R)|      SLOW  |         5.107(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<1> |         7.647(R)|      SLOW  |         4.661(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<2> |         7.576(R)|      SLOW  |         4.799(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<0>   |         7.595(R)|      SLOW  |         4.716(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<1>   |         7.929(R)|      SLOW  |         4.974(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<2>   |         7.752(R)|      SLOW  |         4.797(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vsync       |         6.502(R)|      SLOW  |         4.215(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |  231.154|  222.181|  219.681|  224.105|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switch<1>      |led<1>         |    7.710|
switch<2>      |led<2>         |    7.352|
switch<3>      |led<3>         |    7.338|
switch<4>      |led<4>         |    7.021|
switch<5>      |led<5>         |    7.008|
switch<6>      |led<6>         |    6.942|
switch<7>      |led<7>         |    7.506|
---------------+---------------+---------+


Analysis completed Fri Dec 01 03:57:07 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 366 MB



