#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* DMA_1 */
DMA_1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_1__DRQ_NUMBER EQU 0
DMA_1__NUMBEROF_TDS EQU 0
DMA_1__PRIORITY EQU 2
DMA_1__TERMIN_EN EQU 0
DMA_1__TERMIN_SEL EQU 0
DMA_1__TERMOUT0_EN EQU 0
DMA_1__TERMOUT0_SEL EQU 0
DMA_1__TERMOUT1_EN EQU 0
DMA_1__TERMOUT1_SEL EQU 0

/* LATCH */
LATCH__0__MASK EQU 0x02
LATCH__0__PC EQU CYREG_PRT0_PC1
LATCH__0__PORT EQU 0
LATCH__0__SHIFT EQU 1
LATCH__AG EQU CYREG_PRT0_AG
LATCH__AMUX EQU CYREG_PRT0_AMUX
LATCH__BIE EQU CYREG_PRT0_BIE
LATCH__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LATCH__BYP EQU CYREG_PRT0_BYP
LATCH__CTL EQU CYREG_PRT0_CTL
LATCH__DM0 EQU CYREG_PRT0_DM0
LATCH__DM1 EQU CYREG_PRT0_DM1
LATCH__DM2 EQU CYREG_PRT0_DM2
LATCH__DR EQU CYREG_PRT0_DR
LATCH__INP_DIS EQU CYREG_PRT0_INP_DIS
LATCH__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LATCH__LCD_EN EQU CYREG_PRT0_LCD_EN
LATCH__MASK EQU 0x02
LATCH__PORT EQU 0
LATCH__PRT EQU CYREG_PRT0_PRT
LATCH__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LATCH__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LATCH__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LATCH__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LATCH__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LATCH__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LATCH__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LATCH__PS EQU CYREG_PRT0_PS
LATCH__SHIFT EQU 1
LATCH__SLW EQU CYREG_PRT0_SLW

/* Data_In */
Data_In__0__MASK EQU 0x04
Data_In__0__PC EQU CYREG_PRT0_PC2
Data_In__0__PORT EQU 0
Data_In__0__SHIFT EQU 2
Data_In__AG EQU CYREG_PRT0_AG
Data_In__AMUX EQU CYREG_PRT0_AMUX
Data_In__BIE EQU CYREG_PRT0_BIE
Data_In__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Data_In__BYP EQU CYREG_PRT0_BYP
Data_In__CTL EQU CYREG_PRT0_CTL
Data_In__Data_In__MASK EQU 0x04
Data_In__Data_In__PC EQU CYREG_PRT0_PC2
Data_In__Data_In__PORT EQU 0
Data_In__Data_In__SHIFT EQU 2
Data_In__DM0 EQU CYREG_PRT0_DM0
Data_In__DM1 EQU CYREG_PRT0_DM1
Data_In__DM2 EQU CYREG_PRT0_DM2
Data_In__DR EQU CYREG_PRT0_DR
Data_In__INP_DIS EQU CYREG_PRT0_INP_DIS
Data_In__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Data_In__LCD_EN EQU CYREG_PRT0_LCD_EN
Data_In__MASK EQU 0x04
Data_In__PORT EQU 0
Data_In__PRT EQU CYREG_PRT0_PRT
Data_In__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Data_In__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Data_In__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Data_In__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Data_In__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Data_In__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Data_In__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Data_In__PS EQU CYREG_PRT0_PS
Data_In__SHIFT EQU 2
Data_In__SLW EQU CYREG_PRT0_SLW

/* VFD_CLOCK */
VFD_CLOCK__0__MASK EQU 0x08
VFD_CLOCK__0__PC EQU CYREG_PRT12_PC3
VFD_CLOCK__0__PORT EQU 12
VFD_CLOCK__0__SHIFT EQU 3
VFD_CLOCK__AG EQU CYREG_PRT12_AG
VFD_CLOCK__BIE EQU CYREG_PRT12_BIE
VFD_CLOCK__BIT_MASK EQU CYREG_PRT12_BIT_MASK
VFD_CLOCK__BYP EQU CYREG_PRT12_BYP
VFD_CLOCK__DM0 EQU CYREG_PRT12_DM0
VFD_CLOCK__DM1 EQU CYREG_PRT12_DM1
VFD_CLOCK__DM2 EQU CYREG_PRT12_DM2
VFD_CLOCK__DR EQU CYREG_PRT12_DR
VFD_CLOCK__INP_DIS EQU CYREG_PRT12_INP_DIS
VFD_CLOCK__MASK EQU 0x08
VFD_CLOCK__PORT EQU 12
VFD_CLOCK__PRT EQU CYREG_PRT12_PRT
VFD_CLOCK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
VFD_CLOCK__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
VFD_CLOCK__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
VFD_CLOCK__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
VFD_CLOCK__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
VFD_CLOCK__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
VFD_CLOCK__PS EQU CYREG_PRT12_PS
VFD_CLOCK__SHIFT EQU 3
VFD_CLOCK__SIO_CFG EQU CYREG_PRT12_SIO_CFG
VFD_CLOCK__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
VFD_CLOCK__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
VFD_CLOCK__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
VFD_CLOCK__SLW EQU CYREG_PRT12_SLW

/* ShiftReg_1_bSR */
ShiftReg_1_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
ShiftReg_1_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
ShiftReg_1_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
ShiftReg_1_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
ShiftReg_1_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
ShiftReg_1_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
ShiftReg_1_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
ShiftReg_1_bSR_sC16_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
ShiftReg_1_bSR_sC16_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB02_A0
ShiftReg_1_bSR_sC16_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB02_A1
ShiftReg_1_bSR_sC16_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
ShiftReg_1_bSR_sC16_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB02_D0
ShiftReg_1_bSR_sC16_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB02_D1
ShiftReg_1_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
ShiftReg_1_bSR_sC16_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
ShiftReg_1_bSR_sC16_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB02_F0
ShiftReg_1_bSR_sC16_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB02_F1
ShiftReg_1_bSR_sC16_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ShiftReg_1_bSR_sC16_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ShiftReg_1_bSR_sC16_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
ShiftReg_1_bSR_sC16_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
ShiftReg_1_bSR_sC16_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
ShiftReg_1_bSR_sC16_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
ShiftReg_1_bSR_sC16_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
ShiftReg_1_bSR_sC16_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
ShiftReg_1_bSR_sC16_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
ShiftReg_1_bSR_sC16_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
ShiftReg_1_bSR_sC16_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB03_A0
ShiftReg_1_bSR_sC16_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB03_A1
ShiftReg_1_bSR_sC16_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
ShiftReg_1_bSR_sC16_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB03_D0
ShiftReg_1_bSR_sC16_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB03_D1
ShiftReg_1_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
ShiftReg_1_bSR_sC16_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
ShiftReg_1_bSR_sC16_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB03_F0
ShiftReg_1_bSR_sC16_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB03_F1
ShiftReg_1_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
ShiftReg_1_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
ShiftReg_1_bSR_StsReg__3__MASK EQU 0x08
ShiftReg_1_bSR_StsReg__3__POS EQU 3
ShiftReg_1_bSR_StsReg__4__MASK EQU 0x10
ShiftReg_1_bSR_StsReg__4__POS EQU 4
ShiftReg_1_bSR_StsReg__5__MASK EQU 0x20
ShiftReg_1_bSR_StsReg__5__POS EQU 5
ShiftReg_1_bSR_StsReg__6__MASK EQU 0x40
ShiftReg_1_bSR_StsReg__6__POS EQU 6
ShiftReg_1_bSR_StsReg__MASK EQU 0x78
ShiftReg_1_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB03_MSK
ShiftReg_1_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
ShiftReg_1_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB03_ST
ShiftReg_1_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ShiftReg_1_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB02_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ShiftReg_1_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

/* ShiftReg_2_bSR */
ShiftReg_2_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
ShiftReg_2_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
ShiftReg_2_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
ShiftReg_2_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
ShiftReg_2_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ShiftReg_2_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
ShiftReg_2_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
ShiftReg_2_bSR_sC16_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
ShiftReg_2_bSR_sC16_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB04_A0
ShiftReg_2_bSR_sC16_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB04_A1
ShiftReg_2_bSR_sC16_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
ShiftReg_2_bSR_sC16_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB04_D0
ShiftReg_2_bSR_sC16_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB04_D1
ShiftReg_2_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ShiftReg_2_bSR_sC16_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
ShiftReg_2_bSR_sC16_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB04_F0
ShiftReg_2_bSR_sC16_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB04_F1
ShiftReg_2_bSR_sC16_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ShiftReg_2_bSR_sC16_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ShiftReg_2_bSR_sC16_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
ShiftReg_2_bSR_sC16_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
ShiftReg_2_bSR_sC16_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
ShiftReg_2_bSR_sC16_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
ShiftReg_2_bSR_sC16_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ShiftReg_2_bSR_sC16_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
ShiftReg_2_bSR_sC16_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
ShiftReg_2_bSR_sC16_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
ShiftReg_2_bSR_sC16_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB05_A0
ShiftReg_2_bSR_sC16_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB05_A1
ShiftReg_2_bSR_sC16_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
ShiftReg_2_bSR_sC16_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB05_D0
ShiftReg_2_bSR_sC16_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB05_D1
ShiftReg_2_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ShiftReg_2_bSR_sC16_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
ShiftReg_2_bSR_sC16_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB05_F0
ShiftReg_2_bSR_sC16_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB05_F1
ShiftReg_2_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ShiftReg_2_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
ShiftReg_2_bSR_StsReg__3__MASK EQU 0x08
ShiftReg_2_bSR_StsReg__3__POS EQU 3
ShiftReg_2_bSR_StsReg__4__MASK EQU 0x10
ShiftReg_2_bSR_StsReg__4__POS EQU 4
ShiftReg_2_bSR_StsReg__5__MASK EQU 0x20
ShiftReg_2_bSR_StsReg__5__POS EQU 5
ShiftReg_2_bSR_StsReg__6__MASK EQU 0x40
ShiftReg_2_bSR_StsReg__6__POS EQU 6
ShiftReg_2_bSR_StsReg__MASK EQU 0x78
ShiftReg_2_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB05_MSK
ShiftReg_2_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ShiftReg_2_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB05_ST
ShiftReg_2_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ShiftReg_2_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
ShiftReg_2_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB04_CTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ShiftReg_2_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

/* ShiftReg_3_bSR */
ShiftReg_3_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
ShiftReg_3_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
ShiftReg_3_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
ShiftReg_3_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
ShiftReg_3_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ShiftReg_3_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
ShiftReg_3_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
ShiftReg_3_bSR_sC16_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
ShiftReg_3_bSR_sC16_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB06_A0
ShiftReg_3_bSR_sC16_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB06_A1
ShiftReg_3_bSR_sC16_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
ShiftReg_3_bSR_sC16_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB06_D0
ShiftReg_3_bSR_sC16_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB06_D1
ShiftReg_3_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ShiftReg_3_bSR_sC16_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
ShiftReg_3_bSR_sC16_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB06_F0
ShiftReg_3_bSR_sC16_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB06_F1
ShiftReg_3_bSR_sC16_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
ShiftReg_3_bSR_sC16_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
ShiftReg_3_bSR_sC16_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
ShiftReg_3_bSR_sC16_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
ShiftReg_3_bSR_sC16_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
ShiftReg_3_bSR_sC16_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
ShiftReg_3_bSR_sC16_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
ShiftReg_3_bSR_sC16_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
ShiftReg_3_bSR_sC16_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB07_A0
ShiftReg_3_bSR_sC16_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB07_A1
ShiftReg_3_bSR_sC16_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
ShiftReg_3_bSR_sC16_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB07_D0
ShiftReg_3_bSR_sC16_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB07_D1
ShiftReg_3_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
ShiftReg_3_bSR_sC16_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
ShiftReg_3_bSR_sC16_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB07_F0
ShiftReg_3_bSR_sC16_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB07_F1
ShiftReg_3_bSR_sC16_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
ShiftReg_3_bSR_sC16_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
ShiftReg_3_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
ShiftReg_3_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
ShiftReg_3_bSR_StsReg__3__MASK EQU 0x08
ShiftReg_3_bSR_StsReg__3__POS EQU 3
ShiftReg_3_bSR_StsReg__4__MASK EQU 0x10
ShiftReg_3_bSR_StsReg__4__POS EQU 4
ShiftReg_3_bSR_StsReg__5__MASK EQU 0x20
ShiftReg_3_bSR_StsReg__5__POS EQU 5
ShiftReg_3_bSR_StsReg__6__MASK EQU 0x40
ShiftReg_3_bSR_StsReg__6__POS EQU 6
ShiftReg_3_bSR_StsReg__MASK EQU 0x78
ShiftReg_3_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
ShiftReg_3_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
ShiftReg_3_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
ShiftReg_3_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
ShiftReg_3_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
ShiftReg_3_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
ShiftReg_3_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB07_ST
ShiftReg_3_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ShiftReg_3_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
ShiftReg_3_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB07_CTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ShiftReg_3_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

/* ADC_DelSig_1_DEC */
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

/* ADC_DelSig_1_IRQ */
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E127069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000001
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
