

================================================================
== Vitis HLS Report for 'eucHW'
================================================================
* Date:           Tue Mar 15 02:19:20 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        EucHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.003 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      519|      519|  5.190 us|  5.190 us|  520|  520|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loopManDist  |      517|      517|         7|          1|          1|   512|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|  35971|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|   1160|    315|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     54|    -|
|Register         |        -|   -|  41325|    128|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   1|  42485|  36468|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |       40|  40|  16000|   8000|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   2|    265|    455|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |mul_9s_9s_18_1_1_U3            |mul_9s_9s_18_1_1            |        0|   0|    0|   51|    0|
    |sub_8192ns_8192ns_8192_2_1_U1  |sub_8192ns_8192ns_8192_2_1  |        0|   0|  580|  132|    0|
    |sub_8192ns_8192ns_8192_2_1_U2  |sub_8192ns_8192ns_8192_2_1  |        0|   0|  580|  132|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                          |                            |        0|   0| 1160|  315|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +--------------------------------+-----------------------------+--------------+
    |            Instance            |            Module           |  Expression  |
    +--------------------------------+-----------------------------+--------------+
    |mac_muladd_9s_9s_18s_18_4_1_U4  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    +--------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |add_ln16_fu_188_p2     |         +|   0|  0|    18|          11|           2|
    |add_ln22_1_fu_156_p2   |         +|   0|  0|    21|          14|           1|
    |add_ln22_fu_140_p2     |         +|   0|  0|    21|          14|           1|
    |result_1_fu_351_p2     |         +|   0|  0|    34|          27|          27|
    |sub_ln22_1_fu_286_p2   |         -|   0|  0|    16|           9|           9|
    |sub_ln22_3_fu_330_p2   |         -|   0|  0|    16|           9|           9|
    |and_ln22_1_fu_268_p2   |       and|   0|  0|  3584|        8192|        8192|
    |and_ln22_2_fu_296_p2   |       and|   0|  0|  3584|        8192|        8192|
    |and_ln22_3_fu_313_p2   |       and|   0|  0|  3584|        8192|        8192|
    |and_ln22_fu_250_p2     |       and|   0|  0|  3584|        8192|        8192|
    |ap_condition_146       |       and|   0|  0|     2|           1|           1|
    |ap_condition_148       |       and|   0|  0|     2|           1|           1|
    |lshr_ln22_1_fu_272_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln22_2_fu_300_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln22_3_fu_317_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln22_fu_254_p2    |      lshr|   0|  0|  2171|        8192|        8192|
    |or_ln22_1_fu_227_p2    |        or|   0|  0|    13|          13|           4|
    |or_ln22_2_fu_146_p2    |        or|   0|  0|    13|          13|           4|
    |or_ln22_fu_130_p2      |        or|   0|  0|    13|          13|           3|
    |select_ln22_fu_180_p3  |    select|   0|  0|  4096|           1|           1|
    |grp_fu_221_p0          |       shl|   0|  0|  2171|           1|        8192|
    |grp_fu_242_p1          |       shl|   0|  0|  2171|           1|        8192|
    |shl_ln22_1_fu_211_p2   |       shl|   0|  0|  2171|           1|        8185|
    |shl_ln22_2_fu_166_p2   |       shl|   0|  0|  2171|           1|        8192|
    |ap_enable_pp0          |       xor|   0|  0|     2|           1|           2|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0| 35971|       65667|       98362|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1            |   9|          2|   11|         22|
    |ap_sig_allocacmp_result_load_1  |   9|          2|   27|         54|
    |i_fu_74                         |   9|          2|   11|         22|
    |result_fu_70                    |   9|          2|   27|         54|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  54|         12|   78|        156|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+------+----+------+-----------+
    |                Name               |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------+------+----+------+-----------+
    |A_read_reg_394                     |  8192|   0|  8192|          0|
    |B_read_reg_400                     |  8192|   0|  8192|          0|
    |add_ln22_reg_417                   |    11|   0|    14|          3|
    |ap_CS_fsm                          |     1|   0|     1|          0|
    |ap_done_reg                        |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter4            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter5            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter6            |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |     1|   0|     1|          0|
    |i_fu_74                            |    11|   0|    11|          0|
    |result_fu_70                       |    27|   0|    27|          0|
    |select_ln22_reg_422                |  8192|   0|  8192|          0|
    |shl_ln_reg_410                     |    10|   0|    13|          3|
    |sub_ln22_2_reg_454                 |  8192|   0|  8192|          0|
    |sub_ln22_3_reg_466                 |     9|   0|     9|          0|
    |sub_ln22_3_reg_466_pp0_iter4_reg   |     9|   0|     9|          0|
    |sub_ln22_reg_448                   |  8192|   0|  8192|          0|
    |tmp_reg_406                        |     1|   0|     1|          0|
    |zext_ln22_2_reg_437                |     9|   0|  8192|       8183|
    |zext_ln22_2_reg_437_pp0_iter2_reg  |     9|   0|  8192|       8183|
    |A_read_reg_394                     |    64|  32|  8192|          0|
    |B_read_reg_400                     |    64|  32|  8192|          0|
    |shl_ln_reg_410                     |    64|  32|    13|          3|
    |tmp_reg_406                        |    64|  32|     1|          0|
    +-----------------------------------+------+----+------+-----------+
    |Total                              | 41325| 128| 73839|      16375|
    +-----------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+------+------------+--------------+--------------+
| RTL Ports| Dir | Bits |  Protocol  | Source Object|    C Type    |
+----------+-----+------+------------+--------------+--------------+
|ap_clk    |   in|     1|  ap_ctrl_hs|         eucHW|  return value|
|ap_rst    |   in|     1|  ap_ctrl_hs|         eucHW|  return value|
|ap_start  |   in|     1|  ap_ctrl_hs|         eucHW|  return value|
|ap_done   |  out|     1|  ap_ctrl_hs|         eucHW|  return value|
|ap_idle   |  out|     1|  ap_ctrl_hs|         eucHW|  return value|
|ap_ready  |  out|     1|  ap_ctrl_hs|         eucHW|  return value|
|A         |   in|  8192|     ap_none|             A|       pointer|
|B         |   in|  8192|     ap_none|             B|       pointer|
|C         |  out|    32|      ap_vld|             C|       pointer|
|C_ap_vld  |  out|     1|      ap_vld|             C|       pointer|
+----------+-----+------+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.63>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%result = alloca i32 1"   --->   Operation 10 'alloca' 'result' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 12 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8192 %A"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8192 %A, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8192 %B"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8192 %B, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%A_read = read i8192 @_ssdm_op_Read.ap_auto.i8192P0A, i8192 %A"   --->   Operation 19 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%B_read = read i8192 @_ssdm_op_Read.ap_auto.i8192P0A, i8192 %B"   --->   Operation 20 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.61ns)   --->   "%store_ln16 = store i11 0, i11 %i" [src/EucHW.cpp:16]   --->   Operation 21 'store' 'store_ln16' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 22 [1/1] (1.61ns)   --->   "%store_ln16 = store i27 0, i27 %result" [src/EucHW.cpp:16]   --->   Operation 22 'store' 'store_ln16' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln16 = br void" [src/EucHW.cpp:16]   --->   Operation 23 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [src/EucHW.cpp:22]   --->   Operation 24 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %i_1, i32 10" [src/EucHW.cpp:16]   --->   Operation 25 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %tmp, void %.split, void" [src/EucHW.cpp:16]   --->   Operation 27 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i11 %i_1" [src/EucHW.cpp:22]   --->   Operation 28 'trunc' 'trunc_ln22' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln22, i3 0" [src/EucHW.cpp:22]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln22)   --->   "%or_ln22 = or i13 %shl_ln, i13 7" [src/EucHW.cpp:22]   --->   Operation 30 'or' 'or_ln22' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln22)   --->   "%zext_ln22_3 = zext i13 %or_ln22" [src/EucHW.cpp:22]   --->   Operation 31 'zext' 'zext_ln22_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.13ns) (out node of the LUT)   --->   "%add_ln22 = add i14 %zext_ln22_3, i14 1" [src/EucHW.cpp:22]   --->   Operation 32 'add' 'add_ln22' <Predicate = (!tmp)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln22_1)   --->   "%or_ln22_2 = or i13 %shl_ln, i13 15" [src/EucHW.cpp:22]   --->   Operation 33 'or' 'or_ln22_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln22_1)   --->   "%zext_ln22_6 = zext i13 %or_ln22_2" [src/EucHW.cpp:22]   --->   Operation 34 'zext' 'zext_ln22_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.13ns) (out node of the LUT)   --->   "%add_ln22_1 = add i14 %zext_ln22_6, i14 1" [src/EucHW.cpp:22]   --->   Operation 35 'add' 'add_ln22_1' <Predicate = (!tmp)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%zext_ln22_7 = zext i14 %add_ln22_1" [src/EucHW.cpp:22]   --->   Operation 36 'zext' 'zext_ln22_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%shl_ln22_2 = shl i8192 1, i8192 %zext_ln22_7" [src/EucHW.cpp:22]   --->   Operation 37 'shl' 'shl_ln22_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln22_1, i32 13" [src/EucHW.cpp:22]   --->   Operation 38 'bitselect' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.49ns) (out node of the LUT)   --->   "%select_ln22 = select i1 %tmp_1, i8192 0, i8192 %shl_ln22_2" [src/EucHW.cpp:22]   --->   Operation 39 'select' 'select_ln22' <Predicate = (!tmp)> <Delay = 3.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 3.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.12ns)   --->   "%add_ln16 = add i11 %i_1, i11 2" [src/EucHW.cpp:16]   --->   Operation 40 'add' 'add_ln16' <Predicate = (!tmp)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.61ns)   --->   "%store_ln16 = store i11 %add_ln16, i11 %i" [src/EucHW.cpp:16]   --->   Operation 41 'store' 'store_ln16' <Predicate = (!tmp)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 7.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i13 %shl_ln" [src/EucHW.cpp:22]   --->   Operation 42 'zext' 'zext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln22_4 = zext i14 %add_ln22" [src/EucHW.cpp:22]   --->   Operation 43 'zext' 'zext_ln22_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (3.49ns)   --->   "%shl_ln22 = shl i8192 1, i8192 %zext_ln22_4" [src/EucHW.cpp:22]   --->   Operation 44 'shl' 'shl_ln22' <Predicate = true> <Delay = 3.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (3.40ns)   --->   "%shl_ln22_1 = shl i8185 1, i8185 %zext_ln22_1" [src/EucHW.cpp:22]   --->   Operation 45 'shl' 'shl_ln22_1' <Predicate = true> <Delay = 3.40> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln22_5 = zext i8185 %shl_ln22_1" [src/EucHW.cpp:22]   --->   Operation 46 'zext' 'zext_ln22_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (3.50ns)   --->   "%sub_ln22 = sub i8192 %shl_ln22, i8192 %zext_ln22_5" [src/EucHW.cpp:22]   --->   Operation 47 'sub' 'sub_ln22' <Predicate = true> <Delay = 3.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln22_1 = or i13 %shl_ln, i13 8" [src/EucHW.cpp:22]   --->   Operation 48 'or' 'or_ln22_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i13 %or_ln22_1" [src/EucHW.cpp:22]   --->   Operation 49 'zext' 'zext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.40ns)   --->   "%shl_ln22_3 = shl i8192 1, i8192 %zext_ln22_2" [src/EucHW.cpp:22]   --->   Operation 50 'shl' 'shl_ln22_3' <Predicate = true> <Delay = 3.40> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [2/2] (3.50ns)   --->   "%sub_ln22_2 = sub i8192 %select_ln22, i8192 %shl_ln22_3" [src/EucHW.cpp:22]   --->   Operation 51 'sub' 'sub_ln22_2' <Predicate = true> <Delay = 3.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.50>
ST_3 : Operation 52 [1/2] (3.50ns)   --->   "%sub_ln22 = sub i8192 %shl_ln22, i8192 %zext_ln22_5" [src/EucHW.cpp:22]   --->   Operation 52 'sub' 'sub_ln22' <Predicate = true> <Delay = 3.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/2] (3.50ns)   --->   "%sub_ln22_2 = sub i8192 %select_ln22, i8192 %shl_ln22_3" [src/EucHW.cpp:22]   --->   Operation 53 'sub' 'sub_ln22_2' <Predicate = true> <Delay = 3.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.71>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i13 %shl_ln" [src/EucHW.cpp:22]   --->   Operation 54 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%and_ln22 = and i8192 %A_read, i8192 %sub_ln22" [src/EucHW.cpp:22]   --->   Operation 55 'and' 'and_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%lshr_ln22 = lshr i8192 %and_ln22, i8192 %zext_ln22" [src/EucHW.cpp:22]   --->   Operation 56 'lshr' 'lshr_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%trunc_ln22_1 = trunc i8192 %lshr_ln22" [src/EucHW.cpp:22]   --->   Operation 57 'trunc' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%sext_ln22 = sext i8 %trunc_ln22_1" [src/EucHW.cpp:22]   --->   Operation 58 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%and_ln22_1 = and i8192 %B_read, i8192 %sub_ln22" [src/EucHW.cpp:22]   --->   Operation 59 'and' 'and_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%lshr_ln22_1 = lshr i8192 %and_ln22_1, i8192 %zext_ln22" [src/EucHW.cpp:22]   --->   Operation 60 'lshr' 'lshr_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%trunc_ln22_2 = trunc i8192 %lshr_ln22_1" [src/EucHW.cpp:22]   --->   Operation 61 'trunc' 'trunc_ln22_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%sext_ln22_1 = sext i8 %trunc_ln22_2" [src/EucHW.cpp:22]   --->   Operation 62 'sext' 'sext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (5.26ns) (out node of the LUT)   --->   "%sub_ln22_1 = sub i9 %sext_ln22, i9 %sext_ln22_1" [src/EucHW.cpp:22]   --->   Operation 63 'sub' 'sub_ln22_1' <Predicate = true> <Delay = 5.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln22_2 = sext i9 %sub_ln22_1" [src/EucHW.cpp:22]   --->   Operation 64 'sext' 'sext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [3/3] (1.45ns) (grouped into DSP with root node add_ln22_2)   --->   "%mul_ln22 = mul i18 %sext_ln22_2, i18 %sext_ln22_2" [src/EucHW.cpp:22]   --->   Operation 65 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%and_ln22_2 = and i8192 %A_read, i8192 %sub_ln22_2" [src/EucHW.cpp:22]   --->   Operation 66 'and' 'and_ln22_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%lshr_ln22_2 = lshr i8192 %and_ln22_2, i8192 %zext_ln22_2" [src/EucHW.cpp:22]   --->   Operation 67 'lshr' 'lshr_ln22_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%trunc_ln22_3 = trunc i8192 %lshr_ln22_2" [src/EucHW.cpp:22]   --->   Operation 68 'trunc' 'trunc_ln22_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%sext_ln22_3 = sext i8 %trunc_ln22_3" [src/EucHW.cpp:22]   --->   Operation 69 'sext' 'sext_ln22_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%and_ln22_3 = and i8192 %B_read, i8192 %sub_ln22_2" [src/EucHW.cpp:22]   --->   Operation 70 'and' 'and_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%lshr_ln22_3 = lshr i8192 %and_ln22_3, i8192 %zext_ln22_2" [src/EucHW.cpp:22]   --->   Operation 71 'lshr' 'lshr_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%trunc_ln22_4 = trunc i8192 %lshr_ln22_3" [src/EucHW.cpp:22]   --->   Operation 72 'trunc' 'trunc_ln22_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_3)   --->   "%sext_ln22_4 = sext i8 %trunc_ln22_4" [src/EucHW.cpp:22]   --->   Operation 73 'sext' 'sext_ln22_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (5.26ns) (out node of the LUT)   --->   "%sub_ln22_3 = sub i9 %sext_ln22_3, i9 %sext_ln22_4" [src/EucHW.cpp:22]   --->   Operation 74 'sub' 'sub_ln22_3' <Predicate = true> <Delay = 5.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.45>
ST_5 : Operation 75 [2/3] (1.45ns) (grouped into DSP with root node add_ln22_2)   --->   "%mul_ln22 = mul i18 %sext_ln22_2, i18 %sext_ln22_2" [src/EucHW.cpp:22]   --->   Operation 75 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.56>
ST_6 : Operation 76 [1/3] (0.00ns) (grouped into DSP with root node add_ln22_2)   --->   "%mul_ln22 = mul i18 %sext_ln22_2, i18 %sext_ln22_2" [src/EucHW.cpp:22]   --->   Operation 76 'mul' 'mul_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln22_5 = sext i9 %sub_ln22_3" [src/EucHW.cpp:22]   --->   Operation 77 'sext' 'sext_ln22_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (4.46ns)   --->   "%mul_ln22_1 = mul i18 %sext_ln22_5, i18 %sext_ln22_5" [src/EucHW.cpp:22]   --->   Operation 78 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 4.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_2 = add i18 %mul_ln22_1, i18 %mul_ln22" [src/EucHW.cpp:22]   --->   Operation 79 'add' 'add_ln22_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%result_load_1 = load i27 %result" [src/EucHW.cpp:16]   --->   Operation 88 'load' 'result_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i27 %result_load_1" [src/EucHW.cpp:16]   --->   Operation 89 'sext' 'sext_ln16' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %C, i32 %sext_ln16" [src/EucHW.cpp:25]   --->   Operation 90 'write' 'write_ln25' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln27 = ret" [src/EucHW.cpp:27]   --->   Operation 91 'ret' 'ret_ln27' <Predicate = (tmp)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.23>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%result_load = load i27 %result" [src/EucHW.cpp:22]   --->   Operation 80 'load' 'result_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [src/EucHW.cpp:14]   --->   Operation 81 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/EucHW.cpp:14]   --->   Operation 82 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_2 = add i18 %mul_ln22_1, i18 %mul_ln22" [src/EucHW.cpp:22]   --->   Operation 83 'add' 'add_ln22_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln22_6 = sext i18 %add_ln22_2" [src/EucHW.cpp:22]   --->   Operation 84 'sext' 'sext_ln22_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (2.52ns)   --->   "%result_1 = add i27 %result_load, i27 %sext_ln22_6" [src/EucHW.cpp:22]   --->   Operation 85 'add' 'result_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (1.61ns)   --->   "%store_ln22 = store i27 %result_1, i27 %result" [src/EucHW.cpp:22]   --->   Operation 86 'store' 'store_ln22' <Predicate = true> <Delay = 1.61>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
result            (alloca           ) [ 01111111]
i                 (alloca           ) [ 01000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
A_read            (read             ) [ 01111000]
B_read            (read             ) [ 01111000]
store_ln16        (store            ) [ 00000000]
store_ln16        (store            ) [ 00000000]
br_ln16           (br               ) [ 00000000]
i_1               (load             ) [ 00000000]
tmp               (bitselect        ) [ 01111110]
empty             (speclooptripcount) [ 00000000]
br_ln16           (br               ) [ 00000000]
trunc_ln22        (trunc            ) [ 00000000]
shl_ln            (bitconcatenate   ) [ 01111000]
or_ln22           (or               ) [ 00000000]
zext_ln22_3       (zext             ) [ 00000000]
add_ln22          (add              ) [ 01100000]
or_ln22_2         (or               ) [ 00000000]
zext_ln22_6       (zext             ) [ 00000000]
add_ln22_1        (add              ) [ 00000000]
zext_ln22_7       (zext             ) [ 00000000]
shl_ln22_2        (shl              ) [ 00000000]
tmp_1             (bitselect        ) [ 00000000]
select_ln22       (select           ) [ 01110000]
add_ln16          (add              ) [ 00000000]
store_ln16        (store            ) [ 00000000]
zext_ln22_1       (zext             ) [ 00000000]
zext_ln22_4       (zext             ) [ 00000000]
shl_ln22          (shl              ) [ 01010000]
shl_ln22_1        (shl              ) [ 00000000]
zext_ln22_5       (zext             ) [ 01010000]
or_ln22_1         (or               ) [ 00000000]
zext_ln22_2       (zext             ) [ 01011000]
shl_ln22_3        (shl              ) [ 01010000]
sub_ln22          (sub              ) [ 01001000]
sub_ln22_2        (sub              ) [ 01001000]
zext_ln22         (zext             ) [ 00000000]
and_ln22          (and              ) [ 00000000]
lshr_ln22         (lshr             ) [ 00000000]
trunc_ln22_1      (trunc            ) [ 00000000]
sext_ln22         (sext             ) [ 00000000]
and_ln22_1        (and              ) [ 00000000]
lshr_ln22_1       (lshr             ) [ 00000000]
trunc_ln22_2      (trunc            ) [ 00000000]
sext_ln22_1       (sext             ) [ 00000000]
sub_ln22_1        (sub              ) [ 00000000]
sext_ln22_2       (sext             ) [ 01000110]
and_ln22_2        (and              ) [ 00000000]
lshr_ln22_2       (lshr             ) [ 00000000]
trunc_ln22_3      (trunc            ) [ 00000000]
sext_ln22_3       (sext             ) [ 00000000]
and_ln22_3        (and              ) [ 00000000]
lshr_ln22_3       (lshr             ) [ 00000000]
trunc_ln22_4      (trunc            ) [ 00000000]
sext_ln22_4       (sext             ) [ 00000000]
sub_ln22_3        (sub              ) [ 01000110]
mul_ln22          (mul              ) [ 01000001]
sext_ln22_5       (sext             ) [ 00000000]
mul_ln22_1        (mul              ) [ 01000001]
result_load       (load             ) [ 00000000]
specpipeline_ln14 (specpipeline     ) [ 00000000]
specloopname_ln14 (specloopname     ) [ 00000000]
add_ln22_2        (add              ) [ 00000000]
sext_ln22_6       (sext             ) [ 00000000]
result_1          (add              ) [ 00000000]
store_ln22        (store            ) [ 00000000]
br_ln0            (br               ) [ 00000000]
result_load_1     (load             ) [ 00000000]
sext_ln16         (sext             ) [ 00000000]
write_ln25        (write            ) [ 00000000]
ret_ln27          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="result_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="A_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8192" slack="0"/>
<pin id="80" dir="0" index="1" bw="8192" slack="0"/>
<pin id="81" dir="1" index="2" bw="8192" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="B_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8192" slack="0"/>
<pin id="86" dir="0" index="1" bw="8192" slack="0"/>
<pin id="87" dir="1" index="2" bw="8192" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln25_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="27" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln25/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln16_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="11" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln16_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="27" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_1_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="11" slack="0"/>
<pin id="109" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="11" slack="0"/>
<pin id="113" dir="0" index="2" bw="5" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="trunc_ln22_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="shl_ln_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="13" slack="0"/>
<pin id="124" dir="0" index="1" bw="10" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="or_ln22_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="13" slack="0"/>
<pin id="132" dir="0" index="1" bw="13" slack="0"/>
<pin id="133" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln22_3_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="13" slack="0"/>
<pin id="138" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_3/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln22_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="13" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="or_ln22_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="13" slack="0"/>
<pin id="148" dir="0" index="1" bw="13" slack="0"/>
<pin id="149" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln22_6_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="13" slack="0"/>
<pin id="154" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_6/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln22_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="13" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln22_7_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="14" slack="0"/>
<pin id="164" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_7/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="shl_ln22_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="14" slack="0"/>
<pin id="169" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln22_2/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="14" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="select_ln22_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="8192" slack="0"/>
<pin id="183" dir="0" index="2" bw="8192" slack="0"/>
<pin id="184" dir="1" index="3" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln16_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="0"/>
<pin id="190" dir="0" index="1" bw="3" slack="0"/>
<pin id="191" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln16_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="0"/>
<pin id="196" dir="0" index="1" bw="11" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln22_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="13" slack="1"/>
<pin id="201" dir="1" index="1" bw="8185" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln22_4_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="14" slack="1"/>
<pin id="204" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_4/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="shl_ln22_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="14" slack="0"/>
<pin id="208" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln22/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="shl_ln22_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="13" slack="0"/>
<pin id="214" dir="1" index="2" bw="8185" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln22_1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln22_5_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8185" slack="0"/>
<pin id="219" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_5/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8192" slack="0"/>
<pin id="223" dir="0" index="1" bw="8185" slack="0"/>
<pin id="224" dir="1" index="2" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="or_ln22_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="13" slack="1"/>
<pin id="229" dir="0" index="1" bw="13" slack="0"/>
<pin id="230" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_1/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln22_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="13" slack="0"/>
<pin id="234" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_2/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="shl_ln22_3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="13" slack="0"/>
<pin id="239" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln22_3/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8192" slack="1"/>
<pin id="244" dir="0" index="1" bw="8192" slack="0"/>
<pin id="245" dir="1" index="2" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22_2/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln22_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="13" slack="3"/>
<pin id="249" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="and_ln22_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8192" slack="3"/>
<pin id="252" dir="0" index="1" bw="8192" slack="1"/>
<pin id="253" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="lshr_ln22_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8192" slack="0"/>
<pin id="256" dir="0" index="1" bw="13" slack="0"/>
<pin id="257" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln22/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln22_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8192" slack="0"/>
<pin id="262" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_1/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln22_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="and_ln22_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8192" slack="3"/>
<pin id="270" dir="0" index="1" bw="8192" slack="1"/>
<pin id="271" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_1/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="lshr_ln22_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8192" slack="0"/>
<pin id="274" dir="0" index="1" bw="13" slack="0"/>
<pin id="275" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln22_1/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="trunc_ln22_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8192" slack="0"/>
<pin id="280" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_2/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sext_ln22_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_1/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sub_ln22_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22_1/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sext_ln22_2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="9" slack="0"/>
<pin id="294" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_2/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="and_ln22_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8192" slack="3"/>
<pin id="298" dir="0" index="1" bw="8192" slack="1"/>
<pin id="299" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_2/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="lshr_ln22_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8192" slack="0"/>
<pin id="302" dir="0" index="1" bw="13" slack="2"/>
<pin id="303" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln22_2/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln22_3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8192" slack="0"/>
<pin id="307" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_3/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="sext_ln22_3_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_3/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="and_ln22_3_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8192" slack="3"/>
<pin id="315" dir="0" index="1" bw="8192" slack="1"/>
<pin id="316" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_3/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="lshr_ln22_3_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8192" slack="0"/>
<pin id="319" dir="0" index="1" bw="13" slack="2"/>
<pin id="320" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln22_3/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln22_4_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8192" slack="0"/>
<pin id="324" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22_4/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sext_ln22_4_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_4/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sub_ln22_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln22_3/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sext_ln22_5_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="9" slack="2"/>
<pin id="338" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_5/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="mul_ln22_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="9" slack="0"/>
<pin id="341" dir="0" index="1" bw="9" slack="0"/>
<pin id="342" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22_1/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="result_load_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="27" slack="6"/>
<pin id="347" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_load/7 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sext_ln22_6_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="18" slack="0"/>
<pin id="350" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_6/7 "/>
</bind>
</comp>

<comp id="351" class="1004" name="result_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="27" slack="0"/>
<pin id="353" dir="0" index="1" bw="18" slack="0"/>
<pin id="354" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_1/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln22_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="27" slack="0"/>
<pin id="359" dir="0" index="1" bw="27" slack="6"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="result_load_1_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="27" slack="5"/>
<pin id="364" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_load_1/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sext_ln16_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="27" slack="0"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16/6 "/>
</bind>
</comp>

<comp id="370" class="1007" name="grp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="9" slack="0"/>
<pin id="372" dir="0" index="1" bw="9" slack="0"/>
<pin id="373" dir="0" index="2" bw="18" slack="0"/>
<pin id="374" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22/4 add_ln22_2/6 "/>
</bind>
</comp>

<comp id="379" class="1005" name="result_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="27" slack="0"/>
<pin id="381" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="387" class="1005" name="i_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="11" slack="0"/>
<pin id="389" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="394" class="1005" name="A_read_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8192" slack="3"/>
<pin id="396" dir="1" index="1" bw="8192" slack="3"/>
</pin_list>
<bind>
<opset="A_read "/>
</bind>
</comp>

<comp id="400" class="1005" name="B_read_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8192" slack="3"/>
<pin id="402" dir="1" index="1" bw="8192" slack="3"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="406" class="1005" name="tmp_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="5"/>
<pin id="408" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="410" class="1005" name="shl_ln_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="13" slack="1"/>
<pin id="412" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="417" class="1005" name="add_ln22_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="14" slack="1"/>
<pin id="419" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="422" class="1005" name="select_ln22_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8192" slack="1"/>
<pin id="424" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22 "/>
</bind>
</comp>

<comp id="427" class="1005" name="shl_ln22_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8192" slack="1"/>
<pin id="429" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln22 "/>
</bind>
</comp>

<comp id="432" class="1005" name="zext_ln22_5_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8192" slack="1"/>
<pin id="434" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22_5 "/>
</bind>
</comp>

<comp id="437" class="1005" name="zext_ln22_2_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8192" slack="2"/>
<pin id="439" dir="1" index="1" bw="8192" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln22_2 "/>
</bind>
</comp>

<comp id="443" class="1005" name="shl_ln22_3_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8192" slack="1"/>
<pin id="445" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln22_3 "/>
</bind>
</comp>

<comp id="448" class="1005" name="sub_ln22_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8192" slack="1"/>
<pin id="450" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln22 "/>
</bind>
</comp>

<comp id="454" class="1005" name="sub_ln22_2_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8192" slack="1"/>
<pin id="456" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln22_2 "/>
</bind>
</comp>

<comp id="460" class="1005" name="sext_ln22_2_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="18" slack="1"/>
<pin id="462" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22_2 "/>
</bind>
</comp>

<comp id="466" class="1005" name="sub_ln22_3_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="9" slack="2"/>
<pin id="468" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln22_3 "/>
</bind>
</comp>

<comp id="471" class="1005" name="mul_ln22_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="18" slack="1"/>
<pin id="473" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln22_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="68" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="107" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="121"><net_src comp="107" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="40" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="122" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="46" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="48" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="162" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="50" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="156" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="172" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="54" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="166" pin="2"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="107" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="56" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="202" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="58" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="199" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="205" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="217" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="60" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="227" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="232" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="258"><net_src comp="250" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="247" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="276"><net_src comp="268" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="247" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="264" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="282" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="304"><net_src comp="296" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="300" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="321"><net_src comp="313" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="317" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="309" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="326" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="368"><net_src comp="362" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="375"><net_src comp="292" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="292" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="339" pin="2"/><net_sink comp="370" pin=2"/></net>

<net id="378"><net_src comp="370" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="382"><net_src comp="70" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="385"><net_src comp="379" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="386"><net_src comp="379" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="390"><net_src comp="74" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="393"><net_src comp="387" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="397"><net_src comp="78" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="403"><net_src comp="84" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="409"><net_src comp="110" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="122" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="420"><net_src comp="140" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="425"><net_src comp="180" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="430"><net_src comp="205" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="435"><net_src comp="217" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="440"><net_src comp="232" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="446"><net_src comp="236" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="451"><net_src comp="221" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="457"><net_src comp="242" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="463"><net_src comp="292" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="469"><net_src comp="330" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="474"><net_src comp="339" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="370" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {6 }
 - Input state : 
	Port: eucHW : A | {1 }
	Port: eucHW : B | {1 }
  - Chain level:
	State 1
		store_ln16 : 1
		store_ln16 : 1
		i_1 : 1
		tmp : 2
		br_ln16 : 3
		trunc_ln22 : 2
		shl_ln : 3
		or_ln22 : 4
		zext_ln22_3 : 4
		add_ln22 : 5
		or_ln22_2 : 4
		zext_ln22_6 : 4
		add_ln22_1 : 5
		zext_ln22_7 : 6
		shl_ln22_2 : 7
		tmp_1 : 6
		select_ln22 : 8
		add_ln16 : 2
		store_ln16 : 3
	State 2
		shl_ln22 : 1
		shl_ln22_1 : 1
		zext_ln22_5 : 2
		sub_ln22 : 3
		shl_ln22_3 : 1
		sub_ln22_2 : 2
	State 3
	State 4
		trunc_ln22_1 : 1
		sext_ln22 : 2
		trunc_ln22_2 : 1
		sext_ln22_1 : 2
		sub_ln22_1 : 3
		sext_ln22_2 : 4
		mul_ln22 : 5
		trunc_ln22_3 : 1
		sext_ln22_3 : 2
		trunc_ln22_4 : 1
		sext_ln22_4 : 2
		sub_ln22_3 : 3
	State 5
	State 6
		mul_ln22_1 : 1
		add_ln22_2 : 2
		sext_ln16 : 1
		write_ln25 : 2
	State 7
		sext_ln22_6 : 1
		result_1 : 2
		store_ln22 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     and_ln22_fu_250    |    0    |    0    |   3584  |
|    and   |    and_ln22_1_fu_268   |    0    |    0    |   3584  |
|          |    and_ln22_2_fu_296   |    0    |    0    |   3584  |
|          |    and_ln22_3_fu_313   |    0    |    0    |   3584  |
|----------|------------------------|---------|---------|---------|
|          |    lshr_ln22_fu_254    |    0    |    0    |   2171  |
|   lshr   |   lshr_ln22_1_fu_272   |    0    |    0    |   2171  |
|          |   lshr_ln22_2_fu_300   |    0    |    0    |   2171  |
|          |   lshr_ln22_3_fu_317   |    0    |    0    |   2171  |
|----------|------------------------|---------|---------|---------|
|  select  |   select_ln22_fu_180   |    0    |    0    |   4096  |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_221       |    0    |   580   |   132   |
|    sub   |       grp_fu_242       |    0    |   580   |   132   |
|          |    sub_ln22_1_fu_286   |    0    |    0    |    15   |
|          |    sub_ln22_3_fu_330   |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |    shl_ln22_2_fu_166   |    0    |    0    |    30   |
|    shl   |     shl_ln22_fu_205    |    0    |    0    |    30   |
|          |    shl_ln22_1_fu_211   |    0    |    0    |    28   |
|          |    shl_ln22_3_fu_236   |    0    |    0    |    28   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln22_fu_140    |    0    |    0    |    20   |
|    add   |    add_ln22_1_fu_156   |    0    |    0    |    20   |
|          |     add_ln16_fu_188    |    0    |    0    |    18   |
|          |     result_1_fu_351    |    0    |    0    |    34   |
|----------|------------------------|---------|---------|---------|
|    mul   |    mul_ln22_1_fu_339   |    0    |    0    |    51   |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_370       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |    A_read_read_fu_78   |    0    |    0    |    0    |
|          |    B_read_read_fu_84   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln25_write_fu_90 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|       tmp_fu_110       |    0    |    0    |    0    |
|          |      tmp_1_fu_172      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    trunc_ln22_fu_118   |    0    |    0    |    0    |
|          |   trunc_ln22_1_fu_260  |    0    |    0    |    0    |
|   trunc  |   trunc_ln22_2_fu_278  |    0    |    0    |    0    |
|          |   trunc_ln22_3_fu_305  |    0    |    0    |    0    |
|          |   trunc_ln22_4_fu_322  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|      shl_ln_fu_122     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     or_ln22_fu_130     |    0    |    0    |    0    |
|    or    |    or_ln22_2_fu_146    |    0    |    0    |    0    |
|          |    or_ln22_1_fu_227    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   zext_ln22_3_fu_136   |    0    |    0    |    0    |
|          |   zext_ln22_6_fu_152   |    0    |    0    |    0    |
|          |   zext_ln22_7_fu_162   |    0    |    0    |    0    |
|   zext   |   zext_ln22_1_fu_199   |    0    |    0    |    0    |
|          |   zext_ln22_4_fu_202   |    0    |    0    |    0    |
|          |   zext_ln22_5_fu_217   |    0    |    0    |    0    |
|          |   zext_ln22_2_fu_232   |    0    |    0    |    0    |
|          |    zext_ln22_fu_247    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln22_fu_264    |    0    |    0    |    0    |
|          |   sext_ln22_1_fu_282   |    0    |    0    |    0    |
|          |   sext_ln22_2_fu_292   |    0    |    0    |    0    |
|   sext   |   sext_ln22_3_fu_309   |    0    |    0    |    0    |
|          |   sext_ln22_4_fu_326   |    0    |    0    |    0    |
|          |   sext_ln22_5_fu_336   |    0    |    0    |    0    |
|          |   sext_ln22_6_fu_348   |    0    |    0    |    0    |
|          |    sext_ln16_fu_365    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |   1160  |  27669  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   A_read_reg_394  |  8192  |
|   B_read_reg_400  |  8192  |
|  add_ln22_reg_417 |   14   |
|     i_reg_387     |   11   |
| mul_ln22_1_reg_471|   18   |
|   result_reg_379  |   27   |
|select_ln22_reg_422|  8192  |
|sext_ln22_2_reg_460|   18   |
| shl_ln22_3_reg_443|  8192  |
|  shl_ln22_reg_427 |  8192  |
|   shl_ln_reg_410  |   13   |
| sub_ln22_2_reg_454|  8192  |
| sub_ln22_3_reg_466|    9   |
|  sub_ln22_reg_448 |  8192  |
|    tmp_reg_406    |    1   |
|zext_ln22_2_reg_437|  8192  |
|zext_ln22_5_reg_432|  8192  |
+-------------------+--------+
|       Total       |  73839 |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_221 |  p0  |   2  | 8192 |  16384 ||    9    |
| grp_fu_221 |  p1  |   2  | 8185 |  16370 ||    9    |
| grp_fu_242 |  p1  |   2  | 8192 |  16384 ||    9    |
| grp_fu_370 |  p0  |   3  |   9  |   27   ||    13   |
| grp_fu_370 |  p1  |   2  |   9  |   18   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  49183 || 8.08243 ||    49   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |  1160  |  27669 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   49   |
|  Register |    -   |    -   |  73839 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |  74999 |  27718 |
+-----------+--------+--------+--------+--------+
