module homework ( 
	address, 
	clock, 
	q); 
	input	[11:0]  address; 
	input	  clock; 
	output	[11:0]  q; 
`ifndef ALTERA_RESERVED_QIS 
`endif
	tri1	  clock; 
`ifndef ALTERA_RESERVED_QIS 
`endif
endmodule 