$date
  Sat Apr 12 22:55:41 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_adder $end
$var reg 1 ! x1 $end
$var reg 1 " x2 $end
$var reg 1 # x3 $end
$var reg 1 $ f1 $end
$scope module uut $end
$var reg 1 % x1 $end
$var reg 1 & x2 $end
$var reg 1 ' x3 $end
$var reg 1 ( f1 $end
$var reg 1 ) or_6 $end
$var reg 1 * or_14 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
#10000000
1!
1$
1%
1(
1)
1*
#20000000
0!
1"
0%
1&
#30000000
0"
1#
0&
1'
0)
#40000000
1!
1%
1)
#50000000
1"
1&
#60000000
