# Generated by Yosys 0.5+     292 (git sha1 6f9a6fd, clang 6.1.0 -fPIC -Os)

.model test
.inputs inclk
.outputs outclk out[0] out[1] out[2] out[3]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=r[0] I1=r[1] I2=$false I3=$false O=$0\r[3:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:43"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$false I1=$true I2=r[0] I3=$false O=$0\r[3:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=r[0] CO=$auto$alumacc.cc:484:replace_alu$6[1] I0=$false I1=r[1]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=r[2] I3=$auto$alumacc.cc:484:replace_alu$6[1] O=$0\r[3:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:484:replace_alu$6[1] CO=$auto$alumacc.cc:484:replace_alu$6[2] I0=$false I1=r[2]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=r[3] I3=$auto$alumacc.cc:484:replace_alu$6[2] O=$0\r[3:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk D=$0\r[3:0][0] Q=r[0]
.attr src "sb_gb_io.v:14|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\r[3:0][1] Q=r[1]
.attr src "sb_gb_io.v:14|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\r[3:0][2] Q=r[2]
.attr src "sb_gb_io.v:14|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\r[3:0][3] Q=r[3]
.attr src "sb_gb_io.v:14|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_GB_IO D_IN_0=outclk GLOBAL_BUFFER_OUTPUT=clk PACKAGE_PIN=inclk
.attr src "sb_gb_io.v:4"
.param PIN_TYPE 000001
.names r[0] out[0]
1 1
.names r[1] out[1]
1 1
.names r[2] out[2]
1 1
.names r[3] out[3]
1 1
.end
