Analysis & Synthesis report for top_level_fsm
Mon Nov 26 15:52:54 2012
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |wrapper|top_level_fsm:fsm|disp_x_token:blue_tokens|state
 10. State Machine - |wrapper|top_level_fsm:fsm|disp_x_token:green_tokens|state
 11. State Machine - |wrapper|top_level_fsm:fsm|disp_x_token:red_tokens|state
 12. State Machine - |wrapper|AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_next
 13. State Machine - |wrapper|AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_state
 14. State Machine - |wrapper|AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_next
 15. State Machine - |wrapper|AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_state
 16. State Machine - |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize
 17. State Machine - |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|s_serial_transfer
 18. State Machine - |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol
 19. State Machine - |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|current_cmd_state
 20. State Machine - |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|current_state
 21. State Machine - |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state
 22. State Machine - |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state
 23. State Machine - |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state
 24. State Machine - |wrapper|AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_master_FSM:master_FSM|master_state
 25. State Machine - |wrapper|AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_state
 26. Registers Protected by Synthesis
 27. Registers Removed During Synthesis
 28. Removed Registers Triggering Further Register Optimizations
 29. General Register Statistics
 30. Inverted Register Statistics
 31. Multiplexer Restructuring Statistics (Restructuring Performed)
 32. Source assignments for AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0
 33. Source assignments for AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 34. Source assignments for AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 35. Source assignments for AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 36. Source assignments for AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 37. Source assignments for AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe
 38. Source assignments for AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated
 39. Source assignments for AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
 40. Source assignments for AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
 41. Source assignments for AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
 42. Source assignments for AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
 43. Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated
 44. Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug
 45. Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem
 46. Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated
 47. Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break
 48. Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace
 49. Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace
 50. Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo
 51. Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im
 52. Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
 53. Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck
 54. Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 55. Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 56. Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk
 57. Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 58. Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 59. Source assignments for AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0
 60. Source assignments for AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 61. Source assignments for AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 62. Source assignments for AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
 63. Source assignments for AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0
 64. Source assignments for AUDIO_SOPC:sopc_inst|AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch_module:AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch
 65. Source assignments for AUDIO_SOPC:sopc_inst|AUDIO_SOPC_reset_clk_50_domain_synch_module:AUDIO_SOPC_reset_clk_50_domain_synch
 66. Source assignments for top_level_fsm:fsm|disp_x_token:red_tokens
 67. Source assignments for top_level_fsm:fsm|disp_x_token:green_tokens
 68. Source assignments for top_level_fsm:fsm|disp_x_token:blue_tokens
 69. Source assignments for top_level_fsm:fsm|motor_control:motor1
 70. Source assignments for sld_hub:auto_hub
 71. Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg
 72. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 73. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 74. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 75. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 76. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard
 77. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator
 78. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver
 79. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM
 80. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line
 81. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component
 82. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio
 83. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer
 84. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter
 85. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO
 86. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 87. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO
 88. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 89. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer
 90. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
 91. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 92. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
 93. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 94. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0
 95. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init
 96. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_auto_init_ob_audio:Auto_Init_OB_Devices_ROM
 97. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
 98. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
 99. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0
100. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System
101. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_Audio
102. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf
103. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram
104. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
105. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
106. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
107. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
108. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
109. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
110. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
111. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
112. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
113. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
114. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
115. Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
116. Parameter Settings for User Entity Instance: top_level_fsm:fsm|async_receiver:rec1
117. Parameter Settings for User Entity Instance: top_level_fsm:fsm|async_transmitter:tran1
118. Parameter Settings for User Entity Instance: top_level_fsm:fsm|led_control:led|clk_div:c5hz
119. Parameter Settings for User Entity Instance: top_level_fsm:fsm|disp_x_token:red_tokens
120. Parameter Settings for User Entity Instance: top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1
121. Parameter Settings for User Entity Instance: top_level_fsm:fsm|disp_x_token:green_tokens
122. Parameter Settings for User Entity Instance: top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1
123. Parameter Settings for User Entity Instance: top_level_fsm:fsm|disp_x_token:blue_tokens
124. Parameter Settings for User Entity Instance: top_level_fsm:fsm|disp_x_token:blue_tokens|RCServo:rc1
125. Parameter Settings for User Entity Instance: top_level_fsm:fsm|RCServo:lid_servo
126. Parameter Settings for User Entity Instance: top_level_fsm:fsm|motor_control:motor1
127. Parameter Settings for User Entity Instance: top_level_fsm:fsm|motor_control:motor1|clk_div:ms
128. Parameter Settings for User Entity Instance: top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m
129. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
130. altsyncram Parameter Settings by Entity Instance
131. scfifo Parameter Settings by Entity Instance
132. altpll Parameter Settings by Entity Instance
133. Port Connectivity Checks: "top_level_fsm:fsm|hexdisplay:h4"
134. Port Connectivity Checks: "top_level_fsm:fsm|hexdisplay:h3"
135. Port Connectivity Checks: "top_level_fsm:fsm|hexdisplay:h2"
136. Port Connectivity Checks: "top_level_fsm:fsm|hexdisplay:h1"
137. Port Connectivity Checks: "top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m"
138. Port Connectivity Checks: "top_level_fsm:fsm|RCServo:lid_servo"
139. Port Connectivity Checks: "top_level_fsm:fsm|disp_x_token:blue_tokens"
140. Port Connectivity Checks: "top_level_fsm:fsm|disp_x_token:green_tokens"
141. Port Connectivity Checks: "top_level_fsm:fsm|disp_x_token:red_tokens"
142. Port Connectivity Checks: "top_level_fsm:fsm|async_receiver:rec1"
143. Port Connectivity Checks: "top_level_fsm:fsm"
144. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|AUDIO_SOPC_reset_clk_50_domain_synch_module:AUDIO_SOPC_reset_clk_50_domain_synch"
145. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch_module:AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch"
146. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave"
147. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave"
148. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
149. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"
150. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"
151. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
152. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
153. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
154. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
155. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2"
156. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
157. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
158. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
159. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
160. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"
161. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
162. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
163. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
164. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
165. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
166. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf"
167. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
168. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0"
169. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"
170. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"
171. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"
172. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0"
173. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory"
174. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker"
175. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen"
176. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator"
177. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0"
178. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0_in_arbitrator:the_AUDIO_SOPC_clock_0_in"
179. Port Connectivity Checks: "AUDIO_SOPC:sopc_inst"
180. Analysis & Synthesis Messages
181. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 26 15:52:53 2012        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; top_level_fsm                                ;
; Top-level Entity Name              ; wrapper                                      ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 5,501                                        ;
;     Total combinational functions  ; 4,690                                        ;
;     Dedicated logic registers      ; 3,059                                        ;
; Total registers                    ; 3059                                         ;
; Total pins                         ; 146                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 30,720                                       ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 2                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; wrapper            ; top_level_fsm      ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; HDL message level                                                          ; Level1             ; Level2             ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                                                                                               ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; altera_up_audio_bit_counter.v                                                                                                                  ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/altera_up_audio_bit_counter.v                                                ;
; altera_up_audio_in_deserializer.v                                                                                                              ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/altera_up_audio_in_deserializer.v                                            ;
; altera_up_audio_out_serializer.v                                                                                                               ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/altera_up_audio_out_serializer.v                                             ;
; altera_up_av_config_auto_init.v                                                                                                                ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/altera_up_av_config_auto_init.v                                              ;
; altera_up_av_config_auto_init_ob_audio.v                                                                                                       ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/altera_up_av_config_auto_init_ob_audio.v                                     ;
; altera_up_av_config_serial_bus_controller.v                                                                                                    ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/altera_up_av_config_serial_bus_controller.v                                  ;
; altera_up_clock_edge.v                                                                                                                         ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/altera_up_clock_edge.v                                                       ;
; altera_up_slow_clock_generator.v                                                                                                               ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/altera_up_slow_clock_generator.v                                             ;
; altera_up_sync_fifo.v                                                                                                                          ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/altera_up_sync_fifo.v                                                        ;
; AUDIO_SOPC.v                                                                                                                                   ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.v                                                                 ;
; AUDIO_SOPC_clock_0.v                                                                                                                           ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC_clock_0.v                                                         ;
; cpu_0.v                                                                                                                                        ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/cpu_0.v                                                                      ;
; cpu_0_jtag_debug_module_sysclk.v                                                                                                               ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/cpu_0_jtag_debug_module_sysclk.v                                             ;
; cpu_0_jtag_debug_module_tck.v                                                                                                                  ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/cpu_0_jtag_debug_module_tck.v                                                ;
; cpu_0_jtag_debug_module_wrapper.v                                                                                                              ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/cpu_0_jtag_debug_module_wrapper.v                                            ;
; cpu_0_oci_test_bench.v                                                                                                                         ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/cpu_0_oci_test_bench.v                                                       ;
; cpu_0_test_bench.v                                                                                                                             ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/cpu_0_test_bench.v                                                           ;
; jtag_uart_0.v                                                                                                                                  ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/jtag_uart_0.v                                                                ;
; sdram_0.v                                                                                                                                      ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v                                                                    ;
; sounds_ids.v                                                                                                                                   ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/sounds_ids.v                                                                 ;
; start_sound.v                                                                                                                                  ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/start_sound.v                                                                ;
; sysid.v                                                                                                                                        ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/sysid.v                                                                      ;
; motor_control.v                                                                                                                                ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/motor_control.v                                                              ;
; async_receiver.v                                                                                                                               ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/async_receiver.v                                                             ;
; async_transmitter.v                                                                                                                            ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/async_transmitter.v                                                          ;
; clk_div.v                                                                                                                                      ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/clk_div.v                                                                    ;
; disp_x_token.v                                                                                                                                 ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/disp_x_token.v                                                               ;
; led_control.v                                                                                                                                  ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/led_control.v                                                                ;
; RCservo.v                                                                                                                                      ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v                                                                    ;
; top_level_fsm.v                                                                                                                                ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v                                                              ;
; hexdriver.v                                                                                                                                    ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/hexdriver.v                                                                  ;
; ../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd        ; yes             ; User VHDL File                         ; D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd        ;
; audio.v                                                                                                                                        ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/audio.v                                                                      ;
; audio_and_video_config_0.v                                                                                                                     ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/audio_and_video_config_0.v                                                   ;
; ../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd                ; yes             ; User VHDL File                         ; D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd                ;
; sram_0.v                                                                                                                                       ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/sram_0.v                                                                     ;
; ../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd                    ; yes             ; User VHDL File                         ; D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd                    ;
; ../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd         ; yes             ; User VHDL File                         ; D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd         ;
; ../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd               ; yes             ; User VHDL File                         ; D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd               ;
; ../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd ; yes             ; User VHDL File                         ; D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd ;
; SDCARD.vhd                                                                                                                                     ; yes             ; User VHDL File                         ; D:/Docs/documents/docs/GitHub/systems-project-verilog/SDCARD.vhd                                                                   ;
; clocks_0.v                                                                                                                                     ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/clocks_0.v                                                                   ;
; ../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd                   ; yes             ; User VHDL File                         ; D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd                   ;
; ../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd                ; yes             ; User VHDL File                         ; D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd                ;
; ../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd              ; yes             ; User VHDL File                         ; D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd              ;
; ../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd             ; yes             ; User Wizard-Generated File             ; D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd             ;
; ../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd                ; yes             ; User VHDL File                         ; D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd                ;
; wrapper.v                                                                                                                                      ; yes             ; User Verilog HDL File                  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v                                                                    ;
; altera_std_synchronizer.v                                                                                                                      ; yes             ; Megafunction                           ; d:/altera/91sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                          ;
; altsyncram.tdf                                                                                                                                 ; yes             ; Megafunction                           ; d:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf                                                                     ;
; db/altsyncram_7n92.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Docs/documents/docs/GitHub/systems-project-verilog/db/altsyncram_7n92.tdf                                                       ;
; scfifo.tdf                                                                                                                                     ; yes             ; Megafunction                           ; d:/altera/91sp2/quartus/libraries/megafunctions/scfifo.tdf                                                                         ;
; db/scfifo_5041.tdf                                                                                                                             ; yes             ; Auto-Generated Megafunction            ; D:/Docs/documents/docs/GitHub/systems-project-verilog/db/scfifo_5041.tdf                                                           ;
; db/a_dpfifo_on31.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction            ; D:/Docs/documents/docs/GitHub/systems-project-verilog/db/a_dpfifo_on31.tdf                                                         ;
; db/altsyncram_rc81.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Docs/documents/docs/GitHub/systems-project-verilog/db/altsyncram_rc81.tdf                                                       ;
; db/cmpr_2o8.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Docs/documents/docs/GitHub/systems-project-verilog/db/cmpr_2o8.tdf                                                              ;
; db/cntr_d5b.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Docs/documents/docs/GitHub/systems-project-verilog/db/cntr_d5b.tdf                                                              ;
; db/cntr_q57.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Docs/documents/docs/GitHub/systems-project-verilog/db/cntr_q57.tdf                                                              ;
; db/cntr_e5b.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Docs/documents/docs/GitHub/systems-project-verilog/db/cntr_e5b.tdf                                                              ;
; altpll.tdf                                                                                                                                     ; yes             ; Megafunction                           ; d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf                                                                         ;
; db/altsyncram_1l22.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Docs/documents/docs/GitHub/systems-project-verilog/db/altsyncram_1l22.tdf                                                       ;
; cpu_0_rf_ram.mif                                                                                                                               ; yes             ; Auto-Found Memory Initialization File  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/cpu_0_rf_ram.mif                                                             ;
; db/altsyncram_c572.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Docs/documents/docs/GitHub/systems-project-verilog/db/altsyncram_c572.tdf                                                       ;
; cpu_0_ociram_default_contents.mif                                                                                                              ; yes             ; Auto-Found Memory Initialization File  ; D:/Docs/documents/docs/GitHub/systems-project-verilog/cpu_0_ociram_default_contents.mif                                            ;
; db/altsyncram_e502.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Docs/documents/docs/GitHub/systems-project-verilog/db/altsyncram_e502.tdf                                                       ;
; sld_virtual_jtag_basic.v                                                                                                                       ; yes             ; Megafunction                           ; d:/altera/91sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                           ;
; db/scfifo_1n21.tdf                                                                                                                             ; yes             ; Auto-Generated Megafunction            ; D:/Docs/documents/docs/GitHub/systems-project-verilog/db/scfifo_1n21.tdf                                                           ;
; db/a_dpfifo_8t21.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction            ; D:/Docs/documents/docs/GitHub/systems-project-verilog/db/a_dpfifo_8t21.tdf                                                         ;
; db/a_fefifo_7cf.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction            ; D:/Docs/documents/docs/GitHub/systems-project-verilog/db/a_fefifo_7cf.tdf                                                          ;
; db/cntr_rj7.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Docs/documents/docs/GitHub/systems-project-verilog/db/cntr_rj7.tdf                                                              ;
; db/dpram_5h21.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; D:/Docs/documents/docs/GitHub/systems-project-verilog/db/dpram_5h21.tdf                                                            ;
; db/altsyncram_9tl1.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/Docs/documents/docs/GitHub/systems-project-verilog/db/altsyncram_9tl1.tdf                                                       ;
; db/cntr_fjb.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Docs/documents/docs/GitHub/systems-project-verilog/db/cntr_fjb.tdf                                                              ;
; alt_jtag_atlantic.v                                                                                                                            ; yes             ; Encrypted Megafunction                 ; d:/altera/91sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                ;
; sld_hub.vhd                                                                                                                                    ; yes             ; Encrypted Megafunction                 ; d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd                                                                        ;
; sld_rom_sr.vhd                                                                                                                                 ; yes             ; Encrypted Megafunction                 ; d:/altera/91sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,501                                                                             ;
;                                             ;                                                                                   ;
; Total combinational functions               ; 4690                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                   ;
;     -- 4 input functions                    ; 2471                                                                              ;
;     -- 3 input functions                    ; 1364                                                                              ;
;     -- <=2 input functions                  ; 855                                                                               ;
;                                             ;                                                                                   ;
; Logic elements by mode                      ;                                                                                   ;
;     -- normal mode                          ; 4088                                                                              ;
;     -- arithmetic mode                      ; 602                                                                               ;
;                                             ;                                                                                   ;
; Total registers                             ; 3059                                                                              ;
;     -- Dedicated logic registers            ; 3059                                                                              ;
;     -- I/O registers                        ; 0                                                                                 ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 146                                                                               ;
; Total memory bits                           ; 30720                                                                             ;
; Total PLLs                                  ; 2                                                                                 ;
; Maximum fan-out node                        ; AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 ;
; Maximum fan-out                             ; 2534                                                                              ;
; Total fan-out                               ; 30262                                                                             ;
; Average fan-out                             ; 3.73                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                               ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |wrapper                                                                                                                                              ; 4690 (2)          ; 3059 (0)     ; 30720       ; 0            ; 0       ; 0         ; 146  ; 0            ; |wrapper                                                                                                                                                                                                                                                                          ; work         ;
;    |AUDIO_SOPC:sopc_inst|                                                                                                                             ; 3703 (1)          ; 2425 (0)     ; 30720       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst                                                                                                                                                                                                                                                     ;              ;
;       |AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|                                                                                                     ; 22 (1)            ; 28 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0                                                                                                                                                                                                           ;              ;
;          |AUDIO_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                  ;              ;
;          |AUDIO_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                               ;              ;
;          |AUDIO_SOPC_clock_0_edge_to_pulse:write_done_edge_to_pulse|                                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                 ;              ;
;          |AUDIO_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                              ;              ;
;          |AUDIO_SOPC_clock_0_master_FSM:master_FSM|                                                                                                   ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_master_FSM:master_FSM                                                                                                                                                                  ;              ;
;          |AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|                                                                                                     ; 12 (12)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM                                                                                                                                                                    ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                      ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                      ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                      ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                       ;              ;
;       |AUDIO_SOPC_clock_0_in_arbitrator:the_AUDIO_SOPC_clock_0_in|                                                                                    ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0_in_arbitrator:the_AUDIO_SOPC_clock_0_in                                                                                                                                                                                          ;              ;
;       |AUDIO_SOPC_reset_clk_50_domain_synch_module:AUDIO_SOPC_reset_clk_50_domain_synch|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|AUDIO_SOPC_reset_clk_50_domain_synch_module:AUDIO_SOPC_reset_clk_50_domain_synch                                                                                                                                                                    ; work         ;
;       |AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch_module:AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch|                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch_module:AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch                                                                                                                                        ; work         ;
;       |SDCARD:the_SDCARD|                                                                                                                             ; 1147 (0)          ; 893 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD                                                                                                                                                                                                                                   ;              ;
;          |Altera_UP_SD_Card_Avalon_Interface:sdcard|                                                                                                  ; 1147 (405)        ; 893 (136)    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard                                                                                                                                                                                         ;              ;
;             |Altera_UP_SD_Card_Interface:SD_Card_Port|                                                                                                ; 742 (90)          ; 757 (385)    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port                                                                                                                                                ;              ;
;                |Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|                                                                         ; 223 (221)         ; 72 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator                                                                                   ;              ;
;                   |Altera_UP_SD_CRC7_Generator:CRC7_Gen|                                                                                              ; 2 (2)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen                                              ;              ;
;                |Altera_UP_SD_Card_Buffer:data_line|                                                                                                   ; 128 (109)         ; 80 (64)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line                                                                                                             ;              ;
;                   |Altera_UP_SD_CRC16_Generator:crc16_checker|                                                                                        ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker                                                                  ;              ;
;                   |Altera_UP_SD_Card_Memory_Block:packet_memory|                                                                                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory                                                                ;              ;
;                      |altsyncram:altsyncram_component|                                                                                                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component                                ;              ;
;                         |altsyncram_7n92:auto_generated|                                                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated ;              ;
;                |Altera_UP_SD_Card_Clock:clock_generator|                                                                                              ; 16 (16)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator                                                                                                        ;              ;
;                |Altera_UP_SD_Card_Control_FSM:control_FSM|                                                                                            ; 85 (85)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM                                                                                                      ;              ;
;                |Altera_UP_SD_Card_Response_Receiver:response_receiver|                                                                                ; 199 (197)         ; 159 (152)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver                                                                                          ;              ;
;                   |Altera_UP_SD_CRC7_Generator:crc_checker|                                                                                           ; 2 (2)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker                                                  ;              ;
;                |Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger|                                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger                                                                                             ;              ;
;       |SDCARD_avalon_sdcard_slave_arbitrator:the_SDCARD_avalon_sdcard_slave|                                                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD_avalon_sdcard_slave_arbitrator:the_SDCARD_avalon_sdcard_slave                                                                                                                                                                                ;              ;
;       |audio:the_audio|                                                                                                                               ; 394 (56)          ; 283 (41)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio                                                                                                                                                                                                                                     ;              ;
;          |altera_up_audio_in_deserializer:Audio_In_Deserializer|                                                                                      ; 171 (53)          ; 120 (48)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer                                                                                                                                                                               ;              ;
;             |altera_up_audio_bit_counter:Audio_Out_Bit_Counter|                                                                                       ; 14 (14)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter                                                                                                                             ;              ;
;             |altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|                                                                                          ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO                                                                                                                                ;              ;
;                |scfifo:Sync_FIFO|                                                                                                                     ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                               ;              ;
;                   |scfifo_5041:auto_generated|                                                                                                        ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated                                                                                    ;              ;
;                      |a_dpfifo_on31:dpfifo|                                                                                                           ; 52 (29)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo                                                               ;              ;
;                         |altsyncram_rc81:FIFOram|                                                                                                     ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram                                       ;              ;
;                         |cntr_d5b:rd_ptr_msb|                                                                                                         ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb                                           ;              ;
;                         |cntr_e5b:wr_ptr|                                                                                                             ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr                                               ;              ;
;                         |cntr_q57:usedw_counter|                                                                                                      ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter                                        ;              ;
;             |altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|                                                                                         ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO                                                                                                                               ;              ;
;                |scfifo:Sync_FIFO|                                                                                                                     ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                              ;              ;
;                   |scfifo_5041:auto_generated|                                                                                                        ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated                                                                                   ;              ;
;                      |a_dpfifo_on31:dpfifo|                                                                                                           ; 52 (29)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo                                                              ;              ;
;                         |altsyncram_rc81:FIFOram|                                                                                                     ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram                                      ;              ;
;                         |cntr_d5b:rd_ptr_msb|                                                                                                         ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb                                          ;              ;
;                         |cntr_e5b:wr_ptr|                                                                                                             ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr                                              ;              ;
;                         |cntr_q57:usedw_counter|                                                                                                      ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter                                       ;              ;
;          |altera_up_audio_out_serializer:Audio_Out_Serializer|                                                                                        ; 165 (61)          ; 116 (50)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                                                                 ;              ;
;             |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|                                                                                         ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                                                                 ;              ;
;                |scfifo:Sync_FIFO|                                                                                                                     ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                ;              ;
;                   |scfifo_5041:auto_generated|                                                                                                        ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated                                                                                     ;              ;
;                      |a_dpfifo_on31:dpfifo|                                                                                                           ; 52 (29)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo                                                                ;              ;
;                         |altsyncram_rc81:FIFOram|                                                                                                     ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram                                        ;              ;
;                         |cntr_d5b:rd_ptr_msb|                                                                                                         ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb                                            ;              ;
;                         |cntr_e5b:wr_ptr|                                                                                                             ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr                                                ;              ;
;                         |cntr_q57:usedw_counter|                                                                                                      ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter                                         ;              ;
;             |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|                                                                                        ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                                                                ;              ;
;                |scfifo:Sync_FIFO|                                                                                                                     ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                               ;              ;
;                   |scfifo_5041:auto_generated|                                                                                                        ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated                                                                                    ;              ;
;                      |a_dpfifo_on31:dpfifo|                                                                                                           ; 52 (29)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo                                                               ;              ;
;                         |altsyncram_rc81:FIFOram|                                                                                                     ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram                                       ;              ;
;                         |cntr_d5b:rd_ptr_msb|                                                                                                         ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb                                           ;              ;
;                         |cntr_e5b:wr_ptr|                                                                                                             ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr                                               ;              ;
;                         |cntr_q57:usedw_counter|                                                                                                      ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter                                        ;              ;
;          |altera_up_clock_edge:ADC_Left_Right_Clock_Edges|                                                                                            ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_clock_edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                                     ;              ;
;          |altera_up_clock_edge:Bit_Clock_Edges|                                                                                                       ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                                                                ;              ;
;          |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|                                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                     ;              ;
;       |audio_and_video_config_0:the_audio_and_video_config_0|                                                                                         ; 228 (75)          ; 154 (51)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0                                                                                                                                                                                               ;              ;
;          |altera_up_av_config_auto_init:AV_Config_Auto_Init|                                                                                          ; 12 (12)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                                                                                             ;              ;
;          |altera_up_av_config_auto_init_ob_audio:Auto_Init_OB_Devices_ROM|                                                                            ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_auto_init_ob_audio:Auto_Init_OB_Devices_ROM                                                                                                                               ;              ;
;          |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|                                                                            ; 121 (104)         ; 81 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                                                               ;              ;
;             |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|                                                                            ; 17 (17)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                                  ;              ;
;       |audio_and_video_config_0_avalon_av_config_slave_arbitrator:the_audio_and_video_config_0_avalon_av_config_slave|                                ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0_avalon_av_config_slave_arbitrator:the_audio_and_video_config_0_avalon_av_config_slave                                                                                                                                      ;              ;
;       |audio_avalon_audio_slave_arbitrator:the_audio_avalon_audio_slave|                                                                              ; 7 (7)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|audio_avalon_audio_slave_arbitrator:the_audio_avalon_audio_slave                                                                                                                                                                                    ;              ;
;       |clocks_0:the_clocks_0|                                                                                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0                                                                                                                                                                                                                               ;              ;
;          |altpll:DE_Clock_Generator_Audio|                                                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_Audio                                                                                                                                                                                               ;              ;
;          |altpll:DE_Clock_Generator_System|                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System                                                                                                                                                                                              ;              ;
;       |clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|                                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave                                                                                                                                                                            ;              ;
;       |cpu_0:the_cpu_0|                                                                                                                               ; 943 (714)         ; 498 (314)    ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0                                                                                                                                                                                                                                     ;              ;
;          |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                                                                        ; 229 (33)          ; 183 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                                 ;              ;
;             |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|                                                                     ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                             ;              ;
;                |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|                                                                    ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                           ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3      ;              ;
;                |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                                                                          ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                                 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer             ;              ;
;                |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                                                                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                          ;              ;
;             |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                                                                       ; 11 (11)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                               ;              ;
;             |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                                                                         ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                                 ;              ;
;             |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                                                                         ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                                 ;              ;
;             |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                                                                               ; 53 (53)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                       ;              ;
;                |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|                                                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                        ;              ;
;                   |altsyncram:the_altsyncram|                                                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                              ;              ;
;                      |altsyncram_c572:auto_generated|                                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated               ;              ;
;          |cpu_0_rf_module:cpu_0_rf|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf                                                                                                                                                                                                            ;              ;
;             |altsyncram:the_altsyncram|                                                                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram                                                                                                                                                                                  ;              ;
;                |altsyncram_1l22:auto_generated|                                                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated                                                                                                                                                   ;              ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                                                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                               ;              ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                                                                            ; 232 (232)         ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                                  ;              ;
;       |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                                                                              ; 39 (39)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                                    ;              ;
;       |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                                                                                ; 53 (53)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                      ;              ;
;       |jtag_uart_0:the_jtag_uart_0|                                                                                                                   ; 141 (39)          ; 107 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0                                                                                                                                                                                                                         ;              ;
;          |alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|                                                                                            ; 51 (51)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                         ;              ;
;          |jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|                                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r                                                                                                                                                                           ;              ;
;             |scfifo:rfifo|                                                                                                                            ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                              ;              ;
;                |scfifo_1n21:auto_generated|                                                                                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                                   ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                              ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                        ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                      ;              ;
;                         |cntr_rj7:count_usedw|                                                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                 ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                        ;              ;
;                      |cntr_fjb:wr_ptr|                                                                                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                              ;              ;
;                      |dpram_5h21:FIFOram|                                                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                           ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                               ;              ;
;          |jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w                                                                                                                                                                           ;              ;
;             |scfifo:wfifo|                                                                                                                            ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                              ;              ;
;                |scfifo_1n21:auto_generated|                                                                                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                                   ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                              ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                        ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                      ;              ;
;                         |cntr_rj7:count_usedw|                                                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                 ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                        ;              ;
;                      |cntr_fjb:wr_ptr|                                                                                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                              ;              ;
;                      |dpram_5h21:FIFOram|                                                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                           ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                               ;              ;
;       |jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|                                                                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave                                                                                                                                                                          ;              ;
;       |sdram_0:the_sdram_0|                                                                                                                           ; 262 (211)         ; 238 (152)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0                                                                                                                                                                                                                                 ;              ;
;          |sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|                                                                                  ; 51 (51)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module                                                                                                                                                                       ;              ;
;       |sdram_0_s1_arbitrator:the_sdram_0_s1|                                                                                                          ; 112 (61)          ; 43 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1                                                                                                                                                                                                                ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|                                           ; 33 (33)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1                                                                                                               ;              ;
;          |rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|                             ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1                                                                                                 ;              ;
;       |sounds_ids:the_sounds_ids|                                                                                                                     ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|sounds_ids:the_sounds_ids                                                                                                                                                                                                                           ;              ;
;       |sram_0:the_sram_0|                                                                                                                             ; 5 (5)             ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|sram_0:the_sram_0                                                                                                                                                                                                                                   ;              ;
;       |sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|                                                                              ; 75 (52)           ; 24 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave                                                                                                                                                                                    ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave|               ; 15 (15)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave                                                       ;              ;
;          |rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave| ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave                                         ;              ;
;       |start_sound:the_start_sound|                                                                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|start_sound:the_start_sound                                                                                                                                                                                                                         ; work         ;
;       |start_sound_s1_arbitrator:the_start_sound_s1|                                                                                                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|start_sound_s1_arbitrator:the_start_sound_s1                                                                                                                                                                                                        ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|AUDIO_SOPC:sopc_inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                                 ; 118 (80)          ; 76 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|sld_hub:auto_hub                                                                                                                                                                                                                                                         ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                                                       ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                 ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                                                     ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                               ;              ;
;    |top_level_fsm:fsm|                                                                                                                                ; 867 (270)         ; 558 (109)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|top_level_fsm:fsm                                                                                                                                                                                                                                                        ; work         ;
;       |RCServo:lid_servo|                                                                                                                             ; 36 (36)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|top_level_fsm:fsm|RCServo:lid_servo                                                                                                                                                                                                                                      ; work         ;
;       |async_receiver:rec1|                                                                                                                           ; 38 (38)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|top_level_fsm:fsm|async_receiver:rec1                                                                                                                                                                                                                                    ; work         ;
;       |async_transmitter:tran1|                                                                                                                       ; 34 (34)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|top_level_fsm:fsm|async_transmitter:tran1                                                                                                                                                                                                                                ; work         ;
;       |disp_x_token:blue_tokens|                                                                                                                      ; 88 (49)           ; 71 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|top_level_fsm:fsm|disp_x_token:blue_tokens                                                                                                                                                                                                                               ; work         ;
;          |RCServo:rc1|                                                                                                                                ; 39 (39)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|top_level_fsm:fsm|disp_x_token:blue_tokens|RCServo:rc1                                                                                                                                                                                                                   ; work         ;
;       |disp_x_token:green_tokens|                                                                                                                     ; 87 (48)           ; 70 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|top_level_fsm:fsm|disp_x_token:green_tokens                                                                                                                                                                                                                              ; work         ;
;          |RCServo:rc1|                                                                                                                                ; 39 (39)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1                                                                                                                                                                                                                  ; work         ;
;       |disp_x_token:red_tokens|                                                                                                                       ; 85 (46)           ; 70 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|top_level_fsm:fsm|disp_x_token:red_tokens                                                                                                                                                                                                                                ; work         ;
;          |RCServo:rc1|                                                                                                                                ; 39 (39)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1                                                                                                                                                                                                                    ; work         ;
;       |hexdisplay:h1|                                                                                                                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|top_level_fsm:fsm|hexdisplay:h1                                                                                                                                                                                                                                          ; work         ;
;       |hexdisplay:h2|                                                                                                                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|top_level_fsm:fsm|hexdisplay:h2                                                                                                                                                                                                                                          ; work         ;
;       |hexdisplay:h3|                                                                                                                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|top_level_fsm:fsm|hexdisplay:h3                                                                                                                                                                                                                                          ; work         ;
;       |hexdisplay:h4|                                                                                                                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|top_level_fsm:fsm|hexdisplay:h4                                                                                                                                                                                                                                          ; work         ;
;       |led_control:led|                                                                                                                               ; 80 (21)           ; 38 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|top_level_fsm:fsm|led_control:led                                                                                                                                                                                                                                        ; work         ;
;          |clk_div:c5hz|                                                                                                                               ; 59 (59)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|top_level_fsm:fsm|led_control:led|clk_div:c5hz                                                                                                                                                                                                                           ; work         ;
;       |motor_control:motor1|                                                                                                                          ; 121 (28)          ; 96 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|top_level_fsm:fsm|motor_control:motor1                                                                                                                                                                                                                                   ; work         ;
;          |RCServo:servo_m|                                                                                                                            ; 40 (40)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m                                                                                                                                                                                                                   ; work         ;
;          |clk_div:ms|                                                                                                                                 ; 53 (53)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|top_level_fsm:fsm|motor_control:motor1|clk_div:ms                                                                                                                                                                                                                        ; work         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------+
; Name                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------+
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 16           ; 4096         ; 1            ; 4096 ; None                              ;
; AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None                              ;
; AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None                              ;
; AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None                              ;
; AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ALTSYNCRAM               ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192 ; cpu_0_ociram_default_contents.mif ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; True Dual Port   ; 32           ; 32           ; 32           ; 32           ; 1024 ; cpu_0_rf_ram.mif                  ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                              ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper|top_level_fsm:fsm|disp_x_token:blue_tokens|state                                                    ;
+----------------+----------------+--------------+--------------+---------------+---------------+--------------+---------------+
; Name           ; state.s_pause2 ; state.s_s_in ; state.s_comp ; state.s_s_out ; state.s_pause ; state.s_init ; state.s_reset ;
+----------------+----------------+--------------+--------------+---------------+---------------+--------------+---------------+
; state.s_reset  ; 0              ; 0            ; 0            ; 0             ; 0             ; 0            ; 0             ;
; state.s_init   ; 0              ; 0            ; 0            ; 0             ; 0             ; 1            ; 1             ;
; state.s_pause  ; 0              ; 0            ; 0            ; 0             ; 1             ; 0            ; 1             ;
; state.s_s_out  ; 0              ; 0            ; 0            ; 1             ; 0             ; 0            ; 1             ;
; state.s_comp   ; 0              ; 0            ; 1            ; 0             ; 0             ; 0            ; 1             ;
; state.s_s_in   ; 0              ; 1            ; 0            ; 0             ; 0             ; 0            ; 1             ;
; state.s_pause2 ; 1              ; 0            ; 0            ; 0             ; 0             ; 0            ; 1             ;
+----------------+----------------+--------------+--------------+---------------+---------------+--------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper|top_level_fsm:fsm|disp_x_token:green_tokens|state                                                   ;
+----------------+----------------+--------------+--------------+---------------+---------------+--------------+---------------+
; Name           ; state.s_pause2 ; state.s_s_in ; state.s_comp ; state.s_s_out ; state.s_pause ; state.s_init ; state.s_reset ;
+----------------+----------------+--------------+--------------+---------------+---------------+--------------+---------------+
; state.s_reset  ; 0              ; 0            ; 0            ; 0             ; 0             ; 0            ; 0             ;
; state.s_init   ; 0              ; 0            ; 0            ; 0             ; 0             ; 1            ; 1             ;
; state.s_pause  ; 0              ; 0            ; 0            ; 0             ; 1             ; 0            ; 1             ;
; state.s_s_out  ; 0              ; 0            ; 0            ; 1             ; 0             ; 0            ; 1             ;
; state.s_comp   ; 0              ; 0            ; 1            ; 0             ; 0             ; 0            ; 1             ;
; state.s_s_in   ; 0              ; 1            ; 0            ; 0             ; 0             ; 0            ; 1             ;
; state.s_pause2 ; 1              ; 0            ; 0            ; 0             ; 0             ; 0            ; 1             ;
+----------------+----------------+--------------+--------------+---------------+---------------+--------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper|top_level_fsm:fsm|disp_x_token:red_tokens|state                                                     ;
+----------------+----------------+--------------+--------------+---------------+---------------+--------------+---------------+
; Name           ; state.s_pause2 ; state.s_s_in ; state.s_comp ; state.s_s_out ; state.s_pause ; state.s_init ; state.s_reset ;
+----------------+----------------+--------------+--------------+---------------+---------------+--------------+---------------+
; state.s_reset  ; 0              ; 0            ; 0            ; 0             ; 0             ; 0            ; 0             ;
; state.s_init   ; 0              ; 0            ; 0            ; 0             ; 0             ; 1            ; 1             ;
; state.s_pause  ; 0              ; 0            ; 0            ; 0             ; 1             ; 0            ; 1             ;
; state.s_s_out  ; 0              ; 0            ; 0            ; 1             ; 0             ; 0            ; 1             ;
; state.s_comp   ; 0              ; 0            ; 1            ; 0             ; 0             ; 0            ; 1             ;
; state.s_s_in   ; 0              ; 1            ; 0            ; 0             ; 0             ; 0            ; 1             ;
; state.s_pause2 ; 1              ; 0            ; 0            ; 0             ; 0             ; 0            ; 1             ;
+----------------+----------------+--------------+--------------+---------------+---------------+--------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |wrapper|AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_next                     ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper|AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_state                                                                                                                             ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |wrapper|AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_next ;
+------------+------------+------------+------------+----------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000           ;
+------------+------------+------------+------------+----------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                    ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                    ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                    ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                    ;
+------------+------------+------------+------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |wrapper|AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_state                       ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                          ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                          ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                          ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                          ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                          ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|s_serial_transfer                                                                                                                                                                                                  ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; Name                                     ; s_serial_transfer.STATE_6_POST_READ ; s_serial_transfer.STATE_5_READ_TRANSFER ; s_serial_transfer.STATE_4_PRE_READ ; s_serial_transfer.STATE_3_POST_WRITE ; s_serial_transfer.STATE_2_WRITE_TRANSFER ; s_serial_transfer.STATE_1_PRE_WRITE ; s_serial_transfer.STATE_0_IDLE ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; s_serial_transfer.STATE_0_IDLE           ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 0                              ;
; s_serial_transfer.STATE_1_PRE_WRITE      ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 1                                   ; 1                              ;
; s_serial_transfer.STATE_2_WRITE_TRANSFER ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 1                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_3_POST_WRITE     ; 0                                   ; 0                                       ; 0                                  ; 1                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_4_PRE_READ       ; 0                                   ; 0                                       ; 1                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_5_READ_TRANSFER  ; 0                                   ; 1                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_6_POST_READ      ; 1                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol                                                                                 ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; Name                                  ; s_serial_protocol.STATE_5_STOP_BIT ; s_serial_protocol.STATE_4_TRANSFER ; s_serial_protocol.STATE_3_START_BIT ; s_serial_protocol.STATE_2_RESTART_BIT ; s_serial_protocol.STATE_1_INITIALIZE ; s_serial_protocol.STATE_0_IDLE ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; s_serial_protocol.STATE_0_IDLE        ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 0                              ;
; s_serial_protocol.STATE_1_INITIALIZE  ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 1                                    ; 1                              ;
; s_serial_protocol.STATE_2_RESTART_BIT ; 0                                  ; 0                                  ; 0                                   ; 1                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_3_START_BIT   ; 0                                  ; 0                                  ; 1                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_4_TRANSFER    ; 0                                  ; 1                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_5_STOP_BIT    ; 1                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|current_cmd_state                                                  ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-------------------------------+
; Name                              ; current_cmd_state.s_UPDATE_AUX_SR ; current_cmd_state.s_WAIT_RESPONSE ; current_cmd_state.s_WAIT_COMMAND ; current_cmd_state.s_RESET_CMD ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-------------------------------+
; current_cmd_state.s_RESET_CMD     ; 0                                 ; 0                                 ; 0                                ; 0                             ;
; current_cmd_state.s_WAIT_COMMAND  ; 0                                 ; 0                                 ; 1                                ; 1                             ;
; current_cmd_state.s_WAIT_RESPONSE ; 0                                 ; 1                                 ; 0                                ; 1                             ;
; current_cmd_state.s_UPDATE_AUX_SR ; 1                                 ; 0                                 ; 0                                ; 1                             ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+------------------------------+-----------------------------------+-----------------------------------+-------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+------------------------------------------+------------------------------------+-------------------------------------+------------------------------------+----------------------------------+---------------------------------+------------------------------+-----------------------+
; Name                                      ; current_state.s_WAIT_RELEASE ; current_state.s_WRITE_SECOND_WORD ; current_state.s_WRITE_SECOND_BYTE ; current_state.s_WR_READ_SECOND_WORD_DELAY ; current_state.s_WR_READ_SECOND_WORD ; current_state.s_WRITE_FIRST_WORD ; current_state.s_WRITE_FIRST_BYTE ; current_state.s_WR_READ_FIRST_WORD_DELAY ; current_state.s_WR_READ_FIRST_WORD ; current_state.s_RECEIVE_SECOND_WORD ; current_state.s_RECEIVE_FIRST_WORD ; current_state.s_READ_SECOND_WORD ; current_state.s_READ_FIRST_WORD ; current_state.s_WAIT_REQUEST ; current_state.s_RESET ;
+-------------------------------------------+------------------------------+-----------------------------------+-----------------------------------+-------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+------------------------------------------+------------------------------------+-------------------------------------+------------------------------------+----------------------------------+---------------------------------+------------------------------+-----------------------+
; current_state.s_RESET                     ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 0                     ;
; current_state.s_WAIT_REQUEST              ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 1                            ; 1                     ;
; current_state.s_READ_FIRST_WORD           ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 1                               ; 0                            ; 1                     ;
; current_state.s_READ_SECOND_WORD          ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 1                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_RECEIVE_FIRST_WORD        ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 1                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_RECEIVE_SECOND_WORD       ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 1                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_FIRST_WORD        ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 1                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_FIRST_WORD_DELAY  ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 1                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_FIRST_BYTE          ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 1                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_FIRST_WORD          ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 1                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_SECOND_WORD       ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 1                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_SECOND_WORD_DELAY ; 0                            ; 0                                 ; 0                                 ; 1                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_SECOND_BYTE         ; 0                            ; 0                                 ; 1                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_SECOND_WORD         ; 0                            ; 1                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WAIT_RELEASE              ; 1                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
+-------------------------------------------+------------------------------+-----------------------------------+-----------------------------------+-------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+------------------------------------------+------------------------------------+-------------------------------------+------------------------------------+----------------------------------+---------------------------------+------------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state                                                                                                                                                                                                                                                            ;
+----------------------------------------+-------------------------------+------------------------------------+--------------------------------+----------------------------------------+---------------------------------+-------------------------------+---------------------------+---------------------------+--------------------------+---------------------------+--------------------------------+------------------------------+-----------------------+
; Name                                   ; current_state.s_WAIT_DEASSERT ; current_state.s_RECEIVING_STOP_BIT ; current_state.s_RECEIVING_DATA ; current_state.s_RECEIVING_LEADING_BITS ; current_state.s_WAIT_DATA_START ; current_state.s_WAIT_BUSY_END ; current_state.s_WAIT_BUSY ; current_state.s_SEND_STOP ; current_state.s_SEND_CRC ; current_state.s_SEND_DATA ; current_state.s_SEND_START_BIT ; current_state.s_WAIT_REQUEST ; current_state.s_RESET ;
+----------------------------------------+-------------------------------+------------------------------------+--------------------------------+----------------------------------------+---------------------------------+-------------------------------+---------------------------+---------------------------+--------------------------+---------------------------+--------------------------------+------------------------------+-----------------------+
; current_state.s_RESET                  ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 0                     ;
; current_state.s_WAIT_REQUEST           ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 1                            ; 1                     ;
; current_state.s_SEND_START_BIT         ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 1                              ; 0                            ; 1                     ;
; current_state.s_SEND_DATA              ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 1                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_SEND_CRC               ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 1                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_SEND_STOP              ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 1                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_BUSY              ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 1                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_BUSY_END          ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 1                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_DATA_START        ; 0                             ; 0                                  ; 0                              ; 0                                      ; 1                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_RECEIVING_LEADING_BITS ; 0                             ; 0                                  ; 0                              ; 1                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_RECEIVING_DATA         ; 0                             ; 0                                  ; 1                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_RECEIVING_STOP_BIT     ; 0                             ; 1                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_DEASSERT          ; 1                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
+----------------------------------------+-------------------------------+------------------------------------+--------------------------------+----------------------------------------+---------------------------------+-------------------------------+---------------------------+---------------------------+--------------------------+---------------------------+--------------------------------+------------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------+---------------------------------------+-------------------------------+----------------------------------------------------+-------------------------------+------------------------------+----------------------------------+----------------------------------+------------------------------------+----------------------------------------+------------------------------------+--------------------------------------------------+-----------------------------------------------------+---------------------------------------------+--------------------------------+-----------------------+
; Name                                                ; current_state.s_PERIODIC_STATUS_CHECK ; current_state.s_WAIT_DEASSERT ; current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE ; current_state.s_WAIT_RESPONSE ; current_state.s_SEND_COMMAND ; current_state.s_GENERATE_COMMAND ; current_state.s_REACTIVATE_CLOCK ; current_state.s_AWAIT_USER_COMMAND ; current_state.s_TOGGLE_CLOCK_FREQUENCY ; current_state.s_GO_TO_NEXT_COMMAND ; current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE ; current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; current_state.s_GENERATE_PREDEFINED_COMMAND ; current_state.s_WAIT_74_CYCLES ; current_state.s_RESET ;
+-----------------------------------------------------+---------------------------------------+-------------------------------+----------------------------------------------------+-------------------------------+------------------------------+----------------------------------+----------------------------------+------------------------------------+----------------------------------------+------------------------------------+--------------------------------------------------+-----------------------------------------------------+---------------------------------------------+--------------------------------+-----------------------+
; current_state.s_RESET                               ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 0                     ;
; current_state.s_WAIT_74_CYCLES                      ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 1                              ; 1                     ;
; current_state.s_GENERATE_PREDEFINED_COMMAND         ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 1                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 1                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE    ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 1                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_GO_TO_NEXT_COMMAND                  ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 1                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_TOGGLE_CLOCK_FREQUENCY              ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 1                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_AWAIT_USER_COMMAND                  ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 1                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_REACTIVATE_CLOCK                    ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 1                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_GENERATE_COMMAND                    ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 1                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_SEND_COMMAND                        ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 1                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_RESPONSE                       ; 0                                     ; 0                             ; 0                                                  ; 1                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE  ; 0                                     ; 0                             ; 1                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_DEASSERT                       ; 0                                     ; 1                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_PERIODIC_STATUS_CHECK               ; 1                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
+-----------------------------------------------------+---------------------------------------+-------------------------------+----------------------------------------------------+-------------------------------+------------------------------+----------------------------------+----------------------------------+------------------------------------+----------------------------------------+------------------------------------+--------------------------------------------------+-----------------------------------------------------+---------------------------------------------+--------------------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state                  ;
+---------------------------------------+-------------------------------------+-------------------------------+---------------------------+---------------------------------------+--------------------------+----------------------------+
; Name                                  ; current_state.s_WAIT_BEGIN_DEASSERT ; current_state.s_WAIT_BUSY_END ; current_state.s_WAIT_BUSY ; current_state.s_WAIT_PROCESSING_DELAY ; current_state.s_WAIT_END ; current_state.s_WAIT_BEGIN ;
+---------------------------------------+-------------------------------------+-------------------------------+---------------------------+---------------------------------------+--------------------------+----------------------------+
; current_state.s_WAIT_BEGIN            ; 0                                   ; 0                             ; 0                         ; 0                                     ; 0                        ; 0                          ;
; current_state.s_WAIT_END              ; 0                                   ; 0                             ; 0                         ; 0                                     ; 1                        ; 1                          ;
; current_state.s_WAIT_PROCESSING_DELAY ; 0                                   ; 0                             ; 0                         ; 1                                     ; 0                        ; 1                          ;
; current_state.s_WAIT_BUSY             ; 0                                   ; 0                             ; 1                         ; 0                                     ; 0                        ; 1                          ;
; current_state.s_WAIT_BUSY_END         ; 0                                   ; 1                             ; 0                         ; 0                                     ; 0                        ; 1                          ;
; current_state.s_WAIT_BEGIN_DEASSERT   ; 1                                   ; 0                             ; 0                         ; 0                                     ; 0                        ; 1                          ;
+---------------------------------------+-------------------------------------+-------------------------------+---------------------------+---------------------------------------+--------------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper|AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+--------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                     ;
+------------------+------------------+------------------+--------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                    ;
; master_state.010 ; 0                ; 1                ; 1                                                                                    ;
; master_state.100 ; 1                ; 0                ; 1                                                                                    ;
+------------------+------------------+------------------+--------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper|AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+--------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                      ;
+-----------------+-----------------+-----------------+--------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                    ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                    ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                    ;
+-----------------+-----------------+-----------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch_module:AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch|data_out                                                                                                                                  ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|state.s_init                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|state.s_init                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|state.s_init                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                            ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch_module:AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch|data_in_d1                                                                                                                                ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|state.s_reset                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|state.s_comp                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|state.s_reset                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|state.s_comp                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|state.s_reset                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|state.s_comp                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                              ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|pulsecount[0]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|pulsecount[1]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|pulsecount[2]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|pulsecount[3]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|pulsecount[4]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|pulsecount[5]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|pulsecount[6]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|pulsecount[7]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|pulsecount[8]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|pulsecount[9]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|pulsecount[10]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|pulsecount[11]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|state.s_pause2                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|state.s_s_in                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|pulsecount[0]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|pulsecount[1]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|pulsecount[2]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|pulsecount[3]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|pulsecount[4]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|pulsecount[5]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|pulsecount[6]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|pulsecount[7]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|pulsecount[8]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|pulsecount[9]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|pulsecount[10]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|pulsecount[11]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|state.s_pause2                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|state.s_s_in                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|pulsecount[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|pulsecount[1]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|pulsecount[2]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|pulsecount[3]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|pulsecount[4]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|pulsecount[5]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|pulsecount[6]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|pulsecount[7]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|pulsecount[8]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|pulsecount[9]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|pulsecount[10]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|pulsecount[11]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|state.s_pause2                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|state.s_s_in                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                  ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                   ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|motor_control:motor1|motor_pos_clk[7]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|motor_control:motor1|motor_pos_clk[6]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|motor_control:motor1|motor_pos_clk[5]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|motor_control:motor1|motor_pos_clk[4]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|motor_control:motor1|motor_pos_clk[3]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|motor_control:motor1|motor_pos_clk[2]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|motor_control:motor1|motor_pos_clk[1]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|motor_control:motor1|motor_pos_clk[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|state.s_pause                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|state.s_s_out                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|state.s_pause                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|state.s_s_out                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|state.s_pause                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|state.s_s_out                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|servo_pos_clked[7]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|servo_pos_clked[6]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|servo_pos_clked[5]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|servo_pos_clked[4]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|servo_pos_clked[3]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|servo_pos_clked[2]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|servo_pos_clked[1]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:red_tokens|servo_pos_clked[0]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|servo_pos_clked[7]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|servo_pos_clked[6]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|servo_pos_clked[5]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|servo_pos_clked[4]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|servo_pos_clked[3]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|servo_pos_clked[2]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|servo_pos_clked[1]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:green_tokens|servo_pos_clked[0]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|servo_pos_clked[7]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|servo_pos_clked[6]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|servo_pos_clked[5]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|servo_pos_clked[4]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|servo_pos_clked[3]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|servo_pos_clked[2]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|servo_pos_clked[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|servo_pos_clked[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|motor_control:motor1|state[2]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|motor_control:motor1|state[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|motor_control:motor1|state[1]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_reset_clk_50_domain_synch_module:AUDIO_SOPC_reset_clk_50_domain_synch|data_out                                                                                                                                                              ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_reset_clk_50_domain_synch_module:AUDIO_SOPC_reset_clk_50_domain_synch|data_in_d1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|motor_control:motor1|last_direct_clk                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                  ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                  ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; top_level_fsm:fsm|motor_control:motor1|counter_en_clk                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|master_address                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|slave_address_d1                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0..35]                                                                                     ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|d1_reasons_to_wait                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|sounds_ids:the_sounds_ids|readdata[3]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_addr[4..5]                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|W_ienable_reg[2..31]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|W_ipending_reg[2..31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|R_ctrl_custom                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_im_addr[0..6]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_wrap                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto0                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|xbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|readdata[2..7]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|address_reg[8..31]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|control_reg[0,3..15,18..31]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[0,9..10,15..20,22,25..26]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|slave_readdata_p1[2..7]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|slave_readdata[2..7]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|W_control_rd_data[2..31]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[2..7]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[2..7]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[2..7]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0..16]                                                                                   ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[2]                                                                                 ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[3]                                                                                               ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[3]                                                                                 ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[4]                                                                                               ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[4]                                                                                 ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[5]                                                                                               ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[5]                                                                                 ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[6]                                                                                               ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[6]                                                                                 ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[7]                                                                                               ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[7]                                                                                 ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[8]                                                                                               ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[8]                                                                                 ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[9]                                                                                               ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[9]                                                                                 ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[10]                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[10]                                                                                ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[11]                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[11]                                                                                ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[12]                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[12]                                                                                ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[13]                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[13]                                                                                ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[14]                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[14]                                                                                ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[15]                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[15]                                                                                ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[16]                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[16]                                                                                ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[17]                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[17]                                                                                ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[18]                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[18]                                                                                ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[19]                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[19]                                                                                ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[20]                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[20]                                                                                ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[21]                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[21]                                                                                ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[22]                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[22]                                                                                ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[23]                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[23]                                                                                ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[24]                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[24]                                                                                ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[25]                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[25]                                                                                ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[26]                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[26]                                                                                ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[27]                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[27]                                                                                ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[28]                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[28]                                                                                ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[29]                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[29]                                                                                ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[30]                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[30]                                                                                ; Merged with AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[31]                                                                                              ;
; top_level_fsm:fsm|disp_x_token:red_tokens|start_reg                                                                                                                                                                       ; Merged with top_level_fsm:fsm|disp_x_token:blue_tokens|start_reg                                                                                                                                                                                    ;
; top_level_fsm:fsm|disp_x_token:green_tokens|start_reg                                                                                                                                                                     ; Merged with top_level_fsm:fsm|disp_x_token:blue_tokens|start_reg                                                                                                                                                                                    ;
; top_level_fsm:fsm|async_receiver:rec1|Baud8GeneratorAcc[1..2]                                                                                                                                                             ; Merged with top_level_fsm:fsm|async_receiver:rec1|Baud8GeneratorAcc[0]                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_arb_addend[0]                                                                                              ; Merged with AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_arb_addend[1]                                                                                                            ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_addr[0..3,6..10]                                                                                                                                                               ; Merged with AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_addr[11]                                                                                                                                                                                     ;
; AUDIO_SOPC:sopc_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_cpu_0_jtag_debug_module_end_xfer                                                                                                   ; Merged with AUDIO_SOPC:sopc_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_reasons_to_wait                                                                                                                                  ;
; AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|readdata[10..12,14..15,18..27,29..31]                                                                                                          ; Merged with AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|readdata[9]                                                                                                                                                  ;
; AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|readdata[28]                                                                                                                                   ; Merged with AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|readdata[13]                                                                                                                                                 ;
; AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|readdata[13]                                                                                                                                   ; Merged with AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|readdata[9]                                                                                                                                                  ;
; top_level_fsm:fsm|async_receiver:rec1|Baud8GeneratorAcc[0]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigger_state                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[0]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|readdata[9]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave|full_1 ; Merged with AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave|full_1 ;
; AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave|full_0 ; Merged with AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave|full_0 ;
; AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_6                                                         ; Merged with AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_6                                                         ;
; AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_5                                                         ; Merged with AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_5                                                         ;
; AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_4                                                         ; Merged with AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_4                                                         ;
; AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_3                                                         ; Merged with AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_3                                                         ;
; AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_2                                                         ; Merged with AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_2                                                         ;
; AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_1                                                         ; Merged with AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_1                                                         ;
; AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_0                                                         ; Merged with AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_0                                                         ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigbrktype                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[23..24]                                                                             ; Merged with AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[21]                                                                                               ;
; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_master_FSM:master_FSM|master_write                                                                                                      ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[2]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|state~4                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                         ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|state~5                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                         ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|state~6                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                         ;
; top_level_fsm:fsm|disp_x_token:green_tokens|state~4                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                         ;
; top_level_fsm:fsm|disp_x_token:green_tokens|state~5                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                         ;
; top_level_fsm:fsm|disp_x_token:green_tokens|state~6                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                         ;
; top_level_fsm:fsm|disp_x_token:red_tokens|state~4                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                         ;
; top_level_fsm:fsm|disp_x_token:red_tokens|state~5                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                         ;
; top_level_fsm:fsm|disp_x_token:red_tokens|state~6                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_next~9                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_next~10                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_next~13                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_next~14                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_next~16                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_next~4                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_next~5                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_next~6                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_state~14                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_state~15                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_state~16                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~3         ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~4         ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~5         ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|s_serial_transfer~2                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|s_serial_transfer~3                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|s_serial_transfer~4                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~2                                                            ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~3                                                            ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~4                                                            ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.101       ; Lost fanout                                                                                                                                                                                                                                         ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.001       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.011       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|current_state.s_RESET                                                                                                                    ; Merged with AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|current_cmd_state.s_RESET_CMD                                                                                                                          ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|current_cmd_state.s_RESET_CMD                                                                                                            ; Merged with AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET                                                      ;
; top_level_fsm:fsm|motor_control:motor1|clk_div:ms|counter[0]                                                                                                                                                              ; Merged with top_level_fsm:fsm|led_control:led|clk_div:c5hz|counter[0]                                                                                                                                                                               ;
; top_level_fsm:fsm|motor_control:motor1|clk_div:ms|counter[1]                                                                                                                                                              ; Merged with top_level_fsm:fsm|led_control:led|clk_div:c5hz|counter[1]                                                                                                                                                                               ;
; top_level_fsm:fsm|motor_control:motor1|clk_div:ms|counter[2]                                                                                                                                                              ; Merged with top_level_fsm:fsm|led_control:led|clk_div:c5hz|counter[2]                                                                                                                                                                               ;
; top_level_fsm:fsm|motor_control:motor1|clk_div:ms|counter[3]                                                                                                                                                              ; Merged with top_level_fsm:fsm|led_control:led|clk_div:c5hz|counter[3]                                                                                                                                                                               ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                     ; Merged with AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET                                                      ;
; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_master_FSM:master_FSM|master_state.010                                                                                                  ; Merged with AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_master_FSM:master_FSM|master_read                                                                                                                     ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_count[2]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                              ;
; Total Number of Removed Registers = 384                                                                                                                                                                                   ;                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                          ;
+--------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+
; Register name                                          ; Reason for Removal        ; Registers Removed due to This Register                                                          ;
+--------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+
; AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|readdata[2] ; Stuck at GND              ; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|slave_readdata_p1[2],            ;
;                                                        ; due to stuck port data_in ; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|slave_readdata[2],               ;
;                                                        ;                           ; AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[2], ;
;                                                        ;                           ; AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[2], ;
;                                                        ;                           ; AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[2]  ;
; AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|readdata[3] ; Stuck at GND              ; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|slave_readdata_p1[3],            ;
;                                                        ; due to stuck port data_in ; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|slave_readdata[3],               ;
;                                                        ;                           ; AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[3], ;
;                                                        ;                           ; AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[3], ;
;                                                        ;                           ; AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[3]  ;
; AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|readdata[4] ; Stuck at GND              ; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|slave_readdata_p1[4],            ;
;                                                        ; due to stuck port data_in ; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|slave_readdata[4],               ;
;                                                        ;                           ; AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[4], ;
;                                                        ;                           ; AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[4], ;
;                                                        ;                           ; AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[4]  ;
; AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|readdata[5] ; Stuck at GND              ; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|slave_readdata_p1[5],            ;
;                                                        ; due to stuck port data_in ; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|slave_readdata[5],               ;
;                                                        ;                           ; AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[5], ;
;                                                        ;                           ; AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[5], ;
;                                                        ;                           ; AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[5]  ;
; AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|readdata[6] ; Stuck at GND              ; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|slave_readdata_p1[6],            ;
;                                                        ; due to stuck port data_in ; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|slave_readdata[6],               ;
;                                                        ;                           ; AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[6], ;
;                                                        ;                           ; AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[6], ;
;                                                        ;                           ; AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[6]  ;
; AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|readdata[7] ; Stuck at GND              ; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|slave_readdata_p1[7],            ;
;                                                        ; due to stuck port data_in ; AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|slave_readdata[7],               ;
;                                                        ;                           ; AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[7], ;
;                                                        ;                           ; AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[7], ;
;                                                        ;                           ; AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[7]  ;
+--------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3059  ;
; Number of registers using Synchronous Clear  ; 387   ;
; Number of registers using Synchronous Load   ; 337   ;
; Number of registers using Asynchronous Clear ; 1902  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1813  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                     ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_cmd[0]                                                                                                                                                                                                     ; 2       ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_cmd[1]                                                                                                                                                                                                     ; 2       ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_cmd[2]                                                                                                                                                                                                     ; 2       ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_cmd[3]                                                                                                                                                                                                     ; 1       ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_addr[11]                                                                                                                                                                                                   ; 10      ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[0]                                                                                                                                                                                                     ; 2       ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[1]                                                                                                                                                                                                     ; 2       ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[2]                                                                                                                                                                                                     ; 2       ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3]                                                                                                                                                                                                     ; 2       ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|i_read                                                                                                                                                                                                           ; 19      ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|F_pc[22]                                                                                                                                                                                                         ; 16      ;
; AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave|fifo_contains_ones_n ; 4       ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|F_pc[17]                                                                                                                                                                                                         ; 6       ;
; AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_waitrequest                                                                                                                                                 ; 24      ;
; AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave|fifo_contains_ones_n               ; 3       ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|t_dav                                                                                                                                                                                                ; 4       ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                             ; 11      ;
; AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|fifo_contains_ones_n                                                         ; 2       ;
; AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|fifo_contains_ones_n                                                                       ; 2       ;
; AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                                                                                    ; 7       ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|refresh_counter[12]                                                                                                                                                                                          ; 2       ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|refresh_counter[9]                                                                                                                                                                                           ; 2       ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|refresh_counter[8]                                                                                                                                                                                           ; 2       ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|refresh_counter[7]                                                                                                                                                                                           ; 2       ;
; AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|refresh_counter[3]                                                                                                                                                                                           ; 2       ;
; AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_reg_firsttransfer                                                                                                                      ; 1       ;
; AUDIO_SOPC:sopc_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                             ; 6       ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|av_waitrequest                                                                                                                                                                                       ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|bit_to_send                                                    ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                                             ; 2       ;
; AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer                                                                                                                                                                ; 3       ;
; AUDIO_SOPC:sopc_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                                                         ; 2       ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                   ; 8       ;
; top_level_fsm:fsm|motor_control:motor1|motor_pos_clk[3]                                                                                                                                                                                               ; 1       ;
; top_level_fsm:fsm|motor_control:motor1|motor_pos_clk[2]                                                                                                                                                                                               ; 1       ;
; top_level_fsm:fsm|motor_control:motor1|motor_pos_clk[1]                                                                                                                                                                                               ; 1       ;
; top_level_fsm:fsm|motor_control:motor1|motor_pos_clk[0]                                                                                                                                                                                               ; 1       ;
; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                 ; 3       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                                           ; 4       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                                           ; 5       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                                           ; 5       ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[0]                                                                                                             ; 2       ;
; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[1]                                                                                                             ; 2       ;
; top_level_fsm:fsm|disp_x_token:red_tokens|servo_pos_clked[7]                                                                                                                                                                                          ; 1       ;
; top_level_fsm:fsm|disp_x_token:red_tokens|servo_pos_clked[6]                                                                                                                                                                                          ; 1       ;
; top_level_fsm:fsm|disp_x_token:red_tokens|servo_pos_clked[5]                                                                                                                                                                                          ; 1       ;
; top_level_fsm:fsm|disp_x_token:red_tokens|servo_pos_clked[4]                                                                                                                                                                                          ; 1       ;
; top_level_fsm:fsm|disp_x_token:red_tokens|servo_pos_clked[3]                                                                                                                                                                                          ; 1       ;
; top_level_fsm:fsm|disp_x_token:red_tokens|servo_pos_clked[2]                                                                                                                                                                                          ; 1       ;
; top_level_fsm:fsm|disp_x_token:red_tokens|servo_pos_clked[1]                                                                                                                                                                                          ; 1       ;
; top_level_fsm:fsm|disp_x_token:red_tokens|servo_pos_clked[0]                                                                                                                                                                                          ; 1       ;
; top_level_fsm:fsm|disp_x_token:green_tokens|servo_pos_clked[7]                                                                                                                                                                                        ; 1       ;
; top_level_fsm:fsm|disp_x_token:green_tokens|servo_pos_clked[6]                                                                                                                                                                                        ; 1       ;
; top_level_fsm:fsm|disp_x_token:green_tokens|servo_pos_clked[5]                                                                                                                                                                                        ; 1       ;
; top_level_fsm:fsm|disp_x_token:green_tokens|servo_pos_clked[4]                                                                                                                                                                                        ; 1       ;
; top_level_fsm:fsm|disp_x_token:green_tokens|servo_pos_clked[3]                                                                                                                                                                                        ; 1       ;
; top_level_fsm:fsm|disp_x_token:green_tokens|servo_pos_clked[2]                                                                                                                                                                                        ; 1       ;
; top_level_fsm:fsm|disp_x_token:green_tokens|servo_pos_clked[1]                                                                                                                                                                                        ; 1       ;
; top_level_fsm:fsm|disp_x_token:green_tokens|servo_pos_clked[0]                                                                                                                                                                                        ; 1       ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|servo_pos_clked[7]                                                                                                                                                                                         ; 1       ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|servo_pos_clked[6]                                                                                                                                                                                         ; 1       ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|servo_pos_clked[5]                                                                                                                                                                                         ; 1       ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|servo_pos_clked[4]                                                                                                                                                                                         ; 1       ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|servo_pos_clked[3]                                                                                                                                                                                         ; 1       ;
; top_level_fsm:fsm|disp_x_token:blue_tokens|servo_pos_clked[0]                                                                                                                                                                                         ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|shift_crc_bits                                                        ; 3       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[0]                                                                                                       ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[24]                                                                                                      ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[23]                                                                                                      ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[22]                                                                                                      ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[21]                                                                                                      ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[20]                                                                                                      ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[19]                                                                                                      ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[18]                                                                                                      ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[17]                                                                                                      ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[16]                                                                                                      ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[15]                                                                                                      ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[14]                                                                                                      ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[13]                                                                                                      ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[12]                                                                                                      ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[11]                                                                                                      ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[10]                                                                                                      ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[9]                                                                                                       ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[8]                                                                                                       ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[7]                                                                                                       ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[6]                                                                                                       ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[5]                                                                                                       ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[4]                                                                                                       ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[3]                                                                                                       ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[2]                                                                                                       ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[1]                                                                                                       ; 1       ;
; top_level_fsm:fsm|motor_control:motor1|last_direct_clk                                                                                                                                                                                                ; 4       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[31]                                                                                                      ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[30]                                                                                                      ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[29]                                                                                                      ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[28]                                                                                                      ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[27]                                                                                                      ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[26]                                                                                                      ; 1       ;
; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[25]                                                                                                      ; 1       ;
; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                  ; 2       ;
; Total number of inverted registers = 100                                                                                                                                                                                                              ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |wrapper|top_level_fsm:fsm|disp_x_token:blue_tokens|disp_count[1]                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |wrapper|top_level_fsm:fsm|disp_x_token:green_tokens|disp_count[2]                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |wrapper|top_level_fsm:fsm|disp_x_token:red_tokens|disp_count[0]                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[8]                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|d_byteenable[0]                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[39]                                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[13]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |wrapper|top_level_fsm:fsm|async_receiver:rec1|bit_spacing[2]                                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|write_interrupt_en                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|E_src2[5]                                                                                                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|E_src1[29]                                                                                                                                                                                                    ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|E_src1[10]                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|E_shift_rot_result[27]                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|D_iw[29]                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[27]                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|av_ld_byte0_data[0]                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|av_ld_byte1_data[6]                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|argument_reg[14]                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|argument_reg[28]                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |wrapper|top_level_fsm:fsm|async_receiver:rec1|RxD_cnt_inv[0]                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[4]                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                       ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|W_alu_result[13]                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|control_reg[16]                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[0]                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[1]                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|response_type_reg[1]                                        ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[1]                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|E_src2[21]                                                                                                                                                                                                    ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[26]                                                                                                                     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |wrapper|top_level_fsm:fsm|motor_control:motor1|motor_pos_clk[5]                                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|address_reg[5]                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|control_reg[2]                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|data_reg[1]                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[1]                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[12]                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|d_writedata[24]                                                                                                                                                                                               ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[12]                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |wrapper|top_level_fsm:fsm|servo_pos_lid[2]                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |wrapper|top_level_fsm:fsm|servo_pos_lid[3]                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|external_read_transfer                                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|address_for_transfer[2]                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|device_for_transfer[0]                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37]                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33]                                    ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[14]                                    ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[19]                                    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|readdata[5]                                                                                                                                                             ;
; 6:1                ; 26 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|readdata[12]                                                                                                                                                                                                  ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|readdata[0]                                                                                                                                                                                                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|W_alu_result[30]                                                                                                                                                                                              ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[2]                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[23]                                                                                       ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|F_pc[18]                                                                                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[7]                                                                                                                      ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[6]                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_bank[0]                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|d_byteenable[2]                                                                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[1]                                                                                        ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[5]                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_count[0]                                                                                                                                                                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_addr[9]                                                                                                                                                                                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[17]                                                                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[12]                                                                                       ;
; 18:1               ; 6 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[34]                                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[0]                                                      ;
; 34:1               ; 3 bits    ; 66 LEs        ; 3 LEs                ; 63 LEs                 ; Yes        ; |wrapper|top_level_fsm:fsm|arg1_clk[6]                                                                                                                                                                                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_addr[4]                                                                                                                                                                                                 ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_addr[6]                                                                                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                       ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[13]                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 3 LEs                ; 18 LEs                 ; Yes        ; |wrapper|top_level_fsm:fsm|arg2_clk[7]                                                                                                                                                                                                                      ;
; 12:1               ; 41 bits   ; 328 LEs       ; 0 LEs                ; 328 LEs                ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|active_data[12]                                                                                                                                                                                           ;
; 78:1               ; 11 bits   ; 572 LEs       ; 33 LEs               ; 539 LEs                ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[23]                                            ;
; 73:1               ; 4 bits    ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[25]                                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |wrapper|top_level_fsm:fsm|motor_control:motor1|motor_pos_clk[1]                                                                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[18]                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_data[10]                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|F_pc[17]                                                                                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |wrapper|AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|comb                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|E_logic_result[27]                                                                                                                                                                                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|W_wr_data[13]                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |wrapper|AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|sram_0_avalon_sram_slave_arb_share_counter_next_value[2]                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |wrapper|AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter_next_value[2]                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[1]                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[2]                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |wrapper|AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave|updated_one_count               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |wrapper|AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave|updated_one_count ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |wrapper|AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|updated_one_count                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |wrapper|AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|updated_one_count                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[0]                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |wrapper|AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|D_dst_regnum[2]                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |wrapper|AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|Selector3                                                                                                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|buffer_data_in[15]                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|buffer_data_in[0]                                                                                                                                                 ;
; 32:1               ; 3 bits    ; 63 LEs        ; 6 LEs                ; 57 LEs                 ; No         ; |wrapper|top_level_fsm:fsm|Selector31                                                                                                                                                                                                                       ;
; 21:1               ; 16 bits   ; 224 LEs       ; 144 LEs              ; 80 LEs                 ; No         ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[21]                                                                                                                                             ;
; 21:1               ; 10 bits   ; 140 LEs       ; 100 LEs              ; 40 LEs                 ; No         ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[12]                                                                                                                                             ;
; 21:1               ; 6 bits    ; 84 LEs        ; 60 LEs               ; 24 LEs                 ; No         ; |wrapper|AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[5]                                                                                                                                              ;
; 11:1               ; 3 bits    ; 21 LEs        ; 6 LEs                ; 15 LEs                 ; No         ; |wrapper|top_level_fsm:fsm|Selector3                                                                                                                                                                                                                        ;
; 11:1               ; 3 bits    ; 21 LEs        ; 6 LEs                ; 15 LEs                 ; No         ; |wrapper|top_level_fsm:fsm|Selector20                                                                                                                                                                                                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; No         ; |wrapper|top_level_fsm:fsm|Selector4                                                                                                                                                                                                                        ;
; 13:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; No         ; |wrapper|top_level_fsm:fsm|Selector12                                                                                                                                                                                                                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |wrapper|AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector34                                                                                                                                                                                                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |wrapper|AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector28                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0 ;
+-------------------+-------+------------------------+----------------------------------+
; Assignment        ; Value ; From                   ; To                               ;
+-------------------+-------+------------------------+----------------------------------+
; PRESERVE_REGISTER ; ON    ; -                      ; master_address                   ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_nativeaddress             ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[7]              ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[6]              ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[5]              ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[4]              ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[3]              ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[2]              ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[1]              ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[0]              ;
; CUT               ; ON    ; *                      ; slave_readdata[7]                ;
; CUT               ; ON    ; *                      ; slave_readdata[6]                ;
; CUT               ; ON    ; *                      ; slave_readdata[5]                ;
; CUT               ; ON    ; *                      ; slave_readdata[4]                ;
; CUT               ; ON    ; *                      ; slave_readdata[3]                ;
; CUT               ; ON    ; *                      ; slave_readdata[2]                ;
; CUT               ; ON    ; *                      ; slave_readdata[1]                ;
; CUT               ; ON    ; *                      ; slave_readdata[0]                ;
; CUT               ; ON    ; *                      ; slave_readdata[7]~reg0           ;
; CUT               ; ON    ; *                      ; slave_readdata[6]~reg0           ;
; CUT               ; ON    ; *                      ; slave_readdata[5]~reg0           ;
; CUT               ; ON    ; *                      ; slave_readdata[4]~reg0           ;
; CUT               ; ON    ; *                      ; slave_readdata[3]~reg0           ;
; CUT               ; ON    ; *                      ; slave_readdata[2]~reg0           ;
; CUT               ; ON    ; *                      ; slave_readdata[1]~reg0           ;
; CUT               ; ON    ; *                      ; slave_readdata[0]~reg0           ;
; CUT               ; ON    ; slave_writedata_d1[7]  ; *                                ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[7]            ;
; CUT               ; ON    ; slave_writedata_d1[6]  ; *                                ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[6]            ;
; CUT               ; ON    ; slave_writedata_d1[5]  ; *                                ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[5]            ;
; CUT               ; ON    ; slave_writedata_d1[4]  ; *                                ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[4]            ;
; CUT               ; ON    ; slave_writedata_d1[3]  ; *                                ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[3]            ;
; CUT               ; ON    ; slave_writedata_d1[2]  ; *                                ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[2]            ;
; CUT               ; ON    ; slave_writedata_d1[1]  ; *                                ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[1]            ;
; CUT               ; ON    ; slave_writedata_d1[0]  ; *                                ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[0]            ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[7]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[6]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[5]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[4]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[3]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[2]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[1]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[0]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_nativeaddress~reg0        ;
; CUT               ; ON    ; slave_address_d1       ; *                                ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_address_d1                 ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_address~reg0              ;
; CUT               ; ON    ; slave_nativeaddress_d1 ; *                                ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_nativeaddress_d1           ;
+-------------------+-------+------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------+
; Assignment                  ; Value                                                                ; From ; To                            ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                       ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                       ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                        ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                        ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                        ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                        ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------+
; Assignment                  ; Value                                                                ; From ; To                             ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                        ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                        ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                         ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                         ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                         ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                         ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------+
; Assignment                  ; Value                                                                ; From ; To                             ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                        ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                        ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                         ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                         ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                         ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                         ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------+
; Assignment                  ; Value                                                                ; From ; To                             ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                        ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                        ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                         ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                         ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                         ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                         ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From       ; To                                                                                            ;
+-------------------+-------+------------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -          ; data_out                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -          ; data_out~reg0                                                                                 ;
; CUT               ; ON    ; data_in_d1 ; *                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -          ; data_in_d1                                                                                    ;
+-------------------+-------+------------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug ;
+---------------------------+-----------+------+--------------------------------------------------------------------------------------------------+
; Assignment                ; Value     ; From ; To                                                                                               ;
+---------------------------+-----------+------+--------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101      ; -    ; monitor_error                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101      ; -    ; monitor_go                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101      ; -    ; monitor_ready                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; resetlatch                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; resetrequest                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101      ; -    ; monitor_go~reg0                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; probepresent                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; resetrequest~reg0                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jtag_break                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; resetlatch~reg0                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101      ; -    ; monitor_ready~reg0                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101      ; -    ; monitor_error~reg0                                                                               ;
+---------------------------+-----------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem ;
+---------------------------+----------------+------+---------------------------------------------------------------------------------------+
; Assignment                ; Value          ; From ; To                                                                                    ;
+---------------------------+----------------+------+---------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[31]                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[30]                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[29]                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[28]                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[27]                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[26]                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[25]                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[24]                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[23]                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[22]                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[21]                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[20]                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[19]                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[18]                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[17]                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[16]                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[15]                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[14]                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[13]                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[12]                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[11]                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[10]                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[9]                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[8]                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[7]                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[6]                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[5]                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[4]                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[3]                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[2]                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[1]                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[0]                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonWr                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonRd                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonRd1                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonAReg[10]                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonAReg[9]                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonAReg[8]                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonAReg[7]                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonAReg[6]                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonAReg[5]                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonAReg[4]                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonAReg[3]                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonAReg[2]                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[31]~reg0                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[30]~reg0                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[29]~reg0                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[28]~reg0                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[27]~reg0                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[26]~reg0                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[25]~reg0                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[24]~reg0                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[23]~reg0                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[22]~reg0                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[21]~reg0                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[20]~reg0                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[19]~reg0                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[18]~reg0                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[17]~reg0                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[16]~reg0                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[15]~reg0                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[14]~reg0                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[13]~reg0                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[12]~reg0                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[11]~reg0                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[10]~reg0                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[9]~reg0                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[8]~reg0                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[7]~reg0                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[6]~reg0                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[5]~reg0                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[4]~reg0                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[3]~reg0                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[2]~reg0                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[1]~reg0                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; MonDReg[0]~reg0                                                                       ;
+---------------------------+----------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break ;
+---------------------------+-----------+------+--------------------------------------------------------------------------------------------------+
; Assignment                ; Value     ; From ; To                                                                                               ;
+---------------------------+-----------+------+--------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[31]                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[30]                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[29]                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[28]                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[27]                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[26]                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[25]                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[24]                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[23]                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[22]                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[21]                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[20]                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[19]                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[18]                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[17]                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[16]                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[15]                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[14]                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[13]                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[12]                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[11]                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[10]                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[9]                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[8]                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[7]                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[6]                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[5]                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[4]                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[3]                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[2]                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[1]                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[0]                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; trigbrktype                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl0[7]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl0[6]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl0[5]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl0[4]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl0[3]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl0[2]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl0[1]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl0[0]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl1[7]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl1[6]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl1[5]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl1[4]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl1[3]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl1[2]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl1[1]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl1[0]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl2[7]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl2[6]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl2[5]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl2[4]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl2[3]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl2[2]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl2[1]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl2[0]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl3[7]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl3[6]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl3[5]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl3[4]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl3[3]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl3[2]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl3[1]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; xbrk_ctrl3[0]                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; trigbrktype~reg0                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[31]~reg0                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[30]~reg0                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[29]~reg0                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[28]~reg0                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[27]~reg0                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[26]~reg0                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[25]~reg0                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[24]~reg0                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[23]~reg0                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[22]~reg0                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[21]~reg0                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[20]~reg0                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[19]~reg0                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[18]~reg0                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[17]~reg0                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[16]~reg0                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[15]~reg0                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[14]~reg0                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[13]~reg0                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[12]~reg0                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[11]~reg0                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[10]~reg0                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[9]~reg0                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[8]~reg0                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[7]~reg0                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[6]~reg0                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[5]~reg0                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[4]~reg0                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[3]~reg0                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[2]~reg0                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[1]~reg0                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; break_readreg[0]~reg0                                                                            ;
+---------------------------+-----------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                     ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[29]                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[28]                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[27]                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[26]                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[25]                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[24]                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[23]                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[22]                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[21]                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[20]                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[19]                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[18]                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[17]                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[16]                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[15]                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[14]                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[13]                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[12]                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[11]                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[10]                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[9]                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[8]                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[7]                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[6]                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[5]                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[4]                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[3]                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[2]                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[1]                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[0]                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_count[3]                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_count[2]                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_count[1]                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_count[0]                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[35]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[34]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[33]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[32]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[31]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[30]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[29]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[28]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[27]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[26]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[25]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[24]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[23]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[22]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[21]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[20]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[19]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[18]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[17]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[16]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[15]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[14]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[13]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[12]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[11]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[10]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[9]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[8]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[7]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[6]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[5]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[4]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[3]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[2]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[1]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[0]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[35]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[34]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[33]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[32]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[31]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[30]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[29]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[28]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[27]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[26]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[25]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[24]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[23]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[22]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[21]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[20]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[19]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[18]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[17]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[16]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[15]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[14]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[13]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[12]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[11]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[10]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[9]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[8]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[7]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[6]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[5]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[4]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[3]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[2]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[1]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; itm[0]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[29]~reg0                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[28]~reg0                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[27]~reg0                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[26]~reg0                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[25]~reg0                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[24]~reg0                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[23]~reg0                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[22]~reg0                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[21]~reg0                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[20]~reg0                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[19]~reg0                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[18]~reg0                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[17]~reg0                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[16]~reg0                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[15]~reg0                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[14]~reg0                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[13]~reg0                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[12]~reg0                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[11]~reg0                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[10]~reg0                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[9]~reg0                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[8]~reg0                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[7]~reg0                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[6]~reg0                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[5]~reg0                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[4]~reg0                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[3]~reg0                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[2]~reg0                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[1]~reg0                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_buffer[0]~reg0                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_count[3]~reg0                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_count[2]~reg0                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_count[1]~reg0                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dct_count[0]~reg0                                                                                      ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                     ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[35]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[34]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[33]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[32]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[31]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[30]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[29]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[28]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[27]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[26]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[25]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[24]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[23]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[22]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[21]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[20]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[19]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[18]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[17]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[16]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[15]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[14]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[13]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[12]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[11]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[10]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[9]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[8]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[7]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[6]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[5]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[4]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[3]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[2]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[1]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[0]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[35]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[34]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[33]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[32]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[31]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[30]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[29]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[28]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[27]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[26]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[25]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[24]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[23]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[22]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[21]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[20]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[19]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[18]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[17]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[16]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[15]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[14]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[13]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[12]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[11]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[10]                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[9]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[8]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[7]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[6]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[5]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[4]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[3]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[2]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[1]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[0]                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[0]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[35]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[34]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[33]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[32]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[31]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[30]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[29]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[28]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[27]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[26]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[25]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[24]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[23]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[22]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[21]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[20]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[19]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[18]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[17]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[16]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[15]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[14]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[13]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[12]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[11]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[10]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[9]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[8]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[7]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[6]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[5]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[4]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[3]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[2]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[1]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; atm[0]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[35]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[34]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[33]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[32]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[31]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[30]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[29]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[28]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[27]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[26]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[25]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[24]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[23]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[22]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[21]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[20]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[19]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[18]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[17]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[16]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[15]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[14]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[13]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[12]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[11]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[10]~reg0                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[9]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[8]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[7]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[6]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[5]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[4]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[3]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[2]~reg0                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; dtm[1]~reg0                                                                                            ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                 ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; fifocount[4]                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; fifocount[3]                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; fifocount[2]                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; fifocount[1]                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; fifocount[0]                                                                                       ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im ;
+---------------------------+----------------+------+---------------------------------------------------------------------------------------+
; Assignment                ; Value          ; From ; To                                                                                    ;
+---------------------------+----------------+------+---------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; trc_im_addr[6]                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; trc_im_addr[5]                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; trc_im_addr[4]                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; trc_im_addr[3]                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; trc_im_addr[2]                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; trc_im_addr[1]                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; trc_im_addr[0]                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; trc_wrap                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; trc_im_addr[6]~reg0                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; trc_im_addr[5]~reg0                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; trc_im_addr[4]~reg0                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; trc_im_addr[3]~reg0                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; trc_im_addr[2]~reg0                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; trc_im_addr[1]~reg0                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; trc_im_addr[0]~reg0                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101           ; -    ; trc_jtag_addr[0]                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; trc_wrap~reg0                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101           ; -    ; trc_jtag_addr[16]                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101           ; -    ; trc_jtag_addr[15]                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101           ; -    ; trc_jtag_addr[14]                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101           ; -    ; trc_jtag_addr[13]                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101           ; -    ; trc_jtag_addr[12]                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101           ; -    ; trc_jtag_addr[11]                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101           ; -    ; trc_jtag_addr[10]                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101           ; -    ; trc_jtag_addr[9]                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101           ; -    ; trc_jtag_addr[8]                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101           ; -    ; trc_jtag_addr[7]                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101           ; -    ; trc_jtag_addr[6]                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101           ; -    ; trc_jtag_addr[5]                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101           ; -    ; trc_jtag_addr[4]                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101           ; -    ; trc_jtag_addr[3]                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101           ; -    ; trc_jtag_addr[2]                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101           ; -    ; trc_jtag_addr[1]                                                                      ;
+---------------------------+----------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck ;
+---------------------------+----------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value          ; From ; To                                                                                                                                                                          ;
+---------------------------+----------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[37]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[36]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[35]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[34]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[33]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[32]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[31]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[30]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[29]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[28]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[27]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[26]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[25]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[24]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[23]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[22]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[21]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[20]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[19]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[18]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[17]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[16]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[15]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[14]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[13]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[12]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[11]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[10]                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[9]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[8]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[7]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[6]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[5]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[4]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[3]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[2]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[1]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[0]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.011                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.100                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.101                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.010                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.001                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.000                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[0]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[1]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[2]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[3]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[4]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[5]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[6]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[7]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[8]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[9]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[10]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[11]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[12]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[13]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[14]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[15]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[16]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[17]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[18]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[19]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[20]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[21]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[22]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[23]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[24]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[25]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[26]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[27]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[28]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[29]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[30]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[31]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[32]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[33]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[34]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[35]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[36]~reg0                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[37]~reg0                                                                                                                                                                 ;
+---------------------------+----------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                                      ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                                                  ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                                       ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                                                   ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                                                   ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk ;
+---------------------------+-----------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value     ; From ; To                                                                                                                                                                                     ;
+---------------------------+-----------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[37]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[36]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[35]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[34]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[33]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[32]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[31]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[30]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[29]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[28]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[27]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[26]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[25]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[24]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[23]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[22]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[21]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[20]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[19]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[18]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[17]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[16]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[15]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[14]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[13]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[12]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[11]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[10]                                                                                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[9]                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[8]                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[7]                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[6]                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[5]                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[4]                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[3]                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[2]                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[1]                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[0]                                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[2]~reg0                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[1]~reg0                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[0]~reg0                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; jxuir                                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[3]~reg0                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[4]~reg0                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[5]~reg0                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[6]~reg0                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[7]~reg0                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[8]~reg0                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[9]~reg0                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[10]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[11]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[12]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[13]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[14]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[15]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[16]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[17]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[18]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[19]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[20]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[21]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[22]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[23]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[24]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[25]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[26]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[27]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[28]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[29]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[30]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[31]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[32]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[33]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[34]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[35]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[36]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[37]~reg0                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; ir[0]                                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; ir[1]                                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; sync2_uir                                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; enable_action_strobe                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; update_jdo_strobe                                                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; sync2_udr                                                                                                                                                                              ;
+---------------------------+-----------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                                             ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                                                         ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                                                         ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                                             ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                                                         ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                                                         ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0 ;
+---------------------------+---------------------+------+----------------+
; Assignment                ; Value               ; From ; To             ;
+---------------------------+---------------------+------+----------------+
; SUPPRESS_DA_RULE_INTERNAL ; R101,C106,D101,D103 ; -    ; -              ;
+---------------------------+---------------------+------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[10]                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[9]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[8]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[7]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[6]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[5]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[4]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[3]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[2]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[1]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[0]                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; user_saw_rvalid                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; write_valid                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; read_req                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; read_write                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[7]                                                                             ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[7]                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[6]                                                                             ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[6]                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[5]                                                                             ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[5]                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[4]                                                                             ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[4]                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[3]                                                                             ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[3]                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[2]                                                                             ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[2]                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[1]                                                                             ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[1]                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[0]                                                                             ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[0]                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; write_stalled                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; jupdate                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; rvalid                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[7]                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[6]                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[5]                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[4]                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[3]                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[2]                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[1]                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[0]                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0 ;
+-----------------------------+-------+------+--------------------+
; Assignment                  ; Value ; From ; To                 ;
+-----------------------------+-------+------+--------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0    ;
+-----------------------------+-------+------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch_module:AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                            ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                                                                      ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                                                                 ;
; CUT                       ; ON    ; *    ; data_in_d1                                                                                                    ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                                                                    ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SOPC:sopc_inst|AUDIO_SOPC_reset_clk_50_domain_synch_module:AUDIO_SOPC_reset_clk_50_domain_synch ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                                          ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                                     ;
; CUT                       ; ON    ; *    ; data_in_d1                                                                        ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                                        ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for top_level_fsm:fsm|disp_x_token:red_tokens ;
+------------------------------+-------+------+--------------------+
; Assignment                   ; Value ; From ; To                 ;
+------------------------------+-------+------+--------------------+
; PRESERVE_REGISTER            ; on    ; -    ; state.s_reset      ;
; PRESERVE_REGISTER            ; on    ; -    ; state.s_init       ;
; PRESERVE_REGISTER            ; on    ; -    ; state.s_pause      ;
; PRESERVE_REGISTER            ; on    ; -    ; state.s_s_out      ;
; PRESERVE_REGISTER            ; on    ; -    ; state.s_comp       ;
; PRESERVE_REGISTER            ; on    ; -    ; state.s_s_in       ;
; PRESERVE_REGISTER            ; on    ; -    ; state.s_pause2     ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[11]     ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[10]     ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[9]      ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[8]      ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[7]      ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[6]      ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[5]      ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[4]      ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[3]      ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[2]      ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[1]      ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[0]      ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[7] ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[6] ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[5] ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[4] ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[3] ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[2] ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[1] ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[0]  ;
+------------------------------+-------+------+--------------------+


+--------------------------------------------------------------------+
; Source assignments for top_level_fsm:fsm|disp_x_token:green_tokens ;
+------------------------------+-------+------+----------------------+
; Assignment                   ; Value ; From ; To                   ;
+------------------------------+-------+------+----------------------+
; PRESERVE_REGISTER            ; on    ; -    ; state.s_reset        ;
; PRESERVE_REGISTER            ; on    ; -    ; state.s_init         ;
; PRESERVE_REGISTER            ; on    ; -    ; state.s_pause        ;
; PRESERVE_REGISTER            ; on    ; -    ; state.s_s_out        ;
; PRESERVE_REGISTER            ; on    ; -    ; state.s_comp         ;
; PRESERVE_REGISTER            ; on    ; -    ; state.s_s_in         ;
; PRESERVE_REGISTER            ; on    ; -    ; state.s_pause2       ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[11]       ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[10]       ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[9]        ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[8]        ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[7]        ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[6]        ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[5]        ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[4]        ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[3]        ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[2]        ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[1]        ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[0]        ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[7]   ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[6]   ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[5]   ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[4]   ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[3]   ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[2]   ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[1]   ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[0]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[7]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[7]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[6]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[6]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[5]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[5]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[4]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[4]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[3]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[3]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[2]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[2]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[1]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[1]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[0]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[0]    ;
+------------------------------+-------+------+----------------------+


+-------------------------------------------------------------------+
; Source assignments for top_level_fsm:fsm|disp_x_token:blue_tokens ;
+------------------------------+-------+------+---------------------+
; Assignment                   ; Value ; From ; To                  ;
+------------------------------+-------+------+---------------------+
; PRESERVE_REGISTER            ; on    ; -    ; state.s_reset       ;
; PRESERVE_REGISTER            ; on    ; -    ; state.s_init        ;
; PRESERVE_REGISTER            ; on    ; -    ; state.s_pause       ;
; PRESERVE_REGISTER            ; on    ; -    ; state.s_s_out       ;
; PRESERVE_REGISTER            ; on    ; -    ; state.s_comp        ;
; PRESERVE_REGISTER            ; on    ; -    ; state.s_s_in        ;
; PRESERVE_REGISTER            ; on    ; -    ; state.s_pause2      ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[11]      ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[10]      ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[9]       ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[8]       ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[7]       ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[6]       ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[5]       ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[4]       ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[3]       ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[2]       ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[1]       ;
; PRESERVE_REGISTER            ; on    ; -    ; pulsecount[0]       ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; servo_pos_clked[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; servo_pos_pass[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; servo_pos_pass[0]   ;
+------------------------------+-------+------+---------------------+


+---------------------------------------------------------------+
; Source assignments for top_level_fsm:fsm|motor_control:motor1 ;
+-------------------+-------+------+----------------------------+
; Assignment        ; Value ; From ; To                         ;
+-------------------+-------+------+----------------------------+
; PRESERVE_REGISTER ; on    ; -    ; state[2]                   ;
; PRESERVE_REGISTER ; on    ; -    ; state[1]                   ;
; PRESERVE_REGISTER ; on    ; -    ; state[0]                   ;
; PRESERVE_REGISTER ; on    ; -    ; last_direct_clk            ;
; PRESERVE_REGISTER ; on    ; -    ; motor_pos_clk[7]           ;
; PRESERVE_REGISTER ; on    ; -    ; motor_pos_clk[6]           ;
; PRESERVE_REGISTER ; on    ; -    ; motor_pos_clk[5]           ;
; PRESERVE_REGISTER ; on    ; -    ; motor_pos_clk[4]           ;
; PRESERVE_REGISTER ; on    ; -    ; motor_pos_clk[3]           ;
; PRESERVE_REGISTER ; on    ; -    ; motor_pos_clk[2]           ;
; PRESERVE_REGISTER ; on    ; -    ; motor_pos_clk[1]           ;
; PRESERVE_REGISTER ; on    ; -    ; motor_pos_clk[0]           ;
; PRESERVE_REGISTER ; on    ; -    ; counter_en_clk             ;
+-------------------+-------+------+----------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:auto_hub               ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+-----------------------------------------------------------------+
; Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+---------------------------+
; Assignment           ; Value ; From ; To                        ;
+----------------------+-------+------+---------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                         ;
+----------------------+-------+------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard ;
+------------------+----------+-------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                                                            ;
+------------------+----------+-------------------------------------------------------------------------------------------------+
; ADDRESS_BUFFER   ; 00000000 ; Unsigned Binary                                                                                 ;
; ADDRESS_CID      ; 10000000 ; Unsigned Binary                                                                                 ;
; ADDRESS_CSD      ; 10000100 ; Unsigned Binary                                                                                 ;
; ADDRESS_OCR      ; 10001000 ; Unsigned Binary                                                                                 ;
; ADDRESS_SR       ; 10001001 ; Unsigned Binary                                                                                 ;
; ADDRESS_RCA      ; 10001010 ; Unsigned Binary                                                                                 ;
; ADDRESS_ARGUMENT ; 10001011 ; Unsigned Binary                                                                                 ;
; ADDRESS_COMMAND  ; 10001100 ; Unsigned Binary                                                                                 ;
; ADDRESS_ASR      ; 10001101 ; Unsigned Binary                                                                                 ;
; ADDRESS_R1       ; 10001110 ; Unsigned Binary                                                                                 ;
+------------------+----------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator ;
+----------------------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value  ; Type                                                                                                                                                                                    ;
+----------------------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; command_0_go_idle                ; 000000 ; Unsigned Binary                                                                                                                                                                         ;
; command_2_all_send_cid           ; 000010 ; Unsigned Binary                                                                                                                                                                         ;
; command_3_send_rca               ; 000011 ; Unsigned Binary                                                                                                                                                                         ;
; command_4_set_dsr                ; 000100 ; Unsigned Binary                                                                                                                                                                         ;
; command_6_switch_function        ; 000110 ; Unsigned Binary                                                                                                                                                                         ;
; command_7_select_card            ; 000111 ; Unsigned Binary                                                                                                                                                                         ;
; command_9_send_csd               ; 001001 ; Unsigned Binary                                                                                                                                                                         ;
; command_10_send_cid              ; 001010 ; Unsigned Binary                                                                                                                                                                         ;
; command_12_stop_transmission     ; 001100 ; Unsigned Binary                                                                                                                                                                         ;
; command_13_send_status           ; 001101 ; Unsigned Binary                                                                                                                                                                         ;
; command_15_go_inactive           ; 001111 ; Unsigned Binary                                                                                                                                                                         ;
; command_16_set_block_length      ; 010000 ; Unsigned Binary                                                                                                                                                                         ;
; command_17_read_block            ; 010001 ; Unsigned Binary                                                                                                                                                                         ;
; command_18_read_multiple_blocks  ; 010010 ; Unsigned Binary                                                                                                                                                                         ;
; command_24_write_block           ; 011000 ; Unsigned Binary                                                                                                                                                                         ;
; command_25_write_multiple_blocks ; 011001 ; Unsigned Binary                                                                                                                                                                         ;
; command_27_program_csd           ; 011011 ; Unsigned Binary                                                                                                                                                                         ;
; command_28_set_write_protect     ; 011100 ; Unsigned Binary                                                                                                                                                                         ;
; command_29_clear_write_protect   ; 011101 ; Unsigned Binary                                                                                                                                                                         ;
; command_30_send_protected_groups ; 011110 ; Unsigned Binary                                                                                                                                                                         ;
; command_32_erase_block_start     ; 100000 ; Unsigned Binary                                                                                                                                                                         ;
; command_33_erase_block_end       ; 100001 ; Unsigned Binary                                                                                                                                                                         ;
; command_38_erase_selected_groups ; 100110 ; Unsigned Binary                                                                                                                                                                         ;
; command_42_lock_unlock           ; 101010 ; Unsigned Binary                                                                                                                                                                         ;
; command_55_app_cmd               ; 110111 ; Unsigned Binary                                                                                                                                                                         ;
; command_56_gen_cmd               ; 111000 ; Unsigned Binary                                                                                                                                                                         ;
; acommand_6_set_bus_width         ; 000110 ; Unsigned Binary                                                                                                                                                                         ;
; acommand_13_sd_status            ; 001101 ; Unsigned Binary                                                                                                                                                                         ;
; acommand_22_send_num_wr_blocks   ; 010100 ; Unsigned Binary                                                                                                                                                                         ;
; acommand_23_set_blk_erase_count  ; 010101 ; Unsigned Binary                                                                                                                                                                         ;
; acommand_41_send_op_condition    ; 101001 ; Unsigned Binary                                                                                                                                                                         ;
; acommand_42_set_clr_card_detect  ; 101010 ; Unsigned Binary                                                                                                                                                                         ;
; acommand_51_send_scr             ; 110011 ; Unsigned Binary                                                                                                                                                                         ;
; first_non_predefined_command     ; 1010   ; Unsigned Binary                                                                                                                                                                         ;
+----------------------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver ;
+------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                                                                                                                                                           ;
+------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; timeout          ; 00111000 ; Unsigned Binary                                                                                                                                                                                ;
; busy_wait        ; 00110000 ; Unsigned Binary                                                                                                                                                                                ;
; processing_delay ; 00001000 ; Unsigned Binary                                                                                                                                                                                ;
+------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                     ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; predefined_command_get_status ; 1001  ; Unsigned Binary                                                                                                                                                          ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line ;
+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                                                                  ;
+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; timeout        ; 1111111111111111 ; Unsigned Binary                                                                                                                                                       ;
; busy_wait      ; 0000001111110000 ; Unsigned Binary                                                                                                                                                       ;
+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                    ;
; INIT_FILE                          ; initial_data.mif     ; Untyped                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_7n92      ; Untyped                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio ;
+------------------+-------+--------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                   ;
+------------------+-------+--------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                         ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                        ;
+------------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                         ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                               ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                              ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                           ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                            ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                  ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                  ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                  ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                  ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_5041 ; Untyped                                                                                                                                                         ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                 ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                 ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                             ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                   ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                   ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                   ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                   ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_5041 ; Untyped                                                                                                                                                          ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                       ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                             ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                               ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                               ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                           ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                 ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                 ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                 ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                 ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_5041 ; Untyped                                                                                                                                                        ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                            ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                  ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                  ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                  ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                  ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_5041 ; Untyped                                                                                                                                                         ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0 ;
+-----------------+----------------------------------+--------------------------------------------------------------------+
; Parameter Name  ; Value                            ; Type                                                               ;
+-----------------+----------------------------------+--------------------------------------------------------------------+
; DW              ; 26                               ; Signed Integer                                                     ;
; CFG_TYPE        ; 00000001                         ; Unsigned Binary                                                    ;
; READ_MASK       ; 000000001111111110000000001      ; Unsigned Binary                                                    ;
; WRITE_MASK      ; 000000001000000001000000001      ; Unsigned Binary                                                    ;
; RESTART_COUNTER ; 00000000000000000000000000001001 ; Unsigned Binary                                                    ;
; AIRS            ; 10                               ; Signed Integer                                                     ;
; AIAW            ; 5                                ; Signed Integer                                                     ;
; AUD_LINE_IN_LC  ; 000011010                        ; Unsigned Binary                                                    ;
; AUD_LINE_IN_RC  ; 000011010                        ; Unsigned Binary                                                    ;
; AUD_LINE_OUT_LC ; 001111011                        ; Unsigned Binary                                                    ;
; AUD_LINE_OUT_RC ; 001111011                        ; Unsigned Binary                                                    ;
; AUD_ADC_PATH    ; 010011101                        ; Unsigned Binary                                                    ;
; AUD_DAC_PATH    ; 000000110                        ; Unsigned Binary                                                    ;
; AUD_POWER       ; 000000000                        ; Unsigned Binary                                                    ;
; AUD_DATA_FORMAT ; 001001101                        ; Unsigned Binary                                                    ;
; AUD_SAMPLE_CTRL ; 000011000                        ; Unsigned Binary                                                    ;
; AUD_SET_ACTIVE  ; 000000001                        ; Unsigned Binary                                                    ;
; SBCW            ; 4                                ; Signed Integer                                                     ;
; SCCW            ; 11                               ; Signed Integer                                                     ;
+-----------------+----------------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ROM_SIZE       ; 10    ; Signed Integer                                                                                                                                   ;
; AW             ; 5     ; Signed Integer                                                                                                                                   ;
; DW             ; 26    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_auto_init_ob_audio:Auto_Init_OB_Devices_ROM ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                      ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                           ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                           ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                           ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                           ;
; AUD_ADC_PATH    ; 010011101 ; Unsigned Binary                                                                                                                                           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                           ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                                                                                                                                           ;
; AUD_SAMPLE_CTRL ; 000011000 ; Unsigned Binary                                                                                                                                           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                           ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 26    ; Signed Integer                                                                                                                                                 ;
; CW             ; 4     ; Signed Integer                                                                                                                                                 ;
; SCCW           ; 11    ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 11    ; Signed Integer                                                                                                                                                                                                              ;
; COUNTER_INC    ; 1     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; SYS_CLK_MULT   ; 1     ; Signed Integer                                                 ;
; SYS_CLK_DIV    ; 1     ; Signed Integer                                                 ;
; AUD_CLK_MULT   ; 14    ; Signed Integer                                                 ;
; AUD_CLK_DIV    ; 31    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System ;
+-------------------------------+-------------------+----------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                 ;
+-------------------------------+-------------------+----------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                              ;
; PLL_TYPE                      ; FAST              ; Untyped                                                              ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                              ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                              ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                              ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                              ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                              ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                              ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                              ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                              ;
; LOCK_LOW                      ; 1                 ; Untyped                                                              ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                              ;
; SKIP_VCO                      ; OFF               ; Untyped                                                              ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                              ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                              ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                              ;
; BANDWIDTH                     ; 0                 ; Untyped                                                              ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                              ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                              ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                              ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                              ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                              ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                              ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                              ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                              ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                              ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                              ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                                                       ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                       ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                       ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                              ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                              ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                              ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                              ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                              ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                              ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                              ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                                                       ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                       ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                       ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK2_PHASE_SHIFT              ; 20000             ; Untyped                                                              ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                                                              ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                              ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                              ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                              ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                              ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                              ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                              ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                              ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                              ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                       ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                       ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                              ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                              ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                              ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                              ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                              ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                              ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                              ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                              ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                              ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                              ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                              ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                              ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                              ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                              ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                              ;
; VCO_MIN                       ; 0                 ; Untyped                                                              ;
; VCO_MAX                       ; 0                 ; Untyped                                                              ;
; VCO_CENTER                    ; 0                 ; Untyped                                                              ;
; PFD_MIN                       ; 0                 ; Untyped                                                              ;
; PFD_MAX                       ; 0                 ; Untyped                                                              ;
; M_INITIAL                     ; 0                 ; Untyped                                                              ;
; M                             ; 0                 ; Untyped                                                              ;
; N                             ; 1                 ; Untyped                                                              ;
; M2                            ; 1                 ; Untyped                                                              ;
; N2                            ; 1                 ; Untyped                                                              ;
; SS                            ; 1                 ; Untyped                                                              ;
; C0_HIGH                       ; 0                 ; Untyped                                                              ;
; C1_HIGH                       ; 0                 ; Untyped                                                              ;
; C2_HIGH                       ; 0                 ; Untyped                                                              ;
; C3_HIGH                       ; 0                 ; Untyped                                                              ;
; C4_HIGH                       ; 0                 ; Untyped                                                              ;
; C5_HIGH                       ; 0                 ; Untyped                                                              ;
; C6_HIGH                       ; 0                 ; Untyped                                                              ;
; C7_HIGH                       ; 0                 ; Untyped                                                              ;
; C8_HIGH                       ; 0                 ; Untyped                                                              ;
; C9_HIGH                       ; 0                 ; Untyped                                                              ;
; C0_LOW                        ; 0                 ; Untyped                                                              ;
; C1_LOW                        ; 0                 ; Untyped                                                              ;
; C2_LOW                        ; 0                 ; Untyped                                                              ;
; C3_LOW                        ; 0                 ; Untyped                                                              ;
; C4_LOW                        ; 0                 ; Untyped                                                              ;
; C5_LOW                        ; 0                 ; Untyped                                                              ;
; C6_LOW                        ; 0                 ; Untyped                                                              ;
; C7_LOW                        ; 0                 ; Untyped                                                              ;
; C8_LOW                        ; 0                 ; Untyped                                                              ;
; C9_LOW                        ; 0                 ; Untyped                                                              ;
; C0_INITIAL                    ; 0                 ; Untyped                                                              ;
; C1_INITIAL                    ; 0                 ; Untyped                                                              ;
; C2_INITIAL                    ; 0                 ; Untyped                                                              ;
; C3_INITIAL                    ; 0                 ; Untyped                                                              ;
; C4_INITIAL                    ; 0                 ; Untyped                                                              ;
; C5_INITIAL                    ; 0                 ; Untyped                                                              ;
; C6_INITIAL                    ; 0                 ; Untyped                                                              ;
; C7_INITIAL                    ; 0                 ; Untyped                                                              ;
; C8_INITIAL                    ; 0                 ; Untyped                                                              ;
; C9_INITIAL                    ; 0                 ; Untyped                                                              ;
; C0_MODE                       ; BYPASS            ; Untyped                                                              ;
; C1_MODE                       ; BYPASS            ; Untyped                                                              ;
; C2_MODE                       ; BYPASS            ; Untyped                                                              ;
; C3_MODE                       ; BYPASS            ; Untyped                                                              ;
; C4_MODE                       ; BYPASS            ; Untyped                                                              ;
; C5_MODE                       ; BYPASS            ; Untyped                                                              ;
; C6_MODE                       ; BYPASS            ; Untyped                                                              ;
; C7_MODE                       ; BYPASS            ; Untyped                                                              ;
; C8_MODE                       ; BYPASS            ; Untyped                                                              ;
; C9_MODE                       ; BYPASS            ; Untyped                                                              ;
; C0_PH                         ; 0                 ; Untyped                                                              ;
; C1_PH                         ; 0                 ; Untyped                                                              ;
; C2_PH                         ; 0                 ; Untyped                                                              ;
; C3_PH                         ; 0                 ; Untyped                                                              ;
; C4_PH                         ; 0                 ; Untyped                                                              ;
; C5_PH                         ; 0                 ; Untyped                                                              ;
; C6_PH                         ; 0                 ; Untyped                                                              ;
; C7_PH                         ; 0                 ; Untyped                                                              ;
; C8_PH                         ; 0                 ; Untyped                                                              ;
; C9_PH                         ; 0                 ; Untyped                                                              ;
; L0_HIGH                       ; 1                 ; Untyped                                                              ;
; L1_HIGH                       ; 1                 ; Untyped                                                              ;
; G0_HIGH                       ; 1                 ; Untyped                                                              ;
; G1_HIGH                       ; 1                 ; Untyped                                                              ;
; G2_HIGH                       ; 1                 ; Untyped                                                              ;
; G3_HIGH                       ; 1                 ; Untyped                                                              ;
; E0_HIGH                       ; 1                 ; Untyped                                                              ;
; E1_HIGH                       ; 1                 ; Untyped                                                              ;
; E2_HIGH                       ; 1                 ; Untyped                                                              ;
; E3_HIGH                       ; 1                 ; Untyped                                                              ;
; L0_LOW                        ; 1                 ; Untyped                                                              ;
; L1_LOW                        ; 1                 ; Untyped                                                              ;
; G0_LOW                        ; 1                 ; Untyped                                                              ;
; G1_LOW                        ; 1                 ; Untyped                                                              ;
; G2_LOW                        ; 1                 ; Untyped                                                              ;
; G3_LOW                        ; 1                 ; Untyped                                                              ;
; E0_LOW                        ; 1                 ; Untyped                                                              ;
; E1_LOW                        ; 1                 ; Untyped                                                              ;
; E2_LOW                        ; 1                 ; Untyped                                                              ;
; E3_LOW                        ; 1                 ; Untyped                                                              ;
; L0_INITIAL                    ; 1                 ; Untyped                                                              ;
; L1_INITIAL                    ; 1                 ; Untyped                                                              ;
; G0_INITIAL                    ; 1                 ; Untyped                                                              ;
; G1_INITIAL                    ; 1                 ; Untyped                                                              ;
; G2_INITIAL                    ; 1                 ; Untyped                                                              ;
; G3_INITIAL                    ; 1                 ; Untyped                                                              ;
; E0_INITIAL                    ; 1                 ; Untyped                                                              ;
; E1_INITIAL                    ; 1                 ; Untyped                                                              ;
; E2_INITIAL                    ; 1                 ; Untyped                                                              ;
; E3_INITIAL                    ; 1                 ; Untyped                                                              ;
; L0_MODE                       ; BYPASS            ; Untyped                                                              ;
; L1_MODE                       ; BYPASS            ; Untyped                                                              ;
; G0_MODE                       ; BYPASS            ; Untyped                                                              ;
; G1_MODE                       ; BYPASS            ; Untyped                                                              ;
; G2_MODE                       ; BYPASS            ; Untyped                                                              ;
; G3_MODE                       ; BYPASS            ; Untyped                                                              ;
; E0_MODE                       ; BYPASS            ; Untyped                                                              ;
; E1_MODE                       ; BYPASS            ; Untyped                                                              ;
; E2_MODE                       ; BYPASS            ; Untyped                                                              ;
; E3_MODE                       ; BYPASS            ; Untyped                                                              ;
; L0_PH                         ; 0                 ; Untyped                                                              ;
; L1_PH                         ; 0                 ; Untyped                                                              ;
; G0_PH                         ; 0                 ; Untyped                                                              ;
; G1_PH                         ; 0                 ; Untyped                                                              ;
; G2_PH                         ; 0                 ; Untyped                                                              ;
; G3_PH                         ; 0                 ; Untyped                                                              ;
; E0_PH                         ; 0                 ; Untyped                                                              ;
; E1_PH                         ; 0                 ; Untyped                                                              ;
; E2_PH                         ; 0                 ; Untyped                                                              ;
; E3_PH                         ; 0                 ; Untyped                                                              ;
; M_PH                          ; 0                 ; Untyped                                                              ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                              ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                              ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                              ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                              ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                              ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                              ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                              ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                              ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                              ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                              ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                              ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                              ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                              ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                              ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                              ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                              ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                              ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                              ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                              ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                              ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                              ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                              ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                              ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                              ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                              ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                              ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                              ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                              ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                              ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                              ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                              ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                              ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                              ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                              ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                              ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                              ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                              ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                              ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                       ;
+-------------------------------+-------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_Audio ;
+-------------------------------+-------------------+---------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                ;
+-------------------------------+-------------------+---------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                             ;
; PLL_TYPE                      ; FAST              ; Untyped                                                             ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                             ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                             ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                             ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                             ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                             ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                             ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                             ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                             ;
; LOCK_LOW                      ; 1                 ; Untyped                                                             ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                             ;
; SKIP_VCO                      ; OFF               ; Untyped                                                             ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                             ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                             ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                             ;
; BANDWIDTH                     ; 0                 ; Untyped                                                             ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                             ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                             ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                             ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                             ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                             ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                             ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                             ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                             ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                             ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                             ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                             ;
; CLK1_MULTIPLY_BY              ; 14                ; Signed Integer                                                      ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                      ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                             ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                             ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                             ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                             ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                             ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                             ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                             ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                             ;
; CLK1_DIVIDE_BY                ; 31                ; Signed Integer                                                      ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                      ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                             ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                             ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                             ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                             ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                             ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                             ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                             ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                             ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                             ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                             ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                             ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                             ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                             ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                             ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                             ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                             ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                             ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                             ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                             ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                             ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                             ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                             ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                             ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                             ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                      ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                             ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                             ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                             ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                             ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                             ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                             ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                             ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                             ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                             ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                             ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                             ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                             ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                             ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                             ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                             ;
; VCO_MIN                       ; 0                 ; Untyped                                                             ;
; VCO_MAX                       ; 0                 ; Untyped                                                             ;
; VCO_CENTER                    ; 0                 ; Untyped                                                             ;
; PFD_MIN                       ; 0                 ; Untyped                                                             ;
; PFD_MAX                       ; 0                 ; Untyped                                                             ;
; M_INITIAL                     ; 0                 ; Untyped                                                             ;
; M                             ; 0                 ; Untyped                                                             ;
; N                             ; 1                 ; Untyped                                                             ;
; M2                            ; 1                 ; Untyped                                                             ;
; N2                            ; 1                 ; Untyped                                                             ;
; SS                            ; 1                 ; Untyped                                                             ;
; C0_HIGH                       ; 0                 ; Untyped                                                             ;
; C1_HIGH                       ; 0                 ; Untyped                                                             ;
; C2_HIGH                       ; 0                 ; Untyped                                                             ;
; C3_HIGH                       ; 0                 ; Untyped                                                             ;
; C4_HIGH                       ; 0                 ; Untyped                                                             ;
; C5_HIGH                       ; 0                 ; Untyped                                                             ;
; C6_HIGH                       ; 0                 ; Untyped                                                             ;
; C7_HIGH                       ; 0                 ; Untyped                                                             ;
; C8_HIGH                       ; 0                 ; Untyped                                                             ;
; C9_HIGH                       ; 0                 ; Untyped                                                             ;
; C0_LOW                        ; 0                 ; Untyped                                                             ;
; C1_LOW                        ; 0                 ; Untyped                                                             ;
; C2_LOW                        ; 0                 ; Untyped                                                             ;
; C3_LOW                        ; 0                 ; Untyped                                                             ;
; C4_LOW                        ; 0                 ; Untyped                                                             ;
; C5_LOW                        ; 0                 ; Untyped                                                             ;
; C6_LOW                        ; 0                 ; Untyped                                                             ;
; C7_LOW                        ; 0                 ; Untyped                                                             ;
; C8_LOW                        ; 0                 ; Untyped                                                             ;
; C9_LOW                        ; 0                 ; Untyped                                                             ;
; C0_INITIAL                    ; 0                 ; Untyped                                                             ;
; C1_INITIAL                    ; 0                 ; Untyped                                                             ;
; C2_INITIAL                    ; 0                 ; Untyped                                                             ;
; C3_INITIAL                    ; 0                 ; Untyped                                                             ;
; C4_INITIAL                    ; 0                 ; Untyped                                                             ;
; C5_INITIAL                    ; 0                 ; Untyped                                                             ;
; C6_INITIAL                    ; 0                 ; Untyped                                                             ;
; C7_INITIAL                    ; 0                 ; Untyped                                                             ;
; C8_INITIAL                    ; 0                 ; Untyped                                                             ;
; C9_INITIAL                    ; 0                 ; Untyped                                                             ;
; C0_MODE                       ; BYPASS            ; Untyped                                                             ;
; C1_MODE                       ; BYPASS            ; Untyped                                                             ;
; C2_MODE                       ; BYPASS            ; Untyped                                                             ;
; C3_MODE                       ; BYPASS            ; Untyped                                                             ;
; C4_MODE                       ; BYPASS            ; Untyped                                                             ;
; C5_MODE                       ; BYPASS            ; Untyped                                                             ;
; C6_MODE                       ; BYPASS            ; Untyped                                                             ;
; C7_MODE                       ; BYPASS            ; Untyped                                                             ;
; C8_MODE                       ; BYPASS            ; Untyped                                                             ;
; C9_MODE                       ; BYPASS            ; Untyped                                                             ;
; C0_PH                         ; 0                 ; Untyped                                                             ;
; C1_PH                         ; 0                 ; Untyped                                                             ;
; C2_PH                         ; 0                 ; Untyped                                                             ;
; C3_PH                         ; 0                 ; Untyped                                                             ;
; C4_PH                         ; 0                 ; Untyped                                                             ;
; C5_PH                         ; 0                 ; Untyped                                                             ;
; C6_PH                         ; 0                 ; Untyped                                                             ;
; C7_PH                         ; 0                 ; Untyped                                                             ;
; C8_PH                         ; 0                 ; Untyped                                                             ;
; C9_PH                         ; 0                 ; Untyped                                                             ;
; L0_HIGH                       ; 1                 ; Untyped                                                             ;
; L1_HIGH                       ; 1                 ; Untyped                                                             ;
; G0_HIGH                       ; 1                 ; Untyped                                                             ;
; G1_HIGH                       ; 1                 ; Untyped                                                             ;
; G2_HIGH                       ; 1                 ; Untyped                                                             ;
; G3_HIGH                       ; 1                 ; Untyped                                                             ;
; E0_HIGH                       ; 1                 ; Untyped                                                             ;
; E1_HIGH                       ; 1                 ; Untyped                                                             ;
; E2_HIGH                       ; 1                 ; Untyped                                                             ;
; E3_HIGH                       ; 1                 ; Untyped                                                             ;
; L0_LOW                        ; 1                 ; Untyped                                                             ;
; L1_LOW                        ; 1                 ; Untyped                                                             ;
; G0_LOW                        ; 1                 ; Untyped                                                             ;
; G1_LOW                        ; 1                 ; Untyped                                                             ;
; G2_LOW                        ; 1                 ; Untyped                                                             ;
; G3_LOW                        ; 1                 ; Untyped                                                             ;
; E0_LOW                        ; 1                 ; Untyped                                                             ;
; E1_LOW                        ; 1                 ; Untyped                                                             ;
; E2_LOW                        ; 1                 ; Untyped                                                             ;
; E3_LOW                        ; 1                 ; Untyped                                                             ;
; L0_INITIAL                    ; 1                 ; Untyped                                                             ;
; L1_INITIAL                    ; 1                 ; Untyped                                                             ;
; G0_INITIAL                    ; 1                 ; Untyped                                                             ;
; G1_INITIAL                    ; 1                 ; Untyped                                                             ;
; G2_INITIAL                    ; 1                 ; Untyped                                                             ;
; G3_INITIAL                    ; 1                 ; Untyped                                                             ;
; E0_INITIAL                    ; 1                 ; Untyped                                                             ;
; E1_INITIAL                    ; 1                 ; Untyped                                                             ;
; E2_INITIAL                    ; 1                 ; Untyped                                                             ;
; E3_INITIAL                    ; 1                 ; Untyped                                                             ;
; L0_MODE                       ; BYPASS            ; Untyped                                                             ;
; L1_MODE                       ; BYPASS            ; Untyped                                                             ;
; G0_MODE                       ; BYPASS            ; Untyped                                                             ;
; G1_MODE                       ; BYPASS            ; Untyped                                                             ;
; G2_MODE                       ; BYPASS            ; Untyped                                                             ;
; G3_MODE                       ; BYPASS            ; Untyped                                                             ;
; E0_MODE                       ; BYPASS            ; Untyped                                                             ;
; E1_MODE                       ; BYPASS            ; Untyped                                                             ;
; E2_MODE                       ; BYPASS            ; Untyped                                                             ;
; E3_MODE                       ; BYPASS            ; Untyped                                                             ;
; L0_PH                         ; 0                 ; Untyped                                                             ;
; L1_PH                         ; 0                 ; Untyped                                                             ;
; G0_PH                         ; 0                 ; Untyped                                                             ;
; G1_PH                         ; 0                 ; Untyped                                                             ;
; G2_PH                         ; 0                 ; Untyped                                                             ;
; G3_PH                         ; 0                 ; Untyped                                                             ;
; E0_PH                         ; 0                 ; Untyped                                                             ;
; E1_PH                         ; 0                 ; Untyped                                                             ;
; E2_PH                         ; 0                 ; Untyped                                                             ;
; E3_PH                         ; 0                 ; Untyped                                                             ;
; M_PH                          ; 0                 ; Untyped                                                             ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                             ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                             ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                             ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                             ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                             ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                             ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                             ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                             ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                             ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                             ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                             ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                             ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                             ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                             ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                             ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                             ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                             ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                             ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                             ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                             ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                             ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                             ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                             ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                             ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                             ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                             ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                             ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                             ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                             ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                             ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                             ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                             ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                             ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                             ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                             ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                             ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                             ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                             ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                             ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                             ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                             ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                             ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                             ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                             ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                             ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                             ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                             ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                             ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                             ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                             ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                             ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                             ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                             ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                             ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                             ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                             ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                             ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                             ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                             ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                             ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                             ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                             ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                             ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                             ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                             ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                             ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                             ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                      ;
+-------------------------------+-------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf ;
+----------------+------------------+------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                   ;
+----------------+------------------+------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram.mif ; String                                                                 ;
+----------------+------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                           ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                           ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; cpu_0_rf_ram.mif     ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_1l22      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component ;
+----------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                             ; Type                                                                                                                                                                                      ;
+----------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_ociram_default_contents.mif ; String                                                                                                                                                                                    ;
+----------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                                                                                                                                                            ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                                                                                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                   ; Untyped                                                                                                                                                                                         ;
; WIDTH_A                            ; 32                                ; Signed Integer                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 8                                 ; Signed Integer                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 256                               ; Signed Integer                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; WIDTH_B                            ; 32                                ; Signed Integer                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 8                                 ; Signed Integer                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 256                               ; Signed Integer                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                                 ; Signed Integer                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                          ; Untyped                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                         ;
; INIT_FILE                          ; cpu_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II                        ; Untyped                                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_c572                   ; Untyped                                                                                                                                                                                         ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                          ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_e502      ; Untyped                                                                                                                                                                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                      ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                            ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                            ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                            ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                            ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                    ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                            ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                            ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                    ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                            ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                    ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                    ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                             ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                   ;
; lpm_width               ; 8           ; Signed Integer                                                                                                   ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                   ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                          ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                             ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                   ;
; lpm_width               ; 8           ; Signed Integer                                                                                                   ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                   ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                          ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic ;
+-------------------------+----------------------------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                             ;
+-------------------------+----------------------------------+----------------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                                   ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                                  ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                           ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                   ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                   ;
; RESERVED                ; 0                                ; Signed Integer                                                                   ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                                   ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                                   ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                                   ;
+-------------------------+----------------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_fsm:fsm|async_receiver:rec1 ;
+------------------------+----------+------------------------------------------------+
; Parameter Name         ; Value    ; Type                                           ;
+------------------------+----------+------------------------------------------------+
; ClkFrequency           ; 50000000 ; Signed Integer                                 ;
; Baud                   ; 115200   ; Signed Integer                                 ;
; Baud8                  ; 921600   ; Signed Integer                                 ;
; Baud8GeneratorAccWidth ; 16       ; Signed Integer                                 ;
+------------------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_fsm:fsm|async_transmitter:tran1 ;
+-----------------------+----------+-----------------------------------------------------+
; Parameter Name        ; Value    ; Type                                                ;
+-----------------------+----------+-----------------------------------------------------+
; ClkFrequency          ; 50000000 ; Signed Integer                                      ;
; Baud                  ; 115200   ; Signed Integer                                      ;
; RegisterInputData     ; 1        ; Signed Integer                                      ;
; BaudGeneratorAccWidth ; 16       ; Signed Integer                                      ;
+-----------------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_fsm:fsm|led_control:led|clk_div:c5hz ;
+----------------+----------+-----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                            ;
+----------------+----------+-----------------------------------------------------------------+
; clock_div      ; 10000000 ; Signed Integer                                                  ;
+----------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_fsm:fsm|disp_x_token:red_tokens ;
+----------------+--------------+--------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                   ;
+----------------+--------------+--------------------------------------------------------+
; wait_cyles     ; 000001000000 ; Unsigned Binary                                        ;
; servo_out      ; 01010000     ; Unsigned Binary                                        ;
; servo_in       ; 11111111     ; Unsigned Binary                                        ;
+----------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; ClkDiv         ; 195   ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_fsm:fsm|disp_x_token:green_tokens ;
+----------------+--------------+----------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                     ;
+----------------+--------------+----------------------------------------------------------+
; wait_cyles     ; 000001000000 ; Unsigned Binary                                          ;
; servo_out      ; 01101000     ; Unsigned Binary                                          ;
; servo_in       ; 11111111     ; Unsigned Binary                                          ;
+----------------+--------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; ClkDiv         ; 195   ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_fsm:fsm|disp_x_token:blue_tokens ;
+----------------+--------------+---------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                    ;
+----------------+--------------+---------------------------------------------------------+
; wait_cyles     ; 000001000000 ; Unsigned Binary                                         ;
; servo_out      ; 01010000     ; Unsigned Binary                                         ;
; servo_in       ; 11111001     ; Unsigned Binary                                         ;
+----------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_fsm:fsm|disp_x_token:blue_tokens|RCServo:rc1 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ClkDiv         ; 195   ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_fsm:fsm|RCServo:lid_servo ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; ClkDiv         ; 195   ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_fsm:fsm|motor_control:motor1 ;
+----------------+--------------+-----------------------------------------------------+
; Parameter Name ; Value        ; Type                                                ;
+----------------+--------------+-----------------------------------------------------+
; wait_time      ; 001110000100 ; Unsigned Binary                                     ;
; m_up           ; 11111111     ; Unsigned Binary                                     ;
; m_halt         ; 01010000     ; Unsigned Binary                                     ;
; m_down         ; 00001111     ; Unsigned Binary                                     ;
+----------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_fsm:fsm|motor_control:motor1|clk_div:ms ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; clock_div      ; 50000 ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ClkDiv         ; 195   ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                             ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone II                                                       ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                         ;
; Entity Instance                           ; AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                 ;
; Entity Instance                           ; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                  ;
; Entity Instance                           ; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram               ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                  ;
; Entity Instance                           ; AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram           ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                  ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 6                                                                                                                                                           ;
; Entity Instance            ; AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                ;
;     -- lpm_width           ; 32                                                                                                                                                          ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                                                          ;
; Entity Instance            ; AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                ;
;     -- lpm_width           ; 32                                                                                                                                                          ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                                                          ;
; Entity Instance            ; AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                ;
;     -- lpm_width           ; 32                                                                                                                                                          ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                                                          ;
; Entity Instance            ; AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                ;
;     -- lpm_width           ; 32                                                                                                                                                          ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                                                          ;
; Entity Instance            ; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                 ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                                          ;
; Entity Instance            ; AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                 ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                                          ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                ;
+-------------------------------+-----------------------------------------------------------------------------+
; Name                          ; Value                                                                       ;
+-------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                           ;
; Entity Instance               ; AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System ;
;     -- OPERATION_MODE         ; NORMAL                                                                      ;
;     -- PLL_TYPE               ; FAST                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                           ;
; Entity Instance               ; AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_Audio  ;
;     -- OPERATION_MODE         ; NORMAL                                                                      ;
;     -- PLL_TYPE               ; FAST                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                           ;
+-------------------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_fsm:fsm|hexdisplay:h4"                                                                                                                                                 ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; value ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_fsm:fsm|hexdisplay:h3"                                                                                                                                                 ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; value ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_fsm:fsm|hexdisplay:h2"                                                                                                                                                 ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; value ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_fsm:fsm|hexdisplay:h1"                                                                                                                                                 ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; value ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m"                                                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; RC_cycle_start ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_fsm:fsm|RCServo:lid_servo"                                                                               ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; RC_cycle_start ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_fsm:fsm|disp_x_token:blue_tokens"                                                                                                                                           ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num_token ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; state_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_fsm:fsm|disp_x_token:green_tokens"                                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num_token ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; state_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_fsm:fsm|disp_x_token:red_tokens"                                                                                                                                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num_token ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; state_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_fsm:fsm|async_receiver:rec1"                                                                              ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; RxD_endofpacket ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; RxD_idle        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_fsm:fsm"                                                                                                                                                         ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_out ; Output ; Warning  ; Output or bidir port (5 bits) is smaller than the port expression (8 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; txbusy    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|AUDIO_SOPC_reset_clk_50_domain_synch_module:AUDIO_SOPC_reset_clk_50_domain_synch" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch_module:AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                      ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                      ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                     ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                             ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"                                   ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                            ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                       ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                            ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                       ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_b ; Input  ; Warning  ; Input port expression (17 bits) is wider than the input port (7 bits) it drives.  The 10 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                ;
; clocken0  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                      ;
; clocken1  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                      ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                        ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clocken0 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                    ;
; clocken1 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                           ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf" ;
+----------+-------+----------+-------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                     ;
+----------+-------+----------+-------------------------------------------------------------+
; clocken0 ; Input ; Info     ; Stuck at VCC                                                ;
; clocken1 ; Input ; Info     ; Stuck at VCC                                                ;
+----------+-------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench" ;
+-----------------+-------+----------+-------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                           ;
+-----------------+-------+----------+-------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                      ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                      ;
+-----------------+-------+----------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0"                                                                                                  ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_clk   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                     ;
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"                                                                 ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; transfer_mask[26..19]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[17..10]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[8..1]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[18]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[9]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[0]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter               ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; restart_counter[2..1]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[4]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[3]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter[0]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[24..21]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[18..1]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[26]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[25]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[19]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[18..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[26..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[9..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; data_out[26..19]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; data_out[17..11]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                 ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; clear_error ; Input ; Info     ; Stuck at GND                                                                                                            ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0"                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; irq      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCEN ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_b ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; o_dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; o_crcout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator" ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                                 ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_dsr ; Input ; Info     ; Stuck at GND                                                                                                                                                                            ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0"                                     ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0_in_arbitrator:the_AUDIO_SOPC_clock_0_in"                                         ;
+-------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                      ; Type   ; Severity ; Details                                                                             ;
+-------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; AUDIO_SOPC_clock_0_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SOPC:sopc_inst"                                                                                                                                                                  ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                                           ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_port_to_the_sounds_ids ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "in_port_to_the_sounds_ids[3..3]" will be connected to GND. ;
; clocks_0_sys_clk_out      ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Nov 26 15:50:18 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_fsm -c top_level_fsm
Info: Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v
    Info: Found entity 1: altera_up_audio_bit_counter
Info: Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v
    Info: Found entity 1: altera_up_audio_in_deserializer
Info: Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v
    Info: Found entity 1: altera_up_audio_out_serializer
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(70): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init"
Info: Found 1 design units, including 1 entities, in source file altera_up_av_config_auto_init.v
    Info: Found entity 1: altera_up_av_config_auto_init
Info: Found 1 design units, including 1 entities, in source file altera_up_av_config_auto_init_ob_audio.v
    Info: Found entity 1: altera_up_av_config_auto_init_ob_audio
Info: Found 1 design units, including 1 entities, in source file altera_up_av_config_serial_bus_controller.v
    Info: Found entity 1: altera_up_av_config_serial_bus_controller
Info: Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v
    Info: Found entity 1: altera_up_clock_edge
Info: Found 1 design units, including 1 entities, in source file altera_up_slow_clock_generator.v
    Info: Found entity 1: altera_up_slow_clock_generator
Info: Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v
    Info: Found entity 1: altera_up_sync_fifo
Info: Found 22 design units, including 22 entities, in source file audio_sopc.v
    Info: Found entity 1: AUDIO_SOPC_clock_0_in_arbitrator
    Info: Found entity 2: AUDIO_SOPC_clock_0_out_arbitrator
    Info: Found entity 3: SDCARD_avalon_sdcard_slave_arbitrator
    Info: Found entity 4: audio_avalon_audio_slave_arbitrator
    Info: Found entity 5: audio_and_video_config_0_avalon_av_config_slave_arbitrator
    Info: Found entity 6: clocks_0_avalon_clocks_slave_arbitrator
    Info: Found entity 7: cpu_0_jtag_debug_module_arbitrator
    Info: Found entity 8: cpu_0_data_master_arbitrator
    Info: Found entity 9: cpu_0_instruction_master_arbitrator
    Info: Found entity 10: jtag_uart_0_avalon_jtag_slave_arbitrator
    Info: Found entity 11: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module
    Info: Found entity 12: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module
    Info: Found entity 13: sdram_0_s1_arbitrator
    Info: Found entity 14: sounds_ids_s1_arbitrator
    Info: Found entity 15: rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module
    Info: Found entity 16: rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module
    Info: Found entity 17: sram_0_avalon_sram_slave_arbitrator
    Info: Found entity 18: start_sound_s1_arbitrator
    Info: Found entity 19: sysid_control_slave_arbitrator
    Info: Found entity 20: AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch_module
    Info: Found entity 21: AUDIO_SOPC_reset_clk_50_domain_synch_module
    Info: Found entity 22: AUDIO_SOPC
Info: Found 5 design units, including 5 entities, in source file audio_sopc_clock_0.v
    Info: Found entity 1: AUDIO_SOPC_clock_0_edge_to_pulse
    Info: Found entity 2: AUDIO_SOPC_clock_0_slave_FSM
    Info: Found entity 3: AUDIO_SOPC_clock_0_master_FSM
    Info: Found entity 4: AUDIO_SOPC_clock_0_bit_pipe
    Info: Found entity 5: AUDIO_SOPC_clock_0
Info: Found 0 design units, including 0 entities, in source file audio_sopc_inst.v
Info: Found 21 design units, including 21 entities, in source file cpu_0.v
    Info: Found entity 1: cpu_0_rf_module
    Info: Found entity 2: cpu_0_nios2_oci_debug
    Info: Found entity 3: cpu_0_ociram_lpm_dram_bdp_component_module
    Info: Found entity 4: cpu_0_nios2_ocimem
    Info: Found entity 5: cpu_0_nios2_avalon_reg
    Info: Found entity 6: cpu_0_nios2_oci_break
    Info: Found entity 7: cpu_0_nios2_oci_xbrk
    Info: Found entity 8: cpu_0_nios2_oci_dbrk
    Info: Found entity 9: cpu_0_nios2_oci_itrace
    Info: Found entity 10: cpu_0_nios2_oci_td_mode
    Info: Found entity 11: cpu_0_nios2_oci_dtrace
    Info: Found entity 12: cpu_0_nios2_oci_compute_tm_count
    Info: Found entity 13: cpu_0_nios2_oci_fifowp_inc
    Info: Found entity 14: cpu_0_nios2_oci_fifocount_inc
    Info: Found entity 15: cpu_0_nios2_oci_fifo
    Info: Found entity 16: cpu_0_nios2_oci_pib
    Info: Found entity 17: cpu_0_traceram_lpm_dram_bdp_component_module
    Info: Found entity 18: cpu_0_nios2_oci_im
    Info: Found entity 19: cpu_0_nios2_performance_monitors
    Info: Found entity 20: cpu_0_nios2_oci
    Info: Found entity 21: cpu_0
Info: Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_sysclk.v
    Info: Found entity 1: cpu_0_jtag_debug_module_sysclk
Info: Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_tck.v
    Info: Found entity 1: cpu_0_jtag_debug_module_tck
Info: Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_wrapper.v
    Info: Found entity 1: cpu_0_jtag_debug_module_wrapper
Info: Found 1 design units, including 1 entities, in source file cpu_0_oci_test_bench.v
    Info: Found entity 1: cpu_0_oci_test_bench
Info: Found 1 design units, including 1 entities, in source file cpu_0_test_bench.v
    Info: Found entity 1: cpu_0_test_bench
Info: Found 7 design units, including 7 entities, in source file jtag_uart_0.v
    Info: Found entity 1: jtag_uart_0_log_module
    Info: Found entity 2: jtag_uart_0_sim_scfifo_w
    Info: Found entity 3: jtag_uart_0_scfifo_w
    Info: Found entity 4: jtag_uart_0_drom_module
    Info: Found entity 5: jtag_uart_0_sim_scfifo_r
    Info: Found entity 6: jtag_uart_0_scfifo_r
    Info: Found entity 7: jtag_uart_0
Info: Found 2 design units, including 2 entities, in source file sdram_0.v
    Info: Found entity 1: sdram_0_input_efifo_module
    Info: Found entity 2: sdram_0
Info: Found 2 design units, including 2 entities, in source file sdram_0_test_component.v
    Info: Found entity 1: sdram_0_test_component_ram_module
    Info: Found entity 2: sdram_0_test_component
Info: Found 1 design units, including 1 entities, in source file sounds_ids.v
    Info: Found entity 1: sounds_ids
Info: Found 1 design units, including 1 entities, in source file start_sound.v
    Info: Found entity 1: start_sound
Info: Found 1 design units, including 1 entities, in source file sysid.v
    Info: Found entity 1: sysid
Info: Found 1 design units, including 1 entities, in source file motor_control.v
    Info: Found entity 1: motor_control
Info: Found 1 design units, including 1 entities, in source file async_receiver.v
    Info: Found entity 1: async_receiver
Info: Found 1 design units, including 1 entities, in source file async_transmitter.v
    Info: Found entity 1: async_transmitter
Info: Found 1 design units, including 1 entities, in source file clk_div.v
    Info: Found entity 1: clk_div
Info: Found 1 design units, including 1 entities, in source file disp_x_token.v
    Info: Found entity 1: disp_x_token
Info: Found 1 design units, including 1 entities, in source file led_control.v
    Info: Found entity 1: led_control
Info: Found 1 design units, including 1 entities, in source file rcservo.v
    Info: Found entity 1: RCServo
Info: Found 1 design units, including 1 entities, in source file top_level_fsm.v
    Info: Found entity 1: top_level_fsm
Info: Found 1 design units, including 1 entities, in source file hexdriver.v
    Info: Found entity 1: hexdisplay
Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_response_receiver.vhd
    Info: Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl
    Info: Found entity 1: Altera_UP_SD_Card_Response_Receiver
Info: Found 1 design units, including 1 entities, in source file audio.v
    Info: Found entity 1: audio
Info: Found 1 design units, including 1 entities, in source file audio_and_video_config_0.v
    Info: Found entity 1: audio_and_video_config_0
Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_interface.vhd
    Info: Found design unit 1: Altera_UP_SD_Card_Interface-rtl
    Info: Found entity 1: Altera_UP_SD_Card_Interface
Info: Found 1 design units, including 1 entities, in source file sram_0.v
    Info: Found entity 1: sram_0
Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_clock.vhd
    Info: Found design unit 1: Altera_UP_SD_Card_Clock-rtl
    Info: Found entity 1: Altera_UP_SD_Card_Clock
Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_avalon_interface.vhd
    Info: Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl
    Info: Found entity 1: Altera_UP_SD_Card_Avalon_Interface
Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_crc16_generator.vhd
    Info: Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl
    Info: Found entity 1: Altera_UP_SD_CRC16_Generator
Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_48_bit_command_generator.vhd
    Info: Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl
    Info: Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator
Info: Found 2 design units, including 1 entities, in source file sdcard.vhd
    Info: Found design unit 1: SDCARD-rtl
    Info: Found entity 1: SDCARD
Info: Found 1 design units, including 1 entities, in source file clocks_0.v
    Info: Found entity 1: clocks_0
Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_buffer.vhd
    Info: Found design unit 1: Altera_UP_SD_Card_Buffer-rtl
    Info: Found entity 1: Altera_UP_SD_Card_Buffer
Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_signal_trigger.vhd
    Info: Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl
    Info: Found entity 1: Altera_UP_SD_Signal_Trigger
Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_control_fsm.vhd
    Info: Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl
    Info: Found entity 1: Altera_UP_SD_Card_Control_FSM
Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_memory_block.vhd
    Info: Found design unit 1: altera_up_sd_card_memory_block-SYN
    Info: Found entity 1: Altera_UP_SD_Card_Memory_Block
Info: Found 1 design units, including 1 entities, in source file audio_0.v
    Info: Found entity 1: audio_0
Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_crc7_generator.vhd
    Info: Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl
    Info: Found entity 1: Altera_UP_SD_CRC7_Generator
Info: Found 1 design units, including 1 entities, in source file wrapper.v
    Info: Found entity 1: wrapper
Info: Elaborating entity "wrapper" for the top level hierarchy
Info: Elaborating entity "AUDIO_SOPC" for hierarchy "AUDIO_SOPC:sopc_inst"
Info: Elaborating entity "AUDIO_SOPC_clock_0_in_arbitrator" for hierarchy "AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0_in_arbitrator:the_AUDIO_SOPC_clock_0_in"
Info: Elaborating entity "AUDIO_SOPC_clock_0_out_arbitrator" for hierarchy "AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0_out_arbitrator:the_AUDIO_SOPC_clock_0_out"
Info: Elaborating entity "AUDIO_SOPC_clock_0" for hierarchy "AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Elaborated megafunction instantiation "AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Instantiated megafunction "AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info: Parameter "depth" = "2"
Info: Elaborating entity "AUDIO_SOPC_clock_0_edge_to_pulse" for hierarchy "AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "AUDIO_SOPC_clock_0_slave_FSM" for hierarchy "AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM"
Info: Elaborating entity "AUDIO_SOPC_clock_0_master_FSM" for hierarchy "AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_master_FSM:master_FSM"
Info: Elaborating entity "AUDIO_SOPC_clock_0_bit_pipe" for hierarchy "AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "SDCARD_avalon_sdcard_slave_arbitrator" for hierarchy "AUDIO_SOPC:sopc_inst|SDCARD_avalon_sdcard_slave_arbitrator:the_SDCARD_avalon_sdcard_slave"
Info: Elaborating entity "SDCARD" for hierarchy "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD"
Info: Elaborating entity "Altera_UP_SD_Card_Avalon_Interface" for hierarchy "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard"
Info: Elaborating entity "Altera_UP_SD_Card_Interface" for hierarchy "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port"
Info: Elaborating entity "Altera_UP_SD_Card_48_bit_Command_Generator" for hierarchy "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator"
Info: Elaborating entity "Altera_UP_SD_CRC7_Generator" for hierarchy "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen"
Info: Elaborating entity "Altera_UP_SD_Card_Response_Receiver" for hierarchy "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver"
Info: Elaborating entity "Altera_UP_SD_Card_Control_FSM" for hierarchy "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM"
Info: Elaborating entity "Altera_UP_SD_Card_Clock" for hierarchy "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator"
Info: Elaborating entity "Altera_UP_SD_Signal_Trigger" for hierarchy "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger"
Info: Elaborating entity "Altera_UP_SD_Card_Buffer" for hierarchy "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line"
Info: Elaborating entity "Altera_UP_SD_CRC16_Generator" for hierarchy "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker"
Info: Elaborating entity "Altera_UP_SD_Card_Memory_Block" for hierarchy "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory"
Info: Elaborating entity "altsyncram" for hierarchy "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component"
Info: Instantiated megafunction "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_input_b" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "init_file" = "initial_data.mif"
    Info: Parameter "init_file_layout" = "PORT_A"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "4096"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "12"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "1"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7n92.tdf
    Info: Found entity 1: altsyncram_7n92
Info: Elaborating entity "altsyncram_7n92" for hierarchy "AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated"
Info: Elaborating entity "audio_avalon_audio_slave_arbitrator" for hierarchy "AUDIO_SOPC:sopc_inst|audio_avalon_audio_slave_arbitrator:the_audio_avalon_audio_slave"
Info: Elaborating entity "audio" for hierarchy "AUDIO_SOPC:sopc_inst|audio:the_audio"
Info: Elaborating entity "altera_up_clock_edge" for hierarchy "AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_clock_edge:Bit_Clock_Edges"
Info: Elaborating entity "altera_up_audio_in_deserializer" for hierarchy "AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer"
Info: Elaborating entity "altera_up_audio_bit_counter" for hierarchy "AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter"
Info: Elaborating entity "altera_up_sync_fifo" for hierarchy "AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO"
Info: Elaborating entity "scfifo" for hierarchy "AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info: Elaborated megafunction instantiation "AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info: Instantiated megafunction "AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "128"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthu" = "7"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_5041.tdf
    Info: Found entity 1: scfifo_5041
Info: Elaborating entity "scfifo_5041" for hierarchy "AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_on31.tdf
    Info: Found entity 1: a_dpfifo_on31
Info: Elaborating entity "a_dpfifo_on31" for hierarchy "AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rc81.tdf
    Info: Found entity 1: altsyncram_rc81
Info: Elaborating entity "altsyncram_rc81" for hierarchy "AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf
    Info: Found entity 1: cmpr_2o8
Info: Elaborating entity "cmpr_2o8" for hierarchy "AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:almost_full_comparer"
Info: Elaborating entity "cmpr_2o8" for hierarchy "AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:three_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf
    Info: Found entity 1: cntr_d5b
Info: Elaborating entity "cntr_d5b" for hierarchy "AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf
    Info: Found entity 1: cntr_q57
Info: Elaborating entity "cntr_q57" for hierarchy "AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf
    Info: Found entity 1: cntr_e5b
Info: Elaborating entity "cntr_e5b" for hierarchy "AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr"
Info: Elaborating entity "altera_up_audio_out_serializer" for hierarchy "AUDIO_SOPC:sopc_inst|audio:the_audio|altera_up_audio_out_serializer:Audio_Out_Serializer"
Info: Elaborating entity "audio_and_video_config_0_avalon_av_config_slave_arbitrator" for hierarchy "AUDIO_SOPC:sopc_inst|audio_and_video_config_0_avalon_av_config_slave_arbitrator:the_audio_and_video_config_0_avalon_av_config_slave"
Info: Elaborating entity "audio_and_video_config_0" for hierarchy "AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0"
Info: Elaborating entity "altera_up_av_config_auto_init" for hierarchy "AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"
Info: Elaborating entity "altera_up_av_config_auto_init_ob_audio" for hierarchy "AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_auto_init_ob_audio:Auto_Init_OB_Devices_ROM"
Info: Elaborating entity "altera_up_av_config_serial_bus_controller" for hierarchy "AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"
Info: Elaborating entity "altera_up_slow_clock_generator" for hierarchy "AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"
Info: Elaborating entity "clocks_0_avalon_clocks_slave_arbitrator" for hierarchy "AUDIO_SOPC:sopc_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave"
Info: Elaborating entity "clocks_0" for hierarchy "AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0"
Info: Elaborating entity "altpll" for hierarchy "AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System"
Info: Elaborated megafunction instantiation "AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System"
Info: Instantiated megafunction "AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "-3000"
    Info: Parameter "clk2_divide_by" = "2"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "1"
    Info: Parameter "clk2_phase_shift" = "20000"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "FAST"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_enable0" = "PORT_UNUSED"
    Info: Parameter "port_enable1" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "port_extclkena0" = "PORT_UNUSED"
    Info: Parameter "port_extclkena1" = "PORT_UNUSED"
    Info: Parameter "port_extclkena2" = "PORT_UNUSED"
    Info: Parameter "port_extclkena3" = "PORT_UNUSED"
    Info: Parameter "port_sclkout0" = "PORT_UNUSED"
    Info: Parameter "port_sclkout1" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "altpll" for hierarchy "AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_Audio"
Info: Elaborated megafunction instantiation "AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_Audio"
Info: Instantiated megafunction "AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_Audio" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "31"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "14"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "37037"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "FAST"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_enable0" = "PORT_UNUSED"
    Info: Parameter "port_enable1" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "port_extclkena0" = "PORT_UNUSED"
    Info: Parameter "port_extclkena1" = "PORT_UNUSED"
    Info: Parameter "port_extclkena2" = "PORT_UNUSED"
    Info: Parameter "port_extclkena3" = "PORT_UNUSED"
    Info: Parameter "port_sclkout0" = "PORT_UNUSED"
    Info: Parameter "port_sclkout1" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "cpu_0_jtag_debug_module_arbitrator" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"
Info: Elaborating entity "cpu_0_data_master_arbitrator" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master"
Info: Elaborating entity "cpu_0_instruction_master_arbitrator" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"
Info: Elaborating entity "cpu_0" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0"
Info: Elaborating entity "cpu_0_test_bench" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
Info: Elaborating entity "cpu_0_rf_module" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf"
Info: Elaborating entity "altsyncram" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram"
Info: Instantiated megafunction "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "cpu_0_rf_ram.mif"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1l22.tdf
    Info: Found entity 1: altsyncram_1l22
Info: Elaborating entity "altsyncram_1l22" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated"
Info: Elaborating entity "cpu_0_nios2_oci" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
Info: Elaborating entity "cpu_0_nios2_oci_debug" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
Info: Elaborating entity "cpu_0_nios2_ocimem" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem"
Info: Elaborating entity "cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "cpu_0_ociram_default_contents.mif"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c572.tdf
    Info: Found entity 1: altsyncram_c572
Info: Elaborating entity "altsyncram_c572" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated"
Info: Elaborating entity "cpu_0_nios2_avalon_reg" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg"
Info: Elaborating entity "cpu_0_nios2_oci_break" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break"
Info: Elaborating entity "cpu_0_nios2_oci_xbrk" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
Info: Elaborating entity "cpu_0_nios2_oci_dbrk" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
Info: Elaborating entity "cpu_0_nios2_oci_itrace" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"
Info: Elaborating entity "cpu_0_nios2_oci_dtrace" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace"
Info: Elaborating entity "cpu_0_nios2_oci_td_mode" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_0_nios2_oci_fifo" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo"
Info: Elaborating entity "cpu_0_nios2_oci_compute_tm_count" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_0_nios2_oci_fifowp_inc" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_0_nios2_oci_fifocount_inc" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount"
Info: Elaborating entity "cpu_0_oci_test_bench" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench"
Info: Elaborating entity "cpu_0_nios2_oci_pib" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
Info: Elaborating entity "cpu_0_nios2_oci_im" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"
Info: Elaborating entity "cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "36"
    Info: Parameter "width_b" = "36"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf
    Info: Found entity 1: altsyncram_e502
Info: Elaborating entity "altsyncram_e502" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated"
Info: Elaborating entity "cpu_0_jtag_debug_module_wrapper" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper"
Info: Elaborating entity "cpu_0_jtag_debug_module_tck" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck"
Info: Elaborating entity "cpu_0_jtag_debug_module_sysclk" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Elaborated megafunction instantiation "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Instantiated megafunction "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" with the following parameter:
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "sld_ir_width" = "2"
    Info: Parameter "sld_mfg_id" = "70"
    Info: Parameter "sld_sim_action" = ""
    Info: Parameter "sld_sim_n_scan" = "0"
    Info: Parameter "sld_sim_total_length" = "0"
    Info: Parameter "sld_type_id" = "34"
    Info: Parameter "sld_version" = "3"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Elaborating entity "jtag_uart_0_avalon_jtag_slave_arbitrator" for hierarchy "AUDIO_SOPC:sopc_inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
Info: Elaborating entity "jtag_uart_0" for hierarchy "AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0"
Info: Elaborating entity "jtag_uart_0_scfifo_w" for hierarchy "AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info: Found entity 1: scfifo_1n21
Info: Elaborating entity "scfifo_1n21" for hierarchy "AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info: Found entity 1: a_dpfifo_8t21
Info: Elaborating entity "a_dpfifo_8t21" for hierarchy "AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info: Found entity 1: cntr_rj7
Info: Elaborating entity "cntr_rj7" for hierarchy "AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info: Found entity 1: dpram_5h21
Info: Elaborating entity "dpram_5h21" for hierarchy "AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info: Found entity 1: altsyncram_9tl1
Info: Elaborating entity "altsyncram_9tl1" for hierarchy "AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info: Found entity 1: cntr_fjb
Info: Elaborating entity "cntr_fjb" for hierarchy "AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info: Elaborating entity "jtag_uart_0_scfifo_r" for hierarchy "AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info: Instantiated megafunction "AUDIO_SOPC:sopc_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "0"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "sdram_0_s1_arbitrator" for hierarchy "AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module" for hierarchy "AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module" for hierarchy "AUDIO_SOPC:sopc_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"
Info: Elaborating entity "sdram_0" for hierarchy "AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0"
Info: Elaborating entity "sdram_0_input_efifo_module" for hierarchy "AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
Info: Elaborating entity "sounds_ids_s1_arbitrator" for hierarchy "AUDIO_SOPC:sopc_inst|sounds_ids_s1_arbitrator:the_sounds_ids_s1"
Info: Elaborating entity "sounds_ids" for hierarchy "AUDIO_SOPC:sopc_inst|sounds_ids:the_sounds_ids"
Info: Elaborating entity "sram_0_avalon_sram_slave_arbitrator" for hierarchy "AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave"
Info: Elaborating entity "rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module" for hierarchy "AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave"
Info: Elaborating entity "rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module" for hierarchy "AUDIO_SOPC:sopc_inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave"
Info: Elaborating entity "sram_0" for hierarchy "AUDIO_SOPC:sopc_inst|sram_0:the_sram_0"
Info: Elaborating entity "start_sound_s1_arbitrator" for hierarchy "AUDIO_SOPC:sopc_inst|start_sound_s1_arbitrator:the_start_sound_s1"
Info: Elaborating entity "start_sound" for hierarchy "AUDIO_SOPC:sopc_inst|start_sound:the_start_sound"
Info: Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "AUDIO_SOPC:sopc_inst|sysid_control_slave_arbitrator:the_sysid_control_slave"
Info: Elaborating entity "sysid" for hierarchy "AUDIO_SOPC:sopc_inst|sysid:the_sysid"
Info: Elaborating entity "AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch_module" for hierarchy "AUDIO_SOPC:sopc_inst|AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch_module:AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch"
Info: Elaborating entity "AUDIO_SOPC_reset_clk_50_domain_synch_module" for hierarchy "AUDIO_SOPC:sopc_inst|AUDIO_SOPC_reset_clk_50_domain_synch_module:AUDIO_SOPC_reset_clk_50_domain_synch"
Info: Elaborating entity "top_level_fsm" for hierarchy "top_level_fsm:fsm"
Info: Elaborating entity "async_receiver" for hierarchy "top_level_fsm:fsm|async_receiver:rec1"
Info: Elaborating entity "async_transmitter" for hierarchy "top_level_fsm:fsm|async_transmitter:tran1"
Info: Elaborating entity "led_control" for hierarchy "top_level_fsm:fsm|led_control:led"
Info: Elaborating entity "clk_div" for hierarchy "top_level_fsm:fsm|led_control:led|clk_div:c5hz"
Info: Elaborating entity "disp_x_token" for hierarchy "top_level_fsm:fsm|disp_x_token:red_tokens"
Info: Elaborating entity "RCServo" for hierarchy "top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1"
Info: Elaborating entity "disp_x_token" for hierarchy "top_level_fsm:fsm|disp_x_token:green_tokens"
Info: Elaborating entity "disp_x_token" for hierarchy "top_level_fsm:fsm|disp_x_token:blue_tokens"
Info: Elaborating entity "motor_control" for hierarchy "top_level_fsm:fsm|motor_control:motor1"
Info: Elaborating entity "clk_div" for hierarchy "top_level_fsm:fsm|motor_control:motor1|clk_div:ms"
Info: Elaborating entity "hexdisplay" for hierarchy "top_level_fsm:fsm|hexdisplay:h1"
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_Audio" is connected to a signal of width 2. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_System" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic.
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[35]"
Warning: 19 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
Info: 84 registers lost all their fanouts during netlist optimizations. The first 84 are displayed below.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_master_FSM:master_FSM|master_write" lost all its fanouts during netlist optimizations.
    Info: Register "top_level_fsm:fsm|disp_x_token:blue_tokens|state~4" lost all its fanouts during netlist optimizations.
    Info: Register "top_level_fsm:fsm|disp_x_token:blue_tokens|state~5" lost all its fanouts during netlist optimizations.
    Info: Register "top_level_fsm:fsm|disp_x_token:blue_tokens|state~6" lost all its fanouts during netlist optimizations.
    Info: Register "top_level_fsm:fsm|disp_x_token:green_tokens|state~4" lost all its fanouts during netlist optimizations.
    Info: Register "top_level_fsm:fsm|disp_x_token:green_tokens|state~5" lost all its fanouts during netlist optimizations.
    Info: Register "top_level_fsm:fsm|disp_x_token:green_tokens|state~6" lost all its fanouts during netlist optimizations.
    Info: Register "top_level_fsm:fsm|disp_x_token:red_tokens|state~4" lost all its fanouts during netlist optimizations.
    Info: Register "top_level_fsm:fsm|disp_x_token:red_tokens|state~5" lost all its fanouts during netlist optimizations.
    Info: Register "top_level_fsm:fsm|disp_x_token:red_tokens|state~6" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_next~9" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_next~10" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_next~13" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_next~14" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_next~16" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_next~4" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_next~5" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_next~6" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_state~14" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_state~15" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_state~16" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~3" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~4" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~5" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|s_serial_transfer~2" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|s_serial_transfer~3" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|s_serial_transfer~4" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~2" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~3" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|audio_and_video_config_0:the_audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~4" lost all its fanouts during netlist optimizations.
    Info: Register "AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.101" lost all its fanouts during netlist optimizations.
Warning: Ignored assignments for entity "go" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity go -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity go -section_id "Root Region" was ignored
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity go -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity go -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity go -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity go -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity go -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity go -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity go -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity go -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity go -section_id Top was ignored
Info: Generated suppressed messages file D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.map.smsg
Warning: Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "CLOCK_27[1]"
Info: Implemented 6217 device resources after synthesis - the final resource count might be different
    Info: Implemented 13 input pins
    Info: Implemented 98 output pins
    Info: Implemented 39 bidirectional pins
    Info: Implemented 5855 logic cells
    Info: Implemented 209 RAM segments
    Info: Implemented 2 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 64 warnings
    Info: Peak virtual memory: 273 megabytes
    Info: Processing ended: Mon Nov 26 15:52:55 2012
    Info: Elapsed time: 00:02:37
    Info: Total CPU time (on all processors): 00:02:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.map.smsg.


