
G474_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fd90  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d98  0800ff70  0800ff70  00010f70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010d08  08010d08  000126d8  2**0
                  CONTENTS
  4 .ARM          00000008  08010d08  08010d08  00011d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010d10  08010d10  000126d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08010d10  08010d10  00011d10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010d18  08010d18  00011d18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006d8  20000000  08010d1c  00012000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a18  200006d8  080113f4  000126d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200010f0  080113f4  000130f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000126d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000195f7  00000000  00000000  00012708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d1e  00000000  00000000  0002bcff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015b0  00000000  00000000  0002fa20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010c4  00000000  00000000  00030fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a123  00000000  00000000  00032094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d831  00000000  00000000  0005c1b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001077f5  00000000  00000000  000799e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001811dd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000070fc  00000000  00000000  00181220  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  0018831c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200006d8 	.word	0x200006d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800ff58 	.word	0x0800ff58

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200006dc 	.word	0x200006dc
 800021c:	0800ff58 	.word	0x0800ff58

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b96a 	b.w	8000fa4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9d08      	ldr	r5, [sp, #32]
 8000cee:	460c      	mov	r4, r1
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d14e      	bne.n	8000d92 <__udivmoddi4+0xaa>
 8000cf4:	4694      	mov	ip, r2
 8000cf6:	458c      	cmp	ip, r1
 8000cf8:	4686      	mov	lr, r0
 8000cfa:	fab2 f282 	clz	r2, r2
 8000cfe:	d962      	bls.n	8000dc6 <__udivmoddi4+0xde>
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0320 	rsb	r3, r2, #32
 8000d06:	4091      	lsls	r1, r2
 8000d08:	fa20 f303 	lsr.w	r3, r0, r3
 8000d0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d10:	4319      	orrs	r1, r3
 8000d12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1a:	fa1f f68c 	uxth.w	r6, ip
 8000d1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d26:	fb07 1114 	mls	r1, r7, r4, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb04 f106 	mul.w	r1, r4, r6
 8000d32:	4299      	cmp	r1, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x64>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d3e:	f080 8112 	bcs.w	8000f66 <__udivmoddi4+0x27e>
 8000d42:	4299      	cmp	r1, r3
 8000d44:	f240 810f 	bls.w	8000f66 <__udivmoddi4+0x27e>
 8000d48:	3c02      	subs	r4, #2
 8000d4a:	4463      	add	r3, ip
 8000d4c:	1a59      	subs	r1, r3, r1
 8000d4e:	fa1f f38e 	uxth.w	r3, lr
 8000d52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d56:	fb07 1110 	mls	r1, r7, r0, r1
 8000d5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d5e:	fb00 f606 	mul.w	r6, r0, r6
 8000d62:	429e      	cmp	r6, r3
 8000d64:	d90a      	bls.n	8000d7c <__udivmoddi4+0x94>
 8000d66:	eb1c 0303 	adds.w	r3, ip, r3
 8000d6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d6e:	f080 80fc 	bcs.w	8000f6a <__udivmoddi4+0x282>
 8000d72:	429e      	cmp	r6, r3
 8000d74:	f240 80f9 	bls.w	8000f6a <__udivmoddi4+0x282>
 8000d78:	4463      	add	r3, ip
 8000d7a:	3802      	subs	r0, #2
 8000d7c:	1b9b      	subs	r3, r3, r6
 8000d7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d82:	2100      	movs	r1, #0
 8000d84:	b11d      	cbz	r5, 8000d8e <__udivmoddi4+0xa6>
 8000d86:	40d3      	lsrs	r3, r2
 8000d88:	2200      	movs	r2, #0
 8000d8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d905      	bls.n	8000da2 <__udivmoddi4+0xba>
 8000d96:	b10d      	cbz	r5, 8000d9c <__udivmoddi4+0xb4>
 8000d98:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	4608      	mov	r0, r1
 8000da0:	e7f5      	b.n	8000d8e <__udivmoddi4+0xa6>
 8000da2:	fab3 f183 	clz	r1, r3
 8000da6:	2900      	cmp	r1, #0
 8000da8:	d146      	bne.n	8000e38 <__udivmoddi4+0x150>
 8000daa:	42a3      	cmp	r3, r4
 8000dac:	d302      	bcc.n	8000db4 <__udivmoddi4+0xcc>
 8000dae:	4290      	cmp	r0, r2
 8000db0:	f0c0 80f0 	bcc.w	8000f94 <__udivmoddi4+0x2ac>
 8000db4:	1a86      	subs	r6, r0, r2
 8000db6:	eb64 0303 	sbc.w	r3, r4, r3
 8000dba:	2001      	movs	r0, #1
 8000dbc:	2d00      	cmp	r5, #0
 8000dbe:	d0e6      	beq.n	8000d8e <__udivmoddi4+0xa6>
 8000dc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000dc4:	e7e3      	b.n	8000d8e <__udivmoddi4+0xa6>
 8000dc6:	2a00      	cmp	r2, #0
 8000dc8:	f040 8090 	bne.w	8000eec <__udivmoddi4+0x204>
 8000dcc:	eba1 040c 	sub.w	r4, r1, ip
 8000dd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dd4:	fa1f f78c 	uxth.w	r7, ip
 8000dd8:	2101      	movs	r1, #1
 8000dda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000de2:	fb08 4416 	mls	r4, r8, r6, r4
 8000de6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dea:	fb07 f006 	mul.w	r0, r7, r6
 8000dee:	4298      	cmp	r0, r3
 8000df0:	d908      	bls.n	8000e04 <__udivmoddi4+0x11c>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x11a>
 8000dfc:	4298      	cmp	r0, r3
 8000dfe:	f200 80cd 	bhi.w	8000f9c <__udivmoddi4+0x2b4>
 8000e02:	4626      	mov	r6, r4
 8000e04:	1a1c      	subs	r4, r3, r0
 8000e06:	fa1f f38e 	uxth.w	r3, lr
 8000e0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000e12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e16:	fb00 f707 	mul.w	r7, r0, r7
 8000e1a:	429f      	cmp	r7, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x148>
 8000e1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x146>
 8000e28:	429f      	cmp	r7, r3
 8000e2a:	f200 80b0 	bhi.w	8000f8e <__udivmoddi4+0x2a6>
 8000e2e:	4620      	mov	r0, r4
 8000e30:	1bdb      	subs	r3, r3, r7
 8000e32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e36:	e7a5      	b.n	8000d84 <__udivmoddi4+0x9c>
 8000e38:	f1c1 0620 	rsb	r6, r1, #32
 8000e3c:	408b      	lsls	r3, r1
 8000e3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e42:	431f      	orrs	r7, r3
 8000e44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e48:	fa04 f301 	lsl.w	r3, r4, r1
 8000e4c:	ea43 030c 	orr.w	r3, r3, ip
 8000e50:	40f4      	lsrs	r4, r6
 8000e52:	fa00 f801 	lsl.w	r8, r0, r1
 8000e56:	0c38      	lsrs	r0, r7, #16
 8000e58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e60:	fa1f fc87 	uxth.w	ip, r7
 8000e64:	fb00 441e 	mls	r4, r0, lr, r4
 8000e68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e70:	45a1      	cmp	r9, r4
 8000e72:	fa02 f201 	lsl.w	r2, r2, r1
 8000e76:	d90a      	bls.n	8000e8e <__udivmoddi4+0x1a6>
 8000e78:	193c      	adds	r4, r7, r4
 8000e7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e7e:	f080 8084 	bcs.w	8000f8a <__udivmoddi4+0x2a2>
 8000e82:	45a1      	cmp	r9, r4
 8000e84:	f240 8081 	bls.w	8000f8a <__udivmoddi4+0x2a2>
 8000e88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e8c:	443c      	add	r4, r7
 8000e8e:	eba4 0409 	sub.w	r4, r4, r9
 8000e92:	fa1f f983 	uxth.w	r9, r3
 8000e96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ea6:	45a4      	cmp	ip, r4
 8000ea8:	d907      	bls.n	8000eba <__udivmoddi4+0x1d2>
 8000eaa:	193c      	adds	r4, r7, r4
 8000eac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eb0:	d267      	bcs.n	8000f82 <__udivmoddi4+0x29a>
 8000eb2:	45a4      	cmp	ip, r4
 8000eb4:	d965      	bls.n	8000f82 <__udivmoddi4+0x29a>
 8000eb6:	3b02      	subs	r3, #2
 8000eb8:	443c      	add	r4, r7
 8000eba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ebe:	fba0 9302 	umull	r9, r3, r0, r2
 8000ec2:	eba4 040c 	sub.w	r4, r4, ip
 8000ec6:	429c      	cmp	r4, r3
 8000ec8:	46ce      	mov	lr, r9
 8000eca:	469c      	mov	ip, r3
 8000ecc:	d351      	bcc.n	8000f72 <__udivmoddi4+0x28a>
 8000ece:	d04e      	beq.n	8000f6e <__udivmoddi4+0x286>
 8000ed0:	b155      	cbz	r5, 8000ee8 <__udivmoddi4+0x200>
 8000ed2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ed6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eda:	fa04 f606 	lsl.w	r6, r4, r6
 8000ede:	40cb      	lsrs	r3, r1
 8000ee0:	431e      	orrs	r6, r3
 8000ee2:	40cc      	lsrs	r4, r1
 8000ee4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ee8:	2100      	movs	r1, #0
 8000eea:	e750      	b.n	8000d8e <__udivmoddi4+0xa6>
 8000eec:	f1c2 0320 	rsb	r3, r2, #32
 8000ef0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ef4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ef8:	fa24 f303 	lsr.w	r3, r4, r3
 8000efc:	4094      	lsls	r4, r2
 8000efe:	430c      	orrs	r4, r1
 8000f00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f08:	fa1f f78c 	uxth.w	r7, ip
 8000f0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f10:	fb08 3110 	mls	r1, r8, r0, r3
 8000f14:	0c23      	lsrs	r3, r4, #16
 8000f16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f1a:	fb00 f107 	mul.w	r1, r0, r7
 8000f1e:	4299      	cmp	r1, r3
 8000f20:	d908      	bls.n	8000f34 <__udivmoddi4+0x24c>
 8000f22:	eb1c 0303 	adds.w	r3, ip, r3
 8000f26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f2a:	d22c      	bcs.n	8000f86 <__udivmoddi4+0x29e>
 8000f2c:	4299      	cmp	r1, r3
 8000f2e:	d92a      	bls.n	8000f86 <__udivmoddi4+0x29e>
 8000f30:	3802      	subs	r0, #2
 8000f32:	4463      	add	r3, ip
 8000f34:	1a5b      	subs	r3, r3, r1
 8000f36:	b2a4      	uxth	r4, r4
 8000f38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f44:	fb01 f307 	mul.w	r3, r1, r7
 8000f48:	42a3      	cmp	r3, r4
 8000f4a:	d908      	bls.n	8000f5e <__udivmoddi4+0x276>
 8000f4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f54:	d213      	bcs.n	8000f7e <__udivmoddi4+0x296>
 8000f56:	42a3      	cmp	r3, r4
 8000f58:	d911      	bls.n	8000f7e <__udivmoddi4+0x296>
 8000f5a:	3902      	subs	r1, #2
 8000f5c:	4464      	add	r4, ip
 8000f5e:	1ae4      	subs	r4, r4, r3
 8000f60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f64:	e739      	b.n	8000dda <__udivmoddi4+0xf2>
 8000f66:	4604      	mov	r4, r0
 8000f68:	e6f0      	b.n	8000d4c <__udivmoddi4+0x64>
 8000f6a:	4608      	mov	r0, r1
 8000f6c:	e706      	b.n	8000d7c <__udivmoddi4+0x94>
 8000f6e:	45c8      	cmp	r8, r9
 8000f70:	d2ae      	bcs.n	8000ed0 <__udivmoddi4+0x1e8>
 8000f72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f7a:	3801      	subs	r0, #1
 8000f7c:	e7a8      	b.n	8000ed0 <__udivmoddi4+0x1e8>
 8000f7e:	4631      	mov	r1, r6
 8000f80:	e7ed      	b.n	8000f5e <__udivmoddi4+0x276>
 8000f82:	4603      	mov	r3, r0
 8000f84:	e799      	b.n	8000eba <__udivmoddi4+0x1d2>
 8000f86:	4630      	mov	r0, r6
 8000f88:	e7d4      	b.n	8000f34 <__udivmoddi4+0x24c>
 8000f8a:	46d6      	mov	lr, sl
 8000f8c:	e77f      	b.n	8000e8e <__udivmoddi4+0x1a6>
 8000f8e:	4463      	add	r3, ip
 8000f90:	3802      	subs	r0, #2
 8000f92:	e74d      	b.n	8000e30 <__udivmoddi4+0x148>
 8000f94:	4606      	mov	r6, r0
 8000f96:	4623      	mov	r3, r4
 8000f98:	4608      	mov	r0, r1
 8000f9a:	e70f      	b.n	8000dbc <__udivmoddi4+0xd4>
 8000f9c:	3e02      	subs	r6, #2
 8000f9e:	4463      	add	r3, ip
 8000fa0:	e730      	b.n	8000e04 <__udivmoddi4+0x11c>
 8000fa2:	bf00      	nop

08000fa4 <__aeabi_idiv0>:
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop

08000fa8 <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8000fac:	4b0f      	ldr	r3, [pc, #60]	@ (8000fec <MX_COMP1_Init+0x44>)
 8000fae:	4a10      	ldr	r2, [pc, #64]	@ (8000ff0 <MX_COMP1_Init+0x48>)
 8000fb0:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000fb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000fec <MX_COMP1_Init+0x44>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 8000fb8:	4b0c      	ldr	r3, [pc, #48]	@ (8000fec <MX_COMP1_Init+0x44>)
 8000fba:	2250      	movs	r2, #80	@ 0x50
 8000fbc:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8000fec <MX_COMP1_Init+0x44>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000fc4:	4b09      	ldr	r3, [pc, #36]	@ (8000fec <MX_COMP1_Init+0x44>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000fca:	4b08      	ldr	r3, [pc, #32]	@ (8000fec <MX_COMP1_Init+0x44>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING_FALLING;
 8000fd0:	4b06      	ldr	r3, [pc, #24]	@ (8000fec <MX_COMP1_Init+0x44>)
 8000fd2:	2231      	movs	r2, #49	@ 0x31
 8000fd4:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8000fd6:	4805      	ldr	r0, [pc, #20]	@ (8000fec <MX_COMP1_Init+0x44>)
 8000fd8:	f002 f940 	bl	800325c <HAL_COMP_Init>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <MX_COMP1_Init+0x3e>
  {
    Error_Handler();
 8000fe2:	f000 fcf5 	bl	80019d0 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8000fe6:	bf00      	nop
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	2000071c 	.word	0x2000071c
 8000ff0:	40010200 	.word	0x40010200

08000ff4 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b088      	sub	sp, #32
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffc:	f107 030c 	add.w	r3, r7, #12
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	60da      	str	r2, [r3, #12]
 800100a:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a1c      	ldr	r2, [pc, #112]	@ (8001084 <HAL_COMP_MspInit+0x90>)
 8001012:	4293      	cmp	r3, r2
 8001014:	d131      	bne.n	800107a <HAL_COMP_MspInit+0x86>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001016:	4b1c      	ldr	r3, [pc, #112]	@ (8001088 <HAL_COMP_MspInit+0x94>)
 8001018:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800101a:	4a1b      	ldr	r2, [pc, #108]	@ (8001088 <HAL_COMP_MspInit+0x94>)
 800101c:	f043 0301 	orr.w	r3, r3, #1
 8001020:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001022:	4b19      	ldr	r3, [pc, #100]	@ (8001088 <HAL_COMP_MspInit+0x94>)
 8001024:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001026:	f003 0301 	and.w	r3, r3, #1
 800102a:	60bb      	str	r3, [r7, #8]
 800102c:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration
    PA1     ------> COMP1_INP
    PA6     ------> COMP1_OUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800102e:	2302      	movs	r3, #2
 8001030:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001032:	2303      	movs	r3, #3
 8001034:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001036:	2300      	movs	r3, #0
 8001038:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800103a:	f107 030c 	add.w	r3, r7, #12
 800103e:	4619      	mov	r1, r3
 8001040:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001044:	f002 ffb4 	bl	8003fb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001048:	2340      	movs	r3, #64	@ 0x40
 800104a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800104c:	2302      	movs	r3, #2
 800104e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001050:	2300      	movs	r3, #0
 8001052:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001054:	2300      	movs	r3, #0
 8001056:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP1;
 8001058:	2308      	movs	r3, #8
 800105a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800105c:	f107 030c 	add.w	r3, r7, #12
 8001060:	4619      	mov	r1, r3
 8001062:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001066:	f002 ffa3 	bl	8003fb0 <HAL_GPIO_Init>

    /* COMP1 interrupt Init */
    HAL_NVIC_SetPriority(COMP1_2_3_IRQn, 1, 0);
 800106a:	2200      	movs	r2, #0
 800106c:	2101      	movs	r1, #1
 800106e:	2040      	movs	r0, #64	@ 0x40
 8001070:	f002 fc35 	bl	80038de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP1_2_3_IRQn);
 8001074:	2040      	movs	r0, #64	@ 0x40
 8001076:	f002 fc4c 	bl	8003912 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 800107a:	bf00      	nop
 800107c:	3720      	adds	r7, #32
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	40010200 	.word	0x40010200
 8001088:	40021000 	.word	0x40021000

0800108c <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b08c      	sub	sp, #48	@ 0x30
 8001090:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001092:	463b      	mov	r3, r7
 8001094:	2230      	movs	r2, #48	@ 0x30
 8001096:	2100      	movs	r1, #0
 8001098:	4618      	mov	r0, r3
 800109a:	f009 fb33 	bl	800a704 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800109e:	4b16      	ldr	r3, [pc, #88]	@ (80010f8 <MX_DAC1_Init+0x6c>)
 80010a0:	4a16      	ldr	r2, [pc, #88]	@ (80010fc <MX_DAC1_Init+0x70>)
 80010a2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80010a4:	4814      	ldr	r0, [pc, #80]	@ (80010f8 <MX_DAC1_Init+0x6c>)
 80010a6:	f002 fc4e 	bl	8003946 <HAL_DAC_Init>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80010b0:	f000 fc8e 	bl	80019d0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80010b4:	2302      	movs	r3, #2
 80010b6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80010b8:	2300      	movs	r3, #0
 80010ba:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80010bc:	2300      	movs	r3, #0
 80010be:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80010c0:	2300      	movs	r3, #0
 80010c2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_SOFTWARE;
 80010c4:	2302      	movs	r3, #2
 80010c6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80010c8:	2300      	movs	r3, #0
 80010ca:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80010cc:	2300      	movs	r3, #0
 80010ce:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_BOTH;
 80010d0:	2304      	movs	r3, #4
 80010d2:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80010d4:	2300      	movs	r3, #0
 80010d6:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80010d8:	463b      	mov	r3, r7
 80010da:	2200      	movs	r2, #0
 80010dc:	4619      	mov	r1, r3
 80010de:	4806      	ldr	r0, [pc, #24]	@ (80010f8 <MX_DAC1_Init+0x6c>)
 80010e0:	f002 fcee 	bl	8003ac0 <HAL_DAC_ConfigChannel>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80010ea:	f000 fc71 	bl	80019d0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80010ee:	bf00      	nop
 80010f0:	3730      	adds	r7, #48	@ 0x30
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000740 	.word	0x20000740
 80010fc:	50000800 	.word	0x50000800

08001100 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b08a      	sub	sp, #40	@ 0x28
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001108:	f107 0314 	add.w	r3, r7, #20
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	605a      	str	r2, [r3, #4]
 8001112:	609a      	str	r2, [r3, #8]
 8001114:	60da      	str	r2, [r3, #12]
 8001116:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a15      	ldr	r2, [pc, #84]	@ (8001174 <HAL_DAC_MspInit+0x74>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d124      	bne.n	800116c <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001122:	4b15      	ldr	r3, [pc, #84]	@ (8001178 <HAL_DAC_MspInit+0x78>)
 8001124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001126:	4a14      	ldr	r2, [pc, #80]	@ (8001178 <HAL_DAC_MspInit+0x78>)
 8001128:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800112c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800112e:	4b12      	ldr	r3, [pc, #72]	@ (8001178 <HAL_DAC_MspInit+0x78>)
 8001130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001132:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001136:	613b      	str	r3, [r7, #16]
 8001138:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800113a:	4b0f      	ldr	r3, [pc, #60]	@ (8001178 <HAL_DAC_MspInit+0x78>)
 800113c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113e:	4a0e      	ldr	r2, [pc, #56]	@ (8001178 <HAL_DAC_MspInit+0x78>)
 8001140:	f043 0301 	orr.w	r3, r3, #1
 8001144:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001146:	4b0c      	ldr	r3, [pc, #48]	@ (8001178 <HAL_DAC_MspInit+0x78>)
 8001148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114a:	f003 0301 	and.w	r3, r3, #1
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001152:	2310      	movs	r3, #16
 8001154:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001156:	2303      	movs	r3, #3
 8001158:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115a:	2300      	movs	r3, #0
 800115c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800115e:	f107 0314 	add.w	r3, r7, #20
 8001162:	4619      	mov	r1, r3
 8001164:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001168:	f002 ff22 	bl	8003fb0 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 800116c:	bf00      	nop
 800116e:	3728      	adds	r7, #40	@ 0x28
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	50000800 	.word	0x50000800
 8001178:	40021000 	.word	0x40021000

0800117c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b08a      	sub	sp, #40	@ 0x28
 8001180:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001182:	f107 0314 	add.w	r3, r7, #20
 8001186:	2200      	movs	r2, #0
 8001188:	601a      	str	r2, [r3, #0]
 800118a:	605a      	str	r2, [r3, #4]
 800118c:	609a      	str	r2, [r3, #8]
 800118e:	60da      	str	r2, [r3, #12]
 8001190:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001192:	4b55      	ldr	r3, [pc, #340]	@ (80012e8 <MX_GPIO_Init+0x16c>)
 8001194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001196:	4a54      	ldr	r2, [pc, #336]	@ (80012e8 <MX_GPIO_Init+0x16c>)
 8001198:	f043 0304 	orr.w	r3, r3, #4
 800119c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800119e:	4b52      	ldr	r3, [pc, #328]	@ (80012e8 <MX_GPIO_Init+0x16c>)
 80011a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a2:	f003 0304 	and.w	r3, r3, #4
 80011a6:	613b      	str	r3, [r7, #16]
 80011a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011aa:	4b4f      	ldr	r3, [pc, #316]	@ (80012e8 <MX_GPIO_Init+0x16c>)
 80011ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ae:	4a4e      	ldr	r2, [pc, #312]	@ (80012e8 <MX_GPIO_Init+0x16c>)
 80011b0:	f043 0320 	orr.w	r3, r3, #32
 80011b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011b6:	4b4c      	ldr	r3, [pc, #304]	@ (80012e8 <MX_GPIO_Init+0x16c>)
 80011b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ba:	f003 0320 	and.w	r3, r3, #32
 80011be:	60fb      	str	r3, [r7, #12]
 80011c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c2:	4b49      	ldr	r3, [pc, #292]	@ (80012e8 <MX_GPIO_Init+0x16c>)
 80011c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c6:	4a48      	ldr	r2, [pc, #288]	@ (80012e8 <MX_GPIO_Init+0x16c>)
 80011c8:	f043 0301 	orr.w	r3, r3, #1
 80011cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ce:	4b46      	ldr	r3, [pc, #280]	@ (80012e8 <MX_GPIO_Init+0x16c>)
 80011d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d2:	f003 0301 	and.w	r3, r3, #1
 80011d6:	60bb      	str	r3, [r7, #8]
 80011d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011da:	4b43      	ldr	r3, [pc, #268]	@ (80012e8 <MX_GPIO_Init+0x16c>)
 80011dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011de:	4a42      	ldr	r2, [pc, #264]	@ (80012e8 <MX_GPIO_Init+0x16c>)
 80011e0:	f043 0302 	orr.w	r3, r3, #2
 80011e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011e6:	4b40      	ldr	r3, [pc, #256]	@ (80012e8 <MX_GPIO_Init+0x16c>)
 80011e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ea:	f003 0302 	and.w	r3, r3, #2
 80011ee:	607b      	str	r3, [r7, #4]
 80011f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, GPIO_PIN_RESET);
 80011f2:	2200      	movs	r2, #0
 80011f4:	2120      	movs	r1, #32
 80011f6:	483d      	ldr	r0, [pc, #244]	@ (80012ec <MX_GPIO_Init+0x170>)
 80011f8:	f003 f874 	bl	80042e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, R3_Pin|R2_Pin|R1_Pin|OLED_CS_Pin
 80011fc:	2200      	movs	r2, #0
 80011fe:	f24c 0107 	movw	r1, #49159	@ 0xc007
 8001202:	483b      	ldr	r0, [pc, #236]	@ (80012f0 <MX_GPIO_Init+0x174>)
 8001204:	f003 f86e 	bl	80042e4 <HAL_GPIO_WritePin>
                          |OLED_DC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OLED_SDA_Pin|OLED_SCL_Pin, GPIO_PIN_RESET);
 8001208:	2200      	movs	r2, #0
 800120a:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800120e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001212:	f003 f867 	bl	80042e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001216:	2301      	movs	r3, #1
 8001218:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800121a:	2300      	movs	r3, #0
 800121c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800121e:	2302      	movs	r3, #2
 8001220:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001222:	f107 0314 	add.w	r3, r7, #20
 8001226:	4619      	mov	r1, r3
 8001228:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800122c:	f002 fec0 	bl	8003fb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = R4_Pin;
 8001230:	2320      	movs	r3, #32
 8001232:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001234:	2301      	movs	r3, #1
 8001236:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001238:	2302      	movs	r3, #2
 800123a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800123c:	2300      	movs	r3, #0
 800123e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(R4_GPIO_Port, &GPIO_InitStruct);
 8001240:	f107 0314 	add.w	r3, r7, #20
 8001244:	4619      	mov	r1, r3
 8001246:	4829      	ldr	r0, [pc, #164]	@ (80012ec <MX_GPIO_Init+0x170>)
 8001248:	f002 feb2 	bl	8003fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = R3_Pin|R2_Pin|R1_Pin;
 800124c:	2307      	movs	r3, #7
 800124e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001250:	2301      	movs	r3, #1
 8001252:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001254:	2302      	movs	r3, #2
 8001256:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001258:	2300      	movs	r3, #0
 800125a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800125c:	f107 0314 	add.w	r3, r7, #20
 8001260:	4619      	mov	r1, r3
 8001262:	4823      	ldr	r0, [pc, #140]	@ (80012f0 <MX_GPIO_Init+0x174>)
 8001264:	f002 fea4 	bl	8003fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = C1_Pin|C2_Pin|C3_Pin|C4_Pin;
 8001268:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800126c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800126e:	2300      	movs	r3, #0
 8001270:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001272:	2302      	movs	r3, #2
 8001274:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001276:	f107 0314 	add.w	r3, r7, #20
 800127a:	4619      	mov	r1, r3
 800127c:	481c      	ldr	r0, [pc, #112]	@ (80012f0 <MX_GPIO_Init+0x174>)
 800127e:	f002 fe97 	bl	8003fb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OLED_CS_Pin;
 8001282:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001286:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001288:	2301      	movs	r3, #1
 800128a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128c:	2300      	movs	r3, #0
 800128e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001290:	2303      	movs	r3, #3
 8001292:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OLED_CS_GPIO_Port, &GPIO_InitStruct);
 8001294:	f107 0314 	add.w	r3, r7, #20
 8001298:	4619      	mov	r1, r3
 800129a:	4815      	ldr	r0, [pc, #84]	@ (80012f0 <MX_GPIO_Init+0x174>)
 800129c:	f002 fe88 	bl	8003fb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OLED_DC_Pin;
 80012a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80012a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a6:	2301      	movs	r3, #1
 80012a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012aa:	2301      	movs	r3, #1
 80012ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ae:	2303      	movs	r3, #3
 80012b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OLED_DC_GPIO_Port, &GPIO_InitStruct);
 80012b2:	f107 0314 	add.w	r3, r7, #20
 80012b6:	4619      	mov	r1, r3
 80012b8:	480d      	ldr	r0, [pc, #52]	@ (80012f0 <MX_GPIO_Init+0x174>)
 80012ba:	f002 fe79 	bl	8003fb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = OLED_SDA_Pin|OLED_SCL_Pin;
 80012be:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80012c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012c4:	2301      	movs	r3, #1
 80012c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012c8:	2301      	movs	r3, #1
 80012ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012cc:	2303      	movs	r3, #3
 80012ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d0:	f107 0314 	add.w	r3, r7, #20
 80012d4:	4619      	mov	r1, r3
 80012d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012da:	f002 fe69 	bl	8003fb0 <HAL_GPIO_Init>

}
 80012de:	bf00      	nop
 80012e0:	3728      	adds	r7, #40	@ 0x28
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	40021000 	.word	0x40021000
 80012ec:	48000800 	.word	0x48000800
 80012f0:	48000400 	.word	0x48000400

080012f4 <Get_KeyBoard>:




uint8_t Get_KeyBoard(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
    uint8_t Key_Board=0;
 80012fa:	2300      	movs	r3, #0
 80012fc:	71fb      	strb	r3, [r7, #7]

    if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_0)==KEY_ON)     //
 80012fe:	2101      	movs	r1, #1
 8001300:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001304:	f002 ffd6 	bl	80042b4 <HAL_GPIO_ReadPin>
 8001308:	4603      	mov	r3, r0
 800130a:	2b01      	cmp	r3, #1
 800130c:	d101      	bne.n	8001312 <Get_KeyBoard+0x1e>
   {
	  Key_Board = 17;
 800130e:	2311      	movs	r3, #17
 8001310:	71fb      	strb	r3, [r7, #7]
   }

    HAL_GPIO_WritePin(R1_GPIO_Port,R1_Pin,GPIO_PIN_SET);
 8001312:	2201      	movs	r2, #1
 8001314:	2104      	movs	r1, #4
 8001316:	487f      	ldr	r0, [pc, #508]	@ (8001514 <Get_KeyBoard+0x220>)
 8001318:	f002 ffe4 	bl	80042e4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R2_GPIO_Port,R2_Pin,GPIO_PIN_RESET);
 800131c:	2200      	movs	r2, #0
 800131e:	2102      	movs	r1, #2
 8001320:	487c      	ldr	r0, [pc, #496]	@ (8001514 <Get_KeyBoard+0x220>)
 8001322:	f002 ffdf 	bl	80042e4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R3_GPIO_Port,R3_Pin,GPIO_PIN_RESET);
 8001326:	2200      	movs	r2, #0
 8001328:	2101      	movs	r1, #1
 800132a:	487a      	ldr	r0, [pc, #488]	@ (8001514 <Get_KeyBoard+0x220>)
 800132c:	f002 ffda 	bl	80042e4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R4_GPIO_Port,R4_Pin,GPIO_PIN_RESET);
 8001330:	2200      	movs	r2, #0
 8001332:	2120      	movs	r1, #32
 8001334:	4878      	ldr	r0, [pc, #480]	@ (8001518 <Get_KeyBoard+0x224>)
 8001336:	f002 ffd5 	bl	80042e4 <HAL_GPIO_WritePin>

    if(HAL_GPIO_ReadPin(C1_GPIO_Port,C1_Pin)==KEY_ON)     //
 800133a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800133e:	4875      	ldr	r0, [pc, #468]	@ (8001514 <Get_KeyBoard+0x220>)
 8001340:	f002 ffb8 	bl	80042b4 <HAL_GPIO_ReadPin>
 8001344:	4603      	mov	r3, r0
 8001346:	2b01      	cmp	r3, #1
 8001348:	d102      	bne.n	8001350 <Get_KeyBoard+0x5c>
    {
       Key_Board = 16;
 800134a:	2310      	movs	r3, #16
 800134c:	71fb      	strb	r3, [r7, #7]
 800134e:	e01f      	b.n	8001390 <Get_KeyBoard+0x9c>
    }
    else if(HAL_GPIO_ReadPin(C2_GPIO_Port,C2_Pin)==KEY_ON)     //
 8001350:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001354:	486f      	ldr	r0, [pc, #444]	@ (8001514 <Get_KeyBoard+0x220>)
 8001356:	f002 ffad 	bl	80042b4 <HAL_GPIO_ReadPin>
 800135a:	4603      	mov	r3, r0
 800135c:	2b01      	cmp	r3, #1
 800135e:	d102      	bne.n	8001366 <Get_KeyBoard+0x72>
    {
       Key_Board =15;
 8001360:	230f      	movs	r3, #15
 8001362:	71fb      	strb	r3, [r7, #7]
 8001364:	e014      	b.n	8001390 <Get_KeyBoard+0x9c>
    }
    else if(HAL_GPIO_ReadPin(C3_GPIO_Port,C3_Pin)==KEY_ON)     //
 8001366:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800136a:	486a      	ldr	r0, [pc, #424]	@ (8001514 <Get_KeyBoard+0x220>)
 800136c:	f002 ffa2 	bl	80042b4 <HAL_GPIO_ReadPin>
 8001370:	4603      	mov	r3, r0
 8001372:	2b01      	cmp	r3, #1
 8001374:	d102      	bne.n	800137c <Get_KeyBoard+0x88>
    {
       Key_Board =14;
 8001376:	230e      	movs	r3, #14
 8001378:	71fb      	strb	r3, [r7, #7]
 800137a:	e009      	b.n	8001390 <Get_KeyBoard+0x9c>
    }
    else if(HAL_GPIO_ReadPin(C4_GPIO_Port,C4_Pin)==KEY_ON)     //
 800137c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001380:	4864      	ldr	r0, [pc, #400]	@ (8001514 <Get_KeyBoard+0x220>)
 8001382:	f002 ff97 	bl	80042b4 <HAL_GPIO_ReadPin>
 8001386:	4603      	mov	r3, r0
 8001388:	2b01      	cmp	r3, #1
 800138a:	d101      	bne.n	8001390 <Get_KeyBoard+0x9c>
    {
       Key_Board =13;
 800138c:	230d      	movs	r3, #13
 800138e:	71fb      	strb	r3, [r7, #7]
    }




    HAL_GPIO_WritePin(R1_GPIO_Port,R1_Pin,GPIO_PIN_RESET);
 8001390:	2200      	movs	r2, #0
 8001392:	2104      	movs	r1, #4
 8001394:	485f      	ldr	r0, [pc, #380]	@ (8001514 <Get_KeyBoard+0x220>)
 8001396:	f002 ffa5 	bl	80042e4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R2_GPIO_Port,R2_Pin,GPIO_PIN_SET);
 800139a:	2201      	movs	r2, #1
 800139c:	2102      	movs	r1, #2
 800139e:	485d      	ldr	r0, [pc, #372]	@ (8001514 <Get_KeyBoard+0x220>)
 80013a0:	f002 ffa0 	bl	80042e4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R3_GPIO_Port,R3_Pin,GPIO_PIN_RESET);
 80013a4:	2200      	movs	r2, #0
 80013a6:	2101      	movs	r1, #1
 80013a8:	485a      	ldr	r0, [pc, #360]	@ (8001514 <Get_KeyBoard+0x220>)
 80013aa:	f002 ff9b 	bl	80042e4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R4_GPIO_Port,R4_Pin,GPIO_PIN_RESET);
 80013ae:	2200      	movs	r2, #0
 80013b0:	2120      	movs	r1, #32
 80013b2:	4859      	ldr	r0, [pc, #356]	@ (8001518 <Get_KeyBoard+0x224>)
 80013b4:	f002 ff96 	bl	80042e4 <HAL_GPIO_WritePin>

    if(HAL_GPIO_ReadPin(C1_GPIO_Port,C1_Pin)==KEY_ON)     //
 80013b8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013bc:	4855      	ldr	r0, [pc, #340]	@ (8001514 <Get_KeyBoard+0x220>)
 80013be:	f002 ff79 	bl	80042b4 <HAL_GPIO_ReadPin>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d102      	bne.n	80013ce <Get_KeyBoard+0xda>
    {
       Key_Board =12;
 80013c8:	230c      	movs	r3, #12
 80013ca:	71fb      	strb	r3, [r7, #7]
 80013cc:	e01f      	b.n	800140e <Get_KeyBoard+0x11a>
    }
    else if(HAL_GPIO_ReadPin(C2_GPIO_Port,C2_Pin)==KEY_ON)     //
 80013ce:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80013d2:	4850      	ldr	r0, [pc, #320]	@ (8001514 <Get_KeyBoard+0x220>)
 80013d4:	f002 ff6e 	bl	80042b4 <HAL_GPIO_ReadPin>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b01      	cmp	r3, #1
 80013dc:	d102      	bne.n	80013e4 <Get_KeyBoard+0xf0>
    {
       Key_Board =11;
 80013de:	230b      	movs	r3, #11
 80013e0:	71fb      	strb	r3, [r7, #7]
 80013e2:	e014      	b.n	800140e <Get_KeyBoard+0x11a>
    }
    else if(HAL_GPIO_ReadPin(C3_GPIO_Port,C3_Pin)==KEY_ON)     //
 80013e4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013e8:	484a      	ldr	r0, [pc, #296]	@ (8001514 <Get_KeyBoard+0x220>)
 80013ea:	f002 ff63 	bl	80042b4 <HAL_GPIO_ReadPin>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d102      	bne.n	80013fa <Get_KeyBoard+0x106>
    {
       Key_Board =10;
 80013f4:	230a      	movs	r3, #10
 80013f6:	71fb      	strb	r3, [r7, #7]
 80013f8:	e009      	b.n	800140e <Get_KeyBoard+0x11a>
    }
    else if(HAL_GPIO_ReadPin(C4_GPIO_Port,C4_Pin)==KEY_ON)     //
 80013fa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013fe:	4845      	ldr	r0, [pc, #276]	@ (8001514 <Get_KeyBoard+0x220>)
 8001400:	f002 ff58 	bl	80042b4 <HAL_GPIO_ReadPin>
 8001404:	4603      	mov	r3, r0
 8001406:	2b01      	cmp	r3, #1
 8001408:	d101      	bne.n	800140e <Get_KeyBoard+0x11a>
    {
       Key_Board =9;
 800140a:	2309      	movs	r3, #9
 800140c:	71fb      	strb	r3, [r7, #7]
    }


    HAL_GPIO_WritePin(R1_GPIO_Port,R1_Pin,GPIO_PIN_RESET);
 800140e:	2200      	movs	r2, #0
 8001410:	2104      	movs	r1, #4
 8001412:	4840      	ldr	r0, [pc, #256]	@ (8001514 <Get_KeyBoard+0x220>)
 8001414:	f002 ff66 	bl	80042e4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R2_GPIO_Port,R2_Pin,GPIO_PIN_RESET);
 8001418:	2200      	movs	r2, #0
 800141a:	2102      	movs	r1, #2
 800141c:	483d      	ldr	r0, [pc, #244]	@ (8001514 <Get_KeyBoard+0x220>)
 800141e:	f002 ff61 	bl	80042e4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R3_GPIO_Port,R3_Pin,GPIO_PIN_SET);
 8001422:	2201      	movs	r2, #1
 8001424:	2101      	movs	r1, #1
 8001426:	483b      	ldr	r0, [pc, #236]	@ (8001514 <Get_KeyBoard+0x220>)
 8001428:	f002 ff5c 	bl	80042e4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R4_GPIO_Port,R4_Pin,GPIO_PIN_RESET);
 800142c:	2200      	movs	r2, #0
 800142e:	2120      	movs	r1, #32
 8001430:	4839      	ldr	r0, [pc, #228]	@ (8001518 <Get_KeyBoard+0x224>)
 8001432:	f002 ff57 	bl	80042e4 <HAL_GPIO_WritePin>

    if(HAL_GPIO_ReadPin(C1_GPIO_Port,C1_Pin)==KEY_ON)     //
 8001436:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800143a:	4836      	ldr	r0, [pc, #216]	@ (8001514 <Get_KeyBoard+0x220>)
 800143c:	f002 ff3a 	bl	80042b4 <HAL_GPIO_ReadPin>
 8001440:	4603      	mov	r3, r0
 8001442:	2b01      	cmp	r3, #1
 8001444:	d102      	bne.n	800144c <Get_KeyBoard+0x158>
    {
       Key_Board =8;
 8001446:	2308      	movs	r3, #8
 8001448:	71fb      	strb	r3, [r7, #7]
 800144a:	e01f      	b.n	800148c <Get_KeyBoard+0x198>
    }
    else if(HAL_GPIO_ReadPin(C2_GPIO_Port,C2_Pin)==KEY_ON)     //
 800144c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001450:	4830      	ldr	r0, [pc, #192]	@ (8001514 <Get_KeyBoard+0x220>)
 8001452:	f002 ff2f 	bl	80042b4 <HAL_GPIO_ReadPin>
 8001456:	4603      	mov	r3, r0
 8001458:	2b01      	cmp	r3, #1
 800145a:	d102      	bne.n	8001462 <Get_KeyBoard+0x16e>
    {
       Key_Board =7;
 800145c:	2307      	movs	r3, #7
 800145e:	71fb      	strb	r3, [r7, #7]
 8001460:	e014      	b.n	800148c <Get_KeyBoard+0x198>
    }
    else if(HAL_GPIO_ReadPin(C3_GPIO_Port,C3_Pin)==KEY_ON)     //
 8001462:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001466:	482b      	ldr	r0, [pc, #172]	@ (8001514 <Get_KeyBoard+0x220>)
 8001468:	f002 ff24 	bl	80042b4 <HAL_GPIO_ReadPin>
 800146c:	4603      	mov	r3, r0
 800146e:	2b01      	cmp	r3, #1
 8001470:	d102      	bne.n	8001478 <Get_KeyBoard+0x184>
    {
       Key_Board =6;
 8001472:	2306      	movs	r3, #6
 8001474:	71fb      	strb	r3, [r7, #7]
 8001476:	e009      	b.n	800148c <Get_KeyBoard+0x198>
    }
    else if(HAL_GPIO_ReadPin(C4_GPIO_Port,C4_Pin)==KEY_ON)     //
 8001478:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800147c:	4825      	ldr	r0, [pc, #148]	@ (8001514 <Get_KeyBoard+0x220>)
 800147e:	f002 ff19 	bl	80042b4 <HAL_GPIO_ReadPin>
 8001482:	4603      	mov	r3, r0
 8001484:	2b01      	cmp	r3, #1
 8001486:	d101      	bne.n	800148c <Get_KeyBoard+0x198>
    {
       Key_Board =5;
 8001488:	2305      	movs	r3, #5
 800148a:	71fb      	strb	r3, [r7, #7]
    }


    HAL_GPIO_WritePin(R1_GPIO_Port,R1_Pin,GPIO_PIN_RESET);
 800148c:	2200      	movs	r2, #0
 800148e:	2104      	movs	r1, #4
 8001490:	4820      	ldr	r0, [pc, #128]	@ (8001514 <Get_KeyBoard+0x220>)
 8001492:	f002 ff27 	bl	80042e4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R2_GPIO_Port,R2_Pin,GPIO_PIN_RESET);
 8001496:	2200      	movs	r2, #0
 8001498:	2102      	movs	r1, #2
 800149a:	481e      	ldr	r0, [pc, #120]	@ (8001514 <Get_KeyBoard+0x220>)
 800149c:	f002 ff22 	bl	80042e4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R3_GPIO_Port,R3_Pin,GPIO_PIN_RESET);
 80014a0:	2200      	movs	r2, #0
 80014a2:	2101      	movs	r1, #1
 80014a4:	481b      	ldr	r0, [pc, #108]	@ (8001514 <Get_KeyBoard+0x220>)
 80014a6:	f002 ff1d 	bl	80042e4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R4_GPIO_Port,R4_Pin,GPIO_PIN_SET);
 80014aa:	2201      	movs	r2, #1
 80014ac:	2120      	movs	r1, #32
 80014ae:	481a      	ldr	r0, [pc, #104]	@ (8001518 <Get_KeyBoard+0x224>)
 80014b0:	f002 ff18 	bl	80042e4 <HAL_GPIO_WritePin>

    if(HAL_GPIO_ReadPin(C1_GPIO_Port,C1_Pin)==KEY_ON)     //
 80014b4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014b8:	4816      	ldr	r0, [pc, #88]	@ (8001514 <Get_KeyBoard+0x220>)
 80014ba:	f002 fefb 	bl	80042b4 <HAL_GPIO_ReadPin>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d102      	bne.n	80014ca <Get_KeyBoard+0x1d6>
    {
       Key_Board = 4;
 80014c4:	2304      	movs	r3, #4
 80014c6:	71fb      	strb	r3, [r7, #7]
 80014c8:	e01f      	b.n	800150a <Get_KeyBoard+0x216>
    }
    else if(HAL_GPIO_ReadPin(C2_GPIO_Port,C2_Pin)==KEY_ON)     //
 80014ca:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80014ce:	4811      	ldr	r0, [pc, #68]	@ (8001514 <Get_KeyBoard+0x220>)
 80014d0:	f002 fef0 	bl	80042b4 <HAL_GPIO_ReadPin>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	d102      	bne.n	80014e0 <Get_KeyBoard+0x1ec>
    {
       Key_Board =3;
 80014da:	2303      	movs	r3, #3
 80014dc:	71fb      	strb	r3, [r7, #7]
 80014de:	e014      	b.n	800150a <Get_KeyBoard+0x216>
    }
    else if(HAL_GPIO_ReadPin(C3_GPIO_Port,C3_Pin)==KEY_ON)     //
 80014e0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014e4:	480b      	ldr	r0, [pc, #44]	@ (8001514 <Get_KeyBoard+0x220>)
 80014e6:	f002 fee5 	bl	80042b4 <HAL_GPIO_ReadPin>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d102      	bne.n	80014f6 <Get_KeyBoard+0x202>
    {
       Key_Board =2;
 80014f0:	2302      	movs	r3, #2
 80014f2:	71fb      	strb	r3, [r7, #7]
 80014f4:	e009      	b.n	800150a <Get_KeyBoard+0x216>
    }
    else if(HAL_GPIO_ReadPin(C4_GPIO_Port,C4_Pin)==KEY_ON)     //
 80014f6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014fa:	4806      	ldr	r0, [pc, #24]	@ (8001514 <Get_KeyBoard+0x220>)
 80014fc:	f002 feda 	bl	80042b4 <HAL_GPIO_ReadPin>
 8001500:	4603      	mov	r3, r0
 8001502:	2b01      	cmp	r3, #1
 8001504:	d101      	bne.n	800150a <Get_KeyBoard+0x216>
    {
       Key_Board =1;
 8001506:	2301      	movs	r3, #1
 8001508:	71fb      	strb	r3, [r7, #7]
    }

    return Key_Board;
 800150a:	79fb      	ldrb	r3, [r7, #7]

}
 800150c:	4618      	mov	r0, r3
 800150e:	3708      	adds	r7, #8
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	48000400 	.word	0x48000400
 8001518:	48000800 	.word	0x48000800

0800151c <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1,(uint8_t*)&ch, 1, 0xFFFF);
 8001524:	1d39      	adds	r1, r7, #4
 8001526:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800152a:	2201      	movs	r2, #1
 800152c:	4803      	ldr	r0, [pc, #12]	@ (800153c <__io_putchar+0x20>)
 800152e:	f005 fc6a 	bl	8006e06 <HAL_UART_Transmit>
	return ch;
 8001532:	687b      	ldr	r3, [r7, #4]
}
 8001534:	4618      	mov	r0, r3
 8001536:	3708      	adds	r7, #8
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	20000c8c 	.word	0x20000c8c

08001540 <HAL_UART_RxCpltCallback>:
//	while (__HAL_TIM_GET_COUNTER(&htim2) < nus); //1us
//	__HAL_TIM_DISABLE(&htim2); //
//
//}
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
    uint8_t Byte;

    if(UartHandle->Instance==USART2)//??????
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a26      	ldr	r2, [pc, #152]	@ (80015e8 <HAL_UART_RxCpltCallback+0xa8>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d146      	bne.n	80015e0 <HAL_UART_RxCpltCallback+0xa0>
       {
           //
           Byte=g_uart_rx_byte;// ??
 8001552:	4b26      	ldr	r3, [pc, #152]	@ (80015ec <HAL_UART_RxCpltCallback+0xac>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	73fb      	strb	r3, [r7, #15]

   		if (g_uart_rx_index == 0) {
 8001558:	4b25      	ldr	r3, [pc, #148]	@ (80015f0 <HAL_UART_RxCpltCallback+0xb0>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d10d      	bne.n	800157c <HAL_UART_RxCpltCallback+0x3c>
   			if (Byte == MODBUS_FRAME_DEVICE_BYTE) {
 8001560:	7bfb      	ldrb	r3, [r7, #15]
 8001562:	2b01      	cmp	r3, #1
 8001564:	d137      	bne.n	80015d6 <HAL_UART_RxCpltCallback+0x96>
   				g_uart_rx_buffer[g_uart_rx_index++] = Byte;//?????? ? ?
 8001566:	4b22      	ldr	r3, [pc, #136]	@ (80015f0 <HAL_UART_RxCpltCallback+0xb0>)
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	1c5a      	adds	r2, r3, #1
 800156c:	b2d1      	uxtb	r1, r2
 800156e:	4a20      	ldr	r2, [pc, #128]	@ (80015f0 <HAL_UART_RxCpltCallback+0xb0>)
 8001570:	7011      	strb	r1, [r2, #0]
 8001572:	4619      	mov	r1, r3
 8001574:	4a1f      	ldr	r2, [pc, #124]	@ (80015f4 <HAL_UART_RxCpltCallback+0xb4>)
 8001576:	7bfb      	ldrb	r3, [r7, #15]
 8001578:	5453      	strb	r3, [r2, r1]
 800157a:	e02c      	b.n	80015d6 <HAL_UART_RxCpltCallback+0x96>
   			}
   		}
   		else if(g_uart_rx_index == 1){
 800157c:	4b1c      	ldr	r3, [pc, #112]	@ (80015f0 <HAL_UART_RxCpltCallback+0xb0>)
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	2b01      	cmp	r3, #1
 8001582:	d114      	bne.n	80015ae <HAL_UART_RxCpltCallback+0x6e>
   			if (Byte == MODBUS_FRAME_READ_BYTE || Byte == MODBUS_FRAME_WRITE_BYTE) {
 8001584:	7bfb      	ldrb	r3, [r7, #15]
 8001586:	2b03      	cmp	r3, #3
 8001588:	d002      	beq.n	8001590 <HAL_UART_RxCpltCallback+0x50>
 800158a:	7bfb      	ldrb	r3, [r7, #15]
 800158c:	2b10      	cmp	r3, #16
 800158e:	d10a      	bne.n	80015a6 <HAL_UART_RxCpltCallback+0x66>
   				g_uart_rx_buffer[g_uart_rx_index++] = Byte;//?????? ? ?
 8001590:	4b17      	ldr	r3, [pc, #92]	@ (80015f0 <HAL_UART_RxCpltCallback+0xb0>)
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	1c5a      	adds	r2, r3, #1
 8001596:	b2d1      	uxtb	r1, r2
 8001598:	4a15      	ldr	r2, [pc, #84]	@ (80015f0 <HAL_UART_RxCpltCallback+0xb0>)
 800159a:	7011      	strb	r1, [r2, #0]
 800159c:	4619      	mov	r1, r3
 800159e:	4a15      	ldr	r2, [pc, #84]	@ (80015f4 <HAL_UART_RxCpltCallback+0xb4>)
 80015a0:	7bfb      	ldrb	r3, [r7, #15]
 80015a2:	5453      	strb	r3, [r2, r1]
 80015a4:	e017      	b.n	80015d6 <HAL_UART_RxCpltCallback+0x96>
   			}
   			else{//CFG
   				g_uart_rx_index = 0;
 80015a6:	4b12      	ldr	r3, [pc, #72]	@ (80015f0 <HAL_UART_RxCpltCallback+0xb0>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	701a      	strb	r2, [r3, #0]
 80015ac:	e013      	b.n	80015d6 <HAL_UART_RxCpltCallback+0x96>
   			}
   		}
   		else {
   			g_uart_rx_buffer[g_uart_rx_index++] = Byte;
 80015ae:	4b10      	ldr	r3, [pc, #64]	@ (80015f0 <HAL_UART_RxCpltCallback+0xb0>)
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	1c5a      	adds	r2, r3, #1
 80015b4:	b2d1      	uxtb	r1, r2
 80015b6:	4a0e      	ldr	r2, [pc, #56]	@ (80015f0 <HAL_UART_RxCpltCallback+0xb0>)
 80015b8:	7011      	strb	r1, [r2, #0]
 80015ba:	4619      	mov	r1, r3
 80015bc:	4a0d      	ldr	r2, [pc, #52]	@ (80015f4 <HAL_UART_RxCpltCallback+0xb4>)
 80015be:	7bfb      	ldrb	r3, [r7, #15]
 80015c0:	5453      	strb	r3, [r2, r1]
   			if (g_uart_rx_index >= FRAME_RECEIVE_LENGTH) {
 80015c2:	4b0b      	ldr	r3, [pc, #44]	@ (80015f0 <HAL_UART_RxCpltCallback+0xb0>)
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	2b24      	cmp	r3, #36	@ 0x24
 80015c8:	d905      	bls.n	80015d6 <HAL_UART_RxCpltCallback+0x96>
   				g_uart_rx_index = 0;
 80015ca:	4b09      	ldr	r3, [pc, #36]	@ (80015f0 <HAL_UART_RxCpltCallback+0xb0>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	701a      	strb	r2, [r3, #0]
   				g_uart_frame_received = 1;
 80015d0:	4b09      	ldr	r3, [pc, #36]	@ (80015f8 <HAL_UART_RxCpltCallback+0xb8>)
 80015d2:	2201      	movs	r2, #1
 80015d4:	701a      	strb	r2, [r3, #0]
   		}




           HAL_UART_Receive_IT(&huart2, &g_uart_rx_byte, 1);
 80015d6:	2201      	movs	r2, #1
 80015d8:	4904      	ldr	r1, [pc, #16]	@ (80015ec <HAL_UART_RxCpltCallback+0xac>)
 80015da:	4808      	ldr	r0, [pc, #32]	@ (80015fc <HAL_UART_RxCpltCallback+0xbc>)
 80015dc:	f005 fca2 	bl	8006f24 <HAL_UART_Receive_IT>
       }



}
 80015e0:	bf00      	nop
 80015e2:	3710      	adds	r7, #16
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	40004400 	.word	0x40004400
 80015ec:	2000071b 	.word	0x2000071b
 80015f0:	20000719 	.word	0x20000719
 80015f4:	200006f4 	.word	0x200006f4
 80015f8:	2000071a 	.word	0x2000071a
 80015fc:	20000d20 	.word	0x20000d20

08001600 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
	static uint8_t Key=0;
	static uint8_t Key_Last=0;

	if(htim==&htim2){
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	4a71      	ldr	r2, [pc, #452]	@ (80017d0 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d125      	bne.n	800165c <HAL_TIM_PeriodElapsedCallback+0x5c>
		g_count++;
 8001610:	4b70      	ldr	r3, [pc, #448]	@ (80017d4 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8001612:	881b      	ldrh	r3, [r3, #0]
 8001614:	3301      	adds	r3, #1
 8001616:	b29a      	uxth	r2, r3
 8001618:	4b6e      	ldr	r3, [pc, #440]	@ (80017d4 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 800161a:	801a      	strh	r2, [r3, #0]
		HAL_TIM_Base_Stop(&htim2);
 800161c:	486c      	ldr	r0, [pc, #432]	@ (80017d0 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 800161e:	f003 ff00 	bl	8005422 <HAL_TIM_Base_Stop>
		if(HAL_COMP_GetOutputLevel(&hcomp1)==COMP_OUTPUT_LEVEL_HIGH){
 8001622:	486d      	ldr	r0, [pc, #436]	@ (80017d8 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001624:	f002 f870 	bl	8003708 <HAL_COMP_GetOutputLevel>
 8001628:	4603      	mov	r3, r0
 800162a:	2b01      	cmp	r3, #1
 800162c:	d109      	bne.n	8001642 <HAL_TIM_PeriodElapsedCallback+0x42>
			// AC ????????????
			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1,3500);
 800162e:	4b6b      	ldr	r3, [pc, #428]	@ (80017dc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f640 52ac 	movw	r2, #3500	@ 0xdac
 8001636:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2,0);
 8001638:	4b68      	ldr	r3, [pc, #416]	@ (80017dc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2200      	movs	r2, #0
 800163e:	639a      	str	r2, [r3, #56]	@ 0x38
 8001640:	e008      	b.n	8001654 <HAL_TIM_PeriodElapsedCallback+0x54>
//			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 3080);
//			HAL_DAC_Start(&hdac1,DAC_CHANNEL_1);//DAC1

		}
		else {
			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1,0);
 8001642:	4b66      	ldr	r3, [pc, #408]	@ (80017dc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	2200      	movs	r2, #0
 8001648:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2,3500);
 800164a:	4b64      	ldr	r3, [pc, #400]	@ (80017dc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f640 52ac 	movw	r2, #3500	@ 0xdac
 8001652:	639a      	str	r2, [r3, #56]	@ 0x38
////			//AC
//			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 3150);
//			HAL_DAC_Start(&hdac1,DAC_CHANNEL_1);//DAC1
		}
		g_time_last = g_time_now;
 8001654:	4b62      	ldr	r3, [pc, #392]	@ (80017e0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a62      	ldr	r2, [pc, #392]	@ (80017e4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 800165a:	6013      	str	r3, [r2, #0]
	}

    //
    if(htim == (&htim4))
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	4a62      	ldr	r2, [pc, #392]	@ (80017e8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001660:	4293      	cmp	r3, r2
 8001662:	f040 80b1 	bne.w	80017c8 <HAL_TIM_PeriodElapsedCallback+0x1c8>
    {
        Key = Get_KeyBoard();
 8001666:	f7ff fe45 	bl	80012f4 <Get_KeyBoard>
 800166a:	4603      	mov	r3, r0
 800166c:	461a      	mov	r2, r3
 800166e:	4b5f      	ldr	r3, [pc, #380]	@ (80017ec <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001670:	701a      	strb	r2, [r3, #0]
        if(Key != Key_Last)
 8001672:	4b5e      	ldr	r3, [pc, #376]	@ (80017ec <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001674:	781a      	ldrb	r2, [r3, #0]
 8001676:	4b5e      	ldr	r3, [pc, #376]	@ (80017f0 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	429a      	cmp	r2, r3
 800167c:	f000 80a0 	beq.w	80017c0 <HAL_TIM_PeriodElapsedCallback+0x1c0>
        {
            switch(Key)
 8001680:	4b5a      	ldr	r3, [pc, #360]	@ (80017ec <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	2b11      	cmp	r3, #17
 8001686:	f200 809b 	bhi.w	80017c0 <HAL_TIM_PeriodElapsedCallback+0x1c0>
 800168a:	a201      	add	r2, pc, #4	@ (adr r2, 8001690 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800168c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001690:	080017c1 	.word	0x080017c1
 8001694:	080016d9 	.word	0x080016d9
 8001698:	080016fd 	.word	0x080016fd
 800169c:	0800170b 	.word	0x0800170b
 80016a0:	08001723 	.word	0x08001723
 80016a4:	080017c1 	.word	0x080017c1
 80016a8:	080017c1 	.word	0x080017c1
 80016ac:	080017c1 	.word	0x080017c1
 80016b0:	080017c1 	.word	0x080017c1
 80016b4:	08001731 	.word	0x08001731
 80016b8:	08001771 	.word	0x08001771
 80016bc:	080017c1 	.word	0x080017c1
 80016c0:	080017c1 	.word	0x080017c1
 80016c4:	080017c1 	.word	0x080017c1
 80016c8:	080017c1 	.word	0x080017c1
 80016cc:	080017c1 	.word	0x080017c1
 80016d0:	080017c1 	.word	0x080017c1
 80016d4:	080017b1 	.word	0x080017b1
            {
                case 0: break;
                case 1:
                    if(g_level == 0)
 80016d8:	4b46      	ldr	r3, [pc, #280]	@ (80017f4 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d16e      	bne.n	80017be <HAL_TIM_PeriodElapsedCallback+0x1be>
                        g_suboption0 = (g_suboption0 +1)%4;
 80016e0:	4b45      	ldr	r3, [pc, #276]	@ (80017f8 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	3301      	adds	r3, #1
 80016e6:	425a      	negs	r2, r3
 80016e8:	f003 0303 	and.w	r3, r3, #3
 80016ec:	f002 0203 	and.w	r2, r2, #3
 80016f0:	bf58      	it	pl
 80016f2:	4253      	negpl	r3, r2
 80016f4:	b2da      	uxtb	r2, r3
 80016f6:	4b40      	ldr	r3, [pc, #256]	@ (80017f8 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 80016f8:	701a      	strb	r2, [r3, #0]
                    break;
 80016fa:	e060      	b.n	80017be <HAL_TIM_PeriodElapsedCallback+0x1be>
                case 2:
                    g_suboption0--;
 80016fc:	4b3e      	ldr	r3, [pc, #248]	@ (80017f8 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	3b01      	subs	r3, #1
 8001702:	b2da      	uxtb	r2, r3
 8001704:	4b3c      	ldr	r3, [pc, #240]	@ (80017f8 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001706:	701a      	strb	r2, [r3, #0]
                    if(g_suboption0<0)
                        g_suboption0 = 3;
                    break;
 8001708:	e05a      	b.n	80017c0 <HAL_TIM_PeriodElapsedCallback+0x1c0>
                case 3:
                    g_level = (g_level+1)%2; break;
 800170a:	4b3a      	ldr	r3, [pc, #232]	@ (80017f4 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	3301      	adds	r3, #1
 8001710:	2b00      	cmp	r3, #0
 8001712:	f003 0301 	and.w	r3, r3, #1
 8001716:	bfb8      	it	lt
 8001718:	425b      	neglt	r3, r3
 800171a:	b2da      	uxtb	r2, r3
 800171c:	4b35      	ldr	r3, [pc, #212]	@ (80017f4 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 800171e:	701a      	strb	r2, [r3, #0]
 8001720:	e04e      	b.n	80017c0 <HAL_TIM_PeriodElapsedCallback+0x1c0>
                case 4:
                    g_level --;
 8001722:	4b34      	ldr	r3, [pc, #208]	@ (80017f4 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	3b01      	subs	r3, #1
 8001728:	b2da      	uxtb	r2, r3
 800172a:	4b32      	ldr	r3, [pc, #200]	@ (80017f4 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 800172c:	701a      	strb	r2, [r3, #0]
                    if(g_level <0)
                        g_level = 1;
                    break;
 800172e:	e047      	b.n	80017c0 <HAL_TIM_PeriodElapsedCallback+0x1c0>
                case 9:
                    g_aim_voltage += 0.5;
 8001730:	4b32      	ldr	r3, [pc, #200]	@ (80017fc <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001732:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001736:	f04f 0200 	mov.w	r2, #0
 800173a:	4b31      	ldr	r3, [pc, #196]	@ (8001800 <HAL_TIM_PeriodElapsedCallback+0x200>)
 800173c:	f7fe fdde 	bl	80002fc <__adddf3>
 8001740:	4602      	mov	r2, r0
 8001742:	460b      	mov	r3, r1
 8001744:	492d      	ldr	r1, [pc, #180]	@ (80017fc <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001746:	e9c1 2300 	strd	r2, r3, [r1]
                    if(g_aim_voltage>35)
 800174a:	4b2c      	ldr	r3, [pc, #176]	@ (80017fc <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 800174c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001750:	f04f 0200 	mov.w	r2, #0
 8001754:	4b2b      	ldr	r3, [pc, #172]	@ (8001804 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001756:	f7ff fa17 	bl	8000b88 <__aeabi_dcmpgt>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d100      	bne.n	8001762 <HAL_TIM_PeriodElapsedCallback+0x162>
                        g_aim_voltage=1;
                    break;
 8001760:	e02e      	b.n	80017c0 <HAL_TIM_PeriodElapsedCallback+0x1c0>
                        g_aim_voltage=1;
 8001762:	4926      	ldr	r1, [pc, #152]	@ (80017fc <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001764:	f04f 0200 	mov.w	r2, #0
 8001768:	4b27      	ldr	r3, [pc, #156]	@ (8001808 <HAL_TIM_PeriodElapsedCallback+0x208>)
 800176a:	e9c1 2300 	strd	r2, r3, [r1]
                    break;
 800176e:	e027      	b.n	80017c0 <HAL_TIM_PeriodElapsedCallback+0x1c0>
                case 10:
                    g_aim_voltage -=0.5;
 8001770:	4b22      	ldr	r3, [pc, #136]	@ (80017fc <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001772:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001776:	f04f 0200 	mov.w	r2, #0
 800177a:	4b21      	ldr	r3, [pc, #132]	@ (8001800 <HAL_TIM_PeriodElapsedCallback+0x200>)
 800177c:	f7fe fdbc 	bl	80002f8 <__aeabi_dsub>
 8001780:	4602      	mov	r2, r0
 8001782:	460b      	mov	r3, r1
 8001784:	491d      	ldr	r1, [pc, #116]	@ (80017fc <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001786:	e9c1 2300 	strd	r2, r3, [r1]
                    if(g_aim_voltage<1)
 800178a:	4b1c      	ldr	r3, [pc, #112]	@ (80017fc <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 800178c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001790:	f04f 0200 	mov.w	r2, #0
 8001794:	4b1c      	ldr	r3, [pc, #112]	@ (8001808 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001796:	f7ff f9d9 	bl	8000b4c <__aeabi_dcmplt>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d100      	bne.n	80017a2 <HAL_TIM_PeriodElapsedCallback+0x1a2>
                        g_aim_voltage=35;
                    break;
 80017a0:	e00e      	b.n	80017c0 <HAL_TIM_PeriodElapsedCallback+0x1c0>
                        g_aim_voltage=35;
 80017a2:	4916      	ldr	r1, [pc, #88]	@ (80017fc <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 80017a4:	f04f 0200 	mov.w	r2, #0
 80017a8:	4b16      	ldr	r3, [pc, #88]	@ (8001804 <HAL_TIM_PeriodElapsedCallback+0x204>)
 80017aa:	e9c1 2300 	strd	r2, r3, [r1]
                    break;
 80017ae:	e007      	b.n	80017c0 <HAL_TIM_PeriodElapsedCallback+0x1c0>
                case 17:
                	g_pwm_start = ~ g_pwm_start;
 80017b0:	4b16      	ldr	r3, [pc, #88]	@ (800180c <HAL_TIM_PeriodElapsedCallback+0x20c>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	43db      	mvns	r3, r3
 80017b6:	b2da      	uxtb	r2, r3
 80017b8:	4b14      	ldr	r3, [pc, #80]	@ (800180c <HAL_TIM_PeriodElapsedCallback+0x20c>)
 80017ba:	701a      	strb	r2, [r3, #0]
//						HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_1);
//						HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
//						HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_2);
//                	}

                    break;
 80017bc:	e000      	b.n	80017c0 <HAL_TIM_PeriodElapsedCallback+0x1c0>
                    break;
 80017be:	bf00      	nop

            }

        }
       // menu_show(g_level, g_suboption0);
        Key_Last = Key;
 80017c0:	4b0a      	ldr	r3, [pc, #40]	@ (80017ec <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 80017c2:	781a      	ldrb	r2, [r3, #0]
 80017c4:	4b0a      	ldr	r3, [pc, #40]	@ (80017f0 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 80017c6:	701a      	strb	r2, [r3, #0]
    }
}
 80017c8:	bf00      	nop
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	20000bf4 	.word	0x20000bf4
 80017d4:	20000754 	.word	0x20000754
 80017d8:	2000071c 	.word	0x2000071c
 80017dc:	20000ba8 	.word	0x20000ba8
 80017e0:	2000075c 	.word	0x2000075c
 80017e4:	20000758 	.word	0x20000758
 80017e8:	20000c40 	.word	0x20000c40
 80017ec:	20000761 	.word	0x20000761
 80017f0:	20000762 	.word	0x20000762
 80017f4:	20000ba4 	.word	0x20000ba4
 80017f8:	20000ba5 	.word	0x20000ba5
 80017fc:	20000008 	.word	0x20000008
 8001800:	3fe00000 	.word	0x3fe00000
 8001804:	40418000 	.word	0x40418000
 8001808:	3ff00000 	.word	0x3ff00000
 800180c:	20000760 	.word	0x20000760

08001810 <HAL_COMP_TriggerCallback>:

void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp){
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
	if(hcomp==&hcomp1){
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	4a0d      	ldr	r2, [pc, #52]	@ (8001850 <HAL_COMP_TriggerCallback+0x40>)
 800181c:	4293      	cmp	r3, r2
 800181e:	d112      	bne.n	8001846 <HAL_COMP_TriggerCallback+0x36>
		g_time_now =  HAL_GetTick();
 8001820:	f001 fb72 	bl	8002f08 <HAL_GetTick>
 8001824:	4603      	mov	r3, r0
 8001826:	4a0b      	ldr	r2, [pc, #44]	@ (8001854 <HAL_COMP_TriggerCallback+0x44>)
 8001828:	6013      	str	r3, [r2, #0]
		if(g_time_now - g_time_last >= 8){
 800182a:	4b0a      	ldr	r3, [pc, #40]	@ (8001854 <HAL_COMP_TriggerCallback+0x44>)
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	4b0a      	ldr	r3, [pc, #40]	@ (8001858 <HAL_COMP_TriggerCallback+0x48>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	1ad3      	subs	r3, r2, r3
 8001834:	2b07      	cmp	r3, #7
 8001836:	d906      	bls.n	8001846 <HAL_COMP_TriggerCallback+0x36>
			__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001838:	4b08      	ldr	r3, [pc, #32]	@ (800185c <HAL_COMP_TriggerCallback+0x4c>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2200      	movs	r2, #0
 800183e:	625a      	str	r2, [r3, #36]	@ 0x24
			HAL_TIM_Base_Start_IT(&htim2);
 8001840:	4806      	ldr	r0, [pc, #24]	@ (800185c <HAL_COMP_TriggerCallback+0x4c>)
 8001842:	f003 fe15 	bl	8005470 <HAL_TIM_Base_Start_IT>

		}
	}
}
 8001846:	bf00      	nop
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	2000071c 	.word	0x2000071c
 8001854:	2000075c 	.word	0x2000075c
 8001858:	20000758 	.word	0x20000758
 800185c:	20000bf4 	.word	0x20000bf4

08001860 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001866:	f001 faea 	bl	8002e3e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800186a:	f000 f867 	bl	800193c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800186e:	f7ff fc85 	bl	800117c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001872:	f000 ff63 	bl	800273c <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8001876:	f000 fd5d 	bl	8002334 <MX_TIM1_Init>
  MX_COMP1_Init();
 800187a:	f7ff fb95 	bl	8000fa8 <MX_COMP1_Init>
  MX_DAC1_Init();
 800187e:	f7ff fc05 	bl	800108c <MX_DAC1_Init>
  MX_TIM4_Init();
 8001882:	f000 fe45 	bl	8002510 <MX_TIM4_Init>
  MX_TIM2_Init();
 8001886:	f000 fdf5 	bl	8002474 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800188a:	f000 ffa3 	bl	80027d4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	OLED_Init();//OLED?????????????????????????????????????
 800188e:	f000 fafd 	bl	8001e8c <OLED_Init>

	HAL_UARTEx_ReceiveToIdle_IT(&huart1, g_vofa_rx_buffer, VOFA_FRAME_RECEIVE_MAX_LENGTH);
 8001892:	2228      	movs	r2, #40	@ 0x28
 8001894:	491f      	ldr	r1, [pc, #124]	@ (8001914 <main+0xb4>)
 8001896:	4820      	ldr	r0, [pc, #128]	@ (8001918 <main+0xb8>)
 8001898:	f007 fb59 	bl	8008f4e <HAL_UARTEx_ReceiveToIdle_IT>
	HAL_UART_Receive_IT(&huart2, &g_uart_rx_byte, 1); //modbus
 800189c:	2201      	movs	r2, #1
 800189e:	491f      	ldr	r1, [pc, #124]	@ (800191c <main+0xbc>)
 80018a0:	481f      	ldr	r0, [pc, #124]	@ (8001920 <main+0xc0>)
 80018a2:	f005 fb3f 	bl	8006f24 <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim4);//??????????????????????????????
 80018a6:	481f      	ldr	r0, [pc, #124]	@ (8001924 <main+0xc4>)
 80018a8:	f003 fde2 	bl	8005470 <HAL_TIM_Base_Start_IT>


	//DAC+????????????????????????????????????????

	uint32_t VOLTAGE_COMP=0;
 80018ac:	2300      	movs	r3, #0
 80018ae:	607b      	str	r3, [r7, #4]
	HAL_COMP_Start(&hcomp1);//????????????????????????????????????????1
 80018b0:	481d      	ldr	r0, [pc, #116]	@ (8001928 <main+0xc8>)
 80018b2:	f001 fe6d 	bl	8003590 <HAL_COMP_Start>
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 3140);//DAC2.51V  3114
 80018b6:	f640 4344 	movw	r3, #3140	@ 0xc44
 80018ba:	2200      	movs	r2, #0
 80018bc:	2100      	movs	r1, #0
 80018be:	481b      	ldr	r0, [pc, #108]	@ (800192c <main+0xcc>)
 80018c0:	f002 f8d0 	bl	8003a64 <HAL_DAC_SetValue>
	HAL_DAC_Start(&hdac1,DAC_CHANNEL_1);//DAC1
 80018c4:	2100      	movs	r1, #0
 80018c6:	4819      	ldr	r0, [pc, #100]	@ (800192c <main+0xcc>)
 80018c8:	f002 f860 	bl	800398c <HAL_DAC_Start>
	HAL_Delay(1);
 80018cc:	2001      	movs	r0, #1
 80018ce:	f001 fb27 	bl	8002f20 <HAL_Delay>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80018d2:	2100      	movs	r1, #0
 80018d4:	4816      	ldr	r0, [pc, #88]	@ (8001930 <main+0xd0>)
 80018d6:	f003 fe9b 	bl	8005610 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_1);
 80018da:	2100      	movs	r1, #0
 80018dc:	4814      	ldr	r0, [pc, #80]	@ (8001930 <main+0xd0>)
 80018de:	f004 ffeb 	bl	80068b8 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80018e2:	2104      	movs	r1, #4
 80018e4:	4812      	ldr	r0, [pc, #72]	@ (8001930 <main+0xd0>)
 80018e6:	f003 fe93 	bl	8005610 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_2);
 80018ea:	2104      	movs	r1, #4
 80018ec:	4810      	ldr	r0, [pc, #64]	@ (8001930 <main+0xd0>)
 80018ee:	f004 ffe3 	bl	80068b8 <HAL_TIMEx_PWMN_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	g_count=0;
 80018f2:	4b10      	ldr	r3, [pc, #64]	@ (8001934 <main+0xd4>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	801a      	strh	r2, [r3, #0]
    /* USER CODE BEGIN 3 */

//		Show_AC_Param();


		OLED_Printf(0, 28, 16, "count=%d",g_count);
 80018f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001934 <main+0xd4>)
 80018fa:	881b      	ldrh	r3, [r3, #0]
 80018fc:	9300      	str	r3, [sp, #0]
 80018fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001938 <main+0xd8>)
 8001900:	2210      	movs	r2, #16
 8001902:	211c      	movs	r1, #28
 8001904:	2000      	movs	r0, #0
 8001906:	f000 f869 	bl	80019dc <OLED_Printf>
		OLED_Reflash();
 800190a:	f000 fa29 	bl	8001d60 <OLED_Reflash>
		OLED_Printf(0, 28, 16, "count=%d",g_count);
 800190e:	bf00      	nop
 8001910:	e7f2      	b.n	80018f8 <main+0x98>
 8001912:	bf00      	nop
 8001914:	20000db4 	.word	0x20000db4
 8001918:	20000c8c 	.word	0x20000c8c
 800191c:	2000071b 	.word	0x2000071b
 8001920:	20000d20 	.word	0x20000d20
 8001924:	20000c40 	.word	0x20000c40
 8001928:	2000071c 	.word	0x2000071c
 800192c:	20000740 	.word	0x20000740
 8001930:	20000ba8 	.word	0x20000ba8
 8001934:	20000754 	.word	0x20000754
 8001938:	0800ff70 	.word	0x0800ff70

0800193c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b094      	sub	sp, #80	@ 0x50
 8001940:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001942:	f107 0318 	add.w	r3, r7, #24
 8001946:	2238      	movs	r2, #56	@ 0x38
 8001948:	2100      	movs	r1, #0
 800194a:	4618      	mov	r0, r3
 800194c:	f008 feda 	bl	800a704 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001950:	1d3b      	adds	r3, r7, #4
 8001952:	2200      	movs	r2, #0
 8001954:	601a      	str	r2, [r3, #0]
 8001956:	605a      	str	r2, [r3, #4]
 8001958:	609a      	str	r2, [r3, #8]
 800195a:	60da      	str	r2, [r3, #12]
 800195c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800195e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001962:	f002 fcd7 	bl	8004314 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001966:	2301      	movs	r3, #1
 8001968:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800196a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800196e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001970:	2302      	movs	r3, #2
 8001972:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001974:	2303      	movs	r3, #3
 8001976:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001978:	2301      	movs	r3, #1
 800197a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 35;
 800197c:	2323      	movs	r3, #35	@ 0x23
 800197e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001980:	2302      	movs	r3, #2
 8001982:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001984:	2302      	movs	r3, #2
 8001986:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001988:	2302      	movs	r3, #2
 800198a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800198c:	f107 0318 	add.w	r3, r7, #24
 8001990:	4618      	mov	r0, r3
 8001992:	f002 fd73 	bl	800447c <HAL_RCC_OscConfig>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <SystemClock_Config+0x64>
  {
    Error_Handler();
 800199c:	f000 f818 	bl	80019d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019a0:	230f      	movs	r3, #15
 80019a2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019a4:	2303      	movs	r3, #3
 80019a6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019a8:	2300      	movs	r3, #0
 80019aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019ac:	2300      	movs	r3, #0
 80019ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019b0:	2300      	movs	r3, #0
 80019b2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80019b4:	1d3b      	adds	r3, r7, #4
 80019b6:	2104      	movs	r1, #4
 80019b8:	4618      	mov	r0, r3
 80019ba:	f003 f871 	bl	8004aa0 <HAL_RCC_ClockConfig>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80019c4:	f000 f804 	bl	80019d0 <Error_Handler>
  }
}
 80019c8:	bf00      	nop
 80019ca:	3750      	adds	r7, #80	@ 0x50
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}

080019d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019d4:	b672      	cpsid	i
}
 80019d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80019d8:	bf00      	nop
 80019da:	e7fd      	b.n	80019d8 <Error_Handler+0x8>

080019dc <OLED_Printf>:

}


//OLEDprintf
void OLED_Printf(int16_t x, int16_t y, uint8_t size, const char *pFormat, ...) {
 80019dc:	b408      	push	{r3}
 80019de:	b580      	push	{r7, lr}
 80019e0:	b09f      	sub	sp, #124	@ 0x7c
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	4603      	mov	r3, r0
 80019e6:	80fb      	strh	r3, [r7, #6]
 80019e8:	460b      	mov	r3, r1
 80019ea:	80bb      	strh	r3, [r7, #4]
 80019ec:	4613      	mov	r3, r2
 80019ee:	70fb      	strb	r3, [r7, #3]
    char pStr[100] = {'\0'};
 80019f0:	2300      	movs	r3, #0
 80019f2:	613b      	str	r3, [r7, #16]
 80019f4:	f107 0314 	add.w	r3, r7, #20
 80019f8:	2260      	movs	r2, #96	@ 0x60
 80019fa:	2100      	movs	r1, #0
 80019fc:	4618      	mov	r0, r3
 80019fe:	f008 fe81 	bl	800a704 <memset>
    va_list ap;

    va_start(ap, pFormat);
 8001a02:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001a06:	60fb      	str	r3, [r7, #12]
    vsprintf((char *)pStr, pFormat, ap);
 8001a08:	f107 0310 	add.w	r3, r7, #16
 8001a0c:	68fa      	ldr	r2, [r7, #12]
 8001a0e:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8001a12:	4618      	mov	r0, r3
 8001a14:	f008 fe6c 	bl	800a6f0 <vsprintf>
    va_end(ap);

    uint8_t i = 0;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    while (pStr[i] != '\0' && x < OLED_WIDTH && y < OLED_HIGH) {
 8001a1e:	e015      	b.n	8001a4c <OLED_Printf+0x70>
        OLED_ShowChar(x, y, size, pStr[i]);
 8001a20:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001a24:	3378      	adds	r3, #120	@ 0x78
 8001a26:	443b      	add	r3, r7
 8001a28:	f813 3c68 	ldrb.w	r3, [r3, #-104]
 8001a2c:	78fa      	ldrb	r2, [r7, #3]
 8001a2e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001a32:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001a36:	f000 f821 	bl	8001a7c <OLED_ShowChar>
        x += 8;
 8001a3a:	88fb      	ldrh	r3, [r7, #6]
 8001a3c:	3308      	adds	r3, #8
 8001a3e:	b29b      	uxth	r3, r3
 8001a40:	80fb      	strh	r3, [r7, #6]
        i++;
 8001a42:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001a46:	3301      	adds	r3, #1
 8001a48:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    while (pStr[i] != '\0' && x < OLED_WIDTH && y < OLED_HIGH) {
 8001a4c:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001a50:	3378      	adds	r3, #120	@ 0x78
 8001a52:	443b      	add	r3, r7
 8001a54:	f813 3c68 	ldrb.w	r3, [r3, #-104]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d007      	beq.n	8001a6c <OLED_Printf+0x90>
 8001a5c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a60:	2b7f      	cmp	r3, #127	@ 0x7f
 8001a62:	dc03      	bgt.n	8001a6c <OLED_Printf+0x90>
 8001a64:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001a68:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a6a:	ddd9      	ble.n	8001a20 <OLED_Printf+0x44>
    }
}
 8001a6c:	bf00      	nop
 8001a6e:	377c      	adds	r7, #124	@ 0x7c
 8001a70:	46bd      	mov	sp, r7
 8001a72:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001a76:	b001      	add	sp, #4
 8001a78:	4770      	bx	lr
	...

08001a7c <OLED_ShowChar>:



// ,+++C51
void OLED_ShowChar(int16_t x, int16_t y, TextSize size, uint8_t chr)
{
 8001a7c:	b490      	push	{r4, r7}
 8001a7e:	b084      	sub	sp, #16
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4604      	mov	r4, r0
 8001a84:	4608      	mov	r0, r1
 8001a86:	4611      	mov	r1, r2
 8001a88:	461a      	mov	r2, r3
 8001a8a:	4623      	mov	r3, r4
 8001a8c:	80fb      	strh	r3, [r7, #6]
 8001a8e:	4603      	mov	r3, r0
 8001a90:	80bb      	strh	r3, [r7, #4]
 8001a92:	460b      	mov	r3, r1
 8001a94:	70fb      	strb	r3, [r7, #3]
 8001a96:	4613      	mov	r3, r2
 8001a98:	70bb      	strb	r3, [r7, #2]
	//
	if((chr>= ' ') && (chr <= '~'))
 8001a9a:	78bb      	ldrb	r3, [r7, #2]
 8001a9c:	2b1f      	cmp	r3, #31
 8001a9e:	f240 8153 	bls.w	8001d48 <OLED_ShowChar+0x2cc>
 8001aa2:	78bb      	ldrb	r3, [r7, #2]
 8001aa4:	2b7e      	cmp	r3, #126	@ 0x7e
 8001aa6:	f200 814f 	bhi.w	8001d48 <OLED_ShowChar+0x2cc>
	{
	    chr -= ' '; // 
 8001aaa:	78bb      	ldrb	r3, [r7, #2]
 8001aac:	3b20      	subs	r3, #32
 8001aae:	70bb      	strb	r3, [r7, #2]


        	//
        	uint8_t col;
    	    //  8x16 
    	    if (size == OLED_FONT_8x16)
 8001ab0:	78fb      	ldrb	r3, [r7, #3]
 8001ab2:	2b10      	cmp	r3, #16
 8001ab4:	f040 80b3 	bne.w	8001c1e <OLED_ShowChar+0x1a2>
    	    {
    	    	//
    	    	for (uint8_t drow = 0; drow <2; drow++)
 8001ab8:	2300      	movs	r3, #0
 8001aba:	73fb      	strb	r3, [r7, #15]
 8001abc:	e0aa      	b.n	8001c14 <OLED_ShowChar+0x198>
    	    	{
    				for (uint8_t dx = 0; dx < 8; dx++)
 8001abe:	2300      	movs	r3, #0
 8001ac0:	73bb      	strb	r3, [r7, #14]
 8001ac2:	e0a0      	b.n	8001c06 <OLED_ShowChar+0x18a>
    					{
    						for (uint8_t dy = 0; dy < 8; dy++)
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	737b      	strb	r3, [r7, #13]
 8001ac8:	e096      	b.n	8001bf8 <OLED_ShowChar+0x17c>
    						{
    							//
    							 if (((x+dx) < OLED_WIDTH) && ((x+dx) >=0) &&  ((y+dy+8*drow) < OLED_HIGH) && ((y+dy+8*drow)>=0))
 8001aca:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001ace:	7bbb      	ldrb	r3, [r7, #14]
 8001ad0:	4413      	add	r3, r2
 8001ad2:	2b7f      	cmp	r3, #127	@ 0x7f
 8001ad4:	f300 808d 	bgt.w	8001bf2 <OLED_ShowChar+0x176>
 8001ad8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001adc:	7bbb      	ldrb	r3, [r7, #14]
 8001ade:	4413      	add	r3, r2
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	f2c0 8086 	blt.w	8001bf2 <OLED_ShowChar+0x176>
 8001ae6:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001aea:	7b7b      	ldrb	r3, [r7, #13]
 8001aec:	441a      	add	r2, r3
 8001aee:	7bfb      	ldrb	r3, [r7, #15]
 8001af0:	00db      	lsls	r3, r3, #3
 8001af2:	4413      	add	r3, r2
 8001af4:	2b3f      	cmp	r3, #63	@ 0x3f
 8001af6:	dc7c      	bgt.n	8001bf2 <OLED_ShowChar+0x176>
 8001af8:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001afc:	7b7b      	ldrb	r3, [r7, #13]
 8001afe:	441a      	add	r2, r3
 8001b00:	7bfb      	ldrb	r3, [r7, #15]
 8001b02:	00db      	lsls	r3, r3, #3
 8001b04:	4413      	add	r3, r2
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	db73      	blt.n	8001bf2 <OLED_ShowChar+0x176>
    							{
    								col = Char_16[chr][dx+8*drow];
 8001b0a:	78ba      	ldrb	r2, [r7, #2]
 8001b0c:	7bb9      	ldrb	r1, [r7, #14]
 8001b0e:	7bfb      	ldrb	r3, [r7, #15]
 8001b10:	00db      	lsls	r3, r3, #3
 8001b12:	440b      	add	r3, r1
 8001b14:	498f      	ldr	r1, [pc, #572]	@ (8001d54 <OLED_ShowChar+0x2d8>)
 8001b16:	0112      	lsls	r2, r2, #4
 8001b18:	440a      	add	r2, r1
 8001b1a:	4413      	add	r3, r2
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	72bb      	strb	r3, [r7, #10]
    								if((col & (0x01 << dy))>0)
 8001b20:	7aba      	ldrb	r2, [r7, #10]
 8001b22:	7b7b      	ldrb	r3, [r7, #13]
 8001b24:	2101      	movs	r1, #1
 8001b26:	fa01 f303 	lsl.w	r3, r1, r3
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	dd2f      	ble.n	8001b90 <OLED_ShowChar+0x114>
    								{
    									OLED_GRAM[(y+dy+8*drow)/8][x+dx] |= (0x01 << ((y+dy+8*drow)%8)) ;
 8001b30:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001b34:	7b7b      	ldrb	r3, [r7, #13]
 8001b36:	441a      	add	r2, r3
 8001b38:	7bfb      	ldrb	r3, [r7, #15]
 8001b3a:	00db      	lsls	r3, r3, #3
 8001b3c:	4413      	add	r3, r2
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	da00      	bge.n	8001b44 <OLED_ShowChar+0xc8>
 8001b42:	3307      	adds	r3, #7
 8001b44:	10db      	asrs	r3, r3, #3
 8001b46:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001b4a:	7bba      	ldrb	r2, [r7, #14]
 8001b4c:	440a      	add	r2, r1
 8001b4e:	4882      	ldr	r0, [pc, #520]	@ (8001d58 <OLED_ShowChar+0x2dc>)
 8001b50:	01d9      	lsls	r1, r3, #7
 8001b52:	4401      	add	r1, r0
 8001b54:	440a      	add	r2, r1
 8001b56:	7812      	ldrb	r2, [r2, #0]
 8001b58:	b251      	sxtb	r1, r2
 8001b5a:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8001b5e:	7b7a      	ldrb	r2, [r7, #13]
 8001b60:	4410      	add	r0, r2
 8001b62:	7bfa      	ldrb	r2, [r7, #15]
 8001b64:	00d2      	lsls	r2, r2, #3
 8001b66:	4402      	add	r2, r0
 8001b68:	f002 0207 	and.w	r2, r2, #7
 8001b6c:	2001      	movs	r0, #1
 8001b6e:	fa00 f202 	lsl.w	r2, r0, r2
 8001b72:	b252      	sxtb	r2, r2
 8001b74:	430a      	orrs	r2, r1
 8001b76:	b250      	sxtb	r0, r2
 8001b78:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001b7c:	7bba      	ldrb	r2, [r7, #14]
 8001b7e:	440a      	add	r2, r1
 8001b80:	b2c0      	uxtb	r0, r0
 8001b82:	4975      	ldr	r1, [pc, #468]	@ (8001d58 <OLED_ShowChar+0x2dc>)
 8001b84:	01db      	lsls	r3, r3, #7
 8001b86:	440b      	add	r3, r1
 8001b88:	4413      	add	r3, r2
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	701a      	strb	r2, [r3, #0]
 8001b8e:	e030      	b.n	8001bf2 <OLED_ShowChar+0x176>
    								}
    								else
    								{
    						            //  0
    									OLED_GRAM[(y+dy+8*drow)/8][x+dx] &= ~(0x01 << ((y+dy+8*drow)%8));
 8001b90:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001b94:	7b7b      	ldrb	r3, [r7, #13]
 8001b96:	441a      	add	r2, r3
 8001b98:	7bfb      	ldrb	r3, [r7, #15]
 8001b9a:	00db      	lsls	r3, r3, #3
 8001b9c:	4413      	add	r3, r2
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	da00      	bge.n	8001ba4 <OLED_ShowChar+0x128>
 8001ba2:	3307      	adds	r3, #7
 8001ba4:	10db      	asrs	r3, r3, #3
 8001ba6:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001baa:	7bba      	ldrb	r2, [r7, #14]
 8001bac:	440a      	add	r2, r1
 8001bae:	486a      	ldr	r0, [pc, #424]	@ (8001d58 <OLED_ShowChar+0x2dc>)
 8001bb0:	01d9      	lsls	r1, r3, #7
 8001bb2:	4401      	add	r1, r0
 8001bb4:	440a      	add	r2, r1
 8001bb6:	7812      	ldrb	r2, [r2, #0]
 8001bb8:	b251      	sxtb	r1, r2
 8001bba:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8001bbe:	7b7a      	ldrb	r2, [r7, #13]
 8001bc0:	4410      	add	r0, r2
 8001bc2:	7bfa      	ldrb	r2, [r7, #15]
 8001bc4:	00d2      	lsls	r2, r2, #3
 8001bc6:	4402      	add	r2, r0
 8001bc8:	f002 0207 	and.w	r2, r2, #7
 8001bcc:	2001      	movs	r0, #1
 8001bce:	fa00 f202 	lsl.w	r2, r0, r2
 8001bd2:	b252      	sxtb	r2, r2
 8001bd4:	43d2      	mvns	r2, r2
 8001bd6:	b252      	sxtb	r2, r2
 8001bd8:	400a      	ands	r2, r1
 8001bda:	b250      	sxtb	r0, r2
 8001bdc:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001be0:	7bba      	ldrb	r2, [r7, #14]
 8001be2:	440a      	add	r2, r1
 8001be4:	b2c0      	uxtb	r0, r0
 8001be6:	495c      	ldr	r1, [pc, #368]	@ (8001d58 <OLED_ShowChar+0x2dc>)
 8001be8:	01db      	lsls	r3, r3, #7
 8001bea:	440b      	add	r3, r1
 8001bec:	4413      	add	r3, r2
 8001bee:	4602      	mov	r2, r0
 8001bf0:	701a      	strb	r2, [r3, #0]
    						for (uint8_t dy = 0; dy < 8; dy++)
 8001bf2:	7b7b      	ldrb	r3, [r7, #13]
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	737b      	strb	r3, [r7, #13]
 8001bf8:	7b7b      	ldrb	r3, [r7, #13]
 8001bfa:	2b07      	cmp	r3, #7
 8001bfc:	f67f af65 	bls.w	8001aca <OLED_ShowChar+0x4e>
    				for (uint8_t dx = 0; dx < 8; dx++)
 8001c00:	7bbb      	ldrb	r3, [r7, #14]
 8001c02:	3301      	adds	r3, #1
 8001c04:	73bb      	strb	r3, [r7, #14]
 8001c06:	7bbb      	ldrb	r3, [r7, #14]
 8001c08:	2b07      	cmp	r3, #7
 8001c0a:	f67f af5b 	bls.w	8001ac4 <OLED_ShowChar+0x48>
    	    	for (uint8_t drow = 0; drow <2; drow++)
 8001c0e:	7bfb      	ldrb	r3, [r7, #15]
 8001c10:	3301      	adds	r3, #1
 8001c12:	73fb      	strb	r3, [r7, #15]
 8001c14:	7bfb      	ldrb	r3, [r7, #15]
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	f67f af51 	bls.w	8001abe <OLED_ShowChar+0x42>


    }


}
 8001c1c:	e094      	b.n	8001d48 <OLED_ShowChar+0x2cc>
    	    else if(size == OLED_FONT_8x8) //  8x8 
 8001c1e:	78fb      	ldrb	r3, [r7, #3]
 8001c20:	2b08      	cmp	r3, #8
 8001c22:	f040 8091 	bne.w	8001d48 <OLED_ShowChar+0x2cc>
				for (uint8_t dx = 0; dx < 8; dx++)
 8001c26:	2300      	movs	r3, #0
 8001c28:	733b      	strb	r3, [r7, #12]
 8001c2a:	e089      	b.n	8001d40 <OLED_ShowChar+0x2c4>
					for (uint8_t dy = 0; dy < 8; dy++)
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	72fb      	strb	r3, [r7, #11]
 8001c30:	e07f      	b.n	8001d32 <OLED_ShowChar+0x2b6>
						if (((x+dx) < OLED_WIDTH) && ((x+dx) >=0) &&  ((y+dy) < OLED_HIGH) && ((y+dy)>=0))
 8001c32:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001c36:	7b3b      	ldrb	r3, [r7, #12]
 8001c38:	4413      	add	r3, r2
 8001c3a:	2b7f      	cmp	r3, #127	@ 0x7f
 8001c3c:	dc76      	bgt.n	8001d2c <OLED_ShowChar+0x2b0>
 8001c3e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001c42:	7b3b      	ldrb	r3, [r7, #12]
 8001c44:	4413      	add	r3, r2
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	db70      	blt.n	8001d2c <OLED_ShowChar+0x2b0>
 8001c4a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001c4e:	7afb      	ldrb	r3, [r7, #11]
 8001c50:	4413      	add	r3, r2
 8001c52:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c54:	dc6a      	bgt.n	8001d2c <OLED_ShowChar+0x2b0>
 8001c56:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001c5a:	7afb      	ldrb	r3, [r7, #11]
 8001c5c:	4413      	add	r3, r2
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	db64      	blt.n	8001d2c <OLED_ShowChar+0x2b0>
							col = Char_8[chr][dx];
 8001c62:	78ba      	ldrb	r2, [r7, #2]
 8001c64:	7b3b      	ldrb	r3, [r7, #12]
 8001c66:	493d      	ldr	r1, [pc, #244]	@ (8001d5c <OLED_ShowChar+0x2e0>)
 8001c68:	00d2      	lsls	r2, r2, #3
 8001c6a:	440a      	add	r2, r1
 8001c6c:	4413      	add	r3, r2
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	72bb      	strb	r3, [r7, #10]
							if((col & (0x01 << dy))>0)
 8001c72:	7aba      	ldrb	r2, [r7, #10]
 8001c74:	7afb      	ldrb	r3, [r7, #11]
 8001c76:	2101      	movs	r1, #1
 8001c78:	fa01 f303 	lsl.w	r3, r1, r3
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	dd29      	ble.n	8001cd6 <OLED_ShowChar+0x25a>
								OLED_GRAM[(y+dy)/8][x+dx] |= (0x01 << ((y+dy)%8)) ;
 8001c82:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001c86:	7afb      	ldrb	r3, [r7, #11]
 8001c88:	4413      	add	r3, r2
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	da00      	bge.n	8001c90 <OLED_ShowChar+0x214>
 8001c8e:	3307      	adds	r3, #7
 8001c90:	10db      	asrs	r3, r3, #3
 8001c92:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001c96:	7b3a      	ldrb	r2, [r7, #12]
 8001c98:	440a      	add	r2, r1
 8001c9a:	482f      	ldr	r0, [pc, #188]	@ (8001d58 <OLED_ShowChar+0x2dc>)
 8001c9c:	01d9      	lsls	r1, r3, #7
 8001c9e:	4401      	add	r1, r0
 8001ca0:	440a      	add	r2, r1
 8001ca2:	7812      	ldrb	r2, [r2, #0]
 8001ca4:	b251      	sxtb	r1, r2
 8001ca6:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8001caa:	7afa      	ldrb	r2, [r7, #11]
 8001cac:	4402      	add	r2, r0
 8001cae:	f002 0207 	and.w	r2, r2, #7
 8001cb2:	2001      	movs	r0, #1
 8001cb4:	fa00 f202 	lsl.w	r2, r0, r2
 8001cb8:	b252      	sxtb	r2, r2
 8001cba:	430a      	orrs	r2, r1
 8001cbc:	b250      	sxtb	r0, r2
 8001cbe:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001cc2:	7b3a      	ldrb	r2, [r7, #12]
 8001cc4:	440a      	add	r2, r1
 8001cc6:	b2c0      	uxtb	r0, r0
 8001cc8:	4923      	ldr	r1, [pc, #140]	@ (8001d58 <OLED_ShowChar+0x2dc>)
 8001cca:	01db      	lsls	r3, r3, #7
 8001ccc:	440b      	add	r3, r1
 8001cce:	4413      	add	r3, r2
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	701a      	strb	r2, [r3, #0]
 8001cd4:	e02a      	b.n	8001d2c <OLED_ShowChar+0x2b0>
								OLED_GRAM[(y+dy)/8][x+dx] &= ~(0x01 << ((y+dy)%8));
 8001cd6:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001cda:	7afb      	ldrb	r3, [r7, #11]
 8001cdc:	4413      	add	r3, r2
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	da00      	bge.n	8001ce4 <OLED_ShowChar+0x268>
 8001ce2:	3307      	adds	r3, #7
 8001ce4:	10db      	asrs	r3, r3, #3
 8001ce6:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001cea:	7b3a      	ldrb	r2, [r7, #12]
 8001cec:	440a      	add	r2, r1
 8001cee:	481a      	ldr	r0, [pc, #104]	@ (8001d58 <OLED_ShowChar+0x2dc>)
 8001cf0:	01d9      	lsls	r1, r3, #7
 8001cf2:	4401      	add	r1, r0
 8001cf4:	440a      	add	r2, r1
 8001cf6:	7812      	ldrb	r2, [r2, #0]
 8001cf8:	b251      	sxtb	r1, r2
 8001cfa:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8001cfe:	7afa      	ldrb	r2, [r7, #11]
 8001d00:	4402      	add	r2, r0
 8001d02:	f002 0207 	and.w	r2, r2, #7
 8001d06:	2001      	movs	r0, #1
 8001d08:	fa00 f202 	lsl.w	r2, r0, r2
 8001d0c:	b252      	sxtb	r2, r2
 8001d0e:	43d2      	mvns	r2, r2
 8001d10:	b252      	sxtb	r2, r2
 8001d12:	400a      	ands	r2, r1
 8001d14:	b250      	sxtb	r0, r2
 8001d16:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001d1a:	7b3a      	ldrb	r2, [r7, #12]
 8001d1c:	440a      	add	r2, r1
 8001d1e:	b2c0      	uxtb	r0, r0
 8001d20:	490d      	ldr	r1, [pc, #52]	@ (8001d58 <OLED_ShowChar+0x2dc>)
 8001d22:	01db      	lsls	r3, r3, #7
 8001d24:	440b      	add	r3, r1
 8001d26:	4413      	add	r3, r2
 8001d28:	4602      	mov	r2, r0
 8001d2a:	701a      	strb	r2, [r3, #0]
					for (uint8_t dy = 0; dy < 8; dy++)
 8001d2c:	7afb      	ldrb	r3, [r7, #11]
 8001d2e:	3301      	adds	r3, #1
 8001d30:	72fb      	strb	r3, [r7, #11]
 8001d32:	7afb      	ldrb	r3, [r7, #11]
 8001d34:	2b07      	cmp	r3, #7
 8001d36:	f67f af7c 	bls.w	8001c32 <OLED_ShowChar+0x1b6>
				for (uint8_t dx = 0; dx < 8; dx++)
 8001d3a:	7b3b      	ldrb	r3, [r7, #12]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	733b      	strb	r3, [r7, #12]
 8001d40:	7b3b      	ldrb	r3, [r7, #12]
 8001d42:	2b07      	cmp	r3, #7
 8001d44:	f67f af72 	bls.w	8001c2c <OLED_ShowChar+0x1b0>
}
 8001d48:	bf00      	nop
 8001d4a:	3710      	adds	r7, #16
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bc90      	pop	{r4, r7}
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	0800fffc 	.word	0x0800fffc
 8001d58:	20000764 	.word	0x20000764
 8001d5c:	080105ec 	.word	0x080105ec

08001d60 <OLED_Reflash>:


/*************************GRAM********************************************/
//OLED
void OLED_Reflash(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
	static uint8_t init_flag=0;
    static uint32_t lastTick = 0;
    static uint32_t frameCount = 0;

    if(init_flag==0)
 8001d66:	4b30      	ldr	r3, [pc, #192]	@ (8001e28 <OLED_Reflash+0xc8>)
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d107      	bne.n	8001d7e <OLED_Reflash+0x1e>
    {
    	//lastTick
    	lastTick = HAL_GetTick();
 8001d6e:	f001 f8cb 	bl	8002f08 <HAL_GetTick>
 8001d72:	4603      	mov	r3, r0
 8001d74:	4a2d      	ldr	r2, [pc, #180]	@ (8001e2c <OLED_Reflash+0xcc>)
 8001d76:	6013      	str	r3, [r2, #0]
    	init_flag=1;
 8001d78:	4b2b      	ldr	r3, [pc, #172]	@ (8001e28 <OLED_Reflash+0xc8>)
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	701a      	strb	r2, [r3, #0]
    }
    //
	for(uint8_t i=0;i<OLED_ROW;i++)
 8001d7e:	2300      	movs	r3, #0
 8001d80:	71fb      	strb	r3, [r7, #7]
 8001d82:	e016      	b.n	8001db2 <OLED_Reflash+0x52>
	{
		for(uint8_t n=0;n<OLED_WIDTH;n++)
 8001d84:	2300      	movs	r3, #0
 8001d86:	71bb      	strb	r3, [r7, #6]
 8001d88:	e00c      	b.n	8001da4 <OLED_Reflash+0x44>
		{
			OLED_WriteData(OLED_GRAM[i][n]);
 8001d8a:	79fa      	ldrb	r2, [r7, #7]
 8001d8c:	79bb      	ldrb	r3, [r7, #6]
 8001d8e:	4928      	ldr	r1, [pc, #160]	@ (8001e30 <OLED_Reflash+0xd0>)
 8001d90:	01d2      	lsls	r2, r2, #7
 8001d92:	440a      	add	r2, r1
 8001d94:	4413      	add	r3, r2
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f000 f913 	bl	8001fc4 <OLED_WriteData>
		for(uint8_t n=0;n<OLED_WIDTH;n++)
 8001d9e:	79bb      	ldrb	r3, [r7, #6]
 8001da0:	3301      	adds	r3, #1
 8001da2:	71bb      	strb	r3, [r7, #6]
 8001da4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	daee      	bge.n	8001d8a <OLED_Reflash+0x2a>
	for(uint8_t i=0;i<OLED_ROW;i++)
 8001dac:	79fb      	ldrb	r3, [r7, #7]
 8001dae:	3301      	adds	r3, #1
 8001db0:	71fb      	strb	r3, [r7, #7]
 8001db2:	79fb      	ldrb	r3, [r7, #7]
 8001db4:	2b07      	cmp	r3, #7
 8001db6:	d9e5      	bls.n	8001d84 <OLED_Reflash+0x24>
		}
	}
	// 
	uint32_t currentTick = HAL_GetTick();
 8001db8:	f001 f8a6 	bl	8002f08 <HAL_GetTick>
 8001dbc:	6038      	str	r0, [r7, #0]
    if (currentTick >= lastTick)
 8001dbe:	4b1b      	ldr	r3, [pc, #108]	@ (8001e2c <OLED_Reflash+0xcc>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	683a      	ldr	r2, [r7, #0]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d313      	bcc.n	8001df0 <OLED_Reflash+0x90>
    {
        if((currentTick - lastTick)>=1000)
 8001dc8:	4b18      	ldr	r3, [pc, #96]	@ (8001e2c <OLED_Reflash+0xcc>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	683a      	ldr	r2, [r7, #0]
 8001dce:	1ad3      	subs	r3, r2, r3
 8001dd0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001dd4:	d31f      	bcc.n	8001e16 <OLED_Reflash+0xb6>
        {
        	OLED_FPS = frameCount;
 8001dd6:	4b17      	ldr	r3, [pc, #92]	@ (8001e34 <OLED_Reflash+0xd4>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a17      	ldr	r2, [pc, #92]	@ (8001e38 <OLED_Reflash+0xd8>)
 8001ddc:	6013      	str	r3, [r2, #0]
            frameCount = 0;
 8001dde:	4b15      	ldr	r3, [pc, #84]	@ (8001e34 <OLED_Reflash+0xd4>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	601a      	str	r2, [r3, #0]
            lastTick = HAL_GetTick();
 8001de4:	f001 f890 	bl	8002f08 <HAL_GetTick>
 8001de8:	4603      	mov	r3, r0
 8001dea:	4a10      	ldr	r2, [pc, #64]	@ (8001e2c <OLED_Reflash+0xcc>)
 8001dec:	6013      	str	r3, [r2, #0]
 8001dee:	e012      	b.n	8001e16 <OLED_Reflash+0xb6>
        }
    }
    else
    {
        if((0xffffffff - lastTick + currentTick + 1)>=1000)
 8001df0:	4b0e      	ldr	r3, [pc, #56]	@ (8001e2c <OLED_Reflash+0xcc>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	683a      	ldr	r2, [r7, #0]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001dfc:	d30b      	bcc.n	8001e16 <OLED_Reflash+0xb6>
          {
          	OLED_FPS = frameCount;
 8001dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8001e34 <OLED_Reflash+0xd4>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a0d      	ldr	r2, [pc, #52]	@ (8001e38 <OLED_Reflash+0xd8>)
 8001e04:	6013      	str	r3, [r2, #0]
              frameCount = 0;
 8001e06:	4b0b      	ldr	r3, [pc, #44]	@ (8001e34 <OLED_Reflash+0xd4>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	601a      	str	r2, [r3, #0]
              lastTick = HAL_GetTick();
 8001e0c:	f001 f87c 	bl	8002f08 <HAL_GetTick>
 8001e10:	4603      	mov	r3, r0
 8001e12:	4a06      	ldr	r2, [pc, #24]	@ (8001e2c <OLED_Reflash+0xcc>)
 8001e14:	6013      	str	r3, [r2, #0]
          }
    }


    frameCount++;
 8001e16:	4b07      	ldr	r3, [pc, #28]	@ (8001e34 <OLED_Reflash+0xd4>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	4a05      	ldr	r2, [pc, #20]	@ (8001e34 <OLED_Reflash+0xd4>)
 8001e1e:	6013      	str	r3, [r2, #0]


}
 8001e20:	bf00      	nop
 8001e22:	3708      	adds	r7, #8
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	20000b68 	.word	0x20000b68
 8001e2c:	20000b6c 	.word	0x20000b6c
 8001e30:	20000764 	.word	0x20000764
 8001e34:	20000b70 	.word	0x20000b70
 8001e38:	20000b64 	.word	0x20000b64

08001e3c <OLED_GRAM_CLR>:
//
void OLED_GRAM_CLR(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
	for(uint8_t i=0;i<OLED_ROW;i++)
 8001e42:	2300      	movs	r3, #0
 8001e44:	71fb      	strb	r3, [r7, #7]
 8001e46:	e014      	b.n	8001e72 <OLED_GRAM_CLR+0x36>
	{
		for(uint8_t n=0;n<OLED_WIDTH;n++)
 8001e48:	2300      	movs	r3, #0
 8001e4a:	71bb      	strb	r3, [r7, #6]
 8001e4c:	e00a      	b.n	8001e64 <OLED_GRAM_CLR+0x28>
		{
			OLED_GRAM[i][n] = 0;
 8001e4e:	79fa      	ldrb	r2, [r7, #7]
 8001e50:	79bb      	ldrb	r3, [r7, #6]
 8001e52:	490d      	ldr	r1, [pc, #52]	@ (8001e88 <OLED_GRAM_CLR+0x4c>)
 8001e54:	01d2      	lsls	r2, r2, #7
 8001e56:	440a      	add	r2, r1
 8001e58:	4413      	add	r3, r2
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	701a      	strb	r2, [r3, #0]
		for(uint8_t n=0;n<OLED_WIDTH;n++)
 8001e5e:	79bb      	ldrb	r3, [r7, #6]
 8001e60:	3301      	adds	r3, #1
 8001e62:	71bb      	strb	r3, [r7, #6]
 8001e64:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	daf0      	bge.n	8001e4e <OLED_GRAM_CLR+0x12>
	for(uint8_t i=0;i<OLED_ROW;i++)
 8001e6c:	79fb      	ldrb	r3, [r7, #7]
 8001e6e:	3301      	adds	r3, #1
 8001e70:	71fb      	strb	r3, [r7, #7]
 8001e72:	79fb      	ldrb	r3, [r7, #7]
 8001e74:	2b07      	cmp	r3, #7
 8001e76:	d9e7      	bls.n	8001e48 <OLED_GRAM_CLR+0xc>
		}
	}
}
 8001e78:	bf00      	nop
 8001e7a:	bf00      	nop
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	20000764 	.word	0x20000764

08001e8c <OLED_Init>:
	OLED_WriteCmd(0XAE);  //DISPLAY OFF
}

//SSD1306,
void OLED_Init(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
	//100msOLED
	HAL_Delay(100);
 8001e90:	2064      	movs	r0, #100	@ 0x64
 8001e92:	f001 f845 	bl	8002f20 <HAL_Delay>

	OLED_WriteCmd(0xAE);//Display OFF(sleep mode)(RESET)
 8001e96:	20ae      	movs	r0, #174	@ 0xae
 8001e98:	f000 f872 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0x00);//---set low column address
 8001e9c:	2000      	movs	r0, #0
 8001e9e:	f000 f86f 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0x10);//---set high column address
 8001ea2:	2010      	movs	r0, #16
 8001ea4:	f000 f86c 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0x40);//--set start line address  Set Mapping RAM Display Start Line (0x00~0x3F)
 8001ea8:	2040      	movs	r0, #64	@ 0x40
 8001eaa:	f000 f869 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0x81);//--set contrast control register
 8001eae:	2081      	movs	r0, #129	@ 0x81
 8001eb0:	f000 f866 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0xCF);// Set SEG Output Current Brightness
 8001eb4:	20cf      	movs	r0, #207	@ 0xcf
 8001eb6:	f000 f863 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0xA1);//--Set SEG/Column Mapping     0xa0 0xa1
 8001eba:	20a1      	movs	r0, #161	@ 0xa1
 8001ebc:	f000 f860 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0xC8);//Set COM/Row Scan Direction   0xc0 0xc8
 8001ec0:	20c8      	movs	r0, #200	@ 0xc8
 8001ec2:	f000 f85d 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0xA6);//--set normal display
 8001ec6:	20a6      	movs	r0, #166	@ 0xa6
 8001ec8:	f000 f85a 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0xA8);//--set multiplex ratio(1 to 64)
 8001ecc:	20a8      	movs	r0, #168	@ 0xa8
 8001ece:	f000 f857 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0x3f);//--1/64 duty
 8001ed2:	203f      	movs	r0, #63	@ 0x3f
 8001ed4:	f000 f854 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0xD3);//-set display offset	Shift Mapping RAM Counter (0x00~0x3F)
 8001ed8:	20d3      	movs	r0, #211	@ 0xd3
 8001eda:	f000 f851 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0x00);//-not offset
 8001ede:	2000      	movs	r0, #0
 8001ee0:	f000 f84e 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0xd5);//--set display clock divide ratio/oscillator frequency
 8001ee4:	20d5      	movs	r0, #213	@ 0xd5
 8001ee6:	f000 f84b 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0xf0);//--set divide ratio, Set Clock as 100 Frames/Sec
 8001eea:	20f0      	movs	r0, #240	@ 0xf0
 8001eec:	f000 f848 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0xD9);//--set pre-charge period
 8001ef0:	20d9      	movs	r0, #217	@ 0xd9
 8001ef2:	f000 f845 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0xF1);//Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
 8001ef6:	20f1      	movs	r0, #241	@ 0xf1
 8001ef8:	f000 f842 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0xDA);//--set com pins hardware configuration
 8001efc:	20da      	movs	r0, #218	@ 0xda
 8001efe:	f000 f83f 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0x12);
 8001f02:	2012      	movs	r0, #18
 8001f04:	f000 f83c 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0xDB);//--set vcomh
 8001f08:	20db      	movs	r0, #219	@ 0xdb
 8001f0a:	f000 f839 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0x40);//Set VCOM Deselect Level
 8001f0e:	2040      	movs	r0, #64	@ 0x40
 8001f10:	f000 f836 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0x20);//-Set Page Addressing Mode (0x00/0x01/0x02)
 8001f14:	2020      	movs	r0, #32
 8001f16:	f000 f833 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0x00);//-Set Horizontal addressing mode
 8001f1a:	2000      	movs	r0, #0
 8001f1c:	f000 f830 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0x8D);//--set Charge Pump enable/disable
 8001f20:	208d      	movs	r0, #141	@ 0x8d
 8001f22:	f000 f82d 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0x14);//--set(0x10) disable
 8001f26:	2014      	movs	r0, #20
 8001f28:	f000 f82a 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0xA4);// Disable Entire Display On (0xa4/0xa5)
 8001f2c:	20a4      	movs	r0, #164	@ 0xa4
 8001f2e:	f000 f827 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0xA6);// Disable Inverse Display On (0xa6/a7)
 8001f32:	20a6      	movs	r0, #166	@ 0xa6
 8001f34:	f000 f824 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0xAF);//--turn on oled panel
 8001f38:	20af      	movs	r0, #175	@ 0xaf
 8001f3a:	f000 f821 	bl	8001f80 <OLED_WriteCmd>

	OLED_WriteCmd(0xAF); /*display ON in normal mode*/
 8001f3e:	20af      	movs	r0, #175	@ 0xaf
 8001f40:	f000 f81e 	bl	8001f80 <OLED_WriteCmd>


	//
	OLED_WriteCmd(0x20);//-Set Page Addressing Mode (0x00/0x01/0x02)
 8001f44:	2020      	movs	r0, #32
 8001f46:	f000 f81b 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0x00);//
 8001f4a:	2000      	movs	r0, #0
 8001f4c:	f000 f818 	bl	8001f80 <OLED_WriteCmd>

	OLED_WriteCmd(0x21);//
 8001f50:	2021      	movs	r0, #33	@ 0x21
 8001f52:	f000 f815 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0x00);
 8001f56:	2000      	movs	r0, #0
 8001f58:	f000 f812 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0x7f);
 8001f5c:	207f      	movs	r0, #127	@ 0x7f
 8001f5e:	f000 f80f 	bl	8001f80 <OLED_WriteCmd>


	OLED_WriteCmd(0x22);//
 8001f62:	2022      	movs	r0, #34	@ 0x22
 8001f64:	f000 f80c 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0x00);
 8001f68:	2000      	movs	r0, #0
 8001f6a:	f000 f809 	bl	8001f80 <OLED_WriteCmd>
	OLED_WriteCmd(0x07);
 8001f6e:	2007      	movs	r0, #7
 8001f70:	f000 f806 	bl	8001f80 <OLED_WriteCmd>

	OLED_GRAM_CLR();
 8001f74:	f7ff ff62 	bl	8001e3c <OLED_GRAM_CLR>
	OLED_Reflash();
 8001f78:	f7ff fef2 	bl	8001d60 <OLED_Reflash>
}
 8001f7c:	bf00      	nop
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <OLED_WriteCmd>:

/*************************OLED********************************************/
//
void OLED_WriteCmd(uint8_t Cmd)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	4603      	mov	r3, r0
 8001f88:	71fb      	strb	r3, [r7, #7]
	OLED_CS_CLR();
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001f90:	480b      	ldr	r0, [pc, #44]	@ (8001fc0 <OLED_WriteCmd+0x40>)
 8001f92:	f002 f9a7 	bl	80042e4 <HAL_GPIO_WritePin>
	OLED_DC_Cmd();//DC
 8001f96:	2200      	movs	r2, #0
 8001f98:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001f9c:	4808      	ldr	r0, [pc, #32]	@ (8001fc0 <OLED_WriteCmd+0x40>)
 8001f9e:	f002 f9a1 	bl	80042e4 <HAL_GPIO_WritePin>
	#ifdef Software_SPI
		//SPI
		Software_SPI_Write(Cmd);
 8001fa2:	79fb      	ldrb	r3, [r7, #7]
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f000 f82f 	bl	8002008 <Software_SPI_Write>
	#else
		//SPI
		Hardware_SPI_Write(&Cmd);
	#endif
	OLED_CS_SET();
 8001faa:	2201      	movs	r2, #1
 8001fac:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001fb0:	4803      	ldr	r0, [pc, #12]	@ (8001fc0 <OLED_WriteCmd+0x40>)
 8001fb2:	f002 f997 	bl	80042e4 <HAL_GPIO_WritePin>
}
 8001fb6:	bf00      	nop
 8001fb8:	3708      	adds	r7, #8
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	48000400 	.word	0x48000400

08001fc4 <OLED_WriteData>:
//
void OLED_WriteData(uint8_t Cmd)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	4603      	mov	r3, r0
 8001fcc:	71fb      	strb	r3, [r7, #7]
	OLED_CS_CLR();
 8001fce:	2200      	movs	r2, #0
 8001fd0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001fd4:	480b      	ldr	r0, [pc, #44]	@ (8002004 <OLED_WriteData+0x40>)
 8001fd6:	f002 f985 	bl	80042e4 <HAL_GPIO_WritePin>
	OLED_DC_Data();//DC
 8001fda:	2201      	movs	r2, #1
 8001fdc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001fe0:	4808      	ldr	r0, [pc, #32]	@ (8002004 <OLED_WriteData+0x40>)
 8001fe2:	f002 f97f 	bl	80042e4 <HAL_GPIO_WritePin>
	#ifdef Software_SPI
		//SPI
		Software_SPI_Write(Cmd);
 8001fe6:	79fb      	ldrb	r3, [r7, #7]
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f000 f80d 	bl	8002008 <Software_SPI_Write>
	#else
		//SPI
		Hardware_SPI_Write(&Cmd);
#endif
	OLED_CS_SET();
 8001fee:	2201      	movs	r2, #1
 8001ff0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001ff4:	4803      	ldr	r0, [pc, #12]	@ (8002004 <OLED_WriteData+0x40>)
 8001ff6:	f002 f975 	bl	80042e4 <HAL_GPIO_WritePin>
}
 8001ffa:	bf00      	nop
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	48000400 	.word	0x48000400

08002008 <Software_SPI_Write>:
//spi
void Software_SPI_Write(uint8_t Byte)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b084      	sub	sp, #16
 800200c:	af00      	add	r7, sp, #0
 800200e:	4603      	mov	r3, r0
 8002010:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i=0;i<8;i++)
 8002012:	2300      	movs	r3, #0
 8002014:	73fb      	strb	r3, [r7, #15]
 8002016:	e026      	b.n	8002066 <Software_SPI_Write+0x5e>
	{
		OLED_SCL_CLR();
 8002018:	2200      	movs	r2, #0
 800201a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800201e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002022:	f002 f95f 	bl	80042e4 <HAL_GPIO_WritePin>
		if(Byte & 0x80)	OLED_SDA_SET();   //
 8002026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800202a:	2b00      	cmp	r3, #0
 800202c:	da07      	bge.n	800203e <Software_SPI_Write+0x36>
 800202e:	2201      	movs	r2, #1
 8002030:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002034:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002038:	f002 f954 	bl	80042e4 <HAL_GPIO_WritePin>
 800203c:	e006      	b.n	800204c <Software_SPI_Write+0x44>
		else 			OLED_SDA_CLR();
 800203e:	2200      	movs	r2, #0
 8002040:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002044:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002048:	f002 f94c 	bl	80042e4 <HAL_GPIO_WritePin>
		Byte <<= 1;
 800204c:	79fb      	ldrb	r3, [r7, #7]
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	71fb      	strb	r3, [r7, #7]
		OLED_SCL_SET();
 8002052:	2201      	movs	r2, #1
 8002054:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002058:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800205c:	f002 f942 	bl	80042e4 <HAL_GPIO_WritePin>
	for(uint8_t i=0;i<8;i++)
 8002060:	7bfb      	ldrb	r3, [r7, #15]
 8002062:	3301      	adds	r3, #1
 8002064:	73fb      	strb	r3, [r7, #15]
 8002066:	7bfb      	ldrb	r3, [r7, #15]
 8002068:	2b07      	cmp	r3, #7
 800206a:	d9d5      	bls.n	8002018 <Software_SPI_Write+0x10>
	}
}
 800206c:	bf00      	nop
 800206e:	bf00      	nop
 8002070:	3710      	adds	r7, #16
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
	...

08002078 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800207e:	4b0f      	ldr	r3, [pc, #60]	@ (80020bc <HAL_MspInit+0x44>)
 8002080:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002082:	4a0e      	ldr	r2, [pc, #56]	@ (80020bc <HAL_MspInit+0x44>)
 8002084:	f043 0301 	orr.w	r3, r3, #1
 8002088:	6613      	str	r3, [r2, #96]	@ 0x60
 800208a:	4b0c      	ldr	r3, [pc, #48]	@ (80020bc <HAL_MspInit+0x44>)
 800208c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800208e:	f003 0301 	and.w	r3, r3, #1
 8002092:	607b      	str	r3, [r7, #4]
 8002094:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002096:	4b09      	ldr	r3, [pc, #36]	@ (80020bc <HAL_MspInit+0x44>)
 8002098:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800209a:	4a08      	ldr	r2, [pc, #32]	@ (80020bc <HAL_MspInit+0x44>)
 800209c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80020a2:	4b06      	ldr	r3, [pc, #24]	@ (80020bc <HAL_MspInit+0x44>)
 80020a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020aa:	603b      	str	r3, [r7, #0]
 80020ac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80020ae:	f002 f9d5 	bl	800445c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020b2:	bf00      	nop
 80020b4:	3708      	adds	r7, #8
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	40021000 	.word	0x40021000

080020c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020c4:	bf00      	nop
 80020c6:	e7fd      	b.n	80020c4 <NMI_Handler+0x4>

080020c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020cc:	bf00      	nop
 80020ce:	e7fd      	b.n	80020cc <HardFault_Handler+0x4>

080020d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020d4:	bf00      	nop
 80020d6:	e7fd      	b.n	80020d4 <MemManage_Handler+0x4>

080020d8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020dc:	bf00      	nop
 80020de:	e7fd      	b.n	80020dc <BusFault_Handler+0x4>

080020e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020e4:	bf00      	nop
 80020e6:	e7fd      	b.n	80020e4 <UsageFault_Handler+0x4>

080020e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020ec:	bf00      	nop
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr

080020f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020f6:	b480      	push	{r7}
 80020f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020fa:	bf00      	nop
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002108:	bf00      	nop
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr

08002112 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002112:	b580      	push	{r7, lr}
 8002114:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002116:	f000 fee5 	bl	8002ee4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800211a:	bf00      	nop
 800211c:	bd80      	pop	{r7, pc}
	...

08002120 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002124:	4802      	ldr	r0, [pc, #8]	@ (8002130 <TIM2_IRQHandler+0x10>)
 8002126:	f003 fb85 	bl	8005834 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800212a:	bf00      	nop
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	20000bf4 	.word	0x20000bf4

08002134 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002138:	4802      	ldr	r0, [pc, #8]	@ (8002144 <TIM4_IRQHandler+0x10>)
 800213a:	f003 fb7b 	bl	8005834 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800213e:	bf00      	nop
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	20000c40 	.word	0x20000c40

08002148 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800214c:	4802      	ldr	r0, [pc, #8]	@ (8002158 <USART1_IRQHandler+0x10>)
 800214e:	f004 ff35 	bl	8006fbc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002152:	bf00      	nop
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	20000c8c 	.word	0x20000c8c

0800215c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002160:	4802      	ldr	r0, [pc, #8]	@ (800216c <USART2_IRQHandler+0x10>)
 8002162:	f004 ff2b 	bl	8006fbc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002166:	bf00      	nop
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	20000d20 	.word	0x20000d20

08002170 <COMP1_2_3_IRQHandler>:

/**
  * @brief This function handles COMP1, COMP2 and COMP3 interrupts through EXTI lines 21, 22 and 29.
  */
void COMP1_2_3_IRQHandler(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN COMP1_2_3_IRQn 0 */

  /* USER CODE END COMP1_2_3_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp1);
 8002174:	4802      	ldr	r0, [pc, #8]	@ (8002180 <COMP1_2_3_IRQHandler+0x10>)
 8002176:	f001 fa53 	bl	8003620 <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN COMP1_2_3_IRQn 1 */

  /* USER CODE END COMP1_2_3_IRQn 1 */
}
 800217a:	bf00      	nop
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	2000071c 	.word	0x2000071c

08002184 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  return 1;
 8002188:	2301      	movs	r3, #1
}
 800218a:	4618      	mov	r0, r3
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <_kill>:

int _kill(int pid, int sig)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800219e:	f008 fb0f 	bl	800a7c0 <__errno>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2216      	movs	r2, #22
 80021a6:	601a      	str	r2, [r3, #0]
  return -1;
 80021a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3708      	adds	r7, #8
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <_exit>:

void _exit (int status)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021bc:	f04f 31ff 	mov.w	r1, #4294967295
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	f7ff ffe7 	bl	8002194 <_kill>
  while (1) {}    /* Make sure we hang here */
 80021c6:	bf00      	nop
 80021c8:	e7fd      	b.n	80021c6 <_exit+0x12>

080021ca <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021ca:	b580      	push	{r7, lr}
 80021cc:	b086      	sub	sp, #24
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	60f8      	str	r0, [r7, #12]
 80021d2:	60b9      	str	r1, [r7, #8]
 80021d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021d6:	2300      	movs	r3, #0
 80021d8:	617b      	str	r3, [r7, #20]
 80021da:	e00a      	b.n	80021f2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021dc:	f3af 8000 	nop.w
 80021e0:	4601      	mov	r1, r0
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	1c5a      	adds	r2, r3, #1
 80021e6:	60ba      	str	r2, [r7, #8]
 80021e8:	b2ca      	uxtb	r2, r1
 80021ea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	3301      	adds	r3, #1
 80021f0:	617b      	str	r3, [r7, #20]
 80021f2:	697a      	ldr	r2, [r7, #20]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	429a      	cmp	r2, r3
 80021f8:	dbf0      	blt.n	80021dc <_read+0x12>
  }

  return len;
 80021fa:	687b      	ldr	r3, [r7, #4]
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3718      	adds	r7, #24
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b086      	sub	sp, #24
 8002208:	af00      	add	r7, sp, #0
 800220a:	60f8      	str	r0, [r7, #12]
 800220c:	60b9      	str	r1, [r7, #8]
 800220e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002210:	2300      	movs	r3, #0
 8002212:	617b      	str	r3, [r7, #20]
 8002214:	e009      	b.n	800222a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	1c5a      	adds	r2, r3, #1
 800221a:	60ba      	str	r2, [r7, #8]
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	4618      	mov	r0, r3
 8002220:	f7ff f97c 	bl	800151c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	3301      	adds	r3, #1
 8002228:	617b      	str	r3, [r7, #20]
 800222a:	697a      	ldr	r2, [r7, #20]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	429a      	cmp	r2, r3
 8002230:	dbf1      	blt.n	8002216 <_write+0x12>
  }
  return len;
 8002232:	687b      	ldr	r3, [r7, #4]
}
 8002234:	4618      	mov	r0, r3
 8002236:	3718      	adds	r7, #24
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}

0800223c <_close>:

int _close(int file)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002244:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002248:	4618      	mov	r0, r3
 800224a:	370c      	adds	r7, #12
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr

08002254 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002264:	605a      	str	r2, [r3, #4]
  return 0;
 8002266:	2300      	movs	r3, #0
}
 8002268:	4618      	mov	r0, r3
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <_isatty>:

int _isatty(int file)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800227c:	2301      	movs	r3, #1
}
 800227e:	4618      	mov	r0, r3
 8002280:	370c      	adds	r7, #12
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800228a:	b480      	push	{r7}
 800228c:	b085      	sub	sp, #20
 800228e:	af00      	add	r7, sp, #0
 8002290:	60f8      	str	r0, [r7, #12]
 8002292:	60b9      	str	r1, [r7, #8]
 8002294:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002296:	2300      	movs	r3, #0
}
 8002298:	4618      	mov	r0, r3
 800229a:	3714      	adds	r7, #20
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b086      	sub	sp, #24
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022ac:	4a14      	ldr	r2, [pc, #80]	@ (8002300 <_sbrk+0x5c>)
 80022ae:	4b15      	ldr	r3, [pc, #84]	@ (8002304 <_sbrk+0x60>)
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022b8:	4b13      	ldr	r3, [pc, #76]	@ (8002308 <_sbrk+0x64>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d102      	bne.n	80022c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022c0:	4b11      	ldr	r3, [pc, #68]	@ (8002308 <_sbrk+0x64>)
 80022c2:	4a12      	ldr	r2, [pc, #72]	@ (800230c <_sbrk+0x68>)
 80022c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022c6:	4b10      	ldr	r3, [pc, #64]	@ (8002308 <_sbrk+0x64>)
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4413      	add	r3, r2
 80022ce:	693a      	ldr	r2, [r7, #16]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d207      	bcs.n	80022e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022d4:	f008 fa74 	bl	800a7c0 <__errno>
 80022d8:	4603      	mov	r3, r0
 80022da:	220c      	movs	r2, #12
 80022dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022de:	f04f 33ff 	mov.w	r3, #4294967295
 80022e2:	e009      	b.n	80022f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022e4:	4b08      	ldr	r3, [pc, #32]	@ (8002308 <_sbrk+0x64>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022ea:	4b07      	ldr	r3, [pc, #28]	@ (8002308 <_sbrk+0x64>)
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4413      	add	r3, r2
 80022f2:	4a05      	ldr	r2, [pc, #20]	@ (8002308 <_sbrk+0x64>)
 80022f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022f6:	68fb      	ldr	r3, [r7, #12]
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3718      	adds	r7, #24
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	20020000 	.word	0x20020000
 8002304:	00000400 	.word	0x00000400
 8002308:	20000ba0 	.word	0x20000ba0
 800230c:	200010f0 	.word	0x200010f0

08002310 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002314:	4b06      	ldr	r3, [pc, #24]	@ (8002330 <SystemInit+0x20>)
 8002316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800231a:	4a05      	ldr	r2, [pc, #20]	@ (8002330 <SystemInit+0x20>)
 800231c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002320:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002324:	bf00      	nop
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	e000ed00 	.word	0xe000ed00

08002334 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b098      	sub	sp, #96	@ 0x60
 8002338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800233a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800233e:	2200      	movs	r2, #0
 8002340:	601a      	str	r2, [r3, #0]
 8002342:	605a      	str	r2, [r3, #4]
 8002344:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002346:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800234a:	2200      	movs	r2, #0
 800234c:	601a      	str	r2, [r3, #0]
 800234e:	605a      	str	r2, [r3, #4]
 8002350:	609a      	str	r2, [r3, #8]
 8002352:	60da      	str	r2, [r3, #12]
 8002354:	611a      	str	r2, [r3, #16]
 8002356:	615a      	str	r2, [r3, #20]
 8002358:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800235a:	1d3b      	adds	r3, r7, #4
 800235c:	2234      	movs	r2, #52	@ 0x34
 800235e:	2100      	movs	r1, #0
 8002360:	4618      	mov	r0, r3
 8002362:	f008 f9cf 	bl	800a704 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002366:	4b41      	ldr	r3, [pc, #260]	@ (800246c <MX_TIM1_Init+0x138>)
 8002368:	4a41      	ldr	r2, [pc, #260]	@ (8002470 <MX_TIM1_Init+0x13c>)
 800236a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800236c:	4b3f      	ldr	r3, [pc, #252]	@ (800246c <MX_TIM1_Init+0x138>)
 800236e:	2200      	movs	r2, #0
 8002370:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002372:	4b3e      	ldr	r3, [pc, #248]	@ (800246c <MX_TIM1_Init+0x138>)
 8002374:	2200      	movs	r2, #0
 8002376:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 6999;
 8002378:	4b3c      	ldr	r3, [pc, #240]	@ (800246c <MX_TIM1_Init+0x138>)
 800237a:	f641 3257 	movw	r2, #6999	@ 0x1b57
 800237e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002380:	4b3a      	ldr	r3, [pc, #232]	@ (800246c <MX_TIM1_Init+0x138>)
 8002382:	2200      	movs	r2, #0
 8002384:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002386:	4b39      	ldr	r3, [pc, #228]	@ (800246c <MX_TIM1_Init+0x138>)
 8002388:	2200      	movs	r2, #0
 800238a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800238c:	4b37      	ldr	r3, [pc, #220]	@ (800246c <MX_TIM1_Init+0x138>)
 800238e:	2280      	movs	r2, #128	@ 0x80
 8002390:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002392:	4836      	ldr	r0, [pc, #216]	@ (800246c <MX_TIM1_Init+0x138>)
 8002394:	f003 f8e4 	bl	8005560 <HAL_TIM_PWM_Init>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800239e:	f7ff fb17 	bl	80019d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023a2:	2300      	movs	r3, #0
 80023a4:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80023a6:	2300      	movs	r3, #0
 80023a8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023aa:	2300      	movs	r3, #0
 80023ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80023ae:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80023b2:	4619      	mov	r1, r3
 80023b4:	482d      	ldr	r0, [pc, #180]	@ (800246c <MX_TIM1_Init+0x138>)
 80023b6:	f004 fb41 	bl	8006a3c <HAL_TIMEx_MasterConfigSynchronization>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80023c0:	f7ff fb06 	bl	80019d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023c4:	2360      	movs	r3, #96	@ 0x60
 80023c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 3500;
 80023c8:	f640 53ac 	movw	r3, #3500	@ 0xdac
 80023cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023ce:	2300      	movs	r3, #0
 80023d0:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80023d2:	2300      	movs	r3, #0
 80023d4:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023d6:	2300      	movs	r3, #0
 80023d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80023da:	2300      	movs	r3, #0
 80023dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80023de:	2300      	movs	r3, #0
 80023e0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023e2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80023e6:	2200      	movs	r2, #0
 80023e8:	4619      	mov	r1, r3
 80023ea:	4820      	ldr	r0, [pc, #128]	@ (800246c <MX_TIM1_Init+0x138>)
 80023ec:	f003 fb72 	bl	8005ad4 <HAL_TIM_PWM_ConfigChannel>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d001      	beq.n	80023fa <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 80023f6:	f7ff faeb 	bl	80019d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80023fa:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80023fe:	2204      	movs	r2, #4
 8002400:	4619      	mov	r1, r3
 8002402:	481a      	ldr	r0, [pc, #104]	@ (800246c <MX_TIM1_Init+0x138>)
 8002404:	f003 fb66 	bl	8005ad4 <HAL_TIM_PWM_ConfigChannel>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 800240e:	f7ff fadf 	bl	80019d0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002412:	2300      	movs	r3, #0
 8002414:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002416:	2300      	movs	r3, #0
 8002418:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800241a:	2300      	movs	r3, #0
 800241c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 70;
 800241e:	2346      	movs	r3, #70	@ 0x46
 8002420:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002422:	2300      	movs	r3, #0
 8002424:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002426:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800242a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800242c:	2300      	movs	r3, #0
 800242e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002430:	2300      	movs	r3, #0
 8002432:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002434:	2300      	movs	r3, #0
 8002436:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002438:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800243c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800243e:	2300      	movs	r3, #0
 8002440:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002442:	2300      	movs	r3, #0
 8002444:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002446:	2300      	movs	r3, #0
 8002448:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800244a:	1d3b      	adds	r3, r7, #4
 800244c:	4619      	mov	r1, r3
 800244e:	4807      	ldr	r0, [pc, #28]	@ (800246c <MX_TIM1_Init+0x138>)
 8002450:	f004 fb8a 	bl	8006b68 <HAL_TIMEx_ConfigBreakDeadTime>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 800245a:	f7ff fab9 	bl	80019d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800245e:	4803      	ldr	r0, [pc, #12]	@ (800246c <MX_TIM1_Init+0x138>)
 8002460:	f000 f906 	bl	8002670 <HAL_TIM_MspPostInit>

}
 8002464:	bf00      	nop
 8002466:	3760      	adds	r7, #96	@ 0x60
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	20000ba8 	.word	0x20000ba8
 8002470:	40012c00 	.word	0x40012c00

08002474 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b088      	sub	sp, #32
 8002478:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800247a:	f107 0310 	add.w	r3, r7, #16
 800247e:	2200      	movs	r2, #0
 8002480:	601a      	str	r2, [r3, #0]
 8002482:	605a      	str	r2, [r3, #4]
 8002484:	609a      	str	r2, [r3, #8]
 8002486:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002488:	1d3b      	adds	r3, r7, #4
 800248a:	2200      	movs	r2, #0
 800248c:	601a      	str	r2, [r3, #0]
 800248e:	605a      	str	r2, [r3, #4]
 8002490:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002492:	4b1e      	ldr	r3, [pc, #120]	@ (800250c <MX_TIM2_Init+0x98>)
 8002494:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002498:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 140-1;
 800249a:	4b1c      	ldr	r3, [pc, #112]	@ (800250c <MX_TIM2_Init+0x98>)
 800249c:	228b      	movs	r2, #139	@ 0x8b
 800249e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024a0:	4b1a      	ldr	r3, [pc, #104]	@ (800250c <MX_TIM2_Init+0x98>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 500;
 80024a6:	4b19      	ldr	r3, [pc, #100]	@ (800250c <MX_TIM2_Init+0x98>)
 80024a8:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80024ac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024ae:	4b17      	ldr	r3, [pc, #92]	@ (800250c <MX_TIM2_Init+0x98>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024b4:	4b15      	ldr	r3, [pc, #84]	@ (800250c <MX_TIM2_Init+0x98>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80024ba:	4814      	ldr	r0, [pc, #80]	@ (800250c <MX_TIM2_Init+0x98>)
 80024bc:	f002 ff5a 	bl	8005374 <HAL_TIM_Base_Init>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d001      	beq.n	80024ca <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80024c6:	f7ff fa83 	bl	80019d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024ce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80024d0:	f107 0310 	add.w	r3, r7, #16
 80024d4:	4619      	mov	r1, r3
 80024d6:	480d      	ldr	r0, [pc, #52]	@ (800250c <MX_TIM2_Init+0x98>)
 80024d8:	f003 fc10 	bl	8005cfc <HAL_TIM_ConfigClockSource>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80024e2:	f7ff fa75 	bl	80019d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024e6:	2300      	movs	r3, #0
 80024e8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024ea:	2300      	movs	r3, #0
 80024ec:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80024ee:	1d3b      	adds	r3, r7, #4
 80024f0:	4619      	mov	r1, r3
 80024f2:	4806      	ldr	r0, [pc, #24]	@ (800250c <MX_TIM2_Init+0x98>)
 80024f4:	f004 faa2 	bl	8006a3c <HAL_TIMEx_MasterConfigSynchronization>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80024fe:	f7ff fa67 	bl	80019d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002502:	bf00      	nop
 8002504:	3720      	adds	r7, #32
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	20000bf4 	.word	0x20000bf4

08002510 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b088      	sub	sp, #32
 8002514:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002516:	f107 0310 	add.w	r3, r7, #16
 800251a:	2200      	movs	r2, #0
 800251c:	601a      	str	r2, [r3, #0]
 800251e:	605a      	str	r2, [r3, #4]
 8002520:	609a      	str	r2, [r3, #8]
 8002522:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002524:	1d3b      	adds	r3, r7, #4
 8002526:	2200      	movs	r2, #0
 8002528:	601a      	str	r2, [r3, #0]
 800252a:	605a      	str	r2, [r3, #4]
 800252c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800252e:	4b1e      	ldr	r3, [pc, #120]	@ (80025a8 <MX_TIM4_Init+0x98>)
 8002530:	4a1e      	ldr	r2, [pc, #120]	@ (80025ac <MX_TIM4_Init+0x9c>)
 8002532:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1400-1;
 8002534:	4b1c      	ldr	r3, [pc, #112]	@ (80025a8 <MX_TIM4_Init+0x98>)
 8002536:	f240 5277 	movw	r2, #1399	@ 0x577
 800253a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800253c:	4b1a      	ldr	r3, [pc, #104]	@ (80025a8 <MX_TIM4_Init+0x98>)
 800253e:	2200      	movs	r2, #0
 8002540:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000;
 8002542:	4b19      	ldr	r3, [pc, #100]	@ (80025a8 <MX_TIM4_Init+0x98>)
 8002544:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002548:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800254a:	4b17      	ldr	r3, [pc, #92]	@ (80025a8 <MX_TIM4_Init+0x98>)
 800254c:	2200      	movs	r2, #0
 800254e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002550:	4b15      	ldr	r3, [pc, #84]	@ (80025a8 <MX_TIM4_Init+0x98>)
 8002552:	2280      	movs	r2, #128	@ 0x80
 8002554:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002556:	4814      	ldr	r0, [pc, #80]	@ (80025a8 <MX_TIM4_Init+0x98>)
 8002558:	f002 ff0c 	bl	8005374 <HAL_TIM_Base_Init>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d001      	beq.n	8002566 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8002562:	f7ff fa35 	bl	80019d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002566:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800256a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800256c:	f107 0310 	add.w	r3, r7, #16
 8002570:	4619      	mov	r1, r3
 8002572:	480d      	ldr	r0, [pc, #52]	@ (80025a8 <MX_TIM4_Init+0x98>)
 8002574:	f003 fbc2 	bl	8005cfc <HAL_TIM_ConfigClockSource>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 800257e:	f7ff fa27 	bl	80019d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002582:	2300      	movs	r3, #0
 8002584:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002586:	2300      	movs	r3, #0
 8002588:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800258a:	1d3b      	adds	r3, r7, #4
 800258c:	4619      	mov	r1, r3
 800258e:	4806      	ldr	r0, [pc, #24]	@ (80025a8 <MX_TIM4_Init+0x98>)
 8002590:	f004 fa54 	bl	8006a3c <HAL_TIMEx_MasterConfigSynchronization>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d001      	beq.n	800259e <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 800259a:	f7ff fa19 	bl	80019d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800259e:	bf00      	nop
 80025a0:	3720      	adds	r7, #32
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	20000c40 	.word	0x20000c40
 80025ac:	40000800 	.word	0x40000800

080025b0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b085      	sub	sp, #20
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a0a      	ldr	r2, [pc, #40]	@ (80025e8 <HAL_TIM_PWM_MspInit+0x38>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d10b      	bne.n	80025da <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80025c2:	4b0a      	ldr	r3, [pc, #40]	@ (80025ec <HAL_TIM_PWM_MspInit+0x3c>)
 80025c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025c6:	4a09      	ldr	r2, [pc, #36]	@ (80025ec <HAL_TIM_PWM_MspInit+0x3c>)
 80025c8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80025cc:	6613      	str	r3, [r2, #96]	@ 0x60
 80025ce:	4b07      	ldr	r3, [pc, #28]	@ (80025ec <HAL_TIM_PWM_MspInit+0x3c>)
 80025d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80025d6:	60fb      	str	r3, [r7, #12]
 80025d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80025da:	bf00      	nop
 80025dc:	3714      	adds	r7, #20
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	40012c00 	.word	0x40012c00
 80025ec:	40021000 	.word	0x40021000

080025f0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b084      	sub	sp, #16
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002600:	d114      	bne.n	800262c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002602:	4b19      	ldr	r3, [pc, #100]	@ (8002668 <HAL_TIM_Base_MspInit+0x78>)
 8002604:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002606:	4a18      	ldr	r2, [pc, #96]	@ (8002668 <HAL_TIM_Base_MspInit+0x78>)
 8002608:	f043 0301 	orr.w	r3, r3, #1
 800260c:	6593      	str	r3, [r2, #88]	@ 0x58
 800260e:	4b16      	ldr	r3, [pc, #88]	@ (8002668 <HAL_TIM_Base_MspInit+0x78>)
 8002610:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002612:	f003 0301 	and.w	r3, r3, #1
 8002616:	60fb      	str	r3, [r7, #12]
 8002618:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800261a:	2200      	movs	r2, #0
 800261c:	2100      	movs	r1, #0
 800261e:	201c      	movs	r0, #28
 8002620:	f001 f95d 	bl	80038de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002624:	201c      	movs	r0, #28
 8002626:	f001 f974 	bl	8003912 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800262a:	e018      	b.n	800265e <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM4)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a0e      	ldr	r2, [pc, #56]	@ (800266c <HAL_TIM_Base_MspInit+0x7c>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d113      	bne.n	800265e <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002636:	4b0c      	ldr	r3, [pc, #48]	@ (8002668 <HAL_TIM_Base_MspInit+0x78>)
 8002638:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800263a:	4a0b      	ldr	r2, [pc, #44]	@ (8002668 <HAL_TIM_Base_MspInit+0x78>)
 800263c:	f043 0304 	orr.w	r3, r3, #4
 8002640:	6593      	str	r3, [r2, #88]	@ 0x58
 8002642:	4b09      	ldr	r3, [pc, #36]	@ (8002668 <HAL_TIM_Base_MspInit+0x78>)
 8002644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002646:	f003 0304 	and.w	r3, r3, #4
 800264a:	60bb      	str	r3, [r7, #8]
 800264c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 800264e:	2200      	movs	r2, #0
 8002650:	2101      	movs	r1, #1
 8002652:	201e      	movs	r0, #30
 8002654:	f001 f943 	bl	80038de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002658:	201e      	movs	r0, #30
 800265a:	f001 f95a 	bl	8003912 <HAL_NVIC_EnableIRQ>
}
 800265e:	bf00      	nop
 8002660:	3710      	adds	r7, #16
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	40021000 	.word	0x40021000
 800266c:	40000800 	.word	0x40000800

08002670 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b08a      	sub	sp, #40	@ 0x28
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002678:	f107 0314 	add.w	r3, r7, #20
 800267c:	2200      	movs	r2, #0
 800267e:	601a      	str	r2, [r3, #0]
 8002680:	605a      	str	r2, [r3, #4]
 8002682:	609a      	str	r2, [r3, #8]
 8002684:	60da      	str	r2, [r3, #12]
 8002686:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a28      	ldr	r2, [pc, #160]	@ (8002730 <HAL_TIM_MspPostInit+0xc0>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d14a      	bne.n	8002728 <HAL_TIM_MspPostInit+0xb8>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002692:	4b28      	ldr	r3, [pc, #160]	@ (8002734 <HAL_TIM_MspPostInit+0xc4>)
 8002694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002696:	4a27      	ldr	r2, [pc, #156]	@ (8002734 <HAL_TIM_MspPostInit+0xc4>)
 8002698:	f043 0304 	orr.w	r3, r3, #4
 800269c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800269e:	4b25      	ldr	r3, [pc, #148]	@ (8002734 <HAL_TIM_MspPostInit+0xc4>)
 80026a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026a2:	f003 0304 	and.w	r3, r3, #4
 80026a6:	613b      	str	r3, [r7, #16]
 80026a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026aa:	4b22      	ldr	r3, [pc, #136]	@ (8002734 <HAL_TIM_MspPostInit+0xc4>)
 80026ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ae:	4a21      	ldr	r2, [pc, #132]	@ (8002734 <HAL_TIM_MspPostInit+0xc4>)
 80026b0:	f043 0301 	orr.w	r3, r3, #1
 80026b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026b6:	4b1f      	ldr	r3, [pc, #124]	@ (8002734 <HAL_TIM_MspPostInit+0xc4>)
 80026b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ba:	f003 0301 	and.w	r3, r3, #1
 80026be:	60fb      	str	r3, [r7, #12]
 80026c0:	68fb      	ldr	r3, [r7, #12]
    PC13     ------> TIM1_CH1N
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80026c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80026c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c8:	2302      	movs	r3, #2
 80026ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026cc:	2300      	movs	r3, #0
 80026ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d0:	2300      	movs	r3, #0
 80026d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80026d4:	2304      	movs	r3, #4
 80026d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026d8:	f107 0314 	add.w	r3, r7, #20
 80026dc:	4619      	mov	r1, r3
 80026de:	4816      	ldr	r0, [pc, #88]	@ (8002738 <HAL_TIM_MspPostInit+0xc8>)
 80026e0:	f001 fc66 	bl	8003fb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80026e4:	2303      	movs	r3, #3
 80026e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026e8:	2302      	movs	r3, #2
 80026ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ec:	2300      	movs	r3, #0
 80026ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026f0:	2300      	movs	r3, #0
 80026f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80026f4:	2302      	movs	r3, #2
 80026f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026f8:	f107 0314 	add.w	r3, r7, #20
 80026fc:	4619      	mov	r1, r3
 80026fe:	480e      	ldr	r0, [pc, #56]	@ (8002738 <HAL_TIM_MspPostInit+0xc8>)
 8002700:	f001 fc56 	bl	8003fb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002704:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002708:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800270a:	2302      	movs	r3, #2
 800270c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800270e:	2300      	movs	r3, #0
 8002710:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002712:	2300      	movs	r3, #0
 8002714:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002716:	2306      	movs	r3, #6
 8002718:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800271a:	f107 0314 	add.w	r3, r7, #20
 800271e:	4619      	mov	r1, r3
 8002720:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002724:	f001 fc44 	bl	8003fb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002728:	bf00      	nop
 800272a:	3728      	adds	r7, #40	@ 0x28
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}
 8002730:	40012c00 	.word	0x40012c00
 8002734:	40021000 	.word	0x40021000
 8002738:	48000800 	.word	0x48000800

0800273c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002740:	4b22      	ldr	r3, [pc, #136]	@ (80027cc <MX_USART1_UART_Init+0x90>)
 8002742:	4a23      	ldr	r2, [pc, #140]	@ (80027d0 <MX_USART1_UART_Init+0x94>)
 8002744:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002746:	4b21      	ldr	r3, [pc, #132]	@ (80027cc <MX_USART1_UART_Init+0x90>)
 8002748:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800274c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800274e:	4b1f      	ldr	r3, [pc, #124]	@ (80027cc <MX_USART1_UART_Init+0x90>)
 8002750:	2200      	movs	r2, #0
 8002752:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002754:	4b1d      	ldr	r3, [pc, #116]	@ (80027cc <MX_USART1_UART_Init+0x90>)
 8002756:	2200      	movs	r2, #0
 8002758:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800275a:	4b1c      	ldr	r3, [pc, #112]	@ (80027cc <MX_USART1_UART_Init+0x90>)
 800275c:	2200      	movs	r2, #0
 800275e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002760:	4b1a      	ldr	r3, [pc, #104]	@ (80027cc <MX_USART1_UART_Init+0x90>)
 8002762:	220c      	movs	r2, #12
 8002764:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002766:	4b19      	ldr	r3, [pc, #100]	@ (80027cc <MX_USART1_UART_Init+0x90>)
 8002768:	2200      	movs	r2, #0
 800276a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800276c:	4b17      	ldr	r3, [pc, #92]	@ (80027cc <MX_USART1_UART_Init+0x90>)
 800276e:	2200      	movs	r2, #0
 8002770:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002772:	4b16      	ldr	r3, [pc, #88]	@ (80027cc <MX_USART1_UART_Init+0x90>)
 8002774:	2200      	movs	r2, #0
 8002776:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002778:	4b14      	ldr	r3, [pc, #80]	@ (80027cc <MX_USART1_UART_Init+0x90>)
 800277a:	2200      	movs	r2, #0
 800277c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800277e:	4b13      	ldr	r3, [pc, #76]	@ (80027cc <MX_USART1_UART_Init+0x90>)
 8002780:	2200      	movs	r2, #0
 8002782:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002784:	4811      	ldr	r0, [pc, #68]	@ (80027cc <MX_USART1_UART_Init+0x90>)
 8002786:	f004 faee 	bl	8006d66 <HAL_UART_Init>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d001      	beq.n	8002794 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002790:	f7ff f91e 	bl	80019d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002794:	2100      	movs	r1, #0
 8002796:	480d      	ldr	r0, [pc, #52]	@ (80027cc <MX_USART1_UART_Init+0x90>)
 8002798:	f006 fb5d 	bl	8008e56 <HAL_UARTEx_SetTxFifoThreshold>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d001      	beq.n	80027a6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80027a2:	f7ff f915 	bl	80019d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027a6:	2100      	movs	r1, #0
 80027a8:	4808      	ldr	r0, [pc, #32]	@ (80027cc <MX_USART1_UART_Init+0x90>)
 80027aa:	f006 fb92 	bl	8008ed2 <HAL_UARTEx_SetRxFifoThreshold>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d001      	beq.n	80027b8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80027b4:	f7ff f90c 	bl	80019d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80027b8:	4804      	ldr	r0, [pc, #16]	@ (80027cc <MX_USART1_UART_Init+0x90>)
 80027ba:	f006 fb13 	bl	8008de4 <HAL_UARTEx_DisableFifoMode>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d001      	beq.n	80027c8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80027c4:	f7ff f904 	bl	80019d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80027c8:	bf00      	nop
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	20000c8c 	.word	0x20000c8c
 80027d0:	40013800 	.word	0x40013800

080027d4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80027d8:	4b22      	ldr	r3, [pc, #136]	@ (8002864 <MX_USART2_UART_Init+0x90>)
 80027da:	4a23      	ldr	r2, [pc, #140]	@ (8002868 <MX_USART2_UART_Init+0x94>)
 80027dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 4800;
 80027de:	4b21      	ldr	r3, [pc, #132]	@ (8002864 <MX_USART2_UART_Init+0x90>)
 80027e0:	f44f 5296 	mov.w	r2, #4800	@ 0x12c0
 80027e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80027e6:	4b1f      	ldr	r3, [pc, #124]	@ (8002864 <MX_USART2_UART_Init+0x90>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80027ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002864 <MX_USART2_UART_Init+0x90>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80027f2:	4b1c      	ldr	r3, [pc, #112]	@ (8002864 <MX_USART2_UART_Init+0x90>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80027f8:	4b1a      	ldr	r3, [pc, #104]	@ (8002864 <MX_USART2_UART_Init+0x90>)
 80027fa:	220c      	movs	r2, #12
 80027fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027fe:	4b19      	ldr	r3, [pc, #100]	@ (8002864 <MX_USART2_UART_Init+0x90>)
 8002800:	2200      	movs	r2, #0
 8002802:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002804:	4b17      	ldr	r3, [pc, #92]	@ (8002864 <MX_USART2_UART_Init+0x90>)
 8002806:	2200      	movs	r2, #0
 8002808:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800280a:	4b16      	ldr	r3, [pc, #88]	@ (8002864 <MX_USART2_UART_Init+0x90>)
 800280c:	2200      	movs	r2, #0
 800280e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002810:	4b14      	ldr	r3, [pc, #80]	@ (8002864 <MX_USART2_UART_Init+0x90>)
 8002812:	2200      	movs	r2, #0
 8002814:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002816:	4b13      	ldr	r3, [pc, #76]	@ (8002864 <MX_USART2_UART_Init+0x90>)
 8002818:	2200      	movs	r2, #0
 800281a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800281c:	4811      	ldr	r0, [pc, #68]	@ (8002864 <MX_USART2_UART_Init+0x90>)
 800281e:	f004 faa2 	bl	8006d66 <HAL_UART_Init>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d001      	beq.n	800282c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002828:	f7ff f8d2 	bl	80019d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800282c:	2100      	movs	r1, #0
 800282e:	480d      	ldr	r0, [pc, #52]	@ (8002864 <MX_USART2_UART_Init+0x90>)
 8002830:	f006 fb11 	bl	8008e56 <HAL_UARTEx_SetTxFifoThreshold>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d001      	beq.n	800283e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800283a:	f7ff f8c9 	bl	80019d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800283e:	2100      	movs	r1, #0
 8002840:	4808      	ldr	r0, [pc, #32]	@ (8002864 <MX_USART2_UART_Init+0x90>)
 8002842:	f006 fb46 	bl	8008ed2 <HAL_UARTEx_SetRxFifoThreshold>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d001      	beq.n	8002850 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800284c:	f7ff f8c0 	bl	80019d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002850:	4804      	ldr	r0, [pc, #16]	@ (8002864 <MX_USART2_UART_Init+0x90>)
 8002852:	f006 fac7 	bl	8008de4 <HAL_UARTEx_DisableFifoMode>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d001      	beq.n	8002860 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800285c:	f7ff f8b8 	bl	80019d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002860:	bf00      	nop
 8002862:	bd80      	pop	{r7, pc}
 8002864:	20000d20 	.word	0x20000d20
 8002868:	40004400 	.word	0x40004400

0800286c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b0a0      	sub	sp, #128	@ 0x80
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002874:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002878:	2200      	movs	r2, #0
 800287a:	601a      	str	r2, [r3, #0]
 800287c:	605a      	str	r2, [r3, #4]
 800287e:	609a      	str	r2, [r3, #8]
 8002880:	60da      	str	r2, [r3, #12]
 8002882:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002884:	f107 0318 	add.w	r3, r7, #24
 8002888:	2254      	movs	r2, #84	@ 0x54
 800288a:	2100      	movs	r1, #0
 800288c:	4618      	mov	r0, r3
 800288e:	f007 ff39 	bl	800a704 <memset>
  if(uartHandle->Instance==USART1)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a45      	ldr	r2, [pc, #276]	@ (80029ac <HAL_UART_MspInit+0x140>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d13e      	bne.n	800291a <HAL_UART_MspInit+0xae>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800289c:	2301      	movs	r3, #1
 800289e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80028a0:	2300      	movs	r3, #0
 80028a2:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028a4:	f107 0318 	add.w	r3, r7, #24
 80028a8:	4618      	mov	r0, r3
 80028aa:	f002 fb15 	bl	8004ed8 <HAL_RCCEx_PeriphCLKConfig>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d001      	beq.n	80028b8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80028b4:	f7ff f88c 	bl	80019d0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80028b8:	4b3d      	ldr	r3, [pc, #244]	@ (80029b0 <HAL_UART_MspInit+0x144>)
 80028ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028bc:	4a3c      	ldr	r2, [pc, #240]	@ (80029b0 <HAL_UART_MspInit+0x144>)
 80028be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028c2:	6613      	str	r3, [r2, #96]	@ 0x60
 80028c4:	4b3a      	ldr	r3, [pc, #232]	@ (80029b0 <HAL_UART_MspInit+0x144>)
 80028c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028cc:	617b      	str	r3, [r7, #20]
 80028ce:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028d0:	4b37      	ldr	r3, [pc, #220]	@ (80029b0 <HAL_UART_MspInit+0x144>)
 80028d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028d4:	4a36      	ldr	r2, [pc, #216]	@ (80029b0 <HAL_UART_MspInit+0x144>)
 80028d6:	f043 0302 	orr.w	r3, r3, #2
 80028da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028dc:	4b34      	ldr	r3, [pc, #208]	@ (80029b0 <HAL_UART_MspInit+0x144>)
 80028de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028e0:	f003 0302 	and.w	r3, r3, #2
 80028e4:	613b      	str	r3, [r7, #16]
 80028e6:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80028e8:	23c0      	movs	r3, #192	@ 0xc0
 80028ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ec:	2302      	movs	r3, #2
 80028ee:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f0:	2300      	movs	r3, #0
 80028f2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028f4:	2300      	movs	r3, #0
 80028f6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80028f8:	2307      	movs	r3, #7
 80028fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028fc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002900:	4619      	mov	r1, r3
 8002902:	482c      	ldr	r0, [pc, #176]	@ (80029b4 <HAL_UART_MspInit+0x148>)
 8002904:	f001 fb54 	bl	8003fb0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002908:	2200      	movs	r2, #0
 800290a:	2100      	movs	r1, #0
 800290c:	2025      	movs	r0, #37	@ 0x25
 800290e:	f000 ffe6 	bl	80038de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002912:	2025      	movs	r0, #37	@ 0x25
 8002914:	f000 fffd 	bl	8003912 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002918:	e043      	b.n	80029a2 <HAL_UART_MspInit+0x136>
  else if(uartHandle->Instance==USART2)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a26      	ldr	r2, [pc, #152]	@ (80029b8 <HAL_UART_MspInit+0x14c>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d13e      	bne.n	80029a2 <HAL_UART_MspInit+0x136>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002924:	2302      	movs	r3, #2
 8002926:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002928:	2300      	movs	r3, #0
 800292a:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800292c:	f107 0318 	add.w	r3, r7, #24
 8002930:	4618      	mov	r0, r3
 8002932:	f002 fad1 	bl	8004ed8 <HAL_RCCEx_PeriphCLKConfig>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d001      	beq.n	8002940 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 800293c:	f7ff f848 	bl	80019d0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002940:	4b1b      	ldr	r3, [pc, #108]	@ (80029b0 <HAL_UART_MspInit+0x144>)
 8002942:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002944:	4a1a      	ldr	r2, [pc, #104]	@ (80029b0 <HAL_UART_MspInit+0x144>)
 8002946:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800294a:	6593      	str	r3, [r2, #88]	@ 0x58
 800294c:	4b18      	ldr	r3, [pc, #96]	@ (80029b0 <HAL_UART_MspInit+0x144>)
 800294e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002950:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002954:	60fb      	str	r3, [r7, #12]
 8002956:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002958:	4b15      	ldr	r3, [pc, #84]	@ (80029b0 <HAL_UART_MspInit+0x144>)
 800295a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800295c:	4a14      	ldr	r2, [pc, #80]	@ (80029b0 <HAL_UART_MspInit+0x144>)
 800295e:	f043 0301 	orr.w	r3, r3, #1
 8002962:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002964:	4b12      	ldr	r3, [pc, #72]	@ (80029b0 <HAL_UART_MspInit+0x144>)
 8002966:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002968:	f003 0301 	and.w	r3, r3, #1
 800296c:	60bb      	str	r3, [r7, #8]
 800296e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002970:	230c      	movs	r3, #12
 8002972:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002974:	2302      	movs	r3, #2
 8002976:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002978:	2300      	movs	r3, #0
 800297a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800297c:	2300      	movs	r3, #0
 800297e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002980:	2307      	movs	r3, #7
 8002982:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002984:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002988:	4619      	mov	r1, r3
 800298a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800298e:	f001 fb0f 	bl	8003fb0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002992:	2200      	movs	r2, #0
 8002994:	2100      	movs	r1, #0
 8002996:	2026      	movs	r0, #38	@ 0x26
 8002998:	f000 ffa1 	bl	80038de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800299c:	2026      	movs	r0, #38	@ 0x26
 800299e:	f000 ffb8 	bl	8003912 <HAL_NVIC_EnableIRQ>
}
 80029a2:	bf00      	nop
 80029a4:	3780      	adds	r7, #128	@ 0x80
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	40013800 	.word	0x40013800
 80029b0:	40021000 	.word	0x40021000
 80029b4:	48000400 	.word	0x48000400
 80029b8:	40004400 	.word	0x40004400

080029bc <HAL_UARTEx_RxEventCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	460b      	mov	r3, r1
 80029c6:	807b      	strh	r3, [r7, #2]
	if(huart==&huart1){
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	4a0a      	ldr	r2, [pc, #40]	@ (80029f4 <HAL_UARTEx_RxEventCallback+0x38>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d10d      	bne.n	80029ec <HAL_UARTEx_RxEventCallback+0x30>
	//		if(g_vofa_rx_buffer[Size-1]==VOFA_FRAME_STR_LAST){//??????
				g_vofa_frame_received=FRAME_RECEIVE_OK;
 80029d0:	4b09      	ldr	r3, [pc, #36]	@ (80029f8 <HAL_UARTEx_RxEventCallback+0x3c>)
 80029d2:	2201      	movs	r2, #1
 80029d4:	701a      	strb	r2, [r3, #0]
				g_vofa_frame_size=Size;
 80029d6:	887b      	ldrh	r3, [r7, #2]
 80029d8:	b2da      	uxtb	r2, r3
 80029da:	4b08      	ldr	r3, [pc, #32]	@ (80029fc <HAL_UARTEx_RxEventCallback+0x40>)
 80029dc:	701a      	strb	r2, [r3, #0]
	//		}
	HAL_UARTEx_ReceiveToIdle_IT(&huart1, g_vofa_rx_buffer, VOFA_FRAME_RECEIVE_MAX_LENGTH);
 80029de:	2228      	movs	r2, #40	@ 0x28
 80029e0:	4907      	ldr	r1, [pc, #28]	@ (8002a00 <HAL_UARTEx_RxEventCallback+0x44>)
 80029e2:	4804      	ldr	r0, [pc, #16]	@ (80029f4 <HAL_UARTEx_RxEventCallback+0x38>)
 80029e4:	f006 fab3 	bl	8008f4e <HAL_UARTEx_ReceiveToIdle_IT>
	Vofa_Test();
 80029e8:	f000 f9de 	bl	8002da8 <Vofa_Test>
	}

}
 80029ec:	bf00      	nop
 80029ee:	3708      	adds	r7, #8
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	20000c8c 	.word	0x20000c8c
 80029f8:	20000ddc 	.word	0x20000ddc
 80029fc:	20000ddd 	.word	0x20000ddd
 8002a00:	20000db4 	.word	0x20000db4

08002a04 <_calASCII>:
uint8_t g_vofa_frame_received=0;
uint8_t g_vofa_frame_size=0;
uint8_t g_vofa_frame_byte=0;
uint8_t g_vofa_rx_index=0;

uint8_t _calASCII(char num){
 8002a04:	b480      	push	{r7}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	71fb      	strb	r3, [r7, #7]
	return (num-ASCII_TRANS);
 8002a0e:	79fb      	ldrb	r3, [r7, #7]
 8002a10:	3b30      	subs	r3, #48	@ 0x30
 8002a12:	b2db      	uxtb	r3, r3
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	370c      	adds	r7, #12
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr

08002a20 <_calculateData>:

uint8_t _calculateData(char *data,uint16_t dataLenth,float *sum){
 8002a20:	b5b0      	push	{r4, r5, r7, lr}
 8002a22:	b086      	sub	sp, #24
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	60f8      	str	r0, [r7, #12]
 8002a28:	460b      	mov	r3, r1
 8002a2a:	607a      	str	r2, [r7, #4]
 8002a2c:	817b      	strh	r3, [r7, #10]
	uint8_t integer_end=dataLenth-3;//
 8002a2e:	897b      	ldrh	r3, [r7, #10]
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	3b03      	subs	r3, #3
 8002a34:	75bb      	strb	r3, [r7, #22]
	uint8_t decimal_start=dataLenth-2;//
 8002a36:	897b      	ldrh	r3, [r7, #10]
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	3b02      	subs	r3, #2
 8002a3c:	757b      	strb	r3, [r7, #21]
	uint8_t index=0;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	75fb      	strb	r3, [r7, #23]
	if(dataLenth>=4){
 8002a42:	897b      	ldrh	r3, [r7, #10]
 8002a44:	2b03      	cmp	r3, #3
 8002a46:	f240 808a 	bls.w	8002b5e <_calculateData+0x13e>
		for(index=0;index<integer_end;index++){
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	75fb      	strb	r3, [r7, #23]
 8002a4e:	e03c      	b.n	8002aca <_calculateData+0xaa>
			*sum+=(_calASCII(data[index])*pow(10.0,integer_end-index-1));//
 8002a50:	7dfb      	ldrb	r3, [r7, #23]
 8002a52:	68fa      	ldr	r2, [r7, #12]
 8002a54:	4413      	add	r3, r2
 8002a56:	781b      	ldrb	r3, [r3, #0]
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f7ff ffd3 	bl	8002a04 <_calASCII>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7fd fd97 	bl	8000594 <__aeabi_i2d>
 8002a66:	4604      	mov	r4, r0
 8002a68:	460d      	mov	r5, r1
 8002a6a:	7dba      	ldrb	r2, [r7, #22]
 8002a6c:	7dfb      	ldrb	r3, [r7, #23]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	3b01      	subs	r3, #1
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7fd fd8e 	bl	8000594 <__aeabi_i2d>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	460b      	mov	r3, r1
 8002a7c:	ec43 2b11 	vmov	d1, r2, r3
 8002a80:	ed9f 0b39 	vldr	d0, [pc, #228]	@ 8002b68 <_calculateData+0x148>
 8002a84:	f006 fb02 	bl	800908c <pow>
 8002a88:	ec53 2b10 	vmov	r2, r3, d0
 8002a8c:	4620      	mov	r0, r4
 8002a8e:	4629      	mov	r1, r5
 8002a90:	f7fd fdea 	bl	8000668 <__aeabi_dmul>
 8002a94:	4602      	mov	r2, r0
 8002a96:	460b      	mov	r3, r1
 8002a98:	4614      	mov	r4, r2
 8002a9a:	461d      	mov	r5, r3
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7fd fd89 	bl	80005b8 <__aeabi_f2d>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	4620      	mov	r0, r4
 8002aac:	4629      	mov	r1, r5
 8002aae:	f7fd fc25 	bl	80002fc <__adddf3>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	460b      	mov	r3, r1
 8002ab6:	4610      	mov	r0, r2
 8002ab8:	4619      	mov	r1, r3
 8002aba:	f7fe f8ad 	bl	8000c18 <__aeabi_d2f>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	601a      	str	r2, [r3, #0]
		for(index=0;index<integer_end;index++){
 8002ac4:	7dfb      	ldrb	r3, [r7, #23]
 8002ac6:	3301      	adds	r3, #1
 8002ac8:	75fb      	strb	r3, [r7, #23]
 8002aca:	7dfa      	ldrb	r2, [r7, #23]
 8002acc:	7dbb      	ldrb	r3, [r7, #22]
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d3be      	bcc.n	8002a50 <_calculateData+0x30>
		}
		for(index=0;index<2;index++){
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	75fb      	strb	r3, [r7, #23]
 8002ad6:	e03d      	b.n	8002b54 <_calculateData+0x134>
			*sum+=(_calASCII(data[decimal_start+index])*pow(0.1,index+1));//
 8002ad8:	7d7a      	ldrb	r2, [r7, #21]
 8002ada:	7dfb      	ldrb	r3, [r7, #23]
 8002adc:	4413      	add	r3, r2
 8002ade:	461a      	mov	r2, r3
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	4413      	add	r3, r2
 8002ae4:	781b      	ldrb	r3, [r3, #0]
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7ff ff8c 	bl	8002a04 <_calASCII>
 8002aec:	4603      	mov	r3, r0
 8002aee:	4618      	mov	r0, r3
 8002af0:	f7fd fd50 	bl	8000594 <__aeabi_i2d>
 8002af4:	4604      	mov	r4, r0
 8002af6:	460d      	mov	r5, r1
 8002af8:	7dfb      	ldrb	r3, [r7, #23]
 8002afa:	3301      	adds	r3, #1
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7fd fd49 	bl	8000594 <__aeabi_i2d>
 8002b02:	4602      	mov	r2, r0
 8002b04:	460b      	mov	r3, r1
 8002b06:	ec43 2b11 	vmov	d1, r2, r3
 8002b0a:	ed9f 0b19 	vldr	d0, [pc, #100]	@ 8002b70 <_calculateData+0x150>
 8002b0e:	f006 fabd 	bl	800908c <pow>
 8002b12:	ec53 2b10 	vmov	r2, r3, d0
 8002b16:	4620      	mov	r0, r4
 8002b18:	4629      	mov	r1, r5
 8002b1a:	f7fd fda5 	bl	8000668 <__aeabi_dmul>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	460b      	mov	r3, r1
 8002b22:	4614      	mov	r4, r2
 8002b24:	461d      	mov	r5, r3
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f7fd fd44 	bl	80005b8 <__aeabi_f2d>
 8002b30:	4602      	mov	r2, r0
 8002b32:	460b      	mov	r3, r1
 8002b34:	4620      	mov	r0, r4
 8002b36:	4629      	mov	r1, r5
 8002b38:	f7fd fbe0 	bl	80002fc <__adddf3>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	460b      	mov	r3, r1
 8002b40:	4610      	mov	r0, r2
 8002b42:	4619      	mov	r1, r3
 8002b44:	f7fe f868 	bl	8000c18 <__aeabi_d2f>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	601a      	str	r2, [r3, #0]
		for(index=0;index<2;index++){
 8002b4e:	7dfb      	ldrb	r3, [r7, #23]
 8002b50:	3301      	adds	r3, #1
 8002b52:	75fb      	strb	r3, [r7, #23]
 8002b54:	7dfb      	ldrb	r3, [r7, #23]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d9be      	bls.n	8002ad8 <_calculateData+0xb8>
		}
		return VOFA_SET_OK;//
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e000      	b.n	8002b60 <_calculateData+0x140>
	}
	return VOFA_SET_NO;//
 8002b5e:	2300      	movs	r3, #0
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3718      	adds	r7, #24
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bdb0      	pop	{r4, r5, r7, pc}
 8002b68:	00000000 	.word	0x00000000
 8002b6c:	40240000 	.word	0x40240000
 8002b70:	9999999a 	.word	0x9999999a
 8002b74:	3fb99999 	.word	0x3fb99999

08002b78 <_setVofaProtocol>:

//
//+VOFA
uint8_t _setVofaProtocol(float data,char *str){
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b086      	sub	sp, #24
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002b82:	6038      	str	r0, [r7, #0]
	char p1[]="P1";//
 8002b84:	4a3f      	ldr	r2, [pc, #252]	@ (8002c84 <_setVofaProtocol+0x10c>)
 8002b86:	f107 0314 	add.w	r3, r7, #20
 8002b8a:	6812      	ldr	r2, [r2, #0]
 8002b8c:	4611      	mov	r1, r2
 8002b8e:	8019      	strh	r1, [r3, #0]
 8002b90:	3302      	adds	r3, #2
 8002b92:	0c12      	lsrs	r2, r2, #16
 8002b94:	701a      	strb	r2, [r3, #0]
	char i1[]="I1";
 8002b96:	4a3c      	ldr	r2, [pc, #240]	@ (8002c88 <_setVofaProtocol+0x110>)
 8002b98:	f107 0310 	add.w	r3, r7, #16
 8002b9c:	6812      	ldr	r2, [r2, #0]
 8002b9e:	4611      	mov	r1, r2
 8002ba0:	8019      	strh	r1, [r3, #0]
 8002ba2:	3302      	adds	r3, #2
 8002ba4:	0c12      	lsrs	r2, r2, #16
 8002ba6:	701a      	strb	r2, [r3, #0]
	char d1[]="D1";
 8002ba8:	4a38      	ldr	r2, [pc, #224]	@ (8002c8c <_setVofaProtocol+0x114>)
 8002baa:	f107 030c 	add.w	r3, r7, #12
 8002bae:	6812      	ldr	r2, [r2, #0]
 8002bb0:	4611      	mov	r1, r2
 8002bb2:	8019      	strh	r1, [r3, #0]
 8002bb4:	3302      	adds	r3, #2
 8002bb6:	0c12      	lsrs	r2, r2, #16
 8002bb8:	701a      	strb	r2, [r3, #0]


	if(strcmp(str,p1)==0){//
 8002bba:	f107 0314 	add.w	r3, r7, #20
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	6838      	ldr	r0, [r7, #0]
 8002bc2:	f7fd fb2d 	bl	8000220 <strcmp>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d116      	bne.n	8002bfa <_setVofaProtocol+0x82>
		//
		g_pid.Kp=(uint16_t)data;//
 8002bcc:	edd7 7a01 	vldr	s15, [r7, #4]
 8002bd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002bd4:	ee17 3a90 	vmov	r3, s15
 8002bd8:	b29b      	uxth	r3, r3
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7fd fcca 	bl	8000574 <__aeabi_ui2d>
 8002be0:	4602      	mov	r2, r0
 8002be2:	460b      	mov	r3, r1
 8002be4:	492a      	ldr	r1, [pc, #168]	@ (8002c90 <_setVofaProtocol+0x118>)
 8002be6:	e9c1 2300 	strd	r2, r3, [r1]
		printf("[VOFA]P1=%d\n",g_pid.Kp);
 8002bea:	4b29      	ldr	r3, [pc, #164]	@ (8002c90 <_setVofaProtocol+0x118>)
 8002bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bf0:	4828      	ldr	r0, [pc, #160]	@ (8002c94 <_setVofaProtocol+0x11c>)
 8002bf2:	f007 fcc3 	bl	800a57c <printf>
		return VOFA_SET_OK;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e040      	b.n	8002c7c <_setVofaProtocol+0x104>
	}
	else if(strcmp(str,i1)==0){
 8002bfa:	f107 0310 	add.w	r3, r7, #16
 8002bfe:	4619      	mov	r1, r3
 8002c00:	6838      	ldr	r0, [r7, #0]
 8002c02:	f7fd fb0d 	bl	8000220 <strcmp>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d116      	bne.n	8002c3a <_setVofaProtocol+0xc2>
		//
		g_pid.Ki=(uint16_t)data;
 8002c0c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c14:	ee17 3a90 	vmov	r3, s15
 8002c18:	b29b      	uxth	r3, r3
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f7fd fcaa 	bl	8000574 <__aeabi_ui2d>
 8002c20:	4602      	mov	r2, r0
 8002c22:	460b      	mov	r3, r1
 8002c24:	491a      	ldr	r1, [pc, #104]	@ (8002c90 <_setVofaProtocol+0x118>)
 8002c26:	e9c1 2302 	strd	r2, r3, [r1, #8]
		printf("[VOFA]I1=%d\n",g_pid.Ki);
 8002c2a:	4b19      	ldr	r3, [pc, #100]	@ (8002c90 <_setVofaProtocol+0x118>)
 8002c2c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002c30:	4819      	ldr	r0, [pc, #100]	@ (8002c98 <_setVofaProtocol+0x120>)
 8002c32:	f007 fca3 	bl	800a57c <printf>
		return VOFA_SET_OK;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e020      	b.n	8002c7c <_setVofaProtocol+0x104>
	}
	else if(strcmp(str,d1)==0){
 8002c3a:	f107 030c 	add.w	r3, r7, #12
 8002c3e:	4619      	mov	r1, r3
 8002c40:	6838      	ldr	r0, [r7, #0]
 8002c42:	f7fd faed 	bl	8000220 <strcmp>
 8002c46:	4603      	mov	r3, r0
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d116      	bne.n	8002c7a <_setVofaProtocol+0x102>
		//
		g_pid.Kd=(uint16_t)data;
 8002c4c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c54:	ee17 3a90 	vmov	r3, s15
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7fd fc8a 	bl	8000574 <__aeabi_ui2d>
 8002c60:	4602      	mov	r2, r0
 8002c62:	460b      	mov	r3, r1
 8002c64:	490a      	ldr	r1, [pc, #40]	@ (8002c90 <_setVofaProtocol+0x118>)
 8002c66:	e9c1 2304 	strd	r2, r3, [r1, #16]
		printf("[VOFA]D1=%d\n",g_pid.Kd);
 8002c6a:	4b09      	ldr	r3, [pc, #36]	@ (8002c90 <_setVofaProtocol+0x118>)
 8002c6c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002c70:	480a      	ldr	r0, [pc, #40]	@ (8002c9c <_setVofaProtocol+0x124>)
 8002c72:	f007 fc83 	bl	800a57c <printf>
		return VOFA_SET_OK;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e000      	b.n	8002c7c <_setVofaProtocol+0x104>
	}
	else{
		return VOFA_SET_NO;
 8002c7a:	2300      	movs	r3, #0
	}
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3718      	adds	r7, #24
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	0800ffac 	.word	0x0800ffac
 8002c88:	0800ffb0 	.word	0x0800ffb0
 8002c8c:	0800ffb4 	.word	0x0800ffb4
 8002c90:	20000b78 	.word	0x20000b78
 8002c94:	0800ff7c 	.word	0x0800ff7c
 8002c98:	0800ff8c 	.word	0x0800ff8c
 8002c9c:	0800ff9c 	.word	0x0800ff9c

08002ca0 <_getVofaData>:
uint8_t _getVofaData(uint16_t frameLenth){//frameLenth
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b088      	sub	sp, #32
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	80fb      	strh	r3, [r7, #6]
	uint16_t index=0;
 8002caa:	2300      	movs	r3, #0
 8002cac:	83fb      	strh	r3, [r7, #30]
	uint16_t dataLenth=0;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	83bb      	strh	r3, [r7, #28]
	uint16_t strLenth=0;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	837b      	strh	r3, [r7, #26]
	char *rawdata=NULL;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	617b      	str	r3, [r7, #20]
	char *rawstr=NULL;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	613b      	str	r3, [r7, #16]
	float data=0;
 8002cbe:	f04f 0300 	mov.w	r3, #0
 8002cc2:	60fb      	str	r3, [r7, #12]
//	printf("OK\n");
	for(index=0;index<frameLenth;index++) // 
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	83fb      	strh	r3, [r7, #30]
 8002cc8:	e011      	b.n	8002cee <_getVofaData+0x4e>
	{
		if(g_vofa_rx_buffer[index]==VOFA_FRAME_STR_FRONT){
 8002cca:	8bfb      	ldrh	r3, [r7, #30]
 8002ccc:	4a34      	ldr	r2, [pc, #208]	@ (8002da0 <_getVofaData+0x100>)
 8002cce:	5cd3      	ldrb	r3, [r2, r3]
 8002cd0:	2b3d      	cmp	r3, #61	@ 0x3d
 8002cd2:	d109      	bne.n	8002ce8 <_getVofaData+0x48>
			strLenth=index+1;//+1\0
 8002cd4:	8bfb      	ldrh	r3, [r7, #30]
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	837b      	strh	r3, [r7, #26]
			dataLenth=frameLenth-index-1;//
 8002cda:	88fa      	ldrh	r2, [r7, #6]
 8002cdc:	8bfb      	ldrh	r3, [r7, #30]
 8002cde:	1ad3      	subs	r3, r2, r3
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	83bb      	strh	r3, [r7, #28]
			break ;
 8002ce6:	e006      	b.n	8002cf6 <_getVofaData+0x56>
	for(index=0;index<frameLenth;index++) // 
 8002ce8:	8bfb      	ldrh	r3, [r7, #30]
 8002cea:	3301      	adds	r3, #1
 8002cec:	83fb      	strh	r3, [r7, #30]
 8002cee:	8bfa      	ldrh	r2, [r7, #30]
 8002cf0:	88fb      	ldrh	r3, [r7, #6]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d3e9      	bcc.n	8002cca <_getVofaData+0x2a>
		}
	}
	rawdata=(char *)malloc(sizeof(char)*dataLenth);
 8002cf6:	8bbb      	ldrh	r3, [r7, #28]
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f007 f927 	bl	8009f4c <malloc>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	617b      	str	r3, [r7, #20]
	rawstr=(char *)malloc(sizeof(char)*strLenth);
 8002d02:	8b7b      	ldrh	r3, [r7, #26]
 8002d04:	4618      	mov	r0, r3
 8002d06:	f007 f921 	bl	8009f4c <malloc>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	613b      	str	r3, [r7, #16]
	if(rawdata != NULL&&rawstr != NULL){
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d03b      	beq.n	8002d8c <_getVofaData+0xec>
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d038      	beq.n	8002d8c <_getVofaData+0xec>
		memcpy(rawstr,g_vofa_rx_buffer,strLenth-1);
 8002d1a:	8b7b      	ldrh	r3, [r7, #26]
 8002d1c:	3b01      	subs	r3, #1
 8002d1e:	461a      	mov	r2, r3
 8002d20:	491f      	ldr	r1, [pc, #124]	@ (8002da0 <_getVofaData+0x100>)
 8002d22:	6938      	ldr	r0, [r7, #16]
 8002d24:	f007 fd86 	bl	800a834 <memcpy>
		rawstr[strLenth-1]='\0';//
 8002d28:	8b7b      	ldrh	r3, [r7, #26]
 8002d2a:	3b01      	subs	r3, #1
 8002d2c:	693a      	ldr	r2, [r7, #16]
 8002d2e:	4413      	add	r3, r2
 8002d30:	2200      	movs	r2, #0
 8002d32:	701a      	strb	r2, [r3, #0]
		memcpy(rawdata,(g_vofa_rx_buffer+strLenth),dataLenth);
 8002d34:	8b7b      	ldrh	r3, [r7, #26]
 8002d36:	4a1a      	ldr	r2, [pc, #104]	@ (8002da0 <_getVofaData+0x100>)
 8002d38:	4413      	add	r3, r2
 8002d3a:	8bba      	ldrh	r2, [r7, #28]
 8002d3c:	4619      	mov	r1, r3
 8002d3e:	6978      	ldr	r0, [r7, #20]
 8002d40:	f007 fd78 	bl	800a834 <memcpy>
		if(_calculateData(rawdata,dataLenth,&data)){//
 8002d44:	f107 020c 	add.w	r2, r7, #12
 8002d48:	8bbb      	ldrh	r3, [r7, #28]
 8002d4a:	4619      	mov	r1, r3
 8002d4c:	6978      	ldr	r0, [r7, #20]
 8002d4e:	f7ff fe67 	bl	8002a20 <_calculateData>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d011      	beq.n	8002d7c <_getVofaData+0xdc>
			if(_setVofaProtocol(data,rawstr)){//error_handler
 8002d58:	edd7 7a03 	vldr	s15, [r7, #12]
 8002d5c:	6938      	ldr	r0, [r7, #16]
 8002d5e:	eeb0 0a67 	vmov.f32	s0, s15
 8002d62:	f7ff ff09 	bl	8002b78 <_setVofaProtocol>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d014      	beq.n	8002d96 <_getVofaData+0xf6>
				free(rawdata);
 8002d6c:	6978      	ldr	r0, [r7, #20]
 8002d6e:	f007 f8f5 	bl	8009f5c <free>
				free(rawstr);
 8002d72:	6938      	ldr	r0, [r7, #16]
 8002d74:	f007 f8f2 	bl	8009f5c <free>
				return VOFA_SET_OK;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e00d      	b.n	8002d98 <_getVofaData+0xf8>
			}
		}
		else{
			free(rawdata);
 8002d7c:	6978      	ldr	r0, [r7, #20]
 8002d7e:	f007 f8ed 	bl	8009f5c <free>
			free(rawstr);
 8002d82:	6938      	ldr	r0, [r7, #16]
 8002d84:	f007 f8ea 	bl	8009f5c <free>
			return VOFA_SET_NO;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	e005      	b.n	8002d98 <_getVofaData+0xf8>
		}
	}
	else{
		printf("[VOFA]vofa malloc fail\n");
 8002d8c:	4805      	ldr	r0, [pc, #20]	@ (8002da4 <_getVofaData+0x104>)
 8002d8e:	f007 fc4d 	bl	800a62c <puts>
		return VOFA_SET_NO;
 8002d92:	2300      	movs	r3, #0
 8002d94:	e000      	b.n	8002d98 <_getVofaData+0xf8>
		if(_calculateData(rawdata,dataLenth,&data)){//
 8002d96:	bf00      	nop
	}

}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3720      	adds	r7, #32
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	20000db4 	.word	0x20000db4
 8002da4:	0800ffb8 	.word	0x0800ffb8

08002da8 <Vofa_Test>:

void Vofa_Test(){
 8002da8:	b580      	push	{r7, lr}
 8002daa:	af00      	add	r7, sp, #0
	if(g_vofa_frame_received){
 8002dac:	4b0b      	ldr	r3, [pc, #44]	@ (8002ddc <Vofa_Test+0x34>)
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d011      	beq.n	8002dd8 <Vofa_Test+0x30>
		g_vofa_frame_received=0;
 8002db4:	4b09      	ldr	r3, [pc, #36]	@ (8002ddc <Vofa_Test+0x34>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	701a      	strb	r2, [r3, #0]
//		printf("%d\n",g_vofa_frame_size);
		if(_getVofaData(g_vofa_frame_size)){//size-1
 8002dba:	4b09      	ldr	r3, [pc, #36]	@ (8002de0 <Vofa_Test+0x38>)
 8002dbc:	781b      	ldrb	r3, [r3, #0]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7ff ff6e 	bl	8002ca0 <_getVofaData>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d003      	beq.n	8002dd2 <Vofa_Test+0x2a>
			printf("[VOFA]vofa set success\n");
 8002dca:	4806      	ldr	r0, [pc, #24]	@ (8002de4 <Vofa_Test+0x3c>)
 8002dcc:	f007 fc2e 	bl	800a62c <puts>
		}
		else{
			printf("[VOFA]vofa set fail\n");
		}
	}
}
 8002dd0:	e002      	b.n	8002dd8 <Vofa_Test+0x30>
			printf("[VOFA]vofa set fail\n");
 8002dd2:	4805      	ldr	r0, [pc, #20]	@ (8002de8 <Vofa_Test+0x40>)
 8002dd4:	f007 fc2a 	bl	800a62c <puts>
}
 8002dd8:	bf00      	nop
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	20000ddc 	.word	0x20000ddc
 8002de0:	20000ddd 	.word	0x20000ddd
 8002de4:	0800ffd0 	.word	0x0800ffd0
 8002de8:	0800ffe8 	.word	0x0800ffe8

08002dec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002dec:	480d      	ldr	r0, [pc, #52]	@ (8002e24 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002dee:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002df0:	f7ff fa8e 	bl	8002310 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002df4:	480c      	ldr	r0, [pc, #48]	@ (8002e28 <LoopForever+0x6>)
  ldr r1, =_edata
 8002df6:	490d      	ldr	r1, [pc, #52]	@ (8002e2c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002df8:	4a0d      	ldr	r2, [pc, #52]	@ (8002e30 <LoopForever+0xe>)
  movs r3, #0
 8002dfa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002dfc:	e002      	b.n	8002e04 <LoopCopyDataInit>

08002dfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002dfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e02:	3304      	adds	r3, #4

08002e04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e08:	d3f9      	bcc.n	8002dfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e0a:	4a0a      	ldr	r2, [pc, #40]	@ (8002e34 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002e0c:	4c0a      	ldr	r4, [pc, #40]	@ (8002e38 <LoopForever+0x16>)
  movs r3, #0
 8002e0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e10:	e001      	b.n	8002e16 <LoopFillZerobss>

08002e12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e14:	3204      	adds	r2, #4

08002e16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e18:	d3fb      	bcc.n	8002e12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002e1a:	f007 fcd7 	bl	800a7cc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002e1e:	f7fe fd1f 	bl	8001860 <main>

08002e22 <LoopForever>:

LoopForever:
    b LoopForever
 8002e22:	e7fe      	b.n	8002e22 <LoopForever>
  ldr   r0, =_estack
 8002e24:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e2c:	200006d8 	.word	0x200006d8
  ldr r2, =_sidata
 8002e30:	08010d1c 	.word	0x08010d1c
  ldr r2, =_sbss
 8002e34:	200006d8 	.word	0x200006d8
  ldr r4, =_ebss
 8002e38:	200010f0 	.word	0x200010f0

08002e3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002e3c:	e7fe      	b.n	8002e3c <ADC1_2_IRQHandler>

08002e3e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e3e:	b580      	push	{r7, lr}
 8002e40:	b082      	sub	sp, #8
 8002e42:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002e44:	2300      	movs	r3, #0
 8002e46:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e48:	2003      	movs	r0, #3
 8002e4a:	f000 fd3d 	bl	80038c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002e4e:	2000      	movs	r0, #0
 8002e50:	f000 f80e 	bl	8002e70 <HAL_InitTick>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d002      	beq.n	8002e60 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	71fb      	strb	r3, [r7, #7]
 8002e5e:	e001      	b.n	8002e64 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002e60:	f7ff f90a 	bl	8002078 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002e64:	79fb      	ldrb	r3, [r7, #7]

}
 8002e66:	4618      	mov	r0, r3
 8002e68:	3708      	adds	r7, #8
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
	...

08002e70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002e7c:	4b16      	ldr	r3, [pc, #88]	@ (8002ed8 <HAL_InitTick+0x68>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d022      	beq.n	8002eca <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002e84:	4b15      	ldr	r3, [pc, #84]	@ (8002edc <HAL_InitTick+0x6c>)
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	4b13      	ldr	r3, [pc, #76]	@ (8002ed8 <HAL_InitTick+0x68>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002e90:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e94:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f000 fd48 	bl	800392e <HAL_SYSTICK_Config>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d10f      	bne.n	8002ec4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2b0f      	cmp	r3, #15
 8002ea8:	d809      	bhi.n	8002ebe <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002eaa:	2200      	movs	r2, #0
 8002eac:	6879      	ldr	r1, [r7, #4]
 8002eae:	f04f 30ff 	mov.w	r0, #4294967295
 8002eb2:	f000 fd14 	bl	80038de <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002eb6:	4a0a      	ldr	r2, [pc, #40]	@ (8002ee0 <HAL_InitTick+0x70>)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6013      	str	r3, [r2, #0]
 8002ebc:	e007      	b.n	8002ece <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	73fb      	strb	r3, [r7, #15]
 8002ec2:	e004      	b.n	8002ece <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	73fb      	strb	r3, [r7, #15]
 8002ec8:	e001      	b.n	8002ece <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002ece:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3710      	adds	r7, #16
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	20000014 	.word	0x20000014
 8002edc:	20000000 	.word	0x20000000
 8002ee0:	20000010 	.word	0x20000010

08002ee4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ee8:	4b05      	ldr	r3, [pc, #20]	@ (8002f00 <HAL_IncTick+0x1c>)
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	4b05      	ldr	r3, [pc, #20]	@ (8002f04 <HAL_IncTick+0x20>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4413      	add	r3, r2
 8002ef2:	4a03      	ldr	r2, [pc, #12]	@ (8002f00 <HAL_IncTick+0x1c>)
 8002ef4:	6013      	str	r3, [r2, #0]
}
 8002ef6:	bf00      	nop
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr
 8002f00:	20000de0 	.word	0x20000de0
 8002f04:	20000014 	.word	0x20000014

08002f08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	af00      	add	r7, sp, #0
  return uwTick;
 8002f0c:	4b03      	ldr	r3, [pc, #12]	@ (8002f1c <HAL_GetTick+0x14>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	20000de0 	.word	0x20000de0

08002f20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f28:	f7ff ffee 	bl	8002f08 <HAL_GetTick>
 8002f2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f38:	d004      	beq.n	8002f44 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f3a:	4b09      	ldr	r3, [pc, #36]	@ (8002f60 <HAL_Delay+0x40>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	68fa      	ldr	r2, [r7, #12]
 8002f40:	4413      	add	r3, r2
 8002f42:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002f44:	bf00      	nop
 8002f46:	f7ff ffdf 	bl	8002f08 <HAL_GetTick>
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	1ad3      	subs	r3, r2, r3
 8002f50:	68fa      	ldr	r2, [r7, #12]
 8002f52:	429a      	cmp	r2, r3
 8002f54:	d8f7      	bhi.n	8002f46 <HAL_Delay+0x26>
  {
  }
}
 8002f56:	bf00      	nop
 8002f58:	bf00      	nop
 8002f5a:	3710      	adds	r7, #16
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	20000014 	.word	0x20000014

08002f64 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b083      	sub	sp, #12
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002f6c:	4b05      	ldr	r3, [pc, #20]	@ (8002f84 <LL_EXTI_EnableIT_0_31+0x20>)
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	4904      	ldr	r1, [pc, #16]	@ (8002f84 <LL_EXTI_EnableIT_0_31+0x20>)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	600b      	str	r3, [r1, #0]
}
 8002f78:	bf00      	nop
 8002f7a:	370c      	adds	r7, #12
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr
 8002f84:	40010400 	.word	0x40010400

08002f88 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b083      	sub	sp, #12
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8002f90:	4b05      	ldr	r3, [pc, #20]	@ (8002fa8 <LL_EXTI_EnableIT_32_63+0x20>)
 8002f92:	6a1a      	ldr	r2, [r3, #32]
 8002f94:	4904      	ldr	r1, [pc, #16]	@ (8002fa8 <LL_EXTI_EnableIT_32_63+0x20>)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	620b      	str	r3, [r1, #32]
}
 8002f9c:	bf00      	nop
 8002f9e:	370c      	adds	r7, #12
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr
 8002fa8:	40010400 	.word	0x40010400

08002fac <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8002fb4:	4b06      	ldr	r3, [pc, #24]	@ (8002fd0 <LL_EXTI_DisableIT_0_31+0x24>)
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	43db      	mvns	r3, r3
 8002fbc:	4904      	ldr	r1, [pc, #16]	@ (8002fd0 <LL_EXTI_DisableIT_0_31+0x24>)
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	600b      	str	r3, [r1, #0]
}
 8002fc2:	bf00      	nop
 8002fc4:	370c      	adds	r7, #12
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	40010400 	.word	0x40010400

08002fd4 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8002fdc:	4b06      	ldr	r3, [pc, #24]	@ (8002ff8 <LL_EXTI_DisableIT_32_63+0x24>)
 8002fde:	6a1a      	ldr	r2, [r3, #32]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	43db      	mvns	r3, r3
 8002fe4:	4904      	ldr	r1, [pc, #16]	@ (8002ff8 <LL_EXTI_DisableIT_32_63+0x24>)
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	620b      	str	r3, [r1, #32]
}
 8002fea:	bf00      	nop
 8002fec:	370c      	adds	r7, #12
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop
 8002ff8:	40010400 	.word	0x40010400

08002ffc <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8003004:	4b05      	ldr	r3, [pc, #20]	@ (800301c <LL_EXTI_EnableEvent_0_31+0x20>)
 8003006:	685a      	ldr	r2, [r3, #4]
 8003008:	4904      	ldr	r1, [pc, #16]	@ (800301c <LL_EXTI_EnableEvent_0_31+0x20>)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	4313      	orrs	r3, r2
 800300e:	604b      	str	r3, [r1, #4]

}
 8003010:	bf00      	nop
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr
 800301c:	40010400 	.word	0x40010400

08003020 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8003028:	4b05      	ldr	r3, [pc, #20]	@ (8003040 <LL_EXTI_EnableEvent_32_63+0x20>)
 800302a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800302c:	4904      	ldr	r1, [pc, #16]	@ (8003040 <LL_EXTI_EnableEvent_32_63+0x20>)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4313      	orrs	r3, r2
 8003032:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003034:	bf00      	nop
 8003036:	370c      	adds	r7, #12
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr
 8003040:	40010400 	.word	0x40010400

08003044 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800304c:	4b06      	ldr	r3, [pc, #24]	@ (8003068 <LL_EXTI_DisableEvent_0_31+0x24>)
 800304e:	685a      	ldr	r2, [r3, #4]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	43db      	mvns	r3, r3
 8003054:	4904      	ldr	r1, [pc, #16]	@ (8003068 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003056:	4013      	ands	r3, r2
 8003058:	604b      	str	r3, [r1, #4]
}
 800305a:	bf00      	nop
 800305c:	370c      	adds	r7, #12
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr
 8003066:	bf00      	nop
 8003068:	40010400 	.word	0x40010400

0800306c <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8003074:	4b06      	ldr	r3, [pc, #24]	@ (8003090 <LL_EXTI_DisableEvent_32_63+0x24>)
 8003076:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	43db      	mvns	r3, r3
 800307c:	4904      	ldr	r1, [pc, #16]	@ (8003090 <LL_EXTI_DisableEvent_32_63+0x24>)
 800307e:	4013      	ands	r3, r2
 8003080:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003082:	bf00      	nop
 8003084:	370c      	adds	r7, #12
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	40010400 	.word	0x40010400

08003094 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003094:	b480      	push	{r7}
 8003096:	b083      	sub	sp, #12
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800309c:	4b05      	ldr	r3, [pc, #20]	@ (80030b4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800309e:	689a      	ldr	r2, [r3, #8]
 80030a0:	4904      	ldr	r1, [pc, #16]	@ (80030b4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	608b      	str	r3, [r1, #8]

}
 80030a8:	bf00      	nop
 80030aa:	370c      	adds	r7, #12
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr
 80030b4:	40010400 	.word	0x40010400

080030b8 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80030c0:	4b05      	ldr	r3, [pc, #20]	@ (80030d8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80030c2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80030c4:	4904      	ldr	r1, [pc, #16]	@ (80030d8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	628b      	str	r3, [r1, #40]	@ 0x28
}
 80030cc:	bf00      	nop
 80030ce:	370c      	adds	r7, #12
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr
 80030d8:	40010400 	.word	0x40010400

080030dc <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80030dc:	b480      	push	{r7}
 80030de:	b083      	sub	sp, #12
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80030e4:	4b06      	ldr	r3, [pc, #24]	@ (8003100 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80030e6:	689a      	ldr	r2, [r3, #8]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	43db      	mvns	r3, r3
 80030ec:	4904      	ldr	r1, [pc, #16]	@ (8003100 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80030ee:	4013      	ands	r3, r2
 80030f0:	608b      	str	r3, [r1, #8]

}
 80030f2:	bf00      	nop
 80030f4:	370c      	adds	r7, #12
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	40010400 	.word	0x40010400

08003104 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800310c:	4b06      	ldr	r3, [pc, #24]	@ (8003128 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800310e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	43db      	mvns	r3, r3
 8003114:	4904      	ldr	r1, [pc, #16]	@ (8003128 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8003116:	4013      	ands	r3, r2
 8003118:	628b      	str	r3, [r1, #40]	@ 0x28
}
 800311a:	bf00      	nop
 800311c:	370c      	adds	r7, #12
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr
 8003126:	bf00      	nop
 8003128:	40010400 	.word	0x40010400

0800312c <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8003134:	4b05      	ldr	r3, [pc, #20]	@ (800314c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003136:	68da      	ldr	r2, [r3, #12]
 8003138:	4904      	ldr	r1, [pc, #16]	@ (800314c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4313      	orrs	r3, r2
 800313e:	60cb      	str	r3, [r1, #12]
}
 8003140:	bf00      	nop
 8003142:	370c      	adds	r7, #12
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr
 800314c:	40010400 	.word	0x40010400

08003150 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8003158:	4b05      	ldr	r3, [pc, #20]	@ (8003170 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800315a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800315c:	4904      	ldr	r1, [pc, #16]	@ (8003170 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4313      	orrs	r3, r2
 8003162:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8003164:	bf00      	nop
 8003166:	370c      	adds	r7, #12
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr
 8003170:	40010400 	.word	0x40010400

08003174 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003174:	b480      	push	{r7}
 8003176:	b083      	sub	sp, #12
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800317c:	4b06      	ldr	r3, [pc, #24]	@ (8003198 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800317e:	68da      	ldr	r2, [r3, #12]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	43db      	mvns	r3, r3
 8003184:	4904      	ldr	r1, [pc, #16]	@ (8003198 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003186:	4013      	ands	r3, r2
 8003188:	60cb      	str	r3, [r1, #12]
}
 800318a:	bf00      	nop
 800318c:	370c      	adds	r7, #12
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	40010400 	.word	0x40010400

0800319c <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 800319c:	b480      	push	{r7}
 800319e:	b083      	sub	sp, #12
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 80031a4:	4b06      	ldr	r3, [pc, #24]	@ (80031c0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80031a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	43db      	mvns	r3, r3
 80031ac:	4904      	ldr	r1, [pc, #16]	@ (80031c0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80031ae:	4013      	ands	r3, r2
 80031b0:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 80031b2:	bf00      	nop
 80031b4:	370c      	adds	r7, #12
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	40010400 	.word	0x40010400

080031c4 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 80031cc:	4b07      	ldr	r3, [pc, #28]	@ (80031ec <LL_EXTI_IsActiveFlag_0_31+0x28>)
 80031ce:	695a      	ldr	r2, [r3, #20]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	4013      	ands	r3, r2
 80031d4:	687a      	ldr	r2, [r7, #4]
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d101      	bne.n	80031de <LL_EXTI_IsActiveFlag_0_31+0x1a>
 80031da:	2301      	movs	r3, #1
 80031dc:	e000      	b.n	80031e0 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 80031de:	2300      	movs	r3, #0
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	370c      	adds	r7, #12
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr
 80031ec:	40010400 	.word	0x40010400

080031f0 <LL_EXTI_IsActiveFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_32_63(uint32_t ExtiLine)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 80031f8:	4b07      	ldr	r3, [pc, #28]	@ (8003218 <LL_EXTI_IsActiveFlag_32_63+0x28>)
 80031fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4013      	ands	r3, r2
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	429a      	cmp	r2, r3
 8003204:	d101      	bne.n	800320a <LL_EXTI_IsActiveFlag_32_63+0x1a>
 8003206:	2301      	movs	r3, #1
 8003208:	e000      	b.n	800320c <LL_EXTI_IsActiveFlag_32_63+0x1c>
 800320a:	2300      	movs	r3, #0
}
 800320c:	4618      	mov	r0, r3
 800320e:	370c      	adds	r7, #12
 8003210:	46bd      	mov	sp, r7
 8003212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003216:	4770      	bx	lr
 8003218:	40010400 	.word	0x40010400

0800321c <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003224:	4a04      	ldr	r2, [pc, #16]	@ (8003238 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6153      	str	r3, [r2, #20]
}
 800322a:	bf00      	nop
 800322c:	370c      	adds	r7, #12
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	40010400 	.word	0x40010400

0800323c <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 8003244:	4a04      	ldr	r2, [pc, #16]	@ (8003258 <LL_EXTI_ClearFlag_32_63+0x1c>)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6353      	str	r3, [r2, #52]	@ 0x34
}
 800324a:	bf00      	nop
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	40010400 	.word	0x40010400

0800325c <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b088      	sub	sp, #32
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8003264:	2300      	movs	r3, #0
 8003266:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8003268:	2300      	movs	r3, #0
 800326a:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d102      	bne.n	8003278 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	77fb      	strb	r3, [r7, #31]
 8003276:	e181      	b.n	800357c <HAL_COMP_Init+0x320>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003282:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003286:	d102      	bne.n	800328e <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8003288:	2301      	movs	r3, #1
 800328a:	77fb      	strb	r3, [r7, #31]
 800328c:	e176      	b.n	800357c <HAL_COMP_Init+0x320>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	7f5b      	ldrb	r3, [r3, #29]
 8003292:	b2db      	uxtb	r3, r3
 8003294:	2b00      	cmp	r3, #0
 8003296:	d108      	bne.n	80032aa <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2200      	movs	r2, #0
 800329c:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f7fd fea5 	bl	8000ff4 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80032b4:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	695b      	ldr	r3, [r3, #20]
 80032c4:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	68db      	ldr	r3, [r3, #12]
 80032ca:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 80032d0:	4313      	orrs	r3, r2
 80032d2:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	4b90      	ldr	r3, [pc, #576]	@ (800351c <HAL_COMP_Init+0x2c0>)
 80032dc:	4013      	ands	r3, r2
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	6812      	ldr	r2, [r2, #0]
 80032e2:	6979      	ldr	r1, [r7, #20]
 80032e4:	430b      	orrs	r3, r1
 80032e6:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d016      	beq.n	8003324 <HAL_COMP_Init+0xc8>
 80032f6:	69bb      	ldr	r3, [r7, #24]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d113      	bne.n	8003324 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80032fc:	4b88      	ldr	r3, [pc, #544]	@ (8003520 <HAL_COMP_Init+0x2c4>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	099b      	lsrs	r3, r3, #6
 8003302:	4a88      	ldr	r2, [pc, #544]	@ (8003524 <HAL_COMP_Init+0x2c8>)
 8003304:	fba2 2303 	umull	r2, r3, r2, r3
 8003308:	099b      	lsrs	r3, r3, #6
 800330a:	1c5a      	adds	r2, r3, #1
 800330c:	4613      	mov	r3, r2
 800330e:	009b      	lsls	r3, r3, #2
 8003310:	4413      	add	r3, r2
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003316:	e002      	b.n	800331e <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	3b01      	subs	r3, #1
 800331c:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d1f9      	bne.n	8003318 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a7f      	ldr	r2, [pc, #508]	@ (8003528 <HAL_COMP_Init+0x2cc>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d028      	beq.n	8003380 <HAL_COMP_Init+0x124>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a7e      	ldr	r2, [pc, #504]	@ (800352c <HAL_COMP_Init+0x2d0>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d020      	beq.n	800337a <HAL_COMP_Init+0x11e>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a7c      	ldr	r2, [pc, #496]	@ (8003530 <HAL_COMP_Init+0x2d4>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d018      	beq.n	8003374 <HAL_COMP_Init+0x118>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a7b      	ldr	r2, [pc, #492]	@ (8003534 <HAL_COMP_Init+0x2d8>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d010      	beq.n	800336e <HAL_COMP_Init+0x112>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a79      	ldr	r2, [pc, #484]	@ (8003538 <HAL_COMP_Init+0x2dc>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d008      	beq.n	8003368 <HAL_COMP_Init+0x10c>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a78      	ldr	r2, [pc, #480]	@ (800353c <HAL_COMP_Init+0x2e0>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d101      	bne.n	8003364 <HAL_COMP_Init+0x108>
 8003360:	2301      	movs	r3, #1
 8003362:	e00f      	b.n	8003384 <HAL_COMP_Init+0x128>
 8003364:	2302      	movs	r3, #2
 8003366:	e00d      	b.n	8003384 <HAL_COMP_Init+0x128>
 8003368:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800336c:	e00a      	b.n	8003384 <HAL_COMP_Init+0x128>
 800336e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003372:	e007      	b.n	8003384 <HAL_COMP_Init+0x128>
 8003374:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003378:	e004      	b.n	8003384 <HAL_COMP_Init+0x128>
 800337a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800337e:	e001      	b.n	8003384 <HAL_COMP_Init+0x128>
 8003380:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003384:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	699b      	ldr	r3, [r3, #24]
 800338a:	f003 0303 	and.w	r3, r3, #3
 800338e:	2b00      	cmp	r3, #0
 8003390:	f000 80b6 	beq.w	8003500 <HAL_COMP_Init+0x2a4>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	699b      	ldr	r3, [r3, #24]
 8003398:	f003 0310 	and.w	r3, r3, #16
 800339c:	2b00      	cmp	r3, #0
 800339e:	d011      	beq.n	80033c4 <HAL_COMP_Init+0x168>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a65      	ldr	r2, [pc, #404]	@ (800353c <HAL_COMP_Init+0x2e0>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d004      	beq.n	80033b4 <HAL_COMP_Init+0x158>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a64      	ldr	r2, [pc, #400]	@ (8003540 <HAL_COMP_Init+0x2e4>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d103      	bne.n	80033bc <HAL_COMP_Init+0x160>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 80033b4:	6938      	ldr	r0, [r7, #16]
 80033b6:	f7ff fe7f 	bl	80030b8 <LL_EXTI_EnableRisingTrig_32_63>
 80033ba:	e014      	b.n	80033e6 <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 80033bc:	6938      	ldr	r0, [r7, #16]
 80033be:	f7ff fe69 	bl	8003094 <LL_EXTI_EnableRisingTrig_0_31>
 80033c2:	e010      	b.n	80033e6 <HAL_COMP_Init+0x18a>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a5c      	ldr	r2, [pc, #368]	@ (800353c <HAL_COMP_Init+0x2e0>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d004      	beq.n	80033d8 <HAL_COMP_Init+0x17c>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a5b      	ldr	r2, [pc, #364]	@ (8003540 <HAL_COMP_Init+0x2e4>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d103      	bne.n	80033e0 <HAL_COMP_Init+0x184>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 80033d8:	6938      	ldr	r0, [r7, #16]
 80033da:	f7ff fe93 	bl	8003104 <LL_EXTI_DisableRisingTrig_32_63>
 80033de:	e002      	b.n	80033e6 <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 80033e0:	6938      	ldr	r0, [r7, #16]
 80033e2:	f7ff fe7b 	bl	80030dc <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	f003 0320 	and.w	r3, r3, #32
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d011      	beq.n	8003416 <HAL_COMP_Init+0x1ba>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a51      	ldr	r2, [pc, #324]	@ (800353c <HAL_COMP_Init+0x2e0>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d004      	beq.n	8003406 <HAL_COMP_Init+0x1aa>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a4f      	ldr	r2, [pc, #316]	@ (8003540 <HAL_COMP_Init+0x2e4>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d103      	bne.n	800340e <HAL_COMP_Init+0x1b2>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 8003406:	6938      	ldr	r0, [r7, #16]
 8003408:	f7ff fea2 	bl	8003150 <LL_EXTI_EnableFallingTrig_32_63>
 800340c:	e014      	b.n	8003438 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 800340e:	6938      	ldr	r0, [r7, #16]
 8003410:	f7ff fe8c 	bl	800312c <LL_EXTI_EnableFallingTrig_0_31>
 8003414:	e010      	b.n	8003438 <HAL_COMP_Init+0x1dc>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a48      	ldr	r2, [pc, #288]	@ (800353c <HAL_COMP_Init+0x2e0>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d004      	beq.n	800342a <HAL_COMP_Init+0x1ce>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a46      	ldr	r2, [pc, #280]	@ (8003540 <HAL_COMP_Init+0x2e4>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d103      	bne.n	8003432 <HAL_COMP_Init+0x1d6>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 800342a:	6938      	ldr	r0, [r7, #16]
 800342c:	f7ff feb6 	bl	800319c <LL_EXTI_DisableFallingTrig_32_63>
 8003430:	e002      	b.n	8003438 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8003432:	6938      	ldr	r0, [r7, #16]
 8003434:	f7ff fe9e 	bl	8003174 <LL_EXTI_DisableFallingTrig_0_31>
#endif /* COMP7 */
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a3f      	ldr	r2, [pc, #252]	@ (800353c <HAL_COMP_Init+0x2e0>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d004      	beq.n	800344c <HAL_COMP_Init+0x1f0>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a3e      	ldr	r2, [pc, #248]	@ (8003540 <HAL_COMP_Init+0x2e4>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d103      	bne.n	8003454 <HAL_COMP_Init+0x1f8>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 800344c:	6938      	ldr	r0, [r7, #16]
 800344e:	f7ff fef5 	bl	800323c <LL_EXTI_ClearFlag_32_63>
 8003452:	e002      	b.n	800345a <HAL_COMP_Init+0x1fe>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 8003454:	6938      	ldr	r0, [r7, #16]
 8003456:	f7ff fee1 	bl	800321c <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	699b      	ldr	r3, [r3, #24]
 800345e:	f003 0302 	and.w	r3, r3, #2
 8003462:	2b00      	cmp	r3, #0
 8003464:	d011      	beq.n	800348a <HAL_COMP_Init+0x22e>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a34      	ldr	r2, [pc, #208]	@ (800353c <HAL_COMP_Init+0x2e0>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d004      	beq.n	800347a <HAL_COMP_Init+0x21e>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a32      	ldr	r2, [pc, #200]	@ (8003540 <HAL_COMP_Init+0x2e4>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d103      	bne.n	8003482 <HAL_COMP_Init+0x226>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 800347a:	6938      	ldr	r0, [r7, #16]
 800347c:	f7ff fdd0 	bl	8003020 <LL_EXTI_EnableEvent_32_63>
 8003480:	e014      	b.n	80034ac <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 8003482:	6938      	ldr	r0, [r7, #16]
 8003484:	f7ff fdba 	bl	8002ffc <LL_EXTI_EnableEvent_0_31>
 8003488:	e010      	b.n	80034ac <HAL_COMP_Init+0x250>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a2b      	ldr	r2, [pc, #172]	@ (800353c <HAL_COMP_Init+0x2e0>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d004      	beq.n	800349e <HAL_COMP_Init+0x242>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a29      	ldr	r2, [pc, #164]	@ (8003540 <HAL_COMP_Init+0x2e4>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d103      	bne.n	80034a6 <HAL_COMP_Init+0x24a>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 800349e:	6938      	ldr	r0, [r7, #16]
 80034a0:	f7ff fde4 	bl	800306c <LL_EXTI_DisableEvent_32_63>
 80034a4:	e002      	b.n	80034ac <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 80034a6:	6938      	ldr	r0, [r7, #16]
 80034a8:	f7ff fdcc 	bl	8003044 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	699b      	ldr	r3, [r3, #24]
 80034b0:	f003 0301 	and.w	r3, r3, #1
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d011      	beq.n	80034dc <HAL_COMP_Init+0x280>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a1f      	ldr	r2, [pc, #124]	@ (800353c <HAL_COMP_Init+0x2e0>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d004      	beq.n	80034cc <HAL_COMP_Init+0x270>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a1e      	ldr	r2, [pc, #120]	@ (8003540 <HAL_COMP_Init+0x2e4>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d103      	bne.n	80034d4 <HAL_COMP_Init+0x278>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 80034cc:	6938      	ldr	r0, [r7, #16]
 80034ce:	f7ff fd5b 	bl	8002f88 <LL_EXTI_EnableIT_32_63>
 80034d2:	e04b      	b.n	800356c <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 80034d4:	6938      	ldr	r0, [r7, #16]
 80034d6:	f7ff fd45 	bl	8002f64 <LL_EXTI_EnableIT_0_31>
 80034da:	e047      	b.n	800356c <HAL_COMP_Init+0x310>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a16      	ldr	r2, [pc, #88]	@ (800353c <HAL_COMP_Init+0x2e0>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d004      	beq.n	80034f0 <HAL_COMP_Init+0x294>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a15      	ldr	r2, [pc, #84]	@ (8003540 <HAL_COMP_Init+0x2e4>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d103      	bne.n	80034f8 <HAL_COMP_Init+0x29c>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 80034f0:	6938      	ldr	r0, [r7, #16]
 80034f2:	f7ff fd6f 	bl	8002fd4 <LL_EXTI_DisableIT_32_63>
 80034f6:	e039      	b.n	800356c <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 80034f8:	6938      	ldr	r0, [r7, #16]
 80034fa:	f7ff fd57 	bl	8002fac <LL_EXTI_DisableIT_0_31>
 80034fe:	e035      	b.n	800356c <HAL_COMP_Init+0x310>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a0d      	ldr	r2, [pc, #52]	@ (800353c <HAL_COMP_Init+0x2e0>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d004      	beq.n	8003514 <HAL_COMP_Init+0x2b8>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a0c      	ldr	r2, [pc, #48]	@ (8003540 <HAL_COMP_Init+0x2e4>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d117      	bne.n	8003544 <HAL_COMP_Init+0x2e8>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 8003514:	6938      	ldr	r0, [r7, #16]
 8003516:	f7ff fda9 	bl	800306c <LL_EXTI_DisableEvent_32_63>
 800351a:	e016      	b.n	800354a <HAL_COMP_Init+0x2ee>
 800351c:	ff007e0f 	.word	0xff007e0f
 8003520:	20000000 	.word	0x20000000
 8003524:	053e2d63 	.word	0x053e2d63
 8003528:	40010200 	.word	0x40010200
 800352c:	40010204 	.word	0x40010204
 8003530:	40010208 	.word	0x40010208
 8003534:	4001020c 	.word	0x4001020c
 8003538:	40010210 	.word	0x40010210
 800353c:	40010214 	.word	0x40010214
 8003540:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8003544:	6938      	ldr	r0, [r7, #16]
 8003546:	f7ff fd7d 	bl	8003044 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */

      /* Disable EXTI interrupt mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a0e      	ldr	r2, [pc, #56]	@ (8003588 <HAL_COMP_Init+0x32c>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d004      	beq.n	800355e <HAL_COMP_Init+0x302>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a0c      	ldr	r2, [pc, #48]	@ (800358c <HAL_COMP_Init+0x330>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d103      	bne.n	8003566 <HAL_COMP_Init+0x30a>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 800355e:	6938      	ldr	r0, [r7, #16]
 8003560:	f7ff fd38 	bl	8002fd4 <LL_EXTI_DisableIT_32_63>
 8003564:	e002      	b.n	800356c <HAL_COMP_Init+0x310>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8003566:	6938      	ldr	r0, [r7, #16]
 8003568:	f7ff fd20 	bl	8002fac <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	7f5b      	ldrb	r3, [r3, #29]
 8003570:	b2db      	uxtb	r3, r3
 8003572:	2b00      	cmp	r3, #0
 8003574:	d102      	bne.n	800357c <HAL_COMP_Init+0x320>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2201      	movs	r2, #1
 800357a:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 800357c:	7ffb      	ldrb	r3, [r7, #31]
}
 800357e:	4618      	mov	r0, r3
 8003580:	3720      	adds	r7, #32
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	40010214 	.word	0x40010214
 800358c:	40010218 	.word	0x40010218

08003590 <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 8003590:	b480      	push	{r7}
 8003592:	b085      	sub	sp, #20
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 8003598:	2300      	movs	r3, #0
 800359a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800359c:	2300      	movs	r3, #0
 800359e:	73fb      	strb	r3, [r7, #15]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d102      	bne.n	80035ac <HAL_COMP_Start+0x1c>
  {
    status = HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	73fb      	strb	r3, [r7, #15]
 80035aa:	e02e      	b.n	800360a <HAL_COMP_Start+0x7a>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80035b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80035ba:	d102      	bne.n	80035c2 <HAL_COMP_Start+0x32>
  {
    status = HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	73fb      	strb	r3, [r7, #15]
 80035c0:	e023      	b.n	800360a <HAL_COMP_Start+0x7a>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if (hcomp->State == HAL_COMP_STATE_READY)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	7f5b      	ldrb	r3, [r3, #29]
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d11c      	bne.n	8003606 <HAL_COMP_Start+0x76>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f042 0201 	orr.w	r2, r2, #1
 80035da:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2202      	movs	r2, #2
 80035e0:	775a      	strb	r2, [r3, #29]
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.                                         */
      /* Note: In case of system low frequency (below 1Mhz), short delay      */
      /*       of startup time (few us) is within CPU processing cycles       */
      /*       of following instructions.                                     */
      wait_loop_index = (COMP_DELAY_STARTUP_US * (SystemCoreClock / (1000000UL * 2UL)));
 80035e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003618 <HAL_COMP_Start+0x88>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a0d      	ldr	r2, [pc, #52]	@ (800361c <HAL_COMP_Start+0x8c>)
 80035e8:	fba2 2303 	umull	r2, r3, r2, r3
 80035ec:	0cda      	lsrs	r2, r3, #19
 80035ee:	4613      	mov	r3, r2
 80035f0:	009b      	lsls	r3, r3, #2
 80035f2:	4413      	add	r3, r2
 80035f4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80035f6:	e002      	b.n	80035fe <HAL_COMP_Start+0x6e>
      {
        wait_loop_index--;
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	3b01      	subs	r3, #1
 80035fc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d1f9      	bne.n	80035f8 <HAL_COMP_Start+0x68>
 8003604:	e001      	b.n	800360a <HAL_COMP_Start+0x7a>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800360a:	7bfb      	ldrb	r3, [r7, #15]
}
 800360c:	4618      	mov	r0, r3
 800360e:	3714      	adds	r7, #20
 8003610:	46bd      	mov	sp, r7
 8003612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003616:	4770      	bx	lr
 8003618:	20000000 	.word	0x20000000
 800361c:	431bde83 	.word	0x431bde83

08003620 <HAL_COMP_IRQHandler>:
  * @brief  Comparator IRQ handler.
  * @param  hcomp  COMP handle
  * @retval None
  */
void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  /* Get the EXTI line corresponding to the selected COMP instance */
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a2f      	ldr	r2, [pc, #188]	@ (80036ec <HAL_COMP_IRQHandler+0xcc>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d028      	beq.n	8003684 <HAL_COMP_IRQHandler+0x64>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a2e      	ldr	r2, [pc, #184]	@ (80036f0 <HAL_COMP_IRQHandler+0xd0>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d020      	beq.n	800367e <HAL_COMP_IRQHandler+0x5e>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a2c      	ldr	r2, [pc, #176]	@ (80036f4 <HAL_COMP_IRQHandler+0xd4>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d018      	beq.n	8003678 <HAL_COMP_IRQHandler+0x58>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a2b      	ldr	r2, [pc, #172]	@ (80036f8 <HAL_COMP_IRQHandler+0xd8>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d010      	beq.n	8003672 <HAL_COMP_IRQHandler+0x52>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a29      	ldr	r2, [pc, #164]	@ (80036fc <HAL_COMP_IRQHandler+0xdc>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d008      	beq.n	800366c <HAL_COMP_IRQHandler+0x4c>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a28      	ldr	r2, [pc, #160]	@ (8003700 <HAL_COMP_IRQHandler+0xe0>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d101      	bne.n	8003668 <HAL_COMP_IRQHandler+0x48>
 8003664:	2301      	movs	r3, #1
 8003666:	e00f      	b.n	8003688 <HAL_COMP_IRQHandler+0x68>
 8003668:	2302      	movs	r3, #2
 800366a:	e00d      	b.n	8003688 <HAL_COMP_IRQHandler+0x68>
 800366c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8003670:	e00a      	b.n	8003688 <HAL_COMP_IRQHandler+0x68>
 8003672:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003676:	e007      	b.n	8003688 <HAL_COMP_IRQHandler+0x68>
 8003678:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800367c:	e004      	b.n	8003688 <HAL_COMP_IRQHandler+0x68>
 800367e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003682:	e001      	b.n	8003688 <HAL_COMP_IRQHandler+0x68>
 8003684:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003688:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_comp_exti_flag_set = 0UL;
 800368a:	2300      	movs	r3, #0
 800368c:	60fb      	str	r3, [r7, #12]

  /* Check COMP EXTI flag */
#if defined(COMP7)
  if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a1b      	ldr	r2, [pc, #108]	@ (8003700 <HAL_COMP_IRQHandler+0xe0>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d004      	beq.n	80036a2 <HAL_COMP_IRQHandler+0x82>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a19      	ldr	r2, [pc, #100]	@ (8003704 <HAL_COMP_IRQHandler+0xe4>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d108      	bne.n	80036b4 <HAL_COMP_IRQHandler+0x94>
  {
    if (LL_EXTI_IsActiveFlag_32_63(exti_line) != 0UL)
 80036a2:	68b8      	ldr	r0, [r7, #8]
 80036a4:	f7ff fda4 	bl	80031f0 <LL_EXTI_IsActiveFlag_32_63>
 80036a8:	4603      	mov	r3, r0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00a      	beq.n	80036c4 <HAL_COMP_IRQHandler+0xa4>
    {
      tmp_comp_exti_flag_set = 2UL;
 80036ae:	2302      	movs	r3, #2
 80036b0:	60fb      	str	r3, [r7, #12]
    if (LL_EXTI_IsActiveFlag_32_63(exti_line) != 0UL)
 80036b2:	e007      	b.n	80036c4 <HAL_COMP_IRQHandler+0xa4>
    }
  }
  else
  {
    if (LL_EXTI_IsActiveFlag_0_31(exti_line) != 0UL)
 80036b4:	68b8      	ldr	r0, [r7, #8]
 80036b6:	f7ff fd85 	bl	80031c4 <LL_EXTI_IsActiveFlag_0_31>
 80036ba:	4603      	mov	r3, r0
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d001      	beq.n	80036c4 <HAL_COMP_IRQHandler+0xa4>
    {
      tmp_comp_exti_flag_set = 1UL;
 80036c0:	2301      	movs	r3, #1
 80036c2:	60fb      	str	r3, [r7, #12]
  {
    tmp_comp_exti_flag_set = 1UL;
  }
#endif /* COMP7 */

  if (tmp_comp_exti_flag_set != 0UL)
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d00c      	beq.n	80036e4 <HAL_COMP_IRQHandler+0xc4>
  {
      /* Clear COMP EXTI line pending bit */
#if defined(COMP7)
    if (tmp_comp_exti_flag_set == 2UL)
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2b02      	cmp	r3, #2
 80036ce:	d103      	bne.n	80036d8 <HAL_COMP_IRQHandler+0xb8>
    {
      LL_EXTI_ClearFlag_32_63(exti_line);
 80036d0:	68b8      	ldr	r0, [r7, #8]
 80036d2:	f7ff fdb3 	bl	800323c <LL_EXTI_ClearFlag_32_63>
 80036d6:	e002      	b.n	80036de <HAL_COMP_IRQHandler+0xbe>
    }
    else
    {
      LL_EXTI_ClearFlag_0_31(exti_line);
 80036d8:	68b8      	ldr	r0, [r7, #8]
 80036da:	f7ff fd9f 	bl	800321c <LL_EXTI_ClearFlag_0_31>

    /* COMP trigger user callback */
#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
    hcomp->TriggerCallback(hcomp);
#else
    HAL_COMP_TriggerCallback(hcomp);
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f7fe f896 	bl	8001810 <HAL_COMP_TriggerCallback>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
  }
}
 80036e4:	bf00      	nop
 80036e6:	3710      	adds	r7, #16
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}
 80036ec:	40010200 	.word	0x40010200
 80036f0:	40010204 	.word	0x40010204
 80036f4:	40010208 	.word	0x40010208
 80036f8:	4001020c 	.word	0x4001020c
 80036fc:	40010210 	.word	0x40010210
 8003700:	40010214 	.word	0x40010214
 8003704:	40010218 	.word	0x40010218

08003708 <HAL_COMP_GetOutputLevel>:
  *         @arg COMP_OUTPUT_LEVEL_LOW
  *         @arg COMP_OUTPUT_LEVEL_HIGH
  *
  */
uint32_t HAL_COMP_GetOutputLevel(const COMP_HandleTypeDef *hcomp)
{
 8003708:	b480      	push	{r7}
 800370a:	b083      	sub	sp, #12
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

  return (uint32_t)(READ_BIT(hcomp->Instance->CSR, COMP_CSR_VALUE)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	0f9b      	lsrs	r3, r3, #30
 8003718:	f003 0301 	and.w	r3, r3, #1
                    >> COMP_OUTPUT_LEVEL_BITOFFSET_POS);
}
 800371c:	4618      	mov	r0, r3
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr

08003728 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003728:	b480      	push	{r7}
 800372a:	b085      	sub	sp, #20
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f003 0307 	and.w	r3, r3, #7
 8003736:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003738:	4b0c      	ldr	r3, [pc, #48]	@ (800376c <__NVIC_SetPriorityGrouping+0x44>)
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800373e:	68ba      	ldr	r2, [r7, #8]
 8003740:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003744:	4013      	ands	r3, r2
 8003746:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003750:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003754:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003758:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800375a:	4a04      	ldr	r2, [pc, #16]	@ (800376c <__NVIC_SetPriorityGrouping+0x44>)
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	60d3      	str	r3, [r2, #12]
}
 8003760:	bf00      	nop
 8003762:	3714      	adds	r7, #20
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr
 800376c:	e000ed00 	.word	0xe000ed00

08003770 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003770:	b480      	push	{r7}
 8003772:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003774:	4b04      	ldr	r3, [pc, #16]	@ (8003788 <__NVIC_GetPriorityGrouping+0x18>)
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	0a1b      	lsrs	r3, r3, #8
 800377a:	f003 0307 	and.w	r3, r3, #7
}
 800377e:	4618      	mov	r0, r3
 8003780:	46bd      	mov	sp, r7
 8003782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003786:	4770      	bx	lr
 8003788:	e000ed00 	.word	0xe000ed00

0800378c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800378c:	b480      	push	{r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	4603      	mov	r3, r0
 8003794:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800379a:	2b00      	cmp	r3, #0
 800379c:	db0b      	blt.n	80037b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800379e:	79fb      	ldrb	r3, [r7, #7]
 80037a0:	f003 021f 	and.w	r2, r3, #31
 80037a4:	4907      	ldr	r1, [pc, #28]	@ (80037c4 <__NVIC_EnableIRQ+0x38>)
 80037a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037aa:	095b      	lsrs	r3, r3, #5
 80037ac:	2001      	movs	r0, #1
 80037ae:	fa00 f202 	lsl.w	r2, r0, r2
 80037b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80037b6:	bf00      	nop
 80037b8:	370c      	adds	r7, #12
 80037ba:	46bd      	mov	sp, r7
 80037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c0:	4770      	bx	lr
 80037c2:	bf00      	nop
 80037c4:	e000e100 	.word	0xe000e100

080037c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	4603      	mov	r3, r0
 80037d0:	6039      	str	r1, [r7, #0]
 80037d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	db0a      	blt.n	80037f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	b2da      	uxtb	r2, r3
 80037e0:	490c      	ldr	r1, [pc, #48]	@ (8003814 <__NVIC_SetPriority+0x4c>)
 80037e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037e6:	0112      	lsls	r2, r2, #4
 80037e8:	b2d2      	uxtb	r2, r2
 80037ea:	440b      	add	r3, r1
 80037ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037f0:	e00a      	b.n	8003808 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	b2da      	uxtb	r2, r3
 80037f6:	4908      	ldr	r1, [pc, #32]	@ (8003818 <__NVIC_SetPriority+0x50>)
 80037f8:	79fb      	ldrb	r3, [r7, #7]
 80037fa:	f003 030f 	and.w	r3, r3, #15
 80037fe:	3b04      	subs	r3, #4
 8003800:	0112      	lsls	r2, r2, #4
 8003802:	b2d2      	uxtb	r2, r2
 8003804:	440b      	add	r3, r1
 8003806:	761a      	strb	r2, [r3, #24]
}
 8003808:	bf00      	nop
 800380a:	370c      	adds	r7, #12
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr
 8003814:	e000e100 	.word	0xe000e100
 8003818:	e000ed00 	.word	0xe000ed00

0800381c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800381c:	b480      	push	{r7}
 800381e:	b089      	sub	sp, #36	@ 0x24
 8003820:	af00      	add	r7, sp, #0
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	f003 0307 	and.w	r3, r3, #7
 800382e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003830:	69fb      	ldr	r3, [r7, #28]
 8003832:	f1c3 0307 	rsb	r3, r3, #7
 8003836:	2b04      	cmp	r3, #4
 8003838:	bf28      	it	cs
 800383a:	2304      	movcs	r3, #4
 800383c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	3304      	adds	r3, #4
 8003842:	2b06      	cmp	r3, #6
 8003844:	d902      	bls.n	800384c <NVIC_EncodePriority+0x30>
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	3b03      	subs	r3, #3
 800384a:	e000      	b.n	800384e <NVIC_EncodePriority+0x32>
 800384c:	2300      	movs	r3, #0
 800384e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003850:	f04f 32ff 	mov.w	r2, #4294967295
 8003854:	69bb      	ldr	r3, [r7, #24]
 8003856:	fa02 f303 	lsl.w	r3, r2, r3
 800385a:	43da      	mvns	r2, r3
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	401a      	ands	r2, r3
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003864:	f04f 31ff 	mov.w	r1, #4294967295
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	fa01 f303 	lsl.w	r3, r1, r3
 800386e:	43d9      	mvns	r1, r3
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003874:	4313      	orrs	r3, r2
         );
}
 8003876:	4618      	mov	r0, r3
 8003878:	3724      	adds	r7, #36	@ 0x24
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr
	...

08003884 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	3b01      	subs	r3, #1
 8003890:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003894:	d301      	bcc.n	800389a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003896:	2301      	movs	r3, #1
 8003898:	e00f      	b.n	80038ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800389a:	4a0a      	ldr	r2, [pc, #40]	@ (80038c4 <SysTick_Config+0x40>)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	3b01      	subs	r3, #1
 80038a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038a2:	210f      	movs	r1, #15
 80038a4:	f04f 30ff 	mov.w	r0, #4294967295
 80038a8:	f7ff ff8e 	bl	80037c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038ac:	4b05      	ldr	r3, [pc, #20]	@ (80038c4 <SysTick_Config+0x40>)
 80038ae:	2200      	movs	r2, #0
 80038b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038b2:	4b04      	ldr	r3, [pc, #16]	@ (80038c4 <SysTick_Config+0x40>)
 80038b4:	2207      	movs	r2, #7
 80038b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3708      	adds	r7, #8
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	e000e010 	.word	0xe000e010

080038c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b082      	sub	sp, #8
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038d0:	6878      	ldr	r0, [r7, #4]
 80038d2:	f7ff ff29 	bl	8003728 <__NVIC_SetPriorityGrouping>
}
 80038d6:	bf00      	nop
 80038d8:	3708      	adds	r7, #8
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}

080038de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038de:	b580      	push	{r7, lr}
 80038e0:	b086      	sub	sp, #24
 80038e2:	af00      	add	r7, sp, #0
 80038e4:	4603      	mov	r3, r0
 80038e6:	60b9      	str	r1, [r7, #8]
 80038e8:	607a      	str	r2, [r7, #4]
 80038ea:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80038ec:	f7ff ff40 	bl	8003770 <__NVIC_GetPriorityGrouping>
 80038f0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	68b9      	ldr	r1, [r7, #8]
 80038f6:	6978      	ldr	r0, [r7, #20]
 80038f8:	f7ff ff90 	bl	800381c <NVIC_EncodePriority>
 80038fc:	4602      	mov	r2, r0
 80038fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003902:	4611      	mov	r1, r2
 8003904:	4618      	mov	r0, r3
 8003906:	f7ff ff5f 	bl	80037c8 <__NVIC_SetPriority>
}
 800390a:	bf00      	nop
 800390c:	3718      	adds	r7, #24
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}

08003912 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003912:	b580      	push	{r7, lr}
 8003914:	b082      	sub	sp, #8
 8003916:	af00      	add	r7, sp, #0
 8003918:	4603      	mov	r3, r0
 800391a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800391c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003920:	4618      	mov	r0, r3
 8003922:	f7ff ff33 	bl	800378c <__NVIC_EnableIRQ>
}
 8003926:	bf00      	nop
 8003928:	3708      	adds	r7, #8
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}

0800392e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800392e:	b580      	push	{r7, lr}
 8003930:	b082      	sub	sp, #8
 8003932:	af00      	add	r7, sp, #0
 8003934:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f7ff ffa4 	bl	8003884 <SysTick_Config>
 800393c:	4603      	mov	r3, r0
}
 800393e:	4618      	mov	r0, r3
 8003940:	3708      	adds	r7, #8
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}

08003946 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003946:	b580      	push	{r7, lr}
 8003948:	b082      	sub	sp, #8
 800394a:	af00      	add	r7, sp, #0
 800394c:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d101      	bne.n	8003958 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e014      	b.n	8003982 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	791b      	ldrb	r3, [r3, #4]
 800395c:	b2db      	uxtb	r3, r3
 800395e:	2b00      	cmp	r3, #0
 8003960:	d105      	bne.n	800396e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	f7fd fbc9 	bl	8001100 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2202      	movs	r2, #2
 8003972:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2201      	movs	r2, #1
 800397e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003980:	2300      	movs	r3, #0
}
 8003982:	4618      	mov	r0, r3
 8003984:	3708      	adds	r7, #8
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
	...

0800398c <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800398c:	b480      	push	{r7}
 800398e:	b085      	sub	sp, #20
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
 8003994:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d101      	bne.n	80039a0 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e056      	b.n	8003a4e <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	795b      	ldrb	r3, [r3, #5]
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d101      	bne.n	80039ac <HAL_DAC_Start+0x20>
 80039a8:	2302      	movs	r3, #2
 80039aa:	e050      	b.n	8003a4e <HAL_DAC_Start+0xc2>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2201      	movs	r2, #1
 80039b0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2202      	movs	r2, #2
 80039b6:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	6819      	ldr	r1, [r3, #0]
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	f003 0310 	and.w	r3, r3, #16
 80039c4:	2201      	movs	r2, #1
 80039c6:	409a      	lsls	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	430a      	orrs	r2, r1
 80039ce:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80039d0:	4b22      	ldr	r3, [pc, #136]	@ (8003a5c <HAL_DAC_Start+0xd0>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	099b      	lsrs	r3, r3, #6
 80039d6:	4a22      	ldr	r2, [pc, #136]	@ (8003a60 <HAL_DAC_Start+0xd4>)
 80039d8:	fba2 2303 	umull	r2, r3, r2, r3
 80039dc:	099b      	lsrs	r3, r3, #6
 80039de:	3301      	adds	r3, #1
 80039e0:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80039e2:	e002      	b.n	80039ea <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	3b01      	subs	r3, #1
 80039e8:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d1f9      	bne.n	80039e4 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d10f      	bne.n	8003a16 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8003a00:	2b02      	cmp	r3, #2
 8003a02:	d11d      	bne.n	8003a40 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	685a      	ldr	r2, [r3, #4]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f042 0201 	orr.w	r2, r2, #1
 8003a12:	605a      	str	r2, [r3, #4]
 8003a14:	e014      	b.n	8003a40 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	f003 0310 	and.w	r3, r3, #16
 8003a26:	2102      	movs	r1, #2
 8003a28:	fa01 f303 	lsl.w	r3, r1, r3
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d107      	bne.n	8003a40 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	685a      	ldr	r2, [r3, #4]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f042 0202 	orr.w	r2, r2, #2
 8003a3e:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2201      	movs	r2, #1
 8003a44:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3714      	adds	r7, #20
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr
 8003a5a:	bf00      	nop
 8003a5c:	20000000 	.word	0x20000000
 8003a60:	053e2d63 	.word	0x053e2d63

08003a64 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b087      	sub	sp, #28
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	60f8      	str	r0, [r7, #12]
 8003a6c:	60b9      	str	r1, [r7, #8]
 8003a6e:	607a      	str	r2, [r7, #4]
 8003a70:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8003a72:	2300      	movs	r3, #0
 8003a74:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d101      	bne.n	8003a80 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	e018      	b.n	8003ab2 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d105      	bne.n	8003a9e <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003a92:	697a      	ldr	r2, [r7, #20]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	4413      	add	r3, r2
 8003a98:	3308      	adds	r3, #8
 8003a9a:	617b      	str	r3, [r7, #20]
 8003a9c:	e004      	b.n	8003aa8 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003a9e:	697a      	ldr	r2, [r7, #20]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	4413      	add	r3, r2
 8003aa4:	3314      	adds	r3, #20
 8003aa6:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	461a      	mov	r2, r3
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003ab0:	2300      	movs	r3, #0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	371c      	adds	r7, #28
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr
	...

08003ac0 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b08a      	sub	sp, #40	@ 0x28
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	60f8      	str	r0, [r7, #12]
 8003ac8:	60b9      	str	r1, [r7, #8]
 8003aca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003acc:	2300      	movs	r3, #0
 8003ace:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d002      	beq.n	8003adc <HAL_DAC_ConfigChannel+0x1c>
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d101      	bne.n	8003ae0 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e19e      	b.n	8003e1e <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	795b      	ldrb	r3, [r3, #5]
 8003ae4:	2b01      	cmp	r3, #1
 8003ae6:	d101      	bne.n	8003aec <HAL_DAC_ConfigChannel+0x2c>
 8003ae8:	2302      	movs	r3, #2
 8003aea:	e198      	b.n	8003e1e <HAL_DAC_ConfigChannel+0x35e>
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2201      	movs	r2, #1
 8003af0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2202      	movs	r2, #2
 8003af6:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	2b04      	cmp	r3, #4
 8003afe:	d17a      	bne.n	8003bf6 <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003b00:	f7ff fa02 	bl	8002f08 <HAL_GetTick>
 8003b04:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d13d      	bne.n	8003b88 <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003b0c:	e018      	b.n	8003b40 <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003b0e:	f7ff f9fb 	bl	8002f08 <HAL_GetTick>
 8003b12:	4602      	mov	r2, r0
 8003b14:	69bb      	ldr	r3, [r7, #24]
 8003b16:	1ad3      	subs	r3, r2, r3
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d911      	bls.n	8003b40 <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b22:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d00a      	beq.n	8003b40 <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	691b      	ldr	r3, [r3, #16]
 8003b2e:	f043 0208 	orr.w	r2, r3, #8
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2203      	movs	r2, #3
 8003b3a:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003b3c:	2303      	movs	r3, #3
 8003b3e:	e16e      	b.n	8003e1e <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b46:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d1df      	bne.n	8003b0e <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	68ba      	ldr	r2, [r7, #8]
 8003b54:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b56:	641a      	str	r2, [r3, #64]	@ 0x40
 8003b58:	e020      	b.n	8003b9c <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003b5a:	f7ff f9d5 	bl	8002f08 <HAL_GetTick>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	69bb      	ldr	r3, [r7, #24]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d90f      	bls.n	8003b88 <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	da0a      	bge.n	8003b88 <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	691b      	ldr	r3, [r3, #16]
 8003b76:	f043 0208 	orr.w	r2, r3, #8
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2203      	movs	r2, #3
 8003b82:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003b84:	2303      	movs	r3, #3
 8003b86:	e14a      	b.n	8003e1e <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	dbe3      	blt.n	8003b5a <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	68ba      	ldr	r2, [r7, #8]
 8003b98:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b9a:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f003 0310 	and.w	r3, r3, #16
 8003ba8:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003bac:	fa01 f303 	lsl.w	r3, r1, r3
 8003bb0:	43db      	mvns	r3, r3
 8003bb2:	ea02 0103 	and.w	r1, r2, r3
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f003 0310 	and.w	r3, r3, #16
 8003bc0:	409a      	lsls	r2, r3
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	430a      	orrs	r2, r1
 8003bc8:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	f003 0310 	and.w	r3, r3, #16
 8003bd6:	21ff      	movs	r1, #255	@ 0xff
 8003bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8003bdc:	43db      	mvns	r3, r3
 8003bde:	ea02 0103 	and.w	r1, r2, r3
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	f003 0310 	and.w	r3, r3, #16
 8003bec:	409a      	lsls	r2, r3
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	430a      	orrs	r2, r1
 8003bf4:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	69db      	ldr	r3, [r3, #28]
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d11d      	bne.n	8003c3a <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c04:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	f003 0310 	and.w	r3, r3, #16
 8003c0c:	221f      	movs	r2, #31
 8003c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c12:	43db      	mvns	r3, r3
 8003c14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c16:	4013      	ands	r3, r2
 8003c18:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	6a1b      	ldr	r3, [r3, #32]
 8003c1e:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	f003 0310 	and.w	r3, r3, #16
 8003c26:	697a      	ldr	r2, [r7, #20]
 8003c28:	fa02 f303 	lsl.w	r3, r2, r3
 8003c2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c38:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c40:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	f003 0310 	and.w	r3, r3, #16
 8003c48:	2207      	movs	r2, #7
 8003c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4e:	43db      	mvns	r3, r3
 8003c50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c52:	4013      	ands	r3, r2
 8003c54:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	699b      	ldr	r3, [r3, #24]
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d102      	bne.n	8003c64 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	623b      	str	r3, [r7, #32]
 8003c62:	e00f      	b.n	8003c84 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	699b      	ldr	r3, [r3, #24]
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d102      	bne.n	8003c72 <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	623b      	str	r3, [r7, #32]
 8003c70:	e008      	b.n	8003c84 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	695b      	ldr	r3, [r3, #20]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d102      	bne.n	8003c80 <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	623b      	str	r3, [r7, #32]
 8003c7e:	e001      	b.n	8003c84 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8003c80:	2300      	movs	r3, #0
 8003c82:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	689a      	ldr	r2, [r3, #8]
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	695b      	ldr	r3, [r3, #20]
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	6a3a      	ldr	r2, [r7, #32]
 8003c90:	4313      	orrs	r3, r2
 8003c92:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f003 0310 	and.w	r3, r3, #16
 8003c9a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca2:	43db      	mvns	r3, r3
 8003ca4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	791b      	ldrb	r3, [r3, #4]
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d102      	bne.n	8003cb8 <HAL_DAC_ConfigChannel+0x1f8>
 8003cb2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003cb6:	e000      	b.n	8003cba <HAL_DAC_ConfigChannel+0x1fa>
 8003cb8:	2300      	movs	r3, #0
 8003cba:	697a      	ldr	r2, [r7, #20]
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f003 0310 	and.w	r3, r3, #16
 8003cc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cca:	fa02 f303 	lsl.w	r3, r2, r3
 8003cce:	43db      	mvns	r3, r3
 8003cd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	795b      	ldrb	r3, [r3, #5]
 8003cda:	2b01      	cmp	r3, #1
 8003cdc:	d102      	bne.n	8003ce4 <HAL_DAC_ConfigChannel+0x224>
 8003cde:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003ce2:	e000      	b.n	8003ce6 <HAL_DAC_ConfigChannel+0x226>
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	697a      	ldr	r2, [r7, #20]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8003cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cee:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003cf2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d114      	bne.n	8003d26 <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8003cfc:	f001 f86e 	bl	8004ddc <HAL_RCC_GetHCLKFreq>
 8003d00:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	4a48      	ldr	r2, [pc, #288]	@ (8003e28 <HAL_DAC_ConfigChannel+0x368>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d904      	bls.n	8003d14 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8003d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d10:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d12:	e00f      	b.n	8003d34 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	4a45      	ldr	r2, [pc, #276]	@ (8003e2c <HAL_DAC_ConfigChannel+0x36c>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d90a      	bls.n	8003d32 <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d22:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d24:	e006      	b.n	8003d34 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d30:	e000      	b.n	8003d34 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8003d32:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	f003 0310 	and.w	r3, r3, #16
 8003d3a:	697a      	ldr	r2, [r7, #20]
 8003d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d42:	4313      	orrs	r3, r2
 8003d44:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d4c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	6819      	ldr	r1, [r3, #0]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f003 0310 	and.w	r3, r3, #16
 8003d5a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d62:	43da      	mvns	r2, r3
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	400a      	ands	r2, r1
 8003d6a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	f003 0310 	and.w	r3, r3, #16
 8003d7a:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d82:	43db      	mvns	r3, r3
 8003d84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d86:	4013      	ands	r3, r2
 8003d88:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	f003 0310 	and.w	r3, r3, #16
 8003d96:	697a      	ldr	r2, [r7, #20]
 8003d98:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003da8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	6819      	ldr	r1, [r3, #0]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f003 0310 	and.w	r3, r3, #16
 8003db6:	22c0      	movs	r2, #192	@ 0xc0
 8003db8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dbc:	43da      	mvns	r2, r3
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	400a      	ands	r2, r1
 8003dc4:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	68db      	ldr	r3, [r3, #12]
 8003dca:	089b      	lsrs	r3, r3, #2
 8003dcc:	f003 030f 	and.w	r3, r3, #15
 8003dd0:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	691b      	ldr	r3, [r3, #16]
 8003dd6:	089b      	lsrs	r3, r3, #2
 8003dd8:	021b      	lsls	r3, r3, #8
 8003dda:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003dde:	697a      	ldr	r2, [r7, #20]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f003 0310 	and.w	r3, r3, #16
 8003df0:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8003df4:	fa01 f303 	lsl.w	r3, r1, r3
 8003df8:	43db      	mvns	r3, r3
 8003dfa:	ea02 0103 	and.w	r1, r2, r3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f003 0310 	and.w	r3, r3, #16
 8003e04:	697a      	ldr	r2, [r7, #20]
 8003e06:	409a      	lsls	r2, r3
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	430a      	orrs	r2, r1
 8003e0e:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2201      	movs	r2, #1
 8003e14:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003e1c:	7ffb      	ldrb	r3, [r7, #31]
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3728      	adds	r7, #40	@ 0x28
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	09896800 	.word	0x09896800
 8003e2c:	04c4b400 	.word	0x04c4b400

08003e30 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b085      	sub	sp, #20
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003e42:	b2db      	uxtb	r3, r3
 8003e44:	2b02      	cmp	r3, #2
 8003e46:	d005      	beq.n	8003e54 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2204      	movs	r2, #4
 8003e4c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	73fb      	strb	r3, [r7, #15]
 8003e52:	e037      	b.n	8003ec4 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f022 020e 	bic.w	r2, r2, #14
 8003e62:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e6e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003e72:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f022 0201 	bic.w	r2, r2, #1
 8003e82:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e88:	f003 021f 	and.w	r2, r3, #31
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e90:	2101      	movs	r1, #1
 8003e92:	fa01 f202 	lsl.w	r2, r1, r2
 8003e96:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003ea0:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d00c      	beq.n	8003ec4 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eb4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003eb8:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ebe:	687a      	ldr	r2, [r7, #4]
 8003ec0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003ec2:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003ed4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3714      	adds	r7, #20
 8003eda:	46bd      	mov	sp, r7
 8003edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee0:	4770      	bx	lr

08003ee2 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ee2:	b580      	push	{r7, lr}
 8003ee4:	b084      	sub	sp, #16
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003eea:	2300      	movs	r3, #0
 8003eec:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d00d      	beq.n	8003f16 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2204      	movs	r2, #4
 8003efe:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	73fb      	strb	r3, [r7, #15]
 8003f14:	e047      	b.n	8003fa6 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f022 020e 	bic.w	r2, r2, #14
 8003f24:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f022 0201 	bic.w	r2, r2, #1
 8003f34:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f40:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003f44:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f4a:	f003 021f 	and.w	r2, r3, #31
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f52:	2101      	movs	r1, #1
 8003f54:	fa01 f202 	lsl.w	r2, r1, r2
 8003f58:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003f62:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d00c      	beq.n	8003f86 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f76:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003f7a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003f84:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2201      	movs	r2, #1
 8003f8a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2200      	movs	r2, #0
 8003f92:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d003      	beq.n	8003fa6 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	4798      	blx	r3
    }
  }
  return status;
 8003fa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3710      	adds	r7, #16
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b087      	sub	sp, #28
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003fbe:	e15a      	b.n	8004276 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	2101      	movs	r1, #1
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	fa01 f303 	lsl.w	r3, r1, r3
 8003fcc:	4013      	ands	r3, r2
 8003fce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	f000 814c 	beq.w	8004270 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	f003 0303 	and.w	r3, r3, #3
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d005      	beq.n	8003ff0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	d130      	bne.n	8004052 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	005b      	lsls	r3, r3, #1
 8003ffa:	2203      	movs	r2, #3
 8003ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8004000:	43db      	mvns	r3, r3
 8004002:	693a      	ldr	r2, [r7, #16]
 8004004:	4013      	ands	r3, r2
 8004006:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	68da      	ldr	r2, [r3, #12]
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	005b      	lsls	r3, r3, #1
 8004010:	fa02 f303 	lsl.w	r3, r2, r3
 8004014:	693a      	ldr	r2, [r7, #16]
 8004016:	4313      	orrs	r3, r2
 8004018:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	693a      	ldr	r2, [r7, #16]
 800401e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004026:	2201      	movs	r2, #1
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	fa02 f303 	lsl.w	r3, r2, r3
 800402e:	43db      	mvns	r3, r3
 8004030:	693a      	ldr	r2, [r7, #16]
 8004032:	4013      	ands	r3, r2
 8004034:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	091b      	lsrs	r3, r3, #4
 800403c:	f003 0201 	and.w	r2, r3, #1
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	fa02 f303 	lsl.w	r3, r2, r3
 8004046:	693a      	ldr	r2, [r7, #16]
 8004048:	4313      	orrs	r3, r2
 800404a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	693a      	ldr	r2, [r7, #16]
 8004050:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	f003 0303 	and.w	r3, r3, #3
 800405a:	2b03      	cmp	r3, #3
 800405c:	d017      	beq.n	800408e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	005b      	lsls	r3, r3, #1
 8004068:	2203      	movs	r2, #3
 800406a:	fa02 f303 	lsl.w	r3, r2, r3
 800406e:	43db      	mvns	r3, r3
 8004070:	693a      	ldr	r2, [r7, #16]
 8004072:	4013      	ands	r3, r2
 8004074:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	689a      	ldr	r2, [r3, #8]
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	005b      	lsls	r3, r3, #1
 800407e:	fa02 f303 	lsl.w	r3, r2, r3
 8004082:	693a      	ldr	r2, [r7, #16]
 8004084:	4313      	orrs	r3, r2
 8004086:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	693a      	ldr	r2, [r7, #16]
 800408c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	f003 0303 	and.w	r3, r3, #3
 8004096:	2b02      	cmp	r3, #2
 8004098:	d123      	bne.n	80040e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	08da      	lsrs	r2, r3, #3
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	3208      	adds	r2, #8
 80040a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	f003 0307 	and.w	r3, r3, #7
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	220f      	movs	r2, #15
 80040b2:	fa02 f303 	lsl.w	r3, r2, r3
 80040b6:	43db      	mvns	r3, r3
 80040b8:	693a      	ldr	r2, [r7, #16]
 80040ba:	4013      	ands	r3, r2
 80040bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	691a      	ldr	r2, [r3, #16]
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	f003 0307 	and.w	r3, r3, #7
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	fa02 f303 	lsl.w	r3, r2, r3
 80040ce:	693a      	ldr	r2, [r7, #16]
 80040d0:	4313      	orrs	r3, r2
 80040d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	08da      	lsrs	r2, r3, #3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	3208      	adds	r2, #8
 80040dc:	6939      	ldr	r1, [r7, #16]
 80040de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	005b      	lsls	r3, r3, #1
 80040ec:	2203      	movs	r2, #3
 80040ee:	fa02 f303 	lsl.w	r3, r2, r3
 80040f2:	43db      	mvns	r3, r3
 80040f4:	693a      	ldr	r2, [r7, #16]
 80040f6:	4013      	ands	r3, r2
 80040f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	f003 0203 	and.w	r2, r3, #3
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	005b      	lsls	r3, r3, #1
 8004106:	fa02 f303 	lsl.w	r3, r2, r3
 800410a:	693a      	ldr	r2, [r7, #16]
 800410c:	4313      	orrs	r3, r2
 800410e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	693a      	ldr	r2, [r7, #16]
 8004114:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800411e:	2b00      	cmp	r3, #0
 8004120:	f000 80a6 	beq.w	8004270 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004124:	4b5b      	ldr	r3, [pc, #364]	@ (8004294 <HAL_GPIO_Init+0x2e4>)
 8004126:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004128:	4a5a      	ldr	r2, [pc, #360]	@ (8004294 <HAL_GPIO_Init+0x2e4>)
 800412a:	f043 0301 	orr.w	r3, r3, #1
 800412e:	6613      	str	r3, [r2, #96]	@ 0x60
 8004130:	4b58      	ldr	r3, [pc, #352]	@ (8004294 <HAL_GPIO_Init+0x2e4>)
 8004132:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004134:	f003 0301 	and.w	r3, r3, #1
 8004138:	60bb      	str	r3, [r7, #8]
 800413a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800413c:	4a56      	ldr	r2, [pc, #344]	@ (8004298 <HAL_GPIO_Init+0x2e8>)
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	089b      	lsrs	r3, r3, #2
 8004142:	3302      	adds	r3, #2
 8004144:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004148:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	f003 0303 	and.w	r3, r3, #3
 8004150:	009b      	lsls	r3, r3, #2
 8004152:	220f      	movs	r2, #15
 8004154:	fa02 f303 	lsl.w	r3, r2, r3
 8004158:	43db      	mvns	r3, r3
 800415a:	693a      	ldr	r2, [r7, #16]
 800415c:	4013      	ands	r3, r2
 800415e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004166:	d01f      	beq.n	80041a8 <HAL_GPIO_Init+0x1f8>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	4a4c      	ldr	r2, [pc, #304]	@ (800429c <HAL_GPIO_Init+0x2ec>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d019      	beq.n	80041a4 <HAL_GPIO_Init+0x1f4>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	4a4b      	ldr	r2, [pc, #300]	@ (80042a0 <HAL_GPIO_Init+0x2f0>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d013      	beq.n	80041a0 <HAL_GPIO_Init+0x1f0>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	4a4a      	ldr	r2, [pc, #296]	@ (80042a4 <HAL_GPIO_Init+0x2f4>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d00d      	beq.n	800419c <HAL_GPIO_Init+0x1ec>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	4a49      	ldr	r2, [pc, #292]	@ (80042a8 <HAL_GPIO_Init+0x2f8>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d007      	beq.n	8004198 <HAL_GPIO_Init+0x1e8>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	4a48      	ldr	r2, [pc, #288]	@ (80042ac <HAL_GPIO_Init+0x2fc>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d101      	bne.n	8004194 <HAL_GPIO_Init+0x1e4>
 8004190:	2305      	movs	r3, #5
 8004192:	e00a      	b.n	80041aa <HAL_GPIO_Init+0x1fa>
 8004194:	2306      	movs	r3, #6
 8004196:	e008      	b.n	80041aa <HAL_GPIO_Init+0x1fa>
 8004198:	2304      	movs	r3, #4
 800419a:	e006      	b.n	80041aa <HAL_GPIO_Init+0x1fa>
 800419c:	2303      	movs	r3, #3
 800419e:	e004      	b.n	80041aa <HAL_GPIO_Init+0x1fa>
 80041a0:	2302      	movs	r3, #2
 80041a2:	e002      	b.n	80041aa <HAL_GPIO_Init+0x1fa>
 80041a4:	2301      	movs	r3, #1
 80041a6:	e000      	b.n	80041aa <HAL_GPIO_Init+0x1fa>
 80041a8:	2300      	movs	r3, #0
 80041aa:	697a      	ldr	r2, [r7, #20]
 80041ac:	f002 0203 	and.w	r2, r2, #3
 80041b0:	0092      	lsls	r2, r2, #2
 80041b2:	4093      	lsls	r3, r2
 80041b4:	693a      	ldr	r2, [r7, #16]
 80041b6:	4313      	orrs	r3, r2
 80041b8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80041ba:	4937      	ldr	r1, [pc, #220]	@ (8004298 <HAL_GPIO_Init+0x2e8>)
 80041bc:	697b      	ldr	r3, [r7, #20]
 80041be:	089b      	lsrs	r3, r3, #2
 80041c0:	3302      	adds	r3, #2
 80041c2:	693a      	ldr	r2, [r7, #16]
 80041c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80041c8:	4b39      	ldr	r3, [pc, #228]	@ (80042b0 <HAL_GPIO_Init+0x300>)
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	43db      	mvns	r3, r3
 80041d2:	693a      	ldr	r2, [r7, #16]
 80041d4:	4013      	ands	r3, r2
 80041d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d003      	beq.n	80041ec <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80041e4:	693a      	ldr	r2, [r7, #16]
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80041ec:	4a30      	ldr	r2, [pc, #192]	@ (80042b0 <HAL_GPIO_Init+0x300>)
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80041f2:	4b2f      	ldr	r3, [pc, #188]	@ (80042b0 <HAL_GPIO_Init+0x300>)
 80041f4:	68db      	ldr	r3, [r3, #12]
 80041f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	43db      	mvns	r3, r3
 80041fc:	693a      	ldr	r2, [r7, #16]
 80041fe:	4013      	ands	r3, r2
 8004200:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800420a:	2b00      	cmp	r3, #0
 800420c:	d003      	beq.n	8004216 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800420e:	693a      	ldr	r2, [r7, #16]
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	4313      	orrs	r3, r2
 8004214:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004216:	4a26      	ldr	r2, [pc, #152]	@ (80042b0 <HAL_GPIO_Init+0x300>)
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800421c:	4b24      	ldr	r3, [pc, #144]	@ (80042b0 <HAL_GPIO_Init+0x300>)
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	43db      	mvns	r3, r3
 8004226:	693a      	ldr	r2, [r7, #16]
 8004228:	4013      	ands	r3, r2
 800422a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004234:	2b00      	cmp	r3, #0
 8004236:	d003      	beq.n	8004240 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	4313      	orrs	r3, r2
 800423e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004240:	4a1b      	ldr	r2, [pc, #108]	@ (80042b0 <HAL_GPIO_Init+0x300>)
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004246:	4b1a      	ldr	r3, [pc, #104]	@ (80042b0 <HAL_GPIO_Init+0x300>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	43db      	mvns	r3, r3
 8004250:	693a      	ldr	r2, [r7, #16]
 8004252:	4013      	ands	r3, r2
 8004254:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800425e:	2b00      	cmp	r3, #0
 8004260:	d003      	beq.n	800426a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004262:	693a      	ldr	r2, [r7, #16]
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	4313      	orrs	r3, r2
 8004268:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800426a:	4a11      	ldr	r2, [pc, #68]	@ (80042b0 <HAL_GPIO_Init+0x300>)
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	3301      	adds	r3, #1
 8004274:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	fa22 f303 	lsr.w	r3, r2, r3
 8004280:	2b00      	cmp	r3, #0
 8004282:	f47f ae9d 	bne.w	8003fc0 <HAL_GPIO_Init+0x10>
  }
}
 8004286:	bf00      	nop
 8004288:	bf00      	nop
 800428a:	371c      	adds	r7, #28
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr
 8004294:	40021000 	.word	0x40021000
 8004298:	40010000 	.word	0x40010000
 800429c:	48000400 	.word	0x48000400
 80042a0:	48000800 	.word	0x48000800
 80042a4:	48000c00 	.word	0x48000c00
 80042a8:	48001000 	.word	0x48001000
 80042ac:	48001400 	.word	0x48001400
 80042b0:	40010400 	.word	0x40010400

080042b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b085      	sub	sp, #20
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	460b      	mov	r3, r1
 80042be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	691a      	ldr	r2, [r3, #16]
 80042c4:	887b      	ldrh	r3, [r7, #2]
 80042c6:	4013      	ands	r3, r2
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d002      	beq.n	80042d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80042cc:	2301      	movs	r3, #1
 80042ce:	73fb      	strb	r3, [r7, #15]
 80042d0:	e001      	b.n	80042d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80042d2:	2300      	movs	r3, #0
 80042d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80042d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3714      	adds	r7, #20
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr

080042e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b083      	sub	sp, #12
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	460b      	mov	r3, r1
 80042ee:	807b      	strh	r3, [r7, #2]
 80042f0:	4613      	mov	r3, r2
 80042f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80042f4:	787b      	ldrb	r3, [r7, #1]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d003      	beq.n	8004302 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80042fa:	887a      	ldrh	r2, [r7, #2]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004300:	e002      	b.n	8004308 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004302:	887a      	ldrh	r2, [r7, #2]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004308:	bf00      	nop
 800430a:	370c      	adds	r7, #12
 800430c:	46bd      	mov	sp, r7
 800430e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004312:	4770      	bx	lr

08004314 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004314:	b480      	push	{r7}
 8004316:	b085      	sub	sp, #20
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d141      	bne.n	80043a6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004322:	4b4b      	ldr	r3, [pc, #300]	@ (8004450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800432a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800432e:	d131      	bne.n	8004394 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004330:	4b47      	ldr	r3, [pc, #284]	@ (8004450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004332:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004336:	4a46      	ldr	r2, [pc, #280]	@ (8004450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004338:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800433c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004340:	4b43      	ldr	r3, [pc, #268]	@ (8004450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004348:	4a41      	ldr	r2, [pc, #260]	@ (8004450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800434a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800434e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004350:	4b40      	ldr	r3, [pc, #256]	@ (8004454 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	2232      	movs	r2, #50	@ 0x32
 8004356:	fb02 f303 	mul.w	r3, r2, r3
 800435a:	4a3f      	ldr	r2, [pc, #252]	@ (8004458 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800435c:	fba2 2303 	umull	r2, r3, r2, r3
 8004360:	0c9b      	lsrs	r3, r3, #18
 8004362:	3301      	adds	r3, #1
 8004364:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004366:	e002      	b.n	800436e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	3b01      	subs	r3, #1
 800436c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800436e:	4b38      	ldr	r3, [pc, #224]	@ (8004450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004370:	695b      	ldr	r3, [r3, #20]
 8004372:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004376:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800437a:	d102      	bne.n	8004382 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d1f2      	bne.n	8004368 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004382:	4b33      	ldr	r3, [pc, #204]	@ (8004450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004384:	695b      	ldr	r3, [r3, #20]
 8004386:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800438a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800438e:	d158      	bne.n	8004442 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004390:	2303      	movs	r3, #3
 8004392:	e057      	b.n	8004444 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004394:	4b2e      	ldr	r3, [pc, #184]	@ (8004450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004396:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800439a:	4a2d      	ldr	r2, [pc, #180]	@ (8004450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800439c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80043a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80043a4:	e04d      	b.n	8004442 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043ac:	d141      	bne.n	8004432 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80043ae:	4b28      	ldr	r3, [pc, #160]	@ (8004450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80043b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043ba:	d131      	bne.n	8004420 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80043bc:	4b24      	ldr	r3, [pc, #144]	@ (8004450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043c2:	4a23      	ldr	r2, [pc, #140]	@ (8004450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80043cc:	4b20      	ldr	r3, [pc, #128]	@ (8004450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80043d4:	4a1e      	ldr	r2, [pc, #120]	@ (8004450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80043da:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80043dc:	4b1d      	ldr	r3, [pc, #116]	@ (8004454 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	2232      	movs	r2, #50	@ 0x32
 80043e2:	fb02 f303 	mul.w	r3, r2, r3
 80043e6:	4a1c      	ldr	r2, [pc, #112]	@ (8004458 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80043e8:	fba2 2303 	umull	r2, r3, r2, r3
 80043ec:	0c9b      	lsrs	r3, r3, #18
 80043ee:	3301      	adds	r3, #1
 80043f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80043f2:	e002      	b.n	80043fa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	3b01      	subs	r3, #1
 80043f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80043fa:	4b15      	ldr	r3, [pc, #84]	@ (8004450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043fc:	695b      	ldr	r3, [r3, #20]
 80043fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004402:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004406:	d102      	bne.n	800440e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d1f2      	bne.n	80043f4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800440e:	4b10      	ldr	r3, [pc, #64]	@ (8004450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004410:	695b      	ldr	r3, [r3, #20]
 8004412:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004416:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800441a:	d112      	bne.n	8004442 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800441c:	2303      	movs	r3, #3
 800441e:	e011      	b.n	8004444 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004420:	4b0b      	ldr	r3, [pc, #44]	@ (8004450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004422:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004426:	4a0a      	ldr	r2, [pc, #40]	@ (8004450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004428:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800442c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004430:	e007      	b.n	8004442 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004432:	4b07      	ldr	r3, [pc, #28]	@ (8004450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800443a:	4a05      	ldr	r2, [pc, #20]	@ (8004450 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800443c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004440:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004442:	2300      	movs	r3, #0
}
 8004444:	4618      	mov	r0, r3
 8004446:	3714      	adds	r7, #20
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr
 8004450:	40007000 	.word	0x40007000
 8004454:	20000000 	.word	0x20000000
 8004458:	431bde83 	.word	0x431bde83

0800445c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800445c:	b480      	push	{r7}
 800445e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004460:	4b05      	ldr	r3, [pc, #20]	@ (8004478 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	4a04      	ldr	r2, [pc, #16]	@ (8004478 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004466:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800446a:	6093      	str	r3, [r2, #8]
}
 800446c:	bf00      	nop
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr
 8004476:	bf00      	nop
 8004478:	40007000 	.word	0x40007000

0800447c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b088      	sub	sp, #32
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d101      	bne.n	800448e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	e2fe      	b.n	8004a8c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 0301 	and.w	r3, r3, #1
 8004496:	2b00      	cmp	r3, #0
 8004498:	d075      	beq.n	8004586 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800449a:	4b97      	ldr	r3, [pc, #604]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	f003 030c 	and.w	r3, r3, #12
 80044a2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80044a4:	4b94      	ldr	r3, [pc, #592]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	f003 0303 	and.w	r3, r3, #3
 80044ac:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80044ae:	69bb      	ldr	r3, [r7, #24]
 80044b0:	2b0c      	cmp	r3, #12
 80044b2:	d102      	bne.n	80044ba <HAL_RCC_OscConfig+0x3e>
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	2b03      	cmp	r3, #3
 80044b8:	d002      	beq.n	80044c0 <HAL_RCC_OscConfig+0x44>
 80044ba:	69bb      	ldr	r3, [r7, #24]
 80044bc:	2b08      	cmp	r3, #8
 80044be:	d10b      	bne.n	80044d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044c0:	4b8d      	ldr	r3, [pc, #564]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d05b      	beq.n	8004584 <HAL_RCC_OscConfig+0x108>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d157      	bne.n	8004584 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	e2d9      	b.n	8004a8c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044e0:	d106      	bne.n	80044f0 <HAL_RCC_OscConfig+0x74>
 80044e2:	4b85      	ldr	r3, [pc, #532]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a84      	ldr	r2, [pc, #528]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 80044e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044ec:	6013      	str	r3, [r2, #0]
 80044ee:	e01d      	b.n	800452c <HAL_RCC_OscConfig+0xb0>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80044f8:	d10c      	bne.n	8004514 <HAL_RCC_OscConfig+0x98>
 80044fa:	4b7f      	ldr	r3, [pc, #508]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a7e      	ldr	r2, [pc, #504]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 8004500:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004504:	6013      	str	r3, [r2, #0]
 8004506:	4b7c      	ldr	r3, [pc, #496]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a7b      	ldr	r2, [pc, #492]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 800450c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004510:	6013      	str	r3, [r2, #0]
 8004512:	e00b      	b.n	800452c <HAL_RCC_OscConfig+0xb0>
 8004514:	4b78      	ldr	r3, [pc, #480]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a77      	ldr	r2, [pc, #476]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 800451a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800451e:	6013      	str	r3, [r2, #0]
 8004520:	4b75      	ldr	r3, [pc, #468]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a74      	ldr	r2, [pc, #464]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 8004526:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800452a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d013      	beq.n	800455c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004534:	f7fe fce8 	bl	8002f08 <HAL_GetTick>
 8004538:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800453a:	e008      	b.n	800454e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800453c:	f7fe fce4 	bl	8002f08 <HAL_GetTick>
 8004540:	4602      	mov	r2, r0
 8004542:	693b      	ldr	r3, [r7, #16]
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	2b64      	cmp	r3, #100	@ 0x64
 8004548:	d901      	bls.n	800454e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800454a:	2303      	movs	r3, #3
 800454c:	e29e      	b.n	8004a8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800454e:	4b6a      	ldr	r3, [pc, #424]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004556:	2b00      	cmp	r3, #0
 8004558:	d0f0      	beq.n	800453c <HAL_RCC_OscConfig+0xc0>
 800455a:	e014      	b.n	8004586 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800455c:	f7fe fcd4 	bl	8002f08 <HAL_GetTick>
 8004560:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004562:	e008      	b.n	8004576 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004564:	f7fe fcd0 	bl	8002f08 <HAL_GetTick>
 8004568:	4602      	mov	r2, r0
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	1ad3      	subs	r3, r2, r3
 800456e:	2b64      	cmp	r3, #100	@ 0x64
 8004570:	d901      	bls.n	8004576 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004572:	2303      	movs	r3, #3
 8004574:	e28a      	b.n	8004a8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004576:	4b60      	ldr	r3, [pc, #384]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800457e:	2b00      	cmp	r3, #0
 8004580:	d1f0      	bne.n	8004564 <HAL_RCC_OscConfig+0xe8>
 8004582:	e000      	b.n	8004586 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004584:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0302 	and.w	r3, r3, #2
 800458e:	2b00      	cmp	r3, #0
 8004590:	d075      	beq.n	800467e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004592:	4b59      	ldr	r3, [pc, #356]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	f003 030c 	and.w	r3, r3, #12
 800459a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800459c:	4b56      	ldr	r3, [pc, #344]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	f003 0303 	and.w	r3, r3, #3
 80045a4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80045a6:	69bb      	ldr	r3, [r7, #24]
 80045a8:	2b0c      	cmp	r3, #12
 80045aa:	d102      	bne.n	80045b2 <HAL_RCC_OscConfig+0x136>
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	2b02      	cmp	r3, #2
 80045b0:	d002      	beq.n	80045b8 <HAL_RCC_OscConfig+0x13c>
 80045b2:	69bb      	ldr	r3, [r7, #24]
 80045b4:	2b04      	cmp	r3, #4
 80045b6:	d11f      	bne.n	80045f8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80045b8:	4b4f      	ldr	r3, [pc, #316]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d005      	beq.n	80045d0 <HAL_RCC_OscConfig+0x154>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d101      	bne.n	80045d0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e25d      	b.n	8004a8c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045d0:	4b49      	ldr	r3, [pc, #292]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	691b      	ldr	r3, [r3, #16]
 80045dc:	061b      	lsls	r3, r3, #24
 80045de:	4946      	ldr	r1, [pc, #280]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 80045e0:	4313      	orrs	r3, r2
 80045e2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80045e4:	4b45      	ldr	r3, [pc, #276]	@ (80046fc <HAL_RCC_OscConfig+0x280>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4618      	mov	r0, r3
 80045ea:	f7fe fc41 	bl	8002e70 <HAL_InitTick>
 80045ee:	4603      	mov	r3, r0
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d043      	beq.n	800467c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
 80045f6:	e249      	b.n	8004a8c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d023      	beq.n	8004648 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004600:	4b3d      	ldr	r3, [pc, #244]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a3c      	ldr	r2, [pc, #240]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 8004606:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800460a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800460c:	f7fe fc7c 	bl	8002f08 <HAL_GetTick>
 8004610:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004612:	e008      	b.n	8004626 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004614:	f7fe fc78 	bl	8002f08 <HAL_GetTick>
 8004618:	4602      	mov	r2, r0
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	1ad3      	subs	r3, r2, r3
 800461e:	2b02      	cmp	r3, #2
 8004620:	d901      	bls.n	8004626 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004622:	2303      	movs	r3, #3
 8004624:	e232      	b.n	8004a8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004626:	4b34      	ldr	r3, [pc, #208]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800462e:	2b00      	cmp	r3, #0
 8004630:	d0f0      	beq.n	8004614 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004632:	4b31      	ldr	r3, [pc, #196]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	691b      	ldr	r3, [r3, #16]
 800463e:	061b      	lsls	r3, r3, #24
 8004640:	492d      	ldr	r1, [pc, #180]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 8004642:	4313      	orrs	r3, r2
 8004644:	604b      	str	r3, [r1, #4]
 8004646:	e01a      	b.n	800467e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004648:	4b2b      	ldr	r3, [pc, #172]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a2a      	ldr	r2, [pc, #168]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 800464e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004652:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004654:	f7fe fc58 	bl	8002f08 <HAL_GetTick>
 8004658:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800465a:	e008      	b.n	800466e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800465c:	f7fe fc54 	bl	8002f08 <HAL_GetTick>
 8004660:	4602      	mov	r2, r0
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	1ad3      	subs	r3, r2, r3
 8004666:	2b02      	cmp	r3, #2
 8004668:	d901      	bls.n	800466e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800466a:	2303      	movs	r3, #3
 800466c:	e20e      	b.n	8004a8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800466e:	4b22      	ldr	r3, [pc, #136]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004676:	2b00      	cmp	r3, #0
 8004678:	d1f0      	bne.n	800465c <HAL_RCC_OscConfig+0x1e0>
 800467a:	e000      	b.n	800467e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800467c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 0308 	and.w	r3, r3, #8
 8004686:	2b00      	cmp	r3, #0
 8004688:	d041      	beq.n	800470e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	695b      	ldr	r3, [r3, #20]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d01c      	beq.n	80046cc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004692:	4b19      	ldr	r3, [pc, #100]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 8004694:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004698:	4a17      	ldr	r2, [pc, #92]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 800469a:	f043 0301 	orr.w	r3, r3, #1
 800469e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046a2:	f7fe fc31 	bl	8002f08 <HAL_GetTick>
 80046a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80046a8:	e008      	b.n	80046bc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046aa:	f7fe fc2d 	bl	8002f08 <HAL_GetTick>
 80046ae:	4602      	mov	r2, r0
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	1ad3      	subs	r3, r2, r3
 80046b4:	2b02      	cmp	r3, #2
 80046b6:	d901      	bls.n	80046bc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80046b8:	2303      	movs	r3, #3
 80046ba:	e1e7      	b.n	8004a8c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80046bc:	4b0e      	ldr	r3, [pc, #56]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 80046be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046c2:	f003 0302 	and.w	r3, r3, #2
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d0ef      	beq.n	80046aa <HAL_RCC_OscConfig+0x22e>
 80046ca:	e020      	b.n	800470e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046cc:	4b0a      	ldr	r3, [pc, #40]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 80046ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046d2:	4a09      	ldr	r2, [pc, #36]	@ (80046f8 <HAL_RCC_OscConfig+0x27c>)
 80046d4:	f023 0301 	bic.w	r3, r3, #1
 80046d8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046dc:	f7fe fc14 	bl	8002f08 <HAL_GetTick>
 80046e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80046e2:	e00d      	b.n	8004700 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046e4:	f7fe fc10 	bl	8002f08 <HAL_GetTick>
 80046e8:	4602      	mov	r2, r0
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	d906      	bls.n	8004700 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80046f2:	2303      	movs	r3, #3
 80046f4:	e1ca      	b.n	8004a8c <HAL_RCC_OscConfig+0x610>
 80046f6:	bf00      	nop
 80046f8:	40021000 	.word	0x40021000
 80046fc:	20000010 	.word	0x20000010
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004700:	4b8c      	ldr	r3, [pc, #560]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 8004702:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004706:	f003 0302 	and.w	r3, r3, #2
 800470a:	2b00      	cmp	r3, #0
 800470c:	d1ea      	bne.n	80046e4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 0304 	and.w	r3, r3, #4
 8004716:	2b00      	cmp	r3, #0
 8004718:	f000 80a6 	beq.w	8004868 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800471c:	2300      	movs	r3, #0
 800471e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004720:	4b84      	ldr	r3, [pc, #528]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 8004722:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004724:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004728:	2b00      	cmp	r3, #0
 800472a:	d101      	bne.n	8004730 <HAL_RCC_OscConfig+0x2b4>
 800472c:	2301      	movs	r3, #1
 800472e:	e000      	b.n	8004732 <HAL_RCC_OscConfig+0x2b6>
 8004730:	2300      	movs	r3, #0
 8004732:	2b00      	cmp	r3, #0
 8004734:	d00d      	beq.n	8004752 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004736:	4b7f      	ldr	r3, [pc, #508]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 8004738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800473a:	4a7e      	ldr	r2, [pc, #504]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 800473c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004740:	6593      	str	r3, [r2, #88]	@ 0x58
 8004742:	4b7c      	ldr	r3, [pc, #496]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 8004744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004746:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800474a:	60fb      	str	r3, [r7, #12]
 800474c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800474e:	2301      	movs	r3, #1
 8004750:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004752:	4b79      	ldr	r3, [pc, #484]	@ (8004938 <HAL_RCC_OscConfig+0x4bc>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800475a:	2b00      	cmp	r3, #0
 800475c:	d118      	bne.n	8004790 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800475e:	4b76      	ldr	r3, [pc, #472]	@ (8004938 <HAL_RCC_OscConfig+0x4bc>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a75      	ldr	r2, [pc, #468]	@ (8004938 <HAL_RCC_OscConfig+0x4bc>)
 8004764:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004768:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800476a:	f7fe fbcd 	bl	8002f08 <HAL_GetTick>
 800476e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004770:	e008      	b.n	8004784 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004772:	f7fe fbc9 	bl	8002f08 <HAL_GetTick>
 8004776:	4602      	mov	r2, r0
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	1ad3      	subs	r3, r2, r3
 800477c:	2b02      	cmp	r3, #2
 800477e:	d901      	bls.n	8004784 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004780:	2303      	movs	r3, #3
 8004782:	e183      	b.n	8004a8c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004784:	4b6c      	ldr	r3, [pc, #432]	@ (8004938 <HAL_RCC_OscConfig+0x4bc>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800478c:	2b00      	cmp	r3, #0
 800478e:	d0f0      	beq.n	8004772 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	2b01      	cmp	r3, #1
 8004796:	d108      	bne.n	80047aa <HAL_RCC_OscConfig+0x32e>
 8004798:	4b66      	ldr	r3, [pc, #408]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 800479a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800479e:	4a65      	ldr	r2, [pc, #404]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 80047a0:	f043 0301 	orr.w	r3, r3, #1
 80047a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80047a8:	e024      	b.n	80047f4 <HAL_RCC_OscConfig+0x378>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	2b05      	cmp	r3, #5
 80047b0:	d110      	bne.n	80047d4 <HAL_RCC_OscConfig+0x358>
 80047b2:	4b60      	ldr	r3, [pc, #384]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 80047b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047b8:	4a5e      	ldr	r2, [pc, #376]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 80047ba:	f043 0304 	orr.w	r3, r3, #4
 80047be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80047c2:	4b5c      	ldr	r3, [pc, #368]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 80047c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047c8:	4a5a      	ldr	r2, [pc, #360]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 80047ca:	f043 0301 	orr.w	r3, r3, #1
 80047ce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80047d2:	e00f      	b.n	80047f4 <HAL_RCC_OscConfig+0x378>
 80047d4:	4b57      	ldr	r3, [pc, #348]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 80047d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047da:	4a56      	ldr	r2, [pc, #344]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 80047dc:	f023 0301 	bic.w	r3, r3, #1
 80047e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80047e4:	4b53      	ldr	r3, [pc, #332]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 80047e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047ea:	4a52      	ldr	r2, [pc, #328]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 80047ec:	f023 0304 	bic.w	r3, r3, #4
 80047f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d016      	beq.n	800482a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047fc:	f7fe fb84 	bl	8002f08 <HAL_GetTick>
 8004800:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004802:	e00a      	b.n	800481a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004804:	f7fe fb80 	bl	8002f08 <HAL_GetTick>
 8004808:	4602      	mov	r2, r0
 800480a:	693b      	ldr	r3, [r7, #16]
 800480c:	1ad3      	subs	r3, r2, r3
 800480e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004812:	4293      	cmp	r3, r2
 8004814:	d901      	bls.n	800481a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004816:	2303      	movs	r3, #3
 8004818:	e138      	b.n	8004a8c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800481a:	4b46      	ldr	r3, [pc, #280]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 800481c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004820:	f003 0302 	and.w	r3, r3, #2
 8004824:	2b00      	cmp	r3, #0
 8004826:	d0ed      	beq.n	8004804 <HAL_RCC_OscConfig+0x388>
 8004828:	e015      	b.n	8004856 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800482a:	f7fe fb6d 	bl	8002f08 <HAL_GetTick>
 800482e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004830:	e00a      	b.n	8004848 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004832:	f7fe fb69 	bl	8002f08 <HAL_GetTick>
 8004836:	4602      	mov	r2, r0
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	1ad3      	subs	r3, r2, r3
 800483c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004840:	4293      	cmp	r3, r2
 8004842:	d901      	bls.n	8004848 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004844:	2303      	movs	r3, #3
 8004846:	e121      	b.n	8004a8c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004848:	4b3a      	ldr	r3, [pc, #232]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 800484a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800484e:	f003 0302 	and.w	r3, r3, #2
 8004852:	2b00      	cmp	r3, #0
 8004854:	d1ed      	bne.n	8004832 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004856:	7ffb      	ldrb	r3, [r7, #31]
 8004858:	2b01      	cmp	r3, #1
 800485a:	d105      	bne.n	8004868 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800485c:	4b35      	ldr	r3, [pc, #212]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 800485e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004860:	4a34      	ldr	r2, [pc, #208]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 8004862:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004866:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f003 0320 	and.w	r3, r3, #32
 8004870:	2b00      	cmp	r3, #0
 8004872:	d03c      	beq.n	80048ee <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	699b      	ldr	r3, [r3, #24]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d01c      	beq.n	80048b6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800487c:	4b2d      	ldr	r3, [pc, #180]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 800487e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004882:	4a2c      	ldr	r2, [pc, #176]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 8004884:	f043 0301 	orr.w	r3, r3, #1
 8004888:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800488c:	f7fe fb3c 	bl	8002f08 <HAL_GetTick>
 8004890:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004892:	e008      	b.n	80048a6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004894:	f7fe fb38 	bl	8002f08 <HAL_GetTick>
 8004898:	4602      	mov	r2, r0
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	2b02      	cmp	r3, #2
 80048a0:	d901      	bls.n	80048a6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80048a2:	2303      	movs	r3, #3
 80048a4:	e0f2      	b.n	8004a8c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80048a6:	4b23      	ldr	r3, [pc, #140]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 80048a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80048ac:	f003 0302 	and.w	r3, r3, #2
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d0ef      	beq.n	8004894 <HAL_RCC_OscConfig+0x418>
 80048b4:	e01b      	b.n	80048ee <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80048b6:	4b1f      	ldr	r3, [pc, #124]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 80048b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80048bc:	4a1d      	ldr	r2, [pc, #116]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 80048be:	f023 0301 	bic.w	r3, r3, #1
 80048c2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048c6:	f7fe fb1f 	bl	8002f08 <HAL_GetTick>
 80048ca:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80048cc:	e008      	b.n	80048e0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80048ce:	f7fe fb1b 	bl	8002f08 <HAL_GetTick>
 80048d2:	4602      	mov	r2, r0
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	1ad3      	subs	r3, r2, r3
 80048d8:	2b02      	cmp	r3, #2
 80048da:	d901      	bls.n	80048e0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80048dc:	2303      	movs	r3, #3
 80048de:	e0d5      	b.n	8004a8c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80048e0:	4b14      	ldr	r3, [pc, #80]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 80048e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80048e6:	f003 0302 	and.w	r3, r3, #2
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d1ef      	bne.n	80048ce <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	69db      	ldr	r3, [r3, #28]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	f000 80c9 	beq.w	8004a8a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80048f8:	4b0e      	ldr	r3, [pc, #56]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	f003 030c 	and.w	r3, r3, #12
 8004900:	2b0c      	cmp	r3, #12
 8004902:	f000 8083 	beq.w	8004a0c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	69db      	ldr	r3, [r3, #28]
 800490a:	2b02      	cmp	r3, #2
 800490c:	d15e      	bne.n	80049cc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800490e:	4b09      	ldr	r3, [pc, #36]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a08      	ldr	r2, [pc, #32]	@ (8004934 <HAL_RCC_OscConfig+0x4b8>)
 8004914:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004918:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800491a:	f7fe faf5 	bl	8002f08 <HAL_GetTick>
 800491e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004920:	e00c      	b.n	800493c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004922:	f7fe faf1 	bl	8002f08 <HAL_GetTick>
 8004926:	4602      	mov	r2, r0
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	1ad3      	subs	r3, r2, r3
 800492c:	2b02      	cmp	r3, #2
 800492e:	d905      	bls.n	800493c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004930:	2303      	movs	r3, #3
 8004932:	e0ab      	b.n	8004a8c <HAL_RCC_OscConfig+0x610>
 8004934:	40021000 	.word	0x40021000
 8004938:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800493c:	4b55      	ldr	r3, [pc, #340]	@ (8004a94 <HAL_RCC_OscConfig+0x618>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004944:	2b00      	cmp	r3, #0
 8004946:	d1ec      	bne.n	8004922 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004948:	4b52      	ldr	r3, [pc, #328]	@ (8004a94 <HAL_RCC_OscConfig+0x618>)
 800494a:	68da      	ldr	r2, [r3, #12]
 800494c:	4b52      	ldr	r3, [pc, #328]	@ (8004a98 <HAL_RCC_OscConfig+0x61c>)
 800494e:	4013      	ands	r3, r2
 8004950:	687a      	ldr	r2, [r7, #4]
 8004952:	6a11      	ldr	r1, [r2, #32]
 8004954:	687a      	ldr	r2, [r7, #4]
 8004956:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004958:	3a01      	subs	r2, #1
 800495a:	0112      	lsls	r2, r2, #4
 800495c:	4311      	orrs	r1, r2
 800495e:	687a      	ldr	r2, [r7, #4]
 8004960:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004962:	0212      	lsls	r2, r2, #8
 8004964:	4311      	orrs	r1, r2
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800496a:	0852      	lsrs	r2, r2, #1
 800496c:	3a01      	subs	r2, #1
 800496e:	0552      	lsls	r2, r2, #21
 8004970:	4311      	orrs	r1, r2
 8004972:	687a      	ldr	r2, [r7, #4]
 8004974:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004976:	0852      	lsrs	r2, r2, #1
 8004978:	3a01      	subs	r2, #1
 800497a:	0652      	lsls	r2, r2, #25
 800497c:	4311      	orrs	r1, r2
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004982:	06d2      	lsls	r2, r2, #27
 8004984:	430a      	orrs	r2, r1
 8004986:	4943      	ldr	r1, [pc, #268]	@ (8004a94 <HAL_RCC_OscConfig+0x618>)
 8004988:	4313      	orrs	r3, r2
 800498a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800498c:	4b41      	ldr	r3, [pc, #260]	@ (8004a94 <HAL_RCC_OscConfig+0x618>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a40      	ldr	r2, [pc, #256]	@ (8004a94 <HAL_RCC_OscConfig+0x618>)
 8004992:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004996:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004998:	4b3e      	ldr	r3, [pc, #248]	@ (8004a94 <HAL_RCC_OscConfig+0x618>)
 800499a:	68db      	ldr	r3, [r3, #12]
 800499c:	4a3d      	ldr	r2, [pc, #244]	@ (8004a94 <HAL_RCC_OscConfig+0x618>)
 800499e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80049a2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049a4:	f7fe fab0 	bl	8002f08 <HAL_GetTick>
 80049a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80049aa:	e008      	b.n	80049be <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049ac:	f7fe faac 	bl	8002f08 <HAL_GetTick>
 80049b0:	4602      	mov	r2, r0
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	1ad3      	subs	r3, r2, r3
 80049b6:	2b02      	cmp	r3, #2
 80049b8:	d901      	bls.n	80049be <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80049ba:	2303      	movs	r3, #3
 80049bc:	e066      	b.n	8004a8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80049be:	4b35      	ldr	r3, [pc, #212]	@ (8004a94 <HAL_RCC_OscConfig+0x618>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d0f0      	beq.n	80049ac <HAL_RCC_OscConfig+0x530>
 80049ca:	e05e      	b.n	8004a8a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049cc:	4b31      	ldr	r3, [pc, #196]	@ (8004a94 <HAL_RCC_OscConfig+0x618>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a30      	ldr	r2, [pc, #192]	@ (8004a94 <HAL_RCC_OscConfig+0x618>)
 80049d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80049d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049d8:	f7fe fa96 	bl	8002f08 <HAL_GetTick>
 80049dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049de:	e008      	b.n	80049f2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049e0:	f7fe fa92 	bl	8002f08 <HAL_GetTick>
 80049e4:	4602      	mov	r2, r0
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	2b02      	cmp	r3, #2
 80049ec:	d901      	bls.n	80049f2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80049ee:	2303      	movs	r3, #3
 80049f0:	e04c      	b.n	8004a8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049f2:	4b28      	ldr	r3, [pc, #160]	@ (8004a94 <HAL_RCC_OscConfig+0x618>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d1f0      	bne.n	80049e0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80049fe:	4b25      	ldr	r3, [pc, #148]	@ (8004a94 <HAL_RCC_OscConfig+0x618>)
 8004a00:	68da      	ldr	r2, [r3, #12]
 8004a02:	4924      	ldr	r1, [pc, #144]	@ (8004a94 <HAL_RCC_OscConfig+0x618>)
 8004a04:	4b25      	ldr	r3, [pc, #148]	@ (8004a9c <HAL_RCC_OscConfig+0x620>)
 8004a06:	4013      	ands	r3, r2
 8004a08:	60cb      	str	r3, [r1, #12]
 8004a0a:	e03e      	b.n	8004a8a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	69db      	ldr	r3, [r3, #28]
 8004a10:	2b01      	cmp	r3, #1
 8004a12:	d101      	bne.n	8004a18 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	e039      	b.n	8004a8c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004a18:	4b1e      	ldr	r3, [pc, #120]	@ (8004a94 <HAL_RCC_OscConfig+0x618>)
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	f003 0203 	and.w	r2, r3, #3
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6a1b      	ldr	r3, [r3, #32]
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d12c      	bne.n	8004a86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a36:	3b01      	subs	r3, #1
 8004a38:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d123      	bne.n	8004a86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a48:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d11b      	bne.n	8004a86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a58:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	d113      	bne.n	8004a86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a68:	085b      	lsrs	r3, r3, #1
 8004a6a:	3b01      	subs	r3, #1
 8004a6c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d109      	bne.n	8004a86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a7c:	085b      	lsrs	r3, r3, #1
 8004a7e:	3b01      	subs	r3, #1
 8004a80:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d001      	beq.n	8004a8a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	e000      	b.n	8004a8c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004a8a:	2300      	movs	r3, #0
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3720      	adds	r7, #32
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	40021000 	.word	0x40021000
 8004a98:	019f800c 	.word	0x019f800c
 8004a9c:	feeefffc 	.word	0xfeeefffc

08004aa0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b086      	sub	sp, #24
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d101      	bne.n	8004ab8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e11e      	b.n	8004cf6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ab8:	4b91      	ldr	r3, [pc, #580]	@ (8004d00 <HAL_RCC_ClockConfig+0x260>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 030f 	and.w	r3, r3, #15
 8004ac0:	683a      	ldr	r2, [r7, #0]
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d910      	bls.n	8004ae8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ac6:	4b8e      	ldr	r3, [pc, #568]	@ (8004d00 <HAL_RCC_ClockConfig+0x260>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f023 020f 	bic.w	r2, r3, #15
 8004ace:	498c      	ldr	r1, [pc, #560]	@ (8004d00 <HAL_RCC_ClockConfig+0x260>)
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ad6:	4b8a      	ldr	r3, [pc, #552]	@ (8004d00 <HAL_RCC_ClockConfig+0x260>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 030f 	and.w	r3, r3, #15
 8004ade:	683a      	ldr	r2, [r7, #0]
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d001      	beq.n	8004ae8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e106      	b.n	8004cf6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f003 0301 	and.w	r3, r3, #1
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d073      	beq.n	8004bdc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	2b03      	cmp	r3, #3
 8004afa:	d129      	bne.n	8004b50 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004afc:	4b81      	ldr	r3, [pc, #516]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d101      	bne.n	8004b0c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	e0f4      	b.n	8004cf6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004b0c:	f000 f99e 	bl	8004e4c <RCC_GetSysClockFreqFromPLLSource>
 8004b10:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	4a7c      	ldr	r2, [pc, #496]	@ (8004d08 <HAL_RCC_ClockConfig+0x268>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d93f      	bls.n	8004b9a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004b1a:	4b7a      	ldr	r3, [pc, #488]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d009      	beq.n	8004b3a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d033      	beq.n	8004b9a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d12f      	bne.n	8004b9a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004b3a:	4b72      	ldr	r3, [pc, #456]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b42:	4a70      	ldr	r2, [pc, #448]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004b44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b48:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004b4a:	2380      	movs	r3, #128	@ 0x80
 8004b4c:	617b      	str	r3, [r7, #20]
 8004b4e:	e024      	b.n	8004b9a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	2b02      	cmp	r3, #2
 8004b56:	d107      	bne.n	8004b68 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b58:	4b6a      	ldr	r3, [pc, #424]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d109      	bne.n	8004b78 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004b64:	2301      	movs	r3, #1
 8004b66:	e0c6      	b.n	8004cf6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b68:	4b66      	ldr	r3, [pc, #408]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d101      	bne.n	8004b78 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e0be      	b.n	8004cf6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004b78:	f000 f8ce 	bl	8004d18 <HAL_RCC_GetSysClockFreq>
 8004b7c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	4a61      	ldr	r2, [pc, #388]	@ (8004d08 <HAL_RCC_ClockConfig+0x268>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d909      	bls.n	8004b9a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004b86:	4b5f      	ldr	r3, [pc, #380]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b8e:	4a5d      	ldr	r2, [pc, #372]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004b90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b94:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004b96:	2380      	movs	r3, #128	@ 0x80
 8004b98:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004b9a:	4b5a      	ldr	r3, [pc, #360]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	f023 0203 	bic.w	r2, r3, #3
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	4957      	ldr	r1, [pc, #348]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bac:	f7fe f9ac 	bl	8002f08 <HAL_GetTick>
 8004bb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bb2:	e00a      	b.n	8004bca <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bb4:	f7fe f9a8 	bl	8002f08 <HAL_GetTick>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d901      	bls.n	8004bca <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	e095      	b.n	8004cf6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bca:	4b4e      	ldr	r3, [pc, #312]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	f003 020c 	and.w	r2, r3, #12
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	009b      	lsls	r3, r3, #2
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d1eb      	bne.n	8004bb4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f003 0302 	and.w	r3, r3, #2
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d023      	beq.n	8004c30 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 0304 	and.w	r3, r3, #4
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d005      	beq.n	8004c00 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004bf4:	4b43      	ldr	r3, [pc, #268]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	4a42      	ldr	r2, [pc, #264]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004bfa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004bfe:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 0308 	and.w	r3, r3, #8
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d007      	beq.n	8004c1c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004c0c:	4b3d      	ldr	r3, [pc, #244]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004c14:	4a3b      	ldr	r2, [pc, #236]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004c16:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004c1a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c1c:	4b39      	ldr	r3, [pc, #228]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	4936      	ldr	r1, [pc, #216]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	608b      	str	r3, [r1, #8]
 8004c2e:	e008      	b.n	8004c42 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	2b80      	cmp	r3, #128	@ 0x80
 8004c34:	d105      	bne.n	8004c42 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004c36:	4b33      	ldr	r3, [pc, #204]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	4a32      	ldr	r2, [pc, #200]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004c3c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c40:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c42:	4b2f      	ldr	r3, [pc, #188]	@ (8004d00 <HAL_RCC_ClockConfig+0x260>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 030f 	and.w	r3, r3, #15
 8004c4a:	683a      	ldr	r2, [r7, #0]
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d21d      	bcs.n	8004c8c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c50:	4b2b      	ldr	r3, [pc, #172]	@ (8004d00 <HAL_RCC_ClockConfig+0x260>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f023 020f 	bic.w	r2, r3, #15
 8004c58:	4929      	ldr	r1, [pc, #164]	@ (8004d00 <HAL_RCC_ClockConfig+0x260>)
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004c60:	f7fe f952 	bl	8002f08 <HAL_GetTick>
 8004c64:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c66:	e00a      	b.n	8004c7e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c68:	f7fe f94e 	bl	8002f08 <HAL_GetTick>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	1ad3      	subs	r3, r2, r3
 8004c72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d901      	bls.n	8004c7e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e03b      	b.n	8004cf6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c7e:	4b20      	ldr	r3, [pc, #128]	@ (8004d00 <HAL_RCC_ClockConfig+0x260>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 030f 	and.w	r3, r3, #15
 8004c86:	683a      	ldr	r2, [r7, #0]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d1ed      	bne.n	8004c68 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f003 0304 	and.w	r3, r3, #4
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d008      	beq.n	8004caa <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c98:	4b1a      	ldr	r3, [pc, #104]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	4917      	ldr	r1, [pc, #92]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f003 0308 	and.w	r3, r3, #8
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d009      	beq.n	8004cca <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004cb6:	4b13      	ldr	r3, [pc, #76]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	691b      	ldr	r3, [r3, #16]
 8004cc2:	00db      	lsls	r3, r3, #3
 8004cc4:	490f      	ldr	r1, [pc, #60]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004cca:	f000 f825 	bl	8004d18 <HAL_RCC_GetSysClockFreq>
 8004cce:	4602      	mov	r2, r0
 8004cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8004d04 <HAL_RCC_ClockConfig+0x264>)
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	091b      	lsrs	r3, r3, #4
 8004cd6:	f003 030f 	and.w	r3, r3, #15
 8004cda:	490c      	ldr	r1, [pc, #48]	@ (8004d0c <HAL_RCC_ClockConfig+0x26c>)
 8004cdc:	5ccb      	ldrb	r3, [r1, r3]
 8004cde:	f003 031f 	and.w	r3, r3, #31
 8004ce2:	fa22 f303 	lsr.w	r3, r2, r3
 8004ce6:	4a0a      	ldr	r2, [pc, #40]	@ (8004d10 <HAL_RCC_ClockConfig+0x270>)
 8004ce8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004cea:	4b0a      	ldr	r3, [pc, #40]	@ (8004d14 <HAL_RCC_ClockConfig+0x274>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f7fe f8be 	bl	8002e70 <HAL_InitTick>
 8004cf4:	4603      	mov	r3, r0
}
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	3718      	adds	r7, #24
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}
 8004cfe:	bf00      	nop
 8004d00:	40022000 	.word	0x40022000
 8004d04:	40021000 	.word	0x40021000
 8004d08:	04c4b400 	.word	0x04c4b400
 8004d0c:	080108e4 	.word	0x080108e4
 8004d10:	20000000 	.word	0x20000000
 8004d14:	20000010 	.word	0x20000010

08004d18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b087      	sub	sp, #28
 8004d1c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004d1e:	4b2c      	ldr	r3, [pc, #176]	@ (8004dd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	f003 030c 	and.w	r3, r3, #12
 8004d26:	2b04      	cmp	r3, #4
 8004d28:	d102      	bne.n	8004d30 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004d2a:	4b2a      	ldr	r3, [pc, #168]	@ (8004dd4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004d2c:	613b      	str	r3, [r7, #16]
 8004d2e:	e047      	b.n	8004dc0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004d30:	4b27      	ldr	r3, [pc, #156]	@ (8004dd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	f003 030c 	and.w	r3, r3, #12
 8004d38:	2b08      	cmp	r3, #8
 8004d3a:	d102      	bne.n	8004d42 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004d3c:	4b26      	ldr	r3, [pc, #152]	@ (8004dd8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004d3e:	613b      	str	r3, [r7, #16]
 8004d40:	e03e      	b.n	8004dc0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004d42:	4b23      	ldr	r3, [pc, #140]	@ (8004dd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d44:	689b      	ldr	r3, [r3, #8]
 8004d46:	f003 030c 	and.w	r3, r3, #12
 8004d4a:	2b0c      	cmp	r3, #12
 8004d4c:	d136      	bne.n	8004dbc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004d4e:	4b20      	ldr	r3, [pc, #128]	@ (8004dd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d50:	68db      	ldr	r3, [r3, #12]
 8004d52:	f003 0303 	and.w	r3, r3, #3
 8004d56:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004d58:	4b1d      	ldr	r3, [pc, #116]	@ (8004dd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	091b      	lsrs	r3, r3, #4
 8004d5e:	f003 030f 	and.w	r3, r3, #15
 8004d62:	3301      	adds	r3, #1
 8004d64:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	2b03      	cmp	r3, #3
 8004d6a:	d10c      	bne.n	8004d86 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004d6c:	4a1a      	ldr	r2, [pc, #104]	@ (8004dd8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d74:	4a16      	ldr	r2, [pc, #88]	@ (8004dd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d76:	68d2      	ldr	r2, [r2, #12]
 8004d78:	0a12      	lsrs	r2, r2, #8
 8004d7a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004d7e:	fb02 f303 	mul.w	r3, r2, r3
 8004d82:	617b      	str	r3, [r7, #20]
      break;
 8004d84:	e00c      	b.n	8004da0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004d86:	4a13      	ldr	r2, [pc, #76]	@ (8004dd4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d8e:	4a10      	ldr	r2, [pc, #64]	@ (8004dd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d90:	68d2      	ldr	r2, [r2, #12]
 8004d92:	0a12      	lsrs	r2, r2, #8
 8004d94:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004d98:	fb02 f303 	mul.w	r3, r2, r3
 8004d9c:	617b      	str	r3, [r7, #20]
      break;
 8004d9e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004da0:	4b0b      	ldr	r3, [pc, #44]	@ (8004dd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004da2:	68db      	ldr	r3, [r3, #12]
 8004da4:	0e5b      	lsrs	r3, r3, #25
 8004da6:	f003 0303 	and.w	r3, r3, #3
 8004daa:	3301      	adds	r3, #1
 8004dac:	005b      	lsls	r3, r3, #1
 8004dae:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004db0:	697a      	ldr	r2, [r7, #20]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004db8:	613b      	str	r3, [r7, #16]
 8004dba:	e001      	b.n	8004dc0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004dc0:	693b      	ldr	r3, [r7, #16]
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	371c      	adds	r7, #28
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr
 8004dce:	bf00      	nop
 8004dd0:	40021000 	.word	0x40021000
 8004dd4:	00f42400 	.word	0x00f42400
 8004dd8:	007a1200 	.word	0x007a1200

08004ddc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004de0:	4b03      	ldr	r3, [pc, #12]	@ (8004df0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004de2:	681b      	ldr	r3, [r3, #0]
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr
 8004dee:	bf00      	nop
 8004df0:	20000000 	.word	0x20000000

08004df4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004df8:	f7ff fff0 	bl	8004ddc <HAL_RCC_GetHCLKFreq>
 8004dfc:	4602      	mov	r2, r0
 8004dfe:	4b06      	ldr	r3, [pc, #24]	@ (8004e18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	0a1b      	lsrs	r3, r3, #8
 8004e04:	f003 0307 	and.w	r3, r3, #7
 8004e08:	4904      	ldr	r1, [pc, #16]	@ (8004e1c <HAL_RCC_GetPCLK1Freq+0x28>)
 8004e0a:	5ccb      	ldrb	r3, [r1, r3]
 8004e0c:	f003 031f 	and.w	r3, r3, #31
 8004e10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	bd80      	pop	{r7, pc}
 8004e18:	40021000 	.word	0x40021000
 8004e1c:	080108f4 	.word	0x080108f4

08004e20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004e24:	f7ff ffda 	bl	8004ddc <HAL_RCC_GetHCLKFreq>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	4b06      	ldr	r3, [pc, #24]	@ (8004e44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	0adb      	lsrs	r3, r3, #11
 8004e30:	f003 0307 	and.w	r3, r3, #7
 8004e34:	4904      	ldr	r1, [pc, #16]	@ (8004e48 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004e36:	5ccb      	ldrb	r3, [r1, r3]
 8004e38:	f003 031f 	and.w	r3, r3, #31
 8004e3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	bd80      	pop	{r7, pc}
 8004e44:	40021000 	.word	0x40021000
 8004e48:	080108f4 	.word	0x080108f4

08004e4c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b087      	sub	sp, #28
 8004e50:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004e52:	4b1e      	ldr	r3, [pc, #120]	@ (8004ecc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e54:	68db      	ldr	r3, [r3, #12]
 8004e56:	f003 0303 	and.w	r3, r3, #3
 8004e5a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004e5c:	4b1b      	ldr	r3, [pc, #108]	@ (8004ecc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e5e:	68db      	ldr	r3, [r3, #12]
 8004e60:	091b      	lsrs	r3, r3, #4
 8004e62:	f003 030f 	and.w	r3, r3, #15
 8004e66:	3301      	adds	r3, #1
 8004e68:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	2b03      	cmp	r3, #3
 8004e6e:	d10c      	bne.n	8004e8a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004e70:	4a17      	ldr	r2, [pc, #92]	@ (8004ed0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e78:	4a14      	ldr	r2, [pc, #80]	@ (8004ecc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e7a:	68d2      	ldr	r2, [r2, #12]
 8004e7c:	0a12      	lsrs	r2, r2, #8
 8004e7e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004e82:	fb02 f303 	mul.w	r3, r2, r3
 8004e86:	617b      	str	r3, [r7, #20]
    break;
 8004e88:	e00c      	b.n	8004ea4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004e8a:	4a12      	ldr	r2, [pc, #72]	@ (8004ed4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e92:	4a0e      	ldr	r2, [pc, #56]	@ (8004ecc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e94:	68d2      	ldr	r2, [r2, #12]
 8004e96:	0a12      	lsrs	r2, r2, #8
 8004e98:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004e9c:	fb02 f303 	mul.w	r3, r2, r3
 8004ea0:	617b      	str	r3, [r7, #20]
    break;
 8004ea2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004ea4:	4b09      	ldr	r3, [pc, #36]	@ (8004ecc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004ea6:	68db      	ldr	r3, [r3, #12]
 8004ea8:	0e5b      	lsrs	r3, r3, #25
 8004eaa:	f003 0303 	and.w	r3, r3, #3
 8004eae:	3301      	adds	r3, #1
 8004eb0:	005b      	lsls	r3, r3, #1
 8004eb2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004eb4:	697a      	ldr	r2, [r7, #20]
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ebc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004ebe:	687b      	ldr	r3, [r7, #4]
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	371c      	adds	r7, #28
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eca:	4770      	bx	lr
 8004ecc:	40021000 	.word	0x40021000
 8004ed0:	007a1200 	.word	0x007a1200
 8004ed4:	00f42400 	.word	0x00f42400

08004ed8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b086      	sub	sp, #24
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	f000 8098 	beq.w	8005026 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004efa:	4b43      	ldr	r3, [pc, #268]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004efc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004efe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d10d      	bne.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f06:	4b40      	ldr	r3, [pc, #256]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f0a:	4a3f      	ldr	r2, [pc, #252]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f10:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f12:	4b3d      	ldr	r3, [pc, #244]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f1a:	60bb      	str	r3, [r7, #8]
 8004f1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f22:	4b3a      	ldr	r3, [pc, #232]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a39      	ldr	r2, [pc, #228]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004f28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f2c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004f2e:	f7fd ffeb 	bl	8002f08 <HAL_GetTick>
 8004f32:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f34:	e009      	b.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f36:	f7fd ffe7 	bl	8002f08 <HAL_GetTick>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	1ad3      	subs	r3, r2, r3
 8004f40:	2b02      	cmp	r3, #2
 8004f42:	d902      	bls.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004f44:	2303      	movs	r3, #3
 8004f46:	74fb      	strb	r3, [r7, #19]
        break;
 8004f48:	e005      	b.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f4a:	4b30      	ldr	r3, [pc, #192]	@ (800500c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d0ef      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004f56:	7cfb      	ldrb	r3, [r7, #19]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d159      	bne.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004f5c:	4b2a      	ldr	r3, [pc, #168]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f66:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d01e      	beq.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f72:	697a      	ldr	r2, [r7, #20]
 8004f74:	429a      	cmp	r2, r3
 8004f76:	d019      	beq.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004f78:	4b23      	ldr	r3, [pc, #140]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f82:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004f84:	4b20      	ldr	r3, [pc, #128]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f8a:	4a1f      	ldr	r2, [pc, #124]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004f94:	4b1c      	ldr	r3, [pc, #112]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f9a:	4a1b      	ldr	r2, [pc, #108]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fa0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004fa4:	4a18      	ldr	r2, [pc, #96]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	f003 0301 	and.w	r3, r3, #1
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d016      	beq.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fb6:	f7fd ffa7 	bl	8002f08 <HAL_GetTick>
 8004fba:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004fbc:	e00b      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fbe:	f7fd ffa3 	bl	8002f08 <HAL_GetTick>
 8004fc2:	4602      	mov	r2, r0
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	1ad3      	subs	r3, r2, r3
 8004fc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d902      	bls.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004fd0:	2303      	movs	r3, #3
 8004fd2:	74fb      	strb	r3, [r7, #19]
            break;
 8004fd4:	e006      	b.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004fd6:	4b0c      	ldr	r3, [pc, #48]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fdc:	f003 0302 	and.w	r3, r3, #2
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d0ec      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004fe4:	7cfb      	ldrb	r3, [r7, #19]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d10b      	bne.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004fea:	4b07      	ldr	r3, [pc, #28]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ff0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ff8:	4903      	ldr	r1, [pc, #12]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005000:	e008      	b.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005002:	7cfb      	ldrb	r3, [r7, #19]
 8005004:	74bb      	strb	r3, [r7, #18]
 8005006:	e005      	b.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005008:	40021000 	.word	0x40021000
 800500c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005010:	7cfb      	ldrb	r3, [r7, #19]
 8005012:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005014:	7c7b      	ldrb	r3, [r7, #17]
 8005016:	2b01      	cmp	r3, #1
 8005018:	d105      	bne.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800501a:	4ba7      	ldr	r3, [pc, #668]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800501c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800501e:	4aa6      	ldr	r2, [pc, #664]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005020:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005024:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f003 0301 	and.w	r3, r3, #1
 800502e:	2b00      	cmp	r3, #0
 8005030:	d00a      	beq.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005032:	4ba1      	ldr	r3, [pc, #644]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005034:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005038:	f023 0203 	bic.w	r2, r3, #3
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	499d      	ldr	r1, [pc, #628]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005042:	4313      	orrs	r3, r2
 8005044:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 0302 	and.w	r3, r3, #2
 8005050:	2b00      	cmp	r3, #0
 8005052:	d00a      	beq.n	800506a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005054:	4b98      	ldr	r3, [pc, #608]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005056:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800505a:	f023 020c 	bic.w	r2, r3, #12
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	4995      	ldr	r1, [pc, #596]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005064:	4313      	orrs	r3, r2
 8005066:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f003 0304 	and.w	r3, r3, #4
 8005072:	2b00      	cmp	r3, #0
 8005074:	d00a      	beq.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005076:	4b90      	ldr	r3, [pc, #576]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005078:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800507c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	68db      	ldr	r3, [r3, #12]
 8005084:	498c      	ldr	r1, [pc, #560]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005086:	4313      	orrs	r3, r2
 8005088:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f003 0308 	and.w	r3, r3, #8
 8005094:	2b00      	cmp	r3, #0
 8005096:	d00a      	beq.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005098:	4b87      	ldr	r3, [pc, #540]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800509a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800509e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	691b      	ldr	r3, [r3, #16]
 80050a6:	4984      	ldr	r1, [pc, #528]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050a8:	4313      	orrs	r3, r2
 80050aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f003 0310 	and.w	r3, r3, #16
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d00a      	beq.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80050ba:	4b7f      	ldr	r3, [pc, #508]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	695b      	ldr	r3, [r3, #20]
 80050c8:	497b      	ldr	r1, [pc, #492]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050ca:	4313      	orrs	r3, r2
 80050cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f003 0320 	and.w	r3, r3, #32
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d00a      	beq.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80050dc:	4b76      	ldr	r3, [pc, #472]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050e2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	699b      	ldr	r3, [r3, #24]
 80050ea:	4973      	ldr	r1, [pc, #460]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050ec:	4313      	orrs	r3, r2
 80050ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d00a      	beq.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80050fe:	4b6e      	ldr	r3, [pc, #440]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005104:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	69db      	ldr	r3, [r3, #28]
 800510c:	496a      	ldr	r1, [pc, #424]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800510e:	4313      	orrs	r3, r2
 8005110:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800511c:	2b00      	cmp	r3, #0
 800511e:	d00a      	beq.n	8005136 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005120:	4b65      	ldr	r3, [pc, #404]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005126:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6a1b      	ldr	r3, [r3, #32]
 800512e:	4962      	ldr	r1, [pc, #392]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005130:	4313      	orrs	r3, r2
 8005132:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800513e:	2b00      	cmp	r3, #0
 8005140:	d00a      	beq.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005142:	4b5d      	ldr	r3, [pc, #372]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005144:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005148:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005150:	4959      	ldr	r1, [pc, #356]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005152:	4313      	orrs	r3, r2
 8005154:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005160:	2b00      	cmp	r3, #0
 8005162:	d00a      	beq.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005164:	4b54      	ldr	r3, [pc, #336]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005166:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800516a:	f023 0203 	bic.w	r2, r3, #3
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005172:	4951      	ldr	r1, [pc, #324]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005174:	4313      	orrs	r3, r2
 8005176:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005182:	2b00      	cmp	r3, #0
 8005184:	d00a      	beq.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005186:	4b4c      	ldr	r3, [pc, #304]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005188:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800518c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005194:	4948      	ldr	r1, [pc, #288]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005196:	4313      	orrs	r3, r2
 8005198:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d015      	beq.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80051a8:	4b43      	ldr	r3, [pc, #268]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051b6:	4940      	ldr	r1, [pc, #256]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051b8:	4313      	orrs	r3, r2
 80051ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051c6:	d105      	bne.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051c8:	4b3b      	ldr	r3, [pc, #236]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051ca:	68db      	ldr	r3, [r3, #12]
 80051cc:	4a3a      	ldr	r2, [pc, #232]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80051d2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d015      	beq.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80051e0:	4b35      	ldr	r3, [pc, #212]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051e6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051ee:	4932      	ldr	r1, [pc, #200]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051f0:	4313      	orrs	r3, r2
 80051f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80051fe:	d105      	bne.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005200:	4b2d      	ldr	r3, [pc, #180]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	4a2c      	ldr	r2, [pc, #176]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005206:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800520a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005214:	2b00      	cmp	r3, #0
 8005216:	d015      	beq.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005218:	4b27      	ldr	r3, [pc, #156]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800521a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800521e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005226:	4924      	ldr	r1, [pc, #144]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005228:	4313      	orrs	r3, r2
 800522a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005232:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005236:	d105      	bne.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005238:	4b1f      	ldr	r3, [pc, #124]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800523a:	68db      	ldr	r3, [r3, #12]
 800523c:	4a1e      	ldr	r2, [pc, #120]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800523e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005242:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800524c:	2b00      	cmp	r3, #0
 800524e:	d015      	beq.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005250:	4b19      	ldr	r3, [pc, #100]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005252:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005256:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800525e:	4916      	ldr	r1, [pc, #88]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005260:	4313      	orrs	r3, r2
 8005262:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800526a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800526e:	d105      	bne.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005270:	4b11      	ldr	r3, [pc, #68]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005272:	68db      	ldr	r3, [r3, #12]
 8005274:	4a10      	ldr	r2, [pc, #64]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005276:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800527a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005284:	2b00      	cmp	r3, #0
 8005286:	d019      	beq.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005288:	4b0b      	ldr	r3, [pc, #44]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800528a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800528e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005296:	4908      	ldr	r1, [pc, #32]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005298:	4313      	orrs	r3, r2
 800529a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80052a6:	d109      	bne.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052a8:	4b03      	ldr	r3, [pc, #12]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	4a02      	ldr	r2, [pc, #8]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80052b2:	60d3      	str	r3, [r2, #12]
 80052b4:	e002      	b.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80052b6:	bf00      	nop
 80052b8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d015      	beq.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80052c8:	4b29      	ldr	r3, [pc, #164]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80052ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ce:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052d6:	4926      	ldr	r1, [pc, #152]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80052d8:	4313      	orrs	r3, r2
 80052da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80052e6:	d105      	bne.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80052e8:	4b21      	ldr	r3, [pc, #132]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80052ea:	68db      	ldr	r3, [r3, #12]
 80052ec:	4a20      	ldr	r2, [pc, #128]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80052ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052f2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d015      	beq.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005300:	4b1b      	ldr	r3, [pc, #108]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005302:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005306:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800530e:	4918      	ldr	r1, [pc, #96]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005310:	4313      	orrs	r3, r2
 8005312:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800531a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800531e:	d105      	bne.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005320:	4b13      	ldr	r3, [pc, #76]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	4a12      	ldr	r2, [pc, #72]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005326:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800532a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005334:	2b00      	cmp	r3, #0
 8005336:	d015      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005338:	4b0d      	ldr	r3, [pc, #52]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800533a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800533e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005346:	490a      	ldr	r1, [pc, #40]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005348:	4313      	orrs	r3, r2
 800534a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005352:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005356:	d105      	bne.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005358:	4b05      	ldr	r3, [pc, #20]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800535a:	68db      	ldr	r3, [r3, #12]
 800535c:	4a04      	ldr	r2, [pc, #16]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800535e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005362:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005364:	7cbb      	ldrb	r3, [r7, #18]
}
 8005366:	4618      	mov	r0, r3
 8005368:	3718      	adds	r7, #24
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}
 800536e:	bf00      	nop
 8005370:	40021000 	.word	0x40021000

08005374 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b082      	sub	sp, #8
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d101      	bne.n	8005386 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e049      	b.n	800541a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800538c:	b2db      	uxtb	r3, r3
 800538e:	2b00      	cmp	r3, #0
 8005390:	d106      	bne.n	80053a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f7fd f928 	bl	80025f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2202      	movs	r2, #2
 80053a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	3304      	adds	r3, #4
 80053b0:	4619      	mov	r1, r3
 80053b2:	4610      	mov	r0, r2
 80053b4:	f000 fde0 	bl	8005f78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2201      	movs	r2, #1
 80053c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2201      	movs	r2, #1
 80053cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2201      	movs	r2, #1
 80053d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2201      	movs	r2, #1
 80053dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2201      	movs	r2, #1
 80053e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2201      	movs	r2, #1
 800540c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005418:	2300      	movs	r3, #0
}
 800541a:	4618      	mov	r0, r3
 800541c:	3708      	adds	r7, #8
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}

08005422 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8005422:	b480      	push	{r7}
 8005424:	b083      	sub	sp, #12
 8005426:	af00      	add	r7, sp, #0
 8005428:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	6a1a      	ldr	r2, [r3, #32]
 8005430:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005434:	4013      	ands	r3, r2
 8005436:	2b00      	cmp	r3, #0
 8005438:	d10f      	bne.n	800545a <HAL_TIM_Base_Stop+0x38>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	6a1a      	ldr	r2, [r3, #32]
 8005440:	f244 4344 	movw	r3, #17476	@ 0x4444
 8005444:	4013      	ands	r3, r2
 8005446:	2b00      	cmp	r3, #0
 8005448:	d107      	bne.n	800545a <HAL_TIM_Base_Stop+0x38>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f022 0201 	bic.w	r2, r2, #1
 8005458:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2201      	movs	r2, #1
 800545e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8005462:	2300      	movs	r3, #0
}
 8005464:	4618      	mov	r0, r3
 8005466:	370c      	adds	r7, #12
 8005468:	46bd      	mov	sp, r7
 800546a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546e:	4770      	bx	lr

08005470 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005470:	b480      	push	{r7}
 8005472:	b085      	sub	sp, #20
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800547e:	b2db      	uxtb	r3, r3
 8005480:	2b01      	cmp	r3, #1
 8005482:	d001      	beq.n	8005488 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e054      	b.n	8005532 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2202      	movs	r2, #2
 800548c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	68da      	ldr	r2, [r3, #12]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f042 0201 	orr.w	r2, r2, #1
 800549e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a26      	ldr	r2, [pc, #152]	@ (8005540 <HAL_TIM_Base_Start_IT+0xd0>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d022      	beq.n	80054f0 <HAL_TIM_Base_Start_IT+0x80>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054b2:	d01d      	beq.n	80054f0 <HAL_TIM_Base_Start_IT+0x80>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a22      	ldr	r2, [pc, #136]	@ (8005544 <HAL_TIM_Base_Start_IT+0xd4>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d018      	beq.n	80054f0 <HAL_TIM_Base_Start_IT+0x80>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a21      	ldr	r2, [pc, #132]	@ (8005548 <HAL_TIM_Base_Start_IT+0xd8>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d013      	beq.n	80054f0 <HAL_TIM_Base_Start_IT+0x80>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a1f      	ldr	r2, [pc, #124]	@ (800554c <HAL_TIM_Base_Start_IT+0xdc>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d00e      	beq.n	80054f0 <HAL_TIM_Base_Start_IT+0x80>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a1e      	ldr	r2, [pc, #120]	@ (8005550 <HAL_TIM_Base_Start_IT+0xe0>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d009      	beq.n	80054f0 <HAL_TIM_Base_Start_IT+0x80>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a1c      	ldr	r2, [pc, #112]	@ (8005554 <HAL_TIM_Base_Start_IT+0xe4>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d004      	beq.n	80054f0 <HAL_TIM_Base_Start_IT+0x80>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4a1b      	ldr	r2, [pc, #108]	@ (8005558 <HAL_TIM_Base_Start_IT+0xe8>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d115      	bne.n	800551c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	689a      	ldr	r2, [r3, #8]
 80054f6:	4b19      	ldr	r3, [pc, #100]	@ (800555c <HAL_TIM_Base_Start_IT+0xec>)
 80054f8:	4013      	ands	r3, r2
 80054fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2b06      	cmp	r3, #6
 8005500:	d015      	beq.n	800552e <HAL_TIM_Base_Start_IT+0xbe>
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005508:	d011      	beq.n	800552e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	681a      	ldr	r2, [r3, #0]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f042 0201 	orr.w	r2, r2, #1
 8005518:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800551a:	e008      	b.n	800552e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f042 0201 	orr.w	r2, r2, #1
 800552a:	601a      	str	r2, [r3, #0]
 800552c:	e000      	b.n	8005530 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800552e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005530:	2300      	movs	r3, #0
}
 8005532:	4618      	mov	r0, r3
 8005534:	3714      	adds	r7, #20
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr
 800553e:	bf00      	nop
 8005540:	40012c00 	.word	0x40012c00
 8005544:	40000400 	.word	0x40000400
 8005548:	40000800 	.word	0x40000800
 800554c:	40000c00 	.word	0x40000c00
 8005550:	40013400 	.word	0x40013400
 8005554:	40014000 	.word	0x40014000
 8005558:	40015000 	.word	0x40015000
 800555c:	00010007 	.word	0x00010007

08005560 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b082      	sub	sp, #8
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d101      	bne.n	8005572 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800556e:	2301      	movs	r3, #1
 8005570:	e049      	b.n	8005606 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005578:	b2db      	uxtb	r3, r3
 800557a:	2b00      	cmp	r3, #0
 800557c:	d106      	bne.n	800558c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2200      	movs	r2, #0
 8005582:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f7fd f812 	bl	80025b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2202      	movs	r2, #2
 8005590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	3304      	adds	r3, #4
 800559c:	4619      	mov	r1, r3
 800559e:	4610      	mov	r0, r2
 80055a0:	f000 fcea 	bl	8005f78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2201      	movs	r2, #1
 80055c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2201      	movs	r2, #1
 80055f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2201      	movs	r2, #1
 80055f8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005604:	2300      	movs	r3, #0
}
 8005606:	4618      	mov	r0, r3
 8005608:	3708      	adds	r7, #8
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}
	...

08005610 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b084      	sub	sp, #16
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
 8005618:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d109      	bne.n	8005634 <HAL_TIM_PWM_Start+0x24>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005626:	b2db      	uxtb	r3, r3
 8005628:	2b01      	cmp	r3, #1
 800562a:	bf14      	ite	ne
 800562c:	2301      	movne	r3, #1
 800562e:	2300      	moveq	r3, #0
 8005630:	b2db      	uxtb	r3, r3
 8005632:	e03c      	b.n	80056ae <HAL_TIM_PWM_Start+0x9e>
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	2b04      	cmp	r3, #4
 8005638:	d109      	bne.n	800564e <HAL_TIM_PWM_Start+0x3e>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005640:	b2db      	uxtb	r3, r3
 8005642:	2b01      	cmp	r3, #1
 8005644:	bf14      	ite	ne
 8005646:	2301      	movne	r3, #1
 8005648:	2300      	moveq	r3, #0
 800564a:	b2db      	uxtb	r3, r3
 800564c:	e02f      	b.n	80056ae <HAL_TIM_PWM_Start+0x9e>
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	2b08      	cmp	r3, #8
 8005652:	d109      	bne.n	8005668 <HAL_TIM_PWM_Start+0x58>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800565a:	b2db      	uxtb	r3, r3
 800565c:	2b01      	cmp	r3, #1
 800565e:	bf14      	ite	ne
 8005660:	2301      	movne	r3, #1
 8005662:	2300      	moveq	r3, #0
 8005664:	b2db      	uxtb	r3, r3
 8005666:	e022      	b.n	80056ae <HAL_TIM_PWM_Start+0x9e>
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	2b0c      	cmp	r3, #12
 800566c:	d109      	bne.n	8005682 <HAL_TIM_PWM_Start+0x72>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005674:	b2db      	uxtb	r3, r3
 8005676:	2b01      	cmp	r3, #1
 8005678:	bf14      	ite	ne
 800567a:	2301      	movne	r3, #1
 800567c:	2300      	moveq	r3, #0
 800567e:	b2db      	uxtb	r3, r3
 8005680:	e015      	b.n	80056ae <HAL_TIM_PWM_Start+0x9e>
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	2b10      	cmp	r3, #16
 8005686:	d109      	bne.n	800569c <HAL_TIM_PWM_Start+0x8c>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800568e:	b2db      	uxtb	r3, r3
 8005690:	2b01      	cmp	r3, #1
 8005692:	bf14      	ite	ne
 8005694:	2301      	movne	r3, #1
 8005696:	2300      	moveq	r3, #0
 8005698:	b2db      	uxtb	r3, r3
 800569a:	e008      	b.n	80056ae <HAL_TIM_PWM_Start+0x9e>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80056a2:	b2db      	uxtb	r3, r3
 80056a4:	2b01      	cmp	r3, #1
 80056a6:	bf14      	ite	ne
 80056a8:	2301      	movne	r3, #1
 80056aa:	2300      	moveq	r3, #0
 80056ac:	b2db      	uxtb	r3, r3
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d001      	beq.n	80056b6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e0a6      	b.n	8005804 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d104      	bne.n	80056c6 <HAL_TIM_PWM_Start+0xb6>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2202      	movs	r2, #2
 80056c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80056c4:	e023      	b.n	800570e <HAL_TIM_PWM_Start+0xfe>
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	2b04      	cmp	r3, #4
 80056ca:	d104      	bne.n	80056d6 <HAL_TIM_PWM_Start+0xc6>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2202      	movs	r2, #2
 80056d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80056d4:	e01b      	b.n	800570e <HAL_TIM_PWM_Start+0xfe>
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	2b08      	cmp	r3, #8
 80056da:	d104      	bne.n	80056e6 <HAL_TIM_PWM_Start+0xd6>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2202      	movs	r2, #2
 80056e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80056e4:	e013      	b.n	800570e <HAL_TIM_PWM_Start+0xfe>
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	2b0c      	cmp	r3, #12
 80056ea:	d104      	bne.n	80056f6 <HAL_TIM_PWM_Start+0xe6>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2202      	movs	r2, #2
 80056f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80056f4:	e00b      	b.n	800570e <HAL_TIM_PWM_Start+0xfe>
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	2b10      	cmp	r3, #16
 80056fa:	d104      	bne.n	8005706 <HAL_TIM_PWM_Start+0xf6>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2202      	movs	r2, #2
 8005700:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005704:	e003      	b.n	800570e <HAL_TIM_PWM_Start+0xfe>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2202      	movs	r2, #2
 800570a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	2201      	movs	r2, #1
 8005714:	6839      	ldr	r1, [r7, #0]
 8005716:	4618      	mov	r0, r3
 8005718:	f001 f8a8 	bl	800686c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a3a      	ldr	r2, [pc, #232]	@ (800580c <HAL_TIM_PWM_Start+0x1fc>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d018      	beq.n	8005758 <HAL_TIM_PWM_Start+0x148>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a39      	ldr	r2, [pc, #228]	@ (8005810 <HAL_TIM_PWM_Start+0x200>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d013      	beq.n	8005758 <HAL_TIM_PWM_Start+0x148>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a37      	ldr	r2, [pc, #220]	@ (8005814 <HAL_TIM_PWM_Start+0x204>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d00e      	beq.n	8005758 <HAL_TIM_PWM_Start+0x148>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a36      	ldr	r2, [pc, #216]	@ (8005818 <HAL_TIM_PWM_Start+0x208>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d009      	beq.n	8005758 <HAL_TIM_PWM_Start+0x148>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a34      	ldr	r2, [pc, #208]	@ (800581c <HAL_TIM_PWM_Start+0x20c>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d004      	beq.n	8005758 <HAL_TIM_PWM_Start+0x148>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a33      	ldr	r2, [pc, #204]	@ (8005820 <HAL_TIM_PWM_Start+0x210>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d101      	bne.n	800575c <HAL_TIM_PWM_Start+0x14c>
 8005758:	2301      	movs	r3, #1
 800575a:	e000      	b.n	800575e <HAL_TIM_PWM_Start+0x14e>
 800575c:	2300      	movs	r3, #0
 800575e:	2b00      	cmp	r3, #0
 8005760:	d007      	beq.n	8005772 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005770:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a25      	ldr	r2, [pc, #148]	@ (800580c <HAL_TIM_PWM_Start+0x1fc>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d022      	beq.n	80057c2 <HAL_TIM_PWM_Start+0x1b2>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005784:	d01d      	beq.n	80057c2 <HAL_TIM_PWM_Start+0x1b2>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a26      	ldr	r2, [pc, #152]	@ (8005824 <HAL_TIM_PWM_Start+0x214>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d018      	beq.n	80057c2 <HAL_TIM_PWM_Start+0x1b2>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a24      	ldr	r2, [pc, #144]	@ (8005828 <HAL_TIM_PWM_Start+0x218>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d013      	beq.n	80057c2 <HAL_TIM_PWM_Start+0x1b2>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a23      	ldr	r2, [pc, #140]	@ (800582c <HAL_TIM_PWM_Start+0x21c>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d00e      	beq.n	80057c2 <HAL_TIM_PWM_Start+0x1b2>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a19      	ldr	r2, [pc, #100]	@ (8005810 <HAL_TIM_PWM_Start+0x200>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d009      	beq.n	80057c2 <HAL_TIM_PWM_Start+0x1b2>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a18      	ldr	r2, [pc, #96]	@ (8005814 <HAL_TIM_PWM_Start+0x204>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d004      	beq.n	80057c2 <HAL_TIM_PWM_Start+0x1b2>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a18      	ldr	r2, [pc, #96]	@ (8005820 <HAL_TIM_PWM_Start+0x210>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d115      	bne.n	80057ee <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	689a      	ldr	r2, [r3, #8]
 80057c8:	4b19      	ldr	r3, [pc, #100]	@ (8005830 <HAL_TIM_PWM_Start+0x220>)
 80057ca:	4013      	ands	r3, r2
 80057cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2b06      	cmp	r3, #6
 80057d2:	d015      	beq.n	8005800 <HAL_TIM_PWM_Start+0x1f0>
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057da:	d011      	beq.n	8005800 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f042 0201 	orr.w	r2, r2, #1
 80057ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057ec:	e008      	b.n	8005800 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f042 0201 	orr.w	r2, r2, #1
 80057fc:	601a      	str	r2, [r3, #0]
 80057fe:	e000      	b.n	8005802 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005800:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005802:	2300      	movs	r3, #0
}
 8005804:	4618      	mov	r0, r3
 8005806:	3710      	adds	r7, #16
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}
 800580c:	40012c00 	.word	0x40012c00
 8005810:	40013400 	.word	0x40013400
 8005814:	40014000 	.word	0x40014000
 8005818:	40014400 	.word	0x40014400
 800581c:	40014800 	.word	0x40014800
 8005820:	40015000 	.word	0x40015000
 8005824:	40000400 	.word	0x40000400
 8005828:	40000800 	.word	0x40000800
 800582c:	40000c00 	.word	0x40000c00
 8005830:	00010007 	.word	0x00010007

08005834 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b084      	sub	sp, #16
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	68db      	ldr	r3, [r3, #12]
 8005842:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	691b      	ldr	r3, [r3, #16]
 800584a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	f003 0302 	and.w	r3, r3, #2
 8005852:	2b00      	cmp	r3, #0
 8005854:	d020      	beq.n	8005898 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	f003 0302 	and.w	r3, r3, #2
 800585c:	2b00      	cmp	r3, #0
 800585e:	d01b      	beq.n	8005898 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f06f 0202 	mvn.w	r2, #2
 8005868:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2201      	movs	r2, #1
 800586e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	699b      	ldr	r3, [r3, #24]
 8005876:	f003 0303 	and.w	r3, r3, #3
 800587a:	2b00      	cmp	r3, #0
 800587c:	d003      	beq.n	8005886 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f000 fb5c 	bl	8005f3c <HAL_TIM_IC_CaptureCallback>
 8005884:	e005      	b.n	8005892 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 fb4e 	bl	8005f28 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f000 fb5f 	bl	8005f50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2200      	movs	r2, #0
 8005896:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	f003 0304 	and.w	r3, r3, #4
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d020      	beq.n	80058e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	f003 0304 	and.w	r3, r3, #4
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d01b      	beq.n	80058e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f06f 0204 	mvn.w	r2, #4
 80058b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2202      	movs	r2, #2
 80058ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	699b      	ldr	r3, [r3, #24]
 80058c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d003      	beq.n	80058d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f000 fb36 	bl	8005f3c <HAL_TIM_IC_CaptureCallback>
 80058d0:	e005      	b.n	80058de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f000 fb28 	bl	8005f28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	f000 fb39 	bl	8005f50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2200      	movs	r2, #0
 80058e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	f003 0308 	and.w	r3, r3, #8
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d020      	beq.n	8005930 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	f003 0308 	and.w	r3, r3, #8
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d01b      	beq.n	8005930 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f06f 0208 	mvn.w	r2, #8
 8005900:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2204      	movs	r2, #4
 8005906:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	69db      	ldr	r3, [r3, #28]
 800590e:	f003 0303 	and.w	r3, r3, #3
 8005912:	2b00      	cmp	r3, #0
 8005914:	d003      	beq.n	800591e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f000 fb10 	bl	8005f3c <HAL_TIM_IC_CaptureCallback>
 800591c:	e005      	b.n	800592a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	f000 fb02 	bl	8005f28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f000 fb13 	bl	8005f50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2200      	movs	r2, #0
 800592e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	f003 0310 	and.w	r3, r3, #16
 8005936:	2b00      	cmp	r3, #0
 8005938:	d020      	beq.n	800597c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	f003 0310 	and.w	r3, r3, #16
 8005940:	2b00      	cmp	r3, #0
 8005942:	d01b      	beq.n	800597c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f06f 0210 	mvn.w	r2, #16
 800594c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2208      	movs	r2, #8
 8005952:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	69db      	ldr	r3, [r3, #28]
 800595a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800595e:	2b00      	cmp	r3, #0
 8005960:	d003      	beq.n	800596a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005962:	6878      	ldr	r0, [r7, #4]
 8005964:	f000 faea 	bl	8005f3c <HAL_TIM_IC_CaptureCallback>
 8005968:	e005      	b.n	8005976 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f000 fadc 	bl	8005f28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	f000 faed 	bl	8005f50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2200      	movs	r2, #0
 800597a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	f003 0301 	and.w	r3, r3, #1
 8005982:	2b00      	cmp	r3, #0
 8005984:	d00c      	beq.n	80059a0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	f003 0301 	and.w	r3, r3, #1
 800598c:	2b00      	cmp	r3, #0
 800598e:	d007      	beq.n	80059a0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f06f 0201 	mvn.w	r2, #1
 8005998:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	f7fb fe30 	bl	8001600 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d104      	bne.n	80059b4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d00c      	beq.n	80059ce <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d007      	beq.n	80059ce <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80059c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80059c8:	6878      	ldr	r0, [r7, #4]
 80059ca:	f001 f96b 	bl	8006ca4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d00c      	beq.n	80059f2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d007      	beq.n	80059f2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80059ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	f001 f963 	bl	8006cb8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d00c      	beq.n	8005a16 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d007      	beq.n	8005a16 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005a0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a10:	6878      	ldr	r0, [r7, #4]
 8005a12:	f000 faa7 	bl	8005f64 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	f003 0320 	and.w	r3, r3, #32
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d00c      	beq.n	8005a3a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f003 0320 	and.w	r3, r3, #32
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d007      	beq.n	8005a3a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f06f 0220 	mvn.w	r2, #32
 8005a32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a34:	6878      	ldr	r0, [r7, #4]
 8005a36:	f001 f92b 	bl	8006c90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d00c      	beq.n	8005a5e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d007      	beq.n	8005a5e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8005a56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	f001 f937 	bl	8006ccc <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d00c      	beq.n	8005a82 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d007      	beq.n	8005a82 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005a7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	f001 f92f 	bl	8006ce0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d00c      	beq.n	8005aa6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d007      	beq.n	8005aa6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8005a9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f001 f927 	bl	8006cf4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d00c      	beq.n	8005aca <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d007      	beq.n	8005aca <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005ac2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f001 f91f 	bl	8006d08 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005aca:	bf00      	nop
 8005acc:	3710      	adds	r7, #16
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}
	...

08005ad4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b086      	sub	sp, #24
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	60f8      	str	r0, [r7, #12]
 8005adc:	60b9      	str	r1, [r7, #8]
 8005ade:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005aea:	2b01      	cmp	r3, #1
 8005aec:	d101      	bne.n	8005af2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005aee:	2302      	movs	r3, #2
 8005af0:	e0ff      	b.n	8005cf2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2201      	movs	r2, #1
 8005af6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2b14      	cmp	r3, #20
 8005afe:	f200 80f0 	bhi.w	8005ce2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005b02:	a201      	add	r2, pc, #4	@ (adr r2, 8005b08 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005b04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b08:	08005b5d 	.word	0x08005b5d
 8005b0c:	08005ce3 	.word	0x08005ce3
 8005b10:	08005ce3 	.word	0x08005ce3
 8005b14:	08005ce3 	.word	0x08005ce3
 8005b18:	08005b9d 	.word	0x08005b9d
 8005b1c:	08005ce3 	.word	0x08005ce3
 8005b20:	08005ce3 	.word	0x08005ce3
 8005b24:	08005ce3 	.word	0x08005ce3
 8005b28:	08005bdf 	.word	0x08005bdf
 8005b2c:	08005ce3 	.word	0x08005ce3
 8005b30:	08005ce3 	.word	0x08005ce3
 8005b34:	08005ce3 	.word	0x08005ce3
 8005b38:	08005c1f 	.word	0x08005c1f
 8005b3c:	08005ce3 	.word	0x08005ce3
 8005b40:	08005ce3 	.word	0x08005ce3
 8005b44:	08005ce3 	.word	0x08005ce3
 8005b48:	08005c61 	.word	0x08005c61
 8005b4c:	08005ce3 	.word	0x08005ce3
 8005b50:	08005ce3 	.word	0x08005ce3
 8005b54:	08005ce3 	.word	0x08005ce3
 8005b58:	08005ca1 	.word	0x08005ca1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	68b9      	ldr	r1, [r7, #8]
 8005b62:	4618      	mov	r0, r3
 8005b64:	f000 fabc 	bl	80060e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	699a      	ldr	r2, [r3, #24]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f042 0208 	orr.w	r2, r2, #8
 8005b76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	699a      	ldr	r2, [r3, #24]
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f022 0204 	bic.w	r2, r2, #4
 8005b86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	6999      	ldr	r1, [r3, #24]
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	691a      	ldr	r2, [r3, #16]
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	430a      	orrs	r2, r1
 8005b98:	619a      	str	r2, [r3, #24]
      break;
 8005b9a:	e0a5      	b.n	8005ce8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	68b9      	ldr	r1, [r7, #8]
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	f000 fb36 	bl	8006214 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	699a      	ldr	r2, [r3, #24]
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005bb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	699a      	ldr	r2, [r3, #24]
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005bc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	6999      	ldr	r1, [r3, #24]
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	691b      	ldr	r3, [r3, #16]
 8005bd2:	021a      	lsls	r2, r3, #8
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	430a      	orrs	r2, r1
 8005bda:	619a      	str	r2, [r3, #24]
      break;
 8005bdc:	e084      	b.n	8005ce8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	68b9      	ldr	r1, [r7, #8]
 8005be4:	4618      	mov	r0, r3
 8005be6:	f000 fba9 	bl	800633c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	69da      	ldr	r2, [r3, #28]
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f042 0208 	orr.w	r2, r2, #8
 8005bf8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	69da      	ldr	r2, [r3, #28]
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f022 0204 	bic.w	r2, r2, #4
 8005c08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	69d9      	ldr	r1, [r3, #28]
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	691a      	ldr	r2, [r3, #16]
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	430a      	orrs	r2, r1
 8005c1a:	61da      	str	r2, [r3, #28]
      break;
 8005c1c:	e064      	b.n	8005ce8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	68b9      	ldr	r1, [r7, #8]
 8005c24:	4618      	mov	r0, r3
 8005c26:	f000 fc1b 	bl	8006460 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	69da      	ldr	r2, [r3, #28]
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	69da      	ldr	r2, [r3, #28]
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	69d9      	ldr	r1, [r3, #28]
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	691b      	ldr	r3, [r3, #16]
 8005c54:	021a      	lsls	r2, r3, #8
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	430a      	orrs	r2, r1
 8005c5c:	61da      	str	r2, [r3, #28]
      break;
 8005c5e:	e043      	b.n	8005ce8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	68b9      	ldr	r1, [r7, #8]
 8005c66:	4618      	mov	r0, r3
 8005c68:	f000 fc8e 	bl	8006588 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f042 0208 	orr.w	r2, r2, #8
 8005c7a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f022 0204 	bic.w	r2, r2, #4
 8005c8a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	691a      	ldr	r2, [r3, #16]
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	430a      	orrs	r2, r1
 8005c9c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005c9e:	e023      	b.n	8005ce8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	68b9      	ldr	r1, [r7, #8]
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f000 fcd8 	bl	800665c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005cba:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cca:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	691b      	ldr	r3, [r3, #16]
 8005cd6:	021a      	lsls	r2, r3, #8
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	430a      	orrs	r2, r1
 8005cde:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005ce0:	e002      	b.n	8005ce8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	75fb      	strb	r3, [r7, #23]
      break;
 8005ce6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2200      	movs	r2, #0
 8005cec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005cf0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	3718      	adds	r7, #24
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}
 8005cfa:	bf00      	nop

08005cfc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b084      	sub	sp, #16
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
 8005d04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d06:	2300      	movs	r3, #0
 8005d08:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d10:	2b01      	cmp	r3, #1
 8005d12:	d101      	bne.n	8005d18 <HAL_TIM_ConfigClockSource+0x1c>
 8005d14:	2302      	movs	r3, #2
 8005d16:	e0f6      	b.n	8005f06 <HAL_TIM_ConfigClockSource+0x20a>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2202      	movs	r2, #2
 8005d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8005d36:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005d3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d42:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	68ba      	ldr	r2, [r7, #8]
 8005d4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a6f      	ldr	r2, [pc, #444]	@ (8005f10 <HAL_TIM_ConfigClockSource+0x214>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	f000 80c1 	beq.w	8005eda <HAL_TIM_ConfigClockSource+0x1de>
 8005d58:	4a6d      	ldr	r2, [pc, #436]	@ (8005f10 <HAL_TIM_ConfigClockSource+0x214>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	f200 80c6 	bhi.w	8005eec <HAL_TIM_ConfigClockSource+0x1f0>
 8005d60:	4a6c      	ldr	r2, [pc, #432]	@ (8005f14 <HAL_TIM_ConfigClockSource+0x218>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	f000 80b9 	beq.w	8005eda <HAL_TIM_ConfigClockSource+0x1de>
 8005d68:	4a6a      	ldr	r2, [pc, #424]	@ (8005f14 <HAL_TIM_ConfigClockSource+0x218>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	f200 80be 	bhi.w	8005eec <HAL_TIM_ConfigClockSource+0x1f0>
 8005d70:	4a69      	ldr	r2, [pc, #420]	@ (8005f18 <HAL_TIM_ConfigClockSource+0x21c>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	f000 80b1 	beq.w	8005eda <HAL_TIM_ConfigClockSource+0x1de>
 8005d78:	4a67      	ldr	r2, [pc, #412]	@ (8005f18 <HAL_TIM_ConfigClockSource+0x21c>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	f200 80b6 	bhi.w	8005eec <HAL_TIM_ConfigClockSource+0x1f0>
 8005d80:	4a66      	ldr	r2, [pc, #408]	@ (8005f1c <HAL_TIM_ConfigClockSource+0x220>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	f000 80a9 	beq.w	8005eda <HAL_TIM_ConfigClockSource+0x1de>
 8005d88:	4a64      	ldr	r2, [pc, #400]	@ (8005f1c <HAL_TIM_ConfigClockSource+0x220>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	f200 80ae 	bhi.w	8005eec <HAL_TIM_ConfigClockSource+0x1f0>
 8005d90:	4a63      	ldr	r2, [pc, #396]	@ (8005f20 <HAL_TIM_ConfigClockSource+0x224>)
 8005d92:	4293      	cmp	r3, r2
 8005d94:	f000 80a1 	beq.w	8005eda <HAL_TIM_ConfigClockSource+0x1de>
 8005d98:	4a61      	ldr	r2, [pc, #388]	@ (8005f20 <HAL_TIM_ConfigClockSource+0x224>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	f200 80a6 	bhi.w	8005eec <HAL_TIM_ConfigClockSource+0x1f0>
 8005da0:	4a60      	ldr	r2, [pc, #384]	@ (8005f24 <HAL_TIM_ConfigClockSource+0x228>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	f000 8099 	beq.w	8005eda <HAL_TIM_ConfigClockSource+0x1de>
 8005da8:	4a5e      	ldr	r2, [pc, #376]	@ (8005f24 <HAL_TIM_ConfigClockSource+0x228>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	f200 809e 	bhi.w	8005eec <HAL_TIM_ConfigClockSource+0x1f0>
 8005db0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005db4:	f000 8091 	beq.w	8005eda <HAL_TIM_ConfigClockSource+0x1de>
 8005db8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005dbc:	f200 8096 	bhi.w	8005eec <HAL_TIM_ConfigClockSource+0x1f0>
 8005dc0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005dc4:	f000 8089 	beq.w	8005eda <HAL_TIM_ConfigClockSource+0x1de>
 8005dc8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005dcc:	f200 808e 	bhi.w	8005eec <HAL_TIM_ConfigClockSource+0x1f0>
 8005dd0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dd4:	d03e      	beq.n	8005e54 <HAL_TIM_ConfigClockSource+0x158>
 8005dd6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dda:	f200 8087 	bhi.w	8005eec <HAL_TIM_ConfigClockSource+0x1f0>
 8005dde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005de2:	f000 8086 	beq.w	8005ef2 <HAL_TIM_ConfigClockSource+0x1f6>
 8005de6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dea:	d87f      	bhi.n	8005eec <HAL_TIM_ConfigClockSource+0x1f0>
 8005dec:	2b70      	cmp	r3, #112	@ 0x70
 8005dee:	d01a      	beq.n	8005e26 <HAL_TIM_ConfigClockSource+0x12a>
 8005df0:	2b70      	cmp	r3, #112	@ 0x70
 8005df2:	d87b      	bhi.n	8005eec <HAL_TIM_ConfigClockSource+0x1f0>
 8005df4:	2b60      	cmp	r3, #96	@ 0x60
 8005df6:	d050      	beq.n	8005e9a <HAL_TIM_ConfigClockSource+0x19e>
 8005df8:	2b60      	cmp	r3, #96	@ 0x60
 8005dfa:	d877      	bhi.n	8005eec <HAL_TIM_ConfigClockSource+0x1f0>
 8005dfc:	2b50      	cmp	r3, #80	@ 0x50
 8005dfe:	d03c      	beq.n	8005e7a <HAL_TIM_ConfigClockSource+0x17e>
 8005e00:	2b50      	cmp	r3, #80	@ 0x50
 8005e02:	d873      	bhi.n	8005eec <HAL_TIM_ConfigClockSource+0x1f0>
 8005e04:	2b40      	cmp	r3, #64	@ 0x40
 8005e06:	d058      	beq.n	8005eba <HAL_TIM_ConfigClockSource+0x1be>
 8005e08:	2b40      	cmp	r3, #64	@ 0x40
 8005e0a:	d86f      	bhi.n	8005eec <HAL_TIM_ConfigClockSource+0x1f0>
 8005e0c:	2b30      	cmp	r3, #48	@ 0x30
 8005e0e:	d064      	beq.n	8005eda <HAL_TIM_ConfigClockSource+0x1de>
 8005e10:	2b30      	cmp	r3, #48	@ 0x30
 8005e12:	d86b      	bhi.n	8005eec <HAL_TIM_ConfigClockSource+0x1f0>
 8005e14:	2b20      	cmp	r3, #32
 8005e16:	d060      	beq.n	8005eda <HAL_TIM_ConfigClockSource+0x1de>
 8005e18:	2b20      	cmp	r3, #32
 8005e1a:	d867      	bhi.n	8005eec <HAL_TIM_ConfigClockSource+0x1f0>
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d05c      	beq.n	8005eda <HAL_TIM_ConfigClockSource+0x1de>
 8005e20:	2b10      	cmp	r3, #16
 8005e22:	d05a      	beq.n	8005eda <HAL_TIM_ConfigClockSource+0x1de>
 8005e24:	e062      	b.n	8005eec <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e36:	f000 fcf9 	bl	800682c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	689b      	ldr	r3, [r3, #8]
 8005e40:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005e48:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	68ba      	ldr	r2, [r7, #8]
 8005e50:	609a      	str	r2, [r3, #8]
      break;
 8005e52:	e04f      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e64:	f000 fce2 	bl	800682c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	689a      	ldr	r2, [r3, #8]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e76:	609a      	str	r2, [r3, #8]
      break;
 8005e78:	e03c      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e86:	461a      	mov	r2, r3
 8005e88:	f000 fc54 	bl	8006734 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	2150      	movs	r1, #80	@ 0x50
 8005e92:	4618      	mov	r0, r3
 8005e94:	f000 fcad 	bl	80067f2 <TIM_ITRx_SetConfig>
      break;
 8005e98:	e02c      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ea6:	461a      	mov	r2, r3
 8005ea8:	f000 fc73 	bl	8006792 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	2160      	movs	r1, #96	@ 0x60
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f000 fc9d 	bl	80067f2 <TIM_ITRx_SetConfig>
      break;
 8005eb8:	e01c      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	f000 fc34 	bl	8006734 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	2140      	movs	r1, #64	@ 0x40
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f000 fc8d 	bl	80067f2 <TIM_ITRx_SetConfig>
      break;
 8005ed8:	e00c      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681a      	ldr	r2, [r3, #0]
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4619      	mov	r1, r3
 8005ee4:	4610      	mov	r0, r2
 8005ee6:	f000 fc84 	bl	80067f2 <TIM_ITRx_SetConfig>
      break;
 8005eea:	e003      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	73fb      	strb	r3, [r7, #15]
      break;
 8005ef0:	e000      	b.n	8005ef4 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8005ef2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2200      	movs	r2, #0
 8005f00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f04:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f06:	4618      	mov	r0, r3
 8005f08:	3710      	adds	r7, #16
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}
 8005f0e:	bf00      	nop
 8005f10:	00100070 	.word	0x00100070
 8005f14:	00100060 	.word	0x00100060
 8005f18:	00100050 	.word	0x00100050
 8005f1c:	00100040 	.word	0x00100040
 8005f20:	00100030 	.word	0x00100030
 8005f24:	00100020 	.word	0x00100020

08005f28 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b083      	sub	sp, #12
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f30:	bf00      	nop
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr

08005f3c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f44:	bf00      	nop
 8005f46:	370c      	adds	r7, #12
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr

08005f50 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f50:	b480      	push	{r7}
 8005f52:	b083      	sub	sp, #12
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f58:	bf00      	nop
 8005f5a:	370c      	adds	r7, #12
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr

08005f64 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f6c:	bf00      	nop
 8005f6e:	370c      	adds	r7, #12
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr

08005f78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b085      	sub	sp, #20
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
 8005f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	4a4c      	ldr	r2, [pc, #304]	@ (80060bc <TIM_Base_SetConfig+0x144>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d017      	beq.n	8005fc0 <TIM_Base_SetConfig+0x48>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f96:	d013      	beq.n	8005fc0 <TIM_Base_SetConfig+0x48>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	4a49      	ldr	r2, [pc, #292]	@ (80060c0 <TIM_Base_SetConfig+0x148>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d00f      	beq.n	8005fc0 <TIM_Base_SetConfig+0x48>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	4a48      	ldr	r2, [pc, #288]	@ (80060c4 <TIM_Base_SetConfig+0x14c>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d00b      	beq.n	8005fc0 <TIM_Base_SetConfig+0x48>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	4a47      	ldr	r2, [pc, #284]	@ (80060c8 <TIM_Base_SetConfig+0x150>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d007      	beq.n	8005fc0 <TIM_Base_SetConfig+0x48>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	4a46      	ldr	r2, [pc, #280]	@ (80060cc <TIM_Base_SetConfig+0x154>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d003      	beq.n	8005fc0 <TIM_Base_SetConfig+0x48>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	4a45      	ldr	r2, [pc, #276]	@ (80060d0 <TIM_Base_SetConfig+0x158>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d108      	bne.n	8005fd2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	68fa      	ldr	r2, [r7, #12]
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	4a39      	ldr	r2, [pc, #228]	@ (80060bc <TIM_Base_SetConfig+0x144>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d023      	beq.n	8006022 <TIM_Base_SetConfig+0xaa>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fe0:	d01f      	beq.n	8006022 <TIM_Base_SetConfig+0xaa>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	4a36      	ldr	r2, [pc, #216]	@ (80060c0 <TIM_Base_SetConfig+0x148>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d01b      	beq.n	8006022 <TIM_Base_SetConfig+0xaa>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	4a35      	ldr	r2, [pc, #212]	@ (80060c4 <TIM_Base_SetConfig+0x14c>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d017      	beq.n	8006022 <TIM_Base_SetConfig+0xaa>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	4a34      	ldr	r2, [pc, #208]	@ (80060c8 <TIM_Base_SetConfig+0x150>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d013      	beq.n	8006022 <TIM_Base_SetConfig+0xaa>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	4a33      	ldr	r2, [pc, #204]	@ (80060cc <TIM_Base_SetConfig+0x154>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d00f      	beq.n	8006022 <TIM_Base_SetConfig+0xaa>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	4a33      	ldr	r2, [pc, #204]	@ (80060d4 <TIM_Base_SetConfig+0x15c>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d00b      	beq.n	8006022 <TIM_Base_SetConfig+0xaa>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	4a32      	ldr	r2, [pc, #200]	@ (80060d8 <TIM_Base_SetConfig+0x160>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d007      	beq.n	8006022 <TIM_Base_SetConfig+0xaa>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	4a31      	ldr	r2, [pc, #196]	@ (80060dc <TIM_Base_SetConfig+0x164>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d003      	beq.n	8006022 <TIM_Base_SetConfig+0xaa>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	4a2c      	ldr	r2, [pc, #176]	@ (80060d0 <TIM_Base_SetConfig+0x158>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d108      	bne.n	8006034 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006028:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	68db      	ldr	r3, [r3, #12]
 800602e:	68fa      	ldr	r2, [r7, #12]
 8006030:	4313      	orrs	r3, r2
 8006032:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	695b      	ldr	r3, [r3, #20]
 800603e:	4313      	orrs	r3, r2
 8006040:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	68fa      	ldr	r2, [r7, #12]
 8006046:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	689a      	ldr	r2, [r3, #8]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	4a18      	ldr	r2, [pc, #96]	@ (80060bc <TIM_Base_SetConfig+0x144>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d013      	beq.n	8006088 <TIM_Base_SetConfig+0x110>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	4a1a      	ldr	r2, [pc, #104]	@ (80060cc <TIM_Base_SetConfig+0x154>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d00f      	beq.n	8006088 <TIM_Base_SetConfig+0x110>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	4a1a      	ldr	r2, [pc, #104]	@ (80060d4 <TIM_Base_SetConfig+0x15c>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d00b      	beq.n	8006088 <TIM_Base_SetConfig+0x110>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	4a19      	ldr	r2, [pc, #100]	@ (80060d8 <TIM_Base_SetConfig+0x160>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d007      	beq.n	8006088 <TIM_Base_SetConfig+0x110>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	4a18      	ldr	r2, [pc, #96]	@ (80060dc <TIM_Base_SetConfig+0x164>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d003      	beq.n	8006088 <TIM_Base_SetConfig+0x110>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	4a13      	ldr	r2, [pc, #76]	@ (80060d0 <TIM_Base_SetConfig+0x158>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d103      	bne.n	8006090 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	691a      	ldr	r2, [r3, #16]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	691b      	ldr	r3, [r3, #16]
 800609a:	f003 0301 	and.w	r3, r3, #1
 800609e:	2b01      	cmp	r3, #1
 80060a0:	d105      	bne.n	80060ae <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	691b      	ldr	r3, [r3, #16]
 80060a6:	f023 0201 	bic.w	r2, r3, #1
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	611a      	str	r2, [r3, #16]
  }
}
 80060ae:	bf00      	nop
 80060b0:	3714      	adds	r7, #20
 80060b2:	46bd      	mov	sp, r7
 80060b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b8:	4770      	bx	lr
 80060ba:	bf00      	nop
 80060bc:	40012c00 	.word	0x40012c00
 80060c0:	40000400 	.word	0x40000400
 80060c4:	40000800 	.word	0x40000800
 80060c8:	40000c00 	.word	0x40000c00
 80060cc:	40013400 	.word	0x40013400
 80060d0:	40015000 	.word	0x40015000
 80060d4:	40014000 	.word	0x40014000
 80060d8:	40014400 	.word	0x40014400
 80060dc:	40014800 	.word	0x40014800

080060e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b087      	sub	sp, #28
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
 80060e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6a1b      	ldr	r3, [r3, #32]
 80060ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6a1b      	ldr	r3, [r3, #32]
 80060f4:	f023 0201 	bic.w	r2, r3, #1
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	699b      	ldr	r3, [r3, #24]
 8006106:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800610e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006112:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f023 0303 	bic.w	r3, r3, #3
 800611a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	68fa      	ldr	r2, [r7, #12]
 8006122:	4313      	orrs	r3, r2
 8006124:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	f023 0302 	bic.w	r3, r3, #2
 800612c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	697a      	ldr	r2, [r7, #20]
 8006134:	4313      	orrs	r3, r2
 8006136:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	4a30      	ldr	r2, [pc, #192]	@ (80061fc <TIM_OC1_SetConfig+0x11c>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d013      	beq.n	8006168 <TIM_OC1_SetConfig+0x88>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	4a2f      	ldr	r2, [pc, #188]	@ (8006200 <TIM_OC1_SetConfig+0x120>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d00f      	beq.n	8006168 <TIM_OC1_SetConfig+0x88>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	4a2e      	ldr	r2, [pc, #184]	@ (8006204 <TIM_OC1_SetConfig+0x124>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d00b      	beq.n	8006168 <TIM_OC1_SetConfig+0x88>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	4a2d      	ldr	r2, [pc, #180]	@ (8006208 <TIM_OC1_SetConfig+0x128>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d007      	beq.n	8006168 <TIM_OC1_SetConfig+0x88>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	4a2c      	ldr	r2, [pc, #176]	@ (800620c <TIM_OC1_SetConfig+0x12c>)
 800615c:	4293      	cmp	r3, r2
 800615e:	d003      	beq.n	8006168 <TIM_OC1_SetConfig+0x88>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	4a2b      	ldr	r2, [pc, #172]	@ (8006210 <TIM_OC1_SetConfig+0x130>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d10c      	bne.n	8006182 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	f023 0308 	bic.w	r3, r3, #8
 800616e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	68db      	ldr	r3, [r3, #12]
 8006174:	697a      	ldr	r2, [r7, #20]
 8006176:	4313      	orrs	r3, r2
 8006178:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	f023 0304 	bic.w	r3, r3, #4
 8006180:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	4a1d      	ldr	r2, [pc, #116]	@ (80061fc <TIM_OC1_SetConfig+0x11c>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d013      	beq.n	80061b2 <TIM_OC1_SetConfig+0xd2>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	4a1c      	ldr	r2, [pc, #112]	@ (8006200 <TIM_OC1_SetConfig+0x120>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d00f      	beq.n	80061b2 <TIM_OC1_SetConfig+0xd2>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	4a1b      	ldr	r2, [pc, #108]	@ (8006204 <TIM_OC1_SetConfig+0x124>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d00b      	beq.n	80061b2 <TIM_OC1_SetConfig+0xd2>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4a1a      	ldr	r2, [pc, #104]	@ (8006208 <TIM_OC1_SetConfig+0x128>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d007      	beq.n	80061b2 <TIM_OC1_SetConfig+0xd2>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	4a19      	ldr	r2, [pc, #100]	@ (800620c <TIM_OC1_SetConfig+0x12c>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d003      	beq.n	80061b2 <TIM_OC1_SetConfig+0xd2>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	4a18      	ldr	r2, [pc, #96]	@ (8006210 <TIM_OC1_SetConfig+0x130>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d111      	bne.n	80061d6 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80061b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80061c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	695b      	ldr	r3, [r3, #20]
 80061c6:	693a      	ldr	r2, [r7, #16]
 80061c8:	4313      	orrs	r3, r2
 80061ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	699b      	ldr	r3, [r3, #24]
 80061d0:	693a      	ldr	r2, [r7, #16]
 80061d2:	4313      	orrs	r3, r2
 80061d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	693a      	ldr	r2, [r7, #16]
 80061da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	68fa      	ldr	r2, [r7, #12]
 80061e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	685a      	ldr	r2, [r3, #4]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	697a      	ldr	r2, [r7, #20]
 80061ee:	621a      	str	r2, [r3, #32]
}
 80061f0:	bf00      	nop
 80061f2:	371c      	adds	r7, #28
 80061f4:	46bd      	mov	sp, r7
 80061f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fa:	4770      	bx	lr
 80061fc:	40012c00 	.word	0x40012c00
 8006200:	40013400 	.word	0x40013400
 8006204:	40014000 	.word	0x40014000
 8006208:	40014400 	.word	0x40014400
 800620c:	40014800 	.word	0x40014800
 8006210:	40015000 	.word	0x40015000

08006214 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006214:	b480      	push	{r7}
 8006216:	b087      	sub	sp, #28
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
 800621c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6a1b      	ldr	r3, [r3, #32]
 8006222:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6a1b      	ldr	r3, [r3, #32]
 8006228:	f023 0210 	bic.w	r2, r3, #16
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	699b      	ldr	r3, [r3, #24]
 800623a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006242:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006246:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800624e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	021b      	lsls	r3, r3, #8
 8006256:	68fa      	ldr	r2, [r7, #12]
 8006258:	4313      	orrs	r3, r2
 800625a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	f023 0320 	bic.w	r3, r3, #32
 8006262:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	689b      	ldr	r3, [r3, #8]
 8006268:	011b      	lsls	r3, r3, #4
 800626a:	697a      	ldr	r2, [r7, #20]
 800626c:	4313      	orrs	r3, r2
 800626e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	4a2c      	ldr	r2, [pc, #176]	@ (8006324 <TIM_OC2_SetConfig+0x110>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d007      	beq.n	8006288 <TIM_OC2_SetConfig+0x74>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	4a2b      	ldr	r2, [pc, #172]	@ (8006328 <TIM_OC2_SetConfig+0x114>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d003      	beq.n	8006288 <TIM_OC2_SetConfig+0x74>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	4a2a      	ldr	r2, [pc, #168]	@ (800632c <TIM_OC2_SetConfig+0x118>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d10d      	bne.n	80062a4 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800628e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	011b      	lsls	r3, r3, #4
 8006296:	697a      	ldr	r2, [r7, #20]
 8006298:	4313      	orrs	r3, r2
 800629a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80062a2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	4a1f      	ldr	r2, [pc, #124]	@ (8006324 <TIM_OC2_SetConfig+0x110>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d013      	beq.n	80062d4 <TIM_OC2_SetConfig+0xc0>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	4a1e      	ldr	r2, [pc, #120]	@ (8006328 <TIM_OC2_SetConfig+0x114>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d00f      	beq.n	80062d4 <TIM_OC2_SetConfig+0xc0>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	4a1e      	ldr	r2, [pc, #120]	@ (8006330 <TIM_OC2_SetConfig+0x11c>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d00b      	beq.n	80062d4 <TIM_OC2_SetConfig+0xc0>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	4a1d      	ldr	r2, [pc, #116]	@ (8006334 <TIM_OC2_SetConfig+0x120>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d007      	beq.n	80062d4 <TIM_OC2_SetConfig+0xc0>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	4a1c      	ldr	r2, [pc, #112]	@ (8006338 <TIM_OC2_SetConfig+0x124>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d003      	beq.n	80062d4 <TIM_OC2_SetConfig+0xc0>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	4a17      	ldr	r2, [pc, #92]	@ (800632c <TIM_OC2_SetConfig+0x118>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d113      	bne.n	80062fc <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80062da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80062e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	695b      	ldr	r3, [r3, #20]
 80062e8:	009b      	lsls	r3, r3, #2
 80062ea:	693a      	ldr	r2, [r7, #16]
 80062ec:	4313      	orrs	r3, r2
 80062ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	699b      	ldr	r3, [r3, #24]
 80062f4:	009b      	lsls	r3, r3, #2
 80062f6:	693a      	ldr	r2, [r7, #16]
 80062f8:	4313      	orrs	r3, r2
 80062fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	693a      	ldr	r2, [r7, #16]
 8006300:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	68fa      	ldr	r2, [r7, #12]
 8006306:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	685a      	ldr	r2, [r3, #4]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	697a      	ldr	r2, [r7, #20]
 8006314:	621a      	str	r2, [r3, #32]
}
 8006316:	bf00      	nop
 8006318:	371c      	adds	r7, #28
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop
 8006324:	40012c00 	.word	0x40012c00
 8006328:	40013400 	.word	0x40013400
 800632c:	40015000 	.word	0x40015000
 8006330:	40014000 	.word	0x40014000
 8006334:	40014400 	.word	0x40014400
 8006338:	40014800 	.word	0x40014800

0800633c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800633c:	b480      	push	{r7}
 800633e:	b087      	sub	sp, #28
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6a1b      	ldr	r3, [r3, #32]
 800634a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6a1b      	ldr	r3, [r3, #32]
 8006350:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	69db      	ldr	r3, [r3, #28]
 8006362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800636a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800636e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	f023 0303 	bic.w	r3, r3, #3
 8006376:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	68fa      	ldr	r2, [r7, #12]
 800637e:	4313      	orrs	r3, r2
 8006380:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006388:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	021b      	lsls	r3, r3, #8
 8006390:	697a      	ldr	r2, [r7, #20]
 8006392:	4313      	orrs	r3, r2
 8006394:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	4a2b      	ldr	r2, [pc, #172]	@ (8006448 <TIM_OC3_SetConfig+0x10c>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d007      	beq.n	80063ae <TIM_OC3_SetConfig+0x72>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	4a2a      	ldr	r2, [pc, #168]	@ (800644c <TIM_OC3_SetConfig+0x110>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d003      	beq.n	80063ae <TIM_OC3_SetConfig+0x72>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	4a29      	ldr	r2, [pc, #164]	@ (8006450 <TIM_OC3_SetConfig+0x114>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d10d      	bne.n	80063ca <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80063ae:	697b      	ldr	r3, [r7, #20]
 80063b0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80063b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	68db      	ldr	r3, [r3, #12]
 80063ba:	021b      	lsls	r3, r3, #8
 80063bc:	697a      	ldr	r2, [r7, #20]
 80063be:	4313      	orrs	r3, r2
 80063c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80063c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4a1e      	ldr	r2, [pc, #120]	@ (8006448 <TIM_OC3_SetConfig+0x10c>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d013      	beq.n	80063fa <TIM_OC3_SetConfig+0xbe>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	4a1d      	ldr	r2, [pc, #116]	@ (800644c <TIM_OC3_SetConfig+0x110>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d00f      	beq.n	80063fa <TIM_OC3_SetConfig+0xbe>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	4a1d      	ldr	r2, [pc, #116]	@ (8006454 <TIM_OC3_SetConfig+0x118>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d00b      	beq.n	80063fa <TIM_OC3_SetConfig+0xbe>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4a1c      	ldr	r2, [pc, #112]	@ (8006458 <TIM_OC3_SetConfig+0x11c>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d007      	beq.n	80063fa <TIM_OC3_SetConfig+0xbe>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	4a1b      	ldr	r2, [pc, #108]	@ (800645c <TIM_OC3_SetConfig+0x120>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d003      	beq.n	80063fa <TIM_OC3_SetConfig+0xbe>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	4a16      	ldr	r2, [pc, #88]	@ (8006450 <TIM_OC3_SetConfig+0x114>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d113      	bne.n	8006422 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006400:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006408:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	695b      	ldr	r3, [r3, #20]
 800640e:	011b      	lsls	r3, r3, #4
 8006410:	693a      	ldr	r2, [r7, #16]
 8006412:	4313      	orrs	r3, r2
 8006414:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	699b      	ldr	r3, [r3, #24]
 800641a:	011b      	lsls	r3, r3, #4
 800641c:	693a      	ldr	r2, [r7, #16]
 800641e:	4313      	orrs	r3, r2
 8006420:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	693a      	ldr	r2, [r7, #16]
 8006426:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	68fa      	ldr	r2, [r7, #12]
 800642c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	685a      	ldr	r2, [r3, #4]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	697a      	ldr	r2, [r7, #20]
 800643a:	621a      	str	r2, [r3, #32]
}
 800643c:	bf00      	nop
 800643e:	371c      	adds	r7, #28
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr
 8006448:	40012c00 	.word	0x40012c00
 800644c:	40013400 	.word	0x40013400
 8006450:	40015000 	.word	0x40015000
 8006454:	40014000 	.word	0x40014000
 8006458:	40014400 	.word	0x40014400
 800645c:	40014800 	.word	0x40014800

08006460 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006460:	b480      	push	{r7}
 8006462:	b087      	sub	sp, #28
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
 8006468:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6a1b      	ldr	r3, [r3, #32]
 800646e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6a1b      	ldr	r3, [r3, #32]
 8006474:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	69db      	ldr	r3, [r3, #28]
 8006486:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800648e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006492:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800649a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	021b      	lsls	r3, r3, #8
 80064a2:	68fa      	ldr	r2, [r7, #12]
 80064a4:	4313      	orrs	r3, r2
 80064a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80064ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	031b      	lsls	r3, r3, #12
 80064b6:	697a      	ldr	r2, [r7, #20]
 80064b8:	4313      	orrs	r3, r2
 80064ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	4a2c      	ldr	r2, [pc, #176]	@ (8006570 <TIM_OC4_SetConfig+0x110>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d007      	beq.n	80064d4 <TIM_OC4_SetConfig+0x74>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	4a2b      	ldr	r2, [pc, #172]	@ (8006574 <TIM_OC4_SetConfig+0x114>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d003      	beq.n	80064d4 <TIM_OC4_SetConfig+0x74>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	4a2a      	ldr	r2, [pc, #168]	@ (8006578 <TIM_OC4_SetConfig+0x118>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d10d      	bne.n	80064f0 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80064d4:	697b      	ldr	r3, [r7, #20]
 80064d6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80064da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	68db      	ldr	r3, [r3, #12]
 80064e0:	031b      	lsls	r3, r3, #12
 80064e2:	697a      	ldr	r2, [r7, #20]
 80064e4:	4313      	orrs	r3, r2
 80064e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80064ee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	4a1f      	ldr	r2, [pc, #124]	@ (8006570 <TIM_OC4_SetConfig+0x110>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d013      	beq.n	8006520 <TIM_OC4_SetConfig+0xc0>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	4a1e      	ldr	r2, [pc, #120]	@ (8006574 <TIM_OC4_SetConfig+0x114>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d00f      	beq.n	8006520 <TIM_OC4_SetConfig+0xc0>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	4a1e      	ldr	r2, [pc, #120]	@ (800657c <TIM_OC4_SetConfig+0x11c>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d00b      	beq.n	8006520 <TIM_OC4_SetConfig+0xc0>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	4a1d      	ldr	r2, [pc, #116]	@ (8006580 <TIM_OC4_SetConfig+0x120>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d007      	beq.n	8006520 <TIM_OC4_SetConfig+0xc0>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	4a1c      	ldr	r2, [pc, #112]	@ (8006584 <TIM_OC4_SetConfig+0x124>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d003      	beq.n	8006520 <TIM_OC4_SetConfig+0xc0>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	4a17      	ldr	r2, [pc, #92]	@ (8006578 <TIM_OC4_SetConfig+0x118>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d113      	bne.n	8006548 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006520:	693b      	ldr	r3, [r7, #16]
 8006522:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006526:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006528:	693b      	ldr	r3, [r7, #16]
 800652a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800652e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	695b      	ldr	r3, [r3, #20]
 8006534:	019b      	lsls	r3, r3, #6
 8006536:	693a      	ldr	r2, [r7, #16]
 8006538:	4313      	orrs	r3, r2
 800653a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	699b      	ldr	r3, [r3, #24]
 8006540:	019b      	lsls	r3, r3, #6
 8006542:	693a      	ldr	r2, [r7, #16]
 8006544:	4313      	orrs	r3, r2
 8006546:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	693a      	ldr	r2, [r7, #16]
 800654c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	68fa      	ldr	r2, [r7, #12]
 8006552:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	685a      	ldr	r2, [r3, #4]
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	697a      	ldr	r2, [r7, #20]
 8006560:	621a      	str	r2, [r3, #32]
}
 8006562:	bf00      	nop
 8006564:	371c      	adds	r7, #28
 8006566:	46bd      	mov	sp, r7
 8006568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656c:	4770      	bx	lr
 800656e:	bf00      	nop
 8006570:	40012c00 	.word	0x40012c00
 8006574:	40013400 	.word	0x40013400
 8006578:	40015000 	.word	0x40015000
 800657c:	40014000 	.word	0x40014000
 8006580:	40014400 	.word	0x40014400
 8006584:	40014800 	.word	0x40014800

08006588 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006588:	b480      	push	{r7}
 800658a:	b087      	sub	sp, #28
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
 8006590:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6a1b      	ldr	r3, [r3, #32]
 8006596:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6a1b      	ldr	r3, [r3, #32]
 800659c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80065b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	68fa      	ldr	r2, [r7, #12]
 80065c2:	4313      	orrs	r3, r2
 80065c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80065c6:	693b      	ldr	r3, [r7, #16]
 80065c8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80065cc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	041b      	lsls	r3, r3, #16
 80065d4:	693a      	ldr	r2, [r7, #16]
 80065d6:	4313      	orrs	r3, r2
 80065d8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	4a19      	ldr	r2, [pc, #100]	@ (8006644 <TIM_OC5_SetConfig+0xbc>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d013      	beq.n	800660a <TIM_OC5_SetConfig+0x82>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	4a18      	ldr	r2, [pc, #96]	@ (8006648 <TIM_OC5_SetConfig+0xc0>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d00f      	beq.n	800660a <TIM_OC5_SetConfig+0x82>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	4a17      	ldr	r2, [pc, #92]	@ (800664c <TIM_OC5_SetConfig+0xc4>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d00b      	beq.n	800660a <TIM_OC5_SetConfig+0x82>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	4a16      	ldr	r2, [pc, #88]	@ (8006650 <TIM_OC5_SetConfig+0xc8>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d007      	beq.n	800660a <TIM_OC5_SetConfig+0x82>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	4a15      	ldr	r2, [pc, #84]	@ (8006654 <TIM_OC5_SetConfig+0xcc>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d003      	beq.n	800660a <TIM_OC5_SetConfig+0x82>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	4a14      	ldr	r2, [pc, #80]	@ (8006658 <TIM_OC5_SetConfig+0xd0>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d109      	bne.n	800661e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006610:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	695b      	ldr	r3, [r3, #20]
 8006616:	021b      	lsls	r3, r3, #8
 8006618:	697a      	ldr	r2, [r7, #20]
 800661a:	4313      	orrs	r3, r2
 800661c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	697a      	ldr	r2, [r7, #20]
 8006622:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	68fa      	ldr	r2, [r7, #12]
 8006628:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	685a      	ldr	r2, [r3, #4]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	693a      	ldr	r2, [r7, #16]
 8006636:	621a      	str	r2, [r3, #32]
}
 8006638:	bf00      	nop
 800663a:	371c      	adds	r7, #28
 800663c:	46bd      	mov	sp, r7
 800663e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006642:	4770      	bx	lr
 8006644:	40012c00 	.word	0x40012c00
 8006648:	40013400 	.word	0x40013400
 800664c:	40014000 	.word	0x40014000
 8006650:	40014400 	.word	0x40014400
 8006654:	40014800 	.word	0x40014800
 8006658:	40015000 	.word	0x40015000

0800665c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800665c:	b480      	push	{r7}
 800665e:	b087      	sub	sp, #28
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
 8006664:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6a1b      	ldr	r3, [r3, #32]
 800666a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6a1b      	ldr	r3, [r3, #32]
 8006670:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006682:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800668a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800668e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	021b      	lsls	r3, r3, #8
 8006696:	68fa      	ldr	r2, [r7, #12]
 8006698:	4313      	orrs	r3, r2
 800669a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80066a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	689b      	ldr	r3, [r3, #8]
 80066a8:	051b      	lsls	r3, r3, #20
 80066aa:	693a      	ldr	r2, [r7, #16]
 80066ac:	4313      	orrs	r3, r2
 80066ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	4a1a      	ldr	r2, [pc, #104]	@ (800671c <TIM_OC6_SetConfig+0xc0>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d013      	beq.n	80066e0 <TIM_OC6_SetConfig+0x84>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	4a19      	ldr	r2, [pc, #100]	@ (8006720 <TIM_OC6_SetConfig+0xc4>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d00f      	beq.n	80066e0 <TIM_OC6_SetConfig+0x84>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	4a18      	ldr	r2, [pc, #96]	@ (8006724 <TIM_OC6_SetConfig+0xc8>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d00b      	beq.n	80066e0 <TIM_OC6_SetConfig+0x84>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	4a17      	ldr	r2, [pc, #92]	@ (8006728 <TIM_OC6_SetConfig+0xcc>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d007      	beq.n	80066e0 <TIM_OC6_SetConfig+0x84>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	4a16      	ldr	r2, [pc, #88]	@ (800672c <TIM_OC6_SetConfig+0xd0>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d003      	beq.n	80066e0 <TIM_OC6_SetConfig+0x84>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	4a15      	ldr	r2, [pc, #84]	@ (8006730 <TIM_OC6_SetConfig+0xd4>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d109      	bne.n	80066f4 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80066e6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	695b      	ldr	r3, [r3, #20]
 80066ec:	029b      	lsls	r3, r3, #10
 80066ee:	697a      	ldr	r2, [r7, #20]
 80066f0:	4313      	orrs	r3, r2
 80066f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	697a      	ldr	r2, [r7, #20]
 80066f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	68fa      	ldr	r2, [r7, #12]
 80066fe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	685a      	ldr	r2, [r3, #4]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	693a      	ldr	r2, [r7, #16]
 800670c:	621a      	str	r2, [r3, #32]
}
 800670e:	bf00      	nop
 8006710:	371c      	adds	r7, #28
 8006712:	46bd      	mov	sp, r7
 8006714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006718:	4770      	bx	lr
 800671a:	bf00      	nop
 800671c:	40012c00 	.word	0x40012c00
 8006720:	40013400 	.word	0x40013400
 8006724:	40014000 	.word	0x40014000
 8006728:	40014400 	.word	0x40014400
 800672c:	40014800 	.word	0x40014800
 8006730:	40015000 	.word	0x40015000

08006734 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006734:	b480      	push	{r7}
 8006736:	b087      	sub	sp, #28
 8006738:	af00      	add	r7, sp, #0
 800673a:	60f8      	str	r0, [r7, #12]
 800673c:	60b9      	str	r1, [r7, #8]
 800673e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	6a1b      	ldr	r3, [r3, #32]
 8006744:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	6a1b      	ldr	r3, [r3, #32]
 800674a:	f023 0201 	bic.w	r2, r3, #1
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	699b      	ldr	r3, [r3, #24]
 8006756:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006758:	693b      	ldr	r3, [r7, #16]
 800675a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800675e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	011b      	lsls	r3, r3, #4
 8006764:	693a      	ldr	r2, [r7, #16]
 8006766:	4313      	orrs	r3, r2
 8006768:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	f023 030a 	bic.w	r3, r3, #10
 8006770:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006772:	697a      	ldr	r2, [r7, #20]
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	4313      	orrs	r3, r2
 8006778:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	693a      	ldr	r2, [r7, #16]
 800677e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	697a      	ldr	r2, [r7, #20]
 8006784:	621a      	str	r2, [r3, #32]
}
 8006786:	bf00      	nop
 8006788:	371c      	adds	r7, #28
 800678a:	46bd      	mov	sp, r7
 800678c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006790:	4770      	bx	lr

08006792 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006792:	b480      	push	{r7}
 8006794:	b087      	sub	sp, #28
 8006796:	af00      	add	r7, sp, #0
 8006798:	60f8      	str	r0, [r7, #12]
 800679a:	60b9      	str	r1, [r7, #8]
 800679c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	6a1b      	ldr	r3, [r3, #32]
 80067a2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	6a1b      	ldr	r3, [r3, #32]
 80067a8:	f023 0210 	bic.w	r2, r3, #16
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	699b      	ldr	r3, [r3, #24]
 80067b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80067b6:	693b      	ldr	r3, [r7, #16]
 80067b8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80067bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	031b      	lsls	r3, r3, #12
 80067c2:	693a      	ldr	r2, [r7, #16]
 80067c4:	4313      	orrs	r3, r2
 80067c6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80067ce:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	011b      	lsls	r3, r3, #4
 80067d4:	697a      	ldr	r2, [r7, #20]
 80067d6:	4313      	orrs	r3, r2
 80067d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	693a      	ldr	r2, [r7, #16]
 80067de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	697a      	ldr	r2, [r7, #20]
 80067e4:	621a      	str	r2, [r3, #32]
}
 80067e6:	bf00      	nop
 80067e8:	371c      	adds	r7, #28
 80067ea:	46bd      	mov	sp, r7
 80067ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f0:	4770      	bx	lr

080067f2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80067f2:	b480      	push	{r7}
 80067f4:	b085      	sub	sp, #20
 80067f6:	af00      	add	r7, sp, #0
 80067f8:	6078      	str	r0, [r7, #4]
 80067fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006808:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800680c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800680e:	683a      	ldr	r2, [r7, #0]
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	4313      	orrs	r3, r2
 8006814:	f043 0307 	orr.w	r3, r3, #7
 8006818:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	68fa      	ldr	r2, [r7, #12]
 800681e:	609a      	str	r2, [r3, #8]
}
 8006820:	bf00      	nop
 8006822:	3714      	adds	r7, #20
 8006824:	46bd      	mov	sp, r7
 8006826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682a:	4770      	bx	lr

0800682c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800682c:	b480      	push	{r7}
 800682e:	b087      	sub	sp, #28
 8006830:	af00      	add	r7, sp, #0
 8006832:	60f8      	str	r0, [r7, #12]
 8006834:	60b9      	str	r1, [r7, #8]
 8006836:	607a      	str	r2, [r7, #4]
 8006838:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006846:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	021a      	lsls	r2, r3, #8
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	431a      	orrs	r2, r3
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	4313      	orrs	r3, r2
 8006854:	697a      	ldr	r2, [r7, #20]
 8006856:	4313      	orrs	r3, r2
 8006858:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	697a      	ldr	r2, [r7, #20]
 800685e:	609a      	str	r2, [r3, #8]
}
 8006860:	bf00      	nop
 8006862:	371c      	adds	r7, #28
 8006864:	46bd      	mov	sp, r7
 8006866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686a:	4770      	bx	lr

0800686c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800686c:	b480      	push	{r7}
 800686e:	b087      	sub	sp, #28
 8006870:	af00      	add	r7, sp, #0
 8006872:	60f8      	str	r0, [r7, #12]
 8006874:	60b9      	str	r1, [r7, #8]
 8006876:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	f003 031f 	and.w	r3, r3, #31
 800687e:	2201      	movs	r2, #1
 8006880:	fa02 f303 	lsl.w	r3, r2, r3
 8006884:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	6a1a      	ldr	r2, [r3, #32]
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	43db      	mvns	r3, r3
 800688e:	401a      	ands	r2, r3
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	6a1a      	ldr	r2, [r3, #32]
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	f003 031f 	and.w	r3, r3, #31
 800689e:	6879      	ldr	r1, [r7, #4]
 80068a0:	fa01 f303 	lsl.w	r3, r1, r3
 80068a4:	431a      	orrs	r2, r3
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	621a      	str	r2, [r3, #32]
}
 80068aa:	bf00      	nop
 80068ac:	371c      	adds	r7, #28
 80068ae:	46bd      	mov	sp, r7
 80068b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b4:	4770      	bx	lr
	...

080068b8 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b084      	sub	sp, #16
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
 80068c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d109      	bne.n	80068dc <HAL_TIMEx_PWMN_Start+0x24>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80068ce:	b2db      	uxtb	r3, r3
 80068d0:	2b01      	cmp	r3, #1
 80068d2:	bf14      	ite	ne
 80068d4:	2301      	movne	r3, #1
 80068d6:	2300      	moveq	r3, #0
 80068d8:	b2db      	uxtb	r3, r3
 80068da:	e022      	b.n	8006922 <HAL_TIMEx_PWMN_Start+0x6a>
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	2b04      	cmp	r3, #4
 80068e0:	d109      	bne.n	80068f6 <HAL_TIMEx_PWMN_Start+0x3e>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80068e8:	b2db      	uxtb	r3, r3
 80068ea:	2b01      	cmp	r3, #1
 80068ec:	bf14      	ite	ne
 80068ee:	2301      	movne	r3, #1
 80068f0:	2300      	moveq	r3, #0
 80068f2:	b2db      	uxtb	r3, r3
 80068f4:	e015      	b.n	8006922 <HAL_TIMEx_PWMN_Start+0x6a>
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	2b08      	cmp	r3, #8
 80068fa:	d109      	bne.n	8006910 <HAL_TIMEx_PWMN_Start+0x58>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006902:	b2db      	uxtb	r3, r3
 8006904:	2b01      	cmp	r3, #1
 8006906:	bf14      	ite	ne
 8006908:	2301      	movne	r3, #1
 800690a:	2300      	moveq	r3, #0
 800690c:	b2db      	uxtb	r3, r3
 800690e:	e008      	b.n	8006922 <HAL_TIMEx_PWMN_Start+0x6a>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8006916:	b2db      	uxtb	r3, r3
 8006918:	2b01      	cmp	r3, #1
 800691a:	bf14      	ite	ne
 800691c:	2301      	movne	r3, #1
 800691e:	2300      	moveq	r3, #0
 8006920:	b2db      	uxtb	r3, r3
 8006922:	2b00      	cmp	r3, #0
 8006924:	d001      	beq.n	800692a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8006926:	2301      	movs	r3, #1
 8006928:	e073      	b.n	8006a12 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d104      	bne.n	800693a <HAL_TIMEx_PWMN_Start+0x82>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2202      	movs	r2, #2
 8006934:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006938:	e013      	b.n	8006962 <HAL_TIMEx_PWMN_Start+0xaa>
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	2b04      	cmp	r3, #4
 800693e:	d104      	bne.n	800694a <HAL_TIMEx_PWMN_Start+0x92>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2202      	movs	r2, #2
 8006944:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006948:	e00b      	b.n	8006962 <HAL_TIMEx_PWMN_Start+0xaa>
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	2b08      	cmp	r3, #8
 800694e:	d104      	bne.n	800695a <HAL_TIMEx_PWMN_Start+0xa2>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2202      	movs	r2, #2
 8006954:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006958:	e003      	b.n	8006962 <HAL_TIMEx_PWMN_Start+0xaa>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2202      	movs	r2, #2
 800695e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	2204      	movs	r2, #4
 8006968:	6839      	ldr	r1, [r7, #0]
 800696a:	4618      	mov	r0, r3
 800696c:	f000 f9d6 	bl	8006d1c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800697e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4a25      	ldr	r2, [pc, #148]	@ (8006a1c <HAL_TIMEx_PWMN_Start+0x164>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d022      	beq.n	80069d0 <HAL_TIMEx_PWMN_Start+0x118>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006992:	d01d      	beq.n	80069d0 <HAL_TIMEx_PWMN_Start+0x118>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4a21      	ldr	r2, [pc, #132]	@ (8006a20 <HAL_TIMEx_PWMN_Start+0x168>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d018      	beq.n	80069d0 <HAL_TIMEx_PWMN_Start+0x118>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4a20      	ldr	r2, [pc, #128]	@ (8006a24 <HAL_TIMEx_PWMN_Start+0x16c>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d013      	beq.n	80069d0 <HAL_TIMEx_PWMN_Start+0x118>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a1e      	ldr	r2, [pc, #120]	@ (8006a28 <HAL_TIMEx_PWMN_Start+0x170>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d00e      	beq.n	80069d0 <HAL_TIMEx_PWMN_Start+0x118>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4a1d      	ldr	r2, [pc, #116]	@ (8006a2c <HAL_TIMEx_PWMN_Start+0x174>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d009      	beq.n	80069d0 <HAL_TIMEx_PWMN_Start+0x118>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4a1b      	ldr	r2, [pc, #108]	@ (8006a30 <HAL_TIMEx_PWMN_Start+0x178>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d004      	beq.n	80069d0 <HAL_TIMEx_PWMN_Start+0x118>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a1a      	ldr	r2, [pc, #104]	@ (8006a34 <HAL_TIMEx_PWMN_Start+0x17c>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d115      	bne.n	80069fc <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	689a      	ldr	r2, [r3, #8]
 80069d6:	4b18      	ldr	r3, [pc, #96]	@ (8006a38 <HAL_TIMEx_PWMN_Start+0x180>)
 80069d8:	4013      	ands	r3, r2
 80069da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2b06      	cmp	r3, #6
 80069e0:	d015      	beq.n	8006a0e <HAL_TIMEx_PWMN_Start+0x156>
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069e8:	d011      	beq.n	8006a0e <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f042 0201 	orr.w	r2, r2, #1
 80069f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069fa:	e008      	b.n	8006a0e <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	681a      	ldr	r2, [r3, #0]
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f042 0201 	orr.w	r2, r2, #1
 8006a0a:	601a      	str	r2, [r3, #0]
 8006a0c:	e000      	b.n	8006a10 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a0e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006a10:	2300      	movs	r3, #0
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3710      	adds	r7, #16
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}
 8006a1a:	bf00      	nop
 8006a1c:	40012c00 	.word	0x40012c00
 8006a20:	40000400 	.word	0x40000400
 8006a24:	40000800 	.word	0x40000800
 8006a28:	40000c00 	.word	0x40000c00
 8006a2c:	40013400 	.word	0x40013400
 8006a30:	40014000 	.word	0x40014000
 8006a34:	40015000 	.word	0x40015000
 8006a38:	00010007 	.word	0x00010007

08006a3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b085      	sub	sp, #20
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
 8006a44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d101      	bne.n	8006a54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a50:	2302      	movs	r3, #2
 8006a52:	e074      	b.n	8006b3e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2201      	movs	r2, #1
 8006a58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2202      	movs	r2, #2
 8006a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	685b      	ldr	r3, [r3, #4]
 8006a6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	689b      	ldr	r3, [r3, #8]
 8006a72:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4a34      	ldr	r2, [pc, #208]	@ (8006b4c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d009      	beq.n	8006a92 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4a33      	ldr	r2, [pc, #204]	@ (8006b50 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d004      	beq.n	8006a92 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4a31      	ldr	r2, [pc, #196]	@ (8006b54 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d108      	bne.n	8006aa4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006a98:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	68fa      	ldr	r2, [r7, #12]
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006aaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006aae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	68fa      	ldr	r2, [r7, #12]
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	68fa      	ldr	r2, [r7, #12]
 8006ac0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a21      	ldr	r2, [pc, #132]	@ (8006b4c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d022      	beq.n	8006b12 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ad4:	d01d      	beq.n	8006b12 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a1f      	ldr	r2, [pc, #124]	@ (8006b58 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d018      	beq.n	8006b12 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a1d      	ldr	r2, [pc, #116]	@ (8006b5c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d013      	beq.n	8006b12 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a1c      	ldr	r2, [pc, #112]	@ (8006b60 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d00e      	beq.n	8006b12 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a15      	ldr	r2, [pc, #84]	@ (8006b50 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d009      	beq.n	8006b12 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4a18      	ldr	r2, [pc, #96]	@ (8006b64 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d004      	beq.n	8006b12 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a11      	ldr	r2, [pc, #68]	@ (8006b54 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d10c      	bne.n	8006b2c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	689b      	ldr	r3, [r3, #8]
 8006b1e:	68ba      	ldr	r2, [r7, #8]
 8006b20:	4313      	orrs	r3, r2
 8006b22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	68ba      	ldr	r2, [r7, #8]
 8006b2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2201      	movs	r2, #1
 8006b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2200      	movs	r2, #0
 8006b38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006b3c:	2300      	movs	r3, #0
}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3714      	adds	r7, #20
 8006b42:	46bd      	mov	sp, r7
 8006b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b48:	4770      	bx	lr
 8006b4a:	bf00      	nop
 8006b4c:	40012c00 	.word	0x40012c00
 8006b50:	40013400 	.word	0x40013400
 8006b54:	40015000 	.word	0x40015000
 8006b58:	40000400 	.word	0x40000400
 8006b5c:	40000800 	.word	0x40000800
 8006b60:	40000c00 	.word	0x40000c00
 8006b64:	40014000 	.word	0x40014000

08006b68 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b085      	sub	sp, #20
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
 8006b70:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006b72:	2300      	movs	r3, #0
 8006b74:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b7c:	2b01      	cmp	r3, #1
 8006b7e:	d101      	bne.n	8006b84 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006b80:	2302      	movs	r3, #2
 8006b82:	e078      	b.n	8006c76 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2201      	movs	r2, #1
 8006b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	68db      	ldr	r3, [r3, #12]
 8006b96:	4313      	orrs	r3, r2
 8006b98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4313      	orrs	r3, r2
 8006bc2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	691b      	ldr	r3, [r3, #16]
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	695b      	ldr	r3, [r3, #20]
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bea:	4313      	orrs	r3, r2
 8006bec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	699b      	ldr	r3, [r3, #24]
 8006bf8:	041b      	lsls	r3, r3, #16
 8006bfa:	4313      	orrs	r3, r2
 8006bfc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	69db      	ldr	r3, [r3, #28]
 8006c08:	4313      	orrs	r3, r2
 8006c0a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4a1c      	ldr	r2, [pc, #112]	@ (8006c84 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d009      	beq.n	8006c2a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4a1b      	ldr	r2, [pc, #108]	@ (8006c88 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d004      	beq.n	8006c2a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4a19      	ldr	r2, [pc, #100]	@ (8006c8c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d11c      	bne.n	8006c64 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c34:	051b      	lsls	r3, r3, #20
 8006c36:	4313      	orrs	r3, r2
 8006c38:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	6a1b      	ldr	r3, [r3, #32]
 8006c44:	4313      	orrs	r3, r2
 8006c46:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c52:	4313      	orrs	r3, r2
 8006c54:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c60:	4313      	orrs	r3, r2
 8006c62:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	68fa      	ldr	r2, [r7, #12]
 8006c6a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006c74:	2300      	movs	r3, #0
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	3714      	adds	r7, #20
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c80:	4770      	bx	lr
 8006c82:	bf00      	nop
 8006c84:	40012c00 	.word	0x40012c00
 8006c88:	40013400 	.word	0x40013400
 8006c8c:	40015000 	.word	0x40015000

08006c90 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c90:	b480      	push	{r7}
 8006c92:	b083      	sub	sp, #12
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c98:	bf00      	nop
 8006c9a:	370c      	adds	r7, #12
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca2:	4770      	bx	lr

08006ca4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b083      	sub	sp, #12
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006cac:	bf00      	nop
 8006cae:	370c      	adds	r7, #12
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb6:	4770      	bx	lr

08006cb8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006cb8:	b480      	push	{r7}
 8006cba:	b083      	sub	sp, #12
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006cc0:	bf00      	nop
 8006cc2:	370c      	adds	r7, #12
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr

08006ccc <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b083      	sub	sp, #12
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006cd4:	bf00      	nop
 8006cd6:	370c      	adds	r7, #12
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cde:	4770      	bx	lr

08006ce0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b083      	sub	sp, #12
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006ce8:	bf00      	nop
 8006cea:	370c      	adds	r7, #12
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr

08006cf4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b083      	sub	sp, #12
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006cfc:	bf00      	nop
 8006cfe:	370c      	adds	r7, #12
 8006d00:	46bd      	mov	sp, r7
 8006d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d06:	4770      	bx	lr

08006d08 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b083      	sub	sp, #12
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006d10:	bf00      	nop
 8006d12:	370c      	adds	r7, #12
 8006d14:	46bd      	mov	sp, r7
 8006d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1a:	4770      	bx	lr

08006d1c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	b087      	sub	sp, #28
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	60f8      	str	r0, [r7, #12]
 8006d24:	60b9      	str	r1, [r7, #8]
 8006d26:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	f003 030f 	and.w	r3, r3, #15
 8006d2e:	2204      	movs	r2, #4
 8006d30:	fa02 f303 	lsl.w	r3, r2, r3
 8006d34:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	6a1a      	ldr	r2, [r3, #32]
 8006d3a:	697b      	ldr	r3, [r7, #20]
 8006d3c:	43db      	mvns	r3, r3
 8006d3e:	401a      	ands	r2, r3
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	6a1a      	ldr	r2, [r3, #32]
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	f003 030f 	and.w	r3, r3, #15
 8006d4e:	6879      	ldr	r1, [r7, #4]
 8006d50:	fa01 f303 	lsl.w	r3, r1, r3
 8006d54:	431a      	orrs	r2, r3
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	621a      	str	r2, [r3, #32]
}
 8006d5a:	bf00      	nop
 8006d5c:	371c      	adds	r7, #28
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d64:	4770      	bx	lr

08006d66 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d66:	b580      	push	{r7, lr}
 8006d68:	b082      	sub	sp, #8
 8006d6a:	af00      	add	r7, sp, #0
 8006d6c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d101      	bne.n	8006d78 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d74:	2301      	movs	r3, #1
 8006d76:	e042      	b.n	8006dfe <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d106      	bne.n	8006d90 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2200      	movs	r2, #0
 8006d86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f7fb fd6e 	bl	800286c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2224      	movs	r2, #36	@ 0x24
 8006d94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	681a      	ldr	r2, [r3, #0]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f022 0201 	bic.w	r2, r2, #1
 8006da6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d002      	beq.n	8006db6 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006db0:	6878      	ldr	r0, [r7, #4]
 8006db2:	f000 ff55 	bl	8007c60 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f000 fc56 	bl	8007668 <UART_SetConfig>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	2b01      	cmp	r3, #1
 8006dc0:	d101      	bne.n	8006dc6 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	e01b      	b.n	8006dfe <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	685a      	ldr	r2, [r3, #4]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006dd4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	689a      	ldr	r2, [r3, #8]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006de4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	681a      	ldr	r2, [r3, #0]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f042 0201 	orr.w	r2, r2, #1
 8006df4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006df6:	6878      	ldr	r0, [r7, #4]
 8006df8:	f000 ffd4 	bl	8007da4 <UART_CheckIdleState>
 8006dfc:	4603      	mov	r3, r0
}
 8006dfe:	4618      	mov	r0, r3
 8006e00:	3708      	adds	r7, #8
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}

08006e06 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e06:	b580      	push	{r7, lr}
 8006e08:	b08a      	sub	sp, #40	@ 0x28
 8006e0a:	af02      	add	r7, sp, #8
 8006e0c:	60f8      	str	r0, [r7, #12]
 8006e0e:	60b9      	str	r1, [r7, #8]
 8006e10:	603b      	str	r3, [r7, #0]
 8006e12:	4613      	mov	r3, r2
 8006e14:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e1c:	2b20      	cmp	r3, #32
 8006e1e:	d17b      	bne.n	8006f18 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d002      	beq.n	8006e2c <HAL_UART_Transmit+0x26>
 8006e26:	88fb      	ldrh	r3, [r7, #6]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d101      	bne.n	8006e30 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	e074      	b.n	8006f1a <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2200      	movs	r2, #0
 8006e34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	2221      	movs	r2, #33	@ 0x21
 8006e3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e40:	f7fc f862 	bl	8002f08 <HAL_GetTick>
 8006e44:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	88fa      	ldrh	r2, [r7, #6]
 8006e4a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	88fa      	ldrh	r2, [r7, #6]
 8006e52:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	689b      	ldr	r3, [r3, #8]
 8006e5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e5e:	d108      	bne.n	8006e72 <HAL_UART_Transmit+0x6c>
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	691b      	ldr	r3, [r3, #16]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d104      	bne.n	8006e72 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	61bb      	str	r3, [r7, #24]
 8006e70:	e003      	b.n	8006e7a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006e76:	2300      	movs	r3, #0
 8006e78:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006e7a:	e030      	b.n	8006ede <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	9300      	str	r3, [sp, #0]
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	2200      	movs	r2, #0
 8006e84:	2180      	movs	r1, #128	@ 0x80
 8006e86:	68f8      	ldr	r0, [r7, #12]
 8006e88:	f001 f836 	bl	8007ef8 <UART_WaitOnFlagUntilTimeout>
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d005      	beq.n	8006e9e <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	2220      	movs	r2, #32
 8006e96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006e9a:	2303      	movs	r3, #3
 8006e9c:	e03d      	b.n	8006f1a <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006e9e:	69fb      	ldr	r3, [r7, #28]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d10b      	bne.n	8006ebc <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006ea4:	69bb      	ldr	r3, [r7, #24]
 8006ea6:	881b      	ldrh	r3, [r3, #0]
 8006ea8:	461a      	mov	r2, r3
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006eb2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006eb4:	69bb      	ldr	r3, [r7, #24]
 8006eb6:	3302      	adds	r3, #2
 8006eb8:	61bb      	str	r3, [r7, #24]
 8006eba:	e007      	b.n	8006ecc <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006ebc:	69fb      	ldr	r3, [r7, #28]
 8006ebe:	781a      	ldrb	r2, [r3, #0]
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006ec6:	69fb      	ldr	r3, [r7, #28]
 8006ec8:	3301      	adds	r3, #1
 8006eca:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006ed2:	b29b      	uxth	r3, r3
 8006ed4:	3b01      	subs	r3, #1
 8006ed6:	b29a      	uxth	r2, r3
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006ee4:	b29b      	uxth	r3, r3
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d1c8      	bne.n	8006e7c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	9300      	str	r3, [sp, #0]
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	2140      	movs	r1, #64	@ 0x40
 8006ef4:	68f8      	ldr	r0, [r7, #12]
 8006ef6:	f000 ffff 	bl	8007ef8 <UART_WaitOnFlagUntilTimeout>
 8006efa:	4603      	mov	r3, r0
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d005      	beq.n	8006f0c <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	2220      	movs	r2, #32
 8006f04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006f08:	2303      	movs	r3, #3
 8006f0a:	e006      	b.n	8006f1a <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	2220      	movs	r2, #32
 8006f10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006f14:	2300      	movs	r3, #0
 8006f16:	e000      	b.n	8006f1a <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006f18:	2302      	movs	r3, #2
  }
}
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	3720      	adds	r7, #32
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}
	...

08006f24 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b08a      	sub	sp, #40	@ 0x28
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	60f8      	str	r0, [r7, #12]
 8006f2c:	60b9      	str	r1, [r7, #8]
 8006f2e:	4613      	mov	r3, r2
 8006f30:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006f38:	2b20      	cmp	r3, #32
 8006f3a:	d137      	bne.n	8006fac <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d002      	beq.n	8006f48 <HAL_UART_Receive_IT+0x24>
 8006f42:	88fb      	ldrh	r3, [r7, #6]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d101      	bne.n	8006f4c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006f48:	2301      	movs	r3, #1
 8006f4a:	e030      	b.n	8006fae <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4a18      	ldr	r2, [pc, #96]	@ (8006fb8 <HAL_UART_Receive_IT+0x94>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d01f      	beq.n	8006f9c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	685b      	ldr	r3, [r3, #4]
 8006f62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d018      	beq.n	8006f9c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f70:	697b      	ldr	r3, [r7, #20]
 8006f72:	e853 3f00 	ldrex	r3, [r3]
 8006f76:	613b      	str	r3, [r7, #16]
   return(result);
 8006f78:	693b      	ldr	r3, [r7, #16]
 8006f7a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006f7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	461a      	mov	r2, r3
 8006f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f88:	623b      	str	r3, [r7, #32]
 8006f8a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f8c:	69f9      	ldr	r1, [r7, #28]
 8006f8e:	6a3a      	ldr	r2, [r7, #32]
 8006f90:	e841 2300 	strex	r3, r2, [r1]
 8006f94:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f96:	69bb      	ldr	r3, [r7, #24]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d1e6      	bne.n	8006f6a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006f9c:	88fb      	ldrh	r3, [r7, #6]
 8006f9e:	461a      	mov	r2, r3
 8006fa0:	68b9      	ldr	r1, [r7, #8]
 8006fa2:	68f8      	ldr	r0, [r7, #12]
 8006fa4:	f001 f816 	bl	8007fd4 <UART_Start_Receive_IT>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	e000      	b.n	8006fae <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006fac:	2302      	movs	r3, #2
  }
}
 8006fae:	4618      	mov	r0, r3
 8006fb0:	3728      	adds	r7, #40	@ 0x28
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}
 8006fb6:	bf00      	nop
 8006fb8:	40008000 	.word	0x40008000

08006fbc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b0ba      	sub	sp, #232	@ 0xe8
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	69db      	ldr	r3, [r3, #28]
 8006fca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	689b      	ldr	r3, [r3, #8]
 8006fde:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006fe2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006fe6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006fea:	4013      	ands	r3, r2
 8006fec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006ff0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d11b      	bne.n	8007030 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006ff8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ffc:	f003 0320 	and.w	r3, r3, #32
 8007000:	2b00      	cmp	r3, #0
 8007002:	d015      	beq.n	8007030 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007004:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007008:	f003 0320 	and.w	r3, r3, #32
 800700c:	2b00      	cmp	r3, #0
 800700e:	d105      	bne.n	800701c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007010:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007014:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007018:	2b00      	cmp	r3, #0
 800701a:	d009      	beq.n	8007030 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007020:	2b00      	cmp	r3, #0
 8007022:	f000 8300 	beq.w	8007626 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	4798      	blx	r3
      }
      return;
 800702e:	e2fa      	b.n	8007626 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007030:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007034:	2b00      	cmp	r3, #0
 8007036:	f000 8123 	beq.w	8007280 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800703a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800703e:	4b8d      	ldr	r3, [pc, #564]	@ (8007274 <HAL_UART_IRQHandler+0x2b8>)
 8007040:	4013      	ands	r3, r2
 8007042:	2b00      	cmp	r3, #0
 8007044:	d106      	bne.n	8007054 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007046:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800704a:	4b8b      	ldr	r3, [pc, #556]	@ (8007278 <HAL_UART_IRQHandler+0x2bc>)
 800704c:	4013      	ands	r3, r2
 800704e:	2b00      	cmp	r3, #0
 8007050:	f000 8116 	beq.w	8007280 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007054:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007058:	f003 0301 	and.w	r3, r3, #1
 800705c:	2b00      	cmp	r3, #0
 800705e:	d011      	beq.n	8007084 <HAL_UART_IRQHandler+0xc8>
 8007060:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007064:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007068:	2b00      	cmp	r3, #0
 800706a:	d00b      	beq.n	8007084 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	2201      	movs	r2, #1
 8007072:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800707a:	f043 0201 	orr.w	r2, r3, #1
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007084:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007088:	f003 0302 	and.w	r3, r3, #2
 800708c:	2b00      	cmp	r3, #0
 800708e:	d011      	beq.n	80070b4 <HAL_UART_IRQHandler+0xf8>
 8007090:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007094:	f003 0301 	and.w	r3, r3, #1
 8007098:	2b00      	cmp	r3, #0
 800709a:	d00b      	beq.n	80070b4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	2202      	movs	r2, #2
 80070a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070aa:	f043 0204 	orr.w	r2, r3, #4
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80070b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070b8:	f003 0304 	and.w	r3, r3, #4
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d011      	beq.n	80070e4 <HAL_UART_IRQHandler+0x128>
 80070c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80070c4:	f003 0301 	and.w	r3, r3, #1
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d00b      	beq.n	80070e4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	2204      	movs	r2, #4
 80070d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070da:	f043 0202 	orr.w	r2, r3, #2
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80070e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070e8:	f003 0308 	and.w	r3, r3, #8
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d017      	beq.n	8007120 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80070f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070f4:	f003 0320 	and.w	r3, r3, #32
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d105      	bne.n	8007108 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80070fc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007100:	4b5c      	ldr	r3, [pc, #368]	@ (8007274 <HAL_UART_IRQHandler+0x2b8>)
 8007102:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007104:	2b00      	cmp	r3, #0
 8007106:	d00b      	beq.n	8007120 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	2208      	movs	r2, #8
 800710e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007116:	f043 0208 	orr.w	r2, r3, #8
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007120:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007124:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007128:	2b00      	cmp	r3, #0
 800712a:	d012      	beq.n	8007152 <HAL_UART_IRQHandler+0x196>
 800712c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007130:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007134:	2b00      	cmp	r3, #0
 8007136:	d00c      	beq.n	8007152 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007140:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007148:	f043 0220 	orr.w	r2, r3, #32
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007158:	2b00      	cmp	r3, #0
 800715a:	f000 8266 	beq.w	800762a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800715e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007162:	f003 0320 	and.w	r3, r3, #32
 8007166:	2b00      	cmp	r3, #0
 8007168:	d013      	beq.n	8007192 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800716a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800716e:	f003 0320 	and.w	r3, r3, #32
 8007172:	2b00      	cmp	r3, #0
 8007174:	d105      	bne.n	8007182 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007176:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800717a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800717e:	2b00      	cmp	r3, #0
 8007180:	d007      	beq.n	8007192 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007186:	2b00      	cmp	r3, #0
 8007188:	d003      	beq.n	8007192 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007198:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071a6:	2b40      	cmp	r3, #64	@ 0x40
 80071a8:	d005      	beq.n	80071b6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80071aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80071ae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d054      	beq.n	8007260 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f001 f82e 	bl	8008218 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	689b      	ldr	r3, [r3, #8]
 80071c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071c6:	2b40      	cmp	r3, #64	@ 0x40
 80071c8:	d146      	bne.n	8007258 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	3308      	adds	r3, #8
 80071d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80071d8:	e853 3f00 	ldrex	r3, [r3]
 80071dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80071e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80071e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	3308      	adds	r3, #8
 80071f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80071f6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80071fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007202:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007206:	e841 2300 	strex	r3, r2, [r1]
 800720a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800720e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007212:	2b00      	cmp	r3, #0
 8007214:	d1d9      	bne.n	80071ca <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800721c:	2b00      	cmp	r3, #0
 800721e:	d017      	beq.n	8007250 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007226:	4a15      	ldr	r2, [pc, #84]	@ (800727c <HAL_UART_IRQHandler+0x2c0>)
 8007228:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007230:	4618      	mov	r0, r3
 8007232:	f7fc fe56 	bl	8003ee2 <HAL_DMA_Abort_IT>
 8007236:	4603      	mov	r3, r0
 8007238:	2b00      	cmp	r3, #0
 800723a:	d019      	beq.n	8007270 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007244:	687a      	ldr	r2, [r7, #4]
 8007246:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800724a:	4610      	mov	r0, r2
 800724c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800724e:	e00f      	b.n	8007270 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007250:	6878      	ldr	r0, [r7, #4]
 8007252:	f000 f9ff 	bl	8007654 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007256:	e00b      	b.n	8007270 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	f000 f9fb 	bl	8007654 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800725e:	e007      	b.n	8007270 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f000 f9f7 	bl	8007654 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2200      	movs	r2, #0
 800726a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800726e:	e1dc      	b.n	800762a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007270:	bf00      	nop
    return;
 8007272:	e1da      	b.n	800762a <HAL_UART_IRQHandler+0x66e>
 8007274:	10000001 	.word	0x10000001
 8007278:	04000120 	.word	0x04000120
 800727c:	080082e5 	.word	0x080082e5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007284:	2b01      	cmp	r3, #1
 8007286:	f040 8170 	bne.w	800756a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800728a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800728e:	f003 0310 	and.w	r3, r3, #16
 8007292:	2b00      	cmp	r3, #0
 8007294:	f000 8169 	beq.w	800756a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007298:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800729c:	f003 0310 	and.w	r3, r3, #16
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	f000 8162 	beq.w	800756a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	2210      	movs	r2, #16
 80072ac:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	689b      	ldr	r3, [r3, #8]
 80072b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072b8:	2b40      	cmp	r3, #64	@ 0x40
 80072ba:	f040 80d8 	bne.w	800746e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	685b      	ldr	r3, [r3, #4]
 80072c8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80072cc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	f000 80af 	beq.w	8007434 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80072dc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80072e0:	429a      	cmp	r2, r3
 80072e2:	f080 80a7 	bcs.w	8007434 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80072ec:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f003 0320 	and.w	r3, r3, #32
 80072fe:	2b00      	cmp	r3, #0
 8007300:	f040 8087 	bne.w	8007412 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800730c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007310:	e853 3f00 	ldrex	r3, [r3]
 8007314:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007318:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800731c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007320:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	461a      	mov	r2, r3
 800732a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800732e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007332:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007336:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800733a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800733e:	e841 2300 	strex	r3, r2, [r1]
 8007342:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007346:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800734a:	2b00      	cmp	r3, #0
 800734c:	d1da      	bne.n	8007304 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	3308      	adds	r3, #8
 8007354:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007356:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007358:	e853 3f00 	ldrex	r3, [r3]
 800735c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800735e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007360:	f023 0301 	bic.w	r3, r3, #1
 8007364:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	3308      	adds	r3, #8
 800736e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007372:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007376:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007378:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800737a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800737e:	e841 2300 	strex	r3, r2, [r1]
 8007382:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007384:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007386:	2b00      	cmp	r3, #0
 8007388:	d1e1      	bne.n	800734e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	3308      	adds	r3, #8
 8007390:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007392:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007394:	e853 3f00 	ldrex	r3, [r3]
 8007398:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800739a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800739c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	3308      	adds	r3, #8
 80073aa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80073ae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80073b0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073b2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80073b4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80073b6:	e841 2300 	strex	r3, r2, [r1]
 80073ba:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80073bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d1e3      	bne.n	800738a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2220      	movs	r2, #32
 80073c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2200      	movs	r2, #0
 80073ce:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073d8:	e853 3f00 	ldrex	r3, [r3]
 80073dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80073de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073e0:	f023 0310 	bic.w	r3, r3, #16
 80073e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	461a      	mov	r2, r3
 80073ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80073f2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80073f4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80073f8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80073fa:	e841 2300 	strex	r3, r2, [r1]
 80073fe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007400:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007402:	2b00      	cmp	r3, #0
 8007404:	d1e4      	bne.n	80073d0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800740c:	4618      	mov	r0, r3
 800740e:	f7fc fd0f 	bl	8003e30 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2202      	movs	r2, #2
 8007416:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007424:	b29b      	uxth	r3, r3
 8007426:	1ad3      	subs	r3, r2, r3
 8007428:	b29b      	uxth	r3, r3
 800742a:	4619      	mov	r1, r3
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	f7fb fac5 	bl	80029bc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007432:	e0fc      	b.n	800762e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800743a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800743e:	429a      	cmp	r2, r3
 8007440:	f040 80f5 	bne.w	800762e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f003 0320 	and.w	r3, r3, #32
 8007452:	2b20      	cmp	r3, #32
 8007454:	f040 80eb 	bne.w	800762e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2202      	movs	r2, #2
 800745c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007464:	4619      	mov	r1, r3
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f7fb faa8 	bl	80029bc <HAL_UARTEx_RxEventCallback>
      return;
 800746c:	e0df      	b.n	800762e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800747a:	b29b      	uxth	r3, r3
 800747c:	1ad3      	subs	r3, r2, r3
 800747e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007488:	b29b      	uxth	r3, r3
 800748a:	2b00      	cmp	r3, #0
 800748c:	f000 80d1 	beq.w	8007632 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8007490:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007494:	2b00      	cmp	r3, #0
 8007496:	f000 80cc 	beq.w	8007632 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074a2:	e853 3f00 	ldrex	r3, [r3]
 80074a6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80074a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80074ae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	461a      	mov	r2, r3
 80074b8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80074bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80074be:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80074c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80074c4:	e841 2300 	strex	r3, r2, [r1]
 80074c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80074ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d1e4      	bne.n	800749a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	3308      	adds	r3, #8
 80074d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074da:	e853 3f00 	ldrex	r3, [r3]
 80074de:	623b      	str	r3, [r7, #32]
   return(result);
 80074e0:	6a3b      	ldr	r3, [r7, #32]
 80074e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80074e6:	f023 0301 	bic.w	r3, r3, #1
 80074ea:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	3308      	adds	r3, #8
 80074f4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80074f8:	633a      	str	r2, [r7, #48]	@ 0x30
 80074fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80074fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007500:	e841 2300 	strex	r3, r2, [r1]
 8007504:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007508:	2b00      	cmp	r3, #0
 800750a:	d1e1      	bne.n	80074d0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2220      	movs	r2, #32
 8007510:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2200      	movs	r2, #0
 8007518:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2200      	movs	r2, #0
 800751e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	e853 3f00 	ldrex	r3, [r3]
 800752c:	60fb      	str	r3, [r7, #12]
   return(result);
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	f023 0310 	bic.w	r3, r3, #16
 8007534:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	461a      	mov	r2, r3
 800753e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007542:	61fb      	str	r3, [r7, #28]
 8007544:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007546:	69b9      	ldr	r1, [r7, #24]
 8007548:	69fa      	ldr	r2, [r7, #28]
 800754a:	e841 2300 	strex	r3, r2, [r1]
 800754e:	617b      	str	r3, [r7, #20]
   return(result);
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d1e4      	bne.n	8007520 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2202      	movs	r2, #2
 800755a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800755c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007560:	4619      	mov	r1, r3
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f7fb fa2a 	bl	80029bc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007568:	e063      	b.n	8007632 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800756a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800756e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007572:	2b00      	cmp	r3, #0
 8007574:	d00e      	beq.n	8007594 <HAL_UART_IRQHandler+0x5d8>
 8007576:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800757a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800757e:	2b00      	cmp	r3, #0
 8007580:	d008      	beq.n	8007594 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800758a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f001 fc0b 	bl	8008da8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007592:	e051      	b.n	8007638 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007594:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007598:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800759c:	2b00      	cmp	r3, #0
 800759e:	d014      	beq.n	80075ca <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80075a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d105      	bne.n	80075b8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80075ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d008      	beq.n	80075ca <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d03a      	beq.n	8007636 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80075c4:	6878      	ldr	r0, [r7, #4]
 80075c6:	4798      	blx	r3
    }
    return;
 80075c8:	e035      	b.n	8007636 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80075ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d009      	beq.n	80075ea <HAL_UART_IRQHandler+0x62e>
 80075d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d003      	beq.n	80075ea <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80075e2:	6878      	ldr	r0, [r7, #4]
 80075e4:	f000 fe94 	bl	8008310 <UART_EndTransmit_IT>
    return;
 80075e8:	e026      	b.n	8007638 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80075ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d009      	beq.n	800760a <HAL_UART_IRQHandler+0x64e>
 80075f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075fa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d003      	beq.n	800760a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	f001 fbe4 	bl	8008dd0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007608:	e016      	b.n	8007638 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800760a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800760e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007612:	2b00      	cmp	r3, #0
 8007614:	d010      	beq.n	8007638 <HAL_UART_IRQHandler+0x67c>
 8007616:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800761a:	2b00      	cmp	r3, #0
 800761c:	da0c      	bge.n	8007638 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f001 fbcc 	bl	8008dbc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007624:	e008      	b.n	8007638 <HAL_UART_IRQHandler+0x67c>
      return;
 8007626:	bf00      	nop
 8007628:	e006      	b.n	8007638 <HAL_UART_IRQHandler+0x67c>
    return;
 800762a:	bf00      	nop
 800762c:	e004      	b.n	8007638 <HAL_UART_IRQHandler+0x67c>
      return;
 800762e:	bf00      	nop
 8007630:	e002      	b.n	8007638 <HAL_UART_IRQHandler+0x67c>
      return;
 8007632:	bf00      	nop
 8007634:	e000      	b.n	8007638 <HAL_UART_IRQHandler+0x67c>
    return;
 8007636:	bf00      	nop
  }
}
 8007638:	37e8      	adds	r7, #232	@ 0xe8
 800763a:	46bd      	mov	sp, r7
 800763c:	bd80      	pop	{r7, pc}
 800763e:	bf00      	nop

08007640 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007640:	b480      	push	{r7}
 8007642:	b083      	sub	sp, #12
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007648:	bf00      	nop
 800764a:	370c      	adds	r7, #12
 800764c:	46bd      	mov	sp, r7
 800764e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007652:	4770      	bx	lr

08007654 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007654:	b480      	push	{r7}
 8007656:	b083      	sub	sp, #12
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800765c:	bf00      	nop
 800765e:	370c      	adds	r7, #12
 8007660:	46bd      	mov	sp, r7
 8007662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007666:	4770      	bx	lr

08007668 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007668:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800766c:	b08c      	sub	sp, #48	@ 0x30
 800766e:	af00      	add	r7, sp, #0
 8007670:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007672:	2300      	movs	r3, #0
 8007674:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	689a      	ldr	r2, [r3, #8]
 800767c:	697b      	ldr	r3, [r7, #20]
 800767e:	691b      	ldr	r3, [r3, #16]
 8007680:	431a      	orrs	r2, r3
 8007682:	697b      	ldr	r3, [r7, #20]
 8007684:	695b      	ldr	r3, [r3, #20]
 8007686:	431a      	orrs	r2, r3
 8007688:	697b      	ldr	r3, [r7, #20]
 800768a:	69db      	ldr	r3, [r3, #28]
 800768c:	4313      	orrs	r3, r2
 800768e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007690:	697b      	ldr	r3, [r7, #20]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	681a      	ldr	r2, [r3, #0]
 8007696:	4baa      	ldr	r3, [pc, #680]	@ (8007940 <UART_SetConfig+0x2d8>)
 8007698:	4013      	ands	r3, r2
 800769a:	697a      	ldr	r2, [r7, #20]
 800769c:	6812      	ldr	r2, [r2, #0]
 800769e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80076a0:	430b      	orrs	r3, r1
 80076a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80076a4:	697b      	ldr	r3, [r7, #20]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	685b      	ldr	r3, [r3, #4]
 80076aa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	68da      	ldr	r2, [r3, #12]
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	430a      	orrs	r2, r1
 80076b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	699b      	ldr	r3, [r3, #24]
 80076be:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80076c0:	697b      	ldr	r3, [r7, #20]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a9f      	ldr	r2, [pc, #636]	@ (8007944 <UART_SetConfig+0x2dc>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d004      	beq.n	80076d4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	6a1b      	ldr	r3, [r3, #32]
 80076ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80076d0:	4313      	orrs	r3, r2
 80076d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80076d4:	697b      	ldr	r3, [r7, #20]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	689b      	ldr	r3, [r3, #8]
 80076da:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80076de:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80076e2:	697a      	ldr	r2, [r7, #20]
 80076e4:	6812      	ldr	r2, [r2, #0]
 80076e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80076e8:	430b      	orrs	r3, r1
 80076ea:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076f2:	f023 010f 	bic.w	r1, r3, #15
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80076fa:	697b      	ldr	r3, [r7, #20]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	430a      	orrs	r2, r1
 8007700:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007702:	697b      	ldr	r3, [r7, #20]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	4a90      	ldr	r2, [pc, #576]	@ (8007948 <UART_SetConfig+0x2e0>)
 8007708:	4293      	cmp	r3, r2
 800770a:	d125      	bne.n	8007758 <UART_SetConfig+0xf0>
 800770c:	4b8f      	ldr	r3, [pc, #572]	@ (800794c <UART_SetConfig+0x2e4>)
 800770e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007712:	f003 0303 	and.w	r3, r3, #3
 8007716:	2b03      	cmp	r3, #3
 8007718:	d81a      	bhi.n	8007750 <UART_SetConfig+0xe8>
 800771a:	a201      	add	r2, pc, #4	@ (adr r2, 8007720 <UART_SetConfig+0xb8>)
 800771c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007720:	08007731 	.word	0x08007731
 8007724:	08007741 	.word	0x08007741
 8007728:	08007739 	.word	0x08007739
 800772c:	08007749 	.word	0x08007749
 8007730:	2301      	movs	r3, #1
 8007732:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007736:	e116      	b.n	8007966 <UART_SetConfig+0x2fe>
 8007738:	2302      	movs	r3, #2
 800773a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800773e:	e112      	b.n	8007966 <UART_SetConfig+0x2fe>
 8007740:	2304      	movs	r3, #4
 8007742:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007746:	e10e      	b.n	8007966 <UART_SetConfig+0x2fe>
 8007748:	2308      	movs	r3, #8
 800774a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800774e:	e10a      	b.n	8007966 <UART_SetConfig+0x2fe>
 8007750:	2310      	movs	r3, #16
 8007752:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007756:	e106      	b.n	8007966 <UART_SetConfig+0x2fe>
 8007758:	697b      	ldr	r3, [r7, #20]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4a7c      	ldr	r2, [pc, #496]	@ (8007950 <UART_SetConfig+0x2e8>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d138      	bne.n	80077d4 <UART_SetConfig+0x16c>
 8007762:	4b7a      	ldr	r3, [pc, #488]	@ (800794c <UART_SetConfig+0x2e4>)
 8007764:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007768:	f003 030c 	and.w	r3, r3, #12
 800776c:	2b0c      	cmp	r3, #12
 800776e:	d82d      	bhi.n	80077cc <UART_SetConfig+0x164>
 8007770:	a201      	add	r2, pc, #4	@ (adr r2, 8007778 <UART_SetConfig+0x110>)
 8007772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007776:	bf00      	nop
 8007778:	080077ad 	.word	0x080077ad
 800777c:	080077cd 	.word	0x080077cd
 8007780:	080077cd 	.word	0x080077cd
 8007784:	080077cd 	.word	0x080077cd
 8007788:	080077bd 	.word	0x080077bd
 800778c:	080077cd 	.word	0x080077cd
 8007790:	080077cd 	.word	0x080077cd
 8007794:	080077cd 	.word	0x080077cd
 8007798:	080077b5 	.word	0x080077b5
 800779c:	080077cd 	.word	0x080077cd
 80077a0:	080077cd 	.word	0x080077cd
 80077a4:	080077cd 	.word	0x080077cd
 80077a8:	080077c5 	.word	0x080077c5
 80077ac:	2300      	movs	r3, #0
 80077ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077b2:	e0d8      	b.n	8007966 <UART_SetConfig+0x2fe>
 80077b4:	2302      	movs	r3, #2
 80077b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077ba:	e0d4      	b.n	8007966 <UART_SetConfig+0x2fe>
 80077bc:	2304      	movs	r3, #4
 80077be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077c2:	e0d0      	b.n	8007966 <UART_SetConfig+0x2fe>
 80077c4:	2308      	movs	r3, #8
 80077c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077ca:	e0cc      	b.n	8007966 <UART_SetConfig+0x2fe>
 80077cc:	2310      	movs	r3, #16
 80077ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077d2:	e0c8      	b.n	8007966 <UART_SetConfig+0x2fe>
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	4a5e      	ldr	r2, [pc, #376]	@ (8007954 <UART_SetConfig+0x2ec>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d125      	bne.n	800782a <UART_SetConfig+0x1c2>
 80077de:	4b5b      	ldr	r3, [pc, #364]	@ (800794c <UART_SetConfig+0x2e4>)
 80077e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077e4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80077e8:	2b30      	cmp	r3, #48	@ 0x30
 80077ea:	d016      	beq.n	800781a <UART_SetConfig+0x1b2>
 80077ec:	2b30      	cmp	r3, #48	@ 0x30
 80077ee:	d818      	bhi.n	8007822 <UART_SetConfig+0x1ba>
 80077f0:	2b20      	cmp	r3, #32
 80077f2:	d00a      	beq.n	800780a <UART_SetConfig+0x1a2>
 80077f4:	2b20      	cmp	r3, #32
 80077f6:	d814      	bhi.n	8007822 <UART_SetConfig+0x1ba>
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d002      	beq.n	8007802 <UART_SetConfig+0x19a>
 80077fc:	2b10      	cmp	r3, #16
 80077fe:	d008      	beq.n	8007812 <UART_SetConfig+0x1aa>
 8007800:	e00f      	b.n	8007822 <UART_SetConfig+0x1ba>
 8007802:	2300      	movs	r3, #0
 8007804:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007808:	e0ad      	b.n	8007966 <UART_SetConfig+0x2fe>
 800780a:	2302      	movs	r3, #2
 800780c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007810:	e0a9      	b.n	8007966 <UART_SetConfig+0x2fe>
 8007812:	2304      	movs	r3, #4
 8007814:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007818:	e0a5      	b.n	8007966 <UART_SetConfig+0x2fe>
 800781a:	2308      	movs	r3, #8
 800781c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007820:	e0a1      	b.n	8007966 <UART_SetConfig+0x2fe>
 8007822:	2310      	movs	r3, #16
 8007824:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007828:	e09d      	b.n	8007966 <UART_SetConfig+0x2fe>
 800782a:	697b      	ldr	r3, [r7, #20]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	4a4a      	ldr	r2, [pc, #296]	@ (8007958 <UART_SetConfig+0x2f0>)
 8007830:	4293      	cmp	r3, r2
 8007832:	d125      	bne.n	8007880 <UART_SetConfig+0x218>
 8007834:	4b45      	ldr	r3, [pc, #276]	@ (800794c <UART_SetConfig+0x2e4>)
 8007836:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800783a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800783e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007840:	d016      	beq.n	8007870 <UART_SetConfig+0x208>
 8007842:	2bc0      	cmp	r3, #192	@ 0xc0
 8007844:	d818      	bhi.n	8007878 <UART_SetConfig+0x210>
 8007846:	2b80      	cmp	r3, #128	@ 0x80
 8007848:	d00a      	beq.n	8007860 <UART_SetConfig+0x1f8>
 800784a:	2b80      	cmp	r3, #128	@ 0x80
 800784c:	d814      	bhi.n	8007878 <UART_SetConfig+0x210>
 800784e:	2b00      	cmp	r3, #0
 8007850:	d002      	beq.n	8007858 <UART_SetConfig+0x1f0>
 8007852:	2b40      	cmp	r3, #64	@ 0x40
 8007854:	d008      	beq.n	8007868 <UART_SetConfig+0x200>
 8007856:	e00f      	b.n	8007878 <UART_SetConfig+0x210>
 8007858:	2300      	movs	r3, #0
 800785a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800785e:	e082      	b.n	8007966 <UART_SetConfig+0x2fe>
 8007860:	2302      	movs	r3, #2
 8007862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007866:	e07e      	b.n	8007966 <UART_SetConfig+0x2fe>
 8007868:	2304      	movs	r3, #4
 800786a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800786e:	e07a      	b.n	8007966 <UART_SetConfig+0x2fe>
 8007870:	2308      	movs	r3, #8
 8007872:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007876:	e076      	b.n	8007966 <UART_SetConfig+0x2fe>
 8007878:	2310      	movs	r3, #16
 800787a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800787e:	e072      	b.n	8007966 <UART_SetConfig+0x2fe>
 8007880:	697b      	ldr	r3, [r7, #20]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	4a35      	ldr	r2, [pc, #212]	@ (800795c <UART_SetConfig+0x2f4>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d12a      	bne.n	80078e0 <UART_SetConfig+0x278>
 800788a:	4b30      	ldr	r3, [pc, #192]	@ (800794c <UART_SetConfig+0x2e4>)
 800788c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007890:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007894:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007898:	d01a      	beq.n	80078d0 <UART_SetConfig+0x268>
 800789a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800789e:	d81b      	bhi.n	80078d8 <UART_SetConfig+0x270>
 80078a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078a4:	d00c      	beq.n	80078c0 <UART_SetConfig+0x258>
 80078a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078aa:	d815      	bhi.n	80078d8 <UART_SetConfig+0x270>
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d003      	beq.n	80078b8 <UART_SetConfig+0x250>
 80078b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078b4:	d008      	beq.n	80078c8 <UART_SetConfig+0x260>
 80078b6:	e00f      	b.n	80078d8 <UART_SetConfig+0x270>
 80078b8:	2300      	movs	r3, #0
 80078ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078be:	e052      	b.n	8007966 <UART_SetConfig+0x2fe>
 80078c0:	2302      	movs	r3, #2
 80078c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078c6:	e04e      	b.n	8007966 <UART_SetConfig+0x2fe>
 80078c8:	2304      	movs	r3, #4
 80078ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078ce:	e04a      	b.n	8007966 <UART_SetConfig+0x2fe>
 80078d0:	2308      	movs	r3, #8
 80078d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078d6:	e046      	b.n	8007966 <UART_SetConfig+0x2fe>
 80078d8:	2310      	movs	r3, #16
 80078da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078de:	e042      	b.n	8007966 <UART_SetConfig+0x2fe>
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	4a17      	ldr	r2, [pc, #92]	@ (8007944 <UART_SetConfig+0x2dc>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d13a      	bne.n	8007960 <UART_SetConfig+0x2f8>
 80078ea:	4b18      	ldr	r3, [pc, #96]	@ (800794c <UART_SetConfig+0x2e4>)
 80078ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80078f4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80078f8:	d01a      	beq.n	8007930 <UART_SetConfig+0x2c8>
 80078fa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80078fe:	d81b      	bhi.n	8007938 <UART_SetConfig+0x2d0>
 8007900:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007904:	d00c      	beq.n	8007920 <UART_SetConfig+0x2b8>
 8007906:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800790a:	d815      	bhi.n	8007938 <UART_SetConfig+0x2d0>
 800790c:	2b00      	cmp	r3, #0
 800790e:	d003      	beq.n	8007918 <UART_SetConfig+0x2b0>
 8007910:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007914:	d008      	beq.n	8007928 <UART_SetConfig+0x2c0>
 8007916:	e00f      	b.n	8007938 <UART_SetConfig+0x2d0>
 8007918:	2300      	movs	r3, #0
 800791a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800791e:	e022      	b.n	8007966 <UART_SetConfig+0x2fe>
 8007920:	2302      	movs	r3, #2
 8007922:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007926:	e01e      	b.n	8007966 <UART_SetConfig+0x2fe>
 8007928:	2304      	movs	r3, #4
 800792a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800792e:	e01a      	b.n	8007966 <UART_SetConfig+0x2fe>
 8007930:	2308      	movs	r3, #8
 8007932:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007936:	e016      	b.n	8007966 <UART_SetConfig+0x2fe>
 8007938:	2310      	movs	r3, #16
 800793a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800793e:	e012      	b.n	8007966 <UART_SetConfig+0x2fe>
 8007940:	cfff69f3 	.word	0xcfff69f3
 8007944:	40008000 	.word	0x40008000
 8007948:	40013800 	.word	0x40013800
 800794c:	40021000 	.word	0x40021000
 8007950:	40004400 	.word	0x40004400
 8007954:	40004800 	.word	0x40004800
 8007958:	40004c00 	.word	0x40004c00
 800795c:	40005000 	.word	0x40005000
 8007960:	2310      	movs	r3, #16
 8007962:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007966:	697b      	ldr	r3, [r7, #20]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	4aae      	ldr	r2, [pc, #696]	@ (8007c24 <UART_SetConfig+0x5bc>)
 800796c:	4293      	cmp	r3, r2
 800796e:	f040 8097 	bne.w	8007aa0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007972:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007976:	2b08      	cmp	r3, #8
 8007978:	d823      	bhi.n	80079c2 <UART_SetConfig+0x35a>
 800797a:	a201      	add	r2, pc, #4	@ (adr r2, 8007980 <UART_SetConfig+0x318>)
 800797c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007980:	080079a5 	.word	0x080079a5
 8007984:	080079c3 	.word	0x080079c3
 8007988:	080079ad 	.word	0x080079ad
 800798c:	080079c3 	.word	0x080079c3
 8007990:	080079b3 	.word	0x080079b3
 8007994:	080079c3 	.word	0x080079c3
 8007998:	080079c3 	.word	0x080079c3
 800799c:	080079c3 	.word	0x080079c3
 80079a0:	080079bb 	.word	0x080079bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079a4:	f7fd fa26 	bl	8004df4 <HAL_RCC_GetPCLK1Freq>
 80079a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80079aa:	e010      	b.n	80079ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80079ac:	4b9e      	ldr	r3, [pc, #632]	@ (8007c28 <UART_SetConfig+0x5c0>)
 80079ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80079b0:	e00d      	b.n	80079ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079b2:	f7fd f9b1 	bl	8004d18 <HAL_RCC_GetSysClockFreq>
 80079b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80079b8:	e009      	b.n	80079ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80079be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80079c0:	e005      	b.n	80079ce <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80079c2:	2300      	movs	r3, #0
 80079c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80079c6:	2301      	movs	r3, #1
 80079c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80079cc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80079ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	f000 8130 	beq.w	8007c36 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079da:	4a94      	ldr	r2, [pc, #592]	@ (8007c2c <UART_SetConfig+0x5c4>)
 80079dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80079e0:	461a      	mov	r2, r3
 80079e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80079e8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80079ea:	697b      	ldr	r3, [r7, #20]
 80079ec:	685a      	ldr	r2, [r3, #4]
 80079ee:	4613      	mov	r3, r2
 80079f0:	005b      	lsls	r3, r3, #1
 80079f2:	4413      	add	r3, r2
 80079f4:	69ba      	ldr	r2, [r7, #24]
 80079f6:	429a      	cmp	r2, r3
 80079f8:	d305      	bcc.n	8007a06 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80079fa:	697b      	ldr	r3, [r7, #20]
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007a00:	69ba      	ldr	r2, [r7, #24]
 8007a02:	429a      	cmp	r2, r3
 8007a04:	d903      	bls.n	8007a0e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007a06:	2301      	movs	r3, #1
 8007a08:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007a0c:	e113      	b.n	8007c36 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a10:	2200      	movs	r2, #0
 8007a12:	60bb      	str	r3, [r7, #8]
 8007a14:	60fa      	str	r2, [r7, #12]
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a1a:	4a84      	ldr	r2, [pc, #528]	@ (8007c2c <UART_SetConfig+0x5c4>)
 8007a1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a20:	b29b      	uxth	r3, r3
 8007a22:	2200      	movs	r2, #0
 8007a24:	603b      	str	r3, [r7, #0]
 8007a26:	607a      	str	r2, [r7, #4]
 8007a28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a2c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007a30:	f7f9 f942 	bl	8000cb8 <__aeabi_uldivmod>
 8007a34:	4602      	mov	r2, r0
 8007a36:	460b      	mov	r3, r1
 8007a38:	4610      	mov	r0, r2
 8007a3a:	4619      	mov	r1, r3
 8007a3c:	f04f 0200 	mov.w	r2, #0
 8007a40:	f04f 0300 	mov.w	r3, #0
 8007a44:	020b      	lsls	r3, r1, #8
 8007a46:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007a4a:	0202      	lsls	r2, r0, #8
 8007a4c:	6979      	ldr	r1, [r7, #20]
 8007a4e:	6849      	ldr	r1, [r1, #4]
 8007a50:	0849      	lsrs	r1, r1, #1
 8007a52:	2000      	movs	r0, #0
 8007a54:	460c      	mov	r4, r1
 8007a56:	4605      	mov	r5, r0
 8007a58:	eb12 0804 	adds.w	r8, r2, r4
 8007a5c:	eb43 0905 	adc.w	r9, r3, r5
 8007a60:	697b      	ldr	r3, [r7, #20]
 8007a62:	685b      	ldr	r3, [r3, #4]
 8007a64:	2200      	movs	r2, #0
 8007a66:	469a      	mov	sl, r3
 8007a68:	4693      	mov	fp, r2
 8007a6a:	4652      	mov	r2, sl
 8007a6c:	465b      	mov	r3, fp
 8007a6e:	4640      	mov	r0, r8
 8007a70:	4649      	mov	r1, r9
 8007a72:	f7f9 f921 	bl	8000cb8 <__aeabi_uldivmod>
 8007a76:	4602      	mov	r2, r0
 8007a78:	460b      	mov	r3, r1
 8007a7a:	4613      	mov	r3, r2
 8007a7c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007a7e:	6a3b      	ldr	r3, [r7, #32]
 8007a80:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a84:	d308      	bcc.n	8007a98 <UART_SetConfig+0x430>
 8007a86:	6a3b      	ldr	r3, [r7, #32]
 8007a88:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a8c:	d204      	bcs.n	8007a98 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	6a3a      	ldr	r2, [r7, #32]
 8007a94:	60da      	str	r2, [r3, #12]
 8007a96:	e0ce      	b.n	8007c36 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007a98:	2301      	movs	r3, #1
 8007a9a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007a9e:	e0ca      	b.n	8007c36 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007aa0:	697b      	ldr	r3, [r7, #20]
 8007aa2:	69db      	ldr	r3, [r3, #28]
 8007aa4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007aa8:	d166      	bne.n	8007b78 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007aaa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007aae:	2b08      	cmp	r3, #8
 8007ab0:	d827      	bhi.n	8007b02 <UART_SetConfig+0x49a>
 8007ab2:	a201      	add	r2, pc, #4	@ (adr r2, 8007ab8 <UART_SetConfig+0x450>)
 8007ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ab8:	08007add 	.word	0x08007add
 8007abc:	08007ae5 	.word	0x08007ae5
 8007ac0:	08007aed 	.word	0x08007aed
 8007ac4:	08007b03 	.word	0x08007b03
 8007ac8:	08007af3 	.word	0x08007af3
 8007acc:	08007b03 	.word	0x08007b03
 8007ad0:	08007b03 	.word	0x08007b03
 8007ad4:	08007b03 	.word	0x08007b03
 8007ad8:	08007afb 	.word	0x08007afb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007adc:	f7fd f98a 	bl	8004df4 <HAL_RCC_GetPCLK1Freq>
 8007ae0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ae2:	e014      	b.n	8007b0e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007ae4:	f7fd f99c 	bl	8004e20 <HAL_RCC_GetPCLK2Freq>
 8007ae8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007aea:	e010      	b.n	8007b0e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007aec:	4b4e      	ldr	r3, [pc, #312]	@ (8007c28 <UART_SetConfig+0x5c0>)
 8007aee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007af0:	e00d      	b.n	8007b0e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007af2:	f7fd f911 	bl	8004d18 <HAL_RCC_GetSysClockFreq>
 8007af6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007af8:	e009      	b.n	8007b0e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007afa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007afe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007b00:	e005      	b.n	8007b0e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007b02:	2300      	movs	r3, #0
 8007b04:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007b0c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	f000 8090 	beq.w	8007c36 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b1a:	4a44      	ldr	r2, [pc, #272]	@ (8007c2c <UART_SetConfig+0x5c4>)
 8007b1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007b20:	461a      	mov	r2, r3
 8007b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b24:	fbb3 f3f2 	udiv	r3, r3, r2
 8007b28:	005a      	lsls	r2, r3, #1
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	685b      	ldr	r3, [r3, #4]
 8007b2e:	085b      	lsrs	r3, r3, #1
 8007b30:	441a      	add	r2, r3
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	685b      	ldr	r3, [r3, #4]
 8007b36:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b3a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b3c:	6a3b      	ldr	r3, [r7, #32]
 8007b3e:	2b0f      	cmp	r3, #15
 8007b40:	d916      	bls.n	8007b70 <UART_SetConfig+0x508>
 8007b42:	6a3b      	ldr	r3, [r7, #32]
 8007b44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b48:	d212      	bcs.n	8007b70 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b4a:	6a3b      	ldr	r3, [r7, #32]
 8007b4c:	b29b      	uxth	r3, r3
 8007b4e:	f023 030f 	bic.w	r3, r3, #15
 8007b52:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b54:	6a3b      	ldr	r3, [r7, #32]
 8007b56:	085b      	lsrs	r3, r3, #1
 8007b58:	b29b      	uxth	r3, r3
 8007b5a:	f003 0307 	and.w	r3, r3, #7
 8007b5e:	b29a      	uxth	r2, r3
 8007b60:	8bfb      	ldrh	r3, [r7, #30]
 8007b62:	4313      	orrs	r3, r2
 8007b64:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007b66:	697b      	ldr	r3, [r7, #20]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	8bfa      	ldrh	r2, [r7, #30]
 8007b6c:	60da      	str	r2, [r3, #12]
 8007b6e:	e062      	b.n	8007c36 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007b70:	2301      	movs	r3, #1
 8007b72:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007b76:	e05e      	b.n	8007c36 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007b78:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007b7c:	2b08      	cmp	r3, #8
 8007b7e:	d828      	bhi.n	8007bd2 <UART_SetConfig+0x56a>
 8007b80:	a201      	add	r2, pc, #4	@ (adr r2, 8007b88 <UART_SetConfig+0x520>)
 8007b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b86:	bf00      	nop
 8007b88:	08007bad 	.word	0x08007bad
 8007b8c:	08007bb5 	.word	0x08007bb5
 8007b90:	08007bbd 	.word	0x08007bbd
 8007b94:	08007bd3 	.word	0x08007bd3
 8007b98:	08007bc3 	.word	0x08007bc3
 8007b9c:	08007bd3 	.word	0x08007bd3
 8007ba0:	08007bd3 	.word	0x08007bd3
 8007ba4:	08007bd3 	.word	0x08007bd3
 8007ba8:	08007bcb 	.word	0x08007bcb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007bac:	f7fd f922 	bl	8004df4 <HAL_RCC_GetPCLK1Freq>
 8007bb0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007bb2:	e014      	b.n	8007bde <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007bb4:	f7fd f934 	bl	8004e20 <HAL_RCC_GetPCLK2Freq>
 8007bb8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007bba:	e010      	b.n	8007bde <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007bbc:	4b1a      	ldr	r3, [pc, #104]	@ (8007c28 <UART_SetConfig+0x5c0>)
 8007bbe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007bc0:	e00d      	b.n	8007bde <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007bc2:	f7fd f8a9 	bl	8004d18 <HAL_RCC_GetSysClockFreq>
 8007bc6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007bc8:	e009      	b.n	8007bde <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007bca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007bd0:	e005      	b.n	8007bde <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007bdc:	bf00      	nop
    }

    if (pclk != 0U)
 8007bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d028      	beq.n	8007c36 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007be4:	697b      	ldr	r3, [r7, #20]
 8007be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007be8:	4a10      	ldr	r2, [pc, #64]	@ (8007c2c <UART_SetConfig+0x5c4>)
 8007bea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007bee:	461a      	mov	r2, r3
 8007bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf2:	fbb3 f2f2 	udiv	r2, r3, r2
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	685b      	ldr	r3, [r3, #4]
 8007bfa:	085b      	lsrs	r3, r3, #1
 8007bfc:	441a      	add	r2, r3
 8007bfe:	697b      	ldr	r3, [r7, #20]
 8007c00:	685b      	ldr	r3, [r3, #4]
 8007c02:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c06:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c08:	6a3b      	ldr	r3, [r7, #32]
 8007c0a:	2b0f      	cmp	r3, #15
 8007c0c:	d910      	bls.n	8007c30 <UART_SetConfig+0x5c8>
 8007c0e:	6a3b      	ldr	r3, [r7, #32]
 8007c10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c14:	d20c      	bcs.n	8007c30 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007c16:	6a3b      	ldr	r3, [r7, #32]
 8007c18:	b29a      	uxth	r2, r3
 8007c1a:	697b      	ldr	r3, [r7, #20]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	60da      	str	r2, [r3, #12]
 8007c20:	e009      	b.n	8007c36 <UART_SetConfig+0x5ce>
 8007c22:	bf00      	nop
 8007c24:	40008000 	.word	0x40008000
 8007c28:	00f42400 	.word	0x00f42400
 8007c2c:	080108fc 	.word	0x080108fc
      }
      else
      {
        ret = HAL_ERROR;
 8007c30:	2301      	movs	r3, #1
 8007c32:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007c36:	697b      	ldr	r3, [r7, #20]
 8007c38:	2201      	movs	r2, #1
 8007c3a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	2201      	movs	r2, #1
 8007c42:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	2200      	movs	r2, #0
 8007c50:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007c52:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007c56:	4618      	mov	r0, r3
 8007c58:	3730      	adds	r7, #48	@ 0x30
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007c60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b083      	sub	sp, #12
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c6c:	f003 0308 	and.w	r3, r3, #8
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d00a      	beq.n	8007c8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	430a      	orrs	r2, r1
 8007c88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c8e:	f003 0301 	and.w	r3, r3, #1
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d00a      	beq.n	8007cac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	685b      	ldr	r3, [r3, #4]
 8007c9c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	430a      	orrs	r2, r1
 8007caa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cb0:	f003 0302 	and.w	r3, r3, #2
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d00a      	beq.n	8007cce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	685b      	ldr	r3, [r3, #4]
 8007cbe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	430a      	orrs	r2, r1
 8007ccc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cd2:	f003 0304 	and.w	r3, r3, #4
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d00a      	beq.n	8007cf0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	685b      	ldr	r3, [r3, #4]
 8007ce0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	430a      	orrs	r2, r1
 8007cee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cf4:	f003 0310 	and.w	r3, r3, #16
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d00a      	beq.n	8007d12 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	689b      	ldr	r3, [r3, #8]
 8007d02:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	430a      	orrs	r2, r1
 8007d10:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d16:	f003 0320 	and.w	r3, r3, #32
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d00a      	beq.n	8007d34 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	689b      	ldr	r3, [r3, #8]
 8007d24:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	430a      	orrs	r2, r1
 8007d32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d01a      	beq.n	8007d76 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	685b      	ldr	r3, [r3, #4]
 8007d46:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	430a      	orrs	r2, r1
 8007d54:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d5e:	d10a      	bne.n	8007d76 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	685b      	ldr	r3, [r3, #4]
 8007d66:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	430a      	orrs	r2, r1
 8007d74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d00a      	beq.n	8007d98 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	430a      	orrs	r2, r1
 8007d96:	605a      	str	r2, [r3, #4]
  }
}
 8007d98:	bf00      	nop
 8007d9a:	370c      	adds	r7, #12
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da2:	4770      	bx	lr

08007da4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b098      	sub	sp, #96	@ 0x60
 8007da8:	af02      	add	r7, sp, #8
 8007daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2200      	movs	r2, #0
 8007db0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007db4:	f7fb f8a8 	bl	8002f08 <HAL_GetTick>
 8007db8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f003 0308 	and.w	r3, r3, #8
 8007dc4:	2b08      	cmp	r3, #8
 8007dc6:	d12f      	bne.n	8007e28 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007dc8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007dcc:	9300      	str	r3, [sp, #0]
 8007dce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f000 f88e 	bl	8007ef8 <UART_WaitOnFlagUntilTimeout>
 8007ddc:	4603      	mov	r3, r0
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d022      	beq.n	8007e28 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007de8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dea:	e853 3f00 	ldrex	r3, [r3]
 8007dee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007df0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007df2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007df6:	653b      	str	r3, [r7, #80]	@ 0x50
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	461a      	mov	r2, r3
 8007dfe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e00:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e02:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007e06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e08:	e841 2300 	strex	r3, r2, [r1]
 8007e0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007e0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d1e6      	bne.n	8007de2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2220      	movs	r2, #32
 8007e18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e24:	2303      	movs	r3, #3
 8007e26:	e063      	b.n	8007ef0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f003 0304 	and.w	r3, r3, #4
 8007e32:	2b04      	cmp	r3, #4
 8007e34:	d149      	bne.n	8007eca <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e36:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007e3a:	9300      	str	r3, [sp, #0]
 8007e3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e3e:	2200      	movs	r2, #0
 8007e40:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f000 f857 	bl	8007ef8 <UART_WaitOnFlagUntilTimeout>
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d03c      	beq.n	8007eca <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e58:	e853 3f00 	ldrex	r3, [r3]
 8007e5c:	623b      	str	r3, [r7, #32]
   return(result);
 8007e5e:	6a3b      	ldr	r3, [r7, #32]
 8007e60:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e64:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	461a      	mov	r2, r3
 8007e6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e6e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e70:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e72:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e76:	e841 2300 	strex	r3, r2, [r1]
 8007e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d1e6      	bne.n	8007e50 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	3308      	adds	r3, #8
 8007e88:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e8a:	693b      	ldr	r3, [r7, #16]
 8007e8c:	e853 3f00 	ldrex	r3, [r3]
 8007e90:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	f023 0301 	bic.w	r3, r3, #1
 8007e98:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	3308      	adds	r3, #8
 8007ea0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ea2:	61fa      	str	r2, [r7, #28]
 8007ea4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ea6:	69b9      	ldr	r1, [r7, #24]
 8007ea8:	69fa      	ldr	r2, [r7, #28]
 8007eaa:	e841 2300 	strex	r3, r2, [r1]
 8007eae:	617b      	str	r3, [r7, #20]
   return(result);
 8007eb0:	697b      	ldr	r3, [r7, #20]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d1e5      	bne.n	8007e82 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2220      	movs	r2, #32
 8007eba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ec6:	2303      	movs	r3, #3
 8007ec8:	e012      	b.n	8007ef0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2220      	movs	r2, #32
 8007ece:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2220      	movs	r2, #32
 8007ed6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2200      	movs	r2, #0
 8007ede:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007eee:	2300      	movs	r3, #0
}
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	3758      	adds	r7, #88	@ 0x58
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	bd80      	pop	{r7, pc}

08007ef8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b084      	sub	sp, #16
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	60f8      	str	r0, [r7, #12]
 8007f00:	60b9      	str	r1, [r7, #8]
 8007f02:	603b      	str	r3, [r7, #0]
 8007f04:	4613      	mov	r3, r2
 8007f06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f08:	e04f      	b.n	8007faa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f0a:	69bb      	ldr	r3, [r7, #24]
 8007f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f10:	d04b      	beq.n	8007faa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f12:	f7fa fff9 	bl	8002f08 <HAL_GetTick>
 8007f16:	4602      	mov	r2, r0
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	1ad3      	subs	r3, r2, r3
 8007f1c:	69ba      	ldr	r2, [r7, #24]
 8007f1e:	429a      	cmp	r2, r3
 8007f20:	d302      	bcc.n	8007f28 <UART_WaitOnFlagUntilTimeout+0x30>
 8007f22:	69bb      	ldr	r3, [r7, #24]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d101      	bne.n	8007f2c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007f28:	2303      	movs	r3, #3
 8007f2a:	e04e      	b.n	8007fca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f003 0304 	and.w	r3, r3, #4
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d037      	beq.n	8007faa <UART_WaitOnFlagUntilTimeout+0xb2>
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	2b80      	cmp	r3, #128	@ 0x80
 8007f3e:	d034      	beq.n	8007faa <UART_WaitOnFlagUntilTimeout+0xb2>
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	2b40      	cmp	r3, #64	@ 0x40
 8007f44:	d031      	beq.n	8007faa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	69db      	ldr	r3, [r3, #28]
 8007f4c:	f003 0308 	and.w	r3, r3, #8
 8007f50:	2b08      	cmp	r3, #8
 8007f52:	d110      	bne.n	8007f76 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	2208      	movs	r2, #8
 8007f5a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f5c:	68f8      	ldr	r0, [r7, #12]
 8007f5e:	f000 f95b 	bl	8008218 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	2208      	movs	r2, #8
 8007f66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007f72:	2301      	movs	r3, #1
 8007f74:	e029      	b.n	8007fca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	69db      	ldr	r3, [r3, #28]
 8007f7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f84:	d111      	bne.n	8007faa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007f8e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f90:	68f8      	ldr	r0, [r7, #12]
 8007f92:	f000 f941 	bl	8008218 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	2220      	movs	r2, #32
 8007f9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007fa6:	2303      	movs	r3, #3
 8007fa8:	e00f      	b.n	8007fca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	69da      	ldr	r2, [r3, #28]
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	4013      	ands	r3, r2
 8007fb4:	68ba      	ldr	r2, [r7, #8]
 8007fb6:	429a      	cmp	r2, r3
 8007fb8:	bf0c      	ite	eq
 8007fba:	2301      	moveq	r3, #1
 8007fbc:	2300      	movne	r3, #0
 8007fbe:	b2db      	uxtb	r3, r3
 8007fc0:	461a      	mov	r2, r3
 8007fc2:	79fb      	ldrb	r3, [r7, #7]
 8007fc4:	429a      	cmp	r2, r3
 8007fc6:	d0a0      	beq.n	8007f0a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007fc8:	2300      	movs	r3, #0
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3710      	adds	r7, #16
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}
	...

08007fd4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b0a3      	sub	sp, #140	@ 0x8c
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	60f8      	str	r0, [r7, #12]
 8007fdc:	60b9      	str	r1, [r7, #8]
 8007fde:	4613      	mov	r3, r2
 8007fe0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	68ba      	ldr	r2, [r7, #8]
 8007fe6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	88fa      	ldrh	r2, [r7, #6]
 8007fec:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	88fa      	ldrh	r2, [r7, #6]
 8007ff4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	689b      	ldr	r3, [r3, #8]
 8008002:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008006:	d10e      	bne.n	8008026 <UART_Start_Receive_IT+0x52>
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	691b      	ldr	r3, [r3, #16]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d105      	bne.n	800801c <UART_Start_Receive_IT+0x48>
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008016:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800801a:	e02d      	b.n	8008078 <UART_Start_Receive_IT+0xa4>
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	22ff      	movs	r2, #255	@ 0xff
 8008020:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008024:	e028      	b.n	8008078 <UART_Start_Receive_IT+0xa4>
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	689b      	ldr	r3, [r3, #8]
 800802a:	2b00      	cmp	r3, #0
 800802c:	d10d      	bne.n	800804a <UART_Start_Receive_IT+0x76>
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	691b      	ldr	r3, [r3, #16]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d104      	bne.n	8008040 <UART_Start_Receive_IT+0x6c>
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	22ff      	movs	r2, #255	@ 0xff
 800803a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800803e:	e01b      	b.n	8008078 <UART_Start_Receive_IT+0xa4>
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	227f      	movs	r2, #127	@ 0x7f
 8008044:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008048:	e016      	b.n	8008078 <UART_Start_Receive_IT+0xa4>
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	689b      	ldr	r3, [r3, #8]
 800804e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008052:	d10d      	bne.n	8008070 <UART_Start_Receive_IT+0x9c>
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	691b      	ldr	r3, [r3, #16]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d104      	bne.n	8008066 <UART_Start_Receive_IT+0x92>
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	227f      	movs	r2, #127	@ 0x7f
 8008060:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008064:	e008      	b.n	8008078 <UART_Start_Receive_IT+0xa4>
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	223f      	movs	r2, #63	@ 0x3f
 800806a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800806e:	e003      	b.n	8008078 <UART_Start_Receive_IT+0xa4>
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	2200      	movs	r2, #0
 8008074:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	2200      	movs	r2, #0
 800807c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	2222      	movs	r2, #34	@ 0x22
 8008084:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	3308      	adds	r3, #8
 800808e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008090:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008092:	e853 3f00 	ldrex	r3, [r3]
 8008096:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008098:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800809a:	f043 0301 	orr.w	r3, r3, #1
 800809e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	3308      	adds	r3, #8
 80080a8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80080ac:	673a      	str	r2, [r7, #112]	@ 0x70
 80080ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080b0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80080b2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80080b4:	e841 2300 	strex	r3, r2, [r1]
 80080b8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80080ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d1e3      	bne.n	8008088 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80080c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80080c8:	d14f      	bne.n	800816a <UART_Start_Receive_IT+0x196>
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80080d0:	88fa      	ldrh	r2, [r7, #6]
 80080d2:	429a      	cmp	r2, r3
 80080d4:	d349      	bcc.n	800816a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	689b      	ldr	r3, [r3, #8]
 80080da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080de:	d107      	bne.n	80080f0 <UART_Start_Receive_IT+0x11c>
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	691b      	ldr	r3, [r3, #16]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d103      	bne.n	80080f0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	4a47      	ldr	r2, [pc, #284]	@ (8008208 <UART_Start_Receive_IT+0x234>)
 80080ec:	675a      	str	r2, [r3, #116]	@ 0x74
 80080ee:	e002      	b.n	80080f6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	4a46      	ldr	r2, [pc, #280]	@ (800820c <UART_Start_Receive_IT+0x238>)
 80080f4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	691b      	ldr	r3, [r3, #16]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d01a      	beq.n	8008134 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008104:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008106:	e853 3f00 	ldrex	r3, [r3]
 800810a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800810c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800810e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008112:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	461a      	mov	r2, r3
 800811c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008120:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008122:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008124:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008126:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008128:	e841 2300 	strex	r3, r2, [r1]
 800812c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800812e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008130:	2b00      	cmp	r3, #0
 8008132:	d1e4      	bne.n	80080fe <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	3308      	adds	r3, #8
 800813a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800813c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800813e:	e853 3f00 	ldrex	r3, [r3]
 8008142:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008146:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800814a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	3308      	adds	r3, #8
 8008152:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008154:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008156:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008158:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800815a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800815c:	e841 2300 	strex	r3, r2, [r1]
 8008160:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008162:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008164:	2b00      	cmp	r3, #0
 8008166:	d1e5      	bne.n	8008134 <UART_Start_Receive_IT+0x160>
 8008168:	e046      	b.n	80081f8 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	689b      	ldr	r3, [r3, #8]
 800816e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008172:	d107      	bne.n	8008184 <UART_Start_Receive_IT+0x1b0>
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	691b      	ldr	r3, [r3, #16]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d103      	bne.n	8008184 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	4a24      	ldr	r2, [pc, #144]	@ (8008210 <UART_Start_Receive_IT+0x23c>)
 8008180:	675a      	str	r2, [r3, #116]	@ 0x74
 8008182:	e002      	b.n	800818a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	4a23      	ldr	r2, [pc, #140]	@ (8008214 <UART_Start_Receive_IT+0x240>)
 8008188:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	691b      	ldr	r3, [r3, #16]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d019      	beq.n	80081c6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800819a:	e853 3f00 	ldrex	r3, [r3]
 800819e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80081a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80081a6:	677b      	str	r3, [r7, #116]	@ 0x74
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	461a      	mov	r2, r3
 80081ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80081b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80081b2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081b4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80081b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80081b8:	e841 2300 	strex	r3, r2, [r1]
 80081bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80081be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d1e6      	bne.n	8008192 <UART_Start_Receive_IT+0x1be>
 80081c4:	e018      	b.n	80081f8 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081cc:	697b      	ldr	r3, [r7, #20]
 80081ce:	e853 3f00 	ldrex	r3, [r3]
 80081d2:	613b      	str	r3, [r7, #16]
   return(result);
 80081d4:	693b      	ldr	r3, [r7, #16]
 80081d6:	f043 0320 	orr.w	r3, r3, #32
 80081da:	67bb      	str	r3, [r7, #120]	@ 0x78
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	461a      	mov	r2, r3
 80081e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80081e4:	623b      	str	r3, [r7, #32]
 80081e6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081e8:	69f9      	ldr	r1, [r7, #28]
 80081ea:	6a3a      	ldr	r2, [r7, #32]
 80081ec:	e841 2300 	strex	r3, r2, [r1]
 80081f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80081f2:	69bb      	ldr	r3, [r7, #24]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d1e6      	bne.n	80081c6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80081f8:	2300      	movs	r3, #0
}
 80081fa:	4618      	mov	r0, r3
 80081fc:	378c      	adds	r7, #140	@ 0x8c
 80081fe:	46bd      	mov	sp, r7
 8008200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008204:	4770      	bx	lr
 8008206:	bf00      	nop
 8008208:	08008a3d 	.word	0x08008a3d
 800820c:	080086d9 	.word	0x080086d9
 8008210:	08008521 	.word	0x08008521
 8008214:	08008369 	.word	0x08008369

08008218 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008218:	b480      	push	{r7}
 800821a:	b095      	sub	sp, #84	@ 0x54
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008226:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008228:	e853 3f00 	ldrex	r3, [r3]
 800822c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800822e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008230:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008234:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	461a      	mov	r2, r3
 800823c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800823e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008240:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008242:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008244:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008246:	e841 2300 	strex	r3, r2, [r1]
 800824a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800824c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800824e:	2b00      	cmp	r3, #0
 8008250:	d1e6      	bne.n	8008220 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	3308      	adds	r3, #8
 8008258:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800825a:	6a3b      	ldr	r3, [r7, #32]
 800825c:	e853 3f00 	ldrex	r3, [r3]
 8008260:	61fb      	str	r3, [r7, #28]
   return(result);
 8008262:	69fb      	ldr	r3, [r7, #28]
 8008264:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008268:	f023 0301 	bic.w	r3, r3, #1
 800826c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	3308      	adds	r3, #8
 8008274:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008276:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008278:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800827a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800827c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800827e:	e841 2300 	strex	r3, r2, [r1]
 8008282:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008286:	2b00      	cmp	r3, #0
 8008288:	d1e3      	bne.n	8008252 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800828e:	2b01      	cmp	r3, #1
 8008290:	d118      	bne.n	80082c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	e853 3f00 	ldrex	r3, [r3]
 800829e:	60bb      	str	r3, [r7, #8]
   return(result);
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	f023 0310 	bic.w	r3, r3, #16
 80082a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	461a      	mov	r2, r3
 80082ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80082b0:	61bb      	str	r3, [r7, #24]
 80082b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082b4:	6979      	ldr	r1, [r7, #20]
 80082b6:	69ba      	ldr	r2, [r7, #24]
 80082b8:	e841 2300 	strex	r3, r2, [r1]
 80082bc:	613b      	str	r3, [r7, #16]
   return(result);
 80082be:	693b      	ldr	r3, [r7, #16]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d1e6      	bne.n	8008292 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2220      	movs	r2, #32
 80082c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2200      	movs	r2, #0
 80082d0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	2200      	movs	r2, #0
 80082d6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80082d8:	bf00      	nop
 80082da:	3754      	adds	r7, #84	@ 0x54
 80082dc:	46bd      	mov	sp, r7
 80082de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e2:	4770      	bx	lr

080082e4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b084      	sub	sp, #16
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082f0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	2200      	movs	r2, #0
 80082f6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	2200      	movs	r2, #0
 80082fe:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008302:	68f8      	ldr	r0, [r7, #12]
 8008304:	f7ff f9a6 	bl	8007654 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008308:	bf00      	nop
 800830a:	3710      	adds	r7, #16
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}

08008310 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b088      	sub	sp, #32
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	e853 3f00 	ldrex	r3, [r3]
 8008324:	60bb      	str	r3, [r7, #8]
   return(result);
 8008326:	68bb      	ldr	r3, [r7, #8]
 8008328:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800832c:	61fb      	str	r3, [r7, #28]
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	461a      	mov	r2, r3
 8008334:	69fb      	ldr	r3, [r7, #28]
 8008336:	61bb      	str	r3, [r7, #24]
 8008338:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800833a:	6979      	ldr	r1, [r7, #20]
 800833c:	69ba      	ldr	r2, [r7, #24]
 800833e:	e841 2300 	strex	r3, r2, [r1]
 8008342:	613b      	str	r3, [r7, #16]
   return(result);
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d1e6      	bne.n	8008318 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	2220      	movs	r2, #32
 800834e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2200      	movs	r2, #0
 8008356:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008358:	6878      	ldr	r0, [r7, #4]
 800835a:	f7ff f971 	bl	8007640 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800835e:	bf00      	nop
 8008360:	3720      	adds	r7, #32
 8008362:	46bd      	mov	sp, r7
 8008364:	bd80      	pop	{r7, pc}
	...

08008368 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b09c      	sub	sp, #112	@ 0x70
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008376:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008380:	2b22      	cmp	r3, #34	@ 0x22
 8008382:	f040 80be 	bne.w	8008502 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800838c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008390:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008394:	b2d9      	uxtb	r1, r3
 8008396:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800839a:	b2da      	uxtb	r2, r3
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083a0:	400a      	ands	r2, r1
 80083a2:	b2d2      	uxtb	r2, r2
 80083a4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083aa:	1c5a      	adds	r2, r3, #1
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80083b6:	b29b      	uxth	r3, r3
 80083b8:	3b01      	subs	r3, #1
 80083ba:	b29a      	uxth	r2, r3
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80083c8:	b29b      	uxth	r3, r3
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	f040 80a1 	bne.w	8008512 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083d8:	e853 3f00 	ldrex	r3, [r3]
 80083dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80083de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80083e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80083e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	461a      	mov	r2, r3
 80083ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80083ee:	65bb      	str	r3, [r7, #88]	@ 0x58
 80083f0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083f2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80083f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80083f6:	e841 2300 	strex	r3, r2, [r1]
 80083fa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80083fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d1e6      	bne.n	80083d0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	3308      	adds	r3, #8
 8008408:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800840a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800840c:	e853 3f00 	ldrex	r3, [r3]
 8008410:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008412:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008414:	f023 0301 	bic.w	r3, r3, #1
 8008418:	667b      	str	r3, [r7, #100]	@ 0x64
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	3308      	adds	r3, #8
 8008420:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008422:	647a      	str	r2, [r7, #68]	@ 0x44
 8008424:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008426:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008428:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800842a:	e841 2300 	strex	r3, r2, [r1]
 800842e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008430:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008432:	2b00      	cmp	r3, #0
 8008434:	d1e5      	bne.n	8008402 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2220      	movs	r2, #32
 800843a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2200      	movs	r2, #0
 8008442:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2200      	movs	r2, #0
 8008448:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	4a33      	ldr	r2, [pc, #204]	@ (800851c <UART_RxISR_8BIT+0x1b4>)
 8008450:	4293      	cmp	r3, r2
 8008452:	d01f      	beq.n	8008494 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	685b      	ldr	r3, [r3, #4]
 800845a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800845e:	2b00      	cmp	r3, #0
 8008460:	d018      	beq.n	8008494 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800846a:	e853 3f00 	ldrex	r3, [r3]
 800846e:	623b      	str	r3, [r7, #32]
   return(result);
 8008470:	6a3b      	ldr	r3, [r7, #32]
 8008472:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008476:	663b      	str	r3, [r7, #96]	@ 0x60
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	461a      	mov	r2, r3
 800847e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008480:	633b      	str	r3, [r7, #48]	@ 0x30
 8008482:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008484:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008486:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008488:	e841 2300 	strex	r3, r2, [r1]
 800848c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800848e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008490:	2b00      	cmp	r3, #0
 8008492:	d1e6      	bne.n	8008462 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008498:	2b01      	cmp	r3, #1
 800849a:	d12e      	bne.n	80084fa <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2200      	movs	r2, #0
 80084a0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084a8:	693b      	ldr	r3, [r7, #16]
 80084aa:	e853 3f00 	ldrex	r3, [r3]
 80084ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	f023 0310 	bic.w	r3, r3, #16
 80084b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	461a      	mov	r2, r3
 80084be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80084c0:	61fb      	str	r3, [r7, #28]
 80084c2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084c4:	69b9      	ldr	r1, [r7, #24]
 80084c6:	69fa      	ldr	r2, [r7, #28]
 80084c8:	e841 2300 	strex	r3, r2, [r1]
 80084cc:	617b      	str	r3, [r7, #20]
   return(result);
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d1e6      	bne.n	80084a2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	69db      	ldr	r3, [r3, #28]
 80084da:	f003 0310 	and.w	r3, r3, #16
 80084de:	2b10      	cmp	r3, #16
 80084e0:	d103      	bne.n	80084ea <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	2210      	movs	r2, #16
 80084e8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80084f0:	4619      	mov	r1, r3
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	f7fa fa62 	bl	80029bc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80084f8:	e00b      	b.n	8008512 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80084fa:	6878      	ldr	r0, [r7, #4]
 80084fc:	f7f9 f820 	bl	8001540 <HAL_UART_RxCpltCallback>
}
 8008500:	e007      	b.n	8008512 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	699a      	ldr	r2, [r3, #24]
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f042 0208 	orr.w	r2, r2, #8
 8008510:	619a      	str	r2, [r3, #24]
}
 8008512:	bf00      	nop
 8008514:	3770      	adds	r7, #112	@ 0x70
 8008516:	46bd      	mov	sp, r7
 8008518:	bd80      	pop	{r7, pc}
 800851a:	bf00      	nop
 800851c:	40008000 	.word	0x40008000

08008520 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b09c      	sub	sp, #112	@ 0x70
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800852e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008538:	2b22      	cmp	r3, #34	@ 0x22
 800853a:	f040 80be 	bne.w	80086ba <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008544:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800854c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800854e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008552:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008556:	4013      	ands	r3, r2
 8008558:	b29a      	uxth	r2, r3
 800855a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800855c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008562:	1c9a      	adds	r2, r3, #2
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800856e:	b29b      	uxth	r3, r3
 8008570:	3b01      	subs	r3, #1
 8008572:	b29a      	uxth	r2, r3
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008580:	b29b      	uxth	r3, r3
 8008582:	2b00      	cmp	r3, #0
 8008584:	f040 80a1 	bne.w	80086ca <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800858e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008590:	e853 3f00 	ldrex	r3, [r3]
 8008594:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008596:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008598:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800859c:	667b      	str	r3, [r7, #100]	@ 0x64
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	461a      	mov	r2, r3
 80085a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80085a6:	657b      	str	r3, [r7, #84]	@ 0x54
 80085a8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085aa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80085ac:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80085ae:	e841 2300 	strex	r3, r2, [r1]
 80085b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80085b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d1e6      	bne.n	8008588 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	3308      	adds	r3, #8
 80085c0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085c4:	e853 3f00 	ldrex	r3, [r3]
 80085c8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80085ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085cc:	f023 0301 	bic.w	r3, r3, #1
 80085d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	3308      	adds	r3, #8
 80085d8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80085da:	643a      	str	r2, [r7, #64]	@ 0x40
 80085dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085de:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80085e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80085e2:	e841 2300 	strex	r3, r2, [r1]
 80085e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80085e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d1e5      	bne.n	80085ba <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2220      	movs	r2, #32
 80085f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	2200      	movs	r2, #0
 80085fa:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2200      	movs	r2, #0
 8008600:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4a33      	ldr	r2, [pc, #204]	@ (80086d4 <UART_RxISR_16BIT+0x1b4>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d01f      	beq.n	800864c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	685b      	ldr	r3, [r3, #4]
 8008612:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008616:	2b00      	cmp	r3, #0
 8008618:	d018      	beq.n	800864c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008620:	6a3b      	ldr	r3, [r7, #32]
 8008622:	e853 3f00 	ldrex	r3, [r3]
 8008626:	61fb      	str	r3, [r7, #28]
   return(result);
 8008628:	69fb      	ldr	r3, [r7, #28]
 800862a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800862e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	461a      	mov	r2, r3
 8008636:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008638:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800863a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800863c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800863e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008640:	e841 2300 	strex	r3, r2, [r1]
 8008644:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008648:	2b00      	cmp	r3, #0
 800864a:	d1e6      	bne.n	800861a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008650:	2b01      	cmp	r3, #1
 8008652:	d12e      	bne.n	80086b2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2200      	movs	r2, #0
 8008658:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	e853 3f00 	ldrex	r3, [r3]
 8008666:	60bb      	str	r3, [r7, #8]
   return(result);
 8008668:	68bb      	ldr	r3, [r7, #8]
 800866a:	f023 0310 	bic.w	r3, r3, #16
 800866e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	461a      	mov	r2, r3
 8008676:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008678:	61bb      	str	r3, [r7, #24]
 800867a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800867c:	6979      	ldr	r1, [r7, #20]
 800867e:	69ba      	ldr	r2, [r7, #24]
 8008680:	e841 2300 	strex	r3, r2, [r1]
 8008684:	613b      	str	r3, [r7, #16]
   return(result);
 8008686:	693b      	ldr	r3, [r7, #16]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d1e6      	bne.n	800865a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	69db      	ldr	r3, [r3, #28]
 8008692:	f003 0310 	and.w	r3, r3, #16
 8008696:	2b10      	cmp	r3, #16
 8008698:	d103      	bne.n	80086a2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	2210      	movs	r2, #16
 80086a0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80086a8:	4619      	mov	r1, r3
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f7fa f986 	bl	80029bc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80086b0:	e00b      	b.n	80086ca <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80086b2:	6878      	ldr	r0, [r7, #4]
 80086b4:	f7f8 ff44 	bl	8001540 <HAL_UART_RxCpltCallback>
}
 80086b8:	e007      	b.n	80086ca <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	699a      	ldr	r2, [r3, #24]
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	f042 0208 	orr.w	r2, r2, #8
 80086c8:	619a      	str	r2, [r3, #24]
}
 80086ca:	bf00      	nop
 80086cc:	3770      	adds	r7, #112	@ 0x70
 80086ce:	46bd      	mov	sp, r7
 80086d0:	bd80      	pop	{r7, pc}
 80086d2:	bf00      	nop
 80086d4:	40008000 	.word	0x40008000

080086d8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b0ac      	sub	sp, #176	@ 0xb0
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80086e6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	69db      	ldr	r3, [r3, #28]
 80086f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	689b      	ldr	r3, [r3, #8]
 8008704:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800870e:	2b22      	cmp	r3, #34	@ 0x22
 8008710:	f040 8183 	bne.w	8008a1a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800871a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800871e:	e126      	b.n	800896e <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008726:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800872a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800872e:	b2d9      	uxtb	r1, r3
 8008730:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8008734:	b2da      	uxtb	r2, r3
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800873a:	400a      	ands	r2, r1
 800873c:	b2d2      	uxtb	r2, r2
 800873e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008744:	1c5a      	adds	r2, r3, #1
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008750:	b29b      	uxth	r3, r3
 8008752:	3b01      	subs	r3, #1
 8008754:	b29a      	uxth	r2, r3
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	69db      	ldr	r3, [r3, #28]
 8008762:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008766:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800876a:	f003 0307 	and.w	r3, r3, #7
 800876e:	2b00      	cmp	r3, #0
 8008770:	d053      	beq.n	800881a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008772:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008776:	f003 0301 	and.w	r3, r3, #1
 800877a:	2b00      	cmp	r3, #0
 800877c:	d011      	beq.n	80087a2 <UART_RxISR_8BIT_FIFOEN+0xca>
 800877e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008782:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008786:	2b00      	cmp	r3, #0
 8008788:	d00b      	beq.n	80087a2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	2201      	movs	r2, #1
 8008790:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008798:	f043 0201 	orr.w	r2, r3, #1
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80087a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80087a6:	f003 0302 	and.w	r3, r3, #2
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d011      	beq.n	80087d2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80087ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80087b2:	f003 0301 	and.w	r3, r3, #1
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d00b      	beq.n	80087d2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	2202      	movs	r2, #2
 80087c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087c8:	f043 0204 	orr.w	r2, r3, #4
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80087d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80087d6:	f003 0304 	and.w	r3, r3, #4
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d011      	beq.n	8008802 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80087de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80087e2:	f003 0301 	and.w	r3, r3, #1
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d00b      	beq.n	8008802 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	2204      	movs	r2, #4
 80087f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087f8:	f043 0202 	orr.w	r2, r3, #2
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008808:	2b00      	cmp	r3, #0
 800880a:	d006      	beq.n	800881a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800880c:	6878      	ldr	r0, [r7, #4]
 800880e:	f7fe ff21 	bl	8007654 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2200      	movs	r2, #0
 8008816:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008820:	b29b      	uxth	r3, r3
 8008822:	2b00      	cmp	r3, #0
 8008824:	f040 80a3 	bne.w	800896e <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800882e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008830:	e853 3f00 	ldrex	r3, [r3]
 8008834:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8008836:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008838:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800883c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	461a      	mov	r2, r3
 8008846:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800884a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800884c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800884e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8008850:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008852:	e841 2300 	strex	r3, r2, [r1]
 8008856:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8008858:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800885a:	2b00      	cmp	r3, #0
 800885c:	d1e4      	bne.n	8008828 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	3308      	adds	r3, #8
 8008864:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008866:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008868:	e853 3f00 	ldrex	r3, [r3]
 800886c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800886e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008870:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008874:	f023 0301 	bic.w	r3, r3, #1
 8008878:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	3308      	adds	r3, #8
 8008882:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008886:	66ba      	str	r2, [r7, #104]	@ 0x68
 8008888:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800888a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800888c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800888e:	e841 2300 	strex	r3, r2, [r1]
 8008892:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008894:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008896:	2b00      	cmp	r3, #0
 8008898:	d1e1      	bne.n	800885e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	2220      	movs	r2, #32
 800889e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2200      	movs	r2, #0
 80088a6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2200      	movs	r2, #0
 80088ac:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	4a60      	ldr	r2, [pc, #384]	@ (8008a34 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80088b4:	4293      	cmp	r3, r2
 80088b6:	d021      	beq.n	80088fc <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	685b      	ldr	r3, [r3, #4]
 80088be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d01a      	beq.n	80088fc <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088ce:	e853 3f00 	ldrex	r3, [r3]
 80088d2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80088d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80088d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80088da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	461a      	mov	r2, r3
 80088e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80088e8:	657b      	str	r3, [r7, #84]	@ 0x54
 80088ea:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ec:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80088ee:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80088f0:	e841 2300 	strex	r3, r2, [r1]
 80088f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80088f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d1e4      	bne.n	80088c6 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008900:	2b01      	cmp	r3, #1
 8008902:	d130      	bne.n	8008966 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2200      	movs	r2, #0
 8008908:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008910:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008912:	e853 3f00 	ldrex	r3, [r3]
 8008916:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800891a:	f023 0310 	bic.w	r3, r3, #16
 800891e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	461a      	mov	r2, r3
 8008928:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800892c:	643b      	str	r3, [r7, #64]	@ 0x40
 800892e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008930:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008932:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008934:	e841 2300 	strex	r3, r2, [r1]
 8008938:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800893a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800893c:	2b00      	cmp	r3, #0
 800893e:	d1e4      	bne.n	800890a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	69db      	ldr	r3, [r3, #28]
 8008946:	f003 0310 	and.w	r3, r3, #16
 800894a:	2b10      	cmp	r3, #16
 800894c:	d103      	bne.n	8008956 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	2210      	movs	r2, #16
 8008954:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800895c:	4619      	mov	r1, r3
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f7fa f82c 	bl	80029bc <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008964:	e00e      	b.n	8008984 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	f7f8 fdea 	bl	8001540 <HAL_UART_RxCpltCallback>
        break;
 800896c:	e00a      	b.n	8008984 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800896e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8008972:	2b00      	cmp	r3, #0
 8008974:	d006      	beq.n	8008984 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8008976:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800897a:	f003 0320 	and.w	r3, r3, #32
 800897e:	2b00      	cmp	r3, #0
 8008980:	f47f aece 	bne.w	8008720 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800898a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800898e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008992:	2b00      	cmp	r3, #0
 8008994:	d049      	beq.n	8008a2a <UART_RxISR_8BIT_FIFOEN+0x352>
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800899c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80089a0:	429a      	cmp	r2, r3
 80089a2:	d242      	bcs.n	8008a2a <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	3308      	adds	r3, #8
 80089aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ac:	6a3b      	ldr	r3, [r7, #32]
 80089ae:	e853 3f00 	ldrex	r3, [r3]
 80089b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80089b4:	69fb      	ldr	r3, [r7, #28]
 80089b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80089ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	3308      	adds	r3, #8
 80089c4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80089c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80089ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80089ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80089d0:	e841 2300 	strex	r3, r2, [r1]
 80089d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80089d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d1e3      	bne.n	80089a4 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	4a16      	ldr	r2, [pc, #88]	@ (8008a38 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80089e0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	e853 3f00 	ldrex	r3, [r3]
 80089ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	f043 0320 	orr.w	r3, r3, #32
 80089f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	461a      	mov	r2, r3
 8008a00:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008a04:	61bb      	str	r3, [r7, #24]
 8008a06:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a08:	6979      	ldr	r1, [r7, #20]
 8008a0a:	69ba      	ldr	r2, [r7, #24]
 8008a0c:	e841 2300 	strex	r3, r2, [r1]
 8008a10:	613b      	str	r3, [r7, #16]
   return(result);
 8008a12:	693b      	ldr	r3, [r7, #16]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d1e4      	bne.n	80089e2 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008a18:	e007      	b.n	8008a2a <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	699a      	ldr	r2, [r3, #24]
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f042 0208 	orr.w	r2, r2, #8
 8008a28:	619a      	str	r2, [r3, #24]
}
 8008a2a:	bf00      	nop
 8008a2c:	37b0      	adds	r7, #176	@ 0xb0
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}
 8008a32:	bf00      	nop
 8008a34:	40008000 	.word	0x40008000
 8008a38:	08008369 	.word	0x08008369

08008a3c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b0ae      	sub	sp, #184	@ 0xb8
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008a4a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	69db      	ldr	r3, [r3, #28]
 8008a54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	689b      	ldr	r3, [r3, #8]
 8008a68:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a72:	2b22      	cmp	r3, #34	@ 0x22
 8008a74:	f040 8187 	bne.w	8008d86 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008a7e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008a82:	e12a      	b.n	8008cda <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a8a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8008a96:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8008a9a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8008a9e:	4013      	ands	r3, r2
 8008aa0:	b29a      	uxth	r2, r3
 8008aa2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008aa6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008aac:	1c9a      	adds	r2, r3, #2
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ab8:	b29b      	uxth	r3, r3
 8008aba:	3b01      	subs	r3, #1
 8008abc:	b29a      	uxth	r2, r3
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	69db      	ldr	r3, [r3, #28]
 8008aca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008ace:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008ad2:	f003 0307 	and.w	r3, r3, #7
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d053      	beq.n	8008b82 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008ada:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008ade:	f003 0301 	and.w	r3, r3, #1
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d011      	beq.n	8008b0a <UART_RxISR_16BIT_FIFOEN+0xce>
 8008ae6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008aea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d00b      	beq.n	8008b0a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	2201      	movs	r2, #1
 8008af8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b00:	f043 0201 	orr.w	r2, r3, #1
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b0a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008b0e:	f003 0302 	and.w	r3, r3, #2
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d011      	beq.n	8008b3a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8008b16:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008b1a:	f003 0301 	and.w	r3, r3, #1
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d00b      	beq.n	8008b3a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	2202      	movs	r2, #2
 8008b28:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b30:	f043 0204 	orr.w	r2, r3, #4
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b3a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008b3e:	f003 0304 	and.w	r3, r3, #4
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d011      	beq.n	8008b6a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8008b46:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008b4a:	f003 0301 	and.w	r3, r3, #1
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d00b      	beq.n	8008b6a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	2204      	movs	r2, #4
 8008b58:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b60:	f043 0202 	orr.w	r2, r3, #2
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d006      	beq.n	8008b82 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f7fe fd6d 	bl	8007654 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008b88:	b29b      	uxth	r3, r3
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	f040 80a5 	bne.w	8008cda <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b96:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008b98:	e853 3f00 	ldrex	r3, [r3]
 8008b9c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008b9e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008ba0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ba4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	461a      	mov	r2, r3
 8008bae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008bb2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008bb6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bb8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008bba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008bbe:	e841 2300 	strex	r3, r2, [r1]
 8008bc2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008bc4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d1e2      	bne.n	8008b90 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	3308      	adds	r3, #8
 8008bd0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bd2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008bd4:	e853 3f00 	ldrex	r3, [r3]
 8008bd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008bda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008bdc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008be0:	f023 0301 	bic.w	r3, r3, #1
 8008be4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	3308      	adds	r3, #8
 8008bee:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8008bf2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008bf4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bf6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008bf8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008bfa:	e841 2300 	strex	r3, r2, [r1]
 8008bfe:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008c00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d1e1      	bne.n	8008bca <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2220      	movs	r2, #32
 8008c0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	2200      	movs	r2, #0
 8008c12:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2200      	movs	r2, #0
 8008c18:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	4a60      	ldr	r2, [pc, #384]	@ (8008da0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8008c20:	4293      	cmp	r3, r2
 8008c22:	d021      	beq.n	8008c68 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	685b      	ldr	r3, [r3, #4]
 8008c2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d01a      	beq.n	8008c68 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c3a:	e853 3f00 	ldrex	r3, [r3]
 8008c3e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008c40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c42:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008c46:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	461a      	mov	r2, r3
 8008c50:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008c54:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008c56:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c58:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008c5a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008c5c:	e841 2300 	strex	r3, r2, [r1]
 8008c60:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008c62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d1e4      	bne.n	8008c32 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c6c:	2b01      	cmp	r3, #1
 8008c6e:	d130      	bne.n	8008cd2 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2200      	movs	r2, #0
 8008c74:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c7e:	e853 3f00 	ldrex	r3, [r3]
 8008c82:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008c84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c86:	f023 0310 	bic.w	r3, r3, #16
 8008c8a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	461a      	mov	r2, r3
 8008c94:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008c98:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c9a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c9c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008ca0:	e841 2300 	strex	r3, r2, [r1]
 8008ca4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008ca6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d1e4      	bne.n	8008c76 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	69db      	ldr	r3, [r3, #28]
 8008cb2:	f003 0310 	and.w	r3, r3, #16
 8008cb6:	2b10      	cmp	r3, #16
 8008cb8:	d103      	bne.n	8008cc2 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	2210      	movs	r2, #16
 8008cc0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008cc8:	4619      	mov	r1, r3
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f7f9 fe76 	bl	80029bc <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008cd0:	e00e      	b.n	8008cf0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8008cd2:	6878      	ldr	r0, [r7, #4]
 8008cd4:	f7f8 fc34 	bl	8001540 <HAL_UART_RxCpltCallback>
        break;
 8008cd8:	e00a      	b.n	8008cf0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008cda:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d006      	beq.n	8008cf0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8008ce2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008ce6:	f003 0320 	and.w	r3, r3, #32
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	f47f aeca 	bne.w	8008a84 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008cf6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008cfa:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d049      	beq.n	8008d96 <UART_RxISR_16BIT_FIFOEN+0x35a>
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008d08:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8008d0c:	429a      	cmp	r2, r3
 8008d0e:	d242      	bcs.n	8008d96 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	3308      	adds	r3, #8
 8008d16:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d1a:	e853 3f00 	ldrex	r3, [r3]
 8008d1e:	623b      	str	r3, [r7, #32]
   return(result);
 8008d20:	6a3b      	ldr	r3, [r7, #32]
 8008d22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008d26:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	3308      	adds	r3, #8
 8008d30:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8008d34:	633a      	str	r2, [r7, #48]	@ 0x30
 8008d36:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d38:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d3c:	e841 2300 	strex	r3, r2, [r1]
 8008d40:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d1e3      	bne.n	8008d10 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	4a16      	ldr	r2, [pc, #88]	@ (8008da4 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8008d4c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d54:	693b      	ldr	r3, [r7, #16]
 8008d56:	e853 3f00 	ldrex	r3, [r3]
 8008d5a:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	f043 0320 	orr.w	r3, r3, #32
 8008d62:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	461a      	mov	r2, r3
 8008d6c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008d70:	61fb      	str	r3, [r7, #28]
 8008d72:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d74:	69b9      	ldr	r1, [r7, #24]
 8008d76:	69fa      	ldr	r2, [r7, #28]
 8008d78:	e841 2300 	strex	r3, r2, [r1]
 8008d7c:	617b      	str	r3, [r7, #20]
   return(result);
 8008d7e:	697b      	ldr	r3, [r7, #20]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d1e4      	bne.n	8008d4e <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008d84:	e007      	b.n	8008d96 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	699a      	ldr	r2, [r3, #24]
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f042 0208 	orr.w	r2, r2, #8
 8008d94:	619a      	str	r2, [r3, #24]
}
 8008d96:	bf00      	nop
 8008d98:	37b8      	adds	r7, #184	@ 0xb8
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bd80      	pop	{r7, pc}
 8008d9e:	bf00      	nop
 8008da0:	40008000 	.word	0x40008000
 8008da4:	08008521 	.word	0x08008521

08008da8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008da8:	b480      	push	{r7}
 8008daa:	b083      	sub	sp, #12
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008db0:	bf00      	nop
 8008db2:	370c      	adds	r7, #12
 8008db4:	46bd      	mov	sp, r7
 8008db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dba:	4770      	bx	lr

08008dbc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	b083      	sub	sp, #12
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008dc4:	bf00      	nop
 8008dc6:	370c      	adds	r7, #12
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dce:	4770      	bx	lr

08008dd0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008dd0:	b480      	push	{r7}
 8008dd2:	b083      	sub	sp, #12
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008dd8:	bf00      	nop
 8008dda:	370c      	adds	r7, #12
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de2:	4770      	bx	lr

08008de4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008de4:	b480      	push	{r7}
 8008de6:	b085      	sub	sp, #20
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008df2:	2b01      	cmp	r3, #1
 8008df4:	d101      	bne.n	8008dfa <HAL_UARTEx_DisableFifoMode+0x16>
 8008df6:	2302      	movs	r3, #2
 8008df8:	e027      	b.n	8008e4a <HAL_UARTEx_DisableFifoMode+0x66>
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2201      	movs	r2, #1
 8008dfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2224      	movs	r2, #36	@ 0x24
 8008e06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	681a      	ldr	r2, [r3, #0]
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	f022 0201 	bic.w	r2, r2, #1
 8008e20:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008e28:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	68fa      	ldr	r2, [r7, #12]
 8008e36:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2220      	movs	r2, #32
 8008e3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2200      	movs	r2, #0
 8008e44:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008e48:	2300      	movs	r3, #0
}
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	3714      	adds	r7, #20
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e54:	4770      	bx	lr

08008e56 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008e56:	b580      	push	{r7, lr}
 8008e58:	b084      	sub	sp, #16
 8008e5a:	af00      	add	r7, sp, #0
 8008e5c:	6078      	str	r0, [r7, #4]
 8008e5e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008e66:	2b01      	cmp	r3, #1
 8008e68:	d101      	bne.n	8008e6e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008e6a:	2302      	movs	r3, #2
 8008e6c:	e02d      	b.n	8008eca <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2201      	movs	r2, #1
 8008e72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	2224      	movs	r2, #36	@ 0x24
 8008e7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	681a      	ldr	r2, [r3, #0]
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	f022 0201 	bic.w	r2, r2, #1
 8008e94:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	689b      	ldr	r3, [r3, #8]
 8008e9c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	683a      	ldr	r2, [r7, #0]
 8008ea6:	430a      	orrs	r2, r1
 8008ea8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008eaa:	6878      	ldr	r0, [r7, #4]
 8008eac:	f000 f8a0 	bl	8008ff0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	68fa      	ldr	r2, [r7, #12]
 8008eb6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2220      	movs	r2, #32
 8008ebc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008ec8:	2300      	movs	r3, #0
}
 8008eca:	4618      	mov	r0, r3
 8008ecc:	3710      	adds	r7, #16
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	bd80      	pop	{r7, pc}

08008ed2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008ed2:	b580      	push	{r7, lr}
 8008ed4:	b084      	sub	sp, #16
 8008ed6:	af00      	add	r7, sp, #0
 8008ed8:	6078      	str	r0, [r7, #4]
 8008eda:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008ee2:	2b01      	cmp	r3, #1
 8008ee4:	d101      	bne.n	8008eea <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008ee6:	2302      	movs	r3, #2
 8008ee8:	e02d      	b.n	8008f46 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2201      	movs	r2, #1
 8008eee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2224      	movs	r2, #36	@ 0x24
 8008ef6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	681a      	ldr	r2, [r3, #0]
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	f022 0201 	bic.w	r2, r2, #1
 8008f10:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	689b      	ldr	r3, [r3, #8]
 8008f18:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	683a      	ldr	r2, [r7, #0]
 8008f22:	430a      	orrs	r2, r1
 8008f24:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	f000 f862 	bl	8008ff0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	68fa      	ldr	r2, [r7, #12]
 8008f32:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2220      	movs	r2, #32
 8008f38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2200      	movs	r2, #0
 8008f40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008f44:	2300      	movs	r3, #0
}
 8008f46:	4618      	mov	r0, r3
 8008f48:	3710      	adds	r7, #16
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	bd80      	pop	{r7, pc}

08008f4e <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008f4e:	b580      	push	{r7, lr}
 8008f50:	b08c      	sub	sp, #48	@ 0x30
 8008f52:	af00      	add	r7, sp, #0
 8008f54:	60f8      	str	r0, [r7, #12]
 8008f56:	60b9      	str	r1, [r7, #8]
 8008f58:	4613      	mov	r3, r2
 8008f5a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008f68:	2b20      	cmp	r3, #32
 8008f6a:	d13b      	bne.n	8008fe4 <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d002      	beq.n	8008f78 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 8008f72:	88fb      	ldrh	r3, [r7, #6]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d101      	bne.n	8008f7c <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 8008f78:	2301      	movs	r3, #1
 8008f7a:	e034      	b.n	8008fe6 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	2201      	movs	r2, #1
 8008f80:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	2200      	movs	r2, #0
 8008f86:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 8008f88:	88fb      	ldrh	r3, [r7, #6]
 8008f8a:	461a      	mov	r2, r3
 8008f8c:	68b9      	ldr	r1, [r7, #8]
 8008f8e:	68f8      	ldr	r0, [r7, #12]
 8008f90:	f7ff f820 	bl	8007fd4 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f98:	2b01      	cmp	r3, #1
 8008f9a:	d11d      	bne.n	8008fd8 <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	2210      	movs	r2, #16
 8008fa2:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008faa:	69bb      	ldr	r3, [r7, #24]
 8008fac:	e853 3f00 	ldrex	r3, [r3]
 8008fb0:	617b      	str	r3, [r7, #20]
   return(result);
 8008fb2:	697b      	ldr	r3, [r7, #20]
 8008fb4:	f043 0310 	orr.w	r3, r3, #16
 8008fb8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	461a      	mov	r2, r3
 8008fc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8008fc4:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fc6:	6a39      	ldr	r1, [r7, #32]
 8008fc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fca:	e841 2300 	strex	r3, r2, [r1]
 8008fce:	61fb      	str	r3, [r7, #28]
   return(result);
 8008fd0:	69fb      	ldr	r3, [r7, #28]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d1e6      	bne.n	8008fa4 <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 8008fd6:	e002      	b.n	8008fde <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8008fd8:	2301      	movs	r3, #1
 8008fda:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8008fde:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008fe2:	e000      	b.n	8008fe6 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
  }
  else
  {
    return HAL_BUSY;
 8008fe4:	2302      	movs	r3, #2
  }
}
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	3730      	adds	r7, #48	@ 0x30
 8008fea:	46bd      	mov	sp, r7
 8008fec:	bd80      	pop	{r7, pc}
	...

08008ff0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b085      	sub	sp, #20
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d108      	bne.n	8009012 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2201      	movs	r2, #1
 8009004:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2201      	movs	r2, #1
 800900c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009010:	e031      	b.n	8009076 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009012:	2308      	movs	r3, #8
 8009014:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009016:	2308      	movs	r3, #8
 8009018:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	689b      	ldr	r3, [r3, #8]
 8009020:	0e5b      	lsrs	r3, r3, #25
 8009022:	b2db      	uxtb	r3, r3
 8009024:	f003 0307 	and.w	r3, r3, #7
 8009028:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	689b      	ldr	r3, [r3, #8]
 8009030:	0f5b      	lsrs	r3, r3, #29
 8009032:	b2db      	uxtb	r3, r3
 8009034:	f003 0307 	and.w	r3, r3, #7
 8009038:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800903a:	7bbb      	ldrb	r3, [r7, #14]
 800903c:	7b3a      	ldrb	r2, [r7, #12]
 800903e:	4911      	ldr	r1, [pc, #68]	@ (8009084 <UARTEx_SetNbDataToProcess+0x94>)
 8009040:	5c8a      	ldrb	r2, [r1, r2]
 8009042:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009046:	7b3a      	ldrb	r2, [r7, #12]
 8009048:	490f      	ldr	r1, [pc, #60]	@ (8009088 <UARTEx_SetNbDataToProcess+0x98>)
 800904a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800904c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009050:	b29a      	uxth	r2, r3
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009058:	7bfb      	ldrb	r3, [r7, #15]
 800905a:	7b7a      	ldrb	r2, [r7, #13]
 800905c:	4909      	ldr	r1, [pc, #36]	@ (8009084 <UARTEx_SetNbDataToProcess+0x94>)
 800905e:	5c8a      	ldrb	r2, [r1, r2]
 8009060:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009064:	7b7a      	ldrb	r2, [r7, #13]
 8009066:	4908      	ldr	r1, [pc, #32]	@ (8009088 <UARTEx_SetNbDataToProcess+0x98>)
 8009068:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800906a:	fb93 f3f2 	sdiv	r3, r3, r2
 800906e:	b29a      	uxth	r2, r3
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009076:	bf00      	nop
 8009078:	3714      	adds	r7, #20
 800907a:	46bd      	mov	sp, r7
 800907c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009080:	4770      	bx	lr
 8009082:	bf00      	nop
 8009084:	08010914 	.word	0x08010914
 8009088:	0801091c 	.word	0x0801091c

0800908c <pow>:
 800908c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800908e:	ed2d 8b02 	vpush	{d8}
 8009092:	eeb0 8a40 	vmov.f32	s16, s0
 8009096:	eef0 8a60 	vmov.f32	s17, s1
 800909a:	ec55 4b11 	vmov	r4, r5, d1
 800909e:	f000 f873 	bl	8009188 <__ieee754_pow>
 80090a2:	4622      	mov	r2, r4
 80090a4:	462b      	mov	r3, r5
 80090a6:	4620      	mov	r0, r4
 80090a8:	4629      	mov	r1, r5
 80090aa:	ec57 6b10 	vmov	r6, r7, d0
 80090ae:	f7f7 fd75 	bl	8000b9c <__aeabi_dcmpun>
 80090b2:	2800      	cmp	r0, #0
 80090b4:	d13b      	bne.n	800912e <pow+0xa2>
 80090b6:	ec51 0b18 	vmov	r0, r1, d8
 80090ba:	2200      	movs	r2, #0
 80090bc:	2300      	movs	r3, #0
 80090be:	f7f7 fd3b 	bl	8000b38 <__aeabi_dcmpeq>
 80090c2:	b1b8      	cbz	r0, 80090f4 <pow+0x68>
 80090c4:	2200      	movs	r2, #0
 80090c6:	2300      	movs	r3, #0
 80090c8:	4620      	mov	r0, r4
 80090ca:	4629      	mov	r1, r5
 80090cc:	f7f7 fd34 	bl	8000b38 <__aeabi_dcmpeq>
 80090d0:	2800      	cmp	r0, #0
 80090d2:	d146      	bne.n	8009162 <pow+0xd6>
 80090d4:	ec45 4b10 	vmov	d0, r4, r5
 80090d8:	f000 f848 	bl	800916c <finite>
 80090dc:	b338      	cbz	r0, 800912e <pow+0xa2>
 80090de:	2200      	movs	r2, #0
 80090e0:	2300      	movs	r3, #0
 80090e2:	4620      	mov	r0, r4
 80090e4:	4629      	mov	r1, r5
 80090e6:	f7f7 fd31 	bl	8000b4c <__aeabi_dcmplt>
 80090ea:	b300      	cbz	r0, 800912e <pow+0xa2>
 80090ec:	f001 fb68 	bl	800a7c0 <__errno>
 80090f0:	2322      	movs	r3, #34	@ 0x22
 80090f2:	e01b      	b.n	800912c <pow+0xa0>
 80090f4:	ec47 6b10 	vmov	d0, r6, r7
 80090f8:	f000 f838 	bl	800916c <finite>
 80090fc:	b9e0      	cbnz	r0, 8009138 <pow+0xac>
 80090fe:	eeb0 0a48 	vmov.f32	s0, s16
 8009102:	eef0 0a68 	vmov.f32	s1, s17
 8009106:	f000 f831 	bl	800916c <finite>
 800910a:	b1a8      	cbz	r0, 8009138 <pow+0xac>
 800910c:	ec45 4b10 	vmov	d0, r4, r5
 8009110:	f000 f82c 	bl	800916c <finite>
 8009114:	b180      	cbz	r0, 8009138 <pow+0xac>
 8009116:	4632      	mov	r2, r6
 8009118:	463b      	mov	r3, r7
 800911a:	4630      	mov	r0, r6
 800911c:	4639      	mov	r1, r7
 800911e:	f7f7 fd3d 	bl	8000b9c <__aeabi_dcmpun>
 8009122:	2800      	cmp	r0, #0
 8009124:	d0e2      	beq.n	80090ec <pow+0x60>
 8009126:	f001 fb4b 	bl	800a7c0 <__errno>
 800912a:	2321      	movs	r3, #33	@ 0x21
 800912c:	6003      	str	r3, [r0, #0]
 800912e:	ecbd 8b02 	vpop	{d8}
 8009132:	ec47 6b10 	vmov	d0, r6, r7
 8009136:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009138:	2200      	movs	r2, #0
 800913a:	2300      	movs	r3, #0
 800913c:	4630      	mov	r0, r6
 800913e:	4639      	mov	r1, r7
 8009140:	f7f7 fcfa 	bl	8000b38 <__aeabi_dcmpeq>
 8009144:	2800      	cmp	r0, #0
 8009146:	d0f2      	beq.n	800912e <pow+0xa2>
 8009148:	eeb0 0a48 	vmov.f32	s0, s16
 800914c:	eef0 0a68 	vmov.f32	s1, s17
 8009150:	f000 f80c 	bl	800916c <finite>
 8009154:	2800      	cmp	r0, #0
 8009156:	d0ea      	beq.n	800912e <pow+0xa2>
 8009158:	ec45 4b10 	vmov	d0, r4, r5
 800915c:	f000 f806 	bl	800916c <finite>
 8009160:	e7c3      	b.n	80090ea <pow+0x5e>
 8009162:	4f01      	ldr	r7, [pc, #4]	@ (8009168 <pow+0xdc>)
 8009164:	2600      	movs	r6, #0
 8009166:	e7e2      	b.n	800912e <pow+0xa2>
 8009168:	3ff00000 	.word	0x3ff00000

0800916c <finite>:
 800916c:	b082      	sub	sp, #8
 800916e:	ed8d 0b00 	vstr	d0, [sp]
 8009172:	9801      	ldr	r0, [sp, #4]
 8009174:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8009178:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800917c:	0fc0      	lsrs	r0, r0, #31
 800917e:	b002      	add	sp, #8
 8009180:	4770      	bx	lr
 8009182:	0000      	movs	r0, r0
 8009184:	0000      	movs	r0, r0
	...

08009188 <__ieee754_pow>:
 8009188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800918c:	b091      	sub	sp, #68	@ 0x44
 800918e:	ed8d 1b00 	vstr	d1, [sp]
 8009192:	e9dd 1900 	ldrd	r1, r9, [sp]
 8009196:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800919a:	ea5a 0001 	orrs.w	r0, sl, r1
 800919e:	ec57 6b10 	vmov	r6, r7, d0
 80091a2:	d113      	bne.n	80091cc <__ieee754_pow+0x44>
 80091a4:	19b3      	adds	r3, r6, r6
 80091a6:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 80091aa:	4152      	adcs	r2, r2
 80091ac:	4298      	cmp	r0, r3
 80091ae:	4b98      	ldr	r3, [pc, #608]	@ (8009410 <__ieee754_pow+0x288>)
 80091b0:	4193      	sbcs	r3, r2
 80091b2:	f080 84ea 	bcs.w	8009b8a <__ieee754_pow+0xa02>
 80091b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80091ba:	4630      	mov	r0, r6
 80091bc:	4639      	mov	r1, r7
 80091be:	f7f7 f89d 	bl	80002fc <__adddf3>
 80091c2:	ec41 0b10 	vmov	d0, r0, r1
 80091c6:	b011      	add	sp, #68	@ 0x44
 80091c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091cc:	4a91      	ldr	r2, [pc, #580]	@ (8009414 <__ieee754_pow+0x28c>)
 80091ce:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80091d2:	4590      	cmp	r8, r2
 80091d4:	463d      	mov	r5, r7
 80091d6:	4633      	mov	r3, r6
 80091d8:	d806      	bhi.n	80091e8 <__ieee754_pow+0x60>
 80091da:	d101      	bne.n	80091e0 <__ieee754_pow+0x58>
 80091dc:	2e00      	cmp	r6, #0
 80091de:	d1ea      	bne.n	80091b6 <__ieee754_pow+0x2e>
 80091e0:	4592      	cmp	sl, r2
 80091e2:	d801      	bhi.n	80091e8 <__ieee754_pow+0x60>
 80091e4:	d10e      	bne.n	8009204 <__ieee754_pow+0x7c>
 80091e6:	b169      	cbz	r1, 8009204 <__ieee754_pow+0x7c>
 80091e8:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 80091ec:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 80091f0:	431d      	orrs	r5, r3
 80091f2:	d1e0      	bne.n	80091b6 <__ieee754_pow+0x2e>
 80091f4:	e9dd 3200 	ldrd	r3, r2, [sp]
 80091f8:	18db      	adds	r3, r3, r3
 80091fa:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 80091fe:	4152      	adcs	r2, r2
 8009200:	429d      	cmp	r5, r3
 8009202:	e7d4      	b.n	80091ae <__ieee754_pow+0x26>
 8009204:	2d00      	cmp	r5, #0
 8009206:	46c3      	mov	fp, r8
 8009208:	da3a      	bge.n	8009280 <__ieee754_pow+0xf8>
 800920a:	4a83      	ldr	r2, [pc, #524]	@ (8009418 <__ieee754_pow+0x290>)
 800920c:	4592      	cmp	sl, r2
 800920e:	d84d      	bhi.n	80092ac <__ieee754_pow+0x124>
 8009210:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8009214:	4592      	cmp	sl, r2
 8009216:	f240 84c7 	bls.w	8009ba8 <__ieee754_pow+0xa20>
 800921a:	ea4f 522a 	mov.w	r2, sl, asr #20
 800921e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8009222:	2a14      	cmp	r2, #20
 8009224:	dd0f      	ble.n	8009246 <__ieee754_pow+0xbe>
 8009226:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800922a:	fa21 f402 	lsr.w	r4, r1, r2
 800922e:	fa04 f202 	lsl.w	r2, r4, r2
 8009232:	428a      	cmp	r2, r1
 8009234:	f040 84b8 	bne.w	8009ba8 <__ieee754_pow+0xa20>
 8009238:	f004 0401 	and.w	r4, r4, #1
 800923c:	f1c4 0402 	rsb	r4, r4, #2
 8009240:	2900      	cmp	r1, #0
 8009242:	d158      	bne.n	80092f6 <__ieee754_pow+0x16e>
 8009244:	e00e      	b.n	8009264 <__ieee754_pow+0xdc>
 8009246:	2900      	cmp	r1, #0
 8009248:	d154      	bne.n	80092f4 <__ieee754_pow+0x16c>
 800924a:	f1c2 0214 	rsb	r2, r2, #20
 800924e:	fa4a f402 	asr.w	r4, sl, r2
 8009252:	fa04 f202 	lsl.w	r2, r4, r2
 8009256:	4552      	cmp	r2, sl
 8009258:	f040 84a3 	bne.w	8009ba2 <__ieee754_pow+0xa1a>
 800925c:	f004 0401 	and.w	r4, r4, #1
 8009260:	f1c4 0402 	rsb	r4, r4, #2
 8009264:	4a6d      	ldr	r2, [pc, #436]	@ (800941c <__ieee754_pow+0x294>)
 8009266:	4592      	cmp	sl, r2
 8009268:	d12e      	bne.n	80092c8 <__ieee754_pow+0x140>
 800926a:	f1b9 0f00 	cmp.w	r9, #0
 800926e:	f280 8494 	bge.w	8009b9a <__ieee754_pow+0xa12>
 8009272:	496a      	ldr	r1, [pc, #424]	@ (800941c <__ieee754_pow+0x294>)
 8009274:	4632      	mov	r2, r6
 8009276:	463b      	mov	r3, r7
 8009278:	2000      	movs	r0, #0
 800927a:	f7f7 fb1f 	bl	80008bc <__aeabi_ddiv>
 800927e:	e7a0      	b.n	80091c2 <__ieee754_pow+0x3a>
 8009280:	2400      	movs	r4, #0
 8009282:	bbc1      	cbnz	r1, 80092f6 <__ieee754_pow+0x16e>
 8009284:	4a63      	ldr	r2, [pc, #396]	@ (8009414 <__ieee754_pow+0x28c>)
 8009286:	4592      	cmp	sl, r2
 8009288:	d1ec      	bne.n	8009264 <__ieee754_pow+0xdc>
 800928a:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 800928e:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8009292:	431a      	orrs	r2, r3
 8009294:	f000 8479 	beq.w	8009b8a <__ieee754_pow+0xa02>
 8009298:	4b61      	ldr	r3, [pc, #388]	@ (8009420 <__ieee754_pow+0x298>)
 800929a:	4598      	cmp	r8, r3
 800929c:	d908      	bls.n	80092b0 <__ieee754_pow+0x128>
 800929e:	f1b9 0f00 	cmp.w	r9, #0
 80092a2:	f2c0 8476 	blt.w	8009b92 <__ieee754_pow+0xa0a>
 80092a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80092aa:	e78a      	b.n	80091c2 <__ieee754_pow+0x3a>
 80092ac:	2402      	movs	r4, #2
 80092ae:	e7e8      	b.n	8009282 <__ieee754_pow+0xfa>
 80092b0:	f1b9 0f00 	cmp.w	r9, #0
 80092b4:	f04f 0000 	mov.w	r0, #0
 80092b8:	f04f 0100 	mov.w	r1, #0
 80092bc:	da81      	bge.n	80091c2 <__ieee754_pow+0x3a>
 80092be:	e9dd 0300 	ldrd	r0, r3, [sp]
 80092c2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80092c6:	e77c      	b.n	80091c2 <__ieee754_pow+0x3a>
 80092c8:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 80092cc:	d106      	bne.n	80092dc <__ieee754_pow+0x154>
 80092ce:	4632      	mov	r2, r6
 80092d0:	463b      	mov	r3, r7
 80092d2:	4630      	mov	r0, r6
 80092d4:	4639      	mov	r1, r7
 80092d6:	f7f7 f9c7 	bl	8000668 <__aeabi_dmul>
 80092da:	e772      	b.n	80091c2 <__ieee754_pow+0x3a>
 80092dc:	4a51      	ldr	r2, [pc, #324]	@ (8009424 <__ieee754_pow+0x29c>)
 80092de:	4591      	cmp	r9, r2
 80092e0:	d109      	bne.n	80092f6 <__ieee754_pow+0x16e>
 80092e2:	2d00      	cmp	r5, #0
 80092e4:	db07      	blt.n	80092f6 <__ieee754_pow+0x16e>
 80092e6:	ec47 6b10 	vmov	d0, r6, r7
 80092ea:	b011      	add	sp, #68	@ 0x44
 80092ec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092f0:	f000 bd52 	b.w	8009d98 <__ieee754_sqrt>
 80092f4:	2400      	movs	r4, #0
 80092f6:	ec47 6b10 	vmov	d0, r6, r7
 80092fa:	9302      	str	r3, [sp, #8]
 80092fc:	f000 fc88 	bl	8009c10 <fabs>
 8009300:	9b02      	ldr	r3, [sp, #8]
 8009302:	ec51 0b10 	vmov	r0, r1, d0
 8009306:	bb53      	cbnz	r3, 800935e <__ieee754_pow+0x1d6>
 8009308:	4b44      	ldr	r3, [pc, #272]	@ (800941c <__ieee754_pow+0x294>)
 800930a:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 800930e:	429a      	cmp	r2, r3
 8009310:	d002      	beq.n	8009318 <__ieee754_pow+0x190>
 8009312:	f1b8 0f00 	cmp.w	r8, #0
 8009316:	d122      	bne.n	800935e <__ieee754_pow+0x1d6>
 8009318:	f1b9 0f00 	cmp.w	r9, #0
 800931c:	da05      	bge.n	800932a <__ieee754_pow+0x1a2>
 800931e:	4602      	mov	r2, r0
 8009320:	460b      	mov	r3, r1
 8009322:	2000      	movs	r0, #0
 8009324:	493d      	ldr	r1, [pc, #244]	@ (800941c <__ieee754_pow+0x294>)
 8009326:	f7f7 fac9 	bl	80008bc <__aeabi_ddiv>
 800932a:	2d00      	cmp	r5, #0
 800932c:	f6bf af49 	bge.w	80091c2 <__ieee754_pow+0x3a>
 8009330:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8009334:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8009338:	ea58 0804 	orrs.w	r8, r8, r4
 800933c:	d108      	bne.n	8009350 <__ieee754_pow+0x1c8>
 800933e:	4602      	mov	r2, r0
 8009340:	460b      	mov	r3, r1
 8009342:	4610      	mov	r0, r2
 8009344:	4619      	mov	r1, r3
 8009346:	f7f6 ffd7 	bl	80002f8 <__aeabi_dsub>
 800934a:	4602      	mov	r2, r0
 800934c:	460b      	mov	r3, r1
 800934e:	e794      	b.n	800927a <__ieee754_pow+0xf2>
 8009350:	2c01      	cmp	r4, #1
 8009352:	f47f af36 	bne.w	80091c2 <__ieee754_pow+0x3a>
 8009356:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800935a:	4619      	mov	r1, r3
 800935c:	e731      	b.n	80091c2 <__ieee754_pow+0x3a>
 800935e:	0feb      	lsrs	r3, r5, #31
 8009360:	3b01      	subs	r3, #1
 8009362:	ea53 0204 	orrs.w	r2, r3, r4
 8009366:	d102      	bne.n	800936e <__ieee754_pow+0x1e6>
 8009368:	4632      	mov	r2, r6
 800936a:	463b      	mov	r3, r7
 800936c:	e7e9      	b.n	8009342 <__ieee754_pow+0x1ba>
 800936e:	3c01      	subs	r4, #1
 8009370:	431c      	orrs	r4, r3
 8009372:	d016      	beq.n	80093a2 <__ieee754_pow+0x21a>
 8009374:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8009400 <__ieee754_pow+0x278>
 8009378:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800937c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009380:	f240 8112 	bls.w	80095a8 <__ieee754_pow+0x420>
 8009384:	4b28      	ldr	r3, [pc, #160]	@ (8009428 <__ieee754_pow+0x2a0>)
 8009386:	459a      	cmp	sl, r3
 8009388:	4b25      	ldr	r3, [pc, #148]	@ (8009420 <__ieee754_pow+0x298>)
 800938a:	d916      	bls.n	80093ba <__ieee754_pow+0x232>
 800938c:	4598      	cmp	r8, r3
 800938e:	d80b      	bhi.n	80093a8 <__ieee754_pow+0x220>
 8009390:	f1b9 0f00 	cmp.w	r9, #0
 8009394:	da0b      	bge.n	80093ae <__ieee754_pow+0x226>
 8009396:	2000      	movs	r0, #0
 8009398:	b011      	add	sp, #68	@ 0x44
 800939a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800939e:	f000 bcf3 	b.w	8009d88 <__math_oflow>
 80093a2:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8009408 <__ieee754_pow+0x280>
 80093a6:	e7e7      	b.n	8009378 <__ieee754_pow+0x1f0>
 80093a8:	f1b9 0f00 	cmp.w	r9, #0
 80093ac:	dcf3      	bgt.n	8009396 <__ieee754_pow+0x20e>
 80093ae:	2000      	movs	r0, #0
 80093b0:	b011      	add	sp, #68	@ 0x44
 80093b2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093b6:	f000 bcdf 	b.w	8009d78 <__math_uflow>
 80093ba:	4598      	cmp	r8, r3
 80093bc:	d20c      	bcs.n	80093d8 <__ieee754_pow+0x250>
 80093be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093c2:	2200      	movs	r2, #0
 80093c4:	2300      	movs	r3, #0
 80093c6:	f7f7 fbc1 	bl	8000b4c <__aeabi_dcmplt>
 80093ca:	3800      	subs	r0, #0
 80093cc:	bf18      	it	ne
 80093ce:	2001      	movne	r0, #1
 80093d0:	f1b9 0f00 	cmp.w	r9, #0
 80093d4:	daec      	bge.n	80093b0 <__ieee754_pow+0x228>
 80093d6:	e7df      	b.n	8009398 <__ieee754_pow+0x210>
 80093d8:	4b10      	ldr	r3, [pc, #64]	@ (800941c <__ieee754_pow+0x294>)
 80093da:	4598      	cmp	r8, r3
 80093dc:	f04f 0200 	mov.w	r2, #0
 80093e0:	d924      	bls.n	800942c <__ieee754_pow+0x2a4>
 80093e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093e6:	2300      	movs	r3, #0
 80093e8:	f7f7 fbb0 	bl	8000b4c <__aeabi_dcmplt>
 80093ec:	3800      	subs	r0, #0
 80093ee:	bf18      	it	ne
 80093f0:	2001      	movne	r0, #1
 80093f2:	f1b9 0f00 	cmp.w	r9, #0
 80093f6:	dccf      	bgt.n	8009398 <__ieee754_pow+0x210>
 80093f8:	e7da      	b.n	80093b0 <__ieee754_pow+0x228>
 80093fa:	bf00      	nop
 80093fc:	f3af 8000 	nop.w
 8009400:	00000000 	.word	0x00000000
 8009404:	3ff00000 	.word	0x3ff00000
 8009408:	00000000 	.word	0x00000000
 800940c:	bff00000 	.word	0xbff00000
 8009410:	fff00000 	.word	0xfff00000
 8009414:	7ff00000 	.word	0x7ff00000
 8009418:	433fffff 	.word	0x433fffff
 800941c:	3ff00000 	.word	0x3ff00000
 8009420:	3fefffff 	.word	0x3fefffff
 8009424:	3fe00000 	.word	0x3fe00000
 8009428:	43f00000 	.word	0x43f00000
 800942c:	4b5a      	ldr	r3, [pc, #360]	@ (8009598 <__ieee754_pow+0x410>)
 800942e:	f7f6 ff63 	bl	80002f8 <__aeabi_dsub>
 8009432:	a351      	add	r3, pc, #324	@ (adr r3, 8009578 <__ieee754_pow+0x3f0>)
 8009434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009438:	4604      	mov	r4, r0
 800943a:	460d      	mov	r5, r1
 800943c:	f7f7 f914 	bl	8000668 <__aeabi_dmul>
 8009440:	a34f      	add	r3, pc, #316	@ (adr r3, 8009580 <__ieee754_pow+0x3f8>)
 8009442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009446:	4606      	mov	r6, r0
 8009448:	460f      	mov	r7, r1
 800944a:	4620      	mov	r0, r4
 800944c:	4629      	mov	r1, r5
 800944e:	f7f7 f90b 	bl	8000668 <__aeabi_dmul>
 8009452:	4b52      	ldr	r3, [pc, #328]	@ (800959c <__ieee754_pow+0x414>)
 8009454:	4682      	mov	sl, r0
 8009456:	468b      	mov	fp, r1
 8009458:	2200      	movs	r2, #0
 800945a:	4620      	mov	r0, r4
 800945c:	4629      	mov	r1, r5
 800945e:	f7f7 f903 	bl	8000668 <__aeabi_dmul>
 8009462:	4602      	mov	r2, r0
 8009464:	460b      	mov	r3, r1
 8009466:	a148      	add	r1, pc, #288	@ (adr r1, 8009588 <__ieee754_pow+0x400>)
 8009468:	e9d1 0100 	ldrd	r0, r1, [r1]
 800946c:	f7f6 ff44 	bl	80002f8 <__aeabi_dsub>
 8009470:	4622      	mov	r2, r4
 8009472:	462b      	mov	r3, r5
 8009474:	f7f7 f8f8 	bl	8000668 <__aeabi_dmul>
 8009478:	4602      	mov	r2, r0
 800947a:	460b      	mov	r3, r1
 800947c:	2000      	movs	r0, #0
 800947e:	4948      	ldr	r1, [pc, #288]	@ (80095a0 <__ieee754_pow+0x418>)
 8009480:	f7f6 ff3a 	bl	80002f8 <__aeabi_dsub>
 8009484:	4622      	mov	r2, r4
 8009486:	4680      	mov	r8, r0
 8009488:	4689      	mov	r9, r1
 800948a:	462b      	mov	r3, r5
 800948c:	4620      	mov	r0, r4
 800948e:	4629      	mov	r1, r5
 8009490:	f7f7 f8ea 	bl	8000668 <__aeabi_dmul>
 8009494:	4602      	mov	r2, r0
 8009496:	460b      	mov	r3, r1
 8009498:	4640      	mov	r0, r8
 800949a:	4649      	mov	r1, r9
 800949c:	f7f7 f8e4 	bl	8000668 <__aeabi_dmul>
 80094a0:	a33b      	add	r3, pc, #236	@ (adr r3, 8009590 <__ieee754_pow+0x408>)
 80094a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a6:	f7f7 f8df 	bl	8000668 <__aeabi_dmul>
 80094aa:	4602      	mov	r2, r0
 80094ac:	460b      	mov	r3, r1
 80094ae:	4650      	mov	r0, sl
 80094b0:	4659      	mov	r1, fp
 80094b2:	f7f6 ff21 	bl	80002f8 <__aeabi_dsub>
 80094b6:	4602      	mov	r2, r0
 80094b8:	460b      	mov	r3, r1
 80094ba:	4680      	mov	r8, r0
 80094bc:	4689      	mov	r9, r1
 80094be:	4630      	mov	r0, r6
 80094c0:	4639      	mov	r1, r7
 80094c2:	f7f6 ff1b 	bl	80002fc <__adddf3>
 80094c6:	2400      	movs	r4, #0
 80094c8:	4632      	mov	r2, r6
 80094ca:	463b      	mov	r3, r7
 80094cc:	4620      	mov	r0, r4
 80094ce:	460d      	mov	r5, r1
 80094d0:	f7f6 ff12 	bl	80002f8 <__aeabi_dsub>
 80094d4:	4602      	mov	r2, r0
 80094d6:	460b      	mov	r3, r1
 80094d8:	4640      	mov	r0, r8
 80094da:	4649      	mov	r1, r9
 80094dc:	f7f6 ff0c 	bl	80002f8 <__aeabi_dsub>
 80094e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80094e4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80094e8:	2300      	movs	r3, #0
 80094ea:	9304      	str	r3, [sp, #16]
 80094ec:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80094f0:	4606      	mov	r6, r0
 80094f2:	460f      	mov	r7, r1
 80094f4:	4652      	mov	r2, sl
 80094f6:	465b      	mov	r3, fp
 80094f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80094fc:	f7f6 fefc 	bl	80002f8 <__aeabi_dsub>
 8009500:	4622      	mov	r2, r4
 8009502:	462b      	mov	r3, r5
 8009504:	f7f7 f8b0 	bl	8000668 <__aeabi_dmul>
 8009508:	e9dd 2300 	ldrd	r2, r3, [sp]
 800950c:	4680      	mov	r8, r0
 800950e:	4689      	mov	r9, r1
 8009510:	4630      	mov	r0, r6
 8009512:	4639      	mov	r1, r7
 8009514:	f7f7 f8a8 	bl	8000668 <__aeabi_dmul>
 8009518:	4602      	mov	r2, r0
 800951a:	460b      	mov	r3, r1
 800951c:	4640      	mov	r0, r8
 800951e:	4649      	mov	r1, r9
 8009520:	f7f6 feec 	bl	80002fc <__adddf3>
 8009524:	4652      	mov	r2, sl
 8009526:	465b      	mov	r3, fp
 8009528:	4606      	mov	r6, r0
 800952a:	460f      	mov	r7, r1
 800952c:	4620      	mov	r0, r4
 800952e:	4629      	mov	r1, r5
 8009530:	f7f7 f89a 	bl	8000668 <__aeabi_dmul>
 8009534:	460b      	mov	r3, r1
 8009536:	4602      	mov	r2, r0
 8009538:	4680      	mov	r8, r0
 800953a:	4689      	mov	r9, r1
 800953c:	4630      	mov	r0, r6
 800953e:	4639      	mov	r1, r7
 8009540:	f7f6 fedc 	bl	80002fc <__adddf3>
 8009544:	4b17      	ldr	r3, [pc, #92]	@ (80095a4 <__ieee754_pow+0x41c>)
 8009546:	4299      	cmp	r1, r3
 8009548:	4604      	mov	r4, r0
 800954a:	460d      	mov	r5, r1
 800954c:	468a      	mov	sl, r1
 800954e:	468b      	mov	fp, r1
 8009550:	f340 82ef 	ble.w	8009b32 <__ieee754_pow+0x9aa>
 8009554:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8009558:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800955c:	4303      	orrs	r3, r0
 800955e:	f000 81e8 	beq.w	8009932 <__ieee754_pow+0x7aa>
 8009562:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009566:	2200      	movs	r2, #0
 8009568:	2300      	movs	r3, #0
 800956a:	f7f7 faef 	bl	8000b4c <__aeabi_dcmplt>
 800956e:	3800      	subs	r0, #0
 8009570:	bf18      	it	ne
 8009572:	2001      	movne	r0, #1
 8009574:	e710      	b.n	8009398 <__ieee754_pow+0x210>
 8009576:	bf00      	nop
 8009578:	60000000 	.word	0x60000000
 800957c:	3ff71547 	.word	0x3ff71547
 8009580:	f85ddf44 	.word	0xf85ddf44
 8009584:	3e54ae0b 	.word	0x3e54ae0b
 8009588:	55555555 	.word	0x55555555
 800958c:	3fd55555 	.word	0x3fd55555
 8009590:	652b82fe 	.word	0x652b82fe
 8009594:	3ff71547 	.word	0x3ff71547
 8009598:	3ff00000 	.word	0x3ff00000
 800959c:	3fd00000 	.word	0x3fd00000
 80095a0:	3fe00000 	.word	0x3fe00000
 80095a4:	408fffff 	.word	0x408fffff
 80095a8:	4bd5      	ldr	r3, [pc, #852]	@ (8009900 <__ieee754_pow+0x778>)
 80095aa:	402b      	ands	r3, r5
 80095ac:	2200      	movs	r2, #0
 80095ae:	b92b      	cbnz	r3, 80095bc <__ieee754_pow+0x434>
 80095b0:	4bd4      	ldr	r3, [pc, #848]	@ (8009904 <__ieee754_pow+0x77c>)
 80095b2:	f7f7 f859 	bl	8000668 <__aeabi_dmul>
 80095b6:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 80095ba:	468b      	mov	fp, r1
 80095bc:	ea4f 532b 	mov.w	r3, fp, asr #20
 80095c0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80095c4:	4413      	add	r3, r2
 80095c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80095c8:	4bcf      	ldr	r3, [pc, #828]	@ (8009908 <__ieee754_pow+0x780>)
 80095ca:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 80095ce:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 80095d2:	459b      	cmp	fp, r3
 80095d4:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80095d8:	dd08      	ble.n	80095ec <__ieee754_pow+0x464>
 80095da:	4bcc      	ldr	r3, [pc, #816]	@ (800990c <__ieee754_pow+0x784>)
 80095dc:	459b      	cmp	fp, r3
 80095de:	f340 81a5 	ble.w	800992c <__ieee754_pow+0x7a4>
 80095e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80095e4:	3301      	adds	r3, #1
 80095e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80095e8:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80095ec:	f04f 0a00 	mov.w	sl, #0
 80095f0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80095f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80095f6:	4bc6      	ldr	r3, [pc, #792]	@ (8009910 <__ieee754_pow+0x788>)
 80095f8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80095fc:	ed93 7b00 	vldr	d7, [r3]
 8009600:	4629      	mov	r1, r5
 8009602:	ec53 2b17 	vmov	r2, r3, d7
 8009606:	ed8d 7b06 	vstr	d7, [sp, #24]
 800960a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800960e:	f7f6 fe73 	bl	80002f8 <__aeabi_dsub>
 8009612:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009616:	4606      	mov	r6, r0
 8009618:	460f      	mov	r7, r1
 800961a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800961e:	f7f6 fe6d 	bl	80002fc <__adddf3>
 8009622:	4602      	mov	r2, r0
 8009624:	460b      	mov	r3, r1
 8009626:	2000      	movs	r0, #0
 8009628:	49ba      	ldr	r1, [pc, #744]	@ (8009914 <__ieee754_pow+0x78c>)
 800962a:	f7f7 f947 	bl	80008bc <__aeabi_ddiv>
 800962e:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8009632:	4602      	mov	r2, r0
 8009634:	460b      	mov	r3, r1
 8009636:	4630      	mov	r0, r6
 8009638:	4639      	mov	r1, r7
 800963a:	f7f7 f815 	bl	8000668 <__aeabi_dmul>
 800963e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009642:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8009646:	106d      	asrs	r5, r5, #1
 8009648:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800964c:	f04f 0b00 	mov.w	fp, #0
 8009650:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8009654:	4661      	mov	r1, ip
 8009656:	2200      	movs	r2, #0
 8009658:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800965c:	4658      	mov	r0, fp
 800965e:	46e1      	mov	r9, ip
 8009660:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8009664:	4614      	mov	r4, r2
 8009666:	461d      	mov	r5, r3
 8009668:	f7f6 fffe 	bl	8000668 <__aeabi_dmul>
 800966c:	4602      	mov	r2, r0
 800966e:	460b      	mov	r3, r1
 8009670:	4630      	mov	r0, r6
 8009672:	4639      	mov	r1, r7
 8009674:	f7f6 fe40 	bl	80002f8 <__aeabi_dsub>
 8009678:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800967c:	4606      	mov	r6, r0
 800967e:	460f      	mov	r7, r1
 8009680:	4620      	mov	r0, r4
 8009682:	4629      	mov	r1, r5
 8009684:	f7f6 fe38 	bl	80002f8 <__aeabi_dsub>
 8009688:	4602      	mov	r2, r0
 800968a:	460b      	mov	r3, r1
 800968c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009690:	f7f6 fe32 	bl	80002f8 <__aeabi_dsub>
 8009694:	465a      	mov	r2, fp
 8009696:	464b      	mov	r3, r9
 8009698:	f7f6 ffe6 	bl	8000668 <__aeabi_dmul>
 800969c:	4602      	mov	r2, r0
 800969e:	460b      	mov	r3, r1
 80096a0:	4630      	mov	r0, r6
 80096a2:	4639      	mov	r1, r7
 80096a4:	f7f6 fe28 	bl	80002f8 <__aeabi_dsub>
 80096a8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80096ac:	f7f6 ffdc 	bl	8000668 <__aeabi_dmul>
 80096b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80096b4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80096b8:	4610      	mov	r0, r2
 80096ba:	4619      	mov	r1, r3
 80096bc:	f7f6 ffd4 	bl	8000668 <__aeabi_dmul>
 80096c0:	a37d      	add	r3, pc, #500	@ (adr r3, 80098b8 <__ieee754_pow+0x730>)
 80096c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096c6:	4604      	mov	r4, r0
 80096c8:	460d      	mov	r5, r1
 80096ca:	f7f6 ffcd 	bl	8000668 <__aeabi_dmul>
 80096ce:	a37c      	add	r3, pc, #496	@ (adr r3, 80098c0 <__ieee754_pow+0x738>)
 80096d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096d4:	f7f6 fe12 	bl	80002fc <__adddf3>
 80096d8:	4622      	mov	r2, r4
 80096da:	462b      	mov	r3, r5
 80096dc:	f7f6 ffc4 	bl	8000668 <__aeabi_dmul>
 80096e0:	a379      	add	r3, pc, #484	@ (adr r3, 80098c8 <__ieee754_pow+0x740>)
 80096e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096e6:	f7f6 fe09 	bl	80002fc <__adddf3>
 80096ea:	4622      	mov	r2, r4
 80096ec:	462b      	mov	r3, r5
 80096ee:	f7f6 ffbb 	bl	8000668 <__aeabi_dmul>
 80096f2:	a377      	add	r3, pc, #476	@ (adr r3, 80098d0 <__ieee754_pow+0x748>)
 80096f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096f8:	f7f6 fe00 	bl	80002fc <__adddf3>
 80096fc:	4622      	mov	r2, r4
 80096fe:	462b      	mov	r3, r5
 8009700:	f7f6 ffb2 	bl	8000668 <__aeabi_dmul>
 8009704:	a374      	add	r3, pc, #464	@ (adr r3, 80098d8 <__ieee754_pow+0x750>)
 8009706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800970a:	f7f6 fdf7 	bl	80002fc <__adddf3>
 800970e:	4622      	mov	r2, r4
 8009710:	462b      	mov	r3, r5
 8009712:	f7f6 ffa9 	bl	8000668 <__aeabi_dmul>
 8009716:	a372      	add	r3, pc, #456	@ (adr r3, 80098e0 <__ieee754_pow+0x758>)
 8009718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800971c:	f7f6 fdee 	bl	80002fc <__adddf3>
 8009720:	4622      	mov	r2, r4
 8009722:	4606      	mov	r6, r0
 8009724:	460f      	mov	r7, r1
 8009726:	462b      	mov	r3, r5
 8009728:	4620      	mov	r0, r4
 800972a:	4629      	mov	r1, r5
 800972c:	f7f6 ff9c 	bl	8000668 <__aeabi_dmul>
 8009730:	4602      	mov	r2, r0
 8009732:	460b      	mov	r3, r1
 8009734:	4630      	mov	r0, r6
 8009736:	4639      	mov	r1, r7
 8009738:	f7f6 ff96 	bl	8000668 <__aeabi_dmul>
 800973c:	465a      	mov	r2, fp
 800973e:	4604      	mov	r4, r0
 8009740:	460d      	mov	r5, r1
 8009742:	464b      	mov	r3, r9
 8009744:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009748:	f7f6 fdd8 	bl	80002fc <__adddf3>
 800974c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009750:	f7f6 ff8a 	bl	8000668 <__aeabi_dmul>
 8009754:	4622      	mov	r2, r4
 8009756:	462b      	mov	r3, r5
 8009758:	f7f6 fdd0 	bl	80002fc <__adddf3>
 800975c:	465a      	mov	r2, fp
 800975e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009762:	464b      	mov	r3, r9
 8009764:	4658      	mov	r0, fp
 8009766:	4649      	mov	r1, r9
 8009768:	f7f6 ff7e 	bl	8000668 <__aeabi_dmul>
 800976c:	4b6a      	ldr	r3, [pc, #424]	@ (8009918 <__ieee754_pow+0x790>)
 800976e:	2200      	movs	r2, #0
 8009770:	4606      	mov	r6, r0
 8009772:	460f      	mov	r7, r1
 8009774:	f7f6 fdc2 	bl	80002fc <__adddf3>
 8009778:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800977c:	f7f6 fdbe 	bl	80002fc <__adddf3>
 8009780:	46d8      	mov	r8, fp
 8009782:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8009786:	460d      	mov	r5, r1
 8009788:	465a      	mov	r2, fp
 800978a:	460b      	mov	r3, r1
 800978c:	4640      	mov	r0, r8
 800978e:	4649      	mov	r1, r9
 8009790:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8009794:	f7f6 ff68 	bl	8000668 <__aeabi_dmul>
 8009798:	465c      	mov	r4, fp
 800979a:	4680      	mov	r8, r0
 800979c:	4689      	mov	r9, r1
 800979e:	4b5e      	ldr	r3, [pc, #376]	@ (8009918 <__ieee754_pow+0x790>)
 80097a0:	2200      	movs	r2, #0
 80097a2:	4620      	mov	r0, r4
 80097a4:	4629      	mov	r1, r5
 80097a6:	f7f6 fda7 	bl	80002f8 <__aeabi_dsub>
 80097aa:	4632      	mov	r2, r6
 80097ac:	463b      	mov	r3, r7
 80097ae:	f7f6 fda3 	bl	80002f8 <__aeabi_dsub>
 80097b2:	4602      	mov	r2, r0
 80097b4:	460b      	mov	r3, r1
 80097b6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80097ba:	f7f6 fd9d 	bl	80002f8 <__aeabi_dsub>
 80097be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80097c2:	f7f6 ff51 	bl	8000668 <__aeabi_dmul>
 80097c6:	4622      	mov	r2, r4
 80097c8:	4606      	mov	r6, r0
 80097ca:	460f      	mov	r7, r1
 80097cc:	462b      	mov	r3, r5
 80097ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80097d2:	f7f6 ff49 	bl	8000668 <__aeabi_dmul>
 80097d6:	4602      	mov	r2, r0
 80097d8:	460b      	mov	r3, r1
 80097da:	4630      	mov	r0, r6
 80097dc:	4639      	mov	r1, r7
 80097de:	f7f6 fd8d 	bl	80002fc <__adddf3>
 80097e2:	4606      	mov	r6, r0
 80097e4:	460f      	mov	r7, r1
 80097e6:	4602      	mov	r2, r0
 80097e8:	460b      	mov	r3, r1
 80097ea:	4640      	mov	r0, r8
 80097ec:	4649      	mov	r1, r9
 80097ee:	f7f6 fd85 	bl	80002fc <__adddf3>
 80097f2:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 80097f6:	a33c      	add	r3, pc, #240	@ (adr r3, 80098e8 <__ieee754_pow+0x760>)
 80097f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097fc:	4658      	mov	r0, fp
 80097fe:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8009802:	460d      	mov	r5, r1
 8009804:	f7f6 ff30 	bl	8000668 <__aeabi_dmul>
 8009808:	465c      	mov	r4, fp
 800980a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800980e:	4642      	mov	r2, r8
 8009810:	464b      	mov	r3, r9
 8009812:	4620      	mov	r0, r4
 8009814:	4629      	mov	r1, r5
 8009816:	f7f6 fd6f 	bl	80002f8 <__aeabi_dsub>
 800981a:	4602      	mov	r2, r0
 800981c:	460b      	mov	r3, r1
 800981e:	4630      	mov	r0, r6
 8009820:	4639      	mov	r1, r7
 8009822:	f7f6 fd69 	bl	80002f8 <__aeabi_dsub>
 8009826:	a332      	add	r3, pc, #200	@ (adr r3, 80098f0 <__ieee754_pow+0x768>)
 8009828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800982c:	f7f6 ff1c 	bl	8000668 <__aeabi_dmul>
 8009830:	a331      	add	r3, pc, #196	@ (adr r3, 80098f8 <__ieee754_pow+0x770>)
 8009832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009836:	4606      	mov	r6, r0
 8009838:	460f      	mov	r7, r1
 800983a:	4620      	mov	r0, r4
 800983c:	4629      	mov	r1, r5
 800983e:	f7f6 ff13 	bl	8000668 <__aeabi_dmul>
 8009842:	4602      	mov	r2, r0
 8009844:	460b      	mov	r3, r1
 8009846:	4630      	mov	r0, r6
 8009848:	4639      	mov	r1, r7
 800984a:	f7f6 fd57 	bl	80002fc <__adddf3>
 800984e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009850:	4b32      	ldr	r3, [pc, #200]	@ (800991c <__ieee754_pow+0x794>)
 8009852:	4413      	add	r3, r2
 8009854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009858:	f7f6 fd50 	bl	80002fc <__adddf3>
 800985c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009860:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009862:	f7f6 fe97 	bl	8000594 <__aeabi_i2d>
 8009866:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009868:	4b2d      	ldr	r3, [pc, #180]	@ (8009920 <__ieee754_pow+0x798>)
 800986a:	4413      	add	r3, r2
 800986c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009870:	4606      	mov	r6, r0
 8009872:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009876:	460f      	mov	r7, r1
 8009878:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800987c:	f7f6 fd3e 	bl	80002fc <__adddf3>
 8009880:	4642      	mov	r2, r8
 8009882:	464b      	mov	r3, r9
 8009884:	f7f6 fd3a 	bl	80002fc <__adddf3>
 8009888:	4632      	mov	r2, r6
 800988a:	463b      	mov	r3, r7
 800988c:	f7f6 fd36 	bl	80002fc <__adddf3>
 8009890:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8009894:	4632      	mov	r2, r6
 8009896:	463b      	mov	r3, r7
 8009898:	4658      	mov	r0, fp
 800989a:	460d      	mov	r5, r1
 800989c:	f7f6 fd2c 	bl	80002f8 <__aeabi_dsub>
 80098a0:	4642      	mov	r2, r8
 80098a2:	464b      	mov	r3, r9
 80098a4:	f7f6 fd28 	bl	80002f8 <__aeabi_dsub>
 80098a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80098ac:	f7f6 fd24 	bl	80002f8 <__aeabi_dsub>
 80098b0:	465c      	mov	r4, fp
 80098b2:	4602      	mov	r2, r0
 80098b4:	e036      	b.n	8009924 <__ieee754_pow+0x79c>
 80098b6:	bf00      	nop
 80098b8:	4a454eef 	.word	0x4a454eef
 80098bc:	3fca7e28 	.word	0x3fca7e28
 80098c0:	93c9db65 	.word	0x93c9db65
 80098c4:	3fcd864a 	.word	0x3fcd864a
 80098c8:	a91d4101 	.word	0xa91d4101
 80098cc:	3fd17460 	.word	0x3fd17460
 80098d0:	518f264d 	.word	0x518f264d
 80098d4:	3fd55555 	.word	0x3fd55555
 80098d8:	db6fabff 	.word	0xdb6fabff
 80098dc:	3fdb6db6 	.word	0x3fdb6db6
 80098e0:	33333303 	.word	0x33333303
 80098e4:	3fe33333 	.word	0x3fe33333
 80098e8:	e0000000 	.word	0xe0000000
 80098ec:	3feec709 	.word	0x3feec709
 80098f0:	dc3a03fd 	.word	0xdc3a03fd
 80098f4:	3feec709 	.word	0x3feec709
 80098f8:	145b01f5 	.word	0x145b01f5
 80098fc:	be3e2fe0 	.word	0xbe3e2fe0
 8009900:	7ff00000 	.word	0x7ff00000
 8009904:	43400000 	.word	0x43400000
 8009908:	0003988e 	.word	0x0003988e
 800990c:	000bb679 	.word	0x000bb679
 8009910:	08010948 	.word	0x08010948
 8009914:	3ff00000 	.word	0x3ff00000
 8009918:	40080000 	.word	0x40080000
 800991c:	08010928 	.word	0x08010928
 8009920:	08010938 	.word	0x08010938
 8009924:	460b      	mov	r3, r1
 8009926:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800992a:	e5d7      	b.n	80094dc <__ieee754_pow+0x354>
 800992c:	f04f 0a01 	mov.w	sl, #1
 8009930:	e65e      	b.n	80095f0 <__ieee754_pow+0x468>
 8009932:	a3b4      	add	r3, pc, #720	@ (adr r3, 8009c04 <__ieee754_pow+0xa7c>)
 8009934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009938:	4630      	mov	r0, r6
 800993a:	4639      	mov	r1, r7
 800993c:	f7f6 fcde 	bl	80002fc <__adddf3>
 8009940:	4642      	mov	r2, r8
 8009942:	e9cd 0100 	strd	r0, r1, [sp]
 8009946:	464b      	mov	r3, r9
 8009948:	4620      	mov	r0, r4
 800994a:	4629      	mov	r1, r5
 800994c:	f7f6 fcd4 	bl	80002f8 <__aeabi_dsub>
 8009950:	4602      	mov	r2, r0
 8009952:	460b      	mov	r3, r1
 8009954:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009958:	f7f7 f916 	bl	8000b88 <__aeabi_dcmpgt>
 800995c:	2800      	cmp	r0, #0
 800995e:	f47f ae00 	bne.w	8009562 <__ieee754_pow+0x3da>
 8009962:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8009966:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800996a:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 800996e:	fa43 fa0a 	asr.w	sl, r3, sl
 8009972:	44da      	add	sl, fp
 8009974:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8009978:	489d      	ldr	r0, [pc, #628]	@ (8009bf0 <__ieee754_pow+0xa68>)
 800997a:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800997e:	4108      	asrs	r0, r1
 8009980:	ea00 030a 	and.w	r3, r0, sl
 8009984:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8009988:	f1c1 0114 	rsb	r1, r1, #20
 800998c:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8009990:	fa4a fa01 	asr.w	sl, sl, r1
 8009994:	f1bb 0f00 	cmp.w	fp, #0
 8009998:	4640      	mov	r0, r8
 800999a:	4649      	mov	r1, r9
 800999c:	f04f 0200 	mov.w	r2, #0
 80099a0:	bfb8      	it	lt
 80099a2:	f1ca 0a00 	rsblt	sl, sl, #0
 80099a6:	f7f6 fca7 	bl	80002f8 <__aeabi_dsub>
 80099aa:	4680      	mov	r8, r0
 80099ac:	4689      	mov	r9, r1
 80099ae:	4632      	mov	r2, r6
 80099b0:	463b      	mov	r3, r7
 80099b2:	4640      	mov	r0, r8
 80099b4:	4649      	mov	r1, r9
 80099b6:	f7f6 fca1 	bl	80002fc <__adddf3>
 80099ba:	2400      	movs	r4, #0
 80099bc:	a37c      	add	r3, pc, #496	@ (adr r3, 8009bb0 <__ieee754_pow+0xa28>)
 80099be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099c2:	4620      	mov	r0, r4
 80099c4:	460d      	mov	r5, r1
 80099c6:	f7f6 fe4f 	bl	8000668 <__aeabi_dmul>
 80099ca:	4642      	mov	r2, r8
 80099cc:	e9cd 0100 	strd	r0, r1, [sp]
 80099d0:	464b      	mov	r3, r9
 80099d2:	4620      	mov	r0, r4
 80099d4:	4629      	mov	r1, r5
 80099d6:	f7f6 fc8f 	bl	80002f8 <__aeabi_dsub>
 80099da:	4602      	mov	r2, r0
 80099dc:	460b      	mov	r3, r1
 80099de:	4630      	mov	r0, r6
 80099e0:	4639      	mov	r1, r7
 80099e2:	f7f6 fc89 	bl	80002f8 <__aeabi_dsub>
 80099e6:	a374      	add	r3, pc, #464	@ (adr r3, 8009bb8 <__ieee754_pow+0xa30>)
 80099e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ec:	f7f6 fe3c 	bl	8000668 <__aeabi_dmul>
 80099f0:	a373      	add	r3, pc, #460	@ (adr r3, 8009bc0 <__ieee754_pow+0xa38>)
 80099f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f6:	4680      	mov	r8, r0
 80099f8:	4689      	mov	r9, r1
 80099fa:	4620      	mov	r0, r4
 80099fc:	4629      	mov	r1, r5
 80099fe:	f7f6 fe33 	bl	8000668 <__aeabi_dmul>
 8009a02:	4602      	mov	r2, r0
 8009a04:	460b      	mov	r3, r1
 8009a06:	4640      	mov	r0, r8
 8009a08:	4649      	mov	r1, r9
 8009a0a:	f7f6 fc77 	bl	80002fc <__adddf3>
 8009a0e:	4604      	mov	r4, r0
 8009a10:	460d      	mov	r5, r1
 8009a12:	4602      	mov	r2, r0
 8009a14:	460b      	mov	r3, r1
 8009a16:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a1a:	f7f6 fc6f 	bl	80002fc <__adddf3>
 8009a1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a22:	4680      	mov	r8, r0
 8009a24:	4689      	mov	r9, r1
 8009a26:	f7f6 fc67 	bl	80002f8 <__aeabi_dsub>
 8009a2a:	4602      	mov	r2, r0
 8009a2c:	460b      	mov	r3, r1
 8009a2e:	4620      	mov	r0, r4
 8009a30:	4629      	mov	r1, r5
 8009a32:	f7f6 fc61 	bl	80002f8 <__aeabi_dsub>
 8009a36:	4642      	mov	r2, r8
 8009a38:	4606      	mov	r6, r0
 8009a3a:	460f      	mov	r7, r1
 8009a3c:	464b      	mov	r3, r9
 8009a3e:	4640      	mov	r0, r8
 8009a40:	4649      	mov	r1, r9
 8009a42:	f7f6 fe11 	bl	8000668 <__aeabi_dmul>
 8009a46:	a360      	add	r3, pc, #384	@ (adr r3, 8009bc8 <__ieee754_pow+0xa40>)
 8009a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a4c:	4604      	mov	r4, r0
 8009a4e:	460d      	mov	r5, r1
 8009a50:	f7f6 fe0a 	bl	8000668 <__aeabi_dmul>
 8009a54:	a35e      	add	r3, pc, #376	@ (adr r3, 8009bd0 <__ieee754_pow+0xa48>)
 8009a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a5a:	f7f6 fc4d 	bl	80002f8 <__aeabi_dsub>
 8009a5e:	4622      	mov	r2, r4
 8009a60:	462b      	mov	r3, r5
 8009a62:	f7f6 fe01 	bl	8000668 <__aeabi_dmul>
 8009a66:	a35c      	add	r3, pc, #368	@ (adr r3, 8009bd8 <__ieee754_pow+0xa50>)
 8009a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a6c:	f7f6 fc46 	bl	80002fc <__adddf3>
 8009a70:	4622      	mov	r2, r4
 8009a72:	462b      	mov	r3, r5
 8009a74:	f7f6 fdf8 	bl	8000668 <__aeabi_dmul>
 8009a78:	a359      	add	r3, pc, #356	@ (adr r3, 8009be0 <__ieee754_pow+0xa58>)
 8009a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a7e:	f7f6 fc3b 	bl	80002f8 <__aeabi_dsub>
 8009a82:	4622      	mov	r2, r4
 8009a84:	462b      	mov	r3, r5
 8009a86:	f7f6 fdef 	bl	8000668 <__aeabi_dmul>
 8009a8a:	a357      	add	r3, pc, #348	@ (adr r3, 8009be8 <__ieee754_pow+0xa60>)
 8009a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a90:	f7f6 fc34 	bl	80002fc <__adddf3>
 8009a94:	4622      	mov	r2, r4
 8009a96:	462b      	mov	r3, r5
 8009a98:	f7f6 fde6 	bl	8000668 <__aeabi_dmul>
 8009a9c:	4602      	mov	r2, r0
 8009a9e:	460b      	mov	r3, r1
 8009aa0:	4640      	mov	r0, r8
 8009aa2:	4649      	mov	r1, r9
 8009aa4:	f7f6 fc28 	bl	80002f8 <__aeabi_dsub>
 8009aa8:	4604      	mov	r4, r0
 8009aaa:	460d      	mov	r5, r1
 8009aac:	4602      	mov	r2, r0
 8009aae:	460b      	mov	r3, r1
 8009ab0:	4640      	mov	r0, r8
 8009ab2:	4649      	mov	r1, r9
 8009ab4:	f7f6 fdd8 	bl	8000668 <__aeabi_dmul>
 8009ab8:	2200      	movs	r2, #0
 8009aba:	e9cd 0100 	strd	r0, r1, [sp]
 8009abe:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009ac2:	4620      	mov	r0, r4
 8009ac4:	4629      	mov	r1, r5
 8009ac6:	f7f6 fc17 	bl	80002f8 <__aeabi_dsub>
 8009aca:	4602      	mov	r2, r0
 8009acc:	460b      	mov	r3, r1
 8009ace:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009ad2:	f7f6 fef3 	bl	80008bc <__aeabi_ddiv>
 8009ad6:	4632      	mov	r2, r6
 8009ad8:	4604      	mov	r4, r0
 8009ada:	460d      	mov	r5, r1
 8009adc:	463b      	mov	r3, r7
 8009ade:	4640      	mov	r0, r8
 8009ae0:	4649      	mov	r1, r9
 8009ae2:	f7f6 fdc1 	bl	8000668 <__aeabi_dmul>
 8009ae6:	4632      	mov	r2, r6
 8009ae8:	463b      	mov	r3, r7
 8009aea:	f7f6 fc07 	bl	80002fc <__adddf3>
 8009aee:	4602      	mov	r2, r0
 8009af0:	460b      	mov	r3, r1
 8009af2:	4620      	mov	r0, r4
 8009af4:	4629      	mov	r1, r5
 8009af6:	f7f6 fbff 	bl	80002f8 <__aeabi_dsub>
 8009afa:	4642      	mov	r2, r8
 8009afc:	464b      	mov	r3, r9
 8009afe:	f7f6 fbfb 	bl	80002f8 <__aeabi_dsub>
 8009b02:	460b      	mov	r3, r1
 8009b04:	4602      	mov	r2, r0
 8009b06:	493b      	ldr	r1, [pc, #236]	@ (8009bf4 <__ieee754_pow+0xa6c>)
 8009b08:	2000      	movs	r0, #0
 8009b0a:	f7f6 fbf5 	bl	80002f8 <__aeabi_dsub>
 8009b0e:	ec41 0b10 	vmov	d0, r0, r1
 8009b12:	ee10 3a90 	vmov	r3, s1
 8009b16:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8009b1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009b1e:	da30      	bge.n	8009b82 <__ieee754_pow+0x9fa>
 8009b20:	4650      	mov	r0, sl
 8009b22:	f000 f87d 	bl	8009c20 <scalbn>
 8009b26:	ec51 0b10 	vmov	r0, r1, d0
 8009b2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009b2e:	f7ff bbd2 	b.w	80092d6 <__ieee754_pow+0x14e>
 8009b32:	4c31      	ldr	r4, [pc, #196]	@ (8009bf8 <__ieee754_pow+0xa70>)
 8009b34:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009b38:	42a3      	cmp	r3, r4
 8009b3a:	d91a      	bls.n	8009b72 <__ieee754_pow+0x9ea>
 8009b3c:	4b2f      	ldr	r3, [pc, #188]	@ (8009bfc <__ieee754_pow+0xa74>)
 8009b3e:	440b      	add	r3, r1
 8009b40:	4303      	orrs	r3, r0
 8009b42:	d009      	beq.n	8009b58 <__ieee754_pow+0x9d0>
 8009b44:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b48:	2200      	movs	r2, #0
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	f7f6 fffe 	bl	8000b4c <__aeabi_dcmplt>
 8009b50:	3800      	subs	r0, #0
 8009b52:	bf18      	it	ne
 8009b54:	2001      	movne	r0, #1
 8009b56:	e42b      	b.n	80093b0 <__ieee754_pow+0x228>
 8009b58:	4642      	mov	r2, r8
 8009b5a:	464b      	mov	r3, r9
 8009b5c:	f7f6 fbcc 	bl	80002f8 <__aeabi_dsub>
 8009b60:	4632      	mov	r2, r6
 8009b62:	463b      	mov	r3, r7
 8009b64:	f7f7 f806 	bl	8000b74 <__aeabi_dcmpge>
 8009b68:	2800      	cmp	r0, #0
 8009b6a:	d1eb      	bne.n	8009b44 <__ieee754_pow+0x9bc>
 8009b6c:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8009c0c <__ieee754_pow+0xa84>
 8009b70:	e6f7      	b.n	8009962 <__ieee754_pow+0x7da>
 8009b72:	469a      	mov	sl, r3
 8009b74:	4b22      	ldr	r3, [pc, #136]	@ (8009c00 <__ieee754_pow+0xa78>)
 8009b76:	459a      	cmp	sl, r3
 8009b78:	f63f aef3 	bhi.w	8009962 <__ieee754_pow+0x7da>
 8009b7c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8009b80:	e715      	b.n	80099ae <__ieee754_pow+0x826>
 8009b82:	ec51 0b10 	vmov	r0, r1, d0
 8009b86:	4619      	mov	r1, r3
 8009b88:	e7cf      	b.n	8009b2a <__ieee754_pow+0x9a2>
 8009b8a:	491a      	ldr	r1, [pc, #104]	@ (8009bf4 <__ieee754_pow+0xa6c>)
 8009b8c:	2000      	movs	r0, #0
 8009b8e:	f7ff bb18 	b.w	80091c2 <__ieee754_pow+0x3a>
 8009b92:	2000      	movs	r0, #0
 8009b94:	2100      	movs	r1, #0
 8009b96:	f7ff bb14 	b.w	80091c2 <__ieee754_pow+0x3a>
 8009b9a:	4630      	mov	r0, r6
 8009b9c:	4639      	mov	r1, r7
 8009b9e:	f7ff bb10 	b.w	80091c2 <__ieee754_pow+0x3a>
 8009ba2:	460c      	mov	r4, r1
 8009ba4:	f7ff bb5e 	b.w	8009264 <__ieee754_pow+0xdc>
 8009ba8:	2400      	movs	r4, #0
 8009baa:	f7ff bb49 	b.w	8009240 <__ieee754_pow+0xb8>
 8009bae:	bf00      	nop
 8009bb0:	00000000 	.word	0x00000000
 8009bb4:	3fe62e43 	.word	0x3fe62e43
 8009bb8:	fefa39ef 	.word	0xfefa39ef
 8009bbc:	3fe62e42 	.word	0x3fe62e42
 8009bc0:	0ca86c39 	.word	0x0ca86c39
 8009bc4:	be205c61 	.word	0xbe205c61
 8009bc8:	72bea4d0 	.word	0x72bea4d0
 8009bcc:	3e663769 	.word	0x3e663769
 8009bd0:	c5d26bf1 	.word	0xc5d26bf1
 8009bd4:	3ebbbd41 	.word	0x3ebbbd41
 8009bd8:	af25de2c 	.word	0xaf25de2c
 8009bdc:	3f11566a 	.word	0x3f11566a
 8009be0:	16bebd93 	.word	0x16bebd93
 8009be4:	3f66c16c 	.word	0x3f66c16c
 8009be8:	5555553e 	.word	0x5555553e
 8009bec:	3fc55555 	.word	0x3fc55555
 8009bf0:	fff00000 	.word	0xfff00000
 8009bf4:	3ff00000 	.word	0x3ff00000
 8009bf8:	4090cbff 	.word	0x4090cbff
 8009bfc:	3f6f3400 	.word	0x3f6f3400
 8009c00:	3fe00000 	.word	0x3fe00000
 8009c04:	652b82fe 	.word	0x652b82fe
 8009c08:	3c971547 	.word	0x3c971547
 8009c0c:	4090cc00 	.word	0x4090cc00

08009c10 <fabs>:
 8009c10:	ec51 0b10 	vmov	r0, r1, d0
 8009c14:	4602      	mov	r2, r0
 8009c16:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009c1a:	ec43 2b10 	vmov	d0, r2, r3
 8009c1e:	4770      	bx	lr

08009c20 <scalbn>:
 8009c20:	b570      	push	{r4, r5, r6, lr}
 8009c22:	ec55 4b10 	vmov	r4, r5, d0
 8009c26:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8009c2a:	4606      	mov	r6, r0
 8009c2c:	462b      	mov	r3, r5
 8009c2e:	b991      	cbnz	r1, 8009c56 <scalbn+0x36>
 8009c30:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8009c34:	4323      	orrs	r3, r4
 8009c36:	d03d      	beq.n	8009cb4 <scalbn+0x94>
 8009c38:	4b35      	ldr	r3, [pc, #212]	@ (8009d10 <scalbn+0xf0>)
 8009c3a:	4620      	mov	r0, r4
 8009c3c:	4629      	mov	r1, r5
 8009c3e:	2200      	movs	r2, #0
 8009c40:	f7f6 fd12 	bl	8000668 <__aeabi_dmul>
 8009c44:	4b33      	ldr	r3, [pc, #204]	@ (8009d14 <scalbn+0xf4>)
 8009c46:	429e      	cmp	r6, r3
 8009c48:	4604      	mov	r4, r0
 8009c4a:	460d      	mov	r5, r1
 8009c4c:	da0f      	bge.n	8009c6e <scalbn+0x4e>
 8009c4e:	a328      	add	r3, pc, #160	@ (adr r3, 8009cf0 <scalbn+0xd0>)
 8009c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c54:	e01e      	b.n	8009c94 <scalbn+0x74>
 8009c56:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8009c5a:	4291      	cmp	r1, r2
 8009c5c:	d10b      	bne.n	8009c76 <scalbn+0x56>
 8009c5e:	4622      	mov	r2, r4
 8009c60:	4620      	mov	r0, r4
 8009c62:	4629      	mov	r1, r5
 8009c64:	f7f6 fb4a 	bl	80002fc <__adddf3>
 8009c68:	4604      	mov	r4, r0
 8009c6a:	460d      	mov	r5, r1
 8009c6c:	e022      	b.n	8009cb4 <scalbn+0x94>
 8009c6e:	460b      	mov	r3, r1
 8009c70:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8009c74:	3936      	subs	r1, #54	@ 0x36
 8009c76:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8009c7a:	4296      	cmp	r6, r2
 8009c7c:	dd0d      	ble.n	8009c9a <scalbn+0x7a>
 8009c7e:	2d00      	cmp	r5, #0
 8009c80:	a11d      	add	r1, pc, #116	@ (adr r1, 8009cf8 <scalbn+0xd8>)
 8009c82:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c86:	da02      	bge.n	8009c8e <scalbn+0x6e>
 8009c88:	a11d      	add	r1, pc, #116	@ (adr r1, 8009d00 <scalbn+0xe0>)
 8009c8a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c8e:	a31a      	add	r3, pc, #104	@ (adr r3, 8009cf8 <scalbn+0xd8>)
 8009c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c94:	f7f6 fce8 	bl	8000668 <__aeabi_dmul>
 8009c98:	e7e6      	b.n	8009c68 <scalbn+0x48>
 8009c9a:	1872      	adds	r2, r6, r1
 8009c9c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8009ca0:	428a      	cmp	r2, r1
 8009ca2:	dcec      	bgt.n	8009c7e <scalbn+0x5e>
 8009ca4:	2a00      	cmp	r2, #0
 8009ca6:	dd08      	ble.n	8009cba <scalbn+0x9a>
 8009ca8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8009cac:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8009cb0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009cb4:	ec45 4b10 	vmov	d0, r4, r5
 8009cb8:	bd70      	pop	{r4, r5, r6, pc}
 8009cba:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8009cbe:	da08      	bge.n	8009cd2 <scalbn+0xb2>
 8009cc0:	2d00      	cmp	r5, #0
 8009cc2:	a10b      	add	r1, pc, #44	@ (adr r1, 8009cf0 <scalbn+0xd0>)
 8009cc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cc8:	dac1      	bge.n	8009c4e <scalbn+0x2e>
 8009cca:	a10f      	add	r1, pc, #60	@ (adr r1, 8009d08 <scalbn+0xe8>)
 8009ccc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cd0:	e7bd      	b.n	8009c4e <scalbn+0x2e>
 8009cd2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8009cd6:	3236      	adds	r2, #54	@ 0x36
 8009cd8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8009cdc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009ce0:	4620      	mov	r0, r4
 8009ce2:	4b0d      	ldr	r3, [pc, #52]	@ (8009d18 <scalbn+0xf8>)
 8009ce4:	4629      	mov	r1, r5
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	e7d4      	b.n	8009c94 <scalbn+0x74>
 8009cea:	bf00      	nop
 8009cec:	f3af 8000 	nop.w
 8009cf0:	c2f8f359 	.word	0xc2f8f359
 8009cf4:	01a56e1f 	.word	0x01a56e1f
 8009cf8:	8800759c 	.word	0x8800759c
 8009cfc:	7e37e43c 	.word	0x7e37e43c
 8009d00:	8800759c 	.word	0x8800759c
 8009d04:	fe37e43c 	.word	0xfe37e43c
 8009d08:	c2f8f359 	.word	0xc2f8f359
 8009d0c:	81a56e1f 	.word	0x81a56e1f
 8009d10:	43500000 	.word	0x43500000
 8009d14:	ffff3cb0 	.word	0xffff3cb0
 8009d18:	3c900000 	.word	0x3c900000

08009d1c <with_errno>:
 8009d1c:	b510      	push	{r4, lr}
 8009d1e:	ed2d 8b02 	vpush	{d8}
 8009d22:	eeb0 8a40 	vmov.f32	s16, s0
 8009d26:	eef0 8a60 	vmov.f32	s17, s1
 8009d2a:	4604      	mov	r4, r0
 8009d2c:	f000 fd48 	bl	800a7c0 <__errno>
 8009d30:	eeb0 0a48 	vmov.f32	s0, s16
 8009d34:	eef0 0a68 	vmov.f32	s1, s17
 8009d38:	ecbd 8b02 	vpop	{d8}
 8009d3c:	6004      	str	r4, [r0, #0]
 8009d3e:	bd10      	pop	{r4, pc}

08009d40 <xflow>:
 8009d40:	4603      	mov	r3, r0
 8009d42:	b507      	push	{r0, r1, r2, lr}
 8009d44:	ec51 0b10 	vmov	r0, r1, d0
 8009d48:	b183      	cbz	r3, 8009d6c <xflow+0x2c>
 8009d4a:	4602      	mov	r2, r0
 8009d4c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009d50:	e9cd 2300 	strd	r2, r3, [sp]
 8009d54:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009d58:	f7f6 fc86 	bl	8000668 <__aeabi_dmul>
 8009d5c:	ec41 0b10 	vmov	d0, r0, r1
 8009d60:	2022      	movs	r0, #34	@ 0x22
 8009d62:	b003      	add	sp, #12
 8009d64:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d68:	f7ff bfd8 	b.w	8009d1c <with_errno>
 8009d6c:	4602      	mov	r2, r0
 8009d6e:	460b      	mov	r3, r1
 8009d70:	e7ee      	b.n	8009d50 <xflow+0x10>
 8009d72:	0000      	movs	r0, r0
 8009d74:	0000      	movs	r0, r0
	...

08009d78 <__math_uflow>:
 8009d78:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009d80 <__math_uflow+0x8>
 8009d7c:	f7ff bfe0 	b.w	8009d40 <xflow>
 8009d80:	00000000 	.word	0x00000000
 8009d84:	10000000 	.word	0x10000000

08009d88 <__math_oflow>:
 8009d88:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009d90 <__math_oflow+0x8>
 8009d8c:	f7ff bfd8 	b.w	8009d40 <xflow>
 8009d90:	00000000 	.word	0x00000000
 8009d94:	70000000 	.word	0x70000000

08009d98 <__ieee754_sqrt>:
 8009d98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d9c:	4a68      	ldr	r2, [pc, #416]	@ (8009f40 <__ieee754_sqrt+0x1a8>)
 8009d9e:	ec55 4b10 	vmov	r4, r5, d0
 8009da2:	43aa      	bics	r2, r5
 8009da4:	462b      	mov	r3, r5
 8009da6:	4621      	mov	r1, r4
 8009da8:	d110      	bne.n	8009dcc <__ieee754_sqrt+0x34>
 8009daa:	4622      	mov	r2, r4
 8009dac:	4620      	mov	r0, r4
 8009dae:	4629      	mov	r1, r5
 8009db0:	f7f6 fc5a 	bl	8000668 <__aeabi_dmul>
 8009db4:	4602      	mov	r2, r0
 8009db6:	460b      	mov	r3, r1
 8009db8:	4620      	mov	r0, r4
 8009dba:	4629      	mov	r1, r5
 8009dbc:	f7f6 fa9e 	bl	80002fc <__adddf3>
 8009dc0:	4604      	mov	r4, r0
 8009dc2:	460d      	mov	r5, r1
 8009dc4:	ec45 4b10 	vmov	d0, r4, r5
 8009dc8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dcc:	2d00      	cmp	r5, #0
 8009dce:	dc0e      	bgt.n	8009dee <__ieee754_sqrt+0x56>
 8009dd0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8009dd4:	4322      	orrs	r2, r4
 8009dd6:	d0f5      	beq.n	8009dc4 <__ieee754_sqrt+0x2c>
 8009dd8:	b19d      	cbz	r5, 8009e02 <__ieee754_sqrt+0x6a>
 8009dda:	4622      	mov	r2, r4
 8009ddc:	4620      	mov	r0, r4
 8009dde:	4629      	mov	r1, r5
 8009de0:	f7f6 fa8a 	bl	80002f8 <__aeabi_dsub>
 8009de4:	4602      	mov	r2, r0
 8009de6:	460b      	mov	r3, r1
 8009de8:	f7f6 fd68 	bl	80008bc <__aeabi_ddiv>
 8009dec:	e7e8      	b.n	8009dc0 <__ieee754_sqrt+0x28>
 8009dee:	152a      	asrs	r2, r5, #20
 8009df0:	d115      	bne.n	8009e1e <__ieee754_sqrt+0x86>
 8009df2:	2000      	movs	r0, #0
 8009df4:	e009      	b.n	8009e0a <__ieee754_sqrt+0x72>
 8009df6:	0acb      	lsrs	r3, r1, #11
 8009df8:	3a15      	subs	r2, #21
 8009dfa:	0549      	lsls	r1, r1, #21
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d0fa      	beq.n	8009df6 <__ieee754_sqrt+0x5e>
 8009e00:	e7f7      	b.n	8009df2 <__ieee754_sqrt+0x5a>
 8009e02:	462a      	mov	r2, r5
 8009e04:	e7fa      	b.n	8009dfc <__ieee754_sqrt+0x64>
 8009e06:	005b      	lsls	r3, r3, #1
 8009e08:	3001      	adds	r0, #1
 8009e0a:	02dc      	lsls	r4, r3, #11
 8009e0c:	d5fb      	bpl.n	8009e06 <__ieee754_sqrt+0x6e>
 8009e0e:	1e44      	subs	r4, r0, #1
 8009e10:	1b12      	subs	r2, r2, r4
 8009e12:	f1c0 0420 	rsb	r4, r0, #32
 8009e16:	fa21 f404 	lsr.w	r4, r1, r4
 8009e1a:	4323      	orrs	r3, r4
 8009e1c:	4081      	lsls	r1, r0
 8009e1e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e22:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8009e26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009e2a:	07d2      	lsls	r2, r2, #31
 8009e2c:	bf5c      	itt	pl
 8009e2e:	005b      	lslpl	r3, r3, #1
 8009e30:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8009e34:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009e38:	bf58      	it	pl
 8009e3a:	0049      	lslpl	r1, r1, #1
 8009e3c:	2600      	movs	r6, #0
 8009e3e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8009e42:	106d      	asrs	r5, r5, #1
 8009e44:	0049      	lsls	r1, r1, #1
 8009e46:	2016      	movs	r0, #22
 8009e48:	4632      	mov	r2, r6
 8009e4a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8009e4e:	1917      	adds	r7, r2, r4
 8009e50:	429f      	cmp	r7, r3
 8009e52:	bfde      	ittt	le
 8009e54:	193a      	addle	r2, r7, r4
 8009e56:	1bdb      	suble	r3, r3, r7
 8009e58:	1936      	addle	r6, r6, r4
 8009e5a:	0fcf      	lsrs	r7, r1, #31
 8009e5c:	3801      	subs	r0, #1
 8009e5e:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8009e62:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009e66:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8009e6a:	d1f0      	bne.n	8009e4e <__ieee754_sqrt+0xb6>
 8009e6c:	4604      	mov	r4, r0
 8009e6e:	2720      	movs	r7, #32
 8009e70:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8009e74:	429a      	cmp	r2, r3
 8009e76:	eb00 0e0c 	add.w	lr, r0, ip
 8009e7a:	db02      	blt.n	8009e82 <__ieee754_sqrt+0xea>
 8009e7c:	d113      	bne.n	8009ea6 <__ieee754_sqrt+0x10e>
 8009e7e:	458e      	cmp	lr, r1
 8009e80:	d811      	bhi.n	8009ea6 <__ieee754_sqrt+0x10e>
 8009e82:	f1be 0f00 	cmp.w	lr, #0
 8009e86:	eb0e 000c 	add.w	r0, lr, ip
 8009e8a:	da42      	bge.n	8009f12 <__ieee754_sqrt+0x17a>
 8009e8c:	2800      	cmp	r0, #0
 8009e8e:	db40      	blt.n	8009f12 <__ieee754_sqrt+0x17a>
 8009e90:	f102 0801 	add.w	r8, r2, #1
 8009e94:	1a9b      	subs	r3, r3, r2
 8009e96:	458e      	cmp	lr, r1
 8009e98:	bf88      	it	hi
 8009e9a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8009e9e:	eba1 010e 	sub.w	r1, r1, lr
 8009ea2:	4464      	add	r4, ip
 8009ea4:	4642      	mov	r2, r8
 8009ea6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8009eaa:	3f01      	subs	r7, #1
 8009eac:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8009eb0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009eb4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8009eb8:	d1dc      	bne.n	8009e74 <__ieee754_sqrt+0xdc>
 8009eba:	4319      	orrs	r1, r3
 8009ebc:	d01b      	beq.n	8009ef6 <__ieee754_sqrt+0x15e>
 8009ebe:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8009f44 <__ieee754_sqrt+0x1ac>
 8009ec2:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8009f48 <__ieee754_sqrt+0x1b0>
 8009ec6:	e9da 0100 	ldrd	r0, r1, [sl]
 8009eca:	e9db 2300 	ldrd	r2, r3, [fp]
 8009ece:	f7f6 fa13 	bl	80002f8 <__aeabi_dsub>
 8009ed2:	e9da 8900 	ldrd	r8, r9, [sl]
 8009ed6:	4602      	mov	r2, r0
 8009ed8:	460b      	mov	r3, r1
 8009eda:	4640      	mov	r0, r8
 8009edc:	4649      	mov	r1, r9
 8009ede:	f7f6 fe3f 	bl	8000b60 <__aeabi_dcmple>
 8009ee2:	b140      	cbz	r0, 8009ef6 <__ieee754_sqrt+0x15e>
 8009ee4:	f1b4 3fff 	cmp.w	r4, #4294967295
 8009ee8:	e9da 0100 	ldrd	r0, r1, [sl]
 8009eec:	e9db 2300 	ldrd	r2, r3, [fp]
 8009ef0:	d111      	bne.n	8009f16 <__ieee754_sqrt+0x17e>
 8009ef2:	3601      	adds	r6, #1
 8009ef4:	463c      	mov	r4, r7
 8009ef6:	1072      	asrs	r2, r6, #1
 8009ef8:	0863      	lsrs	r3, r4, #1
 8009efa:	07f1      	lsls	r1, r6, #31
 8009efc:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8009f00:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8009f04:	bf48      	it	mi
 8009f06:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8009f0a:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8009f0e:	4618      	mov	r0, r3
 8009f10:	e756      	b.n	8009dc0 <__ieee754_sqrt+0x28>
 8009f12:	4690      	mov	r8, r2
 8009f14:	e7be      	b.n	8009e94 <__ieee754_sqrt+0xfc>
 8009f16:	f7f6 f9f1 	bl	80002fc <__adddf3>
 8009f1a:	e9da 8900 	ldrd	r8, r9, [sl]
 8009f1e:	4602      	mov	r2, r0
 8009f20:	460b      	mov	r3, r1
 8009f22:	4640      	mov	r0, r8
 8009f24:	4649      	mov	r1, r9
 8009f26:	f7f6 fe11 	bl	8000b4c <__aeabi_dcmplt>
 8009f2a:	b120      	cbz	r0, 8009f36 <__ieee754_sqrt+0x19e>
 8009f2c:	1ca0      	adds	r0, r4, #2
 8009f2e:	bf08      	it	eq
 8009f30:	3601      	addeq	r6, #1
 8009f32:	3402      	adds	r4, #2
 8009f34:	e7df      	b.n	8009ef6 <__ieee754_sqrt+0x15e>
 8009f36:	1c63      	adds	r3, r4, #1
 8009f38:	f023 0401 	bic.w	r4, r3, #1
 8009f3c:	e7db      	b.n	8009ef6 <__ieee754_sqrt+0x15e>
 8009f3e:	bf00      	nop
 8009f40:	7ff00000 	.word	0x7ff00000
 8009f44:	20000020 	.word	0x20000020
 8009f48:	20000018 	.word	0x20000018

08009f4c <malloc>:
 8009f4c:	4b02      	ldr	r3, [pc, #8]	@ (8009f58 <malloc+0xc>)
 8009f4e:	4601      	mov	r1, r0
 8009f50:	6818      	ldr	r0, [r3, #0]
 8009f52:	f000 b80b 	b.w	8009f6c <_malloc_r>
 8009f56:	bf00      	nop
 8009f58:	20000444 	.word	0x20000444

08009f5c <free>:
 8009f5c:	4b02      	ldr	r3, [pc, #8]	@ (8009f68 <free+0xc>)
 8009f5e:	4601      	mov	r1, r0
 8009f60:	6818      	ldr	r0, [r3, #0]
 8009f62:	f000 bcdb 	b.w	800a91c <_free_r>
 8009f66:	bf00      	nop
 8009f68:	20000444 	.word	0x20000444

08009f6c <_malloc_r>:
 8009f6c:	f101 030b 	add.w	r3, r1, #11
 8009f70:	2b16      	cmp	r3, #22
 8009f72:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f76:	4605      	mov	r5, r0
 8009f78:	d906      	bls.n	8009f88 <_malloc_r+0x1c>
 8009f7a:	f033 0707 	bics.w	r7, r3, #7
 8009f7e:	d504      	bpl.n	8009f8a <_malloc_r+0x1e>
 8009f80:	230c      	movs	r3, #12
 8009f82:	602b      	str	r3, [r5, #0]
 8009f84:	2400      	movs	r4, #0
 8009f86:	e1a3      	b.n	800a2d0 <_malloc_r+0x364>
 8009f88:	2710      	movs	r7, #16
 8009f8a:	42b9      	cmp	r1, r7
 8009f8c:	d8f8      	bhi.n	8009f80 <_malloc_r+0x14>
 8009f8e:	4628      	mov	r0, r5
 8009f90:	f000 fa26 	bl	800a3e0 <__malloc_lock>
 8009f94:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 8009f98:	4eaf      	ldr	r6, [pc, #700]	@ (800a258 <_malloc_r+0x2ec>)
 8009f9a:	d237      	bcs.n	800a00c <_malloc_r+0xa0>
 8009f9c:	f107 0208 	add.w	r2, r7, #8
 8009fa0:	4432      	add	r2, r6
 8009fa2:	f1a2 0108 	sub.w	r1, r2, #8
 8009fa6:	6854      	ldr	r4, [r2, #4]
 8009fa8:	428c      	cmp	r4, r1
 8009faa:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8009fae:	d102      	bne.n	8009fb6 <_malloc_r+0x4a>
 8009fb0:	68d4      	ldr	r4, [r2, #12]
 8009fb2:	42a2      	cmp	r2, r4
 8009fb4:	d010      	beq.n	8009fd8 <_malloc_r+0x6c>
 8009fb6:	6863      	ldr	r3, [r4, #4]
 8009fb8:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8009fbc:	f023 0303 	bic.w	r3, r3, #3
 8009fc0:	60ca      	str	r2, [r1, #12]
 8009fc2:	4423      	add	r3, r4
 8009fc4:	6091      	str	r1, [r2, #8]
 8009fc6:	685a      	ldr	r2, [r3, #4]
 8009fc8:	f042 0201 	orr.w	r2, r2, #1
 8009fcc:	605a      	str	r2, [r3, #4]
 8009fce:	4628      	mov	r0, r5
 8009fd0:	f000 fa0c 	bl	800a3ec <__malloc_unlock>
 8009fd4:	3408      	adds	r4, #8
 8009fd6:	e17b      	b.n	800a2d0 <_malloc_r+0x364>
 8009fd8:	3302      	adds	r3, #2
 8009fda:	6934      	ldr	r4, [r6, #16]
 8009fdc:	499f      	ldr	r1, [pc, #636]	@ (800a25c <_malloc_r+0x2f0>)
 8009fde:	428c      	cmp	r4, r1
 8009fe0:	d077      	beq.n	800a0d2 <_malloc_r+0x166>
 8009fe2:	6862      	ldr	r2, [r4, #4]
 8009fe4:	f022 0c03 	bic.w	ip, r2, #3
 8009fe8:	ebac 0007 	sub.w	r0, ip, r7
 8009fec:	280f      	cmp	r0, #15
 8009fee:	dd48      	ble.n	800a082 <_malloc_r+0x116>
 8009ff0:	19e2      	adds	r2, r4, r7
 8009ff2:	f040 0301 	orr.w	r3, r0, #1
 8009ff6:	f047 0701 	orr.w	r7, r7, #1
 8009ffa:	6067      	str	r7, [r4, #4]
 8009ffc:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800a000:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800a004:	6053      	str	r3, [r2, #4]
 800a006:	f844 000c 	str.w	r0, [r4, ip]
 800a00a:	e7e0      	b.n	8009fce <_malloc_r+0x62>
 800a00c:	0a7b      	lsrs	r3, r7, #9
 800a00e:	d02a      	beq.n	800a066 <_malloc_r+0xfa>
 800a010:	2b04      	cmp	r3, #4
 800a012:	d812      	bhi.n	800a03a <_malloc_r+0xce>
 800a014:	09bb      	lsrs	r3, r7, #6
 800a016:	3338      	adds	r3, #56	@ 0x38
 800a018:	1c5a      	adds	r2, r3, #1
 800a01a:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 800a01e:	f1a2 0c08 	sub.w	ip, r2, #8
 800a022:	6854      	ldr	r4, [r2, #4]
 800a024:	4564      	cmp	r4, ip
 800a026:	d006      	beq.n	800a036 <_malloc_r+0xca>
 800a028:	6862      	ldr	r2, [r4, #4]
 800a02a:	f022 0203 	bic.w	r2, r2, #3
 800a02e:	1bd0      	subs	r0, r2, r7
 800a030:	280f      	cmp	r0, #15
 800a032:	dd1c      	ble.n	800a06e <_malloc_r+0x102>
 800a034:	3b01      	subs	r3, #1
 800a036:	3301      	adds	r3, #1
 800a038:	e7cf      	b.n	8009fda <_malloc_r+0x6e>
 800a03a:	2b14      	cmp	r3, #20
 800a03c:	d801      	bhi.n	800a042 <_malloc_r+0xd6>
 800a03e:	335b      	adds	r3, #91	@ 0x5b
 800a040:	e7ea      	b.n	800a018 <_malloc_r+0xac>
 800a042:	2b54      	cmp	r3, #84	@ 0x54
 800a044:	d802      	bhi.n	800a04c <_malloc_r+0xe0>
 800a046:	0b3b      	lsrs	r3, r7, #12
 800a048:	336e      	adds	r3, #110	@ 0x6e
 800a04a:	e7e5      	b.n	800a018 <_malloc_r+0xac>
 800a04c:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 800a050:	d802      	bhi.n	800a058 <_malloc_r+0xec>
 800a052:	0bfb      	lsrs	r3, r7, #15
 800a054:	3377      	adds	r3, #119	@ 0x77
 800a056:	e7df      	b.n	800a018 <_malloc_r+0xac>
 800a058:	f240 5254 	movw	r2, #1364	@ 0x554
 800a05c:	4293      	cmp	r3, r2
 800a05e:	d804      	bhi.n	800a06a <_malloc_r+0xfe>
 800a060:	0cbb      	lsrs	r3, r7, #18
 800a062:	337c      	adds	r3, #124	@ 0x7c
 800a064:	e7d8      	b.n	800a018 <_malloc_r+0xac>
 800a066:	233f      	movs	r3, #63	@ 0x3f
 800a068:	e7d6      	b.n	800a018 <_malloc_r+0xac>
 800a06a:	237e      	movs	r3, #126	@ 0x7e
 800a06c:	e7d4      	b.n	800a018 <_malloc_r+0xac>
 800a06e:	2800      	cmp	r0, #0
 800a070:	68e1      	ldr	r1, [r4, #12]
 800a072:	db04      	blt.n	800a07e <_malloc_r+0x112>
 800a074:	68a3      	ldr	r3, [r4, #8]
 800a076:	60d9      	str	r1, [r3, #12]
 800a078:	608b      	str	r3, [r1, #8]
 800a07a:	18a3      	adds	r3, r4, r2
 800a07c:	e7a3      	b.n	8009fc6 <_malloc_r+0x5a>
 800a07e:	460c      	mov	r4, r1
 800a080:	e7d0      	b.n	800a024 <_malloc_r+0xb8>
 800a082:	2800      	cmp	r0, #0
 800a084:	e9c6 1104 	strd	r1, r1, [r6, #16]
 800a088:	db07      	blt.n	800a09a <_malloc_r+0x12e>
 800a08a:	44a4      	add	ip, r4
 800a08c:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800a090:	f043 0301 	orr.w	r3, r3, #1
 800a094:	f8cc 3004 	str.w	r3, [ip, #4]
 800a098:	e799      	b.n	8009fce <_malloc_r+0x62>
 800a09a:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 800a09e:	6870      	ldr	r0, [r6, #4]
 800a0a0:	f080 8095 	bcs.w	800a1ce <_malloc_r+0x262>
 800a0a4:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 800a0a8:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 800a0ac:	f04f 0c01 	mov.w	ip, #1
 800a0b0:	3201      	adds	r2, #1
 800a0b2:	fa0c fc0e 	lsl.w	ip, ip, lr
 800a0b6:	ea4c 0000 	orr.w	r0, ip, r0
 800a0ba:	6070      	str	r0, [r6, #4]
 800a0bc:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 800a0c0:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 800a0c4:	3808      	subs	r0, #8
 800a0c6:	e9c4 c002 	strd	ip, r0, [r4, #8]
 800a0ca:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 800a0ce:	f8cc 400c 	str.w	r4, [ip, #12]
 800a0d2:	1098      	asrs	r0, r3, #2
 800a0d4:	2201      	movs	r2, #1
 800a0d6:	4082      	lsls	r2, r0
 800a0d8:	6870      	ldr	r0, [r6, #4]
 800a0da:	4290      	cmp	r0, r2
 800a0dc:	d326      	bcc.n	800a12c <_malloc_r+0x1c0>
 800a0de:	4210      	tst	r0, r2
 800a0e0:	d106      	bne.n	800a0f0 <_malloc_r+0x184>
 800a0e2:	f023 0303 	bic.w	r3, r3, #3
 800a0e6:	0052      	lsls	r2, r2, #1
 800a0e8:	4210      	tst	r0, r2
 800a0ea:	f103 0304 	add.w	r3, r3, #4
 800a0ee:	d0fa      	beq.n	800a0e6 <_malloc_r+0x17a>
 800a0f0:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 800a0f4:	46c1      	mov	r9, r8
 800a0f6:	469e      	mov	lr, r3
 800a0f8:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800a0fc:	454c      	cmp	r4, r9
 800a0fe:	f040 80b9 	bne.w	800a274 <_malloc_r+0x308>
 800a102:	f10e 0e01 	add.w	lr, lr, #1
 800a106:	f01e 0f03 	tst.w	lr, #3
 800a10a:	f109 0908 	add.w	r9, r9, #8
 800a10e:	d1f3      	bne.n	800a0f8 <_malloc_r+0x18c>
 800a110:	0798      	lsls	r0, r3, #30
 800a112:	f040 80e3 	bne.w	800a2dc <_malloc_r+0x370>
 800a116:	6873      	ldr	r3, [r6, #4]
 800a118:	ea23 0302 	bic.w	r3, r3, r2
 800a11c:	6073      	str	r3, [r6, #4]
 800a11e:	6870      	ldr	r0, [r6, #4]
 800a120:	0052      	lsls	r2, r2, #1
 800a122:	4290      	cmp	r0, r2
 800a124:	d302      	bcc.n	800a12c <_malloc_r+0x1c0>
 800a126:	2a00      	cmp	r2, #0
 800a128:	f040 80e5 	bne.w	800a2f6 <_malloc_r+0x38a>
 800a12c:	f8d6 a008 	ldr.w	sl, [r6, #8]
 800a130:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a134:	f023 0903 	bic.w	r9, r3, #3
 800a138:	45b9      	cmp	r9, r7
 800a13a:	d304      	bcc.n	800a146 <_malloc_r+0x1da>
 800a13c:	eba9 0207 	sub.w	r2, r9, r7
 800a140:	2a0f      	cmp	r2, #15
 800a142:	f300 8141 	bgt.w	800a3c8 <_malloc_r+0x45c>
 800a146:	4b46      	ldr	r3, [pc, #280]	@ (800a260 <_malloc_r+0x2f4>)
 800a148:	6819      	ldr	r1, [r3, #0]
 800a14a:	3110      	adds	r1, #16
 800a14c:	4439      	add	r1, r7
 800a14e:	2008      	movs	r0, #8
 800a150:	9101      	str	r1, [sp, #4]
 800a152:	f000 fb63 	bl	800a81c <sysconf>
 800a156:	4a43      	ldr	r2, [pc, #268]	@ (800a264 <_malloc_r+0x2f8>)
 800a158:	9901      	ldr	r1, [sp, #4]
 800a15a:	6813      	ldr	r3, [r2, #0]
 800a15c:	3301      	adds	r3, #1
 800a15e:	bf1f      	itttt	ne
 800a160:	f101 31ff 	addne.w	r1, r1, #4294967295
 800a164:	1809      	addne	r1, r1, r0
 800a166:	4243      	negne	r3, r0
 800a168:	4019      	andne	r1, r3
 800a16a:	4680      	mov	r8, r0
 800a16c:	4628      	mov	r0, r5
 800a16e:	9101      	str	r1, [sp, #4]
 800a170:	f000 fb04 	bl	800a77c <_sbrk_r>
 800a174:	1c42      	adds	r2, r0, #1
 800a176:	eb0a 0b09 	add.w	fp, sl, r9
 800a17a:	4604      	mov	r4, r0
 800a17c:	f000 80f7 	beq.w	800a36e <_malloc_r+0x402>
 800a180:	4583      	cmp	fp, r0
 800a182:	9901      	ldr	r1, [sp, #4]
 800a184:	4a37      	ldr	r2, [pc, #220]	@ (800a264 <_malloc_r+0x2f8>)
 800a186:	d902      	bls.n	800a18e <_malloc_r+0x222>
 800a188:	45b2      	cmp	sl, r6
 800a18a:	f040 80f0 	bne.w	800a36e <_malloc_r+0x402>
 800a18e:	4b36      	ldr	r3, [pc, #216]	@ (800a268 <_malloc_r+0x2fc>)
 800a190:	6818      	ldr	r0, [r3, #0]
 800a192:	45a3      	cmp	fp, r4
 800a194:	eb00 0e01 	add.w	lr, r0, r1
 800a198:	f8c3 e000 	str.w	lr, [r3]
 800a19c:	f108 3cff 	add.w	ip, r8, #4294967295
 800a1a0:	f040 80ab 	bne.w	800a2fa <_malloc_r+0x38e>
 800a1a4:	ea1b 0f0c 	tst.w	fp, ip
 800a1a8:	f040 80a7 	bne.w	800a2fa <_malloc_r+0x38e>
 800a1ac:	68b2      	ldr	r2, [r6, #8]
 800a1ae:	4449      	add	r1, r9
 800a1b0:	f041 0101 	orr.w	r1, r1, #1
 800a1b4:	6051      	str	r1, [r2, #4]
 800a1b6:	4a2d      	ldr	r2, [pc, #180]	@ (800a26c <_malloc_r+0x300>)
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	6811      	ldr	r1, [r2, #0]
 800a1bc:	428b      	cmp	r3, r1
 800a1be:	bf88      	it	hi
 800a1c0:	6013      	strhi	r3, [r2, #0]
 800a1c2:	4a2b      	ldr	r2, [pc, #172]	@ (800a270 <_malloc_r+0x304>)
 800a1c4:	6811      	ldr	r1, [r2, #0]
 800a1c6:	428b      	cmp	r3, r1
 800a1c8:	bf88      	it	hi
 800a1ca:	6013      	strhi	r3, [r2, #0]
 800a1cc:	e0cf      	b.n	800a36e <_malloc_r+0x402>
 800a1ce:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 800a1d2:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800a1d6:	d218      	bcs.n	800a20a <_malloc_r+0x29e>
 800a1d8:	ea4f 129c 	mov.w	r2, ip, lsr #6
 800a1dc:	3238      	adds	r2, #56	@ 0x38
 800a1de:	f102 0e01 	add.w	lr, r2, #1
 800a1e2:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 800a1e6:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 800a1ea:	45f0      	cmp	r8, lr
 800a1ec:	d12b      	bne.n	800a246 <_malloc_r+0x2da>
 800a1ee:	1092      	asrs	r2, r2, #2
 800a1f0:	f04f 0c01 	mov.w	ip, #1
 800a1f4:	fa0c f202 	lsl.w	r2, ip, r2
 800a1f8:	4302      	orrs	r2, r0
 800a1fa:	6072      	str	r2, [r6, #4]
 800a1fc:	e9c4 e802 	strd	lr, r8, [r4, #8]
 800a200:	f8c8 4008 	str.w	r4, [r8, #8]
 800a204:	f8ce 400c 	str.w	r4, [lr, #12]
 800a208:	e763      	b.n	800a0d2 <_malloc_r+0x166>
 800a20a:	2a14      	cmp	r2, #20
 800a20c:	d801      	bhi.n	800a212 <_malloc_r+0x2a6>
 800a20e:	325b      	adds	r2, #91	@ 0x5b
 800a210:	e7e5      	b.n	800a1de <_malloc_r+0x272>
 800a212:	2a54      	cmp	r2, #84	@ 0x54
 800a214:	d803      	bhi.n	800a21e <_malloc_r+0x2b2>
 800a216:	ea4f 321c 	mov.w	r2, ip, lsr #12
 800a21a:	326e      	adds	r2, #110	@ 0x6e
 800a21c:	e7df      	b.n	800a1de <_malloc_r+0x272>
 800a21e:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 800a222:	d803      	bhi.n	800a22c <_malloc_r+0x2c0>
 800a224:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 800a228:	3277      	adds	r2, #119	@ 0x77
 800a22a:	e7d8      	b.n	800a1de <_malloc_r+0x272>
 800a22c:	f240 5e54 	movw	lr, #1364	@ 0x554
 800a230:	4572      	cmp	r2, lr
 800a232:	bf9a      	itte	ls
 800a234:	ea4f 429c 	movls.w	r2, ip, lsr #18
 800a238:	327c      	addls	r2, #124	@ 0x7c
 800a23a:	227e      	movhi	r2, #126	@ 0x7e
 800a23c:	e7cf      	b.n	800a1de <_malloc_r+0x272>
 800a23e:	f8de e008 	ldr.w	lr, [lr, #8]
 800a242:	45f0      	cmp	r8, lr
 800a244:	d005      	beq.n	800a252 <_malloc_r+0x2e6>
 800a246:	f8de 2004 	ldr.w	r2, [lr, #4]
 800a24a:	f022 0203 	bic.w	r2, r2, #3
 800a24e:	4562      	cmp	r2, ip
 800a250:	d8f5      	bhi.n	800a23e <_malloc_r+0x2d2>
 800a252:	f8de 800c 	ldr.w	r8, [lr, #12]
 800a256:	e7d1      	b.n	800a1fc <_malloc_r+0x290>
 800a258:	20000030 	.word	0x20000030
 800a25c:	20000038 	.word	0x20000038
 800a260:	20000e14 	.word	0x20000e14
 800a264:	20000028 	.word	0x20000028
 800a268:	20000de4 	.word	0x20000de4
 800a26c:	20000e10 	.word	0x20000e10
 800a270:	20000e0c 	.word	0x20000e0c
 800a274:	6860      	ldr	r0, [r4, #4]
 800a276:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800a27a:	f020 0003 	bic.w	r0, r0, #3
 800a27e:	eba0 0a07 	sub.w	sl, r0, r7
 800a282:	f1ba 0f0f 	cmp.w	sl, #15
 800a286:	dd12      	ble.n	800a2ae <_malloc_r+0x342>
 800a288:	68a3      	ldr	r3, [r4, #8]
 800a28a:	19e2      	adds	r2, r4, r7
 800a28c:	f047 0701 	orr.w	r7, r7, #1
 800a290:	6067      	str	r7, [r4, #4]
 800a292:	f8c3 c00c 	str.w	ip, [r3, #12]
 800a296:	f8cc 3008 	str.w	r3, [ip, #8]
 800a29a:	f04a 0301 	orr.w	r3, sl, #1
 800a29e:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800a2a2:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800a2a6:	6053      	str	r3, [r2, #4]
 800a2a8:	f844 a000 	str.w	sl, [r4, r0]
 800a2ac:	e68f      	b.n	8009fce <_malloc_r+0x62>
 800a2ae:	f1ba 0f00 	cmp.w	sl, #0
 800a2b2:	db11      	blt.n	800a2d8 <_malloc_r+0x36c>
 800a2b4:	4420      	add	r0, r4
 800a2b6:	6843      	ldr	r3, [r0, #4]
 800a2b8:	f043 0301 	orr.w	r3, r3, #1
 800a2bc:	6043      	str	r3, [r0, #4]
 800a2be:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800a2c2:	4628      	mov	r0, r5
 800a2c4:	f8c3 c00c 	str.w	ip, [r3, #12]
 800a2c8:	f8cc 3008 	str.w	r3, [ip, #8]
 800a2cc:	f000 f88e 	bl	800a3ec <__malloc_unlock>
 800a2d0:	4620      	mov	r0, r4
 800a2d2:	b003      	add	sp, #12
 800a2d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2d8:	4664      	mov	r4, ip
 800a2da:	e70f      	b.n	800a0fc <_malloc_r+0x190>
 800a2dc:	f858 0908 	ldr.w	r0, [r8], #-8
 800a2e0:	4540      	cmp	r0, r8
 800a2e2:	f103 33ff 	add.w	r3, r3, #4294967295
 800a2e6:	f43f af13 	beq.w	800a110 <_malloc_r+0x1a4>
 800a2ea:	e718      	b.n	800a11e <_malloc_r+0x1b2>
 800a2ec:	3304      	adds	r3, #4
 800a2ee:	0052      	lsls	r2, r2, #1
 800a2f0:	4210      	tst	r0, r2
 800a2f2:	d0fb      	beq.n	800a2ec <_malloc_r+0x380>
 800a2f4:	e6fc      	b.n	800a0f0 <_malloc_r+0x184>
 800a2f6:	4673      	mov	r3, lr
 800a2f8:	e7fa      	b.n	800a2f0 <_malloc_r+0x384>
 800a2fa:	6810      	ldr	r0, [r2, #0]
 800a2fc:	3001      	adds	r0, #1
 800a2fe:	bf1b      	ittet	ne
 800a300:	eba4 0b0b 	subne.w	fp, r4, fp
 800a304:	eb0b 020e 	addne.w	r2, fp, lr
 800a308:	6014      	streq	r4, [r2, #0]
 800a30a:	601a      	strne	r2, [r3, #0]
 800a30c:	f014 0b07 	ands.w	fp, r4, #7
 800a310:	bf1a      	itte	ne
 800a312:	f1cb 0008 	rsbne	r0, fp, #8
 800a316:	1824      	addne	r4, r4, r0
 800a318:	4658      	moveq	r0, fp
 800a31a:	1862      	adds	r2, r4, r1
 800a31c:	ea02 010c 	and.w	r1, r2, ip
 800a320:	4480      	add	r8, r0
 800a322:	eba8 0801 	sub.w	r8, r8, r1
 800a326:	ea08 080c 	and.w	r8, r8, ip
 800a32a:	4641      	mov	r1, r8
 800a32c:	4628      	mov	r0, r5
 800a32e:	9201      	str	r2, [sp, #4]
 800a330:	f000 fa24 	bl	800a77c <_sbrk_r>
 800a334:	1c43      	adds	r3, r0, #1
 800a336:	9a01      	ldr	r2, [sp, #4]
 800a338:	4b28      	ldr	r3, [pc, #160]	@ (800a3dc <_malloc_r+0x470>)
 800a33a:	d107      	bne.n	800a34c <_malloc_r+0x3e0>
 800a33c:	f1bb 0f00 	cmp.w	fp, #0
 800a340:	d023      	beq.n	800a38a <_malloc_r+0x41e>
 800a342:	f1ab 0008 	sub.w	r0, fp, #8
 800a346:	4410      	add	r0, r2
 800a348:	f04f 0800 	mov.w	r8, #0
 800a34c:	681a      	ldr	r2, [r3, #0]
 800a34e:	60b4      	str	r4, [r6, #8]
 800a350:	1b00      	subs	r0, r0, r4
 800a352:	4440      	add	r0, r8
 800a354:	4442      	add	r2, r8
 800a356:	f040 0001 	orr.w	r0, r0, #1
 800a35a:	45b2      	cmp	sl, r6
 800a35c:	601a      	str	r2, [r3, #0]
 800a35e:	6060      	str	r0, [r4, #4]
 800a360:	f43f af29 	beq.w	800a1b6 <_malloc_r+0x24a>
 800a364:	f1b9 0f0f 	cmp.w	r9, #15
 800a368:	d812      	bhi.n	800a390 <_malloc_r+0x424>
 800a36a:	2301      	movs	r3, #1
 800a36c:	6063      	str	r3, [r4, #4]
 800a36e:	68b3      	ldr	r3, [r6, #8]
 800a370:	685b      	ldr	r3, [r3, #4]
 800a372:	f023 0303 	bic.w	r3, r3, #3
 800a376:	42bb      	cmp	r3, r7
 800a378:	eba3 0207 	sub.w	r2, r3, r7
 800a37c:	d301      	bcc.n	800a382 <_malloc_r+0x416>
 800a37e:	2a0f      	cmp	r2, #15
 800a380:	dc22      	bgt.n	800a3c8 <_malloc_r+0x45c>
 800a382:	4628      	mov	r0, r5
 800a384:	f000 f832 	bl	800a3ec <__malloc_unlock>
 800a388:	e5fc      	b.n	8009f84 <_malloc_r+0x18>
 800a38a:	4610      	mov	r0, r2
 800a38c:	46d8      	mov	r8, fp
 800a38e:	e7dd      	b.n	800a34c <_malloc_r+0x3e0>
 800a390:	f8da 2004 	ldr.w	r2, [sl, #4]
 800a394:	f1a9 090c 	sub.w	r9, r9, #12
 800a398:	f029 0907 	bic.w	r9, r9, #7
 800a39c:	f002 0201 	and.w	r2, r2, #1
 800a3a0:	ea42 0209 	orr.w	r2, r2, r9
 800a3a4:	f8ca 2004 	str.w	r2, [sl, #4]
 800a3a8:	2105      	movs	r1, #5
 800a3aa:	eb0a 0209 	add.w	r2, sl, r9
 800a3ae:	f1b9 0f0f 	cmp.w	r9, #15
 800a3b2:	e9c2 1101 	strd	r1, r1, [r2, #4]
 800a3b6:	f67f aefe 	bls.w	800a1b6 <_malloc_r+0x24a>
 800a3ba:	f10a 0108 	add.w	r1, sl, #8
 800a3be:	4628      	mov	r0, r5
 800a3c0:	f000 faac 	bl	800a91c <_free_r>
 800a3c4:	4b05      	ldr	r3, [pc, #20]	@ (800a3dc <_malloc_r+0x470>)
 800a3c6:	e6f6      	b.n	800a1b6 <_malloc_r+0x24a>
 800a3c8:	68b4      	ldr	r4, [r6, #8]
 800a3ca:	f047 0301 	orr.w	r3, r7, #1
 800a3ce:	4427      	add	r7, r4
 800a3d0:	f042 0201 	orr.w	r2, r2, #1
 800a3d4:	6063      	str	r3, [r4, #4]
 800a3d6:	60b7      	str	r7, [r6, #8]
 800a3d8:	607a      	str	r2, [r7, #4]
 800a3da:	e5f8      	b.n	8009fce <_malloc_r+0x62>
 800a3dc:	20000de4 	.word	0x20000de4

0800a3e0 <__malloc_lock>:
 800a3e0:	4801      	ldr	r0, [pc, #4]	@ (800a3e8 <__malloc_lock+0x8>)
 800a3e2:	f000 ba19 	b.w	800a818 <__retarget_lock_acquire_recursive>
 800a3e6:	bf00      	nop
 800a3e8:	20000f58 	.word	0x20000f58

0800a3ec <__malloc_unlock>:
 800a3ec:	4801      	ldr	r0, [pc, #4]	@ (800a3f4 <__malloc_unlock+0x8>)
 800a3ee:	f000 ba14 	b.w	800a81a <__retarget_lock_release_recursive>
 800a3f2:	bf00      	nop
 800a3f4:	20000f58 	.word	0x20000f58

0800a3f8 <std>:
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	b510      	push	{r4, lr}
 800a3fc:	4604      	mov	r4, r0
 800a3fe:	e9c0 3300 	strd	r3, r3, [r0]
 800a402:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a406:	6083      	str	r3, [r0, #8]
 800a408:	8181      	strh	r1, [r0, #12]
 800a40a:	6643      	str	r3, [r0, #100]	@ 0x64
 800a40c:	81c2      	strh	r2, [r0, #14]
 800a40e:	6183      	str	r3, [r0, #24]
 800a410:	4619      	mov	r1, r3
 800a412:	2208      	movs	r2, #8
 800a414:	305c      	adds	r0, #92	@ 0x5c
 800a416:	f000 f975 	bl	800a704 <memset>
 800a41a:	4b0d      	ldr	r3, [pc, #52]	@ (800a450 <std+0x58>)
 800a41c:	6223      	str	r3, [r4, #32]
 800a41e:	4b0d      	ldr	r3, [pc, #52]	@ (800a454 <std+0x5c>)
 800a420:	6263      	str	r3, [r4, #36]	@ 0x24
 800a422:	4b0d      	ldr	r3, [pc, #52]	@ (800a458 <std+0x60>)
 800a424:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a426:	4b0d      	ldr	r3, [pc, #52]	@ (800a45c <std+0x64>)
 800a428:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a42a:	4b0d      	ldr	r3, [pc, #52]	@ (800a460 <std+0x68>)
 800a42c:	61e4      	str	r4, [r4, #28]
 800a42e:	429c      	cmp	r4, r3
 800a430:	d006      	beq.n	800a440 <std+0x48>
 800a432:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a436:	4294      	cmp	r4, r2
 800a438:	d002      	beq.n	800a440 <std+0x48>
 800a43a:	33d0      	adds	r3, #208	@ 0xd0
 800a43c:	429c      	cmp	r4, r3
 800a43e:	d105      	bne.n	800a44c <std+0x54>
 800a440:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a444:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a448:	f000 b9e4 	b.w	800a814 <__retarget_lock_init_recursive>
 800a44c:	bd10      	pop	{r4, pc}
 800a44e:	bf00      	nop
 800a450:	0800a63d 	.word	0x0800a63d
 800a454:	0800a65f 	.word	0x0800a65f
 800a458:	0800a697 	.word	0x0800a697
 800a45c:	0800a6bb 	.word	0x0800a6bb
 800a460:	20000e18 	.word	0x20000e18

0800a464 <stdio_exit_handler>:
 800a464:	4a02      	ldr	r2, [pc, #8]	@ (800a470 <stdio_exit_handler+0xc>)
 800a466:	4903      	ldr	r1, [pc, #12]	@ (800a474 <stdio_exit_handler+0x10>)
 800a468:	4803      	ldr	r0, [pc, #12]	@ (800a478 <stdio_exit_handler+0x14>)
 800a46a:	f000 b869 	b.w	800a540 <_fwalk_sglue>
 800a46e:	bf00      	nop
 800a470:	20000438 	.word	0x20000438
 800a474:	0800dd2d 	.word	0x0800dd2d
 800a478:	20000448 	.word	0x20000448

0800a47c <cleanup_stdio>:
 800a47c:	6841      	ldr	r1, [r0, #4]
 800a47e:	4b0c      	ldr	r3, [pc, #48]	@ (800a4b0 <cleanup_stdio+0x34>)
 800a480:	4299      	cmp	r1, r3
 800a482:	b510      	push	{r4, lr}
 800a484:	4604      	mov	r4, r0
 800a486:	d001      	beq.n	800a48c <cleanup_stdio+0x10>
 800a488:	f003 fc50 	bl	800dd2c <_fclose_r>
 800a48c:	68a1      	ldr	r1, [r4, #8]
 800a48e:	4b09      	ldr	r3, [pc, #36]	@ (800a4b4 <cleanup_stdio+0x38>)
 800a490:	4299      	cmp	r1, r3
 800a492:	d002      	beq.n	800a49a <cleanup_stdio+0x1e>
 800a494:	4620      	mov	r0, r4
 800a496:	f003 fc49 	bl	800dd2c <_fclose_r>
 800a49a:	68e1      	ldr	r1, [r4, #12]
 800a49c:	4b06      	ldr	r3, [pc, #24]	@ (800a4b8 <cleanup_stdio+0x3c>)
 800a49e:	4299      	cmp	r1, r3
 800a4a0:	d004      	beq.n	800a4ac <cleanup_stdio+0x30>
 800a4a2:	4620      	mov	r0, r4
 800a4a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4a8:	f003 bc40 	b.w	800dd2c <_fclose_r>
 800a4ac:	bd10      	pop	{r4, pc}
 800a4ae:	bf00      	nop
 800a4b0:	20000e18 	.word	0x20000e18
 800a4b4:	20000e80 	.word	0x20000e80
 800a4b8:	20000ee8 	.word	0x20000ee8

0800a4bc <global_stdio_init.part.0>:
 800a4bc:	b510      	push	{r4, lr}
 800a4be:	4b0b      	ldr	r3, [pc, #44]	@ (800a4ec <global_stdio_init.part.0+0x30>)
 800a4c0:	4c0b      	ldr	r4, [pc, #44]	@ (800a4f0 <global_stdio_init.part.0+0x34>)
 800a4c2:	4a0c      	ldr	r2, [pc, #48]	@ (800a4f4 <global_stdio_init.part.0+0x38>)
 800a4c4:	601a      	str	r2, [r3, #0]
 800a4c6:	4620      	mov	r0, r4
 800a4c8:	2200      	movs	r2, #0
 800a4ca:	2104      	movs	r1, #4
 800a4cc:	f7ff ff94 	bl	800a3f8 <std>
 800a4d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a4d4:	2201      	movs	r2, #1
 800a4d6:	2109      	movs	r1, #9
 800a4d8:	f7ff ff8e 	bl	800a3f8 <std>
 800a4dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a4e0:	2202      	movs	r2, #2
 800a4e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4e6:	2112      	movs	r1, #18
 800a4e8:	f7ff bf86 	b.w	800a3f8 <std>
 800a4ec:	20000f50 	.word	0x20000f50
 800a4f0:	20000e18 	.word	0x20000e18
 800a4f4:	0800a465 	.word	0x0800a465

0800a4f8 <__sfp_lock_acquire>:
 800a4f8:	4801      	ldr	r0, [pc, #4]	@ (800a500 <__sfp_lock_acquire+0x8>)
 800a4fa:	f000 b98d 	b.w	800a818 <__retarget_lock_acquire_recursive>
 800a4fe:	bf00      	nop
 800a500:	20000f5a 	.word	0x20000f5a

0800a504 <__sfp_lock_release>:
 800a504:	4801      	ldr	r0, [pc, #4]	@ (800a50c <__sfp_lock_release+0x8>)
 800a506:	f000 b988 	b.w	800a81a <__retarget_lock_release_recursive>
 800a50a:	bf00      	nop
 800a50c:	20000f5a 	.word	0x20000f5a

0800a510 <__sinit>:
 800a510:	b510      	push	{r4, lr}
 800a512:	4604      	mov	r4, r0
 800a514:	f7ff fff0 	bl	800a4f8 <__sfp_lock_acquire>
 800a518:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a51a:	b11b      	cbz	r3, 800a524 <__sinit+0x14>
 800a51c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a520:	f7ff bff0 	b.w	800a504 <__sfp_lock_release>
 800a524:	4b04      	ldr	r3, [pc, #16]	@ (800a538 <__sinit+0x28>)
 800a526:	6363      	str	r3, [r4, #52]	@ 0x34
 800a528:	4b04      	ldr	r3, [pc, #16]	@ (800a53c <__sinit+0x2c>)
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d1f5      	bne.n	800a51c <__sinit+0xc>
 800a530:	f7ff ffc4 	bl	800a4bc <global_stdio_init.part.0>
 800a534:	e7f2      	b.n	800a51c <__sinit+0xc>
 800a536:	bf00      	nop
 800a538:	0800a47d 	.word	0x0800a47d
 800a53c:	20000f50 	.word	0x20000f50

0800a540 <_fwalk_sglue>:
 800a540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a544:	4607      	mov	r7, r0
 800a546:	4688      	mov	r8, r1
 800a548:	4614      	mov	r4, r2
 800a54a:	2600      	movs	r6, #0
 800a54c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a550:	f1b9 0901 	subs.w	r9, r9, #1
 800a554:	d505      	bpl.n	800a562 <_fwalk_sglue+0x22>
 800a556:	6824      	ldr	r4, [r4, #0]
 800a558:	2c00      	cmp	r4, #0
 800a55a:	d1f7      	bne.n	800a54c <_fwalk_sglue+0xc>
 800a55c:	4630      	mov	r0, r6
 800a55e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a562:	89ab      	ldrh	r3, [r5, #12]
 800a564:	2b01      	cmp	r3, #1
 800a566:	d907      	bls.n	800a578 <_fwalk_sglue+0x38>
 800a568:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a56c:	3301      	adds	r3, #1
 800a56e:	d003      	beq.n	800a578 <_fwalk_sglue+0x38>
 800a570:	4629      	mov	r1, r5
 800a572:	4638      	mov	r0, r7
 800a574:	47c0      	blx	r8
 800a576:	4306      	orrs	r6, r0
 800a578:	3568      	adds	r5, #104	@ 0x68
 800a57a:	e7e9      	b.n	800a550 <_fwalk_sglue+0x10>

0800a57c <printf>:
 800a57c:	b40f      	push	{r0, r1, r2, r3}
 800a57e:	b507      	push	{r0, r1, r2, lr}
 800a580:	4906      	ldr	r1, [pc, #24]	@ (800a59c <printf+0x20>)
 800a582:	ab04      	add	r3, sp, #16
 800a584:	6808      	ldr	r0, [r1, #0]
 800a586:	f853 2b04 	ldr.w	r2, [r3], #4
 800a58a:	6881      	ldr	r1, [r0, #8]
 800a58c:	9301      	str	r3, [sp, #4]
 800a58e:	f001 fc67 	bl	800be60 <_vfprintf_r>
 800a592:	b003      	add	sp, #12
 800a594:	f85d eb04 	ldr.w	lr, [sp], #4
 800a598:	b004      	add	sp, #16
 800a59a:	4770      	bx	lr
 800a59c:	20000444 	.word	0x20000444

0800a5a0 <_puts_r>:
 800a5a0:	b530      	push	{r4, r5, lr}
 800a5a2:	4605      	mov	r5, r0
 800a5a4:	b089      	sub	sp, #36	@ 0x24
 800a5a6:	4608      	mov	r0, r1
 800a5a8:	460c      	mov	r4, r1
 800a5aa:	f7f5 fe43 	bl	8000234 <strlen>
 800a5ae:	4b1e      	ldr	r3, [pc, #120]	@ (800a628 <_puts_r+0x88>)
 800a5b0:	9306      	str	r3, [sp, #24]
 800a5b2:	2301      	movs	r3, #1
 800a5b4:	e9cd 4004 	strd	r4, r0, [sp, #16]
 800a5b8:	9307      	str	r3, [sp, #28]
 800a5ba:	4418      	add	r0, r3
 800a5bc:	ab04      	add	r3, sp, #16
 800a5be:	9301      	str	r3, [sp, #4]
 800a5c0:	2302      	movs	r3, #2
 800a5c2:	9302      	str	r3, [sp, #8]
 800a5c4:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800a5c6:	68ac      	ldr	r4, [r5, #8]
 800a5c8:	9003      	str	r0, [sp, #12]
 800a5ca:	b913      	cbnz	r3, 800a5d2 <_puts_r+0x32>
 800a5cc:	4628      	mov	r0, r5
 800a5ce:	f7ff ff9f 	bl	800a510 <__sinit>
 800a5d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a5d4:	07db      	lsls	r3, r3, #31
 800a5d6:	d405      	bmi.n	800a5e4 <_puts_r+0x44>
 800a5d8:	89a3      	ldrh	r3, [r4, #12]
 800a5da:	0598      	lsls	r0, r3, #22
 800a5dc:	d402      	bmi.n	800a5e4 <_puts_r+0x44>
 800a5de:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a5e0:	f000 f91a 	bl	800a818 <__retarget_lock_acquire_recursive>
 800a5e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5e8:	0499      	lsls	r1, r3, #18
 800a5ea:	d406      	bmi.n	800a5fa <_puts_r+0x5a>
 800a5ec:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a5f0:	81a3      	strh	r3, [r4, #12]
 800a5f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a5f4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a5f8:	6663      	str	r3, [r4, #100]	@ 0x64
 800a5fa:	4628      	mov	r0, r5
 800a5fc:	aa01      	add	r2, sp, #4
 800a5fe:	4621      	mov	r1, r4
 800a600:	f003 fc98 	bl	800df34 <__sfvwrite_r>
 800a604:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a606:	2800      	cmp	r0, #0
 800a608:	bf0c      	ite	eq
 800a60a:	250a      	moveq	r5, #10
 800a60c:	f04f 35ff 	movne.w	r5, #4294967295
 800a610:	07da      	lsls	r2, r3, #31
 800a612:	d405      	bmi.n	800a620 <_puts_r+0x80>
 800a614:	89a3      	ldrh	r3, [r4, #12]
 800a616:	059b      	lsls	r3, r3, #22
 800a618:	d402      	bmi.n	800a620 <_puts_r+0x80>
 800a61a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a61c:	f000 f8fd 	bl	800a81a <__retarget_lock_release_recursive>
 800a620:	4628      	mov	r0, r5
 800a622:	b009      	add	sp, #36	@ 0x24
 800a624:	bd30      	pop	{r4, r5, pc}
 800a626:	bf00      	nop
 800a628:	08010d03 	.word	0x08010d03

0800a62c <puts>:
 800a62c:	4b02      	ldr	r3, [pc, #8]	@ (800a638 <puts+0xc>)
 800a62e:	4601      	mov	r1, r0
 800a630:	6818      	ldr	r0, [r3, #0]
 800a632:	f7ff bfb5 	b.w	800a5a0 <_puts_r>
 800a636:	bf00      	nop
 800a638:	20000444 	.word	0x20000444

0800a63c <__sread>:
 800a63c:	b510      	push	{r4, lr}
 800a63e:	460c      	mov	r4, r1
 800a640:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a644:	f000 f888 	bl	800a758 <_read_r>
 800a648:	2800      	cmp	r0, #0
 800a64a:	bfab      	itete	ge
 800a64c:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 800a64e:	89a3      	ldrhlt	r3, [r4, #12]
 800a650:	181b      	addge	r3, r3, r0
 800a652:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a656:	bfac      	ite	ge
 800a658:	6523      	strge	r3, [r4, #80]	@ 0x50
 800a65a:	81a3      	strhlt	r3, [r4, #12]
 800a65c:	bd10      	pop	{r4, pc}

0800a65e <__swrite>:
 800a65e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a662:	461f      	mov	r7, r3
 800a664:	898b      	ldrh	r3, [r1, #12]
 800a666:	05db      	lsls	r3, r3, #23
 800a668:	4605      	mov	r5, r0
 800a66a:	460c      	mov	r4, r1
 800a66c:	4616      	mov	r6, r2
 800a66e:	d505      	bpl.n	800a67c <__swrite+0x1e>
 800a670:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a674:	2302      	movs	r3, #2
 800a676:	2200      	movs	r2, #0
 800a678:	f000 f85c 	bl	800a734 <_lseek_r>
 800a67c:	89a3      	ldrh	r3, [r4, #12]
 800a67e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a682:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a686:	81a3      	strh	r3, [r4, #12]
 800a688:	4632      	mov	r2, r6
 800a68a:	463b      	mov	r3, r7
 800a68c:	4628      	mov	r0, r5
 800a68e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a692:	f000 b883 	b.w	800a79c <_write_r>

0800a696 <__sseek>:
 800a696:	b510      	push	{r4, lr}
 800a698:	460c      	mov	r4, r1
 800a69a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a69e:	f000 f849 	bl	800a734 <_lseek_r>
 800a6a2:	1c43      	adds	r3, r0, #1
 800a6a4:	89a3      	ldrh	r3, [r4, #12]
 800a6a6:	bf15      	itete	ne
 800a6a8:	6520      	strne	r0, [r4, #80]	@ 0x50
 800a6aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a6ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a6b2:	81a3      	strheq	r3, [r4, #12]
 800a6b4:	bf18      	it	ne
 800a6b6:	81a3      	strhne	r3, [r4, #12]
 800a6b8:	bd10      	pop	{r4, pc}

0800a6ba <__sclose>:
 800a6ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6be:	f000 b829 	b.w	800a714 <_close_r>
	...

0800a6c4 <_vsprintf_r>:
 800a6c4:	b500      	push	{lr}
 800a6c6:	b09b      	sub	sp, #108	@ 0x6c
 800a6c8:	9100      	str	r1, [sp, #0]
 800a6ca:	9104      	str	r1, [sp, #16]
 800a6cc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a6d0:	9105      	str	r1, [sp, #20]
 800a6d2:	9102      	str	r1, [sp, #8]
 800a6d4:	4905      	ldr	r1, [pc, #20]	@ (800a6ec <_vsprintf_r+0x28>)
 800a6d6:	9103      	str	r1, [sp, #12]
 800a6d8:	4669      	mov	r1, sp
 800a6da:	f000 f9e1 	bl	800aaa0 <_svfprintf_r>
 800a6de:	9b00      	ldr	r3, [sp, #0]
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	701a      	strb	r2, [r3, #0]
 800a6e4:	b01b      	add	sp, #108	@ 0x6c
 800a6e6:	f85d fb04 	ldr.w	pc, [sp], #4
 800a6ea:	bf00      	nop
 800a6ec:	ffff0208 	.word	0xffff0208

0800a6f0 <vsprintf>:
 800a6f0:	4613      	mov	r3, r2
 800a6f2:	460a      	mov	r2, r1
 800a6f4:	4601      	mov	r1, r0
 800a6f6:	4802      	ldr	r0, [pc, #8]	@ (800a700 <vsprintf+0x10>)
 800a6f8:	6800      	ldr	r0, [r0, #0]
 800a6fa:	f7ff bfe3 	b.w	800a6c4 <_vsprintf_r>
 800a6fe:	bf00      	nop
 800a700:	20000444 	.word	0x20000444

0800a704 <memset>:
 800a704:	4402      	add	r2, r0
 800a706:	4603      	mov	r3, r0
 800a708:	4293      	cmp	r3, r2
 800a70a:	d100      	bne.n	800a70e <memset+0xa>
 800a70c:	4770      	bx	lr
 800a70e:	f803 1b01 	strb.w	r1, [r3], #1
 800a712:	e7f9      	b.n	800a708 <memset+0x4>

0800a714 <_close_r>:
 800a714:	b538      	push	{r3, r4, r5, lr}
 800a716:	4d06      	ldr	r5, [pc, #24]	@ (800a730 <_close_r+0x1c>)
 800a718:	2300      	movs	r3, #0
 800a71a:	4604      	mov	r4, r0
 800a71c:	4608      	mov	r0, r1
 800a71e:	602b      	str	r3, [r5, #0]
 800a720:	f7f7 fd8c 	bl	800223c <_close>
 800a724:	1c43      	adds	r3, r0, #1
 800a726:	d102      	bne.n	800a72e <_close_r+0x1a>
 800a728:	682b      	ldr	r3, [r5, #0]
 800a72a:	b103      	cbz	r3, 800a72e <_close_r+0x1a>
 800a72c:	6023      	str	r3, [r4, #0]
 800a72e:	bd38      	pop	{r3, r4, r5, pc}
 800a730:	20000f54 	.word	0x20000f54

0800a734 <_lseek_r>:
 800a734:	b538      	push	{r3, r4, r5, lr}
 800a736:	4d07      	ldr	r5, [pc, #28]	@ (800a754 <_lseek_r+0x20>)
 800a738:	4604      	mov	r4, r0
 800a73a:	4608      	mov	r0, r1
 800a73c:	4611      	mov	r1, r2
 800a73e:	2200      	movs	r2, #0
 800a740:	602a      	str	r2, [r5, #0]
 800a742:	461a      	mov	r2, r3
 800a744:	f7f7 fda1 	bl	800228a <_lseek>
 800a748:	1c43      	adds	r3, r0, #1
 800a74a:	d102      	bne.n	800a752 <_lseek_r+0x1e>
 800a74c:	682b      	ldr	r3, [r5, #0]
 800a74e:	b103      	cbz	r3, 800a752 <_lseek_r+0x1e>
 800a750:	6023      	str	r3, [r4, #0]
 800a752:	bd38      	pop	{r3, r4, r5, pc}
 800a754:	20000f54 	.word	0x20000f54

0800a758 <_read_r>:
 800a758:	b538      	push	{r3, r4, r5, lr}
 800a75a:	4d07      	ldr	r5, [pc, #28]	@ (800a778 <_read_r+0x20>)
 800a75c:	4604      	mov	r4, r0
 800a75e:	4608      	mov	r0, r1
 800a760:	4611      	mov	r1, r2
 800a762:	2200      	movs	r2, #0
 800a764:	602a      	str	r2, [r5, #0]
 800a766:	461a      	mov	r2, r3
 800a768:	f7f7 fd2f 	bl	80021ca <_read>
 800a76c:	1c43      	adds	r3, r0, #1
 800a76e:	d102      	bne.n	800a776 <_read_r+0x1e>
 800a770:	682b      	ldr	r3, [r5, #0]
 800a772:	b103      	cbz	r3, 800a776 <_read_r+0x1e>
 800a774:	6023      	str	r3, [r4, #0]
 800a776:	bd38      	pop	{r3, r4, r5, pc}
 800a778:	20000f54 	.word	0x20000f54

0800a77c <_sbrk_r>:
 800a77c:	b538      	push	{r3, r4, r5, lr}
 800a77e:	4d06      	ldr	r5, [pc, #24]	@ (800a798 <_sbrk_r+0x1c>)
 800a780:	2300      	movs	r3, #0
 800a782:	4604      	mov	r4, r0
 800a784:	4608      	mov	r0, r1
 800a786:	602b      	str	r3, [r5, #0]
 800a788:	f7f7 fd8c 	bl	80022a4 <_sbrk>
 800a78c:	1c43      	adds	r3, r0, #1
 800a78e:	d102      	bne.n	800a796 <_sbrk_r+0x1a>
 800a790:	682b      	ldr	r3, [r5, #0]
 800a792:	b103      	cbz	r3, 800a796 <_sbrk_r+0x1a>
 800a794:	6023      	str	r3, [r4, #0]
 800a796:	bd38      	pop	{r3, r4, r5, pc}
 800a798:	20000f54 	.word	0x20000f54

0800a79c <_write_r>:
 800a79c:	b538      	push	{r3, r4, r5, lr}
 800a79e:	4d07      	ldr	r5, [pc, #28]	@ (800a7bc <_write_r+0x20>)
 800a7a0:	4604      	mov	r4, r0
 800a7a2:	4608      	mov	r0, r1
 800a7a4:	4611      	mov	r1, r2
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	602a      	str	r2, [r5, #0]
 800a7aa:	461a      	mov	r2, r3
 800a7ac:	f7f7 fd2a 	bl	8002204 <_write>
 800a7b0:	1c43      	adds	r3, r0, #1
 800a7b2:	d102      	bne.n	800a7ba <_write_r+0x1e>
 800a7b4:	682b      	ldr	r3, [r5, #0]
 800a7b6:	b103      	cbz	r3, 800a7ba <_write_r+0x1e>
 800a7b8:	6023      	str	r3, [r4, #0]
 800a7ba:	bd38      	pop	{r3, r4, r5, pc}
 800a7bc:	20000f54 	.word	0x20000f54

0800a7c0 <__errno>:
 800a7c0:	4b01      	ldr	r3, [pc, #4]	@ (800a7c8 <__errno+0x8>)
 800a7c2:	6818      	ldr	r0, [r3, #0]
 800a7c4:	4770      	bx	lr
 800a7c6:	bf00      	nop
 800a7c8:	20000444 	.word	0x20000444

0800a7cc <__libc_init_array>:
 800a7cc:	b570      	push	{r4, r5, r6, lr}
 800a7ce:	4d0d      	ldr	r5, [pc, #52]	@ (800a804 <__libc_init_array+0x38>)
 800a7d0:	4c0d      	ldr	r4, [pc, #52]	@ (800a808 <__libc_init_array+0x3c>)
 800a7d2:	1b64      	subs	r4, r4, r5
 800a7d4:	10a4      	asrs	r4, r4, #2
 800a7d6:	2600      	movs	r6, #0
 800a7d8:	42a6      	cmp	r6, r4
 800a7da:	d109      	bne.n	800a7f0 <__libc_init_array+0x24>
 800a7dc:	4d0b      	ldr	r5, [pc, #44]	@ (800a80c <__libc_init_array+0x40>)
 800a7de:	4c0c      	ldr	r4, [pc, #48]	@ (800a810 <__libc_init_array+0x44>)
 800a7e0:	f005 fbba 	bl	800ff58 <_init>
 800a7e4:	1b64      	subs	r4, r4, r5
 800a7e6:	10a4      	asrs	r4, r4, #2
 800a7e8:	2600      	movs	r6, #0
 800a7ea:	42a6      	cmp	r6, r4
 800a7ec:	d105      	bne.n	800a7fa <__libc_init_array+0x2e>
 800a7ee:	bd70      	pop	{r4, r5, r6, pc}
 800a7f0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a7f4:	4798      	blx	r3
 800a7f6:	3601      	adds	r6, #1
 800a7f8:	e7ee      	b.n	800a7d8 <__libc_init_array+0xc>
 800a7fa:	f855 3b04 	ldr.w	r3, [r5], #4
 800a7fe:	4798      	blx	r3
 800a800:	3601      	adds	r6, #1
 800a802:	e7f2      	b.n	800a7ea <__libc_init_array+0x1e>
 800a804:	08010d10 	.word	0x08010d10
 800a808:	08010d10 	.word	0x08010d10
 800a80c:	08010d10 	.word	0x08010d10
 800a810:	08010d18 	.word	0x08010d18

0800a814 <__retarget_lock_init_recursive>:
 800a814:	4770      	bx	lr

0800a816 <__retarget_lock_close_recursive>:
 800a816:	4770      	bx	lr

0800a818 <__retarget_lock_acquire_recursive>:
 800a818:	4770      	bx	lr

0800a81a <__retarget_lock_release_recursive>:
 800a81a:	4770      	bx	lr

0800a81c <sysconf>:
 800a81c:	2808      	cmp	r0, #8
 800a81e:	b508      	push	{r3, lr}
 800a820:	d006      	beq.n	800a830 <sysconf+0x14>
 800a822:	f7ff ffcd 	bl	800a7c0 <__errno>
 800a826:	2316      	movs	r3, #22
 800a828:	6003      	str	r3, [r0, #0]
 800a82a:	f04f 30ff 	mov.w	r0, #4294967295
 800a82e:	bd08      	pop	{r3, pc}
 800a830:	2080      	movs	r0, #128	@ 0x80
 800a832:	e7fc      	b.n	800a82e <sysconf+0x12>

0800a834 <memcpy>:
 800a834:	440a      	add	r2, r1
 800a836:	4291      	cmp	r1, r2
 800a838:	f100 33ff 	add.w	r3, r0, #4294967295
 800a83c:	d100      	bne.n	800a840 <memcpy+0xc>
 800a83e:	4770      	bx	lr
 800a840:	b510      	push	{r4, lr}
 800a842:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a846:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a84a:	4291      	cmp	r1, r2
 800a84c:	d1f9      	bne.n	800a842 <memcpy+0xe>
 800a84e:	bd10      	pop	{r4, pc}

0800a850 <register_fini>:
 800a850:	4b02      	ldr	r3, [pc, #8]	@ (800a85c <register_fini+0xc>)
 800a852:	b113      	cbz	r3, 800a85a <register_fini+0xa>
 800a854:	4802      	ldr	r0, [pc, #8]	@ (800a860 <register_fini+0x10>)
 800a856:	f000 b805 	b.w	800a864 <atexit>
 800a85a:	4770      	bx	lr
 800a85c:	00000000 	.word	0x00000000
 800a860:	0800e3bd 	.word	0x0800e3bd

0800a864 <atexit>:
 800a864:	2300      	movs	r3, #0
 800a866:	4601      	mov	r1, r0
 800a868:	461a      	mov	r2, r3
 800a86a:	4618      	mov	r0, r3
 800a86c:	f003 bdf0 	b.w	800e450 <__register_exitproc>

0800a870 <_malloc_trim_r>:
 800a870:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a874:	4606      	mov	r6, r0
 800a876:	2008      	movs	r0, #8
 800a878:	4689      	mov	r9, r1
 800a87a:	f7ff ffcf 	bl	800a81c <sysconf>
 800a87e:	4f24      	ldr	r7, [pc, #144]	@ (800a910 <_malloc_trim_r+0xa0>)
 800a880:	4680      	mov	r8, r0
 800a882:	4630      	mov	r0, r6
 800a884:	f7ff fdac 	bl	800a3e0 <__malloc_lock>
 800a888:	68bb      	ldr	r3, [r7, #8]
 800a88a:	685d      	ldr	r5, [r3, #4]
 800a88c:	f025 0503 	bic.w	r5, r5, #3
 800a890:	f1a5 0411 	sub.w	r4, r5, #17
 800a894:	eba4 0409 	sub.w	r4, r4, r9
 800a898:	4444      	add	r4, r8
 800a89a:	fbb4 f4f8 	udiv	r4, r4, r8
 800a89e:	3c01      	subs	r4, #1
 800a8a0:	fb08 f404 	mul.w	r4, r8, r4
 800a8a4:	45a0      	cmp	r8, r4
 800a8a6:	dd05      	ble.n	800a8b4 <_malloc_trim_r+0x44>
 800a8a8:	4630      	mov	r0, r6
 800a8aa:	f7ff fd9f 	bl	800a3ec <__malloc_unlock>
 800a8ae:	2000      	movs	r0, #0
 800a8b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8b4:	2100      	movs	r1, #0
 800a8b6:	4630      	mov	r0, r6
 800a8b8:	f7ff ff60 	bl	800a77c <_sbrk_r>
 800a8bc:	68bb      	ldr	r3, [r7, #8]
 800a8be:	442b      	add	r3, r5
 800a8c0:	4298      	cmp	r0, r3
 800a8c2:	d1f1      	bne.n	800a8a8 <_malloc_trim_r+0x38>
 800a8c4:	4261      	negs	r1, r4
 800a8c6:	4630      	mov	r0, r6
 800a8c8:	f7ff ff58 	bl	800a77c <_sbrk_r>
 800a8cc:	3001      	adds	r0, #1
 800a8ce:	d110      	bne.n	800a8f2 <_malloc_trim_r+0x82>
 800a8d0:	2100      	movs	r1, #0
 800a8d2:	4630      	mov	r0, r6
 800a8d4:	f7ff ff52 	bl	800a77c <_sbrk_r>
 800a8d8:	68ba      	ldr	r2, [r7, #8]
 800a8da:	1a83      	subs	r3, r0, r2
 800a8dc:	2b0f      	cmp	r3, #15
 800a8de:	dde3      	ble.n	800a8a8 <_malloc_trim_r+0x38>
 800a8e0:	490c      	ldr	r1, [pc, #48]	@ (800a914 <_malloc_trim_r+0xa4>)
 800a8e2:	6809      	ldr	r1, [r1, #0]
 800a8e4:	1a40      	subs	r0, r0, r1
 800a8e6:	490c      	ldr	r1, [pc, #48]	@ (800a918 <_malloc_trim_r+0xa8>)
 800a8e8:	f043 0301 	orr.w	r3, r3, #1
 800a8ec:	6008      	str	r0, [r1, #0]
 800a8ee:	6053      	str	r3, [r2, #4]
 800a8f0:	e7da      	b.n	800a8a8 <_malloc_trim_r+0x38>
 800a8f2:	68bb      	ldr	r3, [r7, #8]
 800a8f4:	4a08      	ldr	r2, [pc, #32]	@ (800a918 <_malloc_trim_r+0xa8>)
 800a8f6:	1b2d      	subs	r5, r5, r4
 800a8f8:	f045 0501 	orr.w	r5, r5, #1
 800a8fc:	605d      	str	r5, [r3, #4]
 800a8fe:	6813      	ldr	r3, [r2, #0]
 800a900:	4630      	mov	r0, r6
 800a902:	1b1b      	subs	r3, r3, r4
 800a904:	6013      	str	r3, [r2, #0]
 800a906:	f7ff fd71 	bl	800a3ec <__malloc_unlock>
 800a90a:	2001      	movs	r0, #1
 800a90c:	e7d0      	b.n	800a8b0 <_malloc_trim_r+0x40>
 800a90e:	bf00      	nop
 800a910:	20000030 	.word	0x20000030
 800a914:	20000028 	.word	0x20000028
 800a918:	20000de4 	.word	0x20000de4

0800a91c <_free_r>:
 800a91c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a91e:	4604      	mov	r4, r0
 800a920:	460f      	mov	r7, r1
 800a922:	2900      	cmp	r1, #0
 800a924:	f000 80b1 	beq.w	800aa8a <_free_r+0x16e>
 800a928:	f7ff fd5a 	bl	800a3e0 <__malloc_lock>
 800a92c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800a930:	4d56      	ldr	r5, [pc, #344]	@ (800aa8c <_free_r+0x170>)
 800a932:	f022 0001 	bic.w	r0, r2, #1
 800a936:	f1a7 0308 	sub.w	r3, r7, #8
 800a93a:	eb03 0c00 	add.w	ip, r3, r0
 800a93e:	68a9      	ldr	r1, [r5, #8]
 800a940:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800a944:	4561      	cmp	r1, ip
 800a946:	f026 0603 	bic.w	r6, r6, #3
 800a94a:	f002 0201 	and.w	r2, r2, #1
 800a94e:	d11b      	bne.n	800a988 <_free_r+0x6c>
 800a950:	4406      	add	r6, r0
 800a952:	b93a      	cbnz	r2, 800a964 <_free_r+0x48>
 800a954:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800a958:	1a9b      	subs	r3, r3, r2
 800a95a:	4416      	add	r6, r2
 800a95c:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800a960:	60ca      	str	r2, [r1, #12]
 800a962:	6091      	str	r1, [r2, #8]
 800a964:	f046 0201 	orr.w	r2, r6, #1
 800a968:	605a      	str	r2, [r3, #4]
 800a96a:	60ab      	str	r3, [r5, #8]
 800a96c:	4b48      	ldr	r3, [pc, #288]	@ (800aa90 <_free_r+0x174>)
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	42b3      	cmp	r3, r6
 800a972:	d804      	bhi.n	800a97e <_free_r+0x62>
 800a974:	4b47      	ldr	r3, [pc, #284]	@ (800aa94 <_free_r+0x178>)
 800a976:	4620      	mov	r0, r4
 800a978:	6819      	ldr	r1, [r3, #0]
 800a97a:	f7ff ff79 	bl	800a870 <_malloc_trim_r>
 800a97e:	4620      	mov	r0, r4
 800a980:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a984:	f7ff bd32 	b.w	800a3ec <__malloc_unlock>
 800a988:	f8cc 6004 	str.w	r6, [ip, #4]
 800a98c:	2a00      	cmp	r2, #0
 800a98e:	d138      	bne.n	800aa02 <_free_r+0xe6>
 800a990:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800a994:	1a5b      	subs	r3, r3, r1
 800a996:	4408      	add	r0, r1
 800a998:	6899      	ldr	r1, [r3, #8]
 800a99a:	f105 0708 	add.w	r7, r5, #8
 800a99e:	42b9      	cmp	r1, r7
 800a9a0:	d031      	beq.n	800aa06 <_free_r+0xea>
 800a9a2:	68df      	ldr	r7, [r3, #12]
 800a9a4:	60cf      	str	r7, [r1, #12]
 800a9a6:	60b9      	str	r1, [r7, #8]
 800a9a8:	eb0c 0106 	add.w	r1, ip, r6
 800a9ac:	6849      	ldr	r1, [r1, #4]
 800a9ae:	07c9      	lsls	r1, r1, #31
 800a9b0:	d40b      	bmi.n	800a9ca <_free_r+0xae>
 800a9b2:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800a9b6:	4430      	add	r0, r6
 800a9b8:	bb3a      	cbnz	r2, 800aa0a <_free_r+0xee>
 800a9ba:	4e37      	ldr	r6, [pc, #220]	@ (800aa98 <_free_r+0x17c>)
 800a9bc:	42b1      	cmp	r1, r6
 800a9be:	d124      	bne.n	800aa0a <_free_r+0xee>
 800a9c0:	e9c5 3304 	strd	r3, r3, [r5, #16]
 800a9c4:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800a9c8:	2201      	movs	r2, #1
 800a9ca:	f040 0101 	orr.w	r1, r0, #1
 800a9ce:	6059      	str	r1, [r3, #4]
 800a9d0:	5018      	str	r0, [r3, r0]
 800a9d2:	2a00      	cmp	r2, #0
 800a9d4:	d1d3      	bne.n	800a97e <_free_r+0x62>
 800a9d6:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800a9da:	d21b      	bcs.n	800aa14 <_free_r+0xf8>
 800a9dc:	08c2      	lsrs	r2, r0, #3
 800a9de:	2101      	movs	r1, #1
 800a9e0:	0940      	lsrs	r0, r0, #5
 800a9e2:	4081      	lsls	r1, r0
 800a9e4:	6868      	ldr	r0, [r5, #4]
 800a9e6:	3201      	adds	r2, #1
 800a9e8:	4301      	orrs	r1, r0
 800a9ea:	6069      	str	r1, [r5, #4]
 800a9ec:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 800a9f0:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 800a9f4:	3908      	subs	r1, #8
 800a9f6:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800a9fa:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 800a9fe:	60c3      	str	r3, [r0, #12]
 800aa00:	e7bd      	b.n	800a97e <_free_r+0x62>
 800aa02:	2200      	movs	r2, #0
 800aa04:	e7d0      	b.n	800a9a8 <_free_r+0x8c>
 800aa06:	2201      	movs	r2, #1
 800aa08:	e7ce      	b.n	800a9a8 <_free_r+0x8c>
 800aa0a:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800aa0e:	60ce      	str	r6, [r1, #12]
 800aa10:	60b1      	str	r1, [r6, #8]
 800aa12:	e7da      	b.n	800a9ca <_free_r+0xae>
 800aa14:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 800aa18:	ea4f 2250 	mov.w	r2, r0, lsr #9
 800aa1c:	d214      	bcs.n	800aa48 <_free_r+0x12c>
 800aa1e:	0982      	lsrs	r2, r0, #6
 800aa20:	3238      	adds	r2, #56	@ 0x38
 800aa22:	1c51      	adds	r1, r2, #1
 800aa24:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800aa28:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800aa2c:	428e      	cmp	r6, r1
 800aa2e:	d125      	bne.n	800aa7c <_free_r+0x160>
 800aa30:	2001      	movs	r0, #1
 800aa32:	1092      	asrs	r2, r2, #2
 800aa34:	fa00 f202 	lsl.w	r2, r0, r2
 800aa38:	6868      	ldr	r0, [r5, #4]
 800aa3a:	4302      	orrs	r2, r0
 800aa3c:	606a      	str	r2, [r5, #4]
 800aa3e:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800aa42:	60b3      	str	r3, [r6, #8]
 800aa44:	60cb      	str	r3, [r1, #12]
 800aa46:	e79a      	b.n	800a97e <_free_r+0x62>
 800aa48:	2a14      	cmp	r2, #20
 800aa4a:	d801      	bhi.n	800aa50 <_free_r+0x134>
 800aa4c:	325b      	adds	r2, #91	@ 0x5b
 800aa4e:	e7e8      	b.n	800aa22 <_free_r+0x106>
 800aa50:	2a54      	cmp	r2, #84	@ 0x54
 800aa52:	d802      	bhi.n	800aa5a <_free_r+0x13e>
 800aa54:	0b02      	lsrs	r2, r0, #12
 800aa56:	326e      	adds	r2, #110	@ 0x6e
 800aa58:	e7e3      	b.n	800aa22 <_free_r+0x106>
 800aa5a:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 800aa5e:	d802      	bhi.n	800aa66 <_free_r+0x14a>
 800aa60:	0bc2      	lsrs	r2, r0, #15
 800aa62:	3277      	adds	r2, #119	@ 0x77
 800aa64:	e7dd      	b.n	800aa22 <_free_r+0x106>
 800aa66:	f240 5154 	movw	r1, #1364	@ 0x554
 800aa6a:	428a      	cmp	r2, r1
 800aa6c:	bf9a      	itte	ls
 800aa6e:	0c82      	lsrls	r2, r0, #18
 800aa70:	327c      	addls	r2, #124	@ 0x7c
 800aa72:	227e      	movhi	r2, #126	@ 0x7e
 800aa74:	e7d5      	b.n	800aa22 <_free_r+0x106>
 800aa76:	6889      	ldr	r1, [r1, #8]
 800aa78:	428e      	cmp	r6, r1
 800aa7a:	d004      	beq.n	800aa86 <_free_r+0x16a>
 800aa7c:	684a      	ldr	r2, [r1, #4]
 800aa7e:	f022 0203 	bic.w	r2, r2, #3
 800aa82:	4282      	cmp	r2, r0
 800aa84:	d8f7      	bhi.n	800aa76 <_free_r+0x15a>
 800aa86:	68ce      	ldr	r6, [r1, #12]
 800aa88:	e7d9      	b.n	800aa3e <_free_r+0x122>
 800aa8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa8c:	20000030 	.word	0x20000030
 800aa90:	2000002c 	.word	0x2000002c
 800aa94:	20000e14 	.word	0x20000e14
 800aa98:	20000038 	.word	0x20000038
 800aa9c:	00000000 	.word	0x00000000

0800aaa0 <_svfprintf_r>:
 800aaa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaa4:	b0d3      	sub	sp, #332	@ 0x14c
 800aaa6:	468b      	mov	fp, r1
 800aaa8:	4691      	mov	r9, r2
 800aaaa:	461e      	mov	r6, r3
 800aaac:	9003      	str	r0, [sp, #12]
 800aaae:	f003 fc81 	bl	800e3b4 <_localeconv_r>
 800aab2:	6803      	ldr	r3, [r0, #0]
 800aab4:	9316      	str	r3, [sp, #88]	@ 0x58
 800aab6:	4618      	mov	r0, r3
 800aab8:	f7f5 fbbc 	bl	8000234 <strlen>
 800aabc:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800aac0:	900d      	str	r0, [sp, #52]	@ 0x34
 800aac2:	061b      	lsls	r3, r3, #24
 800aac4:	d515      	bpl.n	800aaf2 <_svfprintf_r+0x52>
 800aac6:	f8db 3010 	ldr.w	r3, [fp, #16]
 800aaca:	b993      	cbnz	r3, 800aaf2 <_svfprintf_r+0x52>
 800aacc:	9803      	ldr	r0, [sp, #12]
 800aace:	2140      	movs	r1, #64	@ 0x40
 800aad0:	f7ff fa4c 	bl	8009f6c <_malloc_r>
 800aad4:	f8cb 0000 	str.w	r0, [fp]
 800aad8:	f8cb 0010 	str.w	r0, [fp, #16]
 800aadc:	b930      	cbnz	r0, 800aaec <_svfprintf_r+0x4c>
 800aade:	9a03      	ldr	r2, [sp, #12]
 800aae0:	230c      	movs	r3, #12
 800aae2:	6013      	str	r3, [r2, #0]
 800aae4:	f04f 33ff 	mov.w	r3, #4294967295
 800aae8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aaea:	e1f7      	b.n	800aedc <_svfprintf_r+0x43c>
 800aaec:	2340      	movs	r3, #64	@ 0x40
 800aaee:	f8cb 3014 	str.w	r3, [fp, #20]
 800aaf2:	ed9f 7b93 	vldr	d7, [pc, #588]	@ 800ad40 <_svfprintf_r+0x2a0>
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	e9cd 3327 	strd	r3, r3, [sp, #156]	@ 0x9c
 800aafc:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ab00:	e9cd 3318 	strd	r3, r3, [sp, #96]	@ 0x60
 800ab04:	ac29      	add	r4, sp, #164	@ 0xa4
 800ab06:	9426      	str	r4, [sp, #152]	@ 0x98
 800ab08:	9304      	str	r3, [sp, #16]
 800ab0a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab0c:	9312      	str	r3, [sp, #72]	@ 0x48
 800ab0e:	9317      	str	r3, [sp, #92]	@ 0x5c
 800ab10:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ab12:	464b      	mov	r3, r9
 800ab14:	461d      	mov	r5, r3
 800ab16:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab1a:	b10a      	cbz	r2, 800ab20 <_svfprintf_r+0x80>
 800ab1c:	2a25      	cmp	r2, #37	@ 0x25
 800ab1e:	d1f9      	bne.n	800ab14 <_svfprintf_r+0x74>
 800ab20:	ebb5 0709 	subs.w	r7, r5, r9
 800ab24:	d00d      	beq.n	800ab42 <_svfprintf_r+0xa2>
 800ab26:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800ab28:	443b      	add	r3, r7
 800ab2a:	9328      	str	r3, [sp, #160]	@ 0xa0
 800ab2c:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800ab2e:	3301      	adds	r3, #1
 800ab30:	2b07      	cmp	r3, #7
 800ab32:	e9c4 9700 	strd	r9, r7, [r4]
 800ab36:	9327      	str	r3, [sp, #156]	@ 0x9c
 800ab38:	dc75      	bgt.n	800ac26 <_svfprintf_r+0x186>
 800ab3a:	3408      	adds	r4, #8
 800ab3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ab3e:	443b      	add	r3, r7
 800ab40:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ab42:	782b      	ldrb	r3, [r5, #0]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	f001 8148 	beq.w	800bdda <_svfprintf_r+0x133a>
 800ab4a:	2200      	movs	r2, #0
 800ab4c:	1c6b      	adds	r3, r5, #1
 800ab4e:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 800ab52:	f04f 38ff 	mov.w	r8, #4294967295
 800ab56:	920e      	str	r2, [sp, #56]	@ 0x38
 800ab58:	4615      	mov	r5, r2
 800ab5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab5e:	9206      	str	r2, [sp, #24]
 800ab60:	930c      	str	r3, [sp, #48]	@ 0x30
 800ab62:	9b06      	ldr	r3, [sp, #24]
 800ab64:	3b20      	subs	r3, #32
 800ab66:	2b5a      	cmp	r3, #90	@ 0x5a
 800ab68:	f200 85a4 	bhi.w	800b6b4 <_svfprintf_r+0xc14>
 800ab6c:	e8df f013 	tbh	[pc, r3, lsl #1]
 800ab70:	05a2009d 	.word	0x05a2009d
 800ab74:	00a505a2 	.word	0x00a505a2
 800ab78:	05a205a2 	.word	0x05a205a2
 800ab7c:	008505a2 	.word	0x008505a2
 800ab80:	05a205a2 	.word	0x05a205a2
 800ab84:	00b200a8 	.word	0x00b200a8
 800ab88:	00af05a2 	.word	0x00af05a2
 800ab8c:	05a200b4 	.word	0x05a200b4
 800ab90:	00d100ce 	.word	0x00d100ce
 800ab94:	00d100d1 	.word	0x00d100d1
 800ab98:	00d100d1 	.word	0x00d100d1
 800ab9c:	00d100d1 	.word	0x00d100d1
 800aba0:	00d100d1 	.word	0x00d100d1
 800aba4:	05a205a2 	.word	0x05a205a2
 800aba8:	05a205a2 	.word	0x05a205a2
 800abac:	05a205a2 	.word	0x05a205a2
 800abb0:	014705a2 	.word	0x014705a2
 800abb4:	010805a2 	.word	0x010805a2
 800abb8:	0147011b 	.word	0x0147011b
 800abbc:	01470147 	.word	0x01470147
 800abc0:	05a205a2 	.word	0x05a205a2
 800abc4:	05a205a2 	.word	0x05a205a2
 800abc8:	05a200e2 	.word	0x05a200e2
 800abcc:	049d05a2 	.word	0x049d05a2
 800abd0:	05a205a2 	.word	0x05a205a2
 800abd4:	04e705a2 	.word	0x04e705a2
 800abd8:	050805a2 	.word	0x050805a2
 800abdc:	05a205a2 	.word	0x05a205a2
 800abe0:	05a2052a 	.word	0x05a2052a
 800abe4:	05a205a2 	.word	0x05a205a2
 800abe8:	05a205a2 	.word	0x05a205a2
 800abec:	05a205a2 	.word	0x05a205a2
 800abf0:	014705a2 	.word	0x014705a2
 800abf4:	010805a2 	.word	0x010805a2
 800abf8:	0147011d 	.word	0x0147011d
 800abfc:	01470147 	.word	0x01470147
 800ac00:	011d00ee 	.word	0x011d00ee
 800ac04:	05a20102 	.word	0x05a20102
 800ac08:	05a200fb 	.word	0x05a200fb
 800ac0c:	049f047e 	.word	0x049f047e
 800ac10:	010204d6 	.word	0x010204d6
 800ac14:	04e705a2 	.word	0x04e705a2
 800ac18:	050a009b 	.word	0x050a009b
 800ac1c:	05a205a2 	.word	0x05a205a2
 800ac20:	05a20065 	.word	0x05a20065
 800ac24:	009b      	.short	0x009b
 800ac26:	9803      	ldr	r0, [sp, #12]
 800ac28:	aa26      	add	r2, sp, #152	@ 0x98
 800ac2a:	4659      	mov	r1, fp
 800ac2c:	f004 ff96 	bl	800fb5c <__ssprint_r>
 800ac30:	2800      	cmp	r0, #0
 800ac32:	f040 814e 	bne.w	800aed2 <_svfprintf_r+0x432>
 800ac36:	ac29      	add	r4, sp, #164	@ 0xa4
 800ac38:	e780      	b.n	800ab3c <_svfprintf_r+0x9c>
 800ac3a:	4b43      	ldr	r3, [pc, #268]	@ (800ad48 <_svfprintf_r+0x2a8>)
 800ac3c:	9319      	str	r3, [sp, #100]	@ 0x64
 800ac3e:	f015 0320 	ands.w	r3, r5, #32
 800ac42:	f000 84c2 	beq.w	800b5ca <_svfprintf_r+0xb2a>
 800ac46:	3607      	adds	r6, #7
 800ac48:	f026 0307 	bic.w	r3, r6, #7
 800ac4c:	461a      	mov	r2, r3
 800ac4e:	685f      	ldr	r7, [r3, #4]
 800ac50:	f852 6b08 	ldr.w	r6, [r2], #8
 800ac54:	9207      	str	r2, [sp, #28]
 800ac56:	07eb      	lsls	r3, r5, #31
 800ac58:	d50a      	bpl.n	800ac70 <_svfprintf_r+0x1d0>
 800ac5a:	ea56 0307 	orrs.w	r3, r6, r7
 800ac5e:	d007      	beq.n	800ac70 <_svfprintf_r+0x1d0>
 800ac60:	2330      	movs	r3, #48	@ 0x30
 800ac62:	f88d 307c 	strb.w	r3, [sp, #124]	@ 0x7c
 800ac66:	9b06      	ldr	r3, [sp, #24]
 800ac68:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 800ac6c:	f045 0502 	orr.w	r5, r5, #2
 800ac70:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800ac74:	2302      	movs	r3, #2
 800ac76:	f000 bc28 	b.w	800b4ca <_svfprintf_r+0xa2a>
 800ac7a:	9803      	ldr	r0, [sp, #12]
 800ac7c:	f003 fb9a 	bl	800e3b4 <_localeconv_r>
 800ac80:	6843      	ldr	r3, [r0, #4]
 800ac82:	9317      	str	r3, [sp, #92]	@ 0x5c
 800ac84:	4618      	mov	r0, r3
 800ac86:	f7f5 fad5 	bl	8000234 <strlen>
 800ac8a:	9012      	str	r0, [sp, #72]	@ 0x48
 800ac8c:	9803      	ldr	r0, [sp, #12]
 800ac8e:	f003 fb91 	bl	800e3b4 <_localeconv_r>
 800ac92:	6883      	ldr	r3, [r0, #8]
 800ac94:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac96:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ac98:	b12b      	cbz	r3, 800aca6 <_svfprintf_r+0x206>
 800ac9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac9c:	b11b      	cbz	r3, 800aca6 <_svfprintf_r+0x206>
 800ac9e:	781b      	ldrb	r3, [r3, #0]
 800aca0:	b10b      	cbz	r3, 800aca6 <_svfprintf_r+0x206>
 800aca2:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
 800aca6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aca8:	e757      	b.n	800ab5a <_svfprintf_r+0xba>
 800acaa:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d1f9      	bne.n	800aca6 <_svfprintf_r+0x206>
 800acb2:	2320      	movs	r3, #32
 800acb4:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800acb8:	e7f5      	b.n	800aca6 <_svfprintf_r+0x206>
 800acba:	f045 0501 	orr.w	r5, r5, #1
 800acbe:	e7f2      	b.n	800aca6 <_svfprintf_r+0x206>
 800acc0:	f856 3b04 	ldr.w	r3, [r6], #4
 800acc4:	930e      	str	r3, [sp, #56]	@ 0x38
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	daed      	bge.n	800aca6 <_svfprintf_r+0x206>
 800acca:	425b      	negs	r3, r3
 800accc:	930e      	str	r3, [sp, #56]	@ 0x38
 800acce:	f045 0504 	orr.w	r5, r5, #4
 800acd2:	e7e8      	b.n	800aca6 <_svfprintf_r+0x206>
 800acd4:	232b      	movs	r3, #43	@ 0x2b
 800acd6:	e7ed      	b.n	800acb4 <_svfprintf_r+0x214>
 800acd8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800acda:	f813 2b01 	ldrb.w	r2, [r3], #1
 800acde:	9206      	str	r2, [sp, #24]
 800ace0:	2a2a      	cmp	r2, #42	@ 0x2a
 800ace2:	d10f      	bne.n	800ad04 <_svfprintf_r+0x264>
 800ace4:	f856 2b04 	ldr.w	r2, [r6], #4
 800ace8:	930c      	str	r3, [sp, #48]	@ 0x30
 800acea:	ea42 78e2 	orr.w	r8, r2, r2, asr #31
 800acee:	e7da      	b.n	800aca6 <_svfprintf_r+0x206>
 800acf0:	fb01 2808 	mla	r8, r1, r8, r2
 800acf4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800acf8:	9206      	str	r2, [sp, #24]
 800acfa:	9a06      	ldr	r2, [sp, #24]
 800acfc:	3a30      	subs	r2, #48	@ 0x30
 800acfe:	2a09      	cmp	r2, #9
 800ad00:	d9f6      	bls.n	800acf0 <_svfprintf_r+0x250>
 800ad02:	e72d      	b.n	800ab60 <_svfprintf_r+0xc0>
 800ad04:	f04f 0800 	mov.w	r8, #0
 800ad08:	210a      	movs	r1, #10
 800ad0a:	e7f6      	b.n	800acfa <_svfprintf_r+0x25a>
 800ad0c:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
 800ad10:	e7c9      	b.n	800aca6 <_svfprintf_r+0x206>
 800ad12:	2200      	movs	r2, #0
 800ad14:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad16:	920e      	str	r2, [sp, #56]	@ 0x38
 800ad18:	210a      	movs	r1, #10
 800ad1a:	9a06      	ldr	r2, [sp, #24]
 800ad1c:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800ad1e:	3a30      	subs	r2, #48	@ 0x30
 800ad20:	fb01 2200 	mla	r2, r1, r0, r2
 800ad24:	920e      	str	r2, [sp, #56]	@ 0x38
 800ad26:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad2a:	9206      	str	r2, [sp, #24]
 800ad2c:	3a30      	subs	r2, #48	@ 0x30
 800ad2e:	2a09      	cmp	r2, #9
 800ad30:	d9f3      	bls.n	800ad1a <_svfprintf_r+0x27a>
 800ad32:	e715      	b.n	800ab60 <_svfprintf_r+0xc0>
 800ad34:	f045 0508 	orr.w	r5, r5, #8
 800ad38:	e7b5      	b.n	800aca6 <_svfprintf_r+0x206>
 800ad3a:	bf00      	nop
 800ad3c:	f3af 8000 	nop.w
	...
 800ad48:	08010968 	.word	0x08010968
 800ad4c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad4e:	781b      	ldrb	r3, [r3, #0]
 800ad50:	2b68      	cmp	r3, #104	@ 0x68
 800ad52:	bf01      	itttt	eq
 800ad54:	9b0c      	ldreq	r3, [sp, #48]	@ 0x30
 800ad56:	3301      	addeq	r3, #1
 800ad58:	930c      	streq	r3, [sp, #48]	@ 0x30
 800ad5a:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
 800ad5e:	bf18      	it	ne
 800ad60:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
 800ad64:	e79f      	b.n	800aca6 <_svfprintf_r+0x206>
 800ad66:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad68:	781b      	ldrb	r3, [r3, #0]
 800ad6a:	2b6c      	cmp	r3, #108	@ 0x6c
 800ad6c:	d105      	bne.n	800ad7a <_svfprintf_r+0x2da>
 800ad6e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad70:	3301      	adds	r3, #1
 800ad72:	930c      	str	r3, [sp, #48]	@ 0x30
 800ad74:	f045 0520 	orr.w	r5, r5, #32
 800ad78:	e795      	b.n	800aca6 <_svfprintf_r+0x206>
 800ad7a:	f045 0510 	orr.w	r5, r5, #16
 800ad7e:	e792      	b.n	800aca6 <_svfprintf_r+0x206>
 800ad80:	4632      	mov	r2, r6
 800ad82:	f852 3b04 	ldr.w	r3, [r2], #4
 800ad86:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	9207      	str	r2, [sp, #28]
 800ad8e:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800ad92:	469a      	mov	sl, r3
 800ad94:	f04f 0801 	mov.w	r8, #1
 800ad98:	9310      	str	r3, [sp, #64]	@ 0x40
 800ad9a:	461f      	mov	r7, r3
 800ad9c:	9308      	str	r3, [sp, #32]
 800ad9e:	461e      	mov	r6, r3
 800ada0:	f10d 09e4 	add.w	r9, sp, #228	@ 0xe4
 800ada4:	e1d2      	b.n	800b14c <_svfprintf_r+0x6ac>
 800ada6:	f045 0510 	orr.w	r5, r5, #16
 800adaa:	06af      	lsls	r7, r5, #26
 800adac:	d512      	bpl.n	800add4 <_svfprintf_r+0x334>
 800adae:	3607      	adds	r6, #7
 800adb0:	f026 0307 	bic.w	r3, r6, #7
 800adb4:	461a      	mov	r2, r3
 800adb6:	685f      	ldr	r7, [r3, #4]
 800adb8:	f852 6b08 	ldr.w	r6, [r2], #8
 800adbc:	9207      	str	r2, [sp, #28]
 800adbe:	2f00      	cmp	r7, #0
 800adc0:	da06      	bge.n	800add0 <_svfprintf_r+0x330>
 800adc2:	4276      	negs	r6, r6
 800adc4:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 800adc8:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800adcc:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800add0:	2301      	movs	r3, #1
 800add2:	e37d      	b.n	800b4d0 <_svfprintf_r+0xa30>
 800add4:	4633      	mov	r3, r6
 800add6:	06ee      	lsls	r6, r5, #27
 800add8:	f853 7b04 	ldr.w	r7, [r3], #4
 800addc:	9307      	str	r3, [sp, #28]
 800adde:	d502      	bpl.n	800ade6 <_svfprintf_r+0x346>
 800ade0:	463e      	mov	r6, r7
 800ade2:	17ff      	asrs	r7, r7, #31
 800ade4:	e7eb      	b.n	800adbe <_svfprintf_r+0x31e>
 800ade6:	0668      	lsls	r0, r5, #25
 800ade8:	d503      	bpl.n	800adf2 <_svfprintf_r+0x352>
 800adea:	b23e      	sxth	r6, r7
 800adec:	f347 37c0 	sbfx	r7, r7, #15, #1
 800adf0:	e7e5      	b.n	800adbe <_svfprintf_r+0x31e>
 800adf2:	05a9      	lsls	r1, r5, #22
 800adf4:	d5f4      	bpl.n	800ade0 <_svfprintf_r+0x340>
 800adf6:	b27e      	sxtb	r6, r7
 800adf8:	f347 17c0 	sbfx	r7, r7, #7, #1
 800adfc:	e7df      	b.n	800adbe <_svfprintf_r+0x31e>
 800adfe:	3607      	adds	r6, #7
 800ae00:	f026 0307 	bic.w	r3, r6, #7
 800ae04:	ecb3 7b02 	vldmia	r3!, {d7}
 800ae08:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ae0c:	9307      	str	r3, [sp, #28]
 800ae0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae10:	931a      	str	r3, [sp, #104]	@ 0x68
 800ae12:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae14:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ae18:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ae1a:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 800ae1e:	4b81      	ldr	r3, [pc, #516]	@ (800b024 <_svfprintf_r+0x584>)
 800ae20:	f04f 32ff 	mov.w	r2, #4294967295
 800ae24:	f7f5 feba 	bl	8000b9c <__aeabi_dcmpun>
 800ae28:	bb10      	cbnz	r0, 800ae70 <_svfprintf_r+0x3d0>
 800ae2a:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 800ae2e:	4b7d      	ldr	r3, [pc, #500]	@ (800b024 <_svfprintf_r+0x584>)
 800ae30:	f04f 32ff 	mov.w	r2, #4294967295
 800ae34:	f7f5 fe94 	bl	8000b60 <__aeabi_dcmple>
 800ae38:	b9d0      	cbnz	r0, 800ae70 <_svfprintf_r+0x3d0>
 800ae3a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ae3e:	2200      	movs	r2, #0
 800ae40:	2300      	movs	r3, #0
 800ae42:	f7f5 fe83 	bl	8000b4c <__aeabi_dcmplt>
 800ae46:	b110      	cbz	r0, 800ae4e <_svfprintf_r+0x3ae>
 800ae48:	232d      	movs	r3, #45	@ 0x2d
 800ae4a:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800ae4e:	4a76      	ldr	r2, [pc, #472]	@ (800b028 <_svfprintf_r+0x588>)
 800ae50:	4b76      	ldr	r3, [pc, #472]	@ (800b02c <_svfprintf_r+0x58c>)
 800ae52:	9906      	ldr	r1, [sp, #24]
 800ae54:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
 800ae58:	2947      	cmp	r1, #71	@ 0x47
 800ae5a:	bfd4      	ite	le
 800ae5c:	4691      	movle	r9, r2
 800ae5e:	4699      	movgt	r9, r3
 800ae60:	f04f 0a00 	mov.w	sl, #0
 800ae64:	f04f 0803 	mov.w	r8, #3
 800ae68:	f8cd a040 	str.w	sl, [sp, #64]	@ 0x40
 800ae6c:	f000 bfec 	b.w	800be48 <_svfprintf_r+0x13a8>
 800ae70:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 800ae74:	4610      	mov	r0, r2
 800ae76:	4619      	mov	r1, r3
 800ae78:	f7f5 fe90 	bl	8000b9c <__aeabi_dcmpun>
 800ae7c:	4682      	mov	sl, r0
 800ae7e:	b140      	cbz	r0, 800ae92 <_svfprintf_r+0x3f2>
 800ae80:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae82:	4a6b      	ldr	r2, [pc, #428]	@ (800b030 <_svfprintf_r+0x590>)
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	bfbc      	itt	lt
 800ae88:	232d      	movlt	r3, #45	@ 0x2d
 800ae8a:	f88d 307b 	strblt.w	r3, [sp, #123]	@ 0x7b
 800ae8e:	4b69      	ldr	r3, [pc, #420]	@ (800b034 <_svfprintf_r+0x594>)
 800ae90:	e7df      	b.n	800ae52 <_svfprintf_r+0x3b2>
 800ae92:	9b06      	ldr	r3, [sp, #24]
 800ae94:	2b61      	cmp	r3, #97	@ 0x61
 800ae96:	d025      	beq.n	800aee4 <_svfprintf_r+0x444>
 800ae98:	2b41      	cmp	r3, #65	@ 0x41
 800ae9a:	d125      	bne.n	800aee8 <_svfprintf_r+0x448>
 800ae9c:	2358      	movs	r3, #88	@ 0x58
 800ae9e:	2230      	movs	r2, #48	@ 0x30
 800aea0:	f1b8 0f63 	cmp.w	r8, #99	@ 0x63
 800aea4:	f88d 207c 	strb.w	r2, [sp, #124]	@ 0x7c
 800aea8:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 800aeac:	f045 0502 	orr.w	r5, r5, #2
 800aeb0:	f340 80a5 	ble.w	800affe <_svfprintf_r+0x55e>
 800aeb4:	9803      	ldr	r0, [sp, #12]
 800aeb6:	f108 0101 	add.w	r1, r8, #1
 800aeba:	f7ff f857 	bl	8009f6c <_malloc_r>
 800aebe:	4681      	mov	r9, r0
 800aec0:	2800      	cmp	r0, #0
 800aec2:	f040 80a1 	bne.w	800b008 <_svfprintf_r+0x568>
 800aec6:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800aeca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aece:	f8ab 300c 	strh.w	r3, [fp, #12]
 800aed2:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800aed6:	065b      	lsls	r3, r3, #25
 800aed8:	f53f ae04 	bmi.w	800aae4 <_svfprintf_r+0x44>
 800aedc:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 800aede:	b053      	add	sp, #332	@ 0x14c
 800aee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aee4:	2378      	movs	r3, #120	@ 0x78
 800aee6:	e7da      	b.n	800ae9e <_svfprintf_r+0x3fe>
 800aee8:	f1b8 3fff 	cmp.w	r8, #4294967295
 800aeec:	f000 808e 	beq.w	800b00c <_svfprintf_r+0x56c>
 800aef0:	9b06      	ldr	r3, [sp, #24]
 800aef2:	f023 0320 	bic.w	r3, r3, #32
 800aef6:	2b47      	cmp	r3, #71	@ 0x47
 800aef8:	d105      	bne.n	800af06 <_svfprintf_r+0x466>
 800aefa:	f1b8 0f00 	cmp.w	r8, #0
 800aefe:	d102      	bne.n	800af06 <_svfprintf_r+0x466>
 800af00:	46c2      	mov	sl, r8
 800af02:	f04f 0801 	mov.w	r8, #1
 800af06:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 800af0a:	9311      	str	r3, [sp, #68]	@ 0x44
 800af0c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af0e:	2b00      	cmp	r3, #0
 800af10:	da7f      	bge.n	800b012 <_svfprintf_r+0x572>
 800af12:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af14:	9314      	str	r3, [sp, #80]	@ 0x50
 800af16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af18:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800af1c:	9315      	str	r3, [sp, #84]	@ 0x54
 800af1e:	232d      	movs	r3, #45	@ 0x2d
 800af20:	931c      	str	r3, [sp, #112]	@ 0x70
 800af22:	9b06      	ldr	r3, [sp, #24]
 800af24:	f023 0320 	bic.w	r3, r3, #32
 800af28:	2b41      	cmp	r3, #65	@ 0x41
 800af2a:	9308      	str	r3, [sp, #32]
 800af2c:	f040 81e6 	bne.w	800b2fc <_svfprintf_r+0x85c>
 800af30:	a820      	add	r0, sp, #128	@ 0x80
 800af32:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 800af36:	f003 fa55 	bl	800e3e4 <frexp>
 800af3a:	2200      	movs	r2, #0
 800af3c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800af40:	ec51 0b10 	vmov	r0, r1, d0
 800af44:	f7f5 fb90 	bl	8000668 <__aeabi_dmul>
 800af48:	4602      	mov	r2, r0
 800af4a:	460b      	mov	r3, r1
 800af4c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800af50:	2200      	movs	r2, #0
 800af52:	2300      	movs	r3, #0
 800af54:	f7f5 fdf0 	bl	8000b38 <__aeabi_dcmpeq>
 800af58:	b108      	cbz	r0, 800af5e <_svfprintf_r+0x4be>
 800af5a:	2301      	movs	r3, #1
 800af5c:	9320      	str	r3, [sp, #128]	@ 0x80
 800af5e:	4a36      	ldr	r2, [pc, #216]	@ (800b038 <_svfprintf_r+0x598>)
 800af60:	4b36      	ldr	r3, [pc, #216]	@ (800b03c <_svfprintf_r+0x59c>)
 800af62:	9906      	ldr	r1, [sp, #24]
 800af64:	2961      	cmp	r1, #97	@ 0x61
 800af66:	bf18      	it	ne
 800af68:	461a      	movne	r2, r3
 800af6a:	9210      	str	r2, [sp, #64]	@ 0x40
 800af6c:	f108 37ff 	add.w	r7, r8, #4294967295
 800af70:	464e      	mov	r6, r9
 800af72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af76:	4b32      	ldr	r3, [pc, #200]	@ (800b040 <_svfprintf_r+0x5a0>)
 800af78:	2200      	movs	r2, #0
 800af7a:	f7f5 fb75 	bl	8000668 <__aeabi_dmul>
 800af7e:	4602      	mov	r2, r0
 800af80:	460b      	mov	r3, r1
 800af82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800af86:	f7f5 fe1f 	bl	8000bc8 <__aeabi_d2iz>
 800af8a:	9013      	str	r0, [sp, #76]	@ 0x4c
 800af8c:	f7f5 fb02 	bl	8000594 <__aeabi_i2d>
 800af90:	4602      	mov	r2, r0
 800af92:	460b      	mov	r3, r1
 800af94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af98:	f7f5 f9ae 	bl	80002f8 <__aeabi_dsub>
 800af9c:	4602      	mov	r2, r0
 800af9e:	460b      	mov	r3, r1
 800afa0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800afa4:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800afa6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800afa8:	5c9b      	ldrb	r3, [r3, r2]
 800afaa:	f806 3b01 	strb.w	r3, [r6], #1
 800afae:	1c7a      	adds	r2, r7, #1
 800afb0:	d006      	beq.n	800afc0 <_svfprintf_r+0x520>
 800afb2:	1e7b      	subs	r3, r7, #1
 800afb4:	931d      	str	r3, [sp, #116]	@ 0x74
 800afb6:	2200      	movs	r2, #0
 800afb8:	2300      	movs	r3, #0
 800afba:	f7f5 fdbd 	bl	8000b38 <__aeabi_dcmpeq>
 800afbe:	b370      	cbz	r0, 800b01e <_svfprintf_r+0x57e>
 800afc0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800afc4:	4b1f      	ldr	r3, [pc, #124]	@ (800b044 <_svfprintf_r+0x5a4>)
 800afc6:	2200      	movs	r2, #0
 800afc8:	f7f5 fdde 	bl	8000b88 <__aeabi_dcmpgt>
 800afcc:	2800      	cmp	r0, #0
 800afce:	d13b      	bne.n	800b048 <_svfprintf_r+0x5a8>
 800afd0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800afd4:	4b1b      	ldr	r3, [pc, #108]	@ (800b044 <_svfprintf_r+0x5a4>)
 800afd6:	2200      	movs	r2, #0
 800afd8:	f7f5 fdae 	bl	8000b38 <__aeabi_dcmpeq>
 800afdc:	b110      	cbz	r0, 800afe4 <_svfprintf_r+0x544>
 800afde:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800afe0:	07db      	lsls	r3, r3, #31
 800afe2:	d431      	bmi.n	800b048 <_svfprintf_r+0x5a8>
 800afe4:	4633      	mov	r3, r6
 800afe6:	19f1      	adds	r1, r6, r7
 800afe8:	2030      	movs	r0, #48	@ 0x30
 800afea:	1aca      	subs	r2, r1, r3
 800afec:	2a00      	cmp	r2, #0
 800afee:	f280 8182 	bge.w	800b2f6 <_svfprintf_r+0x856>
 800aff2:	1c7b      	adds	r3, r7, #1
 800aff4:	3701      	adds	r7, #1
 800aff6:	bfb8      	it	lt
 800aff8:	2300      	movlt	r3, #0
 800affa:	441e      	add	r6, r3
 800affc:	e038      	b.n	800b070 <_svfprintf_r+0x5d0>
 800affe:	f04f 0a00 	mov.w	sl, #0
 800b002:	f10d 09e4 	add.w	r9, sp, #228	@ 0xe4
 800b006:	e77e      	b.n	800af06 <_svfprintf_r+0x466>
 800b008:	4682      	mov	sl, r0
 800b00a:	e77c      	b.n	800af06 <_svfprintf_r+0x466>
 800b00c:	f04f 0806 	mov.w	r8, #6
 800b010:	e779      	b.n	800af06 <_svfprintf_r+0x466>
 800b012:	ed9d 7b0a 	vldr	d7, [sp, #40]	@ 0x28
 800b016:	2300      	movs	r3, #0
 800b018:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 800b01c:	e780      	b.n	800af20 <_svfprintf_r+0x480>
 800b01e:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 800b020:	e7a7      	b.n	800af72 <_svfprintf_r+0x4d2>
 800b022:	bf00      	nop
 800b024:	7fefffff 	.word	0x7fefffff
 800b028:	08010958 	.word	0x08010958
 800b02c:	0801095c 	.word	0x0801095c
 800b030:	08010960 	.word	0x08010960
 800b034:	08010964 	.word	0x08010964
 800b038:	08010968 	.word	0x08010968
 800b03c:	08010979 	.word	0x08010979
 800b040:	40300000 	.word	0x40300000
 800b044:	3fe00000 	.word	0x3fe00000
 800b048:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b04a:	9624      	str	r6, [sp, #144]	@ 0x90
 800b04c:	7bd9      	ldrb	r1, [r3, #15]
 800b04e:	2030      	movs	r0, #48	@ 0x30
 800b050:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b052:	1e53      	subs	r3, r2, #1
 800b054:	9324      	str	r3, [sp, #144]	@ 0x90
 800b056:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800b05a:	428b      	cmp	r3, r1
 800b05c:	f000 8148 	beq.w	800b2f0 <_svfprintf_r+0x850>
 800b060:	2b39      	cmp	r3, #57	@ 0x39
 800b062:	bf0b      	itete	eq
 800b064:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 800b066:	3301      	addne	r3, #1
 800b068:	7a9b      	ldrbeq	r3, [r3, #10]
 800b06a:	b2db      	uxtbne	r3, r3
 800b06c:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b070:	eba6 0309 	sub.w	r3, r6, r9
 800b074:	9304      	str	r3, [sp, #16]
 800b076:	9b08      	ldr	r3, [sp, #32]
 800b078:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b07a:	2b47      	cmp	r3, #71	@ 0x47
 800b07c:	f040 8187 	bne.w	800b38e <_svfprintf_r+0x8ee>
 800b080:	1cf1      	adds	r1, r6, #3
 800b082:	db02      	blt.n	800b08a <_svfprintf_r+0x5ea>
 800b084:	4546      	cmp	r6, r8
 800b086:	f340 81a5 	ble.w	800b3d4 <_svfprintf_r+0x934>
 800b08a:	9b06      	ldr	r3, [sp, #24]
 800b08c:	3b02      	subs	r3, #2
 800b08e:	9306      	str	r3, [sp, #24]
 800b090:	9906      	ldr	r1, [sp, #24]
 800b092:	f89d 2018 	ldrb.w	r2, [sp, #24]
 800b096:	f021 0120 	bic.w	r1, r1, #32
 800b09a:	2941      	cmp	r1, #65	@ 0x41
 800b09c:	bf08      	it	eq
 800b09e:	320f      	addeq	r2, #15
 800b0a0:	f106 33ff 	add.w	r3, r6, #4294967295
 800b0a4:	bf06      	itte	eq
 800b0a6:	b2d2      	uxtbeq	r2, r2
 800b0a8:	2101      	moveq	r1, #1
 800b0aa:	2100      	movne	r1, #0
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	9320      	str	r3, [sp, #128]	@ 0x80
 800b0b0:	bfb8      	it	lt
 800b0b2:	f1c6 0301 	rsblt	r3, r6, #1
 800b0b6:	f88d 2088 	strb.w	r2, [sp, #136]	@ 0x88
 800b0ba:	bfb4      	ite	lt
 800b0bc:	222d      	movlt	r2, #45	@ 0x2d
 800b0be:	222b      	movge	r2, #43	@ 0x2b
 800b0c0:	2b09      	cmp	r3, #9
 800b0c2:	f88d 2089 	strb.w	r2, [sp, #137]	@ 0x89
 800b0c6:	f340 8178 	ble.w	800b3ba <_svfprintf_r+0x91a>
 800b0ca:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 800b0ce:	270a      	movs	r7, #10
 800b0d0:	4602      	mov	r2, r0
 800b0d2:	fbb3 f6f7 	udiv	r6, r3, r7
 800b0d6:	fb07 3116 	mls	r1, r7, r6, r3
 800b0da:	3130      	adds	r1, #48	@ 0x30
 800b0dc:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b0e0:	4619      	mov	r1, r3
 800b0e2:	2963      	cmp	r1, #99	@ 0x63
 800b0e4:	f100 30ff 	add.w	r0, r0, #4294967295
 800b0e8:	4633      	mov	r3, r6
 800b0ea:	dcf1      	bgt.n	800b0d0 <_svfprintf_r+0x630>
 800b0ec:	3330      	adds	r3, #48	@ 0x30
 800b0ee:	1e91      	subs	r1, r2, #2
 800b0f0:	f800 3c01 	strb.w	r3, [r0, #-1]
 800b0f4:	f10d 0689 	add.w	r6, sp, #137	@ 0x89
 800b0f8:	460b      	mov	r3, r1
 800b0fa:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 800b0fe:	4283      	cmp	r3, r0
 800b100:	f0c0 8156 	bcc.w	800b3b0 <_svfprintf_r+0x910>
 800b104:	f10d 0399 	add.w	r3, sp, #153	@ 0x99
 800b108:	1a9b      	subs	r3, r3, r2
 800b10a:	4281      	cmp	r1, r0
 800b10c:	bf88      	it	hi
 800b10e:	2300      	movhi	r3, #0
 800b110:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 800b114:	441a      	add	r2, r3
 800b116:	ab22      	add	r3, sp, #136	@ 0x88
 800b118:	1ad3      	subs	r3, r2, r3
 800b11a:	9a04      	ldr	r2, [sp, #16]
 800b11c:	9318      	str	r3, [sp, #96]	@ 0x60
 800b11e:	2a01      	cmp	r2, #1
 800b120:	eb03 0802 	add.w	r8, r3, r2
 800b124:	dc01      	bgt.n	800b12a <_svfprintf_r+0x68a>
 800b126:	07ea      	lsls	r2, r5, #31
 800b128:	d501      	bpl.n	800b12e <_svfprintf_r+0x68e>
 800b12a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b12c:	4498      	add	r8, r3
 800b12e:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800b132:	2700      	movs	r7, #0
 800b134:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 800b138:	9311      	str	r3, [sp, #68]	@ 0x44
 800b13a:	9708      	str	r7, [sp, #32]
 800b13c:	463e      	mov	r6, r7
 800b13e:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800b140:	2b00      	cmp	r3, #0
 800b142:	f040 818f 	bne.w	800b464 <_svfprintf_r+0x9c4>
 800b146:	2300      	movs	r3, #0
 800b148:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800b14a:	9310      	str	r3, [sp, #64]	@ 0x40
 800b14c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b14e:	4543      	cmp	r3, r8
 800b150:	bfb8      	it	lt
 800b152:	4643      	movlt	r3, r8
 800b154:	9311      	str	r3, [sp, #68]	@ 0x44
 800b156:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 800b15a:	b113      	cbz	r3, 800b162 <_svfprintf_r+0x6c2>
 800b15c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b15e:	3301      	adds	r3, #1
 800b160:	9311      	str	r3, [sp, #68]	@ 0x44
 800b162:	f015 0302 	ands.w	r3, r5, #2
 800b166:	931c      	str	r3, [sp, #112]	@ 0x70
 800b168:	bf1e      	ittt	ne
 800b16a:	9b11      	ldrne	r3, [sp, #68]	@ 0x44
 800b16c:	3302      	addne	r3, #2
 800b16e:	9311      	strne	r3, [sp, #68]	@ 0x44
 800b170:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
 800b174:	931d      	str	r3, [sp, #116]	@ 0x74
 800b176:	d122      	bne.n	800b1be <_svfprintf_r+0x71e>
 800b178:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b17a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b17c:	1a9b      	subs	r3, r3, r2
 800b17e:	2b00      	cmp	r3, #0
 800b180:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b182:	dd1c      	ble.n	800b1be <_svfprintf_r+0x71e>
 800b184:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800b186:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 800b18a:	2810      	cmp	r0, #16
 800b18c:	489e      	ldr	r0, [pc, #632]	@ (800b408 <_svfprintf_r+0x968>)
 800b18e:	6020      	str	r0, [r4, #0]
 800b190:	f102 0201 	add.w	r2, r2, #1
 800b194:	f104 0108 	add.w	r1, r4, #8
 800b198:	f300 8298 	bgt.w	800b6cc <_svfprintf_r+0xc2c>
 800b19c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800b19e:	6060      	str	r0, [r4, #4]
 800b1a0:	4403      	add	r3, r0
 800b1a2:	2a07      	cmp	r2, #7
 800b1a4:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800b1a8:	f340 82a5 	ble.w	800b6f6 <_svfprintf_r+0xc56>
 800b1ac:	9803      	ldr	r0, [sp, #12]
 800b1ae:	aa26      	add	r2, sp, #152	@ 0x98
 800b1b0:	4659      	mov	r1, fp
 800b1b2:	f004 fcd3 	bl	800fb5c <__ssprint_r>
 800b1b6:	2800      	cmp	r0, #0
 800b1b8:	f040 85ed 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800b1bc:	ac29      	add	r4, sp, #164	@ 0xa4
 800b1be:	f89d 207b 	ldrb.w	r2, [sp, #123]	@ 0x7b
 800b1c2:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800b1c4:	b16a      	cbz	r2, 800b1e2 <_svfprintf_r+0x742>
 800b1c6:	f10d 027b 	add.w	r2, sp, #123	@ 0x7b
 800b1ca:	6022      	str	r2, [r4, #0]
 800b1cc:	2201      	movs	r2, #1
 800b1ce:	4413      	add	r3, r2
 800b1d0:	9328      	str	r3, [sp, #160]	@ 0xa0
 800b1d2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800b1d4:	6062      	str	r2, [r4, #4]
 800b1d6:	4413      	add	r3, r2
 800b1d8:	2b07      	cmp	r3, #7
 800b1da:	9327      	str	r3, [sp, #156]	@ 0x9c
 800b1dc:	f300 828d 	bgt.w	800b6fa <_svfprintf_r+0xc5a>
 800b1e0:	3408      	adds	r4, #8
 800b1e2:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b1e4:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800b1e6:	b162      	cbz	r2, 800b202 <_svfprintf_r+0x762>
 800b1e8:	aa1f      	add	r2, sp, #124	@ 0x7c
 800b1ea:	6022      	str	r2, [r4, #0]
 800b1ec:	2202      	movs	r2, #2
 800b1ee:	4413      	add	r3, r2
 800b1f0:	9328      	str	r3, [sp, #160]	@ 0xa0
 800b1f2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800b1f4:	6062      	str	r2, [r4, #4]
 800b1f6:	3301      	adds	r3, #1
 800b1f8:	2b07      	cmp	r3, #7
 800b1fa:	9327      	str	r3, [sp, #156]	@ 0x9c
 800b1fc:	f300 8287 	bgt.w	800b70e <_svfprintf_r+0xc6e>
 800b200:	3408      	adds	r4, #8
 800b202:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b204:	2b80      	cmp	r3, #128	@ 0x80
 800b206:	d122      	bne.n	800b24e <_svfprintf_r+0x7ae>
 800b208:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b20a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b20c:	1a9b      	subs	r3, r3, r2
 800b20e:	2b00      	cmp	r3, #0
 800b210:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b212:	dd1c      	ble.n	800b24e <_svfprintf_r+0x7ae>
 800b214:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800b216:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 800b21a:	2810      	cmp	r0, #16
 800b21c:	487b      	ldr	r0, [pc, #492]	@ (800b40c <_svfprintf_r+0x96c>)
 800b21e:	6020      	str	r0, [r4, #0]
 800b220:	f102 0201 	add.w	r2, r2, #1
 800b224:	f104 0108 	add.w	r1, r4, #8
 800b228:	f300 827b 	bgt.w	800b722 <_svfprintf_r+0xc82>
 800b22c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800b22e:	6060      	str	r0, [r4, #4]
 800b230:	4403      	add	r3, r0
 800b232:	2a07      	cmp	r2, #7
 800b234:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800b238:	f340 8288 	ble.w	800b74c <_svfprintf_r+0xcac>
 800b23c:	9803      	ldr	r0, [sp, #12]
 800b23e:	aa26      	add	r2, sp, #152	@ 0x98
 800b240:	4659      	mov	r1, fp
 800b242:	f004 fc8b 	bl	800fb5c <__ssprint_r>
 800b246:	2800      	cmp	r0, #0
 800b248:	f040 85a5 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800b24c:	ac29      	add	r4, sp, #164	@ 0xa4
 800b24e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b250:	eba3 0308 	sub.w	r3, r3, r8
 800b254:	2b00      	cmp	r3, #0
 800b256:	9310      	str	r3, [sp, #64]	@ 0x40
 800b258:	dd1c      	ble.n	800b294 <_svfprintf_r+0x7f4>
 800b25a:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800b25c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 800b260:	2810      	cmp	r0, #16
 800b262:	486a      	ldr	r0, [pc, #424]	@ (800b40c <_svfprintf_r+0x96c>)
 800b264:	6020      	str	r0, [r4, #0]
 800b266:	f102 0201 	add.w	r2, r2, #1
 800b26a:	f104 0108 	add.w	r1, r4, #8
 800b26e:	f300 826f 	bgt.w	800b750 <_svfprintf_r+0xcb0>
 800b272:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800b274:	6060      	str	r0, [r4, #4]
 800b276:	4403      	add	r3, r0
 800b278:	2a07      	cmp	r2, #7
 800b27a:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800b27e:	f340 827c 	ble.w	800b77a <_svfprintf_r+0xcda>
 800b282:	9803      	ldr	r0, [sp, #12]
 800b284:	aa26      	add	r2, sp, #152	@ 0x98
 800b286:	4659      	mov	r1, fp
 800b288:	f004 fc68 	bl	800fb5c <__ssprint_r>
 800b28c:	2800      	cmp	r0, #0
 800b28e:	f040 8582 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800b292:	ac29      	add	r4, sp, #164	@ 0xa4
 800b294:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800b296:	9310      	str	r3, [sp, #64]	@ 0x40
 800b298:	05ea      	lsls	r2, r5, #23
 800b29a:	f100 8275 	bmi.w	800b788 <_svfprintf_r+0xce8>
 800b29e:	4443      	add	r3, r8
 800b2a0:	9328      	str	r3, [sp, #160]	@ 0xa0
 800b2a2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800b2a4:	3301      	adds	r3, #1
 800b2a6:	2b07      	cmp	r3, #7
 800b2a8:	e9c4 9800 	strd	r9, r8, [r4]
 800b2ac:	9327      	str	r3, [sp, #156]	@ 0x9c
 800b2ae:	f300 82b1 	bgt.w	800b814 <_svfprintf_r+0xd74>
 800b2b2:	3408      	adds	r4, #8
 800b2b4:	076a      	lsls	r2, r5, #29
 800b2b6:	f100 8550 	bmi.w	800bd5a <_svfprintf_r+0x12ba>
 800b2ba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b2be:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800b2c0:	428a      	cmp	r2, r1
 800b2c2:	bfac      	ite	ge
 800b2c4:	189b      	addge	r3, r3, r2
 800b2c6:	185b      	addlt	r3, r3, r1
 800b2c8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b2ca:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800b2cc:	b13b      	cbz	r3, 800b2de <_svfprintf_r+0x83e>
 800b2ce:	9803      	ldr	r0, [sp, #12]
 800b2d0:	aa26      	add	r2, sp, #152	@ 0x98
 800b2d2:	4659      	mov	r1, fp
 800b2d4:	f004 fc42 	bl	800fb5c <__ssprint_r>
 800b2d8:	2800      	cmp	r0, #0
 800b2da:	f040 855c 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800b2de:	2300      	movs	r3, #0
 800b2e0:	9327      	str	r3, [sp, #156]	@ 0x9c
 800b2e2:	f1ba 0f00 	cmp.w	sl, #0
 800b2e6:	f040 8572 	bne.w	800bdce <_svfprintf_r+0x132e>
 800b2ea:	9e07      	ldr	r6, [sp, #28]
 800b2ec:	ac29      	add	r4, sp, #164	@ 0xa4
 800b2ee:	e0c6      	b.n	800b47e <_svfprintf_r+0x9de>
 800b2f0:	f802 0c01 	strb.w	r0, [r2, #-1]
 800b2f4:	e6ac      	b.n	800b050 <_svfprintf_r+0x5b0>
 800b2f6:	f803 0b01 	strb.w	r0, [r3], #1
 800b2fa:	e676      	b.n	800afea <_svfprintf_r+0x54a>
 800b2fc:	9b08      	ldr	r3, [sp, #32]
 800b2fe:	2b46      	cmp	r3, #70	@ 0x46
 800b300:	d005      	beq.n	800b30e <_svfprintf_r+0x86e>
 800b302:	2b45      	cmp	r3, #69	@ 0x45
 800b304:	d11a      	bne.n	800b33c <_svfprintf_r+0x89c>
 800b306:	f108 0601 	add.w	r6, r8, #1
 800b30a:	2102      	movs	r1, #2
 800b30c:	e001      	b.n	800b312 <_svfprintf_r+0x872>
 800b30e:	4646      	mov	r6, r8
 800b310:	2103      	movs	r1, #3
 800b312:	ab24      	add	r3, sp, #144	@ 0x90
 800b314:	9301      	str	r3, [sp, #4]
 800b316:	ab21      	add	r3, sp, #132	@ 0x84
 800b318:	9300      	str	r3, [sp, #0]
 800b31a:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 800b31e:	ab20      	add	r3, sp, #128	@ 0x80
 800b320:	9803      	ldr	r0, [sp, #12]
 800b322:	4632      	mov	r2, r6
 800b324:	f003 f95c 	bl	800e5e0 <_dtoa_r>
 800b328:	9b08      	ldr	r3, [sp, #32]
 800b32a:	2b47      	cmp	r3, #71	@ 0x47
 800b32c:	4681      	mov	r9, r0
 800b32e:	d119      	bne.n	800b364 <_svfprintf_r+0x8c4>
 800b330:	07e8      	lsls	r0, r5, #31
 800b332:	d405      	bmi.n	800b340 <_svfprintf_r+0x8a0>
 800b334:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b336:	eba3 0309 	sub.w	r3, r3, r9
 800b33a:	e69b      	b.n	800b074 <_svfprintf_r+0x5d4>
 800b33c:	4646      	mov	r6, r8
 800b33e:	e7e4      	b.n	800b30a <_svfprintf_r+0x86a>
 800b340:	eb09 0706 	add.w	r7, r9, r6
 800b344:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 800b348:	2200      	movs	r2, #0
 800b34a:	2300      	movs	r3, #0
 800b34c:	f7f5 fbf4 	bl	8000b38 <__aeabi_dcmpeq>
 800b350:	b100      	cbz	r0, 800b354 <_svfprintf_r+0x8b4>
 800b352:	9724      	str	r7, [sp, #144]	@ 0x90
 800b354:	2230      	movs	r2, #48	@ 0x30
 800b356:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b358:	429f      	cmp	r7, r3
 800b35a:	d9eb      	bls.n	800b334 <_svfprintf_r+0x894>
 800b35c:	1c59      	adds	r1, r3, #1
 800b35e:	9124      	str	r1, [sp, #144]	@ 0x90
 800b360:	701a      	strb	r2, [r3, #0]
 800b362:	e7f8      	b.n	800b356 <_svfprintf_r+0x8b6>
 800b364:	9b08      	ldr	r3, [sp, #32]
 800b366:	2b46      	cmp	r3, #70	@ 0x46
 800b368:	eb00 0706 	add.w	r7, r0, r6
 800b36c:	d1ea      	bne.n	800b344 <_svfprintf_r+0x8a4>
 800b36e:	7803      	ldrb	r3, [r0, #0]
 800b370:	2b30      	cmp	r3, #48	@ 0x30
 800b372:	d109      	bne.n	800b388 <_svfprintf_r+0x8e8>
 800b374:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 800b378:	2200      	movs	r2, #0
 800b37a:	2300      	movs	r3, #0
 800b37c:	f7f5 fbdc 	bl	8000b38 <__aeabi_dcmpeq>
 800b380:	b910      	cbnz	r0, 800b388 <_svfprintf_r+0x8e8>
 800b382:	f1c6 0601 	rsb	r6, r6, #1
 800b386:	9620      	str	r6, [sp, #128]	@ 0x80
 800b388:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b38a:	441f      	add	r7, r3
 800b38c:	e7da      	b.n	800b344 <_svfprintf_r+0x8a4>
 800b38e:	9b08      	ldr	r3, [sp, #32]
 800b390:	2b46      	cmp	r3, #70	@ 0x46
 800b392:	f47f ae7d 	bne.w	800b090 <_svfprintf_r+0x5f0>
 800b396:	f005 0301 	and.w	r3, r5, #1
 800b39a:	2e00      	cmp	r6, #0
 800b39c:	ea43 0308 	orr.w	r3, r3, r8
 800b3a0:	dd25      	ble.n	800b3ee <_svfprintf_r+0x94e>
 800b3a2:	b37b      	cbz	r3, 800b404 <_svfprintf_r+0x964>
 800b3a4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b3a6:	18f3      	adds	r3, r6, r3
 800b3a8:	4498      	add	r8, r3
 800b3aa:	2366      	movs	r3, #102	@ 0x66
 800b3ac:	9306      	str	r3, [sp, #24]
 800b3ae:	e033      	b.n	800b418 <_svfprintf_r+0x978>
 800b3b0:	f813 7b01 	ldrb.w	r7, [r3], #1
 800b3b4:	f806 7f01 	strb.w	r7, [r6, #1]!
 800b3b8:	e6a1      	b.n	800b0fe <_svfprintf_r+0x65e>
 800b3ba:	b941      	cbnz	r1, 800b3ce <_svfprintf_r+0x92e>
 800b3bc:	2230      	movs	r2, #48	@ 0x30
 800b3be:	f88d 208a 	strb.w	r2, [sp, #138]	@ 0x8a
 800b3c2:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 800b3c6:	3330      	adds	r3, #48	@ 0x30
 800b3c8:	f802 3b01 	strb.w	r3, [r2], #1
 800b3cc:	e6a3      	b.n	800b116 <_svfprintf_r+0x676>
 800b3ce:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 800b3d2:	e7f8      	b.n	800b3c6 <_svfprintf_r+0x926>
 800b3d4:	9b04      	ldr	r3, [sp, #16]
 800b3d6:	429e      	cmp	r6, r3
 800b3d8:	da0d      	bge.n	800b3f6 <_svfprintf_r+0x956>
 800b3da:	9b04      	ldr	r3, [sp, #16]
 800b3dc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b3de:	2e00      	cmp	r6, #0
 800b3e0:	eb03 0802 	add.w	r8, r3, r2
 800b3e4:	dc0c      	bgt.n	800b400 <_svfprintf_r+0x960>
 800b3e6:	f1c6 0301 	rsb	r3, r6, #1
 800b3ea:	4498      	add	r8, r3
 800b3ec:	e008      	b.n	800b400 <_svfprintf_r+0x960>
 800b3ee:	b17b      	cbz	r3, 800b410 <_svfprintf_r+0x970>
 800b3f0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b3f2:	3301      	adds	r3, #1
 800b3f4:	e7d8      	b.n	800b3a8 <_svfprintf_r+0x908>
 800b3f6:	07eb      	lsls	r3, r5, #31
 800b3f8:	d521      	bpl.n	800b43e <_svfprintf_r+0x99e>
 800b3fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b3fc:	eb06 0803 	add.w	r8, r6, r3
 800b400:	2367      	movs	r3, #103	@ 0x67
 800b402:	e7d3      	b.n	800b3ac <_svfprintf_r+0x90c>
 800b404:	46b0      	mov	r8, r6
 800b406:	e7d0      	b.n	800b3aa <_svfprintf_r+0x90a>
 800b408:	0801099c 	.word	0x0801099c
 800b40c:	0801098c 	.word	0x0801098c
 800b410:	2366      	movs	r3, #102	@ 0x66
 800b412:	9306      	str	r3, [sp, #24]
 800b414:	f04f 0801 	mov.w	r8, #1
 800b418:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
 800b41c:	9308      	str	r3, [sp, #32]
 800b41e:	d01f      	beq.n	800b460 <_svfprintf_r+0x9c0>
 800b420:	2700      	movs	r7, #0
 800b422:	2e00      	cmp	r6, #0
 800b424:	9708      	str	r7, [sp, #32]
 800b426:	f77f ae8a 	ble.w	800b13e <_svfprintf_r+0x69e>
 800b42a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b42c:	781b      	ldrb	r3, [r3, #0]
 800b42e:	2bff      	cmp	r3, #255	@ 0xff
 800b430:	d107      	bne.n	800b442 <_svfprintf_r+0x9a2>
 800b432:	9b08      	ldr	r3, [sp, #32]
 800b434:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b436:	443b      	add	r3, r7
 800b438:	fb02 8803 	mla	r8, r2, r3, r8
 800b43c:	e67f      	b.n	800b13e <_svfprintf_r+0x69e>
 800b43e:	46b0      	mov	r8, r6
 800b440:	e7de      	b.n	800b400 <_svfprintf_r+0x960>
 800b442:	42b3      	cmp	r3, r6
 800b444:	daf5      	bge.n	800b432 <_svfprintf_r+0x992>
 800b446:	1af6      	subs	r6, r6, r3
 800b448:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b44a:	785b      	ldrb	r3, [r3, #1]
 800b44c:	b133      	cbz	r3, 800b45c <_svfprintf_r+0x9bc>
 800b44e:	9b08      	ldr	r3, [sp, #32]
 800b450:	3301      	adds	r3, #1
 800b452:	9308      	str	r3, [sp, #32]
 800b454:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b456:	3301      	adds	r3, #1
 800b458:	9309      	str	r3, [sp, #36]	@ 0x24
 800b45a:	e7e6      	b.n	800b42a <_svfprintf_r+0x98a>
 800b45c:	3701      	adds	r7, #1
 800b45e:	e7e4      	b.n	800b42a <_svfprintf_r+0x98a>
 800b460:	9f08      	ldr	r7, [sp, #32]
 800b462:	e66c      	b.n	800b13e <_svfprintf_r+0x69e>
 800b464:	232d      	movs	r3, #45	@ 0x2d
 800b466:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800b46a:	e66c      	b.n	800b146 <_svfprintf_r+0x6a6>
 800b46c:	06af      	lsls	r7, r5, #26
 800b46e:	d50a      	bpl.n	800b486 <_svfprintf_r+0x9e6>
 800b470:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b472:	6833      	ldr	r3, [r6, #0]
 800b474:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b476:	17d2      	asrs	r2, r2, #31
 800b478:	e9c3 1200 	strd	r1, r2, [r3]
 800b47c:	3604      	adds	r6, #4
 800b47e:	f8dd 9030 	ldr.w	r9, [sp, #48]	@ 0x30
 800b482:	f7ff bb46 	b.w	800ab12 <_svfprintf_r+0x72>
 800b486:	06e8      	lsls	r0, r5, #27
 800b488:	d503      	bpl.n	800b492 <_svfprintf_r+0x9f2>
 800b48a:	6833      	ldr	r3, [r6, #0]
 800b48c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b48e:	601a      	str	r2, [r3, #0]
 800b490:	e7f4      	b.n	800b47c <_svfprintf_r+0x9dc>
 800b492:	0669      	lsls	r1, r5, #25
 800b494:	d503      	bpl.n	800b49e <_svfprintf_r+0x9fe>
 800b496:	6833      	ldr	r3, [r6, #0]
 800b498:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b49a:	801a      	strh	r2, [r3, #0]
 800b49c:	e7ee      	b.n	800b47c <_svfprintf_r+0x9dc>
 800b49e:	05aa      	lsls	r2, r5, #22
 800b4a0:	d5f3      	bpl.n	800b48a <_svfprintf_r+0x9ea>
 800b4a2:	6833      	ldr	r3, [r6, #0]
 800b4a4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b4a6:	701a      	strb	r2, [r3, #0]
 800b4a8:	e7e8      	b.n	800b47c <_svfprintf_r+0x9dc>
 800b4aa:	f045 0510 	orr.w	r5, r5, #16
 800b4ae:	f015 0320 	ands.w	r3, r5, #32
 800b4b2:	d020      	beq.n	800b4f6 <_svfprintf_r+0xa56>
 800b4b4:	3607      	adds	r6, #7
 800b4b6:	f026 0307 	bic.w	r3, r6, #7
 800b4ba:	461a      	mov	r2, r3
 800b4bc:	685f      	ldr	r7, [r3, #4]
 800b4be:	f852 6b08 	ldr.w	r6, [r2], #8
 800b4c2:	9207      	str	r2, [sp, #28]
 800b4c4:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	2200      	movs	r2, #0
 800b4cc:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 800b4d0:	f1b8 3fff 	cmp.w	r8, #4294967295
 800b4d4:	f000 848c 	beq.w	800bdf0 <_svfprintf_r+0x1350>
 800b4d8:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
 800b4dc:	9208      	str	r2, [sp, #32]
 800b4de:	ea56 0207 	orrs.w	r2, r6, r7
 800b4e2:	f040 848a 	bne.w	800bdfa <_svfprintf_r+0x135a>
 800b4e6:	f1b8 0f00 	cmp.w	r8, #0
 800b4ea:	f000 80db 	beq.w	800b6a4 <_svfprintf_r+0xc04>
 800b4ee:	2b01      	cmp	r3, #1
 800b4f0:	f040 8486 	bne.w	800be00 <_svfprintf_r+0x1360>
 800b4f4:	e083      	b.n	800b5fe <_svfprintf_r+0xb5e>
 800b4f6:	4632      	mov	r2, r6
 800b4f8:	f015 0710 	ands.w	r7, r5, #16
 800b4fc:	f852 6b04 	ldr.w	r6, [r2], #4
 800b500:	9207      	str	r2, [sp, #28]
 800b502:	d001      	beq.n	800b508 <_svfprintf_r+0xa68>
 800b504:	461f      	mov	r7, r3
 800b506:	e7dd      	b.n	800b4c4 <_svfprintf_r+0xa24>
 800b508:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 800b50c:	d001      	beq.n	800b512 <_svfprintf_r+0xa72>
 800b50e:	b2b6      	uxth	r6, r6
 800b510:	e7d8      	b.n	800b4c4 <_svfprintf_r+0xa24>
 800b512:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 800b516:	d0d5      	beq.n	800b4c4 <_svfprintf_r+0xa24>
 800b518:	b2f6      	uxtb	r6, r6
 800b51a:	e7f3      	b.n	800b504 <_svfprintf_r+0xa64>
 800b51c:	4633      	mov	r3, r6
 800b51e:	2278      	movs	r2, #120	@ 0x78
 800b520:	f853 6b04 	ldr.w	r6, [r3], #4
 800b524:	9307      	str	r3, [sp, #28]
 800b526:	f647 0330 	movw	r3, #30768	@ 0x7830
 800b52a:	f8ad 307c 	strh.w	r3, [sp, #124]	@ 0x7c
 800b52e:	4b94      	ldr	r3, [pc, #592]	@ (800b780 <_svfprintf_r+0xce0>)
 800b530:	9319      	str	r3, [sp, #100]	@ 0x64
 800b532:	2700      	movs	r7, #0
 800b534:	f045 0502 	orr.w	r5, r5, #2
 800b538:	2302      	movs	r3, #2
 800b53a:	9206      	str	r2, [sp, #24]
 800b53c:	e7c5      	b.n	800b4ca <_svfprintf_r+0xa2a>
 800b53e:	4633      	mov	r3, r6
 800b540:	f1b8 3fff 	cmp.w	r8, #4294967295
 800b544:	f853 9b04 	ldr.w	r9, [r3], #4
 800b548:	9307      	str	r3, [sp, #28]
 800b54a:	f04f 0600 	mov.w	r6, #0
 800b54e:	f88d 607b 	strb.w	r6, [sp, #123]	@ 0x7b
 800b552:	d00f      	beq.n	800b574 <_svfprintf_r+0xad4>
 800b554:	4642      	mov	r2, r8
 800b556:	4631      	mov	r1, r6
 800b558:	4648      	mov	r0, r9
 800b55a:	f7f4 fe79 	bl	8000250 <memchr>
 800b55e:	4682      	mov	sl, r0
 800b560:	2800      	cmp	r0, #0
 800b562:	f43f ac81 	beq.w	800ae68 <_svfprintf_r+0x3c8>
 800b566:	eba0 0809 	sub.w	r8, r0, r9
 800b56a:	46b2      	mov	sl, r6
 800b56c:	9610      	str	r6, [sp, #64]	@ 0x40
 800b56e:	4637      	mov	r7, r6
 800b570:	9608      	str	r6, [sp, #32]
 800b572:	e5eb      	b.n	800b14c <_svfprintf_r+0x6ac>
 800b574:	4648      	mov	r0, r9
 800b576:	f7f4 fe5d 	bl	8000234 <strlen>
 800b57a:	46b2      	mov	sl, r6
 800b57c:	4680      	mov	r8, r0
 800b57e:	e473      	b.n	800ae68 <_svfprintf_r+0x3c8>
 800b580:	f045 0510 	orr.w	r5, r5, #16
 800b584:	f015 0320 	ands.w	r3, r5, #32
 800b588:	d009      	beq.n	800b59e <_svfprintf_r+0xafe>
 800b58a:	3607      	adds	r6, #7
 800b58c:	f026 0307 	bic.w	r3, r6, #7
 800b590:	461a      	mov	r2, r3
 800b592:	685f      	ldr	r7, [r3, #4]
 800b594:	f852 6b08 	ldr.w	r6, [r2], #8
 800b598:	9207      	str	r2, [sp, #28]
 800b59a:	2301      	movs	r3, #1
 800b59c:	e795      	b.n	800b4ca <_svfprintf_r+0xa2a>
 800b59e:	4632      	mov	r2, r6
 800b5a0:	f015 0710 	ands.w	r7, r5, #16
 800b5a4:	f852 6b04 	ldr.w	r6, [r2], #4
 800b5a8:	9207      	str	r2, [sp, #28]
 800b5aa:	d001      	beq.n	800b5b0 <_svfprintf_r+0xb10>
 800b5ac:	461f      	mov	r7, r3
 800b5ae:	e7f4      	b.n	800b59a <_svfprintf_r+0xafa>
 800b5b0:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 800b5b4:	d001      	beq.n	800b5ba <_svfprintf_r+0xb1a>
 800b5b6:	b2b6      	uxth	r6, r6
 800b5b8:	e7ef      	b.n	800b59a <_svfprintf_r+0xafa>
 800b5ba:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 800b5be:	d0ec      	beq.n	800b59a <_svfprintf_r+0xafa>
 800b5c0:	b2f6      	uxtb	r6, r6
 800b5c2:	e7f3      	b.n	800b5ac <_svfprintf_r+0xb0c>
 800b5c4:	4b6f      	ldr	r3, [pc, #444]	@ (800b784 <_svfprintf_r+0xce4>)
 800b5c6:	f7ff bb39 	b.w	800ac3c <_svfprintf_r+0x19c>
 800b5ca:	4632      	mov	r2, r6
 800b5cc:	f015 0710 	ands.w	r7, r5, #16
 800b5d0:	f852 6b04 	ldr.w	r6, [r2], #4
 800b5d4:	9207      	str	r2, [sp, #28]
 800b5d6:	d002      	beq.n	800b5de <_svfprintf_r+0xb3e>
 800b5d8:	461f      	mov	r7, r3
 800b5da:	f7ff bb3c 	b.w	800ac56 <_svfprintf_r+0x1b6>
 800b5de:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 800b5e2:	d002      	beq.n	800b5ea <_svfprintf_r+0xb4a>
 800b5e4:	b2b6      	uxth	r6, r6
 800b5e6:	f7ff bb36 	b.w	800ac56 <_svfprintf_r+0x1b6>
 800b5ea:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 800b5ee:	f43f ab32 	beq.w	800ac56 <_svfprintf_r+0x1b6>
 800b5f2:	b2f6      	uxtb	r6, r6
 800b5f4:	e7f0      	b.n	800b5d8 <_svfprintf_r+0xb38>
 800b5f6:	2e0a      	cmp	r6, #10
 800b5f8:	f177 0300 	sbcs.w	r3, r7, #0
 800b5fc:	d207      	bcs.n	800b60e <_svfprintf_r+0xb6e>
 800b5fe:	3630      	adds	r6, #48	@ 0x30
 800b600:	b2f6      	uxtb	r6, r6
 800b602:	f88d 6147 	strb.w	r6, [sp, #327]	@ 0x147
 800b606:	f20d 1947 	addw	r9, sp, #327	@ 0x147
 800b60a:	f000 bc15 	b.w	800be38 <_svfprintf_r+0x1398>
 800b60e:	2300      	movs	r3, #0
 800b610:	9304      	str	r3, [sp, #16]
 800b612:	9b08      	ldr	r3, [sp, #32]
 800b614:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b618:	ad52      	add	r5, sp, #328	@ 0x148
 800b61a:	9310      	str	r3, [sp, #64]	@ 0x40
 800b61c:	220a      	movs	r2, #10
 800b61e:	2300      	movs	r3, #0
 800b620:	4630      	mov	r0, r6
 800b622:	4639      	mov	r1, r7
 800b624:	f7f5 fb48 	bl	8000cb8 <__aeabi_uldivmod>
 800b628:	9b04      	ldr	r3, [sp, #16]
 800b62a:	9011      	str	r0, [sp, #68]	@ 0x44
 800b62c:	3301      	adds	r3, #1
 800b62e:	9304      	str	r3, [sp, #16]
 800b630:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b632:	3230      	adds	r2, #48	@ 0x30
 800b634:	468a      	mov	sl, r1
 800b636:	f105 39ff 	add.w	r9, r5, #4294967295
 800b63a:	f805 2c01 	strb.w	r2, [r5, #-1]
 800b63e:	b1d3      	cbz	r3, 800b676 <_svfprintf_r+0xbd6>
 800b640:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b642:	9a04      	ldr	r2, [sp, #16]
 800b644:	781b      	ldrb	r3, [r3, #0]
 800b646:	429a      	cmp	r2, r3
 800b648:	d115      	bne.n	800b676 <_svfprintf_r+0xbd6>
 800b64a:	2aff      	cmp	r2, #255	@ 0xff
 800b64c:	d013      	beq.n	800b676 <_svfprintf_r+0xbd6>
 800b64e:	2e0a      	cmp	r6, #10
 800b650:	f177 0300 	sbcs.w	r3, r7, #0
 800b654:	d30f      	bcc.n	800b676 <_svfprintf_r+0xbd6>
 800b656:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b658:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800b65a:	eba9 0903 	sub.w	r9, r9, r3
 800b65e:	461a      	mov	r2, r3
 800b660:	4648      	mov	r0, r9
 800b662:	f002 fe8d 	bl	800e380 <strncpy>
 800b666:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b668:	785b      	ldrb	r3, [r3, #1]
 800b66a:	b11b      	cbz	r3, 800b674 <_svfprintf_r+0xbd4>
 800b66c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b66e:	3301      	adds	r3, #1
 800b670:	9309      	str	r3, [sp, #36]	@ 0x24
 800b672:	2300      	movs	r3, #0
 800b674:	9304      	str	r3, [sp, #16]
 800b676:	2e0a      	cmp	r6, #10
 800b678:	f177 0700 	sbcs.w	r7, r7, #0
 800b67c:	f0c0 83dc 	bcc.w	800be38 <_svfprintf_r+0x1398>
 800b680:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800b682:	4657      	mov	r7, sl
 800b684:	464d      	mov	r5, r9
 800b686:	e7c9      	b.n	800b61c <_svfprintf_r+0xb7c>
 800b688:	f006 030f 	and.w	r3, r6, #15
 800b68c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b68e:	0936      	lsrs	r6, r6, #4
 800b690:	5cd3      	ldrb	r3, [r2, r3]
 800b692:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800b696:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 800b69a:	093f      	lsrs	r7, r7, #4
 800b69c:	ea56 0307 	orrs.w	r3, r6, r7
 800b6a0:	d1f2      	bne.n	800b688 <_svfprintf_r+0xbe8>
 800b6a2:	e3c9      	b.n	800be38 <_svfprintf_r+0x1398>
 800b6a4:	b91b      	cbnz	r3, 800b6ae <_svfprintf_r+0xc0e>
 800b6a6:	07e9      	lsls	r1, r5, #31
 800b6a8:	d501      	bpl.n	800b6ae <_svfprintf_r+0xc0e>
 800b6aa:	2630      	movs	r6, #48	@ 0x30
 800b6ac:	e7a9      	b.n	800b602 <_svfprintf_r+0xb62>
 800b6ae:	f50d 79a4 	add.w	r9, sp, #328	@ 0x148
 800b6b2:	e3c1      	b.n	800be38 <_svfprintf_r+0x1398>
 800b6b4:	9b06      	ldr	r3, [sp, #24]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	f000 838f 	beq.w	800bdda <_svfprintf_r+0x133a>
 800b6bc:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800b6c6:	9607      	str	r6, [sp, #28]
 800b6c8:	f7ff bb63 	b.w	800ad92 <_svfprintf_r+0x2f2>
 800b6cc:	2010      	movs	r0, #16
 800b6ce:	4403      	add	r3, r0
 800b6d0:	2a07      	cmp	r2, #7
 800b6d2:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800b6d6:	6060      	str	r0, [r4, #4]
 800b6d8:	dd08      	ble.n	800b6ec <_svfprintf_r+0xc4c>
 800b6da:	9803      	ldr	r0, [sp, #12]
 800b6dc:	aa26      	add	r2, sp, #152	@ 0x98
 800b6de:	4659      	mov	r1, fp
 800b6e0:	f004 fa3c 	bl	800fb5c <__ssprint_r>
 800b6e4:	2800      	cmp	r0, #0
 800b6e6:	f040 8356 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800b6ea:	a929      	add	r1, sp, #164	@ 0xa4
 800b6ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b6ee:	3b10      	subs	r3, #16
 800b6f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b6f2:	460c      	mov	r4, r1
 800b6f4:	e546      	b.n	800b184 <_svfprintf_r+0x6e4>
 800b6f6:	460c      	mov	r4, r1
 800b6f8:	e561      	b.n	800b1be <_svfprintf_r+0x71e>
 800b6fa:	9803      	ldr	r0, [sp, #12]
 800b6fc:	aa26      	add	r2, sp, #152	@ 0x98
 800b6fe:	4659      	mov	r1, fp
 800b700:	f004 fa2c 	bl	800fb5c <__ssprint_r>
 800b704:	2800      	cmp	r0, #0
 800b706:	f040 8346 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800b70a:	ac29      	add	r4, sp, #164	@ 0xa4
 800b70c:	e569      	b.n	800b1e2 <_svfprintf_r+0x742>
 800b70e:	9803      	ldr	r0, [sp, #12]
 800b710:	aa26      	add	r2, sp, #152	@ 0x98
 800b712:	4659      	mov	r1, fp
 800b714:	f004 fa22 	bl	800fb5c <__ssprint_r>
 800b718:	2800      	cmp	r0, #0
 800b71a:	f040 833c 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800b71e:	ac29      	add	r4, sp, #164	@ 0xa4
 800b720:	e56f      	b.n	800b202 <_svfprintf_r+0x762>
 800b722:	2010      	movs	r0, #16
 800b724:	4403      	add	r3, r0
 800b726:	2a07      	cmp	r2, #7
 800b728:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800b72c:	6060      	str	r0, [r4, #4]
 800b72e:	dd08      	ble.n	800b742 <_svfprintf_r+0xca2>
 800b730:	9803      	ldr	r0, [sp, #12]
 800b732:	aa26      	add	r2, sp, #152	@ 0x98
 800b734:	4659      	mov	r1, fp
 800b736:	f004 fa11 	bl	800fb5c <__ssprint_r>
 800b73a:	2800      	cmp	r0, #0
 800b73c:	f040 832b 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800b740:	a929      	add	r1, sp, #164	@ 0xa4
 800b742:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b744:	3b10      	subs	r3, #16
 800b746:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b748:	460c      	mov	r4, r1
 800b74a:	e563      	b.n	800b214 <_svfprintf_r+0x774>
 800b74c:	460c      	mov	r4, r1
 800b74e:	e57e      	b.n	800b24e <_svfprintf_r+0x7ae>
 800b750:	2010      	movs	r0, #16
 800b752:	4403      	add	r3, r0
 800b754:	2a07      	cmp	r2, #7
 800b756:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800b75a:	6060      	str	r0, [r4, #4]
 800b75c:	dd08      	ble.n	800b770 <_svfprintf_r+0xcd0>
 800b75e:	9803      	ldr	r0, [sp, #12]
 800b760:	aa26      	add	r2, sp, #152	@ 0x98
 800b762:	4659      	mov	r1, fp
 800b764:	f004 f9fa 	bl	800fb5c <__ssprint_r>
 800b768:	2800      	cmp	r0, #0
 800b76a:	f040 8314 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800b76e:	a929      	add	r1, sp, #164	@ 0xa4
 800b770:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b772:	3b10      	subs	r3, #16
 800b774:	9310      	str	r3, [sp, #64]	@ 0x40
 800b776:	460c      	mov	r4, r1
 800b778:	e56f      	b.n	800b25a <_svfprintf_r+0x7ba>
 800b77a:	460c      	mov	r4, r1
 800b77c:	e58a      	b.n	800b294 <_svfprintf_r+0x7f4>
 800b77e:	bf00      	nop
 800b780:	08010968 	.word	0x08010968
 800b784:	08010979 	.word	0x08010979
 800b788:	9b06      	ldr	r3, [sp, #24]
 800b78a:	2b65      	cmp	r3, #101	@ 0x65
 800b78c:	f340 8246 	ble.w	800bc1c <_svfprintf_r+0x117c>
 800b790:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b794:	2200      	movs	r2, #0
 800b796:	2300      	movs	r3, #0
 800b798:	f7f5 f9ce 	bl	8000b38 <__aeabi_dcmpeq>
 800b79c:	2800      	cmp	r0, #0
 800b79e:	d06a      	beq.n	800b876 <_svfprintf_r+0xdd6>
 800b7a0:	4b73      	ldr	r3, [pc, #460]	@ (800b970 <_svfprintf_r+0xed0>)
 800b7a2:	6023      	str	r3, [r4, #0]
 800b7a4:	2301      	movs	r3, #1
 800b7a6:	6063      	str	r3, [r4, #4]
 800b7a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b7aa:	3301      	adds	r3, #1
 800b7ac:	9328      	str	r3, [sp, #160]	@ 0xa0
 800b7ae:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800b7b0:	3301      	adds	r3, #1
 800b7b2:	2b07      	cmp	r3, #7
 800b7b4:	9327      	str	r3, [sp, #156]	@ 0x9c
 800b7b6:	dc37      	bgt.n	800b828 <_svfprintf_r+0xd88>
 800b7b8:	3408      	adds	r4, #8
 800b7ba:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b7bc:	9a04      	ldr	r2, [sp, #16]
 800b7be:	4293      	cmp	r3, r2
 800b7c0:	db02      	blt.n	800b7c8 <_svfprintf_r+0xd28>
 800b7c2:	07ef      	lsls	r7, r5, #31
 800b7c4:	f57f ad76 	bpl.w	800b2b4 <_svfprintf_r+0x814>
 800b7c8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b7ca:	6023      	str	r3, [r4, #0]
 800b7cc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b7ce:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b7d0:	6063      	str	r3, [r4, #4]
 800b7d2:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800b7d4:	4413      	add	r3, r2
 800b7d6:	9328      	str	r3, [sp, #160]	@ 0xa0
 800b7d8:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800b7da:	3301      	adds	r3, #1
 800b7dc:	2b07      	cmp	r3, #7
 800b7de:	9327      	str	r3, [sp, #156]	@ 0x9c
 800b7e0:	dc2c      	bgt.n	800b83c <_svfprintf_r+0xd9c>
 800b7e2:	3408      	adds	r4, #8
 800b7e4:	9b04      	ldr	r3, [sp, #16]
 800b7e6:	1e5e      	subs	r6, r3, #1
 800b7e8:	2e00      	cmp	r6, #0
 800b7ea:	f77f ad63 	ble.w	800b2b4 <_svfprintf_r+0x814>
 800b7ee:	4f61      	ldr	r7, [pc, #388]	@ (800b974 <_svfprintf_r+0xed4>)
 800b7f0:	f04f 0810 	mov.w	r8, #16
 800b7f4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 800b7f8:	2e10      	cmp	r6, #16
 800b7fa:	f103 0301 	add.w	r3, r3, #1
 800b7fe:	f104 0108 	add.w	r1, r4, #8
 800b802:	6027      	str	r7, [r4, #0]
 800b804:	dc24      	bgt.n	800b850 <_svfprintf_r+0xdb0>
 800b806:	6066      	str	r6, [r4, #4]
 800b808:	2b07      	cmp	r3, #7
 800b80a:	4416      	add	r6, r2
 800b80c:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 800b810:	f340 82a0 	ble.w	800bd54 <_svfprintf_r+0x12b4>
 800b814:	9803      	ldr	r0, [sp, #12]
 800b816:	aa26      	add	r2, sp, #152	@ 0x98
 800b818:	4659      	mov	r1, fp
 800b81a:	f004 f99f 	bl	800fb5c <__ssprint_r>
 800b81e:	2800      	cmp	r0, #0
 800b820:	f040 82b9 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800b824:	ac29      	add	r4, sp, #164	@ 0xa4
 800b826:	e545      	b.n	800b2b4 <_svfprintf_r+0x814>
 800b828:	9803      	ldr	r0, [sp, #12]
 800b82a:	aa26      	add	r2, sp, #152	@ 0x98
 800b82c:	4659      	mov	r1, fp
 800b82e:	f004 f995 	bl	800fb5c <__ssprint_r>
 800b832:	2800      	cmp	r0, #0
 800b834:	f040 82af 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800b838:	ac29      	add	r4, sp, #164	@ 0xa4
 800b83a:	e7be      	b.n	800b7ba <_svfprintf_r+0xd1a>
 800b83c:	9803      	ldr	r0, [sp, #12]
 800b83e:	aa26      	add	r2, sp, #152	@ 0x98
 800b840:	4659      	mov	r1, fp
 800b842:	f004 f98b 	bl	800fb5c <__ssprint_r>
 800b846:	2800      	cmp	r0, #0
 800b848:	f040 82a5 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800b84c:	ac29      	add	r4, sp, #164	@ 0xa4
 800b84e:	e7c9      	b.n	800b7e4 <_svfprintf_r+0xd44>
 800b850:	3210      	adds	r2, #16
 800b852:	2b07      	cmp	r3, #7
 800b854:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 800b858:	f8c4 8004 	str.w	r8, [r4, #4]
 800b85c:	dd08      	ble.n	800b870 <_svfprintf_r+0xdd0>
 800b85e:	9803      	ldr	r0, [sp, #12]
 800b860:	aa26      	add	r2, sp, #152	@ 0x98
 800b862:	4659      	mov	r1, fp
 800b864:	f004 f97a 	bl	800fb5c <__ssprint_r>
 800b868:	2800      	cmp	r0, #0
 800b86a:	f040 8294 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800b86e:	a929      	add	r1, sp, #164	@ 0xa4
 800b870:	3e10      	subs	r6, #16
 800b872:	460c      	mov	r4, r1
 800b874:	e7be      	b.n	800b7f4 <_svfprintf_r+0xd54>
 800b876:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b878:	2b00      	cmp	r3, #0
 800b87a:	dc7d      	bgt.n	800b978 <_svfprintf_r+0xed8>
 800b87c:	4b3c      	ldr	r3, [pc, #240]	@ (800b970 <_svfprintf_r+0xed0>)
 800b87e:	6023      	str	r3, [r4, #0]
 800b880:	2301      	movs	r3, #1
 800b882:	6063      	str	r3, [r4, #4]
 800b884:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b886:	3301      	adds	r3, #1
 800b888:	9328      	str	r3, [sp, #160]	@ 0xa0
 800b88a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800b88c:	3301      	adds	r3, #1
 800b88e:	2b07      	cmp	r3, #7
 800b890:	9327      	str	r3, [sp, #156]	@ 0x9c
 800b892:	dc46      	bgt.n	800b922 <_svfprintf_r+0xe82>
 800b894:	3408      	adds	r4, #8
 800b896:	9904      	ldr	r1, [sp, #16]
 800b898:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b89a:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 800b89c:	430b      	orrs	r3, r1
 800b89e:	f005 0101 	and.w	r1, r5, #1
 800b8a2:	430b      	orrs	r3, r1
 800b8a4:	f43f ad06 	beq.w	800b2b4 <_svfprintf_r+0x814>
 800b8a8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b8aa:	6023      	str	r3, [r4, #0]
 800b8ac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b8ae:	6063      	str	r3, [r4, #4]
 800b8b0:	441a      	add	r2, r3
 800b8b2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800b8b4:	9228      	str	r2, [sp, #160]	@ 0xa0
 800b8b6:	3301      	adds	r3, #1
 800b8b8:	2b07      	cmp	r3, #7
 800b8ba:	9327      	str	r3, [sp, #156]	@ 0x9c
 800b8bc:	dc3b      	bgt.n	800b936 <_svfprintf_r+0xe96>
 800b8be:	f104 0308 	add.w	r3, r4, #8
 800b8c2:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b8c4:	2e00      	cmp	r6, #0
 800b8c6:	da1b      	bge.n	800b900 <_svfprintf_r+0xe60>
 800b8c8:	4f2a      	ldr	r7, [pc, #168]	@ (800b974 <_svfprintf_r+0xed4>)
 800b8ca:	4276      	negs	r6, r6
 800b8cc:	461a      	mov	r2, r3
 800b8ce:	2410      	movs	r4, #16
 800b8d0:	e9dd 1027 	ldrd	r1, r0, [sp, #156]	@ 0x9c
 800b8d4:	2e10      	cmp	r6, #16
 800b8d6:	f101 0101 	add.w	r1, r1, #1
 800b8da:	f103 0308 	add.w	r3, r3, #8
 800b8de:	6017      	str	r7, [r2, #0]
 800b8e0:	dc33      	bgt.n	800b94a <_svfprintf_r+0xeaa>
 800b8e2:	6056      	str	r6, [r2, #4]
 800b8e4:	2907      	cmp	r1, #7
 800b8e6:	4406      	add	r6, r0
 800b8e8:	e9cd 1627 	strd	r1, r6, [sp, #156]	@ 0x9c
 800b8ec:	dd08      	ble.n	800b900 <_svfprintf_r+0xe60>
 800b8ee:	9803      	ldr	r0, [sp, #12]
 800b8f0:	aa26      	add	r2, sp, #152	@ 0x98
 800b8f2:	4659      	mov	r1, fp
 800b8f4:	f004 f932 	bl	800fb5c <__ssprint_r>
 800b8f8:	2800      	cmp	r0, #0
 800b8fa:	f040 824c 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800b8fe:	ab29      	add	r3, sp, #164	@ 0xa4
 800b900:	9a04      	ldr	r2, [sp, #16]
 800b902:	9904      	ldr	r1, [sp, #16]
 800b904:	605a      	str	r2, [r3, #4]
 800b906:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 800b908:	f8c3 9000 	str.w	r9, [r3]
 800b90c:	440a      	add	r2, r1
 800b90e:	9228      	str	r2, [sp, #160]	@ 0xa0
 800b910:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800b912:	3201      	adds	r2, #1
 800b914:	2a07      	cmp	r2, #7
 800b916:	9227      	str	r2, [sp, #156]	@ 0x9c
 800b918:	f73f af7c 	bgt.w	800b814 <_svfprintf_r+0xd74>
 800b91c:	f103 0408 	add.w	r4, r3, #8
 800b920:	e4c8      	b.n	800b2b4 <_svfprintf_r+0x814>
 800b922:	9803      	ldr	r0, [sp, #12]
 800b924:	aa26      	add	r2, sp, #152	@ 0x98
 800b926:	4659      	mov	r1, fp
 800b928:	f004 f918 	bl	800fb5c <__ssprint_r>
 800b92c:	2800      	cmp	r0, #0
 800b92e:	f040 8232 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800b932:	ac29      	add	r4, sp, #164	@ 0xa4
 800b934:	e7af      	b.n	800b896 <_svfprintf_r+0xdf6>
 800b936:	9803      	ldr	r0, [sp, #12]
 800b938:	aa26      	add	r2, sp, #152	@ 0x98
 800b93a:	4659      	mov	r1, fp
 800b93c:	f004 f90e 	bl	800fb5c <__ssprint_r>
 800b940:	2800      	cmp	r0, #0
 800b942:	f040 8228 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800b946:	ab29      	add	r3, sp, #164	@ 0xa4
 800b948:	e7bb      	b.n	800b8c2 <_svfprintf_r+0xe22>
 800b94a:	3010      	adds	r0, #16
 800b94c:	2907      	cmp	r1, #7
 800b94e:	e9cd 1027 	strd	r1, r0, [sp, #156]	@ 0x9c
 800b952:	6054      	str	r4, [r2, #4]
 800b954:	dd08      	ble.n	800b968 <_svfprintf_r+0xec8>
 800b956:	9803      	ldr	r0, [sp, #12]
 800b958:	aa26      	add	r2, sp, #152	@ 0x98
 800b95a:	4659      	mov	r1, fp
 800b95c:	f004 f8fe 	bl	800fb5c <__ssprint_r>
 800b960:	2800      	cmp	r0, #0
 800b962:	f040 8218 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800b966:	ab29      	add	r3, sp, #164	@ 0xa4
 800b968:	3e10      	subs	r6, #16
 800b96a:	461a      	mov	r2, r3
 800b96c:	e7b0      	b.n	800b8d0 <_svfprintf_r+0xe30>
 800b96e:	bf00      	nop
 800b970:	0801098a 	.word	0x0801098a
 800b974:	0801098c 	.word	0x0801098c
 800b978:	9b04      	ldr	r3, [sp, #16]
 800b97a:	444b      	add	r3, r9
 800b97c:	9306      	str	r3, [sp, #24]
 800b97e:	9b04      	ldr	r3, [sp, #16]
 800b980:	42b3      	cmp	r3, r6
 800b982:	bfa8      	it	ge
 800b984:	4633      	movge	r3, r6
 800b986:	2b00      	cmp	r3, #0
 800b988:	4698      	mov	r8, r3
 800b98a:	dd0b      	ble.n	800b9a4 <_svfprintf_r+0xf04>
 800b98c:	e9c4 9300 	strd	r9, r3, [r4]
 800b990:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b992:	4443      	add	r3, r8
 800b994:	9328      	str	r3, [sp, #160]	@ 0xa0
 800b996:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800b998:	3301      	adds	r3, #1
 800b99a:	2b07      	cmp	r3, #7
 800b99c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800b99e:	f300 8089 	bgt.w	800bab4 <_svfprintf_r+0x1014>
 800b9a2:	3408      	adds	r4, #8
 800b9a4:	4643      	mov	r3, r8
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	bfac      	ite	ge
 800b9aa:	eba6 0808 	subge.w	r8, r6, r8
 800b9ae:	46b0      	movlt	r8, r6
 800b9b0:	f1b8 0f00 	cmp.w	r8, #0
 800b9b4:	dd1b      	ble.n	800b9ee <_svfprintf_r+0xf4e>
 800b9b6:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 800b9ba:	4897      	ldr	r0, [pc, #604]	@ (800bc18 <_svfprintf_r+0x1178>)
 800b9bc:	6020      	str	r0, [r4, #0]
 800b9be:	f1b8 0f10 	cmp.w	r8, #16
 800b9c2:	f102 0201 	add.w	r2, r2, #1
 800b9c6:	f104 0108 	add.w	r1, r4, #8
 800b9ca:	dc7d      	bgt.n	800bac8 <_svfprintf_r+0x1028>
 800b9cc:	4443      	add	r3, r8
 800b9ce:	2a07      	cmp	r2, #7
 800b9d0:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800b9d4:	f8c4 8004 	str.w	r8, [r4, #4]
 800b9d8:	f340 808a 	ble.w	800baf0 <_svfprintf_r+0x1050>
 800b9dc:	9803      	ldr	r0, [sp, #12]
 800b9de:	aa26      	add	r2, sp, #152	@ 0x98
 800b9e0:	4659      	mov	r1, fp
 800b9e2:	f004 f8bb 	bl	800fb5c <__ssprint_r>
 800b9e6:	2800      	cmp	r0, #0
 800b9e8:	f040 81d5 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800b9ec:	ac29      	add	r4, sp, #164	@ 0xa4
 800b9ee:	eb09 0806 	add.w	r8, r9, r6
 800b9f2:	056e      	lsls	r6, r5, #21
 800b9f4:	d508      	bpl.n	800ba08 <_svfprintf_r+0xf68>
 800b9f6:	9b08      	ldr	r3, [sp, #32]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d17b      	bne.n	800baf4 <_svfprintf_r+0x1054>
 800b9fc:	2f00      	cmp	r7, #0
 800b9fe:	d17b      	bne.n	800baf8 <_svfprintf_r+0x1058>
 800ba00:	9b06      	ldr	r3, [sp, #24]
 800ba02:	4598      	cmp	r8, r3
 800ba04:	bf28      	it	cs
 800ba06:	4698      	movcs	r8, r3
 800ba08:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ba0a:	9a04      	ldr	r2, [sp, #16]
 800ba0c:	4293      	cmp	r3, r2
 800ba0e:	db01      	blt.n	800ba14 <_svfprintf_r+0xf74>
 800ba10:	07e8      	lsls	r0, r5, #31
 800ba12:	d50e      	bpl.n	800ba32 <_svfprintf_r+0xf92>
 800ba14:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ba16:	6023      	str	r3, [r4, #0]
 800ba18:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ba1a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ba1c:	6063      	str	r3, [r4, #4]
 800ba1e:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800ba20:	4413      	add	r3, r2
 800ba22:	9328      	str	r3, [sp, #160]	@ 0xa0
 800ba24:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800ba26:	3301      	adds	r3, #1
 800ba28:	2b07      	cmp	r3, #7
 800ba2a:	9327      	str	r3, [sp, #156]	@ 0x9c
 800ba2c:	f300 80df 	bgt.w	800bbee <_svfprintf_r+0x114e>
 800ba30:	3408      	adds	r4, #8
 800ba32:	9b04      	ldr	r3, [sp, #16]
 800ba34:	9f20      	ldr	r7, [sp, #128]	@ 0x80
 800ba36:	1bdf      	subs	r7, r3, r7
 800ba38:	9b06      	ldr	r3, [sp, #24]
 800ba3a:	eba3 0308 	sub.w	r3, r3, r8
 800ba3e:	429f      	cmp	r7, r3
 800ba40:	bfa8      	it	ge
 800ba42:	461f      	movge	r7, r3
 800ba44:	2f00      	cmp	r7, #0
 800ba46:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800ba48:	dd0a      	ble.n	800ba60 <_svfprintf_r+0xfc0>
 800ba4a:	443b      	add	r3, r7
 800ba4c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800ba4e:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800ba50:	3301      	adds	r3, #1
 800ba52:	2b07      	cmp	r3, #7
 800ba54:	e9c4 8700 	strd	r8, r7, [r4]
 800ba58:	9327      	str	r3, [sp, #156]	@ 0x9c
 800ba5a:	f300 80d2 	bgt.w	800bc02 <_svfprintf_r+0x1162>
 800ba5e:	3408      	adds	r4, #8
 800ba60:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800ba62:	9b04      	ldr	r3, [sp, #16]
 800ba64:	2f00      	cmp	r7, #0
 800ba66:	eba3 0606 	sub.w	r6, r3, r6
 800ba6a:	bfa8      	it	ge
 800ba6c:	1bf6      	subge	r6, r6, r7
 800ba6e:	2e00      	cmp	r6, #0
 800ba70:	f77f ac20 	ble.w	800b2b4 <_svfprintf_r+0x814>
 800ba74:	4f68      	ldr	r7, [pc, #416]	@ (800bc18 <_svfprintf_r+0x1178>)
 800ba76:	f04f 0810 	mov.w	r8, #16
 800ba7a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 800ba7e:	2e10      	cmp	r6, #16
 800ba80:	f103 0301 	add.w	r3, r3, #1
 800ba84:	f104 0108 	add.w	r1, r4, #8
 800ba88:	6027      	str	r7, [r4, #0]
 800ba8a:	f77f aebc 	ble.w	800b806 <_svfprintf_r+0xd66>
 800ba8e:	3210      	adds	r2, #16
 800ba90:	2b07      	cmp	r3, #7
 800ba92:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 800ba96:	f8c4 8004 	str.w	r8, [r4, #4]
 800ba9a:	dd08      	ble.n	800baae <_svfprintf_r+0x100e>
 800ba9c:	9803      	ldr	r0, [sp, #12]
 800ba9e:	aa26      	add	r2, sp, #152	@ 0x98
 800baa0:	4659      	mov	r1, fp
 800baa2:	f004 f85b 	bl	800fb5c <__ssprint_r>
 800baa6:	2800      	cmp	r0, #0
 800baa8:	f040 8175 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800baac:	a929      	add	r1, sp, #164	@ 0xa4
 800baae:	3e10      	subs	r6, #16
 800bab0:	460c      	mov	r4, r1
 800bab2:	e7e2      	b.n	800ba7a <_svfprintf_r+0xfda>
 800bab4:	9803      	ldr	r0, [sp, #12]
 800bab6:	aa26      	add	r2, sp, #152	@ 0x98
 800bab8:	4659      	mov	r1, fp
 800baba:	f004 f84f 	bl	800fb5c <__ssprint_r>
 800babe:	2800      	cmp	r0, #0
 800bac0:	f040 8169 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800bac4:	ac29      	add	r4, sp, #164	@ 0xa4
 800bac6:	e76d      	b.n	800b9a4 <_svfprintf_r+0xf04>
 800bac8:	2010      	movs	r0, #16
 800baca:	4403      	add	r3, r0
 800bacc:	2a07      	cmp	r2, #7
 800bace:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800bad2:	6060      	str	r0, [r4, #4]
 800bad4:	dd08      	ble.n	800bae8 <_svfprintf_r+0x1048>
 800bad6:	9803      	ldr	r0, [sp, #12]
 800bad8:	aa26      	add	r2, sp, #152	@ 0x98
 800bada:	4659      	mov	r1, fp
 800badc:	f004 f83e 	bl	800fb5c <__ssprint_r>
 800bae0:	2800      	cmp	r0, #0
 800bae2:	f040 8158 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800bae6:	a929      	add	r1, sp, #164	@ 0xa4
 800bae8:	f1a8 0810 	sub.w	r8, r8, #16
 800baec:	460c      	mov	r4, r1
 800baee:	e762      	b.n	800b9b6 <_svfprintf_r+0xf16>
 800baf0:	460c      	mov	r4, r1
 800baf2:	e77c      	b.n	800b9ee <_svfprintf_r+0xf4e>
 800baf4:	2f00      	cmp	r7, #0
 800baf6:	d04a      	beq.n	800bb8e <_svfprintf_r+0x10ee>
 800baf8:	3f01      	subs	r7, #1
 800bafa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800bafc:	6023      	str	r3, [r4, #0]
 800bafe:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bb00:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bb02:	6063      	str	r3, [r4, #4]
 800bb04:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800bb06:	4413      	add	r3, r2
 800bb08:	9328      	str	r3, [sp, #160]	@ 0xa0
 800bb0a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800bb0c:	3301      	adds	r3, #1
 800bb0e:	2b07      	cmp	r3, #7
 800bb10:	9327      	str	r3, [sp, #156]	@ 0x9c
 800bb12:	dc43      	bgt.n	800bb9c <_svfprintf_r+0x10fc>
 800bb14:	3408      	adds	r4, #8
 800bb16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb18:	781a      	ldrb	r2, [r3, #0]
 800bb1a:	9b06      	ldr	r3, [sp, #24]
 800bb1c:	eba3 0308 	sub.w	r3, r3, r8
 800bb20:	429a      	cmp	r2, r3
 800bb22:	bfa8      	it	ge
 800bb24:	461a      	movge	r2, r3
 800bb26:	2a00      	cmp	r2, #0
 800bb28:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800bb2a:	4691      	mov	r9, r2
 800bb2c:	dd09      	ble.n	800bb42 <_svfprintf_r+0x10a2>
 800bb2e:	4413      	add	r3, r2
 800bb30:	9328      	str	r3, [sp, #160]	@ 0xa0
 800bb32:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800bb34:	3301      	adds	r3, #1
 800bb36:	2b07      	cmp	r3, #7
 800bb38:	e9c4 8200 	strd	r8, r2, [r4]
 800bb3c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800bb3e:	dc37      	bgt.n	800bbb0 <_svfprintf_r+0x1110>
 800bb40:	3408      	adds	r4, #8
 800bb42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb44:	781e      	ldrb	r6, [r3, #0]
 800bb46:	f1b9 0f00 	cmp.w	r9, #0
 800bb4a:	bfa8      	it	ge
 800bb4c:	eba6 0609 	subge.w	r6, r6, r9
 800bb50:	2e00      	cmp	r6, #0
 800bb52:	dd18      	ble.n	800bb86 <_svfprintf_r+0x10e6>
 800bb54:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 800bb58:	482f      	ldr	r0, [pc, #188]	@ (800bc18 <_svfprintf_r+0x1178>)
 800bb5a:	6020      	str	r0, [r4, #0]
 800bb5c:	2e10      	cmp	r6, #16
 800bb5e:	f103 0301 	add.w	r3, r3, #1
 800bb62:	f104 0108 	add.w	r1, r4, #8
 800bb66:	dc2d      	bgt.n	800bbc4 <_svfprintf_r+0x1124>
 800bb68:	6066      	str	r6, [r4, #4]
 800bb6a:	2b07      	cmp	r3, #7
 800bb6c:	4416      	add	r6, r2
 800bb6e:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 800bb72:	dd3a      	ble.n	800bbea <_svfprintf_r+0x114a>
 800bb74:	9803      	ldr	r0, [sp, #12]
 800bb76:	aa26      	add	r2, sp, #152	@ 0x98
 800bb78:	4659      	mov	r1, fp
 800bb7a:	f003 ffef 	bl	800fb5c <__ssprint_r>
 800bb7e:	2800      	cmp	r0, #0
 800bb80:	f040 8109 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800bb84:	ac29      	add	r4, sp, #164	@ 0xa4
 800bb86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb88:	781b      	ldrb	r3, [r3, #0]
 800bb8a:	4498      	add	r8, r3
 800bb8c:	e733      	b.n	800b9f6 <_svfprintf_r+0xf56>
 800bb8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb90:	3b01      	subs	r3, #1
 800bb92:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb94:	9b08      	ldr	r3, [sp, #32]
 800bb96:	3b01      	subs	r3, #1
 800bb98:	9308      	str	r3, [sp, #32]
 800bb9a:	e7ae      	b.n	800bafa <_svfprintf_r+0x105a>
 800bb9c:	9803      	ldr	r0, [sp, #12]
 800bb9e:	aa26      	add	r2, sp, #152	@ 0x98
 800bba0:	4659      	mov	r1, fp
 800bba2:	f003 ffdb 	bl	800fb5c <__ssprint_r>
 800bba6:	2800      	cmp	r0, #0
 800bba8:	f040 80f5 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800bbac:	ac29      	add	r4, sp, #164	@ 0xa4
 800bbae:	e7b2      	b.n	800bb16 <_svfprintf_r+0x1076>
 800bbb0:	9803      	ldr	r0, [sp, #12]
 800bbb2:	aa26      	add	r2, sp, #152	@ 0x98
 800bbb4:	4659      	mov	r1, fp
 800bbb6:	f003 ffd1 	bl	800fb5c <__ssprint_r>
 800bbba:	2800      	cmp	r0, #0
 800bbbc:	f040 80eb 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800bbc0:	ac29      	add	r4, sp, #164	@ 0xa4
 800bbc2:	e7be      	b.n	800bb42 <_svfprintf_r+0x10a2>
 800bbc4:	2010      	movs	r0, #16
 800bbc6:	4402      	add	r2, r0
 800bbc8:	2b07      	cmp	r3, #7
 800bbca:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 800bbce:	6060      	str	r0, [r4, #4]
 800bbd0:	dd08      	ble.n	800bbe4 <_svfprintf_r+0x1144>
 800bbd2:	9803      	ldr	r0, [sp, #12]
 800bbd4:	aa26      	add	r2, sp, #152	@ 0x98
 800bbd6:	4659      	mov	r1, fp
 800bbd8:	f003 ffc0 	bl	800fb5c <__ssprint_r>
 800bbdc:	2800      	cmp	r0, #0
 800bbde:	f040 80da 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800bbe2:	a929      	add	r1, sp, #164	@ 0xa4
 800bbe4:	3e10      	subs	r6, #16
 800bbe6:	460c      	mov	r4, r1
 800bbe8:	e7b4      	b.n	800bb54 <_svfprintf_r+0x10b4>
 800bbea:	460c      	mov	r4, r1
 800bbec:	e7cb      	b.n	800bb86 <_svfprintf_r+0x10e6>
 800bbee:	9803      	ldr	r0, [sp, #12]
 800bbf0:	aa26      	add	r2, sp, #152	@ 0x98
 800bbf2:	4659      	mov	r1, fp
 800bbf4:	f003 ffb2 	bl	800fb5c <__ssprint_r>
 800bbf8:	2800      	cmp	r0, #0
 800bbfa:	f040 80cc 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800bbfe:	ac29      	add	r4, sp, #164	@ 0xa4
 800bc00:	e717      	b.n	800ba32 <_svfprintf_r+0xf92>
 800bc02:	9803      	ldr	r0, [sp, #12]
 800bc04:	aa26      	add	r2, sp, #152	@ 0x98
 800bc06:	4659      	mov	r1, fp
 800bc08:	f003 ffa8 	bl	800fb5c <__ssprint_r>
 800bc0c:	2800      	cmp	r0, #0
 800bc0e:	f040 80c2 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800bc12:	ac29      	add	r4, sp, #164	@ 0xa4
 800bc14:	e724      	b.n	800ba60 <_svfprintf_r+0xfc0>
 800bc16:	bf00      	nop
 800bc18:	0801098c 	.word	0x0801098c
 800bc1c:	9904      	ldr	r1, [sp, #16]
 800bc1e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bc20:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800bc22:	2901      	cmp	r1, #1
 800bc24:	f103 0301 	add.w	r3, r3, #1
 800bc28:	f102 0201 	add.w	r2, r2, #1
 800bc2c:	f104 0608 	add.w	r6, r4, #8
 800bc30:	dc02      	bgt.n	800bc38 <_svfprintf_r+0x1198>
 800bc32:	07e9      	lsls	r1, r5, #31
 800bc34:	f140 8083 	bpl.w	800bd3e <_svfprintf_r+0x129e>
 800bc38:	2101      	movs	r1, #1
 800bc3a:	2a07      	cmp	r2, #7
 800bc3c:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800bc40:	f8c4 9000 	str.w	r9, [r4]
 800bc44:	6061      	str	r1, [r4, #4]
 800bc46:	dd08      	ble.n	800bc5a <_svfprintf_r+0x11ba>
 800bc48:	9803      	ldr	r0, [sp, #12]
 800bc4a:	aa26      	add	r2, sp, #152	@ 0x98
 800bc4c:	4659      	mov	r1, fp
 800bc4e:	f003 ff85 	bl	800fb5c <__ssprint_r>
 800bc52:	2800      	cmp	r0, #0
 800bc54:	f040 809f 	bne.w	800bd96 <_svfprintf_r+0x12f6>
 800bc58:	ae29      	add	r6, sp, #164	@ 0xa4
 800bc5a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800bc5c:	6033      	str	r3, [r6, #0]
 800bc5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bc60:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bc62:	6073      	str	r3, [r6, #4]
 800bc64:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800bc66:	4413      	add	r3, r2
 800bc68:	9328      	str	r3, [sp, #160]	@ 0xa0
 800bc6a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800bc6c:	3301      	adds	r3, #1
 800bc6e:	2b07      	cmp	r3, #7
 800bc70:	9327      	str	r3, [sp, #156]	@ 0x9c
 800bc72:	dc33      	bgt.n	800bcdc <_svfprintf_r+0x123c>
 800bc74:	3608      	adds	r6, #8
 800bc76:	9b04      	ldr	r3, [sp, #16]
 800bc78:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bc7c:	1e5c      	subs	r4, r3, #1
 800bc7e:	2200      	movs	r2, #0
 800bc80:	2300      	movs	r3, #0
 800bc82:	e9dd 8727 	ldrd	r8, r7, [sp, #156]	@ 0x9c
 800bc86:	f7f4 ff57 	bl	8000b38 <__aeabi_dcmpeq>
 800bc8a:	2800      	cmp	r0, #0
 800bc8c:	d12f      	bne.n	800bcee <_svfprintf_r+0x124e>
 800bc8e:	f109 0201 	add.w	r2, r9, #1
 800bc92:	e9c6 2400 	strd	r2, r4, [r6]
 800bc96:	9a04      	ldr	r2, [sp, #16]
 800bc98:	f108 0301 	add.w	r3, r8, #1
 800bc9c:	3f01      	subs	r7, #1
 800bc9e:	4417      	add	r7, r2
 800bca0:	2b07      	cmp	r3, #7
 800bca2:	e9cd 3727 	strd	r3, r7, [sp, #156]	@ 0x9c
 800bca6:	dd53      	ble.n	800bd50 <_svfprintf_r+0x12b0>
 800bca8:	9803      	ldr	r0, [sp, #12]
 800bcaa:	aa26      	add	r2, sp, #152	@ 0x98
 800bcac:	4659      	mov	r1, fp
 800bcae:	f003 ff55 	bl	800fb5c <__ssprint_r>
 800bcb2:	2800      	cmp	r0, #0
 800bcb4:	d16f      	bne.n	800bd96 <_svfprintf_r+0x12f6>
 800bcb6:	ae29      	add	r6, sp, #164	@ 0xa4
 800bcb8:	ab22      	add	r3, sp, #136	@ 0x88
 800bcba:	6033      	str	r3, [r6, #0]
 800bcbc:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800bcbe:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800bcc0:	6073      	str	r3, [r6, #4]
 800bcc2:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800bcc4:	4413      	add	r3, r2
 800bcc6:	9328      	str	r3, [sp, #160]	@ 0xa0
 800bcc8:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800bcca:	3301      	adds	r3, #1
 800bccc:	2b07      	cmp	r3, #7
 800bcce:	9327      	str	r3, [sp, #156]	@ 0x9c
 800bcd0:	f73f ada0 	bgt.w	800b814 <_svfprintf_r+0xd74>
 800bcd4:	f106 0408 	add.w	r4, r6, #8
 800bcd8:	f7ff baec 	b.w	800b2b4 <_svfprintf_r+0x814>
 800bcdc:	9803      	ldr	r0, [sp, #12]
 800bcde:	aa26      	add	r2, sp, #152	@ 0x98
 800bce0:	4659      	mov	r1, fp
 800bce2:	f003 ff3b 	bl	800fb5c <__ssprint_r>
 800bce6:	2800      	cmp	r0, #0
 800bce8:	d155      	bne.n	800bd96 <_svfprintf_r+0x12f6>
 800bcea:	ae29      	add	r6, sp, #164	@ 0xa4
 800bcec:	e7c3      	b.n	800bc76 <_svfprintf_r+0x11d6>
 800bcee:	9b04      	ldr	r3, [sp, #16]
 800bcf0:	2b01      	cmp	r3, #1
 800bcf2:	dde1      	ble.n	800bcb8 <_svfprintf_r+0x1218>
 800bcf4:	4f57      	ldr	r7, [pc, #348]	@ (800be54 <_svfprintf_r+0x13b4>)
 800bcf6:	f04f 0810 	mov.w	r8, #16
 800bcfa:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 800bcfe:	2c10      	cmp	r4, #16
 800bd00:	f103 0301 	add.w	r3, r3, #1
 800bd04:	f106 0108 	add.w	r1, r6, #8
 800bd08:	6037      	str	r7, [r6, #0]
 800bd0a:	dc07      	bgt.n	800bd1c <_svfprintf_r+0x127c>
 800bd0c:	6074      	str	r4, [r6, #4]
 800bd0e:	2b07      	cmp	r3, #7
 800bd10:	4414      	add	r4, r2
 800bd12:	e9cd 3427 	strd	r3, r4, [sp, #156]	@ 0x9c
 800bd16:	dcc7      	bgt.n	800bca8 <_svfprintf_r+0x1208>
 800bd18:	460e      	mov	r6, r1
 800bd1a:	e7cd      	b.n	800bcb8 <_svfprintf_r+0x1218>
 800bd1c:	3210      	adds	r2, #16
 800bd1e:	2b07      	cmp	r3, #7
 800bd20:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 800bd24:	f8c6 8004 	str.w	r8, [r6, #4]
 800bd28:	dd06      	ble.n	800bd38 <_svfprintf_r+0x1298>
 800bd2a:	9803      	ldr	r0, [sp, #12]
 800bd2c:	aa26      	add	r2, sp, #152	@ 0x98
 800bd2e:	4659      	mov	r1, fp
 800bd30:	f003 ff14 	bl	800fb5c <__ssprint_r>
 800bd34:	bb78      	cbnz	r0, 800bd96 <_svfprintf_r+0x12f6>
 800bd36:	a929      	add	r1, sp, #164	@ 0xa4
 800bd38:	3c10      	subs	r4, #16
 800bd3a:	460e      	mov	r6, r1
 800bd3c:	e7dd      	b.n	800bcfa <_svfprintf_r+0x125a>
 800bd3e:	2101      	movs	r1, #1
 800bd40:	2a07      	cmp	r2, #7
 800bd42:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800bd46:	f8c4 9000 	str.w	r9, [r4]
 800bd4a:	6061      	str	r1, [r4, #4]
 800bd4c:	ddb4      	ble.n	800bcb8 <_svfprintf_r+0x1218>
 800bd4e:	e7ab      	b.n	800bca8 <_svfprintf_r+0x1208>
 800bd50:	3608      	adds	r6, #8
 800bd52:	e7b1      	b.n	800bcb8 <_svfprintf_r+0x1218>
 800bd54:	460c      	mov	r4, r1
 800bd56:	f7ff baad 	b.w	800b2b4 <_svfprintf_r+0x814>
 800bd5a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd5c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bd5e:	1a9d      	subs	r5, r3, r2
 800bd60:	2d00      	cmp	r5, #0
 800bd62:	f77f aaaa 	ble.w	800b2ba <_svfprintf_r+0x81a>
 800bd66:	4e3c      	ldr	r6, [pc, #240]	@ (800be58 <_svfprintf_r+0x13b8>)
 800bd68:	2710      	movs	r7, #16
 800bd6a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 800bd6e:	2d10      	cmp	r5, #16
 800bd70:	f103 0301 	add.w	r3, r3, #1
 800bd74:	6026      	str	r6, [r4, #0]
 800bd76:	dc18      	bgt.n	800bdaa <_svfprintf_r+0x130a>
 800bd78:	442a      	add	r2, r5
 800bd7a:	2b07      	cmp	r3, #7
 800bd7c:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 800bd80:	6065      	str	r5, [r4, #4]
 800bd82:	f77f aa9a 	ble.w	800b2ba <_svfprintf_r+0x81a>
 800bd86:	9803      	ldr	r0, [sp, #12]
 800bd88:	aa26      	add	r2, sp, #152	@ 0x98
 800bd8a:	4659      	mov	r1, fp
 800bd8c:	f003 fee6 	bl	800fb5c <__ssprint_r>
 800bd90:	2800      	cmp	r0, #0
 800bd92:	f43f aa92 	beq.w	800b2ba <_svfprintf_r+0x81a>
 800bd96:	f1ba 0f00 	cmp.w	sl, #0
 800bd9a:	f43f a89a 	beq.w	800aed2 <_svfprintf_r+0x432>
 800bd9e:	9803      	ldr	r0, [sp, #12]
 800bda0:	4651      	mov	r1, sl
 800bda2:	f7fe fdbb 	bl	800a91c <_free_r>
 800bda6:	f7ff b894 	b.w	800aed2 <_svfprintf_r+0x432>
 800bdaa:	3210      	adds	r2, #16
 800bdac:	2b07      	cmp	r3, #7
 800bdae:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 800bdb2:	6067      	str	r7, [r4, #4]
 800bdb4:	dc02      	bgt.n	800bdbc <_svfprintf_r+0x131c>
 800bdb6:	3408      	adds	r4, #8
 800bdb8:	3d10      	subs	r5, #16
 800bdba:	e7d6      	b.n	800bd6a <_svfprintf_r+0x12ca>
 800bdbc:	9803      	ldr	r0, [sp, #12]
 800bdbe:	aa26      	add	r2, sp, #152	@ 0x98
 800bdc0:	4659      	mov	r1, fp
 800bdc2:	f003 fecb 	bl	800fb5c <__ssprint_r>
 800bdc6:	2800      	cmp	r0, #0
 800bdc8:	d1e5      	bne.n	800bd96 <_svfprintf_r+0x12f6>
 800bdca:	ac29      	add	r4, sp, #164	@ 0xa4
 800bdcc:	e7f4      	b.n	800bdb8 <_svfprintf_r+0x1318>
 800bdce:	9803      	ldr	r0, [sp, #12]
 800bdd0:	4651      	mov	r1, sl
 800bdd2:	f7fe fda3 	bl	800a91c <_free_r>
 800bdd6:	f7ff ba88 	b.w	800b2ea <_svfprintf_r+0x84a>
 800bdda:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	f43f a878 	beq.w	800aed2 <_svfprintf_r+0x432>
 800bde2:	9803      	ldr	r0, [sp, #12]
 800bde4:	aa26      	add	r2, sp, #152	@ 0x98
 800bde6:	4659      	mov	r1, fp
 800bde8:	f003 feb8 	bl	800fb5c <__ssprint_r>
 800bdec:	f7ff b871 	b.w	800aed2 <_svfprintf_r+0x432>
 800bdf0:	ea56 0207 	orrs.w	r2, r6, r7
 800bdf4:	9508      	str	r5, [sp, #32]
 800bdf6:	f43f ab7a 	beq.w	800b4ee <_svfprintf_r+0xa4e>
 800bdfa:	2b01      	cmp	r3, #1
 800bdfc:	f43f abfb 	beq.w	800b5f6 <_svfprintf_r+0xb56>
 800be00:	2b02      	cmp	r3, #2
 800be02:	f50d 79a4 	add.w	r9, sp, #328	@ 0x148
 800be06:	f43f ac3f 	beq.w	800b688 <_svfprintf_r+0xbe8>
 800be0a:	f006 0307 	and.w	r3, r6, #7
 800be0e:	08f6      	lsrs	r6, r6, #3
 800be10:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 800be14:	08ff      	lsrs	r7, r7, #3
 800be16:	3330      	adds	r3, #48	@ 0x30
 800be18:	ea56 0107 	orrs.w	r1, r6, r7
 800be1c:	464a      	mov	r2, r9
 800be1e:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800be22:	d1f2      	bne.n	800be0a <_svfprintf_r+0x136a>
 800be24:	9908      	ldr	r1, [sp, #32]
 800be26:	07c8      	lsls	r0, r1, #31
 800be28:	d506      	bpl.n	800be38 <_svfprintf_r+0x1398>
 800be2a:	2b30      	cmp	r3, #48	@ 0x30
 800be2c:	d004      	beq.n	800be38 <_svfprintf_r+0x1398>
 800be2e:	2330      	movs	r3, #48	@ 0x30
 800be30:	f809 3c01 	strb.w	r3, [r9, #-1]
 800be34:	f1a2 0902 	sub.w	r9, r2, #2
 800be38:	ab52      	add	r3, sp, #328	@ 0x148
 800be3a:	9d08      	ldr	r5, [sp, #32]
 800be3c:	f8cd 8040 	str.w	r8, [sp, #64]	@ 0x40
 800be40:	f04f 0a00 	mov.w	sl, #0
 800be44:	eba3 0809 	sub.w	r8, r3, r9
 800be48:	4657      	mov	r7, sl
 800be4a:	f8cd a020 	str.w	sl, [sp, #32]
 800be4e:	4656      	mov	r6, sl
 800be50:	f7ff b97c 	b.w	800b14c <_svfprintf_r+0x6ac>
 800be54:	0801098c 	.word	0x0801098c
 800be58:	0801099c 	.word	0x0801099c
 800be5c:	00000000 	.word	0x00000000

0800be60 <_vfprintf_r>:
 800be60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be64:	b0d3      	sub	sp, #332	@ 0x14c
 800be66:	468b      	mov	fp, r1
 800be68:	4690      	mov	r8, r2
 800be6a:	461c      	mov	r4, r3
 800be6c:	461e      	mov	r6, r3
 800be6e:	9003      	str	r0, [sp, #12]
 800be70:	f002 faa0 	bl	800e3b4 <_localeconv_r>
 800be74:	6803      	ldr	r3, [r0, #0]
 800be76:	9316      	str	r3, [sp, #88]	@ 0x58
 800be78:	4618      	mov	r0, r3
 800be7a:	f7f4 f9db 	bl	8000234 <strlen>
 800be7e:	9b03      	ldr	r3, [sp, #12]
 800be80:	900d      	str	r0, [sp, #52]	@ 0x34
 800be82:	b123      	cbz	r3, 800be8e <_vfprintf_r+0x2e>
 800be84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800be86:	b913      	cbnz	r3, 800be8e <_vfprintf_r+0x2e>
 800be88:	9803      	ldr	r0, [sp, #12]
 800be8a:	f7fe fb41 	bl	800a510 <__sinit>
 800be8e:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 800be92:	07da      	lsls	r2, r3, #31
 800be94:	d407      	bmi.n	800bea6 <_vfprintf_r+0x46>
 800be96:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800be9a:	059b      	lsls	r3, r3, #22
 800be9c:	d403      	bmi.n	800bea6 <_vfprintf_r+0x46>
 800be9e:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 800bea2:	f7fe fcb9 	bl	800a818 <__retarget_lock_acquire_recursive>
 800bea6:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
 800beaa:	049f      	lsls	r7, r3, #18
 800beac:	d409      	bmi.n	800bec2 <_vfprintf_r+0x62>
 800beae:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800beb2:	f8ab 300c 	strh.w	r3, [fp, #12]
 800beb6:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 800beba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bebe:	f8cb 3064 	str.w	r3, [fp, #100]	@ 0x64
 800bec2:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800bec6:	071d      	lsls	r5, r3, #28
 800bec8:	d502      	bpl.n	800bed0 <_vfprintf_r+0x70>
 800beca:	f8db 3010 	ldr.w	r3, [fp, #16]
 800bece:	b9c3      	cbnz	r3, 800bf02 <_vfprintf_r+0xa2>
 800bed0:	9803      	ldr	r0, [sp, #12]
 800bed2:	4659      	mov	r1, fp
 800bed4:	f002 f97a 	bl	800e1cc <__swsetup_r>
 800bed8:	b198      	cbz	r0, 800bf02 <_vfprintf_r+0xa2>
 800beda:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 800bede:	07d8      	lsls	r0, r3, #31
 800bee0:	d506      	bpl.n	800bef0 <_vfprintf_r+0x90>
 800bee2:	f04f 33ff 	mov.w	r3, #4294967295
 800bee6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bee8:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 800beea:	b053      	add	sp, #332	@ 0x14c
 800beec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bef0:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800bef4:	0599      	lsls	r1, r3, #22
 800bef6:	d4f4      	bmi.n	800bee2 <_vfprintf_r+0x82>
 800bef8:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 800befc:	f7fe fc8d 	bl	800a81a <__retarget_lock_release_recursive>
 800bf00:	e7ef      	b.n	800bee2 <_vfprintf_r+0x82>
 800bf02:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
 800bf06:	f003 021a 	and.w	r2, r3, #26
 800bf0a:	2a0a      	cmp	r2, #10
 800bf0c:	d116      	bne.n	800bf3c <_vfprintf_r+0xdc>
 800bf0e:	f9bb 200e 	ldrsh.w	r2, [fp, #14]
 800bf12:	2a00      	cmp	r2, #0
 800bf14:	db12      	blt.n	800bf3c <_vfprintf_r+0xdc>
 800bf16:	f8db 2064 	ldr.w	r2, [fp, #100]	@ 0x64
 800bf1a:	07d2      	lsls	r2, r2, #31
 800bf1c:	d405      	bmi.n	800bf2a <_vfprintf_r+0xca>
 800bf1e:	059b      	lsls	r3, r3, #22
 800bf20:	d403      	bmi.n	800bf2a <_vfprintf_r+0xca>
 800bf22:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 800bf26:	f7fe fc78 	bl	800a81a <__retarget_lock_release_recursive>
 800bf2a:	9803      	ldr	r0, [sp, #12]
 800bf2c:	4623      	mov	r3, r4
 800bf2e:	4642      	mov	r2, r8
 800bf30:	4659      	mov	r1, fp
 800bf32:	b053      	add	sp, #332	@ 0x14c
 800bf34:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf38:	f001 b9be 	b.w	800d2b8 <__sbprintf>
 800bf3c:	ed9f 7b92 	vldr	d7, [pc, #584]	@ 800c188 <_vfprintf_r+0x328>
 800bf40:	2300      	movs	r3, #0
 800bf42:	e9cd 3327 	strd	r3, r3, [sp, #156]	@ 0x9c
 800bf46:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800bf4a:	e9cd 3318 	strd	r3, r3, [sp, #96]	@ 0x60
 800bf4e:	ac29      	add	r4, sp, #164	@ 0xa4
 800bf50:	9426      	str	r4, [sp, #152]	@ 0x98
 800bf52:	9304      	str	r3, [sp, #16]
 800bf54:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf56:	9312      	str	r3, [sp, #72]	@ 0x48
 800bf58:	9317      	str	r3, [sp, #92]	@ 0x5c
 800bf5a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bf5c:	4643      	mov	r3, r8
 800bf5e:	461d      	mov	r5, r3
 800bf60:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf64:	b10a      	cbz	r2, 800bf6a <_vfprintf_r+0x10a>
 800bf66:	2a25      	cmp	r2, #37	@ 0x25
 800bf68:	d1f9      	bne.n	800bf5e <_vfprintf_r+0xfe>
 800bf6a:	ebb5 0708 	subs.w	r7, r5, r8
 800bf6e:	d00d      	beq.n	800bf8c <_vfprintf_r+0x12c>
 800bf70:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800bf72:	443b      	add	r3, r7
 800bf74:	9328      	str	r3, [sp, #160]	@ 0xa0
 800bf76:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800bf78:	3301      	adds	r3, #1
 800bf7a:	2b07      	cmp	r3, #7
 800bf7c:	e9c4 8700 	strd	r8, r7, [r4]
 800bf80:	9327      	str	r3, [sp, #156]	@ 0x9c
 800bf82:	dc75      	bgt.n	800c070 <_vfprintf_r+0x210>
 800bf84:	3408      	adds	r4, #8
 800bf86:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bf88:	443b      	add	r3, r7
 800bf8a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bf8c:	782b      	ldrb	r3, [r5, #0]
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	f001 814f 	beq.w	800d232 <_vfprintf_r+0x13d2>
 800bf94:	2200      	movs	r2, #0
 800bf96:	1c6b      	adds	r3, r5, #1
 800bf98:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 800bf9c:	f04f 39ff 	mov.w	r9, #4294967295
 800bfa0:	920e      	str	r2, [sp, #56]	@ 0x38
 800bfa2:	4615      	mov	r5, r2
 800bfa4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bfa8:	9206      	str	r2, [sp, #24]
 800bfaa:	930c      	str	r3, [sp, #48]	@ 0x30
 800bfac:	9b06      	ldr	r3, [sp, #24]
 800bfae:	3b20      	subs	r3, #32
 800bfb0:	2b5a      	cmp	r3, #90	@ 0x5a
 800bfb2:	f200 85aa 	bhi.w	800cb0a <_vfprintf_r+0xcaa>
 800bfb6:	e8df f013 	tbh	[pc, r3, lsl #1]
 800bfba:	009d      	.short	0x009d
 800bfbc:	05a805a8 	.word	0x05a805a8
 800bfc0:	05a800a5 	.word	0x05a800a5
 800bfc4:	05a805a8 	.word	0x05a805a8
 800bfc8:	05a80085 	.word	0x05a80085
 800bfcc:	00a805a8 	.word	0x00a805a8
 800bfd0:	05a800b2 	.word	0x05a800b2
 800bfd4:	00b400af 	.word	0x00b400af
 800bfd8:	00ce05a8 	.word	0x00ce05a8
 800bfdc:	00d100d1 	.word	0x00d100d1
 800bfe0:	00d100d1 	.word	0x00d100d1
 800bfe4:	00d100d1 	.word	0x00d100d1
 800bfe8:	00d100d1 	.word	0x00d100d1
 800bfec:	05a800d1 	.word	0x05a800d1
 800bff0:	05a805a8 	.word	0x05a805a8
 800bff4:	05a805a8 	.word	0x05a805a8
 800bff8:	05a805a8 	.word	0x05a805a8
 800bffc:	05a80146 	.word	0x05a80146
 800c000:	011a0107 	.word	0x011a0107
 800c004:	01460146 	.word	0x01460146
 800c008:	05a80146 	.word	0x05a80146
 800c00c:	05a805a8 	.word	0x05a805a8
 800c010:	00e205a8 	.word	0x00e205a8
 800c014:	05a805a8 	.word	0x05a805a8
 800c018:	05a804a3 	.word	0x05a804a3
 800c01c:	05a805a8 	.word	0x05a805a8
 800c020:	05a804ed 	.word	0x05a804ed
 800c024:	05a8050e 	.word	0x05a8050e
 800c028:	053005a8 	.word	0x053005a8
 800c02c:	05a805a8 	.word	0x05a805a8
 800c030:	05a805a8 	.word	0x05a805a8
 800c034:	05a805a8 	.word	0x05a805a8
 800c038:	05a805a8 	.word	0x05a805a8
 800c03c:	05a80146 	.word	0x05a80146
 800c040:	011c0107 	.word	0x011c0107
 800c044:	01460146 	.word	0x01460146
 800c048:	00ed0146 	.word	0x00ed0146
 800c04c:	0101011c 	.word	0x0101011c
 800c050:	00fa05a8 	.word	0x00fa05a8
 800c054:	048705a8 	.word	0x048705a8
 800c058:	04dc04a5 	.word	0x04dc04a5
 800c05c:	05a80101 	.word	0x05a80101
 800c060:	009b04ed 	.word	0x009b04ed
 800c064:	05a80510 	.word	0x05a80510
 800c068:	006505a8 	.word	0x006505a8
 800c06c:	009b05a8 	.word	0x009b05a8
 800c070:	9803      	ldr	r0, [sp, #12]
 800c072:	aa26      	add	r2, sp, #152	@ 0x98
 800c074:	4659      	mov	r1, fp
 800c076:	f001 f95f 	bl	800d338 <__sprint_r>
 800c07a:	2800      	cmp	r0, #0
 800c07c:	f040 814d 	bne.w	800c31a <_vfprintf_r+0x4ba>
 800c080:	ac29      	add	r4, sp, #164	@ 0xa4
 800c082:	e780      	b.n	800bf86 <_vfprintf_r+0x126>
 800c084:	4b42      	ldr	r3, [pc, #264]	@ (800c190 <_vfprintf_r+0x330>)
 800c086:	9319      	str	r3, [sp, #100]	@ 0x64
 800c088:	f015 0320 	ands.w	r3, r5, #32
 800c08c:	f000 84c8 	beq.w	800ca20 <_vfprintf_r+0xbc0>
 800c090:	3607      	adds	r6, #7
 800c092:	f026 0307 	bic.w	r3, r6, #7
 800c096:	461a      	mov	r2, r3
 800c098:	685f      	ldr	r7, [r3, #4]
 800c09a:	f852 6b08 	ldr.w	r6, [r2], #8
 800c09e:	9207      	str	r2, [sp, #28]
 800c0a0:	07eb      	lsls	r3, r5, #31
 800c0a2:	d50a      	bpl.n	800c0ba <_vfprintf_r+0x25a>
 800c0a4:	ea56 0307 	orrs.w	r3, r6, r7
 800c0a8:	d007      	beq.n	800c0ba <_vfprintf_r+0x25a>
 800c0aa:	2330      	movs	r3, #48	@ 0x30
 800c0ac:	f88d 307c 	strb.w	r3, [sp, #124]	@ 0x7c
 800c0b0:	9b06      	ldr	r3, [sp, #24]
 800c0b2:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 800c0b6:	f045 0502 	orr.w	r5, r5, #2
 800c0ba:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800c0be:	2302      	movs	r3, #2
 800c0c0:	f000 bc2e 	b.w	800c920 <_vfprintf_r+0xac0>
 800c0c4:	9803      	ldr	r0, [sp, #12]
 800c0c6:	f002 f975 	bl	800e3b4 <_localeconv_r>
 800c0ca:	6843      	ldr	r3, [r0, #4]
 800c0cc:	9317      	str	r3, [sp, #92]	@ 0x5c
 800c0ce:	4618      	mov	r0, r3
 800c0d0:	f7f4 f8b0 	bl	8000234 <strlen>
 800c0d4:	9012      	str	r0, [sp, #72]	@ 0x48
 800c0d6:	9803      	ldr	r0, [sp, #12]
 800c0d8:	f002 f96c 	bl	800e3b4 <_localeconv_r>
 800c0dc:	6883      	ldr	r3, [r0, #8]
 800c0de:	9309      	str	r3, [sp, #36]	@ 0x24
 800c0e0:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c0e2:	b12b      	cbz	r3, 800c0f0 <_vfprintf_r+0x290>
 800c0e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0e6:	b11b      	cbz	r3, 800c0f0 <_vfprintf_r+0x290>
 800c0e8:	781b      	ldrb	r3, [r3, #0]
 800c0ea:	b10b      	cbz	r3, 800c0f0 <_vfprintf_r+0x290>
 800c0ec:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
 800c0f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c0f2:	e757      	b.n	800bfa4 <_vfprintf_r+0x144>
 800c0f4:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d1f9      	bne.n	800c0f0 <_vfprintf_r+0x290>
 800c0fc:	2320      	movs	r3, #32
 800c0fe:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800c102:	e7f5      	b.n	800c0f0 <_vfprintf_r+0x290>
 800c104:	f045 0501 	orr.w	r5, r5, #1
 800c108:	e7f2      	b.n	800c0f0 <_vfprintf_r+0x290>
 800c10a:	f856 3b04 	ldr.w	r3, [r6], #4
 800c10e:	930e      	str	r3, [sp, #56]	@ 0x38
 800c110:	2b00      	cmp	r3, #0
 800c112:	daed      	bge.n	800c0f0 <_vfprintf_r+0x290>
 800c114:	425b      	negs	r3, r3
 800c116:	930e      	str	r3, [sp, #56]	@ 0x38
 800c118:	f045 0504 	orr.w	r5, r5, #4
 800c11c:	e7e8      	b.n	800c0f0 <_vfprintf_r+0x290>
 800c11e:	232b      	movs	r3, #43	@ 0x2b
 800c120:	e7ed      	b.n	800c0fe <_vfprintf_r+0x29e>
 800c122:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c124:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c128:	9206      	str	r2, [sp, #24]
 800c12a:	2a2a      	cmp	r2, #42	@ 0x2a
 800c12c:	d10f      	bne.n	800c14e <_vfprintf_r+0x2ee>
 800c12e:	f856 2b04 	ldr.w	r2, [r6], #4
 800c132:	930c      	str	r3, [sp, #48]	@ 0x30
 800c134:	ea42 79e2 	orr.w	r9, r2, r2, asr #31
 800c138:	e7da      	b.n	800c0f0 <_vfprintf_r+0x290>
 800c13a:	fb01 2909 	mla	r9, r1, r9, r2
 800c13e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c142:	9206      	str	r2, [sp, #24]
 800c144:	9a06      	ldr	r2, [sp, #24]
 800c146:	3a30      	subs	r2, #48	@ 0x30
 800c148:	2a09      	cmp	r2, #9
 800c14a:	d9f6      	bls.n	800c13a <_vfprintf_r+0x2da>
 800c14c:	e72d      	b.n	800bfaa <_vfprintf_r+0x14a>
 800c14e:	f04f 0900 	mov.w	r9, #0
 800c152:	210a      	movs	r1, #10
 800c154:	e7f6      	b.n	800c144 <_vfprintf_r+0x2e4>
 800c156:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
 800c15a:	e7c9      	b.n	800c0f0 <_vfprintf_r+0x290>
 800c15c:	2200      	movs	r2, #0
 800c15e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c160:	920e      	str	r2, [sp, #56]	@ 0x38
 800c162:	210a      	movs	r1, #10
 800c164:	9a06      	ldr	r2, [sp, #24]
 800c166:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800c168:	3a30      	subs	r2, #48	@ 0x30
 800c16a:	fb01 2200 	mla	r2, r1, r0, r2
 800c16e:	920e      	str	r2, [sp, #56]	@ 0x38
 800c170:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c174:	9206      	str	r2, [sp, #24]
 800c176:	3a30      	subs	r2, #48	@ 0x30
 800c178:	2a09      	cmp	r2, #9
 800c17a:	d9f3      	bls.n	800c164 <_vfprintf_r+0x304>
 800c17c:	e715      	b.n	800bfaa <_vfprintf_r+0x14a>
 800c17e:	f045 0508 	orr.w	r5, r5, #8
 800c182:	e7b5      	b.n	800c0f0 <_vfprintf_r+0x290>
 800c184:	f3af 8000 	nop.w
	...
 800c190:	08010968 	.word	0x08010968
 800c194:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c196:	781b      	ldrb	r3, [r3, #0]
 800c198:	2b68      	cmp	r3, #104	@ 0x68
 800c19a:	bf01      	itttt	eq
 800c19c:	9b0c      	ldreq	r3, [sp, #48]	@ 0x30
 800c19e:	3301      	addeq	r3, #1
 800c1a0:	930c      	streq	r3, [sp, #48]	@ 0x30
 800c1a2:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
 800c1a6:	bf18      	it	ne
 800c1a8:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
 800c1ac:	e7a0      	b.n	800c0f0 <_vfprintf_r+0x290>
 800c1ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c1b0:	781b      	ldrb	r3, [r3, #0]
 800c1b2:	2b6c      	cmp	r3, #108	@ 0x6c
 800c1b4:	d105      	bne.n	800c1c2 <_vfprintf_r+0x362>
 800c1b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c1b8:	3301      	adds	r3, #1
 800c1ba:	930c      	str	r3, [sp, #48]	@ 0x30
 800c1bc:	f045 0520 	orr.w	r5, r5, #32
 800c1c0:	e796      	b.n	800c0f0 <_vfprintf_r+0x290>
 800c1c2:	f045 0510 	orr.w	r5, r5, #16
 800c1c6:	e793      	b.n	800c0f0 <_vfprintf_r+0x290>
 800c1c8:	4632      	mov	r2, r6
 800c1ca:	f852 3b04 	ldr.w	r3, [r2], #4
 800c1ce:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 800c1d2:	2300      	movs	r3, #0
 800c1d4:	9207      	str	r2, [sp, #28]
 800c1d6:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800c1da:	469a      	mov	sl, r3
 800c1dc:	f04f 0901 	mov.w	r9, #1
 800c1e0:	9310      	str	r3, [sp, #64]	@ 0x40
 800c1e2:	461f      	mov	r7, r3
 800c1e4:	9308      	str	r3, [sp, #32]
 800c1e6:	461e      	mov	r6, r3
 800c1e8:	f10d 08e4 	add.w	r8, sp, #228	@ 0xe4
 800c1ec:	e1da      	b.n	800c5a4 <_vfprintf_r+0x744>
 800c1ee:	f045 0510 	orr.w	r5, r5, #16
 800c1f2:	06af      	lsls	r7, r5, #26
 800c1f4:	d512      	bpl.n	800c21c <_vfprintf_r+0x3bc>
 800c1f6:	3607      	adds	r6, #7
 800c1f8:	f026 0307 	bic.w	r3, r6, #7
 800c1fc:	461a      	mov	r2, r3
 800c1fe:	685f      	ldr	r7, [r3, #4]
 800c200:	f852 6b08 	ldr.w	r6, [r2], #8
 800c204:	9207      	str	r2, [sp, #28]
 800c206:	2f00      	cmp	r7, #0
 800c208:	da06      	bge.n	800c218 <_vfprintf_r+0x3b8>
 800c20a:	4276      	negs	r6, r6
 800c20c:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 800c210:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800c214:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800c218:	2301      	movs	r3, #1
 800c21a:	e384      	b.n	800c926 <_vfprintf_r+0xac6>
 800c21c:	4633      	mov	r3, r6
 800c21e:	06ee      	lsls	r6, r5, #27
 800c220:	f853 7b04 	ldr.w	r7, [r3], #4
 800c224:	9307      	str	r3, [sp, #28]
 800c226:	d502      	bpl.n	800c22e <_vfprintf_r+0x3ce>
 800c228:	463e      	mov	r6, r7
 800c22a:	17ff      	asrs	r7, r7, #31
 800c22c:	e7eb      	b.n	800c206 <_vfprintf_r+0x3a6>
 800c22e:	0668      	lsls	r0, r5, #25
 800c230:	d503      	bpl.n	800c23a <_vfprintf_r+0x3da>
 800c232:	b23e      	sxth	r6, r7
 800c234:	f347 37c0 	sbfx	r7, r7, #15, #1
 800c238:	e7e5      	b.n	800c206 <_vfprintf_r+0x3a6>
 800c23a:	05a9      	lsls	r1, r5, #22
 800c23c:	d5f4      	bpl.n	800c228 <_vfprintf_r+0x3c8>
 800c23e:	b27e      	sxtb	r6, r7
 800c240:	f347 17c0 	sbfx	r7, r7, #7, #1
 800c244:	e7df      	b.n	800c206 <_vfprintf_r+0x3a6>
 800c246:	3607      	adds	r6, #7
 800c248:	f026 0307 	bic.w	r3, r6, #7
 800c24c:	ecb3 7b02 	vldmia	r3!, {d7}
 800c250:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c254:	9307      	str	r3, [sp, #28]
 800c256:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c258:	931a      	str	r3, [sp, #104]	@ 0x68
 800c25a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c25c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c260:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c262:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 800c266:	4b85      	ldr	r3, [pc, #532]	@ (800c47c <_vfprintf_r+0x61c>)
 800c268:	f04f 32ff 	mov.w	r2, #4294967295
 800c26c:	f7f4 fc96 	bl	8000b9c <__aeabi_dcmpun>
 800c270:	bb10      	cbnz	r0, 800c2b8 <_vfprintf_r+0x458>
 800c272:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 800c276:	4b81      	ldr	r3, [pc, #516]	@ (800c47c <_vfprintf_r+0x61c>)
 800c278:	f04f 32ff 	mov.w	r2, #4294967295
 800c27c:	f7f4 fc70 	bl	8000b60 <__aeabi_dcmple>
 800c280:	b9d0      	cbnz	r0, 800c2b8 <_vfprintf_r+0x458>
 800c282:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c286:	2200      	movs	r2, #0
 800c288:	2300      	movs	r3, #0
 800c28a:	f7f4 fc5f 	bl	8000b4c <__aeabi_dcmplt>
 800c28e:	b110      	cbz	r0, 800c296 <_vfprintf_r+0x436>
 800c290:	232d      	movs	r3, #45	@ 0x2d
 800c292:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800c296:	4a7a      	ldr	r2, [pc, #488]	@ (800c480 <_vfprintf_r+0x620>)
 800c298:	4b7a      	ldr	r3, [pc, #488]	@ (800c484 <_vfprintf_r+0x624>)
 800c29a:	9906      	ldr	r1, [sp, #24]
 800c29c:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
 800c2a0:	2947      	cmp	r1, #71	@ 0x47
 800c2a2:	bfd4      	ite	le
 800c2a4:	4690      	movle	r8, r2
 800c2a6:	4698      	movgt	r8, r3
 800c2a8:	f04f 0a00 	mov.w	sl, #0
 800c2ac:	f04f 0903 	mov.w	r9, #3
 800c2b0:	f8cd a040 	str.w	sl, [sp, #64]	@ 0x40
 800c2b4:	f000 bff8 	b.w	800d2a8 <_vfprintf_r+0x1448>
 800c2b8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 800c2bc:	4610      	mov	r0, r2
 800c2be:	4619      	mov	r1, r3
 800c2c0:	f7f4 fc6c 	bl	8000b9c <__aeabi_dcmpun>
 800c2c4:	4682      	mov	sl, r0
 800c2c6:	b140      	cbz	r0, 800c2da <_vfprintf_r+0x47a>
 800c2c8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c2ca:	4a6f      	ldr	r2, [pc, #444]	@ (800c488 <_vfprintf_r+0x628>)
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	bfbc      	itt	lt
 800c2d0:	232d      	movlt	r3, #45	@ 0x2d
 800c2d2:	f88d 307b 	strblt.w	r3, [sp, #123]	@ 0x7b
 800c2d6:	4b6d      	ldr	r3, [pc, #436]	@ (800c48c <_vfprintf_r+0x62c>)
 800c2d8:	e7df      	b.n	800c29a <_vfprintf_r+0x43a>
 800c2da:	9b06      	ldr	r3, [sp, #24]
 800c2dc:	2b61      	cmp	r3, #97	@ 0x61
 800c2de:	d02e      	beq.n	800c33e <_vfprintf_r+0x4de>
 800c2e0:	2b41      	cmp	r3, #65	@ 0x41
 800c2e2:	d12e      	bne.n	800c342 <_vfprintf_r+0x4e2>
 800c2e4:	2358      	movs	r3, #88	@ 0x58
 800c2e6:	2230      	movs	r2, #48	@ 0x30
 800c2e8:	f1b9 0f63 	cmp.w	r9, #99	@ 0x63
 800c2ec:	f88d 207c 	strb.w	r2, [sp, #124]	@ 0x7c
 800c2f0:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 800c2f4:	f045 0502 	orr.w	r5, r5, #2
 800c2f8:	f340 80ae 	ble.w	800c458 <_vfprintf_r+0x5f8>
 800c2fc:	9803      	ldr	r0, [sp, #12]
 800c2fe:	f109 0101 	add.w	r1, r9, #1
 800c302:	f7fd fe33 	bl	8009f6c <_malloc_r>
 800c306:	4680      	mov	r8, r0
 800c308:	2800      	cmp	r0, #0
 800c30a:	f040 80aa 	bne.w	800c462 <_vfprintf_r+0x602>
 800c30e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800c312:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c316:	f8ab 300c 	strh.w	r3, [fp, #12]
 800c31a:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 800c31e:	07d9      	lsls	r1, r3, #31
 800c320:	d407      	bmi.n	800c332 <_vfprintf_r+0x4d2>
 800c322:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800c326:	059a      	lsls	r2, r3, #22
 800c328:	d403      	bmi.n	800c332 <_vfprintf_r+0x4d2>
 800c32a:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 800c32e:	f7fe fa74 	bl	800a81a <__retarget_lock_release_recursive>
 800c332:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800c336:	065b      	lsls	r3, r3, #25
 800c338:	f57f add6 	bpl.w	800bee8 <_vfprintf_r+0x88>
 800c33c:	e5d1      	b.n	800bee2 <_vfprintf_r+0x82>
 800c33e:	2378      	movs	r3, #120	@ 0x78
 800c340:	e7d1      	b.n	800c2e6 <_vfprintf_r+0x486>
 800c342:	f1b9 3fff 	cmp.w	r9, #4294967295
 800c346:	f000 808e 	beq.w	800c466 <_vfprintf_r+0x606>
 800c34a:	9b06      	ldr	r3, [sp, #24]
 800c34c:	f023 0320 	bic.w	r3, r3, #32
 800c350:	2b47      	cmp	r3, #71	@ 0x47
 800c352:	d105      	bne.n	800c360 <_vfprintf_r+0x500>
 800c354:	f1b9 0f00 	cmp.w	r9, #0
 800c358:	d102      	bne.n	800c360 <_vfprintf_r+0x500>
 800c35a:	46ca      	mov	sl, r9
 800c35c:	f04f 0901 	mov.w	r9, #1
 800c360:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 800c364:	9311      	str	r3, [sp, #68]	@ 0x44
 800c366:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c368:	2b00      	cmp	r3, #0
 800c36a:	da7f      	bge.n	800c46c <_vfprintf_r+0x60c>
 800c36c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c36e:	9314      	str	r3, [sp, #80]	@ 0x50
 800c370:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c372:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800c376:	9315      	str	r3, [sp, #84]	@ 0x54
 800c378:	232d      	movs	r3, #45	@ 0x2d
 800c37a:	931c      	str	r3, [sp, #112]	@ 0x70
 800c37c:	9b06      	ldr	r3, [sp, #24]
 800c37e:	f023 0320 	bic.w	r3, r3, #32
 800c382:	2b41      	cmp	r3, #65	@ 0x41
 800c384:	9308      	str	r3, [sp, #32]
 800c386:	f040 81e7 	bne.w	800c758 <_vfprintf_r+0x8f8>
 800c38a:	a820      	add	r0, sp, #128	@ 0x80
 800c38c:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 800c390:	f002 f828 	bl	800e3e4 <frexp>
 800c394:	2200      	movs	r2, #0
 800c396:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800c39a:	ec51 0b10 	vmov	r0, r1, d0
 800c39e:	f7f4 f963 	bl	8000668 <__aeabi_dmul>
 800c3a2:	4602      	mov	r2, r0
 800c3a4:	460b      	mov	r3, r1
 800c3a6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c3aa:	2200      	movs	r2, #0
 800c3ac:	2300      	movs	r3, #0
 800c3ae:	f7f4 fbc3 	bl	8000b38 <__aeabi_dcmpeq>
 800c3b2:	b108      	cbz	r0, 800c3b8 <_vfprintf_r+0x558>
 800c3b4:	2301      	movs	r3, #1
 800c3b6:	9320      	str	r3, [sp, #128]	@ 0x80
 800c3b8:	4a35      	ldr	r2, [pc, #212]	@ (800c490 <_vfprintf_r+0x630>)
 800c3ba:	4b36      	ldr	r3, [pc, #216]	@ (800c494 <_vfprintf_r+0x634>)
 800c3bc:	9906      	ldr	r1, [sp, #24]
 800c3be:	2961      	cmp	r1, #97	@ 0x61
 800c3c0:	bf18      	it	ne
 800c3c2:	461a      	movne	r2, r3
 800c3c4:	9210      	str	r2, [sp, #64]	@ 0x40
 800c3c6:	f109 37ff 	add.w	r7, r9, #4294967295
 800c3ca:	4646      	mov	r6, r8
 800c3cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c3d0:	4b31      	ldr	r3, [pc, #196]	@ (800c498 <_vfprintf_r+0x638>)
 800c3d2:	2200      	movs	r2, #0
 800c3d4:	f7f4 f948 	bl	8000668 <__aeabi_dmul>
 800c3d8:	4602      	mov	r2, r0
 800c3da:	460b      	mov	r3, r1
 800c3dc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c3e0:	f7f4 fbf2 	bl	8000bc8 <__aeabi_d2iz>
 800c3e4:	9013      	str	r0, [sp, #76]	@ 0x4c
 800c3e6:	f7f4 f8d5 	bl	8000594 <__aeabi_i2d>
 800c3ea:	4602      	mov	r2, r0
 800c3ec:	460b      	mov	r3, r1
 800c3ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c3f2:	f7f3 ff81 	bl	80002f8 <__aeabi_dsub>
 800c3f6:	4602      	mov	r2, r0
 800c3f8:	460b      	mov	r3, r1
 800c3fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c3fe:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c400:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c402:	5c9b      	ldrb	r3, [r3, r2]
 800c404:	f806 3b01 	strb.w	r3, [r6], #1
 800c408:	1c7a      	adds	r2, r7, #1
 800c40a:	d006      	beq.n	800c41a <_vfprintf_r+0x5ba>
 800c40c:	1e7b      	subs	r3, r7, #1
 800c40e:	931d      	str	r3, [sp, #116]	@ 0x74
 800c410:	2200      	movs	r2, #0
 800c412:	2300      	movs	r3, #0
 800c414:	f7f4 fb90 	bl	8000b38 <__aeabi_dcmpeq>
 800c418:	b370      	cbz	r0, 800c478 <_vfprintf_r+0x618>
 800c41a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c41e:	4b1f      	ldr	r3, [pc, #124]	@ (800c49c <_vfprintf_r+0x63c>)
 800c420:	2200      	movs	r2, #0
 800c422:	f7f4 fbb1 	bl	8000b88 <__aeabi_dcmpgt>
 800c426:	2800      	cmp	r0, #0
 800c428:	d13a      	bne.n	800c4a0 <_vfprintf_r+0x640>
 800c42a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c42e:	4b1b      	ldr	r3, [pc, #108]	@ (800c49c <_vfprintf_r+0x63c>)
 800c430:	2200      	movs	r2, #0
 800c432:	f7f4 fb81 	bl	8000b38 <__aeabi_dcmpeq>
 800c436:	b110      	cbz	r0, 800c43e <_vfprintf_r+0x5de>
 800c438:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c43a:	07db      	lsls	r3, r3, #31
 800c43c:	d430      	bmi.n	800c4a0 <_vfprintf_r+0x640>
 800c43e:	4633      	mov	r3, r6
 800c440:	19f1      	adds	r1, r6, r7
 800c442:	2030      	movs	r0, #48	@ 0x30
 800c444:	1aca      	subs	r2, r1, r3
 800c446:	2a00      	cmp	r2, #0
 800c448:	f280 8183 	bge.w	800c752 <_vfprintf_r+0x8f2>
 800c44c:	1c7b      	adds	r3, r7, #1
 800c44e:	3701      	adds	r7, #1
 800c450:	bfb8      	it	lt
 800c452:	2300      	movlt	r3, #0
 800c454:	441e      	add	r6, r3
 800c456:	e037      	b.n	800c4c8 <_vfprintf_r+0x668>
 800c458:	f04f 0a00 	mov.w	sl, #0
 800c45c:	f10d 08e4 	add.w	r8, sp, #228	@ 0xe4
 800c460:	e77e      	b.n	800c360 <_vfprintf_r+0x500>
 800c462:	4682      	mov	sl, r0
 800c464:	e77c      	b.n	800c360 <_vfprintf_r+0x500>
 800c466:	f04f 0906 	mov.w	r9, #6
 800c46a:	e779      	b.n	800c360 <_vfprintf_r+0x500>
 800c46c:	ed9d 7b0a 	vldr	d7, [sp, #40]	@ 0x28
 800c470:	2300      	movs	r3, #0
 800c472:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 800c476:	e780      	b.n	800c37a <_vfprintf_r+0x51a>
 800c478:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 800c47a:	e7a7      	b.n	800c3cc <_vfprintf_r+0x56c>
 800c47c:	7fefffff 	.word	0x7fefffff
 800c480:	08010958 	.word	0x08010958
 800c484:	0801095c 	.word	0x0801095c
 800c488:	08010960 	.word	0x08010960
 800c48c:	08010964 	.word	0x08010964
 800c490:	08010968 	.word	0x08010968
 800c494:	08010979 	.word	0x08010979
 800c498:	40300000 	.word	0x40300000
 800c49c:	3fe00000 	.word	0x3fe00000
 800c4a0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c4a2:	9624      	str	r6, [sp, #144]	@ 0x90
 800c4a4:	7bd9      	ldrb	r1, [r3, #15]
 800c4a6:	2030      	movs	r0, #48	@ 0x30
 800c4a8:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c4aa:	1e53      	subs	r3, r2, #1
 800c4ac:	9324      	str	r3, [sp, #144]	@ 0x90
 800c4ae:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800c4b2:	428b      	cmp	r3, r1
 800c4b4:	f000 814a 	beq.w	800c74c <_vfprintf_r+0x8ec>
 800c4b8:	2b39      	cmp	r3, #57	@ 0x39
 800c4ba:	bf0b      	itete	eq
 800c4bc:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 800c4be:	3301      	addne	r3, #1
 800c4c0:	7a9b      	ldrbeq	r3, [r3, #10]
 800c4c2:	b2db      	uxtbne	r3, r3
 800c4c4:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c4c8:	eba6 0308 	sub.w	r3, r6, r8
 800c4cc:	9304      	str	r3, [sp, #16]
 800c4ce:	9b08      	ldr	r3, [sp, #32]
 800c4d0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c4d2:	2b47      	cmp	r3, #71	@ 0x47
 800c4d4:	f040 8189 	bne.w	800c7ea <_vfprintf_r+0x98a>
 800c4d8:	1cf1      	adds	r1, r6, #3
 800c4da:	db02      	blt.n	800c4e2 <_vfprintf_r+0x682>
 800c4dc:	45b1      	cmp	r9, r6
 800c4de:	f280 81a7 	bge.w	800c830 <_vfprintf_r+0x9d0>
 800c4e2:	9b06      	ldr	r3, [sp, #24]
 800c4e4:	3b02      	subs	r3, #2
 800c4e6:	9306      	str	r3, [sp, #24]
 800c4e8:	9906      	ldr	r1, [sp, #24]
 800c4ea:	f89d 2018 	ldrb.w	r2, [sp, #24]
 800c4ee:	f021 0120 	bic.w	r1, r1, #32
 800c4f2:	2941      	cmp	r1, #65	@ 0x41
 800c4f4:	bf08      	it	eq
 800c4f6:	320f      	addeq	r2, #15
 800c4f8:	f106 33ff 	add.w	r3, r6, #4294967295
 800c4fc:	bf06      	itte	eq
 800c4fe:	b2d2      	uxtbeq	r2, r2
 800c500:	2101      	moveq	r1, #1
 800c502:	2100      	movne	r1, #0
 800c504:	2b00      	cmp	r3, #0
 800c506:	9320      	str	r3, [sp, #128]	@ 0x80
 800c508:	bfb8      	it	lt
 800c50a:	f1c6 0301 	rsblt	r3, r6, #1
 800c50e:	f88d 2088 	strb.w	r2, [sp, #136]	@ 0x88
 800c512:	bfb4      	ite	lt
 800c514:	222d      	movlt	r2, #45	@ 0x2d
 800c516:	222b      	movge	r2, #43	@ 0x2b
 800c518:	2b09      	cmp	r3, #9
 800c51a:	f88d 2089 	strb.w	r2, [sp, #137]	@ 0x89
 800c51e:	f340 817a 	ble.w	800c816 <_vfprintf_r+0x9b6>
 800c522:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 800c526:	270a      	movs	r7, #10
 800c528:	4602      	mov	r2, r0
 800c52a:	fbb3 f6f7 	udiv	r6, r3, r7
 800c52e:	fb07 3116 	mls	r1, r7, r6, r3
 800c532:	3130      	adds	r1, #48	@ 0x30
 800c534:	f802 1c01 	strb.w	r1, [r2, #-1]
 800c538:	4619      	mov	r1, r3
 800c53a:	2963      	cmp	r1, #99	@ 0x63
 800c53c:	f100 30ff 	add.w	r0, r0, #4294967295
 800c540:	4633      	mov	r3, r6
 800c542:	dcf1      	bgt.n	800c528 <_vfprintf_r+0x6c8>
 800c544:	3330      	adds	r3, #48	@ 0x30
 800c546:	1e91      	subs	r1, r2, #2
 800c548:	f800 3c01 	strb.w	r3, [r0, #-1]
 800c54c:	f10d 0689 	add.w	r6, sp, #137	@ 0x89
 800c550:	460b      	mov	r3, r1
 800c552:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 800c556:	4283      	cmp	r3, r0
 800c558:	f0c0 8158 	bcc.w	800c80c <_vfprintf_r+0x9ac>
 800c55c:	f10d 0399 	add.w	r3, sp, #153	@ 0x99
 800c560:	1a9b      	subs	r3, r3, r2
 800c562:	4281      	cmp	r1, r0
 800c564:	bf88      	it	hi
 800c566:	2300      	movhi	r3, #0
 800c568:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 800c56c:	441a      	add	r2, r3
 800c56e:	ab22      	add	r3, sp, #136	@ 0x88
 800c570:	1ad3      	subs	r3, r2, r3
 800c572:	9a04      	ldr	r2, [sp, #16]
 800c574:	9318      	str	r3, [sp, #96]	@ 0x60
 800c576:	2a01      	cmp	r2, #1
 800c578:	eb03 0902 	add.w	r9, r3, r2
 800c57c:	dc01      	bgt.n	800c582 <_vfprintf_r+0x722>
 800c57e:	07ea      	lsls	r2, r5, #31
 800c580:	d501      	bpl.n	800c586 <_vfprintf_r+0x726>
 800c582:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c584:	4499      	add	r9, r3
 800c586:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800c58a:	2700      	movs	r7, #0
 800c58c:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 800c590:	9311      	str	r3, [sp, #68]	@ 0x44
 800c592:	9708      	str	r7, [sp, #32]
 800c594:	463e      	mov	r6, r7
 800c596:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800c598:	2b00      	cmp	r3, #0
 800c59a:	f040 8191 	bne.w	800c8c0 <_vfprintf_r+0xa60>
 800c59e:	2300      	movs	r3, #0
 800c5a0:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800c5a2:	9310      	str	r3, [sp, #64]	@ 0x40
 800c5a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c5a6:	454b      	cmp	r3, r9
 800c5a8:	bfb8      	it	lt
 800c5aa:	464b      	movlt	r3, r9
 800c5ac:	9311      	str	r3, [sp, #68]	@ 0x44
 800c5ae:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 800c5b2:	b113      	cbz	r3, 800c5ba <_vfprintf_r+0x75a>
 800c5b4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c5b6:	3301      	adds	r3, #1
 800c5b8:	9311      	str	r3, [sp, #68]	@ 0x44
 800c5ba:	f015 0302 	ands.w	r3, r5, #2
 800c5be:	931c      	str	r3, [sp, #112]	@ 0x70
 800c5c0:	bf1e      	ittt	ne
 800c5c2:	9b11      	ldrne	r3, [sp, #68]	@ 0x44
 800c5c4:	3302      	addne	r3, #2
 800c5c6:	9311      	strne	r3, [sp, #68]	@ 0x44
 800c5c8:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
 800c5cc:	931d      	str	r3, [sp, #116]	@ 0x74
 800c5ce:	d122      	bne.n	800c616 <_vfprintf_r+0x7b6>
 800c5d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c5d2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c5d4:	1a9b      	subs	r3, r3, r2
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c5da:	dd1c      	ble.n	800c616 <_vfprintf_r+0x7b6>
 800c5dc:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800c5de:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 800c5e2:	2810      	cmp	r0, #16
 800c5e4:	489f      	ldr	r0, [pc, #636]	@ (800c864 <_vfprintf_r+0xa04>)
 800c5e6:	6020      	str	r0, [r4, #0]
 800c5e8:	f102 0201 	add.w	r2, r2, #1
 800c5ec:	f104 0108 	add.w	r1, r4, #8
 800c5f0:	f300 8297 	bgt.w	800cb22 <_vfprintf_r+0xcc2>
 800c5f4:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800c5f6:	6060      	str	r0, [r4, #4]
 800c5f8:	4403      	add	r3, r0
 800c5fa:	2a07      	cmp	r2, #7
 800c5fc:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800c600:	f340 82a4 	ble.w	800cb4c <_vfprintf_r+0xcec>
 800c604:	9803      	ldr	r0, [sp, #12]
 800c606:	aa26      	add	r2, sp, #152	@ 0x98
 800c608:	4659      	mov	r1, fp
 800c60a:	f000 fe95 	bl	800d338 <__sprint_r>
 800c60e:	2800      	cmp	r0, #0
 800c610:	f040 85ed 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800c614:	ac29      	add	r4, sp, #164	@ 0xa4
 800c616:	f89d 207b 	ldrb.w	r2, [sp, #123]	@ 0x7b
 800c61a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800c61c:	b16a      	cbz	r2, 800c63a <_vfprintf_r+0x7da>
 800c61e:	f10d 027b 	add.w	r2, sp, #123	@ 0x7b
 800c622:	6022      	str	r2, [r4, #0]
 800c624:	2201      	movs	r2, #1
 800c626:	4413      	add	r3, r2
 800c628:	9328      	str	r3, [sp, #160]	@ 0xa0
 800c62a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800c62c:	6062      	str	r2, [r4, #4]
 800c62e:	4413      	add	r3, r2
 800c630:	2b07      	cmp	r3, #7
 800c632:	9327      	str	r3, [sp, #156]	@ 0x9c
 800c634:	f300 828c 	bgt.w	800cb50 <_vfprintf_r+0xcf0>
 800c638:	3408      	adds	r4, #8
 800c63a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c63c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800c63e:	b162      	cbz	r2, 800c65a <_vfprintf_r+0x7fa>
 800c640:	aa1f      	add	r2, sp, #124	@ 0x7c
 800c642:	6022      	str	r2, [r4, #0]
 800c644:	2202      	movs	r2, #2
 800c646:	4413      	add	r3, r2
 800c648:	9328      	str	r3, [sp, #160]	@ 0xa0
 800c64a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800c64c:	6062      	str	r2, [r4, #4]
 800c64e:	3301      	adds	r3, #1
 800c650:	2b07      	cmp	r3, #7
 800c652:	9327      	str	r3, [sp, #156]	@ 0x9c
 800c654:	f300 8286 	bgt.w	800cb64 <_vfprintf_r+0xd04>
 800c658:	3408      	adds	r4, #8
 800c65a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c65c:	2b80      	cmp	r3, #128	@ 0x80
 800c65e:	d122      	bne.n	800c6a6 <_vfprintf_r+0x846>
 800c660:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c662:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c664:	1a9b      	subs	r3, r3, r2
 800c666:	2b00      	cmp	r3, #0
 800c668:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c66a:	dd1c      	ble.n	800c6a6 <_vfprintf_r+0x846>
 800c66c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800c66e:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 800c672:	2810      	cmp	r0, #16
 800c674:	487c      	ldr	r0, [pc, #496]	@ (800c868 <_vfprintf_r+0xa08>)
 800c676:	6020      	str	r0, [r4, #0]
 800c678:	f102 0201 	add.w	r2, r2, #1
 800c67c:	f104 0108 	add.w	r1, r4, #8
 800c680:	f300 827a 	bgt.w	800cb78 <_vfprintf_r+0xd18>
 800c684:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800c686:	6060      	str	r0, [r4, #4]
 800c688:	4403      	add	r3, r0
 800c68a:	2a07      	cmp	r2, #7
 800c68c:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800c690:	f340 8287 	ble.w	800cba2 <_vfprintf_r+0xd42>
 800c694:	9803      	ldr	r0, [sp, #12]
 800c696:	aa26      	add	r2, sp, #152	@ 0x98
 800c698:	4659      	mov	r1, fp
 800c69a:	f000 fe4d 	bl	800d338 <__sprint_r>
 800c69e:	2800      	cmp	r0, #0
 800c6a0:	f040 85a5 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800c6a4:	ac29      	add	r4, sp, #164	@ 0xa4
 800c6a6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c6a8:	eba3 0309 	sub.w	r3, r3, r9
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	9310      	str	r3, [sp, #64]	@ 0x40
 800c6b0:	dd1c      	ble.n	800c6ec <_vfprintf_r+0x88c>
 800c6b2:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800c6b4:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 800c6b8:	2810      	cmp	r0, #16
 800c6ba:	486b      	ldr	r0, [pc, #428]	@ (800c868 <_vfprintf_r+0xa08>)
 800c6bc:	6020      	str	r0, [r4, #0]
 800c6be:	f102 0201 	add.w	r2, r2, #1
 800c6c2:	f104 0108 	add.w	r1, r4, #8
 800c6c6:	f300 826e 	bgt.w	800cba6 <_vfprintf_r+0xd46>
 800c6ca:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800c6cc:	6060      	str	r0, [r4, #4]
 800c6ce:	4403      	add	r3, r0
 800c6d0:	2a07      	cmp	r2, #7
 800c6d2:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800c6d6:	f340 827b 	ble.w	800cbd0 <_vfprintf_r+0xd70>
 800c6da:	9803      	ldr	r0, [sp, #12]
 800c6dc:	aa26      	add	r2, sp, #152	@ 0x98
 800c6de:	4659      	mov	r1, fp
 800c6e0:	f000 fe2a 	bl	800d338 <__sprint_r>
 800c6e4:	2800      	cmp	r0, #0
 800c6e6:	f040 8582 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800c6ea:	ac29      	add	r4, sp, #164	@ 0xa4
 800c6ec:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800c6ee:	9310      	str	r3, [sp, #64]	@ 0x40
 800c6f0:	05e8      	lsls	r0, r5, #23
 800c6f2:	f100 8273 	bmi.w	800cbdc <_vfprintf_r+0xd7c>
 800c6f6:	444b      	add	r3, r9
 800c6f8:	9328      	str	r3, [sp, #160]	@ 0xa0
 800c6fa:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800c6fc:	3301      	adds	r3, #1
 800c6fe:	2b07      	cmp	r3, #7
 800c700:	e9c4 8900 	strd	r8, r9, [r4]
 800c704:	9327      	str	r3, [sp, #156]	@ 0x9c
 800c706:	f300 82af 	bgt.w	800cc68 <_vfprintf_r+0xe08>
 800c70a:	3408      	adds	r4, #8
 800c70c:	0768      	lsls	r0, r5, #29
 800c70e:	f100 8550 	bmi.w	800d1b2 <_vfprintf_r+0x1352>
 800c712:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c716:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800c718:	428a      	cmp	r2, r1
 800c71a:	bfac      	ite	ge
 800c71c:	189b      	addge	r3, r3, r2
 800c71e:	185b      	addlt	r3, r3, r1
 800c720:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c722:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800c724:	b13b      	cbz	r3, 800c736 <_vfprintf_r+0x8d6>
 800c726:	9803      	ldr	r0, [sp, #12]
 800c728:	aa26      	add	r2, sp, #152	@ 0x98
 800c72a:	4659      	mov	r1, fp
 800c72c:	f000 fe04 	bl	800d338 <__sprint_r>
 800c730:	2800      	cmp	r0, #0
 800c732:	f040 855c 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800c736:	2300      	movs	r3, #0
 800c738:	9327      	str	r3, [sp, #156]	@ 0x9c
 800c73a:	f1ba 0f00 	cmp.w	sl, #0
 800c73e:	f040 8572 	bne.w	800d226 <_vfprintf_r+0x13c6>
 800c742:	9e07      	ldr	r6, [sp, #28]
 800c744:	ac29      	add	r4, sp, #164	@ 0xa4
 800c746:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 800c74a:	e407      	b.n	800bf5c <_vfprintf_r+0xfc>
 800c74c:	f802 0c01 	strb.w	r0, [r2, #-1]
 800c750:	e6aa      	b.n	800c4a8 <_vfprintf_r+0x648>
 800c752:	f803 0b01 	strb.w	r0, [r3], #1
 800c756:	e675      	b.n	800c444 <_vfprintf_r+0x5e4>
 800c758:	9b08      	ldr	r3, [sp, #32]
 800c75a:	2b46      	cmp	r3, #70	@ 0x46
 800c75c:	d005      	beq.n	800c76a <_vfprintf_r+0x90a>
 800c75e:	2b45      	cmp	r3, #69	@ 0x45
 800c760:	d11a      	bne.n	800c798 <_vfprintf_r+0x938>
 800c762:	f109 0601 	add.w	r6, r9, #1
 800c766:	2102      	movs	r1, #2
 800c768:	e001      	b.n	800c76e <_vfprintf_r+0x90e>
 800c76a:	464e      	mov	r6, r9
 800c76c:	2103      	movs	r1, #3
 800c76e:	ab24      	add	r3, sp, #144	@ 0x90
 800c770:	9301      	str	r3, [sp, #4]
 800c772:	ab21      	add	r3, sp, #132	@ 0x84
 800c774:	9300      	str	r3, [sp, #0]
 800c776:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 800c77a:	ab20      	add	r3, sp, #128	@ 0x80
 800c77c:	9803      	ldr	r0, [sp, #12]
 800c77e:	4632      	mov	r2, r6
 800c780:	f001 ff2e 	bl	800e5e0 <_dtoa_r>
 800c784:	9b08      	ldr	r3, [sp, #32]
 800c786:	2b47      	cmp	r3, #71	@ 0x47
 800c788:	4680      	mov	r8, r0
 800c78a:	d119      	bne.n	800c7c0 <_vfprintf_r+0x960>
 800c78c:	07e8      	lsls	r0, r5, #31
 800c78e:	d405      	bmi.n	800c79c <_vfprintf_r+0x93c>
 800c790:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c792:	eba3 0308 	sub.w	r3, r3, r8
 800c796:	e699      	b.n	800c4cc <_vfprintf_r+0x66c>
 800c798:	464e      	mov	r6, r9
 800c79a:	e7e4      	b.n	800c766 <_vfprintf_r+0x906>
 800c79c:	eb08 0706 	add.w	r7, r8, r6
 800c7a0:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 800c7a4:	2200      	movs	r2, #0
 800c7a6:	2300      	movs	r3, #0
 800c7a8:	f7f4 f9c6 	bl	8000b38 <__aeabi_dcmpeq>
 800c7ac:	b100      	cbz	r0, 800c7b0 <_vfprintf_r+0x950>
 800c7ae:	9724      	str	r7, [sp, #144]	@ 0x90
 800c7b0:	2230      	movs	r2, #48	@ 0x30
 800c7b2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c7b4:	429f      	cmp	r7, r3
 800c7b6:	d9eb      	bls.n	800c790 <_vfprintf_r+0x930>
 800c7b8:	1c59      	adds	r1, r3, #1
 800c7ba:	9124      	str	r1, [sp, #144]	@ 0x90
 800c7bc:	701a      	strb	r2, [r3, #0]
 800c7be:	e7f8      	b.n	800c7b2 <_vfprintf_r+0x952>
 800c7c0:	9b08      	ldr	r3, [sp, #32]
 800c7c2:	2b46      	cmp	r3, #70	@ 0x46
 800c7c4:	eb00 0706 	add.w	r7, r0, r6
 800c7c8:	d1ea      	bne.n	800c7a0 <_vfprintf_r+0x940>
 800c7ca:	7803      	ldrb	r3, [r0, #0]
 800c7cc:	2b30      	cmp	r3, #48	@ 0x30
 800c7ce:	d109      	bne.n	800c7e4 <_vfprintf_r+0x984>
 800c7d0:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 800c7d4:	2200      	movs	r2, #0
 800c7d6:	2300      	movs	r3, #0
 800c7d8:	f7f4 f9ae 	bl	8000b38 <__aeabi_dcmpeq>
 800c7dc:	b910      	cbnz	r0, 800c7e4 <_vfprintf_r+0x984>
 800c7de:	f1c6 0601 	rsb	r6, r6, #1
 800c7e2:	9620      	str	r6, [sp, #128]	@ 0x80
 800c7e4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c7e6:	441f      	add	r7, r3
 800c7e8:	e7da      	b.n	800c7a0 <_vfprintf_r+0x940>
 800c7ea:	9b08      	ldr	r3, [sp, #32]
 800c7ec:	2b46      	cmp	r3, #70	@ 0x46
 800c7ee:	f47f ae7b 	bne.w	800c4e8 <_vfprintf_r+0x688>
 800c7f2:	f005 0301 	and.w	r3, r5, #1
 800c7f6:	2e00      	cmp	r6, #0
 800c7f8:	ea43 0309 	orr.w	r3, r3, r9
 800c7fc:	dd25      	ble.n	800c84a <_vfprintf_r+0x9ea>
 800c7fe:	b37b      	cbz	r3, 800c860 <_vfprintf_r+0xa00>
 800c800:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c802:	18f3      	adds	r3, r6, r3
 800c804:	4499      	add	r9, r3
 800c806:	2366      	movs	r3, #102	@ 0x66
 800c808:	9306      	str	r3, [sp, #24]
 800c80a:	e033      	b.n	800c874 <_vfprintf_r+0xa14>
 800c80c:	f813 7b01 	ldrb.w	r7, [r3], #1
 800c810:	f806 7f01 	strb.w	r7, [r6, #1]!
 800c814:	e69f      	b.n	800c556 <_vfprintf_r+0x6f6>
 800c816:	b941      	cbnz	r1, 800c82a <_vfprintf_r+0x9ca>
 800c818:	2230      	movs	r2, #48	@ 0x30
 800c81a:	f88d 208a 	strb.w	r2, [sp, #138]	@ 0x8a
 800c81e:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 800c822:	3330      	adds	r3, #48	@ 0x30
 800c824:	f802 3b01 	strb.w	r3, [r2], #1
 800c828:	e6a1      	b.n	800c56e <_vfprintf_r+0x70e>
 800c82a:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 800c82e:	e7f8      	b.n	800c822 <_vfprintf_r+0x9c2>
 800c830:	9b04      	ldr	r3, [sp, #16]
 800c832:	42b3      	cmp	r3, r6
 800c834:	dd0d      	ble.n	800c852 <_vfprintf_r+0x9f2>
 800c836:	9b04      	ldr	r3, [sp, #16]
 800c838:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c83a:	2e00      	cmp	r6, #0
 800c83c:	eb03 0902 	add.w	r9, r3, r2
 800c840:	dc0c      	bgt.n	800c85c <_vfprintf_r+0x9fc>
 800c842:	f1c6 0301 	rsb	r3, r6, #1
 800c846:	4499      	add	r9, r3
 800c848:	e008      	b.n	800c85c <_vfprintf_r+0x9fc>
 800c84a:	b17b      	cbz	r3, 800c86c <_vfprintf_r+0xa0c>
 800c84c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c84e:	3301      	adds	r3, #1
 800c850:	e7d8      	b.n	800c804 <_vfprintf_r+0x9a4>
 800c852:	07eb      	lsls	r3, r5, #31
 800c854:	d521      	bpl.n	800c89a <_vfprintf_r+0xa3a>
 800c856:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c858:	eb06 0903 	add.w	r9, r6, r3
 800c85c:	2367      	movs	r3, #103	@ 0x67
 800c85e:	e7d3      	b.n	800c808 <_vfprintf_r+0x9a8>
 800c860:	46b1      	mov	r9, r6
 800c862:	e7d0      	b.n	800c806 <_vfprintf_r+0x9a6>
 800c864:	080109bc 	.word	0x080109bc
 800c868:	080109ac 	.word	0x080109ac
 800c86c:	2366      	movs	r3, #102	@ 0x66
 800c86e:	9306      	str	r3, [sp, #24]
 800c870:	f04f 0901 	mov.w	r9, #1
 800c874:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
 800c878:	9308      	str	r3, [sp, #32]
 800c87a:	d01f      	beq.n	800c8bc <_vfprintf_r+0xa5c>
 800c87c:	2700      	movs	r7, #0
 800c87e:	2e00      	cmp	r6, #0
 800c880:	9708      	str	r7, [sp, #32]
 800c882:	f77f ae88 	ble.w	800c596 <_vfprintf_r+0x736>
 800c886:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c888:	781b      	ldrb	r3, [r3, #0]
 800c88a:	2bff      	cmp	r3, #255	@ 0xff
 800c88c:	d107      	bne.n	800c89e <_vfprintf_r+0xa3e>
 800c88e:	9b08      	ldr	r3, [sp, #32]
 800c890:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c892:	443b      	add	r3, r7
 800c894:	fb02 9903 	mla	r9, r2, r3, r9
 800c898:	e67d      	b.n	800c596 <_vfprintf_r+0x736>
 800c89a:	46b1      	mov	r9, r6
 800c89c:	e7de      	b.n	800c85c <_vfprintf_r+0x9fc>
 800c89e:	42b3      	cmp	r3, r6
 800c8a0:	daf5      	bge.n	800c88e <_vfprintf_r+0xa2e>
 800c8a2:	1af6      	subs	r6, r6, r3
 800c8a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8a6:	785b      	ldrb	r3, [r3, #1]
 800c8a8:	b133      	cbz	r3, 800c8b8 <_vfprintf_r+0xa58>
 800c8aa:	9b08      	ldr	r3, [sp, #32]
 800c8ac:	3301      	adds	r3, #1
 800c8ae:	9308      	str	r3, [sp, #32]
 800c8b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8b2:	3301      	adds	r3, #1
 800c8b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8b6:	e7e6      	b.n	800c886 <_vfprintf_r+0xa26>
 800c8b8:	3701      	adds	r7, #1
 800c8ba:	e7e4      	b.n	800c886 <_vfprintf_r+0xa26>
 800c8bc:	9f08      	ldr	r7, [sp, #32]
 800c8be:	e66a      	b.n	800c596 <_vfprintf_r+0x736>
 800c8c0:	232d      	movs	r3, #45	@ 0x2d
 800c8c2:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800c8c6:	e66a      	b.n	800c59e <_vfprintf_r+0x73e>
 800c8c8:	06af      	lsls	r7, r5, #26
 800c8ca:	d507      	bpl.n	800c8dc <_vfprintf_r+0xa7c>
 800c8cc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c8ce:	6833      	ldr	r3, [r6, #0]
 800c8d0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c8d2:	17d2      	asrs	r2, r2, #31
 800c8d4:	e9c3 1200 	strd	r1, r2, [r3]
 800c8d8:	3604      	adds	r6, #4
 800c8da:	e734      	b.n	800c746 <_vfprintf_r+0x8e6>
 800c8dc:	06e8      	lsls	r0, r5, #27
 800c8de:	d503      	bpl.n	800c8e8 <_vfprintf_r+0xa88>
 800c8e0:	6833      	ldr	r3, [r6, #0]
 800c8e2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c8e4:	601a      	str	r2, [r3, #0]
 800c8e6:	e7f7      	b.n	800c8d8 <_vfprintf_r+0xa78>
 800c8e8:	0669      	lsls	r1, r5, #25
 800c8ea:	d503      	bpl.n	800c8f4 <_vfprintf_r+0xa94>
 800c8ec:	6833      	ldr	r3, [r6, #0]
 800c8ee:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c8f0:	801a      	strh	r2, [r3, #0]
 800c8f2:	e7f1      	b.n	800c8d8 <_vfprintf_r+0xa78>
 800c8f4:	05aa      	lsls	r2, r5, #22
 800c8f6:	d5f3      	bpl.n	800c8e0 <_vfprintf_r+0xa80>
 800c8f8:	6833      	ldr	r3, [r6, #0]
 800c8fa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c8fc:	701a      	strb	r2, [r3, #0]
 800c8fe:	e7eb      	b.n	800c8d8 <_vfprintf_r+0xa78>
 800c900:	f045 0510 	orr.w	r5, r5, #16
 800c904:	f015 0320 	ands.w	r3, r5, #32
 800c908:	d020      	beq.n	800c94c <_vfprintf_r+0xaec>
 800c90a:	3607      	adds	r6, #7
 800c90c:	f026 0307 	bic.w	r3, r6, #7
 800c910:	461a      	mov	r2, r3
 800c912:	685f      	ldr	r7, [r3, #4]
 800c914:	f852 6b08 	ldr.w	r6, [r2], #8
 800c918:	9207      	str	r2, [sp, #28]
 800c91a:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800c91e:	2300      	movs	r3, #0
 800c920:	2200      	movs	r2, #0
 800c922:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 800c926:	f1b9 3fff 	cmp.w	r9, #4294967295
 800c92a:	f000 8491 	beq.w	800d250 <_vfprintf_r+0x13f0>
 800c92e:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
 800c932:	9208      	str	r2, [sp, #32]
 800c934:	ea56 0207 	orrs.w	r2, r6, r7
 800c938:	f040 848f 	bne.w	800d25a <_vfprintf_r+0x13fa>
 800c93c:	f1b9 0f00 	cmp.w	r9, #0
 800c940:	f000 80db 	beq.w	800cafa <_vfprintf_r+0xc9a>
 800c944:	2b01      	cmp	r3, #1
 800c946:	f040 848b 	bne.w	800d260 <_vfprintf_r+0x1400>
 800c94a:	e083      	b.n	800ca54 <_vfprintf_r+0xbf4>
 800c94c:	4632      	mov	r2, r6
 800c94e:	f015 0710 	ands.w	r7, r5, #16
 800c952:	f852 6b04 	ldr.w	r6, [r2], #4
 800c956:	9207      	str	r2, [sp, #28]
 800c958:	d001      	beq.n	800c95e <_vfprintf_r+0xafe>
 800c95a:	461f      	mov	r7, r3
 800c95c:	e7dd      	b.n	800c91a <_vfprintf_r+0xaba>
 800c95e:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 800c962:	d001      	beq.n	800c968 <_vfprintf_r+0xb08>
 800c964:	b2b6      	uxth	r6, r6
 800c966:	e7d8      	b.n	800c91a <_vfprintf_r+0xaba>
 800c968:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 800c96c:	d0d5      	beq.n	800c91a <_vfprintf_r+0xaba>
 800c96e:	b2f6      	uxtb	r6, r6
 800c970:	e7f3      	b.n	800c95a <_vfprintf_r+0xafa>
 800c972:	4633      	mov	r3, r6
 800c974:	2278      	movs	r2, #120	@ 0x78
 800c976:	f853 6b04 	ldr.w	r6, [r3], #4
 800c97a:	9307      	str	r3, [sp, #28]
 800c97c:	f647 0330 	movw	r3, #30768	@ 0x7830
 800c980:	f8ad 307c 	strh.w	r3, [sp, #124]	@ 0x7c
 800c984:	4b93      	ldr	r3, [pc, #588]	@ (800cbd4 <_vfprintf_r+0xd74>)
 800c986:	9319      	str	r3, [sp, #100]	@ 0x64
 800c988:	2700      	movs	r7, #0
 800c98a:	f045 0502 	orr.w	r5, r5, #2
 800c98e:	2302      	movs	r3, #2
 800c990:	9206      	str	r2, [sp, #24]
 800c992:	e7c5      	b.n	800c920 <_vfprintf_r+0xac0>
 800c994:	4633      	mov	r3, r6
 800c996:	f1b9 3fff 	cmp.w	r9, #4294967295
 800c99a:	f853 8b04 	ldr.w	r8, [r3], #4
 800c99e:	9307      	str	r3, [sp, #28]
 800c9a0:	f04f 0600 	mov.w	r6, #0
 800c9a4:	f88d 607b 	strb.w	r6, [sp, #123]	@ 0x7b
 800c9a8:	d00f      	beq.n	800c9ca <_vfprintf_r+0xb6a>
 800c9aa:	464a      	mov	r2, r9
 800c9ac:	4631      	mov	r1, r6
 800c9ae:	4640      	mov	r0, r8
 800c9b0:	f7f3 fc4e 	bl	8000250 <memchr>
 800c9b4:	4682      	mov	sl, r0
 800c9b6:	2800      	cmp	r0, #0
 800c9b8:	f43f ac7a 	beq.w	800c2b0 <_vfprintf_r+0x450>
 800c9bc:	eba0 0908 	sub.w	r9, r0, r8
 800c9c0:	46b2      	mov	sl, r6
 800c9c2:	9610      	str	r6, [sp, #64]	@ 0x40
 800c9c4:	4637      	mov	r7, r6
 800c9c6:	9608      	str	r6, [sp, #32]
 800c9c8:	e5ec      	b.n	800c5a4 <_vfprintf_r+0x744>
 800c9ca:	4640      	mov	r0, r8
 800c9cc:	f7f3 fc32 	bl	8000234 <strlen>
 800c9d0:	46b2      	mov	sl, r6
 800c9d2:	4681      	mov	r9, r0
 800c9d4:	e46c      	b.n	800c2b0 <_vfprintf_r+0x450>
 800c9d6:	f045 0510 	orr.w	r5, r5, #16
 800c9da:	f015 0320 	ands.w	r3, r5, #32
 800c9de:	d009      	beq.n	800c9f4 <_vfprintf_r+0xb94>
 800c9e0:	3607      	adds	r6, #7
 800c9e2:	f026 0307 	bic.w	r3, r6, #7
 800c9e6:	461a      	mov	r2, r3
 800c9e8:	685f      	ldr	r7, [r3, #4]
 800c9ea:	f852 6b08 	ldr.w	r6, [r2], #8
 800c9ee:	9207      	str	r2, [sp, #28]
 800c9f0:	2301      	movs	r3, #1
 800c9f2:	e795      	b.n	800c920 <_vfprintf_r+0xac0>
 800c9f4:	4632      	mov	r2, r6
 800c9f6:	f015 0710 	ands.w	r7, r5, #16
 800c9fa:	f852 6b04 	ldr.w	r6, [r2], #4
 800c9fe:	9207      	str	r2, [sp, #28]
 800ca00:	d001      	beq.n	800ca06 <_vfprintf_r+0xba6>
 800ca02:	461f      	mov	r7, r3
 800ca04:	e7f4      	b.n	800c9f0 <_vfprintf_r+0xb90>
 800ca06:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 800ca0a:	d001      	beq.n	800ca10 <_vfprintf_r+0xbb0>
 800ca0c:	b2b6      	uxth	r6, r6
 800ca0e:	e7ef      	b.n	800c9f0 <_vfprintf_r+0xb90>
 800ca10:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 800ca14:	d0ec      	beq.n	800c9f0 <_vfprintf_r+0xb90>
 800ca16:	b2f6      	uxtb	r6, r6
 800ca18:	e7f3      	b.n	800ca02 <_vfprintf_r+0xba2>
 800ca1a:	4b6f      	ldr	r3, [pc, #444]	@ (800cbd8 <_vfprintf_r+0xd78>)
 800ca1c:	f7ff bb33 	b.w	800c086 <_vfprintf_r+0x226>
 800ca20:	4632      	mov	r2, r6
 800ca22:	f015 0710 	ands.w	r7, r5, #16
 800ca26:	f852 6b04 	ldr.w	r6, [r2], #4
 800ca2a:	9207      	str	r2, [sp, #28]
 800ca2c:	d002      	beq.n	800ca34 <_vfprintf_r+0xbd4>
 800ca2e:	461f      	mov	r7, r3
 800ca30:	f7ff bb36 	b.w	800c0a0 <_vfprintf_r+0x240>
 800ca34:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 800ca38:	d002      	beq.n	800ca40 <_vfprintf_r+0xbe0>
 800ca3a:	b2b6      	uxth	r6, r6
 800ca3c:	f7ff bb30 	b.w	800c0a0 <_vfprintf_r+0x240>
 800ca40:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 800ca44:	f43f ab2c 	beq.w	800c0a0 <_vfprintf_r+0x240>
 800ca48:	b2f6      	uxtb	r6, r6
 800ca4a:	e7f0      	b.n	800ca2e <_vfprintf_r+0xbce>
 800ca4c:	2e0a      	cmp	r6, #10
 800ca4e:	f177 0300 	sbcs.w	r3, r7, #0
 800ca52:	d207      	bcs.n	800ca64 <_vfprintf_r+0xc04>
 800ca54:	3630      	adds	r6, #48	@ 0x30
 800ca56:	b2f6      	uxtb	r6, r6
 800ca58:	f88d 6147 	strb.w	r6, [sp, #327]	@ 0x147
 800ca5c:	f20d 1847 	addw	r8, sp, #327	@ 0x147
 800ca60:	f000 bc1a 	b.w	800d298 <_vfprintf_r+0x1438>
 800ca64:	2300      	movs	r3, #0
 800ca66:	9304      	str	r3, [sp, #16]
 800ca68:	9b08      	ldr	r3, [sp, #32]
 800ca6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ca6e:	ad52      	add	r5, sp, #328	@ 0x148
 800ca70:	9310      	str	r3, [sp, #64]	@ 0x40
 800ca72:	220a      	movs	r2, #10
 800ca74:	2300      	movs	r3, #0
 800ca76:	4630      	mov	r0, r6
 800ca78:	4639      	mov	r1, r7
 800ca7a:	f7f4 f91d 	bl	8000cb8 <__aeabi_uldivmod>
 800ca7e:	9b04      	ldr	r3, [sp, #16]
 800ca80:	9011      	str	r0, [sp, #68]	@ 0x44
 800ca82:	3301      	adds	r3, #1
 800ca84:	9304      	str	r3, [sp, #16]
 800ca86:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ca88:	3230      	adds	r2, #48	@ 0x30
 800ca8a:	468a      	mov	sl, r1
 800ca8c:	f105 38ff 	add.w	r8, r5, #4294967295
 800ca90:	f805 2c01 	strb.w	r2, [r5, #-1]
 800ca94:	b1d3      	cbz	r3, 800cacc <_vfprintf_r+0xc6c>
 800ca96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca98:	9a04      	ldr	r2, [sp, #16]
 800ca9a:	781b      	ldrb	r3, [r3, #0]
 800ca9c:	429a      	cmp	r2, r3
 800ca9e:	d115      	bne.n	800cacc <_vfprintf_r+0xc6c>
 800caa0:	2aff      	cmp	r2, #255	@ 0xff
 800caa2:	d013      	beq.n	800cacc <_vfprintf_r+0xc6c>
 800caa4:	2e0a      	cmp	r6, #10
 800caa6:	f177 0300 	sbcs.w	r3, r7, #0
 800caaa:	d30f      	bcc.n	800cacc <_vfprintf_r+0xc6c>
 800caac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800caae:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800cab0:	eba8 0803 	sub.w	r8, r8, r3
 800cab4:	461a      	mov	r2, r3
 800cab6:	4640      	mov	r0, r8
 800cab8:	f001 fc62 	bl	800e380 <strncpy>
 800cabc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cabe:	785b      	ldrb	r3, [r3, #1]
 800cac0:	b11b      	cbz	r3, 800caca <_vfprintf_r+0xc6a>
 800cac2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cac4:	3301      	adds	r3, #1
 800cac6:	9309      	str	r3, [sp, #36]	@ 0x24
 800cac8:	2300      	movs	r3, #0
 800caca:	9304      	str	r3, [sp, #16]
 800cacc:	2e0a      	cmp	r6, #10
 800cace:	f177 0700 	sbcs.w	r7, r7, #0
 800cad2:	f0c0 83e1 	bcc.w	800d298 <_vfprintf_r+0x1438>
 800cad6:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800cad8:	4657      	mov	r7, sl
 800cada:	4645      	mov	r5, r8
 800cadc:	e7c9      	b.n	800ca72 <_vfprintf_r+0xc12>
 800cade:	f006 030f 	and.w	r3, r6, #15
 800cae2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cae4:	0936      	lsrs	r6, r6, #4
 800cae6:	5cd3      	ldrb	r3, [r2, r3]
 800cae8:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800caec:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 800caf0:	093f      	lsrs	r7, r7, #4
 800caf2:	ea56 0307 	orrs.w	r3, r6, r7
 800caf6:	d1f2      	bne.n	800cade <_vfprintf_r+0xc7e>
 800caf8:	e3ce      	b.n	800d298 <_vfprintf_r+0x1438>
 800cafa:	b91b      	cbnz	r3, 800cb04 <_vfprintf_r+0xca4>
 800cafc:	07ed      	lsls	r5, r5, #31
 800cafe:	d501      	bpl.n	800cb04 <_vfprintf_r+0xca4>
 800cb00:	2630      	movs	r6, #48	@ 0x30
 800cb02:	e7a9      	b.n	800ca58 <_vfprintf_r+0xbf8>
 800cb04:	f50d 78a4 	add.w	r8, sp, #328	@ 0x148
 800cb08:	e3c6      	b.n	800d298 <_vfprintf_r+0x1438>
 800cb0a:	9b06      	ldr	r3, [sp, #24]
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	f000 8390 	beq.w	800d232 <_vfprintf_r+0x13d2>
 800cb12:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 800cb16:	2300      	movs	r3, #0
 800cb18:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800cb1c:	9607      	str	r6, [sp, #28]
 800cb1e:	f7ff bb5c 	b.w	800c1da <_vfprintf_r+0x37a>
 800cb22:	2010      	movs	r0, #16
 800cb24:	4403      	add	r3, r0
 800cb26:	2a07      	cmp	r2, #7
 800cb28:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800cb2c:	6060      	str	r0, [r4, #4]
 800cb2e:	dd08      	ble.n	800cb42 <_vfprintf_r+0xce2>
 800cb30:	9803      	ldr	r0, [sp, #12]
 800cb32:	aa26      	add	r2, sp, #152	@ 0x98
 800cb34:	4659      	mov	r1, fp
 800cb36:	f000 fbff 	bl	800d338 <__sprint_r>
 800cb3a:	2800      	cmp	r0, #0
 800cb3c:	f040 8357 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800cb40:	a929      	add	r1, sp, #164	@ 0xa4
 800cb42:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cb44:	3b10      	subs	r3, #16
 800cb46:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cb48:	460c      	mov	r4, r1
 800cb4a:	e547      	b.n	800c5dc <_vfprintf_r+0x77c>
 800cb4c:	460c      	mov	r4, r1
 800cb4e:	e562      	b.n	800c616 <_vfprintf_r+0x7b6>
 800cb50:	9803      	ldr	r0, [sp, #12]
 800cb52:	aa26      	add	r2, sp, #152	@ 0x98
 800cb54:	4659      	mov	r1, fp
 800cb56:	f000 fbef 	bl	800d338 <__sprint_r>
 800cb5a:	2800      	cmp	r0, #0
 800cb5c:	f040 8347 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800cb60:	ac29      	add	r4, sp, #164	@ 0xa4
 800cb62:	e56a      	b.n	800c63a <_vfprintf_r+0x7da>
 800cb64:	9803      	ldr	r0, [sp, #12]
 800cb66:	aa26      	add	r2, sp, #152	@ 0x98
 800cb68:	4659      	mov	r1, fp
 800cb6a:	f000 fbe5 	bl	800d338 <__sprint_r>
 800cb6e:	2800      	cmp	r0, #0
 800cb70:	f040 833d 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800cb74:	ac29      	add	r4, sp, #164	@ 0xa4
 800cb76:	e570      	b.n	800c65a <_vfprintf_r+0x7fa>
 800cb78:	2010      	movs	r0, #16
 800cb7a:	4403      	add	r3, r0
 800cb7c:	2a07      	cmp	r2, #7
 800cb7e:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800cb82:	6060      	str	r0, [r4, #4]
 800cb84:	dd08      	ble.n	800cb98 <_vfprintf_r+0xd38>
 800cb86:	9803      	ldr	r0, [sp, #12]
 800cb88:	aa26      	add	r2, sp, #152	@ 0x98
 800cb8a:	4659      	mov	r1, fp
 800cb8c:	f000 fbd4 	bl	800d338 <__sprint_r>
 800cb90:	2800      	cmp	r0, #0
 800cb92:	f040 832c 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800cb96:	a929      	add	r1, sp, #164	@ 0xa4
 800cb98:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cb9a:	3b10      	subs	r3, #16
 800cb9c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cb9e:	460c      	mov	r4, r1
 800cba0:	e564      	b.n	800c66c <_vfprintf_r+0x80c>
 800cba2:	460c      	mov	r4, r1
 800cba4:	e57f      	b.n	800c6a6 <_vfprintf_r+0x846>
 800cba6:	2010      	movs	r0, #16
 800cba8:	4403      	add	r3, r0
 800cbaa:	2a07      	cmp	r2, #7
 800cbac:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800cbb0:	6060      	str	r0, [r4, #4]
 800cbb2:	dd08      	ble.n	800cbc6 <_vfprintf_r+0xd66>
 800cbb4:	9803      	ldr	r0, [sp, #12]
 800cbb6:	aa26      	add	r2, sp, #152	@ 0x98
 800cbb8:	4659      	mov	r1, fp
 800cbba:	f000 fbbd 	bl	800d338 <__sprint_r>
 800cbbe:	2800      	cmp	r0, #0
 800cbc0:	f040 8315 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800cbc4:	a929      	add	r1, sp, #164	@ 0xa4
 800cbc6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cbc8:	3b10      	subs	r3, #16
 800cbca:	9310      	str	r3, [sp, #64]	@ 0x40
 800cbcc:	460c      	mov	r4, r1
 800cbce:	e570      	b.n	800c6b2 <_vfprintf_r+0x852>
 800cbd0:	460c      	mov	r4, r1
 800cbd2:	e58b      	b.n	800c6ec <_vfprintf_r+0x88c>
 800cbd4:	08010968 	.word	0x08010968
 800cbd8:	08010979 	.word	0x08010979
 800cbdc:	9b06      	ldr	r3, [sp, #24]
 800cbde:	2b65      	cmp	r3, #101	@ 0x65
 800cbe0:	f340 8245 	ble.w	800d06e <_vfprintf_r+0x120e>
 800cbe4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cbe8:	2200      	movs	r2, #0
 800cbea:	2300      	movs	r3, #0
 800cbec:	f7f3 ffa4 	bl	8000b38 <__aeabi_dcmpeq>
 800cbf0:	2800      	cmp	r0, #0
 800cbf2:	d06a      	beq.n	800ccca <_vfprintf_r+0xe6a>
 800cbf4:	4b73      	ldr	r3, [pc, #460]	@ (800cdc4 <_vfprintf_r+0xf64>)
 800cbf6:	6023      	str	r3, [r4, #0]
 800cbf8:	2301      	movs	r3, #1
 800cbfa:	6063      	str	r3, [r4, #4]
 800cbfc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cbfe:	3301      	adds	r3, #1
 800cc00:	9328      	str	r3, [sp, #160]	@ 0xa0
 800cc02:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800cc04:	3301      	adds	r3, #1
 800cc06:	2b07      	cmp	r3, #7
 800cc08:	9327      	str	r3, [sp, #156]	@ 0x9c
 800cc0a:	dc37      	bgt.n	800cc7c <_vfprintf_r+0xe1c>
 800cc0c:	3408      	adds	r4, #8
 800cc0e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cc10:	9a04      	ldr	r2, [sp, #16]
 800cc12:	4293      	cmp	r3, r2
 800cc14:	db02      	blt.n	800cc1c <_vfprintf_r+0xdbc>
 800cc16:	07e9      	lsls	r1, r5, #31
 800cc18:	f57f ad78 	bpl.w	800c70c <_vfprintf_r+0x8ac>
 800cc1c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800cc1e:	6023      	str	r3, [r4, #0]
 800cc20:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cc22:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cc24:	6063      	str	r3, [r4, #4]
 800cc26:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800cc28:	4413      	add	r3, r2
 800cc2a:	9328      	str	r3, [sp, #160]	@ 0xa0
 800cc2c:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800cc2e:	3301      	adds	r3, #1
 800cc30:	2b07      	cmp	r3, #7
 800cc32:	9327      	str	r3, [sp, #156]	@ 0x9c
 800cc34:	dc2c      	bgt.n	800cc90 <_vfprintf_r+0xe30>
 800cc36:	3408      	adds	r4, #8
 800cc38:	9b04      	ldr	r3, [sp, #16]
 800cc3a:	1e5e      	subs	r6, r3, #1
 800cc3c:	2e00      	cmp	r6, #0
 800cc3e:	f77f ad65 	ble.w	800c70c <_vfprintf_r+0x8ac>
 800cc42:	4f61      	ldr	r7, [pc, #388]	@ (800cdc8 <_vfprintf_r+0xf68>)
 800cc44:	f04f 0810 	mov.w	r8, #16
 800cc48:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 800cc4c:	2e10      	cmp	r6, #16
 800cc4e:	f103 0301 	add.w	r3, r3, #1
 800cc52:	f104 0108 	add.w	r1, r4, #8
 800cc56:	6027      	str	r7, [r4, #0]
 800cc58:	dc24      	bgt.n	800cca4 <_vfprintf_r+0xe44>
 800cc5a:	6066      	str	r6, [r4, #4]
 800cc5c:	2b07      	cmp	r3, #7
 800cc5e:	4416      	add	r6, r2
 800cc60:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 800cc64:	f340 82a2 	ble.w	800d1ac <_vfprintf_r+0x134c>
 800cc68:	9803      	ldr	r0, [sp, #12]
 800cc6a:	aa26      	add	r2, sp, #152	@ 0x98
 800cc6c:	4659      	mov	r1, fp
 800cc6e:	f000 fb63 	bl	800d338 <__sprint_r>
 800cc72:	2800      	cmp	r0, #0
 800cc74:	f040 82bb 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800cc78:	ac29      	add	r4, sp, #164	@ 0xa4
 800cc7a:	e547      	b.n	800c70c <_vfprintf_r+0x8ac>
 800cc7c:	9803      	ldr	r0, [sp, #12]
 800cc7e:	aa26      	add	r2, sp, #152	@ 0x98
 800cc80:	4659      	mov	r1, fp
 800cc82:	f000 fb59 	bl	800d338 <__sprint_r>
 800cc86:	2800      	cmp	r0, #0
 800cc88:	f040 82b1 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800cc8c:	ac29      	add	r4, sp, #164	@ 0xa4
 800cc8e:	e7be      	b.n	800cc0e <_vfprintf_r+0xdae>
 800cc90:	9803      	ldr	r0, [sp, #12]
 800cc92:	aa26      	add	r2, sp, #152	@ 0x98
 800cc94:	4659      	mov	r1, fp
 800cc96:	f000 fb4f 	bl	800d338 <__sprint_r>
 800cc9a:	2800      	cmp	r0, #0
 800cc9c:	f040 82a7 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800cca0:	ac29      	add	r4, sp, #164	@ 0xa4
 800cca2:	e7c9      	b.n	800cc38 <_vfprintf_r+0xdd8>
 800cca4:	3210      	adds	r2, #16
 800cca6:	2b07      	cmp	r3, #7
 800cca8:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 800ccac:	f8c4 8004 	str.w	r8, [r4, #4]
 800ccb0:	dd08      	ble.n	800ccc4 <_vfprintf_r+0xe64>
 800ccb2:	9803      	ldr	r0, [sp, #12]
 800ccb4:	aa26      	add	r2, sp, #152	@ 0x98
 800ccb6:	4659      	mov	r1, fp
 800ccb8:	f000 fb3e 	bl	800d338 <__sprint_r>
 800ccbc:	2800      	cmp	r0, #0
 800ccbe:	f040 8296 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800ccc2:	a929      	add	r1, sp, #164	@ 0xa4
 800ccc4:	3e10      	subs	r6, #16
 800ccc6:	460c      	mov	r4, r1
 800ccc8:	e7be      	b.n	800cc48 <_vfprintf_r+0xde8>
 800ccca:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	dc7d      	bgt.n	800cdcc <_vfprintf_r+0xf6c>
 800ccd0:	4b3c      	ldr	r3, [pc, #240]	@ (800cdc4 <_vfprintf_r+0xf64>)
 800ccd2:	6023      	str	r3, [r4, #0]
 800ccd4:	2301      	movs	r3, #1
 800ccd6:	6063      	str	r3, [r4, #4]
 800ccd8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ccda:	3301      	adds	r3, #1
 800ccdc:	9328      	str	r3, [sp, #160]	@ 0xa0
 800ccde:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800cce0:	3301      	adds	r3, #1
 800cce2:	2b07      	cmp	r3, #7
 800cce4:	9327      	str	r3, [sp, #156]	@ 0x9c
 800cce6:	dc46      	bgt.n	800cd76 <_vfprintf_r+0xf16>
 800cce8:	3408      	adds	r4, #8
 800ccea:	9904      	ldr	r1, [sp, #16]
 800ccec:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ccee:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 800ccf0:	430b      	orrs	r3, r1
 800ccf2:	f005 0101 	and.w	r1, r5, #1
 800ccf6:	430b      	orrs	r3, r1
 800ccf8:	f43f ad08 	beq.w	800c70c <_vfprintf_r+0x8ac>
 800ccfc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ccfe:	6023      	str	r3, [r4, #0]
 800cd00:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cd02:	6063      	str	r3, [r4, #4]
 800cd04:	441a      	add	r2, r3
 800cd06:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800cd08:	9228      	str	r2, [sp, #160]	@ 0xa0
 800cd0a:	3301      	adds	r3, #1
 800cd0c:	2b07      	cmp	r3, #7
 800cd0e:	9327      	str	r3, [sp, #156]	@ 0x9c
 800cd10:	dc3b      	bgt.n	800cd8a <_vfprintf_r+0xf2a>
 800cd12:	f104 0308 	add.w	r3, r4, #8
 800cd16:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800cd18:	2e00      	cmp	r6, #0
 800cd1a:	da1b      	bge.n	800cd54 <_vfprintf_r+0xef4>
 800cd1c:	4f2a      	ldr	r7, [pc, #168]	@ (800cdc8 <_vfprintf_r+0xf68>)
 800cd1e:	4276      	negs	r6, r6
 800cd20:	461a      	mov	r2, r3
 800cd22:	2410      	movs	r4, #16
 800cd24:	e9dd 1027 	ldrd	r1, r0, [sp, #156]	@ 0x9c
 800cd28:	2e10      	cmp	r6, #16
 800cd2a:	f101 0101 	add.w	r1, r1, #1
 800cd2e:	f103 0308 	add.w	r3, r3, #8
 800cd32:	6017      	str	r7, [r2, #0]
 800cd34:	dc33      	bgt.n	800cd9e <_vfprintf_r+0xf3e>
 800cd36:	6056      	str	r6, [r2, #4]
 800cd38:	2907      	cmp	r1, #7
 800cd3a:	4406      	add	r6, r0
 800cd3c:	e9cd 1627 	strd	r1, r6, [sp, #156]	@ 0x9c
 800cd40:	dd08      	ble.n	800cd54 <_vfprintf_r+0xef4>
 800cd42:	9803      	ldr	r0, [sp, #12]
 800cd44:	aa26      	add	r2, sp, #152	@ 0x98
 800cd46:	4659      	mov	r1, fp
 800cd48:	f000 faf6 	bl	800d338 <__sprint_r>
 800cd4c:	2800      	cmp	r0, #0
 800cd4e:	f040 824e 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800cd52:	ab29      	add	r3, sp, #164	@ 0xa4
 800cd54:	9a04      	ldr	r2, [sp, #16]
 800cd56:	9904      	ldr	r1, [sp, #16]
 800cd58:	605a      	str	r2, [r3, #4]
 800cd5a:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 800cd5c:	f8c3 8000 	str.w	r8, [r3]
 800cd60:	440a      	add	r2, r1
 800cd62:	9228      	str	r2, [sp, #160]	@ 0xa0
 800cd64:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800cd66:	3201      	adds	r2, #1
 800cd68:	2a07      	cmp	r2, #7
 800cd6a:	9227      	str	r2, [sp, #156]	@ 0x9c
 800cd6c:	f73f af7c 	bgt.w	800cc68 <_vfprintf_r+0xe08>
 800cd70:	f103 0408 	add.w	r4, r3, #8
 800cd74:	e4ca      	b.n	800c70c <_vfprintf_r+0x8ac>
 800cd76:	9803      	ldr	r0, [sp, #12]
 800cd78:	aa26      	add	r2, sp, #152	@ 0x98
 800cd7a:	4659      	mov	r1, fp
 800cd7c:	f000 fadc 	bl	800d338 <__sprint_r>
 800cd80:	2800      	cmp	r0, #0
 800cd82:	f040 8234 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800cd86:	ac29      	add	r4, sp, #164	@ 0xa4
 800cd88:	e7af      	b.n	800ccea <_vfprintf_r+0xe8a>
 800cd8a:	9803      	ldr	r0, [sp, #12]
 800cd8c:	aa26      	add	r2, sp, #152	@ 0x98
 800cd8e:	4659      	mov	r1, fp
 800cd90:	f000 fad2 	bl	800d338 <__sprint_r>
 800cd94:	2800      	cmp	r0, #0
 800cd96:	f040 822a 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800cd9a:	ab29      	add	r3, sp, #164	@ 0xa4
 800cd9c:	e7bb      	b.n	800cd16 <_vfprintf_r+0xeb6>
 800cd9e:	3010      	adds	r0, #16
 800cda0:	2907      	cmp	r1, #7
 800cda2:	e9cd 1027 	strd	r1, r0, [sp, #156]	@ 0x9c
 800cda6:	6054      	str	r4, [r2, #4]
 800cda8:	dd08      	ble.n	800cdbc <_vfprintf_r+0xf5c>
 800cdaa:	9803      	ldr	r0, [sp, #12]
 800cdac:	aa26      	add	r2, sp, #152	@ 0x98
 800cdae:	4659      	mov	r1, fp
 800cdb0:	f000 fac2 	bl	800d338 <__sprint_r>
 800cdb4:	2800      	cmp	r0, #0
 800cdb6:	f040 821a 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800cdba:	ab29      	add	r3, sp, #164	@ 0xa4
 800cdbc:	3e10      	subs	r6, #16
 800cdbe:	461a      	mov	r2, r3
 800cdc0:	e7b0      	b.n	800cd24 <_vfprintf_r+0xec4>
 800cdc2:	bf00      	nop
 800cdc4:	0801098a 	.word	0x0801098a
 800cdc8:	080109ac 	.word	0x080109ac
 800cdcc:	9b04      	ldr	r3, [sp, #16]
 800cdce:	4443      	add	r3, r8
 800cdd0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cdd2:	9b04      	ldr	r3, [sp, #16]
 800cdd4:	42b3      	cmp	r3, r6
 800cdd6:	bfa8      	it	ge
 800cdd8:	4633      	movge	r3, r6
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	4699      	mov	r9, r3
 800cdde:	dd0b      	ble.n	800cdf8 <_vfprintf_r+0xf98>
 800cde0:	e9c4 8300 	strd	r8, r3, [r4]
 800cde4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cde6:	444b      	add	r3, r9
 800cde8:	9328      	str	r3, [sp, #160]	@ 0xa0
 800cdea:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800cdec:	3301      	adds	r3, #1
 800cdee:	2b07      	cmp	r3, #7
 800cdf0:	9327      	str	r3, [sp, #156]	@ 0x9c
 800cdf2:	f300 8089 	bgt.w	800cf08 <_vfprintf_r+0x10a8>
 800cdf6:	3408      	adds	r4, #8
 800cdf8:	f1b9 0f00 	cmp.w	r9, #0
 800cdfc:	bfac      	ite	ge
 800cdfe:	eba6 0309 	subge.w	r3, r6, r9
 800ce02:	4633      	movlt	r3, r6
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	9306      	str	r3, [sp, #24]
 800ce08:	dd1c      	ble.n	800ce44 <_vfprintf_r+0xfe4>
 800ce0a:	f8df 9364 	ldr.w	r9, [pc, #868]	@ 800d170 <_vfprintf_r+0x1310>
 800ce0e:	9806      	ldr	r0, [sp, #24]
 800ce10:	f8c4 9000 	str.w	r9, [r4]
 800ce14:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 800ce18:	2810      	cmp	r0, #16
 800ce1a:	f102 0201 	add.w	r2, r2, #1
 800ce1e:	f104 0108 	add.w	r1, r4, #8
 800ce22:	dc7b      	bgt.n	800cf1c <_vfprintf_r+0x10bc>
 800ce24:	4403      	add	r3, r0
 800ce26:	2a07      	cmp	r2, #7
 800ce28:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800ce2c:	6060      	str	r0, [r4, #4]
 800ce2e:	f340 808a 	ble.w	800cf46 <_vfprintf_r+0x10e6>
 800ce32:	9803      	ldr	r0, [sp, #12]
 800ce34:	aa26      	add	r2, sp, #152	@ 0x98
 800ce36:	4659      	mov	r1, fp
 800ce38:	f000 fa7e 	bl	800d338 <__sprint_r>
 800ce3c:	2800      	cmp	r0, #0
 800ce3e:	f040 81d6 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800ce42:	ac29      	add	r4, sp, #164	@ 0xa4
 800ce44:	056a      	lsls	r2, r5, #21
 800ce46:	44b0      	add	r8, r6
 800ce48:	d508      	bpl.n	800ce5c <_vfprintf_r+0xffc>
 800ce4a:	9b08      	ldr	r3, [sp, #32]
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d17c      	bne.n	800cf4a <_vfprintf_r+0x10ea>
 800ce50:	2f00      	cmp	r7, #0
 800ce52:	d17c      	bne.n	800cf4e <_vfprintf_r+0x10ee>
 800ce54:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ce56:	4598      	cmp	r8, r3
 800ce58:	bf28      	it	cs
 800ce5a:	4698      	movcs	r8, r3
 800ce5c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ce5e:	9a04      	ldr	r2, [sp, #16]
 800ce60:	4293      	cmp	r3, r2
 800ce62:	db01      	blt.n	800ce68 <_vfprintf_r+0x1008>
 800ce64:	07eb      	lsls	r3, r5, #31
 800ce66:	d50e      	bpl.n	800ce86 <_vfprintf_r+0x1026>
 800ce68:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ce6a:	6023      	str	r3, [r4, #0]
 800ce6c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ce6e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ce70:	6063      	str	r3, [r4, #4]
 800ce72:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800ce74:	4413      	add	r3, r2
 800ce76:	9328      	str	r3, [sp, #160]	@ 0xa0
 800ce78:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800ce7a:	3301      	adds	r3, #1
 800ce7c:	2b07      	cmp	r3, #7
 800ce7e:	9327      	str	r3, [sp, #156]	@ 0x9c
 800ce80:	f300 80e1 	bgt.w	800d046 <_vfprintf_r+0x11e6>
 800ce84:	3408      	adds	r4, #8
 800ce86:	9b04      	ldr	r3, [sp, #16]
 800ce88:	9f20      	ldr	r7, [sp, #128]	@ 0x80
 800ce8a:	1bdf      	subs	r7, r3, r7
 800ce8c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ce8e:	eba3 0308 	sub.w	r3, r3, r8
 800ce92:	429f      	cmp	r7, r3
 800ce94:	bfa8      	it	ge
 800ce96:	461f      	movge	r7, r3
 800ce98:	2f00      	cmp	r7, #0
 800ce9a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800ce9c:	dd0a      	ble.n	800ceb4 <_vfprintf_r+0x1054>
 800ce9e:	443b      	add	r3, r7
 800cea0:	9328      	str	r3, [sp, #160]	@ 0xa0
 800cea2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800cea4:	3301      	adds	r3, #1
 800cea6:	2b07      	cmp	r3, #7
 800cea8:	e9c4 8700 	strd	r8, r7, [r4]
 800ceac:	9327      	str	r3, [sp, #156]	@ 0x9c
 800ceae:	f300 80d4 	bgt.w	800d05a <_vfprintf_r+0x11fa>
 800ceb2:	3408      	adds	r4, #8
 800ceb4:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800ceb6:	9b04      	ldr	r3, [sp, #16]
 800ceb8:	2f00      	cmp	r7, #0
 800ceba:	eba3 0606 	sub.w	r6, r3, r6
 800cebe:	bfa8      	it	ge
 800cec0:	1bf6      	subge	r6, r6, r7
 800cec2:	2e00      	cmp	r6, #0
 800cec4:	f77f ac22 	ble.w	800c70c <_vfprintf_r+0x8ac>
 800cec8:	4fa9      	ldr	r7, [pc, #676]	@ (800d170 <_vfprintf_r+0x1310>)
 800ceca:	f04f 0810 	mov.w	r8, #16
 800cece:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 800ced2:	2e10      	cmp	r6, #16
 800ced4:	f103 0301 	add.w	r3, r3, #1
 800ced8:	f104 0108 	add.w	r1, r4, #8
 800cedc:	6027      	str	r7, [r4, #0]
 800cede:	f77f aebc 	ble.w	800cc5a <_vfprintf_r+0xdfa>
 800cee2:	3210      	adds	r2, #16
 800cee4:	2b07      	cmp	r3, #7
 800cee6:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 800ceea:	f8c4 8004 	str.w	r8, [r4, #4]
 800ceee:	dd08      	ble.n	800cf02 <_vfprintf_r+0x10a2>
 800cef0:	9803      	ldr	r0, [sp, #12]
 800cef2:	aa26      	add	r2, sp, #152	@ 0x98
 800cef4:	4659      	mov	r1, fp
 800cef6:	f000 fa1f 	bl	800d338 <__sprint_r>
 800cefa:	2800      	cmp	r0, #0
 800cefc:	f040 8177 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800cf00:	a929      	add	r1, sp, #164	@ 0xa4
 800cf02:	3e10      	subs	r6, #16
 800cf04:	460c      	mov	r4, r1
 800cf06:	e7e2      	b.n	800cece <_vfprintf_r+0x106e>
 800cf08:	9803      	ldr	r0, [sp, #12]
 800cf0a:	aa26      	add	r2, sp, #152	@ 0x98
 800cf0c:	4659      	mov	r1, fp
 800cf0e:	f000 fa13 	bl	800d338 <__sprint_r>
 800cf12:	2800      	cmp	r0, #0
 800cf14:	f040 816b 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800cf18:	ac29      	add	r4, sp, #164	@ 0xa4
 800cf1a:	e76d      	b.n	800cdf8 <_vfprintf_r+0xf98>
 800cf1c:	2010      	movs	r0, #16
 800cf1e:	4403      	add	r3, r0
 800cf20:	2a07      	cmp	r2, #7
 800cf22:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800cf26:	6060      	str	r0, [r4, #4]
 800cf28:	dd08      	ble.n	800cf3c <_vfprintf_r+0x10dc>
 800cf2a:	9803      	ldr	r0, [sp, #12]
 800cf2c:	aa26      	add	r2, sp, #152	@ 0x98
 800cf2e:	4659      	mov	r1, fp
 800cf30:	f000 fa02 	bl	800d338 <__sprint_r>
 800cf34:	2800      	cmp	r0, #0
 800cf36:	f040 815a 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800cf3a:	a929      	add	r1, sp, #164	@ 0xa4
 800cf3c:	9b06      	ldr	r3, [sp, #24]
 800cf3e:	3b10      	subs	r3, #16
 800cf40:	9306      	str	r3, [sp, #24]
 800cf42:	460c      	mov	r4, r1
 800cf44:	e763      	b.n	800ce0e <_vfprintf_r+0xfae>
 800cf46:	460c      	mov	r4, r1
 800cf48:	e77c      	b.n	800ce44 <_vfprintf_r+0xfe4>
 800cf4a:	2f00      	cmp	r7, #0
 800cf4c:	d04b      	beq.n	800cfe6 <_vfprintf_r+0x1186>
 800cf4e:	3f01      	subs	r7, #1
 800cf50:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cf52:	6023      	str	r3, [r4, #0]
 800cf54:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cf56:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cf58:	6063      	str	r3, [r4, #4]
 800cf5a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800cf5c:	4413      	add	r3, r2
 800cf5e:	9328      	str	r3, [sp, #160]	@ 0xa0
 800cf60:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800cf62:	3301      	adds	r3, #1
 800cf64:	2b07      	cmp	r3, #7
 800cf66:	9327      	str	r3, [sp, #156]	@ 0x9c
 800cf68:	dc44      	bgt.n	800cff4 <_vfprintf_r+0x1194>
 800cf6a:	3408      	adds	r4, #8
 800cf6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf6e:	f893 9000 	ldrb.w	r9, [r3]
 800cf72:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cf74:	eba3 0308 	sub.w	r3, r3, r8
 800cf78:	4599      	cmp	r9, r3
 800cf7a:	bfa8      	it	ge
 800cf7c:	4699      	movge	r9, r3
 800cf7e:	f1b9 0f00 	cmp.w	r9, #0
 800cf82:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800cf84:	dd09      	ble.n	800cf9a <_vfprintf_r+0x113a>
 800cf86:	444b      	add	r3, r9
 800cf88:	9328      	str	r3, [sp, #160]	@ 0xa0
 800cf8a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800cf8c:	3301      	adds	r3, #1
 800cf8e:	2b07      	cmp	r3, #7
 800cf90:	e9c4 8900 	strd	r8, r9, [r4]
 800cf94:	9327      	str	r3, [sp, #156]	@ 0x9c
 800cf96:	dc37      	bgt.n	800d008 <_vfprintf_r+0x11a8>
 800cf98:	3408      	adds	r4, #8
 800cf9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf9c:	781e      	ldrb	r6, [r3, #0]
 800cf9e:	f1b9 0f00 	cmp.w	r9, #0
 800cfa2:	bfa8      	it	ge
 800cfa4:	eba6 0609 	subge.w	r6, r6, r9
 800cfa8:	2e00      	cmp	r6, #0
 800cfaa:	dd18      	ble.n	800cfde <_vfprintf_r+0x117e>
 800cfac:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 800cfb0:	486f      	ldr	r0, [pc, #444]	@ (800d170 <_vfprintf_r+0x1310>)
 800cfb2:	6020      	str	r0, [r4, #0]
 800cfb4:	2e10      	cmp	r6, #16
 800cfb6:	f103 0301 	add.w	r3, r3, #1
 800cfba:	f104 0108 	add.w	r1, r4, #8
 800cfbe:	dc2d      	bgt.n	800d01c <_vfprintf_r+0x11bc>
 800cfc0:	6066      	str	r6, [r4, #4]
 800cfc2:	2b07      	cmp	r3, #7
 800cfc4:	4416      	add	r6, r2
 800cfc6:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 800cfca:	dd3a      	ble.n	800d042 <_vfprintf_r+0x11e2>
 800cfcc:	9803      	ldr	r0, [sp, #12]
 800cfce:	aa26      	add	r2, sp, #152	@ 0x98
 800cfd0:	4659      	mov	r1, fp
 800cfd2:	f000 f9b1 	bl	800d338 <__sprint_r>
 800cfd6:	2800      	cmp	r0, #0
 800cfd8:	f040 8109 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800cfdc:	ac29      	add	r4, sp, #164	@ 0xa4
 800cfde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfe0:	781b      	ldrb	r3, [r3, #0]
 800cfe2:	4498      	add	r8, r3
 800cfe4:	e731      	b.n	800ce4a <_vfprintf_r+0xfea>
 800cfe6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfe8:	3b01      	subs	r3, #1
 800cfea:	9309      	str	r3, [sp, #36]	@ 0x24
 800cfec:	9b08      	ldr	r3, [sp, #32]
 800cfee:	3b01      	subs	r3, #1
 800cff0:	9308      	str	r3, [sp, #32]
 800cff2:	e7ad      	b.n	800cf50 <_vfprintf_r+0x10f0>
 800cff4:	9803      	ldr	r0, [sp, #12]
 800cff6:	aa26      	add	r2, sp, #152	@ 0x98
 800cff8:	4659      	mov	r1, fp
 800cffa:	f000 f99d 	bl	800d338 <__sprint_r>
 800cffe:	2800      	cmp	r0, #0
 800d000:	f040 80f5 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800d004:	ac29      	add	r4, sp, #164	@ 0xa4
 800d006:	e7b1      	b.n	800cf6c <_vfprintf_r+0x110c>
 800d008:	9803      	ldr	r0, [sp, #12]
 800d00a:	aa26      	add	r2, sp, #152	@ 0x98
 800d00c:	4659      	mov	r1, fp
 800d00e:	f000 f993 	bl	800d338 <__sprint_r>
 800d012:	2800      	cmp	r0, #0
 800d014:	f040 80eb 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800d018:	ac29      	add	r4, sp, #164	@ 0xa4
 800d01a:	e7be      	b.n	800cf9a <_vfprintf_r+0x113a>
 800d01c:	2010      	movs	r0, #16
 800d01e:	4402      	add	r2, r0
 800d020:	2b07      	cmp	r3, #7
 800d022:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 800d026:	6060      	str	r0, [r4, #4]
 800d028:	dd08      	ble.n	800d03c <_vfprintf_r+0x11dc>
 800d02a:	9803      	ldr	r0, [sp, #12]
 800d02c:	aa26      	add	r2, sp, #152	@ 0x98
 800d02e:	4659      	mov	r1, fp
 800d030:	f000 f982 	bl	800d338 <__sprint_r>
 800d034:	2800      	cmp	r0, #0
 800d036:	f040 80da 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800d03a:	a929      	add	r1, sp, #164	@ 0xa4
 800d03c:	3e10      	subs	r6, #16
 800d03e:	460c      	mov	r4, r1
 800d040:	e7b4      	b.n	800cfac <_vfprintf_r+0x114c>
 800d042:	460c      	mov	r4, r1
 800d044:	e7cb      	b.n	800cfde <_vfprintf_r+0x117e>
 800d046:	9803      	ldr	r0, [sp, #12]
 800d048:	aa26      	add	r2, sp, #152	@ 0x98
 800d04a:	4659      	mov	r1, fp
 800d04c:	f000 f974 	bl	800d338 <__sprint_r>
 800d050:	2800      	cmp	r0, #0
 800d052:	f040 80cc 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800d056:	ac29      	add	r4, sp, #164	@ 0xa4
 800d058:	e715      	b.n	800ce86 <_vfprintf_r+0x1026>
 800d05a:	9803      	ldr	r0, [sp, #12]
 800d05c:	aa26      	add	r2, sp, #152	@ 0x98
 800d05e:	4659      	mov	r1, fp
 800d060:	f000 f96a 	bl	800d338 <__sprint_r>
 800d064:	2800      	cmp	r0, #0
 800d066:	f040 80c2 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800d06a:	ac29      	add	r4, sp, #164	@ 0xa4
 800d06c:	e722      	b.n	800ceb4 <_vfprintf_r+0x1054>
 800d06e:	9904      	ldr	r1, [sp, #16]
 800d070:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d072:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800d074:	2901      	cmp	r1, #1
 800d076:	f103 0301 	add.w	r3, r3, #1
 800d07a:	f102 0201 	add.w	r2, r2, #1
 800d07e:	f104 0608 	add.w	r6, r4, #8
 800d082:	dc02      	bgt.n	800d08a <_vfprintf_r+0x122a>
 800d084:	07ef      	lsls	r7, r5, #31
 800d086:	f140 8086 	bpl.w	800d196 <_vfprintf_r+0x1336>
 800d08a:	2101      	movs	r1, #1
 800d08c:	2a07      	cmp	r2, #7
 800d08e:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800d092:	f8c4 8000 	str.w	r8, [r4]
 800d096:	6061      	str	r1, [r4, #4]
 800d098:	dd08      	ble.n	800d0ac <_vfprintf_r+0x124c>
 800d09a:	9803      	ldr	r0, [sp, #12]
 800d09c:	aa26      	add	r2, sp, #152	@ 0x98
 800d09e:	4659      	mov	r1, fp
 800d0a0:	f000 f94a 	bl	800d338 <__sprint_r>
 800d0a4:	2800      	cmp	r0, #0
 800d0a6:	f040 80a2 	bne.w	800d1ee <_vfprintf_r+0x138e>
 800d0aa:	ae29      	add	r6, sp, #164	@ 0xa4
 800d0ac:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d0ae:	6033      	str	r3, [r6, #0]
 800d0b0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d0b2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d0b4:	6073      	str	r3, [r6, #4]
 800d0b6:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800d0b8:	4413      	add	r3, r2
 800d0ba:	9328      	str	r3, [sp, #160]	@ 0xa0
 800d0bc:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800d0be:	3301      	adds	r3, #1
 800d0c0:	2b07      	cmp	r3, #7
 800d0c2:	9327      	str	r3, [sp, #156]	@ 0x9c
 800d0c4:	dc33      	bgt.n	800d12e <_vfprintf_r+0x12ce>
 800d0c6:	3608      	adds	r6, #8
 800d0c8:	9b04      	ldr	r3, [sp, #16]
 800d0ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d0ce:	1e5c      	subs	r4, r3, #1
 800d0d0:	2200      	movs	r2, #0
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	e9dd 9727 	ldrd	r9, r7, [sp, #156]	@ 0x9c
 800d0d8:	f7f3 fd2e 	bl	8000b38 <__aeabi_dcmpeq>
 800d0dc:	2800      	cmp	r0, #0
 800d0de:	d12f      	bne.n	800d140 <_vfprintf_r+0x12e0>
 800d0e0:	f108 0201 	add.w	r2, r8, #1
 800d0e4:	e9c6 2400 	strd	r2, r4, [r6]
 800d0e8:	9a04      	ldr	r2, [sp, #16]
 800d0ea:	f109 0301 	add.w	r3, r9, #1
 800d0ee:	3f01      	subs	r7, #1
 800d0f0:	4417      	add	r7, r2
 800d0f2:	2b07      	cmp	r3, #7
 800d0f4:	e9cd 3727 	strd	r3, r7, [sp, #156]	@ 0x9c
 800d0f8:	dd56      	ble.n	800d1a8 <_vfprintf_r+0x1348>
 800d0fa:	9803      	ldr	r0, [sp, #12]
 800d0fc:	aa26      	add	r2, sp, #152	@ 0x98
 800d0fe:	4659      	mov	r1, fp
 800d100:	f000 f91a 	bl	800d338 <__sprint_r>
 800d104:	2800      	cmp	r0, #0
 800d106:	d172      	bne.n	800d1ee <_vfprintf_r+0x138e>
 800d108:	ae29      	add	r6, sp, #164	@ 0xa4
 800d10a:	ab22      	add	r3, sp, #136	@ 0x88
 800d10c:	6033      	str	r3, [r6, #0]
 800d10e:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800d110:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800d112:	6073      	str	r3, [r6, #4]
 800d114:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800d116:	4413      	add	r3, r2
 800d118:	9328      	str	r3, [sp, #160]	@ 0xa0
 800d11a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800d11c:	3301      	adds	r3, #1
 800d11e:	2b07      	cmp	r3, #7
 800d120:	9327      	str	r3, [sp, #156]	@ 0x9c
 800d122:	f73f ada1 	bgt.w	800cc68 <_vfprintf_r+0xe08>
 800d126:	f106 0408 	add.w	r4, r6, #8
 800d12a:	f7ff baef 	b.w	800c70c <_vfprintf_r+0x8ac>
 800d12e:	9803      	ldr	r0, [sp, #12]
 800d130:	aa26      	add	r2, sp, #152	@ 0x98
 800d132:	4659      	mov	r1, fp
 800d134:	f000 f900 	bl	800d338 <__sprint_r>
 800d138:	2800      	cmp	r0, #0
 800d13a:	d158      	bne.n	800d1ee <_vfprintf_r+0x138e>
 800d13c:	ae29      	add	r6, sp, #164	@ 0xa4
 800d13e:	e7c3      	b.n	800d0c8 <_vfprintf_r+0x1268>
 800d140:	9b04      	ldr	r3, [sp, #16]
 800d142:	2b01      	cmp	r3, #1
 800d144:	dde1      	ble.n	800d10a <_vfprintf_r+0x12aa>
 800d146:	4f0a      	ldr	r7, [pc, #40]	@ (800d170 <_vfprintf_r+0x1310>)
 800d148:	f04f 0810 	mov.w	r8, #16
 800d14c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 800d150:	2c10      	cmp	r4, #16
 800d152:	f103 0301 	add.w	r3, r3, #1
 800d156:	f106 0108 	add.w	r1, r6, #8
 800d15a:	6037      	str	r7, [r6, #0]
 800d15c:	dc0a      	bgt.n	800d174 <_vfprintf_r+0x1314>
 800d15e:	6074      	str	r4, [r6, #4]
 800d160:	2b07      	cmp	r3, #7
 800d162:	4414      	add	r4, r2
 800d164:	e9cd 3427 	strd	r3, r4, [sp, #156]	@ 0x9c
 800d168:	dcc7      	bgt.n	800d0fa <_vfprintf_r+0x129a>
 800d16a:	460e      	mov	r6, r1
 800d16c:	e7cd      	b.n	800d10a <_vfprintf_r+0x12aa>
 800d16e:	bf00      	nop
 800d170:	080109ac 	.word	0x080109ac
 800d174:	3210      	adds	r2, #16
 800d176:	2b07      	cmp	r3, #7
 800d178:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 800d17c:	f8c6 8004 	str.w	r8, [r6, #4]
 800d180:	dd06      	ble.n	800d190 <_vfprintf_r+0x1330>
 800d182:	9803      	ldr	r0, [sp, #12]
 800d184:	aa26      	add	r2, sp, #152	@ 0x98
 800d186:	4659      	mov	r1, fp
 800d188:	f000 f8d6 	bl	800d338 <__sprint_r>
 800d18c:	bb78      	cbnz	r0, 800d1ee <_vfprintf_r+0x138e>
 800d18e:	a929      	add	r1, sp, #164	@ 0xa4
 800d190:	3c10      	subs	r4, #16
 800d192:	460e      	mov	r6, r1
 800d194:	e7da      	b.n	800d14c <_vfprintf_r+0x12ec>
 800d196:	2101      	movs	r1, #1
 800d198:	2a07      	cmp	r2, #7
 800d19a:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800d19e:	f8c4 8000 	str.w	r8, [r4]
 800d1a2:	6061      	str	r1, [r4, #4]
 800d1a4:	ddb1      	ble.n	800d10a <_vfprintf_r+0x12aa>
 800d1a6:	e7a8      	b.n	800d0fa <_vfprintf_r+0x129a>
 800d1a8:	3608      	adds	r6, #8
 800d1aa:	e7ae      	b.n	800d10a <_vfprintf_r+0x12aa>
 800d1ac:	460c      	mov	r4, r1
 800d1ae:	f7ff baad 	b.w	800c70c <_vfprintf_r+0x8ac>
 800d1b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d1b4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d1b6:	1a9d      	subs	r5, r3, r2
 800d1b8:	2d00      	cmp	r5, #0
 800d1ba:	f77f aaaa 	ble.w	800c712 <_vfprintf_r+0x8b2>
 800d1be:	4e3d      	ldr	r6, [pc, #244]	@ (800d2b4 <_vfprintf_r+0x1454>)
 800d1c0:	2710      	movs	r7, #16
 800d1c2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 800d1c6:	2d10      	cmp	r5, #16
 800d1c8:	f103 0301 	add.w	r3, r3, #1
 800d1cc:	6026      	str	r6, [r4, #0]
 800d1ce:	dc18      	bgt.n	800d202 <_vfprintf_r+0x13a2>
 800d1d0:	6065      	str	r5, [r4, #4]
 800d1d2:	2b07      	cmp	r3, #7
 800d1d4:	4415      	add	r5, r2
 800d1d6:	e9cd 3527 	strd	r3, r5, [sp, #156]	@ 0x9c
 800d1da:	f77f aa9a 	ble.w	800c712 <_vfprintf_r+0x8b2>
 800d1de:	9803      	ldr	r0, [sp, #12]
 800d1e0:	aa26      	add	r2, sp, #152	@ 0x98
 800d1e2:	4659      	mov	r1, fp
 800d1e4:	f000 f8a8 	bl	800d338 <__sprint_r>
 800d1e8:	2800      	cmp	r0, #0
 800d1ea:	f43f aa92 	beq.w	800c712 <_vfprintf_r+0x8b2>
 800d1ee:	f1ba 0f00 	cmp.w	sl, #0
 800d1f2:	f43f a892 	beq.w	800c31a <_vfprintf_r+0x4ba>
 800d1f6:	9803      	ldr	r0, [sp, #12]
 800d1f8:	4651      	mov	r1, sl
 800d1fa:	f7fd fb8f 	bl	800a91c <_free_r>
 800d1fe:	f7ff b88c 	b.w	800c31a <_vfprintf_r+0x4ba>
 800d202:	3210      	adds	r2, #16
 800d204:	2b07      	cmp	r3, #7
 800d206:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 800d20a:	6067      	str	r7, [r4, #4]
 800d20c:	dc02      	bgt.n	800d214 <_vfprintf_r+0x13b4>
 800d20e:	3408      	adds	r4, #8
 800d210:	3d10      	subs	r5, #16
 800d212:	e7d6      	b.n	800d1c2 <_vfprintf_r+0x1362>
 800d214:	9803      	ldr	r0, [sp, #12]
 800d216:	aa26      	add	r2, sp, #152	@ 0x98
 800d218:	4659      	mov	r1, fp
 800d21a:	f000 f88d 	bl	800d338 <__sprint_r>
 800d21e:	2800      	cmp	r0, #0
 800d220:	d1e5      	bne.n	800d1ee <_vfprintf_r+0x138e>
 800d222:	ac29      	add	r4, sp, #164	@ 0xa4
 800d224:	e7f4      	b.n	800d210 <_vfprintf_r+0x13b0>
 800d226:	9803      	ldr	r0, [sp, #12]
 800d228:	4651      	mov	r1, sl
 800d22a:	f7fd fb77 	bl	800a91c <_free_r>
 800d22e:	f7ff ba88 	b.w	800c742 <_vfprintf_r+0x8e2>
 800d232:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800d234:	b91b      	cbnz	r3, 800d23e <_vfprintf_r+0x13de>
 800d236:	2300      	movs	r3, #0
 800d238:	9327      	str	r3, [sp, #156]	@ 0x9c
 800d23a:	f7ff b86e 	b.w	800c31a <_vfprintf_r+0x4ba>
 800d23e:	9803      	ldr	r0, [sp, #12]
 800d240:	aa26      	add	r2, sp, #152	@ 0x98
 800d242:	4659      	mov	r1, fp
 800d244:	f000 f878 	bl	800d338 <__sprint_r>
 800d248:	2800      	cmp	r0, #0
 800d24a:	d0f4      	beq.n	800d236 <_vfprintf_r+0x13d6>
 800d24c:	f7ff b865 	b.w	800c31a <_vfprintf_r+0x4ba>
 800d250:	ea56 0207 	orrs.w	r2, r6, r7
 800d254:	9508      	str	r5, [sp, #32]
 800d256:	f43f ab75 	beq.w	800c944 <_vfprintf_r+0xae4>
 800d25a:	2b01      	cmp	r3, #1
 800d25c:	f43f abf6 	beq.w	800ca4c <_vfprintf_r+0xbec>
 800d260:	2b02      	cmp	r3, #2
 800d262:	f50d 78a4 	add.w	r8, sp, #328	@ 0x148
 800d266:	f43f ac3a 	beq.w	800cade <_vfprintf_r+0xc7e>
 800d26a:	f006 0307 	and.w	r3, r6, #7
 800d26e:	08f6      	lsrs	r6, r6, #3
 800d270:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 800d274:	08ff      	lsrs	r7, r7, #3
 800d276:	3330      	adds	r3, #48	@ 0x30
 800d278:	ea56 0107 	orrs.w	r1, r6, r7
 800d27c:	4642      	mov	r2, r8
 800d27e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800d282:	d1f2      	bne.n	800d26a <_vfprintf_r+0x140a>
 800d284:	9908      	ldr	r1, [sp, #32]
 800d286:	07ce      	lsls	r6, r1, #31
 800d288:	d506      	bpl.n	800d298 <_vfprintf_r+0x1438>
 800d28a:	2b30      	cmp	r3, #48	@ 0x30
 800d28c:	d004      	beq.n	800d298 <_vfprintf_r+0x1438>
 800d28e:	2330      	movs	r3, #48	@ 0x30
 800d290:	f808 3c01 	strb.w	r3, [r8, #-1]
 800d294:	f1a2 0802 	sub.w	r8, r2, #2
 800d298:	ab52      	add	r3, sp, #328	@ 0x148
 800d29a:	9d08      	ldr	r5, [sp, #32]
 800d29c:	f8cd 9040 	str.w	r9, [sp, #64]	@ 0x40
 800d2a0:	f04f 0a00 	mov.w	sl, #0
 800d2a4:	eba3 0908 	sub.w	r9, r3, r8
 800d2a8:	4657      	mov	r7, sl
 800d2aa:	f8cd a020 	str.w	sl, [sp, #32]
 800d2ae:	4656      	mov	r6, sl
 800d2b0:	f7ff b978 	b.w	800c5a4 <_vfprintf_r+0x744>
 800d2b4:	080109bc 	.word	0x080109bc

0800d2b8 <__sbprintf>:
 800d2b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d2ba:	461f      	mov	r7, r3
 800d2bc:	898b      	ldrh	r3, [r1, #12]
 800d2be:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 800d2c2:	f023 0302 	bic.w	r3, r3, #2
 800d2c6:	f8ad 300c 	strh.w	r3, [sp, #12]
 800d2ca:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800d2cc:	9319      	str	r3, [sp, #100]	@ 0x64
 800d2ce:	89cb      	ldrh	r3, [r1, #14]
 800d2d0:	f8ad 300e 	strh.w	r3, [sp, #14]
 800d2d4:	69cb      	ldr	r3, [r1, #28]
 800d2d6:	9307      	str	r3, [sp, #28]
 800d2d8:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 800d2da:	9309      	str	r3, [sp, #36]	@ 0x24
 800d2dc:	ab1a      	add	r3, sp, #104	@ 0x68
 800d2de:	9300      	str	r3, [sp, #0]
 800d2e0:	9304      	str	r3, [sp, #16]
 800d2e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d2e6:	4615      	mov	r5, r2
 800d2e8:	4606      	mov	r6, r0
 800d2ea:	9302      	str	r3, [sp, #8]
 800d2ec:	9305      	str	r3, [sp, #20]
 800d2ee:	a816      	add	r0, sp, #88	@ 0x58
 800d2f0:	2300      	movs	r3, #0
 800d2f2:	460c      	mov	r4, r1
 800d2f4:	9306      	str	r3, [sp, #24]
 800d2f6:	f7fd fa8d 	bl	800a814 <__retarget_lock_init_recursive>
 800d2fa:	462a      	mov	r2, r5
 800d2fc:	463b      	mov	r3, r7
 800d2fe:	4669      	mov	r1, sp
 800d300:	4630      	mov	r0, r6
 800d302:	f7fe fdad 	bl	800be60 <_vfprintf_r>
 800d306:	1e05      	subs	r5, r0, #0
 800d308:	db07      	blt.n	800d31a <__sbprintf+0x62>
 800d30a:	4669      	mov	r1, sp
 800d30c:	4630      	mov	r0, r6
 800d30e:	f000 fdeb 	bl	800dee8 <_fflush_r>
 800d312:	2800      	cmp	r0, #0
 800d314:	bf18      	it	ne
 800d316:	f04f 35ff 	movne.w	r5, #4294967295
 800d31a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800d31e:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800d320:	065b      	lsls	r3, r3, #25
 800d322:	bf42      	ittt	mi
 800d324:	89a3      	ldrhmi	r3, [r4, #12]
 800d326:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 800d32a:	81a3      	strhmi	r3, [r4, #12]
 800d32c:	f7fd fa73 	bl	800a816 <__retarget_lock_close_recursive>
 800d330:	4628      	mov	r0, r5
 800d332:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 800d336:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d338 <__sprint_r>:
 800d338:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d33c:	6893      	ldr	r3, [r2, #8]
 800d33e:	4680      	mov	r8, r0
 800d340:	460e      	mov	r6, r1
 800d342:	4614      	mov	r4, r2
 800d344:	b343      	cbz	r3, 800d398 <__sprint_r+0x60>
 800d346:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800d348:	049d      	lsls	r5, r3, #18
 800d34a:	d522      	bpl.n	800d392 <__sprint_r+0x5a>
 800d34c:	6815      	ldr	r5, [r2, #0]
 800d34e:	68a0      	ldr	r0, [r4, #8]
 800d350:	3508      	adds	r5, #8
 800d352:	b928      	cbnz	r0, 800d360 <__sprint_r+0x28>
 800d354:	2300      	movs	r3, #0
 800d356:	60a3      	str	r3, [r4, #8]
 800d358:	2300      	movs	r3, #0
 800d35a:	6063      	str	r3, [r4, #4]
 800d35c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d360:	e955 b702 	ldrd	fp, r7, [r5, #-8]
 800d364:	f04f 0900 	mov.w	r9, #0
 800d368:	ea4f 0a97 	mov.w	sl, r7, lsr #2
 800d36c:	45ca      	cmp	sl, r9
 800d36e:	dc05      	bgt.n	800d37c <__sprint_r+0x44>
 800d370:	68a3      	ldr	r3, [r4, #8]
 800d372:	f027 0703 	bic.w	r7, r7, #3
 800d376:	1bdb      	subs	r3, r3, r7
 800d378:	60a3      	str	r3, [r4, #8]
 800d37a:	e7e8      	b.n	800d34e <__sprint_r+0x16>
 800d37c:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800d380:	4632      	mov	r2, r6
 800d382:	4640      	mov	r0, r8
 800d384:	f000 ffb9 	bl	800e2fa <_fputwc_r>
 800d388:	1c43      	adds	r3, r0, #1
 800d38a:	d0e3      	beq.n	800d354 <__sprint_r+0x1c>
 800d38c:	f109 0901 	add.w	r9, r9, #1
 800d390:	e7ec      	b.n	800d36c <__sprint_r+0x34>
 800d392:	f000 fdcf 	bl	800df34 <__sfvwrite_r>
 800d396:	e7dd      	b.n	800d354 <__sprint_r+0x1c>
 800d398:	4618      	mov	r0, r3
 800d39a:	e7dd      	b.n	800d358 <__sprint_r+0x20>

0800d39c <_vfiprintf_r>:
 800d39c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3a0:	b0bb      	sub	sp, #236	@ 0xec
 800d3a2:	460f      	mov	r7, r1
 800d3a4:	4693      	mov	fp, r2
 800d3a6:	461c      	mov	r4, r3
 800d3a8:	461d      	mov	r5, r3
 800d3aa:	9000      	str	r0, [sp, #0]
 800d3ac:	b118      	cbz	r0, 800d3b6 <_vfiprintf_r+0x1a>
 800d3ae:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800d3b0:	b90b      	cbnz	r3, 800d3b6 <_vfiprintf_r+0x1a>
 800d3b2:	f7fd f8ad 	bl	800a510 <__sinit>
 800d3b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3b8:	07db      	lsls	r3, r3, #31
 800d3ba:	d405      	bmi.n	800d3c8 <_vfiprintf_r+0x2c>
 800d3bc:	89bb      	ldrh	r3, [r7, #12]
 800d3be:	059e      	lsls	r6, r3, #22
 800d3c0:	d402      	bmi.n	800d3c8 <_vfiprintf_r+0x2c>
 800d3c2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d3c4:	f7fd fa28 	bl	800a818 <__retarget_lock_acquire_recursive>
 800d3c8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800d3cc:	0498      	lsls	r0, r3, #18
 800d3ce:	d406      	bmi.n	800d3de <_vfiprintf_r+0x42>
 800d3d0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800d3d4:	81bb      	strh	r3, [r7, #12]
 800d3d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3d8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d3dc:	667b      	str	r3, [r7, #100]	@ 0x64
 800d3de:	89bb      	ldrh	r3, [r7, #12]
 800d3e0:	0719      	lsls	r1, r3, #28
 800d3e2:	d501      	bpl.n	800d3e8 <_vfiprintf_r+0x4c>
 800d3e4:	693b      	ldr	r3, [r7, #16]
 800d3e6:	b9ab      	cbnz	r3, 800d414 <_vfiprintf_r+0x78>
 800d3e8:	9800      	ldr	r0, [sp, #0]
 800d3ea:	4639      	mov	r1, r7
 800d3ec:	f000 feee 	bl	800e1cc <__swsetup_r>
 800d3f0:	b180      	cbz	r0, 800d414 <_vfiprintf_r+0x78>
 800d3f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3f4:	07da      	lsls	r2, r3, #31
 800d3f6:	d506      	bpl.n	800d406 <_vfiprintf_r+0x6a>
 800d3f8:	f04f 33ff 	mov.w	r3, #4294967295
 800d3fc:	9303      	str	r3, [sp, #12]
 800d3fe:	9803      	ldr	r0, [sp, #12]
 800d400:	b03b      	add	sp, #236	@ 0xec
 800d402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d406:	89bb      	ldrh	r3, [r7, #12]
 800d408:	059b      	lsls	r3, r3, #22
 800d40a:	d4f5      	bmi.n	800d3f8 <_vfiprintf_r+0x5c>
 800d40c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d40e:	f7fd fa04 	bl	800a81a <__retarget_lock_release_recursive>
 800d412:	e7f1      	b.n	800d3f8 <_vfiprintf_r+0x5c>
 800d414:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800d418:	f003 021a 	and.w	r2, r3, #26
 800d41c:	2a0a      	cmp	r2, #10
 800d41e:	d114      	bne.n	800d44a <_vfiprintf_r+0xae>
 800d420:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800d424:	2a00      	cmp	r2, #0
 800d426:	db10      	blt.n	800d44a <_vfiprintf_r+0xae>
 800d428:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d42a:	07d6      	lsls	r6, r2, #31
 800d42c:	d404      	bmi.n	800d438 <_vfiprintf_r+0x9c>
 800d42e:	059d      	lsls	r5, r3, #22
 800d430:	d402      	bmi.n	800d438 <_vfiprintf_r+0x9c>
 800d432:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d434:	f7fd f9f1 	bl	800a81a <__retarget_lock_release_recursive>
 800d438:	9800      	ldr	r0, [sp, #0]
 800d43a:	4623      	mov	r3, r4
 800d43c:	465a      	mov	r2, fp
 800d43e:	4639      	mov	r1, r7
 800d440:	b03b      	add	sp, #236	@ 0xec
 800d442:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d446:	f000 bc31 	b.w	800dcac <__sbprintf>
 800d44a:	2300      	movs	r3, #0
 800d44c:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 800d450:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800d454:	ae11      	add	r6, sp, #68	@ 0x44
 800d456:	960e      	str	r6, [sp, #56]	@ 0x38
 800d458:	9307      	str	r3, [sp, #28]
 800d45a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d45c:	9303      	str	r3, [sp, #12]
 800d45e:	465b      	mov	r3, fp
 800d460:	461c      	mov	r4, r3
 800d462:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d466:	b10a      	cbz	r2, 800d46c <_vfiprintf_r+0xd0>
 800d468:	2a25      	cmp	r2, #37	@ 0x25
 800d46a:	d1f9      	bne.n	800d460 <_vfiprintf_r+0xc4>
 800d46c:	ebb4 080b 	subs.w	r8, r4, fp
 800d470:	d00d      	beq.n	800d48e <_vfiprintf_r+0xf2>
 800d472:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d474:	4443      	add	r3, r8
 800d476:	9310      	str	r3, [sp, #64]	@ 0x40
 800d478:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d47a:	3301      	adds	r3, #1
 800d47c:	2b07      	cmp	r3, #7
 800d47e:	e9c6 b800 	strd	fp, r8, [r6]
 800d482:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d484:	dc75      	bgt.n	800d572 <_vfiprintf_r+0x1d6>
 800d486:	3608      	adds	r6, #8
 800d488:	9b03      	ldr	r3, [sp, #12]
 800d48a:	4443      	add	r3, r8
 800d48c:	9303      	str	r3, [sp, #12]
 800d48e:	7823      	ldrb	r3, [r4, #0]
 800d490:	2b00      	cmp	r3, #0
 800d492:	f000 83cd 	beq.w	800dc30 <_vfiprintf_r+0x894>
 800d496:	2300      	movs	r3, #0
 800d498:	f04f 32ff 	mov.w	r2, #4294967295
 800d49c:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800d4a0:	3401      	adds	r4, #1
 800d4a2:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800d4a6:	469a      	mov	sl, r3
 800d4a8:	46a3      	mov	fp, r4
 800d4aa:	f81b 3b01 	ldrb.w	r3, [fp], #1
 800d4ae:	f1a3 0220 	sub.w	r2, r3, #32
 800d4b2:	2a5a      	cmp	r2, #90	@ 0x5a
 800d4b4:	f200 8316 	bhi.w	800dae4 <_vfiprintf_r+0x748>
 800d4b8:	e8df f012 	tbh	[pc, r2, lsl #1]
 800d4bc:	0314009a 	.word	0x0314009a
 800d4c0:	00a20314 	.word	0x00a20314
 800d4c4:	03140314 	.word	0x03140314
 800d4c8:	00820314 	.word	0x00820314
 800d4cc:	03140314 	.word	0x03140314
 800d4d0:	00af00a5 	.word	0x00af00a5
 800d4d4:	00ac0314 	.word	0x00ac0314
 800d4d8:	031400b1 	.word	0x031400b1
 800d4dc:	00d000cd 	.word	0x00d000cd
 800d4e0:	00d000d0 	.word	0x00d000d0
 800d4e4:	00d000d0 	.word	0x00d000d0
 800d4e8:	00d000d0 	.word	0x00d000d0
 800d4ec:	00d000d0 	.word	0x00d000d0
 800d4f0:	03140314 	.word	0x03140314
 800d4f4:	03140314 	.word	0x03140314
 800d4f8:	03140314 	.word	0x03140314
 800d4fc:	03140314 	.word	0x03140314
 800d500:	00f70314 	.word	0x00f70314
 800d504:	03140104 	.word	0x03140104
 800d508:	03140314 	.word	0x03140314
 800d50c:	03140314 	.word	0x03140314
 800d510:	03140314 	.word	0x03140314
 800d514:	03140314 	.word	0x03140314
 800d518:	01520314 	.word	0x01520314
 800d51c:	03140314 	.word	0x03140314
 800d520:	019a0314 	.word	0x019a0314
 800d524:	027a0314 	.word	0x027a0314
 800d528:	03140314 	.word	0x03140314
 800d52c:	0314029a 	.word	0x0314029a
 800d530:	03140314 	.word	0x03140314
 800d534:	03140314 	.word	0x03140314
 800d538:	03140314 	.word	0x03140314
 800d53c:	03140314 	.word	0x03140314
 800d540:	00f70314 	.word	0x00f70314
 800d544:	03140106 	.word	0x03140106
 800d548:	03140314 	.word	0x03140314
 800d54c:	010600e0 	.word	0x010600e0
 800d550:	031400f1 	.word	0x031400f1
 800d554:	031400eb 	.word	0x031400eb
 800d558:	01540132 	.word	0x01540132
 800d55c:	00f10189 	.word	0x00f10189
 800d560:	019a0314 	.word	0x019a0314
 800d564:	027c0098 	.word	0x027c0098
 800d568:	03140314 	.word	0x03140314
 800d56c:	03140065 	.word	0x03140065
 800d570:	0098      	.short	0x0098
 800d572:	9800      	ldr	r0, [sp, #0]
 800d574:	aa0e      	add	r2, sp, #56	@ 0x38
 800d576:	4639      	mov	r1, r7
 800d578:	f7ff fede 	bl	800d338 <__sprint_r>
 800d57c:	2800      	cmp	r0, #0
 800d57e:	f040 8336 	bne.w	800dbee <_vfiprintf_r+0x852>
 800d582:	ae11      	add	r6, sp, #68	@ 0x44
 800d584:	e780      	b.n	800d488 <_vfiprintf_r+0xec>
 800d586:	4a99      	ldr	r2, [pc, #612]	@ (800d7ec <_vfiprintf_r+0x450>)
 800d588:	9205      	str	r2, [sp, #20]
 800d58a:	f01a 0220 	ands.w	r2, sl, #32
 800d58e:	f000 8231 	beq.w	800d9f4 <_vfiprintf_r+0x658>
 800d592:	3507      	adds	r5, #7
 800d594:	f025 0507 	bic.w	r5, r5, #7
 800d598:	46a8      	mov	r8, r5
 800d59a:	686d      	ldr	r5, [r5, #4]
 800d59c:	f858 4b08 	ldr.w	r4, [r8], #8
 800d5a0:	f01a 0f01 	tst.w	sl, #1
 800d5a4:	d009      	beq.n	800d5ba <_vfiprintf_r+0x21e>
 800d5a6:	ea54 0205 	orrs.w	r2, r4, r5
 800d5aa:	bf1f      	itttt	ne
 800d5ac:	2230      	movne	r2, #48	@ 0x30
 800d5ae:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 800d5b2:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 800d5b6:	f04a 0a02 	orrne.w	sl, sl, #2
 800d5ba:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800d5be:	e112      	b.n	800d7e6 <_vfiprintf_r+0x44a>
 800d5c0:	9800      	ldr	r0, [sp, #0]
 800d5c2:	f000 fef7 	bl	800e3b4 <_localeconv_r>
 800d5c6:	6843      	ldr	r3, [r0, #4]
 800d5c8:	9309      	str	r3, [sp, #36]	@ 0x24
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	f7f2 fe32 	bl	8000234 <strlen>
 800d5d0:	9007      	str	r0, [sp, #28]
 800d5d2:	9800      	ldr	r0, [sp, #0]
 800d5d4:	f000 feee 	bl	800e3b4 <_localeconv_r>
 800d5d8:	6883      	ldr	r3, [r0, #8]
 800d5da:	9306      	str	r3, [sp, #24]
 800d5dc:	9b07      	ldr	r3, [sp, #28]
 800d5de:	b12b      	cbz	r3, 800d5ec <_vfiprintf_r+0x250>
 800d5e0:	9b06      	ldr	r3, [sp, #24]
 800d5e2:	b11b      	cbz	r3, 800d5ec <_vfiprintf_r+0x250>
 800d5e4:	781b      	ldrb	r3, [r3, #0]
 800d5e6:	b10b      	cbz	r3, 800d5ec <_vfiprintf_r+0x250>
 800d5e8:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 800d5ec:	465c      	mov	r4, fp
 800d5ee:	e75b      	b.n	800d4a8 <_vfiprintf_r+0x10c>
 800d5f0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d1f9      	bne.n	800d5ec <_vfiprintf_r+0x250>
 800d5f8:	2320      	movs	r3, #32
 800d5fa:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800d5fe:	e7f5      	b.n	800d5ec <_vfiprintf_r+0x250>
 800d600:	f04a 0a01 	orr.w	sl, sl, #1
 800d604:	e7f2      	b.n	800d5ec <_vfiprintf_r+0x250>
 800d606:	f855 3b04 	ldr.w	r3, [r5], #4
 800d60a:	9302      	str	r3, [sp, #8]
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	daed      	bge.n	800d5ec <_vfiprintf_r+0x250>
 800d610:	425b      	negs	r3, r3
 800d612:	9302      	str	r3, [sp, #8]
 800d614:	f04a 0a04 	orr.w	sl, sl, #4
 800d618:	e7e8      	b.n	800d5ec <_vfiprintf_r+0x250>
 800d61a:	232b      	movs	r3, #43	@ 0x2b
 800d61c:	e7ed      	b.n	800d5fa <_vfiprintf_r+0x25e>
 800d61e:	465a      	mov	r2, fp
 800d620:	f812 3b01 	ldrb.w	r3, [r2], #1
 800d624:	2b2a      	cmp	r3, #42	@ 0x2a
 800d626:	d112      	bne.n	800d64e <_vfiprintf_r+0x2b2>
 800d628:	f855 3b04 	ldr.w	r3, [r5], #4
 800d62c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d630:	9301      	str	r3, [sp, #4]
 800d632:	4693      	mov	fp, r2
 800d634:	e7da      	b.n	800d5ec <_vfiprintf_r+0x250>
 800d636:	9b01      	ldr	r3, [sp, #4]
 800d638:	fb00 1303 	mla	r3, r0, r3, r1
 800d63c:	9301      	str	r3, [sp, #4]
 800d63e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800d642:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 800d646:	2909      	cmp	r1, #9
 800d648:	d9f5      	bls.n	800d636 <_vfiprintf_r+0x29a>
 800d64a:	4693      	mov	fp, r2
 800d64c:	e72f      	b.n	800d4ae <_vfiprintf_r+0x112>
 800d64e:	2100      	movs	r1, #0
 800d650:	9101      	str	r1, [sp, #4]
 800d652:	200a      	movs	r0, #10
 800d654:	e7f5      	b.n	800d642 <_vfiprintf_r+0x2a6>
 800d656:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 800d65a:	e7c7      	b.n	800d5ec <_vfiprintf_r+0x250>
 800d65c:	2100      	movs	r1, #0
 800d65e:	465a      	mov	r2, fp
 800d660:	9102      	str	r1, [sp, #8]
 800d662:	200a      	movs	r0, #10
 800d664:	9902      	ldr	r1, [sp, #8]
 800d666:	3b30      	subs	r3, #48	@ 0x30
 800d668:	fb00 3301 	mla	r3, r0, r1, r3
 800d66c:	9302      	str	r3, [sp, #8]
 800d66e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800d672:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 800d676:	2909      	cmp	r1, #9
 800d678:	d9f4      	bls.n	800d664 <_vfiprintf_r+0x2c8>
 800d67a:	e7e6      	b.n	800d64a <_vfiprintf_r+0x2ae>
 800d67c:	f89b 3000 	ldrb.w	r3, [fp]
 800d680:	2b68      	cmp	r3, #104	@ 0x68
 800d682:	bf06      	itte	eq
 800d684:	f10b 0b01 	addeq.w	fp, fp, #1
 800d688:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 800d68c:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 800d690:	e7ac      	b.n	800d5ec <_vfiprintf_r+0x250>
 800d692:	f89b 3000 	ldrb.w	r3, [fp]
 800d696:	2b6c      	cmp	r3, #108	@ 0x6c
 800d698:	d104      	bne.n	800d6a4 <_vfiprintf_r+0x308>
 800d69a:	f10b 0b01 	add.w	fp, fp, #1
 800d69e:	f04a 0a20 	orr.w	sl, sl, #32
 800d6a2:	e7a3      	b.n	800d5ec <_vfiprintf_r+0x250>
 800d6a4:	f04a 0a10 	orr.w	sl, sl, #16
 800d6a8:	e7a0      	b.n	800d5ec <_vfiprintf_r+0x250>
 800d6aa:	46a8      	mov	r8, r5
 800d6ac:	2400      	movs	r4, #0
 800d6ae:	f858 3b04 	ldr.w	r3, [r8], #4
 800d6b2:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800d6b6:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800d6ba:	2301      	movs	r3, #1
 800d6bc:	9301      	str	r3, [sp, #4]
 800d6be:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 800d6c2:	e0ab      	b.n	800d81c <_vfiprintf_r+0x480>
 800d6c4:	f04a 0a10 	orr.w	sl, sl, #16
 800d6c8:	f01a 0f20 	tst.w	sl, #32
 800d6cc:	d011      	beq.n	800d6f2 <_vfiprintf_r+0x356>
 800d6ce:	3507      	adds	r5, #7
 800d6d0:	f025 0507 	bic.w	r5, r5, #7
 800d6d4:	46a8      	mov	r8, r5
 800d6d6:	686d      	ldr	r5, [r5, #4]
 800d6d8:	f858 4b08 	ldr.w	r4, [r8], #8
 800d6dc:	2d00      	cmp	r5, #0
 800d6de:	da06      	bge.n	800d6ee <_vfiprintf_r+0x352>
 800d6e0:	4264      	negs	r4, r4
 800d6e2:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 800d6e6:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800d6ea:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800d6ee:	2301      	movs	r3, #1
 800d6f0:	e048      	b.n	800d784 <_vfiprintf_r+0x3e8>
 800d6f2:	46a8      	mov	r8, r5
 800d6f4:	f01a 0f10 	tst.w	sl, #16
 800d6f8:	f858 5b04 	ldr.w	r5, [r8], #4
 800d6fc:	d002      	beq.n	800d704 <_vfiprintf_r+0x368>
 800d6fe:	462c      	mov	r4, r5
 800d700:	17ed      	asrs	r5, r5, #31
 800d702:	e7eb      	b.n	800d6dc <_vfiprintf_r+0x340>
 800d704:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800d708:	d003      	beq.n	800d712 <_vfiprintf_r+0x376>
 800d70a:	b22c      	sxth	r4, r5
 800d70c:	f345 35c0 	sbfx	r5, r5, #15, #1
 800d710:	e7e4      	b.n	800d6dc <_vfiprintf_r+0x340>
 800d712:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800d716:	d0f2      	beq.n	800d6fe <_vfiprintf_r+0x362>
 800d718:	b26c      	sxtb	r4, r5
 800d71a:	f345 15c0 	sbfx	r5, r5, #7, #1
 800d71e:	e7dd      	b.n	800d6dc <_vfiprintf_r+0x340>
 800d720:	f01a 0f20 	tst.w	sl, #32
 800d724:	d007      	beq.n	800d736 <_vfiprintf_r+0x39a>
 800d726:	9a03      	ldr	r2, [sp, #12]
 800d728:	682b      	ldr	r3, [r5, #0]
 800d72a:	9903      	ldr	r1, [sp, #12]
 800d72c:	17d2      	asrs	r2, r2, #31
 800d72e:	e9c3 1200 	strd	r1, r2, [r3]
 800d732:	3504      	adds	r5, #4
 800d734:	e693      	b.n	800d45e <_vfiprintf_r+0xc2>
 800d736:	f01a 0f10 	tst.w	sl, #16
 800d73a:	d003      	beq.n	800d744 <_vfiprintf_r+0x3a8>
 800d73c:	682b      	ldr	r3, [r5, #0]
 800d73e:	9a03      	ldr	r2, [sp, #12]
 800d740:	601a      	str	r2, [r3, #0]
 800d742:	e7f6      	b.n	800d732 <_vfiprintf_r+0x396>
 800d744:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800d748:	d003      	beq.n	800d752 <_vfiprintf_r+0x3b6>
 800d74a:	682b      	ldr	r3, [r5, #0]
 800d74c:	9a03      	ldr	r2, [sp, #12]
 800d74e:	801a      	strh	r2, [r3, #0]
 800d750:	e7ef      	b.n	800d732 <_vfiprintf_r+0x396>
 800d752:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800d756:	d0f1      	beq.n	800d73c <_vfiprintf_r+0x3a0>
 800d758:	682b      	ldr	r3, [r5, #0]
 800d75a:	9a03      	ldr	r2, [sp, #12]
 800d75c:	701a      	strb	r2, [r3, #0]
 800d75e:	e7e8      	b.n	800d732 <_vfiprintf_r+0x396>
 800d760:	f04a 0a10 	orr.w	sl, sl, #16
 800d764:	f01a 0320 	ands.w	r3, sl, #32
 800d768:	d01f      	beq.n	800d7aa <_vfiprintf_r+0x40e>
 800d76a:	3507      	adds	r5, #7
 800d76c:	f025 0507 	bic.w	r5, r5, #7
 800d770:	46a8      	mov	r8, r5
 800d772:	686d      	ldr	r5, [r5, #4]
 800d774:	f858 4b08 	ldr.w	r4, [r8], #8
 800d778:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800d77c:	2300      	movs	r3, #0
 800d77e:	2200      	movs	r2, #0
 800d780:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 800d784:	9a01      	ldr	r2, [sp, #4]
 800d786:	3201      	adds	r2, #1
 800d788:	f000 825f 	beq.w	800dc4a <_vfiprintf_r+0x8ae>
 800d78c:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 800d790:	9204      	str	r2, [sp, #16]
 800d792:	ea54 0205 	orrs.w	r2, r4, r5
 800d796:	f040 825e 	bne.w	800dc56 <_vfiprintf_r+0x8ba>
 800d79a:	9a01      	ldr	r2, [sp, #4]
 800d79c:	2a00      	cmp	r2, #0
 800d79e:	f000 8198 	beq.w	800dad2 <_vfiprintf_r+0x736>
 800d7a2:	2b01      	cmp	r3, #1
 800d7a4:	f040 825a 	bne.w	800dc5c <_vfiprintf_r+0x8c0>
 800d7a8:	e13b      	b.n	800da22 <_vfiprintf_r+0x686>
 800d7aa:	46a8      	mov	r8, r5
 800d7ac:	f01a 0510 	ands.w	r5, sl, #16
 800d7b0:	f858 4b04 	ldr.w	r4, [r8], #4
 800d7b4:	d001      	beq.n	800d7ba <_vfiprintf_r+0x41e>
 800d7b6:	461d      	mov	r5, r3
 800d7b8:	e7de      	b.n	800d778 <_vfiprintf_r+0x3dc>
 800d7ba:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800d7be:	d001      	beq.n	800d7c4 <_vfiprintf_r+0x428>
 800d7c0:	b2a4      	uxth	r4, r4
 800d7c2:	e7d9      	b.n	800d778 <_vfiprintf_r+0x3dc>
 800d7c4:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800d7c8:	d0d6      	beq.n	800d778 <_vfiprintf_r+0x3dc>
 800d7ca:	b2e4      	uxtb	r4, r4
 800d7cc:	e7f3      	b.n	800d7b6 <_vfiprintf_r+0x41a>
 800d7ce:	46a8      	mov	r8, r5
 800d7d0:	f647 0330 	movw	r3, #30768	@ 0x7830
 800d7d4:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 800d7d8:	f858 4b04 	ldr.w	r4, [r8], #4
 800d7dc:	4b03      	ldr	r3, [pc, #12]	@ (800d7ec <_vfiprintf_r+0x450>)
 800d7de:	9305      	str	r3, [sp, #20]
 800d7e0:	2500      	movs	r5, #0
 800d7e2:	f04a 0a02 	orr.w	sl, sl, #2
 800d7e6:	2302      	movs	r3, #2
 800d7e8:	e7c9      	b.n	800d77e <_vfiprintf_r+0x3e2>
 800d7ea:	bf00      	nop
 800d7ec:	08010968 	.word	0x08010968
 800d7f0:	9b01      	ldr	r3, [sp, #4]
 800d7f2:	46a8      	mov	r8, r5
 800d7f4:	1c5c      	adds	r4, r3, #1
 800d7f6:	f04f 0500 	mov.w	r5, #0
 800d7fa:	f858 9b04 	ldr.w	r9, [r8], #4
 800d7fe:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 800d802:	f000 80d0 	beq.w	800d9a6 <_vfiprintf_r+0x60a>
 800d806:	461a      	mov	r2, r3
 800d808:	4629      	mov	r1, r5
 800d80a:	4648      	mov	r0, r9
 800d80c:	f7f2 fd20 	bl	8000250 <memchr>
 800d810:	4604      	mov	r4, r0
 800d812:	b118      	cbz	r0, 800d81c <_vfiprintf_r+0x480>
 800d814:	eba0 0309 	sub.w	r3, r0, r9
 800d818:	9301      	str	r3, [sp, #4]
 800d81a:	462c      	mov	r4, r5
 800d81c:	9b01      	ldr	r3, [sp, #4]
 800d81e:	42a3      	cmp	r3, r4
 800d820:	bfb8      	it	lt
 800d822:	4623      	movlt	r3, r4
 800d824:	9304      	str	r3, [sp, #16]
 800d826:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800d82a:	b113      	cbz	r3, 800d832 <_vfiprintf_r+0x496>
 800d82c:	9b04      	ldr	r3, [sp, #16]
 800d82e:	3301      	adds	r3, #1
 800d830:	9304      	str	r3, [sp, #16]
 800d832:	f01a 0302 	ands.w	r3, sl, #2
 800d836:	9308      	str	r3, [sp, #32]
 800d838:	bf1e      	ittt	ne
 800d83a:	9b04      	ldrne	r3, [sp, #16]
 800d83c:	3302      	addne	r3, #2
 800d83e:	9304      	strne	r3, [sp, #16]
 800d840:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 800d844:	930a      	str	r3, [sp, #40]	@ 0x28
 800d846:	d11f      	bne.n	800d888 <_vfiprintf_r+0x4ec>
 800d848:	9b02      	ldr	r3, [sp, #8]
 800d84a:	9a04      	ldr	r2, [sp, #16]
 800d84c:	1a9d      	subs	r5, r3, r2
 800d84e:	2d00      	cmp	r5, #0
 800d850:	dd1a      	ble.n	800d888 <_vfiprintf_r+0x4ec>
 800d852:	4ba9      	ldr	r3, [pc, #676]	@ (800daf8 <_vfiprintf_r+0x75c>)
 800d854:	6033      	str	r3, [r6, #0]
 800d856:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 800d85a:	2d10      	cmp	r5, #16
 800d85c:	f102 0201 	add.w	r2, r2, #1
 800d860:	f106 0008 	add.w	r0, r6, #8
 800d864:	f300 814e 	bgt.w	800db04 <_vfiprintf_r+0x768>
 800d868:	6075      	str	r5, [r6, #4]
 800d86a:	2a07      	cmp	r2, #7
 800d86c:	4465      	add	r5, ip
 800d86e:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800d872:	f340 815a 	ble.w	800db2a <_vfiprintf_r+0x78e>
 800d876:	9800      	ldr	r0, [sp, #0]
 800d878:	aa0e      	add	r2, sp, #56	@ 0x38
 800d87a:	4639      	mov	r1, r7
 800d87c:	f7ff fd5c 	bl	800d338 <__sprint_r>
 800d880:	2800      	cmp	r0, #0
 800d882:	f040 81b4 	bne.w	800dbee <_vfiprintf_r+0x852>
 800d886:	ae11      	add	r6, sp, #68	@ 0x44
 800d888:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 800d88c:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800d890:	b161      	cbz	r1, 800d8ac <_vfiprintf_r+0x510>
 800d892:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 800d896:	3301      	adds	r3, #1
 800d898:	6031      	str	r1, [r6, #0]
 800d89a:	2101      	movs	r1, #1
 800d89c:	440a      	add	r2, r1
 800d89e:	2b07      	cmp	r3, #7
 800d8a0:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800d8a4:	6071      	str	r1, [r6, #4]
 800d8a6:	f300 8142 	bgt.w	800db2e <_vfiprintf_r+0x792>
 800d8aa:	3608      	adds	r6, #8
 800d8ac:	9908      	ldr	r1, [sp, #32]
 800d8ae:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800d8b2:	b159      	cbz	r1, 800d8cc <_vfiprintf_r+0x530>
 800d8b4:	a90d      	add	r1, sp, #52	@ 0x34
 800d8b6:	3301      	adds	r3, #1
 800d8b8:	6031      	str	r1, [r6, #0]
 800d8ba:	2102      	movs	r1, #2
 800d8bc:	440a      	add	r2, r1
 800d8be:	2b07      	cmp	r3, #7
 800d8c0:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800d8c4:	6071      	str	r1, [r6, #4]
 800d8c6:	f300 813b 	bgt.w	800db40 <_vfiprintf_r+0x7a4>
 800d8ca:	3608      	adds	r6, #8
 800d8cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d8ce:	2b80      	cmp	r3, #128	@ 0x80
 800d8d0:	d11f      	bne.n	800d912 <_vfiprintf_r+0x576>
 800d8d2:	9b02      	ldr	r3, [sp, #8]
 800d8d4:	9a04      	ldr	r2, [sp, #16]
 800d8d6:	1a9d      	subs	r5, r3, r2
 800d8d8:	2d00      	cmp	r5, #0
 800d8da:	dd1a      	ble.n	800d912 <_vfiprintf_r+0x576>
 800d8dc:	4b87      	ldr	r3, [pc, #540]	@ (800dafc <_vfiprintf_r+0x760>)
 800d8de:	6033      	str	r3, [r6, #0]
 800d8e0:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 800d8e4:	2d10      	cmp	r5, #16
 800d8e6:	f102 0201 	add.w	r2, r2, #1
 800d8ea:	f106 0008 	add.w	r0, r6, #8
 800d8ee:	f300 8130 	bgt.w	800db52 <_vfiprintf_r+0x7b6>
 800d8f2:	6075      	str	r5, [r6, #4]
 800d8f4:	2a07      	cmp	r2, #7
 800d8f6:	4465      	add	r5, ip
 800d8f8:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800d8fc:	f340 813c 	ble.w	800db78 <_vfiprintf_r+0x7dc>
 800d900:	9800      	ldr	r0, [sp, #0]
 800d902:	aa0e      	add	r2, sp, #56	@ 0x38
 800d904:	4639      	mov	r1, r7
 800d906:	f7ff fd17 	bl	800d338 <__sprint_r>
 800d90a:	2800      	cmp	r0, #0
 800d90c:	f040 816f 	bne.w	800dbee <_vfiprintf_r+0x852>
 800d910:	ae11      	add	r6, sp, #68	@ 0x44
 800d912:	9b01      	ldr	r3, [sp, #4]
 800d914:	1ae4      	subs	r4, r4, r3
 800d916:	2c00      	cmp	r4, #0
 800d918:	dd1a      	ble.n	800d950 <_vfiprintf_r+0x5b4>
 800d91a:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800d91e:	4877      	ldr	r0, [pc, #476]	@ (800dafc <_vfiprintf_r+0x760>)
 800d920:	6030      	str	r0, [r6, #0]
 800d922:	2c10      	cmp	r4, #16
 800d924:	f103 0301 	add.w	r3, r3, #1
 800d928:	f106 0108 	add.w	r1, r6, #8
 800d92c:	f300 8126 	bgt.w	800db7c <_vfiprintf_r+0x7e0>
 800d930:	6074      	str	r4, [r6, #4]
 800d932:	2b07      	cmp	r3, #7
 800d934:	4414      	add	r4, r2
 800d936:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 800d93a:	f340 8130 	ble.w	800db9e <_vfiprintf_r+0x802>
 800d93e:	9800      	ldr	r0, [sp, #0]
 800d940:	aa0e      	add	r2, sp, #56	@ 0x38
 800d942:	4639      	mov	r1, r7
 800d944:	f7ff fcf8 	bl	800d338 <__sprint_r>
 800d948:	2800      	cmp	r0, #0
 800d94a:	f040 8150 	bne.w	800dbee <_vfiprintf_r+0x852>
 800d94e:	ae11      	add	r6, sp, #68	@ 0x44
 800d950:	9b01      	ldr	r3, [sp, #4]
 800d952:	9a01      	ldr	r2, [sp, #4]
 800d954:	6073      	str	r3, [r6, #4]
 800d956:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d958:	f8c6 9000 	str.w	r9, [r6]
 800d95c:	4413      	add	r3, r2
 800d95e:	9310      	str	r3, [sp, #64]	@ 0x40
 800d960:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d962:	3301      	adds	r3, #1
 800d964:	2b07      	cmp	r3, #7
 800d966:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d968:	f300 811b 	bgt.w	800dba2 <_vfiprintf_r+0x806>
 800d96c:	f106 0308 	add.w	r3, r6, #8
 800d970:	f01a 0f04 	tst.w	sl, #4
 800d974:	f040 811d 	bne.w	800dbb2 <_vfiprintf_r+0x816>
 800d978:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d97c:	9904      	ldr	r1, [sp, #16]
 800d97e:	428a      	cmp	r2, r1
 800d980:	bfac      	ite	ge
 800d982:	189b      	addge	r3, r3, r2
 800d984:	185b      	addlt	r3, r3, r1
 800d986:	9303      	str	r3, [sp, #12]
 800d988:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d98a:	b13b      	cbz	r3, 800d99c <_vfiprintf_r+0x600>
 800d98c:	9800      	ldr	r0, [sp, #0]
 800d98e:	aa0e      	add	r2, sp, #56	@ 0x38
 800d990:	4639      	mov	r1, r7
 800d992:	f7ff fcd1 	bl	800d338 <__sprint_r>
 800d996:	2800      	cmp	r0, #0
 800d998:	f040 8129 	bne.w	800dbee <_vfiprintf_r+0x852>
 800d99c:	2300      	movs	r3, #0
 800d99e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d9a0:	4645      	mov	r5, r8
 800d9a2:	ae11      	add	r6, sp, #68	@ 0x44
 800d9a4:	e55b      	b.n	800d45e <_vfiprintf_r+0xc2>
 800d9a6:	4648      	mov	r0, r9
 800d9a8:	f7f2 fc44 	bl	8000234 <strlen>
 800d9ac:	9001      	str	r0, [sp, #4]
 800d9ae:	e734      	b.n	800d81a <_vfiprintf_r+0x47e>
 800d9b0:	f04a 0a10 	orr.w	sl, sl, #16
 800d9b4:	f01a 0320 	ands.w	r3, sl, #32
 800d9b8:	d008      	beq.n	800d9cc <_vfiprintf_r+0x630>
 800d9ba:	3507      	adds	r5, #7
 800d9bc:	f025 0507 	bic.w	r5, r5, #7
 800d9c0:	46a8      	mov	r8, r5
 800d9c2:	686d      	ldr	r5, [r5, #4]
 800d9c4:	f858 4b08 	ldr.w	r4, [r8], #8
 800d9c8:	2301      	movs	r3, #1
 800d9ca:	e6d8      	b.n	800d77e <_vfiprintf_r+0x3e2>
 800d9cc:	46a8      	mov	r8, r5
 800d9ce:	f01a 0510 	ands.w	r5, sl, #16
 800d9d2:	f858 4b04 	ldr.w	r4, [r8], #4
 800d9d6:	d001      	beq.n	800d9dc <_vfiprintf_r+0x640>
 800d9d8:	461d      	mov	r5, r3
 800d9da:	e7f5      	b.n	800d9c8 <_vfiprintf_r+0x62c>
 800d9dc:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800d9e0:	d001      	beq.n	800d9e6 <_vfiprintf_r+0x64a>
 800d9e2:	b2a4      	uxth	r4, r4
 800d9e4:	e7f0      	b.n	800d9c8 <_vfiprintf_r+0x62c>
 800d9e6:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800d9ea:	d0ed      	beq.n	800d9c8 <_vfiprintf_r+0x62c>
 800d9ec:	b2e4      	uxtb	r4, r4
 800d9ee:	e7f3      	b.n	800d9d8 <_vfiprintf_r+0x63c>
 800d9f0:	4a43      	ldr	r2, [pc, #268]	@ (800db00 <_vfiprintf_r+0x764>)
 800d9f2:	e5c9      	b.n	800d588 <_vfiprintf_r+0x1ec>
 800d9f4:	46a8      	mov	r8, r5
 800d9f6:	f01a 0510 	ands.w	r5, sl, #16
 800d9fa:	f858 4b04 	ldr.w	r4, [r8], #4
 800d9fe:	d001      	beq.n	800da04 <_vfiprintf_r+0x668>
 800da00:	4615      	mov	r5, r2
 800da02:	e5cd      	b.n	800d5a0 <_vfiprintf_r+0x204>
 800da04:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 800da08:	d001      	beq.n	800da0e <_vfiprintf_r+0x672>
 800da0a:	b2a4      	uxth	r4, r4
 800da0c:	e5c8      	b.n	800d5a0 <_vfiprintf_r+0x204>
 800da0e:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800da12:	f43f adc5 	beq.w	800d5a0 <_vfiprintf_r+0x204>
 800da16:	b2e4      	uxtb	r4, r4
 800da18:	e7f2      	b.n	800da00 <_vfiprintf_r+0x664>
 800da1a:	2c0a      	cmp	r4, #10
 800da1c:	f175 0300 	sbcs.w	r3, r5, #0
 800da20:	d206      	bcs.n	800da30 <_vfiprintf_r+0x694>
 800da22:	3430      	adds	r4, #48	@ 0x30
 800da24:	b2e4      	uxtb	r4, r4
 800da26:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 800da2a:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 800da2e:	e131      	b.n	800dc94 <_vfiprintf_r+0x8f8>
 800da30:	ab3a      	add	r3, sp, #232	@ 0xe8
 800da32:	9308      	str	r3, [sp, #32]
 800da34:	9b04      	ldr	r3, [sp, #16]
 800da36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800da3a:	f04f 0a00 	mov.w	sl, #0
 800da3e:	930a      	str	r3, [sp, #40]	@ 0x28
 800da40:	220a      	movs	r2, #10
 800da42:	2300      	movs	r3, #0
 800da44:	4620      	mov	r0, r4
 800da46:	4629      	mov	r1, r5
 800da48:	f7f3 f936 	bl	8000cb8 <__aeabi_uldivmod>
 800da4c:	460b      	mov	r3, r1
 800da4e:	9908      	ldr	r1, [sp, #32]
 800da50:	900b      	str	r0, [sp, #44]	@ 0x2c
 800da52:	3230      	adds	r2, #48	@ 0x30
 800da54:	f801 2c01 	strb.w	r2, [r1, #-1]
 800da58:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800da5a:	f101 39ff 	add.w	r9, r1, #4294967295
 800da5e:	f10a 0a01 	add.w	sl, sl, #1
 800da62:	b1e2      	cbz	r2, 800da9e <_vfiprintf_r+0x702>
 800da64:	9a06      	ldr	r2, [sp, #24]
 800da66:	7812      	ldrb	r2, [r2, #0]
 800da68:	4552      	cmp	r2, sl
 800da6a:	d118      	bne.n	800da9e <_vfiprintf_r+0x702>
 800da6c:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 800da70:	d015      	beq.n	800da9e <_vfiprintf_r+0x702>
 800da72:	2c0a      	cmp	r4, #10
 800da74:	f175 0200 	sbcs.w	r2, r5, #0
 800da78:	d311      	bcc.n	800da9e <_vfiprintf_r+0x702>
 800da7a:	9308      	str	r3, [sp, #32]
 800da7c:	9b07      	ldr	r3, [sp, #28]
 800da7e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800da80:	eba9 0903 	sub.w	r9, r9, r3
 800da84:	461a      	mov	r2, r3
 800da86:	4648      	mov	r0, r9
 800da88:	f000 fc7a 	bl	800e380 <strncpy>
 800da8c:	9b06      	ldr	r3, [sp, #24]
 800da8e:	785a      	ldrb	r2, [r3, #1]
 800da90:	9b08      	ldr	r3, [sp, #32]
 800da92:	b172      	cbz	r2, 800dab2 <_vfiprintf_r+0x716>
 800da94:	9a06      	ldr	r2, [sp, #24]
 800da96:	3201      	adds	r2, #1
 800da98:	9206      	str	r2, [sp, #24]
 800da9a:	f04f 0a00 	mov.w	sl, #0
 800da9e:	2c0a      	cmp	r4, #10
 800daa0:	f175 0500 	sbcs.w	r5, r5, #0
 800daa4:	f0c0 80f6 	bcc.w	800dc94 <_vfiprintf_r+0x8f8>
 800daa8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800daaa:	f8cd 9020 	str.w	r9, [sp, #32]
 800daae:	461d      	mov	r5, r3
 800dab0:	e7c6      	b.n	800da40 <_vfiprintf_r+0x6a4>
 800dab2:	4692      	mov	sl, r2
 800dab4:	e7f3      	b.n	800da9e <_vfiprintf_r+0x702>
 800dab6:	f004 030f 	and.w	r3, r4, #15
 800daba:	9a05      	ldr	r2, [sp, #20]
 800dabc:	0924      	lsrs	r4, r4, #4
 800dabe:	5cd3      	ldrb	r3, [r2, r3]
 800dac0:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800dac4:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 800dac8:	092d      	lsrs	r5, r5, #4
 800daca:	ea54 0305 	orrs.w	r3, r4, r5
 800dace:	d1f2      	bne.n	800dab6 <_vfiprintf_r+0x71a>
 800dad0:	e0e0      	b.n	800dc94 <_vfiprintf_r+0x8f8>
 800dad2:	b923      	cbnz	r3, 800dade <_vfiprintf_r+0x742>
 800dad4:	f01a 0f01 	tst.w	sl, #1
 800dad8:	d001      	beq.n	800dade <_vfiprintf_r+0x742>
 800dada:	2430      	movs	r4, #48	@ 0x30
 800dadc:	e7a3      	b.n	800da26 <_vfiprintf_r+0x68a>
 800dade:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 800dae2:	e0d7      	b.n	800dc94 <_vfiprintf_r+0x8f8>
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	f000 80a3 	beq.w	800dc30 <_vfiprintf_r+0x894>
 800daea:	2400      	movs	r4, #0
 800daec:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800daf0:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800daf4:	46a8      	mov	r8, r5
 800daf6:	e5e0      	b.n	800d6ba <_vfiprintf_r+0x31e>
 800daf8:	080109dc 	.word	0x080109dc
 800dafc:	080109cc 	.word	0x080109cc
 800db00:	08010979 	.word	0x08010979
 800db04:	2110      	movs	r1, #16
 800db06:	6071      	str	r1, [r6, #4]
 800db08:	2a07      	cmp	r2, #7
 800db0a:	4461      	add	r1, ip
 800db0c:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800db10:	dd08      	ble.n	800db24 <_vfiprintf_r+0x788>
 800db12:	9800      	ldr	r0, [sp, #0]
 800db14:	aa0e      	add	r2, sp, #56	@ 0x38
 800db16:	4639      	mov	r1, r7
 800db18:	f7ff fc0e 	bl	800d338 <__sprint_r>
 800db1c:	2800      	cmp	r0, #0
 800db1e:	d166      	bne.n	800dbee <_vfiprintf_r+0x852>
 800db20:	4b60      	ldr	r3, [pc, #384]	@ (800dca4 <_vfiprintf_r+0x908>)
 800db22:	a811      	add	r0, sp, #68	@ 0x44
 800db24:	3d10      	subs	r5, #16
 800db26:	4606      	mov	r6, r0
 800db28:	e694      	b.n	800d854 <_vfiprintf_r+0x4b8>
 800db2a:	4606      	mov	r6, r0
 800db2c:	e6ac      	b.n	800d888 <_vfiprintf_r+0x4ec>
 800db2e:	9800      	ldr	r0, [sp, #0]
 800db30:	aa0e      	add	r2, sp, #56	@ 0x38
 800db32:	4639      	mov	r1, r7
 800db34:	f7ff fc00 	bl	800d338 <__sprint_r>
 800db38:	2800      	cmp	r0, #0
 800db3a:	d158      	bne.n	800dbee <_vfiprintf_r+0x852>
 800db3c:	ae11      	add	r6, sp, #68	@ 0x44
 800db3e:	e6b5      	b.n	800d8ac <_vfiprintf_r+0x510>
 800db40:	9800      	ldr	r0, [sp, #0]
 800db42:	aa0e      	add	r2, sp, #56	@ 0x38
 800db44:	4639      	mov	r1, r7
 800db46:	f7ff fbf7 	bl	800d338 <__sprint_r>
 800db4a:	2800      	cmp	r0, #0
 800db4c:	d14f      	bne.n	800dbee <_vfiprintf_r+0x852>
 800db4e:	ae11      	add	r6, sp, #68	@ 0x44
 800db50:	e6bc      	b.n	800d8cc <_vfiprintf_r+0x530>
 800db52:	2110      	movs	r1, #16
 800db54:	6071      	str	r1, [r6, #4]
 800db56:	2a07      	cmp	r2, #7
 800db58:	4461      	add	r1, ip
 800db5a:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800db5e:	dd08      	ble.n	800db72 <_vfiprintf_r+0x7d6>
 800db60:	9800      	ldr	r0, [sp, #0]
 800db62:	aa0e      	add	r2, sp, #56	@ 0x38
 800db64:	4639      	mov	r1, r7
 800db66:	f7ff fbe7 	bl	800d338 <__sprint_r>
 800db6a:	2800      	cmp	r0, #0
 800db6c:	d13f      	bne.n	800dbee <_vfiprintf_r+0x852>
 800db6e:	4b4e      	ldr	r3, [pc, #312]	@ (800dca8 <_vfiprintf_r+0x90c>)
 800db70:	a811      	add	r0, sp, #68	@ 0x44
 800db72:	3d10      	subs	r5, #16
 800db74:	4606      	mov	r6, r0
 800db76:	e6b2      	b.n	800d8de <_vfiprintf_r+0x542>
 800db78:	4606      	mov	r6, r0
 800db7a:	e6ca      	b.n	800d912 <_vfiprintf_r+0x576>
 800db7c:	2010      	movs	r0, #16
 800db7e:	4402      	add	r2, r0
 800db80:	2b07      	cmp	r3, #7
 800db82:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800db86:	6070      	str	r0, [r6, #4]
 800db88:	dd06      	ble.n	800db98 <_vfiprintf_r+0x7fc>
 800db8a:	9800      	ldr	r0, [sp, #0]
 800db8c:	aa0e      	add	r2, sp, #56	@ 0x38
 800db8e:	4639      	mov	r1, r7
 800db90:	f7ff fbd2 	bl	800d338 <__sprint_r>
 800db94:	bb58      	cbnz	r0, 800dbee <_vfiprintf_r+0x852>
 800db96:	a911      	add	r1, sp, #68	@ 0x44
 800db98:	3c10      	subs	r4, #16
 800db9a:	460e      	mov	r6, r1
 800db9c:	e6bd      	b.n	800d91a <_vfiprintf_r+0x57e>
 800db9e:	460e      	mov	r6, r1
 800dba0:	e6d6      	b.n	800d950 <_vfiprintf_r+0x5b4>
 800dba2:	9800      	ldr	r0, [sp, #0]
 800dba4:	aa0e      	add	r2, sp, #56	@ 0x38
 800dba6:	4639      	mov	r1, r7
 800dba8:	f7ff fbc6 	bl	800d338 <__sprint_r>
 800dbac:	b9f8      	cbnz	r0, 800dbee <_vfiprintf_r+0x852>
 800dbae:	ab11      	add	r3, sp, #68	@ 0x44
 800dbb0:	e6de      	b.n	800d970 <_vfiprintf_r+0x5d4>
 800dbb2:	9a02      	ldr	r2, [sp, #8]
 800dbb4:	9904      	ldr	r1, [sp, #16]
 800dbb6:	1a54      	subs	r4, r2, r1
 800dbb8:	2c00      	cmp	r4, #0
 800dbba:	f77f aedd 	ble.w	800d978 <_vfiprintf_r+0x5dc>
 800dbbe:	4d39      	ldr	r5, [pc, #228]	@ (800dca4 <_vfiprintf_r+0x908>)
 800dbc0:	2610      	movs	r6, #16
 800dbc2:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 800dbc6:	2c10      	cmp	r4, #16
 800dbc8:	f102 0201 	add.w	r2, r2, #1
 800dbcc:	601d      	str	r5, [r3, #0]
 800dbce:	dc1d      	bgt.n	800dc0c <_vfiprintf_r+0x870>
 800dbd0:	605c      	str	r4, [r3, #4]
 800dbd2:	2a07      	cmp	r2, #7
 800dbd4:	440c      	add	r4, r1
 800dbd6:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 800dbda:	f77f aecd 	ble.w	800d978 <_vfiprintf_r+0x5dc>
 800dbde:	9800      	ldr	r0, [sp, #0]
 800dbe0:	aa0e      	add	r2, sp, #56	@ 0x38
 800dbe2:	4639      	mov	r1, r7
 800dbe4:	f7ff fba8 	bl	800d338 <__sprint_r>
 800dbe8:	2800      	cmp	r0, #0
 800dbea:	f43f aec5 	beq.w	800d978 <_vfiprintf_r+0x5dc>
 800dbee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dbf0:	07d9      	lsls	r1, r3, #31
 800dbf2:	d405      	bmi.n	800dc00 <_vfiprintf_r+0x864>
 800dbf4:	89bb      	ldrh	r3, [r7, #12]
 800dbf6:	059a      	lsls	r2, r3, #22
 800dbf8:	d402      	bmi.n	800dc00 <_vfiprintf_r+0x864>
 800dbfa:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800dbfc:	f7fc fe0d 	bl	800a81a <__retarget_lock_release_recursive>
 800dc00:	89bb      	ldrh	r3, [r7, #12]
 800dc02:	065b      	lsls	r3, r3, #25
 800dc04:	f57f abfb 	bpl.w	800d3fe <_vfiprintf_r+0x62>
 800dc08:	f7ff bbf6 	b.w	800d3f8 <_vfiprintf_r+0x5c>
 800dc0c:	3110      	adds	r1, #16
 800dc0e:	2a07      	cmp	r2, #7
 800dc10:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800dc14:	605e      	str	r6, [r3, #4]
 800dc16:	dc02      	bgt.n	800dc1e <_vfiprintf_r+0x882>
 800dc18:	3308      	adds	r3, #8
 800dc1a:	3c10      	subs	r4, #16
 800dc1c:	e7d1      	b.n	800dbc2 <_vfiprintf_r+0x826>
 800dc1e:	9800      	ldr	r0, [sp, #0]
 800dc20:	aa0e      	add	r2, sp, #56	@ 0x38
 800dc22:	4639      	mov	r1, r7
 800dc24:	f7ff fb88 	bl	800d338 <__sprint_r>
 800dc28:	2800      	cmp	r0, #0
 800dc2a:	d1e0      	bne.n	800dbee <_vfiprintf_r+0x852>
 800dc2c:	ab11      	add	r3, sp, #68	@ 0x44
 800dc2e:	e7f4      	b.n	800dc1a <_vfiprintf_r+0x87e>
 800dc30:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800dc32:	b913      	cbnz	r3, 800dc3a <_vfiprintf_r+0x89e>
 800dc34:	2300      	movs	r3, #0
 800dc36:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dc38:	e7d9      	b.n	800dbee <_vfiprintf_r+0x852>
 800dc3a:	9800      	ldr	r0, [sp, #0]
 800dc3c:	aa0e      	add	r2, sp, #56	@ 0x38
 800dc3e:	4639      	mov	r1, r7
 800dc40:	f7ff fb7a 	bl	800d338 <__sprint_r>
 800dc44:	2800      	cmp	r0, #0
 800dc46:	d0f5      	beq.n	800dc34 <_vfiprintf_r+0x898>
 800dc48:	e7d1      	b.n	800dbee <_vfiprintf_r+0x852>
 800dc4a:	ea54 0205 	orrs.w	r2, r4, r5
 800dc4e:	f8cd a010 	str.w	sl, [sp, #16]
 800dc52:	f43f ada6 	beq.w	800d7a2 <_vfiprintf_r+0x406>
 800dc56:	2b01      	cmp	r3, #1
 800dc58:	f43f aedf 	beq.w	800da1a <_vfiprintf_r+0x67e>
 800dc5c:	2b02      	cmp	r3, #2
 800dc5e:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 800dc62:	f43f af28 	beq.w	800dab6 <_vfiprintf_r+0x71a>
 800dc66:	f004 0307 	and.w	r3, r4, #7
 800dc6a:	08e4      	lsrs	r4, r4, #3
 800dc6c:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 800dc70:	08ed      	lsrs	r5, r5, #3
 800dc72:	3330      	adds	r3, #48	@ 0x30
 800dc74:	ea54 0105 	orrs.w	r1, r4, r5
 800dc78:	464a      	mov	r2, r9
 800dc7a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800dc7e:	d1f2      	bne.n	800dc66 <_vfiprintf_r+0x8ca>
 800dc80:	9904      	ldr	r1, [sp, #16]
 800dc82:	07c8      	lsls	r0, r1, #31
 800dc84:	d506      	bpl.n	800dc94 <_vfiprintf_r+0x8f8>
 800dc86:	2b30      	cmp	r3, #48	@ 0x30
 800dc88:	d004      	beq.n	800dc94 <_vfiprintf_r+0x8f8>
 800dc8a:	2330      	movs	r3, #48	@ 0x30
 800dc8c:	f809 3c01 	strb.w	r3, [r9, #-1]
 800dc90:	f1a2 0902 	sub.w	r9, r2, #2
 800dc94:	ab3a      	add	r3, sp, #232	@ 0xe8
 800dc96:	eba3 0309 	sub.w	r3, r3, r9
 800dc9a:	9c01      	ldr	r4, [sp, #4]
 800dc9c:	f8dd a010 	ldr.w	sl, [sp, #16]
 800dca0:	9301      	str	r3, [sp, #4]
 800dca2:	e5bb      	b.n	800d81c <_vfiprintf_r+0x480>
 800dca4:	080109dc 	.word	0x080109dc
 800dca8:	080109cc 	.word	0x080109cc

0800dcac <__sbprintf>:
 800dcac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dcae:	461f      	mov	r7, r3
 800dcb0:	898b      	ldrh	r3, [r1, #12]
 800dcb2:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 800dcb6:	f023 0302 	bic.w	r3, r3, #2
 800dcba:	f8ad 300c 	strh.w	r3, [sp, #12]
 800dcbe:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800dcc0:	9319      	str	r3, [sp, #100]	@ 0x64
 800dcc2:	89cb      	ldrh	r3, [r1, #14]
 800dcc4:	f8ad 300e 	strh.w	r3, [sp, #14]
 800dcc8:	69cb      	ldr	r3, [r1, #28]
 800dcca:	9307      	str	r3, [sp, #28]
 800dccc:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 800dcce:	9309      	str	r3, [sp, #36]	@ 0x24
 800dcd0:	ab1a      	add	r3, sp, #104	@ 0x68
 800dcd2:	9300      	str	r3, [sp, #0]
 800dcd4:	9304      	str	r3, [sp, #16]
 800dcd6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dcda:	4615      	mov	r5, r2
 800dcdc:	4606      	mov	r6, r0
 800dcde:	9302      	str	r3, [sp, #8]
 800dce0:	9305      	str	r3, [sp, #20]
 800dce2:	a816      	add	r0, sp, #88	@ 0x58
 800dce4:	2300      	movs	r3, #0
 800dce6:	460c      	mov	r4, r1
 800dce8:	9306      	str	r3, [sp, #24]
 800dcea:	f7fc fd93 	bl	800a814 <__retarget_lock_init_recursive>
 800dcee:	462a      	mov	r2, r5
 800dcf0:	463b      	mov	r3, r7
 800dcf2:	4669      	mov	r1, sp
 800dcf4:	4630      	mov	r0, r6
 800dcf6:	f7ff fb51 	bl	800d39c <_vfiprintf_r>
 800dcfa:	1e05      	subs	r5, r0, #0
 800dcfc:	db07      	blt.n	800dd0e <__sbprintf+0x62>
 800dcfe:	4669      	mov	r1, sp
 800dd00:	4630      	mov	r0, r6
 800dd02:	f000 f8f1 	bl	800dee8 <_fflush_r>
 800dd06:	2800      	cmp	r0, #0
 800dd08:	bf18      	it	ne
 800dd0a:	f04f 35ff 	movne.w	r5, #4294967295
 800dd0e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800dd12:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800dd14:	065b      	lsls	r3, r3, #25
 800dd16:	bf42      	ittt	mi
 800dd18:	89a3      	ldrhmi	r3, [r4, #12]
 800dd1a:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 800dd1e:	81a3      	strhmi	r3, [r4, #12]
 800dd20:	f7fc fd79 	bl	800a816 <__retarget_lock_close_recursive>
 800dd24:	4628      	mov	r0, r5
 800dd26:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 800dd2a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800dd2c <_fclose_r>:
 800dd2c:	b570      	push	{r4, r5, r6, lr}
 800dd2e:	4605      	mov	r5, r0
 800dd30:	460c      	mov	r4, r1
 800dd32:	b1b1      	cbz	r1, 800dd62 <_fclose_r+0x36>
 800dd34:	b118      	cbz	r0, 800dd3e <_fclose_r+0x12>
 800dd36:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800dd38:	b90b      	cbnz	r3, 800dd3e <_fclose_r+0x12>
 800dd3a:	f7fc fbe9 	bl	800a510 <__sinit>
 800dd3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dd40:	07de      	lsls	r6, r3, #31
 800dd42:	d405      	bmi.n	800dd50 <_fclose_r+0x24>
 800dd44:	89a3      	ldrh	r3, [r4, #12]
 800dd46:	0598      	lsls	r0, r3, #22
 800dd48:	d402      	bmi.n	800dd50 <_fclose_r+0x24>
 800dd4a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dd4c:	f7fc fd64 	bl	800a818 <__retarget_lock_acquire_recursive>
 800dd50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd54:	b943      	cbnz	r3, 800dd68 <_fclose_r+0x3c>
 800dd56:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dd58:	07d9      	lsls	r1, r3, #31
 800dd5a:	d402      	bmi.n	800dd62 <_fclose_r+0x36>
 800dd5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dd5e:	f7fc fd5c 	bl	800a81a <__retarget_lock_release_recursive>
 800dd62:	2600      	movs	r6, #0
 800dd64:	4630      	mov	r0, r6
 800dd66:	bd70      	pop	{r4, r5, r6, pc}
 800dd68:	4621      	mov	r1, r4
 800dd6a:	4628      	mov	r0, r5
 800dd6c:	f000 f834 	bl	800ddd8 <__sflush_r>
 800dd70:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800dd72:	4606      	mov	r6, r0
 800dd74:	b133      	cbz	r3, 800dd84 <_fclose_r+0x58>
 800dd76:	69e1      	ldr	r1, [r4, #28]
 800dd78:	4628      	mov	r0, r5
 800dd7a:	4798      	blx	r3
 800dd7c:	2800      	cmp	r0, #0
 800dd7e:	bfb8      	it	lt
 800dd80:	f04f 36ff 	movlt.w	r6, #4294967295
 800dd84:	89a3      	ldrh	r3, [r4, #12]
 800dd86:	061a      	lsls	r2, r3, #24
 800dd88:	d503      	bpl.n	800dd92 <_fclose_r+0x66>
 800dd8a:	6921      	ldr	r1, [r4, #16]
 800dd8c:	4628      	mov	r0, r5
 800dd8e:	f7fc fdc5 	bl	800a91c <_free_r>
 800dd92:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800dd94:	b141      	cbz	r1, 800dda8 <_fclose_r+0x7c>
 800dd96:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800dd9a:	4299      	cmp	r1, r3
 800dd9c:	d002      	beq.n	800dda4 <_fclose_r+0x78>
 800dd9e:	4628      	mov	r0, r5
 800dda0:	f7fc fdbc 	bl	800a91c <_free_r>
 800dda4:	2300      	movs	r3, #0
 800dda6:	6323      	str	r3, [r4, #48]	@ 0x30
 800dda8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800ddaa:	b121      	cbz	r1, 800ddb6 <_fclose_r+0x8a>
 800ddac:	4628      	mov	r0, r5
 800ddae:	f7fc fdb5 	bl	800a91c <_free_r>
 800ddb2:	2300      	movs	r3, #0
 800ddb4:	6463      	str	r3, [r4, #68]	@ 0x44
 800ddb6:	f7fc fb9f 	bl	800a4f8 <__sfp_lock_acquire>
 800ddba:	2300      	movs	r3, #0
 800ddbc:	81a3      	strh	r3, [r4, #12]
 800ddbe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ddc0:	07db      	lsls	r3, r3, #31
 800ddc2:	d402      	bmi.n	800ddca <_fclose_r+0x9e>
 800ddc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ddc6:	f7fc fd28 	bl	800a81a <__retarget_lock_release_recursive>
 800ddca:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ddcc:	f7fc fd23 	bl	800a816 <__retarget_lock_close_recursive>
 800ddd0:	f7fc fb98 	bl	800a504 <__sfp_lock_release>
 800ddd4:	e7c6      	b.n	800dd64 <_fclose_r+0x38>
	...

0800ddd8 <__sflush_r>:
 800ddd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dddc:	4605      	mov	r5, r0
 800ddde:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 800dde2:	0706      	lsls	r6, r0, #28
 800dde4:	460c      	mov	r4, r1
 800dde6:	d457      	bmi.n	800de98 <__sflush_r+0xc0>
 800dde8:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 800ddec:	818b      	strh	r3, [r1, #12]
 800ddee:	684b      	ldr	r3, [r1, #4]
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	dc02      	bgt.n	800ddfa <__sflush_r+0x22>
 800ddf4:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	dd4c      	ble.n	800de94 <__sflush_r+0xbc>
 800ddfa:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ddfc:	2e00      	cmp	r6, #0
 800ddfe:	d049      	beq.n	800de94 <__sflush_r+0xbc>
 800de00:	2300      	movs	r3, #0
 800de02:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 800de06:	682f      	ldr	r7, [r5, #0]
 800de08:	69e1      	ldr	r1, [r4, #28]
 800de0a:	602b      	str	r3, [r5, #0]
 800de0c:	d034      	beq.n	800de78 <__sflush_r+0xa0>
 800de0e:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800de10:	89a3      	ldrh	r3, [r4, #12]
 800de12:	0759      	lsls	r1, r3, #29
 800de14:	d505      	bpl.n	800de22 <__sflush_r+0x4a>
 800de16:	6863      	ldr	r3, [r4, #4]
 800de18:	1ad2      	subs	r2, r2, r3
 800de1a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800de1c:	b10b      	cbz	r3, 800de22 <__sflush_r+0x4a>
 800de1e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800de20:	1ad2      	subs	r2, r2, r3
 800de22:	2300      	movs	r3, #0
 800de24:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800de26:	69e1      	ldr	r1, [r4, #28]
 800de28:	4628      	mov	r0, r5
 800de2a:	47b0      	blx	r6
 800de2c:	1c43      	adds	r3, r0, #1
 800de2e:	d106      	bne.n	800de3e <__sflush_r+0x66>
 800de30:	682a      	ldr	r2, [r5, #0]
 800de32:	2a1d      	cmp	r2, #29
 800de34:	d848      	bhi.n	800dec8 <__sflush_r+0xf0>
 800de36:	4b2b      	ldr	r3, [pc, #172]	@ (800dee4 <__sflush_r+0x10c>)
 800de38:	4113      	asrs	r3, r2
 800de3a:	07de      	lsls	r6, r3, #31
 800de3c:	d444      	bmi.n	800dec8 <__sflush_r+0xf0>
 800de3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de42:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800de46:	81a2      	strh	r2, [r4, #12]
 800de48:	2200      	movs	r2, #0
 800de4a:	6062      	str	r2, [r4, #4]
 800de4c:	04d9      	lsls	r1, r3, #19
 800de4e:	6922      	ldr	r2, [r4, #16]
 800de50:	6022      	str	r2, [r4, #0]
 800de52:	d504      	bpl.n	800de5e <__sflush_r+0x86>
 800de54:	1c42      	adds	r2, r0, #1
 800de56:	d101      	bne.n	800de5c <__sflush_r+0x84>
 800de58:	682b      	ldr	r3, [r5, #0]
 800de5a:	b903      	cbnz	r3, 800de5e <__sflush_r+0x86>
 800de5c:	6520      	str	r0, [r4, #80]	@ 0x50
 800de5e:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800de60:	602f      	str	r7, [r5, #0]
 800de62:	b1b9      	cbz	r1, 800de94 <__sflush_r+0xbc>
 800de64:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800de68:	4299      	cmp	r1, r3
 800de6a:	d002      	beq.n	800de72 <__sflush_r+0x9a>
 800de6c:	4628      	mov	r0, r5
 800de6e:	f7fc fd55 	bl	800a91c <_free_r>
 800de72:	2300      	movs	r3, #0
 800de74:	6323      	str	r3, [r4, #48]	@ 0x30
 800de76:	e00d      	b.n	800de94 <__sflush_r+0xbc>
 800de78:	2301      	movs	r3, #1
 800de7a:	4628      	mov	r0, r5
 800de7c:	47b0      	blx	r6
 800de7e:	4602      	mov	r2, r0
 800de80:	1c50      	adds	r0, r2, #1
 800de82:	d1c5      	bne.n	800de10 <__sflush_r+0x38>
 800de84:	682b      	ldr	r3, [r5, #0]
 800de86:	2b00      	cmp	r3, #0
 800de88:	d0c2      	beq.n	800de10 <__sflush_r+0x38>
 800de8a:	2b1d      	cmp	r3, #29
 800de8c:	d001      	beq.n	800de92 <__sflush_r+0xba>
 800de8e:	2b16      	cmp	r3, #22
 800de90:	d11a      	bne.n	800dec8 <__sflush_r+0xf0>
 800de92:	602f      	str	r7, [r5, #0]
 800de94:	2000      	movs	r0, #0
 800de96:	e01e      	b.n	800ded6 <__sflush_r+0xfe>
 800de98:	690f      	ldr	r7, [r1, #16]
 800de9a:	2f00      	cmp	r7, #0
 800de9c:	d0fa      	beq.n	800de94 <__sflush_r+0xbc>
 800de9e:	0783      	lsls	r3, r0, #30
 800dea0:	680e      	ldr	r6, [r1, #0]
 800dea2:	bf08      	it	eq
 800dea4:	694b      	ldreq	r3, [r1, #20]
 800dea6:	600f      	str	r7, [r1, #0]
 800dea8:	bf18      	it	ne
 800deaa:	2300      	movne	r3, #0
 800deac:	eba6 0807 	sub.w	r8, r6, r7
 800deb0:	608b      	str	r3, [r1, #8]
 800deb2:	f1b8 0f00 	cmp.w	r8, #0
 800deb6:	dded      	ble.n	800de94 <__sflush_r+0xbc>
 800deb8:	69e1      	ldr	r1, [r4, #28]
 800deba:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 800debc:	4643      	mov	r3, r8
 800debe:	463a      	mov	r2, r7
 800dec0:	4628      	mov	r0, r5
 800dec2:	47b0      	blx	r6
 800dec4:	2800      	cmp	r0, #0
 800dec6:	dc08      	bgt.n	800deda <__sflush_r+0x102>
 800dec8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800decc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ded0:	81a3      	strh	r3, [r4, #12]
 800ded2:	f04f 30ff 	mov.w	r0, #4294967295
 800ded6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800deda:	4407      	add	r7, r0
 800dedc:	eba8 0800 	sub.w	r8, r8, r0
 800dee0:	e7e7      	b.n	800deb2 <__sflush_r+0xda>
 800dee2:	bf00      	nop
 800dee4:	dfbffffe 	.word	0xdfbffffe

0800dee8 <_fflush_r>:
 800dee8:	b538      	push	{r3, r4, r5, lr}
 800deea:	460c      	mov	r4, r1
 800deec:	4605      	mov	r5, r0
 800deee:	b118      	cbz	r0, 800def8 <_fflush_r+0x10>
 800def0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800def2:	b90b      	cbnz	r3, 800def8 <_fflush_r+0x10>
 800def4:	f7fc fb0c 	bl	800a510 <__sinit>
 800def8:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800defc:	b1b8      	cbz	r0, 800df2e <_fflush_r+0x46>
 800defe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800df00:	07db      	lsls	r3, r3, #31
 800df02:	d404      	bmi.n	800df0e <_fflush_r+0x26>
 800df04:	0581      	lsls	r1, r0, #22
 800df06:	d402      	bmi.n	800df0e <_fflush_r+0x26>
 800df08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800df0a:	f7fc fc85 	bl	800a818 <__retarget_lock_acquire_recursive>
 800df0e:	4628      	mov	r0, r5
 800df10:	4621      	mov	r1, r4
 800df12:	f7ff ff61 	bl	800ddd8 <__sflush_r>
 800df16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800df18:	07da      	lsls	r2, r3, #31
 800df1a:	4605      	mov	r5, r0
 800df1c:	d405      	bmi.n	800df2a <_fflush_r+0x42>
 800df1e:	89a3      	ldrh	r3, [r4, #12]
 800df20:	059b      	lsls	r3, r3, #22
 800df22:	d402      	bmi.n	800df2a <_fflush_r+0x42>
 800df24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800df26:	f7fc fc78 	bl	800a81a <__retarget_lock_release_recursive>
 800df2a:	4628      	mov	r0, r5
 800df2c:	bd38      	pop	{r3, r4, r5, pc}
 800df2e:	4605      	mov	r5, r0
 800df30:	e7fb      	b.n	800df2a <_fflush_r+0x42>
	...

0800df34 <__sfvwrite_r>:
 800df34:	6893      	ldr	r3, [r2, #8]
 800df36:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df3a:	4606      	mov	r6, r0
 800df3c:	460c      	mov	r4, r1
 800df3e:	4691      	mov	r9, r2
 800df40:	b91b      	cbnz	r3, 800df4a <__sfvwrite_r+0x16>
 800df42:	2000      	movs	r0, #0
 800df44:	b003      	add	sp, #12
 800df46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df4a:	898b      	ldrh	r3, [r1, #12]
 800df4c:	0718      	lsls	r0, r3, #28
 800df4e:	d550      	bpl.n	800dff2 <__sfvwrite_r+0xbe>
 800df50:	690b      	ldr	r3, [r1, #16]
 800df52:	2b00      	cmp	r3, #0
 800df54:	d04d      	beq.n	800dff2 <__sfvwrite_r+0xbe>
 800df56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df5a:	f8d9 8000 	ldr.w	r8, [r9]
 800df5e:	f013 0702 	ands.w	r7, r3, #2
 800df62:	d16b      	bne.n	800e03c <__sfvwrite_r+0x108>
 800df64:	f013 0301 	ands.w	r3, r3, #1
 800df68:	f000 809c 	beq.w	800e0a4 <__sfvwrite_r+0x170>
 800df6c:	4638      	mov	r0, r7
 800df6e:	46ba      	mov	sl, r7
 800df70:	46bb      	mov	fp, r7
 800df72:	f1bb 0f00 	cmp.w	fp, #0
 800df76:	f000 8103 	beq.w	800e180 <__sfvwrite_r+0x24c>
 800df7a:	b950      	cbnz	r0, 800df92 <__sfvwrite_r+0x5e>
 800df7c:	465a      	mov	r2, fp
 800df7e:	210a      	movs	r1, #10
 800df80:	4650      	mov	r0, sl
 800df82:	f7f2 f965 	bl	8000250 <memchr>
 800df86:	2800      	cmp	r0, #0
 800df88:	f000 8100 	beq.w	800e18c <__sfvwrite_r+0x258>
 800df8c:	3001      	adds	r0, #1
 800df8e:	eba0 070a 	sub.w	r7, r0, sl
 800df92:	6820      	ldr	r0, [r4, #0]
 800df94:	6921      	ldr	r1, [r4, #16]
 800df96:	68a5      	ldr	r5, [r4, #8]
 800df98:	6963      	ldr	r3, [r4, #20]
 800df9a:	455f      	cmp	r7, fp
 800df9c:	463a      	mov	r2, r7
 800df9e:	bf28      	it	cs
 800dfa0:	465a      	movcs	r2, fp
 800dfa2:	4288      	cmp	r0, r1
 800dfa4:	f240 80f5 	bls.w	800e192 <__sfvwrite_r+0x25e>
 800dfa8:	441d      	add	r5, r3
 800dfaa:	42aa      	cmp	r2, r5
 800dfac:	f340 80f1 	ble.w	800e192 <__sfvwrite_r+0x25e>
 800dfb0:	4651      	mov	r1, sl
 800dfb2:	462a      	mov	r2, r5
 800dfb4:	f000 f9ca 	bl	800e34c <memmove>
 800dfb8:	6823      	ldr	r3, [r4, #0]
 800dfba:	442b      	add	r3, r5
 800dfbc:	6023      	str	r3, [r4, #0]
 800dfbe:	4621      	mov	r1, r4
 800dfc0:	4630      	mov	r0, r6
 800dfc2:	f7ff ff91 	bl	800dee8 <_fflush_r>
 800dfc6:	2800      	cmp	r0, #0
 800dfc8:	d167      	bne.n	800e09a <__sfvwrite_r+0x166>
 800dfca:	1b7f      	subs	r7, r7, r5
 800dfcc:	f040 80f9 	bne.w	800e1c2 <__sfvwrite_r+0x28e>
 800dfd0:	4621      	mov	r1, r4
 800dfd2:	4630      	mov	r0, r6
 800dfd4:	f7ff ff88 	bl	800dee8 <_fflush_r>
 800dfd8:	2800      	cmp	r0, #0
 800dfda:	d15e      	bne.n	800e09a <__sfvwrite_r+0x166>
 800dfdc:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800dfe0:	1b5b      	subs	r3, r3, r5
 800dfe2:	44aa      	add	sl, r5
 800dfe4:	ebab 0b05 	sub.w	fp, fp, r5
 800dfe8:	f8c9 3008 	str.w	r3, [r9, #8]
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d1c0      	bne.n	800df72 <__sfvwrite_r+0x3e>
 800dff0:	e7a7      	b.n	800df42 <__sfvwrite_r+0xe>
 800dff2:	4621      	mov	r1, r4
 800dff4:	4630      	mov	r0, r6
 800dff6:	f000 f8e9 	bl	800e1cc <__swsetup_r>
 800dffa:	2800      	cmp	r0, #0
 800dffc:	d0ab      	beq.n	800df56 <__sfvwrite_r+0x22>
 800dffe:	f04f 30ff 	mov.w	r0, #4294967295
 800e002:	e79f      	b.n	800df44 <__sfvwrite_r+0x10>
 800e004:	e9d8 a500 	ldrd	sl, r5, [r8]
 800e008:	f108 0808 	add.w	r8, r8, #8
 800e00c:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800e010:	69e1      	ldr	r1, [r4, #28]
 800e012:	2d00      	cmp	r5, #0
 800e014:	d0f6      	beq.n	800e004 <__sfvwrite_r+0xd0>
 800e016:	42bd      	cmp	r5, r7
 800e018:	462b      	mov	r3, r5
 800e01a:	4652      	mov	r2, sl
 800e01c:	bf28      	it	cs
 800e01e:	463b      	movcs	r3, r7
 800e020:	4630      	mov	r0, r6
 800e022:	47d8      	blx	fp
 800e024:	2800      	cmp	r0, #0
 800e026:	dd38      	ble.n	800e09a <__sfvwrite_r+0x166>
 800e028:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800e02c:	1a1b      	subs	r3, r3, r0
 800e02e:	4482      	add	sl, r0
 800e030:	1a2d      	subs	r5, r5, r0
 800e032:	f8c9 3008 	str.w	r3, [r9, #8]
 800e036:	2b00      	cmp	r3, #0
 800e038:	d1e8      	bne.n	800e00c <__sfvwrite_r+0xd8>
 800e03a:	e782      	b.n	800df42 <__sfvwrite_r+0xe>
 800e03c:	f04f 0a00 	mov.w	sl, #0
 800e040:	4f61      	ldr	r7, [pc, #388]	@ (800e1c8 <__sfvwrite_r+0x294>)
 800e042:	4655      	mov	r5, sl
 800e044:	e7e2      	b.n	800e00c <__sfvwrite_r+0xd8>
 800e046:	e9d8 7a00 	ldrd	r7, sl, [r8]
 800e04a:	f108 0808 	add.w	r8, r8, #8
 800e04e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e052:	6820      	ldr	r0, [r4, #0]
 800e054:	68a2      	ldr	r2, [r4, #8]
 800e056:	f1ba 0f00 	cmp.w	sl, #0
 800e05a:	d0f4      	beq.n	800e046 <__sfvwrite_r+0x112>
 800e05c:	0599      	lsls	r1, r3, #22
 800e05e:	d563      	bpl.n	800e128 <__sfvwrite_r+0x1f4>
 800e060:	4552      	cmp	r2, sl
 800e062:	d836      	bhi.n	800e0d2 <__sfvwrite_r+0x19e>
 800e064:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 800e068:	d033      	beq.n	800e0d2 <__sfvwrite_r+0x19e>
 800e06a:	6921      	ldr	r1, [r4, #16]
 800e06c:	6965      	ldr	r5, [r4, #20]
 800e06e:	eba0 0b01 	sub.w	fp, r0, r1
 800e072:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e076:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e07a:	f10b 0201 	add.w	r2, fp, #1
 800e07e:	106d      	asrs	r5, r5, #1
 800e080:	4452      	add	r2, sl
 800e082:	4295      	cmp	r5, r2
 800e084:	bf38      	it	cc
 800e086:	4615      	movcc	r5, r2
 800e088:	055b      	lsls	r3, r3, #21
 800e08a:	d53d      	bpl.n	800e108 <__sfvwrite_r+0x1d4>
 800e08c:	4629      	mov	r1, r5
 800e08e:	4630      	mov	r0, r6
 800e090:	f7fb ff6c 	bl	8009f6c <_malloc_r>
 800e094:	b948      	cbnz	r0, 800e0aa <__sfvwrite_r+0x176>
 800e096:	230c      	movs	r3, #12
 800e098:	6033      	str	r3, [r6, #0]
 800e09a:	89a3      	ldrh	r3, [r4, #12]
 800e09c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e0a0:	81a3      	strh	r3, [r4, #12]
 800e0a2:	e7ac      	b.n	800dffe <__sfvwrite_r+0xca>
 800e0a4:	461f      	mov	r7, r3
 800e0a6:	469a      	mov	sl, r3
 800e0a8:	e7d1      	b.n	800e04e <__sfvwrite_r+0x11a>
 800e0aa:	465a      	mov	r2, fp
 800e0ac:	6921      	ldr	r1, [r4, #16]
 800e0ae:	9001      	str	r0, [sp, #4]
 800e0b0:	f7fc fbc0 	bl	800a834 <memcpy>
 800e0b4:	89a2      	ldrh	r2, [r4, #12]
 800e0b6:	9b01      	ldr	r3, [sp, #4]
 800e0b8:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 800e0bc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800e0c0:	81a2      	strh	r2, [r4, #12]
 800e0c2:	6123      	str	r3, [r4, #16]
 800e0c4:	6165      	str	r5, [r4, #20]
 800e0c6:	445b      	add	r3, fp
 800e0c8:	eba5 050b 	sub.w	r5, r5, fp
 800e0cc:	6023      	str	r3, [r4, #0]
 800e0ce:	4652      	mov	r2, sl
 800e0d0:	60a5      	str	r5, [r4, #8]
 800e0d2:	4552      	cmp	r2, sl
 800e0d4:	bf28      	it	cs
 800e0d6:	4652      	movcs	r2, sl
 800e0d8:	6820      	ldr	r0, [r4, #0]
 800e0da:	9201      	str	r2, [sp, #4]
 800e0dc:	4639      	mov	r1, r7
 800e0de:	f000 f935 	bl	800e34c <memmove>
 800e0e2:	68a3      	ldr	r3, [r4, #8]
 800e0e4:	9a01      	ldr	r2, [sp, #4]
 800e0e6:	1a9b      	subs	r3, r3, r2
 800e0e8:	60a3      	str	r3, [r4, #8]
 800e0ea:	6823      	ldr	r3, [r4, #0]
 800e0ec:	4413      	add	r3, r2
 800e0ee:	4655      	mov	r5, sl
 800e0f0:	6023      	str	r3, [r4, #0]
 800e0f2:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800e0f6:	1b5b      	subs	r3, r3, r5
 800e0f8:	442f      	add	r7, r5
 800e0fa:	ebaa 0a05 	sub.w	sl, sl, r5
 800e0fe:	f8c9 3008 	str.w	r3, [r9, #8]
 800e102:	2b00      	cmp	r3, #0
 800e104:	d1a3      	bne.n	800e04e <__sfvwrite_r+0x11a>
 800e106:	e71c      	b.n	800df42 <__sfvwrite_r+0xe>
 800e108:	462a      	mov	r2, r5
 800e10a:	4630      	mov	r0, r6
 800e10c:	f001 fb5a 	bl	800f7c4 <_realloc_r>
 800e110:	4603      	mov	r3, r0
 800e112:	2800      	cmp	r0, #0
 800e114:	d1d5      	bne.n	800e0c2 <__sfvwrite_r+0x18e>
 800e116:	6921      	ldr	r1, [r4, #16]
 800e118:	4630      	mov	r0, r6
 800e11a:	f7fc fbff 	bl	800a91c <_free_r>
 800e11e:	89a3      	ldrh	r3, [r4, #12]
 800e120:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e124:	81a3      	strh	r3, [r4, #12]
 800e126:	e7b6      	b.n	800e096 <__sfvwrite_r+0x162>
 800e128:	6923      	ldr	r3, [r4, #16]
 800e12a:	4283      	cmp	r3, r0
 800e12c:	d302      	bcc.n	800e134 <__sfvwrite_r+0x200>
 800e12e:	6961      	ldr	r1, [r4, #20]
 800e130:	4551      	cmp	r1, sl
 800e132:	d915      	bls.n	800e160 <__sfvwrite_r+0x22c>
 800e134:	4552      	cmp	r2, sl
 800e136:	bf28      	it	cs
 800e138:	4652      	movcs	r2, sl
 800e13a:	4639      	mov	r1, r7
 800e13c:	4615      	mov	r5, r2
 800e13e:	f000 f905 	bl	800e34c <memmove>
 800e142:	68a3      	ldr	r3, [r4, #8]
 800e144:	6822      	ldr	r2, [r4, #0]
 800e146:	1b5b      	subs	r3, r3, r5
 800e148:	442a      	add	r2, r5
 800e14a:	60a3      	str	r3, [r4, #8]
 800e14c:	6022      	str	r2, [r4, #0]
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d1cf      	bne.n	800e0f2 <__sfvwrite_r+0x1be>
 800e152:	4621      	mov	r1, r4
 800e154:	4630      	mov	r0, r6
 800e156:	f7ff fec7 	bl	800dee8 <_fflush_r>
 800e15a:	2800      	cmp	r0, #0
 800e15c:	d0c9      	beq.n	800e0f2 <__sfvwrite_r+0x1be>
 800e15e:	e79c      	b.n	800e09a <__sfvwrite_r+0x166>
 800e160:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800e164:	4553      	cmp	r3, sl
 800e166:	bf28      	it	cs
 800e168:	4653      	movcs	r3, sl
 800e16a:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800e16c:	fb93 f3f1 	sdiv	r3, r3, r1
 800e170:	463a      	mov	r2, r7
 800e172:	434b      	muls	r3, r1
 800e174:	4630      	mov	r0, r6
 800e176:	69e1      	ldr	r1, [r4, #28]
 800e178:	47a8      	blx	r5
 800e17a:	1e05      	subs	r5, r0, #0
 800e17c:	dcb9      	bgt.n	800e0f2 <__sfvwrite_r+0x1be>
 800e17e:	e78c      	b.n	800e09a <__sfvwrite_r+0x166>
 800e180:	e9d8 ab00 	ldrd	sl, fp, [r8]
 800e184:	2000      	movs	r0, #0
 800e186:	f108 0808 	add.w	r8, r8, #8
 800e18a:	e6f2      	b.n	800df72 <__sfvwrite_r+0x3e>
 800e18c:	f10b 0701 	add.w	r7, fp, #1
 800e190:	e6ff      	b.n	800df92 <__sfvwrite_r+0x5e>
 800e192:	4293      	cmp	r3, r2
 800e194:	dc08      	bgt.n	800e1a8 <__sfvwrite_r+0x274>
 800e196:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800e198:	69e1      	ldr	r1, [r4, #28]
 800e19a:	4652      	mov	r2, sl
 800e19c:	4630      	mov	r0, r6
 800e19e:	47a8      	blx	r5
 800e1a0:	1e05      	subs	r5, r0, #0
 800e1a2:	f73f af12 	bgt.w	800dfca <__sfvwrite_r+0x96>
 800e1a6:	e778      	b.n	800e09a <__sfvwrite_r+0x166>
 800e1a8:	4651      	mov	r1, sl
 800e1aa:	9201      	str	r2, [sp, #4]
 800e1ac:	f000 f8ce 	bl	800e34c <memmove>
 800e1b0:	9a01      	ldr	r2, [sp, #4]
 800e1b2:	68a3      	ldr	r3, [r4, #8]
 800e1b4:	1a9b      	subs	r3, r3, r2
 800e1b6:	60a3      	str	r3, [r4, #8]
 800e1b8:	6823      	ldr	r3, [r4, #0]
 800e1ba:	4413      	add	r3, r2
 800e1bc:	6023      	str	r3, [r4, #0]
 800e1be:	4615      	mov	r5, r2
 800e1c0:	e703      	b.n	800dfca <__sfvwrite_r+0x96>
 800e1c2:	2001      	movs	r0, #1
 800e1c4:	e70a      	b.n	800dfdc <__sfvwrite_r+0xa8>
 800e1c6:	bf00      	nop
 800e1c8:	7ffffc00 	.word	0x7ffffc00

0800e1cc <__swsetup_r>:
 800e1cc:	b538      	push	{r3, r4, r5, lr}
 800e1ce:	4b29      	ldr	r3, [pc, #164]	@ (800e274 <__swsetup_r+0xa8>)
 800e1d0:	4605      	mov	r5, r0
 800e1d2:	6818      	ldr	r0, [r3, #0]
 800e1d4:	460c      	mov	r4, r1
 800e1d6:	b118      	cbz	r0, 800e1e0 <__swsetup_r+0x14>
 800e1d8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800e1da:	b90b      	cbnz	r3, 800e1e0 <__swsetup_r+0x14>
 800e1dc:	f7fc f998 	bl	800a510 <__sinit>
 800e1e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e1e4:	0719      	lsls	r1, r3, #28
 800e1e6:	d422      	bmi.n	800e22e <__swsetup_r+0x62>
 800e1e8:	06da      	lsls	r2, r3, #27
 800e1ea:	d407      	bmi.n	800e1fc <__swsetup_r+0x30>
 800e1ec:	2209      	movs	r2, #9
 800e1ee:	602a      	str	r2, [r5, #0]
 800e1f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e1f4:	81a3      	strh	r3, [r4, #12]
 800e1f6:	f04f 30ff 	mov.w	r0, #4294967295
 800e1fa:	e033      	b.n	800e264 <__swsetup_r+0x98>
 800e1fc:	0758      	lsls	r0, r3, #29
 800e1fe:	d512      	bpl.n	800e226 <__swsetup_r+0x5a>
 800e200:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800e202:	b141      	cbz	r1, 800e216 <__swsetup_r+0x4a>
 800e204:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800e208:	4299      	cmp	r1, r3
 800e20a:	d002      	beq.n	800e212 <__swsetup_r+0x46>
 800e20c:	4628      	mov	r0, r5
 800e20e:	f7fc fb85 	bl	800a91c <_free_r>
 800e212:	2300      	movs	r3, #0
 800e214:	6323      	str	r3, [r4, #48]	@ 0x30
 800e216:	89a3      	ldrh	r3, [r4, #12]
 800e218:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e21c:	81a3      	strh	r3, [r4, #12]
 800e21e:	2300      	movs	r3, #0
 800e220:	6063      	str	r3, [r4, #4]
 800e222:	6923      	ldr	r3, [r4, #16]
 800e224:	6023      	str	r3, [r4, #0]
 800e226:	89a3      	ldrh	r3, [r4, #12]
 800e228:	f043 0308 	orr.w	r3, r3, #8
 800e22c:	81a3      	strh	r3, [r4, #12]
 800e22e:	6923      	ldr	r3, [r4, #16]
 800e230:	b94b      	cbnz	r3, 800e246 <__swsetup_r+0x7a>
 800e232:	89a3      	ldrh	r3, [r4, #12]
 800e234:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e238:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e23c:	d003      	beq.n	800e246 <__swsetup_r+0x7a>
 800e23e:	4621      	mov	r1, r4
 800e240:	4628      	mov	r0, r5
 800e242:	f001 fd30 	bl	800fca6 <__smakebuf_r>
 800e246:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e24a:	f013 0201 	ands.w	r2, r3, #1
 800e24e:	d00a      	beq.n	800e266 <__swsetup_r+0x9a>
 800e250:	2200      	movs	r2, #0
 800e252:	60a2      	str	r2, [r4, #8]
 800e254:	6962      	ldr	r2, [r4, #20]
 800e256:	4252      	negs	r2, r2
 800e258:	61a2      	str	r2, [r4, #24]
 800e25a:	6922      	ldr	r2, [r4, #16]
 800e25c:	b942      	cbnz	r2, 800e270 <__swsetup_r+0xa4>
 800e25e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e262:	d1c5      	bne.n	800e1f0 <__swsetup_r+0x24>
 800e264:	bd38      	pop	{r3, r4, r5, pc}
 800e266:	0799      	lsls	r1, r3, #30
 800e268:	bf58      	it	pl
 800e26a:	6962      	ldrpl	r2, [r4, #20]
 800e26c:	60a2      	str	r2, [r4, #8]
 800e26e:	e7f4      	b.n	800e25a <__swsetup_r+0x8e>
 800e270:	2000      	movs	r0, #0
 800e272:	e7f7      	b.n	800e264 <__swsetup_r+0x98>
 800e274:	20000444 	.word	0x20000444

0800e278 <__fputwc>:
 800e278:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e27c:	4680      	mov	r8, r0
 800e27e:	460f      	mov	r7, r1
 800e280:	4614      	mov	r4, r2
 800e282:	f000 f891 	bl	800e3a8 <__locale_mb_cur_max>
 800e286:	2801      	cmp	r0, #1
 800e288:	4605      	mov	r5, r0
 800e28a:	d11b      	bne.n	800e2c4 <__fputwc+0x4c>
 800e28c:	1e7b      	subs	r3, r7, #1
 800e28e:	2bfe      	cmp	r3, #254	@ 0xfe
 800e290:	d818      	bhi.n	800e2c4 <__fputwc+0x4c>
 800e292:	f88d 7004 	strb.w	r7, [sp, #4]
 800e296:	2600      	movs	r6, #0
 800e298:	f10d 0904 	add.w	r9, sp, #4
 800e29c:	42ae      	cmp	r6, r5
 800e29e:	d021      	beq.n	800e2e4 <__fputwc+0x6c>
 800e2a0:	68a3      	ldr	r3, [r4, #8]
 800e2a2:	f816 1009 	ldrb.w	r1, [r6, r9]
 800e2a6:	3b01      	subs	r3, #1
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	60a3      	str	r3, [r4, #8]
 800e2ac:	da04      	bge.n	800e2b8 <__fputwc+0x40>
 800e2ae:	69a2      	ldr	r2, [r4, #24]
 800e2b0:	4293      	cmp	r3, r2
 800e2b2:	db1b      	blt.n	800e2ec <__fputwc+0x74>
 800e2b4:	290a      	cmp	r1, #10
 800e2b6:	d019      	beq.n	800e2ec <__fputwc+0x74>
 800e2b8:	6823      	ldr	r3, [r4, #0]
 800e2ba:	1c5a      	adds	r2, r3, #1
 800e2bc:	6022      	str	r2, [r4, #0]
 800e2be:	7019      	strb	r1, [r3, #0]
 800e2c0:	3601      	adds	r6, #1
 800e2c2:	e7eb      	b.n	800e29c <__fputwc+0x24>
 800e2c4:	f104 035c 	add.w	r3, r4, #92	@ 0x5c
 800e2c8:	463a      	mov	r2, r7
 800e2ca:	a901      	add	r1, sp, #4
 800e2cc:	4640      	mov	r0, r8
 800e2ce:	f001 fc2f 	bl	800fb30 <_wcrtomb_r>
 800e2d2:	1c43      	adds	r3, r0, #1
 800e2d4:	4605      	mov	r5, r0
 800e2d6:	d1de      	bne.n	800e296 <__fputwc+0x1e>
 800e2d8:	89a3      	ldrh	r3, [r4, #12]
 800e2da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e2de:	81a3      	strh	r3, [r4, #12]
 800e2e0:	f04f 37ff 	mov.w	r7, #4294967295
 800e2e4:	4638      	mov	r0, r7
 800e2e6:	b003      	add	sp, #12
 800e2e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e2ec:	4622      	mov	r2, r4
 800e2ee:	4640      	mov	r0, r8
 800e2f0:	f001 fd15 	bl	800fd1e <__swbuf_r>
 800e2f4:	3001      	adds	r0, #1
 800e2f6:	d1e3      	bne.n	800e2c0 <__fputwc+0x48>
 800e2f8:	e7f2      	b.n	800e2e0 <__fputwc+0x68>

0800e2fa <_fputwc_r>:
 800e2fa:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 800e2fc:	07db      	lsls	r3, r3, #31
 800e2fe:	b570      	push	{r4, r5, r6, lr}
 800e300:	4605      	mov	r5, r0
 800e302:	460e      	mov	r6, r1
 800e304:	4614      	mov	r4, r2
 800e306:	d405      	bmi.n	800e314 <_fputwc_r+0x1a>
 800e308:	8993      	ldrh	r3, [r2, #12]
 800e30a:	0598      	lsls	r0, r3, #22
 800e30c:	d402      	bmi.n	800e314 <_fputwc_r+0x1a>
 800e30e:	6d90      	ldr	r0, [r2, #88]	@ 0x58
 800e310:	f7fc fa82 	bl	800a818 <__retarget_lock_acquire_recursive>
 800e314:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e318:	0499      	lsls	r1, r3, #18
 800e31a:	d406      	bmi.n	800e32a <_fputwc_r+0x30>
 800e31c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800e320:	81a3      	strh	r3, [r4, #12]
 800e322:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e324:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800e328:	6663      	str	r3, [r4, #100]	@ 0x64
 800e32a:	4622      	mov	r2, r4
 800e32c:	4628      	mov	r0, r5
 800e32e:	4631      	mov	r1, r6
 800e330:	f7ff ffa2 	bl	800e278 <__fputwc>
 800e334:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e336:	07da      	lsls	r2, r3, #31
 800e338:	4605      	mov	r5, r0
 800e33a:	d405      	bmi.n	800e348 <_fputwc_r+0x4e>
 800e33c:	89a3      	ldrh	r3, [r4, #12]
 800e33e:	059b      	lsls	r3, r3, #22
 800e340:	d402      	bmi.n	800e348 <_fputwc_r+0x4e>
 800e342:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e344:	f7fc fa69 	bl	800a81a <__retarget_lock_release_recursive>
 800e348:	4628      	mov	r0, r5
 800e34a:	bd70      	pop	{r4, r5, r6, pc}

0800e34c <memmove>:
 800e34c:	4288      	cmp	r0, r1
 800e34e:	b510      	push	{r4, lr}
 800e350:	eb01 0402 	add.w	r4, r1, r2
 800e354:	d902      	bls.n	800e35c <memmove+0x10>
 800e356:	4284      	cmp	r4, r0
 800e358:	4623      	mov	r3, r4
 800e35a:	d807      	bhi.n	800e36c <memmove+0x20>
 800e35c:	1e43      	subs	r3, r0, #1
 800e35e:	42a1      	cmp	r1, r4
 800e360:	d008      	beq.n	800e374 <memmove+0x28>
 800e362:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e366:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e36a:	e7f8      	b.n	800e35e <memmove+0x12>
 800e36c:	4402      	add	r2, r0
 800e36e:	4601      	mov	r1, r0
 800e370:	428a      	cmp	r2, r1
 800e372:	d100      	bne.n	800e376 <memmove+0x2a>
 800e374:	bd10      	pop	{r4, pc}
 800e376:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e37a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e37e:	e7f7      	b.n	800e370 <memmove+0x24>

0800e380 <strncpy>:
 800e380:	b510      	push	{r4, lr}
 800e382:	3901      	subs	r1, #1
 800e384:	4603      	mov	r3, r0
 800e386:	b132      	cbz	r2, 800e396 <strncpy+0x16>
 800e388:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e38c:	f803 4b01 	strb.w	r4, [r3], #1
 800e390:	3a01      	subs	r2, #1
 800e392:	2c00      	cmp	r4, #0
 800e394:	d1f7      	bne.n	800e386 <strncpy+0x6>
 800e396:	441a      	add	r2, r3
 800e398:	2100      	movs	r1, #0
 800e39a:	4293      	cmp	r3, r2
 800e39c:	d100      	bne.n	800e3a0 <strncpy+0x20>
 800e39e:	bd10      	pop	{r4, pc}
 800e3a0:	f803 1b01 	strb.w	r1, [r3], #1
 800e3a4:	e7f9      	b.n	800e39a <strncpy+0x1a>
	...

0800e3a8 <__locale_mb_cur_max>:
 800e3a8:	4b01      	ldr	r3, [pc, #4]	@ (800e3b0 <__locale_mb_cur_max+0x8>)
 800e3aa:	f893 0128 	ldrb.w	r0, [r3, #296]	@ 0x128
 800e3ae:	4770      	bx	lr
 800e3b0:	2000056c 	.word	0x2000056c

0800e3b4 <_localeconv_r>:
 800e3b4:	4800      	ldr	r0, [pc, #0]	@ (800e3b8 <_localeconv_r+0x4>)
 800e3b6:	4770      	bx	lr
 800e3b8:	2000065c 	.word	0x2000065c

0800e3bc <__libc_fini_array>:
 800e3bc:	b538      	push	{r3, r4, r5, lr}
 800e3be:	4d07      	ldr	r5, [pc, #28]	@ (800e3dc <__libc_fini_array+0x20>)
 800e3c0:	4c07      	ldr	r4, [pc, #28]	@ (800e3e0 <__libc_fini_array+0x24>)
 800e3c2:	1b64      	subs	r4, r4, r5
 800e3c4:	10a4      	asrs	r4, r4, #2
 800e3c6:	b91c      	cbnz	r4, 800e3d0 <__libc_fini_array+0x14>
 800e3c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e3cc:	f001 bdca 	b.w	800ff64 <_fini>
 800e3d0:	3c01      	subs	r4, #1
 800e3d2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800e3d6:	4798      	blx	r3
 800e3d8:	e7f5      	b.n	800e3c6 <__libc_fini_array+0xa>
 800e3da:	bf00      	nop
 800e3dc:	08010d18 	.word	0x08010d18
 800e3e0:	08010d1c 	.word	0x08010d1c

0800e3e4 <frexp>:
 800e3e4:	b570      	push	{r4, r5, r6, lr}
 800e3e6:	2100      	movs	r1, #0
 800e3e8:	ec55 4b10 	vmov	r4, r5, d0
 800e3ec:	6001      	str	r1, [r0, #0]
 800e3ee:	4915      	ldr	r1, [pc, #84]	@ (800e444 <frexp+0x60>)
 800e3f0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800e3f4:	428a      	cmp	r2, r1
 800e3f6:	4606      	mov	r6, r0
 800e3f8:	462b      	mov	r3, r5
 800e3fa:	d820      	bhi.n	800e43e <frexp+0x5a>
 800e3fc:	4621      	mov	r1, r4
 800e3fe:	4311      	orrs	r1, r2
 800e400:	d01d      	beq.n	800e43e <frexp+0x5a>
 800e402:	4911      	ldr	r1, [pc, #68]	@ (800e448 <frexp+0x64>)
 800e404:	4029      	ands	r1, r5
 800e406:	b961      	cbnz	r1, 800e422 <frexp+0x3e>
 800e408:	4b10      	ldr	r3, [pc, #64]	@ (800e44c <frexp+0x68>)
 800e40a:	2200      	movs	r2, #0
 800e40c:	4620      	mov	r0, r4
 800e40e:	4629      	mov	r1, r5
 800e410:	f7f2 f92a 	bl	8000668 <__aeabi_dmul>
 800e414:	460b      	mov	r3, r1
 800e416:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800e41a:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 800e41e:	4604      	mov	r4, r0
 800e420:	6031      	str	r1, [r6, #0]
 800e422:	6831      	ldr	r1, [r6, #0]
 800e424:	1512      	asrs	r2, r2, #20
 800e426:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e42a:	f2a2 32fe 	subw	r2, r2, #1022	@ 0x3fe
 800e42e:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800e432:	4411      	add	r1, r2
 800e434:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 800e438:	6031      	str	r1, [r6, #0]
 800e43a:	f445 1500 	orr.w	r5, r5, #2097152	@ 0x200000
 800e43e:	ec45 4b10 	vmov	d0, r4, r5
 800e442:	bd70      	pop	{r4, r5, r6, pc}
 800e444:	7fefffff 	.word	0x7fefffff
 800e448:	7ff00000 	.word	0x7ff00000
 800e44c:	43500000 	.word	0x43500000

0800e450 <__register_exitproc>:
 800e450:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e454:	f8df a074 	ldr.w	sl, [pc, #116]	@ 800e4cc <__register_exitproc+0x7c>
 800e458:	4606      	mov	r6, r0
 800e45a:	f8da 0000 	ldr.w	r0, [sl]
 800e45e:	4698      	mov	r8, r3
 800e460:	460f      	mov	r7, r1
 800e462:	4691      	mov	r9, r2
 800e464:	f7fc f9d8 	bl	800a818 <__retarget_lock_acquire_recursive>
 800e468:	4b16      	ldr	r3, [pc, #88]	@ (800e4c4 <__register_exitproc+0x74>)
 800e46a:	681c      	ldr	r4, [r3, #0]
 800e46c:	b90c      	cbnz	r4, 800e472 <__register_exitproc+0x22>
 800e46e:	4c16      	ldr	r4, [pc, #88]	@ (800e4c8 <__register_exitproc+0x78>)
 800e470:	601c      	str	r4, [r3, #0]
 800e472:	6865      	ldr	r5, [r4, #4]
 800e474:	f8da 0000 	ldr.w	r0, [sl]
 800e478:	2d1f      	cmp	r5, #31
 800e47a:	dd05      	ble.n	800e488 <__register_exitproc+0x38>
 800e47c:	f7fc f9cd 	bl	800a81a <__retarget_lock_release_recursive>
 800e480:	f04f 30ff 	mov.w	r0, #4294967295
 800e484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e488:	b19e      	cbz	r6, 800e4b2 <__register_exitproc+0x62>
 800e48a:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800e48e:	2201      	movs	r2, #1
 800e490:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 800e494:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 800e498:	40aa      	lsls	r2, r5
 800e49a:	4313      	orrs	r3, r2
 800e49c:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 800e4a0:	2e02      	cmp	r6, #2
 800e4a2:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 800e4a6:	bf02      	ittt	eq
 800e4a8:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 800e4ac:	4313      	orreq	r3, r2
 800e4ae:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 800e4b2:	1c6b      	adds	r3, r5, #1
 800e4b4:	3502      	adds	r5, #2
 800e4b6:	6063      	str	r3, [r4, #4]
 800e4b8:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800e4bc:	f7fc f9ad 	bl	800a81a <__retarget_lock_release_recursive>
 800e4c0:	2000      	movs	r0, #0
 800e4c2:	e7df      	b.n	800e484 <__register_exitproc+0x34>
 800e4c4:	20000f5c 	.word	0x20000f5c
 800e4c8:	20000f60 	.word	0x20000f60
 800e4cc:	20000568 	.word	0x20000568

0800e4d0 <quorem>:
 800e4d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4d4:	6903      	ldr	r3, [r0, #16]
 800e4d6:	690c      	ldr	r4, [r1, #16]
 800e4d8:	42a3      	cmp	r3, r4
 800e4da:	4607      	mov	r7, r0
 800e4dc:	db7e      	blt.n	800e5dc <quorem+0x10c>
 800e4de:	3c01      	subs	r4, #1
 800e4e0:	f101 0814 	add.w	r8, r1, #20
 800e4e4:	00a3      	lsls	r3, r4, #2
 800e4e6:	f100 0514 	add.w	r5, r0, #20
 800e4ea:	9300      	str	r3, [sp, #0]
 800e4ec:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e4f0:	9301      	str	r3, [sp, #4]
 800e4f2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e4f6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e4fa:	3301      	adds	r3, #1
 800e4fc:	429a      	cmp	r2, r3
 800e4fe:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e502:	fbb2 f6f3 	udiv	r6, r2, r3
 800e506:	d32e      	bcc.n	800e566 <quorem+0x96>
 800e508:	f04f 0a00 	mov.w	sl, #0
 800e50c:	46c4      	mov	ip, r8
 800e50e:	46ae      	mov	lr, r5
 800e510:	46d3      	mov	fp, sl
 800e512:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e516:	b298      	uxth	r0, r3
 800e518:	fb06 a000 	mla	r0, r6, r0, sl
 800e51c:	0c02      	lsrs	r2, r0, #16
 800e51e:	0c1b      	lsrs	r3, r3, #16
 800e520:	fb06 2303 	mla	r3, r6, r3, r2
 800e524:	f8de 2000 	ldr.w	r2, [lr]
 800e528:	b280      	uxth	r0, r0
 800e52a:	b292      	uxth	r2, r2
 800e52c:	1a12      	subs	r2, r2, r0
 800e52e:	445a      	add	r2, fp
 800e530:	f8de 0000 	ldr.w	r0, [lr]
 800e534:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e538:	b29b      	uxth	r3, r3
 800e53a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e53e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e542:	b292      	uxth	r2, r2
 800e544:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e548:	45e1      	cmp	r9, ip
 800e54a:	f84e 2b04 	str.w	r2, [lr], #4
 800e54e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e552:	d2de      	bcs.n	800e512 <quorem+0x42>
 800e554:	9b00      	ldr	r3, [sp, #0]
 800e556:	58eb      	ldr	r3, [r5, r3]
 800e558:	b92b      	cbnz	r3, 800e566 <quorem+0x96>
 800e55a:	9b01      	ldr	r3, [sp, #4]
 800e55c:	3b04      	subs	r3, #4
 800e55e:	429d      	cmp	r5, r3
 800e560:	461a      	mov	r2, r3
 800e562:	d32f      	bcc.n	800e5c4 <quorem+0xf4>
 800e564:	613c      	str	r4, [r7, #16]
 800e566:	4638      	mov	r0, r7
 800e568:	f001 f824 	bl	800f5b4 <__mcmp>
 800e56c:	2800      	cmp	r0, #0
 800e56e:	db25      	blt.n	800e5bc <quorem+0xec>
 800e570:	4629      	mov	r1, r5
 800e572:	2000      	movs	r0, #0
 800e574:	f858 2b04 	ldr.w	r2, [r8], #4
 800e578:	f8d1 c000 	ldr.w	ip, [r1]
 800e57c:	fa1f fe82 	uxth.w	lr, r2
 800e580:	fa1f f38c 	uxth.w	r3, ip
 800e584:	eba3 030e 	sub.w	r3, r3, lr
 800e588:	4403      	add	r3, r0
 800e58a:	0c12      	lsrs	r2, r2, #16
 800e58c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e590:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e594:	b29b      	uxth	r3, r3
 800e596:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e59a:	45c1      	cmp	r9, r8
 800e59c:	f841 3b04 	str.w	r3, [r1], #4
 800e5a0:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e5a4:	d2e6      	bcs.n	800e574 <quorem+0xa4>
 800e5a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e5aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e5ae:	b922      	cbnz	r2, 800e5ba <quorem+0xea>
 800e5b0:	3b04      	subs	r3, #4
 800e5b2:	429d      	cmp	r5, r3
 800e5b4:	461a      	mov	r2, r3
 800e5b6:	d30b      	bcc.n	800e5d0 <quorem+0x100>
 800e5b8:	613c      	str	r4, [r7, #16]
 800e5ba:	3601      	adds	r6, #1
 800e5bc:	4630      	mov	r0, r6
 800e5be:	b003      	add	sp, #12
 800e5c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5c4:	6812      	ldr	r2, [r2, #0]
 800e5c6:	3b04      	subs	r3, #4
 800e5c8:	2a00      	cmp	r2, #0
 800e5ca:	d1cb      	bne.n	800e564 <quorem+0x94>
 800e5cc:	3c01      	subs	r4, #1
 800e5ce:	e7c6      	b.n	800e55e <quorem+0x8e>
 800e5d0:	6812      	ldr	r2, [r2, #0]
 800e5d2:	3b04      	subs	r3, #4
 800e5d4:	2a00      	cmp	r2, #0
 800e5d6:	d1ef      	bne.n	800e5b8 <quorem+0xe8>
 800e5d8:	3c01      	subs	r4, #1
 800e5da:	e7ea      	b.n	800e5b2 <quorem+0xe2>
 800e5dc:	2000      	movs	r0, #0
 800e5de:	e7ee      	b.n	800e5be <quorem+0xee>

0800e5e0 <_dtoa_r>:
 800e5e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5e4:	b099      	sub	sp, #100	@ 0x64
 800e5e6:	ed8d 0b02 	vstr	d0, [sp, #8]
 800e5ea:	9109      	str	r1, [sp, #36]	@ 0x24
 800e5ec:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 800e5ee:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800e5f0:	920e      	str	r2, [sp, #56]	@ 0x38
 800e5f2:	ec55 4b10 	vmov	r4, r5, d0
 800e5f6:	4683      	mov	fp, r0
 800e5f8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e5fa:	b149      	cbz	r1, 800e610 <_dtoa_r+0x30>
 800e5fc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e5fe:	604a      	str	r2, [r1, #4]
 800e600:	2301      	movs	r3, #1
 800e602:	4093      	lsls	r3, r2
 800e604:	608b      	str	r3, [r1, #8]
 800e606:	f000 fdce 	bl	800f1a6 <_Bfree>
 800e60a:	2300      	movs	r3, #0
 800e60c:	f8cb 3038 	str.w	r3, [fp, #56]	@ 0x38
 800e610:	1e2b      	subs	r3, r5, #0
 800e612:	bfb9      	ittee	lt
 800e614:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e618:	9303      	strlt	r3, [sp, #12]
 800e61a:	2300      	movge	r3, #0
 800e61c:	6033      	strge	r3, [r6, #0]
 800e61e:	9f03      	ldr	r7, [sp, #12]
 800e620:	4b97      	ldr	r3, [pc, #604]	@ (800e880 <_dtoa_r+0x2a0>)
 800e622:	bfbc      	itt	lt
 800e624:	2201      	movlt	r2, #1
 800e626:	6032      	strlt	r2, [r6, #0]
 800e628:	43bb      	bics	r3, r7
 800e62a:	d114      	bne.n	800e656 <_dtoa_r+0x76>
 800e62c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e62e:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e632:	6013      	str	r3, [r2, #0]
 800e634:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e638:	4323      	orrs	r3, r4
 800e63a:	f000 854c 	beq.w	800f0d6 <_dtoa_r+0xaf6>
 800e63e:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e640:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800e898 <_dtoa_r+0x2b8>
 800e644:	b11b      	cbz	r3, 800e64e <_dtoa_r+0x6e>
 800e646:	f10a 0303 	add.w	r3, sl, #3
 800e64a:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e64c:	6013      	str	r3, [r2, #0]
 800e64e:	4650      	mov	r0, sl
 800e650:	b019      	add	sp, #100	@ 0x64
 800e652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e656:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e65a:	2200      	movs	r2, #0
 800e65c:	ec51 0b17 	vmov	r0, r1, d7
 800e660:	2300      	movs	r3, #0
 800e662:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800e666:	f7f2 fa67 	bl	8000b38 <__aeabi_dcmpeq>
 800e66a:	4680      	mov	r8, r0
 800e66c:	b150      	cbz	r0, 800e684 <_dtoa_r+0xa4>
 800e66e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e670:	2301      	movs	r3, #1
 800e672:	6013      	str	r3, [r2, #0]
 800e674:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e676:	b113      	cbz	r3, 800e67e <_dtoa_r+0x9e>
 800e678:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e67a:	4b82      	ldr	r3, [pc, #520]	@ (800e884 <_dtoa_r+0x2a4>)
 800e67c:	6013      	str	r3, [r2, #0]
 800e67e:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 800e89c <_dtoa_r+0x2bc>
 800e682:	e7e4      	b.n	800e64e <_dtoa_r+0x6e>
 800e684:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e688:	aa16      	add	r2, sp, #88	@ 0x58
 800e68a:	a917      	add	r1, sp, #92	@ 0x5c
 800e68c:	4658      	mov	r0, fp
 800e68e:	f001 f841 	bl	800f714 <__d2b>
 800e692:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800e696:	4681      	mov	r9, r0
 800e698:	2e00      	cmp	r6, #0
 800e69a:	d077      	beq.n	800e78c <_dtoa_r+0x1ac>
 800e69c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e69e:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800e6a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e6a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e6aa:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e6ae:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e6b2:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e6b6:	4619      	mov	r1, r3
 800e6b8:	2200      	movs	r2, #0
 800e6ba:	4b73      	ldr	r3, [pc, #460]	@ (800e888 <_dtoa_r+0x2a8>)
 800e6bc:	f7f1 fe1c 	bl	80002f8 <__aeabi_dsub>
 800e6c0:	a369      	add	r3, pc, #420	@ (adr r3, 800e868 <_dtoa_r+0x288>)
 800e6c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6c6:	f7f1 ffcf 	bl	8000668 <__aeabi_dmul>
 800e6ca:	a369      	add	r3, pc, #420	@ (adr r3, 800e870 <_dtoa_r+0x290>)
 800e6cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6d0:	f7f1 fe14 	bl	80002fc <__adddf3>
 800e6d4:	4604      	mov	r4, r0
 800e6d6:	4630      	mov	r0, r6
 800e6d8:	460d      	mov	r5, r1
 800e6da:	f7f1 ff5b 	bl	8000594 <__aeabi_i2d>
 800e6de:	a366      	add	r3, pc, #408	@ (adr r3, 800e878 <_dtoa_r+0x298>)
 800e6e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6e4:	f7f1 ffc0 	bl	8000668 <__aeabi_dmul>
 800e6e8:	4602      	mov	r2, r0
 800e6ea:	460b      	mov	r3, r1
 800e6ec:	4620      	mov	r0, r4
 800e6ee:	4629      	mov	r1, r5
 800e6f0:	f7f1 fe04 	bl	80002fc <__adddf3>
 800e6f4:	4604      	mov	r4, r0
 800e6f6:	460d      	mov	r5, r1
 800e6f8:	f7f2 fa66 	bl	8000bc8 <__aeabi_d2iz>
 800e6fc:	2200      	movs	r2, #0
 800e6fe:	4607      	mov	r7, r0
 800e700:	2300      	movs	r3, #0
 800e702:	4620      	mov	r0, r4
 800e704:	4629      	mov	r1, r5
 800e706:	f7f2 fa21 	bl	8000b4c <__aeabi_dcmplt>
 800e70a:	b140      	cbz	r0, 800e71e <_dtoa_r+0x13e>
 800e70c:	4638      	mov	r0, r7
 800e70e:	f7f1 ff41 	bl	8000594 <__aeabi_i2d>
 800e712:	4622      	mov	r2, r4
 800e714:	462b      	mov	r3, r5
 800e716:	f7f2 fa0f 	bl	8000b38 <__aeabi_dcmpeq>
 800e71a:	b900      	cbnz	r0, 800e71e <_dtoa_r+0x13e>
 800e71c:	3f01      	subs	r7, #1
 800e71e:	2f16      	cmp	r7, #22
 800e720:	d851      	bhi.n	800e7c6 <_dtoa_r+0x1e6>
 800e722:	4b5a      	ldr	r3, [pc, #360]	@ (800e88c <_dtoa_r+0x2ac>)
 800e724:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e72c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e730:	f7f2 fa0c 	bl	8000b4c <__aeabi_dcmplt>
 800e734:	2800      	cmp	r0, #0
 800e736:	d048      	beq.n	800e7ca <_dtoa_r+0x1ea>
 800e738:	3f01      	subs	r7, #1
 800e73a:	2300      	movs	r3, #0
 800e73c:	9312      	str	r3, [sp, #72]	@ 0x48
 800e73e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e740:	1b9b      	subs	r3, r3, r6
 800e742:	1e5a      	subs	r2, r3, #1
 800e744:	bf44      	itt	mi
 800e746:	f1c3 0801 	rsbmi	r8, r3, #1
 800e74a:	2300      	movmi	r3, #0
 800e74c:	9208      	str	r2, [sp, #32]
 800e74e:	bf54      	ite	pl
 800e750:	f04f 0800 	movpl.w	r8, #0
 800e754:	9308      	strmi	r3, [sp, #32]
 800e756:	2f00      	cmp	r7, #0
 800e758:	db39      	blt.n	800e7ce <_dtoa_r+0x1ee>
 800e75a:	9b08      	ldr	r3, [sp, #32]
 800e75c:	970f      	str	r7, [sp, #60]	@ 0x3c
 800e75e:	443b      	add	r3, r7
 800e760:	9308      	str	r3, [sp, #32]
 800e762:	2300      	movs	r3, #0
 800e764:	930a      	str	r3, [sp, #40]	@ 0x28
 800e766:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e768:	2b09      	cmp	r3, #9
 800e76a:	d865      	bhi.n	800e838 <_dtoa_r+0x258>
 800e76c:	2b05      	cmp	r3, #5
 800e76e:	bfc4      	itt	gt
 800e770:	3b04      	subgt	r3, #4
 800e772:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800e774:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e776:	f1a3 0302 	sub.w	r3, r3, #2
 800e77a:	bfcc      	ite	gt
 800e77c:	2400      	movgt	r4, #0
 800e77e:	2401      	movle	r4, #1
 800e780:	2b03      	cmp	r3, #3
 800e782:	d864      	bhi.n	800e84e <_dtoa_r+0x26e>
 800e784:	e8df f003 	tbb	[pc, r3]
 800e788:	5635372a 	.word	0x5635372a
 800e78c:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800e790:	441e      	add	r6, r3
 800e792:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e796:	2b20      	cmp	r3, #32
 800e798:	bfc1      	itttt	gt
 800e79a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e79e:	409f      	lslgt	r7, r3
 800e7a0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e7a4:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e7a8:	bfd6      	itet	le
 800e7aa:	f1c3 0320 	rsble	r3, r3, #32
 800e7ae:	ea47 0003 	orrgt.w	r0, r7, r3
 800e7b2:	fa04 f003 	lslle.w	r0, r4, r3
 800e7b6:	f7f1 fedd 	bl	8000574 <__aeabi_ui2d>
 800e7ba:	2201      	movs	r2, #1
 800e7bc:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e7c0:	3e01      	subs	r6, #1
 800e7c2:	9214      	str	r2, [sp, #80]	@ 0x50
 800e7c4:	e777      	b.n	800e6b6 <_dtoa_r+0xd6>
 800e7c6:	2301      	movs	r3, #1
 800e7c8:	e7b8      	b.n	800e73c <_dtoa_r+0x15c>
 800e7ca:	9012      	str	r0, [sp, #72]	@ 0x48
 800e7cc:	e7b7      	b.n	800e73e <_dtoa_r+0x15e>
 800e7ce:	427b      	negs	r3, r7
 800e7d0:	930a      	str	r3, [sp, #40]	@ 0x28
 800e7d2:	2300      	movs	r3, #0
 800e7d4:	eba8 0807 	sub.w	r8, r8, r7
 800e7d8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e7da:	e7c4      	b.n	800e766 <_dtoa_r+0x186>
 800e7dc:	2300      	movs	r3, #0
 800e7de:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e7e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e7e2:	2b00      	cmp	r3, #0
 800e7e4:	dc36      	bgt.n	800e854 <_dtoa_r+0x274>
 800e7e6:	2301      	movs	r3, #1
 800e7e8:	9300      	str	r3, [sp, #0]
 800e7ea:	9307      	str	r3, [sp, #28]
 800e7ec:	461a      	mov	r2, r3
 800e7ee:	920e      	str	r2, [sp, #56]	@ 0x38
 800e7f0:	e00b      	b.n	800e80a <_dtoa_r+0x22a>
 800e7f2:	2301      	movs	r3, #1
 800e7f4:	e7f3      	b.n	800e7de <_dtoa_r+0x1fe>
 800e7f6:	2300      	movs	r3, #0
 800e7f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e7fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e7fc:	18fb      	adds	r3, r7, r3
 800e7fe:	9300      	str	r3, [sp, #0]
 800e800:	3301      	adds	r3, #1
 800e802:	2b01      	cmp	r3, #1
 800e804:	9307      	str	r3, [sp, #28]
 800e806:	bfb8      	it	lt
 800e808:	2301      	movlt	r3, #1
 800e80a:	2100      	movs	r1, #0
 800e80c:	2204      	movs	r2, #4
 800e80e:	f102 0014 	add.w	r0, r2, #20
 800e812:	4298      	cmp	r0, r3
 800e814:	d922      	bls.n	800e85c <_dtoa_r+0x27c>
 800e816:	f8cb 103c 	str.w	r1, [fp, #60]	@ 0x3c
 800e81a:	4658      	mov	r0, fp
 800e81c:	f000 fc9e 	bl	800f15c <_Balloc>
 800e820:	4682      	mov	sl, r0
 800e822:	2800      	cmp	r0, #0
 800e824:	d13c      	bne.n	800e8a0 <_dtoa_r+0x2c0>
 800e826:	4b1a      	ldr	r3, [pc, #104]	@ (800e890 <_dtoa_r+0x2b0>)
 800e828:	4602      	mov	r2, r0
 800e82a:	f240 11af 	movw	r1, #431	@ 0x1af
 800e82e:	4819      	ldr	r0, [pc, #100]	@ (800e894 <_dtoa_r+0x2b4>)
 800e830:	f001 fae0 	bl	800fdf4 <__assert_func>
 800e834:	2301      	movs	r3, #1
 800e836:	e7df      	b.n	800e7f8 <_dtoa_r+0x218>
 800e838:	2401      	movs	r4, #1
 800e83a:	2300      	movs	r3, #0
 800e83c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e83e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e840:	f04f 33ff 	mov.w	r3, #4294967295
 800e844:	9300      	str	r3, [sp, #0]
 800e846:	9307      	str	r3, [sp, #28]
 800e848:	2200      	movs	r2, #0
 800e84a:	2312      	movs	r3, #18
 800e84c:	e7cf      	b.n	800e7ee <_dtoa_r+0x20e>
 800e84e:	2301      	movs	r3, #1
 800e850:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e852:	e7f5      	b.n	800e840 <_dtoa_r+0x260>
 800e854:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e856:	9300      	str	r3, [sp, #0]
 800e858:	9307      	str	r3, [sp, #28]
 800e85a:	e7d6      	b.n	800e80a <_dtoa_r+0x22a>
 800e85c:	3101      	adds	r1, #1
 800e85e:	0052      	lsls	r2, r2, #1
 800e860:	e7d5      	b.n	800e80e <_dtoa_r+0x22e>
 800e862:	bf00      	nop
 800e864:	f3af 8000 	nop.w
 800e868:	636f4361 	.word	0x636f4361
 800e86c:	3fd287a7 	.word	0x3fd287a7
 800e870:	8b60c8b3 	.word	0x8b60c8b3
 800e874:	3fc68a28 	.word	0x3fc68a28
 800e878:	509f79fb 	.word	0x509f79fb
 800e87c:	3fd34413 	.word	0x3fd34413
 800e880:	7ff00000 	.word	0x7ff00000
 800e884:	0801098b 	.word	0x0801098b
 800e888:	3ff80000 	.word	0x3ff80000
 800e88c:	08010b00 	.word	0x08010b00
 800e890:	08010a03 	.word	0x08010a03
 800e894:	08010a14 	.word	0x08010a14
 800e898:	080109ff 	.word	0x080109ff
 800e89c:	0801098a 	.word	0x0801098a
 800e8a0:	9b07      	ldr	r3, [sp, #28]
 800e8a2:	f8cb 0038 	str.w	r0, [fp, #56]	@ 0x38
 800e8a6:	2b0e      	cmp	r3, #14
 800e8a8:	f200 80a4 	bhi.w	800e9f4 <_dtoa_r+0x414>
 800e8ac:	2c00      	cmp	r4, #0
 800e8ae:	f000 80a1 	beq.w	800e9f4 <_dtoa_r+0x414>
 800e8b2:	2f00      	cmp	r7, #0
 800e8b4:	dd33      	ble.n	800e91e <_dtoa_r+0x33e>
 800e8b6:	4bae      	ldr	r3, [pc, #696]	@ (800eb70 <_dtoa_r+0x590>)
 800e8b8:	f007 020f 	and.w	r2, r7, #15
 800e8bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e8c0:	ed93 7b00 	vldr	d7, [r3]
 800e8c4:	05f8      	lsls	r0, r7, #23
 800e8c6:	ed8d 7b04 	vstr	d7, [sp, #16]
 800e8ca:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e8ce:	d516      	bpl.n	800e8fe <_dtoa_r+0x31e>
 800e8d0:	4ba8      	ldr	r3, [pc, #672]	@ (800eb74 <_dtoa_r+0x594>)
 800e8d2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e8d6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e8da:	f7f1 ffef 	bl	80008bc <__aeabi_ddiv>
 800e8de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e8e2:	f004 040f 	and.w	r4, r4, #15
 800e8e6:	2603      	movs	r6, #3
 800e8e8:	4da2      	ldr	r5, [pc, #648]	@ (800eb74 <_dtoa_r+0x594>)
 800e8ea:	b954      	cbnz	r4, 800e902 <_dtoa_r+0x322>
 800e8ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e8f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e8f4:	f7f1 ffe2 	bl	80008bc <__aeabi_ddiv>
 800e8f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e8fc:	e028      	b.n	800e950 <_dtoa_r+0x370>
 800e8fe:	2602      	movs	r6, #2
 800e900:	e7f2      	b.n	800e8e8 <_dtoa_r+0x308>
 800e902:	07e1      	lsls	r1, r4, #31
 800e904:	d508      	bpl.n	800e918 <_dtoa_r+0x338>
 800e906:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e90a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e90e:	f7f1 feab 	bl	8000668 <__aeabi_dmul>
 800e912:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e916:	3601      	adds	r6, #1
 800e918:	1064      	asrs	r4, r4, #1
 800e91a:	3508      	adds	r5, #8
 800e91c:	e7e5      	b.n	800e8ea <_dtoa_r+0x30a>
 800e91e:	f000 80d2 	beq.w	800eac6 <_dtoa_r+0x4e6>
 800e922:	427c      	negs	r4, r7
 800e924:	4b92      	ldr	r3, [pc, #584]	@ (800eb70 <_dtoa_r+0x590>)
 800e926:	4d93      	ldr	r5, [pc, #588]	@ (800eb74 <_dtoa_r+0x594>)
 800e928:	f004 020f 	and.w	r2, r4, #15
 800e92c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e930:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e934:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e938:	f7f1 fe96 	bl	8000668 <__aeabi_dmul>
 800e93c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e940:	1124      	asrs	r4, r4, #4
 800e942:	2300      	movs	r3, #0
 800e944:	2602      	movs	r6, #2
 800e946:	2c00      	cmp	r4, #0
 800e948:	f040 80b2 	bne.w	800eab0 <_dtoa_r+0x4d0>
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d1d3      	bne.n	800e8f8 <_dtoa_r+0x318>
 800e950:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e952:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800e956:	2b00      	cmp	r3, #0
 800e958:	f000 80b7 	beq.w	800eaca <_dtoa_r+0x4ea>
 800e95c:	4b86      	ldr	r3, [pc, #536]	@ (800eb78 <_dtoa_r+0x598>)
 800e95e:	2200      	movs	r2, #0
 800e960:	4620      	mov	r0, r4
 800e962:	4629      	mov	r1, r5
 800e964:	f7f2 f8f2 	bl	8000b4c <__aeabi_dcmplt>
 800e968:	2800      	cmp	r0, #0
 800e96a:	f000 80ae 	beq.w	800eaca <_dtoa_r+0x4ea>
 800e96e:	9b07      	ldr	r3, [sp, #28]
 800e970:	2b00      	cmp	r3, #0
 800e972:	f000 80aa 	beq.w	800eaca <_dtoa_r+0x4ea>
 800e976:	9b00      	ldr	r3, [sp, #0]
 800e978:	2b00      	cmp	r3, #0
 800e97a:	dd37      	ble.n	800e9ec <_dtoa_r+0x40c>
 800e97c:	1e7b      	subs	r3, r7, #1
 800e97e:	9304      	str	r3, [sp, #16]
 800e980:	4620      	mov	r0, r4
 800e982:	4b7e      	ldr	r3, [pc, #504]	@ (800eb7c <_dtoa_r+0x59c>)
 800e984:	2200      	movs	r2, #0
 800e986:	4629      	mov	r1, r5
 800e988:	f7f1 fe6e 	bl	8000668 <__aeabi_dmul>
 800e98c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e990:	9c00      	ldr	r4, [sp, #0]
 800e992:	3601      	adds	r6, #1
 800e994:	4630      	mov	r0, r6
 800e996:	f7f1 fdfd 	bl	8000594 <__aeabi_i2d>
 800e99a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e99e:	f7f1 fe63 	bl	8000668 <__aeabi_dmul>
 800e9a2:	4b77      	ldr	r3, [pc, #476]	@ (800eb80 <_dtoa_r+0x5a0>)
 800e9a4:	2200      	movs	r2, #0
 800e9a6:	f7f1 fca9 	bl	80002fc <__adddf3>
 800e9aa:	4605      	mov	r5, r0
 800e9ac:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e9b0:	2c00      	cmp	r4, #0
 800e9b2:	f040 808d 	bne.w	800ead0 <_dtoa_r+0x4f0>
 800e9b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e9ba:	4b72      	ldr	r3, [pc, #456]	@ (800eb84 <_dtoa_r+0x5a4>)
 800e9bc:	2200      	movs	r2, #0
 800e9be:	f7f1 fc9b 	bl	80002f8 <__aeabi_dsub>
 800e9c2:	4602      	mov	r2, r0
 800e9c4:	460b      	mov	r3, r1
 800e9c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e9ca:	462a      	mov	r2, r5
 800e9cc:	4633      	mov	r3, r6
 800e9ce:	f7f2 f8db 	bl	8000b88 <__aeabi_dcmpgt>
 800e9d2:	2800      	cmp	r0, #0
 800e9d4:	f040 828c 	bne.w	800eef0 <_dtoa_r+0x910>
 800e9d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e9dc:	462a      	mov	r2, r5
 800e9de:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e9e2:	f7f2 f8b3 	bl	8000b4c <__aeabi_dcmplt>
 800e9e6:	2800      	cmp	r0, #0
 800e9e8:	f040 8129 	bne.w	800ec3e <_dtoa_r+0x65e>
 800e9ec:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800e9f0:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800e9f4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	f2c0 815b 	blt.w	800ecb2 <_dtoa_r+0x6d2>
 800e9fc:	2f0e      	cmp	r7, #14
 800e9fe:	f300 8158 	bgt.w	800ecb2 <_dtoa_r+0x6d2>
 800ea02:	4b5b      	ldr	r3, [pc, #364]	@ (800eb70 <_dtoa_r+0x590>)
 800ea04:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ea08:	ed93 7b00 	vldr	d7, [r3]
 800ea0c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	ed8d 7b00 	vstr	d7, [sp]
 800ea14:	da03      	bge.n	800ea1e <_dtoa_r+0x43e>
 800ea16:	9b07      	ldr	r3, [sp, #28]
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	f340 8102 	ble.w	800ec22 <_dtoa_r+0x642>
 800ea1e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ea22:	4656      	mov	r6, sl
 800ea24:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ea28:	4620      	mov	r0, r4
 800ea2a:	4629      	mov	r1, r5
 800ea2c:	f7f1 ff46 	bl	80008bc <__aeabi_ddiv>
 800ea30:	f7f2 f8ca 	bl	8000bc8 <__aeabi_d2iz>
 800ea34:	4680      	mov	r8, r0
 800ea36:	f7f1 fdad 	bl	8000594 <__aeabi_i2d>
 800ea3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ea3e:	f7f1 fe13 	bl	8000668 <__aeabi_dmul>
 800ea42:	4602      	mov	r2, r0
 800ea44:	460b      	mov	r3, r1
 800ea46:	4620      	mov	r0, r4
 800ea48:	4629      	mov	r1, r5
 800ea4a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ea4e:	f7f1 fc53 	bl	80002f8 <__aeabi_dsub>
 800ea52:	f806 4b01 	strb.w	r4, [r6], #1
 800ea56:	9d07      	ldr	r5, [sp, #28]
 800ea58:	eba6 040a 	sub.w	r4, r6, sl
 800ea5c:	42a5      	cmp	r5, r4
 800ea5e:	4602      	mov	r2, r0
 800ea60:	460b      	mov	r3, r1
 800ea62:	f040 8118 	bne.w	800ec96 <_dtoa_r+0x6b6>
 800ea66:	f7f1 fc49 	bl	80002fc <__adddf3>
 800ea6a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ea6e:	4604      	mov	r4, r0
 800ea70:	460d      	mov	r5, r1
 800ea72:	f7f2 f889 	bl	8000b88 <__aeabi_dcmpgt>
 800ea76:	2800      	cmp	r0, #0
 800ea78:	f040 80fa 	bne.w	800ec70 <_dtoa_r+0x690>
 800ea7c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ea80:	4620      	mov	r0, r4
 800ea82:	4629      	mov	r1, r5
 800ea84:	f7f2 f858 	bl	8000b38 <__aeabi_dcmpeq>
 800ea88:	b118      	cbz	r0, 800ea92 <_dtoa_r+0x4b2>
 800ea8a:	f018 0f01 	tst.w	r8, #1
 800ea8e:	f040 80ef 	bne.w	800ec70 <_dtoa_r+0x690>
 800ea92:	4649      	mov	r1, r9
 800ea94:	4658      	mov	r0, fp
 800ea96:	f000 fb86 	bl	800f1a6 <_Bfree>
 800ea9a:	2300      	movs	r3, #0
 800ea9c:	7033      	strb	r3, [r6, #0]
 800ea9e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800eaa0:	3701      	adds	r7, #1
 800eaa2:	601f      	str	r7, [r3, #0]
 800eaa4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	f43f add1 	beq.w	800e64e <_dtoa_r+0x6e>
 800eaac:	601e      	str	r6, [r3, #0]
 800eaae:	e5ce      	b.n	800e64e <_dtoa_r+0x6e>
 800eab0:	07e2      	lsls	r2, r4, #31
 800eab2:	d505      	bpl.n	800eac0 <_dtoa_r+0x4e0>
 800eab4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800eab8:	f7f1 fdd6 	bl	8000668 <__aeabi_dmul>
 800eabc:	3601      	adds	r6, #1
 800eabe:	2301      	movs	r3, #1
 800eac0:	1064      	asrs	r4, r4, #1
 800eac2:	3508      	adds	r5, #8
 800eac4:	e73f      	b.n	800e946 <_dtoa_r+0x366>
 800eac6:	2602      	movs	r6, #2
 800eac8:	e742      	b.n	800e950 <_dtoa_r+0x370>
 800eaca:	9c07      	ldr	r4, [sp, #28]
 800eacc:	9704      	str	r7, [sp, #16]
 800eace:	e761      	b.n	800e994 <_dtoa_r+0x3b4>
 800ead0:	4b27      	ldr	r3, [pc, #156]	@ (800eb70 <_dtoa_r+0x590>)
 800ead2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ead4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ead8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800eadc:	4454      	add	r4, sl
 800eade:	2900      	cmp	r1, #0
 800eae0:	d054      	beq.n	800eb8c <_dtoa_r+0x5ac>
 800eae2:	4929      	ldr	r1, [pc, #164]	@ (800eb88 <_dtoa_r+0x5a8>)
 800eae4:	2000      	movs	r0, #0
 800eae6:	f7f1 fee9 	bl	80008bc <__aeabi_ddiv>
 800eaea:	4633      	mov	r3, r6
 800eaec:	462a      	mov	r2, r5
 800eaee:	f7f1 fc03 	bl	80002f8 <__aeabi_dsub>
 800eaf2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800eaf6:	4656      	mov	r6, sl
 800eaf8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eafc:	f7f2 f864 	bl	8000bc8 <__aeabi_d2iz>
 800eb00:	4605      	mov	r5, r0
 800eb02:	f7f1 fd47 	bl	8000594 <__aeabi_i2d>
 800eb06:	4602      	mov	r2, r0
 800eb08:	460b      	mov	r3, r1
 800eb0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eb0e:	f7f1 fbf3 	bl	80002f8 <__aeabi_dsub>
 800eb12:	3530      	adds	r5, #48	@ 0x30
 800eb14:	4602      	mov	r2, r0
 800eb16:	460b      	mov	r3, r1
 800eb18:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800eb1c:	f806 5b01 	strb.w	r5, [r6], #1
 800eb20:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800eb24:	f7f2 f812 	bl	8000b4c <__aeabi_dcmplt>
 800eb28:	2800      	cmp	r0, #0
 800eb2a:	d172      	bne.n	800ec12 <_dtoa_r+0x632>
 800eb2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800eb30:	4911      	ldr	r1, [pc, #68]	@ (800eb78 <_dtoa_r+0x598>)
 800eb32:	2000      	movs	r0, #0
 800eb34:	f7f1 fbe0 	bl	80002f8 <__aeabi_dsub>
 800eb38:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800eb3c:	f7f2 f806 	bl	8000b4c <__aeabi_dcmplt>
 800eb40:	2800      	cmp	r0, #0
 800eb42:	f040 8096 	bne.w	800ec72 <_dtoa_r+0x692>
 800eb46:	42a6      	cmp	r6, r4
 800eb48:	f43f af50 	beq.w	800e9ec <_dtoa_r+0x40c>
 800eb4c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800eb50:	4b0a      	ldr	r3, [pc, #40]	@ (800eb7c <_dtoa_r+0x59c>)
 800eb52:	2200      	movs	r2, #0
 800eb54:	f7f1 fd88 	bl	8000668 <__aeabi_dmul>
 800eb58:	4b08      	ldr	r3, [pc, #32]	@ (800eb7c <_dtoa_r+0x59c>)
 800eb5a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800eb5e:	2200      	movs	r2, #0
 800eb60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eb64:	f7f1 fd80 	bl	8000668 <__aeabi_dmul>
 800eb68:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eb6c:	e7c4      	b.n	800eaf8 <_dtoa_r+0x518>
 800eb6e:	bf00      	nop
 800eb70:	08010b00 	.word	0x08010b00
 800eb74:	08010ad8 	.word	0x08010ad8
 800eb78:	3ff00000 	.word	0x3ff00000
 800eb7c:	40240000 	.word	0x40240000
 800eb80:	401c0000 	.word	0x401c0000
 800eb84:	40140000 	.word	0x40140000
 800eb88:	3fe00000 	.word	0x3fe00000
 800eb8c:	4631      	mov	r1, r6
 800eb8e:	4628      	mov	r0, r5
 800eb90:	f7f1 fd6a 	bl	8000668 <__aeabi_dmul>
 800eb94:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800eb98:	9415      	str	r4, [sp, #84]	@ 0x54
 800eb9a:	4656      	mov	r6, sl
 800eb9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eba0:	f7f2 f812 	bl	8000bc8 <__aeabi_d2iz>
 800eba4:	4605      	mov	r5, r0
 800eba6:	f7f1 fcf5 	bl	8000594 <__aeabi_i2d>
 800ebaa:	4602      	mov	r2, r0
 800ebac:	460b      	mov	r3, r1
 800ebae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ebb2:	f7f1 fba1 	bl	80002f8 <__aeabi_dsub>
 800ebb6:	3530      	adds	r5, #48	@ 0x30
 800ebb8:	f806 5b01 	strb.w	r5, [r6], #1
 800ebbc:	4602      	mov	r2, r0
 800ebbe:	460b      	mov	r3, r1
 800ebc0:	42a6      	cmp	r6, r4
 800ebc2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ebc6:	f04f 0200 	mov.w	r2, #0
 800ebca:	d124      	bne.n	800ec16 <_dtoa_r+0x636>
 800ebcc:	4bac      	ldr	r3, [pc, #688]	@ (800ee80 <_dtoa_r+0x8a0>)
 800ebce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ebd2:	f7f1 fb93 	bl	80002fc <__adddf3>
 800ebd6:	4602      	mov	r2, r0
 800ebd8:	460b      	mov	r3, r1
 800ebda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ebde:	f7f1 ffd3 	bl	8000b88 <__aeabi_dcmpgt>
 800ebe2:	2800      	cmp	r0, #0
 800ebe4:	d145      	bne.n	800ec72 <_dtoa_r+0x692>
 800ebe6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ebea:	49a5      	ldr	r1, [pc, #660]	@ (800ee80 <_dtoa_r+0x8a0>)
 800ebec:	2000      	movs	r0, #0
 800ebee:	f7f1 fb83 	bl	80002f8 <__aeabi_dsub>
 800ebf2:	4602      	mov	r2, r0
 800ebf4:	460b      	mov	r3, r1
 800ebf6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ebfa:	f7f1 ffa7 	bl	8000b4c <__aeabi_dcmplt>
 800ebfe:	2800      	cmp	r0, #0
 800ec00:	f43f aef4 	beq.w	800e9ec <_dtoa_r+0x40c>
 800ec04:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800ec06:	1e73      	subs	r3, r6, #1
 800ec08:	9315      	str	r3, [sp, #84]	@ 0x54
 800ec0a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ec0e:	2b30      	cmp	r3, #48	@ 0x30
 800ec10:	d0f8      	beq.n	800ec04 <_dtoa_r+0x624>
 800ec12:	9f04      	ldr	r7, [sp, #16]
 800ec14:	e73d      	b.n	800ea92 <_dtoa_r+0x4b2>
 800ec16:	4b9b      	ldr	r3, [pc, #620]	@ (800ee84 <_dtoa_r+0x8a4>)
 800ec18:	f7f1 fd26 	bl	8000668 <__aeabi_dmul>
 800ec1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ec20:	e7bc      	b.n	800eb9c <_dtoa_r+0x5bc>
 800ec22:	d10c      	bne.n	800ec3e <_dtoa_r+0x65e>
 800ec24:	4b98      	ldr	r3, [pc, #608]	@ (800ee88 <_dtoa_r+0x8a8>)
 800ec26:	2200      	movs	r2, #0
 800ec28:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ec2c:	f7f1 fd1c 	bl	8000668 <__aeabi_dmul>
 800ec30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ec34:	f7f1 ff9e 	bl	8000b74 <__aeabi_dcmpge>
 800ec38:	2800      	cmp	r0, #0
 800ec3a:	f000 8157 	beq.w	800eeec <_dtoa_r+0x90c>
 800ec3e:	2400      	movs	r4, #0
 800ec40:	4625      	mov	r5, r4
 800ec42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ec44:	43db      	mvns	r3, r3
 800ec46:	9304      	str	r3, [sp, #16]
 800ec48:	4656      	mov	r6, sl
 800ec4a:	2700      	movs	r7, #0
 800ec4c:	4621      	mov	r1, r4
 800ec4e:	4658      	mov	r0, fp
 800ec50:	f000 faa9 	bl	800f1a6 <_Bfree>
 800ec54:	2d00      	cmp	r5, #0
 800ec56:	d0dc      	beq.n	800ec12 <_dtoa_r+0x632>
 800ec58:	b12f      	cbz	r7, 800ec66 <_dtoa_r+0x686>
 800ec5a:	42af      	cmp	r7, r5
 800ec5c:	d003      	beq.n	800ec66 <_dtoa_r+0x686>
 800ec5e:	4639      	mov	r1, r7
 800ec60:	4658      	mov	r0, fp
 800ec62:	f000 faa0 	bl	800f1a6 <_Bfree>
 800ec66:	4629      	mov	r1, r5
 800ec68:	4658      	mov	r0, fp
 800ec6a:	f000 fa9c 	bl	800f1a6 <_Bfree>
 800ec6e:	e7d0      	b.n	800ec12 <_dtoa_r+0x632>
 800ec70:	9704      	str	r7, [sp, #16]
 800ec72:	4633      	mov	r3, r6
 800ec74:	461e      	mov	r6, r3
 800ec76:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ec7a:	2a39      	cmp	r2, #57	@ 0x39
 800ec7c:	d107      	bne.n	800ec8e <_dtoa_r+0x6ae>
 800ec7e:	459a      	cmp	sl, r3
 800ec80:	d1f8      	bne.n	800ec74 <_dtoa_r+0x694>
 800ec82:	9a04      	ldr	r2, [sp, #16]
 800ec84:	3201      	adds	r2, #1
 800ec86:	9204      	str	r2, [sp, #16]
 800ec88:	2230      	movs	r2, #48	@ 0x30
 800ec8a:	f88a 2000 	strb.w	r2, [sl]
 800ec8e:	781a      	ldrb	r2, [r3, #0]
 800ec90:	3201      	adds	r2, #1
 800ec92:	701a      	strb	r2, [r3, #0]
 800ec94:	e7bd      	b.n	800ec12 <_dtoa_r+0x632>
 800ec96:	4b7b      	ldr	r3, [pc, #492]	@ (800ee84 <_dtoa_r+0x8a4>)
 800ec98:	2200      	movs	r2, #0
 800ec9a:	f7f1 fce5 	bl	8000668 <__aeabi_dmul>
 800ec9e:	2200      	movs	r2, #0
 800eca0:	2300      	movs	r3, #0
 800eca2:	4604      	mov	r4, r0
 800eca4:	460d      	mov	r5, r1
 800eca6:	f7f1 ff47 	bl	8000b38 <__aeabi_dcmpeq>
 800ecaa:	2800      	cmp	r0, #0
 800ecac:	f43f aeba 	beq.w	800ea24 <_dtoa_r+0x444>
 800ecb0:	e6ef      	b.n	800ea92 <_dtoa_r+0x4b2>
 800ecb2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ecb4:	2a00      	cmp	r2, #0
 800ecb6:	f000 80db 	beq.w	800ee70 <_dtoa_r+0x890>
 800ecba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ecbc:	2a01      	cmp	r2, #1
 800ecbe:	f300 80bf 	bgt.w	800ee40 <_dtoa_r+0x860>
 800ecc2:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ecc4:	2a00      	cmp	r2, #0
 800ecc6:	f000 80b7 	beq.w	800ee38 <_dtoa_r+0x858>
 800ecca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ecce:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ecd0:	4646      	mov	r6, r8
 800ecd2:	9a08      	ldr	r2, [sp, #32]
 800ecd4:	2101      	movs	r1, #1
 800ecd6:	441a      	add	r2, r3
 800ecd8:	4658      	mov	r0, fp
 800ecda:	4498      	add	r8, r3
 800ecdc:	9208      	str	r2, [sp, #32]
 800ecde:	f000 fafd 	bl	800f2dc <__i2b>
 800ece2:	4605      	mov	r5, r0
 800ece4:	b15e      	cbz	r6, 800ecfe <_dtoa_r+0x71e>
 800ece6:	9b08      	ldr	r3, [sp, #32]
 800ece8:	2b00      	cmp	r3, #0
 800ecea:	dd08      	ble.n	800ecfe <_dtoa_r+0x71e>
 800ecec:	42b3      	cmp	r3, r6
 800ecee:	9a08      	ldr	r2, [sp, #32]
 800ecf0:	bfa8      	it	ge
 800ecf2:	4633      	movge	r3, r6
 800ecf4:	eba8 0803 	sub.w	r8, r8, r3
 800ecf8:	1af6      	subs	r6, r6, r3
 800ecfa:	1ad3      	subs	r3, r2, r3
 800ecfc:	9308      	str	r3, [sp, #32]
 800ecfe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ed00:	b1f3      	cbz	r3, 800ed40 <_dtoa_r+0x760>
 800ed02:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	f000 80b7 	beq.w	800ee78 <_dtoa_r+0x898>
 800ed0a:	b18c      	cbz	r4, 800ed30 <_dtoa_r+0x750>
 800ed0c:	4629      	mov	r1, r5
 800ed0e:	4622      	mov	r2, r4
 800ed10:	4658      	mov	r0, fp
 800ed12:	f000 fba3 	bl	800f45c <__pow5mult>
 800ed16:	464a      	mov	r2, r9
 800ed18:	4601      	mov	r1, r0
 800ed1a:	4605      	mov	r5, r0
 800ed1c:	4658      	mov	r0, fp
 800ed1e:	f000 faf3 	bl	800f308 <__multiply>
 800ed22:	4649      	mov	r1, r9
 800ed24:	9004      	str	r0, [sp, #16]
 800ed26:	4658      	mov	r0, fp
 800ed28:	f000 fa3d 	bl	800f1a6 <_Bfree>
 800ed2c:	9b04      	ldr	r3, [sp, #16]
 800ed2e:	4699      	mov	r9, r3
 800ed30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ed32:	1b1a      	subs	r2, r3, r4
 800ed34:	d004      	beq.n	800ed40 <_dtoa_r+0x760>
 800ed36:	4649      	mov	r1, r9
 800ed38:	4658      	mov	r0, fp
 800ed3a:	f000 fb8f 	bl	800f45c <__pow5mult>
 800ed3e:	4681      	mov	r9, r0
 800ed40:	2101      	movs	r1, #1
 800ed42:	4658      	mov	r0, fp
 800ed44:	f000 faca 	bl	800f2dc <__i2b>
 800ed48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ed4a:	4604      	mov	r4, r0
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	f000 81cc 	beq.w	800f0ea <_dtoa_r+0xb0a>
 800ed52:	461a      	mov	r2, r3
 800ed54:	4601      	mov	r1, r0
 800ed56:	4658      	mov	r0, fp
 800ed58:	f000 fb80 	bl	800f45c <__pow5mult>
 800ed5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed5e:	2b01      	cmp	r3, #1
 800ed60:	4604      	mov	r4, r0
 800ed62:	f300 8095 	bgt.w	800ee90 <_dtoa_r+0x8b0>
 800ed66:	9b02      	ldr	r3, [sp, #8]
 800ed68:	2b00      	cmp	r3, #0
 800ed6a:	f040 8087 	bne.w	800ee7c <_dtoa_r+0x89c>
 800ed6e:	9b03      	ldr	r3, [sp, #12]
 800ed70:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	f040 8089 	bne.w	800ee8c <_dtoa_r+0x8ac>
 800ed7a:	9b03      	ldr	r3, [sp, #12]
 800ed7c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ed80:	0d1b      	lsrs	r3, r3, #20
 800ed82:	051b      	lsls	r3, r3, #20
 800ed84:	b12b      	cbz	r3, 800ed92 <_dtoa_r+0x7b2>
 800ed86:	9b08      	ldr	r3, [sp, #32]
 800ed88:	3301      	adds	r3, #1
 800ed8a:	9308      	str	r3, [sp, #32]
 800ed8c:	f108 0801 	add.w	r8, r8, #1
 800ed90:	2301      	movs	r3, #1
 800ed92:	930a      	str	r3, [sp, #40]	@ 0x28
 800ed94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	f000 81ad 	beq.w	800f0f6 <_dtoa_r+0xb16>
 800ed9c:	6923      	ldr	r3, [r4, #16]
 800ed9e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800eda2:	6918      	ldr	r0, [r3, #16]
 800eda4:	f000 fa4e 	bl	800f244 <__hi0bits>
 800eda8:	f1c0 0020 	rsb	r0, r0, #32
 800edac:	9b08      	ldr	r3, [sp, #32]
 800edae:	4418      	add	r0, r3
 800edb0:	f010 001f 	ands.w	r0, r0, #31
 800edb4:	d077      	beq.n	800eea6 <_dtoa_r+0x8c6>
 800edb6:	f1c0 0320 	rsb	r3, r0, #32
 800edba:	2b04      	cmp	r3, #4
 800edbc:	dd6b      	ble.n	800ee96 <_dtoa_r+0x8b6>
 800edbe:	9b08      	ldr	r3, [sp, #32]
 800edc0:	f1c0 001c 	rsb	r0, r0, #28
 800edc4:	4403      	add	r3, r0
 800edc6:	4480      	add	r8, r0
 800edc8:	4406      	add	r6, r0
 800edca:	9308      	str	r3, [sp, #32]
 800edcc:	f1b8 0f00 	cmp.w	r8, #0
 800edd0:	dd05      	ble.n	800edde <_dtoa_r+0x7fe>
 800edd2:	4649      	mov	r1, r9
 800edd4:	4642      	mov	r2, r8
 800edd6:	4658      	mov	r0, fp
 800edd8:	f000 fb80 	bl	800f4dc <__lshift>
 800eddc:	4681      	mov	r9, r0
 800edde:	9b08      	ldr	r3, [sp, #32]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	dd05      	ble.n	800edf0 <_dtoa_r+0x810>
 800ede4:	4621      	mov	r1, r4
 800ede6:	461a      	mov	r2, r3
 800ede8:	4658      	mov	r0, fp
 800edea:	f000 fb77 	bl	800f4dc <__lshift>
 800edee:	4604      	mov	r4, r0
 800edf0:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800edf2:	2b00      	cmp	r3, #0
 800edf4:	d059      	beq.n	800eeaa <_dtoa_r+0x8ca>
 800edf6:	4621      	mov	r1, r4
 800edf8:	4648      	mov	r0, r9
 800edfa:	f000 fbdb 	bl	800f5b4 <__mcmp>
 800edfe:	2800      	cmp	r0, #0
 800ee00:	da53      	bge.n	800eeaa <_dtoa_r+0x8ca>
 800ee02:	1e7b      	subs	r3, r7, #1
 800ee04:	9304      	str	r3, [sp, #16]
 800ee06:	4649      	mov	r1, r9
 800ee08:	2300      	movs	r3, #0
 800ee0a:	220a      	movs	r2, #10
 800ee0c:	4658      	mov	r0, fp
 800ee0e:	f000 f9d3 	bl	800f1b8 <__multadd>
 800ee12:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ee14:	4681      	mov	r9, r0
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	f000 816f 	beq.w	800f0fa <_dtoa_r+0xb1a>
 800ee1c:	2300      	movs	r3, #0
 800ee1e:	4629      	mov	r1, r5
 800ee20:	220a      	movs	r2, #10
 800ee22:	4658      	mov	r0, fp
 800ee24:	f000 f9c8 	bl	800f1b8 <__multadd>
 800ee28:	9b00      	ldr	r3, [sp, #0]
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	4605      	mov	r5, r0
 800ee2e:	dc67      	bgt.n	800ef00 <_dtoa_r+0x920>
 800ee30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee32:	2b02      	cmp	r3, #2
 800ee34:	dc41      	bgt.n	800eeba <_dtoa_r+0x8da>
 800ee36:	e063      	b.n	800ef00 <_dtoa_r+0x920>
 800ee38:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ee3a:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ee3e:	e746      	b.n	800ecce <_dtoa_r+0x6ee>
 800ee40:	9b07      	ldr	r3, [sp, #28]
 800ee42:	1e5c      	subs	r4, r3, #1
 800ee44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee46:	42a3      	cmp	r3, r4
 800ee48:	bfbf      	itttt	lt
 800ee4a:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800ee4c:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800ee4e:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800ee50:	1ae3      	sublt	r3, r4, r3
 800ee52:	bfb4      	ite	lt
 800ee54:	18d2      	addlt	r2, r2, r3
 800ee56:	1b1c      	subge	r4, r3, r4
 800ee58:	9b07      	ldr	r3, [sp, #28]
 800ee5a:	bfbc      	itt	lt
 800ee5c:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800ee5e:	2400      	movlt	r4, #0
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	bfb5      	itete	lt
 800ee64:	eba8 0603 	sublt.w	r6, r8, r3
 800ee68:	9b07      	ldrge	r3, [sp, #28]
 800ee6a:	2300      	movlt	r3, #0
 800ee6c:	4646      	movge	r6, r8
 800ee6e:	e730      	b.n	800ecd2 <_dtoa_r+0x6f2>
 800ee70:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ee72:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800ee74:	4646      	mov	r6, r8
 800ee76:	e735      	b.n	800ece4 <_dtoa_r+0x704>
 800ee78:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ee7a:	e75c      	b.n	800ed36 <_dtoa_r+0x756>
 800ee7c:	2300      	movs	r3, #0
 800ee7e:	e788      	b.n	800ed92 <_dtoa_r+0x7b2>
 800ee80:	3fe00000 	.word	0x3fe00000
 800ee84:	40240000 	.word	0x40240000
 800ee88:	40140000 	.word	0x40140000
 800ee8c:	9b02      	ldr	r3, [sp, #8]
 800ee8e:	e780      	b.n	800ed92 <_dtoa_r+0x7b2>
 800ee90:	2300      	movs	r3, #0
 800ee92:	930a      	str	r3, [sp, #40]	@ 0x28
 800ee94:	e782      	b.n	800ed9c <_dtoa_r+0x7bc>
 800ee96:	d099      	beq.n	800edcc <_dtoa_r+0x7ec>
 800ee98:	9a08      	ldr	r2, [sp, #32]
 800ee9a:	331c      	adds	r3, #28
 800ee9c:	441a      	add	r2, r3
 800ee9e:	4498      	add	r8, r3
 800eea0:	441e      	add	r6, r3
 800eea2:	9208      	str	r2, [sp, #32]
 800eea4:	e792      	b.n	800edcc <_dtoa_r+0x7ec>
 800eea6:	4603      	mov	r3, r0
 800eea8:	e7f6      	b.n	800ee98 <_dtoa_r+0x8b8>
 800eeaa:	9b07      	ldr	r3, [sp, #28]
 800eeac:	9704      	str	r7, [sp, #16]
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	dc20      	bgt.n	800eef4 <_dtoa_r+0x914>
 800eeb2:	9300      	str	r3, [sp, #0]
 800eeb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eeb6:	2b02      	cmp	r3, #2
 800eeb8:	dd1e      	ble.n	800eef8 <_dtoa_r+0x918>
 800eeba:	9b00      	ldr	r3, [sp, #0]
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	f47f aec0 	bne.w	800ec42 <_dtoa_r+0x662>
 800eec2:	4621      	mov	r1, r4
 800eec4:	2205      	movs	r2, #5
 800eec6:	4658      	mov	r0, fp
 800eec8:	f000 f976 	bl	800f1b8 <__multadd>
 800eecc:	4601      	mov	r1, r0
 800eece:	4604      	mov	r4, r0
 800eed0:	4648      	mov	r0, r9
 800eed2:	f000 fb6f 	bl	800f5b4 <__mcmp>
 800eed6:	2800      	cmp	r0, #0
 800eed8:	f77f aeb3 	ble.w	800ec42 <_dtoa_r+0x662>
 800eedc:	4656      	mov	r6, sl
 800eede:	2331      	movs	r3, #49	@ 0x31
 800eee0:	f806 3b01 	strb.w	r3, [r6], #1
 800eee4:	9b04      	ldr	r3, [sp, #16]
 800eee6:	3301      	adds	r3, #1
 800eee8:	9304      	str	r3, [sp, #16]
 800eeea:	e6ae      	b.n	800ec4a <_dtoa_r+0x66a>
 800eeec:	9c07      	ldr	r4, [sp, #28]
 800eeee:	9704      	str	r7, [sp, #16]
 800eef0:	4625      	mov	r5, r4
 800eef2:	e7f3      	b.n	800eedc <_dtoa_r+0x8fc>
 800eef4:	9b07      	ldr	r3, [sp, #28]
 800eef6:	9300      	str	r3, [sp, #0]
 800eef8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	f000 8101 	beq.w	800f102 <_dtoa_r+0xb22>
 800ef00:	2e00      	cmp	r6, #0
 800ef02:	dd05      	ble.n	800ef10 <_dtoa_r+0x930>
 800ef04:	4629      	mov	r1, r5
 800ef06:	4632      	mov	r2, r6
 800ef08:	4658      	mov	r0, fp
 800ef0a:	f000 fae7 	bl	800f4dc <__lshift>
 800ef0e:	4605      	mov	r5, r0
 800ef10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ef12:	2b00      	cmp	r3, #0
 800ef14:	d059      	beq.n	800efca <_dtoa_r+0x9ea>
 800ef16:	6869      	ldr	r1, [r5, #4]
 800ef18:	4658      	mov	r0, fp
 800ef1a:	f000 f91f 	bl	800f15c <_Balloc>
 800ef1e:	4606      	mov	r6, r0
 800ef20:	b920      	cbnz	r0, 800ef2c <_dtoa_r+0x94c>
 800ef22:	4b83      	ldr	r3, [pc, #524]	@ (800f130 <_dtoa_r+0xb50>)
 800ef24:	4602      	mov	r2, r0
 800ef26:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ef2a:	e480      	b.n	800e82e <_dtoa_r+0x24e>
 800ef2c:	692a      	ldr	r2, [r5, #16]
 800ef2e:	3202      	adds	r2, #2
 800ef30:	0092      	lsls	r2, r2, #2
 800ef32:	f105 010c 	add.w	r1, r5, #12
 800ef36:	300c      	adds	r0, #12
 800ef38:	f7fb fc7c 	bl	800a834 <memcpy>
 800ef3c:	2201      	movs	r2, #1
 800ef3e:	4631      	mov	r1, r6
 800ef40:	4658      	mov	r0, fp
 800ef42:	f000 facb 	bl	800f4dc <__lshift>
 800ef46:	f10a 0301 	add.w	r3, sl, #1
 800ef4a:	9307      	str	r3, [sp, #28]
 800ef4c:	9b00      	ldr	r3, [sp, #0]
 800ef4e:	4453      	add	r3, sl
 800ef50:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ef52:	9b02      	ldr	r3, [sp, #8]
 800ef54:	f003 0301 	and.w	r3, r3, #1
 800ef58:	462f      	mov	r7, r5
 800ef5a:	930a      	str	r3, [sp, #40]	@ 0x28
 800ef5c:	4605      	mov	r5, r0
 800ef5e:	9b07      	ldr	r3, [sp, #28]
 800ef60:	4621      	mov	r1, r4
 800ef62:	3b01      	subs	r3, #1
 800ef64:	4648      	mov	r0, r9
 800ef66:	9300      	str	r3, [sp, #0]
 800ef68:	f7ff fab2 	bl	800e4d0 <quorem>
 800ef6c:	4639      	mov	r1, r7
 800ef6e:	9002      	str	r0, [sp, #8]
 800ef70:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ef74:	4648      	mov	r0, r9
 800ef76:	f000 fb1d 	bl	800f5b4 <__mcmp>
 800ef7a:	462a      	mov	r2, r5
 800ef7c:	9008      	str	r0, [sp, #32]
 800ef7e:	4621      	mov	r1, r4
 800ef80:	4658      	mov	r0, fp
 800ef82:	f000 fb33 	bl	800f5ec <__mdiff>
 800ef86:	68c2      	ldr	r2, [r0, #12]
 800ef88:	4606      	mov	r6, r0
 800ef8a:	bb02      	cbnz	r2, 800efce <_dtoa_r+0x9ee>
 800ef8c:	4601      	mov	r1, r0
 800ef8e:	4648      	mov	r0, r9
 800ef90:	f000 fb10 	bl	800f5b4 <__mcmp>
 800ef94:	4602      	mov	r2, r0
 800ef96:	4631      	mov	r1, r6
 800ef98:	4658      	mov	r0, fp
 800ef9a:	920e      	str	r2, [sp, #56]	@ 0x38
 800ef9c:	f000 f903 	bl	800f1a6 <_Bfree>
 800efa0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800efa2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800efa4:	9e07      	ldr	r6, [sp, #28]
 800efa6:	ea43 0102 	orr.w	r1, r3, r2
 800efaa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800efac:	4319      	orrs	r1, r3
 800efae:	d110      	bne.n	800efd2 <_dtoa_r+0x9f2>
 800efb0:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800efb4:	d029      	beq.n	800f00a <_dtoa_r+0xa2a>
 800efb6:	9b08      	ldr	r3, [sp, #32]
 800efb8:	2b00      	cmp	r3, #0
 800efba:	dd02      	ble.n	800efc2 <_dtoa_r+0x9e2>
 800efbc:	9b02      	ldr	r3, [sp, #8]
 800efbe:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800efc2:	9b00      	ldr	r3, [sp, #0]
 800efc4:	f883 8000 	strb.w	r8, [r3]
 800efc8:	e640      	b.n	800ec4c <_dtoa_r+0x66c>
 800efca:	4628      	mov	r0, r5
 800efcc:	e7bb      	b.n	800ef46 <_dtoa_r+0x966>
 800efce:	2201      	movs	r2, #1
 800efd0:	e7e1      	b.n	800ef96 <_dtoa_r+0x9b6>
 800efd2:	9b08      	ldr	r3, [sp, #32]
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	db04      	blt.n	800efe2 <_dtoa_r+0xa02>
 800efd8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800efda:	430b      	orrs	r3, r1
 800efdc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800efde:	430b      	orrs	r3, r1
 800efe0:	d120      	bne.n	800f024 <_dtoa_r+0xa44>
 800efe2:	2a00      	cmp	r2, #0
 800efe4:	dded      	ble.n	800efc2 <_dtoa_r+0x9e2>
 800efe6:	4649      	mov	r1, r9
 800efe8:	2201      	movs	r2, #1
 800efea:	4658      	mov	r0, fp
 800efec:	f000 fa76 	bl	800f4dc <__lshift>
 800eff0:	4621      	mov	r1, r4
 800eff2:	4681      	mov	r9, r0
 800eff4:	f000 fade 	bl	800f5b4 <__mcmp>
 800eff8:	2800      	cmp	r0, #0
 800effa:	dc03      	bgt.n	800f004 <_dtoa_r+0xa24>
 800effc:	d1e1      	bne.n	800efc2 <_dtoa_r+0x9e2>
 800effe:	f018 0f01 	tst.w	r8, #1
 800f002:	d0de      	beq.n	800efc2 <_dtoa_r+0x9e2>
 800f004:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f008:	d1d8      	bne.n	800efbc <_dtoa_r+0x9dc>
 800f00a:	9a00      	ldr	r2, [sp, #0]
 800f00c:	2339      	movs	r3, #57	@ 0x39
 800f00e:	7013      	strb	r3, [r2, #0]
 800f010:	4633      	mov	r3, r6
 800f012:	461e      	mov	r6, r3
 800f014:	3b01      	subs	r3, #1
 800f016:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f01a:	2a39      	cmp	r2, #57	@ 0x39
 800f01c:	d052      	beq.n	800f0c4 <_dtoa_r+0xae4>
 800f01e:	3201      	adds	r2, #1
 800f020:	701a      	strb	r2, [r3, #0]
 800f022:	e613      	b.n	800ec4c <_dtoa_r+0x66c>
 800f024:	2a00      	cmp	r2, #0
 800f026:	dd07      	ble.n	800f038 <_dtoa_r+0xa58>
 800f028:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f02c:	d0ed      	beq.n	800f00a <_dtoa_r+0xa2a>
 800f02e:	9a00      	ldr	r2, [sp, #0]
 800f030:	f108 0301 	add.w	r3, r8, #1
 800f034:	7013      	strb	r3, [r2, #0]
 800f036:	e609      	b.n	800ec4c <_dtoa_r+0x66c>
 800f038:	9b07      	ldr	r3, [sp, #28]
 800f03a:	9a07      	ldr	r2, [sp, #28]
 800f03c:	f803 8c01 	strb.w	r8, [r3, #-1]
 800f040:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f042:	4293      	cmp	r3, r2
 800f044:	d028      	beq.n	800f098 <_dtoa_r+0xab8>
 800f046:	4649      	mov	r1, r9
 800f048:	2300      	movs	r3, #0
 800f04a:	220a      	movs	r2, #10
 800f04c:	4658      	mov	r0, fp
 800f04e:	f000 f8b3 	bl	800f1b8 <__multadd>
 800f052:	42af      	cmp	r7, r5
 800f054:	4681      	mov	r9, r0
 800f056:	f04f 0300 	mov.w	r3, #0
 800f05a:	f04f 020a 	mov.w	r2, #10
 800f05e:	4639      	mov	r1, r7
 800f060:	4658      	mov	r0, fp
 800f062:	d107      	bne.n	800f074 <_dtoa_r+0xa94>
 800f064:	f000 f8a8 	bl	800f1b8 <__multadd>
 800f068:	4607      	mov	r7, r0
 800f06a:	4605      	mov	r5, r0
 800f06c:	9b07      	ldr	r3, [sp, #28]
 800f06e:	3301      	adds	r3, #1
 800f070:	9307      	str	r3, [sp, #28]
 800f072:	e774      	b.n	800ef5e <_dtoa_r+0x97e>
 800f074:	f000 f8a0 	bl	800f1b8 <__multadd>
 800f078:	4629      	mov	r1, r5
 800f07a:	4607      	mov	r7, r0
 800f07c:	2300      	movs	r3, #0
 800f07e:	220a      	movs	r2, #10
 800f080:	4658      	mov	r0, fp
 800f082:	f000 f899 	bl	800f1b8 <__multadd>
 800f086:	4605      	mov	r5, r0
 800f088:	e7f0      	b.n	800f06c <_dtoa_r+0xa8c>
 800f08a:	9b00      	ldr	r3, [sp, #0]
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	bfcc      	ite	gt
 800f090:	461e      	movgt	r6, r3
 800f092:	2601      	movle	r6, #1
 800f094:	4456      	add	r6, sl
 800f096:	2700      	movs	r7, #0
 800f098:	4649      	mov	r1, r9
 800f09a:	2201      	movs	r2, #1
 800f09c:	4658      	mov	r0, fp
 800f09e:	f000 fa1d 	bl	800f4dc <__lshift>
 800f0a2:	4621      	mov	r1, r4
 800f0a4:	4681      	mov	r9, r0
 800f0a6:	f000 fa85 	bl	800f5b4 <__mcmp>
 800f0aa:	2800      	cmp	r0, #0
 800f0ac:	dcb0      	bgt.n	800f010 <_dtoa_r+0xa30>
 800f0ae:	d102      	bne.n	800f0b6 <_dtoa_r+0xad6>
 800f0b0:	f018 0f01 	tst.w	r8, #1
 800f0b4:	d1ac      	bne.n	800f010 <_dtoa_r+0xa30>
 800f0b6:	4633      	mov	r3, r6
 800f0b8:	461e      	mov	r6, r3
 800f0ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f0be:	2a30      	cmp	r2, #48	@ 0x30
 800f0c0:	d0fa      	beq.n	800f0b8 <_dtoa_r+0xad8>
 800f0c2:	e5c3      	b.n	800ec4c <_dtoa_r+0x66c>
 800f0c4:	459a      	cmp	sl, r3
 800f0c6:	d1a4      	bne.n	800f012 <_dtoa_r+0xa32>
 800f0c8:	9b04      	ldr	r3, [sp, #16]
 800f0ca:	3301      	adds	r3, #1
 800f0cc:	9304      	str	r3, [sp, #16]
 800f0ce:	2331      	movs	r3, #49	@ 0x31
 800f0d0:	f88a 3000 	strb.w	r3, [sl]
 800f0d4:	e5ba      	b.n	800ec4c <_dtoa_r+0x66c>
 800f0d6:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f0d8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800f134 <_dtoa_r+0xb54>
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	f43f aab6 	beq.w	800e64e <_dtoa_r+0x6e>
 800f0e2:	f10a 0308 	add.w	r3, sl, #8
 800f0e6:	f7ff bab0 	b.w	800e64a <_dtoa_r+0x6a>
 800f0ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f0ec:	2b01      	cmp	r3, #1
 800f0ee:	f77f ae3a 	ble.w	800ed66 <_dtoa_r+0x786>
 800f0f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f0f4:	930a      	str	r3, [sp, #40]	@ 0x28
 800f0f6:	2001      	movs	r0, #1
 800f0f8:	e658      	b.n	800edac <_dtoa_r+0x7cc>
 800f0fa:	9b00      	ldr	r3, [sp, #0]
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	f77f aed9 	ble.w	800eeb4 <_dtoa_r+0x8d4>
 800f102:	4656      	mov	r6, sl
 800f104:	4621      	mov	r1, r4
 800f106:	4648      	mov	r0, r9
 800f108:	f7ff f9e2 	bl	800e4d0 <quorem>
 800f10c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800f110:	f806 8b01 	strb.w	r8, [r6], #1
 800f114:	9b00      	ldr	r3, [sp, #0]
 800f116:	eba6 020a 	sub.w	r2, r6, sl
 800f11a:	4293      	cmp	r3, r2
 800f11c:	ddb5      	ble.n	800f08a <_dtoa_r+0xaaa>
 800f11e:	4649      	mov	r1, r9
 800f120:	2300      	movs	r3, #0
 800f122:	220a      	movs	r2, #10
 800f124:	4658      	mov	r0, fp
 800f126:	f000 f847 	bl	800f1b8 <__multadd>
 800f12a:	4681      	mov	r9, r0
 800f12c:	e7ea      	b.n	800f104 <_dtoa_r+0xb24>
 800f12e:	bf00      	nop
 800f130:	08010a03 	.word	0x08010a03
 800f134:	080109f6 	.word	0x080109f6

0800f138 <__ascii_mbtowc>:
 800f138:	b082      	sub	sp, #8
 800f13a:	b901      	cbnz	r1, 800f13e <__ascii_mbtowc+0x6>
 800f13c:	a901      	add	r1, sp, #4
 800f13e:	b142      	cbz	r2, 800f152 <__ascii_mbtowc+0x1a>
 800f140:	b14b      	cbz	r3, 800f156 <__ascii_mbtowc+0x1e>
 800f142:	7813      	ldrb	r3, [r2, #0]
 800f144:	600b      	str	r3, [r1, #0]
 800f146:	7812      	ldrb	r2, [r2, #0]
 800f148:	1e10      	subs	r0, r2, #0
 800f14a:	bf18      	it	ne
 800f14c:	2001      	movne	r0, #1
 800f14e:	b002      	add	sp, #8
 800f150:	4770      	bx	lr
 800f152:	4610      	mov	r0, r2
 800f154:	e7fb      	b.n	800f14e <__ascii_mbtowc+0x16>
 800f156:	f06f 0001 	mvn.w	r0, #1
 800f15a:	e7f8      	b.n	800f14e <__ascii_mbtowc+0x16>

0800f15c <_Balloc>:
 800f15c:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800f15e:	b570      	push	{r4, r5, r6, lr}
 800f160:	4605      	mov	r5, r0
 800f162:	460c      	mov	r4, r1
 800f164:	b17b      	cbz	r3, 800f186 <_Balloc+0x2a>
 800f166:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800f168:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800f16c:	b9a0      	cbnz	r0, 800f198 <_Balloc+0x3c>
 800f16e:	2101      	movs	r1, #1
 800f170:	fa01 f604 	lsl.w	r6, r1, r4
 800f174:	1d72      	adds	r2, r6, #5
 800f176:	0092      	lsls	r2, r2, #2
 800f178:	4628      	mov	r0, r5
 800f17a:	f000 fe59 	bl	800fe30 <_calloc_r>
 800f17e:	b148      	cbz	r0, 800f194 <_Balloc+0x38>
 800f180:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800f184:	e00b      	b.n	800f19e <_Balloc+0x42>
 800f186:	2221      	movs	r2, #33	@ 0x21
 800f188:	2104      	movs	r1, #4
 800f18a:	f000 fe51 	bl	800fe30 <_calloc_r>
 800f18e:	6468      	str	r0, [r5, #68]	@ 0x44
 800f190:	2800      	cmp	r0, #0
 800f192:	d1e8      	bne.n	800f166 <_Balloc+0xa>
 800f194:	2000      	movs	r0, #0
 800f196:	bd70      	pop	{r4, r5, r6, pc}
 800f198:	6802      	ldr	r2, [r0, #0]
 800f19a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800f19e:	2300      	movs	r3, #0
 800f1a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f1a4:	e7f7      	b.n	800f196 <_Balloc+0x3a>

0800f1a6 <_Bfree>:
 800f1a6:	b131      	cbz	r1, 800f1b6 <_Bfree+0x10>
 800f1a8:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800f1aa:	684a      	ldr	r2, [r1, #4]
 800f1ac:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800f1b0:	6008      	str	r0, [r1, #0]
 800f1b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800f1b6:	4770      	bx	lr

0800f1b8 <__multadd>:
 800f1b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1bc:	690d      	ldr	r5, [r1, #16]
 800f1be:	4607      	mov	r7, r0
 800f1c0:	460c      	mov	r4, r1
 800f1c2:	461e      	mov	r6, r3
 800f1c4:	f101 0c14 	add.w	ip, r1, #20
 800f1c8:	2000      	movs	r0, #0
 800f1ca:	f8dc 3000 	ldr.w	r3, [ip]
 800f1ce:	b299      	uxth	r1, r3
 800f1d0:	fb02 6101 	mla	r1, r2, r1, r6
 800f1d4:	0c1e      	lsrs	r6, r3, #16
 800f1d6:	0c0b      	lsrs	r3, r1, #16
 800f1d8:	fb02 3306 	mla	r3, r2, r6, r3
 800f1dc:	b289      	uxth	r1, r1
 800f1de:	3001      	adds	r0, #1
 800f1e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f1e4:	4285      	cmp	r5, r0
 800f1e6:	f84c 1b04 	str.w	r1, [ip], #4
 800f1ea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f1ee:	dcec      	bgt.n	800f1ca <__multadd+0x12>
 800f1f0:	b30e      	cbz	r6, 800f236 <__multadd+0x7e>
 800f1f2:	68a3      	ldr	r3, [r4, #8]
 800f1f4:	42ab      	cmp	r3, r5
 800f1f6:	dc19      	bgt.n	800f22c <__multadd+0x74>
 800f1f8:	6861      	ldr	r1, [r4, #4]
 800f1fa:	4638      	mov	r0, r7
 800f1fc:	3101      	adds	r1, #1
 800f1fe:	f7ff ffad 	bl	800f15c <_Balloc>
 800f202:	4680      	mov	r8, r0
 800f204:	b928      	cbnz	r0, 800f212 <__multadd+0x5a>
 800f206:	4602      	mov	r2, r0
 800f208:	4b0c      	ldr	r3, [pc, #48]	@ (800f23c <__multadd+0x84>)
 800f20a:	480d      	ldr	r0, [pc, #52]	@ (800f240 <__multadd+0x88>)
 800f20c:	21ba      	movs	r1, #186	@ 0xba
 800f20e:	f000 fdf1 	bl	800fdf4 <__assert_func>
 800f212:	6922      	ldr	r2, [r4, #16]
 800f214:	3202      	adds	r2, #2
 800f216:	f104 010c 	add.w	r1, r4, #12
 800f21a:	0092      	lsls	r2, r2, #2
 800f21c:	300c      	adds	r0, #12
 800f21e:	f7fb fb09 	bl	800a834 <memcpy>
 800f222:	4621      	mov	r1, r4
 800f224:	4638      	mov	r0, r7
 800f226:	f7ff ffbe 	bl	800f1a6 <_Bfree>
 800f22a:	4644      	mov	r4, r8
 800f22c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f230:	3501      	adds	r5, #1
 800f232:	615e      	str	r6, [r3, #20]
 800f234:	6125      	str	r5, [r4, #16]
 800f236:	4620      	mov	r0, r4
 800f238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f23c:	08010a03 	.word	0x08010a03
 800f240:	08010a6c 	.word	0x08010a6c

0800f244 <__hi0bits>:
 800f244:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f248:	4603      	mov	r3, r0
 800f24a:	bf36      	itet	cc
 800f24c:	0403      	lslcc	r3, r0, #16
 800f24e:	2000      	movcs	r0, #0
 800f250:	2010      	movcc	r0, #16
 800f252:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f256:	bf3c      	itt	cc
 800f258:	021b      	lslcc	r3, r3, #8
 800f25a:	3008      	addcc	r0, #8
 800f25c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f260:	bf3c      	itt	cc
 800f262:	011b      	lslcc	r3, r3, #4
 800f264:	3004      	addcc	r0, #4
 800f266:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f26a:	bf3c      	itt	cc
 800f26c:	009b      	lslcc	r3, r3, #2
 800f26e:	3002      	addcc	r0, #2
 800f270:	2b00      	cmp	r3, #0
 800f272:	db05      	blt.n	800f280 <__hi0bits+0x3c>
 800f274:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f278:	f100 0001 	add.w	r0, r0, #1
 800f27c:	bf08      	it	eq
 800f27e:	2020      	moveq	r0, #32
 800f280:	4770      	bx	lr

0800f282 <__lo0bits>:
 800f282:	6803      	ldr	r3, [r0, #0]
 800f284:	4602      	mov	r2, r0
 800f286:	f013 0007 	ands.w	r0, r3, #7
 800f28a:	d00b      	beq.n	800f2a4 <__lo0bits+0x22>
 800f28c:	07d9      	lsls	r1, r3, #31
 800f28e:	d421      	bmi.n	800f2d4 <__lo0bits+0x52>
 800f290:	0798      	lsls	r0, r3, #30
 800f292:	bf49      	itett	mi
 800f294:	085b      	lsrmi	r3, r3, #1
 800f296:	089b      	lsrpl	r3, r3, #2
 800f298:	2001      	movmi	r0, #1
 800f29a:	6013      	strmi	r3, [r2, #0]
 800f29c:	bf5c      	itt	pl
 800f29e:	6013      	strpl	r3, [r2, #0]
 800f2a0:	2002      	movpl	r0, #2
 800f2a2:	4770      	bx	lr
 800f2a4:	b299      	uxth	r1, r3
 800f2a6:	b909      	cbnz	r1, 800f2ac <__lo0bits+0x2a>
 800f2a8:	0c1b      	lsrs	r3, r3, #16
 800f2aa:	2010      	movs	r0, #16
 800f2ac:	b2d9      	uxtb	r1, r3
 800f2ae:	b909      	cbnz	r1, 800f2b4 <__lo0bits+0x32>
 800f2b0:	3008      	adds	r0, #8
 800f2b2:	0a1b      	lsrs	r3, r3, #8
 800f2b4:	0719      	lsls	r1, r3, #28
 800f2b6:	bf04      	itt	eq
 800f2b8:	091b      	lsreq	r3, r3, #4
 800f2ba:	3004      	addeq	r0, #4
 800f2bc:	0799      	lsls	r1, r3, #30
 800f2be:	bf04      	itt	eq
 800f2c0:	089b      	lsreq	r3, r3, #2
 800f2c2:	3002      	addeq	r0, #2
 800f2c4:	07d9      	lsls	r1, r3, #31
 800f2c6:	d403      	bmi.n	800f2d0 <__lo0bits+0x4e>
 800f2c8:	085b      	lsrs	r3, r3, #1
 800f2ca:	f100 0001 	add.w	r0, r0, #1
 800f2ce:	d003      	beq.n	800f2d8 <__lo0bits+0x56>
 800f2d0:	6013      	str	r3, [r2, #0]
 800f2d2:	4770      	bx	lr
 800f2d4:	2000      	movs	r0, #0
 800f2d6:	4770      	bx	lr
 800f2d8:	2020      	movs	r0, #32
 800f2da:	4770      	bx	lr

0800f2dc <__i2b>:
 800f2dc:	b510      	push	{r4, lr}
 800f2de:	460c      	mov	r4, r1
 800f2e0:	2101      	movs	r1, #1
 800f2e2:	f7ff ff3b 	bl	800f15c <_Balloc>
 800f2e6:	4602      	mov	r2, r0
 800f2e8:	b928      	cbnz	r0, 800f2f6 <__i2b+0x1a>
 800f2ea:	4b05      	ldr	r3, [pc, #20]	@ (800f300 <__i2b+0x24>)
 800f2ec:	4805      	ldr	r0, [pc, #20]	@ (800f304 <__i2b+0x28>)
 800f2ee:	f240 1145 	movw	r1, #325	@ 0x145
 800f2f2:	f000 fd7f 	bl	800fdf4 <__assert_func>
 800f2f6:	2301      	movs	r3, #1
 800f2f8:	6144      	str	r4, [r0, #20]
 800f2fa:	6103      	str	r3, [r0, #16]
 800f2fc:	bd10      	pop	{r4, pc}
 800f2fe:	bf00      	nop
 800f300:	08010a03 	.word	0x08010a03
 800f304:	08010a6c 	.word	0x08010a6c

0800f308 <__multiply>:
 800f308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f30c:	4614      	mov	r4, r2
 800f30e:	690a      	ldr	r2, [r1, #16]
 800f310:	6923      	ldr	r3, [r4, #16]
 800f312:	429a      	cmp	r2, r3
 800f314:	bfa8      	it	ge
 800f316:	4623      	movge	r3, r4
 800f318:	460f      	mov	r7, r1
 800f31a:	bfa4      	itt	ge
 800f31c:	460c      	movge	r4, r1
 800f31e:	461f      	movge	r7, r3
 800f320:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800f324:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800f328:	68a3      	ldr	r3, [r4, #8]
 800f32a:	6861      	ldr	r1, [r4, #4]
 800f32c:	eb0a 0609 	add.w	r6, sl, r9
 800f330:	42b3      	cmp	r3, r6
 800f332:	b085      	sub	sp, #20
 800f334:	bfb8      	it	lt
 800f336:	3101      	addlt	r1, #1
 800f338:	f7ff ff10 	bl	800f15c <_Balloc>
 800f33c:	b930      	cbnz	r0, 800f34c <__multiply+0x44>
 800f33e:	4602      	mov	r2, r0
 800f340:	4b44      	ldr	r3, [pc, #272]	@ (800f454 <__multiply+0x14c>)
 800f342:	4845      	ldr	r0, [pc, #276]	@ (800f458 <__multiply+0x150>)
 800f344:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f348:	f000 fd54 	bl	800fdf4 <__assert_func>
 800f34c:	f100 0514 	add.w	r5, r0, #20
 800f350:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f354:	462b      	mov	r3, r5
 800f356:	2200      	movs	r2, #0
 800f358:	4543      	cmp	r3, r8
 800f35a:	d321      	bcc.n	800f3a0 <__multiply+0x98>
 800f35c:	f107 0114 	add.w	r1, r7, #20
 800f360:	f104 0214 	add.w	r2, r4, #20
 800f364:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800f368:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800f36c:	9302      	str	r3, [sp, #8]
 800f36e:	1b13      	subs	r3, r2, r4
 800f370:	3b15      	subs	r3, #21
 800f372:	f023 0303 	bic.w	r3, r3, #3
 800f376:	3304      	adds	r3, #4
 800f378:	f104 0715 	add.w	r7, r4, #21
 800f37c:	42ba      	cmp	r2, r7
 800f37e:	bf38      	it	cc
 800f380:	2304      	movcc	r3, #4
 800f382:	9301      	str	r3, [sp, #4]
 800f384:	9b02      	ldr	r3, [sp, #8]
 800f386:	9103      	str	r1, [sp, #12]
 800f388:	428b      	cmp	r3, r1
 800f38a:	d80c      	bhi.n	800f3a6 <__multiply+0x9e>
 800f38c:	2e00      	cmp	r6, #0
 800f38e:	dd03      	ble.n	800f398 <__multiply+0x90>
 800f390:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f394:	2b00      	cmp	r3, #0
 800f396:	d05b      	beq.n	800f450 <__multiply+0x148>
 800f398:	6106      	str	r6, [r0, #16]
 800f39a:	b005      	add	sp, #20
 800f39c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3a0:	f843 2b04 	str.w	r2, [r3], #4
 800f3a4:	e7d8      	b.n	800f358 <__multiply+0x50>
 800f3a6:	f8b1 a000 	ldrh.w	sl, [r1]
 800f3aa:	f1ba 0f00 	cmp.w	sl, #0
 800f3ae:	d024      	beq.n	800f3fa <__multiply+0xf2>
 800f3b0:	f104 0e14 	add.w	lr, r4, #20
 800f3b4:	46a9      	mov	r9, r5
 800f3b6:	f04f 0c00 	mov.w	ip, #0
 800f3ba:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f3be:	f8d9 3000 	ldr.w	r3, [r9]
 800f3c2:	fa1f fb87 	uxth.w	fp, r7
 800f3c6:	b29b      	uxth	r3, r3
 800f3c8:	fb0a 330b 	mla	r3, sl, fp, r3
 800f3cc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800f3d0:	f8d9 7000 	ldr.w	r7, [r9]
 800f3d4:	4463      	add	r3, ip
 800f3d6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800f3da:	fb0a c70b 	mla	r7, sl, fp, ip
 800f3de:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800f3e2:	b29b      	uxth	r3, r3
 800f3e4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800f3e8:	4572      	cmp	r2, lr
 800f3ea:	f849 3b04 	str.w	r3, [r9], #4
 800f3ee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800f3f2:	d8e2      	bhi.n	800f3ba <__multiply+0xb2>
 800f3f4:	9b01      	ldr	r3, [sp, #4]
 800f3f6:	f845 c003 	str.w	ip, [r5, r3]
 800f3fa:	9b03      	ldr	r3, [sp, #12]
 800f3fc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f400:	3104      	adds	r1, #4
 800f402:	f1b9 0f00 	cmp.w	r9, #0
 800f406:	d021      	beq.n	800f44c <__multiply+0x144>
 800f408:	682b      	ldr	r3, [r5, #0]
 800f40a:	f104 0c14 	add.w	ip, r4, #20
 800f40e:	46ae      	mov	lr, r5
 800f410:	f04f 0a00 	mov.w	sl, #0
 800f414:	f8bc b000 	ldrh.w	fp, [ip]
 800f418:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800f41c:	fb09 770b 	mla	r7, r9, fp, r7
 800f420:	4457      	add	r7, sl
 800f422:	b29b      	uxth	r3, r3
 800f424:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800f428:	f84e 3b04 	str.w	r3, [lr], #4
 800f42c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f430:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f434:	f8be 3000 	ldrh.w	r3, [lr]
 800f438:	fb09 330a 	mla	r3, r9, sl, r3
 800f43c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800f440:	4562      	cmp	r2, ip
 800f442:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f446:	d8e5      	bhi.n	800f414 <__multiply+0x10c>
 800f448:	9f01      	ldr	r7, [sp, #4]
 800f44a:	51eb      	str	r3, [r5, r7]
 800f44c:	3504      	adds	r5, #4
 800f44e:	e799      	b.n	800f384 <__multiply+0x7c>
 800f450:	3e01      	subs	r6, #1
 800f452:	e79b      	b.n	800f38c <__multiply+0x84>
 800f454:	08010a03 	.word	0x08010a03
 800f458:	08010a6c 	.word	0x08010a6c

0800f45c <__pow5mult>:
 800f45c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f460:	4615      	mov	r5, r2
 800f462:	f012 0203 	ands.w	r2, r2, #3
 800f466:	4607      	mov	r7, r0
 800f468:	460e      	mov	r6, r1
 800f46a:	d007      	beq.n	800f47c <__pow5mult+0x20>
 800f46c:	4c1a      	ldr	r4, [pc, #104]	@ (800f4d8 <__pow5mult+0x7c>)
 800f46e:	3a01      	subs	r2, #1
 800f470:	2300      	movs	r3, #0
 800f472:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f476:	f7ff fe9f 	bl	800f1b8 <__multadd>
 800f47a:	4606      	mov	r6, r0
 800f47c:	10ad      	asrs	r5, r5, #2
 800f47e:	d027      	beq.n	800f4d0 <__pow5mult+0x74>
 800f480:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 800f482:	b944      	cbnz	r4, 800f496 <__pow5mult+0x3a>
 800f484:	f240 2171 	movw	r1, #625	@ 0x271
 800f488:	4638      	mov	r0, r7
 800f48a:	f7ff ff27 	bl	800f2dc <__i2b>
 800f48e:	2300      	movs	r3, #0
 800f490:	6438      	str	r0, [r7, #64]	@ 0x40
 800f492:	4604      	mov	r4, r0
 800f494:	6003      	str	r3, [r0, #0]
 800f496:	f04f 0900 	mov.w	r9, #0
 800f49a:	07eb      	lsls	r3, r5, #31
 800f49c:	d50a      	bpl.n	800f4b4 <__pow5mult+0x58>
 800f49e:	4631      	mov	r1, r6
 800f4a0:	4622      	mov	r2, r4
 800f4a2:	4638      	mov	r0, r7
 800f4a4:	f7ff ff30 	bl	800f308 <__multiply>
 800f4a8:	4631      	mov	r1, r6
 800f4aa:	4680      	mov	r8, r0
 800f4ac:	4638      	mov	r0, r7
 800f4ae:	f7ff fe7a 	bl	800f1a6 <_Bfree>
 800f4b2:	4646      	mov	r6, r8
 800f4b4:	106d      	asrs	r5, r5, #1
 800f4b6:	d00b      	beq.n	800f4d0 <__pow5mult+0x74>
 800f4b8:	6820      	ldr	r0, [r4, #0]
 800f4ba:	b938      	cbnz	r0, 800f4cc <__pow5mult+0x70>
 800f4bc:	4622      	mov	r2, r4
 800f4be:	4621      	mov	r1, r4
 800f4c0:	4638      	mov	r0, r7
 800f4c2:	f7ff ff21 	bl	800f308 <__multiply>
 800f4c6:	6020      	str	r0, [r4, #0]
 800f4c8:	f8c0 9000 	str.w	r9, [r0]
 800f4cc:	4604      	mov	r4, r0
 800f4ce:	e7e4      	b.n	800f49a <__pow5mult+0x3e>
 800f4d0:	4630      	mov	r0, r6
 800f4d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f4d6:	bf00      	nop
 800f4d8:	08010ac8 	.word	0x08010ac8

0800f4dc <__lshift>:
 800f4dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f4e0:	460c      	mov	r4, r1
 800f4e2:	6849      	ldr	r1, [r1, #4]
 800f4e4:	6923      	ldr	r3, [r4, #16]
 800f4e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f4ea:	68a3      	ldr	r3, [r4, #8]
 800f4ec:	4607      	mov	r7, r0
 800f4ee:	4691      	mov	r9, r2
 800f4f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f4f4:	f108 0601 	add.w	r6, r8, #1
 800f4f8:	42b3      	cmp	r3, r6
 800f4fa:	db0b      	blt.n	800f514 <__lshift+0x38>
 800f4fc:	4638      	mov	r0, r7
 800f4fe:	f7ff fe2d 	bl	800f15c <_Balloc>
 800f502:	4605      	mov	r5, r0
 800f504:	b948      	cbnz	r0, 800f51a <__lshift+0x3e>
 800f506:	4602      	mov	r2, r0
 800f508:	4b28      	ldr	r3, [pc, #160]	@ (800f5ac <__lshift+0xd0>)
 800f50a:	4829      	ldr	r0, [pc, #164]	@ (800f5b0 <__lshift+0xd4>)
 800f50c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f510:	f000 fc70 	bl	800fdf4 <__assert_func>
 800f514:	3101      	adds	r1, #1
 800f516:	005b      	lsls	r3, r3, #1
 800f518:	e7ee      	b.n	800f4f8 <__lshift+0x1c>
 800f51a:	2300      	movs	r3, #0
 800f51c:	f100 0114 	add.w	r1, r0, #20
 800f520:	f100 0210 	add.w	r2, r0, #16
 800f524:	4618      	mov	r0, r3
 800f526:	4553      	cmp	r3, sl
 800f528:	db33      	blt.n	800f592 <__lshift+0xb6>
 800f52a:	6920      	ldr	r0, [r4, #16]
 800f52c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f530:	f104 0314 	add.w	r3, r4, #20
 800f534:	f019 091f 	ands.w	r9, r9, #31
 800f538:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f53c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f540:	d02b      	beq.n	800f59a <__lshift+0xbe>
 800f542:	f1c9 0e20 	rsb	lr, r9, #32
 800f546:	468a      	mov	sl, r1
 800f548:	2200      	movs	r2, #0
 800f54a:	6818      	ldr	r0, [r3, #0]
 800f54c:	fa00 f009 	lsl.w	r0, r0, r9
 800f550:	4310      	orrs	r0, r2
 800f552:	f84a 0b04 	str.w	r0, [sl], #4
 800f556:	f853 2b04 	ldr.w	r2, [r3], #4
 800f55a:	459c      	cmp	ip, r3
 800f55c:	fa22 f20e 	lsr.w	r2, r2, lr
 800f560:	d8f3      	bhi.n	800f54a <__lshift+0x6e>
 800f562:	ebac 0304 	sub.w	r3, ip, r4
 800f566:	3b15      	subs	r3, #21
 800f568:	f023 0303 	bic.w	r3, r3, #3
 800f56c:	3304      	adds	r3, #4
 800f56e:	f104 0015 	add.w	r0, r4, #21
 800f572:	4584      	cmp	ip, r0
 800f574:	bf38      	it	cc
 800f576:	2304      	movcc	r3, #4
 800f578:	50ca      	str	r2, [r1, r3]
 800f57a:	b10a      	cbz	r2, 800f580 <__lshift+0xa4>
 800f57c:	f108 0602 	add.w	r6, r8, #2
 800f580:	3e01      	subs	r6, #1
 800f582:	4638      	mov	r0, r7
 800f584:	612e      	str	r6, [r5, #16]
 800f586:	4621      	mov	r1, r4
 800f588:	f7ff fe0d 	bl	800f1a6 <_Bfree>
 800f58c:	4628      	mov	r0, r5
 800f58e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f592:	f842 0f04 	str.w	r0, [r2, #4]!
 800f596:	3301      	adds	r3, #1
 800f598:	e7c5      	b.n	800f526 <__lshift+0x4a>
 800f59a:	3904      	subs	r1, #4
 800f59c:	f853 2b04 	ldr.w	r2, [r3], #4
 800f5a0:	f841 2f04 	str.w	r2, [r1, #4]!
 800f5a4:	459c      	cmp	ip, r3
 800f5a6:	d8f9      	bhi.n	800f59c <__lshift+0xc0>
 800f5a8:	e7ea      	b.n	800f580 <__lshift+0xa4>
 800f5aa:	bf00      	nop
 800f5ac:	08010a03 	.word	0x08010a03
 800f5b0:	08010a6c 	.word	0x08010a6c

0800f5b4 <__mcmp>:
 800f5b4:	690a      	ldr	r2, [r1, #16]
 800f5b6:	4603      	mov	r3, r0
 800f5b8:	6900      	ldr	r0, [r0, #16]
 800f5ba:	1a80      	subs	r0, r0, r2
 800f5bc:	b530      	push	{r4, r5, lr}
 800f5be:	d10e      	bne.n	800f5de <__mcmp+0x2a>
 800f5c0:	3314      	adds	r3, #20
 800f5c2:	3114      	adds	r1, #20
 800f5c4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f5c8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f5cc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f5d0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f5d4:	4295      	cmp	r5, r2
 800f5d6:	d003      	beq.n	800f5e0 <__mcmp+0x2c>
 800f5d8:	d205      	bcs.n	800f5e6 <__mcmp+0x32>
 800f5da:	f04f 30ff 	mov.w	r0, #4294967295
 800f5de:	bd30      	pop	{r4, r5, pc}
 800f5e0:	42a3      	cmp	r3, r4
 800f5e2:	d3f3      	bcc.n	800f5cc <__mcmp+0x18>
 800f5e4:	e7fb      	b.n	800f5de <__mcmp+0x2a>
 800f5e6:	2001      	movs	r0, #1
 800f5e8:	e7f9      	b.n	800f5de <__mcmp+0x2a>
	...

0800f5ec <__mdiff>:
 800f5ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5f0:	4689      	mov	r9, r1
 800f5f2:	4606      	mov	r6, r0
 800f5f4:	4611      	mov	r1, r2
 800f5f6:	4648      	mov	r0, r9
 800f5f8:	4614      	mov	r4, r2
 800f5fa:	f7ff ffdb 	bl	800f5b4 <__mcmp>
 800f5fe:	1e05      	subs	r5, r0, #0
 800f600:	d112      	bne.n	800f628 <__mdiff+0x3c>
 800f602:	4629      	mov	r1, r5
 800f604:	4630      	mov	r0, r6
 800f606:	f7ff fda9 	bl	800f15c <_Balloc>
 800f60a:	4602      	mov	r2, r0
 800f60c:	b928      	cbnz	r0, 800f61a <__mdiff+0x2e>
 800f60e:	4b3f      	ldr	r3, [pc, #252]	@ (800f70c <__mdiff+0x120>)
 800f610:	f240 2137 	movw	r1, #567	@ 0x237
 800f614:	483e      	ldr	r0, [pc, #248]	@ (800f710 <__mdiff+0x124>)
 800f616:	f000 fbed 	bl	800fdf4 <__assert_func>
 800f61a:	2301      	movs	r3, #1
 800f61c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f620:	4610      	mov	r0, r2
 800f622:	b003      	add	sp, #12
 800f624:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f628:	bfbc      	itt	lt
 800f62a:	464b      	movlt	r3, r9
 800f62c:	46a1      	movlt	r9, r4
 800f62e:	4630      	mov	r0, r6
 800f630:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f634:	bfba      	itte	lt
 800f636:	461c      	movlt	r4, r3
 800f638:	2501      	movlt	r5, #1
 800f63a:	2500      	movge	r5, #0
 800f63c:	f7ff fd8e 	bl	800f15c <_Balloc>
 800f640:	4602      	mov	r2, r0
 800f642:	b918      	cbnz	r0, 800f64c <__mdiff+0x60>
 800f644:	4b31      	ldr	r3, [pc, #196]	@ (800f70c <__mdiff+0x120>)
 800f646:	f240 2145 	movw	r1, #581	@ 0x245
 800f64a:	e7e3      	b.n	800f614 <__mdiff+0x28>
 800f64c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f650:	6926      	ldr	r6, [r4, #16]
 800f652:	60c5      	str	r5, [r0, #12]
 800f654:	f109 0310 	add.w	r3, r9, #16
 800f658:	f109 0514 	add.w	r5, r9, #20
 800f65c:	f104 0e14 	add.w	lr, r4, #20
 800f660:	f100 0b14 	add.w	fp, r0, #20
 800f664:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f668:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f66c:	9301      	str	r3, [sp, #4]
 800f66e:	46d9      	mov	r9, fp
 800f670:	f04f 0c00 	mov.w	ip, #0
 800f674:	9b01      	ldr	r3, [sp, #4]
 800f676:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f67a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f67e:	9301      	str	r3, [sp, #4]
 800f680:	fa1f f38a 	uxth.w	r3, sl
 800f684:	4619      	mov	r1, r3
 800f686:	b283      	uxth	r3, r0
 800f688:	1acb      	subs	r3, r1, r3
 800f68a:	0c00      	lsrs	r0, r0, #16
 800f68c:	4463      	add	r3, ip
 800f68e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f692:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f696:	b29b      	uxth	r3, r3
 800f698:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f69c:	4576      	cmp	r6, lr
 800f69e:	f849 3b04 	str.w	r3, [r9], #4
 800f6a2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f6a6:	d8e5      	bhi.n	800f674 <__mdiff+0x88>
 800f6a8:	1b33      	subs	r3, r6, r4
 800f6aa:	3b15      	subs	r3, #21
 800f6ac:	f023 0303 	bic.w	r3, r3, #3
 800f6b0:	3415      	adds	r4, #21
 800f6b2:	3304      	adds	r3, #4
 800f6b4:	42a6      	cmp	r6, r4
 800f6b6:	bf38      	it	cc
 800f6b8:	2304      	movcc	r3, #4
 800f6ba:	441d      	add	r5, r3
 800f6bc:	445b      	add	r3, fp
 800f6be:	461e      	mov	r6, r3
 800f6c0:	462c      	mov	r4, r5
 800f6c2:	4544      	cmp	r4, r8
 800f6c4:	d30e      	bcc.n	800f6e4 <__mdiff+0xf8>
 800f6c6:	f108 0103 	add.w	r1, r8, #3
 800f6ca:	1b49      	subs	r1, r1, r5
 800f6cc:	f021 0103 	bic.w	r1, r1, #3
 800f6d0:	3d03      	subs	r5, #3
 800f6d2:	45a8      	cmp	r8, r5
 800f6d4:	bf38      	it	cc
 800f6d6:	2100      	movcc	r1, #0
 800f6d8:	440b      	add	r3, r1
 800f6da:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f6de:	b191      	cbz	r1, 800f706 <__mdiff+0x11a>
 800f6e0:	6117      	str	r7, [r2, #16]
 800f6e2:	e79d      	b.n	800f620 <__mdiff+0x34>
 800f6e4:	f854 1b04 	ldr.w	r1, [r4], #4
 800f6e8:	46e6      	mov	lr, ip
 800f6ea:	0c08      	lsrs	r0, r1, #16
 800f6ec:	fa1c fc81 	uxtah	ip, ip, r1
 800f6f0:	4471      	add	r1, lr
 800f6f2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f6f6:	b289      	uxth	r1, r1
 800f6f8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f6fc:	f846 1b04 	str.w	r1, [r6], #4
 800f700:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f704:	e7dd      	b.n	800f6c2 <__mdiff+0xd6>
 800f706:	3f01      	subs	r7, #1
 800f708:	e7e7      	b.n	800f6da <__mdiff+0xee>
 800f70a:	bf00      	nop
 800f70c:	08010a03 	.word	0x08010a03
 800f710:	08010a6c 	.word	0x08010a6c

0800f714 <__d2b>:
 800f714:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f718:	460f      	mov	r7, r1
 800f71a:	2101      	movs	r1, #1
 800f71c:	ec59 8b10 	vmov	r8, r9, d0
 800f720:	4616      	mov	r6, r2
 800f722:	f7ff fd1b 	bl	800f15c <_Balloc>
 800f726:	4604      	mov	r4, r0
 800f728:	b930      	cbnz	r0, 800f738 <__d2b+0x24>
 800f72a:	4602      	mov	r2, r0
 800f72c:	4b23      	ldr	r3, [pc, #140]	@ (800f7bc <__d2b+0xa8>)
 800f72e:	4824      	ldr	r0, [pc, #144]	@ (800f7c0 <__d2b+0xac>)
 800f730:	f240 310f 	movw	r1, #783	@ 0x30f
 800f734:	f000 fb5e 	bl	800fdf4 <__assert_func>
 800f738:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f73c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f740:	b10d      	cbz	r5, 800f746 <__d2b+0x32>
 800f742:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f746:	9301      	str	r3, [sp, #4]
 800f748:	f1b8 0300 	subs.w	r3, r8, #0
 800f74c:	d023      	beq.n	800f796 <__d2b+0x82>
 800f74e:	4668      	mov	r0, sp
 800f750:	9300      	str	r3, [sp, #0]
 800f752:	f7ff fd96 	bl	800f282 <__lo0bits>
 800f756:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f75a:	b1d0      	cbz	r0, 800f792 <__d2b+0x7e>
 800f75c:	f1c0 0320 	rsb	r3, r0, #32
 800f760:	fa02 f303 	lsl.w	r3, r2, r3
 800f764:	430b      	orrs	r3, r1
 800f766:	40c2      	lsrs	r2, r0
 800f768:	6163      	str	r3, [r4, #20]
 800f76a:	9201      	str	r2, [sp, #4]
 800f76c:	9b01      	ldr	r3, [sp, #4]
 800f76e:	61a3      	str	r3, [r4, #24]
 800f770:	2b00      	cmp	r3, #0
 800f772:	bf0c      	ite	eq
 800f774:	2201      	moveq	r2, #1
 800f776:	2202      	movne	r2, #2
 800f778:	6122      	str	r2, [r4, #16]
 800f77a:	b1a5      	cbz	r5, 800f7a6 <__d2b+0x92>
 800f77c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f780:	4405      	add	r5, r0
 800f782:	603d      	str	r5, [r7, #0]
 800f784:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f788:	6030      	str	r0, [r6, #0]
 800f78a:	4620      	mov	r0, r4
 800f78c:	b003      	add	sp, #12
 800f78e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f792:	6161      	str	r1, [r4, #20]
 800f794:	e7ea      	b.n	800f76c <__d2b+0x58>
 800f796:	a801      	add	r0, sp, #4
 800f798:	f7ff fd73 	bl	800f282 <__lo0bits>
 800f79c:	9b01      	ldr	r3, [sp, #4]
 800f79e:	6163      	str	r3, [r4, #20]
 800f7a0:	3020      	adds	r0, #32
 800f7a2:	2201      	movs	r2, #1
 800f7a4:	e7e8      	b.n	800f778 <__d2b+0x64>
 800f7a6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f7aa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f7ae:	6038      	str	r0, [r7, #0]
 800f7b0:	6918      	ldr	r0, [r3, #16]
 800f7b2:	f7ff fd47 	bl	800f244 <__hi0bits>
 800f7b6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f7ba:	e7e5      	b.n	800f788 <__d2b+0x74>
 800f7bc:	08010a03 	.word	0x08010a03
 800f7c0:	08010a6c 	.word	0x08010a6c

0800f7c4 <_realloc_r>:
 800f7c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7c8:	4682      	mov	sl, r0
 800f7ca:	4693      	mov	fp, r2
 800f7cc:	460c      	mov	r4, r1
 800f7ce:	b929      	cbnz	r1, 800f7dc <_realloc_r+0x18>
 800f7d0:	4611      	mov	r1, r2
 800f7d2:	b003      	add	sp, #12
 800f7d4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7d8:	f7fa bbc8 	b.w	8009f6c <_malloc_r>
 800f7dc:	f7fa fe00 	bl	800a3e0 <__malloc_lock>
 800f7e0:	f10b 080b 	add.w	r8, fp, #11
 800f7e4:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800f7e8:	f1b8 0f16 	cmp.w	r8, #22
 800f7ec:	f1a4 0908 	sub.w	r9, r4, #8
 800f7f0:	f025 0603 	bic.w	r6, r5, #3
 800f7f4:	d908      	bls.n	800f808 <_realloc_r+0x44>
 800f7f6:	f038 0807 	bics.w	r8, r8, #7
 800f7fa:	d507      	bpl.n	800f80c <_realloc_r+0x48>
 800f7fc:	230c      	movs	r3, #12
 800f7fe:	f8ca 3000 	str.w	r3, [sl]
 800f802:	f04f 0b00 	mov.w	fp, #0
 800f806:	e032      	b.n	800f86e <_realloc_r+0xaa>
 800f808:	f04f 0810 	mov.w	r8, #16
 800f80c:	45c3      	cmp	fp, r8
 800f80e:	d8f5      	bhi.n	800f7fc <_realloc_r+0x38>
 800f810:	4546      	cmp	r6, r8
 800f812:	f280 8174 	bge.w	800fafe <_realloc_r+0x33a>
 800f816:	4b9e      	ldr	r3, [pc, #632]	@ (800fa90 <_realloc_r+0x2cc>)
 800f818:	f8d3 c008 	ldr.w	ip, [r3, #8]
 800f81c:	eb09 0106 	add.w	r1, r9, r6
 800f820:	458c      	cmp	ip, r1
 800f822:	6848      	ldr	r0, [r1, #4]
 800f824:	d005      	beq.n	800f832 <_realloc_r+0x6e>
 800f826:	f020 0201 	bic.w	r2, r0, #1
 800f82a:	440a      	add	r2, r1
 800f82c:	6852      	ldr	r2, [r2, #4]
 800f82e:	07d7      	lsls	r7, r2, #31
 800f830:	d449      	bmi.n	800f8c6 <_realloc_r+0x102>
 800f832:	f020 0003 	bic.w	r0, r0, #3
 800f836:	458c      	cmp	ip, r1
 800f838:	eb06 0700 	add.w	r7, r6, r0
 800f83c:	d11b      	bne.n	800f876 <_realloc_r+0xb2>
 800f83e:	f108 0210 	add.w	r2, r8, #16
 800f842:	42ba      	cmp	r2, r7
 800f844:	dc41      	bgt.n	800f8ca <_realloc_r+0x106>
 800f846:	eb09 0208 	add.w	r2, r9, r8
 800f84a:	eba7 0708 	sub.w	r7, r7, r8
 800f84e:	f047 0701 	orr.w	r7, r7, #1
 800f852:	609a      	str	r2, [r3, #8]
 800f854:	6057      	str	r7, [r2, #4]
 800f856:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800f85a:	f003 0301 	and.w	r3, r3, #1
 800f85e:	ea43 0308 	orr.w	r3, r3, r8
 800f862:	f844 3c04 	str.w	r3, [r4, #-4]
 800f866:	4650      	mov	r0, sl
 800f868:	f7fa fdc0 	bl	800a3ec <__malloc_unlock>
 800f86c:	46a3      	mov	fp, r4
 800f86e:	4658      	mov	r0, fp
 800f870:	b003      	add	sp, #12
 800f872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f876:	45b8      	cmp	r8, r7
 800f878:	dc27      	bgt.n	800f8ca <_realloc_r+0x106>
 800f87a:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800f87e:	60d3      	str	r3, [r2, #12]
 800f880:	609a      	str	r2, [r3, #8]
 800f882:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800f886:	eba7 0008 	sub.w	r0, r7, r8
 800f88a:	280f      	cmp	r0, #15
 800f88c:	f003 0301 	and.w	r3, r3, #1
 800f890:	eb09 0207 	add.w	r2, r9, r7
 800f894:	f240 8135 	bls.w	800fb02 <_realloc_r+0x33e>
 800f898:	eb09 0108 	add.w	r1, r9, r8
 800f89c:	ea48 0303 	orr.w	r3, r8, r3
 800f8a0:	f040 0001 	orr.w	r0, r0, #1
 800f8a4:	f8c9 3004 	str.w	r3, [r9, #4]
 800f8a8:	6048      	str	r0, [r1, #4]
 800f8aa:	6853      	ldr	r3, [r2, #4]
 800f8ac:	f043 0301 	orr.w	r3, r3, #1
 800f8b0:	6053      	str	r3, [r2, #4]
 800f8b2:	3108      	adds	r1, #8
 800f8b4:	4650      	mov	r0, sl
 800f8b6:	f7fb f831 	bl	800a91c <_free_r>
 800f8ba:	4650      	mov	r0, sl
 800f8bc:	f7fa fd96 	bl	800a3ec <__malloc_unlock>
 800f8c0:	f109 0b08 	add.w	fp, r9, #8
 800f8c4:	e7d3      	b.n	800f86e <_realloc_r+0xaa>
 800f8c6:	2000      	movs	r0, #0
 800f8c8:	4601      	mov	r1, r0
 800f8ca:	07ea      	lsls	r2, r5, #31
 800f8cc:	f100 80c7 	bmi.w	800fa5e <_realloc_r+0x29a>
 800f8d0:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800f8d4:	eba9 0505 	sub.w	r5, r9, r5
 800f8d8:	686a      	ldr	r2, [r5, #4]
 800f8da:	f022 0203 	bic.w	r2, r2, #3
 800f8de:	4432      	add	r2, r6
 800f8e0:	9201      	str	r2, [sp, #4]
 800f8e2:	2900      	cmp	r1, #0
 800f8e4:	f000 8086 	beq.w	800f9f4 <_realloc_r+0x230>
 800f8e8:	458c      	cmp	ip, r1
 800f8ea:	eb00 0702 	add.w	r7, r0, r2
 800f8ee:	d149      	bne.n	800f984 <_realloc_r+0x1c0>
 800f8f0:	f108 0210 	add.w	r2, r8, #16
 800f8f4:	42ba      	cmp	r2, r7
 800f8f6:	dc7d      	bgt.n	800f9f4 <_realloc_r+0x230>
 800f8f8:	46ab      	mov	fp, r5
 800f8fa:	68ea      	ldr	r2, [r5, #12]
 800f8fc:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 800f900:	60ca      	str	r2, [r1, #12]
 800f902:	6091      	str	r1, [r2, #8]
 800f904:	1f32      	subs	r2, r6, #4
 800f906:	2a24      	cmp	r2, #36	@ 0x24
 800f908:	d836      	bhi.n	800f978 <_realloc_r+0x1b4>
 800f90a:	2a13      	cmp	r2, #19
 800f90c:	d932      	bls.n	800f974 <_realloc_r+0x1b0>
 800f90e:	6821      	ldr	r1, [r4, #0]
 800f910:	60a9      	str	r1, [r5, #8]
 800f912:	6861      	ldr	r1, [r4, #4]
 800f914:	60e9      	str	r1, [r5, #12]
 800f916:	2a1b      	cmp	r2, #27
 800f918:	d81a      	bhi.n	800f950 <_realloc_r+0x18c>
 800f91a:	3408      	adds	r4, #8
 800f91c:	f105 0210 	add.w	r2, r5, #16
 800f920:	6821      	ldr	r1, [r4, #0]
 800f922:	6011      	str	r1, [r2, #0]
 800f924:	6861      	ldr	r1, [r4, #4]
 800f926:	6051      	str	r1, [r2, #4]
 800f928:	68a1      	ldr	r1, [r4, #8]
 800f92a:	6091      	str	r1, [r2, #8]
 800f92c:	eb05 0208 	add.w	r2, r5, r8
 800f930:	eba7 0708 	sub.w	r7, r7, r8
 800f934:	f047 0701 	orr.w	r7, r7, #1
 800f938:	609a      	str	r2, [r3, #8]
 800f93a:	6057      	str	r7, [r2, #4]
 800f93c:	686b      	ldr	r3, [r5, #4]
 800f93e:	f003 0301 	and.w	r3, r3, #1
 800f942:	ea43 0308 	orr.w	r3, r3, r8
 800f946:	606b      	str	r3, [r5, #4]
 800f948:	4650      	mov	r0, sl
 800f94a:	f7fa fd4f 	bl	800a3ec <__malloc_unlock>
 800f94e:	e78e      	b.n	800f86e <_realloc_r+0xaa>
 800f950:	68a1      	ldr	r1, [r4, #8]
 800f952:	6129      	str	r1, [r5, #16]
 800f954:	68e1      	ldr	r1, [r4, #12]
 800f956:	6169      	str	r1, [r5, #20]
 800f958:	2a24      	cmp	r2, #36	@ 0x24
 800f95a:	bf01      	itttt	eq
 800f95c:	6922      	ldreq	r2, [r4, #16]
 800f95e:	61aa      	streq	r2, [r5, #24]
 800f960:	6961      	ldreq	r1, [r4, #20]
 800f962:	61e9      	streq	r1, [r5, #28]
 800f964:	bf19      	ittee	ne
 800f966:	3410      	addne	r4, #16
 800f968:	f105 0218 	addne.w	r2, r5, #24
 800f96c:	f105 0220 	addeq.w	r2, r5, #32
 800f970:	3418      	addeq	r4, #24
 800f972:	e7d5      	b.n	800f920 <_realloc_r+0x15c>
 800f974:	465a      	mov	r2, fp
 800f976:	e7d3      	b.n	800f920 <_realloc_r+0x15c>
 800f978:	4621      	mov	r1, r4
 800f97a:	4658      	mov	r0, fp
 800f97c:	f7fe fce6 	bl	800e34c <memmove>
 800f980:	4b43      	ldr	r3, [pc, #268]	@ (800fa90 <_realloc_r+0x2cc>)
 800f982:	e7d3      	b.n	800f92c <_realloc_r+0x168>
 800f984:	45b8      	cmp	r8, r7
 800f986:	dc35      	bgt.n	800f9f4 <_realloc_r+0x230>
 800f988:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800f98c:	4628      	mov	r0, r5
 800f98e:	60d3      	str	r3, [r2, #12]
 800f990:	609a      	str	r2, [r3, #8]
 800f992:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800f996:	68eb      	ldr	r3, [r5, #12]
 800f998:	60d3      	str	r3, [r2, #12]
 800f99a:	609a      	str	r2, [r3, #8]
 800f99c:	1f32      	subs	r2, r6, #4
 800f99e:	2a24      	cmp	r2, #36	@ 0x24
 800f9a0:	d824      	bhi.n	800f9ec <_realloc_r+0x228>
 800f9a2:	2a13      	cmp	r2, #19
 800f9a4:	d908      	bls.n	800f9b8 <_realloc_r+0x1f4>
 800f9a6:	6823      	ldr	r3, [r4, #0]
 800f9a8:	60ab      	str	r3, [r5, #8]
 800f9aa:	6863      	ldr	r3, [r4, #4]
 800f9ac:	60eb      	str	r3, [r5, #12]
 800f9ae:	2a1b      	cmp	r2, #27
 800f9b0:	d80a      	bhi.n	800f9c8 <_realloc_r+0x204>
 800f9b2:	3408      	adds	r4, #8
 800f9b4:	f105 0010 	add.w	r0, r5, #16
 800f9b8:	6823      	ldr	r3, [r4, #0]
 800f9ba:	6003      	str	r3, [r0, #0]
 800f9bc:	6863      	ldr	r3, [r4, #4]
 800f9be:	6043      	str	r3, [r0, #4]
 800f9c0:	68a3      	ldr	r3, [r4, #8]
 800f9c2:	6083      	str	r3, [r0, #8]
 800f9c4:	46a9      	mov	r9, r5
 800f9c6:	e75c      	b.n	800f882 <_realloc_r+0xbe>
 800f9c8:	68a3      	ldr	r3, [r4, #8]
 800f9ca:	612b      	str	r3, [r5, #16]
 800f9cc:	68e3      	ldr	r3, [r4, #12]
 800f9ce:	616b      	str	r3, [r5, #20]
 800f9d0:	2a24      	cmp	r2, #36	@ 0x24
 800f9d2:	bf01      	itttt	eq
 800f9d4:	6923      	ldreq	r3, [r4, #16]
 800f9d6:	61ab      	streq	r3, [r5, #24]
 800f9d8:	6963      	ldreq	r3, [r4, #20]
 800f9da:	61eb      	streq	r3, [r5, #28]
 800f9dc:	bf19      	ittee	ne
 800f9de:	3410      	addne	r4, #16
 800f9e0:	f105 0018 	addne.w	r0, r5, #24
 800f9e4:	f105 0020 	addeq.w	r0, r5, #32
 800f9e8:	3418      	addeq	r4, #24
 800f9ea:	e7e5      	b.n	800f9b8 <_realloc_r+0x1f4>
 800f9ec:	4621      	mov	r1, r4
 800f9ee:	f7fe fcad 	bl	800e34c <memmove>
 800f9f2:	e7e7      	b.n	800f9c4 <_realloc_r+0x200>
 800f9f4:	9b01      	ldr	r3, [sp, #4]
 800f9f6:	4598      	cmp	r8, r3
 800f9f8:	dc31      	bgt.n	800fa5e <_realloc_r+0x29a>
 800f9fa:	4628      	mov	r0, r5
 800f9fc:	68eb      	ldr	r3, [r5, #12]
 800f9fe:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800fa02:	60d3      	str	r3, [r2, #12]
 800fa04:	609a      	str	r2, [r3, #8]
 800fa06:	1f32      	subs	r2, r6, #4
 800fa08:	2a24      	cmp	r2, #36	@ 0x24
 800fa0a:	d824      	bhi.n	800fa56 <_realloc_r+0x292>
 800fa0c:	2a13      	cmp	r2, #19
 800fa0e:	d908      	bls.n	800fa22 <_realloc_r+0x25e>
 800fa10:	6823      	ldr	r3, [r4, #0]
 800fa12:	60ab      	str	r3, [r5, #8]
 800fa14:	6863      	ldr	r3, [r4, #4]
 800fa16:	60eb      	str	r3, [r5, #12]
 800fa18:	2a1b      	cmp	r2, #27
 800fa1a:	d80a      	bhi.n	800fa32 <_realloc_r+0x26e>
 800fa1c:	3408      	adds	r4, #8
 800fa1e:	f105 0010 	add.w	r0, r5, #16
 800fa22:	6823      	ldr	r3, [r4, #0]
 800fa24:	6003      	str	r3, [r0, #0]
 800fa26:	6863      	ldr	r3, [r4, #4]
 800fa28:	6043      	str	r3, [r0, #4]
 800fa2a:	68a3      	ldr	r3, [r4, #8]
 800fa2c:	6083      	str	r3, [r0, #8]
 800fa2e:	9f01      	ldr	r7, [sp, #4]
 800fa30:	e7c8      	b.n	800f9c4 <_realloc_r+0x200>
 800fa32:	68a3      	ldr	r3, [r4, #8]
 800fa34:	612b      	str	r3, [r5, #16]
 800fa36:	68e3      	ldr	r3, [r4, #12]
 800fa38:	616b      	str	r3, [r5, #20]
 800fa3a:	2a24      	cmp	r2, #36	@ 0x24
 800fa3c:	bf01      	itttt	eq
 800fa3e:	6923      	ldreq	r3, [r4, #16]
 800fa40:	61ab      	streq	r3, [r5, #24]
 800fa42:	6963      	ldreq	r3, [r4, #20]
 800fa44:	61eb      	streq	r3, [r5, #28]
 800fa46:	bf19      	ittee	ne
 800fa48:	3410      	addne	r4, #16
 800fa4a:	f105 0018 	addne.w	r0, r5, #24
 800fa4e:	f105 0020 	addeq.w	r0, r5, #32
 800fa52:	3418      	addeq	r4, #24
 800fa54:	e7e5      	b.n	800fa22 <_realloc_r+0x25e>
 800fa56:	4621      	mov	r1, r4
 800fa58:	f7fe fc78 	bl	800e34c <memmove>
 800fa5c:	e7e7      	b.n	800fa2e <_realloc_r+0x26a>
 800fa5e:	4659      	mov	r1, fp
 800fa60:	4650      	mov	r0, sl
 800fa62:	f7fa fa83 	bl	8009f6c <_malloc_r>
 800fa66:	4683      	mov	fp, r0
 800fa68:	b918      	cbnz	r0, 800fa72 <_realloc_r+0x2ae>
 800fa6a:	4650      	mov	r0, sl
 800fa6c:	f7fa fcbe 	bl	800a3ec <__malloc_unlock>
 800fa70:	e6c7      	b.n	800f802 <_realloc_r+0x3e>
 800fa72:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800fa76:	f023 0301 	bic.w	r3, r3, #1
 800fa7a:	444b      	add	r3, r9
 800fa7c:	f1a0 0208 	sub.w	r2, r0, #8
 800fa80:	4293      	cmp	r3, r2
 800fa82:	d107      	bne.n	800fa94 <_realloc_r+0x2d0>
 800fa84:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800fa88:	f027 0703 	bic.w	r7, r7, #3
 800fa8c:	4437      	add	r7, r6
 800fa8e:	e6f8      	b.n	800f882 <_realloc_r+0xbe>
 800fa90:	20000030 	.word	0x20000030
 800fa94:	1f32      	subs	r2, r6, #4
 800fa96:	2a24      	cmp	r2, #36	@ 0x24
 800fa98:	d82d      	bhi.n	800faf6 <_realloc_r+0x332>
 800fa9a:	2a13      	cmp	r2, #19
 800fa9c:	d928      	bls.n	800faf0 <_realloc_r+0x32c>
 800fa9e:	6823      	ldr	r3, [r4, #0]
 800faa0:	6003      	str	r3, [r0, #0]
 800faa2:	6863      	ldr	r3, [r4, #4]
 800faa4:	6043      	str	r3, [r0, #4]
 800faa6:	2a1b      	cmp	r2, #27
 800faa8:	d80e      	bhi.n	800fac8 <_realloc_r+0x304>
 800faaa:	f104 0208 	add.w	r2, r4, #8
 800faae:	f100 0308 	add.w	r3, r0, #8
 800fab2:	6811      	ldr	r1, [r2, #0]
 800fab4:	6019      	str	r1, [r3, #0]
 800fab6:	6851      	ldr	r1, [r2, #4]
 800fab8:	6059      	str	r1, [r3, #4]
 800faba:	6892      	ldr	r2, [r2, #8]
 800fabc:	609a      	str	r2, [r3, #8]
 800fabe:	4621      	mov	r1, r4
 800fac0:	4650      	mov	r0, sl
 800fac2:	f7fa ff2b 	bl	800a91c <_free_r>
 800fac6:	e73f      	b.n	800f948 <_realloc_r+0x184>
 800fac8:	68a3      	ldr	r3, [r4, #8]
 800faca:	6083      	str	r3, [r0, #8]
 800facc:	68e3      	ldr	r3, [r4, #12]
 800face:	60c3      	str	r3, [r0, #12]
 800fad0:	2a24      	cmp	r2, #36	@ 0x24
 800fad2:	bf01      	itttt	eq
 800fad4:	6923      	ldreq	r3, [r4, #16]
 800fad6:	6103      	streq	r3, [r0, #16]
 800fad8:	6961      	ldreq	r1, [r4, #20]
 800fada:	6141      	streq	r1, [r0, #20]
 800fadc:	bf19      	ittee	ne
 800fade:	f104 0210 	addne.w	r2, r4, #16
 800fae2:	f100 0310 	addne.w	r3, r0, #16
 800fae6:	f104 0218 	addeq.w	r2, r4, #24
 800faea:	f100 0318 	addeq.w	r3, r0, #24
 800faee:	e7e0      	b.n	800fab2 <_realloc_r+0x2ee>
 800faf0:	4603      	mov	r3, r0
 800faf2:	4622      	mov	r2, r4
 800faf4:	e7dd      	b.n	800fab2 <_realloc_r+0x2ee>
 800faf6:	4621      	mov	r1, r4
 800faf8:	f7fe fc28 	bl	800e34c <memmove>
 800fafc:	e7df      	b.n	800fabe <_realloc_r+0x2fa>
 800fafe:	4637      	mov	r7, r6
 800fb00:	e6bf      	b.n	800f882 <_realloc_r+0xbe>
 800fb02:	431f      	orrs	r7, r3
 800fb04:	f8c9 7004 	str.w	r7, [r9, #4]
 800fb08:	6853      	ldr	r3, [r2, #4]
 800fb0a:	f043 0301 	orr.w	r3, r3, #1
 800fb0e:	6053      	str	r3, [r2, #4]
 800fb10:	e6d3      	b.n	800f8ba <_realloc_r+0xf6>
 800fb12:	bf00      	nop

0800fb14 <__ascii_wctomb>:
 800fb14:	4603      	mov	r3, r0
 800fb16:	4608      	mov	r0, r1
 800fb18:	b141      	cbz	r1, 800fb2c <__ascii_wctomb+0x18>
 800fb1a:	2aff      	cmp	r2, #255	@ 0xff
 800fb1c:	d904      	bls.n	800fb28 <__ascii_wctomb+0x14>
 800fb1e:	228a      	movs	r2, #138	@ 0x8a
 800fb20:	601a      	str	r2, [r3, #0]
 800fb22:	f04f 30ff 	mov.w	r0, #4294967295
 800fb26:	4770      	bx	lr
 800fb28:	700a      	strb	r2, [r1, #0]
 800fb2a:	2001      	movs	r0, #1
 800fb2c:	4770      	bx	lr
	...

0800fb30 <_wcrtomb_r>:
 800fb30:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fb32:	4c09      	ldr	r4, [pc, #36]	@ (800fb58 <_wcrtomb_r+0x28>)
 800fb34:	b085      	sub	sp, #20
 800fb36:	f8d4 70e0 	ldr.w	r7, [r4, #224]	@ 0xe0
 800fb3a:	4605      	mov	r5, r0
 800fb3c:	461e      	mov	r6, r3
 800fb3e:	b909      	cbnz	r1, 800fb44 <_wcrtomb_r+0x14>
 800fb40:	460a      	mov	r2, r1
 800fb42:	a901      	add	r1, sp, #4
 800fb44:	47b8      	blx	r7
 800fb46:	1c43      	adds	r3, r0, #1
 800fb48:	bf01      	itttt	eq
 800fb4a:	2300      	moveq	r3, #0
 800fb4c:	6033      	streq	r3, [r6, #0]
 800fb4e:	238a      	moveq	r3, #138	@ 0x8a
 800fb50:	602b      	streq	r3, [r5, #0]
 800fb52:	b005      	add	sp, #20
 800fb54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fb56:	bf00      	nop
 800fb58:	2000056c 	.word	0x2000056c

0800fb5c <__ssprint_r>:
 800fb5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb60:	6893      	ldr	r3, [r2, #8]
 800fb62:	f8d2 b000 	ldr.w	fp, [r2]
 800fb66:	9001      	str	r0, [sp, #4]
 800fb68:	460c      	mov	r4, r1
 800fb6a:	4617      	mov	r7, r2
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d157      	bne.n	800fc20 <__ssprint_r+0xc4>
 800fb70:	2000      	movs	r0, #0
 800fb72:	2300      	movs	r3, #0
 800fb74:	607b      	str	r3, [r7, #4]
 800fb76:	b003      	add	sp, #12
 800fb78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb7c:	e9db a800 	ldrd	sl, r8, [fp]
 800fb80:	f10b 0b08 	add.w	fp, fp, #8
 800fb84:	68a6      	ldr	r6, [r4, #8]
 800fb86:	6820      	ldr	r0, [r4, #0]
 800fb88:	f1b8 0f00 	cmp.w	r8, #0
 800fb8c:	d0f6      	beq.n	800fb7c <__ssprint_r+0x20>
 800fb8e:	45b0      	cmp	r8, r6
 800fb90:	d32e      	bcc.n	800fbf0 <__ssprint_r+0x94>
 800fb92:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fb96:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fb9a:	d029      	beq.n	800fbf0 <__ssprint_r+0x94>
 800fb9c:	6921      	ldr	r1, [r4, #16]
 800fb9e:	6965      	ldr	r5, [r4, #20]
 800fba0:	eba0 0901 	sub.w	r9, r0, r1
 800fba4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fba8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fbac:	f109 0001 	add.w	r0, r9, #1
 800fbb0:	106d      	asrs	r5, r5, #1
 800fbb2:	4440      	add	r0, r8
 800fbb4:	4285      	cmp	r5, r0
 800fbb6:	bf38      	it	cc
 800fbb8:	4605      	movcc	r5, r0
 800fbba:	0553      	lsls	r3, r2, #21
 800fbbc:	d534      	bpl.n	800fc28 <__ssprint_r+0xcc>
 800fbbe:	9801      	ldr	r0, [sp, #4]
 800fbc0:	4629      	mov	r1, r5
 800fbc2:	f7fa f9d3 	bl	8009f6c <_malloc_r>
 800fbc6:	4606      	mov	r6, r0
 800fbc8:	2800      	cmp	r0, #0
 800fbca:	d038      	beq.n	800fc3e <__ssprint_r+0xe2>
 800fbcc:	464a      	mov	r2, r9
 800fbce:	6921      	ldr	r1, [r4, #16]
 800fbd0:	f7fa fe30 	bl	800a834 <memcpy>
 800fbd4:	89a2      	ldrh	r2, [r4, #12]
 800fbd6:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 800fbda:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800fbde:	81a2      	strh	r2, [r4, #12]
 800fbe0:	6126      	str	r6, [r4, #16]
 800fbe2:	6165      	str	r5, [r4, #20]
 800fbe4:	444e      	add	r6, r9
 800fbe6:	eba5 0509 	sub.w	r5, r5, r9
 800fbea:	6026      	str	r6, [r4, #0]
 800fbec:	60a5      	str	r5, [r4, #8]
 800fbee:	4646      	mov	r6, r8
 800fbf0:	4546      	cmp	r6, r8
 800fbf2:	bf28      	it	cs
 800fbf4:	4646      	movcs	r6, r8
 800fbf6:	4632      	mov	r2, r6
 800fbf8:	4651      	mov	r1, sl
 800fbfa:	6820      	ldr	r0, [r4, #0]
 800fbfc:	f7fe fba6 	bl	800e34c <memmove>
 800fc00:	68a2      	ldr	r2, [r4, #8]
 800fc02:	1b92      	subs	r2, r2, r6
 800fc04:	60a2      	str	r2, [r4, #8]
 800fc06:	6822      	ldr	r2, [r4, #0]
 800fc08:	4432      	add	r2, r6
 800fc0a:	6022      	str	r2, [r4, #0]
 800fc0c:	68ba      	ldr	r2, [r7, #8]
 800fc0e:	eba2 0308 	sub.w	r3, r2, r8
 800fc12:	44c2      	add	sl, r8
 800fc14:	60bb      	str	r3, [r7, #8]
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d0aa      	beq.n	800fb70 <__ssprint_r+0x14>
 800fc1a:	f04f 0800 	mov.w	r8, #0
 800fc1e:	e7b1      	b.n	800fb84 <__ssprint_r+0x28>
 800fc20:	f04f 0a00 	mov.w	sl, #0
 800fc24:	46d0      	mov	r8, sl
 800fc26:	e7ad      	b.n	800fb84 <__ssprint_r+0x28>
 800fc28:	9801      	ldr	r0, [sp, #4]
 800fc2a:	462a      	mov	r2, r5
 800fc2c:	f7ff fdca 	bl	800f7c4 <_realloc_r>
 800fc30:	4606      	mov	r6, r0
 800fc32:	2800      	cmp	r0, #0
 800fc34:	d1d4      	bne.n	800fbe0 <__ssprint_r+0x84>
 800fc36:	6921      	ldr	r1, [r4, #16]
 800fc38:	9801      	ldr	r0, [sp, #4]
 800fc3a:	f7fa fe6f 	bl	800a91c <_free_r>
 800fc3e:	9a01      	ldr	r2, [sp, #4]
 800fc40:	230c      	movs	r3, #12
 800fc42:	6013      	str	r3, [r2, #0]
 800fc44:	89a3      	ldrh	r3, [r4, #12]
 800fc46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fc4a:	81a3      	strh	r3, [r4, #12]
 800fc4c:	2300      	movs	r3, #0
 800fc4e:	60bb      	str	r3, [r7, #8]
 800fc50:	f04f 30ff 	mov.w	r0, #4294967295
 800fc54:	e78d      	b.n	800fb72 <__ssprint_r+0x16>

0800fc56 <__swhatbuf_r>:
 800fc56:	b570      	push	{r4, r5, r6, lr}
 800fc58:	460c      	mov	r4, r1
 800fc5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc5e:	2900      	cmp	r1, #0
 800fc60:	b096      	sub	sp, #88	@ 0x58
 800fc62:	4615      	mov	r5, r2
 800fc64:	461e      	mov	r6, r3
 800fc66:	da07      	bge.n	800fc78 <__swhatbuf_r+0x22>
 800fc68:	89a1      	ldrh	r1, [r4, #12]
 800fc6a:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 800fc6e:	d117      	bne.n	800fca0 <__swhatbuf_r+0x4a>
 800fc70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fc74:	4608      	mov	r0, r1
 800fc76:	e00f      	b.n	800fc98 <__swhatbuf_r+0x42>
 800fc78:	466a      	mov	r2, sp
 800fc7a:	f000 f899 	bl	800fdb0 <_fstat_r>
 800fc7e:	2800      	cmp	r0, #0
 800fc80:	dbf2      	blt.n	800fc68 <__swhatbuf_r+0x12>
 800fc82:	9901      	ldr	r1, [sp, #4]
 800fc84:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fc88:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fc8c:	4259      	negs	r1, r3
 800fc8e:	4159      	adcs	r1, r3
 800fc90:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800fc94:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fc98:	6031      	str	r1, [r6, #0]
 800fc9a:	602b      	str	r3, [r5, #0]
 800fc9c:	b016      	add	sp, #88	@ 0x58
 800fc9e:	bd70      	pop	{r4, r5, r6, pc}
 800fca0:	2100      	movs	r1, #0
 800fca2:	2340      	movs	r3, #64	@ 0x40
 800fca4:	e7e6      	b.n	800fc74 <__swhatbuf_r+0x1e>

0800fca6 <__smakebuf_r>:
 800fca6:	898b      	ldrh	r3, [r1, #12]
 800fca8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fcaa:	079d      	lsls	r5, r3, #30
 800fcac:	4606      	mov	r6, r0
 800fcae:	460c      	mov	r4, r1
 800fcb0:	d507      	bpl.n	800fcc2 <__smakebuf_r+0x1c>
 800fcb2:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 800fcb6:	6023      	str	r3, [r4, #0]
 800fcb8:	6123      	str	r3, [r4, #16]
 800fcba:	2301      	movs	r3, #1
 800fcbc:	6163      	str	r3, [r4, #20]
 800fcbe:	b003      	add	sp, #12
 800fcc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fcc2:	ab01      	add	r3, sp, #4
 800fcc4:	466a      	mov	r2, sp
 800fcc6:	f7ff ffc6 	bl	800fc56 <__swhatbuf_r>
 800fcca:	9f00      	ldr	r7, [sp, #0]
 800fccc:	4605      	mov	r5, r0
 800fcce:	4639      	mov	r1, r7
 800fcd0:	4630      	mov	r0, r6
 800fcd2:	f7fa f94b 	bl	8009f6c <_malloc_r>
 800fcd6:	b948      	cbnz	r0, 800fcec <__smakebuf_r+0x46>
 800fcd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fcdc:	059a      	lsls	r2, r3, #22
 800fcde:	d4ee      	bmi.n	800fcbe <__smakebuf_r+0x18>
 800fce0:	f023 0303 	bic.w	r3, r3, #3
 800fce4:	f043 0302 	orr.w	r3, r3, #2
 800fce8:	81a3      	strh	r3, [r4, #12]
 800fcea:	e7e2      	b.n	800fcb2 <__smakebuf_r+0xc>
 800fcec:	89a3      	ldrh	r3, [r4, #12]
 800fcee:	6020      	str	r0, [r4, #0]
 800fcf0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fcf4:	81a3      	strh	r3, [r4, #12]
 800fcf6:	9b01      	ldr	r3, [sp, #4]
 800fcf8:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fcfc:	b15b      	cbz	r3, 800fd16 <__smakebuf_r+0x70>
 800fcfe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fd02:	4630      	mov	r0, r6
 800fd04:	f000 f866 	bl	800fdd4 <_isatty_r>
 800fd08:	b128      	cbz	r0, 800fd16 <__smakebuf_r+0x70>
 800fd0a:	89a3      	ldrh	r3, [r4, #12]
 800fd0c:	f023 0303 	bic.w	r3, r3, #3
 800fd10:	f043 0301 	orr.w	r3, r3, #1
 800fd14:	81a3      	strh	r3, [r4, #12]
 800fd16:	89a3      	ldrh	r3, [r4, #12]
 800fd18:	431d      	orrs	r5, r3
 800fd1a:	81a5      	strh	r5, [r4, #12]
 800fd1c:	e7cf      	b.n	800fcbe <__smakebuf_r+0x18>

0800fd1e <__swbuf_r>:
 800fd1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd20:	460e      	mov	r6, r1
 800fd22:	4614      	mov	r4, r2
 800fd24:	4605      	mov	r5, r0
 800fd26:	b118      	cbz	r0, 800fd30 <__swbuf_r+0x12>
 800fd28:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800fd2a:	b90b      	cbnz	r3, 800fd30 <__swbuf_r+0x12>
 800fd2c:	f7fa fbf0 	bl	800a510 <__sinit>
 800fd30:	69a3      	ldr	r3, [r4, #24]
 800fd32:	60a3      	str	r3, [r4, #8]
 800fd34:	89a3      	ldrh	r3, [r4, #12]
 800fd36:	0719      	lsls	r1, r3, #28
 800fd38:	d501      	bpl.n	800fd3e <__swbuf_r+0x20>
 800fd3a:	6923      	ldr	r3, [r4, #16]
 800fd3c:	b943      	cbnz	r3, 800fd50 <__swbuf_r+0x32>
 800fd3e:	4621      	mov	r1, r4
 800fd40:	4628      	mov	r0, r5
 800fd42:	f7fe fa43 	bl	800e1cc <__swsetup_r>
 800fd46:	b118      	cbz	r0, 800fd50 <__swbuf_r+0x32>
 800fd48:	f04f 37ff 	mov.w	r7, #4294967295
 800fd4c:	4638      	mov	r0, r7
 800fd4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fd50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fd54:	b2f6      	uxtb	r6, r6
 800fd56:	049a      	lsls	r2, r3, #18
 800fd58:	4637      	mov	r7, r6
 800fd5a:	d406      	bmi.n	800fd6a <__swbuf_r+0x4c>
 800fd5c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800fd60:	81a3      	strh	r3, [r4, #12]
 800fd62:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fd64:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800fd68:	6663      	str	r3, [r4, #100]	@ 0x64
 800fd6a:	6823      	ldr	r3, [r4, #0]
 800fd6c:	6922      	ldr	r2, [r4, #16]
 800fd6e:	1a98      	subs	r0, r3, r2
 800fd70:	6963      	ldr	r3, [r4, #20]
 800fd72:	4283      	cmp	r3, r0
 800fd74:	dc05      	bgt.n	800fd82 <__swbuf_r+0x64>
 800fd76:	4621      	mov	r1, r4
 800fd78:	4628      	mov	r0, r5
 800fd7a:	f7fe f8b5 	bl	800dee8 <_fflush_r>
 800fd7e:	2800      	cmp	r0, #0
 800fd80:	d1e2      	bne.n	800fd48 <__swbuf_r+0x2a>
 800fd82:	68a3      	ldr	r3, [r4, #8]
 800fd84:	3b01      	subs	r3, #1
 800fd86:	60a3      	str	r3, [r4, #8]
 800fd88:	6823      	ldr	r3, [r4, #0]
 800fd8a:	1c5a      	adds	r2, r3, #1
 800fd8c:	6022      	str	r2, [r4, #0]
 800fd8e:	701e      	strb	r6, [r3, #0]
 800fd90:	6962      	ldr	r2, [r4, #20]
 800fd92:	1c43      	adds	r3, r0, #1
 800fd94:	429a      	cmp	r2, r3
 800fd96:	d004      	beq.n	800fda2 <__swbuf_r+0x84>
 800fd98:	89a3      	ldrh	r3, [r4, #12]
 800fd9a:	07db      	lsls	r3, r3, #31
 800fd9c:	d5d6      	bpl.n	800fd4c <__swbuf_r+0x2e>
 800fd9e:	2e0a      	cmp	r6, #10
 800fda0:	d1d4      	bne.n	800fd4c <__swbuf_r+0x2e>
 800fda2:	4621      	mov	r1, r4
 800fda4:	4628      	mov	r0, r5
 800fda6:	f7fe f89f 	bl	800dee8 <_fflush_r>
 800fdaa:	2800      	cmp	r0, #0
 800fdac:	d0ce      	beq.n	800fd4c <__swbuf_r+0x2e>
 800fdae:	e7cb      	b.n	800fd48 <__swbuf_r+0x2a>

0800fdb0 <_fstat_r>:
 800fdb0:	b538      	push	{r3, r4, r5, lr}
 800fdb2:	4d07      	ldr	r5, [pc, #28]	@ (800fdd0 <_fstat_r+0x20>)
 800fdb4:	2300      	movs	r3, #0
 800fdb6:	4604      	mov	r4, r0
 800fdb8:	4608      	mov	r0, r1
 800fdba:	4611      	mov	r1, r2
 800fdbc:	602b      	str	r3, [r5, #0]
 800fdbe:	f7f2 fa49 	bl	8002254 <_fstat>
 800fdc2:	1c43      	adds	r3, r0, #1
 800fdc4:	d102      	bne.n	800fdcc <_fstat_r+0x1c>
 800fdc6:	682b      	ldr	r3, [r5, #0]
 800fdc8:	b103      	cbz	r3, 800fdcc <_fstat_r+0x1c>
 800fdca:	6023      	str	r3, [r4, #0]
 800fdcc:	bd38      	pop	{r3, r4, r5, pc}
 800fdce:	bf00      	nop
 800fdd0:	20000f54 	.word	0x20000f54

0800fdd4 <_isatty_r>:
 800fdd4:	b538      	push	{r3, r4, r5, lr}
 800fdd6:	4d06      	ldr	r5, [pc, #24]	@ (800fdf0 <_isatty_r+0x1c>)
 800fdd8:	2300      	movs	r3, #0
 800fdda:	4604      	mov	r4, r0
 800fddc:	4608      	mov	r0, r1
 800fdde:	602b      	str	r3, [r5, #0]
 800fde0:	f7f2 fa48 	bl	8002274 <_isatty>
 800fde4:	1c43      	adds	r3, r0, #1
 800fde6:	d102      	bne.n	800fdee <_isatty_r+0x1a>
 800fde8:	682b      	ldr	r3, [r5, #0]
 800fdea:	b103      	cbz	r3, 800fdee <_isatty_r+0x1a>
 800fdec:	6023      	str	r3, [r4, #0]
 800fdee:	bd38      	pop	{r3, r4, r5, pc}
 800fdf0:	20000f54 	.word	0x20000f54

0800fdf4 <__assert_func>:
 800fdf4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fdf6:	4614      	mov	r4, r2
 800fdf8:	461a      	mov	r2, r3
 800fdfa:	4b09      	ldr	r3, [pc, #36]	@ (800fe20 <__assert_func+0x2c>)
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	4605      	mov	r5, r0
 800fe00:	68d8      	ldr	r0, [r3, #12]
 800fe02:	b954      	cbnz	r4, 800fe1a <__assert_func+0x26>
 800fe04:	4b07      	ldr	r3, [pc, #28]	@ (800fe24 <__assert_func+0x30>)
 800fe06:	461c      	mov	r4, r3
 800fe08:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fe0c:	9100      	str	r1, [sp, #0]
 800fe0e:	462b      	mov	r3, r5
 800fe10:	4905      	ldr	r1, [pc, #20]	@ (800fe28 <__assert_func+0x34>)
 800fe12:	f000 f843 	bl	800fe9c <fiprintf>
 800fe16:	f000 f853 	bl	800fec0 <abort>
 800fe1a:	4b04      	ldr	r3, [pc, #16]	@ (800fe2c <__assert_func+0x38>)
 800fe1c:	e7f4      	b.n	800fe08 <__assert_func+0x14>
 800fe1e:	bf00      	nop
 800fe20:	20000444 	.word	0x20000444
 800fe24:	08010d04 	.word	0x08010d04
 800fe28:	08010cd6 	.word	0x08010cd6
 800fe2c:	08010cc9 	.word	0x08010cc9

0800fe30 <_calloc_r>:
 800fe30:	b538      	push	{r3, r4, r5, lr}
 800fe32:	fba1 1502 	umull	r1, r5, r1, r2
 800fe36:	b935      	cbnz	r5, 800fe46 <_calloc_r+0x16>
 800fe38:	f7fa f898 	bl	8009f6c <_malloc_r>
 800fe3c:	4604      	mov	r4, r0
 800fe3e:	b938      	cbnz	r0, 800fe50 <_calloc_r+0x20>
 800fe40:	2400      	movs	r4, #0
 800fe42:	4620      	mov	r0, r4
 800fe44:	bd38      	pop	{r3, r4, r5, pc}
 800fe46:	f7fa fcbb 	bl	800a7c0 <__errno>
 800fe4a:	230c      	movs	r3, #12
 800fe4c:	6003      	str	r3, [r0, #0]
 800fe4e:	e7f7      	b.n	800fe40 <_calloc_r+0x10>
 800fe50:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800fe54:	f022 0203 	bic.w	r2, r2, #3
 800fe58:	3a04      	subs	r2, #4
 800fe5a:	2a24      	cmp	r2, #36	@ 0x24
 800fe5c:	d819      	bhi.n	800fe92 <_calloc_r+0x62>
 800fe5e:	2a13      	cmp	r2, #19
 800fe60:	d915      	bls.n	800fe8e <_calloc_r+0x5e>
 800fe62:	2a1b      	cmp	r2, #27
 800fe64:	e9c0 5500 	strd	r5, r5, [r0]
 800fe68:	d806      	bhi.n	800fe78 <_calloc_r+0x48>
 800fe6a:	f100 0308 	add.w	r3, r0, #8
 800fe6e:	2200      	movs	r2, #0
 800fe70:	e9c3 2200 	strd	r2, r2, [r3]
 800fe74:	609a      	str	r2, [r3, #8]
 800fe76:	e7e4      	b.n	800fe42 <_calloc_r+0x12>
 800fe78:	2a24      	cmp	r2, #36	@ 0x24
 800fe7a:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800fe7e:	bf11      	iteee	ne
 800fe80:	f100 0310 	addne.w	r3, r0, #16
 800fe84:	6105      	streq	r5, [r0, #16]
 800fe86:	f100 0318 	addeq.w	r3, r0, #24
 800fe8a:	6145      	streq	r5, [r0, #20]
 800fe8c:	e7ef      	b.n	800fe6e <_calloc_r+0x3e>
 800fe8e:	4603      	mov	r3, r0
 800fe90:	e7ed      	b.n	800fe6e <_calloc_r+0x3e>
 800fe92:	4629      	mov	r1, r5
 800fe94:	f7fa fc36 	bl	800a704 <memset>
 800fe98:	e7d3      	b.n	800fe42 <_calloc_r+0x12>
	...

0800fe9c <fiprintf>:
 800fe9c:	b40e      	push	{r1, r2, r3}
 800fe9e:	b503      	push	{r0, r1, lr}
 800fea0:	4601      	mov	r1, r0
 800fea2:	ab03      	add	r3, sp, #12
 800fea4:	4805      	ldr	r0, [pc, #20]	@ (800febc <fiprintf+0x20>)
 800fea6:	f853 2b04 	ldr.w	r2, [r3], #4
 800feaa:	6800      	ldr	r0, [r0, #0]
 800feac:	9301      	str	r3, [sp, #4]
 800feae:	f7fd fa75 	bl	800d39c <_vfiprintf_r>
 800feb2:	b002      	add	sp, #8
 800feb4:	f85d eb04 	ldr.w	lr, [sp], #4
 800feb8:	b003      	add	sp, #12
 800feba:	4770      	bx	lr
 800febc:	20000444 	.word	0x20000444

0800fec0 <abort>:
 800fec0:	b508      	push	{r3, lr}
 800fec2:	2006      	movs	r0, #6
 800fec4:	f000 f82c 	bl	800ff20 <raise>
 800fec8:	2001      	movs	r0, #1
 800feca:	f7f2 f973 	bl	80021b4 <_exit>

0800fece <_raise_r>:
 800fece:	291f      	cmp	r1, #31
 800fed0:	b538      	push	{r3, r4, r5, lr}
 800fed2:	4605      	mov	r5, r0
 800fed4:	460c      	mov	r4, r1
 800fed6:	d904      	bls.n	800fee2 <_raise_r+0x14>
 800fed8:	2316      	movs	r3, #22
 800feda:	6003      	str	r3, [r0, #0]
 800fedc:	f04f 30ff 	mov.w	r0, #4294967295
 800fee0:	bd38      	pop	{r3, r4, r5, pc}
 800fee2:	f8d0 2118 	ldr.w	r2, [r0, #280]	@ 0x118
 800fee6:	b112      	cbz	r2, 800feee <_raise_r+0x20>
 800fee8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800feec:	b94b      	cbnz	r3, 800ff02 <_raise_r+0x34>
 800feee:	4628      	mov	r0, r5
 800fef0:	f000 f830 	bl	800ff54 <_getpid_r>
 800fef4:	4622      	mov	r2, r4
 800fef6:	4601      	mov	r1, r0
 800fef8:	4628      	mov	r0, r5
 800fefa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fefe:	f000 b817 	b.w	800ff30 <_kill_r>
 800ff02:	2b01      	cmp	r3, #1
 800ff04:	d00a      	beq.n	800ff1c <_raise_r+0x4e>
 800ff06:	1c59      	adds	r1, r3, #1
 800ff08:	d103      	bne.n	800ff12 <_raise_r+0x44>
 800ff0a:	2316      	movs	r3, #22
 800ff0c:	6003      	str	r3, [r0, #0]
 800ff0e:	2001      	movs	r0, #1
 800ff10:	e7e6      	b.n	800fee0 <_raise_r+0x12>
 800ff12:	2100      	movs	r1, #0
 800ff14:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ff18:	4620      	mov	r0, r4
 800ff1a:	4798      	blx	r3
 800ff1c:	2000      	movs	r0, #0
 800ff1e:	e7df      	b.n	800fee0 <_raise_r+0x12>

0800ff20 <raise>:
 800ff20:	4b02      	ldr	r3, [pc, #8]	@ (800ff2c <raise+0xc>)
 800ff22:	4601      	mov	r1, r0
 800ff24:	6818      	ldr	r0, [r3, #0]
 800ff26:	f7ff bfd2 	b.w	800fece <_raise_r>
 800ff2a:	bf00      	nop
 800ff2c:	20000444 	.word	0x20000444

0800ff30 <_kill_r>:
 800ff30:	b538      	push	{r3, r4, r5, lr}
 800ff32:	4d07      	ldr	r5, [pc, #28]	@ (800ff50 <_kill_r+0x20>)
 800ff34:	2300      	movs	r3, #0
 800ff36:	4604      	mov	r4, r0
 800ff38:	4608      	mov	r0, r1
 800ff3a:	4611      	mov	r1, r2
 800ff3c:	602b      	str	r3, [r5, #0]
 800ff3e:	f7f2 f929 	bl	8002194 <_kill>
 800ff42:	1c43      	adds	r3, r0, #1
 800ff44:	d102      	bne.n	800ff4c <_kill_r+0x1c>
 800ff46:	682b      	ldr	r3, [r5, #0]
 800ff48:	b103      	cbz	r3, 800ff4c <_kill_r+0x1c>
 800ff4a:	6023      	str	r3, [r4, #0]
 800ff4c:	bd38      	pop	{r3, r4, r5, pc}
 800ff4e:	bf00      	nop
 800ff50:	20000f54 	.word	0x20000f54

0800ff54 <_getpid_r>:
 800ff54:	f7f2 b916 	b.w	8002184 <_getpid>

0800ff58 <_init>:
 800ff58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff5a:	bf00      	nop
 800ff5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ff5e:	bc08      	pop	{r3}
 800ff60:	469e      	mov	lr, r3
 800ff62:	4770      	bx	lr

0800ff64 <_fini>:
 800ff64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff66:	bf00      	nop
 800ff68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ff6a:	bc08      	pop	{r3}
 800ff6c:	469e      	mov	lr, r3
 800ff6e:	4770      	bx	lr
