<<<<<<< HEAD
<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Microsoft Word - II Emb _SY_.doc</title><meta name="author" content="Administrator"/><style type="text/css"> * {margin:0; padding:0; text-indent:0; }
 h1 { color: #444; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: underline; font-size: 14pt; }
 h4 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 11pt; }
 .s1 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11pt; }
 .s3 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7pt; }
 h2 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 12pt; }
 p { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 12pt; margin:0pt; }
 .s4 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 .s5 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11pt; }
 .s8 { color: black; font-family:Cambria, serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11.5pt; }
 .s9 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 11.5pt; }
 .s10 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11.5pt; }
 h3 { color: black; font-family:Calibri, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 11.5pt; }
 .s11 { color: black; font-family:Calibri, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11.5pt; }
 li {display: block; }
 #l1 {padding-left: 0pt;counter-reset: c1 6; }
 #l1> li>*:first-child:before {counter-increment: c1; content: counter(c1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11pt; }
 #l1> li:first-child>*:first-child:before {counter-increment: c1 0;  }
 li {display: block; }
 #l2 {padding-left: 0pt;counter-reset: d1 1; }
 #l2> li>*:first-child:before {counter-increment: d1; content: "("counter(d1, lower-latin)") "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 12pt; }
 #l2> li:first-child>*:first-child:before {counter-increment: d1 0;  }
 li {display: block; }
 #l3 {padding-left: 0pt;counter-reset: e1 1; }
 #l3> li>*:first-child:before {counter-increment: e1; content: counter(e1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 12pt; }
 #l3> li:first-child>*:first-child:before {counter-increment: e1 0;  }
 #l4 {padding-left: 0pt;counter-reset: e2 1; }
 #l4> li>*:first-child:before {counter-increment: e2; content: counter(e2, decimal)". "; color: black; font-family:Calibri, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11.5pt; }
 #l4> li:first-child>*:first-child:before {counter-increment: e2 0;  }
 li {display: block; }
 #l5 {padding-left: 0pt;counter-reset: f1 1; }
 #l5> li>*:first-child:before {counter-increment: f1; content: counter(f1, decimal)". "; color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 #l5> li:first-child>*:first-child:before {counter-increment: f1 0;  }
</style></head><body><h1 style="padding-top: 3pt;padding-left: 108pt;text-indent: 0pt;text-align: center;">MEVD – 201 VLSI Technology</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h4 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;line-height: 13pt;text-align: left;">Unit I</h4><h4 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Overview of Semiconductor Processing: <span class="s1">Electronic grade silicon preparation, Crystal growth, Czochralski process,wafer-preparation, slicing, Marking, polishing, evaluation. Basic wafer fabrication operations, wafer sort, clean room construction and maintenance.</span></h4><p style="text-indent: 0pt;text-align: left;"><br/></p><h4 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit II</h4><h4 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Oxidation: <span class="s1">Objectives, Silicon dioxide layer uses, Thermal oxidation mechanism and methods, Kinetics of oxidation, Deal Grove model, Oxidation processes, post oxidation evaluation.</span></h4><p style="text-indent: 0pt;text-align: left;"><br/></p><h4 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit III</h4><h4 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Basic Patterning: <span class="s1">Overview of Photo-masking process, Ten step process, Basicphotoresist chemistry, comparison of positive and negative photoresists, X-ray lithography, Electron beam exposure system.</span></h4><p style="text-indent: 0pt;text-align: left;"><br/></p><h4 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit IV</h4><h4 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Doping: <span class="s1">Definition of a junction, Formation of doped region and junction by diffusion, diffusion process steps, deposition, drive-in-oxidation, Ion implantation- concept and system, implant damage, Comparison of diffusion and ion-implantation techniques.</span></h4><p style="text-indent: 0pt;text-align: left;"><br/></p><h4 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit V</h4><h4 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Deposition: <span class="s1">Chemical Vapor Deposition (CVD), CVD Processsteps, CVD System types, Low- Pressure CVD (LPCVD), Plasma-enhanced CVD (PECVD), Vapor Phase Epitaxy (VPE), Molecular Beam Epitaxy (MBE), Metalorganic CVD (MOCVD), SOS (Silicon on Sapphire) and SOI (silicon on Insulator). Brief Introduction to Metallization.</span></h4><p style="text-indent: 0pt;text-align: left;"><br/></p><h4 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Text/ References</h4><ol id="l1"><li data-list-text="6."><p class="s1" style="padding-left: 23pt;text-indent: -18pt;text-align: left;">S.M. Sze, <i>VLSI Technology</i>, McGraw-Hill, 2<span class="s3">nd </span>Ed.</p></li><li data-list-text="7."><p class="s1" style="padding-left: 23pt;text-indent: -18pt;line-height: 13pt;text-align: left;">S. K. Gandhi, <i>VLSI Fabrication Principles</i>, Wiley</p></li><li data-list-text="8."><p class="s1" style="padding-left: 23pt;text-indent: -17pt;line-height: 13pt;text-align: left;">W. R. Runyan, <i>Silicon Semiconductor Technology</i>, McGraw-Hill.</p></li></ol><h1 style="padding-top: 3pt;padding-left: 108pt;text-indent: 0pt;text-align: center;">MEVD – 202 Real Time Operating System</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit-I</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Introduction to OS, Process Management &amp;amp; Inter Process Communication. Memory management, I/O subsystem, File System Organization.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit-II</h2><ol id="l2"><li data-list-text="(a)"><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Real Time Systems Concepts: Foreground/Background Systems, Critical Section of Code, Resource, Shared resource, Multitasking, task, context switch, Kernel, Schedules, Premptive  &amp;amp; Non-Premptive  Kernel, various scheduling methods.</p></li><li data-list-text="(b)"><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Real Time Scheduling. Real-Time task scheduling<span class="s4">:</span>Clock-driven<span class="s4">,</span>Event-driven<span class="s4">, </span>Scheduling of real-time task on auniprocessor. Rate Monotonic Analysis (RMA)<span class="s4">, </span>Earliest Deadline First (EDF)<span class="s4">,</span>Scheduling with limited priority levels</p></li></ol><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit-III</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Kernel structure, Task scheduling, Task management, Resource sharing among tasks<span class="s4">,</span>Priority inversion problem<span class="s4">,</span>Priority inheritance protocol</p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 14pt;text-align: left;">An overview of scheduling in multiprocessor and distributed systems</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit-IV</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Performance Metrics of RTOS, Programming in VxWorks, or  COS-II Overview of C/OS-II Overview of some other commercial embedded operating systems<span class="s5">: </span>PSOS, VRTX, RT Linux, WinCE.Benchmarking real-time operating systems.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit-V</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Commercial real-time operating systems<span class="s4">:</span>Unix as areal-time operating system<span class="s4">, </span>Windows as a real-time operating system<span class="s4">,</span>Extensions to Unix : Host target approach<span class="s4">,</span>Preemption points<span class="s4">,</span>Fully preemptable kernel</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Text/References</h2><ol id="l3"><li data-list-text="1."><p style="padding-left: 23pt;text-indent: -18pt;line-height: 14pt;text-align: left;">Jean J. Labrosse, M<i>icroC/OS-II, The Real Time Kernel</i></p></li><li data-list-text="2."><p style="padding-left: 23pt;text-indent: -18pt;line-height: 14pt;text-align: left;">VxWorks details from Internet.</p></li><li data-list-text="3."><p style="padding-left: 15pt;text-indent: -10pt;line-height: 14pt;text-align: left;">C/OS-II Manuals</p></li><li data-list-text="4."><p style="padding-left: 23pt;text-indent: -18pt;line-height: 14pt;text-align: left;">David E. Simon, A<i>n Embedded Software Primer, </i>Pearson Education</p></li><li data-list-text="5."><p style="padding-left: 23pt;text-indent: -18pt;text-align: left;">Dr. Rajib Mall, <i>Real time Systems, Theory and practices, </i>Pearson Education.</p><h1 style="padding-top: 3pt;padding-left: 108pt;text-indent: 0pt;text-align: center;">MEVD – 203 <span style=" color: #000;">VLSI TEST AND TESTABILITY</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s8" style="padding-top: 5pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit I</p><p class="s9" style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Introduction to Testing Process:</p><p class="s10" style="padding-left: 5pt;text-indent: 0pt;text-align: left;">CMOS Testing, Reliability, Failures &amp; Faults, Levels of Testing, Test economics, Elementary Testing Concepts, System and Field Testing, Burn in boards.</p><p class="s8" style="padding-top: 11pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit II</p><h3 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;line-height: 113%;text-align: justify;">Logic Simulation &amp; Fault modelling<span class="s11">: Delay Models, Event driven simulation, general fault simulation, fault detection and redundancy, fault equivalence and fault dominance. Stuck-at faults, bridging faults, transistor faults, delay faults etc. Fault detection using Boolean Difference, Path Sensitization. Fault Collapsing</span></h3><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s8" style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit III</p><h3 style="padding-top: 5pt;padding-left: 5pt;text-indent: 0pt;line-height: 114%;text-align: justify;">Test generation for combinational &amp; sequential circuits<span class="s11">: D-algorithm, PODEM, SPOOF. Automatic Test Pattern Generation. Primitive and Propagation Cubes. Fanout Oriented Test Generation. Controllability and Observability. Testing of sequential circuits as iterative combinational circuits, state table verification, random testing.</span></h3><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s8" style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit IV</p><h3 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Design for testability<span class="s11">: Ad-hoc methods, Full scan &amp; Partial scan design. Boundary scans. Testability analysis.</span></h3><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s8" style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit V</p><h3 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;line-height: 113%;text-align: justify;">Built-in self-test &amp; IDDQ testing<span class="s11">: RAM BIST, Logic BIST Random and weighted random pattern testability BIST Pattern generator and response analyzer Scan-based BIST architecture Test point insertion for improving random testability. IDDQ testing, IDDQ test patterns, IDDQ measurement Case studies, Design for IDDQ testability</span></h3><p style="text-indent: 0pt;text-align: left;"><br/></p><h3 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Text/Reference</h3><p style="text-indent: 0pt;text-align: left;"><br/></p><ol id="l4"><li data-list-text="1."><p class="s11" style="padding-left: 34pt;text-indent: -11pt;text-align: left;">Parag K. Lala, <i>Fault Tolerant and Fault Testable Hardware Design</i>, BS Publication.</p></li><li data-list-text="2."><p class="s11" style="padding-top: 12pt;padding-left: 34pt;text-indent: -11pt;text-align: left;">N. Weste and K. Eshraghian, <i>Principles of CMOS VLSI design, </i>Addison-Wesley.</p></li></ol></li></ol><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-top: 4pt;padding-left: 108pt;text-indent: 0pt;text-align: center;">MEVD – 204 Micro Electronics</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-top: 4pt;padding-left: 26pt;text-indent: 0pt;text-align: left;">Unit I</h2><p style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Review of quantum mechanics theory. Motion of electron in a periodic lattice. Band theory of solids, effective mass, holes.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Unit II</h2><p style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Statistics of carriers in semiconductors. Lifetime and recombination theory. Boltzmann transports equation. Carrier transport in semiconductors, including high field effect.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Unit III</h2><p style="padding-left: 26pt;text-indent: 0pt;text-align: left;">P-N junction theory. Excess currents and breakdown in p-n junctions. Bipolar transistors. Ebers-Moll and small signal models. Switching characteristics. Nonuniformly doped transistors. High current and high frequency effects.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Text/References</h2><ol id="l5"><li data-list-text="1."><p style="padding-left: 36pt;text-indent: -10pt;line-height: 14pt;text-align: left;">J.L. Moll, <i>Physics of Semiconductors, </i>McGraw Hill</p></li><li data-list-text="2."><p style="padding-left: 36pt;text-indent: -10pt;line-height: 14pt;text-align: left;">F.Y. Wang, <i>Introduction to Solid State Electronics, </i>North Holland.</p></li><li data-list-text="3."><p style="padding-left: 36pt;text-indent: -10pt;line-height: 14pt;text-align: left;">S.M. Sze, <i>Physics of Semiconductor Devices</i>, Weiley Easter.</p></li><li data-list-text="4."><p style="padding-left: 36pt;text-indent: -10pt;line-height: 14pt;text-align: left;">D.J. Roulston, <i>Dipolar Semiconductors Devices</i>, McGraw Hill</p></li><li data-list-text="5."><p style="padding-left: 36pt;text-indent: -10pt;text-align: left;">R.L. Pritchnard, <i>Electrical Characteristics of Transistors</i>, McGraw Hill</p></li></ol><h1 style="padding-top: 3pt;padding-left: 108pt;text-indent: 0pt;text-align: center;">MEVD – 205 Embedded Computing System Design</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-top: 4pt;padding-left: 26pt;text-indent: 0pt;text-align: left;">Unit-I</h2><p style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Introduction: Embedding Complex Systems and Microprocessors, Embedded System Design Process, Designing Hardware and Software Components, Formalization of System Design, Application Examples.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Unit-II</h2><p style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Instruction Sets: Assembly Language, ARM processor and memory organization. Data Operations and Control of Flow. SHARC Processor, Memory organization, Data Operations and flow control, Parallelism within the instructions.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Unit-III</h2><p style="padding-left: 26pt;text-indent: 0pt;text-align: left;">CPUs: Performance, Power Dissipation, Design Example, Data Compression. CPU Bus Protocols in ARM, Design, Development and Debugging.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Unit-IV</h2><p style="padding-left: 26pt;text-indent: 0pt;text-align: justify;">Program design and Analysis: Program Design, Models of Program, Assembling, Linking, Compiling, Analysis and optimization of the Program Size and Execution times. Design Example: Software Modem.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Unit-V</h2><p style="padding-left: 26pt;text-indent: 0pt;text-align: left;">System Design Techniques: Design Methodologies, Requirement Analysis, Specifications, System Analysis, quality Assurance, Two Design Examples in Networking and Internet Enabled Systems and Automobile Applications.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Text/References</h2><p style="padding-left: 44pt;text-indent: 0pt;text-align: left;">1. Wayne Wolf, <i>Computers as Components, </i>Harcourt India Private Ltd.</p></body></html>
=======
<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Microsoft Word - II Emb _SY_.doc</title><meta name="author" content="Administrator"/><style type="text/css"> * {margin:0; padding:0; text-indent:0; }
 h1 { color: #444; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: underline; font-size: 14pt; }
 h4 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 11pt; }
 .s1 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11pt; }
 .s3 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7pt; }
 h2 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 12pt; }
 p { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 12pt; margin:0pt; }
 .s4 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 .s5 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11pt; }
 .s8 { color: black; font-family:Cambria, serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11.5pt; }
 .s9 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 11.5pt; }
 .s10 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11.5pt; }
 h3 { color: black; font-family:Calibri, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 11.5pt; }
 .s11 { color: black; font-family:Calibri, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11.5pt; }
 li {display: block; }
 #l1 {padding-left: 0pt;counter-reset: c1 6; }
 #l1> li>*:first-child:before {counter-increment: c1; content: counter(c1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11pt; }
 #l1> li:first-child>*:first-child:before {counter-increment: c1 0;  }
 li {display: block; }
 #l2 {padding-left: 0pt;counter-reset: d1 1; }
 #l2> li>*:first-child:before {counter-increment: d1; content: "("counter(d1, lower-latin)") "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 12pt; }
 #l2> li:first-child>*:first-child:before {counter-increment: d1 0;  }
 li {display: block; }
 #l3 {padding-left: 0pt;counter-reset: e1 1; }
 #l3> li>*:first-child:before {counter-increment: e1; content: counter(e1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 12pt; }
 #l3> li:first-child>*:first-child:before {counter-increment: e1 0;  }
 #l4 {padding-left: 0pt;counter-reset: e2 1; }
 #l4> li>*:first-child:before {counter-increment: e2; content: counter(e2, decimal)". "; color: black; font-family:Calibri, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11.5pt; }
 #l4> li:first-child>*:first-child:before {counter-increment: e2 0;  }
 li {display: block; }
 #l5 {padding-left: 0pt;counter-reset: f1 1; }
 #l5> li>*:first-child:before {counter-increment: f1; content: counter(f1, decimal)". "; color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 #l5> li:first-child>*:first-child:before {counter-increment: f1 0;  }
</style></head><body><h1 style="padding-top: 3pt;padding-left: 108pt;text-indent: 0pt;text-align: center;">MEVD – 201 VLSI Technology</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h4 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;line-height: 13pt;text-align: left;">Unit I</h4><h4 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Overview of Semiconductor Processing: <span class="s1">Electronic grade silicon preparation, Crystal growth, Czochralski process,wafer-preparation, slicing, Marking, polishing, evaluation. Basic wafer fabrication operations, wafer sort, clean room construction and maintenance.</span></h4><p style="text-indent: 0pt;text-align: left;"><br/></p><h4 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit II</h4><h4 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Oxidation: <span class="s1">Objectives, Silicon dioxide layer uses, Thermal oxidation mechanism and methods, Kinetics of oxidation, Deal Grove model, Oxidation processes, post oxidation evaluation.</span></h4><p style="text-indent: 0pt;text-align: left;"><br/></p><h4 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit III</h4><h4 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Basic Patterning: <span class="s1">Overview of Photo-masking process, Ten step process, Basicphotoresist chemistry, comparison of positive and negative photoresists, X-ray lithography, Electron beam exposure system.</span></h4><p style="text-indent: 0pt;text-align: left;"><br/></p><h4 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit IV</h4><h4 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Doping: <span class="s1">Definition of a junction, Formation of doped region and junction by diffusion, diffusion process steps, deposition, drive-in-oxidation, Ion implantation- concept and system, implant damage, Comparison of diffusion and ion-implantation techniques.</span></h4><p style="text-indent: 0pt;text-align: left;"><br/></p><h4 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit V</h4><h4 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Deposition: <span class="s1">Chemical Vapor Deposition (CVD), CVD Processsteps, CVD System types, Low- Pressure CVD (LPCVD), Plasma-enhanced CVD (PECVD), Vapor Phase Epitaxy (VPE), Molecular Beam Epitaxy (MBE), Metalorganic CVD (MOCVD), SOS (Silicon on Sapphire) and SOI (silicon on Insulator). Brief Introduction to Metallization.</span></h4><p style="text-indent: 0pt;text-align: left;"><br/></p><h4 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Text/ References</h4><ol id="l1"><li data-list-text="6."><p class="s1" style="padding-left: 23pt;text-indent: -18pt;text-align: left;">S.M. Sze, <i>VLSI Technology</i>, McGraw-Hill, 2<span class="s3">nd </span>Ed.</p></li><li data-list-text="7."><p class="s1" style="padding-left: 23pt;text-indent: -18pt;line-height: 13pt;text-align: left;">S. K. Gandhi, <i>VLSI Fabrication Principles</i>, Wiley</p></li><li data-list-text="8."><p class="s1" style="padding-left: 23pt;text-indent: -17pt;line-height: 13pt;text-align: left;">W. R. Runyan, <i>Silicon Semiconductor Technology</i>, McGraw-Hill.</p></li></ol><h1 style="padding-top: 3pt;padding-left: 108pt;text-indent: 0pt;text-align: center;">MEVD – 202 Real Time Operating System</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit-I</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Introduction to OS, Process Management &amp;amp; Inter Process Communication. Memory management, I/O subsystem, File System Organization.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit-II</h2><ol id="l2"><li data-list-text="(a)"><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Real Time Systems Concepts: Foreground/Background Systems, Critical Section of Code, Resource, Shared resource, Multitasking, task, context switch, Kernel, Schedules, Premptive  &amp;amp; Non-Premptive  Kernel, various scheduling methods.</p></li><li data-list-text="(b)"><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Real Time Scheduling. Real-Time task scheduling<span class="s4">:</span>Clock-driven<span class="s4">,</span>Event-driven<span class="s4">, </span>Scheduling of real-time task on auniprocessor. Rate Monotonic Analysis (RMA)<span class="s4">, </span>Earliest Deadline First (EDF)<span class="s4">,</span>Scheduling with limited priority levels</p></li></ol><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit-III</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Kernel structure, Task scheduling, Task management, Resource sharing among tasks<span class="s4">,</span>Priority inversion problem<span class="s4">,</span>Priority inheritance protocol</p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 14pt;text-align: left;">An overview of scheduling in multiprocessor and distributed systems</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit-IV</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Performance Metrics of RTOS, Programming in VxWorks, or  COS-II Overview of C/OS-II Overview of some other commercial embedded operating systems<span class="s5">: </span>PSOS, VRTX, RT Linux, WinCE.Benchmarking real-time operating systems.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit-V</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Commercial real-time operating systems<span class="s4">:</span>Unix as areal-time operating system<span class="s4">, </span>Windows as a real-time operating system<span class="s4">,</span>Extensions to Unix : Host target approach<span class="s4">,</span>Preemption points<span class="s4">,</span>Fully preemptable kernel</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Text/References</h2><ol id="l3"><li data-list-text="1."><p style="padding-left: 23pt;text-indent: -18pt;line-height: 14pt;text-align: left;">Jean J. Labrosse, M<i>icroC/OS-II, The Real Time Kernel</i></p></li><li data-list-text="2."><p style="padding-left: 23pt;text-indent: -18pt;line-height: 14pt;text-align: left;">VxWorks details from Internet.</p></li><li data-list-text="3."><p style="padding-left: 15pt;text-indent: -10pt;line-height: 14pt;text-align: left;">C/OS-II Manuals</p></li><li data-list-text="4."><p style="padding-left: 23pt;text-indent: -18pt;line-height: 14pt;text-align: left;">David E. Simon, A<i>n Embedded Software Primer, </i>Pearson Education</p></li><li data-list-text="5."><p style="padding-left: 23pt;text-indent: -18pt;text-align: left;">Dr. Rajib Mall, <i>Real time Systems, Theory and practices, </i>Pearson Education.</p><h1 style="padding-top: 3pt;padding-left: 108pt;text-indent: 0pt;text-align: center;">MEVD – 203 <span style=" color: #000;">VLSI TEST AND TESTABILITY</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s8" style="padding-top: 5pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit I</p><p class="s9" style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Introduction to Testing Process:</p><p class="s10" style="padding-left: 5pt;text-indent: 0pt;text-align: left;">CMOS Testing, Reliability, Failures &amp; Faults, Levels of Testing, Test economics, Elementary Testing Concepts, System and Field Testing, Burn in boards.</p><p class="s8" style="padding-top: 11pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit II</p><h3 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;line-height: 113%;text-align: justify;">Logic Simulation &amp; Fault modelling<span class="s11">: Delay Models, Event driven simulation, general fault simulation, fault detection and redundancy, fault equivalence and fault dominance. Stuck-at faults, bridging faults, transistor faults, delay faults etc. Fault detection using Boolean Difference, Path Sensitization. Fault Collapsing</span></h3><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s8" style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit III</p><h3 style="padding-top: 5pt;padding-left: 5pt;text-indent: 0pt;line-height: 114%;text-align: justify;">Test generation for combinational &amp; sequential circuits<span class="s11">: D-algorithm, PODEM, SPOOF. Automatic Test Pattern Generation. Primitive and Propagation Cubes. Fanout Oriented Test Generation. Controllability and Observability. Testing of sequential circuits as iterative combinational circuits, state table verification, random testing.</span></h3><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s8" style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit IV</p><h3 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Design for testability<span class="s11">: Ad-hoc methods, Full scan &amp; Partial scan design. Boundary scans. Testability analysis.</span></h3><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s8" style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit V</p><h3 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;line-height: 113%;text-align: justify;">Built-in self-test &amp; IDDQ testing<span class="s11">: RAM BIST, Logic BIST Random and weighted random pattern testability BIST Pattern generator and response analyzer Scan-based BIST architecture Test point insertion for improving random testability. IDDQ testing, IDDQ test patterns, IDDQ measurement Case studies, Design for IDDQ testability</span></h3><p style="text-indent: 0pt;text-align: left;"><br/></p><h3 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Text/Reference</h3><p style="text-indent: 0pt;text-align: left;"><br/></p><ol id="l4"><li data-list-text="1."><p class="s11" style="padding-left: 34pt;text-indent: -11pt;text-align: left;">Parag K. Lala, <i>Fault Tolerant and Fault Testable Hardware Design</i>, BS Publication.</p></li><li data-list-text="2."><p class="s11" style="padding-top: 12pt;padding-left: 34pt;text-indent: -11pt;text-align: left;">N. Weste and K. Eshraghian, <i>Principles of CMOS VLSI design, </i>Addison-Wesley.</p></li></ol></li></ol><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-top: 4pt;padding-left: 108pt;text-indent: 0pt;text-align: center;">MEVD – 204 Micro Electronics</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-top: 4pt;padding-left: 26pt;text-indent: 0pt;text-align: left;">Unit I</h2><p style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Review of quantum mechanics theory. Motion of electron in a periodic lattice. Band theory of solids, effective mass, holes.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Unit II</h2><p style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Statistics of carriers in semiconductors. Lifetime and recombination theory. Boltzmann transports equation. Carrier transport in semiconductors, including high field effect.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Unit III</h2><p style="padding-left: 26pt;text-indent: 0pt;text-align: left;">P-N junction theory. Excess currents and breakdown in p-n junctions. Bipolar transistors. Ebers-Moll and small signal models. Switching characteristics. Nonuniformly doped transistors. High current and high frequency effects.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Text/References</h2><ol id="l5"><li data-list-text="1."><p style="padding-left: 36pt;text-indent: -10pt;line-height: 14pt;text-align: left;">J.L. Moll, <i>Physics of Semiconductors, </i>McGraw Hill</p></li><li data-list-text="2."><p style="padding-left: 36pt;text-indent: -10pt;line-height: 14pt;text-align: left;">F.Y. Wang, <i>Introduction to Solid State Electronics, </i>North Holland.</p></li><li data-list-text="3."><p style="padding-left: 36pt;text-indent: -10pt;line-height: 14pt;text-align: left;">S.M. Sze, <i>Physics of Semiconductor Devices</i>, Weiley Easter.</p></li><li data-list-text="4."><p style="padding-left: 36pt;text-indent: -10pt;line-height: 14pt;text-align: left;">D.J. Roulston, <i>Dipolar Semiconductors Devices</i>, McGraw Hill</p></li><li data-list-text="5."><p style="padding-left: 36pt;text-indent: -10pt;text-align: left;">R.L. Pritchnard, <i>Electrical Characteristics of Transistors</i>, McGraw Hill</p></li></ol><h1 style="padding-top: 3pt;padding-left: 108pt;text-indent: 0pt;text-align: center;">MEVD – 205 Embedded Computing System Design</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-top: 4pt;padding-left: 26pt;text-indent: 0pt;text-align: left;">Unit-I</h2><p style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Introduction: Embedding Complex Systems and Microprocessors, Embedded System Design Process, Designing Hardware and Software Components, Formalization of System Design, Application Examples.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Unit-II</h2><p style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Instruction Sets: Assembly Language, ARM processor and memory organization. Data Operations and Control of Flow. SHARC Processor, Memory organization, Data Operations and flow control, Parallelism within the instructions.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Unit-III</h2><p style="padding-left: 26pt;text-indent: 0pt;text-align: left;">CPUs: Performance, Power Dissipation, Design Example, Data Compression. CPU Bus Protocols in ARM, Design, Development and Debugging.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Unit-IV</h2><p style="padding-left: 26pt;text-indent: 0pt;text-align: justify;">Program design and Analysis: Program Design, Models of Program, Assembling, Linking, Compiling, Analysis and optimization of the Program Size and Execution times. Design Example: Software Modem.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Unit-V</h2><p style="padding-left: 26pt;text-indent: 0pt;text-align: left;">System Design Techniques: Design Methodologies, Requirement Analysis, Specifications, System Analysis, quality Assurance, Two Design Examples in Networking and Internet Enabled Systems and Automobile Applications.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Text/References</h2><p style="padding-left: 44pt;text-indent: 0pt;text-align: left;">1. Wayne Wolf, <i>Computers as Components, </i>Harcourt India Private Ltd.</p></body></html>
>>>>>>> html
