#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Mon Sep  2 11:25:46 2019
# Process ID: 14204
# Current directory: C:/fft-parallel4/verilog/pruebaPF/pruebaPF.runs/synth_1
# Command line: vivado.exe -log sum.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sum.tcl
# Log file: C:/fft-parallel4/verilog/pruebaPF/pruebaPF.runs/synth_1/sum.vds
# Journal file: C:/fft-parallel4/verilog/pruebaPF/pruebaPF.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sum.tcl -notrace
Command: synth_design -top sum -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2656 
ERROR: [Synth 8-1031] sig is not declared [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/sum.v:32]
INFO: [Synth 8-2350] module sum ignored due to previous errors [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/sum.v:23]
Failed to read verilog 'C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/sum.v'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Sep  2 11:25:54 2019...
