// (C) 1992-2019 Intel Corporation.                            
// Intel, the Intel logo, Intel, MegaCore, NIOS II, Quartus and TalkBack words    
// and logos are trademarks of Intel Corporation or its subsidiaries in the U.S.  
// and/or other countries. Other marks and brands may be claimed as the property  
// of others. See Trademarks on intel.com for full list of Intel trademarks or    
// the Trademarks & Brands Names Database (if Intel) or See www.Intel.com/legal (if Altera) 
// Your use of Intel Corporation's design tools, logic functions and other        
// software and tools, and its AMPP partner logic functions, and any output       
// files any of the foregoing (including device programming or simulation         
// files), and any associated documentation or information are expressly subject  
// to the terms and conditions of the Altera Program License Subscription         
// Agreement, Intel MegaCore Function License Agreement, or other applicable      
// license agreement, including, without limitation, that your use is for the     
// sole purpose of programming logic devices manufactured by Intel and sold by    
// Intel or its authorized distributors.  Please refer to the applicable          
// agreement for further details.                                                 

// Generated by Intel(R) FPGA SDK for OpenCL(TM), Version 19.1.0 Build 670 Standard Edition, Copyright (C) 2019 Intel Corporation

/////////////////////////////////////////////////////////////////
// MODULE green_machine_system
/////////////////////////////////////////////////////////////////
module green_machine_system
(
   input logic clock,
   input logic clock2x,
   input logic resetn,
   // AVS avs_conv2d3x3_cra
   input logic avs_conv2d3x3_cra_enable,
   input logic avs_conv2d3x3_cra_read,
   input logic avs_conv2d3x3_cra_write,
   input logic [4:0] avs_conv2d3x3_cra_address,
   input logic [63:0] avs_conv2d3x3_cra_writedata,
   input logic [7:0] avs_conv2d3x3_cra_byteenable,
   output logic [63:0] avs_conv2d3x3_cra_readdata,
   output logic avs_conv2d3x3_cra_readdatavalid,
   // AVS avs_dense_cra
   input logic avs_dense_cra_enable,
   input logic avs_dense_cra_read,
   input logic avs_dense_cra_write,
   input logic [4:0] avs_dense_cra_address,
   input logic [63:0] avs_dense_cra_writedata,
   input logic [7:0] avs_dense_cra_byteenable,
   output logic [63:0] avs_dense_cra_readdata,
   output logic avs_dense_cra_readdatavalid,
   // AVS avs_maxpool2d_cra
   input logic avs_maxpool2d_cra_enable,
   input logic avs_maxpool2d_cra_read,
   input logic avs_maxpool2d_cra_write,
   input logic [4:0] avs_maxpool2d_cra_address,
   input logic [63:0] avs_maxpool2d_cra_writedata,
   input logic [7:0] avs_maxpool2d_cra_byteenable,
   output logic [63:0] avs_maxpool2d_cra_readdata,
   output logic avs_maxpool2d_cra_readdatavalid,
   output logic kernel_irq,
   // AVM avm_memgmem0_port_0_0_rw
   output logic avm_memgmem0_port_0_0_rw_enable,
   output logic avm_memgmem0_port_0_0_rw_read,
   output logic avm_memgmem0_port_0_0_rw_write,
   output logic [4:0] avm_memgmem0_port_0_0_rw_burstcount,
   output logic [29:0] avm_memgmem0_port_0_0_rw_address,
   output logic [255:0] avm_memgmem0_port_0_0_rw_writedata,
   output logic [31:0] avm_memgmem0_port_0_0_rw_byteenable,
   input logic avm_memgmem0_port_0_0_rw_waitrequest,
   input logic [255:0] avm_memgmem0_port_0_0_rw_readdata,
   input logic avm_memgmem0_port_0_0_rw_readdatavalid,
   input logic avm_memgmem0_port_0_0_rw_writeack
);
   logic [2:0] kernel_irqs;
   logic avm_kernel_rd_enable [9];
   logic avm_kernel_rd_read [9];
   logic avm_kernel_rd_write [9];
   logic [4:0] avm_kernel_rd_burstcount [9];
   logic [29:0] avm_kernel_rd_address [9];
   logic [255:0] avm_kernel_rd_writedata [9];
   logic [31:0] avm_kernel_rd_byteenable [9];
   logic avm_kernel_rd_waitrequest [9];
   logic [255:0] avm_kernel_rd_readdata [9];
   logic avm_kernel_rd_readdatavalid [9];
   logic avm_kernel_rd_writeack [9];
   logic avm_kernel_wr_enable [4];
   logic avm_kernel_wr_read [4];
   logic avm_kernel_wr_write [4];
   logic [4:0] avm_kernel_wr_burstcount [4];
   logic [29:0] avm_kernel_wr_address [4];
   logic [255:0] avm_kernel_wr_writedata [4];
   logic [31:0] avm_kernel_wr_byteenable [4];
   logic avm_kernel_wr_waitrequest [4];
   logic [255:0] avm_kernel_wr_readdata [4];
   logic avm_kernel_wr_readdatavalid [4];
   logic avm_kernel_wr_writeack [4];
   logic ic_avm_enable [1];
   logic ic_avm_read [1];
   logic ic_avm_write [1];
   logic [4:0] ic_avm_burstcount [1];
   logic [29:0] ic_avm_address [1];
   logic [255:0] ic_avm_writedata [1];
   logic [31:0] ic_avm_byteenable [1];
   logic ic_avm_waitrequest [1];
   logic [255:0] ic_avm_readdata [1];
   logic ic_avm_readdatavalid [1];
   logic ic_avm_writeack [1];

   // INST conv2d3x3_std_ic_inst of conv2d3x3_std_ic_partition_wrapper
   conv2d3x3_std_ic_partition_wrapper conv2d3x3_std_ic_inst
   (
      .clock(clock),
      .clock2x(clock2x),
      .resetn(resetn),
      .cra_irq_conv2d3x3(kernel_irqs[0]),
      // AVS avs_conv2d3x3_cra
      .avs_conv2d3x3_cra_enable(avs_conv2d3x3_cra_enable),
      .avs_conv2d3x3_cra_read(avs_conv2d3x3_cra_read),
      .avs_conv2d3x3_cra_write(avs_conv2d3x3_cra_write),
      .avs_conv2d3x3_cra_address(avs_conv2d3x3_cra_address),
      .avs_conv2d3x3_cra_writedata(avs_conv2d3x3_cra_writedata),
      .avs_conv2d3x3_cra_byteenable(avs_conv2d3x3_cra_byteenable),
      .avs_conv2d3x3_cra_readdata(avs_conv2d3x3_cra_readdata),
      .avs_conv2d3x3_cra_readdatavalid(avs_conv2d3x3_cra_readdatavalid),
      // AVM conv2d3x3_0_avm_memcoalesce_filter_weight_load_0
      .conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_enable(avm_kernel_rd_enable[0]),
      .conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_read(avm_kernel_rd_read[0]),
      .conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_write(avm_kernel_rd_write[0]),
      .conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_burstcount(avm_kernel_rd_burstcount[0]),
      .conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_address(avm_kernel_rd_address[0]),
      .conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_writedata(avm_kernel_rd_writedata[0]),
      .conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_byteenable(avm_kernel_rd_byteenable[0]),
      .conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_waitrequest(avm_kernel_rd_waitrequest[0]),
      .conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_readdata(avm_kernel_rd_readdata[0]),
      .conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_readdatavalid(avm_kernel_rd_readdatavalid[0]),
      .conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_writeack(avm_kernel_rd_writeack[0]),
      // AVM conv2d3x3_0_avm_memcoalesce_input_im_load_0
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0_enable(avm_kernel_rd_enable[1]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0_read(avm_kernel_rd_read[1]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0_write(avm_kernel_rd_write[1]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0_burstcount(avm_kernel_rd_burstcount[1]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0_address(avm_kernel_rd_address[1]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0_writedata(avm_kernel_rd_writedata[1]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0_byteenable(avm_kernel_rd_byteenable[1]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0_waitrequest(avm_kernel_rd_waitrequest[1]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0_readdata(avm_kernel_rd_readdata[1]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0_readdatavalid(avm_kernel_rd_readdatavalid[1]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0_writeack(avm_kernel_rd_writeack[1]),
      // AVM conv2d3x3_0_avm_memcoalesce_input_im_load_0110
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0110_enable(avm_kernel_rd_enable[2]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0110_read(avm_kernel_rd_read[2]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0110_write(avm_kernel_rd_write[2]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0110_burstcount(avm_kernel_rd_burstcount[2]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0110_address(avm_kernel_rd_address[2]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0110_writedata(avm_kernel_rd_writedata[2]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0110_byteenable(avm_kernel_rd_byteenable[2]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0110_waitrequest(avm_kernel_rd_waitrequest[2]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0110_readdata(avm_kernel_rd_readdata[2]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0110_readdatavalid(avm_kernel_rd_readdatavalid[2]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0110_writeack(avm_kernel_rd_writeack[2]),
      // AVM conv2d3x3_0_avm_memcoalesce_input_im_load_0115
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0115_enable(avm_kernel_rd_enable[3]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0115_read(avm_kernel_rd_read[3]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0115_write(avm_kernel_rd_write[3]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0115_burstcount(avm_kernel_rd_burstcount[3]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0115_address(avm_kernel_rd_address[3]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0115_writedata(avm_kernel_rd_writedata[3]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0115_byteenable(avm_kernel_rd_byteenable[3]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0115_waitrequest(avm_kernel_rd_waitrequest[3]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0115_readdata(avm_kernel_rd_readdata[3]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0115_readdatavalid(avm_kernel_rd_readdatavalid[3]),
      .conv2d3x3_0_avm_memcoalesce_input_im_load_0115_writeack(avm_kernel_rd_writeack[3]),
      // AVM conv2d3x3_0_avm_unnamed_conv2d3x30
      .conv2d3x3_0_avm_unnamed_conv2d3x30_enable(avm_kernel_rd_enable[4]),
      .conv2d3x3_0_avm_unnamed_conv2d3x30_read(avm_kernel_rd_read[4]),
      .conv2d3x3_0_avm_unnamed_conv2d3x30_write(avm_kernel_rd_write[4]),
      .conv2d3x3_0_avm_unnamed_conv2d3x30_burstcount(avm_kernel_rd_burstcount[4]),
      .conv2d3x3_0_avm_unnamed_conv2d3x30_address(avm_kernel_rd_address[4]),
      .conv2d3x3_0_avm_unnamed_conv2d3x30_writedata(avm_kernel_rd_writedata[4]),
      .conv2d3x3_0_avm_unnamed_conv2d3x30_byteenable(avm_kernel_rd_byteenable[4]),
      .conv2d3x3_0_avm_unnamed_conv2d3x30_waitrequest(avm_kernel_rd_waitrequest[4]),
      .conv2d3x3_0_avm_unnamed_conv2d3x30_readdata(avm_kernel_rd_readdata[4]),
      .conv2d3x3_0_avm_unnamed_conv2d3x30_readdatavalid(avm_kernel_rd_readdatavalid[4]),
      .conv2d3x3_0_avm_unnamed_conv2d3x30_writeack(avm_kernel_rd_writeack[4]),
      // AVM conv2d3x3_0_avm_unnamed_conv2d3x36
      .conv2d3x3_0_avm_unnamed_conv2d3x36_enable(avm_kernel_wr_enable[0]),
      .conv2d3x3_0_avm_unnamed_conv2d3x36_read(avm_kernel_wr_read[0]),
      .conv2d3x3_0_avm_unnamed_conv2d3x36_write(avm_kernel_wr_write[0]),
      .conv2d3x3_0_avm_unnamed_conv2d3x36_burstcount(avm_kernel_wr_burstcount[0]),
      .conv2d3x3_0_avm_unnamed_conv2d3x36_address(avm_kernel_wr_address[0]),
      .conv2d3x3_0_avm_unnamed_conv2d3x36_writedata(avm_kernel_wr_writedata[0]),
      .conv2d3x3_0_avm_unnamed_conv2d3x36_byteenable(avm_kernel_wr_byteenable[0]),
      .conv2d3x3_0_avm_unnamed_conv2d3x36_waitrequest(avm_kernel_wr_waitrequest[0]),
      .conv2d3x3_0_avm_unnamed_conv2d3x36_readdata(avm_kernel_wr_readdata[0]),
      .conv2d3x3_0_avm_unnamed_conv2d3x36_readdatavalid(avm_kernel_wr_readdatavalid[0]),
      .conv2d3x3_0_avm_unnamed_conv2d3x36_writeack(avm_kernel_wr_writeack[0])
   );

   // INST dense_std_ic_inst of dense_std_ic_partition_wrapper
   dense_std_ic_partition_wrapper dense_std_ic_inst
   (
      .clock(clock),
      .clock2x(clock2x),
      .resetn(resetn),
      .cra_irq_dense(kernel_irqs[1]),
      // AVS avs_dense_cra
      .avs_dense_cra_enable(avs_dense_cra_enable),
      .avs_dense_cra_read(avs_dense_cra_read),
      .avs_dense_cra_write(avs_dense_cra_write),
      .avs_dense_cra_address(avs_dense_cra_address),
      .avs_dense_cra_writedata(avs_dense_cra_writedata),
      .avs_dense_cra_byteenable(avs_dense_cra_byteenable),
      .avs_dense_cra_readdata(avs_dense_cra_readdata),
      .avs_dense_cra_readdatavalid(avs_dense_cra_readdatavalid),
      // AVM dense_0_avm_unnamed_dense0
      .dense_0_avm_unnamed_dense0_enable(avm_kernel_rd_enable[5]),
      .dense_0_avm_unnamed_dense0_read(avm_kernel_rd_read[5]),
      .dense_0_avm_unnamed_dense0_write(avm_kernel_rd_write[5]),
      .dense_0_avm_unnamed_dense0_burstcount(avm_kernel_rd_burstcount[5]),
      .dense_0_avm_unnamed_dense0_address(avm_kernel_rd_address[5]),
      .dense_0_avm_unnamed_dense0_writedata(avm_kernel_rd_writedata[5]),
      .dense_0_avm_unnamed_dense0_byteenable(avm_kernel_rd_byteenable[5]),
      .dense_0_avm_unnamed_dense0_waitrequest(avm_kernel_rd_waitrequest[5]),
      .dense_0_avm_unnamed_dense0_readdata(avm_kernel_rd_readdata[5]),
      .dense_0_avm_unnamed_dense0_readdatavalid(avm_kernel_rd_readdatavalid[5]),
      .dense_0_avm_unnamed_dense0_writeack(avm_kernel_rd_writeack[5]),
      // AVM dense_0_avm_unnamed_dense1
      .dense_0_avm_unnamed_dense1_enable(avm_kernel_wr_enable[1]),
      .dense_0_avm_unnamed_dense1_read(avm_kernel_wr_read[1]),
      .dense_0_avm_unnamed_dense1_write(avm_kernel_wr_write[1]),
      .dense_0_avm_unnamed_dense1_burstcount(avm_kernel_wr_burstcount[1]),
      .dense_0_avm_unnamed_dense1_address(avm_kernel_wr_address[1]),
      .dense_0_avm_unnamed_dense1_writedata(avm_kernel_wr_writedata[1]),
      .dense_0_avm_unnamed_dense1_byteenable(avm_kernel_wr_byteenable[1]),
      .dense_0_avm_unnamed_dense1_waitrequest(avm_kernel_wr_waitrequest[1]),
      .dense_0_avm_unnamed_dense1_readdata(avm_kernel_wr_readdata[1]),
      .dense_0_avm_unnamed_dense1_readdatavalid(avm_kernel_wr_readdatavalid[1]),
      .dense_0_avm_unnamed_dense1_writeack(avm_kernel_wr_writeack[1]),
      // AVM dense_0_avm_unnamed_dense3
      .dense_0_avm_unnamed_dense3_enable(avm_kernel_rd_enable[6]),
      .dense_0_avm_unnamed_dense3_read(avm_kernel_rd_read[6]),
      .dense_0_avm_unnamed_dense3_write(avm_kernel_rd_write[6]),
      .dense_0_avm_unnamed_dense3_burstcount(avm_kernel_rd_burstcount[6]),
      .dense_0_avm_unnamed_dense3_address(avm_kernel_rd_address[6]),
      .dense_0_avm_unnamed_dense3_writedata(avm_kernel_rd_writedata[6]),
      .dense_0_avm_unnamed_dense3_byteenable(avm_kernel_rd_byteenable[6]),
      .dense_0_avm_unnamed_dense3_waitrequest(avm_kernel_rd_waitrequest[6]),
      .dense_0_avm_unnamed_dense3_readdata(avm_kernel_rd_readdata[6]),
      .dense_0_avm_unnamed_dense3_readdatavalid(avm_kernel_rd_readdatavalid[6]),
      .dense_0_avm_unnamed_dense3_writeack(avm_kernel_rd_writeack[6]),
      // AVM dense_0_avm_unnamed_dense4
      .dense_0_avm_unnamed_dense4_enable(avm_kernel_rd_enable[7]),
      .dense_0_avm_unnamed_dense4_read(avm_kernel_rd_read[7]),
      .dense_0_avm_unnamed_dense4_write(avm_kernel_rd_write[7]),
      .dense_0_avm_unnamed_dense4_burstcount(avm_kernel_rd_burstcount[7]),
      .dense_0_avm_unnamed_dense4_address(avm_kernel_rd_address[7]),
      .dense_0_avm_unnamed_dense4_writedata(avm_kernel_rd_writedata[7]),
      .dense_0_avm_unnamed_dense4_byteenable(avm_kernel_rd_byteenable[7]),
      .dense_0_avm_unnamed_dense4_waitrequest(avm_kernel_rd_waitrequest[7]),
      .dense_0_avm_unnamed_dense4_readdata(avm_kernel_rd_readdata[7]),
      .dense_0_avm_unnamed_dense4_readdatavalid(avm_kernel_rd_readdatavalid[7]),
      .dense_0_avm_unnamed_dense4_writeack(avm_kernel_rd_writeack[7]),
      // AVM dense_0_avm_unnamed_dense5
      .dense_0_avm_unnamed_dense5_enable(avm_kernel_wr_enable[2]),
      .dense_0_avm_unnamed_dense5_read(avm_kernel_wr_read[2]),
      .dense_0_avm_unnamed_dense5_write(avm_kernel_wr_write[2]),
      .dense_0_avm_unnamed_dense5_burstcount(avm_kernel_wr_burstcount[2]),
      .dense_0_avm_unnamed_dense5_address(avm_kernel_wr_address[2]),
      .dense_0_avm_unnamed_dense5_writedata(avm_kernel_wr_writedata[2]),
      .dense_0_avm_unnamed_dense5_byteenable(avm_kernel_wr_byteenable[2]),
      .dense_0_avm_unnamed_dense5_waitrequest(avm_kernel_wr_waitrequest[2]),
      .dense_0_avm_unnamed_dense5_readdata(avm_kernel_wr_readdata[2]),
      .dense_0_avm_unnamed_dense5_readdatavalid(avm_kernel_wr_readdatavalid[2]),
      .dense_0_avm_unnamed_dense5_writeack(avm_kernel_wr_writeack[2])
   );

   // INST maxpool2d_std_ic_inst of maxpool2d_std_ic_partition_wrapper
   maxpool2d_std_ic_partition_wrapper maxpool2d_std_ic_inst
   (
      .clock(clock),
      .clock2x(clock2x),
      .resetn(resetn),
      .cra_irq_maxpool2d(kernel_irqs[2]),
      // AVS avs_maxpool2d_cra
      .avs_maxpool2d_cra_enable(avs_maxpool2d_cra_enable),
      .avs_maxpool2d_cra_read(avs_maxpool2d_cra_read),
      .avs_maxpool2d_cra_write(avs_maxpool2d_cra_write),
      .avs_maxpool2d_cra_address(avs_maxpool2d_cra_address),
      .avs_maxpool2d_cra_writedata(avs_maxpool2d_cra_writedata),
      .avs_maxpool2d_cra_byteenable(avs_maxpool2d_cra_byteenable),
      .avs_maxpool2d_cra_readdata(avs_maxpool2d_cra_readdata),
      .avs_maxpool2d_cra_readdatavalid(avs_maxpool2d_cra_readdatavalid),
      // AVM maxpool2d_0_avm_unnamed_maxpool2d0
      .maxpool2d_0_avm_unnamed_maxpool2d0_enable(avm_kernel_rd_enable[8]),
      .maxpool2d_0_avm_unnamed_maxpool2d0_read(avm_kernel_rd_read[8]),
      .maxpool2d_0_avm_unnamed_maxpool2d0_write(avm_kernel_rd_write[8]),
      .maxpool2d_0_avm_unnamed_maxpool2d0_burstcount(avm_kernel_rd_burstcount[8]),
      .maxpool2d_0_avm_unnamed_maxpool2d0_address(avm_kernel_rd_address[8]),
      .maxpool2d_0_avm_unnamed_maxpool2d0_writedata(avm_kernel_rd_writedata[8]),
      .maxpool2d_0_avm_unnamed_maxpool2d0_byteenable(avm_kernel_rd_byteenable[8]),
      .maxpool2d_0_avm_unnamed_maxpool2d0_waitrequest(avm_kernel_rd_waitrequest[8]),
      .maxpool2d_0_avm_unnamed_maxpool2d0_readdata(avm_kernel_rd_readdata[8]),
      .maxpool2d_0_avm_unnamed_maxpool2d0_readdatavalid(avm_kernel_rd_readdatavalid[8]),
      .maxpool2d_0_avm_unnamed_maxpool2d0_writeack(avm_kernel_rd_writeack[8]),
      // AVM maxpool2d_0_avm_unnamed_maxpool2d1
      .maxpool2d_0_avm_unnamed_maxpool2d1_enable(avm_kernel_wr_enable[3]),
      .maxpool2d_0_avm_unnamed_maxpool2d1_read(avm_kernel_wr_read[3]),
      .maxpool2d_0_avm_unnamed_maxpool2d1_write(avm_kernel_wr_write[3]),
      .maxpool2d_0_avm_unnamed_maxpool2d1_burstcount(avm_kernel_wr_burstcount[3]),
      .maxpool2d_0_avm_unnamed_maxpool2d1_address(avm_kernel_wr_address[3]),
      .maxpool2d_0_avm_unnamed_maxpool2d1_writedata(avm_kernel_wr_writedata[3]),
      .maxpool2d_0_avm_unnamed_maxpool2d1_byteenable(avm_kernel_wr_byteenable[3]),
      .maxpool2d_0_avm_unnamed_maxpool2d1_waitrequest(avm_kernel_wr_waitrequest[3]),
      .maxpool2d_0_avm_unnamed_maxpool2d1_readdata(avm_kernel_wr_readdata[3]),
      .maxpool2d_0_avm_unnamed_maxpool2d1_readdatavalid(avm_kernel_wr_readdatavalid[3]),
      .maxpool2d_0_avm_unnamed_maxpool2d1_writeack(avm_kernel_wr_writeack[3])
   );

   assign kernel_irq = |kernel_irqs;
   // INST lsu_ic_top of lsu_ic_top
   lsu_ic_top
   #(
      .AWIDTH(30),
      .SHIFT(30),
      .MWIDTH_BYTES(32),
      .BURST_CNT_W(5),
      .NUM_RD_PORT(9),
      .NUM_WR_PORT(4),
      .NUM_DIMM(1),
      .ENABLE_DUAL_RING(0),
      .ENABLE_MULTIPLE_WR_RING(0),
      .ENABLE_LAST_WAIT(0),
      .ENABLE_REORDER(0),
      .NUM_REORDER(1),
      .HIGH_FMAX(0)
   )
   lsu_ic_top
   (
      .clk(clock),
      .resetn(resetn),
      .i_rd_request(avm_kernel_rd_read),
      .i_rd_address(avm_kernel_rd_address),
      .i_rd_burstcount(avm_kernel_rd_burstcount),
      .i_wr_byteenable(avm_kernel_wr_byteenable),
      .i_wr_address(avm_kernel_wr_address),
      .i_wr_request(avm_kernel_wr_write),
      .i_wr_burstcount(avm_kernel_wr_burstcount),
      .i_wr_writedata(avm_kernel_wr_writedata),
      .i_avm_waitrequest(ic_avm_waitrequest),
      .i_avm_readdata(ic_avm_readdata),
      .i_avm_readdatavalid(ic_avm_readdatavalid),
      .o_avm_byteenable(ic_avm_byteenable),
      .o_avm_address(ic_avm_address),
      .o_avm_read(ic_avm_read),
      .o_avm_write(ic_avm_write),
      .o_avm_burstcount(ic_avm_burstcount),
      .o_wr_waitrequest(avm_kernel_wr_waitrequest),
      .o_avm_writedata(ic_avm_writedata),
      .o_avm_writeack(avm_kernel_wr_writeack),
      .o_rd_waitrequest(avm_kernel_rd_waitrequest),
      .o_avm_readdata(avm_kernel_rd_readdata),
      .o_avm_readdatavalid(avm_kernel_rd_readdatavalid)
   );

   assign avm_memgmem0_port_0_0_rw_read = ic_avm_read[0];
   assign avm_memgmem0_port_0_0_rw_write = ic_avm_write[0];
   assign avm_memgmem0_port_0_0_rw_burstcount = ic_avm_burstcount[0];
   assign avm_memgmem0_port_0_0_rw_address = ic_avm_address[0];
   assign avm_memgmem0_port_0_0_rw_writedata = ic_avm_writedata[0];
   assign avm_memgmem0_port_0_0_rw_byteenable = ic_avm_byteenable[0];
   assign ic_avm_waitrequest[0] = avm_memgmem0_port_0_0_rw_waitrequest;
   assign ic_avm_readdata[0] = avm_memgmem0_port_0_0_rw_readdata;
   assign ic_avm_readdatavalid[0] = avm_memgmem0_port_0_0_rw_readdatavalid;
endmodule

/////////////////////////////////////////////////////////////////
// MODULE conv2d3x3_std_ic_partition_wrapper
/////////////////////////////////////////////////////////////////
module conv2d3x3_std_ic_partition_wrapper
(
   input logic clock,
   input logic clock2x,
   input logic resetn,
   output logic cra_irq_conv2d3x3,
   // AVS avs_conv2d3x3_cra
   input logic avs_conv2d3x3_cra_enable,
   input logic avs_conv2d3x3_cra_read,
   input logic avs_conv2d3x3_cra_write,
   input logic [4:0] avs_conv2d3x3_cra_address,
   input logic [63:0] avs_conv2d3x3_cra_writedata,
   input logic [7:0] avs_conv2d3x3_cra_byteenable,
   output logic [63:0] avs_conv2d3x3_cra_readdata,
   output logic avs_conv2d3x3_cra_readdatavalid,
   // AVM conv2d3x3_0_avm_memcoalesce_filter_weight_load_0
   output logic conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_enable,
   output logic conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_read,
   output logic conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_write,
   output logic [4:0] conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_burstcount,
   output logic [29:0] conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_address,
   output logic [255:0] conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_writedata,
   output logic [31:0] conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_byteenable,
   input logic conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_waitrequest,
   input logic [255:0] conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_readdata,
   input logic conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_readdatavalid,
   input logic conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_writeack,
   // AVM conv2d3x3_0_avm_memcoalesce_input_im_load_0
   output logic conv2d3x3_0_avm_memcoalesce_input_im_load_0_enable,
   output logic conv2d3x3_0_avm_memcoalesce_input_im_load_0_read,
   output logic conv2d3x3_0_avm_memcoalesce_input_im_load_0_write,
   output logic [4:0] conv2d3x3_0_avm_memcoalesce_input_im_load_0_burstcount,
   output logic [29:0] conv2d3x3_0_avm_memcoalesce_input_im_load_0_address,
   output logic [255:0] conv2d3x3_0_avm_memcoalesce_input_im_load_0_writedata,
   output logic [31:0] conv2d3x3_0_avm_memcoalesce_input_im_load_0_byteenable,
   input logic conv2d3x3_0_avm_memcoalesce_input_im_load_0_waitrequest,
   input logic [255:0] conv2d3x3_0_avm_memcoalesce_input_im_load_0_readdata,
   input logic conv2d3x3_0_avm_memcoalesce_input_im_load_0_readdatavalid,
   input logic conv2d3x3_0_avm_memcoalesce_input_im_load_0_writeack,
   // AVM conv2d3x3_0_avm_memcoalesce_input_im_load_0110
   output logic conv2d3x3_0_avm_memcoalesce_input_im_load_0110_enable,
   output logic conv2d3x3_0_avm_memcoalesce_input_im_load_0110_read,
   output logic conv2d3x3_0_avm_memcoalesce_input_im_load_0110_write,
   output logic [4:0] conv2d3x3_0_avm_memcoalesce_input_im_load_0110_burstcount,
   output logic [29:0] conv2d3x3_0_avm_memcoalesce_input_im_load_0110_address,
   output logic [255:0] conv2d3x3_0_avm_memcoalesce_input_im_load_0110_writedata,
   output logic [31:0] conv2d3x3_0_avm_memcoalesce_input_im_load_0110_byteenable,
   input logic conv2d3x3_0_avm_memcoalesce_input_im_load_0110_waitrequest,
   input logic [255:0] conv2d3x3_0_avm_memcoalesce_input_im_load_0110_readdata,
   input logic conv2d3x3_0_avm_memcoalesce_input_im_load_0110_readdatavalid,
   input logic conv2d3x3_0_avm_memcoalesce_input_im_load_0110_writeack,
   // AVM conv2d3x3_0_avm_memcoalesce_input_im_load_0115
   output logic conv2d3x3_0_avm_memcoalesce_input_im_load_0115_enable,
   output logic conv2d3x3_0_avm_memcoalesce_input_im_load_0115_read,
   output logic conv2d3x3_0_avm_memcoalesce_input_im_load_0115_write,
   output logic [4:0] conv2d3x3_0_avm_memcoalesce_input_im_load_0115_burstcount,
   output logic [29:0] conv2d3x3_0_avm_memcoalesce_input_im_load_0115_address,
   output logic [255:0] conv2d3x3_0_avm_memcoalesce_input_im_load_0115_writedata,
   output logic [31:0] conv2d3x3_0_avm_memcoalesce_input_im_load_0115_byteenable,
   input logic conv2d3x3_0_avm_memcoalesce_input_im_load_0115_waitrequest,
   input logic [255:0] conv2d3x3_0_avm_memcoalesce_input_im_load_0115_readdata,
   input logic conv2d3x3_0_avm_memcoalesce_input_im_load_0115_readdatavalid,
   input logic conv2d3x3_0_avm_memcoalesce_input_im_load_0115_writeack,
   // AVM conv2d3x3_0_avm_unnamed_conv2d3x30
   output logic conv2d3x3_0_avm_unnamed_conv2d3x30_enable,
   output logic conv2d3x3_0_avm_unnamed_conv2d3x30_read,
   output logic conv2d3x3_0_avm_unnamed_conv2d3x30_write,
   output logic [4:0] conv2d3x3_0_avm_unnamed_conv2d3x30_burstcount,
   output logic [29:0] conv2d3x3_0_avm_unnamed_conv2d3x30_address,
   output logic [255:0] conv2d3x3_0_avm_unnamed_conv2d3x30_writedata,
   output logic [31:0] conv2d3x3_0_avm_unnamed_conv2d3x30_byteenable,
   input logic conv2d3x3_0_avm_unnamed_conv2d3x30_waitrequest,
   input logic [255:0] conv2d3x3_0_avm_unnamed_conv2d3x30_readdata,
   input logic conv2d3x3_0_avm_unnamed_conv2d3x30_readdatavalid,
   input logic conv2d3x3_0_avm_unnamed_conv2d3x30_writeack,
   // AVM conv2d3x3_0_avm_unnamed_conv2d3x36
   output logic conv2d3x3_0_avm_unnamed_conv2d3x36_enable,
   output logic conv2d3x3_0_avm_unnamed_conv2d3x36_read,
   output logic conv2d3x3_0_avm_unnamed_conv2d3x36_write,
   output logic [4:0] conv2d3x3_0_avm_unnamed_conv2d3x36_burstcount,
   output logic [29:0] conv2d3x3_0_avm_unnamed_conv2d3x36_address,
   output logic [255:0] conv2d3x3_0_avm_unnamed_conv2d3x36_writedata,
   output logic [31:0] conv2d3x3_0_avm_unnamed_conv2d3x36_byteenable,
   input logic conv2d3x3_0_avm_unnamed_conv2d3x36_waitrequest,
   input logic [255:0] conv2d3x3_0_avm_unnamed_conv2d3x36_readdata,
   input logic conv2d3x3_0_avm_unnamed_conv2d3x36_readdatavalid,
   input logic conv2d3x3_0_avm_unnamed_conv2d3x36_writeack
);
   logic conv2d3x3_start;
   logic [0:0] conv2d3x3_start_chain;
   logic [0:0] conv2d3x3_start_kernel_copy;
   logic [0:0] conv2d3x3_start_task_fd;
   logic [0:0] conv2d3x3_start_finish_element;
   logic conv2d3x3_finish;
   logic [0:0] conv2d3x3_finish_kernel_copy;
   logic [0:0] conv2d3x3_finish_chain;
   logic [31:0] conv2d3x3_global_size [2:0];
   logic [31:0] conv2d3x3_num_groups [2:0];
   logic [31:0] conv2d3x3_local_size [2:0];
   logic [31:0] conv2d3x3_global_offset [2:0];
   logic [31:0] conv2d3x3_work_dim;
   logic [31:0] conv2d3x3_wg_size;
   logic [0:0] conv2d3x3_wg_disp_stall_in;
   logic [0:0] conv2d3x3_wg_disp_stall_in_lookahead;
   logic [0:0] conv2d3x3_wg_disp_valid_out;
   logic conv2d3x3_wg_disp_start_out;
   logic [31:0] conv2d3x3_wg_disp_group_id_out [2:0];
   logic [31:0] conv2d3x3_wg_disp_global_id_base_out [2:0];
   logic conv2d3x3_wg_disp_dispatched_all_groups;
   logic [31:0] conv2d3x3_global_id [1][2:0];
   logic [31:0] conv2d3x3_local_id [1][2:0];
   logic [31:0] conv2d3x3_group_id [1][2:0];
   logic [0:0] conv2d3x3_pending_write;
   logic [0:0] conv2d3x3_lsu_active;
   logic [0:0] conv2d3x3_valid_in;
   logic [0:0] conv2d3x3_valid_out;
   logic [0:0] conv2d3x3_stall_in;
   logic [0:0] conv2d3x3_stall_out;
   logic conv2d3x3_cra_pending_write;
   logic conv2d3x3_cra_lsu_active;
   logic conv2d3x3_cra_valid_in;
   logic [447:0] conv2d3x3_kernel_arguments;

   assign conv2d3x3_start_chain[0] = conv2d3x3_start;
   assign conv2d3x3_finish_chain[0] = 1'b1;
   assign conv2d3x3_cra_pending_write = |conv2d3x3_pending_write;
   assign conv2d3x3_cra_lsu_active = |conv2d3x3_lsu_active;
   assign conv2d3x3_cra_valid_in = |conv2d3x3_valid_in;
   assign conv2d3x3_stall_in = 0;
   // INST conv2d3x3_workgroup_dispatcher of acl_work_group_dispatcher
   acl_work_group_dispatcher
   #(
      .WIDTH(32),
      .NUM_COPIES(1),
      .RUN_FOREVER(0),
      .FAMILY("Cyclone V")
   )
   conv2d3x3_workgroup_dispatcher
   (
      .clock(clock),
      .resetn(resetn),
      .start(conv2d3x3_start),
      .num_groups(conv2d3x3_num_groups),
      .local_size(conv2d3x3_local_size),
      .stall_in(conv2d3x3_wg_disp_stall_in),
      .stall_in_lookahead(conv2d3x3_wg_disp_stall_in_lookahead),
      .valid_out(conv2d3x3_wg_disp_valid_out),
      .group_id_out(conv2d3x3_wg_disp_group_id_out),
      .global_id_base_out(conv2d3x3_wg_disp_global_id_base_out),
      .start_out(conv2d3x3_wg_disp_start_out),
      .dispatched_all_groups(conv2d3x3_wg_disp_dispatched_all_groups)
   );

   // INST conv2d3x3_finish_detector of acl_kernel_finish_detector
   acl_kernel_finish_detector
   #(
      .NUM_COPIES(1),
      .WG_SIZE_W(32),
      .GLOBAL_ID_W(32),
      .TESSELLATION_SIZE(0),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   conv2d3x3_finish_detector
   (
      .clock(clock),
      .resetn(resetn),
      .start(conv2d3x3_start),
      .wg_size(conv2d3x3_wg_size),
      .wg_dispatch_valid_out(conv2d3x3_wg_disp_valid_out),
      .wg_dispatch_stall_in(conv2d3x3_wg_disp_stall_in),
      .dispatched_all_groups(conv2d3x3_wg_disp_dispatched_all_groups),
      .kernel_copy_valid_out(conv2d3x3_valid_out),
      .kernel_copy_stall_in(conv2d3x3_stall_in),
      .pending_writes(conv2d3x3_cra_pending_write),
      .finish(conv2d3x3_finish)
   );

   // INST conv2d3x3_cra_slave_inst of conv2d3x3_function_cra_slave
   conv2d3x3_function_cra_slave conv2d3x3_cra_slave_inst
   (
      .clock(clock),
      .resetn(resetn),
      .start(conv2d3x3_start),
      .finish(conv2d3x3_finish),
      .global_offset_0(conv2d3x3_global_offset[0]),
      .global_offset_1(conv2d3x3_global_offset[1]),
      .global_offset_2(conv2d3x3_global_offset[2]),
      .work_dim(conv2d3x3_work_dim),
      .has_a_lsu_active(conv2d3x3_cra_lsu_active),
      .has_a_write_pending(conv2d3x3_cra_pending_write),
      .valid_in(conv2d3x3_cra_valid_in),
      .global_size_0(conv2d3x3_global_size[0]),
      .global_size_1(conv2d3x3_global_size[1]),
      .global_size_2(conv2d3x3_global_size[2]),
      .num_groups_0(conv2d3x3_num_groups[0]),
      .num_groups_1(conv2d3x3_num_groups[1]),
      .num_groups_2(conv2d3x3_num_groups[2]),
      .local_size_0(conv2d3x3_local_size[0]),
      .local_size_1(conv2d3x3_local_size[1]),
      .local_size_2(conv2d3x3_local_size[2]),
      .workgroup_size(conv2d3x3_wg_size),
      .kernel_arguments(conv2d3x3_kernel_arguments),
      .cra_irq(cra_irq_conv2d3x3),
      // AVS avs_cra
      .avs_cra_enable(avs_conv2d3x3_cra_enable),
      .avs_cra_read(avs_conv2d3x3_cra_read),
      .avs_cra_write(avs_conv2d3x3_cra_write),
      .avs_cra_address(avs_conv2d3x3_cra_address),
      .avs_cra_writedata(avs_conv2d3x3_cra_writedata),
      .avs_cra_byteenable(avs_conv2d3x3_cra_byteenable),
      .avs_cra_readdata(avs_conv2d3x3_cra_readdata),
      .avs_cra_readdatavalid(avs_conv2d3x3_cra_readdatavalid)
   );

   // INST conv2d3x3_id_iter_inst_0 of acl_id_iterator
   acl_id_iterator
   #(
      .WIDTH(32),
      .LOCAL_WIDTH_X(32),
      .LOCAL_WIDTH_Y(32),
      .LOCAL_WIDTH_Z(32),
      .STALL_OUT_LOOKAHEAD_COUNT(1),
      .VALID_OUT_LOOKAHEAD_COUNT(3),
      .ENABLE_TESSELLATION(0),
      .FAMILY("Cyclone V")
   )
   conv2d3x3_id_iter_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start(conv2d3x3_wg_disp_start_out),
      .valid_in(conv2d3x3_wg_disp_valid_out[0]),
      .stall_out(conv2d3x3_wg_disp_stall_in[0]),
      .stall_out_lookahead(conv2d3x3_wg_disp_stall_in_lookahead[0]),
      .stall_in(conv2d3x3_stall_out[0]),
      .valid_out(conv2d3x3_valid_in[0]),
      .group_id_in(conv2d3x3_wg_disp_group_id_out),
      .global_id_base_in(conv2d3x3_wg_disp_global_id_base_out),
      .local_size(conv2d3x3_local_size),
      .global_size(conv2d3x3_global_size),
      .local_id(conv2d3x3_local_id[0]),
      .global_id(conv2d3x3_global_id[0]),
      .group_id(conv2d3x3_group_id[0])
   );

   // INST conv2d3x3_inst_0 of conv2d3x3_top_wrapper_0
   conv2d3x3_top_wrapper_0 conv2d3x3_inst_0
   (
      .start(conv2d3x3_start_kernel_copy[0]),
      .kernel_arguments(conv2d3x3_kernel_arguments),
      .work_dim(conv2d3x3_work_dim),
      .global_offset(conv2d3x3_global_offset),
      .kernel_valid_out(conv2d3x3_valid_out[0]),
      .has_a_write_pending(conv2d3x3_pending_write[0]),
      .has_a_lsu_active(conv2d3x3_lsu_active[0]),
      .global_id(conv2d3x3_global_id[0]),
      .local_id(conv2d3x3_local_id[0]),
      .group_id(conv2d3x3_group_id[0]),
      .global_size(conv2d3x3_global_size),
      .local_size(conv2d3x3_local_size),
      .num_groups(conv2d3x3_num_groups),
      .workgroup_size(conv2d3x3_wg_size),
      .kernel_stall_out(conv2d3x3_stall_out[0]),
      .kernel_valid_in(conv2d3x3_valid_in[0]),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_memcoalesce_filter_weight_load_0
      .avm_memcoalesce_filter_weight_load_0_enable(conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_enable),
      .avm_memcoalesce_filter_weight_load_0_read(conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_read),
      .avm_memcoalesce_filter_weight_load_0_write(conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_write),
      .avm_memcoalesce_filter_weight_load_0_burstcount(conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_burstcount),
      .avm_memcoalesce_filter_weight_load_0_address(conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_address),
      .avm_memcoalesce_filter_weight_load_0_writedata(conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_writedata),
      .avm_memcoalesce_filter_weight_load_0_byteenable(conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_byteenable),
      .avm_memcoalesce_filter_weight_load_0_waitrequest(conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_waitrequest),
      .avm_memcoalesce_filter_weight_load_0_readdata(conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_readdata),
      .avm_memcoalesce_filter_weight_load_0_readdatavalid(conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_readdatavalid),
      .avm_memcoalesce_filter_weight_load_0_writeack(conv2d3x3_0_avm_memcoalesce_filter_weight_load_0_writeack),
      // AVM avm_memcoalesce_input_im_load_0
      .avm_memcoalesce_input_im_load_0_enable(conv2d3x3_0_avm_memcoalesce_input_im_load_0_enable),
      .avm_memcoalesce_input_im_load_0_read(conv2d3x3_0_avm_memcoalesce_input_im_load_0_read),
      .avm_memcoalesce_input_im_load_0_write(conv2d3x3_0_avm_memcoalesce_input_im_load_0_write),
      .avm_memcoalesce_input_im_load_0_burstcount(conv2d3x3_0_avm_memcoalesce_input_im_load_0_burstcount),
      .avm_memcoalesce_input_im_load_0_address(conv2d3x3_0_avm_memcoalesce_input_im_load_0_address),
      .avm_memcoalesce_input_im_load_0_writedata(conv2d3x3_0_avm_memcoalesce_input_im_load_0_writedata),
      .avm_memcoalesce_input_im_load_0_byteenable(conv2d3x3_0_avm_memcoalesce_input_im_load_0_byteenable),
      .avm_memcoalesce_input_im_load_0_waitrequest(conv2d3x3_0_avm_memcoalesce_input_im_load_0_waitrequest),
      .avm_memcoalesce_input_im_load_0_readdata(conv2d3x3_0_avm_memcoalesce_input_im_load_0_readdata),
      .avm_memcoalesce_input_im_load_0_readdatavalid(conv2d3x3_0_avm_memcoalesce_input_im_load_0_readdatavalid),
      .avm_memcoalesce_input_im_load_0_writeack(conv2d3x3_0_avm_memcoalesce_input_im_load_0_writeack),
      // AVM avm_memcoalesce_input_im_load_0110
      .avm_memcoalesce_input_im_load_0110_enable(conv2d3x3_0_avm_memcoalesce_input_im_load_0110_enable),
      .avm_memcoalesce_input_im_load_0110_read(conv2d3x3_0_avm_memcoalesce_input_im_load_0110_read),
      .avm_memcoalesce_input_im_load_0110_write(conv2d3x3_0_avm_memcoalesce_input_im_load_0110_write),
      .avm_memcoalesce_input_im_load_0110_burstcount(conv2d3x3_0_avm_memcoalesce_input_im_load_0110_burstcount),
      .avm_memcoalesce_input_im_load_0110_address(conv2d3x3_0_avm_memcoalesce_input_im_load_0110_address),
      .avm_memcoalesce_input_im_load_0110_writedata(conv2d3x3_0_avm_memcoalesce_input_im_load_0110_writedata),
      .avm_memcoalesce_input_im_load_0110_byteenable(conv2d3x3_0_avm_memcoalesce_input_im_load_0110_byteenable),
      .avm_memcoalesce_input_im_load_0110_waitrequest(conv2d3x3_0_avm_memcoalesce_input_im_load_0110_waitrequest),
      .avm_memcoalesce_input_im_load_0110_readdata(conv2d3x3_0_avm_memcoalesce_input_im_load_0110_readdata),
      .avm_memcoalesce_input_im_load_0110_readdatavalid(conv2d3x3_0_avm_memcoalesce_input_im_load_0110_readdatavalid),
      .avm_memcoalesce_input_im_load_0110_writeack(conv2d3x3_0_avm_memcoalesce_input_im_load_0110_writeack),
      // AVM avm_memcoalesce_input_im_load_0115
      .avm_memcoalesce_input_im_load_0115_enable(conv2d3x3_0_avm_memcoalesce_input_im_load_0115_enable),
      .avm_memcoalesce_input_im_load_0115_read(conv2d3x3_0_avm_memcoalesce_input_im_load_0115_read),
      .avm_memcoalesce_input_im_load_0115_write(conv2d3x3_0_avm_memcoalesce_input_im_load_0115_write),
      .avm_memcoalesce_input_im_load_0115_burstcount(conv2d3x3_0_avm_memcoalesce_input_im_load_0115_burstcount),
      .avm_memcoalesce_input_im_load_0115_address(conv2d3x3_0_avm_memcoalesce_input_im_load_0115_address),
      .avm_memcoalesce_input_im_load_0115_writedata(conv2d3x3_0_avm_memcoalesce_input_im_load_0115_writedata),
      .avm_memcoalesce_input_im_load_0115_byteenable(conv2d3x3_0_avm_memcoalesce_input_im_load_0115_byteenable),
      .avm_memcoalesce_input_im_load_0115_waitrequest(conv2d3x3_0_avm_memcoalesce_input_im_load_0115_waitrequest),
      .avm_memcoalesce_input_im_load_0115_readdata(conv2d3x3_0_avm_memcoalesce_input_im_load_0115_readdata),
      .avm_memcoalesce_input_im_load_0115_readdatavalid(conv2d3x3_0_avm_memcoalesce_input_im_load_0115_readdatavalid),
      .avm_memcoalesce_input_im_load_0115_writeack(conv2d3x3_0_avm_memcoalesce_input_im_load_0115_writeack),
      // AVM avm_unnamed_conv2d3x30
      .avm_unnamed_conv2d3x30_enable(conv2d3x3_0_avm_unnamed_conv2d3x30_enable),
      .avm_unnamed_conv2d3x30_read(conv2d3x3_0_avm_unnamed_conv2d3x30_read),
      .avm_unnamed_conv2d3x30_write(conv2d3x3_0_avm_unnamed_conv2d3x30_write),
      .avm_unnamed_conv2d3x30_burstcount(conv2d3x3_0_avm_unnamed_conv2d3x30_burstcount),
      .avm_unnamed_conv2d3x30_address(conv2d3x3_0_avm_unnamed_conv2d3x30_address),
      .avm_unnamed_conv2d3x30_writedata(conv2d3x3_0_avm_unnamed_conv2d3x30_writedata),
      .avm_unnamed_conv2d3x30_byteenable(conv2d3x3_0_avm_unnamed_conv2d3x30_byteenable),
      .avm_unnamed_conv2d3x30_waitrequest(conv2d3x3_0_avm_unnamed_conv2d3x30_waitrequest),
      .avm_unnamed_conv2d3x30_readdata(conv2d3x3_0_avm_unnamed_conv2d3x30_readdata),
      .avm_unnamed_conv2d3x30_readdatavalid(conv2d3x3_0_avm_unnamed_conv2d3x30_readdatavalid),
      .avm_unnamed_conv2d3x30_writeack(conv2d3x3_0_avm_unnamed_conv2d3x30_writeack),
      // AVM avm_unnamed_conv2d3x36
      .avm_unnamed_conv2d3x36_enable(conv2d3x3_0_avm_unnamed_conv2d3x36_enable),
      .avm_unnamed_conv2d3x36_read(conv2d3x3_0_avm_unnamed_conv2d3x36_read),
      .avm_unnamed_conv2d3x36_write(conv2d3x3_0_avm_unnamed_conv2d3x36_write),
      .avm_unnamed_conv2d3x36_burstcount(conv2d3x3_0_avm_unnamed_conv2d3x36_burstcount),
      .avm_unnamed_conv2d3x36_address(conv2d3x3_0_avm_unnamed_conv2d3x36_address),
      .avm_unnamed_conv2d3x36_writedata(conv2d3x3_0_avm_unnamed_conv2d3x36_writedata),
      .avm_unnamed_conv2d3x36_byteenable(conv2d3x3_0_avm_unnamed_conv2d3x36_byteenable),
      .avm_unnamed_conv2d3x36_waitrequest(conv2d3x3_0_avm_unnamed_conv2d3x36_waitrequest),
      .avm_unnamed_conv2d3x36_readdata(conv2d3x3_0_avm_unnamed_conv2d3x36_readdata),
      .avm_unnamed_conv2d3x36_readdatavalid(conv2d3x3_0_avm_unnamed_conv2d3x36_readdatavalid),
      .avm_unnamed_conv2d3x36_writeack(conv2d3x3_0_avm_unnamed_conv2d3x36_writeack)
   );

   // INST conv2d3x3_start_elem_inst_0 of acl_start_signal_chain_element
   acl_start_signal_chain_element
   #(
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0)
   )
   conv2d3x3_start_elem_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start_in(conv2d3x3_start_chain[0]),
      .start_kernel(conv2d3x3_start_kernel_copy[0]),
      .start_finish_detector(conv2d3x3_start_task_fd[0]),
      .start_finish_chain_element(conv2d3x3_start_finish_element[0]),
      .start_chain()
   );

endmodule

/////////////////////////////////////////////////////////////////
// MODULE dense_std_ic_partition_wrapper
/////////////////////////////////////////////////////////////////
module dense_std_ic_partition_wrapper
(
   input logic clock,
   input logic clock2x,
   input logic resetn,
   output logic cra_irq_dense,
   // AVS avs_dense_cra
   input logic avs_dense_cra_enable,
   input logic avs_dense_cra_read,
   input logic avs_dense_cra_write,
   input logic [4:0] avs_dense_cra_address,
   input logic [63:0] avs_dense_cra_writedata,
   input logic [7:0] avs_dense_cra_byteenable,
   output logic [63:0] avs_dense_cra_readdata,
   output logic avs_dense_cra_readdatavalid,
   // AVM dense_0_avm_unnamed_dense0
   output logic dense_0_avm_unnamed_dense0_enable,
   output logic dense_0_avm_unnamed_dense0_read,
   output logic dense_0_avm_unnamed_dense0_write,
   output logic [4:0] dense_0_avm_unnamed_dense0_burstcount,
   output logic [29:0] dense_0_avm_unnamed_dense0_address,
   output logic [255:0] dense_0_avm_unnamed_dense0_writedata,
   output logic [31:0] dense_0_avm_unnamed_dense0_byteenable,
   input logic dense_0_avm_unnamed_dense0_waitrequest,
   input logic [255:0] dense_0_avm_unnamed_dense0_readdata,
   input logic dense_0_avm_unnamed_dense0_readdatavalid,
   input logic dense_0_avm_unnamed_dense0_writeack,
   // AVM dense_0_avm_unnamed_dense1
   output logic dense_0_avm_unnamed_dense1_enable,
   output logic dense_0_avm_unnamed_dense1_read,
   output logic dense_0_avm_unnamed_dense1_write,
   output logic [4:0] dense_0_avm_unnamed_dense1_burstcount,
   output logic [29:0] dense_0_avm_unnamed_dense1_address,
   output logic [255:0] dense_0_avm_unnamed_dense1_writedata,
   output logic [31:0] dense_0_avm_unnamed_dense1_byteenable,
   input logic dense_0_avm_unnamed_dense1_waitrequest,
   input logic [255:0] dense_0_avm_unnamed_dense1_readdata,
   input logic dense_0_avm_unnamed_dense1_readdatavalid,
   input logic dense_0_avm_unnamed_dense1_writeack,
   // AVM dense_0_avm_unnamed_dense3
   output logic dense_0_avm_unnamed_dense3_enable,
   output logic dense_0_avm_unnamed_dense3_read,
   output logic dense_0_avm_unnamed_dense3_write,
   output logic [4:0] dense_0_avm_unnamed_dense3_burstcount,
   output logic [29:0] dense_0_avm_unnamed_dense3_address,
   output logic [255:0] dense_0_avm_unnamed_dense3_writedata,
   output logic [31:0] dense_0_avm_unnamed_dense3_byteenable,
   input logic dense_0_avm_unnamed_dense3_waitrequest,
   input logic [255:0] dense_0_avm_unnamed_dense3_readdata,
   input logic dense_0_avm_unnamed_dense3_readdatavalid,
   input logic dense_0_avm_unnamed_dense3_writeack,
   // AVM dense_0_avm_unnamed_dense4
   output logic dense_0_avm_unnamed_dense4_enable,
   output logic dense_0_avm_unnamed_dense4_read,
   output logic dense_0_avm_unnamed_dense4_write,
   output logic [4:0] dense_0_avm_unnamed_dense4_burstcount,
   output logic [29:0] dense_0_avm_unnamed_dense4_address,
   output logic [255:0] dense_0_avm_unnamed_dense4_writedata,
   output logic [31:0] dense_0_avm_unnamed_dense4_byteenable,
   input logic dense_0_avm_unnamed_dense4_waitrequest,
   input logic [255:0] dense_0_avm_unnamed_dense4_readdata,
   input logic dense_0_avm_unnamed_dense4_readdatavalid,
   input logic dense_0_avm_unnamed_dense4_writeack,
   // AVM dense_0_avm_unnamed_dense5
   output logic dense_0_avm_unnamed_dense5_enable,
   output logic dense_0_avm_unnamed_dense5_read,
   output logic dense_0_avm_unnamed_dense5_write,
   output logic [4:0] dense_0_avm_unnamed_dense5_burstcount,
   output logic [29:0] dense_0_avm_unnamed_dense5_address,
   output logic [255:0] dense_0_avm_unnamed_dense5_writedata,
   output logic [31:0] dense_0_avm_unnamed_dense5_byteenable,
   input logic dense_0_avm_unnamed_dense5_waitrequest,
   input logic [255:0] dense_0_avm_unnamed_dense5_readdata,
   input logic dense_0_avm_unnamed_dense5_readdatavalid,
   input logic dense_0_avm_unnamed_dense5_writeack
);
   logic dense_start;
   logic [0:0] dense_start_chain;
   logic [0:0] dense_start_kernel_copy;
   logic [0:0] dense_start_task_fd;
   logic [0:0] dense_start_finish_element;
   logic dense_finish;
   logic [0:0] dense_finish_kernel_copy;
   logic [0:0] dense_finish_chain;
   logic [31:0] dense_global_size [2:0];
   logic [31:0] dense_num_groups [2:0];
   logic [31:0] dense_local_size [2:0];
   logic [31:0] dense_global_offset [2:0];
   logic [31:0] dense_work_dim;
   logic [31:0] dense_wg_size;
   logic [0:0] dense_wg_disp_stall_in;
   logic [0:0] dense_wg_disp_stall_in_lookahead;
   logic [0:0] dense_wg_disp_valid_out;
   logic dense_wg_disp_start_out;
   logic [31:0] dense_wg_disp_group_id_out [2:0];
   logic [31:0] dense_wg_disp_global_id_base_out [2:0];
   logic dense_wg_disp_dispatched_all_groups;
   logic [31:0] dense_global_id [1][2:0];
   logic [31:0] dense_local_id [1][2:0];
   logic [31:0] dense_group_id [1][2:0];
   logic [0:0] dense_pending_write;
   logic [0:0] dense_lsu_active;
   logic [0:0] dense_valid_in;
   logic [0:0] dense_valid_out;
   logic [0:0] dense_stall_in;
   logic [0:0] dense_stall_out;
   logic dense_cra_pending_write;
   logic dense_cra_lsu_active;
   logic dense_cra_valid_in;
   logic [319:0] dense_kernel_arguments;

   assign dense_start_chain[0] = dense_start;
   assign dense_finish_chain[0] = 1'b1;
   assign dense_cra_pending_write = |dense_pending_write;
   assign dense_cra_lsu_active = |dense_lsu_active;
   assign dense_cra_valid_in = |dense_valid_in;
   assign dense_stall_in = 0;
   // INST dense_workgroup_dispatcher of acl_work_group_dispatcher
   acl_work_group_dispatcher
   #(
      .WIDTH(32),
      .NUM_COPIES(1),
      .RUN_FOREVER(0),
      .FAMILY("Cyclone V")
   )
   dense_workgroup_dispatcher
   (
      .clock(clock),
      .resetn(resetn),
      .start(dense_start),
      .num_groups(dense_num_groups),
      .local_size(dense_local_size),
      .stall_in(dense_wg_disp_stall_in),
      .stall_in_lookahead(dense_wg_disp_stall_in_lookahead),
      .valid_out(dense_wg_disp_valid_out),
      .group_id_out(dense_wg_disp_group_id_out),
      .global_id_base_out(dense_wg_disp_global_id_base_out),
      .start_out(dense_wg_disp_start_out),
      .dispatched_all_groups(dense_wg_disp_dispatched_all_groups)
   );

   // INST dense_finish_detector of acl_kernel_finish_detector
   acl_kernel_finish_detector
   #(
      .NUM_COPIES(1),
      .WG_SIZE_W(32),
      .GLOBAL_ID_W(32),
      .TESSELLATION_SIZE(0),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   dense_finish_detector
   (
      .clock(clock),
      .resetn(resetn),
      .start(dense_start),
      .wg_size(dense_wg_size),
      .wg_dispatch_valid_out(dense_wg_disp_valid_out),
      .wg_dispatch_stall_in(dense_wg_disp_stall_in),
      .dispatched_all_groups(dense_wg_disp_dispatched_all_groups),
      .kernel_copy_valid_out(dense_valid_out),
      .kernel_copy_stall_in(dense_stall_in),
      .pending_writes(dense_cra_pending_write),
      .finish(dense_finish)
   );

   // INST dense_cra_slave_inst of dense_function_cra_slave
   dense_function_cra_slave dense_cra_slave_inst
   (
      .clock(clock),
      .resetn(resetn),
      .start(dense_start),
      .finish(dense_finish),
      .global_offset_0(dense_global_offset[0]),
      .global_offset_1(dense_global_offset[1]),
      .global_offset_2(dense_global_offset[2]),
      .work_dim(dense_work_dim),
      .has_a_lsu_active(dense_cra_lsu_active),
      .has_a_write_pending(dense_cra_pending_write),
      .valid_in(dense_cra_valid_in),
      .global_size_0(dense_global_size[0]),
      .global_size_1(dense_global_size[1]),
      .global_size_2(dense_global_size[2]),
      .num_groups_0(dense_num_groups[0]),
      .num_groups_1(dense_num_groups[1]),
      .num_groups_2(dense_num_groups[2]),
      .local_size_0(dense_local_size[0]),
      .local_size_1(dense_local_size[1]),
      .local_size_2(dense_local_size[2]),
      .workgroup_size(dense_wg_size),
      .kernel_arguments(dense_kernel_arguments),
      .cra_irq(cra_irq_dense),
      // AVS avs_cra
      .avs_cra_enable(avs_dense_cra_enable),
      .avs_cra_read(avs_dense_cra_read),
      .avs_cra_write(avs_dense_cra_write),
      .avs_cra_address(avs_dense_cra_address),
      .avs_cra_writedata(avs_dense_cra_writedata),
      .avs_cra_byteenable(avs_dense_cra_byteenable),
      .avs_cra_readdata(avs_dense_cra_readdata),
      .avs_cra_readdatavalid(avs_dense_cra_readdatavalid)
   );

   // INST dense_id_iter_inst_0 of acl_id_iterator
   acl_id_iterator
   #(
      .WIDTH(32),
      .LOCAL_WIDTH_X(32),
      .LOCAL_WIDTH_Y(32),
      .LOCAL_WIDTH_Z(32),
      .STALL_OUT_LOOKAHEAD_COUNT(1),
      .VALID_OUT_LOOKAHEAD_COUNT(3),
      .ENABLE_TESSELLATION(0),
      .FAMILY("Cyclone V")
   )
   dense_id_iter_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start(dense_wg_disp_start_out),
      .valid_in(dense_wg_disp_valid_out[0]),
      .stall_out(dense_wg_disp_stall_in[0]),
      .stall_out_lookahead(dense_wg_disp_stall_in_lookahead[0]),
      .stall_in(dense_stall_out[0]),
      .valid_out(dense_valid_in[0]),
      .group_id_in(dense_wg_disp_group_id_out),
      .global_id_base_in(dense_wg_disp_global_id_base_out),
      .local_size(dense_local_size),
      .global_size(dense_global_size),
      .local_id(dense_local_id[0]),
      .global_id(dense_global_id[0]),
      .group_id(dense_group_id[0])
   );

   // INST dense_inst_0 of dense_top_wrapper_0
   dense_top_wrapper_0 dense_inst_0
   (
      .start(dense_start_kernel_copy[0]),
      .kernel_arguments(dense_kernel_arguments),
      .work_dim(dense_work_dim),
      .global_offset(dense_global_offset),
      .kernel_valid_out(dense_valid_out[0]),
      .has_a_write_pending(dense_pending_write[0]),
      .has_a_lsu_active(dense_lsu_active[0]),
      .global_id(dense_global_id[0]),
      .local_id(dense_local_id[0]),
      .group_id(dense_group_id[0]),
      .global_size(dense_global_size),
      .local_size(dense_local_size),
      .num_groups(dense_num_groups),
      .workgroup_size(dense_wg_size),
      .kernel_stall_out(dense_stall_out[0]),
      .kernel_valid_in(dense_valid_in[0]),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_unnamed_dense0
      .avm_unnamed_dense0_enable(dense_0_avm_unnamed_dense0_enable),
      .avm_unnamed_dense0_read(dense_0_avm_unnamed_dense0_read),
      .avm_unnamed_dense0_write(dense_0_avm_unnamed_dense0_write),
      .avm_unnamed_dense0_burstcount(dense_0_avm_unnamed_dense0_burstcount),
      .avm_unnamed_dense0_address(dense_0_avm_unnamed_dense0_address),
      .avm_unnamed_dense0_writedata(dense_0_avm_unnamed_dense0_writedata),
      .avm_unnamed_dense0_byteenable(dense_0_avm_unnamed_dense0_byteenable),
      .avm_unnamed_dense0_waitrequest(dense_0_avm_unnamed_dense0_waitrequest),
      .avm_unnamed_dense0_readdata(dense_0_avm_unnamed_dense0_readdata),
      .avm_unnamed_dense0_readdatavalid(dense_0_avm_unnamed_dense0_readdatavalid),
      .avm_unnamed_dense0_writeack(dense_0_avm_unnamed_dense0_writeack),
      // AVM avm_unnamed_dense1
      .avm_unnamed_dense1_enable(dense_0_avm_unnamed_dense1_enable),
      .avm_unnamed_dense1_read(dense_0_avm_unnamed_dense1_read),
      .avm_unnamed_dense1_write(dense_0_avm_unnamed_dense1_write),
      .avm_unnamed_dense1_burstcount(dense_0_avm_unnamed_dense1_burstcount),
      .avm_unnamed_dense1_address(dense_0_avm_unnamed_dense1_address),
      .avm_unnamed_dense1_writedata(dense_0_avm_unnamed_dense1_writedata),
      .avm_unnamed_dense1_byteenable(dense_0_avm_unnamed_dense1_byteenable),
      .avm_unnamed_dense1_waitrequest(dense_0_avm_unnamed_dense1_waitrequest),
      .avm_unnamed_dense1_readdata(dense_0_avm_unnamed_dense1_readdata),
      .avm_unnamed_dense1_readdatavalid(dense_0_avm_unnamed_dense1_readdatavalid),
      .avm_unnamed_dense1_writeack(dense_0_avm_unnamed_dense1_writeack),
      // AVM avm_unnamed_dense3
      .avm_unnamed_dense3_enable(dense_0_avm_unnamed_dense3_enable),
      .avm_unnamed_dense3_read(dense_0_avm_unnamed_dense3_read),
      .avm_unnamed_dense3_write(dense_0_avm_unnamed_dense3_write),
      .avm_unnamed_dense3_burstcount(dense_0_avm_unnamed_dense3_burstcount),
      .avm_unnamed_dense3_address(dense_0_avm_unnamed_dense3_address),
      .avm_unnamed_dense3_writedata(dense_0_avm_unnamed_dense3_writedata),
      .avm_unnamed_dense3_byteenable(dense_0_avm_unnamed_dense3_byteenable),
      .avm_unnamed_dense3_waitrequest(dense_0_avm_unnamed_dense3_waitrequest),
      .avm_unnamed_dense3_readdata(dense_0_avm_unnamed_dense3_readdata),
      .avm_unnamed_dense3_readdatavalid(dense_0_avm_unnamed_dense3_readdatavalid),
      .avm_unnamed_dense3_writeack(dense_0_avm_unnamed_dense3_writeack),
      // AVM avm_unnamed_dense4
      .avm_unnamed_dense4_enable(dense_0_avm_unnamed_dense4_enable),
      .avm_unnamed_dense4_read(dense_0_avm_unnamed_dense4_read),
      .avm_unnamed_dense4_write(dense_0_avm_unnamed_dense4_write),
      .avm_unnamed_dense4_burstcount(dense_0_avm_unnamed_dense4_burstcount),
      .avm_unnamed_dense4_address(dense_0_avm_unnamed_dense4_address),
      .avm_unnamed_dense4_writedata(dense_0_avm_unnamed_dense4_writedata),
      .avm_unnamed_dense4_byteenable(dense_0_avm_unnamed_dense4_byteenable),
      .avm_unnamed_dense4_waitrequest(dense_0_avm_unnamed_dense4_waitrequest),
      .avm_unnamed_dense4_readdata(dense_0_avm_unnamed_dense4_readdata),
      .avm_unnamed_dense4_readdatavalid(dense_0_avm_unnamed_dense4_readdatavalid),
      .avm_unnamed_dense4_writeack(dense_0_avm_unnamed_dense4_writeack),
      // AVM avm_unnamed_dense5
      .avm_unnamed_dense5_enable(dense_0_avm_unnamed_dense5_enable),
      .avm_unnamed_dense5_read(dense_0_avm_unnamed_dense5_read),
      .avm_unnamed_dense5_write(dense_0_avm_unnamed_dense5_write),
      .avm_unnamed_dense5_burstcount(dense_0_avm_unnamed_dense5_burstcount),
      .avm_unnamed_dense5_address(dense_0_avm_unnamed_dense5_address),
      .avm_unnamed_dense5_writedata(dense_0_avm_unnamed_dense5_writedata),
      .avm_unnamed_dense5_byteenable(dense_0_avm_unnamed_dense5_byteenable),
      .avm_unnamed_dense5_waitrequest(dense_0_avm_unnamed_dense5_waitrequest),
      .avm_unnamed_dense5_readdata(dense_0_avm_unnamed_dense5_readdata),
      .avm_unnamed_dense5_readdatavalid(dense_0_avm_unnamed_dense5_readdatavalid),
      .avm_unnamed_dense5_writeack(dense_0_avm_unnamed_dense5_writeack)
   );

   // INST dense_start_elem_inst_0 of acl_start_signal_chain_element
   acl_start_signal_chain_element
   #(
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0)
   )
   dense_start_elem_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start_in(dense_start_chain[0]),
      .start_kernel(dense_start_kernel_copy[0]),
      .start_finish_detector(dense_start_task_fd[0]),
      .start_finish_chain_element(dense_start_finish_element[0]),
      .start_chain()
   );

endmodule

/////////////////////////////////////////////////////////////////
// MODULE maxpool2d_std_ic_partition_wrapper
/////////////////////////////////////////////////////////////////
module maxpool2d_std_ic_partition_wrapper
(
   input logic clock,
   input logic clock2x,
   input logic resetn,
   output logic cra_irq_maxpool2d,
   // AVS avs_maxpool2d_cra
   input logic avs_maxpool2d_cra_enable,
   input logic avs_maxpool2d_cra_read,
   input logic avs_maxpool2d_cra_write,
   input logic [4:0] avs_maxpool2d_cra_address,
   input logic [63:0] avs_maxpool2d_cra_writedata,
   input logic [7:0] avs_maxpool2d_cra_byteenable,
   output logic [63:0] avs_maxpool2d_cra_readdata,
   output logic avs_maxpool2d_cra_readdatavalid,
   // AVM maxpool2d_0_avm_unnamed_maxpool2d0
   output logic maxpool2d_0_avm_unnamed_maxpool2d0_enable,
   output logic maxpool2d_0_avm_unnamed_maxpool2d0_read,
   output logic maxpool2d_0_avm_unnamed_maxpool2d0_write,
   output logic [4:0] maxpool2d_0_avm_unnamed_maxpool2d0_burstcount,
   output logic [29:0] maxpool2d_0_avm_unnamed_maxpool2d0_address,
   output logic [255:0] maxpool2d_0_avm_unnamed_maxpool2d0_writedata,
   output logic [31:0] maxpool2d_0_avm_unnamed_maxpool2d0_byteenable,
   input logic maxpool2d_0_avm_unnamed_maxpool2d0_waitrequest,
   input logic [255:0] maxpool2d_0_avm_unnamed_maxpool2d0_readdata,
   input logic maxpool2d_0_avm_unnamed_maxpool2d0_readdatavalid,
   input logic maxpool2d_0_avm_unnamed_maxpool2d0_writeack,
   // AVM maxpool2d_0_avm_unnamed_maxpool2d1
   output logic maxpool2d_0_avm_unnamed_maxpool2d1_enable,
   output logic maxpool2d_0_avm_unnamed_maxpool2d1_read,
   output logic maxpool2d_0_avm_unnamed_maxpool2d1_write,
   output logic [4:0] maxpool2d_0_avm_unnamed_maxpool2d1_burstcount,
   output logic [29:0] maxpool2d_0_avm_unnamed_maxpool2d1_address,
   output logic [255:0] maxpool2d_0_avm_unnamed_maxpool2d1_writedata,
   output logic [31:0] maxpool2d_0_avm_unnamed_maxpool2d1_byteenable,
   input logic maxpool2d_0_avm_unnamed_maxpool2d1_waitrequest,
   input logic [255:0] maxpool2d_0_avm_unnamed_maxpool2d1_readdata,
   input logic maxpool2d_0_avm_unnamed_maxpool2d1_readdatavalid,
   input logic maxpool2d_0_avm_unnamed_maxpool2d1_writeack
);
   logic maxpool2d_start;
   logic [0:0] maxpool2d_start_chain;
   logic [0:0] maxpool2d_start_kernel_copy;
   logic [0:0] maxpool2d_start_task_fd;
   logic [0:0] maxpool2d_start_finish_element;
   logic maxpool2d_finish;
   logic [0:0] maxpool2d_finish_kernel_copy;
   logic [0:0] maxpool2d_finish_chain;
   logic [31:0] maxpool2d_global_size [2:0];
   logic [31:0] maxpool2d_num_groups [2:0];
   logic [31:0] maxpool2d_local_size [2:0];
   logic [31:0] maxpool2d_global_offset [2:0];
   logic [31:0] maxpool2d_work_dim;
   logic [31:0] maxpool2d_wg_size;
   logic [0:0] maxpool2d_wg_disp_stall_in;
   logic [0:0] maxpool2d_wg_disp_stall_in_lookahead;
   logic [0:0] maxpool2d_wg_disp_valid_out;
   logic maxpool2d_wg_disp_start_out;
   logic [31:0] maxpool2d_wg_disp_group_id_out [2:0];
   logic [31:0] maxpool2d_wg_disp_global_id_base_out [2:0];
   logic maxpool2d_wg_disp_dispatched_all_groups;
   logic [31:0] maxpool2d_global_id [1][2:0];
   logic [31:0] maxpool2d_local_id [1][2:0];
   logic [31:0] maxpool2d_group_id [1][2:0];
   logic [0:0] maxpool2d_pending_write;
   logic [0:0] maxpool2d_lsu_active;
   logic [0:0] maxpool2d_valid_in;
   logic [0:0] maxpool2d_valid_out;
   logic [0:0] maxpool2d_stall_in;
   logic [0:0] maxpool2d_stall_out;
   logic maxpool2d_cra_pending_write;
   logic maxpool2d_cra_lsu_active;
   logic maxpool2d_cra_valid_in;
   logic [255:0] maxpool2d_kernel_arguments;

   assign maxpool2d_start_chain[0] = maxpool2d_start;
   assign maxpool2d_finish_chain[0] = 1'b1;
   assign maxpool2d_cra_pending_write = |maxpool2d_pending_write;
   assign maxpool2d_cra_lsu_active = |maxpool2d_lsu_active;
   assign maxpool2d_cra_valid_in = |maxpool2d_valid_in;
   assign maxpool2d_stall_in = 0;
   // INST maxpool2d_workgroup_dispatcher of acl_work_group_dispatcher
   acl_work_group_dispatcher
   #(
      .WIDTH(32),
      .NUM_COPIES(1),
      .RUN_FOREVER(0),
      .FAMILY("Cyclone V")
   )
   maxpool2d_workgroup_dispatcher
   (
      .clock(clock),
      .resetn(resetn),
      .start(maxpool2d_start),
      .num_groups(maxpool2d_num_groups),
      .local_size(maxpool2d_local_size),
      .stall_in(maxpool2d_wg_disp_stall_in),
      .stall_in_lookahead(maxpool2d_wg_disp_stall_in_lookahead),
      .valid_out(maxpool2d_wg_disp_valid_out),
      .group_id_out(maxpool2d_wg_disp_group_id_out),
      .global_id_base_out(maxpool2d_wg_disp_global_id_base_out),
      .start_out(maxpool2d_wg_disp_start_out),
      .dispatched_all_groups(maxpool2d_wg_disp_dispatched_all_groups)
   );

   // INST maxpool2d_finish_detector of acl_kernel_finish_detector
   acl_kernel_finish_detector
   #(
      .NUM_COPIES(1),
      .WG_SIZE_W(32),
      .GLOBAL_ID_W(32),
      .TESSELLATION_SIZE(0),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   maxpool2d_finish_detector
   (
      .clock(clock),
      .resetn(resetn),
      .start(maxpool2d_start),
      .wg_size(maxpool2d_wg_size),
      .wg_dispatch_valid_out(maxpool2d_wg_disp_valid_out),
      .wg_dispatch_stall_in(maxpool2d_wg_disp_stall_in),
      .dispatched_all_groups(maxpool2d_wg_disp_dispatched_all_groups),
      .kernel_copy_valid_out(maxpool2d_valid_out),
      .kernel_copy_stall_in(maxpool2d_stall_in),
      .pending_writes(maxpool2d_cra_pending_write),
      .finish(maxpool2d_finish)
   );

   // INST maxpool2d_cra_slave_inst of maxpool2d_function_cra_slave
   maxpool2d_function_cra_slave maxpool2d_cra_slave_inst
   (
      .clock(clock),
      .resetn(resetn),
      .start(maxpool2d_start),
      .finish(maxpool2d_finish),
      .global_offset_0(maxpool2d_global_offset[0]),
      .global_offset_1(maxpool2d_global_offset[1]),
      .global_offset_2(maxpool2d_global_offset[2]),
      .work_dim(maxpool2d_work_dim),
      .has_a_lsu_active(maxpool2d_cra_lsu_active),
      .has_a_write_pending(maxpool2d_cra_pending_write),
      .valid_in(maxpool2d_cra_valid_in),
      .global_size_0(maxpool2d_global_size[0]),
      .global_size_1(maxpool2d_global_size[1]),
      .global_size_2(maxpool2d_global_size[2]),
      .num_groups_0(maxpool2d_num_groups[0]),
      .num_groups_1(maxpool2d_num_groups[1]),
      .num_groups_2(maxpool2d_num_groups[2]),
      .local_size_0(maxpool2d_local_size[0]),
      .local_size_1(maxpool2d_local_size[1]),
      .local_size_2(maxpool2d_local_size[2]),
      .workgroup_size(maxpool2d_wg_size),
      .kernel_arguments(maxpool2d_kernel_arguments),
      .cra_irq(cra_irq_maxpool2d),
      // AVS avs_cra
      .avs_cra_enable(avs_maxpool2d_cra_enable),
      .avs_cra_read(avs_maxpool2d_cra_read),
      .avs_cra_write(avs_maxpool2d_cra_write),
      .avs_cra_address(avs_maxpool2d_cra_address),
      .avs_cra_writedata(avs_maxpool2d_cra_writedata),
      .avs_cra_byteenable(avs_maxpool2d_cra_byteenable),
      .avs_cra_readdata(avs_maxpool2d_cra_readdata),
      .avs_cra_readdatavalid(avs_maxpool2d_cra_readdatavalid)
   );

   // INST maxpool2d_id_iter_inst_0 of acl_id_iterator
   acl_id_iterator
   #(
      .WIDTH(32),
      .LOCAL_WIDTH_X(32),
      .LOCAL_WIDTH_Y(32),
      .LOCAL_WIDTH_Z(32),
      .STALL_OUT_LOOKAHEAD_COUNT(1),
      .VALID_OUT_LOOKAHEAD_COUNT(3),
      .ENABLE_TESSELLATION(0),
      .FAMILY("Cyclone V")
   )
   maxpool2d_id_iter_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start(maxpool2d_wg_disp_start_out),
      .valid_in(maxpool2d_wg_disp_valid_out[0]),
      .stall_out(maxpool2d_wg_disp_stall_in[0]),
      .stall_out_lookahead(maxpool2d_wg_disp_stall_in_lookahead[0]),
      .stall_in(maxpool2d_stall_out[0]),
      .valid_out(maxpool2d_valid_in[0]),
      .group_id_in(maxpool2d_wg_disp_group_id_out),
      .global_id_base_in(maxpool2d_wg_disp_global_id_base_out),
      .local_size(maxpool2d_local_size),
      .global_size(maxpool2d_global_size),
      .local_id(maxpool2d_local_id[0]),
      .global_id(maxpool2d_global_id[0]),
      .group_id(maxpool2d_group_id[0])
   );

   // INST maxpool2d_inst_0 of maxpool2d_top_wrapper_0
   maxpool2d_top_wrapper_0 maxpool2d_inst_0
   (
      .start(maxpool2d_start_kernel_copy[0]),
      .kernel_arguments(maxpool2d_kernel_arguments),
      .work_dim(maxpool2d_work_dim),
      .global_offset(maxpool2d_global_offset),
      .kernel_valid_out(maxpool2d_valid_out[0]),
      .has_a_write_pending(maxpool2d_pending_write[0]),
      .has_a_lsu_active(maxpool2d_lsu_active[0]),
      .global_id(maxpool2d_global_id[0]),
      .local_id(maxpool2d_local_id[0]),
      .group_id(maxpool2d_group_id[0]),
      .global_size(maxpool2d_global_size),
      .local_size(maxpool2d_local_size),
      .num_groups(maxpool2d_num_groups),
      .workgroup_size(maxpool2d_wg_size),
      .kernel_stall_out(maxpool2d_stall_out[0]),
      .kernel_valid_in(maxpool2d_valid_in[0]),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_unnamed_maxpool2d0
      .avm_unnamed_maxpool2d0_enable(maxpool2d_0_avm_unnamed_maxpool2d0_enable),
      .avm_unnamed_maxpool2d0_read(maxpool2d_0_avm_unnamed_maxpool2d0_read),
      .avm_unnamed_maxpool2d0_write(maxpool2d_0_avm_unnamed_maxpool2d0_write),
      .avm_unnamed_maxpool2d0_burstcount(maxpool2d_0_avm_unnamed_maxpool2d0_burstcount),
      .avm_unnamed_maxpool2d0_address(maxpool2d_0_avm_unnamed_maxpool2d0_address),
      .avm_unnamed_maxpool2d0_writedata(maxpool2d_0_avm_unnamed_maxpool2d0_writedata),
      .avm_unnamed_maxpool2d0_byteenable(maxpool2d_0_avm_unnamed_maxpool2d0_byteenable),
      .avm_unnamed_maxpool2d0_waitrequest(maxpool2d_0_avm_unnamed_maxpool2d0_waitrequest),
      .avm_unnamed_maxpool2d0_readdata(maxpool2d_0_avm_unnamed_maxpool2d0_readdata),
      .avm_unnamed_maxpool2d0_readdatavalid(maxpool2d_0_avm_unnamed_maxpool2d0_readdatavalid),
      .avm_unnamed_maxpool2d0_writeack(maxpool2d_0_avm_unnamed_maxpool2d0_writeack),
      // AVM avm_unnamed_maxpool2d1
      .avm_unnamed_maxpool2d1_enable(maxpool2d_0_avm_unnamed_maxpool2d1_enable),
      .avm_unnamed_maxpool2d1_read(maxpool2d_0_avm_unnamed_maxpool2d1_read),
      .avm_unnamed_maxpool2d1_write(maxpool2d_0_avm_unnamed_maxpool2d1_write),
      .avm_unnamed_maxpool2d1_burstcount(maxpool2d_0_avm_unnamed_maxpool2d1_burstcount),
      .avm_unnamed_maxpool2d1_address(maxpool2d_0_avm_unnamed_maxpool2d1_address),
      .avm_unnamed_maxpool2d1_writedata(maxpool2d_0_avm_unnamed_maxpool2d1_writedata),
      .avm_unnamed_maxpool2d1_byteenable(maxpool2d_0_avm_unnamed_maxpool2d1_byteenable),
      .avm_unnamed_maxpool2d1_waitrequest(maxpool2d_0_avm_unnamed_maxpool2d1_waitrequest),
      .avm_unnamed_maxpool2d1_readdata(maxpool2d_0_avm_unnamed_maxpool2d1_readdata),
      .avm_unnamed_maxpool2d1_readdatavalid(maxpool2d_0_avm_unnamed_maxpool2d1_readdatavalid),
      .avm_unnamed_maxpool2d1_writeack(maxpool2d_0_avm_unnamed_maxpool2d1_writeack)
   );

   // INST maxpool2d_start_elem_inst_0 of acl_start_signal_chain_element
   acl_start_signal_chain_element
   #(
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0)
   )
   maxpool2d_start_elem_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start_in(maxpool2d_start_chain[0]),
      .start_kernel(maxpool2d_start_kernel_copy[0]),
      .start_finish_detector(maxpool2d_start_task_fd[0]),
      .start_finish_chain_element(maxpool2d_start_finish_element[0]),
      .start_chain()
   );

endmodule

/////////////////////////////////////////////////////////////////
// MODULE conv2d3x3_top_wrapper_0
/////////////////////////////////////////////////////////////////
module conv2d3x3_top_wrapper_0
(
   input logic start,
   input logic [447:0] kernel_arguments,
   input logic [31:0] work_dim,
   input logic [31:0] global_offset [2:0],
   output logic kernel_valid_out,
   output logic has_a_write_pending,
   output logic has_a_lsu_active,
   input logic [31:0] global_id [2:0],
   input logic [31:0] local_id [2:0],
   input logic [31:0] group_id [2:0],
   input logic [31:0] global_size [2:0],
   input logic [31:0] local_size [2:0],
   input logic [31:0] num_groups [2:0],
   input logic [31:0] workgroup_size,
   output logic kernel_stall_out,
   input logic kernel_valid_in,
   input logic clock,
   input logic resetn,
   input logic clock2x,
   // AVM avm_memcoalesce_filter_weight_load_0
   output logic avm_memcoalesce_filter_weight_load_0_enable,
   output logic avm_memcoalesce_filter_weight_load_0_read,
   output logic avm_memcoalesce_filter_weight_load_0_write,
   output logic [4:0] avm_memcoalesce_filter_weight_load_0_burstcount,
   output logic [29:0] avm_memcoalesce_filter_weight_load_0_address,
   output logic [255:0] avm_memcoalesce_filter_weight_load_0_writedata,
   output logic [31:0] avm_memcoalesce_filter_weight_load_0_byteenable,
   input logic avm_memcoalesce_filter_weight_load_0_waitrequest,
   input logic [255:0] avm_memcoalesce_filter_weight_load_0_readdata,
   input logic avm_memcoalesce_filter_weight_load_0_readdatavalid,
   input logic avm_memcoalesce_filter_weight_load_0_writeack,
   // AVM avm_memcoalesce_input_im_load_0
   output logic avm_memcoalesce_input_im_load_0_enable,
   output logic avm_memcoalesce_input_im_load_0_read,
   output logic avm_memcoalesce_input_im_load_0_write,
   output logic [4:0] avm_memcoalesce_input_im_load_0_burstcount,
   output logic [29:0] avm_memcoalesce_input_im_load_0_address,
   output logic [255:0] avm_memcoalesce_input_im_load_0_writedata,
   output logic [31:0] avm_memcoalesce_input_im_load_0_byteenable,
   input logic avm_memcoalesce_input_im_load_0_waitrequest,
   input logic [255:0] avm_memcoalesce_input_im_load_0_readdata,
   input logic avm_memcoalesce_input_im_load_0_readdatavalid,
   input logic avm_memcoalesce_input_im_load_0_writeack,
   // AVM avm_memcoalesce_input_im_load_0110
   output logic avm_memcoalesce_input_im_load_0110_enable,
   output logic avm_memcoalesce_input_im_load_0110_read,
   output logic avm_memcoalesce_input_im_load_0110_write,
   output logic [4:0] avm_memcoalesce_input_im_load_0110_burstcount,
   output logic [29:0] avm_memcoalesce_input_im_load_0110_address,
   output logic [255:0] avm_memcoalesce_input_im_load_0110_writedata,
   output logic [31:0] avm_memcoalesce_input_im_load_0110_byteenable,
   input logic avm_memcoalesce_input_im_load_0110_waitrequest,
   input logic [255:0] avm_memcoalesce_input_im_load_0110_readdata,
   input logic avm_memcoalesce_input_im_load_0110_readdatavalid,
   input logic avm_memcoalesce_input_im_load_0110_writeack,
   // AVM avm_memcoalesce_input_im_load_0115
   output logic avm_memcoalesce_input_im_load_0115_enable,
   output logic avm_memcoalesce_input_im_load_0115_read,
   output logic avm_memcoalesce_input_im_load_0115_write,
   output logic [4:0] avm_memcoalesce_input_im_load_0115_burstcount,
   output logic [29:0] avm_memcoalesce_input_im_load_0115_address,
   output logic [255:0] avm_memcoalesce_input_im_load_0115_writedata,
   output logic [31:0] avm_memcoalesce_input_im_load_0115_byteenable,
   input logic avm_memcoalesce_input_im_load_0115_waitrequest,
   input logic [255:0] avm_memcoalesce_input_im_load_0115_readdata,
   input logic avm_memcoalesce_input_im_load_0115_readdatavalid,
   input logic avm_memcoalesce_input_im_load_0115_writeack,
   // AVM avm_unnamed_conv2d3x30
   output logic avm_unnamed_conv2d3x30_enable,
   output logic avm_unnamed_conv2d3x30_read,
   output logic avm_unnamed_conv2d3x30_write,
   output logic [4:0] avm_unnamed_conv2d3x30_burstcount,
   output logic [29:0] avm_unnamed_conv2d3x30_address,
   output logic [255:0] avm_unnamed_conv2d3x30_writedata,
   output logic [31:0] avm_unnamed_conv2d3x30_byteenable,
   input logic avm_unnamed_conv2d3x30_waitrequest,
   input logic [255:0] avm_unnamed_conv2d3x30_readdata,
   input logic avm_unnamed_conv2d3x30_readdatavalid,
   input logic avm_unnamed_conv2d3x30_writeack,
   // AVM avm_unnamed_conv2d3x36
   output logic avm_unnamed_conv2d3x36_enable,
   output logic avm_unnamed_conv2d3x36_read,
   output logic avm_unnamed_conv2d3x36_write,
   output logic [4:0] avm_unnamed_conv2d3x36_burstcount,
   output logic [29:0] avm_unnamed_conv2d3x36_address,
   output logic [255:0] avm_unnamed_conv2d3x36_writedata,
   output logic [31:0] avm_unnamed_conv2d3x36_byteenable,
   input logic avm_unnamed_conv2d3x36_waitrequest,
   input logic [255:0] avm_unnamed_conv2d3x36_readdata,
   input logic avm_unnamed_conv2d3x36_readdatavalid,
   input logic avm_unnamed_conv2d3x36_writeack
);
   logic lmem_invalid_single_bit;

   // INST kernel of conv2d3x3_function_wrapper
   conv2d3x3_function_wrapper kernel
   (
      .local_router_hang(lmem_invalid_single_bit),
      .start(start),
      .kernel_arguments(kernel_arguments),
      .work_dim(work_dim),
      .global_offset_0(global_offset[0]),
      .global_offset_1(global_offset[1]),
      .global_offset_2(global_offset[2]),
      .kernel_valid_out(kernel_valid_out),
      .has_a_write_pending(has_a_write_pending),
      .has_a_lsu_active(has_a_lsu_active),
      .global_id_0(global_id[0]),
      .global_id_1(global_id[1]),
      .global_id_2(global_id[2]),
      .local_id_0(local_id[0]),
      .local_id_1(local_id[1]),
      .local_id_2(local_id[2]),
      .group_id_0(group_id[0]),
      .group_id_1(group_id[1]),
      .group_id_2(group_id[2]),
      .global_size_0(global_size[0]),
      .global_size_1(global_size[1]),
      .global_size_2(global_size[2]),
      .local_size_0(local_size[0]),
      .local_size_1(local_size[1]),
      .local_size_2(local_size[2]),
      .num_groups_0(num_groups[0]),
      .num_groups_1(num_groups[1]),
      .num_groups_2(num_groups[2]),
      .workgroup_size(workgroup_size),
      .kernel_stall_out(kernel_stall_out),
      .kernel_valid_in(kernel_valid_in),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_memcoalesce_filter_weight_load_0
      .avm_memcoalesce_filter_weight_load_0_enable(avm_memcoalesce_filter_weight_load_0_enable),
      .avm_memcoalesce_filter_weight_load_0_read(avm_memcoalesce_filter_weight_load_0_read),
      .avm_memcoalesce_filter_weight_load_0_write(avm_memcoalesce_filter_weight_load_0_write),
      .avm_memcoalesce_filter_weight_load_0_burstcount(avm_memcoalesce_filter_weight_load_0_burstcount),
      .avm_memcoalesce_filter_weight_load_0_address(avm_memcoalesce_filter_weight_load_0_address),
      .avm_memcoalesce_filter_weight_load_0_writedata(avm_memcoalesce_filter_weight_load_0_writedata),
      .avm_memcoalesce_filter_weight_load_0_byteenable(avm_memcoalesce_filter_weight_load_0_byteenable),
      .avm_memcoalesce_filter_weight_load_0_waitrequest(avm_memcoalesce_filter_weight_load_0_waitrequest),
      .avm_memcoalesce_filter_weight_load_0_readdata(avm_memcoalesce_filter_weight_load_0_readdata),
      .avm_memcoalesce_filter_weight_load_0_readdatavalid(avm_memcoalesce_filter_weight_load_0_readdatavalid),
      .avm_memcoalesce_filter_weight_load_0_writeack(avm_memcoalesce_filter_weight_load_0_writeack),
      // AVM avm_memcoalesce_input_im_load_0
      .avm_memcoalesce_input_im_load_0_enable(avm_memcoalesce_input_im_load_0_enable),
      .avm_memcoalesce_input_im_load_0_read(avm_memcoalesce_input_im_load_0_read),
      .avm_memcoalesce_input_im_load_0_write(avm_memcoalesce_input_im_load_0_write),
      .avm_memcoalesce_input_im_load_0_burstcount(avm_memcoalesce_input_im_load_0_burstcount),
      .avm_memcoalesce_input_im_load_0_address(avm_memcoalesce_input_im_load_0_address),
      .avm_memcoalesce_input_im_load_0_writedata(avm_memcoalesce_input_im_load_0_writedata),
      .avm_memcoalesce_input_im_load_0_byteenable(avm_memcoalesce_input_im_load_0_byteenable),
      .avm_memcoalesce_input_im_load_0_waitrequest(avm_memcoalesce_input_im_load_0_waitrequest),
      .avm_memcoalesce_input_im_load_0_readdata(avm_memcoalesce_input_im_load_0_readdata),
      .avm_memcoalesce_input_im_load_0_readdatavalid(avm_memcoalesce_input_im_load_0_readdatavalid),
      .avm_memcoalesce_input_im_load_0_writeack(avm_memcoalesce_input_im_load_0_writeack),
      // AVM avm_memcoalesce_input_im_load_0110
      .avm_memcoalesce_input_im_load_0110_enable(avm_memcoalesce_input_im_load_0110_enable),
      .avm_memcoalesce_input_im_load_0110_read(avm_memcoalesce_input_im_load_0110_read),
      .avm_memcoalesce_input_im_load_0110_write(avm_memcoalesce_input_im_load_0110_write),
      .avm_memcoalesce_input_im_load_0110_burstcount(avm_memcoalesce_input_im_load_0110_burstcount),
      .avm_memcoalesce_input_im_load_0110_address(avm_memcoalesce_input_im_load_0110_address),
      .avm_memcoalesce_input_im_load_0110_writedata(avm_memcoalesce_input_im_load_0110_writedata),
      .avm_memcoalesce_input_im_load_0110_byteenable(avm_memcoalesce_input_im_load_0110_byteenable),
      .avm_memcoalesce_input_im_load_0110_waitrequest(avm_memcoalesce_input_im_load_0110_waitrequest),
      .avm_memcoalesce_input_im_load_0110_readdata(avm_memcoalesce_input_im_load_0110_readdata),
      .avm_memcoalesce_input_im_load_0110_readdatavalid(avm_memcoalesce_input_im_load_0110_readdatavalid),
      .avm_memcoalesce_input_im_load_0110_writeack(avm_memcoalesce_input_im_load_0110_writeack),
      // AVM avm_memcoalesce_input_im_load_0115
      .avm_memcoalesce_input_im_load_0115_enable(avm_memcoalesce_input_im_load_0115_enable),
      .avm_memcoalesce_input_im_load_0115_read(avm_memcoalesce_input_im_load_0115_read),
      .avm_memcoalesce_input_im_load_0115_write(avm_memcoalesce_input_im_load_0115_write),
      .avm_memcoalesce_input_im_load_0115_burstcount(avm_memcoalesce_input_im_load_0115_burstcount),
      .avm_memcoalesce_input_im_load_0115_address(avm_memcoalesce_input_im_load_0115_address),
      .avm_memcoalesce_input_im_load_0115_writedata(avm_memcoalesce_input_im_load_0115_writedata),
      .avm_memcoalesce_input_im_load_0115_byteenable(avm_memcoalesce_input_im_load_0115_byteenable),
      .avm_memcoalesce_input_im_load_0115_waitrequest(avm_memcoalesce_input_im_load_0115_waitrequest),
      .avm_memcoalesce_input_im_load_0115_readdata(avm_memcoalesce_input_im_load_0115_readdata),
      .avm_memcoalesce_input_im_load_0115_readdatavalid(avm_memcoalesce_input_im_load_0115_readdatavalid),
      .avm_memcoalesce_input_im_load_0115_writeack(avm_memcoalesce_input_im_load_0115_writeack),
      // AVM avm_unnamed_conv2d3x30
      .avm_unnamed_conv2d3x30_enable(avm_unnamed_conv2d3x30_enable),
      .avm_unnamed_conv2d3x30_read(avm_unnamed_conv2d3x30_read),
      .avm_unnamed_conv2d3x30_write(avm_unnamed_conv2d3x30_write),
      .avm_unnamed_conv2d3x30_burstcount(avm_unnamed_conv2d3x30_burstcount),
      .avm_unnamed_conv2d3x30_address(avm_unnamed_conv2d3x30_address),
      .avm_unnamed_conv2d3x30_writedata(avm_unnamed_conv2d3x30_writedata),
      .avm_unnamed_conv2d3x30_byteenable(avm_unnamed_conv2d3x30_byteenable),
      .avm_unnamed_conv2d3x30_waitrequest(avm_unnamed_conv2d3x30_waitrequest),
      .avm_unnamed_conv2d3x30_readdata(avm_unnamed_conv2d3x30_readdata),
      .avm_unnamed_conv2d3x30_readdatavalid(avm_unnamed_conv2d3x30_readdatavalid),
      .avm_unnamed_conv2d3x30_writeack(avm_unnamed_conv2d3x30_writeack),
      // AVM avm_unnamed_conv2d3x36
      .avm_unnamed_conv2d3x36_enable(avm_unnamed_conv2d3x36_enable),
      .avm_unnamed_conv2d3x36_read(avm_unnamed_conv2d3x36_read),
      .avm_unnamed_conv2d3x36_write(avm_unnamed_conv2d3x36_write),
      .avm_unnamed_conv2d3x36_burstcount(avm_unnamed_conv2d3x36_burstcount),
      .avm_unnamed_conv2d3x36_address(avm_unnamed_conv2d3x36_address),
      .avm_unnamed_conv2d3x36_writedata(avm_unnamed_conv2d3x36_writedata),
      .avm_unnamed_conv2d3x36_byteenable(avm_unnamed_conv2d3x36_byteenable),
      .avm_unnamed_conv2d3x36_waitrequest(avm_unnamed_conv2d3x36_waitrequest),
      .avm_unnamed_conv2d3x36_readdata(avm_unnamed_conv2d3x36_readdata),
      .avm_unnamed_conv2d3x36_readdatavalid(avm_unnamed_conv2d3x36_readdatavalid),
      .avm_unnamed_conv2d3x36_writeack(avm_unnamed_conv2d3x36_writeack)
   );

   assign lmem_invalid_single_bit = 'b0;
endmodule

/////////////////////////////////////////////////////////////////
// MODULE dense_top_wrapper_0
/////////////////////////////////////////////////////////////////
module dense_top_wrapper_0
(
   input logic start,
   input logic [319:0] kernel_arguments,
   input logic [31:0] work_dim,
   input logic [31:0] global_offset [2:0],
   output logic kernel_valid_out,
   output logic has_a_write_pending,
   output logic has_a_lsu_active,
   input logic [31:0] global_id [2:0],
   input logic [31:0] local_id [2:0],
   input logic [31:0] group_id [2:0],
   input logic [31:0] global_size [2:0],
   input logic [31:0] local_size [2:0],
   input logic [31:0] num_groups [2:0],
   input logic [31:0] workgroup_size,
   output logic kernel_stall_out,
   input logic kernel_valid_in,
   input logic clock,
   input logic resetn,
   input logic clock2x,
   // AVM avm_unnamed_dense0
   output logic avm_unnamed_dense0_enable,
   output logic avm_unnamed_dense0_read,
   output logic avm_unnamed_dense0_write,
   output logic [4:0] avm_unnamed_dense0_burstcount,
   output logic [29:0] avm_unnamed_dense0_address,
   output logic [255:0] avm_unnamed_dense0_writedata,
   output logic [31:0] avm_unnamed_dense0_byteenable,
   input logic avm_unnamed_dense0_waitrequest,
   input logic [255:0] avm_unnamed_dense0_readdata,
   input logic avm_unnamed_dense0_readdatavalid,
   input logic avm_unnamed_dense0_writeack,
   // AVM avm_unnamed_dense1
   output logic avm_unnamed_dense1_enable,
   output logic avm_unnamed_dense1_read,
   output logic avm_unnamed_dense1_write,
   output logic [4:0] avm_unnamed_dense1_burstcount,
   output logic [29:0] avm_unnamed_dense1_address,
   output logic [255:0] avm_unnamed_dense1_writedata,
   output logic [31:0] avm_unnamed_dense1_byteenable,
   input logic avm_unnamed_dense1_waitrequest,
   input logic [255:0] avm_unnamed_dense1_readdata,
   input logic avm_unnamed_dense1_readdatavalid,
   input logic avm_unnamed_dense1_writeack,
   // AVM avm_unnamed_dense3
   output logic avm_unnamed_dense3_enable,
   output logic avm_unnamed_dense3_read,
   output logic avm_unnamed_dense3_write,
   output logic [4:0] avm_unnamed_dense3_burstcount,
   output logic [29:0] avm_unnamed_dense3_address,
   output logic [255:0] avm_unnamed_dense3_writedata,
   output logic [31:0] avm_unnamed_dense3_byteenable,
   input logic avm_unnamed_dense3_waitrequest,
   input logic [255:0] avm_unnamed_dense3_readdata,
   input logic avm_unnamed_dense3_readdatavalid,
   input logic avm_unnamed_dense3_writeack,
   // AVM avm_unnamed_dense4
   output logic avm_unnamed_dense4_enable,
   output logic avm_unnamed_dense4_read,
   output logic avm_unnamed_dense4_write,
   output logic [4:0] avm_unnamed_dense4_burstcount,
   output logic [29:0] avm_unnamed_dense4_address,
   output logic [255:0] avm_unnamed_dense4_writedata,
   output logic [31:0] avm_unnamed_dense4_byteenable,
   input logic avm_unnamed_dense4_waitrequest,
   input logic [255:0] avm_unnamed_dense4_readdata,
   input logic avm_unnamed_dense4_readdatavalid,
   input logic avm_unnamed_dense4_writeack,
   // AVM avm_unnamed_dense5
   output logic avm_unnamed_dense5_enable,
   output logic avm_unnamed_dense5_read,
   output logic avm_unnamed_dense5_write,
   output logic [4:0] avm_unnamed_dense5_burstcount,
   output logic [29:0] avm_unnamed_dense5_address,
   output logic [255:0] avm_unnamed_dense5_writedata,
   output logic [31:0] avm_unnamed_dense5_byteenable,
   input logic avm_unnamed_dense5_waitrequest,
   input logic [255:0] avm_unnamed_dense5_readdata,
   input logic avm_unnamed_dense5_readdatavalid,
   input logic avm_unnamed_dense5_writeack
);
   logic lmem_invalid_single_bit;

   // INST kernel of dense_function_wrapper
   dense_function_wrapper kernel
   (
      .local_router_hang(lmem_invalid_single_bit),
      .start(start),
      .kernel_arguments(kernel_arguments),
      .work_dim(work_dim),
      .global_offset_0(global_offset[0]),
      .global_offset_1(global_offset[1]),
      .global_offset_2(global_offset[2]),
      .kernel_valid_out(kernel_valid_out),
      .has_a_write_pending(has_a_write_pending),
      .has_a_lsu_active(has_a_lsu_active),
      .global_id_0(global_id[0]),
      .global_id_1(global_id[1]),
      .global_id_2(global_id[2]),
      .local_id_0(local_id[0]),
      .local_id_1(local_id[1]),
      .local_id_2(local_id[2]),
      .group_id_0(group_id[0]),
      .group_id_1(group_id[1]),
      .group_id_2(group_id[2]),
      .global_size_0(global_size[0]),
      .global_size_1(global_size[1]),
      .global_size_2(global_size[2]),
      .local_size_0(local_size[0]),
      .local_size_1(local_size[1]),
      .local_size_2(local_size[2]),
      .num_groups_0(num_groups[0]),
      .num_groups_1(num_groups[1]),
      .num_groups_2(num_groups[2]),
      .workgroup_size(workgroup_size),
      .kernel_stall_out(kernel_stall_out),
      .kernel_valid_in(kernel_valid_in),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_unnamed_dense0
      .avm_unnamed_dense0_enable(avm_unnamed_dense0_enable),
      .avm_unnamed_dense0_read(avm_unnamed_dense0_read),
      .avm_unnamed_dense0_write(avm_unnamed_dense0_write),
      .avm_unnamed_dense0_burstcount(avm_unnamed_dense0_burstcount),
      .avm_unnamed_dense0_address(avm_unnamed_dense0_address),
      .avm_unnamed_dense0_writedata(avm_unnamed_dense0_writedata),
      .avm_unnamed_dense0_byteenable(avm_unnamed_dense0_byteenable),
      .avm_unnamed_dense0_waitrequest(avm_unnamed_dense0_waitrequest),
      .avm_unnamed_dense0_readdata(avm_unnamed_dense0_readdata),
      .avm_unnamed_dense0_readdatavalid(avm_unnamed_dense0_readdatavalid),
      .avm_unnamed_dense0_writeack(avm_unnamed_dense0_writeack),
      // AVM avm_unnamed_dense1
      .avm_unnamed_dense1_enable(avm_unnamed_dense1_enable),
      .avm_unnamed_dense1_read(avm_unnamed_dense1_read),
      .avm_unnamed_dense1_write(avm_unnamed_dense1_write),
      .avm_unnamed_dense1_burstcount(avm_unnamed_dense1_burstcount),
      .avm_unnamed_dense1_address(avm_unnamed_dense1_address),
      .avm_unnamed_dense1_writedata(avm_unnamed_dense1_writedata),
      .avm_unnamed_dense1_byteenable(avm_unnamed_dense1_byteenable),
      .avm_unnamed_dense1_waitrequest(avm_unnamed_dense1_waitrequest),
      .avm_unnamed_dense1_readdata(avm_unnamed_dense1_readdata),
      .avm_unnamed_dense1_readdatavalid(avm_unnamed_dense1_readdatavalid),
      .avm_unnamed_dense1_writeack(avm_unnamed_dense1_writeack),
      // AVM avm_unnamed_dense3
      .avm_unnamed_dense3_enable(avm_unnamed_dense3_enable),
      .avm_unnamed_dense3_read(avm_unnamed_dense3_read),
      .avm_unnamed_dense3_write(avm_unnamed_dense3_write),
      .avm_unnamed_dense3_burstcount(avm_unnamed_dense3_burstcount),
      .avm_unnamed_dense3_address(avm_unnamed_dense3_address),
      .avm_unnamed_dense3_writedata(avm_unnamed_dense3_writedata),
      .avm_unnamed_dense3_byteenable(avm_unnamed_dense3_byteenable),
      .avm_unnamed_dense3_waitrequest(avm_unnamed_dense3_waitrequest),
      .avm_unnamed_dense3_readdata(avm_unnamed_dense3_readdata),
      .avm_unnamed_dense3_readdatavalid(avm_unnamed_dense3_readdatavalid),
      .avm_unnamed_dense3_writeack(avm_unnamed_dense3_writeack),
      // AVM avm_unnamed_dense4
      .avm_unnamed_dense4_enable(avm_unnamed_dense4_enable),
      .avm_unnamed_dense4_read(avm_unnamed_dense4_read),
      .avm_unnamed_dense4_write(avm_unnamed_dense4_write),
      .avm_unnamed_dense4_burstcount(avm_unnamed_dense4_burstcount),
      .avm_unnamed_dense4_address(avm_unnamed_dense4_address),
      .avm_unnamed_dense4_writedata(avm_unnamed_dense4_writedata),
      .avm_unnamed_dense4_byteenable(avm_unnamed_dense4_byteenable),
      .avm_unnamed_dense4_waitrequest(avm_unnamed_dense4_waitrequest),
      .avm_unnamed_dense4_readdata(avm_unnamed_dense4_readdata),
      .avm_unnamed_dense4_readdatavalid(avm_unnamed_dense4_readdatavalid),
      .avm_unnamed_dense4_writeack(avm_unnamed_dense4_writeack),
      // AVM avm_unnamed_dense5
      .avm_unnamed_dense5_enable(avm_unnamed_dense5_enable),
      .avm_unnamed_dense5_read(avm_unnamed_dense5_read),
      .avm_unnamed_dense5_write(avm_unnamed_dense5_write),
      .avm_unnamed_dense5_burstcount(avm_unnamed_dense5_burstcount),
      .avm_unnamed_dense5_address(avm_unnamed_dense5_address),
      .avm_unnamed_dense5_writedata(avm_unnamed_dense5_writedata),
      .avm_unnamed_dense5_byteenable(avm_unnamed_dense5_byteenable),
      .avm_unnamed_dense5_waitrequest(avm_unnamed_dense5_waitrequest),
      .avm_unnamed_dense5_readdata(avm_unnamed_dense5_readdata),
      .avm_unnamed_dense5_readdatavalid(avm_unnamed_dense5_readdatavalid),
      .avm_unnamed_dense5_writeack(avm_unnamed_dense5_writeack)
   );

   assign lmem_invalid_single_bit = 'b0;
endmodule

/////////////////////////////////////////////////////////////////
// MODULE maxpool2d_top_wrapper_0
/////////////////////////////////////////////////////////////////
module maxpool2d_top_wrapper_0
(
   input logic start,
   input logic [255:0] kernel_arguments,
   input logic [31:0] work_dim,
   input logic [31:0] global_offset [2:0],
   output logic kernel_valid_out,
   output logic has_a_write_pending,
   output logic has_a_lsu_active,
   input logic [31:0] global_id [2:0],
   input logic [31:0] local_id [2:0],
   input logic [31:0] group_id [2:0],
   input logic [31:0] global_size [2:0],
   input logic [31:0] local_size [2:0],
   input logic [31:0] num_groups [2:0],
   input logic [31:0] workgroup_size,
   output logic kernel_stall_out,
   input logic kernel_valid_in,
   input logic clock,
   input logic resetn,
   input logic clock2x,
   // AVM avm_unnamed_maxpool2d0
   output logic avm_unnamed_maxpool2d0_enable,
   output logic avm_unnamed_maxpool2d0_read,
   output logic avm_unnamed_maxpool2d0_write,
   output logic [4:0] avm_unnamed_maxpool2d0_burstcount,
   output logic [29:0] avm_unnamed_maxpool2d0_address,
   output logic [255:0] avm_unnamed_maxpool2d0_writedata,
   output logic [31:0] avm_unnamed_maxpool2d0_byteenable,
   input logic avm_unnamed_maxpool2d0_waitrequest,
   input logic [255:0] avm_unnamed_maxpool2d0_readdata,
   input logic avm_unnamed_maxpool2d0_readdatavalid,
   input logic avm_unnamed_maxpool2d0_writeack,
   // AVM avm_unnamed_maxpool2d1
   output logic avm_unnamed_maxpool2d1_enable,
   output logic avm_unnamed_maxpool2d1_read,
   output logic avm_unnamed_maxpool2d1_write,
   output logic [4:0] avm_unnamed_maxpool2d1_burstcount,
   output logic [29:0] avm_unnamed_maxpool2d1_address,
   output logic [255:0] avm_unnamed_maxpool2d1_writedata,
   output logic [31:0] avm_unnamed_maxpool2d1_byteenable,
   input logic avm_unnamed_maxpool2d1_waitrequest,
   input logic [255:0] avm_unnamed_maxpool2d1_readdata,
   input logic avm_unnamed_maxpool2d1_readdatavalid,
   input logic avm_unnamed_maxpool2d1_writeack
);
   logic lmem_invalid_single_bit;

   // INST kernel of maxpool2d_function_wrapper
   maxpool2d_function_wrapper kernel
   (
      .local_router_hang(lmem_invalid_single_bit),
      .start(start),
      .kernel_arguments(kernel_arguments),
      .work_dim(work_dim),
      .global_offset_0(global_offset[0]),
      .global_offset_1(global_offset[1]),
      .global_offset_2(global_offset[2]),
      .kernel_valid_out(kernel_valid_out),
      .has_a_write_pending(has_a_write_pending),
      .has_a_lsu_active(has_a_lsu_active),
      .global_id_0(global_id[0]),
      .global_id_1(global_id[1]),
      .global_id_2(global_id[2]),
      .local_id_0(local_id[0]),
      .local_id_1(local_id[1]),
      .local_id_2(local_id[2]),
      .group_id_0(group_id[0]),
      .group_id_1(group_id[1]),
      .group_id_2(group_id[2]),
      .global_size_0(global_size[0]),
      .global_size_1(global_size[1]),
      .global_size_2(global_size[2]),
      .local_size_0(local_size[0]),
      .local_size_1(local_size[1]),
      .local_size_2(local_size[2]),
      .num_groups_0(num_groups[0]),
      .num_groups_1(num_groups[1]),
      .num_groups_2(num_groups[2]),
      .workgroup_size(workgroup_size),
      .kernel_stall_out(kernel_stall_out),
      .kernel_valid_in(kernel_valid_in),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_unnamed_maxpool2d0
      .avm_unnamed_maxpool2d0_enable(avm_unnamed_maxpool2d0_enable),
      .avm_unnamed_maxpool2d0_read(avm_unnamed_maxpool2d0_read),
      .avm_unnamed_maxpool2d0_write(avm_unnamed_maxpool2d0_write),
      .avm_unnamed_maxpool2d0_burstcount(avm_unnamed_maxpool2d0_burstcount),
      .avm_unnamed_maxpool2d0_address(avm_unnamed_maxpool2d0_address),
      .avm_unnamed_maxpool2d0_writedata(avm_unnamed_maxpool2d0_writedata),
      .avm_unnamed_maxpool2d0_byteenable(avm_unnamed_maxpool2d0_byteenable),
      .avm_unnamed_maxpool2d0_waitrequest(avm_unnamed_maxpool2d0_waitrequest),
      .avm_unnamed_maxpool2d0_readdata(avm_unnamed_maxpool2d0_readdata),
      .avm_unnamed_maxpool2d0_readdatavalid(avm_unnamed_maxpool2d0_readdatavalid),
      .avm_unnamed_maxpool2d0_writeack(avm_unnamed_maxpool2d0_writeack),
      // AVM avm_unnamed_maxpool2d1
      .avm_unnamed_maxpool2d1_enable(avm_unnamed_maxpool2d1_enable),
      .avm_unnamed_maxpool2d1_read(avm_unnamed_maxpool2d1_read),
      .avm_unnamed_maxpool2d1_write(avm_unnamed_maxpool2d1_write),
      .avm_unnamed_maxpool2d1_burstcount(avm_unnamed_maxpool2d1_burstcount),
      .avm_unnamed_maxpool2d1_address(avm_unnamed_maxpool2d1_address),
      .avm_unnamed_maxpool2d1_writedata(avm_unnamed_maxpool2d1_writedata),
      .avm_unnamed_maxpool2d1_byteenable(avm_unnamed_maxpool2d1_byteenable),
      .avm_unnamed_maxpool2d1_waitrequest(avm_unnamed_maxpool2d1_waitrequest),
      .avm_unnamed_maxpool2d1_readdata(avm_unnamed_maxpool2d1_readdata),
      .avm_unnamed_maxpool2d1_readdatavalid(avm_unnamed_maxpool2d1_readdatavalid),
      .avm_unnamed_maxpool2d1_writeack(avm_unnamed_maxpool2d1_writeack)
   );

   assign lmem_invalid_single_bit = 'b0;
endmodule

