****************************************
Report : qor
Design : fifo1_sram
Version: V-2023.12
Date   : Tue Apr  9 21:28:07 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)


Scenario           'func_slow'
Timing Path Group  'wclk'
----------------------------------------
Levels of Logic:                     11
Critical Path Length:              1.87
Critical Path Slack:              -0.16
Critical Path Clk Period:          2.00
Total Negative Slack:             -0.16
No. of Violating Paths:               1
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_slow'
Timing Path Group  'rclk'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:              1.95
Critical Path Slack:              -0.24
Critical Path Clk Period:          2.00
Total Negative Slack:             -0.24
No. of Violating Paths:               1
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_slow'
Timing Path Group  'INPUTS'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.45
Critical Path Slack:              -0.03
Critical Path Clk Period:          1.00
Total Negative Slack:             -0.03
No. of Violating Paths:               1
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_slow'
Timing Path Group  'OUTPUTS'
----------------------------------------
Levels of Logic:                      4
Critical Path Length:              2.55
Critical Path Slack:              -0.09
Critical Path Clk Period:          2.00
Total Negative Slack:             -0.24
No. of Violating Paths:               4
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              5
Hierarchical Port Count:            214
Leaf Cell Count:                    549
Buf/Inv Cell Count:                 185
Buf Cell Count:                     113
Inv Cell Count:                      72
Combinational Cell Count:           445
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              104
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            8
   Single-bit Sequential Cell Count:                       96
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          8
----------------------------------------


Area
----------------------------------------
Combinational Area:           301166.52
Noncombinational Area:           839.18
Buf/Inv Area:                    581.23
Total Buffer Area:               458.98
Total Inverter Area:             122.24
Macro/Black Box Area:          69436.17
Net Area:                             0
Net XLength:                   38571.85
Net YLength:                   45583.50
----------------------------------------
Cell Area (netlist):                         371441.88
Cell Area (netlist and physical only):       373142.10
Net Length:                    84155.36


Design Rules
----------------------------------------
Total Number of Nets:               687
Nets with Violations:                10
Max Trans Violations:                 0
Max Cap Violations:                  10
----------------------------------------

1
