TimeQuest Timing Analyzer report for TX
Sun Dec 09 11:56:12 2018
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CK'
 12. Slow Model Hold: 'CK'
 13. Slow Model Minimum Pulse Width: 'CK'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CK'
 24. Fast Model Hold: 'CK'
 25. Fast Model Minimum Pulse Width: 'CK'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; TX                                                              ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CK         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CK }  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 362.71 MHz ; 362.71 MHz      ; CK         ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CK    ; -1.757 ; -32.562       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CK    ; 0.523 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CK    ; -1.380 ; -36.380               ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CK'                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.757 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.793      ;
; -1.757 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.793      ;
; -1.757 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.793      ;
; -1.757 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.793      ;
; -1.757 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.793      ;
; -1.757 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.793      ;
; -1.757 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.793      ;
; -1.757 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.793      ;
; -1.510 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.546      ;
; -1.510 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.546      ;
; -1.510 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.546      ;
; -1.510 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.546      ;
; -1.510 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.546      ;
; -1.510 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.546      ;
; -1.510 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.546      ;
; -1.510 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.546      ;
; -1.459 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.495      ;
; -1.459 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.495      ;
; -1.459 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.495      ;
; -1.459 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.495      ;
; -1.459 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.495      ;
; -1.459 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.495      ;
; -1.459 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.495      ;
; -1.459 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.495      ;
; -1.456 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.492      ;
; -1.456 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.492      ;
; -1.456 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.492      ;
; -1.456 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.492      ;
; -1.456 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.492      ;
; -1.456 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.492      ;
; -1.456 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.492      ;
; -1.456 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.492      ;
; -1.432 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.468      ;
; -1.432 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.468      ;
; -1.432 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.468      ;
; -1.432 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.468      ;
; -1.432 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.468      ;
; -1.432 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.468      ;
; -1.432 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.468      ;
; -1.432 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.468      ;
; -1.420 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.456      ;
; -1.420 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.456      ;
; -1.420 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.456      ;
; -1.420 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.456      ;
; -1.420 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.456      ;
; -1.420 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.456      ;
; -1.420 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.456      ;
; -1.420 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.456      ;
; -1.420 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.456      ;
; -1.420 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.456      ;
; -1.420 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.456      ;
; -1.420 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.456      ;
; -1.358 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 1.000        ; 0.000      ; 2.394      ;
; -1.302 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.338      ;
; -1.302 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.338      ;
; -1.302 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.338      ;
; -1.302 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.338      ;
; -1.302 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.338      ;
; -1.302 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.338      ;
; -1.302 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.338      ;
; -1.302 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.338      ;
; -1.293 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.329      ;
; -1.293 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.329      ;
; -1.293 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.329      ;
; -1.293 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.329      ;
; -1.293 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.329      ;
; -1.293 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.329      ;
; -1.293 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.329      ;
; -1.293 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.329      ;
; -1.207 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.243      ;
; -1.207 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.243      ;
; -1.207 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.243      ;
; -1.207 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.243      ;
; -1.158 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.194      ;
; -1.158 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.194      ;
; -1.158 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.194      ;
; -1.158 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.194      ;
; -1.121 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.157      ;
; -1.121 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.157      ;
; -1.121 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.157      ;
; -1.121 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 1.000        ; 0.000      ; 2.157      ;
; -1.111 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 1.000        ; 0.000      ; 2.147      ;
; -1.085 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 1.000        ; 0.002      ; 2.123      ;
; -1.075 ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 1.000        ; -0.002     ; 2.109      ;
; -1.075 ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 1.000        ; -0.002     ; 2.109      ;
; -1.075 ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; CK           ; CK          ; 1.000        ; -0.002     ; 2.109      ;
; -1.075 ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 1.000        ; -0.002     ; 2.109      ;
; -1.070 ; FSM_TX:FSM_TX|present_state.RESET                                                                       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.106      ;
; -1.070 ; FSM_TX:FSM_TX|present_state.RESET                                                                       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.106      ;
; -1.070 ; FSM_TX:FSM_TX|present_state.RESET                                                                       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.106      ;
; -1.070 ; FSM_TX:FSM_TX|present_state.RESET                                                                       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.106      ;
; -1.070 ; FSM_TX:FSM_TX|present_state.RESET                                                                       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.106      ;
; -1.070 ; FSM_TX:FSM_TX|present_state.RESET                                                                       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.106      ;
; -1.070 ; FSM_TX:FSM_TX|present_state.RESET                                                                       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.106      ;
; -1.070 ; FSM_TX:FSM_TX|present_state.RESET                                                                       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; CK           ; CK          ; 1.000        ; 0.000      ; 2.106      ;
; -1.068 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 1.000        ; 0.000      ; 2.104      ;
; -1.062 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                  ; CK           ; CK          ; 1.000        ; 0.000      ; 2.098      ;
; -1.062 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ; CK           ; CK          ; 1.000        ; 0.000      ; 2.098      ;
; -1.062 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                  ; CK           ; CK          ; 1.000        ; 0.000      ; 2.098      ;
; -1.062 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                  ; CK           ; CK          ; 1.000        ; 0.000      ; 2.098      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CK'                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.523 ; lpm_ff:DATA_FF|dffs[2]                                                                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.793      ;
; 0.652 ; lpm_ff:DATA_FF|dffs[3]                                                                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.918      ;
; 0.655 ; lpm_ff:DATA_FF|dffs[4]                                                                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.921      ;
; 0.655 ; lpm_ff:DATA_FF|dffs[5]                                                                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.921      ;
; 0.657 ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.923      ;
; 0.682 ; FSM_TX:FSM_TX|present_state.WAIT_WR                                                                     ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; CK           ; CK          ; 0.000        ; 0.000      ; 0.948      ;
; 0.710 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.976      ;
; 0.726 ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; FSM_TX:FSM_TX|present_state.CONTROL_END_BIT                                                             ; CK           ; CK          ; 0.000        ; -0.002     ; 0.990      ;
; 0.778 ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 1.044      ;
; 0.800 ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.066      ;
; 0.804 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.070      ;
; 0.805 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FSM_TX:FSM_TX|present_state.CONTROL_END_BIT                                                             ; FSM_TX:FSM_TX|present_state.WAIT_WR                                                                     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.072      ;
; 0.810 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.076      ;
; 0.831 ; lpm_ff:DATA_FF|dffs[0]                                                                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; lpm_ff:DATA_FF|dffs[6]                                                                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.097      ;
; 0.835 ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.101      ;
; 0.839 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.105      ;
; 0.841 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.108      ;
; 0.845 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.111      ;
; 0.848 ; lpm_ff:DATA_FF|dffs[1]                                                                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.114      ;
; 0.973 ; FSM_TX:FSM_TX|present_state.CONTROL_END_BIT                                                             ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 0.000        ; 0.002      ; 1.241      ;
; 0.978 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.244      ;
; 0.987 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.253      ;
; 1.028 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.294      ;
; 1.030 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.296      ;
; 1.051 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.317      ;
; 1.051 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.317      ;
; 1.075 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.341      ;
; 1.076 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.342      ;
; 1.078 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.344      ;
; 1.078 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.344      ;
; 1.082 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.348      ;
; 1.132 ; lpm_ff:DATA_FF|dffs[7]                                                                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                  ; CK           ; CK          ; 0.000        ; -0.020     ; 1.378      ;
; 1.188 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.454      ;
; 1.189 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.455      ;
; 1.193 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.459      ;
; 1.205 ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 0.000        ; 0.000      ; 1.471      ;
; 1.225 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.491      ;
; 1.227 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.493      ;
; 1.228 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.494      ;
; 1.231 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.497      ;
; 1.253 ; FSM_TX:FSM_TX|present_state.WAIT_WR                                                                     ; FSM_TX:FSM_TX|present_state.WAIT_WR                                                                     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.519      ;
; 1.259 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.525      ;
; 1.260 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.526      ;
; 1.272 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 1.538      ;
; 1.277 ; FSM_TX:FSM_TX|present_state.RESET                                                                       ; FSM_TX:FSM_TX|present_state.WAIT_WR                                                                     ; CK           ; CK          ; 0.000        ; -0.002     ; 1.541      ;
; 1.281 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 1.547      ;
; 1.298 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.564      ;
; 1.302 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.568      ;
; 1.330 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.596      ;
; 1.331 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.597      ;
; 1.361 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.627      ;
; 1.369 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.635      ;
; 1.373 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.639      ;
; 1.384 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.650      ;
; 1.391 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 1.657      ;
; 1.402 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.668      ;
; 1.411 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 1.677      ;
; 1.423 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; FSM_TX:FSM_TX|present_state.WAIT_WR                                                                     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.689      ;
; 1.427 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 1.693      ;
; 1.432 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.698      ;
; 1.438 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 1.704      ;
; 1.440 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.706      ;
; 1.455 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.721      ;
; 1.460 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; FSM_TX:FSM_TX|present_state.WAIT_WR                                                                     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.726      ;
; 1.463 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.729      ;
; 1.481 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 1.747      ;
; 1.509 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; FSM_TX:FSM_TX|present_state.WAIT_WR                                                                     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.775      ;
; 1.511 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.777      ;
; 1.526 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.792      ;
; 1.534 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.800      ;
; 1.556 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 0.000        ; 0.002      ; 1.824      ;
; 1.593 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 0.000        ; 0.002      ; 1.861      ;
; 1.597 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.863      ;
; 1.605 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.871      ;
; 1.642 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 0.000        ; 0.002      ; 1.910      ;
; 1.666 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 0.000        ; 0.002      ; 1.934      ;
; 1.668 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.934      ;
; 1.672 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 0.000        ; 0.000      ; 1.938      ;
; 1.676 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.942      ;
; 1.681 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 0.000        ; 0.000      ; 1.947      ;
; 1.696 ; FSM_TX:FSM_TX|present_state.RESET                                                                       ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 0.000        ; -0.002     ; 1.960      ;
; 1.696 ; FSM_TX:FSM_TX|present_state.RESET                                                                       ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 0.000        ; -0.002     ; 1.960      ;
; 1.696 ; FSM_TX:FSM_TX|present_state.RESET                                                                       ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; CK           ; CK          ; 0.000        ; -0.002     ; 1.960      ;
; 1.696 ; FSM_TX:FSM_TX|present_state.RESET                                                                       ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 0.000        ; -0.002     ; 1.960      ;
; 1.722 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; FSM_TX:FSM_TX|present_state.WAIT_WR                                                                     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.988      ;
; 1.728 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 1.994      ;
; 1.739 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 0.000        ; 0.000      ; 2.005      ;
; 1.740 ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                  ; CK           ; CK          ; 0.000        ; -0.002     ; 2.004      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CK'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CK    ; Rise       ; CK                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.CONTROL_END_BIT                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.CONTROL_END_BIT                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.RESET                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.RESET                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.WAIT_WR                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.WAIT_WR                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[0]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[0]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[1]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[1]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[2]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[2]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[3]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[3]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[4]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[4]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[5]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[5]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[6]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[6]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[7]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[7]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CK|combout                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CK|combout                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CK~clkctrl|inclk[0]                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CK~clkctrl|inclk[0]                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CK~clkctrl|outclk                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CK~clkctrl|outclk                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_TX_MOD_10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_TX_MOD_10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_TX_MOD_10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_TX_MOD_10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; DIN[*]    ; CK         ; 0.589  ; 0.589  ; Rise       ; CK              ;
;  DIN[0]   ; CK         ; 0.589  ; 0.589  ; Rise       ; CK              ;
;  DIN[1]   ; CK         ; 0.496  ; 0.496  ; Rise       ; CK              ;
;  DIN[2]   ; CK         ; 0.421  ; 0.421  ; Rise       ; CK              ;
;  DIN[3]   ; CK         ; -0.475 ; -0.475 ; Rise       ; CK              ;
;  DIN[4]   ; CK         ; -0.464 ; -0.464 ; Rise       ; CK              ;
;  DIN[5]   ; CK         ; -0.347 ; -0.347 ; Rise       ; CK              ;
;  DIN[6]   ; CK         ; -0.445 ; -0.445 ; Rise       ; CK              ;
;  DIN[7]   ; CK         ; 0.426  ; 0.426  ; Rise       ; CK              ;
; WR        ; CK         ; 4.721  ; 4.721  ; Rise       ; CK              ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; DIN[*]    ; CK         ; 0.705  ; 0.705  ; Rise       ; CK              ;
;  DIN[0]   ; CK         ; -0.359 ; -0.359 ; Rise       ; CK              ;
;  DIN[1]   ; CK         ; -0.266 ; -0.266 ; Rise       ; CK              ;
;  DIN[2]   ; CK         ; -0.191 ; -0.191 ; Rise       ; CK              ;
;  DIN[3]   ; CK         ; 0.705  ; 0.705  ; Rise       ; CK              ;
;  DIN[4]   ; CK         ; 0.694  ; 0.694  ; Rise       ; CK              ;
;  DIN[5]   ; CK         ; 0.577  ; 0.577  ; Rise       ; CK              ;
;  DIN[6]   ; CK         ; 0.675  ; 0.675  ; Rise       ; CK              ;
;  DIN[7]   ; CK         ; -0.196 ; -0.196 ; Rise       ; CK              ;
; WR        ; CK         ; -4.101 ; -4.101 ; Rise       ; CK              ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; TXRDY     ; CK         ; 7.834  ; 7.834  ; Rise       ; CK              ;
; TX_UART   ; CK         ; 10.799 ; 10.799 ; Rise       ; CK              ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; TXRDY     ; CK         ; 7.490  ; 7.490  ; Rise       ; CK              ;
; TX_UART   ; CK         ; 10.681 ; 10.681 ; Rise       ; CK              ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CK    ; -0.305 ; -3.395        ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CK    ; 0.241 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CK    ; -1.380 ; -36.380               ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CK'                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.305 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.337      ;
; -0.305 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.337      ;
; -0.305 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.337      ;
; -0.305 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.337      ;
; -0.305 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.337      ;
; -0.305 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.337      ;
; -0.305 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.337      ;
; -0.305 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.337      ;
; -0.202 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.234      ;
; -0.202 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.234      ;
; -0.202 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.234      ;
; -0.202 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.234      ;
; -0.202 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.234      ;
; -0.202 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.234      ;
; -0.202 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.234      ;
; -0.202 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.234      ;
; -0.178 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.210      ;
; -0.178 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.210      ;
; -0.178 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.210      ;
; -0.178 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.210      ;
; -0.160 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.192      ;
; -0.160 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.192      ;
; -0.160 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.192      ;
; -0.160 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.192      ;
; -0.160 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.192      ;
; -0.160 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.192      ;
; -0.160 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.192      ;
; -0.160 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.192      ;
; -0.157 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.189      ;
; -0.157 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.189      ;
; -0.157 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.189      ;
; -0.157 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.189      ;
; -0.157 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.189      ;
; -0.157 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.189      ;
; -0.157 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.189      ;
; -0.157 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.189      ;
; -0.155 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.187      ;
; -0.155 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.187      ;
; -0.155 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.187      ;
; -0.155 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.187      ;
; -0.155 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.187      ;
; -0.155 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.187      ;
; -0.155 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.187      ;
; -0.155 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.187      ;
; -0.147 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.179      ;
; -0.147 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.179      ;
; -0.147 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.179      ;
; -0.147 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.179      ;
; -0.147 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.179      ;
; -0.147 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.179      ;
; -0.147 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.179      ;
; -0.147 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.179      ;
; -0.095 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.127      ;
; -0.095 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.127      ;
; -0.095 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.127      ;
; -0.095 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.127      ;
; -0.095 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.127      ;
; -0.095 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.127      ;
; -0.095 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.127      ;
; -0.095 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.127      ;
; -0.093 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.125      ;
; -0.093 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.125      ;
; -0.093 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.125      ;
; -0.093 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.125      ;
; -0.081 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.113      ;
; -0.081 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.113      ;
; -0.081 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.113      ;
; -0.081 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.113      ;
; -0.081 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.113      ;
; -0.081 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.113      ;
; -0.081 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.113      ;
; -0.081 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.113      ;
; -0.072 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 1.000        ; 0.000      ; 1.104      ;
; -0.055 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.087      ;
; -0.055 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.087      ;
; -0.055 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.087      ;
; -0.055 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.087      ;
; -0.054 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.086      ;
; -0.054 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.086      ;
; -0.054 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.086      ;
; -0.054 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 1.000        ; 0.000      ; 1.086      ;
; -0.019 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.051      ;
; -0.019 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.051      ;
; -0.019 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.051      ;
; -0.019 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.051      ;
; -0.019 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.051      ;
; -0.019 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.051      ;
; -0.019 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.051      ;
; -0.019 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.051      ;
; -0.019 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                  ; CK           ; CK          ; 1.000        ; 0.000      ; 1.051      ;
; -0.018 ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 1.000        ; -0.002     ; 1.048      ;
; -0.018 ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 1.000        ; -0.002     ; 1.048      ;
; -0.018 ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; CK           ; CK          ; 1.000        ; -0.002     ; 1.048      ;
; -0.018 ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 1.000        ; -0.002     ; 1.048      ;
; -0.017 ; FSM_TX:FSM_TX|present_state.RESET                                                                       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; FSM_TX:FSM_TX|present_state.RESET                                                                       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; FSM_TX:FSM_TX|present_state.RESET                                                                       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; FSM_TX:FSM_TX|present_state.RESET                                                                       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; FSM_TX:FSM_TX|present_state.RESET                                                                       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; FSM_TX:FSM_TX|present_state.RESET                                                                       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 1.000        ; 0.000      ; 1.049      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CK'                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.241 ; lpm_ff:DATA_FF|dffs[2]                                                                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.397      ;
; 0.292 ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.444      ;
; 0.293 ; lpm_ff:DATA_FF|dffs[4]                                                                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.445      ;
; 0.293 ; lpm_ff:DATA_FF|dffs[3]                                                                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.445      ;
; 0.293 ; lpm_ff:DATA_FF|dffs[5]                                                                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.445      ;
; 0.325 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.477      ;
; 0.331 ; FSM_TX:FSM_TX|present_state.WAIT_WR                                                                     ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; CK           ; CK          ; 0.000        ; 0.000      ; 0.483      ;
; 0.337 ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; FSM_TX:FSM_TX|present_state.CONTROL_END_BIT                                                             ; CK           ; CK          ; 0.000        ; -0.002     ; 0.487      ;
; 0.360 ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; FSM_TX:FSM_TX|present_state.CONTROL_END_BIT                                                             ; FSM_TX:FSM_TX|present_state.WAIT_WR                                                                     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.515      ;
; 0.368 ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; lpm_ff:DATA_FF|dffs[0]                                                                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; lpm_ff:DATA_FF|dffs[6]                                                                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.529      ;
; 0.384 ; lpm_ff:DATA_FF|dffs[1]                                                                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.536      ;
; 0.436 ; FSM_TX:FSM_TX|present_state.CONTROL_END_BIT                                                             ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 0.000        ; 0.002      ; 0.590      ;
; 0.437 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.589      ;
; 0.447 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.599      ;
; 0.462 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.614      ;
; 0.491 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.643      ;
; 0.492 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.644      ;
; 0.493 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.645      ;
; 0.494 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.646      ;
; 0.495 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.647      ;
; 0.495 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.647      ;
; 0.500 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.653      ;
; 0.514 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.667      ;
; 0.516 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.668      ;
; 0.517 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.669      ;
; 0.534 ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 0.000        ; 0.000      ; 0.686      ;
; 0.535 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.687      ;
; 0.535 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.687      ;
; 0.536 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.688      ;
; 0.548 ; lpm_ff:DATA_FF|dffs[7]                                                                                  ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                  ; CK           ; CK          ; 0.000        ; -0.016     ; 0.684      ;
; 0.550 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.702      ;
; 0.551 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.703      ;
; 0.552 ; FSM_TX:FSM_TX|present_state.WAIT_WR                                                                     ; FSM_TX:FSM_TX|present_state.WAIT_WR                                                                     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.704      ;
; 0.558 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.710      ;
; 0.564 ; FSM_TX:FSM_TX|present_state.RESET                                                                       ; FSM_TX:FSM_TX|present_state.WAIT_WR                                                                     ; CK           ; CK          ; 0.000        ; -0.002     ; 0.714      ;
; 0.570 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.722      ;
; 0.570 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.722      ;
; 0.572 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.724      ;
; 0.575 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.727      ;
; 0.585 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.737      ;
; 0.586 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.738      ;
; 0.605 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.757      ;
; 0.608 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.760      ;
; 0.610 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.762      ;
; 0.620 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.772      ;
; 0.624 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.776      ;
; 0.634 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.786      ;
; 0.641 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.793      ;
; 0.643 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.795      ;
; 0.645 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; FSM_TX:FSM_TX|present_state.WAIT_WR                                                                     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.797      ;
; 0.646 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; FSM_TX:FSM_TX|present_state.WAIT_WR                                                                     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.798      ;
; 0.655 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.807      ;
; 0.660 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.812      ;
; 0.665 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.817      ;
; 0.676 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.828      ;
; 0.678 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.830      ;
; 0.684 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; FSM_TX:FSM_TX|present_state.WAIT_WR                                                                     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.836      ;
; 0.707 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.859      ;
; 0.710 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 0.000        ; 0.002      ; 0.864      ;
; 0.711 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.863      ;
; 0.711 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 0.000        ; 0.002      ; 0.865      ;
; 0.713 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.865      ;
; 0.728 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 0.000        ; 0.000      ; 0.880      ;
; 0.732 ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 0.000        ; 0.002      ; 0.886      ;
; 0.742 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 0.000        ; 0.000      ; 0.894      ;
; 0.746 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.898      ;
; 0.748 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.900      ;
; 0.749 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 0.000        ; 0.002      ; 0.903      ;
; 0.769 ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; FSM_TX:FSM_TX|present_state.WAIT_WR                                                                     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.921      ;
; 0.781 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.933      ;
; 0.783 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.935      ;
; 0.794 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 0.000        ; 0.000      ; 0.946      ;
; 0.802 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 0.000        ; 0.000      ; 0.954      ;
; 0.804 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 0.000        ; 0.000      ; 0.956      ;
; 0.807 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ; CK           ; CK          ; 0.000        ; 0.000      ; 0.959      ;
; 0.810 ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.962      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CK'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CK    ; Rise       ; CK                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.CONTROL_END_BIT                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.CONTROL_END_BIT                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.RESET                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.RESET                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.TX_BIT                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.WAIT_WR                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; FSM_TX:FSM_TX|present_state.WAIT_WR                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[0]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[0]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[1]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[1]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[2]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[2]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[3]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[3]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[4]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[4]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[5]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[5]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[6]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[6]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[7]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_ff:DATA_FF|dffs[7]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CK|combout                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CK|combout                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CK~clkctrl|inclk[0]                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CK~clkctrl|inclk[0]                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CK~clkctrl|outclk                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CK~clkctrl|outclk                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_TX_MOD_10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_TX_MOD_10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_TX_MOD_10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_TX_MOD_10|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CNT_TX_MOD_217|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; DIN[*]    ; CK         ; 0.059  ; 0.059  ; Rise       ; CK              ;
;  DIN[0]   ; CK         ; 0.059  ; 0.059  ; Rise       ; CK              ;
;  DIN[1]   ; CK         ; 0.007  ; 0.007  ; Rise       ; CK              ;
;  DIN[2]   ; CK         ; -0.044 ; -0.044 ; Rise       ; CK              ;
;  DIN[3]   ; CK         ; -0.529 ; -0.529 ; Rise       ; CK              ;
;  DIN[4]   ; CK         ; -0.527 ; -0.527 ; Rise       ; CK              ;
;  DIN[5]   ; CK         ; -0.445 ; -0.445 ; Rise       ; CK              ;
;  DIN[6]   ; CK         ; -0.512 ; -0.512 ; Rise       ; CK              ;
;  DIN[7]   ; CK         ; 0.015  ; 0.015  ; Rise       ; CK              ;
; WR        ; CK         ; 2.513  ; 2.513  ; Rise       ; CK              ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; DIN[*]    ; CK         ; 0.649  ; 0.649  ; Rise       ; CK              ;
;  DIN[0]   ; CK         ; 0.061  ; 0.061  ; Rise       ; CK              ;
;  DIN[1]   ; CK         ; 0.113  ; 0.113  ; Rise       ; CK              ;
;  DIN[2]   ; CK         ; 0.164  ; 0.164  ; Rise       ; CK              ;
;  DIN[3]   ; CK         ; 0.649  ; 0.649  ; Rise       ; CK              ;
;  DIN[4]   ; CK         ; 0.647  ; 0.647  ; Rise       ; CK              ;
;  DIN[5]   ; CK         ; 0.565  ; 0.565  ; Rise       ; CK              ;
;  DIN[6]   ; CK         ; 0.632  ; 0.632  ; Rise       ; CK              ;
;  DIN[7]   ; CK         ; 0.105  ; 0.105  ; Rise       ; CK              ;
; WR        ; CK         ; -2.237 ; -2.237 ; Rise       ; CK              ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; TXRDY     ; CK         ; 4.301 ; 4.301 ; Rise       ; CK              ;
; TX_UART   ; CK         ; 5.657 ; 5.657 ; Rise       ; CK              ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; TXRDY     ; CK         ; 4.131 ; 4.131 ; Rise       ; CK              ;
; TX_UART   ; CK         ; 5.599 ; 5.599 ; Rise       ; CK              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.757  ; 0.241 ; N/A      ; N/A     ; -1.380              ;
;  CK              ; -1.757  ; 0.241 ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS  ; -32.562 ; 0.0   ; 0.0      ; 0.0     ; -36.38              ;
;  CK              ; -32.562 ; 0.000 ; N/A      ; N/A     ; -36.380             ;
+------------------+---------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; DIN[*]    ; CK         ; 0.589  ; 0.589  ; Rise       ; CK              ;
;  DIN[0]   ; CK         ; 0.589  ; 0.589  ; Rise       ; CK              ;
;  DIN[1]   ; CK         ; 0.496  ; 0.496  ; Rise       ; CK              ;
;  DIN[2]   ; CK         ; 0.421  ; 0.421  ; Rise       ; CK              ;
;  DIN[3]   ; CK         ; -0.475 ; -0.475 ; Rise       ; CK              ;
;  DIN[4]   ; CK         ; -0.464 ; -0.464 ; Rise       ; CK              ;
;  DIN[5]   ; CK         ; -0.347 ; -0.347 ; Rise       ; CK              ;
;  DIN[6]   ; CK         ; -0.445 ; -0.445 ; Rise       ; CK              ;
;  DIN[7]   ; CK         ; 0.426  ; 0.426  ; Rise       ; CK              ;
; WR        ; CK         ; 4.721  ; 4.721  ; Rise       ; CK              ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; DIN[*]    ; CK         ; 0.705  ; 0.705  ; Rise       ; CK              ;
;  DIN[0]   ; CK         ; 0.061  ; 0.061  ; Rise       ; CK              ;
;  DIN[1]   ; CK         ; 0.113  ; 0.113  ; Rise       ; CK              ;
;  DIN[2]   ; CK         ; 0.164  ; 0.164  ; Rise       ; CK              ;
;  DIN[3]   ; CK         ; 0.705  ; 0.705  ; Rise       ; CK              ;
;  DIN[4]   ; CK         ; 0.694  ; 0.694  ; Rise       ; CK              ;
;  DIN[5]   ; CK         ; 0.577  ; 0.577  ; Rise       ; CK              ;
;  DIN[6]   ; CK         ; 0.675  ; 0.675  ; Rise       ; CK              ;
;  DIN[7]   ; CK         ; 0.105  ; 0.105  ; Rise       ; CK              ;
; WR        ; CK         ; -2.237 ; -2.237 ; Rise       ; CK              ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; TXRDY     ; CK         ; 7.834  ; 7.834  ; Rise       ; CK              ;
; TX_UART   ; CK         ; 10.799 ; 10.799 ; Rise       ; CK              ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; TXRDY     ; CK         ; 4.131 ; 4.131 ; Rise       ; CK              ;
; TX_UART   ; CK         ; 5.599 ; 5.599 ; Rise       ; CK              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CK         ; CK       ; 318      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CK         ; CK       ; 318      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Dec 09 11:56:10 2018
Info: Command: quartus_sta TX -c TX
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TX.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CK CK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.757
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.757       -32.562 CK 
Info (332146): Worst-case hold slack is 0.523
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.523         0.000 CK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -36.380 CK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 2 output pins without output pin load capacitance assignment
    Info (306007): Pin "TXRDY" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "TX_UART" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.305
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.305        -3.395 CK 
Info (332146): Worst-case hold slack is 0.241
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.241         0.000 CK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -36.380 CK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 336 megabytes
    Info: Processing ended: Sun Dec 09 11:56:12 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


