\hypertarget{group___u_s_a_r_t___mode}{}\section{U\+S\+A\+RT Mode}
\label{group___u_s_a_r_t___mode}\index{U\+S\+A\+R\+T Mode@{U\+S\+A\+R\+T Mode}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+RX}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+RE})\hypertarget{group___u_s_a_r_t___mode_ga3efdc5989048ad122a5c9c1e325bb89c}{}\label{group___u_s_a_r_t___mode_ga3efdc5989048ad122a5c9c1e325bb89c}

\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+TX}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+TE})\hypertarget{group___u_s_a_r_t___mode_ga7a2fcdc3486d2675cc147811b996eb16}{}\label{group___u_s_a_r_t___mode_ga7a2fcdc3486d2675cc147811b996eb16}

\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+T\+X\+\_\+\+RX}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+TE} $\vert$\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+RE}))\hypertarget{group___u_s_a_r_t___mode_ga82418ff60ab8dac647eb7a6ba6db1284}{}\label{group___u_s_a_r_t___mode_ga82418ff60ab8dac647eb7a6ba6db1284}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
