// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// VCS coverage exclude_file
module mem_64x2(
  input  [5:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [1:0] R0_data,
  input  [5:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [1:0] W0_data
);

  reg [1:0] Memory[0:63];
  reg       _R0_en_d0;
  reg [5:0] _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 2'bx;
endmodule

module SDPReadWriteSmem(
  input        clock,
               reset,
  input  [5:0] io_rd_addr,
  output [1:0] io_data_out,
  input  [5:0] io_wr_addr,
  input        io_wr_en,
  input  [1:0] io_data_in
);

  wire [1:0] _mem_ext_R0_data;
  reg        hazard_reg;
  reg  [1:0] din_buff;
  always @(posedge clock) begin
    if (reset) begin
      hazard_reg <= 1'h0;
      din_buff <= 2'h0;
    end
    else begin
      hazard_reg <= io_rd_addr == io_wr_addr & io_wr_en;
      din_buff <= io_data_in;
    end
  end // always @(posedge)
  mem_64x2 mem_ext (
    .R0_addr (io_rd_addr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_wr_addr),
    .W0_en   (io_wr_en),
    .W0_clk  (clock),
    .W0_data (io_data_in)
  );
  assign io_data_out = hazard_reg ? din_buff : _mem_ext_R0_data;
endmodule

// VCS coverage exclude_file
module ram_64x278(
  input  [5:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [277:0] R0_data,
  input  [5:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [277:0] W0_data
);

  reg [277:0] Memory[0:63];
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 278'bx;
endmodule

module ReadWriteSmem(
  input          clock,
                 io_wr_en,
  input  [5:0]   io_addr,
  input  [277:0] io_data_in,
  output [277:0] io_data_out
);

  wire [277:0] _ram_ext_R0_data;
  reg  [277:0] dataOut;
  always @(posedge clock)
    dataOut <= _ram_ext_R0_data;
  ram_64x278 ram_ext (
    .R0_addr (io_addr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (io_addr),
    .W0_en   (io_wr_en),
    .W0_clk  (clock),
    .W0_data (io_data_in)
  );
  assign io_data_out = dataOut;
endmodule

module instruction_validator(
  input  [1:0] io_instruction_index,
  output [3:0] io_instruction_output
);

  wire [3:0][3:0] _GEN = '{4'h1, 4'h3, 4'h7, 4'hF};
  assign io_instruction_output = _GEN[io_instruction_index];
endmodule

module instruction_cache(
  input          clock,
                 reset,
  output         io_cpu_addr_ready,
  input          io_cpu_addr_valid,
  input  [31:0]  io_cpu_addr_bits,
  input          io_DRAM_resp_valid,
  input  [255:0] io_DRAM_resp_bits_data,
  output         io_cache_data_valid,
  output [31:0]  io_cache_data_bits_fetch_PC,
  output         io_cache_data_bits_valid_bits_0,
                 io_cache_data_bits_valid_bits_1,
                 io_cache_data_bits_valid_bits_2,
                 io_cache_data_bits_valid_bits_3,
  output [31:0]  io_cache_data_bits_instructions_0_instruction,
                 io_cache_data_bits_instructions_1_instruction,
                 io_cache_data_bits_instructions_2_instruction,
                 io_cache_data_bits_instructions_3_instruction,
  input          io_DRAM_request_ready,
  output         io_DRAM_request_valid,
  output [31:0]  io_DRAM_request_bits_addr
);

  wire             miss;
  wire [1:0]       hit_oh;
  wire [29:0]      current_addr;
  wire [3:0]       _validator_io_instruction_output;
  wire [277:0]     _data_memory_1_io_data_out;
  wire [277:0]     _data_memory_0_io_data_out;
  wire [1:0]       _LRU_memory_io_data_out;
  reg  [1:0]       cache_state;
  reg  [31:0]      replay_addr;
  reg  [20:0]      replay_tag;
  reg              replay_valid;
  reg  [31:0]      fetch_PC_buf;
  reg              packet_index;
  reg  [20:0]      replay_tag_REG;
  reg  [31:0]      io_DRAM_request_bits_addr_REG;
  wire [31:0]      _GEN = miss ? io_DRAM_request_bits_addr_REG & 32'hFFFFFFE0 : 32'h0;
  wire             _GEN_0 = cache_state == 2'h1;
  reg  [31:0]      io_DRAM_request_bits_addr_REG_1;
  wire             _GEN_1 = ~_GEN_0 | io_DRAM_request_ready;
  assign current_addr =
    (|cache_state) | miss ? replay_addr[31:2] : io_cpu_addr_bits[31:2];
  wire [277:0]     current_data = {1'h1, replay_tag, io_DRAM_resp_bits_data};
  reg  [5:0]       LRU_memory_io_wr_addr_REG;
  wire [1:0]       allocate_way =
    _LRU_memory_io_data_out[1] ? {1'h0, ~(_LRU_memory_io_data_out[0])} : 2'h2;
  wire [20:0]      memory_tags_vec_0 = _data_memory_0_io_data_out[276:256];
  wire [20:0]      memory_tags_vec_1 = _data_memory_1_io_data_out[276:256];
  reg  [20:0]      hit_oh_vec_0_REG;
  wire             hit_oh_vec_0 =
    memory_tags_vec_0 == hit_oh_vec_0_REG & _data_memory_0_io_data_out[277];
  reg  [20:0]      hit_oh_vec_1_REG;
  wire             hit_oh_vec_1 =
    memory_tags_vec_1 == hit_oh_vec_1_REG & _data_memory_1_io_data_out[277];
  assign hit_oh = {hit_oh_vec_1, hit_oh_vec_0};
  reg              hit_REG;
  reg              hit_REG_1;
  reg              hit_REG_3;
  wire             hit = (|hit_oh) & (hit_REG | hit_REG_1) & ~hit_REG_3;
  reg              miss_REG;
  reg              miss_REG_1;
  reg              miss_REG_3;
  assign miss = ~(|hit_oh) & (miss_REG | miss_REG_1) & ~miss_REG_3;
  wire [255:0]     hit_instruction_data =
    hit_oh_vec_1
      ? _data_memory_1_io_data_out[255:0]
      : hit_oh_vec_0 ? _data_memory_0_io_data_out[255:0] : 256'h0;
  wire [7:0][31:0] _GEN_2 =
    {{hit_instruction_data[255:224]},
     {hit_instruction_data[223:192]},
     {hit_instruction_data[191:160]},
     {hit_instruction_data[159:128]},
     {hit_instruction_data[127:96]},
     {hit_instruction_data[95:64]},
     {hit_instruction_data[63:32]},
     {hit_instruction_data[31:0]}};
  wire [2:0]       _GEN_3 = {packet_index, 2'h0};
  reg              io_cache_data_bits_valid_bits_0_REG;
  reg              io_cache_data_bits_valid_bits_1_REG;
  reg              io_cache_data_bits_valid_bits_2_REG;
  reg              io_cache_data_bits_valid_bits_3_REG;
  always @(posedge clock) begin
    if (reset) begin
      cache_state <= 2'h0;
      replay_addr <= 32'h0;
      replay_tag <= 21'h0;
      replay_valid <= 1'h0;
      fetch_PC_buf <= 32'h0;
      packet_index <= 1'h0;
    end
    else begin
      automatic logic _GEN_4;
      _GEN_4 = cache_state == 2'h2;
      if (|cache_state) begin
        if (_GEN_0) begin
          if (io_DRAM_resp_valid)
            cache_state <= 2'h2;
        end
        else if (_GEN_4)
          cache_state <= 2'h0;
      end
      else begin
        if (miss)
          cache_state <= 2'h1;
        replay_tag <= replay_tag_REG;
      end
      if (io_cpu_addr_valid)
        replay_addr <= io_cpu_addr_bits;
      replay_valid <=
        (|cache_state) & (_GEN_0 ? io_DRAM_resp_valid : ~_GEN_4 & replay_valid);
      if (~(|cache_state) & ~miss) begin
        fetch_PC_buf <= io_cpu_addr_bits;
        packet_index <= current_addr[2];
      end
    end
    replay_tag_REG <= io_cpu_addr_bits[31:11];
    io_DRAM_request_bits_addr_REG <= io_cpu_addr_bits;
    if (|cache_state) begin
      if (_GEN_1)
        io_DRAM_request_bits_addr_REG_1 <= 32'h0;
    end
    else
      io_DRAM_request_bits_addr_REG_1 <= _GEN;
    LRU_memory_io_wr_addr_REG <= current_addr[8:3];
    hit_oh_vec_0_REG <= current_addr[29:9];
    hit_oh_vec_1_REG <= current_addr[29:9];
    hit_REG <= io_cpu_addr_valid;
    hit_REG_1 <= replay_valid;
    hit_REG_3 <= reset;
    miss_REG <= io_cpu_addr_valid;
    miss_REG_1 <= replay_valid;
    miss_REG_3 <= reset;
    io_cache_data_bits_valid_bits_0_REG <= _validator_io_instruction_output[3];
    io_cache_data_bits_valid_bits_1_REG <= _validator_io_instruction_output[2];
    io_cache_data_bits_valid_bits_2_REG <= _validator_io_instruction_output[1];
    io_cache_data_bits_valid_bits_3_REG <= _validator_io_instruction_output[0];
  end // always @(posedge)
  SDPReadWriteSmem LRU_memory (
    .clock       (clock),
    .reset       (reset),
    .io_rd_addr  (current_addr[8:3]),
    .io_data_out (_LRU_memory_io_data_out),
    .io_wr_addr  (LRU_memory_io_wr_addr_REG),
    .io_wr_en    (hit),
    .io_data_in
      ({2{(_LRU_memory_io_data_out | hit_oh) != 2'h3}} & _LRU_memory_io_data_out | hit_oh)
  );
  ReadWriteSmem data_memory_0 (
    .clock       (clock),
    .io_wr_en    (io_DRAM_resp_valid & allocate_way[0]),
    .io_addr     (current_addr[8:3]),
    .io_data_in  (current_data),
    .io_data_out (_data_memory_0_io_data_out)
  );
  ReadWriteSmem data_memory_1 (
    .clock       (clock),
    .io_wr_en    (io_DRAM_resp_valid & allocate_way[1]),
    .io_addr     (current_addr[8:3]),
    .io_data_in  (current_data),
    .io_data_out (_data_memory_1_io_data_out)
  );
  instruction_validator validator (
    .io_instruction_index  (current_addr[1:0]),
    .io_instruction_output (_validator_io_instruction_output)
  );
  assign io_cpu_addr_ready = ~(|cache_state) & ~miss;
  assign io_cache_data_valid = hit;
  assign io_cache_data_bits_fetch_PC = fetch_PC_buf;
  assign io_cache_data_bits_valid_bits_0 = io_cache_data_bits_valid_bits_0_REG & hit;
  assign io_cache_data_bits_valid_bits_1 = io_cache_data_bits_valid_bits_1_REG & hit;
  assign io_cache_data_bits_valid_bits_2 = io_cache_data_bits_valid_bits_2_REG & hit;
  assign io_cache_data_bits_valid_bits_3 = io_cache_data_bits_valid_bits_3_REG & hit;
  assign io_cache_data_bits_instructions_0_instruction = _GEN_2[{packet_index, 2'h0}];
  assign io_cache_data_bits_instructions_1_instruction = _GEN_2[_GEN_3 + 3'h1];
  assign io_cache_data_bits_instructions_2_instruction = _GEN_2[_GEN_3 + 3'h2];
  assign io_cache_data_bits_instructions_3_instruction = _GEN_2[_GEN_3 + 3'h3];
  assign io_DRAM_request_valid = (|cache_state) ? _GEN_0 & ~io_DRAM_request_ready : miss;
  assign io_DRAM_request_bits_addr =
    (|cache_state) ? (_GEN_1 ? 32'h0 : io_DRAM_request_bits_addr_REG_1) : _GEN;
endmodule

// VCS coverage exclude_file
module mem_65536x2(
  input  [15:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [1:0]  R0_data,
  input  [15:0] R1_addr,
  input         R1_en,
                R1_clk,
  output [1:0]  R1_data,
  input  [15:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [1:0]  W0_data
);

  reg [1:0]  Memory[0:65535];
  reg        _R0_en_d0;
  reg [15:0] _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  reg        _R1_en_d0;
  reg [15:0] _R1_addr_d0;
  always @(posedge R1_clk) begin
    _R1_en_d0 <= R1_en;
    _R1_addr_d0 <= R1_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 2'bx;
  assign R1_data = _R1_en_d0 ? Memory[_R1_addr_d0] : 2'bx;
endmodule

module PHT_memory(
  input         clock,
  input  [15:0] io_addrA,
  output [15:0] io_readDataA,
  input  [15:0] io_addrB,
  output [15:0] io_readDataB,
  input  [15:0] io_addrC,
  input  [1:0]  io_writeDataC,
  input         io_writeEnableC
);

  wire [1:0] _mem_ext_R0_data;
  wire [1:0] _mem_ext_R1_data;
  mem_65536x2 mem_ext (
    .R0_addr (io_addrB),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .R1_addr (io_addrA),
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .R1_data (_mem_ext_R1_data),
    .W0_addr (io_addrC),
    .W0_en   (io_writeEnableC),
    .W0_clk  (clock),
    .W0_data (io_writeDataC)
  );
  assign io_readDataA = {14'h0, _mem_ext_R1_data};
  assign io_readDataB = {14'h0, _mem_ext_R0_data};
endmodule

module gshare(
  input         clock,
  input  [15:0] io_predict_GHR,
  input  [31:0] io_predict_PC,
  input         io_predict_valid,
  output        io_T_NT,
                io_valid,
  input  [15:0] io_commit_GHR,
  input  [31:0] io_commit_PC,
  input         io_commit_valid,
                io_commit_branch_direction
);

  wire [15:0] _PHT_io_readDataA;
  wire [15:0] _PHT_io_readDataB;
  wire [15:0] hashed_predict_addr = io_predict_PC[15:0] ^ io_predict_GHR;
  wire [15:0] hashed_commit_addr = io_commit_PC[15:0] ^ io_commit_GHR;
  reg         io_valid_REG;
  reg  [15:0] PHT_io_addrC_REG;
  reg         PHT_io_writeEnableC_REG;
  reg         REG;
  always @(posedge clock) begin
    io_valid_REG <= io_predict_valid;
    PHT_io_addrC_REG <= hashed_commit_addr;
    PHT_io_writeEnableC_REG <= io_commit_valid;
    REG <= io_commit_branch_direction;
  end // always @(posedge)
  PHT_memory PHT (
    .clock           (clock),
    .io_addrA        (hashed_predict_addr),
    .io_readDataA    (_PHT_io_readDataA),
    .io_addrB        (hashed_commit_addr),
    .io_readDataB    (_PHT_io_readDataB),
    .io_addrC        (PHT_io_addrC_REG),
    .io_writeDataC
      (REG
         ? (_PHT_io_readDataB[1:0] != 2'h3
              ? _PHT_io_readDataB[1:0] + 2'h1
              : _PHT_io_readDataB[1:0])
         : (|(_PHT_io_readDataB[1:0]))
             ? _PHT_io_readDataB[1:0] - 2'h1
             : _PHT_io_readDataB[1:0]),
    .io_writeEnableC (PHT_io_writeEnableC_REG)
  );
  assign io_T_NT = _PHT_io_readDataA[1];
  assign io_valid = io_valid_REG;
endmodule

// VCS coverage exclude_file
module mem_4096x55(
  input  [11:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [54:0] R0_data,
  input  [11:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [54:0] W0_data
);

  reg [54:0] Memory[0:4095];
  reg        _R0_en_d0;
  reg [11:0] _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 55'bx;
endmodule

module SDPReadWriteSmem_1(
  input         clock,
                reset,
  input  [11:0] io_rd_addr,
  output [54:0] io_data_out,
  input  [11:0] io_wr_addr,
  input         io_wr_en,
  input  [54:0] io_data_in
);

  wire [54:0] _mem_ext_R0_data;
  reg         hazard_reg;
  reg  [54:0] din_buff;
  always @(posedge clock) begin
    if (reset) begin
      hazard_reg <= 1'h0;
      din_buff <= 55'h0;
    end
    else begin
      hazard_reg <= io_rd_addr == io_wr_addr & io_wr_en;
      din_buff <= io_data_in;
    end
  end // always @(posedge)
  mem_4096x55 mem_ext (
    .R0_addr (io_rd_addr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_wr_addr),
    .W0_en   (io_wr_en),
    .W0_clk  (clock),
    .W0_data (io_data_in)
  );
  assign io_data_out = hazard_reg ? din_buff : _mem_ext_R0_data;
endmodule

module hash_BTB(
  input         clock,
                reset,
  input  [31:0] io_predict_PC,
  input         io_predict_valid,
  output        io_BTB_valid,
  output [31:0] io_BTB_target,
  output [1:0]  io_BTB_type,
  output [3:0]  io_BTB_br_mask,
  output        io_BTB_hit,
  input  [31:0] io_commit_PC,
                io_commit_target,
  input         io_commit_valid
);

  wire [54:0] _BTB_memory_io_data_out;
  reg         io_BTB_valid_REG;
  reg  [15:0] io_BTB_hit_REG;
  always @(posedge clock) begin
    io_BTB_valid_REG <= io_predict_valid;
    io_BTB_hit_REG <= io_predict_PC[31:16];
  end // always @(posedge)
  SDPReadWriteSmem_1 BTB_memory (
    .clock       (clock),
    .reset       (reset),
    .io_rd_addr  (io_predict_PC[15:4]),
    .io_data_out (_BTB_memory_io_data_out),
    .io_wr_addr  (io_commit_PC[15:4]),
    .io_wr_en    (io_commit_valid),
    .io_data_in  ({1'h1, io_commit_PC[31:16], io_commit_target, 6'h0})
  );
  assign io_BTB_valid = io_BTB_valid_REG;
  assign io_BTB_target = _BTB_memory_io_data_out[37:6];
  assign io_BTB_type = _BTB_memory_io_data_out[5:4];
  assign io_BTB_br_mask = _BTB_memory_io_data_out[3:0];
  assign io_BTB_hit =
    io_BTB_hit_REG == _BTB_memory_io_data_out[53:38] & _BTB_memory_io_data_out[54];
endmodule

// VCS coverage exclude_file
module mem_128x39(
  input  [6:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [38:0] R0_data,
  input  [6:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [38:0] W0_data
);

  reg [38:0] Memory[0:127];
  reg        _R0_en_d0;
  reg [6:0]  _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 39'bx;
endmodule

module SDPReadWriteSmem_2(
  input         clock,
                reset,
  input  [6:0]  io_rd_addr,
  output [38:0] io_data_out,
  input  [6:0]  io_wr_addr,
  input         io_wr_en,
  input  [38:0] io_data_in
);

  wire [38:0] _mem_ext_R0_data;
  reg         hazard_reg;
  reg  [38:0] din_buff;
  always @(posedge clock) begin
    if (reset) begin
      hazard_reg <= 1'h0;
      din_buff <= 39'h0;
    end
    else begin
      hazard_reg <= io_rd_addr == io_wr_addr & io_wr_en;
      din_buff <= io_data_in;
    end
  end // always @(posedge)
  mem_128x39 mem_ext (
    .R0_addr (io_rd_addr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_wr_addr),
    .W0_en   (io_wr_en),
    .W0_clk  (clock),
    .W0_data (io_data_in)
  );
  assign io_data_out = hazard_reg ? din_buff : _mem_ext_R0_data;
endmodule

module RAS(
  input         clock,
                reset,
  input  [31:0] io_wr_addr,
  input         io_wr_valid,
                io_rd_valid,
  input  [6:0]  io_revert_NEXT,
                io_revert_TOS,
  input         io_revert_valid,
  output [31:0] io_ret_addr,
  output [6:0]  io_NEXT,
                io_TOS
);

  wire [6:0]  NOS;
  wire [38:0] _RAS_memory_io_data_out;
  reg  [6:0]  NEXT;
  reg  [6:0]  TOS;
  assign NOS = _RAS_memory_io_data_out[38:32];
  always @(posedge clock) begin
    if (reset) begin
      NEXT <= 7'h0;
      TOS <= 7'h0;
    end
    else if (io_revert_valid) begin
      NEXT <= io_revert_NEXT;
      TOS <= io_revert_TOS;
    end
    else if (io_wr_valid) begin
      NEXT <= NEXT + 7'h1;
      TOS <= NEXT;
    end
    else if (io_rd_valid)
      TOS <= NOS;
  end // always @(posedge)
  SDPReadWriteSmem_2 RAS_memory (
    .clock       (clock),
    .reset       (reset),
    .io_rd_addr
      (io_wr_valid ? NEXT : io_rd_valid ? NOS : io_revert_valid ? io_revert_TOS : TOS),
    .io_data_out (_RAS_memory_io_data_out),
    .io_wr_addr  (NEXT),
    .io_wr_en    (io_wr_valid),
    .io_data_in  ({TOS, io_wr_addr})
  );
  assign io_ret_addr = _RAS_memory_io_data_out[31:0];
  assign io_NEXT = NEXT;
  assign io_TOS = TOS;
endmodule

module BP(
  input         clock,
                reset,
  output        io_predict_ready,
  input         io_predict_valid,
  input  [31:0] io_predict_bits,
  input         io_commit_0_valid,
  input  [31:0] io_commit_0_instruction_PC,
  input         io_commit_0_T_NT,
                io_commit_0_is_BR,
  input  [31:0] io_commit_0_expected_PC,
  input  [15:0] io_commit_0_GHR,
  input         io_commit_1_valid,
  input  [31:0] io_commit_1_instruction_PC,
  input         io_commit_1_T_NT,
                io_commit_1_is_BR,
                io_commit_1_is_misprediction,
  input  [31:0] io_commit_1_expected_PC,
  input  [15:0] io_commit_1_GHR,
  input  [6:0]  io_commit_1_TOS,
                io_commit_1_NEXT,
  input         io_commit_2_valid,
  input  [31:0] io_commit_2_instruction_PC,
  input         io_commit_2_T_NT,
                io_commit_2_is_BR,
                io_commit_2_is_misprediction,
  input  [31:0] io_commit_2_expected_PC,
  input  [15:0] io_commit_2_GHR,
  input  [6:0]  io_commit_2_TOS,
                io_commit_2_NEXT,
  input         io_commit_3_valid,
  input  [31:0] io_commit_3_instruction_PC,
  input         io_commit_3_T_NT,
                io_commit_3_is_BR,
                io_commit_3_is_misprediction,
  input  [31:0] io_commit_3_expected_PC,
  input  [15:0] io_commit_3_GHR,
  input  [6:0]  io_commit_3_TOS,
                io_commit_3_NEXT,
  input  [31:0] io_RAS_update_call_addr,
  input         io_RAS_update_call,
                io_RAS_update_ret,
  output [6:0]  io_RAS_read_NEXT,
                io_RAS_read_TOS,
  output [31:0] io_RAS_read_ret_addr,
  input         io_revert_valid,
  input  [15:0] io_revert_bits_GHR,
  output        io_prediction_valid,
                io_prediction_bits_hit,
  output [31:0] io_prediction_bits_target,
  output [1:0]  io_prediction_bits_br_type,
  output [3:0]  io_prediction_bits_br_mask,
  output [15:0] io_prediction_bits_GHR,
  output        io_prediction_bits_T_NT
);

  wire        _BTB_io_BTB_valid;
  wire [1:0]  _BTB_io_BTB_type;
  wire        _BTB_io_BTB_hit;
  wire        _gshare_io_T_NT;
  wire        _gshare_io_valid;
  reg  [15:0] GHR_reg;
  wire        misprediction =
    io_commit_1_is_misprediction | io_commit_2_is_misprediction
    | io_commit_3_is_misprediction;
  wire [15:0] misprediction_GHR =
    io_commit_1_is_misprediction
      ? io_commit_1_GHR
      : io_commit_2_is_misprediction
          ? io_commit_2_GHR
          : io_commit_3_is_misprediction ? io_commit_3_GHR : 16'h0;
  wire        GHR_update =
    _gshare_io_valid & _BTB_io_BTB_valid & _BTB_io_BTB_hit & _BTB_io_BTB_type == 2'h0;
  wire [15:0] _GEN = {GHR_reg[14:0], _gshare_io_T_NT};
  wire        _update_PHT_T = io_commit_0_is_BR & io_commit_0_valid;
  wire        _update_PHT_T_1 = io_commit_1_is_BR & io_commit_1_valid;
  wire        _update_PHT_T_2 = io_commit_2_is_BR & io_commit_2_valid;
  wire        _update_PHT_T_3 = io_commit_3_is_BR & io_commit_3_valid;
  wire [31:0] _GEN_0 =
    _update_PHT_T_3
      ? io_commit_3_instruction_PC
      : _update_PHT_T_2
          ? io_commit_2_instruction_PC
          : _update_PHT_T_1
              ? io_commit_1_instruction_PC
              : _update_PHT_T ? io_commit_0_instruction_PC : 32'h0;
  always @(posedge clock) begin
    if (reset)
      GHR_reg <= 16'h0;
    else if (misprediction)
      GHR_reg <= misprediction_GHR;
    else if (io_revert_valid)
      GHR_reg <= io_revert_bits_GHR;
    else if (GHR_update)
      GHR_reg <= _GEN;
  end // always @(posedge)
  gshare gshare (
    .clock                      (clock),
    .io_predict_GHR
      (misprediction
         ? misprediction_GHR
         : io_revert_valid ? io_revert_bits_GHR : GHR_update ? _GEN : GHR_reg),
    .io_predict_PC              (io_predict_bits),
    .io_predict_valid           (io_predict_valid),
    .io_T_NT                    (_gshare_io_T_NT),
    .io_valid                   (_gshare_io_valid),
    .io_commit_GHR
      (_update_PHT_T_3
         ? io_commit_3_GHR
         : _update_PHT_T_2
             ? io_commit_2_GHR
             : _update_PHT_T_1
                 ? io_commit_1_GHR
                 : _update_PHT_T ? io_commit_0_GHR : 16'h0),
    .io_commit_PC               (_GEN_0),
    .io_commit_valid
      (_update_PHT_T | _update_PHT_T_1 | _update_PHT_T_2 | _update_PHT_T_3),
    .io_commit_branch_direction
      (_update_PHT_T_3
         ? io_commit_3_T_NT
         : _update_PHT_T_2
             ? io_commit_2_T_NT
             : _update_PHT_T_1 ? io_commit_1_T_NT : _update_PHT_T & io_commit_0_T_NT)
  );
  hash_BTB BTB (
    .clock            (clock),
    .reset            (reset),
    .io_predict_PC    (io_predict_bits),
    .io_predict_valid (io_predict_valid),
    .io_BTB_valid     (_BTB_io_BTB_valid),
    .io_BTB_target    (io_prediction_bits_target),
    .io_BTB_type      (_BTB_io_BTB_type),
    .io_BTB_br_mask   (io_prediction_bits_br_mask),
    .io_BTB_hit       (_BTB_io_BTB_hit),
    .io_commit_PC     (_GEN_0),
    .io_commit_target
      (_update_PHT_T_3
         ? io_commit_3_expected_PC
         : _update_PHT_T_2
             ? io_commit_2_expected_PC
             : _update_PHT_T_1
                 ? io_commit_1_expected_PC
                 : _update_PHT_T ? io_commit_0_expected_PC : 32'h0),
    .io_commit_valid
      (io_commit_0_T_NT & io_commit_0_valid | io_commit_1_T_NT & io_commit_1_valid
       | io_commit_2_T_NT & io_commit_2_valid | io_commit_3_T_NT & io_commit_3_valid)
  );
  RAS RAS (
    .clock           (clock),
    .reset           (reset),
    .io_wr_addr      (io_RAS_update_call_addr),
    .io_wr_valid     (io_RAS_update_call & ~misprediction),
    .io_rd_valid     (io_RAS_update_ret & ~misprediction),
    .io_revert_NEXT
      (io_commit_1_is_misprediction
         ? io_commit_1_NEXT
         : io_commit_2_is_misprediction
             ? io_commit_2_NEXT
             : io_commit_3_is_misprediction ? io_commit_3_NEXT : 7'h0),
    .io_revert_TOS
      (io_commit_1_is_misprediction
         ? io_commit_1_TOS
         : io_commit_2_is_misprediction
             ? io_commit_2_TOS
             : io_commit_3_is_misprediction ? io_commit_3_TOS : 7'h0),
    .io_revert_valid (misprediction),
    .io_ret_addr     (io_RAS_read_ret_addr),
    .io_NEXT         (io_RAS_read_NEXT),
    .io_TOS          (io_RAS_read_TOS)
  );
  assign io_predict_ready = ~(misprediction | io_revert_valid);
  assign io_prediction_valid = _BTB_io_BTB_valid & _gshare_io_valid;
  assign io_prediction_bits_hit = _BTB_io_BTB_hit;
  assign io_prediction_bits_br_type = _BTB_io_BTB_type;
  assign io_prediction_bits_GHR = GHR_reg;
  assign io_prediction_bits_T_NT = _gshare_io_T_NT;
endmodule

module branch_decoder(
  input  [31:0] io_fetch_PC,
                io_instruction,
  input         io_valid,
                io_prediction_bits_hit,
  input  [31:0] io_prediction_bits_target,
  input  [3:0]  io_prediction_bits_br_mask,
  input  [31:0] io_RAS_read_ret_addr,
  output        io_T_NT,
                io_metadata_JAL,
                io_metadata_JALR,
                io_metadata_BR,
                io_metadata_Call,
                io_metadata_Ret,
  output [31:0] io_metadata_Imm,
                io_metadata_instruction_PC,
                io_metadata_RAS,
                io_metadata_BTB_target
);

  wire [31:0] imm;
  wire        JAL = io_instruction[6:0] == 7'h6F;
  wire        JALR = io_instruction[6:0] == 7'h67;
  wire        BR = io_instruction[6:0] == 7'h63;
  wire        _Call_T_2 = io_instruction[11:7] == 5'h1;
  wire        Ret = JALR & io_instruction[19:15] == 5'h1 & imm == 32'h0;
  assign imm =
    BR
      ? {{19{io_instruction[31]}}, io_instruction[31:25], io_instruction[11:7], 1'h0}
      : JAL
          ? {{12{io_instruction[31]}},
             io_instruction[19:12],
             io_instruction[20],
             io_instruction[30:21],
             1'h0}
          : JALR ? io_instruction : 32'h0;
  assign io_T_NT =
    JAL
      ? io_valid
      : JALR
          ? io_valid & (Ret | io_prediction_bits_hit & io_prediction_bits_br_mask[0])
          : BR & io_valid & io_prediction_bits_br_mask[0];
  assign io_metadata_JAL = JAL;
  assign io_metadata_JALR = JALR;
  assign io_metadata_BR = BR;
  assign io_metadata_Call = JAL & _Call_T_2 | JALR & _Call_T_2;
  assign io_metadata_Ret = Ret;
  assign io_metadata_Imm = imm;
  assign io_metadata_instruction_PC = io_fetch_PC;
  assign io_metadata_RAS = io_RAS_read_ret_addr;
  assign io_metadata_BTB_target = io_prediction_bits_target;
endmodule

module branch_decoder_1(
  input  [31:0] io_fetch_PC,
                io_instruction,
  input         io_valid,
                io_prediction_bits_hit,
  input  [31:0] io_prediction_bits_target,
  input  [3:0]  io_prediction_bits_br_mask,
  input  [31:0] io_RAS_read_ret_addr,
  output        io_T_NT,
                io_metadata_JAL,
                io_metadata_JALR,
                io_metadata_BR,
                io_metadata_Call,
                io_metadata_Ret,
  output [31:0] io_metadata_Imm,
                io_metadata_instruction_PC,
                io_metadata_RAS,
                io_metadata_BTB_target
);

  wire [31:0] imm;
  wire        JAL = io_instruction[6:0] == 7'h6F;
  wire        JALR = io_instruction[6:0] == 7'h67;
  wire        BR = io_instruction[6:0] == 7'h63;
  wire        _Call_T_2 = io_instruction[11:7] == 5'h1;
  wire        Ret = JALR & io_instruction[19:15] == 5'h1 & imm == 32'h0;
  assign imm =
    BR
      ? {{19{io_instruction[31]}}, io_instruction[31:25], io_instruction[11:7], 1'h0}
      : JAL
          ? {{12{io_instruction[31]}},
             io_instruction[19:12],
             io_instruction[20],
             io_instruction[30:21],
             1'h0}
          : JALR ? io_instruction : 32'h0;
  assign io_T_NT =
    JAL
      ? io_valid
      : JALR
          ? io_valid & (Ret | io_prediction_bits_hit & io_prediction_bits_br_mask[1])
          : BR & io_valid & io_prediction_bits_br_mask[1];
  assign io_metadata_JAL = JAL;
  assign io_metadata_JALR = JALR;
  assign io_metadata_BR = BR;
  assign io_metadata_Call = JAL & _Call_T_2 | JALR & _Call_T_2;
  assign io_metadata_Ret = Ret;
  assign io_metadata_Imm = imm;
  assign io_metadata_instruction_PC = io_fetch_PC + 32'h4;
  assign io_metadata_RAS = io_RAS_read_ret_addr;
  assign io_metadata_BTB_target = io_prediction_bits_target;
endmodule

module branch_decoder_2(
  input  [31:0] io_fetch_PC,
                io_instruction,
  input         io_valid,
                io_prediction_bits_hit,
  input  [31:0] io_prediction_bits_target,
  input  [3:0]  io_prediction_bits_br_mask,
  input  [31:0] io_RAS_read_ret_addr,
  output        io_T_NT,
                io_metadata_JAL,
                io_metadata_JALR,
                io_metadata_BR,
                io_metadata_Call,
                io_metadata_Ret,
  output [31:0] io_metadata_Imm,
                io_metadata_instruction_PC,
                io_metadata_RAS,
                io_metadata_BTB_target
);

  wire [31:0] imm;
  wire        JAL = io_instruction[6:0] == 7'h6F;
  wire        JALR = io_instruction[6:0] == 7'h67;
  wire        BR = io_instruction[6:0] == 7'h63;
  wire        _Call_T_2 = io_instruction[11:7] == 5'h1;
  wire        Ret = JALR & io_instruction[19:15] == 5'h1 & imm == 32'h0;
  assign imm =
    BR
      ? {{19{io_instruction[31]}}, io_instruction[31:25], io_instruction[11:7], 1'h0}
      : JAL
          ? {{12{io_instruction[31]}},
             io_instruction[19:12],
             io_instruction[20],
             io_instruction[30:21],
             1'h0}
          : JALR ? io_instruction : 32'h0;
  assign io_T_NT =
    JAL
      ? io_valid
      : JALR
          ? io_valid & (Ret | io_prediction_bits_hit & io_prediction_bits_br_mask[2])
          : BR & io_valid & io_prediction_bits_br_mask[2];
  assign io_metadata_JAL = JAL;
  assign io_metadata_JALR = JALR;
  assign io_metadata_BR = BR;
  assign io_metadata_Call = JAL & _Call_T_2 | JALR & _Call_T_2;
  assign io_metadata_Ret = Ret;
  assign io_metadata_Imm = imm;
  assign io_metadata_instruction_PC = io_fetch_PC + 32'h8;
  assign io_metadata_RAS = io_RAS_read_ret_addr;
  assign io_metadata_BTB_target = io_prediction_bits_target;
endmodule

module branch_decoder_3(
  input  [31:0] io_fetch_PC,
                io_instruction,
  input         io_valid,
                io_prediction_bits_hit,
  input  [31:0] io_prediction_bits_target,
  input  [3:0]  io_prediction_bits_br_mask,
  input  [31:0] io_RAS_read_ret_addr,
  output        io_T_NT,
                io_metadata_JAL,
                io_metadata_JALR,
                io_metadata_BR,
                io_metadata_Call,
                io_metadata_Ret,
  output [31:0] io_metadata_Imm,
                io_metadata_instruction_PC,
                io_metadata_RAS,
                io_metadata_BTB_target
);

  wire [31:0] imm;
  wire        JAL = io_instruction[6:0] == 7'h6F;
  wire        JALR = io_instruction[6:0] == 7'h67;
  wire        BR = io_instruction[6:0] == 7'h63;
  wire        _Call_T_2 = io_instruction[11:7] == 5'h1;
  wire        Ret = JALR & io_instruction[19:15] == 5'h1 & imm == 32'h0;
  assign imm =
    BR
      ? {{19{io_instruction[31]}}, io_instruction[31:25], io_instruction[11:7], 1'h0}
      : JAL
          ? {{12{io_instruction[31]}},
             io_instruction[19:12],
             io_instruction[20],
             io_instruction[30:21],
             1'h0}
          : JALR ? io_instruction : 32'h0;
  assign io_T_NT =
    JAL
      ? io_valid
      : JALR
          ? io_valid & (Ret | io_prediction_bits_hit & io_prediction_bits_br_mask[3])
          : BR & io_valid & io_prediction_bits_br_mask[3];
  assign io_metadata_JAL = JAL;
  assign io_metadata_JALR = JALR;
  assign io_metadata_BR = BR;
  assign io_metadata_Call = JAL & _Call_T_2 | JALR & _Call_T_2;
  assign io_metadata_Ret = Ret;
  assign io_metadata_Imm = imm;
  assign io_metadata_instruction_PC = io_fetch_PC + 32'hC;
  assign io_metadata_RAS = io_RAS_read_ret_addr;
  assign io_metadata_BTB_target = io_prediction_bits_target;
endmodule

module decoder_validator(
  input  [3:0] io_instruction_T_NT_mask,
  output [3:0] io_instruction_validity
);

  wire [3:0][3:0] _GEN = '{4'hF, 4'h7, 4'h3, 4'h1};
  assign io_instruction_validity =
    _GEN[io_instruction_T_NT_mask[0]
           ? 2'h0
           : io_instruction_T_NT_mask[1] ? 2'h1 : {1'h1, ~(io_instruction_T_NT_mask[2])}];
endmodule

module decode_validate(
  input         clock,
                reset,
  output        io_prediction_ready,
  input         io_prediction_valid,
                io_prediction_bits_hit,
  input  [31:0] io_prediction_bits_target,
  input  [3:0]  io_prediction_bits_br_mask,
  input  [15:0] io_prediction_bits_GHR,
  output        io_fetch_packet_ready,
  input         io_fetch_packet_valid,
  input  [31:0] io_fetch_packet_bits_fetch_PC,
  input         io_fetch_packet_bits_valid_bits_0,
                io_fetch_packet_bits_valid_bits_1,
                io_fetch_packet_bits_valid_bits_2,
                io_fetch_packet_bits_valid_bits_3,
  input  [31:0] io_fetch_packet_bits_instructions_0_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_0_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_0_ROB_index,
  input  [31:0] io_fetch_packet_bits_instructions_1_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_1_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_1_ROB_index,
  input  [31:0] io_fetch_packet_bits_instructions_2_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_2_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_2_ROB_index,
  input  [31:0] io_fetch_packet_bits_instructions_3_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_3_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_3_ROB_index,
  input  [6:0]  io_RAS_read_NEXT,
                io_RAS_read_TOS,
  input  [31:0] io_RAS_read_ret_addr,
  output        io_revert_valid,
  output [15:0] io_revert_bits_GHR,
  output [31:0] io_revert_bits_PC,
  input         io_final_fetch_packet_ready,
  output        io_final_fetch_packet_valid,
  output [31:0] io_final_fetch_packet_bits_instructions_0_instruction,
  output [3:0]  io_final_fetch_packet_bits_instructions_0_packet_index,
  output [5:0]  io_final_fetch_packet_bits_instructions_0_ROB_index,
  output [31:0] io_final_fetch_packet_bits_instructions_1_instruction,
  output [3:0]  io_final_fetch_packet_bits_instructions_1_packet_index,
  output [5:0]  io_final_fetch_packet_bits_instructions_1_ROB_index,
  output [31:0] io_final_fetch_packet_bits_instructions_2_instruction,
  output [3:0]  io_final_fetch_packet_bits_instructions_2_packet_index,
  output [5:0]  io_final_fetch_packet_bits_instructions_2_ROB_index,
  output [31:0] io_final_fetch_packet_bits_instructions_3_instruction,
  output [3:0]  io_final_fetch_packet_bits_instructions_3_packet_index,
  output [5:0]  io_final_fetch_packet_bits_instructions_3_ROB_index,
  output [31:0] io_RAS_update_call_addr,
  output        io_RAS_update_call,
                io_RAS_update_ret,
                io_predictions_0_valid,
  output [31:0] io_predictions_0_bits_instruction_PC,
                io_predictions_0_bits_predicted_expected_PC,
  output [15:0] io_predictions_0_bits_GHR,
  output [6:0]  io_predictions_0_bits_NEXT,
                io_predictions_0_bits_TOS,
  output        io_predictions_1_valid,
  output [31:0] io_predictions_1_bits_instruction_PC,
                io_predictions_1_bits_predicted_expected_PC,
  output [15:0] io_predictions_1_bits_GHR,
  output [6:0]  io_predictions_1_bits_NEXT,
                io_predictions_1_bits_TOS,
  output        io_predictions_2_valid,
  output [31:0] io_predictions_2_bits_instruction_PC,
                io_predictions_2_bits_predicted_expected_PC,
  output [15:0] io_predictions_2_bits_GHR,
  output [6:0]  io_predictions_2_bits_NEXT,
                io_predictions_2_bits_TOS,
  output        io_predictions_3_valid,
  output [31:0] io_predictions_3_bits_instruction_PC,
                io_predictions_3_bits_predicted_expected_PC,
  output [15:0] io_predictions_3_bits_GHR,
  output [6:0]  io_predictions_3_bits_NEXT,
                io_predictions_3_bits_TOS
);

  wire [31:0] PC_expected;
  wire [3:0]  _decoder_validator_io_instruction_validity;
  wire        _decoders_3_io_T_NT;
  wire        _decoders_3_io_metadata_JAL;
  wire        _decoders_3_io_metadata_JALR;
  wire        _decoders_3_io_metadata_BR;
  wire        _decoders_3_io_metadata_Call;
  wire        _decoders_3_io_metadata_Ret;
  wire [31:0] _decoders_3_io_metadata_Imm;
  wire [31:0] _decoders_3_io_metadata_instruction_PC;
  wire [31:0] _decoders_3_io_metadata_RAS;
  wire [31:0] _decoders_3_io_metadata_BTB_target;
  wire        _decoders_2_io_T_NT;
  wire        _decoders_2_io_metadata_JAL;
  wire        _decoders_2_io_metadata_JALR;
  wire        _decoders_2_io_metadata_BR;
  wire        _decoders_2_io_metadata_Call;
  wire        _decoders_2_io_metadata_Ret;
  wire [31:0] _decoders_2_io_metadata_Imm;
  wire [31:0] _decoders_2_io_metadata_instruction_PC;
  wire [31:0] _decoders_2_io_metadata_RAS;
  wire [31:0] _decoders_2_io_metadata_BTB_target;
  wire        _decoders_1_io_T_NT;
  wire        _decoders_1_io_metadata_JAL;
  wire        _decoders_1_io_metadata_JALR;
  wire        _decoders_1_io_metadata_BR;
  wire        _decoders_1_io_metadata_Call;
  wire        _decoders_1_io_metadata_Ret;
  wire [31:0] _decoders_1_io_metadata_Imm;
  wire [31:0] _decoders_1_io_metadata_instruction_PC;
  wire [31:0] _decoders_1_io_metadata_RAS;
  wire [31:0] _decoders_1_io_metadata_BTB_target;
  wire        _decoders_0_io_T_NT;
  wire        _decoders_0_io_metadata_JAL;
  wire        _decoders_0_io_metadata_JALR;
  wire        _decoders_0_io_metadata_BR;
  wire        _decoders_0_io_metadata_Call;
  wire        _decoders_0_io_metadata_Ret;
  wire [31:0] _decoders_0_io_metadata_Imm;
  wire [31:0] _decoders_0_io_metadata_instruction_PC;
  wire [31:0] _decoders_0_io_metadata_RAS;
  wire [31:0] _decoders_0_io_metadata_BTB_target;
  wire        inputs_valid = io_fetch_packet_valid & io_prediction_valid;
  reg         metadata_reg_0_JAL;
  reg         metadata_reg_0_JALR;
  reg         metadata_reg_0_BR;
  reg         metadata_reg_0_Call;
  reg         metadata_reg_0_Ret;
  reg  [31:0] metadata_reg_0_Imm;
  reg  [31:0] metadata_reg_0_instruction_PC;
  reg  [31:0] metadata_reg_0_RAS;
  reg  [31:0] metadata_reg_0_BTB_target;
  reg         metadata_reg_1_JAL;
  reg         metadata_reg_1_JALR;
  reg         metadata_reg_1_BR;
  reg         metadata_reg_1_Call;
  reg         metadata_reg_1_Ret;
  reg  [31:0] metadata_reg_1_Imm;
  reg  [31:0] metadata_reg_1_instruction_PC;
  reg  [31:0] metadata_reg_1_RAS;
  reg  [31:0] metadata_reg_1_BTB_target;
  reg         metadata_reg_2_JAL;
  reg         metadata_reg_2_JALR;
  reg         metadata_reg_2_BR;
  reg         metadata_reg_2_Call;
  reg         metadata_reg_2_Ret;
  reg  [31:0] metadata_reg_2_Imm;
  reg  [31:0] metadata_reg_2_instruction_PC;
  reg  [31:0] metadata_reg_2_RAS;
  reg  [31:0] metadata_reg_2_BTB_target;
  reg         metadata_reg_3_JAL;
  reg         metadata_reg_3_JALR;
  reg         metadata_reg_3_BR;
  reg         metadata_reg_3_Call;
  reg         metadata_reg_3_Ret;
  reg  [31:0] metadata_reg_3_Imm;
  reg  [31:0] metadata_reg_3_instruction_PC;
  reg  [31:0] metadata_reg_3_RAS;
  reg  [31:0] metadata_reg_3_BTB_target;
  reg         T_NT_reg_0;
  reg         T_NT_reg_1;
  reg         T_NT_reg_2;
  reg         T_NT_reg_3;
  reg  [15:0] GHR_reg;
  wire        use_RAS =
    T_NT_reg_3
      ? metadata_reg_3_Ret
      : T_NT_reg_2
          ? metadata_reg_2_Ret
          : T_NT_reg_1 ? metadata_reg_1_Ret : T_NT_reg_0 & metadata_reg_0_Ret;
  wire [31:0] metadata_out_instruction_PC =
    T_NT_reg_3
      ? metadata_reg_3_instruction_PC
      : T_NT_reg_2
          ? metadata_reg_2_instruction_PC
          : T_NT_reg_1
              ? metadata_reg_1_instruction_PC
              : T_NT_reg_0 ? metadata_reg_0_instruction_PC : 32'h0;
  reg  [31:0] PC_next_reg;
  wire        PC_mismatch = PC_expected != io_fetch_packet_bits_fetch_PC & inputs_valid;
  reg  [31:0] PC_next_REG;
  wire [31:0] PC_next =
    (T_NT_reg_3
       ? metadata_reg_3_JALR
       : T_NT_reg_2
           ? metadata_reg_2_JALR
           : T_NT_reg_1 ? metadata_reg_1_JALR : T_NT_reg_0 & metadata_reg_0_JALR)
    & ~use_RAS
      ? (T_NT_reg_3
           ? metadata_reg_3_BTB_target
           : T_NT_reg_2
               ? metadata_reg_2_BTB_target
               : T_NT_reg_1
                   ? metadata_reg_1_BTB_target
                   : T_NT_reg_0 ? metadata_reg_0_BTB_target : 32'h0)
      : use_RAS
          ? (T_NT_reg_3
               ? metadata_reg_3_RAS
               : T_NT_reg_2
                   ? metadata_reg_2_RAS
                   : T_NT_reg_1
                       ? metadata_reg_1_RAS
                       : T_NT_reg_0 ? metadata_reg_0_RAS : 32'h0)
          : (T_NT_reg_3
               ? metadata_reg_3_BR
               : T_NT_reg_2
                   ? metadata_reg_2_BR
                   : T_NT_reg_1 ? metadata_reg_1_BR : T_NT_reg_0 & metadata_reg_0_BR)
            | (T_NT_reg_3
                 ? metadata_reg_3_JAL
                 : T_NT_reg_2
                     ? metadata_reg_2_JAL
                     : T_NT_reg_1 ? metadata_reg_1_JAL : T_NT_reg_0 & metadata_reg_0_JAL)
              ? metadata_out_instruction_PC
                + (T_NT_reg_3
                     ? metadata_reg_3_Imm
                     : T_NT_reg_2
                         ? metadata_reg_2_Imm
                         : T_NT_reg_1
                             ? metadata_reg_1_Imm
                             : T_NT_reg_0 ? metadata_reg_0_Imm : 32'h0)
              : PC_next_REG;
  reg         PC_next_reg_REG;
  reg         PC_expected_REG;
  assign PC_expected = PC_expected_REG ? PC_next : PC_next_reg;
  reg  [31:0] io_final_fetch_packet_bits_instructions_0_REG_instruction;
  reg  [3:0]  io_final_fetch_packet_bits_instructions_0_REG_packet_index;
  reg  [5:0]  io_final_fetch_packet_bits_instructions_0_REG_ROB_index;
  reg         io_final_fetch_packet_bits_valid_bits_0_REG;
  reg         io_final_fetch_packet_bits_valid_bits_0_REG_1;
  reg  [31:0] io_final_fetch_packet_bits_instructions_1_REG_instruction;
  reg  [3:0]  io_final_fetch_packet_bits_instructions_1_REG_packet_index;
  reg  [5:0]  io_final_fetch_packet_bits_instructions_1_REG_ROB_index;
  reg         io_final_fetch_packet_bits_valid_bits_1_REG;
  reg         io_final_fetch_packet_bits_valid_bits_1_REG_1;
  reg  [31:0] io_final_fetch_packet_bits_instructions_2_REG_instruction;
  reg  [3:0]  io_final_fetch_packet_bits_instructions_2_REG_packet_index;
  reg  [5:0]  io_final_fetch_packet_bits_instructions_2_REG_ROB_index;
  reg         io_final_fetch_packet_bits_valid_bits_2_REG;
  reg         io_final_fetch_packet_bits_valid_bits_2_REG_1;
  reg  [31:0] io_final_fetch_packet_bits_instructions_3_REG_instruction;
  reg  [3:0]  io_final_fetch_packet_bits_instructions_3_REG_packet_index;
  reg  [5:0]  io_final_fetch_packet_bits_instructions_3_REG_ROB_index;
  reg         io_final_fetch_packet_bits_valid_bits_3_REG;
  reg         io_final_fetch_packet_bits_valid_bits_3_REG_1;
  reg  [6:0]  io_predictions_0_bits_NEXT_REG;
  reg  [6:0]  io_predictions_0_bits_TOS_REG;
  reg  [6:0]  io_predictions_1_bits_NEXT_REG;
  reg  [6:0]  io_predictions_1_bits_TOS_REG;
  reg  [6:0]  io_predictions_2_bits_NEXT_REG;
  reg  [6:0]  io_predictions_2_bits_TOS_REG;
  reg  [6:0]  io_predictions_3_bits_NEXT_REG;
  reg  [6:0]  io_predictions_3_bits_TOS_REG;
  always @(posedge clock) begin
    automatic logic stage_1_valid = io_fetch_packet_valid & ~PC_mismatch;
    metadata_reg_0_JAL <= _decoders_0_io_metadata_JAL;
    metadata_reg_0_JALR <= _decoders_0_io_metadata_JALR;
    metadata_reg_0_BR <= _decoders_0_io_metadata_BR;
    metadata_reg_0_Call <= _decoders_0_io_metadata_Call;
    metadata_reg_0_Ret <= _decoders_0_io_metadata_Ret;
    metadata_reg_0_Imm <= _decoders_0_io_metadata_Imm;
    metadata_reg_0_instruction_PC <= _decoders_0_io_metadata_instruction_PC;
    metadata_reg_0_RAS <= _decoders_0_io_metadata_RAS;
    metadata_reg_0_BTB_target <= _decoders_0_io_metadata_BTB_target;
    metadata_reg_1_JAL <= _decoders_1_io_metadata_JAL;
    metadata_reg_1_JALR <= _decoders_1_io_metadata_JALR;
    metadata_reg_1_BR <= _decoders_1_io_metadata_BR;
    metadata_reg_1_Call <= _decoders_1_io_metadata_Call;
    metadata_reg_1_Ret <= _decoders_1_io_metadata_Ret;
    metadata_reg_1_Imm <= _decoders_1_io_metadata_Imm;
    metadata_reg_1_instruction_PC <= _decoders_1_io_metadata_instruction_PC;
    metadata_reg_1_RAS <= _decoders_1_io_metadata_RAS;
    metadata_reg_1_BTB_target <= _decoders_1_io_metadata_BTB_target;
    metadata_reg_2_JAL <= _decoders_2_io_metadata_JAL;
    metadata_reg_2_JALR <= _decoders_2_io_metadata_JALR;
    metadata_reg_2_BR <= _decoders_2_io_metadata_BR;
    metadata_reg_2_Call <= _decoders_2_io_metadata_Call;
    metadata_reg_2_Ret <= _decoders_2_io_metadata_Ret;
    metadata_reg_2_Imm <= _decoders_2_io_metadata_Imm;
    metadata_reg_2_instruction_PC <= _decoders_2_io_metadata_instruction_PC;
    metadata_reg_2_RAS <= _decoders_2_io_metadata_RAS;
    metadata_reg_2_BTB_target <= _decoders_2_io_metadata_BTB_target;
    metadata_reg_3_JAL <= _decoders_3_io_metadata_JAL;
    metadata_reg_3_JALR <= _decoders_3_io_metadata_JALR;
    metadata_reg_3_BR <= _decoders_3_io_metadata_BR;
    metadata_reg_3_Call <= _decoders_3_io_metadata_Call;
    metadata_reg_3_Ret <= _decoders_3_io_metadata_Ret;
    metadata_reg_3_Imm <= _decoders_3_io_metadata_Imm;
    metadata_reg_3_instruction_PC <= _decoders_3_io_metadata_instruction_PC;
    metadata_reg_3_RAS <= _decoders_3_io_metadata_RAS;
    metadata_reg_3_BTB_target <= _decoders_3_io_metadata_BTB_target;
    T_NT_reg_0 <= _decoders_0_io_T_NT;
    T_NT_reg_1 <= _decoders_1_io_T_NT;
    T_NT_reg_2 <= _decoders_2_io_T_NT;
    T_NT_reg_3 <= _decoders_3_io_T_NT;
    GHR_reg <= io_prediction_bits_GHR;
    PC_next_REG <= io_fetch_packet_bits_fetch_PC + 32'h10;
    PC_next_reg_REG <= stage_1_valid;
    PC_expected_REG <= stage_1_valid;
    io_final_fetch_packet_bits_instructions_0_REG_instruction <=
      io_fetch_packet_bits_instructions_0_instruction;
    io_final_fetch_packet_bits_instructions_0_REG_packet_index <=
      io_fetch_packet_bits_instructions_0_packet_index;
    io_final_fetch_packet_bits_instructions_0_REG_ROB_index <=
      io_fetch_packet_bits_instructions_0_ROB_index;
    io_final_fetch_packet_bits_valid_bits_0_REG <=
      _decoder_validator_io_instruction_validity[0];
    io_final_fetch_packet_bits_valid_bits_0_REG_1 <= inputs_valid;
    io_final_fetch_packet_bits_instructions_1_REG_instruction <=
      io_fetch_packet_bits_instructions_1_instruction;
    io_final_fetch_packet_bits_instructions_1_REG_packet_index <=
      io_fetch_packet_bits_instructions_1_packet_index;
    io_final_fetch_packet_bits_instructions_1_REG_ROB_index <=
      io_fetch_packet_bits_instructions_1_ROB_index;
    io_final_fetch_packet_bits_valid_bits_1_REG <=
      _decoder_validator_io_instruction_validity[1];
    io_final_fetch_packet_bits_valid_bits_1_REG_1 <= inputs_valid;
    io_final_fetch_packet_bits_instructions_2_REG_instruction <=
      io_fetch_packet_bits_instructions_2_instruction;
    io_final_fetch_packet_bits_instructions_2_REG_packet_index <=
      io_fetch_packet_bits_instructions_2_packet_index;
    io_final_fetch_packet_bits_instructions_2_REG_ROB_index <=
      io_fetch_packet_bits_instructions_2_ROB_index;
    io_final_fetch_packet_bits_valid_bits_2_REG <=
      _decoder_validator_io_instruction_validity[2];
    io_final_fetch_packet_bits_valid_bits_2_REG_1 <= inputs_valid;
    io_final_fetch_packet_bits_instructions_3_REG_instruction <=
      io_fetch_packet_bits_instructions_3_instruction;
    io_final_fetch_packet_bits_instructions_3_REG_packet_index <=
      io_fetch_packet_bits_instructions_3_packet_index;
    io_final_fetch_packet_bits_instructions_3_REG_ROB_index <=
      io_fetch_packet_bits_instructions_3_ROB_index;
    io_final_fetch_packet_bits_valid_bits_3_REG <=
      _decoder_validator_io_instruction_validity[3];
    io_final_fetch_packet_bits_valid_bits_3_REG_1 <= inputs_valid;
    io_predictions_0_bits_NEXT_REG <= io_RAS_read_NEXT;
    io_predictions_0_bits_TOS_REG <= io_RAS_read_TOS;
    io_predictions_1_bits_NEXT_REG <= io_RAS_read_NEXT;
    io_predictions_1_bits_TOS_REG <= io_RAS_read_TOS;
    io_predictions_2_bits_NEXT_REG <= io_RAS_read_NEXT;
    io_predictions_2_bits_TOS_REG <= io_RAS_read_TOS;
    io_predictions_3_bits_NEXT_REG <= io_RAS_read_NEXT;
    io_predictions_3_bits_TOS_REG <= io_RAS_read_TOS;
    if (reset)
      PC_next_reg <= 32'h0;
    else if (PC_next_reg_REG)
      PC_next_reg <= PC_next;
  end // always @(posedge)
  branch_decoder decoders_0 (
    .io_fetch_PC                (io_fetch_packet_bits_fetch_PC),
    .io_instruction             (io_fetch_packet_bits_instructions_0_instruction),
    .io_valid                   (io_fetch_packet_bits_valid_bits_0),
    .io_prediction_bits_hit     (io_prediction_bits_hit),
    .io_prediction_bits_target  (io_prediction_bits_target),
    .io_prediction_bits_br_mask (io_prediction_bits_br_mask),
    .io_RAS_read_ret_addr       (io_RAS_read_ret_addr),
    .io_T_NT                    (_decoders_0_io_T_NT),
    .io_metadata_JAL            (_decoders_0_io_metadata_JAL),
    .io_metadata_JALR           (_decoders_0_io_metadata_JALR),
    .io_metadata_BR             (_decoders_0_io_metadata_BR),
    .io_metadata_Call           (_decoders_0_io_metadata_Call),
    .io_metadata_Ret            (_decoders_0_io_metadata_Ret),
    .io_metadata_Imm            (_decoders_0_io_metadata_Imm),
    .io_metadata_instruction_PC (_decoders_0_io_metadata_instruction_PC),
    .io_metadata_RAS            (_decoders_0_io_metadata_RAS),
    .io_metadata_BTB_target     (_decoders_0_io_metadata_BTB_target)
  );
  branch_decoder_1 decoders_1 (
    .io_fetch_PC                (io_fetch_packet_bits_fetch_PC),
    .io_instruction             (io_fetch_packet_bits_instructions_1_instruction),
    .io_valid                   (io_fetch_packet_bits_valid_bits_1),
    .io_prediction_bits_hit     (io_prediction_bits_hit),
    .io_prediction_bits_target  (io_prediction_bits_target),
    .io_prediction_bits_br_mask (io_prediction_bits_br_mask),
    .io_RAS_read_ret_addr       (io_RAS_read_ret_addr),
    .io_T_NT                    (_decoders_1_io_T_NT),
    .io_metadata_JAL            (_decoders_1_io_metadata_JAL),
    .io_metadata_JALR           (_decoders_1_io_metadata_JALR),
    .io_metadata_BR             (_decoders_1_io_metadata_BR),
    .io_metadata_Call           (_decoders_1_io_metadata_Call),
    .io_metadata_Ret            (_decoders_1_io_metadata_Ret),
    .io_metadata_Imm            (_decoders_1_io_metadata_Imm),
    .io_metadata_instruction_PC (_decoders_1_io_metadata_instruction_PC),
    .io_metadata_RAS            (_decoders_1_io_metadata_RAS),
    .io_metadata_BTB_target     (_decoders_1_io_metadata_BTB_target)
  );
  branch_decoder_2 decoders_2 (
    .io_fetch_PC                (io_fetch_packet_bits_fetch_PC),
    .io_instruction             (io_fetch_packet_bits_instructions_2_instruction),
    .io_valid                   (io_fetch_packet_bits_valid_bits_2),
    .io_prediction_bits_hit     (io_prediction_bits_hit),
    .io_prediction_bits_target  (io_prediction_bits_target),
    .io_prediction_bits_br_mask (io_prediction_bits_br_mask),
    .io_RAS_read_ret_addr       (io_RAS_read_ret_addr),
    .io_T_NT                    (_decoders_2_io_T_NT),
    .io_metadata_JAL            (_decoders_2_io_metadata_JAL),
    .io_metadata_JALR           (_decoders_2_io_metadata_JALR),
    .io_metadata_BR             (_decoders_2_io_metadata_BR),
    .io_metadata_Call           (_decoders_2_io_metadata_Call),
    .io_metadata_Ret            (_decoders_2_io_metadata_Ret),
    .io_metadata_Imm            (_decoders_2_io_metadata_Imm),
    .io_metadata_instruction_PC (_decoders_2_io_metadata_instruction_PC),
    .io_metadata_RAS            (_decoders_2_io_metadata_RAS),
    .io_metadata_BTB_target     (_decoders_2_io_metadata_BTB_target)
  );
  branch_decoder_3 decoders_3 (
    .io_fetch_PC                (io_fetch_packet_bits_fetch_PC),
    .io_instruction             (io_fetch_packet_bits_instructions_3_instruction),
    .io_valid                   (io_fetch_packet_bits_valid_bits_3),
    .io_prediction_bits_hit     (io_prediction_bits_hit),
    .io_prediction_bits_target  (io_prediction_bits_target),
    .io_prediction_bits_br_mask (io_prediction_bits_br_mask),
    .io_RAS_read_ret_addr       (io_RAS_read_ret_addr),
    .io_T_NT                    (_decoders_3_io_T_NT),
    .io_metadata_JAL            (_decoders_3_io_metadata_JAL),
    .io_metadata_JALR           (_decoders_3_io_metadata_JALR),
    .io_metadata_BR             (_decoders_3_io_metadata_BR),
    .io_metadata_Call           (_decoders_3_io_metadata_Call),
    .io_metadata_Ret            (_decoders_3_io_metadata_Ret),
    .io_metadata_Imm            (_decoders_3_io_metadata_Imm),
    .io_metadata_instruction_PC (_decoders_3_io_metadata_instruction_PC),
    .io_metadata_RAS            (_decoders_3_io_metadata_RAS),
    .io_metadata_BTB_target     (_decoders_3_io_metadata_BTB_target)
  );
  decoder_validator decoder_validator (
    .io_instruction_T_NT_mask
      ({_decoders_3_io_T_NT,
        _decoders_2_io_T_NT,
        _decoders_1_io_T_NT,
        _decoders_0_io_T_NT}),
    .io_instruction_validity  (_decoder_validator_io_instruction_validity)
  );
  assign io_prediction_ready = io_final_fetch_packet_ready & ~PC_mismatch;
  assign io_fetch_packet_ready = io_final_fetch_packet_ready & ~PC_mismatch;
  assign io_revert_valid = PC_mismatch;
  assign io_revert_bits_GHR = GHR_reg;
  assign io_revert_bits_PC = PC_expected;
  assign io_final_fetch_packet_valid =
    inputs_valid & PC_expected == io_fetch_packet_bits_fetch_PC;
  assign io_final_fetch_packet_bits_instructions_0_instruction =
    io_final_fetch_packet_bits_instructions_0_REG_instruction;
  assign io_final_fetch_packet_bits_instructions_0_packet_index =
    io_final_fetch_packet_bits_instructions_0_REG_packet_index;
  assign io_final_fetch_packet_bits_instructions_0_ROB_index =
    io_final_fetch_packet_bits_instructions_0_REG_ROB_index;
  assign io_final_fetch_packet_bits_instructions_1_instruction =
    io_final_fetch_packet_bits_instructions_1_REG_instruction;
  assign io_final_fetch_packet_bits_instructions_1_packet_index =
    io_final_fetch_packet_bits_instructions_1_REG_packet_index;
  assign io_final_fetch_packet_bits_instructions_1_ROB_index =
    io_final_fetch_packet_bits_instructions_1_REG_ROB_index;
  assign io_final_fetch_packet_bits_instructions_2_instruction =
    io_final_fetch_packet_bits_instructions_2_REG_instruction;
  assign io_final_fetch_packet_bits_instructions_2_packet_index =
    io_final_fetch_packet_bits_instructions_2_REG_packet_index;
  assign io_final_fetch_packet_bits_instructions_2_ROB_index =
    io_final_fetch_packet_bits_instructions_2_REG_ROB_index;
  assign io_final_fetch_packet_bits_instructions_3_instruction =
    io_final_fetch_packet_bits_instructions_3_REG_instruction;
  assign io_final_fetch_packet_bits_instructions_3_packet_index =
    io_final_fetch_packet_bits_instructions_3_REG_packet_index;
  assign io_final_fetch_packet_bits_instructions_3_ROB_index =
    io_final_fetch_packet_bits_instructions_3_REG_ROB_index;
  assign io_RAS_update_call_addr = metadata_out_instruction_PC;
  assign io_RAS_update_call =
    T_NT_reg_3
      ? metadata_reg_3_Call
      : T_NT_reg_2
          ? metadata_reg_2_Call
          : T_NT_reg_1 ? metadata_reg_1_Call : T_NT_reg_0 & metadata_reg_0_Call;
  assign io_RAS_update_ret = use_RAS;
  assign io_predictions_0_valid =
    io_final_fetch_packet_bits_valid_bits_0_REG
    & io_final_fetch_packet_bits_valid_bits_0_REG_1
    & (metadata_reg_0_JAL | metadata_reg_0_JALR | metadata_reg_0_BR);
  assign io_predictions_0_bits_instruction_PC = io_fetch_packet_bits_fetch_PC;
  assign io_predictions_0_bits_predicted_expected_PC = PC_expected;
  assign io_predictions_0_bits_GHR = GHR_reg;
  assign io_predictions_0_bits_NEXT = io_predictions_0_bits_NEXT_REG;
  assign io_predictions_0_bits_TOS = io_predictions_0_bits_TOS_REG;
  assign io_predictions_1_valid =
    io_final_fetch_packet_bits_valid_bits_1_REG
    & io_final_fetch_packet_bits_valid_bits_1_REG_1
    & (metadata_reg_1_JAL | metadata_reg_1_JALR | metadata_reg_1_BR);
  assign io_predictions_1_bits_instruction_PC = io_fetch_packet_bits_fetch_PC + 32'h4;
  assign io_predictions_1_bits_predicted_expected_PC = PC_expected;
  assign io_predictions_1_bits_GHR = GHR_reg;
  assign io_predictions_1_bits_NEXT = io_predictions_1_bits_NEXT_REG;
  assign io_predictions_1_bits_TOS = io_predictions_1_bits_TOS_REG;
  assign io_predictions_2_valid =
    io_final_fetch_packet_bits_valid_bits_2_REG
    & io_final_fetch_packet_bits_valid_bits_2_REG_1
    & (metadata_reg_2_JAL | metadata_reg_2_JALR | metadata_reg_2_BR);
  assign io_predictions_2_bits_instruction_PC = io_fetch_packet_bits_fetch_PC + 32'h8;
  assign io_predictions_2_bits_predicted_expected_PC = PC_expected;
  assign io_predictions_2_bits_GHR = GHR_reg;
  assign io_predictions_2_bits_NEXT = io_predictions_2_bits_NEXT_REG;
  assign io_predictions_2_bits_TOS = io_predictions_2_bits_TOS_REG;
  assign io_predictions_3_valid =
    io_final_fetch_packet_bits_valid_bits_3_REG
    & io_final_fetch_packet_bits_valid_bits_3_REG_1
    & (metadata_reg_3_JAL | metadata_reg_3_JALR | metadata_reg_3_BR);
  assign io_predictions_3_bits_instruction_PC = io_fetch_packet_bits_fetch_PC + 32'hC;
  assign io_predictions_3_bits_predicted_expected_PC = PC_expected;
  assign io_predictions_3_bits_GHR = GHR_reg;
  assign io_predictions_3_bits_NEXT = io_predictions_3_bits_NEXT_REG;
  assign io_predictions_3_bits_TOS = io_predictions_3_bits_TOS_REG;
endmodule

module PC_arbit(
  input         clock,
                reset,
                io_commit_0_valid,
                io_commit_0_is_misprediction,
                io_commit_1_valid,
                io_commit_1_is_misprediction,
  input  [31:0] io_commit_1_expected_PC,
  input         io_commit_2_valid,
                io_commit_2_is_misprediction,
  input  [31:0] io_commit_2_expected_PC,
  input         io_commit_3_valid,
                io_commit_3_is_misprediction,
  input  [31:0] io_commit_3_expected_PC,
  input         io_prediction_valid,
                io_prediction_bits_hit,
  input  [31:0] io_prediction_bits_target,
  input  [1:0]  io_prediction_bits_br_type,
  input         io_revert_valid,
  input  [31:0] io_revert_bits_PC,
                io_RAS_read_ret_addr,
  input         io_PC_next_ready,
  output        io_PC_next_valid,
  output [31:0] io_PC_next_bits
);

  wire [31:0] io_PC_next_bits_0;
  wire        misprediction;
  reg  [31:0] PC;
  reg  [31:0] correction_address_reg;
  wire        correct_stage_active = misprediction | io_revert_valid;
  wire        _misprediction_T_1 = io_commit_1_valid & io_commit_1_is_misprediction;
  wire        _misprediction_T_2 = io_commit_2_valid & io_commit_2_is_misprediction;
  wire        _misprediction_T_3 = io_commit_3_valid & io_commit_3_is_misprediction;
  assign misprediction =
    io_commit_0_valid & io_commit_0_is_misprediction | _misprediction_T_1
    | _misprediction_T_2 | _misprediction_T_3;
  wire        is_ret = io_prediction_bits_br_type == 2'h2;
  reg         REG;
  assign io_PC_next_bits_0 =
    REG
      ? correction_address_reg
      : io_prediction_valid & io_prediction_bits_hit & ~is_ret & ~correct_stage_active
          ? io_prediction_bits_target
          : is_ret & ~correct_stage_active ? io_RAS_read_ret_addr : PC;
  wire        io_PC_next_valid_0 = ~correct_stage_active & io_PC_next_ready;
  always @(posedge clock) begin
    if (reset) begin
      PC <= 32'h0;
      correction_address_reg <= 32'h0;
    end
    else begin
      automatic logic [31:0] correction_address;
      correction_address =
        io_revert_valid
          ? io_revert_bits_PC
          : misprediction
              ? (_misprediction_T_1
                   ? io_commit_1_expected_PC
                   : _misprediction_T_2
                       ? io_commit_2_expected_PC
                       : _misprediction_T_3 ? io_commit_3_expected_PC : 32'h0)
              : 32'h0;
      if (correct_stage_active)
        PC <= correction_address;
      else if (io_PC_next_valid_0)
        PC <= io_PC_next_bits_0 + {27'h0, 3'h4 - {1'h0, io_PC_next_bits_0[3:2]}, 2'h0};
      correction_address_reg <= correction_address;
    end
    REG <= correct_stage_active;
  end // always @(posedge)
  assign io_PC_next_valid = io_PC_next_valid_0;
  assign io_PC_next_bits = io_PC_next_bits_0;
endmodule

// VCS coverage exclude_file
module ram_16x204(
  input  [3:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [203:0] R0_data,
  input  [3:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [203:0] W0_data
);

  reg [203:0] Memory[0:15];
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 204'bx;
endmodule

module Queue16_fetch_packet(
  input         clock,
                reset,
                io_enq_valid,
  input  [31:0] io_enq_bits_fetch_PC,
  input         io_enq_bits_valid_bits_0,
                io_enq_bits_valid_bits_1,
                io_enq_bits_valid_bits_2,
                io_enq_bits_valid_bits_3,
  input  [31:0] io_enq_bits_instructions_0_instruction,
                io_enq_bits_instructions_1_instruction,
                io_enq_bits_instructions_2_instruction,
                io_enq_bits_instructions_3_instruction,
  input         io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits_fetch_PC,
  output        io_deq_bits_valid_bits_0,
                io_deq_bits_valid_bits_1,
                io_deq_bits_valid_bits_2,
                io_deq_bits_valid_bits_3,
  output [31:0] io_deq_bits_instructions_0_instruction,
  output [3:0]  io_deq_bits_instructions_0_packet_index,
  output [5:0]  io_deq_bits_instructions_0_ROB_index,
  output [31:0] io_deq_bits_instructions_1_instruction,
  output [3:0]  io_deq_bits_instructions_1_packet_index,
  output [5:0]  io_deq_bits_instructions_1_ROB_index,
  output [31:0] io_deq_bits_instructions_2_instruction,
  output [3:0]  io_deq_bits_instructions_2_packet_index,
  output [5:0]  io_deq_bits_instructions_2_ROB_index,
  output [31:0] io_deq_bits_instructions_3_instruction,
  output [3:0]  io_deq_bits_instructions_3_packet_index,
  output [5:0]  io_deq_bits_instructions_3_ROB_index
);

  wire         io_enq_ready;
  wire [203:0] _ram_ext_R0_data;
  reg  [3:0]   enq_ptr_value;
  reg  [3:0]   deq_ptr_value;
  reg          maybe_full;
  wire         ptr_match = enq_ptr_value == deq_ptr_value;
  wire         empty = ptr_match & ~maybe_full;
  wire         do_enq = io_enq_ready & io_enq_valid;
  assign io_enq_ready = ~(ptr_match & maybe_full);
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 4'h0;
      deq_ptr_value <= 4'h0;
      maybe_full <= 1'h0;
    end
    else begin
      automatic logic do_deq = io_deq_ready & ~empty;
      if (do_enq)
        enq_ptr_value <= enq_ptr_value + 4'h1;
      if (do_deq)
        deq_ptr_value <= deq_ptr_value + 4'h1;
      if (~(do_enq == do_deq))
        maybe_full <= do_enq;
    end
  end // always @(posedge)
  ram_16x204 ram_ext (
    .R0_addr (deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({10'h0,
        io_enq_bits_instructions_3_instruction,
        10'h0,
        io_enq_bits_instructions_2_instruction,
        10'h0,
        io_enq_bits_instructions_1_instruction,
        10'h0,
        io_enq_bits_instructions_0_instruction,
        io_enq_bits_valid_bits_3,
        io_enq_bits_valid_bits_2,
        io_enq_bits_valid_bits_1,
        io_enq_bits_valid_bits_0,
        io_enq_bits_fetch_PC})
  );
  assign io_deq_valid = ~empty;
  assign io_deq_bits_fetch_PC = _ram_ext_R0_data[31:0];
  assign io_deq_bits_valid_bits_0 = _ram_ext_R0_data[32];
  assign io_deq_bits_valid_bits_1 = _ram_ext_R0_data[33];
  assign io_deq_bits_valid_bits_2 = _ram_ext_R0_data[34];
  assign io_deq_bits_valid_bits_3 = _ram_ext_R0_data[35];
  assign io_deq_bits_instructions_0_instruction = _ram_ext_R0_data[67:36];
  assign io_deq_bits_instructions_0_packet_index = _ram_ext_R0_data[71:68];
  assign io_deq_bits_instructions_0_ROB_index = _ram_ext_R0_data[77:72];
  assign io_deq_bits_instructions_1_instruction = _ram_ext_R0_data[109:78];
  assign io_deq_bits_instructions_1_packet_index = _ram_ext_R0_data[113:110];
  assign io_deq_bits_instructions_1_ROB_index = _ram_ext_R0_data[119:114];
  assign io_deq_bits_instructions_2_instruction = _ram_ext_R0_data[151:120];
  assign io_deq_bits_instructions_2_packet_index = _ram_ext_R0_data[155:152];
  assign io_deq_bits_instructions_2_ROB_index = _ram_ext_R0_data[161:156];
  assign io_deq_bits_instructions_3_instruction = _ram_ext_R0_data[193:162];
  assign io_deq_bits_instructions_3_packet_index = _ram_ext_R0_data[197:194];
  assign io_deq_bits_instructions_3_ROB_index = _ram_ext_R0_data[203:198];
endmodule

module Q(
  input         clock,
                reset,
  input  [31:0] io_data_in_fetch_PC,
  input         io_data_in_valid_bits_0,
                io_data_in_valid_bits_1,
                io_data_in_valid_bits_2,
                io_data_in_valid_bits_3,
  input  [31:0] io_data_in_instructions_0_instruction,
                io_data_in_instructions_1_instruction,
                io_data_in_instructions_2_instruction,
                io_data_in_instructions_3_instruction,
  input         io_wr_en,
                io_rd_en,
  output [31:0] io_data_out_fetch_PC,
  output        io_data_out_valid_bits_0,
                io_data_out_valid_bits_1,
                io_data_out_valid_bits_2,
                io_data_out_valid_bits_3,
  output [31:0] io_data_out_instructions_0_instruction,
  output [3:0]  io_data_out_instructions_0_packet_index,
  output [5:0]  io_data_out_instructions_0_ROB_index,
  output [31:0] io_data_out_instructions_1_instruction,
  output [3:0]  io_data_out_instructions_1_packet_index,
  output [5:0]  io_data_out_instructions_1_ROB_index,
  output [31:0] io_data_out_instructions_2_instruction,
  output [3:0]  io_data_out_instructions_2_packet_index,
  output [5:0]  io_data_out_instructions_2_ROB_index,
  output [31:0] io_data_out_instructions_3_instruction,
  output [3:0]  io_data_out_instructions_3_packet_index,
  output [5:0]  io_data_out_instructions_3_ROB_index,
  output        io_empty
);

  wire _queue_io_deq_valid;
  Queue16_fetch_packet queue (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_enq_valid                            (io_wr_en),
    .io_enq_bits_fetch_PC                    (io_data_in_fetch_PC),
    .io_enq_bits_valid_bits_0                (io_data_in_valid_bits_0),
    .io_enq_bits_valid_bits_1                (io_data_in_valid_bits_1),
    .io_enq_bits_valid_bits_2                (io_data_in_valid_bits_2),
    .io_enq_bits_valid_bits_3                (io_data_in_valid_bits_3),
    .io_enq_bits_instructions_0_instruction  (io_data_in_instructions_0_instruction),
    .io_enq_bits_instructions_1_instruction  (io_data_in_instructions_1_instruction),
    .io_enq_bits_instructions_2_instruction  (io_data_in_instructions_2_instruction),
    .io_enq_bits_instructions_3_instruction  (io_data_in_instructions_3_instruction),
    .io_deq_ready                            (io_rd_en),
    .io_deq_valid                            (_queue_io_deq_valid),
    .io_deq_bits_fetch_PC                    (io_data_out_fetch_PC),
    .io_deq_bits_valid_bits_0                (io_data_out_valid_bits_0),
    .io_deq_bits_valid_bits_1                (io_data_out_valid_bits_1),
    .io_deq_bits_valid_bits_2                (io_data_out_valid_bits_2),
    .io_deq_bits_valid_bits_3                (io_data_out_valid_bits_3),
    .io_deq_bits_instructions_0_instruction  (io_data_out_instructions_0_instruction),
    .io_deq_bits_instructions_0_packet_index (io_data_out_instructions_0_packet_index),
    .io_deq_bits_instructions_0_ROB_index    (io_data_out_instructions_0_ROB_index),
    .io_deq_bits_instructions_1_instruction  (io_data_out_instructions_1_instruction),
    .io_deq_bits_instructions_1_packet_index (io_data_out_instructions_1_packet_index),
    .io_deq_bits_instructions_1_ROB_index    (io_data_out_instructions_1_ROB_index),
    .io_deq_bits_instructions_2_instruction  (io_data_out_instructions_2_instruction),
    .io_deq_bits_instructions_2_packet_index (io_data_out_instructions_2_packet_index),
    .io_deq_bits_instructions_2_ROB_index    (io_data_out_instructions_2_ROB_index),
    .io_deq_bits_instructions_3_instruction  (io_data_out_instructions_3_instruction),
    .io_deq_bits_instructions_3_packet_index (io_data_out_instructions_3_packet_index),
    .io_deq_bits_instructions_3_ROB_index    (io_data_out_instructions_3_ROB_index)
  );
  assign io_empty = ~_queue_io_deq_valid;
endmodule

// VCS coverage exclude_file
module ram_16x32(
  input  [3:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [3:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:15];
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;
endmodule

module Queue16_UInt32(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [31:0] io_enq_bits,
  input         io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits
);

  reg  [3:0] enq_ptr_value;
  reg  [3:0] deq_ptr_value;
  reg        maybe_full;
  wire       ptr_match = enq_ptr_value == deq_ptr_value;
  wire       empty = ptr_match & ~maybe_full;
  wire       full = ptr_match & maybe_full;
  wire       do_enq = ~full & io_enq_valid;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 4'h0;
      deq_ptr_value <= 4'h0;
      maybe_full <= 1'h0;
    end
    else begin
      automatic logic do_deq = io_deq_ready & ~empty;
      if (do_enq)
        enq_ptr_value <= enq_ptr_value + 4'h1;
      if (do_deq)
        deq_ptr_value <= deq_ptr_value + 4'h1;
      if (~(do_enq == do_deq))
        maybe_full <= do_enq;
    end
  end // always @(posedge)
  ram_16x32 ram_ext (
    .R0_addr (deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = ~empty;
endmodule

module Q_1(
  input         clock,
                reset,
  input  [31:0] io_data_in,
  input         io_wr_en,
                io_rd_en,
  output [31:0] io_data_out,
  output        io_full,
                io_empty
);

  wire _queue_io_enq_ready;
  wire _queue_io_deq_valid;
  Queue16_UInt32 queue (
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queue_io_enq_ready),
    .io_enq_valid (io_wr_en),
    .io_enq_bits  (io_data_in),
    .io_deq_ready (io_rd_en),
    .io_deq_valid (_queue_io_deq_valid),
    .io_deq_bits  (io_data_out)
  );
  assign io_full = ~_queue_io_enq_ready;
  assign io_empty = ~_queue_io_deq_valid;
endmodule

// VCS coverage exclude_file
module ram_16x53(
  input  [3:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [52:0] R0_data,
  input  [3:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [52:0] W0_data
);

  reg [52:0] Memory[0:15];
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 53'bx;
endmodule

module Queue16_prediction(
  input         clock,
                reset,
                io_enq_valid,
                io_enq_bits_hit,
  input  [31:0] io_enq_bits_target,
  input  [1:0]  io_enq_bits_br_type,
  input  [3:0]  io_enq_bits_br_mask,
  input  [15:0] io_enq_bits_GHR,
  input         io_enq_bits_T_NT,
                io_deq_ready,
  output        io_deq_valid,
                io_deq_bits_hit,
  output [31:0] io_deq_bits_target,
  output [3:0]  io_deq_bits_br_mask,
  output [15:0] io_deq_bits_GHR
);

  wire        io_enq_ready;
  wire [52:0] _ram_ext_R0_data;
  reg  [3:0]  enq_ptr_value;
  reg  [3:0]  deq_ptr_value;
  reg         maybe_full;
  wire        ptr_match = enq_ptr_value == deq_ptr_value;
  wire        empty = ptr_match & ~maybe_full;
  wire        do_enq = io_enq_ready & io_enq_valid;
  assign io_enq_ready = ~(ptr_match & maybe_full);
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 4'h0;
      deq_ptr_value <= 4'h0;
      maybe_full <= 1'h0;
    end
    else begin
      automatic logic do_deq = io_deq_ready & ~empty;
      if (do_enq)
        enq_ptr_value <= enq_ptr_value + 4'h1;
      if (do_deq)
        deq_ptr_value <= deq_ptr_value + 4'h1;
      if (~(do_enq == do_deq))
        maybe_full <= do_enq;
    end
  end // always @(posedge)
  ram_16x53 ram_ext (
    .R0_addr (deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_GHR, io_enq_bits_br_mask, io_enq_bits_target, io_enq_bits_hit})
  );
  assign io_deq_valid = ~empty;
  assign io_deq_bits_hit = _ram_ext_R0_data[0];
  assign io_deq_bits_target = _ram_ext_R0_data[32:1];
  assign io_deq_bits_br_mask = _ram_ext_R0_data[36:33];
  assign io_deq_bits_GHR = _ram_ext_R0_data[52:37];
endmodule

module Q_2(
  input         clock,
                reset,
                io_data_in_hit,
  input  [31:0] io_data_in_target,
  input  [1:0]  io_data_in_br_type,
  input  [3:0]  io_data_in_br_mask,
  input  [15:0] io_data_in_GHR,
  input         io_data_in_T_NT,
                io_wr_en,
                io_rd_en,
  output        io_data_out_hit,
  output [31:0] io_data_out_target,
  output [3:0]  io_data_out_br_mask,
  output [15:0] io_data_out_GHR,
  output        io_empty
);

  wire _queue_io_deq_valid;
  Queue16_prediction queue (
    .clock               (clock),
    .reset               (reset),
    .io_enq_valid        (io_wr_en),
    .io_enq_bits_hit     (io_data_in_hit),
    .io_enq_bits_target  (io_data_in_target),
    .io_enq_bits_br_type (io_data_in_br_type),
    .io_enq_bits_br_mask (io_data_in_br_mask),
    .io_enq_bits_GHR     (io_data_in_GHR),
    .io_enq_bits_T_NT    (io_data_in_T_NT),
    .io_deq_ready        (io_rd_en),
    .io_deq_valid        (_queue_io_deq_valid),
    .io_deq_bits_hit     (io_data_out_hit),
    .io_deq_bits_target  (io_data_out_target),
    .io_deq_bits_br_mask (io_data_out_br_mask),
    .io_deq_bits_GHR     (io_data_out_GHR)
  );
  assign io_empty = ~_queue_io_deq_valid;
endmodule

module instruction_fetch(
  input          clock,
                 reset,
                 io_commit_0_valid,
  input  [31:0]  io_commit_0_instruction_PC,
  input          io_commit_0_T_NT,
                 io_commit_0_is_BR,
                 io_commit_0_is_misprediction,
  input  [31:0]  io_commit_0_expected_PC,
  input  [15:0]  io_commit_0_GHR,
  input          io_commit_1_valid,
  input  [31:0]  io_commit_1_instruction_PC,
  input          io_commit_1_T_NT,
                 io_commit_1_is_BR,
                 io_commit_1_is_misprediction,
  input  [31:0]  io_commit_1_expected_PC,
  input  [15:0]  io_commit_1_GHR,
  input  [6:0]   io_commit_1_TOS,
                 io_commit_1_NEXT,
  input          io_commit_2_valid,
  input  [31:0]  io_commit_2_instruction_PC,
  input          io_commit_2_T_NT,
                 io_commit_2_is_BR,
                 io_commit_2_is_misprediction,
  input  [31:0]  io_commit_2_expected_PC,
  input  [15:0]  io_commit_2_GHR,
  input  [6:0]   io_commit_2_TOS,
                 io_commit_2_NEXT,
  input          io_commit_3_valid,
  input  [31:0]  io_commit_3_instruction_PC,
  input          io_commit_3_T_NT,
                 io_commit_3_is_BR,
                 io_commit_3_is_misprediction,
  input  [31:0]  io_commit_3_expected_PC,
  input  [15:0]  io_commit_3_GHR,
  input  [6:0]   io_commit_3_TOS,
                 io_commit_3_NEXT,
  input          io_DRAM_request_ready,
  output         io_DRAM_request_valid,
  output [31:0]  io_DRAM_request_bits_addr,
  output         io_DRAM_resp_ready,
  input          io_DRAM_resp_valid,
  input  [255:0] io_DRAM_resp_bits_data,
  input          io_fetch_packet_ready,
  output         io_fetch_packet_valid,
  output [31:0]  io_fetch_packet_bits_instructions_0_instruction,
  output [3:0]   io_fetch_packet_bits_instructions_0_packet_index,
  output [5:0]   io_fetch_packet_bits_instructions_0_ROB_index,
  output [31:0]  io_fetch_packet_bits_instructions_1_instruction,
  output [3:0]   io_fetch_packet_bits_instructions_1_packet_index,
  output [5:0]   io_fetch_packet_bits_instructions_1_ROB_index,
  output [31:0]  io_fetch_packet_bits_instructions_2_instruction,
  output [3:0]   io_fetch_packet_bits_instructions_2_packet_index,
  output [5:0]   io_fetch_packet_bits_instructions_2_ROB_index,
  output [31:0]  io_fetch_packet_bits_instructions_3_instruction,
  output [3:0]   io_fetch_packet_bits_instructions_3_packet_index,
  output [5:0]   io_fetch_packet_bits_instructions_3_ROB_index,
  output         io_predictions_0_valid,
  output [31:0]  io_predictions_0_bits_instruction_PC,
                 io_predictions_0_bits_predicted_expected_PC,
  output [15:0]  io_predictions_0_bits_GHR,
  output [6:0]   io_predictions_0_bits_NEXT,
                 io_predictions_0_bits_TOS,
  output         io_predictions_1_valid,
  output [31:0]  io_predictions_1_bits_instruction_PC,
                 io_predictions_1_bits_predicted_expected_PC,
  output [15:0]  io_predictions_1_bits_GHR,
  output [6:0]   io_predictions_1_bits_NEXT,
                 io_predictions_1_bits_TOS,
  output         io_predictions_2_valid,
  output [31:0]  io_predictions_2_bits_instruction_PC,
                 io_predictions_2_bits_predicted_expected_PC,
  output [15:0]  io_predictions_2_bits_GHR,
  output [6:0]   io_predictions_2_bits_NEXT,
                 io_predictions_2_bits_TOS,
  output         io_predictions_3_valid,
  output [31:0]  io_predictions_3_bits_instruction_PC,
                 io_predictions_3_bits_predicted_expected_PC,
  output [15:0]  io_predictions_3_bits_GHR,
  output [6:0]   io_predictions_3_bits_NEXT,
                 io_predictions_3_bits_TOS
);

  wire        _BTB_Q_io_data_out_hit;
  wire [31:0] _BTB_Q_io_data_out_target;
  wire [3:0]  _BTB_Q_io_data_out_br_mask;
  wire [15:0] _BTB_Q_io_data_out_GHR;
  wire        _BTB_Q_io_empty;
  wire [31:0] _PC_Q_io_data_out;
  wire        _PC_Q_io_full;
  wire        _PC_Q_io_empty;
  wire [31:0] _instruction_Q_io_data_out_fetch_PC;
  wire        _instruction_Q_io_data_out_valid_bits_0;
  wire        _instruction_Q_io_data_out_valid_bits_1;
  wire        _instruction_Q_io_data_out_valid_bits_2;
  wire        _instruction_Q_io_data_out_valid_bits_3;
  wire [31:0] _instruction_Q_io_data_out_instructions_0_instruction;
  wire [3:0]  _instruction_Q_io_data_out_instructions_0_packet_index;
  wire [5:0]  _instruction_Q_io_data_out_instructions_0_ROB_index;
  wire [31:0] _instruction_Q_io_data_out_instructions_1_instruction;
  wire [3:0]  _instruction_Q_io_data_out_instructions_1_packet_index;
  wire [5:0]  _instruction_Q_io_data_out_instructions_1_ROB_index;
  wire [31:0] _instruction_Q_io_data_out_instructions_2_instruction;
  wire [3:0]  _instruction_Q_io_data_out_instructions_2_packet_index;
  wire [5:0]  _instruction_Q_io_data_out_instructions_2_ROB_index;
  wire [31:0] _instruction_Q_io_data_out_instructions_3_instruction;
  wire [3:0]  _instruction_Q_io_data_out_instructions_3_packet_index;
  wire [5:0]  _instruction_Q_io_data_out_instructions_3_ROB_index;
  wire        _instruction_Q_io_empty;
  wire        _PC_gen_io_PC_next_valid;
  wire [31:0] _PC_gen_io_PC_next_bits;
  wire        _predecoder_io_prediction_ready;
  wire        _predecoder_io_fetch_packet_ready;
  wire        _predecoder_io_revert_valid;
  wire [15:0] _predecoder_io_revert_bits_GHR;
  wire [31:0] _predecoder_io_revert_bits_PC;
  wire [31:0] _predecoder_io_RAS_update_call_addr;
  wire        _predecoder_io_RAS_update_call;
  wire        _predecoder_io_RAS_update_ret;
  wire        _bp_io_predict_ready;
  wire [6:0]  _bp_io_RAS_read_NEXT;
  wire [6:0]  _bp_io_RAS_read_TOS;
  wire [31:0] _bp_io_RAS_read_ret_addr;
  wire        _bp_io_prediction_valid;
  wire        _bp_io_prediction_bits_hit;
  wire [31:0] _bp_io_prediction_bits_target;
  wire [1:0]  _bp_io_prediction_bits_br_type;
  wire [3:0]  _bp_io_prediction_bits_br_mask;
  wire [15:0] _bp_io_prediction_bits_GHR;
  wire        _bp_io_prediction_bits_T_NT;
  wire        _instruction_cache_io_cpu_addr_ready;
  wire        _instruction_cache_io_cache_data_valid;
  wire [31:0] _instruction_cache_io_cache_data_bits_fetch_PC;
  wire        _instruction_cache_io_cache_data_bits_valid_bits_0;
  wire        _instruction_cache_io_cache_data_bits_valid_bits_1;
  wire        _instruction_cache_io_cache_data_bits_valid_bits_2;
  wire        _instruction_cache_io_cache_data_bits_valid_bits_3;
  wire [31:0] _instruction_cache_io_cache_data_bits_instructions_0_instruction;
  wire [31:0] _instruction_cache_io_cache_data_bits_instructions_1_instruction;
  wire [31:0] _instruction_cache_io_cache_data_bits_instructions_2_instruction;
  wire [31:0] _instruction_cache_io_cache_data_bits_instructions_3_instruction;
  instruction_cache instruction_cache (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_cpu_addr_ready                             (_instruction_cache_io_cpu_addr_ready),
    .io_cpu_addr_valid                             (~_PC_Q_io_empty),
    .io_cpu_addr_bits                              (_PC_Q_io_data_out),
    .io_DRAM_resp_valid                            (io_DRAM_resp_valid),
    .io_DRAM_resp_bits_data                        (io_DRAM_resp_bits_data),
    .io_cache_data_valid
      (_instruction_cache_io_cache_data_valid),
    .io_cache_data_bits_fetch_PC
      (_instruction_cache_io_cache_data_bits_fetch_PC),
    .io_cache_data_bits_valid_bits_0
      (_instruction_cache_io_cache_data_bits_valid_bits_0),
    .io_cache_data_bits_valid_bits_1
      (_instruction_cache_io_cache_data_bits_valid_bits_1),
    .io_cache_data_bits_valid_bits_2
      (_instruction_cache_io_cache_data_bits_valid_bits_2),
    .io_cache_data_bits_valid_bits_3
      (_instruction_cache_io_cache_data_bits_valid_bits_3),
    .io_cache_data_bits_instructions_0_instruction
      (_instruction_cache_io_cache_data_bits_instructions_0_instruction),
    .io_cache_data_bits_instructions_1_instruction
      (_instruction_cache_io_cache_data_bits_instructions_1_instruction),
    .io_cache_data_bits_instructions_2_instruction
      (_instruction_cache_io_cache_data_bits_instructions_2_instruction),
    .io_cache_data_bits_instructions_3_instruction
      (_instruction_cache_io_cache_data_bits_instructions_3_instruction),
    .io_DRAM_request_ready                         (io_DRAM_request_ready),
    .io_DRAM_request_valid                         (io_DRAM_request_valid),
    .io_DRAM_request_bits_addr                     (io_DRAM_request_bits_addr)
  );
  BP bp (
    .clock                        (clock),
    .reset                        (reset),
    .io_predict_ready             (_bp_io_predict_ready),
    .io_predict_valid             (_PC_gen_io_PC_next_valid),
    .io_predict_bits              (_PC_gen_io_PC_next_bits),
    .io_commit_0_valid            (io_commit_0_valid),
    .io_commit_0_instruction_PC   (io_commit_0_instruction_PC),
    .io_commit_0_T_NT             (io_commit_0_T_NT),
    .io_commit_0_is_BR            (io_commit_0_is_BR),
    .io_commit_0_expected_PC      (io_commit_0_expected_PC),
    .io_commit_0_GHR              (io_commit_0_GHR),
    .io_commit_1_valid            (io_commit_1_valid),
    .io_commit_1_instruction_PC   (io_commit_1_instruction_PC),
    .io_commit_1_T_NT             (io_commit_1_T_NT),
    .io_commit_1_is_BR            (io_commit_1_is_BR),
    .io_commit_1_is_misprediction (io_commit_1_is_misprediction),
    .io_commit_1_expected_PC      (io_commit_1_expected_PC),
    .io_commit_1_GHR              (io_commit_1_GHR),
    .io_commit_1_TOS              (io_commit_1_TOS),
    .io_commit_1_NEXT             (io_commit_1_NEXT),
    .io_commit_2_valid            (io_commit_2_valid),
    .io_commit_2_instruction_PC   (io_commit_2_instruction_PC),
    .io_commit_2_T_NT             (io_commit_2_T_NT),
    .io_commit_2_is_BR            (io_commit_2_is_BR),
    .io_commit_2_is_misprediction (io_commit_2_is_misprediction),
    .io_commit_2_expected_PC      (io_commit_2_expected_PC),
    .io_commit_2_GHR              (io_commit_2_GHR),
    .io_commit_2_TOS              (io_commit_2_TOS),
    .io_commit_2_NEXT             (io_commit_2_NEXT),
    .io_commit_3_valid            (io_commit_3_valid),
    .io_commit_3_instruction_PC   (io_commit_3_instruction_PC),
    .io_commit_3_T_NT             (io_commit_3_T_NT),
    .io_commit_3_is_BR            (io_commit_3_is_BR),
    .io_commit_3_is_misprediction (io_commit_3_is_misprediction),
    .io_commit_3_expected_PC      (io_commit_3_expected_PC),
    .io_commit_3_GHR              (io_commit_3_GHR),
    .io_commit_3_TOS              (io_commit_3_TOS),
    .io_commit_3_NEXT             (io_commit_3_NEXT),
    .io_RAS_update_call_addr      (_predecoder_io_RAS_update_call_addr),
    .io_RAS_update_call           (_predecoder_io_RAS_update_call),
    .io_RAS_update_ret            (_predecoder_io_RAS_update_ret),
    .io_RAS_read_NEXT             (_bp_io_RAS_read_NEXT),
    .io_RAS_read_TOS              (_bp_io_RAS_read_TOS),
    .io_RAS_read_ret_addr         (_bp_io_RAS_read_ret_addr),
    .io_revert_valid              (_predecoder_io_revert_valid),
    .io_revert_bits_GHR           (_predecoder_io_revert_bits_GHR),
    .io_prediction_valid          (_bp_io_prediction_valid),
    .io_prediction_bits_hit       (_bp_io_prediction_bits_hit),
    .io_prediction_bits_target    (_bp_io_prediction_bits_target),
    .io_prediction_bits_br_type   (_bp_io_prediction_bits_br_type),
    .io_prediction_bits_br_mask   (_bp_io_prediction_bits_br_mask),
    .io_prediction_bits_GHR       (_bp_io_prediction_bits_GHR),
    .io_prediction_bits_T_NT      (_bp_io_prediction_bits_T_NT)
  );
  decode_validate predecoder (
    .clock                                                  (clock),
    .reset                                                  (reset),
    .io_prediction_ready
      (_predecoder_io_prediction_ready),
    .io_prediction_valid                                    (~_BTB_Q_io_empty),
    .io_prediction_bits_hit                                 (_BTB_Q_io_data_out_hit),
    .io_prediction_bits_target                              (_BTB_Q_io_data_out_target),
    .io_prediction_bits_br_mask                             (_BTB_Q_io_data_out_br_mask),
    .io_prediction_bits_GHR                                 (_BTB_Q_io_data_out_GHR),
    .io_fetch_packet_ready
      (_predecoder_io_fetch_packet_ready),
    .io_fetch_packet_valid                                  (~_instruction_Q_io_empty),
    .io_fetch_packet_bits_fetch_PC
      (_instruction_Q_io_data_out_fetch_PC),
    .io_fetch_packet_bits_valid_bits_0
      (_instruction_Q_io_data_out_valid_bits_0),
    .io_fetch_packet_bits_valid_bits_1
      (_instruction_Q_io_data_out_valid_bits_1),
    .io_fetch_packet_bits_valid_bits_2
      (_instruction_Q_io_data_out_valid_bits_2),
    .io_fetch_packet_bits_valid_bits_3
      (_instruction_Q_io_data_out_valid_bits_3),
    .io_fetch_packet_bits_instructions_0_instruction
      (_instruction_Q_io_data_out_instructions_0_instruction),
    .io_fetch_packet_bits_instructions_0_packet_index
      (_instruction_Q_io_data_out_instructions_0_packet_index),
    .io_fetch_packet_bits_instructions_0_ROB_index
      (_instruction_Q_io_data_out_instructions_0_ROB_index),
    .io_fetch_packet_bits_instructions_1_instruction
      (_instruction_Q_io_data_out_instructions_1_instruction),
    .io_fetch_packet_bits_instructions_1_packet_index
      (_instruction_Q_io_data_out_instructions_1_packet_index),
    .io_fetch_packet_bits_instructions_1_ROB_index
      (_instruction_Q_io_data_out_instructions_1_ROB_index),
    .io_fetch_packet_bits_instructions_2_instruction
      (_instruction_Q_io_data_out_instructions_2_instruction),
    .io_fetch_packet_bits_instructions_2_packet_index
      (_instruction_Q_io_data_out_instructions_2_packet_index),
    .io_fetch_packet_bits_instructions_2_ROB_index
      (_instruction_Q_io_data_out_instructions_2_ROB_index),
    .io_fetch_packet_bits_instructions_3_instruction
      (_instruction_Q_io_data_out_instructions_3_instruction),
    .io_fetch_packet_bits_instructions_3_packet_index
      (_instruction_Q_io_data_out_instructions_3_packet_index),
    .io_fetch_packet_bits_instructions_3_ROB_index
      (_instruction_Q_io_data_out_instructions_3_ROB_index),
    .io_RAS_read_NEXT                                       (_bp_io_RAS_read_NEXT),
    .io_RAS_read_TOS                                        (_bp_io_RAS_read_TOS),
    .io_RAS_read_ret_addr                                   (_bp_io_RAS_read_ret_addr),
    .io_revert_valid                                        (_predecoder_io_revert_valid),
    .io_revert_bits_GHR
      (_predecoder_io_revert_bits_GHR),
    .io_revert_bits_PC
      (_predecoder_io_revert_bits_PC),
    .io_final_fetch_packet_ready                            (io_fetch_packet_ready),
    .io_final_fetch_packet_valid                            (io_fetch_packet_valid),
    .io_final_fetch_packet_bits_instructions_0_instruction
      (io_fetch_packet_bits_instructions_0_instruction),
    .io_final_fetch_packet_bits_instructions_0_packet_index
      (io_fetch_packet_bits_instructions_0_packet_index),
    .io_final_fetch_packet_bits_instructions_0_ROB_index
      (io_fetch_packet_bits_instructions_0_ROB_index),
    .io_final_fetch_packet_bits_instructions_1_instruction
      (io_fetch_packet_bits_instructions_1_instruction),
    .io_final_fetch_packet_bits_instructions_1_packet_index
      (io_fetch_packet_bits_instructions_1_packet_index),
    .io_final_fetch_packet_bits_instructions_1_ROB_index
      (io_fetch_packet_bits_instructions_1_ROB_index),
    .io_final_fetch_packet_bits_instructions_2_instruction
      (io_fetch_packet_bits_instructions_2_instruction),
    .io_final_fetch_packet_bits_instructions_2_packet_index
      (io_fetch_packet_bits_instructions_2_packet_index),
    .io_final_fetch_packet_bits_instructions_2_ROB_index
      (io_fetch_packet_bits_instructions_2_ROB_index),
    .io_final_fetch_packet_bits_instructions_3_instruction
      (io_fetch_packet_bits_instructions_3_instruction),
    .io_final_fetch_packet_bits_instructions_3_packet_index
      (io_fetch_packet_bits_instructions_3_packet_index),
    .io_final_fetch_packet_bits_instructions_3_ROB_index
      (io_fetch_packet_bits_instructions_3_ROB_index),
    .io_RAS_update_call_addr
      (_predecoder_io_RAS_update_call_addr),
    .io_RAS_update_call
      (_predecoder_io_RAS_update_call),
    .io_RAS_update_ret
      (_predecoder_io_RAS_update_ret),
    .io_predictions_0_valid                                 (io_predictions_0_valid),
    .io_predictions_0_bits_instruction_PC
      (io_predictions_0_bits_instruction_PC),
    .io_predictions_0_bits_predicted_expected_PC
      (io_predictions_0_bits_predicted_expected_PC),
    .io_predictions_0_bits_GHR                              (io_predictions_0_bits_GHR),
    .io_predictions_0_bits_NEXT                             (io_predictions_0_bits_NEXT),
    .io_predictions_0_bits_TOS                              (io_predictions_0_bits_TOS),
    .io_predictions_1_valid                                 (io_predictions_1_valid),
    .io_predictions_1_bits_instruction_PC
      (io_predictions_1_bits_instruction_PC),
    .io_predictions_1_bits_predicted_expected_PC
      (io_predictions_1_bits_predicted_expected_PC),
    .io_predictions_1_bits_GHR                              (io_predictions_1_bits_GHR),
    .io_predictions_1_bits_NEXT                             (io_predictions_1_bits_NEXT),
    .io_predictions_1_bits_TOS                              (io_predictions_1_bits_TOS),
    .io_predictions_2_valid                                 (io_predictions_2_valid),
    .io_predictions_2_bits_instruction_PC
      (io_predictions_2_bits_instruction_PC),
    .io_predictions_2_bits_predicted_expected_PC
      (io_predictions_2_bits_predicted_expected_PC),
    .io_predictions_2_bits_GHR                              (io_predictions_2_bits_GHR),
    .io_predictions_2_bits_NEXT                             (io_predictions_2_bits_NEXT),
    .io_predictions_2_bits_TOS                              (io_predictions_2_bits_TOS),
    .io_predictions_3_valid                                 (io_predictions_3_valid),
    .io_predictions_3_bits_instruction_PC
      (io_predictions_3_bits_instruction_PC),
    .io_predictions_3_bits_predicted_expected_PC
      (io_predictions_3_bits_predicted_expected_PC),
    .io_predictions_3_bits_GHR                              (io_predictions_3_bits_GHR),
    .io_predictions_3_bits_NEXT                             (io_predictions_3_bits_NEXT),
    .io_predictions_3_bits_TOS                              (io_predictions_3_bits_TOS)
  );
  PC_arbit PC_gen (
    .clock                        (clock),
    .reset                        (reset),
    .io_commit_0_valid            (io_commit_0_valid),
    .io_commit_0_is_misprediction (io_commit_0_is_misprediction),
    .io_commit_1_valid            (io_commit_1_valid),
    .io_commit_1_is_misprediction (io_commit_1_is_misprediction),
    .io_commit_1_expected_PC      (io_commit_1_expected_PC),
    .io_commit_2_valid            (io_commit_2_valid),
    .io_commit_2_is_misprediction (io_commit_2_is_misprediction),
    .io_commit_2_expected_PC      (io_commit_2_expected_PC),
    .io_commit_3_valid            (io_commit_3_valid),
    .io_commit_3_is_misprediction (io_commit_3_is_misprediction),
    .io_commit_3_expected_PC      (io_commit_3_expected_PC),
    .io_prediction_valid          (_bp_io_prediction_valid),
    .io_prediction_bits_hit       (_bp_io_prediction_bits_hit),
    .io_prediction_bits_target    (_bp_io_prediction_bits_target),
    .io_prediction_bits_br_type   (_bp_io_prediction_bits_br_type),
    .io_revert_valid              (_predecoder_io_revert_valid),
    .io_revert_bits_PC            (_predecoder_io_revert_bits_PC),
    .io_RAS_read_ret_addr         (_bp_io_RAS_read_ret_addr),
    .io_PC_next_ready             (~_PC_Q_io_full & _bp_io_predict_ready),
    .io_PC_next_valid             (_PC_gen_io_PC_next_valid),
    .io_PC_next_bits              (_PC_gen_io_PC_next_bits)
  );
  Q instruction_Q (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_data_in_fetch_PC
      (_instruction_cache_io_cache_data_bits_fetch_PC),
    .io_data_in_valid_bits_0
      (_instruction_cache_io_cache_data_bits_valid_bits_0),
    .io_data_in_valid_bits_1
      (_instruction_cache_io_cache_data_bits_valid_bits_1),
    .io_data_in_valid_bits_2
      (_instruction_cache_io_cache_data_bits_valid_bits_2),
    .io_data_in_valid_bits_3
      (_instruction_cache_io_cache_data_bits_valid_bits_3),
    .io_data_in_instructions_0_instruction
      (_instruction_cache_io_cache_data_bits_instructions_0_instruction),
    .io_data_in_instructions_1_instruction
      (_instruction_cache_io_cache_data_bits_instructions_1_instruction),
    .io_data_in_instructions_2_instruction
      (_instruction_cache_io_cache_data_bits_instructions_2_instruction),
    .io_data_in_instructions_3_instruction
      (_instruction_cache_io_cache_data_bits_instructions_3_instruction),
    .io_wr_en                                (_instruction_cache_io_cache_data_valid),
    .io_rd_en
      (~_BTB_Q_io_empty & _predecoder_io_fetch_packet_ready),
    .io_data_out_fetch_PC                    (_instruction_Q_io_data_out_fetch_PC),
    .io_data_out_valid_bits_0                (_instruction_Q_io_data_out_valid_bits_0),
    .io_data_out_valid_bits_1                (_instruction_Q_io_data_out_valid_bits_1),
    .io_data_out_valid_bits_2                (_instruction_Q_io_data_out_valid_bits_2),
    .io_data_out_valid_bits_3                (_instruction_Q_io_data_out_valid_bits_3),
    .io_data_out_instructions_0_instruction
      (_instruction_Q_io_data_out_instructions_0_instruction),
    .io_data_out_instructions_0_packet_index
      (_instruction_Q_io_data_out_instructions_0_packet_index),
    .io_data_out_instructions_0_ROB_index
      (_instruction_Q_io_data_out_instructions_0_ROB_index),
    .io_data_out_instructions_1_instruction
      (_instruction_Q_io_data_out_instructions_1_instruction),
    .io_data_out_instructions_1_packet_index
      (_instruction_Q_io_data_out_instructions_1_packet_index),
    .io_data_out_instructions_1_ROB_index
      (_instruction_Q_io_data_out_instructions_1_ROB_index),
    .io_data_out_instructions_2_instruction
      (_instruction_Q_io_data_out_instructions_2_instruction),
    .io_data_out_instructions_2_packet_index
      (_instruction_Q_io_data_out_instructions_2_packet_index),
    .io_data_out_instructions_2_ROB_index
      (_instruction_Q_io_data_out_instructions_2_ROB_index),
    .io_data_out_instructions_3_instruction
      (_instruction_Q_io_data_out_instructions_3_instruction),
    .io_data_out_instructions_3_packet_index
      (_instruction_Q_io_data_out_instructions_3_packet_index),
    .io_data_out_instructions_3_ROB_index
      (_instruction_Q_io_data_out_instructions_3_ROB_index),
    .io_empty                                (_instruction_Q_io_empty)
  );
  Q_1 PC_Q (
    .clock       (clock),
    .reset       (reset),
    .io_data_in  (_PC_gen_io_PC_next_bits),
    .io_wr_en    (_PC_gen_io_PC_next_valid),
    .io_rd_en    (_instruction_cache_io_cpu_addr_ready),
    .io_data_out (_PC_Q_io_data_out),
    .io_full     (_PC_Q_io_full),
    .io_empty    (_PC_Q_io_empty)
  );
  Q_2 BTB_Q (
    .clock               (clock),
    .reset               (reset),
    .io_data_in_hit      (_bp_io_prediction_bits_hit),
    .io_data_in_target   (_bp_io_prediction_bits_target),
    .io_data_in_br_type  (_bp_io_prediction_bits_br_type),
    .io_data_in_br_mask  (_bp_io_prediction_bits_br_mask),
    .io_data_in_GHR      (_bp_io_prediction_bits_GHR),
    .io_data_in_T_NT     (_bp_io_prediction_bits_T_NT),
    .io_wr_en            (_bp_io_prediction_valid),
    .io_rd_en            (~_instruction_Q_io_empty & _predecoder_io_prediction_ready),
    .io_data_out_hit     (_BTB_Q_io_data_out_hit),
    .io_data_out_target  (_BTB_Q_io_data_out_target),
    .io_data_out_br_mask (_BTB_Q_io_data_out_br_mask),
    .io_data_out_GHR     (_BTB_Q_io_data_out_GHR),
    .io_empty            (_BTB_Q_io_empty)
  );
  assign io_DRAM_resp_ready = io_DRAM_request_ready;
endmodule

module decoder(
  input         clock,
                reset,
  input  [31:0] io_instruction_bits_instruction,
  input  [3:0]  io_instruction_bits_packet_index,
  input  [5:0]  io_instruction_bits_ROB_index,
  output [5:0]  io_decoded_instruction_bits_RD,
  output        io_decoded_instruction_bits_RD_valid,
  output [5:0]  io_decoded_instruction_bits_RS1,
                io_decoded_instruction_bits_RS2,
  output [31:0] io_decoded_instruction_bits_IMM,
  output [2:0]  io_decoded_instruction_bits_FUNCT3,
  output [3:0]  io_decoded_instruction_bits_packet_index,
  output [5:0]  io_decoded_instruction_bits_ROB_index,
  output [4:0]  io_decoded_instruction_bits_instructionType,
  output [1:0]  io_decoded_instruction_bits_portID,
                io_decoded_instruction_bits_RS_type,
  output        io_decoded_instruction_bits_needs_ALU,
                io_decoded_instruction_bits_needs_branch_unit,
                io_decoded_instruction_bits_SUBTRACT,
                io_decoded_instruction_bits_MULTIPLY,
                io_decoded_instruction_bits_IMMEDIATE,
                io_decoded_instruction_bits_IS_LOAD,
                io_decoded_instruction_bits_IS_STORE
);

  wire IS_LOAD = io_instruction_bits_instruction[6:2] == 5'h0;
  wire IMMEDIATE = io_instruction_bits_instruction[6:2] == 5'h4;
  wire _io_decoded_instruction_bits_RD_valid_T_11 =
    io_instruction_bits_instruction[6:2] == 5'h5;
  wire IS_STORE = io_instruction_bits_instruction[6:2] == 5'h8;
  wire _is_INT_T = io_instruction_bits_instruction[6:2] == 5'hC;
  wire _io_decoded_instruction_bits_RD_valid_T_9 =
    io_instruction_bits_instruction[6:2] == 5'hD;
  wire _is_INT_T_3 = io_instruction_bits_instruction[6:2] == 5'h18;
  wire _is_INT_T_7 = io_instruction_bits_instruction[6:2] == 5'h19;
  wire _is_INT_T_5 = io_instruction_bits_instruction[6:2] == 5'h1B;
  wire _io_decoded_instruction_bits_RD_valid_T_13 =
    io_instruction_bits_instruction[6:2] == 5'h1C;
  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if (~reset
          & ~(IS_LOAD | io_instruction_bits_instruction[6:2] == 5'h1
              | io_instruction_bits_instruction[6:2] == 5'h2
              | io_instruction_bits_instruction[6:2] == 5'h3 | IMMEDIATE
              | _io_decoded_instruction_bits_RD_valid_T_11
              | io_instruction_bits_instruction[6:2] == 5'h6 | IS_STORE
              | io_instruction_bits_instruction[6:2] == 5'h9
              | io_instruction_bits_instruction[6:2] == 5'hA
              | io_instruction_bits_instruction[6:2] == 5'hB | _is_INT_T
              | _io_decoded_instruction_bits_RD_valid_T_9
              | io_instruction_bits_instruction[6:2] == 5'hE
              | io_instruction_bits_instruction[6:2] == 5'h10
              | io_instruction_bits_instruction[6:2] == 5'h11
              | io_instruction_bits_instruction[6:2] == 5'h12
              | io_instruction_bits_instruction[6:2] == 5'h13
              | io_instruction_bits_instruction[6:2] == 5'h14
              | io_instruction_bits_instruction[6:2] == 5'h16 | _is_INT_T_3 | _is_INT_T_7
              | _is_INT_T_5 | _io_decoded_instruction_bits_RD_valid_T_13
              | io_instruction_bits_instruction[6:2] == 5'h1E)) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: Enum state must be valid, got %d!\n    at decoder.scala:66 assert(valid, \"Enum state must be valid, got %%%%d!\", opcode(6,2))\n",
                 io_instruction_bits_instruction[6:2]);
        if (`STOP_COND_)
          $fatal;
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire needs_branch_unit = _is_INT_T_3 | _is_INT_T_5 | _is_INT_T_7;
  wire needs_ALU =
    _is_INT_T
    & (io_instruction_bits_instruction[27]
       | io_instruction_bits_instruction[31:25] == 7'h0) | IMMEDIATE;
  assign io_decoded_instruction_bits_RD = {1'h0, io_instruction_bits_instruction[11:7]};
  assign io_decoded_instruction_bits_RD_valid =
    _is_INT_T | IMMEDIATE | IS_LOAD | _is_INT_T_5 | _is_INT_T_7
    | _io_decoded_instruction_bits_RD_valid_T_9
    | _io_decoded_instruction_bits_RD_valid_T_11
    | _io_decoded_instruction_bits_RD_valid_T_13;
  assign io_decoded_instruction_bits_RS1 = {1'h0, io_instruction_bits_instruction[19:15]};
  assign io_decoded_instruction_bits_RS2 = {1'h0, io_instruction_bits_instruction[24:20]};
  assign io_decoded_instruction_bits_IMM =
    io_instruction_bits_instruction[6:0] == 7'h63
      ? {19'h0,
         io_instruction_bits_instruction[31:25],
         io_instruction_bits_instruction[11:7],
         1'h0}
      : io_instruction_bits_instruction[6:0] == 7'h6F
          ? {11'h0,
             io_instruction_bits_instruction[31],
             io_instruction_bits_instruction[19:12],
             io_instruction_bits_instruction[20],
             io_instruction_bits_instruction[30:21],
             1'h0}
          : io_instruction_bits_instruction[6:0] == 7'h13
            | io_instruction_bits_instruction[6:0] == 7'h3
            | io_instruction_bits_instruction[6:0] == 7'h67
              ? io_instruction_bits_instruction
              : io_instruction_bits_instruction[6:0] == 7'h23
                  ? {20'h0,
                     io_instruction_bits_instruction[31:25],
                     io_instruction_bits_instruction[11:7]}
                  : io_instruction_bits_instruction[6:0] == 7'h33
                      ? {io_instruction_bits_instruction[31:12], 12'h0}
                      : 32'h0;
  assign io_decoded_instruction_bits_FUNCT3 = io_instruction_bits_instruction[14:12];
  assign io_decoded_instruction_bits_packet_index = io_instruction_bits_packet_index;
  assign io_decoded_instruction_bits_ROB_index = io_instruction_bits_ROB_index;
  assign io_decoded_instruction_bits_instructionType =
    io_instruction_bits_instruction[6:2];
  assign io_decoded_instruction_bits_portID =
    needs_ALU | needs_branch_unit
      ? 2'h0
      : _is_INT_T
        & (io_instruction_bits_instruction[14:12] == 3'h4
           | io_instruction_bits_instruction[14:12] == 3'h5
           | io_instruction_bits_instruction[14:12] == 3'h6
           | (&(io_instruction_bits_instruction[14:12])))
        & io_instruction_bits_instruction[25]
          ? 2'h1
          : {2{IS_STORE | IS_LOAD}};
  assign io_decoded_instruction_bits_RS_type =
    _is_INT_T | IMMEDIATE | _is_INT_T_3 | _is_INT_T_5 | _is_INT_T_7
      ? 2'h0
      : IS_LOAD | IS_STORE ? 2'h1 : 2'h2;
  assign io_decoded_instruction_bits_needs_ALU = needs_ALU;
  assign io_decoded_instruction_bits_needs_branch_unit = needs_branch_unit;
  assign io_decoded_instruction_bits_SUBTRACT =
    _is_INT_T & io_instruction_bits_instruction[27];
  assign io_decoded_instruction_bits_MULTIPLY =
    _is_INT_T & io_instruction_bits_instruction[25];
  assign io_decoded_instruction_bits_IMMEDIATE = IMMEDIATE;
  assign io_decoded_instruction_bits_IS_LOAD = IS_LOAD;
  assign io_decoded_instruction_bits_IS_STORE = IS_STORE;
endmodule

module fetch_packet_decoder(
  input         clock,
                reset,
  output        io_fetch_packet_ready,
  input         io_fetch_packet_valid,
  input  [31:0] io_fetch_packet_bits_instructions_0_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_0_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_0_ROB_index,
  input  [31:0] io_fetch_packet_bits_instructions_1_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_1_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_1_ROB_index,
  input  [31:0] io_fetch_packet_bits_instructions_2_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_2_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_2_ROB_index,
  input  [31:0] io_fetch_packet_bits_instructions_3_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_3_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_3_ROB_index,
  output        io_decoded_fetch_packet_0_valid,
  output [5:0]  io_decoded_fetch_packet_0_bits_RD,
  output        io_decoded_fetch_packet_0_bits_RD_valid,
  output [5:0]  io_decoded_fetch_packet_0_bits_RS1,
                io_decoded_fetch_packet_0_bits_RS2,
  output [31:0] io_decoded_fetch_packet_0_bits_IMM,
  output [2:0]  io_decoded_fetch_packet_0_bits_FUNCT3,
  output [3:0]  io_decoded_fetch_packet_0_bits_packet_index,
  output [5:0]  io_decoded_fetch_packet_0_bits_ROB_index,
  output [4:0]  io_decoded_fetch_packet_0_bits_instructionType,
  output [1:0]  io_decoded_fetch_packet_0_bits_portID,
                io_decoded_fetch_packet_0_bits_RS_type,
  output        io_decoded_fetch_packet_0_bits_needs_ALU,
                io_decoded_fetch_packet_0_bits_needs_branch_unit,
                io_decoded_fetch_packet_0_bits_SUBTRACT,
                io_decoded_fetch_packet_0_bits_MULTIPLY,
                io_decoded_fetch_packet_0_bits_IMMEDIATE,
                io_decoded_fetch_packet_0_bits_IS_LOAD,
                io_decoded_fetch_packet_0_bits_IS_STORE,
                io_decoded_fetch_packet_1_valid,
  output [5:0]  io_decoded_fetch_packet_1_bits_RD,
  output        io_decoded_fetch_packet_1_bits_RD_valid,
  output [5:0]  io_decoded_fetch_packet_1_bits_RS1,
                io_decoded_fetch_packet_1_bits_RS2,
  output [31:0] io_decoded_fetch_packet_1_bits_IMM,
  output [2:0]  io_decoded_fetch_packet_1_bits_FUNCT3,
  output [3:0]  io_decoded_fetch_packet_1_bits_packet_index,
  output [5:0]  io_decoded_fetch_packet_1_bits_ROB_index,
  output [4:0]  io_decoded_fetch_packet_1_bits_instructionType,
  output [1:0]  io_decoded_fetch_packet_1_bits_portID,
                io_decoded_fetch_packet_1_bits_RS_type,
  output        io_decoded_fetch_packet_1_bits_needs_ALU,
                io_decoded_fetch_packet_1_bits_needs_branch_unit,
                io_decoded_fetch_packet_1_bits_SUBTRACT,
                io_decoded_fetch_packet_1_bits_MULTIPLY,
                io_decoded_fetch_packet_1_bits_IMMEDIATE,
                io_decoded_fetch_packet_1_bits_IS_LOAD,
                io_decoded_fetch_packet_1_bits_IS_STORE,
                io_decoded_fetch_packet_2_valid,
  output [5:0]  io_decoded_fetch_packet_2_bits_RD,
  output        io_decoded_fetch_packet_2_bits_RD_valid,
  output [5:0]  io_decoded_fetch_packet_2_bits_RS1,
                io_decoded_fetch_packet_2_bits_RS2,
  output [31:0] io_decoded_fetch_packet_2_bits_IMM,
  output [2:0]  io_decoded_fetch_packet_2_bits_FUNCT3,
  output [3:0]  io_decoded_fetch_packet_2_bits_packet_index,
  output [5:0]  io_decoded_fetch_packet_2_bits_ROB_index,
  output [4:0]  io_decoded_fetch_packet_2_bits_instructionType,
  output [1:0]  io_decoded_fetch_packet_2_bits_portID,
                io_decoded_fetch_packet_2_bits_RS_type,
  output        io_decoded_fetch_packet_2_bits_needs_ALU,
                io_decoded_fetch_packet_2_bits_needs_branch_unit,
                io_decoded_fetch_packet_2_bits_SUBTRACT,
                io_decoded_fetch_packet_2_bits_MULTIPLY,
                io_decoded_fetch_packet_2_bits_IMMEDIATE,
                io_decoded_fetch_packet_2_bits_IS_LOAD,
                io_decoded_fetch_packet_2_bits_IS_STORE,
  input         io_decoded_fetch_packet_3_ready,
  output        io_decoded_fetch_packet_3_valid,
  output [5:0]  io_decoded_fetch_packet_3_bits_RD,
  output        io_decoded_fetch_packet_3_bits_RD_valid,
  output [5:0]  io_decoded_fetch_packet_3_bits_RS1,
                io_decoded_fetch_packet_3_bits_RS2,
  output [31:0] io_decoded_fetch_packet_3_bits_IMM,
  output [2:0]  io_decoded_fetch_packet_3_bits_FUNCT3,
  output [3:0]  io_decoded_fetch_packet_3_bits_packet_index,
  output [5:0]  io_decoded_fetch_packet_3_bits_ROB_index,
  output [4:0]  io_decoded_fetch_packet_3_bits_instructionType,
  output [1:0]  io_decoded_fetch_packet_3_bits_portID,
                io_decoded_fetch_packet_3_bits_RS_type,
  output        io_decoded_fetch_packet_3_bits_needs_ALU,
                io_decoded_fetch_packet_3_bits_needs_branch_unit,
                io_decoded_fetch_packet_3_bits_SUBTRACT,
                io_decoded_fetch_packet_3_bits_MULTIPLY,
                io_decoded_fetch_packet_3_bits_IMMEDIATE,
                io_decoded_fetch_packet_3_bits_IS_LOAD,
                io_decoded_fetch_packet_3_bits_IS_STORE
);

  wire [5:0]  _decoders_3_io_decoded_instruction_bits_RD;
  wire        _decoders_3_io_decoded_instruction_bits_RD_valid;
  wire [5:0]  _decoders_3_io_decoded_instruction_bits_RS1;
  wire [5:0]  _decoders_3_io_decoded_instruction_bits_RS2;
  wire [31:0] _decoders_3_io_decoded_instruction_bits_IMM;
  wire [2:0]  _decoders_3_io_decoded_instruction_bits_FUNCT3;
  wire [3:0]  _decoders_3_io_decoded_instruction_bits_packet_index;
  wire [5:0]  _decoders_3_io_decoded_instruction_bits_ROB_index;
  wire [4:0]  _decoders_3_io_decoded_instruction_bits_instructionType;
  wire [1:0]  _decoders_3_io_decoded_instruction_bits_portID;
  wire [1:0]  _decoders_3_io_decoded_instruction_bits_RS_type;
  wire        _decoders_3_io_decoded_instruction_bits_needs_ALU;
  wire        _decoders_3_io_decoded_instruction_bits_needs_branch_unit;
  wire        _decoders_3_io_decoded_instruction_bits_SUBTRACT;
  wire        _decoders_3_io_decoded_instruction_bits_MULTIPLY;
  wire        _decoders_3_io_decoded_instruction_bits_IMMEDIATE;
  wire        _decoders_3_io_decoded_instruction_bits_IS_LOAD;
  wire        _decoders_3_io_decoded_instruction_bits_IS_STORE;
  wire [5:0]  _decoders_2_io_decoded_instruction_bits_RD;
  wire        _decoders_2_io_decoded_instruction_bits_RD_valid;
  wire [5:0]  _decoders_2_io_decoded_instruction_bits_RS1;
  wire [5:0]  _decoders_2_io_decoded_instruction_bits_RS2;
  wire [31:0] _decoders_2_io_decoded_instruction_bits_IMM;
  wire [2:0]  _decoders_2_io_decoded_instruction_bits_FUNCT3;
  wire [3:0]  _decoders_2_io_decoded_instruction_bits_packet_index;
  wire [5:0]  _decoders_2_io_decoded_instruction_bits_ROB_index;
  wire [4:0]  _decoders_2_io_decoded_instruction_bits_instructionType;
  wire [1:0]  _decoders_2_io_decoded_instruction_bits_portID;
  wire [1:0]  _decoders_2_io_decoded_instruction_bits_RS_type;
  wire        _decoders_2_io_decoded_instruction_bits_needs_ALU;
  wire        _decoders_2_io_decoded_instruction_bits_needs_branch_unit;
  wire        _decoders_2_io_decoded_instruction_bits_SUBTRACT;
  wire        _decoders_2_io_decoded_instruction_bits_MULTIPLY;
  wire        _decoders_2_io_decoded_instruction_bits_IMMEDIATE;
  wire        _decoders_2_io_decoded_instruction_bits_IS_LOAD;
  wire        _decoders_2_io_decoded_instruction_bits_IS_STORE;
  wire [5:0]  _decoders_1_io_decoded_instruction_bits_RD;
  wire        _decoders_1_io_decoded_instruction_bits_RD_valid;
  wire [5:0]  _decoders_1_io_decoded_instruction_bits_RS1;
  wire [5:0]  _decoders_1_io_decoded_instruction_bits_RS2;
  wire [31:0] _decoders_1_io_decoded_instruction_bits_IMM;
  wire [2:0]  _decoders_1_io_decoded_instruction_bits_FUNCT3;
  wire [3:0]  _decoders_1_io_decoded_instruction_bits_packet_index;
  wire [5:0]  _decoders_1_io_decoded_instruction_bits_ROB_index;
  wire [4:0]  _decoders_1_io_decoded_instruction_bits_instructionType;
  wire [1:0]  _decoders_1_io_decoded_instruction_bits_portID;
  wire [1:0]  _decoders_1_io_decoded_instruction_bits_RS_type;
  wire        _decoders_1_io_decoded_instruction_bits_needs_ALU;
  wire        _decoders_1_io_decoded_instruction_bits_needs_branch_unit;
  wire        _decoders_1_io_decoded_instruction_bits_SUBTRACT;
  wire        _decoders_1_io_decoded_instruction_bits_MULTIPLY;
  wire        _decoders_1_io_decoded_instruction_bits_IMMEDIATE;
  wire        _decoders_1_io_decoded_instruction_bits_IS_LOAD;
  wire        _decoders_1_io_decoded_instruction_bits_IS_STORE;
  wire [5:0]  _decoders_0_io_decoded_instruction_bits_RD;
  wire        _decoders_0_io_decoded_instruction_bits_RD_valid;
  wire [5:0]  _decoders_0_io_decoded_instruction_bits_RS1;
  wire [5:0]  _decoders_0_io_decoded_instruction_bits_RS2;
  wire [31:0] _decoders_0_io_decoded_instruction_bits_IMM;
  wire [2:0]  _decoders_0_io_decoded_instruction_bits_FUNCT3;
  wire [3:0]  _decoders_0_io_decoded_instruction_bits_packet_index;
  wire [5:0]  _decoders_0_io_decoded_instruction_bits_ROB_index;
  wire [4:0]  _decoders_0_io_decoded_instruction_bits_instructionType;
  wire [1:0]  _decoders_0_io_decoded_instruction_bits_portID;
  wire [1:0]  _decoders_0_io_decoded_instruction_bits_RS_type;
  wire        _decoders_0_io_decoded_instruction_bits_needs_ALU;
  wire        _decoders_0_io_decoded_instruction_bits_needs_branch_unit;
  wire        _decoders_0_io_decoded_instruction_bits_SUBTRACT;
  wire        _decoders_0_io_decoded_instruction_bits_MULTIPLY;
  wire        _decoders_0_io_decoded_instruction_bits_IMMEDIATE;
  wire        _decoders_0_io_decoded_instruction_bits_IS_LOAD;
  wire        _decoders_0_io_decoded_instruction_bits_IS_STORE;
  reg  [5:0]  io_decoded_fetch_packet_0_bits_REG_RD;
  reg         io_decoded_fetch_packet_0_bits_REG_RD_valid;
  reg  [5:0]  io_decoded_fetch_packet_0_bits_REG_RS1;
  reg  [5:0]  io_decoded_fetch_packet_0_bits_REG_RS2;
  reg  [31:0] io_decoded_fetch_packet_0_bits_REG_IMM;
  reg  [2:0]  io_decoded_fetch_packet_0_bits_REG_FUNCT3;
  reg  [3:0]  io_decoded_fetch_packet_0_bits_REG_packet_index;
  reg  [5:0]  io_decoded_fetch_packet_0_bits_REG_ROB_index;
  reg  [4:0]  io_decoded_fetch_packet_0_bits_REG_instructionType;
  reg  [1:0]  io_decoded_fetch_packet_0_bits_REG_portID;
  reg  [1:0]  io_decoded_fetch_packet_0_bits_REG_RS_type;
  reg         io_decoded_fetch_packet_0_bits_REG_needs_ALU;
  reg         io_decoded_fetch_packet_0_bits_REG_needs_branch_unit;
  reg         io_decoded_fetch_packet_0_bits_REG_SUBTRACT;
  reg         io_decoded_fetch_packet_0_bits_REG_MULTIPLY;
  reg         io_decoded_fetch_packet_0_bits_REG_IMMEDIATE;
  reg         io_decoded_fetch_packet_0_bits_REG_IS_LOAD;
  reg         io_decoded_fetch_packet_0_bits_REG_IS_STORE;
  reg  [5:0]  io_decoded_fetch_packet_1_bits_REG_RD;
  reg         io_decoded_fetch_packet_1_bits_REG_RD_valid;
  reg  [5:0]  io_decoded_fetch_packet_1_bits_REG_RS1;
  reg  [5:0]  io_decoded_fetch_packet_1_bits_REG_RS2;
  reg  [31:0] io_decoded_fetch_packet_1_bits_REG_IMM;
  reg  [2:0]  io_decoded_fetch_packet_1_bits_REG_FUNCT3;
  reg  [3:0]  io_decoded_fetch_packet_1_bits_REG_packet_index;
  reg  [5:0]  io_decoded_fetch_packet_1_bits_REG_ROB_index;
  reg  [4:0]  io_decoded_fetch_packet_1_bits_REG_instructionType;
  reg  [1:0]  io_decoded_fetch_packet_1_bits_REG_portID;
  reg  [1:0]  io_decoded_fetch_packet_1_bits_REG_RS_type;
  reg         io_decoded_fetch_packet_1_bits_REG_needs_ALU;
  reg         io_decoded_fetch_packet_1_bits_REG_needs_branch_unit;
  reg         io_decoded_fetch_packet_1_bits_REG_SUBTRACT;
  reg         io_decoded_fetch_packet_1_bits_REG_MULTIPLY;
  reg         io_decoded_fetch_packet_1_bits_REG_IMMEDIATE;
  reg         io_decoded_fetch_packet_1_bits_REG_IS_LOAD;
  reg         io_decoded_fetch_packet_1_bits_REG_IS_STORE;
  reg  [5:0]  io_decoded_fetch_packet_2_bits_REG_RD;
  reg         io_decoded_fetch_packet_2_bits_REG_RD_valid;
  reg  [5:0]  io_decoded_fetch_packet_2_bits_REG_RS1;
  reg  [5:0]  io_decoded_fetch_packet_2_bits_REG_RS2;
  reg  [31:0] io_decoded_fetch_packet_2_bits_REG_IMM;
  reg  [2:0]  io_decoded_fetch_packet_2_bits_REG_FUNCT3;
  reg  [3:0]  io_decoded_fetch_packet_2_bits_REG_packet_index;
  reg  [5:0]  io_decoded_fetch_packet_2_bits_REG_ROB_index;
  reg  [4:0]  io_decoded_fetch_packet_2_bits_REG_instructionType;
  reg  [1:0]  io_decoded_fetch_packet_2_bits_REG_portID;
  reg  [1:0]  io_decoded_fetch_packet_2_bits_REG_RS_type;
  reg         io_decoded_fetch_packet_2_bits_REG_needs_ALU;
  reg         io_decoded_fetch_packet_2_bits_REG_needs_branch_unit;
  reg         io_decoded_fetch_packet_2_bits_REG_SUBTRACT;
  reg         io_decoded_fetch_packet_2_bits_REG_MULTIPLY;
  reg         io_decoded_fetch_packet_2_bits_REG_IMMEDIATE;
  reg         io_decoded_fetch_packet_2_bits_REG_IS_LOAD;
  reg         io_decoded_fetch_packet_2_bits_REG_IS_STORE;
  reg  [5:0]  io_decoded_fetch_packet_3_bits_REG_RD;
  reg         io_decoded_fetch_packet_3_bits_REG_RD_valid;
  reg  [5:0]  io_decoded_fetch_packet_3_bits_REG_RS1;
  reg  [5:0]  io_decoded_fetch_packet_3_bits_REG_RS2;
  reg  [31:0] io_decoded_fetch_packet_3_bits_REG_IMM;
  reg  [2:0]  io_decoded_fetch_packet_3_bits_REG_FUNCT3;
  reg  [3:0]  io_decoded_fetch_packet_3_bits_REG_packet_index;
  reg  [5:0]  io_decoded_fetch_packet_3_bits_REG_ROB_index;
  reg  [4:0]  io_decoded_fetch_packet_3_bits_REG_instructionType;
  reg  [1:0]  io_decoded_fetch_packet_3_bits_REG_portID;
  reg  [1:0]  io_decoded_fetch_packet_3_bits_REG_RS_type;
  reg         io_decoded_fetch_packet_3_bits_REG_needs_ALU;
  reg         io_decoded_fetch_packet_3_bits_REG_needs_branch_unit;
  reg         io_decoded_fetch_packet_3_bits_REG_SUBTRACT;
  reg         io_decoded_fetch_packet_3_bits_REG_MULTIPLY;
  reg         io_decoded_fetch_packet_3_bits_REG_IMMEDIATE;
  reg         io_decoded_fetch_packet_3_bits_REG_IS_LOAD;
  reg         io_decoded_fetch_packet_3_bits_REG_IS_STORE;
  reg         io_decoded_fetch_packet_0_valid_REG;
  reg         io_decoded_fetch_packet_1_valid_REG;
  reg         io_decoded_fetch_packet_2_valid_REG;
  reg         io_decoded_fetch_packet_3_valid_REG;
  always @(posedge clock) begin
    io_decoded_fetch_packet_0_bits_REG_RD <= _decoders_0_io_decoded_instruction_bits_RD;
    io_decoded_fetch_packet_0_bits_REG_RD_valid <=
      _decoders_0_io_decoded_instruction_bits_RD_valid;
    io_decoded_fetch_packet_0_bits_REG_RS1 <= _decoders_0_io_decoded_instruction_bits_RS1;
    io_decoded_fetch_packet_0_bits_REG_RS2 <= _decoders_0_io_decoded_instruction_bits_RS2;
    io_decoded_fetch_packet_0_bits_REG_IMM <= _decoders_0_io_decoded_instruction_bits_IMM;
    io_decoded_fetch_packet_0_bits_REG_FUNCT3 <=
      _decoders_0_io_decoded_instruction_bits_FUNCT3;
    io_decoded_fetch_packet_0_bits_REG_packet_index <=
      _decoders_0_io_decoded_instruction_bits_packet_index;
    io_decoded_fetch_packet_0_bits_REG_ROB_index <=
      _decoders_0_io_decoded_instruction_bits_ROB_index;
    io_decoded_fetch_packet_0_bits_REG_instructionType <=
      _decoders_0_io_decoded_instruction_bits_instructionType;
    io_decoded_fetch_packet_0_bits_REG_portID <=
      _decoders_0_io_decoded_instruction_bits_portID;
    io_decoded_fetch_packet_0_bits_REG_RS_type <=
      _decoders_0_io_decoded_instruction_bits_RS_type;
    io_decoded_fetch_packet_0_bits_REG_needs_ALU <=
      _decoders_0_io_decoded_instruction_bits_needs_ALU;
    io_decoded_fetch_packet_0_bits_REG_needs_branch_unit <=
      _decoders_0_io_decoded_instruction_bits_needs_branch_unit;
    io_decoded_fetch_packet_0_bits_REG_SUBTRACT <=
      _decoders_0_io_decoded_instruction_bits_SUBTRACT;
    io_decoded_fetch_packet_0_bits_REG_MULTIPLY <=
      _decoders_0_io_decoded_instruction_bits_MULTIPLY;
    io_decoded_fetch_packet_0_bits_REG_IMMEDIATE <=
      _decoders_0_io_decoded_instruction_bits_IMMEDIATE;
    io_decoded_fetch_packet_0_bits_REG_IS_LOAD <=
      _decoders_0_io_decoded_instruction_bits_IS_LOAD;
    io_decoded_fetch_packet_0_bits_REG_IS_STORE <=
      _decoders_0_io_decoded_instruction_bits_IS_STORE;
    io_decoded_fetch_packet_1_bits_REG_RD <= _decoders_1_io_decoded_instruction_bits_RD;
    io_decoded_fetch_packet_1_bits_REG_RD_valid <=
      _decoders_1_io_decoded_instruction_bits_RD_valid;
    io_decoded_fetch_packet_1_bits_REG_RS1 <= _decoders_1_io_decoded_instruction_bits_RS1;
    io_decoded_fetch_packet_1_bits_REG_RS2 <= _decoders_1_io_decoded_instruction_bits_RS2;
    io_decoded_fetch_packet_1_bits_REG_IMM <= _decoders_1_io_decoded_instruction_bits_IMM;
    io_decoded_fetch_packet_1_bits_REG_FUNCT3 <=
      _decoders_1_io_decoded_instruction_bits_FUNCT3;
    io_decoded_fetch_packet_1_bits_REG_packet_index <=
      _decoders_1_io_decoded_instruction_bits_packet_index;
    io_decoded_fetch_packet_1_bits_REG_ROB_index <=
      _decoders_1_io_decoded_instruction_bits_ROB_index;
    io_decoded_fetch_packet_1_bits_REG_instructionType <=
      _decoders_1_io_decoded_instruction_bits_instructionType;
    io_decoded_fetch_packet_1_bits_REG_portID <=
      _decoders_1_io_decoded_instruction_bits_portID;
    io_decoded_fetch_packet_1_bits_REG_RS_type <=
      _decoders_1_io_decoded_instruction_bits_RS_type;
    io_decoded_fetch_packet_1_bits_REG_needs_ALU <=
      _decoders_1_io_decoded_instruction_bits_needs_ALU;
    io_decoded_fetch_packet_1_bits_REG_needs_branch_unit <=
      _decoders_1_io_decoded_instruction_bits_needs_branch_unit;
    io_decoded_fetch_packet_1_bits_REG_SUBTRACT <=
      _decoders_1_io_decoded_instruction_bits_SUBTRACT;
    io_decoded_fetch_packet_1_bits_REG_MULTIPLY <=
      _decoders_1_io_decoded_instruction_bits_MULTIPLY;
    io_decoded_fetch_packet_1_bits_REG_IMMEDIATE <=
      _decoders_1_io_decoded_instruction_bits_IMMEDIATE;
    io_decoded_fetch_packet_1_bits_REG_IS_LOAD <=
      _decoders_1_io_decoded_instruction_bits_IS_LOAD;
    io_decoded_fetch_packet_1_bits_REG_IS_STORE <=
      _decoders_1_io_decoded_instruction_bits_IS_STORE;
    io_decoded_fetch_packet_2_bits_REG_RD <= _decoders_2_io_decoded_instruction_bits_RD;
    io_decoded_fetch_packet_2_bits_REG_RD_valid <=
      _decoders_2_io_decoded_instruction_bits_RD_valid;
    io_decoded_fetch_packet_2_bits_REG_RS1 <= _decoders_2_io_decoded_instruction_bits_RS1;
    io_decoded_fetch_packet_2_bits_REG_RS2 <= _decoders_2_io_decoded_instruction_bits_RS2;
    io_decoded_fetch_packet_2_bits_REG_IMM <= _decoders_2_io_decoded_instruction_bits_IMM;
    io_decoded_fetch_packet_2_bits_REG_FUNCT3 <=
      _decoders_2_io_decoded_instruction_bits_FUNCT3;
    io_decoded_fetch_packet_2_bits_REG_packet_index <=
      _decoders_2_io_decoded_instruction_bits_packet_index;
    io_decoded_fetch_packet_2_bits_REG_ROB_index <=
      _decoders_2_io_decoded_instruction_bits_ROB_index;
    io_decoded_fetch_packet_2_bits_REG_instructionType <=
      _decoders_2_io_decoded_instruction_bits_instructionType;
    io_decoded_fetch_packet_2_bits_REG_portID <=
      _decoders_2_io_decoded_instruction_bits_portID;
    io_decoded_fetch_packet_2_bits_REG_RS_type <=
      _decoders_2_io_decoded_instruction_bits_RS_type;
    io_decoded_fetch_packet_2_bits_REG_needs_ALU <=
      _decoders_2_io_decoded_instruction_bits_needs_ALU;
    io_decoded_fetch_packet_2_bits_REG_needs_branch_unit <=
      _decoders_2_io_decoded_instruction_bits_needs_branch_unit;
    io_decoded_fetch_packet_2_bits_REG_SUBTRACT <=
      _decoders_2_io_decoded_instruction_bits_SUBTRACT;
    io_decoded_fetch_packet_2_bits_REG_MULTIPLY <=
      _decoders_2_io_decoded_instruction_bits_MULTIPLY;
    io_decoded_fetch_packet_2_bits_REG_IMMEDIATE <=
      _decoders_2_io_decoded_instruction_bits_IMMEDIATE;
    io_decoded_fetch_packet_2_bits_REG_IS_LOAD <=
      _decoders_2_io_decoded_instruction_bits_IS_LOAD;
    io_decoded_fetch_packet_2_bits_REG_IS_STORE <=
      _decoders_2_io_decoded_instruction_bits_IS_STORE;
    io_decoded_fetch_packet_3_bits_REG_RD <= _decoders_3_io_decoded_instruction_bits_RD;
    io_decoded_fetch_packet_3_bits_REG_RD_valid <=
      _decoders_3_io_decoded_instruction_bits_RD_valid;
    io_decoded_fetch_packet_3_bits_REG_RS1 <= _decoders_3_io_decoded_instruction_bits_RS1;
    io_decoded_fetch_packet_3_bits_REG_RS2 <= _decoders_3_io_decoded_instruction_bits_RS2;
    io_decoded_fetch_packet_3_bits_REG_IMM <= _decoders_3_io_decoded_instruction_bits_IMM;
    io_decoded_fetch_packet_3_bits_REG_FUNCT3 <=
      _decoders_3_io_decoded_instruction_bits_FUNCT3;
    io_decoded_fetch_packet_3_bits_REG_packet_index <=
      _decoders_3_io_decoded_instruction_bits_packet_index;
    io_decoded_fetch_packet_3_bits_REG_ROB_index <=
      _decoders_3_io_decoded_instruction_bits_ROB_index;
    io_decoded_fetch_packet_3_bits_REG_instructionType <=
      _decoders_3_io_decoded_instruction_bits_instructionType;
    io_decoded_fetch_packet_3_bits_REG_portID <=
      _decoders_3_io_decoded_instruction_bits_portID;
    io_decoded_fetch_packet_3_bits_REG_RS_type <=
      _decoders_3_io_decoded_instruction_bits_RS_type;
    io_decoded_fetch_packet_3_bits_REG_needs_ALU <=
      _decoders_3_io_decoded_instruction_bits_needs_ALU;
    io_decoded_fetch_packet_3_bits_REG_needs_branch_unit <=
      _decoders_3_io_decoded_instruction_bits_needs_branch_unit;
    io_decoded_fetch_packet_3_bits_REG_SUBTRACT <=
      _decoders_3_io_decoded_instruction_bits_SUBTRACT;
    io_decoded_fetch_packet_3_bits_REG_MULTIPLY <=
      _decoders_3_io_decoded_instruction_bits_MULTIPLY;
    io_decoded_fetch_packet_3_bits_REG_IMMEDIATE <=
      _decoders_3_io_decoded_instruction_bits_IMMEDIATE;
    io_decoded_fetch_packet_3_bits_REG_IS_LOAD <=
      _decoders_3_io_decoded_instruction_bits_IS_LOAD;
    io_decoded_fetch_packet_3_bits_REG_IS_STORE <=
      _decoders_3_io_decoded_instruction_bits_IS_STORE;
    io_decoded_fetch_packet_0_valid_REG <= io_fetch_packet_valid;
    io_decoded_fetch_packet_1_valid_REG <= io_fetch_packet_valid;
    io_decoded_fetch_packet_2_valid_REG <= io_fetch_packet_valid;
    io_decoded_fetch_packet_3_valid_REG <= io_fetch_packet_valid;
  end // always @(posedge)
  decoder decoders_0 (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_instruction_bits_instruction
      (io_fetch_packet_bits_instructions_0_instruction),
    .io_instruction_bits_packet_index
      (io_fetch_packet_bits_instructions_0_packet_index),
    .io_instruction_bits_ROB_index
      (io_fetch_packet_bits_instructions_0_ROB_index),
    .io_decoded_instruction_bits_RD
      (_decoders_0_io_decoded_instruction_bits_RD),
    .io_decoded_instruction_bits_RD_valid
      (_decoders_0_io_decoded_instruction_bits_RD_valid),
    .io_decoded_instruction_bits_RS1
      (_decoders_0_io_decoded_instruction_bits_RS1),
    .io_decoded_instruction_bits_RS2
      (_decoders_0_io_decoded_instruction_bits_RS2),
    .io_decoded_instruction_bits_IMM
      (_decoders_0_io_decoded_instruction_bits_IMM),
    .io_decoded_instruction_bits_FUNCT3
      (_decoders_0_io_decoded_instruction_bits_FUNCT3),
    .io_decoded_instruction_bits_packet_index
      (_decoders_0_io_decoded_instruction_bits_packet_index),
    .io_decoded_instruction_bits_ROB_index
      (_decoders_0_io_decoded_instruction_bits_ROB_index),
    .io_decoded_instruction_bits_instructionType
      (_decoders_0_io_decoded_instruction_bits_instructionType),
    .io_decoded_instruction_bits_portID
      (_decoders_0_io_decoded_instruction_bits_portID),
    .io_decoded_instruction_bits_RS_type
      (_decoders_0_io_decoded_instruction_bits_RS_type),
    .io_decoded_instruction_bits_needs_ALU
      (_decoders_0_io_decoded_instruction_bits_needs_ALU),
    .io_decoded_instruction_bits_needs_branch_unit
      (_decoders_0_io_decoded_instruction_bits_needs_branch_unit),
    .io_decoded_instruction_bits_SUBTRACT
      (_decoders_0_io_decoded_instruction_bits_SUBTRACT),
    .io_decoded_instruction_bits_MULTIPLY
      (_decoders_0_io_decoded_instruction_bits_MULTIPLY),
    .io_decoded_instruction_bits_IMMEDIATE
      (_decoders_0_io_decoded_instruction_bits_IMMEDIATE),
    .io_decoded_instruction_bits_IS_LOAD
      (_decoders_0_io_decoded_instruction_bits_IS_LOAD),
    .io_decoded_instruction_bits_IS_STORE
      (_decoders_0_io_decoded_instruction_bits_IS_STORE)
  );
  decoder decoders_1 (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_instruction_bits_instruction
      (io_fetch_packet_bits_instructions_1_instruction),
    .io_instruction_bits_packet_index
      (io_fetch_packet_bits_instructions_1_packet_index),
    .io_instruction_bits_ROB_index
      (io_fetch_packet_bits_instructions_1_ROB_index),
    .io_decoded_instruction_bits_RD
      (_decoders_1_io_decoded_instruction_bits_RD),
    .io_decoded_instruction_bits_RD_valid
      (_decoders_1_io_decoded_instruction_bits_RD_valid),
    .io_decoded_instruction_bits_RS1
      (_decoders_1_io_decoded_instruction_bits_RS1),
    .io_decoded_instruction_bits_RS2
      (_decoders_1_io_decoded_instruction_bits_RS2),
    .io_decoded_instruction_bits_IMM
      (_decoders_1_io_decoded_instruction_bits_IMM),
    .io_decoded_instruction_bits_FUNCT3
      (_decoders_1_io_decoded_instruction_bits_FUNCT3),
    .io_decoded_instruction_bits_packet_index
      (_decoders_1_io_decoded_instruction_bits_packet_index),
    .io_decoded_instruction_bits_ROB_index
      (_decoders_1_io_decoded_instruction_bits_ROB_index),
    .io_decoded_instruction_bits_instructionType
      (_decoders_1_io_decoded_instruction_bits_instructionType),
    .io_decoded_instruction_bits_portID
      (_decoders_1_io_decoded_instruction_bits_portID),
    .io_decoded_instruction_bits_RS_type
      (_decoders_1_io_decoded_instruction_bits_RS_type),
    .io_decoded_instruction_bits_needs_ALU
      (_decoders_1_io_decoded_instruction_bits_needs_ALU),
    .io_decoded_instruction_bits_needs_branch_unit
      (_decoders_1_io_decoded_instruction_bits_needs_branch_unit),
    .io_decoded_instruction_bits_SUBTRACT
      (_decoders_1_io_decoded_instruction_bits_SUBTRACT),
    .io_decoded_instruction_bits_MULTIPLY
      (_decoders_1_io_decoded_instruction_bits_MULTIPLY),
    .io_decoded_instruction_bits_IMMEDIATE
      (_decoders_1_io_decoded_instruction_bits_IMMEDIATE),
    .io_decoded_instruction_bits_IS_LOAD
      (_decoders_1_io_decoded_instruction_bits_IS_LOAD),
    .io_decoded_instruction_bits_IS_STORE
      (_decoders_1_io_decoded_instruction_bits_IS_STORE)
  );
  decoder decoders_2 (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_instruction_bits_instruction
      (io_fetch_packet_bits_instructions_2_instruction),
    .io_instruction_bits_packet_index
      (io_fetch_packet_bits_instructions_2_packet_index),
    .io_instruction_bits_ROB_index
      (io_fetch_packet_bits_instructions_2_ROB_index),
    .io_decoded_instruction_bits_RD
      (_decoders_2_io_decoded_instruction_bits_RD),
    .io_decoded_instruction_bits_RD_valid
      (_decoders_2_io_decoded_instruction_bits_RD_valid),
    .io_decoded_instruction_bits_RS1
      (_decoders_2_io_decoded_instruction_bits_RS1),
    .io_decoded_instruction_bits_RS2
      (_decoders_2_io_decoded_instruction_bits_RS2),
    .io_decoded_instruction_bits_IMM
      (_decoders_2_io_decoded_instruction_bits_IMM),
    .io_decoded_instruction_bits_FUNCT3
      (_decoders_2_io_decoded_instruction_bits_FUNCT3),
    .io_decoded_instruction_bits_packet_index
      (_decoders_2_io_decoded_instruction_bits_packet_index),
    .io_decoded_instruction_bits_ROB_index
      (_decoders_2_io_decoded_instruction_bits_ROB_index),
    .io_decoded_instruction_bits_instructionType
      (_decoders_2_io_decoded_instruction_bits_instructionType),
    .io_decoded_instruction_bits_portID
      (_decoders_2_io_decoded_instruction_bits_portID),
    .io_decoded_instruction_bits_RS_type
      (_decoders_2_io_decoded_instruction_bits_RS_type),
    .io_decoded_instruction_bits_needs_ALU
      (_decoders_2_io_decoded_instruction_bits_needs_ALU),
    .io_decoded_instruction_bits_needs_branch_unit
      (_decoders_2_io_decoded_instruction_bits_needs_branch_unit),
    .io_decoded_instruction_bits_SUBTRACT
      (_decoders_2_io_decoded_instruction_bits_SUBTRACT),
    .io_decoded_instruction_bits_MULTIPLY
      (_decoders_2_io_decoded_instruction_bits_MULTIPLY),
    .io_decoded_instruction_bits_IMMEDIATE
      (_decoders_2_io_decoded_instruction_bits_IMMEDIATE),
    .io_decoded_instruction_bits_IS_LOAD
      (_decoders_2_io_decoded_instruction_bits_IS_LOAD),
    .io_decoded_instruction_bits_IS_STORE
      (_decoders_2_io_decoded_instruction_bits_IS_STORE)
  );
  decoder decoders_3 (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_instruction_bits_instruction
      (io_fetch_packet_bits_instructions_3_instruction),
    .io_instruction_bits_packet_index
      (io_fetch_packet_bits_instructions_3_packet_index),
    .io_instruction_bits_ROB_index
      (io_fetch_packet_bits_instructions_3_ROB_index),
    .io_decoded_instruction_bits_RD
      (_decoders_3_io_decoded_instruction_bits_RD),
    .io_decoded_instruction_bits_RD_valid
      (_decoders_3_io_decoded_instruction_bits_RD_valid),
    .io_decoded_instruction_bits_RS1
      (_decoders_3_io_decoded_instruction_bits_RS1),
    .io_decoded_instruction_bits_RS2
      (_decoders_3_io_decoded_instruction_bits_RS2),
    .io_decoded_instruction_bits_IMM
      (_decoders_3_io_decoded_instruction_bits_IMM),
    .io_decoded_instruction_bits_FUNCT3
      (_decoders_3_io_decoded_instruction_bits_FUNCT3),
    .io_decoded_instruction_bits_packet_index
      (_decoders_3_io_decoded_instruction_bits_packet_index),
    .io_decoded_instruction_bits_ROB_index
      (_decoders_3_io_decoded_instruction_bits_ROB_index),
    .io_decoded_instruction_bits_instructionType
      (_decoders_3_io_decoded_instruction_bits_instructionType),
    .io_decoded_instruction_bits_portID
      (_decoders_3_io_decoded_instruction_bits_portID),
    .io_decoded_instruction_bits_RS_type
      (_decoders_3_io_decoded_instruction_bits_RS_type),
    .io_decoded_instruction_bits_needs_ALU
      (_decoders_3_io_decoded_instruction_bits_needs_ALU),
    .io_decoded_instruction_bits_needs_branch_unit
      (_decoders_3_io_decoded_instruction_bits_needs_branch_unit),
    .io_decoded_instruction_bits_SUBTRACT
      (_decoders_3_io_decoded_instruction_bits_SUBTRACT),
    .io_decoded_instruction_bits_MULTIPLY
      (_decoders_3_io_decoded_instruction_bits_MULTIPLY),
    .io_decoded_instruction_bits_IMMEDIATE
      (_decoders_3_io_decoded_instruction_bits_IMMEDIATE),
    .io_decoded_instruction_bits_IS_LOAD
      (_decoders_3_io_decoded_instruction_bits_IS_LOAD),
    .io_decoded_instruction_bits_IS_STORE
      (_decoders_3_io_decoded_instruction_bits_IS_STORE)
  );
  assign io_fetch_packet_ready = io_decoded_fetch_packet_3_ready;
  assign io_decoded_fetch_packet_0_valid = io_decoded_fetch_packet_0_valid_REG;
  assign io_decoded_fetch_packet_0_bits_RD = io_decoded_fetch_packet_0_bits_REG_RD;
  assign io_decoded_fetch_packet_0_bits_RD_valid =
    io_decoded_fetch_packet_0_bits_REG_RD_valid;
  assign io_decoded_fetch_packet_0_bits_RS1 = io_decoded_fetch_packet_0_bits_REG_RS1;
  assign io_decoded_fetch_packet_0_bits_RS2 = io_decoded_fetch_packet_0_bits_REG_RS2;
  assign io_decoded_fetch_packet_0_bits_IMM = io_decoded_fetch_packet_0_bits_REG_IMM;
  assign io_decoded_fetch_packet_0_bits_FUNCT3 =
    io_decoded_fetch_packet_0_bits_REG_FUNCT3;
  assign io_decoded_fetch_packet_0_bits_packet_index =
    io_decoded_fetch_packet_0_bits_REG_packet_index;
  assign io_decoded_fetch_packet_0_bits_ROB_index =
    io_decoded_fetch_packet_0_bits_REG_ROB_index;
  assign io_decoded_fetch_packet_0_bits_instructionType =
    io_decoded_fetch_packet_0_bits_REG_instructionType;
  assign io_decoded_fetch_packet_0_bits_portID =
    io_decoded_fetch_packet_0_bits_REG_portID;
  assign io_decoded_fetch_packet_0_bits_RS_type =
    io_decoded_fetch_packet_0_bits_REG_RS_type;
  assign io_decoded_fetch_packet_0_bits_needs_ALU =
    io_decoded_fetch_packet_0_bits_REG_needs_ALU;
  assign io_decoded_fetch_packet_0_bits_needs_branch_unit =
    io_decoded_fetch_packet_0_bits_REG_needs_branch_unit;
  assign io_decoded_fetch_packet_0_bits_SUBTRACT =
    io_decoded_fetch_packet_0_bits_REG_SUBTRACT;
  assign io_decoded_fetch_packet_0_bits_MULTIPLY =
    io_decoded_fetch_packet_0_bits_REG_MULTIPLY;
  assign io_decoded_fetch_packet_0_bits_IMMEDIATE =
    io_decoded_fetch_packet_0_bits_REG_IMMEDIATE;
  assign io_decoded_fetch_packet_0_bits_IS_LOAD =
    io_decoded_fetch_packet_0_bits_REG_IS_LOAD;
  assign io_decoded_fetch_packet_0_bits_IS_STORE =
    io_decoded_fetch_packet_0_bits_REG_IS_STORE;
  assign io_decoded_fetch_packet_1_valid = io_decoded_fetch_packet_1_valid_REG;
  assign io_decoded_fetch_packet_1_bits_RD = io_decoded_fetch_packet_1_bits_REG_RD;
  assign io_decoded_fetch_packet_1_bits_RD_valid =
    io_decoded_fetch_packet_1_bits_REG_RD_valid;
  assign io_decoded_fetch_packet_1_bits_RS1 = io_decoded_fetch_packet_1_bits_REG_RS1;
  assign io_decoded_fetch_packet_1_bits_RS2 = io_decoded_fetch_packet_1_bits_REG_RS2;
  assign io_decoded_fetch_packet_1_bits_IMM = io_decoded_fetch_packet_1_bits_REG_IMM;
  assign io_decoded_fetch_packet_1_bits_FUNCT3 =
    io_decoded_fetch_packet_1_bits_REG_FUNCT3;
  assign io_decoded_fetch_packet_1_bits_packet_index =
    io_decoded_fetch_packet_1_bits_REG_packet_index;
  assign io_decoded_fetch_packet_1_bits_ROB_index =
    io_decoded_fetch_packet_1_bits_REG_ROB_index;
  assign io_decoded_fetch_packet_1_bits_instructionType =
    io_decoded_fetch_packet_1_bits_REG_instructionType;
  assign io_decoded_fetch_packet_1_bits_portID =
    io_decoded_fetch_packet_1_bits_REG_portID;
  assign io_decoded_fetch_packet_1_bits_RS_type =
    io_decoded_fetch_packet_1_bits_REG_RS_type;
  assign io_decoded_fetch_packet_1_bits_needs_ALU =
    io_decoded_fetch_packet_1_bits_REG_needs_ALU;
  assign io_decoded_fetch_packet_1_bits_needs_branch_unit =
    io_decoded_fetch_packet_1_bits_REG_needs_branch_unit;
  assign io_decoded_fetch_packet_1_bits_SUBTRACT =
    io_decoded_fetch_packet_1_bits_REG_SUBTRACT;
  assign io_decoded_fetch_packet_1_bits_MULTIPLY =
    io_decoded_fetch_packet_1_bits_REG_MULTIPLY;
  assign io_decoded_fetch_packet_1_bits_IMMEDIATE =
    io_decoded_fetch_packet_1_bits_REG_IMMEDIATE;
  assign io_decoded_fetch_packet_1_bits_IS_LOAD =
    io_decoded_fetch_packet_1_bits_REG_IS_LOAD;
  assign io_decoded_fetch_packet_1_bits_IS_STORE =
    io_decoded_fetch_packet_1_bits_REG_IS_STORE;
  assign io_decoded_fetch_packet_2_valid = io_decoded_fetch_packet_2_valid_REG;
  assign io_decoded_fetch_packet_2_bits_RD = io_decoded_fetch_packet_2_bits_REG_RD;
  assign io_decoded_fetch_packet_2_bits_RD_valid =
    io_decoded_fetch_packet_2_bits_REG_RD_valid;
  assign io_decoded_fetch_packet_2_bits_RS1 = io_decoded_fetch_packet_2_bits_REG_RS1;
  assign io_decoded_fetch_packet_2_bits_RS2 = io_decoded_fetch_packet_2_bits_REG_RS2;
  assign io_decoded_fetch_packet_2_bits_IMM = io_decoded_fetch_packet_2_bits_REG_IMM;
  assign io_decoded_fetch_packet_2_bits_FUNCT3 =
    io_decoded_fetch_packet_2_bits_REG_FUNCT3;
  assign io_decoded_fetch_packet_2_bits_packet_index =
    io_decoded_fetch_packet_2_bits_REG_packet_index;
  assign io_decoded_fetch_packet_2_bits_ROB_index =
    io_decoded_fetch_packet_2_bits_REG_ROB_index;
  assign io_decoded_fetch_packet_2_bits_instructionType =
    io_decoded_fetch_packet_2_bits_REG_instructionType;
  assign io_decoded_fetch_packet_2_bits_portID =
    io_decoded_fetch_packet_2_bits_REG_portID;
  assign io_decoded_fetch_packet_2_bits_RS_type =
    io_decoded_fetch_packet_2_bits_REG_RS_type;
  assign io_decoded_fetch_packet_2_bits_needs_ALU =
    io_decoded_fetch_packet_2_bits_REG_needs_ALU;
  assign io_decoded_fetch_packet_2_bits_needs_branch_unit =
    io_decoded_fetch_packet_2_bits_REG_needs_branch_unit;
  assign io_decoded_fetch_packet_2_bits_SUBTRACT =
    io_decoded_fetch_packet_2_bits_REG_SUBTRACT;
  assign io_decoded_fetch_packet_2_bits_MULTIPLY =
    io_decoded_fetch_packet_2_bits_REG_MULTIPLY;
  assign io_decoded_fetch_packet_2_bits_IMMEDIATE =
    io_decoded_fetch_packet_2_bits_REG_IMMEDIATE;
  assign io_decoded_fetch_packet_2_bits_IS_LOAD =
    io_decoded_fetch_packet_2_bits_REG_IS_LOAD;
  assign io_decoded_fetch_packet_2_bits_IS_STORE =
    io_decoded_fetch_packet_2_bits_REG_IS_STORE;
  assign io_decoded_fetch_packet_3_valid = io_decoded_fetch_packet_3_valid_REG;
  assign io_decoded_fetch_packet_3_bits_RD = io_decoded_fetch_packet_3_bits_REG_RD;
  assign io_decoded_fetch_packet_3_bits_RD_valid =
    io_decoded_fetch_packet_3_bits_REG_RD_valid;
  assign io_decoded_fetch_packet_3_bits_RS1 = io_decoded_fetch_packet_3_bits_REG_RS1;
  assign io_decoded_fetch_packet_3_bits_RS2 = io_decoded_fetch_packet_3_bits_REG_RS2;
  assign io_decoded_fetch_packet_3_bits_IMM = io_decoded_fetch_packet_3_bits_REG_IMM;
  assign io_decoded_fetch_packet_3_bits_FUNCT3 =
    io_decoded_fetch_packet_3_bits_REG_FUNCT3;
  assign io_decoded_fetch_packet_3_bits_packet_index =
    io_decoded_fetch_packet_3_bits_REG_packet_index;
  assign io_decoded_fetch_packet_3_bits_ROB_index =
    io_decoded_fetch_packet_3_bits_REG_ROB_index;
  assign io_decoded_fetch_packet_3_bits_instructionType =
    io_decoded_fetch_packet_3_bits_REG_instructionType;
  assign io_decoded_fetch_packet_3_bits_portID =
    io_decoded_fetch_packet_3_bits_REG_portID;
  assign io_decoded_fetch_packet_3_bits_RS_type =
    io_decoded_fetch_packet_3_bits_REG_RS_type;
  assign io_decoded_fetch_packet_3_bits_needs_ALU =
    io_decoded_fetch_packet_3_bits_REG_needs_ALU;
  assign io_decoded_fetch_packet_3_bits_needs_branch_unit =
    io_decoded_fetch_packet_3_bits_REG_needs_branch_unit;
  assign io_decoded_fetch_packet_3_bits_SUBTRACT =
    io_decoded_fetch_packet_3_bits_REG_SUBTRACT;
  assign io_decoded_fetch_packet_3_bits_MULTIPLY =
    io_decoded_fetch_packet_3_bits_REG_MULTIPLY;
  assign io_decoded_fetch_packet_3_bits_IMMEDIATE =
    io_decoded_fetch_packet_3_bits_REG_IMMEDIATE;
  assign io_decoded_fetch_packet_3_bits_IS_LOAD =
    io_decoded_fetch_packet_3_bits_REG_IS_LOAD;
  assign io_decoded_fetch_packet_3_bits_IS_STORE =
    io_decoded_fetch_packet_3_bits_REG_IS_STORE;
endmodule

module instruction_queue(
  input         clock,
                reset,
                io_in_0_valid,
  input  [5:0]  io_in_0_bits_RD,
  input         io_in_0_bits_RD_valid,
  input  [5:0]  io_in_0_bits_RS1,
                io_in_0_bits_RS2,
  input  [31:0] io_in_0_bits_IMM,
  input  [2:0]  io_in_0_bits_FUNCT3,
  input  [3:0]  io_in_0_bits_packet_index,
  input  [5:0]  io_in_0_bits_ROB_index,
  input  [4:0]  io_in_0_bits_instructionType,
  input  [1:0]  io_in_0_bits_portID,
                io_in_0_bits_RS_type,
  input         io_in_0_bits_needs_ALU,
                io_in_0_bits_needs_branch_unit,
                io_in_0_bits_SUBTRACT,
                io_in_0_bits_MULTIPLY,
                io_in_0_bits_IMMEDIATE,
                io_in_0_bits_IS_LOAD,
                io_in_0_bits_IS_STORE,
                io_in_1_valid,
  input  [5:0]  io_in_1_bits_RD,
  input         io_in_1_bits_RD_valid,
  input  [5:0]  io_in_1_bits_RS1,
                io_in_1_bits_RS2,
  input  [31:0] io_in_1_bits_IMM,
  input  [2:0]  io_in_1_bits_FUNCT3,
  input  [3:0]  io_in_1_bits_packet_index,
  input  [5:0]  io_in_1_bits_ROB_index,
  input  [4:0]  io_in_1_bits_instructionType,
  input  [1:0]  io_in_1_bits_portID,
                io_in_1_bits_RS_type,
  input         io_in_1_bits_needs_ALU,
                io_in_1_bits_needs_branch_unit,
                io_in_1_bits_SUBTRACT,
                io_in_1_bits_MULTIPLY,
                io_in_1_bits_IMMEDIATE,
                io_in_1_bits_IS_LOAD,
                io_in_1_bits_IS_STORE,
                io_in_2_valid,
  input  [5:0]  io_in_2_bits_RD,
  input         io_in_2_bits_RD_valid,
  input  [5:0]  io_in_2_bits_RS1,
                io_in_2_bits_RS2,
  input  [31:0] io_in_2_bits_IMM,
  input  [2:0]  io_in_2_bits_FUNCT3,
  input  [3:0]  io_in_2_bits_packet_index,
  input  [5:0]  io_in_2_bits_ROB_index,
  input  [4:0]  io_in_2_bits_instructionType,
  input  [1:0]  io_in_2_bits_portID,
                io_in_2_bits_RS_type,
  input         io_in_2_bits_needs_ALU,
                io_in_2_bits_needs_branch_unit,
                io_in_2_bits_SUBTRACT,
                io_in_2_bits_MULTIPLY,
                io_in_2_bits_IMMEDIATE,
                io_in_2_bits_IS_LOAD,
                io_in_2_bits_IS_STORE,
  output        io_in_3_ready,
  input         io_in_3_valid,
  input  [5:0]  io_in_3_bits_RD,
  input         io_in_3_bits_RD_valid,
  input  [5:0]  io_in_3_bits_RS1,
                io_in_3_bits_RS2,
  input  [31:0] io_in_3_bits_IMM,
  input  [2:0]  io_in_3_bits_FUNCT3,
  input  [3:0]  io_in_3_bits_packet_index,
  input  [5:0]  io_in_3_bits_ROB_index,
  input  [4:0]  io_in_3_bits_instructionType,
  input  [1:0]  io_in_3_bits_portID,
                io_in_3_bits_RS_type,
  input         io_in_3_bits_needs_ALU,
                io_in_3_bits_needs_branch_unit,
                io_in_3_bits_SUBTRACT,
                io_in_3_bits_MULTIPLY,
                io_in_3_bits_IMMEDIATE,
                io_in_3_bits_IS_LOAD,
                io_in_3_bits_IS_STORE,
                io_out_0_ready,
  output        io_out_0_valid,
  output [5:0]  io_out_0_bits_RD,
  output        io_out_0_bits_RD_valid,
  output [5:0]  io_out_0_bits_RS1,
  output        io_out_0_bits_RS1_valid,
  output [5:0]  io_out_0_bits_RS2,
  output        io_out_0_bits_RS2_valid,
  output [31:0] io_out_0_bits_IMM,
  output [2:0]  io_out_0_bits_FUNCT3,
  output [3:0]  io_out_0_bits_packet_index,
  output [5:0]  io_out_0_bits_ROB_index,
  output [4:0]  io_out_0_bits_instructionType,
  output [1:0]  io_out_0_bits_portID,
                io_out_0_bits_RS_type,
  output        io_out_0_bits_needs_ALU,
                io_out_0_bits_needs_branch_unit,
                io_out_0_bits_needs_CSRs,
                io_out_0_bits_SUBTRACT,
                io_out_0_bits_MULTIPLY,
                io_out_0_bits_IMMEDIATE,
                io_out_0_bits_IS_LOAD,
                io_out_0_bits_IS_STORE,
  input         io_out_1_ready,
  output        io_out_1_valid,
  output [5:0]  io_out_1_bits_RD,
  output        io_out_1_bits_RD_valid,
  output [5:0]  io_out_1_bits_RS1,
  output        io_out_1_bits_RS1_valid,
  output [5:0]  io_out_1_bits_RS2,
  output        io_out_1_bits_RS2_valid,
  output [31:0] io_out_1_bits_IMM,
  output [2:0]  io_out_1_bits_FUNCT3,
  output [3:0]  io_out_1_bits_packet_index,
  output [5:0]  io_out_1_bits_ROB_index,
  output [4:0]  io_out_1_bits_instructionType,
  output [1:0]  io_out_1_bits_portID,
                io_out_1_bits_RS_type,
  output        io_out_1_bits_needs_ALU,
                io_out_1_bits_needs_branch_unit,
                io_out_1_bits_needs_CSRs,
                io_out_1_bits_SUBTRACT,
                io_out_1_bits_MULTIPLY,
                io_out_1_bits_IMMEDIATE,
                io_out_1_bits_IS_LOAD,
                io_out_1_bits_IS_STORE,
  input         io_out_2_ready,
  output        io_out_2_valid,
  output [5:0]  io_out_2_bits_RD,
  output        io_out_2_bits_RD_valid,
  output [5:0]  io_out_2_bits_RS1,
  output        io_out_2_bits_RS1_valid,
  output [5:0]  io_out_2_bits_RS2,
  output        io_out_2_bits_RS2_valid,
  output [31:0] io_out_2_bits_IMM,
  output [2:0]  io_out_2_bits_FUNCT3,
  output [3:0]  io_out_2_bits_packet_index,
  output [5:0]  io_out_2_bits_ROB_index,
  output [4:0]  io_out_2_bits_instructionType,
  output [1:0]  io_out_2_bits_portID,
                io_out_2_bits_RS_type,
  output        io_out_2_bits_needs_ALU,
                io_out_2_bits_needs_branch_unit,
                io_out_2_bits_needs_CSRs,
                io_out_2_bits_SUBTRACT,
                io_out_2_bits_MULTIPLY,
                io_out_2_bits_IMMEDIATE,
                io_out_2_bits_IS_LOAD,
                io_out_2_bits_IS_STORE,
  input         io_out_3_ready,
  output        io_out_3_valid,
  output [5:0]  io_out_3_bits_RD,
  output        io_out_3_bits_RD_valid,
  output [5:0]  io_out_3_bits_RS1,
  output        io_out_3_bits_RS1_valid,
  output [5:0]  io_out_3_bits_RS2,
  output        io_out_3_bits_RS2_valid,
  output [31:0] io_out_3_bits_IMM,
  output [2:0]  io_out_3_bits_FUNCT3,
  output [3:0]  io_out_3_bits_packet_index,
  output [5:0]  io_out_3_bits_ROB_index,
  output [4:0]  io_out_3_bits_instructionType,
  output [1:0]  io_out_3_bits_portID,
                io_out_3_bits_RS_type,
  output        io_out_3_bits_needs_ALU,
                io_out_3_bits_needs_branch_unit,
                io_out_3_bits_needs_CSRs,
                io_out_3_bits_SUBTRACT,
                io_out_3_bits_MULTIPLY,
                io_out_3_bits_IMMEDIATE,
                io_out_3_bits_IS_LOAD,
                io_out_3_bits_IS_STORE
);

  reg  [5:0]       queue_0_RD;
  reg              queue_0_RD_valid;
  reg  [5:0]       queue_0_RS1;
  reg              queue_0_RS1_valid;
  reg  [5:0]       queue_0_RS2;
  reg              queue_0_RS2_valid;
  reg  [31:0]      queue_0_IMM;
  reg  [2:0]       queue_0_FUNCT3;
  reg  [3:0]       queue_0_packet_index;
  reg  [5:0]       queue_0_ROB_index;
  reg  [4:0]       queue_0_instructionType;
  reg  [1:0]       queue_0_portID;
  reg  [1:0]       queue_0_RS_type;
  reg              queue_0_needs_ALU;
  reg              queue_0_needs_branch_unit;
  reg              queue_0_needs_CSRs;
  reg              queue_0_SUBTRACT;
  reg              queue_0_MULTIPLY;
  reg              queue_0_IMMEDIATE;
  reg              queue_0_IS_LOAD;
  reg              queue_0_IS_STORE;
  reg  [5:0]       queue_1_RD;
  reg              queue_1_RD_valid;
  reg  [5:0]       queue_1_RS1;
  reg              queue_1_RS1_valid;
  reg  [5:0]       queue_1_RS2;
  reg              queue_1_RS2_valid;
  reg  [31:0]      queue_1_IMM;
  reg  [2:0]       queue_1_FUNCT3;
  reg  [3:0]       queue_1_packet_index;
  reg  [5:0]       queue_1_ROB_index;
  reg  [4:0]       queue_1_instructionType;
  reg  [1:0]       queue_1_portID;
  reg  [1:0]       queue_1_RS_type;
  reg              queue_1_needs_ALU;
  reg              queue_1_needs_branch_unit;
  reg              queue_1_needs_CSRs;
  reg              queue_1_SUBTRACT;
  reg              queue_1_MULTIPLY;
  reg              queue_1_IMMEDIATE;
  reg              queue_1_IS_LOAD;
  reg              queue_1_IS_STORE;
  reg  [5:0]       queue_2_RD;
  reg              queue_2_RD_valid;
  reg  [5:0]       queue_2_RS1;
  reg              queue_2_RS1_valid;
  reg  [5:0]       queue_2_RS2;
  reg              queue_2_RS2_valid;
  reg  [31:0]      queue_2_IMM;
  reg  [2:0]       queue_2_FUNCT3;
  reg  [3:0]       queue_2_packet_index;
  reg  [5:0]       queue_2_ROB_index;
  reg  [4:0]       queue_2_instructionType;
  reg  [1:0]       queue_2_portID;
  reg  [1:0]       queue_2_RS_type;
  reg              queue_2_needs_ALU;
  reg              queue_2_needs_branch_unit;
  reg              queue_2_needs_CSRs;
  reg              queue_2_SUBTRACT;
  reg              queue_2_MULTIPLY;
  reg              queue_2_IMMEDIATE;
  reg              queue_2_IS_LOAD;
  reg              queue_2_IS_STORE;
  reg  [5:0]       queue_3_RD;
  reg              queue_3_RD_valid;
  reg  [5:0]       queue_3_RS1;
  reg              queue_3_RS1_valid;
  reg  [5:0]       queue_3_RS2;
  reg              queue_3_RS2_valid;
  reg  [31:0]      queue_3_IMM;
  reg  [2:0]       queue_3_FUNCT3;
  reg  [3:0]       queue_3_packet_index;
  reg  [5:0]       queue_3_ROB_index;
  reg  [4:0]       queue_3_instructionType;
  reg  [1:0]       queue_3_portID;
  reg  [1:0]       queue_3_RS_type;
  reg              queue_3_needs_ALU;
  reg              queue_3_needs_branch_unit;
  reg              queue_3_needs_CSRs;
  reg              queue_3_SUBTRACT;
  reg              queue_3_MULTIPLY;
  reg              queue_3_IMMEDIATE;
  reg              queue_3_IS_LOAD;
  reg              queue_3_IS_STORE;
  reg  [5:0]       queue_4_RD;
  reg              queue_4_RD_valid;
  reg  [5:0]       queue_4_RS1;
  reg              queue_4_RS1_valid;
  reg  [5:0]       queue_4_RS2;
  reg              queue_4_RS2_valid;
  reg  [31:0]      queue_4_IMM;
  reg  [2:0]       queue_4_FUNCT3;
  reg  [3:0]       queue_4_packet_index;
  reg  [5:0]       queue_4_ROB_index;
  reg  [4:0]       queue_4_instructionType;
  reg  [1:0]       queue_4_portID;
  reg  [1:0]       queue_4_RS_type;
  reg              queue_4_needs_ALU;
  reg              queue_4_needs_branch_unit;
  reg              queue_4_needs_CSRs;
  reg              queue_4_SUBTRACT;
  reg              queue_4_MULTIPLY;
  reg              queue_4_IMMEDIATE;
  reg              queue_4_IS_LOAD;
  reg              queue_4_IS_STORE;
  reg  [5:0]       queue_5_RD;
  reg              queue_5_RD_valid;
  reg  [5:0]       queue_5_RS1;
  reg              queue_5_RS1_valid;
  reg  [5:0]       queue_5_RS2;
  reg              queue_5_RS2_valid;
  reg  [31:0]      queue_5_IMM;
  reg  [2:0]       queue_5_FUNCT3;
  reg  [3:0]       queue_5_packet_index;
  reg  [5:0]       queue_5_ROB_index;
  reg  [4:0]       queue_5_instructionType;
  reg  [1:0]       queue_5_portID;
  reg  [1:0]       queue_5_RS_type;
  reg              queue_5_needs_ALU;
  reg              queue_5_needs_branch_unit;
  reg              queue_5_needs_CSRs;
  reg              queue_5_SUBTRACT;
  reg              queue_5_MULTIPLY;
  reg              queue_5_IMMEDIATE;
  reg              queue_5_IS_LOAD;
  reg              queue_5_IS_STORE;
  reg  [5:0]       queue_6_RD;
  reg              queue_6_RD_valid;
  reg  [5:0]       queue_6_RS1;
  reg              queue_6_RS1_valid;
  reg  [5:0]       queue_6_RS2;
  reg              queue_6_RS2_valid;
  reg  [31:0]      queue_6_IMM;
  reg  [2:0]       queue_6_FUNCT3;
  reg  [3:0]       queue_6_packet_index;
  reg  [5:0]       queue_6_ROB_index;
  reg  [4:0]       queue_6_instructionType;
  reg  [1:0]       queue_6_portID;
  reg  [1:0]       queue_6_RS_type;
  reg              queue_6_needs_ALU;
  reg              queue_6_needs_branch_unit;
  reg              queue_6_needs_CSRs;
  reg              queue_6_SUBTRACT;
  reg              queue_6_MULTIPLY;
  reg              queue_6_IMMEDIATE;
  reg              queue_6_IS_LOAD;
  reg              queue_6_IS_STORE;
  reg  [5:0]       queue_7_RD;
  reg              queue_7_RD_valid;
  reg  [5:0]       queue_7_RS1;
  reg              queue_7_RS1_valid;
  reg  [5:0]       queue_7_RS2;
  reg              queue_7_RS2_valid;
  reg  [31:0]      queue_7_IMM;
  reg  [2:0]       queue_7_FUNCT3;
  reg  [3:0]       queue_7_packet_index;
  reg  [5:0]       queue_7_ROB_index;
  reg  [4:0]       queue_7_instructionType;
  reg  [1:0]       queue_7_portID;
  reg  [1:0]       queue_7_RS_type;
  reg              queue_7_needs_ALU;
  reg              queue_7_needs_branch_unit;
  reg              queue_7_needs_CSRs;
  reg              queue_7_SUBTRACT;
  reg              queue_7_MULTIPLY;
  reg              queue_7_IMMEDIATE;
  reg              queue_7_IS_LOAD;
  reg              queue_7_IS_STORE;
  reg              valid_0;
  reg              valid_1;
  reg              valid_2;
  reg              valid_3;
  reg              valid_4;
  reg              valid_5;
  reg              valid_6;
  reg              valid_7;
  reg  [3:0]       front_pointer;
  reg  [3:0]       back_pointer;
  wire [7:0][5:0]  _GEN =
    {{queue_7_RD},
     {queue_6_RD},
     {queue_5_RD},
     {queue_4_RD},
     {queue_3_RD},
     {queue_2_RD},
     {queue_1_RD},
     {queue_0_RD}};
  wire [7:0]       _GEN_0 =
    {{queue_7_RD_valid},
     {queue_6_RD_valid},
     {queue_5_RD_valid},
     {queue_4_RD_valid},
     {queue_3_RD_valid},
     {queue_2_RD_valid},
     {queue_1_RD_valid},
     {queue_0_RD_valid}};
  wire [7:0][5:0]  _GEN_1 =
    {{queue_7_RS1},
     {queue_6_RS1},
     {queue_5_RS1},
     {queue_4_RS1},
     {queue_3_RS1},
     {queue_2_RS1},
     {queue_1_RS1},
     {queue_0_RS1}};
  wire [7:0]       _GEN_2 =
    {{queue_7_RS1_valid},
     {queue_6_RS1_valid},
     {queue_5_RS1_valid},
     {queue_4_RS1_valid},
     {queue_3_RS1_valid},
     {queue_2_RS1_valid},
     {queue_1_RS1_valid},
     {queue_0_RS1_valid}};
  wire [7:0][5:0]  _GEN_3 =
    {{queue_7_RS2},
     {queue_6_RS2},
     {queue_5_RS2},
     {queue_4_RS2},
     {queue_3_RS2},
     {queue_2_RS2},
     {queue_1_RS2},
     {queue_0_RS2}};
  wire [7:0]       _GEN_4 =
    {{queue_7_RS2_valid},
     {queue_6_RS2_valid},
     {queue_5_RS2_valid},
     {queue_4_RS2_valid},
     {queue_3_RS2_valid},
     {queue_2_RS2_valid},
     {queue_1_RS2_valid},
     {queue_0_RS2_valid}};
  wire [7:0][31:0] _GEN_5 =
    {{queue_7_IMM},
     {queue_6_IMM},
     {queue_5_IMM},
     {queue_4_IMM},
     {queue_3_IMM},
     {queue_2_IMM},
     {queue_1_IMM},
     {queue_0_IMM}};
  wire [7:0][2:0]  _GEN_6 =
    {{queue_7_FUNCT3},
     {queue_6_FUNCT3},
     {queue_5_FUNCT3},
     {queue_4_FUNCT3},
     {queue_3_FUNCT3},
     {queue_2_FUNCT3},
     {queue_1_FUNCT3},
     {queue_0_FUNCT3}};
  wire [7:0][3:0]  _GEN_7 =
    {{queue_7_packet_index},
     {queue_6_packet_index},
     {queue_5_packet_index},
     {queue_4_packet_index},
     {queue_3_packet_index},
     {queue_2_packet_index},
     {queue_1_packet_index},
     {queue_0_packet_index}};
  wire [7:0][5:0]  _GEN_8 =
    {{queue_7_ROB_index},
     {queue_6_ROB_index},
     {queue_5_ROB_index},
     {queue_4_ROB_index},
     {queue_3_ROB_index},
     {queue_2_ROB_index},
     {queue_1_ROB_index},
     {queue_0_ROB_index}};
  wire [7:0][4:0]  _GEN_9 =
    {{queue_7_instructionType},
     {queue_6_instructionType},
     {queue_5_instructionType},
     {queue_4_instructionType},
     {queue_3_instructionType},
     {queue_2_instructionType},
     {queue_1_instructionType},
     {queue_0_instructionType}};
  wire [7:0][1:0]  _GEN_10 =
    {{queue_7_portID},
     {queue_6_portID},
     {queue_5_portID},
     {queue_4_portID},
     {queue_3_portID},
     {queue_2_portID},
     {queue_1_portID},
     {queue_0_portID}};
  wire [7:0][1:0]  _GEN_11 =
    {{queue_7_RS_type},
     {queue_6_RS_type},
     {queue_5_RS_type},
     {queue_4_RS_type},
     {queue_3_RS_type},
     {queue_2_RS_type},
     {queue_1_RS_type},
     {queue_0_RS_type}};
  wire [7:0]       _GEN_12 =
    {{queue_7_needs_ALU},
     {queue_6_needs_ALU},
     {queue_5_needs_ALU},
     {queue_4_needs_ALU},
     {queue_3_needs_ALU},
     {queue_2_needs_ALU},
     {queue_1_needs_ALU},
     {queue_0_needs_ALU}};
  wire [7:0]       _GEN_13 =
    {{queue_7_needs_branch_unit},
     {queue_6_needs_branch_unit},
     {queue_5_needs_branch_unit},
     {queue_4_needs_branch_unit},
     {queue_3_needs_branch_unit},
     {queue_2_needs_branch_unit},
     {queue_1_needs_branch_unit},
     {queue_0_needs_branch_unit}};
  wire [7:0]       _GEN_14 =
    {{queue_7_needs_CSRs},
     {queue_6_needs_CSRs},
     {queue_5_needs_CSRs},
     {queue_4_needs_CSRs},
     {queue_3_needs_CSRs},
     {queue_2_needs_CSRs},
     {queue_1_needs_CSRs},
     {queue_0_needs_CSRs}};
  wire [7:0]       _GEN_15 =
    {{queue_7_SUBTRACT},
     {queue_6_SUBTRACT},
     {queue_5_SUBTRACT},
     {queue_4_SUBTRACT},
     {queue_3_SUBTRACT},
     {queue_2_SUBTRACT},
     {queue_1_SUBTRACT},
     {queue_0_SUBTRACT}};
  wire [7:0]       _GEN_16 =
    {{queue_7_MULTIPLY},
     {queue_6_MULTIPLY},
     {queue_5_MULTIPLY},
     {queue_4_MULTIPLY},
     {queue_3_MULTIPLY},
     {queue_2_MULTIPLY},
     {queue_1_MULTIPLY},
     {queue_0_MULTIPLY}};
  wire [7:0]       _GEN_17 =
    {{queue_7_IMMEDIATE},
     {queue_6_IMMEDIATE},
     {queue_5_IMMEDIATE},
     {queue_4_IMMEDIATE},
     {queue_3_IMMEDIATE},
     {queue_2_IMMEDIATE},
     {queue_1_IMMEDIATE},
     {queue_0_IMMEDIATE}};
  wire [7:0]       _GEN_18 =
    {{queue_7_IS_LOAD},
     {queue_6_IS_LOAD},
     {queue_5_IS_LOAD},
     {queue_4_IS_LOAD},
     {queue_3_IS_LOAD},
     {queue_2_IS_LOAD},
     {queue_1_IS_LOAD},
     {queue_0_IS_LOAD}};
  wire [7:0]       _GEN_19 =
    {{queue_7_IS_STORE},
     {queue_6_IS_STORE},
     {queue_5_IS_STORE},
     {queue_4_IS_STORE},
     {queue_3_IS_STORE},
     {queue_2_IS_STORE},
     {queue_1_IS_STORE},
     {queue_0_IS_STORE}};
  wire [7:0]       _GEN_20 =
    {{valid_7},
     {valid_6},
     {valid_5},
     {valid_4},
     {valid_3},
     {valid_2},
     {valid_1},
     {valid_0}};
  wire             io_out_0_valid_0 = _GEN_20[front_pointer[2:0]];
  wire [2:0]       _io_out_1_valid_T = front_pointer[2:0] + 3'h1;
  wire [2:0]       _io_out_2_valid_T = front_pointer[2:0] + 3'h2;
  wire [2:0]       _io_out_3_valid_T = front_pointer[2:0] + 3'h3;
  wire             _GEN_21 = _GEN_20[back_pointer[2:0] + 3'h3];
  always @(posedge clock) begin
    if (reset) begin
      queue_0_RD <= 6'h0;
      queue_0_RD_valid <= 1'h0;
      queue_0_RS1 <= 6'h0;
      queue_0_RS1_valid <= 1'h0;
      queue_0_RS2 <= 6'h0;
      queue_0_RS2_valid <= 1'h0;
      queue_0_IMM <= 32'h0;
      queue_0_FUNCT3 <= 3'h0;
      queue_0_packet_index <= 4'h0;
      queue_0_ROB_index <= 6'h0;
      queue_0_instructionType <= 5'h0;
      queue_0_portID <= 2'h0;
      queue_0_RS_type <= 2'h0;
      queue_0_needs_ALU <= 1'h0;
      queue_0_needs_branch_unit <= 1'h0;
      queue_0_needs_CSRs <= 1'h0;
      queue_0_SUBTRACT <= 1'h0;
      queue_0_MULTIPLY <= 1'h0;
      queue_0_IMMEDIATE <= 1'h0;
      queue_0_IS_LOAD <= 1'h0;
      queue_0_IS_STORE <= 1'h0;
      queue_1_RD <= 6'h0;
      queue_1_RD_valid <= 1'h0;
      queue_1_RS1 <= 6'h0;
      queue_1_RS1_valid <= 1'h0;
      queue_1_RS2 <= 6'h0;
      queue_1_RS2_valid <= 1'h0;
      queue_1_IMM <= 32'h0;
      queue_1_FUNCT3 <= 3'h0;
      queue_1_packet_index <= 4'h0;
      queue_1_ROB_index <= 6'h0;
      queue_1_instructionType <= 5'h0;
      queue_1_portID <= 2'h0;
      queue_1_RS_type <= 2'h0;
      queue_1_needs_ALU <= 1'h0;
      queue_1_needs_branch_unit <= 1'h0;
      queue_1_needs_CSRs <= 1'h0;
      queue_1_SUBTRACT <= 1'h0;
      queue_1_MULTIPLY <= 1'h0;
      queue_1_IMMEDIATE <= 1'h0;
      queue_1_IS_LOAD <= 1'h0;
      queue_1_IS_STORE <= 1'h0;
      queue_2_RD <= 6'h0;
      queue_2_RD_valid <= 1'h0;
      queue_2_RS1 <= 6'h0;
      queue_2_RS1_valid <= 1'h0;
      queue_2_RS2 <= 6'h0;
      queue_2_RS2_valid <= 1'h0;
      queue_2_IMM <= 32'h0;
      queue_2_FUNCT3 <= 3'h0;
      queue_2_packet_index <= 4'h0;
      queue_2_ROB_index <= 6'h0;
      queue_2_instructionType <= 5'h0;
      queue_2_portID <= 2'h0;
      queue_2_RS_type <= 2'h0;
      queue_2_needs_ALU <= 1'h0;
      queue_2_needs_branch_unit <= 1'h0;
      queue_2_needs_CSRs <= 1'h0;
      queue_2_SUBTRACT <= 1'h0;
      queue_2_MULTIPLY <= 1'h0;
      queue_2_IMMEDIATE <= 1'h0;
      queue_2_IS_LOAD <= 1'h0;
      queue_2_IS_STORE <= 1'h0;
      queue_3_RD <= 6'h0;
      queue_3_RD_valid <= 1'h0;
      queue_3_RS1 <= 6'h0;
      queue_3_RS1_valid <= 1'h0;
      queue_3_RS2 <= 6'h0;
      queue_3_RS2_valid <= 1'h0;
      queue_3_IMM <= 32'h0;
      queue_3_FUNCT3 <= 3'h0;
      queue_3_packet_index <= 4'h0;
      queue_3_ROB_index <= 6'h0;
      queue_3_instructionType <= 5'h0;
      queue_3_portID <= 2'h0;
      queue_3_RS_type <= 2'h0;
      queue_3_needs_ALU <= 1'h0;
      queue_3_needs_branch_unit <= 1'h0;
      queue_3_needs_CSRs <= 1'h0;
      queue_3_SUBTRACT <= 1'h0;
      queue_3_MULTIPLY <= 1'h0;
      queue_3_IMMEDIATE <= 1'h0;
      queue_3_IS_LOAD <= 1'h0;
      queue_3_IS_STORE <= 1'h0;
      queue_4_RD <= 6'h0;
      queue_4_RD_valid <= 1'h0;
      queue_4_RS1 <= 6'h0;
      queue_4_RS1_valid <= 1'h0;
      queue_4_RS2 <= 6'h0;
      queue_4_RS2_valid <= 1'h0;
      queue_4_IMM <= 32'h0;
      queue_4_FUNCT3 <= 3'h0;
      queue_4_packet_index <= 4'h0;
      queue_4_ROB_index <= 6'h0;
      queue_4_instructionType <= 5'h0;
      queue_4_portID <= 2'h0;
      queue_4_RS_type <= 2'h0;
      queue_4_needs_ALU <= 1'h0;
      queue_4_needs_branch_unit <= 1'h0;
      queue_4_needs_CSRs <= 1'h0;
      queue_4_SUBTRACT <= 1'h0;
      queue_4_MULTIPLY <= 1'h0;
      queue_4_IMMEDIATE <= 1'h0;
      queue_4_IS_LOAD <= 1'h0;
      queue_4_IS_STORE <= 1'h0;
      queue_5_RD <= 6'h0;
      queue_5_RD_valid <= 1'h0;
      queue_5_RS1 <= 6'h0;
      queue_5_RS1_valid <= 1'h0;
      queue_5_RS2 <= 6'h0;
      queue_5_RS2_valid <= 1'h0;
      queue_5_IMM <= 32'h0;
      queue_5_FUNCT3 <= 3'h0;
      queue_5_packet_index <= 4'h0;
      queue_5_ROB_index <= 6'h0;
      queue_5_instructionType <= 5'h0;
      queue_5_portID <= 2'h0;
      queue_5_RS_type <= 2'h0;
      queue_5_needs_ALU <= 1'h0;
      queue_5_needs_branch_unit <= 1'h0;
      queue_5_needs_CSRs <= 1'h0;
      queue_5_SUBTRACT <= 1'h0;
      queue_5_MULTIPLY <= 1'h0;
      queue_5_IMMEDIATE <= 1'h0;
      queue_5_IS_LOAD <= 1'h0;
      queue_5_IS_STORE <= 1'h0;
      queue_6_RD <= 6'h0;
      queue_6_RD_valid <= 1'h0;
      queue_6_RS1 <= 6'h0;
      queue_6_RS1_valid <= 1'h0;
      queue_6_RS2 <= 6'h0;
      queue_6_RS2_valid <= 1'h0;
      queue_6_IMM <= 32'h0;
      queue_6_FUNCT3 <= 3'h0;
      queue_6_packet_index <= 4'h0;
      queue_6_ROB_index <= 6'h0;
      queue_6_instructionType <= 5'h0;
      queue_6_portID <= 2'h0;
      queue_6_RS_type <= 2'h0;
      queue_6_needs_ALU <= 1'h0;
      queue_6_needs_branch_unit <= 1'h0;
      queue_6_needs_CSRs <= 1'h0;
      queue_6_SUBTRACT <= 1'h0;
      queue_6_MULTIPLY <= 1'h0;
      queue_6_IMMEDIATE <= 1'h0;
      queue_6_IS_LOAD <= 1'h0;
      queue_6_IS_STORE <= 1'h0;
      queue_7_RD <= 6'h0;
      queue_7_RD_valid <= 1'h0;
      queue_7_RS1 <= 6'h0;
      queue_7_RS1_valid <= 1'h0;
      queue_7_RS2 <= 6'h0;
      queue_7_RS2_valid <= 1'h0;
      queue_7_IMM <= 32'h0;
      queue_7_FUNCT3 <= 3'h0;
      queue_7_packet_index <= 4'h0;
      queue_7_ROB_index <= 6'h0;
      queue_7_instructionType <= 5'h0;
      queue_7_portID <= 2'h0;
      queue_7_RS_type <= 2'h0;
      queue_7_needs_ALU <= 1'h0;
      queue_7_needs_branch_unit <= 1'h0;
      queue_7_needs_CSRs <= 1'h0;
      queue_7_SUBTRACT <= 1'h0;
      queue_7_MULTIPLY <= 1'h0;
      queue_7_IMMEDIATE <= 1'h0;
      queue_7_IS_LOAD <= 1'h0;
      queue_7_IS_STORE <= 1'h0;
      valid_0 <= 1'h0;
      valid_1 <= 1'h0;
      valid_2 <= 1'h0;
      valid_3 <= 1'h0;
      valid_4 <= 1'h0;
      valid_5 <= 1'h0;
      valid_6 <= 1'h0;
      valid_7 <= 1'h0;
      front_pointer <= 4'h0;
      back_pointer <= 4'h0;
    end
    else begin
      automatic logic       _GEN_22 = io_in_0_valid & ~_GEN_20[back_pointer[2:0]];
      automatic logic       _GEN_23;
      automatic logic       _GEN_24;
      automatic logic       _GEN_25;
      automatic logic       _GEN_26;
      automatic logic       _GEN_27;
      automatic logic       _GEN_28;
      automatic logic       _GEN_29;
      automatic logic       _GEN_30;
      automatic logic       _GEN_31 = io_in_1_valid & ~_GEN_20[back_pointer[2:0] + 3'h1];
      automatic logic [2:0] _GEN_32 = back_pointer[2:0] + {2'h0, io_in_0_valid};
      automatic logic       _GEN_33 = _GEN_32 == 3'h0;
      automatic logic       _GEN_34;
      automatic logic       _GEN_35 = _GEN_32 == 3'h1;
      automatic logic       _GEN_36;
      automatic logic       _GEN_37 = _GEN_32 == 3'h2;
      automatic logic       _GEN_38;
      automatic logic       _GEN_39 = _GEN_32 == 3'h3;
      automatic logic       _GEN_40;
      automatic logic       _GEN_41 = _GEN_32 == 3'h4;
      automatic logic       _GEN_42;
      automatic logic       _GEN_43 = _GEN_32 == 3'h5;
      automatic logic       _GEN_44;
      automatic logic       _GEN_45 = _GEN_32 == 3'h6;
      automatic logic       _GEN_46;
      automatic logic       _GEN_47;
      automatic logic       _GEN_48;
      automatic logic       _GEN_49;
      automatic logic       _GEN_50;
      automatic logic       _GEN_51;
      automatic logic       _GEN_52;
      automatic logic       _GEN_53;
      automatic logic       _GEN_54;
      automatic logic       _GEN_55;
      automatic logic       _GEN_56 = io_in_2_valid & ~_GEN_20[back_pointer[2:0] + 3'h2];
      automatic logic [1:0] _GEN_57 = {1'h0, io_in_0_valid};
      automatic logic [1:0] _GEN_58 = {1'h0, io_in_1_valid};
      automatic logic [2:0] _GEN_59 = back_pointer[2:0] + {1'h0, _GEN_57 + _GEN_58};
      automatic logic       _GEN_60;
      automatic logic       _GEN_61;
      automatic logic       _GEN_62;
      automatic logic       _GEN_63;
      automatic logic       _GEN_64;
      automatic logic       _GEN_65;
      automatic logic       _GEN_66;
      automatic logic       _GEN_67;
      automatic logic       _GEN_68 = io_in_3_valid & ~_GEN_21;
      automatic logic [1:0] _GEN_69 = {1'h0, io_in_2_valid};
      automatic logic [2:0] _GEN_70 =
        back_pointer[2:0] + {1'h0, _GEN_57 + _GEN_58 + _GEN_69};
      automatic logic       _GEN_71 = _GEN_70 == 3'h0;
      automatic logic       _GEN_72;
      automatic logic       _GEN_73;
      automatic logic       _GEN_74;
      automatic logic       _GEN_75;
      automatic logic       _GEN_76;
      automatic logic       _GEN_77;
      automatic logic       _GEN_78;
      automatic logic       _GEN_79;
      automatic logic       _GEN_80;
      automatic logic       _GEN_81;
      automatic logic       _GEN_82;
      automatic logic       _GEN_83;
      automatic logic       _GEN_84 = _GEN_70 == 3'h1;
      automatic logic       _GEN_85;
      automatic logic       _GEN_86;
      automatic logic       _GEN_87;
      automatic logic       _GEN_88;
      automatic logic       _GEN_89;
      automatic logic       _GEN_90;
      automatic logic       _GEN_91;
      automatic logic       _GEN_92;
      automatic logic       _GEN_93;
      automatic logic       _GEN_94;
      automatic logic       _GEN_95;
      automatic logic       _GEN_96;
      automatic logic       _GEN_97 = _GEN_70 == 3'h2;
      automatic logic       _GEN_98;
      automatic logic       _GEN_99;
      automatic logic       _GEN_100;
      automatic logic       _GEN_101;
      automatic logic       _GEN_102;
      automatic logic       _GEN_103;
      automatic logic       _GEN_104;
      automatic logic       _GEN_105;
      automatic logic       _GEN_106;
      automatic logic       _GEN_107;
      automatic logic       _GEN_108;
      automatic logic       _GEN_109;
      automatic logic       _GEN_110 = _GEN_70 == 3'h3;
      automatic logic       _GEN_111;
      automatic logic       _GEN_112;
      automatic logic       _GEN_113;
      automatic logic       _GEN_114;
      automatic logic       _GEN_115;
      automatic logic       _GEN_116;
      automatic logic       _GEN_117;
      automatic logic       _GEN_118;
      automatic logic       _GEN_119;
      automatic logic       _GEN_120;
      automatic logic       _GEN_121;
      automatic logic       _GEN_122;
      automatic logic       _GEN_123 = _GEN_70 == 3'h4;
      automatic logic       _GEN_124;
      automatic logic       _GEN_125;
      automatic logic       _GEN_126;
      automatic logic       _GEN_127;
      automatic logic       _GEN_128;
      automatic logic       _GEN_129;
      automatic logic       _GEN_130;
      automatic logic       _GEN_131;
      automatic logic       _GEN_132;
      automatic logic       _GEN_133;
      automatic logic       _GEN_134;
      automatic logic       _GEN_135;
      automatic logic       _GEN_136 = _GEN_70 == 3'h5;
      automatic logic       _GEN_137;
      automatic logic       _GEN_138;
      automatic logic       _GEN_139;
      automatic logic       _GEN_140;
      automatic logic       _GEN_141;
      automatic logic       _GEN_142;
      automatic logic       _GEN_143;
      automatic logic       _GEN_144;
      automatic logic       _GEN_145;
      automatic logic       _GEN_146;
      automatic logic       _GEN_147;
      automatic logic       _GEN_148;
      automatic logic       _GEN_149 = _GEN_70 == 3'h6;
      automatic logic       _GEN_150;
      automatic logic       _GEN_151;
      automatic logic       _GEN_152;
      automatic logic       _GEN_153;
      automatic logic       _GEN_154;
      automatic logic       _GEN_155;
      automatic logic       _GEN_156;
      automatic logic       _GEN_157;
      automatic logic       _GEN_158;
      automatic logic       _GEN_159;
      automatic logic       _GEN_160;
      automatic logic       _GEN_161;
      automatic logic       _GEN_162;
      automatic logic       _GEN_163;
      automatic logic       _GEN_164;
      automatic logic       _GEN_165;
      automatic logic       _GEN_166;
      automatic logic       _GEN_167;
      automatic logic       _GEN_168;
      automatic logic       _GEN_169;
      automatic logic       _GEN_170;
      automatic logic       _GEN_171;
      automatic logic       _GEN_172;
      automatic logic       _GEN_173;
      automatic logic       _GEN_174;
      automatic logic       _GEN_175;
      automatic logic       _GEN_176;
      automatic logic       _GEN_177;
      automatic logic       _GEN_178;
      automatic logic       _GEN_179;
      automatic logic       _GEN_180;
      automatic logic       _GEN_181;
      automatic logic       _GEN_182;
      automatic logic       _GEN_183;
      automatic logic       _GEN_184;
      automatic logic       _GEN_185;
      automatic logic       _GEN_186;
      automatic logic       _GEN_187;
      automatic logic       _GEN_188;
      automatic logic       _GEN_189;
      automatic logic       _GEN_190;
      automatic logic       _GEN_191 = io_out_0_ready & io_out_1_ready;
      automatic logic       _GEN_192;
      automatic logic       _GEN_193 = _io_out_1_valid_T == 3'h0;
      automatic logic       _GEN_194;
      automatic logic       _GEN_195;
      automatic logic       _GEN_196;
      automatic logic       _GEN_197;
      automatic logic       _GEN_198;
      automatic logic       _GEN_199;
      automatic logic       _GEN_200;
      automatic logic       _GEN_201;
      automatic logic       _GEN_202;
      automatic logic       _GEN_203;
      automatic logic       _GEN_204;
      automatic logic       _GEN_205;
      automatic logic       _GEN_206;
      automatic logic       _GEN_207 = _io_out_1_valid_T == 3'h1;
      automatic logic       _GEN_208;
      automatic logic       _GEN_209;
      automatic logic       _GEN_210;
      automatic logic       _GEN_211;
      automatic logic       _GEN_212;
      automatic logic       _GEN_213;
      automatic logic       _GEN_214;
      automatic logic       _GEN_215;
      automatic logic       _GEN_216;
      automatic logic       _GEN_217;
      automatic logic       _GEN_218;
      automatic logic       _GEN_219;
      automatic logic       _GEN_220;
      automatic logic       _GEN_221 = _io_out_1_valid_T == 3'h2;
      automatic logic       _GEN_222;
      automatic logic       _GEN_223;
      automatic logic       _GEN_224;
      automatic logic       _GEN_225;
      automatic logic       _GEN_226;
      automatic logic       _GEN_227;
      automatic logic       _GEN_228;
      automatic logic       _GEN_229;
      automatic logic       _GEN_230;
      automatic logic       _GEN_231;
      automatic logic       _GEN_232;
      automatic logic       _GEN_233;
      automatic logic       _GEN_234;
      automatic logic       _GEN_235 = _io_out_1_valid_T == 3'h3;
      automatic logic       _GEN_236;
      automatic logic       _GEN_237;
      automatic logic       _GEN_238;
      automatic logic       _GEN_239;
      automatic logic       _GEN_240;
      automatic logic       _GEN_241;
      automatic logic       _GEN_242;
      automatic logic       _GEN_243;
      automatic logic       _GEN_244;
      automatic logic       _GEN_245;
      automatic logic       _GEN_246;
      automatic logic       _GEN_247;
      automatic logic       _GEN_248;
      automatic logic       _GEN_249 = _io_out_1_valid_T == 3'h4;
      automatic logic       _GEN_250;
      automatic logic       _GEN_251;
      automatic logic       _GEN_252;
      automatic logic       _GEN_253;
      automatic logic       _GEN_254;
      automatic logic       _GEN_255;
      automatic logic       _GEN_256;
      automatic logic       _GEN_257;
      automatic logic       _GEN_258;
      automatic logic       _GEN_259;
      automatic logic       _GEN_260;
      automatic logic       _GEN_261;
      automatic logic       _GEN_262;
      automatic logic       _GEN_263 = _io_out_1_valid_T == 3'h5;
      automatic logic       _GEN_264;
      automatic logic       _GEN_265;
      automatic logic       _GEN_266;
      automatic logic       _GEN_267;
      automatic logic       _GEN_268;
      automatic logic       _GEN_269;
      automatic logic       _GEN_270;
      automatic logic       _GEN_271;
      automatic logic       _GEN_272;
      automatic logic       _GEN_273;
      automatic logic       _GEN_274;
      automatic logic       _GEN_275;
      automatic logic       _GEN_276;
      automatic logic       _GEN_277 = _io_out_1_valid_T == 3'h6;
      automatic logic       _GEN_278;
      automatic logic       _GEN_279;
      automatic logic       _GEN_280;
      automatic logic       _GEN_281;
      automatic logic       _GEN_282;
      automatic logic       _GEN_283;
      automatic logic       _GEN_284;
      automatic logic       _GEN_285;
      automatic logic       _GEN_286;
      automatic logic       _GEN_287;
      automatic logic       _GEN_288;
      automatic logic       _GEN_289;
      automatic logic       _GEN_290;
      automatic logic       _GEN_291;
      automatic logic       _GEN_292;
      automatic logic       _GEN_293;
      automatic logic       _GEN_294;
      automatic logic       _GEN_295;
      automatic logic       _GEN_296;
      automatic logic       _GEN_297;
      automatic logic       _GEN_298;
      automatic logic       _GEN_299;
      automatic logic       _GEN_300;
      automatic logic       _GEN_301;
      automatic logic       _GEN_302;
      automatic logic       _GEN_303;
      automatic logic       _GEN_304;
      automatic logic       _GEN_305;
      automatic logic       _GEN_306;
      automatic logic       _GEN_307;
      automatic logic       _GEN_308;
      automatic logic       _GEN_309;
      automatic logic       _GEN_310;
      automatic logic       _GEN_311;
      automatic logic       _GEN_312 = _GEN_191 & io_out_2_ready;
      automatic logic       _GEN_313;
      automatic logic       _GEN_314;
      automatic logic       _GEN_315;
      automatic logic       _GEN_316;
      automatic logic       _GEN_317;
      automatic logic       _GEN_318;
      automatic logic       _GEN_319;
      automatic logic       _GEN_320;
      automatic logic       _GEN_321;
      automatic logic       _GEN_322 =
        _GEN_20[_io_out_3_valid_T] & io_out_3_ready & _GEN_312;
      automatic logic       _GEN_323;
      automatic logic       _GEN_324;
      automatic logic       _GEN_325;
      automatic logic       _GEN_326;
      automatic logic       _GEN_327;
      automatic logic       _GEN_328;
      automatic logic       _GEN_329;
      automatic logic       _GEN_330;
      automatic logic       _GEN_331;
      _GEN_23 = _GEN_22 & back_pointer[2:0] == 3'h0;
      _GEN_24 = _GEN_22 & back_pointer[2:0] == 3'h1;
      _GEN_25 = _GEN_22 & back_pointer[2:0] == 3'h2;
      _GEN_26 = _GEN_22 & back_pointer[2:0] == 3'h3;
      _GEN_27 = _GEN_22 & back_pointer[2:0] == 3'h4;
      _GEN_28 = _GEN_22 & back_pointer[2:0] == 3'h5;
      _GEN_29 = _GEN_22 & back_pointer[2:0] == 3'h6;
      _GEN_30 = _GEN_22 & (&(back_pointer[2:0]));
      _GEN_34 = _GEN_31 & _GEN_33;
      _GEN_36 = _GEN_31 & _GEN_35;
      _GEN_38 = _GEN_31 & _GEN_37;
      _GEN_40 = _GEN_31 & _GEN_39;
      _GEN_42 = _GEN_31 & _GEN_41;
      _GEN_44 = _GEN_31 & _GEN_43;
      _GEN_46 = _GEN_31 & _GEN_45;
      _GEN_47 = _GEN_31 & (&_GEN_32);
      _GEN_48 = _GEN_31 ? _GEN_33 | _GEN_23 | valid_0 : _GEN_23 | valid_0;
      _GEN_49 = _GEN_31 ? _GEN_35 | _GEN_24 | valid_1 : _GEN_24 | valid_1;
      _GEN_50 = _GEN_31 ? _GEN_37 | _GEN_25 | valid_2 : _GEN_25 | valid_2;
      _GEN_51 = _GEN_31 ? _GEN_39 | _GEN_26 | valid_3 : _GEN_26 | valid_3;
      _GEN_52 = _GEN_31 ? _GEN_41 | _GEN_27 | valid_4 : _GEN_27 | valid_4;
      _GEN_53 = _GEN_31 ? _GEN_43 | _GEN_28 | valid_5 : _GEN_28 | valid_5;
      _GEN_54 = _GEN_31 ? _GEN_45 | _GEN_29 | valid_6 : _GEN_29 | valid_6;
      _GEN_55 = _GEN_31 ? (&_GEN_32) | _GEN_30 | valid_7 : _GEN_30 | valid_7;
      _GEN_60 = _GEN_56 & _GEN_59 == 3'h0;
      _GEN_61 = _GEN_56 & _GEN_59 == 3'h1;
      _GEN_62 = _GEN_56 & _GEN_59 == 3'h2;
      _GEN_63 = _GEN_56 & _GEN_59 == 3'h3;
      _GEN_64 = _GEN_56 & _GEN_59 == 3'h4;
      _GEN_65 = _GEN_56 & _GEN_59 == 3'h5;
      _GEN_66 = _GEN_56 & _GEN_59 == 3'h6;
      _GEN_67 = _GEN_56 & (&_GEN_59);
      _GEN_72 = _GEN_68 & _GEN_71;
      _GEN_73 =
        _GEN_72
          ? io_in_3_bits_RD_valid
          : _GEN_60
              ? io_in_2_bits_RD_valid
              : _GEN_34
                  ? io_in_1_bits_RD_valid
                  : _GEN_23 ? io_in_0_bits_RD_valid : queue_0_RD_valid;
      _GEN_74 = _GEN_72 | _GEN_60 | _GEN_34 | _GEN_23 | queue_0_RS1_valid;
      _GEN_75 = _GEN_72 | _GEN_60 | _GEN_34 | _GEN_23 | queue_0_RS2_valid;
      _GEN_76 =
        _GEN_72
          ? io_in_3_bits_needs_ALU
          : _GEN_60
              ? io_in_2_bits_needs_ALU
              : _GEN_34
                  ? io_in_1_bits_needs_ALU
                  : _GEN_23 ? io_in_0_bits_needs_ALU : queue_0_needs_ALU;
      _GEN_77 =
        _GEN_72
          ? io_in_3_bits_needs_branch_unit
          : _GEN_60
              ? io_in_2_bits_needs_branch_unit
              : _GEN_34
                  ? io_in_1_bits_needs_branch_unit
                  : _GEN_23 ? io_in_0_bits_needs_branch_unit : queue_0_needs_branch_unit;
      _GEN_78 = ~_GEN_72 & ~_GEN_60 & ~_GEN_34 & ~_GEN_23 & queue_0_needs_CSRs;
      _GEN_79 =
        _GEN_72
          ? io_in_3_bits_SUBTRACT
          : _GEN_60
              ? io_in_2_bits_SUBTRACT
              : _GEN_34
                  ? io_in_1_bits_SUBTRACT
                  : _GEN_23 ? io_in_0_bits_SUBTRACT : queue_0_SUBTRACT;
      _GEN_80 =
        _GEN_72
          ? io_in_3_bits_MULTIPLY
          : _GEN_60
              ? io_in_2_bits_MULTIPLY
              : _GEN_34
                  ? io_in_1_bits_MULTIPLY
                  : _GEN_23 ? io_in_0_bits_MULTIPLY : queue_0_MULTIPLY;
      _GEN_81 =
        _GEN_72
          ? io_in_3_bits_IMMEDIATE
          : _GEN_60
              ? io_in_2_bits_IMMEDIATE
              : _GEN_34
                  ? io_in_1_bits_IMMEDIATE
                  : _GEN_23 ? io_in_0_bits_IMMEDIATE : queue_0_IMMEDIATE;
      _GEN_82 =
        _GEN_72
          ? io_in_3_bits_IS_LOAD
          : _GEN_60
              ? io_in_2_bits_IS_LOAD
              : _GEN_34
                  ? io_in_1_bits_IS_LOAD
                  : _GEN_23 ? io_in_0_bits_IS_LOAD : queue_0_IS_LOAD;
      _GEN_83 =
        _GEN_72
          ? io_in_3_bits_IS_STORE
          : _GEN_60
              ? io_in_2_bits_IS_STORE
              : _GEN_34
                  ? io_in_1_bits_IS_STORE
                  : _GEN_23 ? io_in_0_bits_IS_STORE : queue_0_IS_STORE;
      _GEN_85 = _GEN_68 & _GEN_84;
      _GEN_86 =
        _GEN_85
          ? io_in_3_bits_RD_valid
          : _GEN_61
              ? io_in_2_bits_RD_valid
              : _GEN_36
                  ? io_in_1_bits_RD_valid
                  : _GEN_24 ? io_in_0_bits_RD_valid : queue_1_RD_valid;
      _GEN_87 = _GEN_85 | _GEN_61 | _GEN_36 | _GEN_24 | queue_1_RS1_valid;
      _GEN_88 = _GEN_85 | _GEN_61 | _GEN_36 | _GEN_24 | queue_1_RS2_valid;
      _GEN_89 =
        _GEN_85
          ? io_in_3_bits_needs_ALU
          : _GEN_61
              ? io_in_2_bits_needs_ALU
              : _GEN_36
                  ? io_in_1_bits_needs_ALU
                  : _GEN_24 ? io_in_0_bits_needs_ALU : queue_1_needs_ALU;
      _GEN_90 =
        _GEN_85
          ? io_in_3_bits_needs_branch_unit
          : _GEN_61
              ? io_in_2_bits_needs_branch_unit
              : _GEN_36
                  ? io_in_1_bits_needs_branch_unit
                  : _GEN_24 ? io_in_0_bits_needs_branch_unit : queue_1_needs_branch_unit;
      _GEN_91 = ~_GEN_85 & ~_GEN_61 & ~_GEN_36 & ~_GEN_24 & queue_1_needs_CSRs;
      _GEN_92 =
        _GEN_85
          ? io_in_3_bits_SUBTRACT
          : _GEN_61
              ? io_in_2_bits_SUBTRACT
              : _GEN_36
                  ? io_in_1_bits_SUBTRACT
                  : _GEN_24 ? io_in_0_bits_SUBTRACT : queue_1_SUBTRACT;
      _GEN_93 =
        _GEN_85
          ? io_in_3_bits_MULTIPLY
          : _GEN_61
              ? io_in_2_bits_MULTIPLY
              : _GEN_36
                  ? io_in_1_bits_MULTIPLY
                  : _GEN_24 ? io_in_0_bits_MULTIPLY : queue_1_MULTIPLY;
      _GEN_94 =
        _GEN_85
          ? io_in_3_bits_IMMEDIATE
          : _GEN_61
              ? io_in_2_bits_IMMEDIATE
              : _GEN_36
                  ? io_in_1_bits_IMMEDIATE
                  : _GEN_24 ? io_in_0_bits_IMMEDIATE : queue_1_IMMEDIATE;
      _GEN_95 =
        _GEN_85
          ? io_in_3_bits_IS_LOAD
          : _GEN_61
              ? io_in_2_bits_IS_LOAD
              : _GEN_36
                  ? io_in_1_bits_IS_LOAD
                  : _GEN_24 ? io_in_0_bits_IS_LOAD : queue_1_IS_LOAD;
      _GEN_96 =
        _GEN_85
          ? io_in_3_bits_IS_STORE
          : _GEN_61
              ? io_in_2_bits_IS_STORE
              : _GEN_36
                  ? io_in_1_bits_IS_STORE
                  : _GEN_24 ? io_in_0_bits_IS_STORE : queue_1_IS_STORE;
      _GEN_98 = _GEN_68 & _GEN_97;
      _GEN_99 =
        _GEN_98
          ? io_in_3_bits_RD_valid
          : _GEN_62
              ? io_in_2_bits_RD_valid
              : _GEN_38
                  ? io_in_1_bits_RD_valid
                  : _GEN_25 ? io_in_0_bits_RD_valid : queue_2_RD_valid;
      _GEN_100 = _GEN_98 | _GEN_62 | _GEN_38 | _GEN_25 | queue_2_RS1_valid;
      _GEN_101 = _GEN_98 | _GEN_62 | _GEN_38 | _GEN_25 | queue_2_RS2_valid;
      _GEN_102 =
        _GEN_98
          ? io_in_3_bits_needs_ALU
          : _GEN_62
              ? io_in_2_bits_needs_ALU
              : _GEN_38
                  ? io_in_1_bits_needs_ALU
                  : _GEN_25 ? io_in_0_bits_needs_ALU : queue_2_needs_ALU;
      _GEN_103 =
        _GEN_98
          ? io_in_3_bits_needs_branch_unit
          : _GEN_62
              ? io_in_2_bits_needs_branch_unit
              : _GEN_38
                  ? io_in_1_bits_needs_branch_unit
                  : _GEN_25 ? io_in_0_bits_needs_branch_unit : queue_2_needs_branch_unit;
      _GEN_104 = ~_GEN_98 & ~_GEN_62 & ~_GEN_38 & ~_GEN_25 & queue_2_needs_CSRs;
      _GEN_105 =
        _GEN_98
          ? io_in_3_bits_SUBTRACT
          : _GEN_62
              ? io_in_2_bits_SUBTRACT
              : _GEN_38
                  ? io_in_1_bits_SUBTRACT
                  : _GEN_25 ? io_in_0_bits_SUBTRACT : queue_2_SUBTRACT;
      _GEN_106 =
        _GEN_98
          ? io_in_3_bits_MULTIPLY
          : _GEN_62
              ? io_in_2_bits_MULTIPLY
              : _GEN_38
                  ? io_in_1_bits_MULTIPLY
                  : _GEN_25 ? io_in_0_bits_MULTIPLY : queue_2_MULTIPLY;
      _GEN_107 =
        _GEN_98
          ? io_in_3_bits_IMMEDIATE
          : _GEN_62
              ? io_in_2_bits_IMMEDIATE
              : _GEN_38
                  ? io_in_1_bits_IMMEDIATE
                  : _GEN_25 ? io_in_0_bits_IMMEDIATE : queue_2_IMMEDIATE;
      _GEN_108 =
        _GEN_98
          ? io_in_3_bits_IS_LOAD
          : _GEN_62
              ? io_in_2_bits_IS_LOAD
              : _GEN_38
                  ? io_in_1_bits_IS_LOAD
                  : _GEN_25 ? io_in_0_bits_IS_LOAD : queue_2_IS_LOAD;
      _GEN_109 =
        _GEN_98
          ? io_in_3_bits_IS_STORE
          : _GEN_62
              ? io_in_2_bits_IS_STORE
              : _GEN_38
                  ? io_in_1_bits_IS_STORE
                  : _GEN_25 ? io_in_0_bits_IS_STORE : queue_2_IS_STORE;
      _GEN_111 = _GEN_68 & _GEN_110;
      _GEN_112 =
        _GEN_111
          ? io_in_3_bits_RD_valid
          : _GEN_63
              ? io_in_2_bits_RD_valid
              : _GEN_40
                  ? io_in_1_bits_RD_valid
                  : _GEN_26 ? io_in_0_bits_RD_valid : queue_3_RD_valid;
      _GEN_113 = _GEN_111 | _GEN_63 | _GEN_40 | _GEN_26 | queue_3_RS1_valid;
      _GEN_114 = _GEN_111 | _GEN_63 | _GEN_40 | _GEN_26 | queue_3_RS2_valid;
      _GEN_115 =
        _GEN_111
          ? io_in_3_bits_needs_ALU
          : _GEN_63
              ? io_in_2_bits_needs_ALU
              : _GEN_40
                  ? io_in_1_bits_needs_ALU
                  : _GEN_26 ? io_in_0_bits_needs_ALU : queue_3_needs_ALU;
      _GEN_116 =
        _GEN_111
          ? io_in_3_bits_needs_branch_unit
          : _GEN_63
              ? io_in_2_bits_needs_branch_unit
              : _GEN_40
                  ? io_in_1_bits_needs_branch_unit
                  : _GEN_26 ? io_in_0_bits_needs_branch_unit : queue_3_needs_branch_unit;
      _GEN_117 = ~_GEN_111 & ~_GEN_63 & ~_GEN_40 & ~_GEN_26 & queue_3_needs_CSRs;
      _GEN_118 =
        _GEN_111
          ? io_in_3_bits_SUBTRACT
          : _GEN_63
              ? io_in_2_bits_SUBTRACT
              : _GEN_40
                  ? io_in_1_bits_SUBTRACT
                  : _GEN_26 ? io_in_0_bits_SUBTRACT : queue_3_SUBTRACT;
      _GEN_119 =
        _GEN_111
          ? io_in_3_bits_MULTIPLY
          : _GEN_63
              ? io_in_2_bits_MULTIPLY
              : _GEN_40
                  ? io_in_1_bits_MULTIPLY
                  : _GEN_26 ? io_in_0_bits_MULTIPLY : queue_3_MULTIPLY;
      _GEN_120 =
        _GEN_111
          ? io_in_3_bits_IMMEDIATE
          : _GEN_63
              ? io_in_2_bits_IMMEDIATE
              : _GEN_40
                  ? io_in_1_bits_IMMEDIATE
                  : _GEN_26 ? io_in_0_bits_IMMEDIATE : queue_3_IMMEDIATE;
      _GEN_121 =
        _GEN_111
          ? io_in_3_bits_IS_LOAD
          : _GEN_63
              ? io_in_2_bits_IS_LOAD
              : _GEN_40
                  ? io_in_1_bits_IS_LOAD
                  : _GEN_26 ? io_in_0_bits_IS_LOAD : queue_3_IS_LOAD;
      _GEN_122 =
        _GEN_111
          ? io_in_3_bits_IS_STORE
          : _GEN_63
              ? io_in_2_bits_IS_STORE
              : _GEN_40
                  ? io_in_1_bits_IS_STORE
                  : _GEN_26 ? io_in_0_bits_IS_STORE : queue_3_IS_STORE;
      _GEN_124 = _GEN_68 & _GEN_123;
      _GEN_125 =
        _GEN_124
          ? io_in_3_bits_RD_valid
          : _GEN_64
              ? io_in_2_bits_RD_valid
              : _GEN_42
                  ? io_in_1_bits_RD_valid
                  : _GEN_27 ? io_in_0_bits_RD_valid : queue_4_RD_valid;
      _GEN_126 = _GEN_124 | _GEN_64 | _GEN_42 | _GEN_27 | queue_4_RS1_valid;
      _GEN_127 = _GEN_124 | _GEN_64 | _GEN_42 | _GEN_27 | queue_4_RS2_valid;
      _GEN_128 =
        _GEN_124
          ? io_in_3_bits_needs_ALU
          : _GEN_64
              ? io_in_2_bits_needs_ALU
              : _GEN_42
                  ? io_in_1_bits_needs_ALU
                  : _GEN_27 ? io_in_0_bits_needs_ALU : queue_4_needs_ALU;
      _GEN_129 =
        _GEN_124
          ? io_in_3_bits_needs_branch_unit
          : _GEN_64
              ? io_in_2_bits_needs_branch_unit
              : _GEN_42
                  ? io_in_1_bits_needs_branch_unit
                  : _GEN_27 ? io_in_0_bits_needs_branch_unit : queue_4_needs_branch_unit;
      _GEN_130 = ~_GEN_124 & ~_GEN_64 & ~_GEN_42 & ~_GEN_27 & queue_4_needs_CSRs;
      _GEN_131 =
        _GEN_124
          ? io_in_3_bits_SUBTRACT
          : _GEN_64
              ? io_in_2_bits_SUBTRACT
              : _GEN_42
                  ? io_in_1_bits_SUBTRACT
                  : _GEN_27 ? io_in_0_bits_SUBTRACT : queue_4_SUBTRACT;
      _GEN_132 =
        _GEN_124
          ? io_in_3_bits_MULTIPLY
          : _GEN_64
              ? io_in_2_bits_MULTIPLY
              : _GEN_42
                  ? io_in_1_bits_MULTIPLY
                  : _GEN_27 ? io_in_0_bits_MULTIPLY : queue_4_MULTIPLY;
      _GEN_133 =
        _GEN_124
          ? io_in_3_bits_IMMEDIATE
          : _GEN_64
              ? io_in_2_bits_IMMEDIATE
              : _GEN_42
                  ? io_in_1_bits_IMMEDIATE
                  : _GEN_27 ? io_in_0_bits_IMMEDIATE : queue_4_IMMEDIATE;
      _GEN_134 =
        _GEN_124
          ? io_in_3_bits_IS_LOAD
          : _GEN_64
              ? io_in_2_bits_IS_LOAD
              : _GEN_42
                  ? io_in_1_bits_IS_LOAD
                  : _GEN_27 ? io_in_0_bits_IS_LOAD : queue_4_IS_LOAD;
      _GEN_135 =
        _GEN_124
          ? io_in_3_bits_IS_STORE
          : _GEN_64
              ? io_in_2_bits_IS_STORE
              : _GEN_42
                  ? io_in_1_bits_IS_STORE
                  : _GEN_27 ? io_in_0_bits_IS_STORE : queue_4_IS_STORE;
      _GEN_137 = _GEN_68 & _GEN_136;
      _GEN_138 =
        _GEN_137
          ? io_in_3_bits_RD_valid
          : _GEN_65
              ? io_in_2_bits_RD_valid
              : _GEN_44
                  ? io_in_1_bits_RD_valid
                  : _GEN_28 ? io_in_0_bits_RD_valid : queue_5_RD_valid;
      _GEN_139 = _GEN_137 | _GEN_65 | _GEN_44 | _GEN_28 | queue_5_RS1_valid;
      _GEN_140 = _GEN_137 | _GEN_65 | _GEN_44 | _GEN_28 | queue_5_RS2_valid;
      _GEN_141 =
        _GEN_137
          ? io_in_3_bits_needs_ALU
          : _GEN_65
              ? io_in_2_bits_needs_ALU
              : _GEN_44
                  ? io_in_1_bits_needs_ALU
                  : _GEN_28 ? io_in_0_bits_needs_ALU : queue_5_needs_ALU;
      _GEN_142 =
        _GEN_137
          ? io_in_3_bits_needs_branch_unit
          : _GEN_65
              ? io_in_2_bits_needs_branch_unit
              : _GEN_44
                  ? io_in_1_bits_needs_branch_unit
                  : _GEN_28 ? io_in_0_bits_needs_branch_unit : queue_5_needs_branch_unit;
      _GEN_143 = ~_GEN_137 & ~_GEN_65 & ~_GEN_44 & ~_GEN_28 & queue_5_needs_CSRs;
      _GEN_144 =
        _GEN_137
          ? io_in_3_bits_SUBTRACT
          : _GEN_65
              ? io_in_2_bits_SUBTRACT
              : _GEN_44
                  ? io_in_1_bits_SUBTRACT
                  : _GEN_28 ? io_in_0_bits_SUBTRACT : queue_5_SUBTRACT;
      _GEN_145 =
        _GEN_137
          ? io_in_3_bits_MULTIPLY
          : _GEN_65
              ? io_in_2_bits_MULTIPLY
              : _GEN_44
                  ? io_in_1_bits_MULTIPLY
                  : _GEN_28 ? io_in_0_bits_MULTIPLY : queue_5_MULTIPLY;
      _GEN_146 =
        _GEN_137
          ? io_in_3_bits_IMMEDIATE
          : _GEN_65
              ? io_in_2_bits_IMMEDIATE
              : _GEN_44
                  ? io_in_1_bits_IMMEDIATE
                  : _GEN_28 ? io_in_0_bits_IMMEDIATE : queue_5_IMMEDIATE;
      _GEN_147 =
        _GEN_137
          ? io_in_3_bits_IS_LOAD
          : _GEN_65
              ? io_in_2_bits_IS_LOAD
              : _GEN_44
                  ? io_in_1_bits_IS_LOAD
                  : _GEN_28 ? io_in_0_bits_IS_LOAD : queue_5_IS_LOAD;
      _GEN_148 =
        _GEN_137
          ? io_in_3_bits_IS_STORE
          : _GEN_65
              ? io_in_2_bits_IS_STORE
              : _GEN_44
                  ? io_in_1_bits_IS_STORE
                  : _GEN_28 ? io_in_0_bits_IS_STORE : queue_5_IS_STORE;
      _GEN_150 = _GEN_68 & _GEN_149;
      _GEN_151 =
        _GEN_150
          ? io_in_3_bits_RD_valid
          : _GEN_66
              ? io_in_2_bits_RD_valid
              : _GEN_46
                  ? io_in_1_bits_RD_valid
                  : _GEN_29 ? io_in_0_bits_RD_valid : queue_6_RD_valid;
      _GEN_152 = _GEN_150 | _GEN_66 | _GEN_46 | _GEN_29 | queue_6_RS1_valid;
      _GEN_153 = _GEN_150 | _GEN_66 | _GEN_46 | _GEN_29 | queue_6_RS2_valid;
      _GEN_154 =
        _GEN_150
          ? io_in_3_bits_needs_ALU
          : _GEN_66
              ? io_in_2_bits_needs_ALU
              : _GEN_46
                  ? io_in_1_bits_needs_ALU
                  : _GEN_29 ? io_in_0_bits_needs_ALU : queue_6_needs_ALU;
      _GEN_155 =
        _GEN_150
          ? io_in_3_bits_needs_branch_unit
          : _GEN_66
              ? io_in_2_bits_needs_branch_unit
              : _GEN_46
                  ? io_in_1_bits_needs_branch_unit
                  : _GEN_29 ? io_in_0_bits_needs_branch_unit : queue_6_needs_branch_unit;
      _GEN_156 = ~_GEN_150 & ~_GEN_66 & ~_GEN_46 & ~_GEN_29 & queue_6_needs_CSRs;
      _GEN_157 =
        _GEN_150
          ? io_in_3_bits_SUBTRACT
          : _GEN_66
              ? io_in_2_bits_SUBTRACT
              : _GEN_46
                  ? io_in_1_bits_SUBTRACT
                  : _GEN_29 ? io_in_0_bits_SUBTRACT : queue_6_SUBTRACT;
      _GEN_158 =
        _GEN_150
          ? io_in_3_bits_MULTIPLY
          : _GEN_66
              ? io_in_2_bits_MULTIPLY
              : _GEN_46
                  ? io_in_1_bits_MULTIPLY
                  : _GEN_29 ? io_in_0_bits_MULTIPLY : queue_6_MULTIPLY;
      _GEN_159 =
        _GEN_150
          ? io_in_3_bits_IMMEDIATE
          : _GEN_66
              ? io_in_2_bits_IMMEDIATE
              : _GEN_46
                  ? io_in_1_bits_IMMEDIATE
                  : _GEN_29 ? io_in_0_bits_IMMEDIATE : queue_6_IMMEDIATE;
      _GEN_160 =
        _GEN_150
          ? io_in_3_bits_IS_LOAD
          : _GEN_66
              ? io_in_2_bits_IS_LOAD
              : _GEN_46
                  ? io_in_1_bits_IS_LOAD
                  : _GEN_29 ? io_in_0_bits_IS_LOAD : queue_6_IS_LOAD;
      _GEN_161 =
        _GEN_150
          ? io_in_3_bits_IS_STORE
          : _GEN_66
              ? io_in_2_bits_IS_STORE
              : _GEN_46
                  ? io_in_1_bits_IS_STORE
                  : _GEN_29 ? io_in_0_bits_IS_STORE : queue_6_IS_STORE;
      _GEN_162 = _GEN_68 & (&_GEN_70);
      _GEN_163 =
        _GEN_162
          ? io_in_3_bits_RD_valid
          : _GEN_67
              ? io_in_2_bits_RD_valid
              : _GEN_47
                  ? io_in_1_bits_RD_valid
                  : _GEN_30 ? io_in_0_bits_RD_valid : queue_7_RD_valid;
      _GEN_164 = _GEN_162 | _GEN_67 | _GEN_47 | _GEN_30 | queue_7_RS1_valid;
      _GEN_165 = _GEN_162 | _GEN_67 | _GEN_47 | _GEN_30 | queue_7_RS2_valid;
      _GEN_166 =
        _GEN_162
          ? io_in_3_bits_needs_ALU
          : _GEN_67
              ? io_in_2_bits_needs_ALU
              : _GEN_47
                  ? io_in_1_bits_needs_ALU
                  : _GEN_30 ? io_in_0_bits_needs_ALU : queue_7_needs_ALU;
      _GEN_167 =
        _GEN_162
          ? io_in_3_bits_needs_branch_unit
          : _GEN_67
              ? io_in_2_bits_needs_branch_unit
              : _GEN_47
                  ? io_in_1_bits_needs_branch_unit
                  : _GEN_30 ? io_in_0_bits_needs_branch_unit : queue_7_needs_branch_unit;
      _GEN_168 = ~_GEN_162 & ~_GEN_67 & ~_GEN_47 & ~_GEN_30 & queue_7_needs_CSRs;
      _GEN_169 =
        _GEN_162
          ? io_in_3_bits_SUBTRACT
          : _GEN_67
              ? io_in_2_bits_SUBTRACT
              : _GEN_47
                  ? io_in_1_bits_SUBTRACT
                  : _GEN_30 ? io_in_0_bits_SUBTRACT : queue_7_SUBTRACT;
      _GEN_170 =
        _GEN_162
          ? io_in_3_bits_MULTIPLY
          : _GEN_67
              ? io_in_2_bits_MULTIPLY
              : _GEN_47
                  ? io_in_1_bits_MULTIPLY
                  : _GEN_30 ? io_in_0_bits_MULTIPLY : queue_7_MULTIPLY;
      _GEN_171 =
        _GEN_162
          ? io_in_3_bits_IMMEDIATE
          : _GEN_67
              ? io_in_2_bits_IMMEDIATE
              : _GEN_47
                  ? io_in_1_bits_IMMEDIATE
                  : _GEN_30 ? io_in_0_bits_IMMEDIATE : queue_7_IMMEDIATE;
      _GEN_172 =
        _GEN_162
          ? io_in_3_bits_IS_LOAD
          : _GEN_67
              ? io_in_2_bits_IS_LOAD
              : _GEN_47
                  ? io_in_1_bits_IS_LOAD
                  : _GEN_30 ? io_in_0_bits_IS_LOAD : queue_7_IS_LOAD;
      _GEN_173 =
        _GEN_162
          ? io_in_3_bits_IS_STORE
          : _GEN_67
              ? io_in_2_bits_IS_STORE
              : _GEN_47
                  ? io_in_1_bits_IS_STORE
                  : _GEN_30 ? io_in_0_bits_IS_STORE : queue_7_IS_STORE;
      _GEN_174 = _GEN_68 ? _GEN_71 | _GEN_60 | _GEN_48 : _GEN_60 | _GEN_48;
      _GEN_175 = _GEN_68 ? _GEN_84 | _GEN_61 | _GEN_49 : _GEN_61 | _GEN_49;
      _GEN_176 = _GEN_68 ? _GEN_97 | _GEN_62 | _GEN_50 : _GEN_62 | _GEN_50;
      _GEN_177 = _GEN_68 ? _GEN_110 | _GEN_63 | _GEN_51 : _GEN_63 | _GEN_51;
      _GEN_178 = _GEN_68 ? _GEN_123 | _GEN_64 | _GEN_52 : _GEN_64 | _GEN_52;
      _GEN_179 = _GEN_68 ? _GEN_136 | _GEN_65 | _GEN_53 : _GEN_65 | _GEN_53;
      _GEN_180 = _GEN_68 ? _GEN_149 | _GEN_66 | _GEN_54 : _GEN_66 | _GEN_54;
      _GEN_181 = _GEN_68 ? (&_GEN_70) | _GEN_67 | _GEN_55 : _GEN_67 | _GEN_55;
      _GEN_182 = io_out_0_valid_0 & io_out_0_ready;
      _GEN_183 = _GEN_182 & front_pointer[2:0] == 3'h0;
      _GEN_184 = _GEN_182 & front_pointer[2:0] == 3'h1;
      _GEN_185 = _GEN_182 & front_pointer[2:0] == 3'h2;
      _GEN_186 = _GEN_182 & front_pointer[2:0] == 3'h3;
      _GEN_187 = _GEN_182 & front_pointer[2:0] == 3'h4;
      _GEN_188 = _GEN_182 & front_pointer[2:0] == 3'h5;
      _GEN_189 = _GEN_182 & front_pointer[2:0] == 3'h6;
      _GEN_190 = _GEN_182 & (&(front_pointer[2:0]));
      _GEN_192 = _GEN_20[_io_out_1_valid_T] & io_out_1_ready & _GEN_191;
      _GEN_194 = _GEN_193 | _GEN_183;
      _GEN_195 = _GEN_192 & _GEN_193 | _GEN_183;
      _GEN_196 = _GEN_192 ? ~_GEN_194 & _GEN_73 : ~_GEN_183 & _GEN_73;
      _GEN_197 = _GEN_192 ? ~_GEN_194 & _GEN_74 : ~_GEN_183 & _GEN_74;
      _GEN_198 = _GEN_192 ? ~_GEN_194 & _GEN_75 : ~_GEN_183 & _GEN_75;
      _GEN_199 = _GEN_192 ? ~_GEN_194 & _GEN_76 : ~_GEN_183 & _GEN_76;
      _GEN_200 = _GEN_192 ? ~_GEN_194 & _GEN_77 : ~_GEN_183 & _GEN_77;
      _GEN_201 = _GEN_192 ? ~_GEN_194 & _GEN_78 : ~_GEN_183 & _GEN_78;
      _GEN_202 = _GEN_192 ? ~_GEN_194 & _GEN_79 : ~_GEN_183 & _GEN_79;
      _GEN_203 = _GEN_192 ? ~_GEN_194 & _GEN_80 : ~_GEN_183 & _GEN_80;
      _GEN_204 = _GEN_192 ? ~_GEN_194 & _GEN_81 : ~_GEN_183 & _GEN_81;
      _GEN_205 = _GEN_192 ? ~_GEN_194 & _GEN_82 : ~_GEN_183 & _GEN_82;
      _GEN_206 = _GEN_192 ? ~_GEN_194 & _GEN_83 : ~_GEN_183 & _GEN_83;
      _GEN_208 = _GEN_207 | _GEN_184;
      _GEN_209 = _GEN_192 & _GEN_207 | _GEN_184;
      _GEN_210 = _GEN_192 ? ~_GEN_208 & _GEN_86 : ~_GEN_184 & _GEN_86;
      _GEN_211 = _GEN_192 ? ~_GEN_208 & _GEN_87 : ~_GEN_184 & _GEN_87;
      _GEN_212 = _GEN_192 ? ~_GEN_208 & _GEN_88 : ~_GEN_184 & _GEN_88;
      _GEN_213 = _GEN_192 ? ~_GEN_208 & _GEN_89 : ~_GEN_184 & _GEN_89;
      _GEN_214 = _GEN_192 ? ~_GEN_208 & _GEN_90 : ~_GEN_184 & _GEN_90;
      _GEN_215 = _GEN_192 ? ~_GEN_208 & _GEN_91 : ~_GEN_184 & _GEN_91;
      _GEN_216 = _GEN_192 ? ~_GEN_208 & _GEN_92 : ~_GEN_184 & _GEN_92;
      _GEN_217 = _GEN_192 ? ~_GEN_208 & _GEN_93 : ~_GEN_184 & _GEN_93;
      _GEN_218 = _GEN_192 ? ~_GEN_208 & _GEN_94 : ~_GEN_184 & _GEN_94;
      _GEN_219 = _GEN_192 ? ~_GEN_208 & _GEN_95 : ~_GEN_184 & _GEN_95;
      _GEN_220 = _GEN_192 ? ~_GEN_208 & _GEN_96 : ~_GEN_184 & _GEN_96;
      _GEN_222 = _GEN_221 | _GEN_185;
      _GEN_223 = _GEN_192 & _GEN_221 | _GEN_185;
      _GEN_224 = _GEN_192 ? ~_GEN_222 & _GEN_99 : ~_GEN_185 & _GEN_99;
      _GEN_225 = _GEN_192 ? ~_GEN_222 & _GEN_100 : ~_GEN_185 & _GEN_100;
      _GEN_226 = _GEN_192 ? ~_GEN_222 & _GEN_101 : ~_GEN_185 & _GEN_101;
      _GEN_227 = _GEN_192 ? ~_GEN_222 & _GEN_102 : ~_GEN_185 & _GEN_102;
      _GEN_228 = _GEN_192 ? ~_GEN_222 & _GEN_103 : ~_GEN_185 & _GEN_103;
      _GEN_229 = _GEN_192 ? ~_GEN_222 & _GEN_104 : ~_GEN_185 & _GEN_104;
      _GEN_230 = _GEN_192 ? ~_GEN_222 & _GEN_105 : ~_GEN_185 & _GEN_105;
      _GEN_231 = _GEN_192 ? ~_GEN_222 & _GEN_106 : ~_GEN_185 & _GEN_106;
      _GEN_232 = _GEN_192 ? ~_GEN_222 & _GEN_107 : ~_GEN_185 & _GEN_107;
      _GEN_233 = _GEN_192 ? ~_GEN_222 & _GEN_108 : ~_GEN_185 & _GEN_108;
      _GEN_234 = _GEN_192 ? ~_GEN_222 & _GEN_109 : ~_GEN_185 & _GEN_109;
      _GEN_236 = _GEN_235 | _GEN_186;
      _GEN_237 = _GEN_192 & _GEN_235 | _GEN_186;
      _GEN_238 = _GEN_192 ? ~_GEN_236 & _GEN_112 : ~_GEN_186 & _GEN_112;
      _GEN_239 = _GEN_192 ? ~_GEN_236 & _GEN_113 : ~_GEN_186 & _GEN_113;
      _GEN_240 = _GEN_192 ? ~_GEN_236 & _GEN_114 : ~_GEN_186 & _GEN_114;
      _GEN_241 = _GEN_192 ? ~_GEN_236 & _GEN_115 : ~_GEN_186 & _GEN_115;
      _GEN_242 = _GEN_192 ? ~_GEN_236 & _GEN_116 : ~_GEN_186 & _GEN_116;
      _GEN_243 = _GEN_192 ? ~_GEN_236 & _GEN_117 : ~_GEN_186 & _GEN_117;
      _GEN_244 = _GEN_192 ? ~_GEN_236 & _GEN_118 : ~_GEN_186 & _GEN_118;
      _GEN_245 = _GEN_192 ? ~_GEN_236 & _GEN_119 : ~_GEN_186 & _GEN_119;
      _GEN_246 = _GEN_192 ? ~_GEN_236 & _GEN_120 : ~_GEN_186 & _GEN_120;
      _GEN_247 = _GEN_192 ? ~_GEN_236 & _GEN_121 : ~_GEN_186 & _GEN_121;
      _GEN_248 = _GEN_192 ? ~_GEN_236 & _GEN_122 : ~_GEN_186 & _GEN_122;
      _GEN_250 = _GEN_249 | _GEN_187;
      _GEN_251 = _GEN_192 & _GEN_249 | _GEN_187;
      _GEN_252 = _GEN_192 ? ~_GEN_250 & _GEN_125 : ~_GEN_187 & _GEN_125;
      _GEN_253 = _GEN_192 ? ~_GEN_250 & _GEN_126 : ~_GEN_187 & _GEN_126;
      _GEN_254 = _GEN_192 ? ~_GEN_250 & _GEN_127 : ~_GEN_187 & _GEN_127;
      _GEN_255 = _GEN_192 ? ~_GEN_250 & _GEN_128 : ~_GEN_187 & _GEN_128;
      _GEN_256 = _GEN_192 ? ~_GEN_250 & _GEN_129 : ~_GEN_187 & _GEN_129;
      _GEN_257 = _GEN_192 ? ~_GEN_250 & _GEN_130 : ~_GEN_187 & _GEN_130;
      _GEN_258 = _GEN_192 ? ~_GEN_250 & _GEN_131 : ~_GEN_187 & _GEN_131;
      _GEN_259 = _GEN_192 ? ~_GEN_250 & _GEN_132 : ~_GEN_187 & _GEN_132;
      _GEN_260 = _GEN_192 ? ~_GEN_250 & _GEN_133 : ~_GEN_187 & _GEN_133;
      _GEN_261 = _GEN_192 ? ~_GEN_250 & _GEN_134 : ~_GEN_187 & _GEN_134;
      _GEN_262 = _GEN_192 ? ~_GEN_250 & _GEN_135 : ~_GEN_187 & _GEN_135;
      _GEN_264 = _GEN_263 | _GEN_188;
      _GEN_265 = _GEN_192 & _GEN_263 | _GEN_188;
      _GEN_266 = _GEN_192 ? ~_GEN_264 & _GEN_138 : ~_GEN_188 & _GEN_138;
      _GEN_267 = _GEN_192 ? ~_GEN_264 & _GEN_139 : ~_GEN_188 & _GEN_139;
      _GEN_268 = _GEN_192 ? ~_GEN_264 & _GEN_140 : ~_GEN_188 & _GEN_140;
      _GEN_269 = _GEN_192 ? ~_GEN_264 & _GEN_141 : ~_GEN_188 & _GEN_141;
      _GEN_270 = _GEN_192 ? ~_GEN_264 & _GEN_142 : ~_GEN_188 & _GEN_142;
      _GEN_271 = _GEN_192 ? ~_GEN_264 & _GEN_143 : ~_GEN_188 & _GEN_143;
      _GEN_272 = _GEN_192 ? ~_GEN_264 & _GEN_144 : ~_GEN_188 & _GEN_144;
      _GEN_273 = _GEN_192 ? ~_GEN_264 & _GEN_145 : ~_GEN_188 & _GEN_145;
      _GEN_274 = _GEN_192 ? ~_GEN_264 & _GEN_146 : ~_GEN_188 & _GEN_146;
      _GEN_275 = _GEN_192 ? ~_GEN_264 & _GEN_147 : ~_GEN_188 & _GEN_147;
      _GEN_276 = _GEN_192 ? ~_GEN_264 & _GEN_148 : ~_GEN_188 & _GEN_148;
      _GEN_278 = _GEN_277 | _GEN_189;
      _GEN_279 = _GEN_192 & _GEN_277 | _GEN_189;
      _GEN_280 = _GEN_192 ? ~_GEN_278 & _GEN_151 : ~_GEN_189 & _GEN_151;
      _GEN_281 = _GEN_192 ? ~_GEN_278 & _GEN_152 : ~_GEN_189 & _GEN_152;
      _GEN_282 = _GEN_192 ? ~_GEN_278 & _GEN_153 : ~_GEN_189 & _GEN_153;
      _GEN_283 = _GEN_192 ? ~_GEN_278 & _GEN_154 : ~_GEN_189 & _GEN_154;
      _GEN_284 = _GEN_192 ? ~_GEN_278 & _GEN_155 : ~_GEN_189 & _GEN_155;
      _GEN_285 = _GEN_192 ? ~_GEN_278 & _GEN_156 : ~_GEN_189 & _GEN_156;
      _GEN_286 = _GEN_192 ? ~_GEN_278 & _GEN_157 : ~_GEN_189 & _GEN_157;
      _GEN_287 = _GEN_192 ? ~_GEN_278 & _GEN_158 : ~_GEN_189 & _GEN_158;
      _GEN_288 = _GEN_192 ? ~_GEN_278 & _GEN_159 : ~_GEN_189 & _GEN_159;
      _GEN_289 = _GEN_192 ? ~_GEN_278 & _GEN_160 : ~_GEN_189 & _GEN_160;
      _GEN_290 = _GEN_192 ? ~_GEN_278 & _GEN_161 : ~_GEN_189 & _GEN_161;
      _GEN_291 = (&_io_out_1_valid_T) | _GEN_190;
      _GEN_292 = _GEN_192 & (&_io_out_1_valid_T) | _GEN_190;
      _GEN_293 = _GEN_192 ? ~_GEN_291 & _GEN_163 : ~_GEN_190 & _GEN_163;
      _GEN_294 = _GEN_192 ? ~_GEN_291 & _GEN_164 : ~_GEN_190 & _GEN_164;
      _GEN_295 = _GEN_192 ? ~_GEN_291 & _GEN_165 : ~_GEN_190 & _GEN_165;
      _GEN_296 = _GEN_192 ? ~_GEN_291 & _GEN_166 : ~_GEN_190 & _GEN_166;
      _GEN_297 = _GEN_192 ? ~_GEN_291 & _GEN_167 : ~_GEN_190 & _GEN_167;
      _GEN_298 = _GEN_192 ? ~_GEN_291 & _GEN_168 : ~_GEN_190 & _GEN_168;
      _GEN_299 = _GEN_192 ? ~_GEN_291 & _GEN_169 : ~_GEN_190 & _GEN_169;
      _GEN_300 = _GEN_192 ? ~_GEN_291 & _GEN_170 : ~_GEN_190 & _GEN_170;
      _GEN_301 = _GEN_192 ? ~_GEN_291 & _GEN_171 : ~_GEN_190 & _GEN_171;
      _GEN_302 = _GEN_192 ? ~_GEN_291 & _GEN_172 : ~_GEN_190 & _GEN_172;
      _GEN_303 = _GEN_192 ? ~_GEN_291 & _GEN_173 : ~_GEN_190 & _GEN_173;
      _GEN_304 = _GEN_192 ? ~_GEN_194 & _GEN_174 : ~_GEN_183 & _GEN_174;
      _GEN_305 = _GEN_192 ? ~_GEN_208 & _GEN_175 : ~_GEN_184 & _GEN_175;
      _GEN_306 = _GEN_192 ? ~_GEN_222 & _GEN_176 : ~_GEN_185 & _GEN_176;
      _GEN_307 = _GEN_192 ? ~_GEN_236 & _GEN_177 : ~_GEN_186 & _GEN_177;
      _GEN_308 = _GEN_192 ? ~_GEN_250 & _GEN_178 : ~_GEN_187 & _GEN_178;
      _GEN_309 = _GEN_192 ? ~_GEN_264 & _GEN_179 : ~_GEN_188 & _GEN_179;
      _GEN_310 = _GEN_192 ? ~_GEN_278 & _GEN_180 : ~_GEN_189 & _GEN_180;
      _GEN_311 = _GEN_192 ? ~_GEN_291 & _GEN_181 : ~_GEN_190 & _GEN_181;
      _GEN_313 = _GEN_20[_io_out_2_valid_T] & io_out_2_ready & _GEN_312;
      _GEN_314 = _GEN_313 & _io_out_2_valid_T == 3'h0;
      _GEN_315 = _GEN_313 & _io_out_2_valid_T == 3'h1;
      _GEN_316 = _GEN_313 & _io_out_2_valid_T == 3'h2;
      _GEN_317 = _GEN_313 & _io_out_2_valid_T == 3'h3;
      _GEN_318 = _GEN_313 & _io_out_2_valid_T == 3'h4;
      _GEN_319 = _GEN_313 & _io_out_2_valid_T == 3'h5;
      _GEN_320 = _GEN_313 & _io_out_2_valid_T == 3'h6;
      _GEN_321 = _GEN_313 & (&_io_out_2_valid_T);
      _GEN_323 = _io_out_3_valid_T == 3'h0 | _GEN_314;
      _GEN_324 = _GEN_322 ? _GEN_323 | _GEN_195 : _GEN_314 | _GEN_195;
      _GEN_325 = _io_out_3_valid_T == 3'h1 | _GEN_315;
      _GEN_326 = _io_out_3_valid_T == 3'h2 | _GEN_316;
      _GEN_327 = _io_out_3_valid_T == 3'h3 | _GEN_317;
      _GEN_328 = _io_out_3_valid_T == 3'h4 | _GEN_318;
      _GEN_329 = _io_out_3_valid_T == 3'h5 | _GEN_319;
      _GEN_330 = _io_out_3_valid_T == 3'h6 | _GEN_320;
      _GEN_331 = (&_io_out_3_valid_T) | _GEN_321;
      if (_GEN_324)
        queue_0_RD <= 6'h0;
      else if (_GEN_72)
        queue_0_RD <= io_in_3_bits_RD;
      else if (_GEN_60)
        queue_0_RD <= io_in_2_bits_RD;
      else if (_GEN_34)
        queue_0_RD <= io_in_1_bits_RD;
      else if (_GEN_23)
        queue_0_RD <= io_in_0_bits_RD;
      if (_GEN_322) begin
        queue_0_RD_valid <= ~_GEN_323 & _GEN_196;
        queue_0_RS1_valid <= ~_GEN_323 & _GEN_197;
        queue_0_RS2_valid <= ~_GEN_323 & _GEN_198;
        queue_0_needs_ALU <= ~_GEN_323 & _GEN_199;
        queue_0_needs_branch_unit <= ~_GEN_323 & _GEN_200;
        queue_0_needs_CSRs <= ~_GEN_323 & _GEN_201;
        queue_0_SUBTRACT <= ~_GEN_323 & _GEN_202;
        queue_0_MULTIPLY <= ~_GEN_323 & _GEN_203;
        queue_0_IMMEDIATE <= ~_GEN_323 & _GEN_204;
        queue_0_IS_LOAD <= ~_GEN_323 & _GEN_205;
        queue_0_IS_STORE <= ~_GEN_323 & _GEN_206;
        queue_1_RD_valid <= ~_GEN_325 & _GEN_210;
        queue_1_RS1_valid <= ~_GEN_325 & _GEN_211;
        queue_1_RS2_valid <= ~_GEN_325 & _GEN_212;
        queue_1_needs_ALU <= ~_GEN_325 & _GEN_213;
        queue_1_needs_branch_unit <= ~_GEN_325 & _GEN_214;
        queue_1_needs_CSRs <= ~_GEN_325 & _GEN_215;
        queue_1_SUBTRACT <= ~_GEN_325 & _GEN_216;
        queue_1_MULTIPLY <= ~_GEN_325 & _GEN_217;
        queue_1_IMMEDIATE <= ~_GEN_325 & _GEN_218;
        queue_1_IS_LOAD <= ~_GEN_325 & _GEN_219;
        queue_1_IS_STORE <= ~_GEN_325 & _GEN_220;
        queue_2_RD_valid <= ~_GEN_326 & _GEN_224;
        queue_2_RS1_valid <= ~_GEN_326 & _GEN_225;
        queue_2_RS2_valid <= ~_GEN_326 & _GEN_226;
        queue_2_needs_ALU <= ~_GEN_326 & _GEN_227;
        queue_2_needs_branch_unit <= ~_GEN_326 & _GEN_228;
        queue_2_needs_CSRs <= ~_GEN_326 & _GEN_229;
        queue_2_SUBTRACT <= ~_GEN_326 & _GEN_230;
        queue_2_MULTIPLY <= ~_GEN_326 & _GEN_231;
        queue_2_IMMEDIATE <= ~_GEN_326 & _GEN_232;
        queue_2_IS_LOAD <= ~_GEN_326 & _GEN_233;
        queue_2_IS_STORE <= ~_GEN_326 & _GEN_234;
        queue_3_RD_valid <= ~_GEN_327 & _GEN_238;
        queue_3_RS1_valid <= ~_GEN_327 & _GEN_239;
        queue_3_RS2_valid <= ~_GEN_327 & _GEN_240;
        queue_3_needs_ALU <= ~_GEN_327 & _GEN_241;
        queue_3_needs_branch_unit <= ~_GEN_327 & _GEN_242;
        queue_3_needs_CSRs <= ~_GEN_327 & _GEN_243;
        queue_3_SUBTRACT <= ~_GEN_327 & _GEN_244;
        queue_3_MULTIPLY <= ~_GEN_327 & _GEN_245;
        queue_3_IMMEDIATE <= ~_GEN_327 & _GEN_246;
        queue_3_IS_LOAD <= ~_GEN_327 & _GEN_247;
        queue_3_IS_STORE <= ~_GEN_327 & _GEN_248;
        queue_4_RD_valid <= ~_GEN_328 & _GEN_252;
        queue_4_RS1_valid <= ~_GEN_328 & _GEN_253;
        queue_4_RS2_valid <= ~_GEN_328 & _GEN_254;
        queue_4_needs_ALU <= ~_GEN_328 & _GEN_255;
        queue_4_needs_branch_unit <= ~_GEN_328 & _GEN_256;
        queue_4_needs_CSRs <= ~_GEN_328 & _GEN_257;
        queue_4_SUBTRACT <= ~_GEN_328 & _GEN_258;
        queue_4_MULTIPLY <= ~_GEN_328 & _GEN_259;
        queue_4_IMMEDIATE <= ~_GEN_328 & _GEN_260;
        queue_4_IS_LOAD <= ~_GEN_328 & _GEN_261;
        queue_4_IS_STORE <= ~_GEN_328 & _GEN_262;
        queue_5_RD_valid <= ~_GEN_329 & _GEN_266;
        queue_5_RS1_valid <= ~_GEN_329 & _GEN_267;
        queue_5_RS2_valid <= ~_GEN_329 & _GEN_268;
        queue_5_needs_ALU <= ~_GEN_329 & _GEN_269;
        queue_5_needs_branch_unit <= ~_GEN_329 & _GEN_270;
        queue_5_needs_CSRs <= ~_GEN_329 & _GEN_271;
        queue_5_SUBTRACT <= ~_GEN_329 & _GEN_272;
        queue_5_MULTIPLY <= ~_GEN_329 & _GEN_273;
        queue_5_IMMEDIATE <= ~_GEN_329 & _GEN_274;
        queue_5_IS_LOAD <= ~_GEN_329 & _GEN_275;
        queue_5_IS_STORE <= ~_GEN_329 & _GEN_276;
        queue_6_RD_valid <= ~_GEN_330 & _GEN_280;
        queue_6_RS1_valid <= ~_GEN_330 & _GEN_281;
        queue_6_RS2_valid <= ~_GEN_330 & _GEN_282;
        queue_6_needs_ALU <= ~_GEN_330 & _GEN_283;
        queue_6_needs_branch_unit <= ~_GEN_330 & _GEN_284;
        queue_6_needs_CSRs <= ~_GEN_330 & _GEN_285;
        queue_6_SUBTRACT <= ~_GEN_330 & _GEN_286;
        queue_6_MULTIPLY <= ~_GEN_330 & _GEN_287;
        queue_6_IMMEDIATE <= ~_GEN_330 & _GEN_288;
        queue_6_IS_LOAD <= ~_GEN_330 & _GEN_289;
        queue_6_IS_STORE <= ~_GEN_330 & _GEN_290;
        queue_7_RD_valid <= ~_GEN_331 & _GEN_293;
        queue_7_RS1_valid <= ~_GEN_331 & _GEN_294;
        queue_7_RS2_valid <= ~_GEN_331 & _GEN_295;
        queue_7_needs_ALU <= ~_GEN_331 & _GEN_296;
        queue_7_needs_branch_unit <= ~_GEN_331 & _GEN_297;
        queue_7_needs_CSRs <= ~_GEN_331 & _GEN_298;
        queue_7_SUBTRACT <= ~_GEN_331 & _GEN_299;
        queue_7_MULTIPLY <= ~_GEN_331 & _GEN_300;
        queue_7_IMMEDIATE <= ~_GEN_331 & _GEN_301;
        queue_7_IS_LOAD <= ~_GEN_331 & _GEN_302;
        queue_7_IS_STORE <= ~_GEN_331 & _GEN_303;
        valid_0 <= ~_GEN_323 & _GEN_304;
        valid_1 <= ~_GEN_325 & _GEN_305;
        valid_2 <= ~_GEN_326 & _GEN_306;
        valid_3 <= ~_GEN_327 & _GEN_307;
        valid_4 <= ~_GEN_328 & _GEN_308;
        valid_5 <= ~_GEN_329 & _GEN_309;
        valid_6 <= ~_GEN_330 & _GEN_310;
        valid_7 <= ~_GEN_331 & _GEN_311;
        front_pointer <= front_pointer + 4'h1;
      end
      else begin
        queue_0_RD_valid <= ~_GEN_314 & _GEN_196;
        queue_0_RS1_valid <= ~_GEN_314 & _GEN_197;
        queue_0_RS2_valid <= ~_GEN_314 & _GEN_198;
        queue_0_needs_ALU <= ~_GEN_314 & _GEN_199;
        queue_0_needs_branch_unit <= ~_GEN_314 & _GEN_200;
        queue_0_needs_CSRs <= ~_GEN_314 & _GEN_201;
        queue_0_SUBTRACT <= ~_GEN_314 & _GEN_202;
        queue_0_MULTIPLY <= ~_GEN_314 & _GEN_203;
        queue_0_IMMEDIATE <= ~_GEN_314 & _GEN_204;
        queue_0_IS_LOAD <= ~_GEN_314 & _GEN_205;
        queue_0_IS_STORE <= ~_GEN_314 & _GEN_206;
        queue_1_RD_valid <= ~_GEN_315 & _GEN_210;
        queue_1_RS1_valid <= ~_GEN_315 & _GEN_211;
        queue_1_RS2_valid <= ~_GEN_315 & _GEN_212;
        queue_1_needs_ALU <= ~_GEN_315 & _GEN_213;
        queue_1_needs_branch_unit <= ~_GEN_315 & _GEN_214;
        queue_1_needs_CSRs <= ~_GEN_315 & _GEN_215;
        queue_1_SUBTRACT <= ~_GEN_315 & _GEN_216;
        queue_1_MULTIPLY <= ~_GEN_315 & _GEN_217;
        queue_1_IMMEDIATE <= ~_GEN_315 & _GEN_218;
        queue_1_IS_LOAD <= ~_GEN_315 & _GEN_219;
        queue_1_IS_STORE <= ~_GEN_315 & _GEN_220;
        queue_2_RD_valid <= ~_GEN_316 & _GEN_224;
        queue_2_RS1_valid <= ~_GEN_316 & _GEN_225;
        queue_2_RS2_valid <= ~_GEN_316 & _GEN_226;
        queue_2_needs_ALU <= ~_GEN_316 & _GEN_227;
        queue_2_needs_branch_unit <= ~_GEN_316 & _GEN_228;
        queue_2_needs_CSRs <= ~_GEN_316 & _GEN_229;
        queue_2_SUBTRACT <= ~_GEN_316 & _GEN_230;
        queue_2_MULTIPLY <= ~_GEN_316 & _GEN_231;
        queue_2_IMMEDIATE <= ~_GEN_316 & _GEN_232;
        queue_2_IS_LOAD <= ~_GEN_316 & _GEN_233;
        queue_2_IS_STORE <= ~_GEN_316 & _GEN_234;
        queue_3_RD_valid <= ~_GEN_317 & _GEN_238;
        queue_3_RS1_valid <= ~_GEN_317 & _GEN_239;
        queue_3_RS2_valid <= ~_GEN_317 & _GEN_240;
        queue_3_needs_ALU <= ~_GEN_317 & _GEN_241;
        queue_3_needs_branch_unit <= ~_GEN_317 & _GEN_242;
        queue_3_needs_CSRs <= ~_GEN_317 & _GEN_243;
        queue_3_SUBTRACT <= ~_GEN_317 & _GEN_244;
        queue_3_MULTIPLY <= ~_GEN_317 & _GEN_245;
        queue_3_IMMEDIATE <= ~_GEN_317 & _GEN_246;
        queue_3_IS_LOAD <= ~_GEN_317 & _GEN_247;
        queue_3_IS_STORE <= ~_GEN_317 & _GEN_248;
        queue_4_RD_valid <= ~_GEN_318 & _GEN_252;
        queue_4_RS1_valid <= ~_GEN_318 & _GEN_253;
        queue_4_RS2_valid <= ~_GEN_318 & _GEN_254;
        queue_4_needs_ALU <= ~_GEN_318 & _GEN_255;
        queue_4_needs_branch_unit <= ~_GEN_318 & _GEN_256;
        queue_4_needs_CSRs <= ~_GEN_318 & _GEN_257;
        queue_4_SUBTRACT <= ~_GEN_318 & _GEN_258;
        queue_4_MULTIPLY <= ~_GEN_318 & _GEN_259;
        queue_4_IMMEDIATE <= ~_GEN_318 & _GEN_260;
        queue_4_IS_LOAD <= ~_GEN_318 & _GEN_261;
        queue_4_IS_STORE <= ~_GEN_318 & _GEN_262;
        queue_5_RD_valid <= ~_GEN_319 & _GEN_266;
        queue_5_RS1_valid <= ~_GEN_319 & _GEN_267;
        queue_5_RS2_valid <= ~_GEN_319 & _GEN_268;
        queue_5_needs_ALU <= ~_GEN_319 & _GEN_269;
        queue_5_needs_branch_unit <= ~_GEN_319 & _GEN_270;
        queue_5_needs_CSRs <= ~_GEN_319 & _GEN_271;
        queue_5_SUBTRACT <= ~_GEN_319 & _GEN_272;
        queue_5_MULTIPLY <= ~_GEN_319 & _GEN_273;
        queue_5_IMMEDIATE <= ~_GEN_319 & _GEN_274;
        queue_5_IS_LOAD <= ~_GEN_319 & _GEN_275;
        queue_5_IS_STORE <= ~_GEN_319 & _GEN_276;
        queue_6_RD_valid <= ~_GEN_320 & _GEN_280;
        queue_6_RS1_valid <= ~_GEN_320 & _GEN_281;
        queue_6_RS2_valid <= ~_GEN_320 & _GEN_282;
        queue_6_needs_ALU <= ~_GEN_320 & _GEN_283;
        queue_6_needs_branch_unit <= ~_GEN_320 & _GEN_284;
        queue_6_needs_CSRs <= ~_GEN_320 & _GEN_285;
        queue_6_SUBTRACT <= ~_GEN_320 & _GEN_286;
        queue_6_MULTIPLY <= ~_GEN_320 & _GEN_287;
        queue_6_IMMEDIATE <= ~_GEN_320 & _GEN_288;
        queue_6_IS_LOAD <= ~_GEN_320 & _GEN_289;
        queue_6_IS_STORE <= ~_GEN_320 & _GEN_290;
        queue_7_RD_valid <= ~_GEN_321 & _GEN_293;
        queue_7_RS1_valid <= ~_GEN_321 & _GEN_294;
        queue_7_RS2_valid <= ~_GEN_321 & _GEN_295;
        queue_7_needs_ALU <= ~_GEN_321 & _GEN_296;
        queue_7_needs_branch_unit <= ~_GEN_321 & _GEN_297;
        queue_7_needs_CSRs <= ~_GEN_321 & _GEN_298;
        queue_7_SUBTRACT <= ~_GEN_321 & _GEN_299;
        queue_7_MULTIPLY <= ~_GEN_321 & _GEN_300;
        queue_7_IMMEDIATE <= ~_GEN_321 & _GEN_301;
        queue_7_IS_LOAD <= ~_GEN_321 & _GEN_302;
        queue_7_IS_STORE <= ~_GEN_321 & _GEN_303;
        valid_0 <= ~_GEN_314 & _GEN_304;
        valid_1 <= ~_GEN_315 & _GEN_305;
        valid_2 <= ~_GEN_316 & _GEN_306;
        valid_3 <= ~_GEN_317 & _GEN_307;
        valid_4 <= ~_GEN_318 & _GEN_308;
        valid_5 <= ~_GEN_319 & _GEN_309;
        valid_6 <= ~_GEN_320 & _GEN_310;
        valid_7 <= ~_GEN_321 & _GEN_311;
        if (_GEN_313)
          front_pointer <= front_pointer + 4'h1;
        else if (_GEN_192)
          front_pointer <= front_pointer + 4'h1;
        else if (_GEN_182)
          front_pointer <= front_pointer + 4'h1;
      end
      if (_GEN_324) begin
        queue_0_RS1 <= 6'h0;
        queue_0_RS2 <= 6'h0;
        queue_0_IMM <= 32'h0;
        queue_0_FUNCT3 <= 3'h0;
        queue_0_packet_index <= 4'h0;
        queue_0_ROB_index <= 6'h0;
        queue_0_instructionType <= 5'h0;
        queue_0_portID <= 2'h0;
        queue_0_RS_type <= 2'h0;
      end
      else if (_GEN_72) begin
        queue_0_RS1 <= io_in_3_bits_RS1;
        queue_0_RS2 <= io_in_3_bits_RS2;
        queue_0_IMM <= io_in_3_bits_IMM;
        queue_0_FUNCT3 <= io_in_3_bits_FUNCT3;
        queue_0_packet_index <= io_in_3_bits_packet_index;
        queue_0_ROB_index <= io_in_3_bits_ROB_index;
        queue_0_instructionType <= io_in_3_bits_instructionType;
        queue_0_portID <= io_in_3_bits_portID;
        queue_0_RS_type <= io_in_3_bits_RS_type;
      end
      else if (_GEN_60) begin
        queue_0_RS1 <= io_in_2_bits_RS1;
        queue_0_RS2 <= io_in_2_bits_RS2;
        queue_0_IMM <= io_in_2_bits_IMM;
        queue_0_FUNCT3 <= io_in_2_bits_FUNCT3;
        queue_0_packet_index <= io_in_2_bits_packet_index;
        queue_0_ROB_index <= io_in_2_bits_ROB_index;
        queue_0_instructionType <= io_in_2_bits_instructionType;
        queue_0_portID <= io_in_2_bits_portID;
        queue_0_RS_type <= io_in_2_bits_RS_type;
      end
      else if (_GEN_34) begin
        queue_0_RS1 <= io_in_1_bits_RS1;
        queue_0_RS2 <= io_in_1_bits_RS2;
        queue_0_IMM <= io_in_1_bits_IMM;
        queue_0_FUNCT3 <= io_in_1_bits_FUNCT3;
        queue_0_packet_index <= io_in_1_bits_packet_index;
        queue_0_ROB_index <= io_in_1_bits_ROB_index;
        queue_0_instructionType <= io_in_1_bits_instructionType;
        queue_0_portID <= io_in_1_bits_portID;
        queue_0_RS_type <= io_in_1_bits_RS_type;
      end
      else if (_GEN_23) begin
        queue_0_RS1 <= io_in_0_bits_RS1;
        queue_0_RS2 <= io_in_0_bits_RS2;
        queue_0_IMM <= io_in_0_bits_IMM;
        queue_0_FUNCT3 <= io_in_0_bits_FUNCT3;
        queue_0_packet_index <= io_in_0_bits_packet_index;
        queue_0_ROB_index <= io_in_0_bits_ROB_index;
        queue_0_instructionType <= io_in_0_bits_instructionType;
        queue_0_portID <= io_in_0_bits_portID;
        queue_0_RS_type <= io_in_0_bits_RS_type;
      end
      if (_GEN_322 ? _GEN_325 | _GEN_209 : _GEN_315 | _GEN_209) begin
        queue_1_RD <= 6'h0;
        queue_1_RS1 <= 6'h0;
        queue_1_RS2 <= 6'h0;
        queue_1_IMM <= 32'h0;
        queue_1_FUNCT3 <= 3'h0;
        queue_1_packet_index <= 4'h0;
        queue_1_ROB_index <= 6'h0;
        queue_1_instructionType <= 5'h0;
        queue_1_portID <= 2'h0;
        queue_1_RS_type <= 2'h0;
      end
      else if (_GEN_85) begin
        queue_1_RD <= io_in_3_bits_RD;
        queue_1_RS1 <= io_in_3_bits_RS1;
        queue_1_RS2 <= io_in_3_bits_RS2;
        queue_1_IMM <= io_in_3_bits_IMM;
        queue_1_FUNCT3 <= io_in_3_bits_FUNCT3;
        queue_1_packet_index <= io_in_3_bits_packet_index;
        queue_1_ROB_index <= io_in_3_bits_ROB_index;
        queue_1_instructionType <= io_in_3_bits_instructionType;
        queue_1_portID <= io_in_3_bits_portID;
        queue_1_RS_type <= io_in_3_bits_RS_type;
      end
      else if (_GEN_61) begin
        queue_1_RD <= io_in_2_bits_RD;
        queue_1_RS1 <= io_in_2_bits_RS1;
        queue_1_RS2 <= io_in_2_bits_RS2;
        queue_1_IMM <= io_in_2_bits_IMM;
        queue_1_FUNCT3 <= io_in_2_bits_FUNCT3;
        queue_1_packet_index <= io_in_2_bits_packet_index;
        queue_1_ROB_index <= io_in_2_bits_ROB_index;
        queue_1_instructionType <= io_in_2_bits_instructionType;
        queue_1_portID <= io_in_2_bits_portID;
        queue_1_RS_type <= io_in_2_bits_RS_type;
      end
      else if (_GEN_36) begin
        queue_1_RD <= io_in_1_bits_RD;
        queue_1_RS1 <= io_in_1_bits_RS1;
        queue_1_RS2 <= io_in_1_bits_RS2;
        queue_1_IMM <= io_in_1_bits_IMM;
        queue_1_FUNCT3 <= io_in_1_bits_FUNCT3;
        queue_1_packet_index <= io_in_1_bits_packet_index;
        queue_1_ROB_index <= io_in_1_bits_ROB_index;
        queue_1_instructionType <= io_in_1_bits_instructionType;
        queue_1_portID <= io_in_1_bits_portID;
        queue_1_RS_type <= io_in_1_bits_RS_type;
      end
      else if (_GEN_24) begin
        queue_1_RD <= io_in_0_bits_RD;
        queue_1_RS1 <= io_in_0_bits_RS1;
        queue_1_RS2 <= io_in_0_bits_RS2;
        queue_1_IMM <= io_in_0_bits_IMM;
        queue_1_FUNCT3 <= io_in_0_bits_FUNCT3;
        queue_1_packet_index <= io_in_0_bits_packet_index;
        queue_1_ROB_index <= io_in_0_bits_ROB_index;
        queue_1_instructionType <= io_in_0_bits_instructionType;
        queue_1_portID <= io_in_0_bits_portID;
        queue_1_RS_type <= io_in_0_bits_RS_type;
      end
      if (_GEN_322 ? _GEN_326 | _GEN_223 : _GEN_316 | _GEN_223) begin
        queue_2_RD <= 6'h0;
        queue_2_RS1 <= 6'h0;
        queue_2_RS2 <= 6'h0;
        queue_2_IMM <= 32'h0;
        queue_2_FUNCT3 <= 3'h0;
        queue_2_packet_index <= 4'h0;
        queue_2_ROB_index <= 6'h0;
        queue_2_instructionType <= 5'h0;
        queue_2_portID <= 2'h0;
        queue_2_RS_type <= 2'h0;
      end
      else if (_GEN_98) begin
        queue_2_RD <= io_in_3_bits_RD;
        queue_2_RS1 <= io_in_3_bits_RS1;
        queue_2_RS2 <= io_in_3_bits_RS2;
        queue_2_IMM <= io_in_3_bits_IMM;
        queue_2_FUNCT3 <= io_in_3_bits_FUNCT3;
        queue_2_packet_index <= io_in_3_bits_packet_index;
        queue_2_ROB_index <= io_in_3_bits_ROB_index;
        queue_2_instructionType <= io_in_3_bits_instructionType;
        queue_2_portID <= io_in_3_bits_portID;
        queue_2_RS_type <= io_in_3_bits_RS_type;
      end
      else if (_GEN_62) begin
        queue_2_RD <= io_in_2_bits_RD;
        queue_2_RS1 <= io_in_2_bits_RS1;
        queue_2_RS2 <= io_in_2_bits_RS2;
        queue_2_IMM <= io_in_2_bits_IMM;
        queue_2_FUNCT3 <= io_in_2_bits_FUNCT3;
        queue_2_packet_index <= io_in_2_bits_packet_index;
        queue_2_ROB_index <= io_in_2_bits_ROB_index;
        queue_2_instructionType <= io_in_2_bits_instructionType;
        queue_2_portID <= io_in_2_bits_portID;
        queue_2_RS_type <= io_in_2_bits_RS_type;
      end
      else if (_GEN_38) begin
        queue_2_RD <= io_in_1_bits_RD;
        queue_2_RS1 <= io_in_1_bits_RS1;
        queue_2_RS2 <= io_in_1_bits_RS2;
        queue_2_IMM <= io_in_1_bits_IMM;
        queue_2_FUNCT3 <= io_in_1_bits_FUNCT3;
        queue_2_packet_index <= io_in_1_bits_packet_index;
        queue_2_ROB_index <= io_in_1_bits_ROB_index;
        queue_2_instructionType <= io_in_1_bits_instructionType;
        queue_2_portID <= io_in_1_bits_portID;
        queue_2_RS_type <= io_in_1_bits_RS_type;
      end
      else if (_GEN_25) begin
        queue_2_RD <= io_in_0_bits_RD;
        queue_2_RS1 <= io_in_0_bits_RS1;
        queue_2_RS2 <= io_in_0_bits_RS2;
        queue_2_IMM <= io_in_0_bits_IMM;
        queue_2_FUNCT3 <= io_in_0_bits_FUNCT3;
        queue_2_packet_index <= io_in_0_bits_packet_index;
        queue_2_ROB_index <= io_in_0_bits_ROB_index;
        queue_2_instructionType <= io_in_0_bits_instructionType;
        queue_2_portID <= io_in_0_bits_portID;
        queue_2_RS_type <= io_in_0_bits_RS_type;
      end
      if (_GEN_322 ? _GEN_327 | _GEN_237 : _GEN_317 | _GEN_237) begin
        queue_3_RD <= 6'h0;
        queue_3_RS1 <= 6'h0;
        queue_3_RS2 <= 6'h0;
        queue_3_IMM <= 32'h0;
        queue_3_FUNCT3 <= 3'h0;
        queue_3_packet_index <= 4'h0;
        queue_3_ROB_index <= 6'h0;
        queue_3_instructionType <= 5'h0;
        queue_3_portID <= 2'h0;
        queue_3_RS_type <= 2'h0;
      end
      else if (_GEN_111) begin
        queue_3_RD <= io_in_3_bits_RD;
        queue_3_RS1 <= io_in_3_bits_RS1;
        queue_3_RS2 <= io_in_3_bits_RS2;
        queue_3_IMM <= io_in_3_bits_IMM;
        queue_3_FUNCT3 <= io_in_3_bits_FUNCT3;
        queue_3_packet_index <= io_in_3_bits_packet_index;
        queue_3_ROB_index <= io_in_3_bits_ROB_index;
        queue_3_instructionType <= io_in_3_bits_instructionType;
        queue_3_portID <= io_in_3_bits_portID;
        queue_3_RS_type <= io_in_3_bits_RS_type;
      end
      else if (_GEN_63) begin
        queue_3_RD <= io_in_2_bits_RD;
        queue_3_RS1 <= io_in_2_bits_RS1;
        queue_3_RS2 <= io_in_2_bits_RS2;
        queue_3_IMM <= io_in_2_bits_IMM;
        queue_3_FUNCT3 <= io_in_2_bits_FUNCT3;
        queue_3_packet_index <= io_in_2_bits_packet_index;
        queue_3_ROB_index <= io_in_2_bits_ROB_index;
        queue_3_instructionType <= io_in_2_bits_instructionType;
        queue_3_portID <= io_in_2_bits_portID;
        queue_3_RS_type <= io_in_2_bits_RS_type;
      end
      else if (_GEN_40) begin
        queue_3_RD <= io_in_1_bits_RD;
        queue_3_RS1 <= io_in_1_bits_RS1;
        queue_3_RS2 <= io_in_1_bits_RS2;
        queue_3_IMM <= io_in_1_bits_IMM;
        queue_3_FUNCT3 <= io_in_1_bits_FUNCT3;
        queue_3_packet_index <= io_in_1_bits_packet_index;
        queue_3_ROB_index <= io_in_1_bits_ROB_index;
        queue_3_instructionType <= io_in_1_bits_instructionType;
        queue_3_portID <= io_in_1_bits_portID;
        queue_3_RS_type <= io_in_1_bits_RS_type;
      end
      else if (_GEN_26) begin
        queue_3_RD <= io_in_0_bits_RD;
        queue_3_RS1 <= io_in_0_bits_RS1;
        queue_3_RS2 <= io_in_0_bits_RS2;
        queue_3_IMM <= io_in_0_bits_IMM;
        queue_3_FUNCT3 <= io_in_0_bits_FUNCT3;
        queue_3_packet_index <= io_in_0_bits_packet_index;
        queue_3_ROB_index <= io_in_0_bits_ROB_index;
        queue_3_instructionType <= io_in_0_bits_instructionType;
        queue_3_portID <= io_in_0_bits_portID;
        queue_3_RS_type <= io_in_0_bits_RS_type;
      end
      if (_GEN_322 ? _GEN_328 | _GEN_251 : _GEN_318 | _GEN_251) begin
        queue_4_RD <= 6'h0;
        queue_4_RS1 <= 6'h0;
        queue_4_RS2 <= 6'h0;
        queue_4_IMM <= 32'h0;
        queue_4_FUNCT3 <= 3'h0;
        queue_4_packet_index <= 4'h0;
        queue_4_ROB_index <= 6'h0;
        queue_4_instructionType <= 5'h0;
        queue_4_portID <= 2'h0;
        queue_4_RS_type <= 2'h0;
      end
      else if (_GEN_124) begin
        queue_4_RD <= io_in_3_bits_RD;
        queue_4_RS1 <= io_in_3_bits_RS1;
        queue_4_RS2 <= io_in_3_bits_RS2;
        queue_4_IMM <= io_in_3_bits_IMM;
        queue_4_FUNCT3 <= io_in_3_bits_FUNCT3;
        queue_4_packet_index <= io_in_3_bits_packet_index;
        queue_4_ROB_index <= io_in_3_bits_ROB_index;
        queue_4_instructionType <= io_in_3_bits_instructionType;
        queue_4_portID <= io_in_3_bits_portID;
        queue_4_RS_type <= io_in_3_bits_RS_type;
      end
      else if (_GEN_64) begin
        queue_4_RD <= io_in_2_bits_RD;
        queue_4_RS1 <= io_in_2_bits_RS1;
        queue_4_RS2 <= io_in_2_bits_RS2;
        queue_4_IMM <= io_in_2_bits_IMM;
        queue_4_FUNCT3 <= io_in_2_bits_FUNCT3;
        queue_4_packet_index <= io_in_2_bits_packet_index;
        queue_4_ROB_index <= io_in_2_bits_ROB_index;
        queue_4_instructionType <= io_in_2_bits_instructionType;
        queue_4_portID <= io_in_2_bits_portID;
        queue_4_RS_type <= io_in_2_bits_RS_type;
      end
      else if (_GEN_42) begin
        queue_4_RD <= io_in_1_bits_RD;
        queue_4_RS1 <= io_in_1_bits_RS1;
        queue_4_RS2 <= io_in_1_bits_RS2;
        queue_4_IMM <= io_in_1_bits_IMM;
        queue_4_FUNCT3 <= io_in_1_bits_FUNCT3;
        queue_4_packet_index <= io_in_1_bits_packet_index;
        queue_4_ROB_index <= io_in_1_bits_ROB_index;
        queue_4_instructionType <= io_in_1_bits_instructionType;
        queue_4_portID <= io_in_1_bits_portID;
        queue_4_RS_type <= io_in_1_bits_RS_type;
      end
      else if (_GEN_27) begin
        queue_4_RD <= io_in_0_bits_RD;
        queue_4_RS1 <= io_in_0_bits_RS1;
        queue_4_RS2 <= io_in_0_bits_RS2;
        queue_4_IMM <= io_in_0_bits_IMM;
        queue_4_FUNCT3 <= io_in_0_bits_FUNCT3;
        queue_4_packet_index <= io_in_0_bits_packet_index;
        queue_4_ROB_index <= io_in_0_bits_ROB_index;
        queue_4_instructionType <= io_in_0_bits_instructionType;
        queue_4_portID <= io_in_0_bits_portID;
        queue_4_RS_type <= io_in_0_bits_RS_type;
      end
      if (_GEN_322 ? _GEN_329 | _GEN_265 : _GEN_319 | _GEN_265) begin
        queue_5_RD <= 6'h0;
        queue_5_RS1 <= 6'h0;
        queue_5_RS2 <= 6'h0;
        queue_5_IMM <= 32'h0;
        queue_5_FUNCT3 <= 3'h0;
        queue_5_packet_index <= 4'h0;
        queue_5_ROB_index <= 6'h0;
        queue_5_instructionType <= 5'h0;
        queue_5_portID <= 2'h0;
        queue_5_RS_type <= 2'h0;
      end
      else if (_GEN_137) begin
        queue_5_RD <= io_in_3_bits_RD;
        queue_5_RS1 <= io_in_3_bits_RS1;
        queue_5_RS2 <= io_in_3_bits_RS2;
        queue_5_IMM <= io_in_3_bits_IMM;
        queue_5_FUNCT3 <= io_in_3_bits_FUNCT3;
        queue_5_packet_index <= io_in_3_bits_packet_index;
        queue_5_ROB_index <= io_in_3_bits_ROB_index;
        queue_5_instructionType <= io_in_3_bits_instructionType;
        queue_5_portID <= io_in_3_bits_portID;
        queue_5_RS_type <= io_in_3_bits_RS_type;
      end
      else if (_GEN_65) begin
        queue_5_RD <= io_in_2_bits_RD;
        queue_5_RS1 <= io_in_2_bits_RS1;
        queue_5_RS2 <= io_in_2_bits_RS2;
        queue_5_IMM <= io_in_2_bits_IMM;
        queue_5_FUNCT3 <= io_in_2_bits_FUNCT3;
        queue_5_packet_index <= io_in_2_bits_packet_index;
        queue_5_ROB_index <= io_in_2_bits_ROB_index;
        queue_5_instructionType <= io_in_2_bits_instructionType;
        queue_5_portID <= io_in_2_bits_portID;
        queue_5_RS_type <= io_in_2_bits_RS_type;
      end
      else if (_GEN_44) begin
        queue_5_RD <= io_in_1_bits_RD;
        queue_5_RS1 <= io_in_1_bits_RS1;
        queue_5_RS2 <= io_in_1_bits_RS2;
        queue_5_IMM <= io_in_1_bits_IMM;
        queue_5_FUNCT3 <= io_in_1_bits_FUNCT3;
        queue_5_packet_index <= io_in_1_bits_packet_index;
        queue_5_ROB_index <= io_in_1_bits_ROB_index;
        queue_5_instructionType <= io_in_1_bits_instructionType;
        queue_5_portID <= io_in_1_bits_portID;
        queue_5_RS_type <= io_in_1_bits_RS_type;
      end
      else if (_GEN_28) begin
        queue_5_RD <= io_in_0_bits_RD;
        queue_5_RS1 <= io_in_0_bits_RS1;
        queue_5_RS2 <= io_in_0_bits_RS2;
        queue_5_IMM <= io_in_0_bits_IMM;
        queue_5_FUNCT3 <= io_in_0_bits_FUNCT3;
        queue_5_packet_index <= io_in_0_bits_packet_index;
        queue_5_ROB_index <= io_in_0_bits_ROB_index;
        queue_5_instructionType <= io_in_0_bits_instructionType;
        queue_5_portID <= io_in_0_bits_portID;
        queue_5_RS_type <= io_in_0_bits_RS_type;
      end
      if (_GEN_322 ? _GEN_330 | _GEN_279 : _GEN_320 | _GEN_279) begin
        queue_6_RD <= 6'h0;
        queue_6_RS1 <= 6'h0;
        queue_6_RS2 <= 6'h0;
        queue_6_IMM <= 32'h0;
        queue_6_FUNCT3 <= 3'h0;
        queue_6_packet_index <= 4'h0;
        queue_6_ROB_index <= 6'h0;
        queue_6_instructionType <= 5'h0;
        queue_6_portID <= 2'h0;
        queue_6_RS_type <= 2'h0;
      end
      else if (_GEN_150) begin
        queue_6_RD <= io_in_3_bits_RD;
        queue_6_RS1 <= io_in_3_bits_RS1;
        queue_6_RS2 <= io_in_3_bits_RS2;
        queue_6_IMM <= io_in_3_bits_IMM;
        queue_6_FUNCT3 <= io_in_3_bits_FUNCT3;
        queue_6_packet_index <= io_in_3_bits_packet_index;
        queue_6_ROB_index <= io_in_3_bits_ROB_index;
        queue_6_instructionType <= io_in_3_bits_instructionType;
        queue_6_portID <= io_in_3_bits_portID;
        queue_6_RS_type <= io_in_3_bits_RS_type;
      end
      else if (_GEN_66) begin
        queue_6_RD <= io_in_2_bits_RD;
        queue_6_RS1 <= io_in_2_bits_RS1;
        queue_6_RS2 <= io_in_2_bits_RS2;
        queue_6_IMM <= io_in_2_bits_IMM;
        queue_6_FUNCT3 <= io_in_2_bits_FUNCT3;
        queue_6_packet_index <= io_in_2_bits_packet_index;
        queue_6_ROB_index <= io_in_2_bits_ROB_index;
        queue_6_instructionType <= io_in_2_bits_instructionType;
        queue_6_portID <= io_in_2_bits_portID;
        queue_6_RS_type <= io_in_2_bits_RS_type;
      end
      else if (_GEN_46) begin
        queue_6_RD <= io_in_1_bits_RD;
        queue_6_RS1 <= io_in_1_bits_RS1;
        queue_6_RS2 <= io_in_1_bits_RS2;
        queue_6_IMM <= io_in_1_bits_IMM;
        queue_6_FUNCT3 <= io_in_1_bits_FUNCT3;
        queue_6_packet_index <= io_in_1_bits_packet_index;
        queue_6_ROB_index <= io_in_1_bits_ROB_index;
        queue_6_instructionType <= io_in_1_bits_instructionType;
        queue_6_portID <= io_in_1_bits_portID;
        queue_6_RS_type <= io_in_1_bits_RS_type;
      end
      else if (_GEN_29) begin
        queue_6_RD <= io_in_0_bits_RD;
        queue_6_RS1 <= io_in_0_bits_RS1;
        queue_6_RS2 <= io_in_0_bits_RS2;
        queue_6_IMM <= io_in_0_bits_IMM;
        queue_6_FUNCT3 <= io_in_0_bits_FUNCT3;
        queue_6_packet_index <= io_in_0_bits_packet_index;
        queue_6_ROB_index <= io_in_0_bits_ROB_index;
        queue_6_instructionType <= io_in_0_bits_instructionType;
        queue_6_portID <= io_in_0_bits_portID;
        queue_6_RS_type <= io_in_0_bits_RS_type;
      end
      if (_GEN_322 ? _GEN_331 | _GEN_292 : _GEN_321 | _GEN_292) begin
        queue_7_RD <= 6'h0;
        queue_7_RS1 <= 6'h0;
        queue_7_RS2 <= 6'h0;
        queue_7_IMM <= 32'h0;
        queue_7_FUNCT3 <= 3'h0;
        queue_7_packet_index <= 4'h0;
        queue_7_ROB_index <= 6'h0;
        queue_7_instructionType <= 5'h0;
        queue_7_portID <= 2'h0;
        queue_7_RS_type <= 2'h0;
      end
      else if (_GEN_162) begin
        queue_7_RD <= io_in_3_bits_RD;
        queue_7_RS1 <= io_in_3_bits_RS1;
        queue_7_RS2 <= io_in_3_bits_RS2;
        queue_7_IMM <= io_in_3_bits_IMM;
        queue_7_FUNCT3 <= io_in_3_bits_FUNCT3;
        queue_7_packet_index <= io_in_3_bits_packet_index;
        queue_7_ROB_index <= io_in_3_bits_ROB_index;
        queue_7_instructionType <= io_in_3_bits_instructionType;
        queue_7_portID <= io_in_3_bits_portID;
        queue_7_RS_type <= io_in_3_bits_RS_type;
      end
      else if (_GEN_67) begin
        queue_7_RD <= io_in_2_bits_RD;
        queue_7_RS1 <= io_in_2_bits_RS1;
        queue_7_RS2 <= io_in_2_bits_RS2;
        queue_7_IMM <= io_in_2_bits_IMM;
        queue_7_FUNCT3 <= io_in_2_bits_FUNCT3;
        queue_7_packet_index <= io_in_2_bits_packet_index;
        queue_7_ROB_index <= io_in_2_bits_ROB_index;
        queue_7_instructionType <= io_in_2_bits_instructionType;
        queue_7_portID <= io_in_2_bits_portID;
        queue_7_RS_type <= io_in_2_bits_RS_type;
      end
      else if (_GEN_47) begin
        queue_7_RD <= io_in_1_bits_RD;
        queue_7_RS1 <= io_in_1_bits_RS1;
        queue_7_RS2 <= io_in_1_bits_RS2;
        queue_7_IMM <= io_in_1_bits_IMM;
        queue_7_FUNCT3 <= io_in_1_bits_FUNCT3;
        queue_7_packet_index <= io_in_1_bits_packet_index;
        queue_7_ROB_index <= io_in_1_bits_ROB_index;
        queue_7_instructionType <= io_in_1_bits_instructionType;
        queue_7_portID <= io_in_1_bits_portID;
        queue_7_RS_type <= io_in_1_bits_RS_type;
      end
      else if (_GEN_30) begin
        queue_7_RD <= io_in_0_bits_RD;
        queue_7_RS1 <= io_in_0_bits_RS1;
        queue_7_RS2 <= io_in_0_bits_RS2;
        queue_7_IMM <= io_in_0_bits_IMM;
        queue_7_FUNCT3 <= io_in_0_bits_FUNCT3;
        queue_7_packet_index <= io_in_0_bits_packet_index;
        queue_7_ROB_index <= io_in_0_bits_ROB_index;
        queue_7_instructionType <= io_in_0_bits_instructionType;
        queue_7_portID <= io_in_0_bits_portID;
        queue_7_RS_type <= io_in_0_bits_RS_type;
      end
      back_pointer <=
        back_pointer
        + {1'h0, {1'h0, _GEN_57 + _GEN_58} + {1'h0, _GEN_69 + {1'h0, io_in_3_valid}}};
    end
  end // always @(posedge)
  assign io_in_3_ready = ~_GEN_21;
  assign io_out_0_valid = io_out_0_valid_0;
  assign io_out_0_bits_RD = _GEN[front_pointer[2:0]];
  assign io_out_0_bits_RD_valid = _GEN_0[front_pointer[2:0]];
  assign io_out_0_bits_RS1 = _GEN_1[front_pointer[2:0]];
  assign io_out_0_bits_RS1_valid = _GEN_2[front_pointer[2:0]];
  assign io_out_0_bits_RS2 = _GEN_3[front_pointer[2:0]];
  assign io_out_0_bits_RS2_valid = _GEN_4[front_pointer[2:0]];
  assign io_out_0_bits_IMM = _GEN_5[front_pointer[2:0]];
  assign io_out_0_bits_FUNCT3 = _GEN_6[front_pointer[2:0]];
  assign io_out_0_bits_packet_index = _GEN_7[front_pointer[2:0]];
  assign io_out_0_bits_ROB_index = _GEN_8[front_pointer[2:0]];
  assign io_out_0_bits_instructionType = _GEN_9[front_pointer[2:0]];
  assign io_out_0_bits_portID = _GEN_10[front_pointer[2:0]];
  assign io_out_0_bits_RS_type = _GEN_11[front_pointer[2:0]];
  assign io_out_0_bits_needs_ALU = _GEN_12[front_pointer[2:0]];
  assign io_out_0_bits_needs_branch_unit = _GEN_13[front_pointer[2:0]];
  assign io_out_0_bits_needs_CSRs = _GEN_14[front_pointer[2:0]];
  assign io_out_0_bits_SUBTRACT = _GEN_15[front_pointer[2:0]];
  assign io_out_0_bits_MULTIPLY = _GEN_16[front_pointer[2:0]];
  assign io_out_0_bits_IMMEDIATE = _GEN_17[front_pointer[2:0]];
  assign io_out_0_bits_IS_LOAD = _GEN_18[front_pointer[2:0]];
  assign io_out_0_bits_IS_STORE = _GEN_19[front_pointer[2:0]];
  assign io_out_1_valid = _GEN_20[_io_out_1_valid_T];
  assign io_out_1_bits_RD = _GEN[_io_out_1_valid_T];
  assign io_out_1_bits_RD_valid = _GEN_0[_io_out_1_valid_T];
  assign io_out_1_bits_RS1 = _GEN_1[_io_out_1_valid_T];
  assign io_out_1_bits_RS1_valid = _GEN_2[_io_out_1_valid_T];
  assign io_out_1_bits_RS2 = _GEN_3[_io_out_1_valid_T];
  assign io_out_1_bits_RS2_valid = _GEN_4[_io_out_1_valid_T];
  assign io_out_1_bits_IMM = _GEN_5[_io_out_1_valid_T];
  assign io_out_1_bits_FUNCT3 = _GEN_6[_io_out_1_valid_T];
  assign io_out_1_bits_packet_index = _GEN_7[_io_out_1_valid_T];
  assign io_out_1_bits_ROB_index = _GEN_8[_io_out_1_valid_T];
  assign io_out_1_bits_instructionType = _GEN_9[_io_out_1_valid_T];
  assign io_out_1_bits_portID = _GEN_10[_io_out_1_valid_T];
  assign io_out_1_bits_RS_type = _GEN_11[_io_out_1_valid_T];
  assign io_out_1_bits_needs_ALU = _GEN_12[_io_out_1_valid_T];
  assign io_out_1_bits_needs_branch_unit = _GEN_13[_io_out_1_valid_T];
  assign io_out_1_bits_needs_CSRs = _GEN_14[_io_out_1_valid_T];
  assign io_out_1_bits_SUBTRACT = _GEN_15[_io_out_1_valid_T];
  assign io_out_1_bits_MULTIPLY = _GEN_16[_io_out_1_valid_T];
  assign io_out_1_bits_IMMEDIATE = _GEN_17[_io_out_1_valid_T];
  assign io_out_1_bits_IS_LOAD = _GEN_18[_io_out_1_valid_T];
  assign io_out_1_bits_IS_STORE = _GEN_19[_io_out_1_valid_T];
  assign io_out_2_valid = _GEN_20[_io_out_2_valid_T];
  assign io_out_2_bits_RD = _GEN[_io_out_2_valid_T];
  assign io_out_2_bits_RD_valid = _GEN_0[_io_out_2_valid_T];
  assign io_out_2_bits_RS1 = _GEN_1[_io_out_2_valid_T];
  assign io_out_2_bits_RS1_valid = _GEN_2[_io_out_2_valid_T];
  assign io_out_2_bits_RS2 = _GEN_3[_io_out_2_valid_T];
  assign io_out_2_bits_RS2_valid = _GEN_4[_io_out_2_valid_T];
  assign io_out_2_bits_IMM = _GEN_5[_io_out_2_valid_T];
  assign io_out_2_bits_FUNCT3 = _GEN_6[_io_out_2_valid_T];
  assign io_out_2_bits_packet_index = _GEN_7[_io_out_2_valid_T];
  assign io_out_2_bits_ROB_index = _GEN_8[_io_out_2_valid_T];
  assign io_out_2_bits_instructionType = _GEN_9[_io_out_2_valid_T];
  assign io_out_2_bits_portID = _GEN_10[_io_out_2_valid_T];
  assign io_out_2_bits_RS_type = _GEN_11[_io_out_2_valid_T];
  assign io_out_2_bits_needs_ALU = _GEN_12[_io_out_2_valid_T];
  assign io_out_2_bits_needs_branch_unit = _GEN_13[_io_out_2_valid_T];
  assign io_out_2_bits_needs_CSRs = _GEN_14[_io_out_2_valid_T];
  assign io_out_2_bits_SUBTRACT = _GEN_15[_io_out_2_valid_T];
  assign io_out_2_bits_MULTIPLY = _GEN_16[_io_out_2_valid_T];
  assign io_out_2_bits_IMMEDIATE = _GEN_17[_io_out_2_valid_T];
  assign io_out_2_bits_IS_LOAD = _GEN_18[_io_out_2_valid_T];
  assign io_out_2_bits_IS_STORE = _GEN_19[_io_out_2_valid_T];
  assign io_out_3_valid = _GEN_20[_io_out_3_valid_T];
  assign io_out_3_bits_RD = _GEN[_io_out_3_valid_T];
  assign io_out_3_bits_RD_valid = _GEN_0[_io_out_3_valid_T];
  assign io_out_3_bits_RS1 = _GEN_1[_io_out_3_valid_T];
  assign io_out_3_bits_RS1_valid = _GEN_2[_io_out_3_valid_T];
  assign io_out_3_bits_RS2 = _GEN_3[_io_out_3_valid_T];
  assign io_out_3_bits_RS2_valid = _GEN_4[_io_out_3_valid_T];
  assign io_out_3_bits_IMM = _GEN_5[_io_out_3_valid_T];
  assign io_out_3_bits_FUNCT3 = _GEN_6[_io_out_3_valid_T];
  assign io_out_3_bits_packet_index = _GEN_7[_io_out_3_valid_T];
  assign io_out_3_bits_ROB_index = _GEN_8[_io_out_3_valid_T];
  assign io_out_3_bits_instructionType = _GEN_9[_io_out_3_valid_T];
  assign io_out_3_bits_portID = _GEN_10[_io_out_3_valid_T];
  assign io_out_3_bits_RS_type = _GEN_11[_io_out_3_valid_T];
  assign io_out_3_bits_needs_ALU = _GEN_12[_io_out_3_valid_T];
  assign io_out_3_bits_needs_branch_unit = _GEN_13[_io_out_3_valid_T];
  assign io_out_3_bits_needs_CSRs = _GEN_14[_io_out_3_valid_T];
  assign io_out_3_bits_SUBTRACT = _GEN_15[_io_out_3_valid_T];
  assign io_out_3_bits_MULTIPLY = _GEN_16[_io_out_3_valid_T];
  assign io_out_3_bits_IMMEDIATE = _GEN_17[_io_out_3_valid_T];
  assign io_out_3_bits_IS_LOAD = _GEN_18[_io_out_3_valid_T];
  assign io_out_3_bits_IS_STORE = _GEN_19[_io_out_3_valid_T];
endmodule

module reorder_free_inputs(
  input        io_free_valid_0,
               io_free_valid_1,
               io_free_valid_2,
               io_free_valid_3,
  input  [5:0] io_free_values_0,
               io_free_values_1,
               io_free_values_2,
               io_free_values_3,
  output       io_free_valid_sorted_0,
               io_free_valid_sorted_1,
               io_free_valid_sorted_2,
               io_free_valid_sorted_3,
  output [5:0] io_free_values_sorted_0,
               io_free_values_sorted_1,
               io_free_values_sorted_2,
               io_free_values_sorted_3
);

  wire [3:0] sels_0 =
    io_free_valid_0
      ? 4'h1
      : io_free_valid_1 ? 4'h2 : io_free_valid_2 ? 4'h4 : {io_free_valid_3, 3'h0};
  wire [3:0] _sels_T_10 = ~sels_0;
  wire [3:0] sels_1 =
    io_free_valid_0 & _sels_T_10[0]
      ? 4'h1
      : io_free_valid_1 & _sels_T_10[1]
          ? 4'h2
          : io_free_valid_2 & _sels_T_10[2]
              ? 4'h4
              : {io_free_valid_3 & _sels_T_10[3], 3'h0};
  wire [3:0] _sels_T_12 = ~sels_1;
  wire       _GEN = io_free_valid_0 & _sels_T_10[0];
  wire       _GEN_0 = io_free_valid_1 & _sels_T_10[1];
  wire       _GEN_1 = io_free_valid_2 & _sels_T_10[2];
  wire       _GEN_2 = io_free_valid_3 & _sels_T_10[3];
  wire [3:0] sels_2 =
    _GEN & _sels_T_12[0]
      ? 4'h1
      : _GEN_0 & _sels_T_12[1]
          ? 4'h2
          : _GEN_1 & _sels_T_12[2] ? 4'h4 : {_GEN_2 & _sels_T_12[3], 3'h0};
  wire [3:0] _sels_T_14 = ~sels_2;
  wire [3:0] sels_3 =
    _GEN & _sels_T_12[0] & _sels_T_14[0]
      ? 4'h1
      : _GEN_0 & _sels_T_12[1] & _sels_T_14[1]
          ? 4'h2
          : _GEN_1 & _sels_T_12[2] & _sels_T_14[2]
              ? 4'h4
              : {_GEN_2 & _sels_T_12[3] & _sels_T_14[3], 3'h0};
  assign io_free_valid_sorted_0 =
    sels_0[0] & io_free_valid_0 | sels_0[1] & io_free_valid_1 | sels_0[2]
    & io_free_valid_2 | sels_0[3] & io_free_valid_3;
  assign io_free_valid_sorted_1 =
    sels_1[0] & io_free_valid_0 | sels_1[1] & io_free_valid_1 | sels_1[2]
    & io_free_valid_2 | sels_1[3] & io_free_valid_3;
  assign io_free_valid_sorted_2 =
    sels_2[0] & io_free_valid_0 | sels_2[1] & io_free_valid_1 | sels_2[2]
    & io_free_valid_2 | sels_2[3] & io_free_valid_3;
  assign io_free_valid_sorted_3 =
    sels_3[0] & io_free_valid_0 | sels_3[1] & io_free_valid_1 | sels_3[2]
    & io_free_valid_2 | sels_3[3] & io_free_valid_3;
  assign io_free_values_sorted_0 =
    (sels_0[0] ? io_free_values_0 : 6'h0) | (sels_0[1] ? io_free_values_1 : 6'h0)
    | (sels_0[2] ? io_free_values_2 : 6'h0) | (sels_0[3] ? io_free_values_3 : 6'h0);
  assign io_free_values_sorted_1 =
    (sels_1[0] ? io_free_values_0 : 6'h0) | (sels_1[1] ? io_free_values_1 : 6'h0)
    | (sels_1[2] ? io_free_values_2 : 6'h0) | (sels_1[3] ? io_free_values_3 : 6'h0);
  assign io_free_values_sorted_2 =
    (sels_2[0] ? io_free_values_0 : 6'h0) | (sels_2[1] ? io_free_values_1 : 6'h0)
    | (sels_2[2] ? io_free_values_2 : 6'h0) | (sels_2[3] ? io_free_values_3 : 6'h0);
  assign io_free_values_sorted_3 =
    (sels_3[0] ? io_free_values_0 : 6'h0) | (sels_3[1] ? io_free_values_1 : 6'h0)
    | (sels_3[2] ? io_free_values_2 : 6'h0) | (sels_3[3] ? io_free_values_3 : 6'h0);
endmodule

module reorder_renamed_outputs(
  input        io_renamed_valid_0,
               io_renamed_valid_1,
               io_renamed_valid_2,
               io_renamed_valid_3,
  input  [5:0] io_renamed_values_0,
               io_renamed_values_1,
               io_renamed_values_2,
               io_renamed_values_3,
  output [5:0] io_renamed_values_sorted_0,
               io_renamed_values_sorted_1,
               io_renamed_values_sorted_2,
               io_renamed_values_sorted_3
);

  wire [1:0]      _GEN = {1'h0, io_renamed_valid_0};
  wire [1:0]      _GEN_0 = {1'h0, io_renamed_valid_1};
  wire [3:0][5:0] _GEN_1 =
    {{io_renamed_values_3},
     {io_renamed_values_2},
     {io_renamed_values_1},
     {io_renamed_values_0}};
  assign io_renamed_values_sorted_0 = io_renamed_values_0;
  assign io_renamed_values_sorted_1 = _GEN_1[{1'h0, io_renamed_valid_0}];
  assign io_renamed_values_sorted_2 = _GEN_1[_GEN + _GEN_0];
  assign io_renamed_values_sorted_3 = _GEN_1[_GEN + _GEN_0 + {1'h0, io_renamed_valid_2}];
endmodule

module free_list(
  input        clock,
               reset,
               io_rename_valid_0,
               io_rename_valid_1,
               io_rename_valid_2,
               io_rename_valid_3,
  output [5:0] io_renamed_values_0,
               io_renamed_values_1,
               io_renamed_values_2,
               io_renamed_values_3,
  input        io_free_valid_0,
               io_free_valid_1,
               io_free_valid_2,
               io_free_valid_3,
  input  [5:0] io_free_values_0,
               io_free_values_1,
               io_free_values_2,
               io_free_values_3
);

  wire             _input_sorter_io_free_valid_sorted_0;
  wire             _input_sorter_io_free_valid_sorted_1;
  wire             _input_sorter_io_free_valid_sorted_2;
  wire             _input_sorter_io_free_valid_sorted_3;
  wire [5:0]       _input_sorter_io_free_values_sorted_0;
  wire [5:0]       _input_sorter_io_free_values_sorted_1;
  wire [5:0]       _input_sorter_io_free_values_sorted_2;
  wire [5:0]       _input_sorter_io_free_values_sorted_3;
  reg  [6:0]       front_pointer;
  reg  [6:0]       back_pointer;
  reg  [5:0]       free_list_buffer_0;
  reg  [5:0]       free_list_buffer_1;
  reg  [5:0]       free_list_buffer_2;
  reg  [5:0]       free_list_buffer_3;
  reg  [5:0]       free_list_buffer_4;
  reg  [5:0]       free_list_buffer_5;
  reg  [5:0]       free_list_buffer_6;
  reg  [5:0]       free_list_buffer_7;
  reg  [5:0]       free_list_buffer_8;
  reg  [5:0]       free_list_buffer_9;
  reg  [5:0]       free_list_buffer_10;
  reg  [5:0]       free_list_buffer_11;
  reg  [5:0]       free_list_buffer_12;
  reg  [5:0]       free_list_buffer_13;
  reg  [5:0]       free_list_buffer_14;
  reg  [5:0]       free_list_buffer_15;
  reg  [5:0]       free_list_buffer_16;
  reg  [5:0]       free_list_buffer_17;
  reg  [5:0]       free_list_buffer_18;
  reg  [5:0]       free_list_buffer_19;
  reg  [5:0]       free_list_buffer_20;
  reg  [5:0]       free_list_buffer_21;
  reg  [5:0]       free_list_buffer_22;
  reg  [5:0]       free_list_buffer_23;
  reg  [5:0]       free_list_buffer_24;
  reg  [5:0]       free_list_buffer_25;
  reg  [5:0]       free_list_buffer_26;
  reg  [5:0]       free_list_buffer_27;
  reg  [5:0]       free_list_buffer_28;
  reg  [5:0]       free_list_buffer_29;
  reg  [5:0]       free_list_buffer_30;
  reg  [5:0]       free_list_buffer_31;
  reg  [5:0]       free_list_buffer_32;
  reg  [5:0]       free_list_buffer_33;
  reg  [5:0]       free_list_buffer_34;
  reg  [5:0]       free_list_buffer_35;
  reg  [5:0]       free_list_buffer_36;
  reg  [5:0]       free_list_buffer_37;
  reg  [5:0]       free_list_buffer_38;
  reg  [5:0]       free_list_buffer_39;
  reg  [5:0]       free_list_buffer_40;
  reg  [5:0]       free_list_buffer_41;
  reg  [5:0]       free_list_buffer_42;
  reg  [5:0]       free_list_buffer_43;
  reg  [5:0]       free_list_buffer_44;
  reg  [5:0]       free_list_buffer_45;
  reg  [5:0]       free_list_buffer_46;
  reg  [5:0]       free_list_buffer_47;
  reg  [5:0]       free_list_buffer_48;
  reg  [5:0]       free_list_buffer_49;
  reg  [5:0]       free_list_buffer_50;
  reg  [5:0]       free_list_buffer_51;
  reg  [5:0]       free_list_buffer_52;
  reg  [5:0]       free_list_buffer_53;
  reg  [5:0]       free_list_buffer_54;
  reg  [5:0]       free_list_buffer_55;
  reg  [5:0]       free_list_buffer_56;
  reg  [5:0]       free_list_buffer_57;
  reg  [5:0]       free_list_buffer_58;
  reg  [5:0]       free_list_buffer_59;
  reg  [5:0]       free_list_buffer_60;
  reg  [5:0]       free_list_buffer_61;
  reg  [5:0]       free_list_buffer_62;
  reg  [5:0]       free_list_buffer_63;
  wire [63:0][5:0] _GEN =
    {{free_list_buffer_63},
     {free_list_buffer_62},
     {free_list_buffer_61},
     {free_list_buffer_60},
     {free_list_buffer_59},
     {free_list_buffer_58},
     {free_list_buffer_57},
     {free_list_buffer_56},
     {free_list_buffer_55},
     {free_list_buffer_54},
     {free_list_buffer_53},
     {free_list_buffer_52},
     {free_list_buffer_51},
     {free_list_buffer_50},
     {free_list_buffer_49},
     {free_list_buffer_48},
     {free_list_buffer_47},
     {free_list_buffer_46},
     {free_list_buffer_45},
     {free_list_buffer_44},
     {free_list_buffer_43},
     {free_list_buffer_42},
     {free_list_buffer_41},
     {free_list_buffer_40},
     {free_list_buffer_39},
     {free_list_buffer_38},
     {free_list_buffer_37},
     {free_list_buffer_36},
     {free_list_buffer_35},
     {free_list_buffer_34},
     {free_list_buffer_33},
     {free_list_buffer_32},
     {free_list_buffer_31},
     {free_list_buffer_30},
     {free_list_buffer_29},
     {free_list_buffer_28},
     {free_list_buffer_27},
     {free_list_buffer_26},
     {free_list_buffer_25},
     {free_list_buffer_24},
     {free_list_buffer_23},
     {free_list_buffer_22},
     {free_list_buffer_21},
     {free_list_buffer_20},
     {free_list_buffer_19},
     {free_list_buffer_18},
     {free_list_buffer_17},
     {free_list_buffer_16},
     {free_list_buffer_15},
     {free_list_buffer_14},
     {free_list_buffer_13},
     {free_list_buffer_12},
     {free_list_buffer_11},
     {free_list_buffer_10},
     {free_list_buffer_9},
     {free_list_buffer_8},
     {free_list_buffer_7},
     {free_list_buffer_6},
     {free_list_buffer_5},
     {free_list_buffer_4},
     {free_list_buffer_3},
     {free_list_buffer_2},
     {free_list_buffer_1},
     {free_list_buffer_0}};
  always @(posedge clock) begin
    if (reset) begin
      front_pointer <= 7'h0;
      back_pointer <= 7'h0;
      free_list_buffer_0 <= 6'h0;
      free_list_buffer_1 <= 6'h1;
      free_list_buffer_2 <= 6'h2;
      free_list_buffer_3 <= 6'h3;
      free_list_buffer_4 <= 6'h4;
      free_list_buffer_5 <= 6'h5;
      free_list_buffer_6 <= 6'h6;
      free_list_buffer_7 <= 6'h7;
      free_list_buffer_8 <= 6'h8;
      free_list_buffer_9 <= 6'h9;
      free_list_buffer_10 <= 6'hA;
      free_list_buffer_11 <= 6'hB;
      free_list_buffer_12 <= 6'hC;
      free_list_buffer_13 <= 6'hD;
      free_list_buffer_14 <= 6'hE;
      free_list_buffer_15 <= 6'hF;
      free_list_buffer_16 <= 6'h10;
      free_list_buffer_17 <= 6'h11;
      free_list_buffer_18 <= 6'h12;
      free_list_buffer_19 <= 6'h13;
      free_list_buffer_20 <= 6'h14;
      free_list_buffer_21 <= 6'h15;
      free_list_buffer_22 <= 6'h16;
      free_list_buffer_23 <= 6'h17;
      free_list_buffer_24 <= 6'h18;
      free_list_buffer_25 <= 6'h19;
      free_list_buffer_26 <= 6'h1A;
      free_list_buffer_27 <= 6'h1B;
      free_list_buffer_28 <= 6'h1C;
      free_list_buffer_29 <= 6'h1D;
      free_list_buffer_30 <= 6'h1E;
      free_list_buffer_31 <= 6'h1F;
      free_list_buffer_32 <= 6'h20;
      free_list_buffer_33 <= 6'h21;
      free_list_buffer_34 <= 6'h22;
      free_list_buffer_35 <= 6'h23;
      free_list_buffer_36 <= 6'h24;
      free_list_buffer_37 <= 6'h25;
      free_list_buffer_38 <= 6'h26;
      free_list_buffer_39 <= 6'h27;
      free_list_buffer_40 <= 6'h28;
      free_list_buffer_41 <= 6'h29;
      free_list_buffer_42 <= 6'h2A;
      free_list_buffer_43 <= 6'h2B;
      free_list_buffer_44 <= 6'h2C;
      free_list_buffer_45 <= 6'h2D;
      free_list_buffer_46 <= 6'h2E;
      free_list_buffer_47 <= 6'h2F;
      free_list_buffer_48 <= 6'h30;
      free_list_buffer_49 <= 6'h31;
      free_list_buffer_50 <= 6'h32;
      free_list_buffer_51 <= 6'h33;
      free_list_buffer_52 <= 6'h34;
      free_list_buffer_53 <= 6'h35;
      free_list_buffer_54 <= 6'h36;
      free_list_buffer_55 <= 6'h37;
      free_list_buffer_56 <= 6'h38;
      free_list_buffer_57 <= 6'h39;
      free_list_buffer_58 <= 6'h3A;
      free_list_buffer_59 <= 6'h3B;
      free_list_buffer_60 <= 6'h3C;
      free_list_buffer_61 <= 6'h3D;
      free_list_buffer_62 <= 6'h3E;
      free_list_buffer_63 <= 6'h3F;
    end
    else begin
      automatic logic [5:0] _GEN_0;
      automatic logic [5:0] _GEN_1;
      automatic logic [5:0] _GEN_2 = back_pointer[5:0] + 6'h3;
      automatic logic [6:0] _io_empty_T_5 = front_pointer + 7'h4;
      _GEN_0 = back_pointer[5:0] + 6'h1;
      _GEN_1 = back_pointer[5:0] + 6'h2;
      if (~(_io_empty_T_5[5:0] == back_pointer[5:0]
            & _io_empty_T_5[6] != back_pointer[6]))
        front_pointer <=
          front_pointer
          + {4'h0,
             {1'h0, {1'h0, io_rename_valid_0} + {1'h0, io_rename_valid_1}}
               + {1'h0, {1'h0, io_rename_valid_2} + {1'h0, io_rename_valid_3}}};
      back_pointer <=
        back_pointer
        + {4'h0,
           {1'h0,
            {1'h0, _input_sorter_io_free_valid_sorted_0}
              + {1'h0, _input_sorter_io_free_valid_sorted_1}}
             + {1'h0,
                {1'h0, _input_sorter_io_free_valid_sorted_2}
                  + {1'h0, _input_sorter_io_free_valid_sorted_3}}};
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h0)
        free_list_buffer_0 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h0)
        free_list_buffer_0 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h0)
        free_list_buffer_0 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h0)
        free_list_buffer_0 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h1)
        free_list_buffer_1 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h1)
        free_list_buffer_1 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h1)
        free_list_buffer_1 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h1)
        free_list_buffer_1 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h2)
        free_list_buffer_2 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h2)
        free_list_buffer_2 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h2)
        free_list_buffer_2 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h2)
        free_list_buffer_2 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h3)
        free_list_buffer_3 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h3)
        free_list_buffer_3 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h3)
        free_list_buffer_3 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h3)
        free_list_buffer_3 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h4)
        free_list_buffer_4 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h4)
        free_list_buffer_4 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h4)
        free_list_buffer_4 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h4)
        free_list_buffer_4 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h5)
        free_list_buffer_5 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h5)
        free_list_buffer_5 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h5)
        free_list_buffer_5 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h5)
        free_list_buffer_5 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h6)
        free_list_buffer_6 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h6)
        free_list_buffer_6 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h6)
        free_list_buffer_6 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h6)
        free_list_buffer_6 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h7)
        free_list_buffer_7 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h7)
        free_list_buffer_7 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h7)
        free_list_buffer_7 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h7)
        free_list_buffer_7 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h8)
        free_list_buffer_8 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h8)
        free_list_buffer_8 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h8)
        free_list_buffer_8 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h8)
        free_list_buffer_8 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h9)
        free_list_buffer_9 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h9)
        free_list_buffer_9 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h9)
        free_list_buffer_9 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h9)
        free_list_buffer_9 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'hA)
        free_list_buffer_10 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'hA)
        free_list_buffer_10 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'hA)
        free_list_buffer_10 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'hA)
        free_list_buffer_10 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'hB)
        free_list_buffer_11 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'hB)
        free_list_buffer_11 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'hB)
        free_list_buffer_11 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'hB)
        free_list_buffer_11 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'hC)
        free_list_buffer_12 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'hC)
        free_list_buffer_12 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'hC)
        free_list_buffer_12 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'hC)
        free_list_buffer_12 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'hD)
        free_list_buffer_13 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'hD)
        free_list_buffer_13 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'hD)
        free_list_buffer_13 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'hD)
        free_list_buffer_13 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'hE)
        free_list_buffer_14 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'hE)
        free_list_buffer_14 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'hE)
        free_list_buffer_14 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'hE)
        free_list_buffer_14 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'hF)
        free_list_buffer_15 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'hF)
        free_list_buffer_15 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'hF)
        free_list_buffer_15 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'hF)
        free_list_buffer_15 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h10)
        free_list_buffer_16 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h10)
        free_list_buffer_16 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h10)
        free_list_buffer_16 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h10)
        free_list_buffer_16 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h11)
        free_list_buffer_17 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h11)
        free_list_buffer_17 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h11)
        free_list_buffer_17 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h11)
        free_list_buffer_17 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h12)
        free_list_buffer_18 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h12)
        free_list_buffer_18 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h12)
        free_list_buffer_18 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h12)
        free_list_buffer_18 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h13)
        free_list_buffer_19 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h13)
        free_list_buffer_19 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h13)
        free_list_buffer_19 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h13)
        free_list_buffer_19 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h14)
        free_list_buffer_20 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h14)
        free_list_buffer_20 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h14)
        free_list_buffer_20 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h14)
        free_list_buffer_20 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h15)
        free_list_buffer_21 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h15)
        free_list_buffer_21 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h15)
        free_list_buffer_21 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h15)
        free_list_buffer_21 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h16)
        free_list_buffer_22 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h16)
        free_list_buffer_22 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h16)
        free_list_buffer_22 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h16)
        free_list_buffer_22 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h17)
        free_list_buffer_23 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h17)
        free_list_buffer_23 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h17)
        free_list_buffer_23 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h17)
        free_list_buffer_23 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h18)
        free_list_buffer_24 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h18)
        free_list_buffer_24 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h18)
        free_list_buffer_24 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h18)
        free_list_buffer_24 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h19)
        free_list_buffer_25 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h19)
        free_list_buffer_25 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h19)
        free_list_buffer_25 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h19)
        free_list_buffer_25 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h1A)
        free_list_buffer_26 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h1A)
        free_list_buffer_26 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h1A)
        free_list_buffer_26 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h1A)
        free_list_buffer_26 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h1B)
        free_list_buffer_27 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h1B)
        free_list_buffer_27 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h1B)
        free_list_buffer_27 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h1B)
        free_list_buffer_27 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h1C)
        free_list_buffer_28 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h1C)
        free_list_buffer_28 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h1C)
        free_list_buffer_28 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h1C)
        free_list_buffer_28 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h1D)
        free_list_buffer_29 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h1D)
        free_list_buffer_29 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h1D)
        free_list_buffer_29 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h1D)
        free_list_buffer_29 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h1E)
        free_list_buffer_30 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h1E)
        free_list_buffer_30 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h1E)
        free_list_buffer_30 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h1E)
        free_list_buffer_30 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h1F)
        free_list_buffer_31 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h1F)
        free_list_buffer_31 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h1F)
        free_list_buffer_31 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h1F)
        free_list_buffer_31 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h20)
        free_list_buffer_32 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h20)
        free_list_buffer_32 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h20)
        free_list_buffer_32 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h20)
        free_list_buffer_32 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h21)
        free_list_buffer_33 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h21)
        free_list_buffer_33 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h21)
        free_list_buffer_33 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h21)
        free_list_buffer_33 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h22)
        free_list_buffer_34 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h22)
        free_list_buffer_34 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h22)
        free_list_buffer_34 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h22)
        free_list_buffer_34 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h23)
        free_list_buffer_35 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h23)
        free_list_buffer_35 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h23)
        free_list_buffer_35 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h23)
        free_list_buffer_35 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h24)
        free_list_buffer_36 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h24)
        free_list_buffer_36 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h24)
        free_list_buffer_36 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h24)
        free_list_buffer_36 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h25)
        free_list_buffer_37 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h25)
        free_list_buffer_37 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h25)
        free_list_buffer_37 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h25)
        free_list_buffer_37 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h26)
        free_list_buffer_38 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h26)
        free_list_buffer_38 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h26)
        free_list_buffer_38 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h26)
        free_list_buffer_38 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h27)
        free_list_buffer_39 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h27)
        free_list_buffer_39 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h27)
        free_list_buffer_39 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h27)
        free_list_buffer_39 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h28)
        free_list_buffer_40 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h28)
        free_list_buffer_40 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h28)
        free_list_buffer_40 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h28)
        free_list_buffer_40 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h29)
        free_list_buffer_41 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h29)
        free_list_buffer_41 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h29)
        free_list_buffer_41 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h29)
        free_list_buffer_41 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h2A)
        free_list_buffer_42 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h2A)
        free_list_buffer_42 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h2A)
        free_list_buffer_42 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h2A)
        free_list_buffer_42 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h2B)
        free_list_buffer_43 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h2B)
        free_list_buffer_43 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h2B)
        free_list_buffer_43 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h2B)
        free_list_buffer_43 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h2C)
        free_list_buffer_44 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h2C)
        free_list_buffer_44 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h2C)
        free_list_buffer_44 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h2C)
        free_list_buffer_44 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h2D)
        free_list_buffer_45 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h2D)
        free_list_buffer_45 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h2D)
        free_list_buffer_45 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h2D)
        free_list_buffer_45 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h2E)
        free_list_buffer_46 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h2E)
        free_list_buffer_46 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h2E)
        free_list_buffer_46 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h2E)
        free_list_buffer_46 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h2F)
        free_list_buffer_47 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h2F)
        free_list_buffer_47 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h2F)
        free_list_buffer_47 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h2F)
        free_list_buffer_47 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h30)
        free_list_buffer_48 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h30)
        free_list_buffer_48 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h30)
        free_list_buffer_48 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h30)
        free_list_buffer_48 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h31)
        free_list_buffer_49 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h31)
        free_list_buffer_49 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h31)
        free_list_buffer_49 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h31)
        free_list_buffer_49 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h32)
        free_list_buffer_50 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h32)
        free_list_buffer_50 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h32)
        free_list_buffer_50 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h32)
        free_list_buffer_50 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h33)
        free_list_buffer_51 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h33)
        free_list_buffer_51 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h33)
        free_list_buffer_51 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h33)
        free_list_buffer_51 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h34)
        free_list_buffer_52 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h34)
        free_list_buffer_52 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h34)
        free_list_buffer_52 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h34)
        free_list_buffer_52 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h35)
        free_list_buffer_53 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h35)
        free_list_buffer_53 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h35)
        free_list_buffer_53 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h35)
        free_list_buffer_53 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h36)
        free_list_buffer_54 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h36)
        free_list_buffer_54 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h36)
        free_list_buffer_54 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h36)
        free_list_buffer_54 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h37)
        free_list_buffer_55 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h37)
        free_list_buffer_55 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h37)
        free_list_buffer_55 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h37)
        free_list_buffer_55 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h38)
        free_list_buffer_56 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h38)
        free_list_buffer_56 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h38)
        free_list_buffer_56 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h38)
        free_list_buffer_56 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h39)
        free_list_buffer_57 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h39)
        free_list_buffer_57 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h39)
        free_list_buffer_57 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h39)
        free_list_buffer_57 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h3A)
        free_list_buffer_58 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h3A)
        free_list_buffer_58 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h3A)
        free_list_buffer_58 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h3A)
        free_list_buffer_58 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h3B)
        free_list_buffer_59 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h3B)
        free_list_buffer_59 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h3B)
        free_list_buffer_59 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h3B)
        free_list_buffer_59 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h3C)
        free_list_buffer_60 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h3C)
        free_list_buffer_60 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h3C)
        free_list_buffer_60 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h3C)
        free_list_buffer_60 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h3D)
        free_list_buffer_61 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h3D)
        free_list_buffer_61 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h3D)
        free_list_buffer_61 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h3D)
        free_list_buffer_61 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_2 == 6'h3E)
        free_list_buffer_62 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_1 == 6'h3E)
        free_list_buffer_62 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_0 == 6'h3E)
        free_list_buffer_62 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h3E)
        free_list_buffer_62 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & (&_GEN_2))
        free_list_buffer_63 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & (&_GEN_1))
        free_list_buffer_63 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & (&_GEN_0))
        free_list_buffer_63 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & (&(back_pointer[5:0])))
        free_list_buffer_63 <= _input_sorter_io_free_values_sorted_0;
    end
  end // always @(posedge)
  reorder_free_inputs input_sorter (
    .io_free_valid_0         (io_free_valid_0),
    .io_free_valid_1         (io_free_valid_1),
    .io_free_valid_2         (io_free_valid_2),
    .io_free_valid_3         (io_free_valid_3),
    .io_free_values_0        (io_free_values_0),
    .io_free_values_1        (io_free_values_1),
    .io_free_values_2        (io_free_values_2),
    .io_free_values_3        (io_free_values_3),
    .io_free_valid_sorted_0  (_input_sorter_io_free_valid_sorted_0),
    .io_free_valid_sorted_1  (_input_sorter_io_free_valid_sorted_1),
    .io_free_valid_sorted_2  (_input_sorter_io_free_valid_sorted_2),
    .io_free_valid_sorted_3  (_input_sorter_io_free_valid_sorted_3),
    .io_free_values_sorted_0 (_input_sorter_io_free_values_sorted_0),
    .io_free_values_sorted_1 (_input_sorter_io_free_values_sorted_1),
    .io_free_values_sorted_2 (_input_sorter_io_free_values_sorted_2),
    .io_free_values_sorted_3 (_input_sorter_io_free_values_sorted_3)
  );
  reorder_renamed_outputs output_sorter (
    .io_renamed_valid_0         (io_rename_valid_0),
    .io_renamed_valid_1         (io_rename_valid_1),
    .io_renamed_valid_2         (io_rename_valid_2),
    .io_renamed_valid_3         (io_rename_valid_3),
    .io_renamed_values_0        (_GEN[front_pointer[5:0]]),
    .io_renamed_values_1        (_GEN[front_pointer[5:0] + 6'h1]),
    .io_renamed_values_2        (_GEN[front_pointer[5:0] + 6'h2]),
    .io_renamed_values_3        (_GEN[front_pointer[5:0] + 6'h3]),
    .io_renamed_values_sorted_0 (io_renamed_values_0),
    .io_renamed_values_sorted_1 (io_renamed_values_1),
    .io_renamed_values_sorted_2 (io_renamed_values_2),
    .io_renamed_values_sorted_3 (io_renamed_values_3)
  );
endmodule

module WAW_handler(
  input        io_decoder_RD_valid_bits_0,
               io_decoder_RD_valid_bits_1,
               io_decoder_RD_valid_bits_2,
               io_decoder_RD_valid_bits_3,
  input  [4:0] io_decoder_RD_values_0,
               io_decoder_RD_values_1,
               io_decoder_RD_values_2,
               io_decoder_RD_values_3,
  input  [5:0] io_free_list_RD_values_0,
               io_free_list_RD_values_1,
               io_free_list_RD_values_2,
               io_free_list_RD_values_3,
  output       io_RAT_wr_en_0,
               io_RAT_wr_en_1,
               io_RAT_wr_en_2,
               io_RAT_wr_en_3,
  output [5:0] io_FL_RD_values_0,
               io_FL_RD_values_1,
               io_FL_RD_values_2,
               io_FL_RD_values_3
);

  assign io_RAT_wr_en_0 =
    io_decoder_RD_valid_bits_0
    & (io_decoder_RD_values_0 != io_decoder_RD_values_1 | ~io_decoder_RD_valid_bits_1)
    & (io_decoder_RD_values_0 != io_decoder_RD_values_2 | ~io_decoder_RD_valid_bits_2)
    & (io_decoder_RD_values_0 != io_decoder_RD_values_3 | ~io_decoder_RD_valid_bits_3);
  assign io_RAT_wr_en_1 =
    io_decoder_RD_valid_bits_1
    & (io_decoder_RD_values_1 != io_decoder_RD_values_2 | ~io_decoder_RD_valid_bits_2)
    & (io_decoder_RD_values_1 != io_decoder_RD_values_3 | ~io_decoder_RD_valid_bits_3);
  assign io_RAT_wr_en_2 =
    io_decoder_RD_valid_bits_2
    & (io_decoder_RD_values_2 != io_decoder_RD_values_3 | ~io_decoder_RD_valid_bits_3);
  assign io_RAT_wr_en_3 = io_decoder_RD_valid_bits_3;
  assign io_FL_RD_values_0 = io_free_list_RD_values_0;
  assign io_FL_RD_values_1 = io_free_list_RD_values_1;
  assign io_FL_RD_values_2 = io_free_list_RD_values_2;
  assign io_FL_RD_values_3 = io_free_list_RD_values_3;
endmodule

module RAT(
  input        clock,
               reset,
  input  [4:0] io_instruction_RD_0,
               io_instruction_RD_1,
               io_instruction_RD_2,
               io_instruction_RD_3,
               io_instruction_RS1_0,
               io_instruction_RS1_1,
               io_instruction_RS1_2,
               io_instruction_RS1_3,
               io_instruction_RS2_0,
               io_instruction_RS2_1,
               io_instruction_RS2_2,
               io_instruction_RS2_3,
  input        io_free_list_wr_en_0,
               io_free_list_wr_en_1,
               io_free_list_wr_en_2,
               io_free_list_wr_en_3,
  input  [5:0] io_free_list_RD_0,
               io_free_list_RD_1,
               io_free_list_RD_2,
               io_free_list_RD_3,
  input        io_create_checkpoint,
  output [3:0] io_active_checkpoint_value,
  input        io_restore_checkpoint,
  input  [3:0] io_restore_checkpoint_value,
  output [5:0] io_RAT_RS1_0,
               io_RAT_RS1_1,
               io_RAT_RS1_2,
               io_RAT_RS1_3,
               io_RAT_RS2_0,
               io_RAT_RS2_1,
               io_RAT_RS2_2,
               io_RAT_RS2_3
);

  reg [3:0] active_RAT;
  reg [5:0] RAT_memories_0_0;
  reg [5:0] RAT_memories_0_1;
  reg [5:0] RAT_memories_0_2;
  reg [5:0] RAT_memories_0_3;
  reg [5:0] RAT_memories_0_4;
  reg [5:0] RAT_memories_0_5;
  reg [5:0] RAT_memories_0_6;
  reg [5:0] RAT_memories_0_7;
  reg [5:0] RAT_memories_0_8;
  reg [5:0] RAT_memories_0_9;
  reg [5:0] RAT_memories_0_10;
  reg [5:0] RAT_memories_0_11;
  reg [5:0] RAT_memories_0_12;
  reg [5:0] RAT_memories_0_13;
  reg [5:0] RAT_memories_0_14;
  reg [5:0] RAT_memories_0_15;
  reg [5:0] RAT_memories_0_16;
  reg [5:0] RAT_memories_0_17;
  reg [5:0] RAT_memories_0_18;
  reg [5:0] RAT_memories_0_19;
  reg [5:0] RAT_memories_0_20;
  reg [5:0] RAT_memories_0_21;
  reg [5:0] RAT_memories_0_22;
  reg [5:0] RAT_memories_0_23;
  reg [5:0] RAT_memories_0_24;
  reg [5:0] RAT_memories_0_25;
  reg [5:0] RAT_memories_0_26;
  reg [5:0] RAT_memories_0_27;
  reg [5:0] RAT_memories_0_28;
  reg [5:0] RAT_memories_0_29;
  reg [5:0] RAT_memories_0_30;
  reg [5:0] RAT_memories_0_31;
  reg [5:0] RAT_memories_1_0;
  reg [5:0] RAT_memories_1_1;
  reg [5:0] RAT_memories_1_2;
  reg [5:0] RAT_memories_1_3;
  reg [5:0] RAT_memories_1_4;
  reg [5:0] RAT_memories_1_5;
  reg [5:0] RAT_memories_1_6;
  reg [5:0] RAT_memories_1_7;
  reg [5:0] RAT_memories_1_8;
  reg [5:0] RAT_memories_1_9;
  reg [5:0] RAT_memories_1_10;
  reg [5:0] RAT_memories_1_11;
  reg [5:0] RAT_memories_1_12;
  reg [5:0] RAT_memories_1_13;
  reg [5:0] RAT_memories_1_14;
  reg [5:0] RAT_memories_1_15;
  reg [5:0] RAT_memories_1_16;
  reg [5:0] RAT_memories_1_17;
  reg [5:0] RAT_memories_1_18;
  reg [5:0] RAT_memories_1_19;
  reg [5:0] RAT_memories_1_20;
  reg [5:0] RAT_memories_1_21;
  reg [5:0] RAT_memories_1_22;
  reg [5:0] RAT_memories_1_23;
  reg [5:0] RAT_memories_1_24;
  reg [5:0] RAT_memories_1_25;
  reg [5:0] RAT_memories_1_26;
  reg [5:0] RAT_memories_1_27;
  reg [5:0] RAT_memories_1_28;
  reg [5:0] RAT_memories_1_29;
  reg [5:0] RAT_memories_1_30;
  reg [5:0] RAT_memories_1_31;
  reg [5:0] RAT_memories_2_0;
  reg [5:0] RAT_memories_2_1;
  reg [5:0] RAT_memories_2_2;
  reg [5:0] RAT_memories_2_3;
  reg [5:0] RAT_memories_2_4;
  reg [5:0] RAT_memories_2_5;
  reg [5:0] RAT_memories_2_6;
  reg [5:0] RAT_memories_2_7;
  reg [5:0] RAT_memories_2_8;
  reg [5:0] RAT_memories_2_9;
  reg [5:0] RAT_memories_2_10;
  reg [5:0] RAT_memories_2_11;
  reg [5:0] RAT_memories_2_12;
  reg [5:0] RAT_memories_2_13;
  reg [5:0] RAT_memories_2_14;
  reg [5:0] RAT_memories_2_15;
  reg [5:0] RAT_memories_2_16;
  reg [5:0] RAT_memories_2_17;
  reg [5:0] RAT_memories_2_18;
  reg [5:0] RAT_memories_2_19;
  reg [5:0] RAT_memories_2_20;
  reg [5:0] RAT_memories_2_21;
  reg [5:0] RAT_memories_2_22;
  reg [5:0] RAT_memories_2_23;
  reg [5:0] RAT_memories_2_24;
  reg [5:0] RAT_memories_2_25;
  reg [5:0] RAT_memories_2_26;
  reg [5:0] RAT_memories_2_27;
  reg [5:0] RAT_memories_2_28;
  reg [5:0] RAT_memories_2_29;
  reg [5:0] RAT_memories_2_30;
  reg [5:0] RAT_memories_2_31;
  reg [5:0] RAT_memories_3_0;
  reg [5:0] RAT_memories_3_1;
  reg [5:0] RAT_memories_3_2;
  reg [5:0] RAT_memories_3_3;
  reg [5:0] RAT_memories_3_4;
  reg [5:0] RAT_memories_3_5;
  reg [5:0] RAT_memories_3_6;
  reg [5:0] RAT_memories_3_7;
  reg [5:0] RAT_memories_3_8;
  reg [5:0] RAT_memories_3_9;
  reg [5:0] RAT_memories_3_10;
  reg [5:0] RAT_memories_3_11;
  reg [5:0] RAT_memories_3_12;
  reg [5:0] RAT_memories_3_13;
  reg [5:0] RAT_memories_3_14;
  reg [5:0] RAT_memories_3_15;
  reg [5:0] RAT_memories_3_16;
  reg [5:0] RAT_memories_3_17;
  reg [5:0] RAT_memories_3_18;
  reg [5:0] RAT_memories_3_19;
  reg [5:0] RAT_memories_3_20;
  reg [5:0] RAT_memories_3_21;
  reg [5:0] RAT_memories_3_22;
  reg [5:0] RAT_memories_3_23;
  reg [5:0] RAT_memories_3_24;
  reg [5:0] RAT_memories_3_25;
  reg [5:0] RAT_memories_3_26;
  reg [5:0] RAT_memories_3_27;
  reg [5:0] RAT_memories_3_28;
  reg [5:0] RAT_memories_3_29;
  reg [5:0] RAT_memories_3_30;
  reg [5:0] RAT_memories_3_31;
  reg [5:0] RAT_memories_4_0;
  reg [5:0] RAT_memories_4_1;
  reg [5:0] RAT_memories_4_2;
  reg [5:0] RAT_memories_4_3;
  reg [5:0] RAT_memories_4_4;
  reg [5:0] RAT_memories_4_5;
  reg [5:0] RAT_memories_4_6;
  reg [5:0] RAT_memories_4_7;
  reg [5:0] RAT_memories_4_8;
  reg [5:0] RAT_memories_4_9;
  reg [5:0] RAT_memories_4_10;
  reg [5:0] RAT_memories_4_11;
  reg [5:0] RAT_memories_4_12;
  reg [5:0] RAT_memories_4_13;
  reg [5:0] RAT_memories_4_14;
  reg [5:0] RAT_memories_4_15;
  reg [5:0] RAT_memories_4_16;
  reg [5:0] RAT_memories_4_17;
  reg [5:0] RAT_memories_4_18;
  reg [5:0] RAT_memories_4_19;
  reg [5:0] RAT_memories_4_20;
  reg [5:0] RAT_memories_4_21;
  reg [5:0] RAT_memories_4_22;
  reg [5:0] RAT_memories_4_23;
  reg [5:0] RAT_memories_4_24;
  reg [5:0] RAT_memories_4_25;
  reg [5:0] RAT_memories_4_26;
  reg [5:0] RAT_memories_4_27;
  reg [5:0] RAT_memories_4_28;
  reg [5:0] RAT_memories_4_29;
  reg [5:0] RAT_memories_4_30;
  reg [5:0] RAT_memories_4_31;
  reg [5:0] RAT_memories_5_0;
  reg [5:0] RAT_memories_5_1;
  reg [5:0] RAT_memories_5_2;
  reg [5:0] RAT_memories_5_3;
  reg [5:0] RAT_memories_5_4;
  reg [5:0] RAT_memories_5_5;
  reg [5:0] RAT_memories_5_6;
  reg [5:0] RAT_memories_5_7;
  reg [5:0] RAT_memories_5_8;
  reg [5:0] RAT_memories_5_9;
  reg [5:0] RAT_memories_5_10;
  reg [5:0] RAT_memories_5_11;
  reg [5:0] RAT_memories_5_12;
  reg [5:0] RAT_memories_5_13;
  reg [5:0] RAT_memories_5_14;
  reg [5:0] RAT_memories_5_15;
  reg [5:0] RAT_memories_5_16;
  reg [5:0] RAT_memories_5_17;
  reg [5:0] RAT_memories_5_18;
  reg [5:0] RAT_memories_5_19;
  reg [5:0] RAT_memories_5_20;
  reg [5:0] RAT_memories_5_21;
  reg [5:0] RAT_memories_5_22;
  reg [5:0] RAT_memories_5_23;
  reg [5:0] RAT_memories_5_24;
  reg [5:0] RAT_memories_5_25;
  reg [5:0] RAT_memories_5_26;
  reg [5:0] RAT_memories_5_27;
  reg [5:0] RAT_memories_5_28;
  reg [5:0] RAT_memories_5_29;
  reg [5:0] RAT_memories_5_30;
  reg [5:0] RAT_memories_5_31;
  reg [5:0] RAT_memories_6_0;
  reg [5:0] RAT_memories_6_1;
  reg [5:0] RAT_memories_6_2;
  reg [5:0] RAT_memories_6_3;
  reg [5:0] RAT_memories_6_4;
  reg [5:0] RAT_memories_6_5;
  reg [5:0] RAT_memories_6_6;
  reg [5:0] RAT_memories_6_7;
  reg [5:0] RAT_memories_6_8;
  reg [5:0] RAT_memories_6_9;
  reg [5:0] RAT_memories_6_10;
  reg [5:0] RAT_memories_6_11;
  reg [5:0] RAT_memories_6_12;
  reg [5:0] RAT_memories_6_13;
  reg [5:0] RAT_memories_6_14;
  reg [5:0] RAT_memories_6_15;
  reg [5:0] RAT_memories_6_16;
  reg [5:0] RAT_memories_6_17;
  reg [5:0] RAT_memories_6_18;
  reg [5:0] RAT_memories_6_19;
  reg [5:0] RAT_memories_6_20;
  reg [5:0] RAT_memories_6_21;
  reg [5:0] RAT_memories_6_22;
  reg [5:0] RAT_memories_6_23;
  reg [5:0] RAT_memories_6_24;
  reg [5:0] RAT_memories_6_25;
  reg [5:0] RAT_memories_6_26;
  reg [5:0] RAT_memories_6_27;
  reg [5:0] RAT_memories_6_28;
  reg [5:0] RAT_memories_6_29;
  reg [5:0] RAT_memories_6_30;
  reg [5:0] RAT_memories_6_31;
  reg [5:0] RAT_memories_7_0;
  reg [5:0] RAT_memories_7_1;
  reg [5:0] RAT_memories_7_2;
  reg [5:0] RAT_memories_7_3;
  reg [5:0] RAT_memories_7_4;
  reg [5:0] RAT_memories_7_5;
  reg [5:0] RAT_memories_7_6;
  reg [5:0] RAT_memories_7_7;
  reg [5:0] RAT_memories_7_8;
  reg [5:0] RAT_memories_7_9;
  reg [5:0] RAT_memories_7_10;
  reg [5:0] RAT_memories_7_11;
  reg [5:0] RAT_memories_7_12;
  reg [5:0] RAT_memories_7_13;
  reg [5:0] RAT_memories_7_14;
  reg [5:0] RAT_memories_7_15;
  reg [5:0] RAT_memories_7_16;
  reg [5:0] RAT_memories_7_17;
  reg [5:0] RAT_memories_7_18;
  reg [5:0] RAT_memories_7_19;
  reg [5:0] RAT_memories_7_20;
  reg [5:0] RAT_memories_7_21;
  reg [5:0] RAT_memories_7_22;
  reg [5:0] RAT_memories_7_23;
  reg [5:0] RAT_memories_7_24;
  reg [5:0] RAT_memories_7_25;
  reg [5:0] RAT_memories_7_26;
  reg [5:0] RAT_memories_7_27;
  reg [5:0] RAT_memories_7_28;
  reg [5:0] RAT_memories_7_29;
  reg [5:0] RAT_memories_7_30;
  reg [5:0] RAT_memories_7_31;
  reg [5:0] RAT_memories_8_0;
  reg [5:0] RAT_memories_8_1;
  reg [5:0] RAT_memories_8_2;
  reg [5:0] RAT_memories_8_3;
  reg [5:0] RAT_memories_8_4;
  reg [5:0] RAT_memories_8_5;
  reg [5:0] RAT_memories_8_6;
  reg [5:0] RAT_memories_8_7;
  reg [5:0] RAT_memories_8_8;
  reg [5:0] RAT_memories_8_9;
  reg [5:0] RAT_memories_8_10;
  reg [5:0] RAT_memories_8_11;
  reg [5:0] RAT_memories_8_12;
  reg [5:0] RAT_memories_8_13;
  reg [5:0] RAT_memories_8_14;
  reg [5:0] RAT_memories_8_15;
  reg [5:0] RAT_memories_8_16;
  reg [5:0] RAT_memories_8_17;
  reg [5:0] RAT_memories_8_18;
  reg [5:0] RAT_memories_8_19;
  reg [5:0] RAT_memories_8_20;
  reg [5:0] RAT_memories_8_21;
  reg [5:0] RAT_memories_8_22;
  reg [5:0] RAT_memories_8_23;
  reg [5:0] RAT_memories_8_24;
  reg [5:0] RAT_memories_8_25;
  reg [5:0] RAT_memories_8_26;
  reg [5:0] RAT_memories_8_27;
  reg [5:0] RAT_memories_8_28;
  reg [5:0] RAT_memories_8_29;
  reg [5:0] RAT_memories_8_30;
  reg [5:0] RAT_memories_8_31;
  reg [5:0] RAT_memories_9_0;
  reg [5:0] RAT_memories_9_1;
  reg [5:0] RAT_memories_9_2;
  reg [5:0] RAT_memories_9_3;
  reg [5:0] RAT_memories_9_4;
  reg [5:0] RAT_memories_9_5;
  reg [5:0] RAT_memories_9_6;
  reg [5:0] RAT_memories_9_7;
  reg [5:0] RAT_memories_9_8;
  reg [5:0] RAT_memories_9_9;
  reg [5:0] RAT_memories_9_10;
  reg [5:0] RAT_memories_9_11;
  reg [5:0] RAT_memories_9_12;
  reg [5:0] RAT_memories_9_13;
  reg [5:0] RAT_memories_9_14;
  reg [5:0] RAT_memories_9_15;
  reg [5:0] RAT_memories_9_16;
  reg [5:0] RAT_memories_9_17;
  reg [5:0] RAT_memories_9_18;
  reg [5:0] RAT_memories_9_19;
  reg [5:0] RAT_memories_9_20;
  reg [5:0] RAT_memories_9_21;
  reg [5:0] RAT_memories_9_22;
  reg [5:0] RAT_memories_9_23;
  reg [5:0] RAT_memories_9_24;
  reg [5:0] RAT_memories_9_25;
  reg [5:0] RAT_memories_9_26;
  reg [5:0] RAT_memories_9_27;
  reg [5:0] RAT_memories_9_28;
  reg [5:0] RAT_memories_9_29;
  reg [5:0] RAT_memories_9_30;
  reg [5:0] RAT_memories_9_31;
  reg [5:0] RAT_memories_10_0;
  reg [5:0] RAT_memories_10_1;
  reg [5:0] RAT_memories_10_2;
  reg [5:0] RAT_memories_10_3;
  reg [5:0] RAT_memories_10_4;
  reg [5:0] RAT_memories_10_5;
  reg [5:0] RAT_memories_10_6;
  reg [5:0] RAT_memories_10_7;
  reg [5:0] RAT_memories_10_8;
  reg [5:0] RAT_memories_10_9;
  reg [5:0] RAT_memories_10_10;
  reg [5:0] RAT_memories_10_11;
  reg [5:0] RAT_memories_10_12;
  reg [5:0] RAT_memories_10_13;
  reg [5:0] RAT_memories_10_14;
  reg [5:0] RAT_memories_10_15;
  reg [5:0] RAT_memories_10_16;
  reg [5:0] RAT_memories_10_17;
  reg [5:0] RAT_memories_10_18;
  reg [5:0] RAT_memories_10_19;
  reg [5:0] RAT_memories_10_20;
  reg [5:0] RAT_memories_10_21;
  reg [5:0] RAT_memories_10_22;
  reg [5:0] RAT_memories_10_23;
  reg [5:0] RAT_memories_10_24;
  reg [5:0] RAT_memories_10_25;
  reg [5:0] RAT_memories_10_26;
  reg [5:0] RAT_memories_10_27;
  reg [5:0] RAT_memories_10_28;
  reg [5:0] RAT_memories_10_29;
  reg [5:0] RAT_memories_10_30;
  reg [5:0] RAT_memories_10_31;
  reg [5:0] RAT_memories_11_0;
  reg [5:0] RAT_memories_11_1;
  reg [5:0] RAT_memories_11_2;
  reg [5:0] RAT_memories_11_3;
  reg [5:0] RAT_memories_11_4;
  reg [5:0] RAT_memories_11_5;
  reg [5:0] RAT_memories_11_6;
  reg [5:0] RAT_memories_11_7;
  reg [5:0] RAT_memories_11_8;
  reg [5:0] RAT_memories_11_9;
  reg [5:0] RAT_memories_11_10;
  reg [5:0] RAT_memories_11_11;
  reg [5:0] RAT_memories_11_12;
  reg [5:0] RAT_memories_11_13;
  reg [5:0] RAT_memories_11_14;
  reg [5:0] RAT_memories_11_15;
  reg [5:0] RAT_memories_11_16;
  reg [5:0] RAT_memories_11_17;
  reg [5:0] RAT_memories_11_18;
  reg [5:0] RAT_memories_11_19;
  reg [5:0] RAT_memories_11_20;
  reg [5:0] RAT_memories_11_21;
  reg [5:0] RAT_memories_11_22;
  reg [5:0] RAT_memories_11_23;
  reg [5:0] RAT_memories_11_24;
  reg [5:0] RAT_memories_11_25;
  reg [5:0] RAT_memories_11_26;
  reg [5:0] RAT_memories_11_27;
  reg [5:0] RAT_memories_11_28;
  reg [5:0] RAT_memories_11_29;
  reg [5:0] RAT_memories_11_30;
  reg [5:0] RAT_memories_11_31;
  reg [5:0] RAT_memories_12_0;
  reg [5:0] RAT_memories_12_1;
  reg [5:0] RAT_memories_12_2;
  reg [5:0] RAT_memories_12_3;
  reg [5:0] RAT_memories_12_4;
  reg [5:0] RAT_memories_12_5;
  reg [5:0] RAT_memories_12_6;
  reg [5:0] RAT_memories_12_7;
  reg [5:0] RAT_memories_12_8;
  reg [5:0] RAT_memories_12_9;
  reg [5:0] RAT_memories_12_10;
  reg [5:0] RAT_memories_12_11;
  reg [5:0] RAT_memories_12_12;
  reg [5:0] RAT_memories_12_13;
  reg [5:0] RAT_memories_12_14;
  reg [5:0] RAT_memories_12_15;
  reg [5:0] RAT_memories_12_16;
  reg [5:0] RAT_memories_12_17;
  reg [5:0] RAT_memories_12_18;
  reg [5:0] RAT_memories_12_19;
  reg [5:0] RAT_memories_12_20;
  reg [5:0] RAT_memories_12_21;
  reg [5:0] RAT_memories_12_22;
  reg [5:0] RAT_memories_12_23;
  reg [5:0] RAT_memories_12_24;
  reg [5:0] RAT_memories_12_25;
  reg [5:0] RAT_memories_12_26;
  reg [5:0] RAT_memories_12_27;
  reg [5:0] RAT_memories_12_28;
  reg [5:0] RAT_memories_12_29;
  reg [5:0] RAT_memories_12_30;
  reg [5:0] RAT_memories_12_31;
  reg [5:0] RAT_memories_13_0;
  reg [5:0] RAT_memories_13_1;
  reg [5:0] RAT_memories_13_2;
  reg [5:0] RAT_memories_13_3;
  reg [5:0] RAT_memories_13_4;
  reg [5:0] RAT_memories_13_5;
  reg [5:0] RAT_memories_13_6;
  reg [5:0] RAT_memories_13_7;
  reg [5:0] RAT_memories_13_8;
  reg [5:0] RAT_memories_13_9;
  reg [5:0] RAT_memories_13_10;
  reg [5:0] RAT_memories_13_11;
  reg [5:0] RAT_memories_13_12;
  reg [5:0] RAT_memories_13_13;
  reg [5:0] RAT_memories_13_14;
  reg [5:0] RAT_memories_13_15;
  reg [5:0] RAT_memories_13_16;
  reg [5:0] RAT_memories_13_17;
  reg [5:0] RAT_memories_13_18;
  reg [5:0] RAT_memories_13_19;
  reg [5:0] RAT_memories_13_20;
  reg [5:0] RAT_memories_13_21;
  reg [5:0] RAT_memories_13_22;
  reg [5:0] RAT_memories_13_23;
  reg [5:0] RAT_memories_13_24;
  reg [5:0] RAT_memories_13_25;
  reg [5:0] RAT_memories_13_26;
  reg [5:0] RAT_memories_13_27;
  reg [5:0] RAT_memories_13_28;
  reg [5:0] RAT_memories_13_29;
  reg [5:0] RAT_memories_13_30;
  reg [5:0] RAT_memories_13_31;
  reg [5:0] RAT_memories_14_0;
  reg [5:0] RAT_memories_14_1;
  reg [5:0] RAT_memories_14_2;
  reg [5:0] RAT_memories_14_3;
  reg [5:0] RAT_memories_14_4;
  reg [5:0] RAT_memories_14_5;
  reg [5:0] RAT_memories_14_6;
  reg [5:0] RAT_memories_14_7;
  reg [5:0] RAT_memories_14_8;
  reg [5:0] RAT_memories_14_9;
  reg [5:0] RAT_memories_14_10;
  reg [5:0] RAT_memories_14_11;
  reg [5:0] RAT_memories_14_12;
  reg [5:0] RAT_memories_14_13;
  reg [5:0] RAT_memories_14_14;
  reg [5:0] RAT_memories_14_15;
  reg [5:0] RAT_memories_14_16;
  reg [5:0] RAT_memories_14_17;
  reg [5:0] RAT_memories_14_18;
  reg [5:0] RAT_memories_14_19;
  reg [5:0] RAT_memories_14_20;
  reg [5:0] RAT_memories_14_21;
  reg [5:0] RAT_memories_14_22;
  reg [5:0] RAT_memories_14_23;
  reg [5:0] RAT_memories_14_24;
  reg [5:0] RAT_memories_14_25;
  reg [5:0] RAT_memories_14_26;
  reg [5:0] RAT_memories_14_27;
  reg [5:0] RAT_memories_14_28;
  reg [5:0] RAT_memories_14_29;
  reg [5:0] RAT_memories_14_30;
  reg [5:0] RAT_memories_14_31;
  reg [5:0] RAT_memories_15_0;
  reg [5:0] RAT_memories_15_1;
  reg [5:0] RAT_memories_15_2;
  reg [5:0] RAT_memories_15_3;
  reg [5:0] RAT_memories_15_4;
  reg [5:0] RAT_memories_15_5;
  reg [5:0] RAT_memories_15_6;
  reg [5:0] RAT_memories_15_7;
  reg [5:0] RAT_memories_15_8;
  reg [5:0] RAT_memories_15_9;
  reg [5:0] RAT_memories_15_10;
  reg [5:0] RAT_memories_15_11;
  reg [5:0] RAT_memories_15_12;
  reg [5:0] RAT_memories_15_13;
  reg [5:0] RAT_memories_15_14;
  reg [5:0] RAT_memories_15_15;
  reg [5:0] RAT_memories_15_16;
  reg [5:0] RAT_memories_15_17;
  reg [5:0] RAT_memories_15_18;
  reg [5:0] RAT_memories_15_19;
  reg [5:0] RAT_memories_15_20;
  reg [5:0] RAT_memories_15_21;
  reg [5:0] RAT_memories_15_22;
  reg [5:0] RAT_memories_15_23;
  reg [5:0] RAT_memories_15_24;
  reg [5:0] RAT_memories_15_25;
  reg [5:0] RAT_memories_15_26;
  reg [5:0] RAT_memories_15_27;
  reg [5:0] RAT_memories_15_28;
  reg [5:0] RAT_memories_15_29;
  reg [5:0] RAT_memories_15_30;
  reg [5:0] RAT_memories_15_31;
  reg [5:0] io_RAT_RS1_0_REG;
  reg [5:0] io_RAT_RS2_0_REG;
  reg [5:0] io_RAT_RS1_1_REG;
  reg [5:0] io_RAT_RS2_1_REG;
  reg [5:0] io_RAT_RS1_2_REG;
  reg [5:0] io_RAT_RS2_2_REG;
  reg [5:0] io_RAT_RS1_3_REG;
  reg [5:0] io_RAT_RS2_3_REG;
  always @(posedge clock) begin
    automatic logic [15:0][5:0] _GEN =
      {{RAT_memories_15_31},
       {RAT_memories_14_31},
       {RAT_memories_13_31},
       {RAT_memories_12_31},
       {RAT_memories_11_31},
       {RAT_memories_10_31},
       {RAT_memories_9_31},
       {RAT_memories_8_31},
       {RAT_memories_7_31},
       {RAT_memories_6_31},
       {RAT_memories_5_31},
       {RAT_memories_4_31},
       {RAT_memories_3_31},
       {RAT_memories_2_31},
       {RAT_memories_1_31},
       {RAT_memories_0_31}};
    automatic logic [15:0][5:0] _GEN_0 =
      {{RAT_memories_15_30},
       {RAT_memories_14_30},
       {RAT_memories_13_30},
       {RAT_memories_12_30},
       {RAT_memories_11_30},
       {RAT_memories_10_30},
       {RAT_memories_9_30},
       {RAT_memories_8_30},
       {RAT_memories_7_30},
       {RAT_memories_6_30},
       {RAT_memories_5_30},
       {RAT_memories_4_30},
       {RAT_memories_3_30},
       {RAT_memories_2_30},
       {RAT_memories_1_30},
       {RAT_memories_0_30}};
    automatic logic [15:0][5:0] _GEN_1 =
      {{RAT_memories_15_29},
       {RAT_memories_14_29},
       {RAT_memories_13_29},
       {RAT_memories_12_29},
       {RAT_memories_11_29},
       {RAT_memories_10_29},
       {RAT_memories_9_29},
       {RAT_memories_8_29},
       {RAT_memories_7_29},
       {RAT_memories_6_29},
       {RAT_memories_5_29},
       {RAT_memories_4_29},
       {RAT_memories_3_29},
       {RAT_memories_2_29},
       {RAT_memories_1_29},
       {RAT_memories_0_29}};
    automatic logic [15:0][5:0] _GEN_2 =
      {{RAT_memories_15_28},
       {RAT_memories_14_28},
       {RAT_memories_13_28},
       {RAT_memories_12_28},
       {RAT_memories_11_28},
       {RAT_memories_10_28},
       {RAT_memories_9_28},
       {RAT_memories_8_28},
       {RAT_memories_7_28},
       {RAT_memories_6_28},
       {RAT_memories_5_28},
       {RAT_memories_4_28},
       {RAT_memories_3_28},
       {RAT_memories_2_28},
       {RAT_memories_1_28},
       {RAT_memories_0_28}};
    automatic logic [15:0][5:0] _GEN_3 =
      {{RAT_memories_15_27},
       {RAT_memories_14_27},
       {RAT_memories_13_27},
       {RAT_memories_12_27},
       {RAT_memories_11_27},
       {RAT_memories_10_27},
       {RAT_memories_9_27},
       {RAT_memories_8_27},
       {RAT_memories_7_27},
       {RAT_memories_6_27},
       {RAT_memories_5_27},
       {RAT_memories_4_27},
       {RAT_memories_3_27},
       {RAT_memories_2_27},
       {RAT_memories_1_27},
       {RAT_memories_0_27}};
    automatic logic [15:0][5:0] _GEN_4 =
      {{RAT_memories_15_26},
       {RAT_memories_14_26},
       {RAT_memories_13_26},
       {RAT_memories_12_26},
       {RAT_memories_11_26},
       {RAT_memories_10_26},
       {RAT_memories_9_26},
       {RAT_memories_8_26},
       {RAT_memories_7_26},
       {RAT_memories_6_26},
       {RAT_memories_5_26},
       {RAT_memories_4_26},
       {RAT_memories_3_26},
       {RAT_memories_2_26},
       {RAT_memories_1_26},
       {RAT_memories_0_26}};
    automatic logic [15:0][5:0] _GEN_5 =
      {{RAT_memories_15_25},
       {RAT_memories_14_25},
       {RAT_memories_13_25},
       {RAT_memories_12_25},
       {RAT_memories_11_25},
       {RAT_memories_10_25},
       {RAT_memories_9_25},
       {RAT_memories_8_25},
       {RAT_memories_7_25},
       {RAT_memories_6_25},
       {RAT_memories_5_25},
       {RAT_memories_4_25},
       {RAT_memories_3_25},
       {RAT_memories_2_25},
       {RAT_memories_1_25},
       {RAT_memories_0_25}};
    automatic logic [15:0][5:0] _GEN_6 =
      {{RAT_memories_15_24},
       {RAT_memories_14_24},
       {RAT_memories_13_24},
       {RAT_memories_12_24},
       {RAT_memories_11_24},
       {RAT_memories_10_24},
       {RAT_memories_9_24},
       {RAT_memories_8_24},
       {RAT_memories_7_24},
       {RAT_memories_6_24},
       {RAT_memories_5_24},
       {RAT_memories_4_24},
       {RAT_memories_3_24},
       {RAT_memories_2_24},
       {RAT_memories_1_24},
       {RAT_memories_0_24}};
    automatic logic [15:0][5:0] _GEN_7 =
      {{RAT_memories_15_23},
       {RAT_memories_14_23},
       {RAT_memories_13_23},
       {RAT_memories_12_23},
       {RAT_memories_11_23},
       {RAT_memories_10_23},
       {RAT_memories_9_23},
       {RAT_memories_8_23},
       {RAT_memories_7_23},
       {RAT_memories_6_23},
       {RAT_memories_5_23},
       {RAT_memories_4_23},
       {RAT_memories_3_23},
       {RAT_memories_2_23},
       {RAT_memories_1_23},
       {RAT_memories_0_23}};
    automatic logic [15:0][5:0] _GEN_8 =
      {{RAT_memories_15_22},
       {RAT_memories_14_22},
       {RAT_memories_13_22},
       {RAT_memories_12_22},
       {RAT_memories_11_22},
       {RAT_memories_10_22},
       {RAT_memories_9_22},
       {RAT_memories_8_22},
       {RAT_memories_7_22},
       {RAT_memories_6_22},
       {RAT_memories_5_22},
       {RAT_memories_4_22},
       {RAT_memories_3_22},
       {RAT_memories_2_22},
       {RAT_memories_1_22},
       {RAT_memories_0_22}};
    automatic logic [15:0][5:0] _GEN_9 =
      {{RAT_memories_15_21},
       {RAT_memories_14_21},
       {RAT_memories_13_21},
       {RAT_memories_12_21},
       {RAT_memories_11_21},
       {RAT_memories_10_21},
       {RAT_memories_9_21},
       {RAT_memories_8_21},
       {RAT_memories_7_21},
       {RAT_memories_6_21},
       {RAT_memories_5_21},
       {RAT_memories_4_21},
       {RAT_memories_3_21},
       {RAT_memories_2_21},
       {RAT_memories_1_21},
       {RAT_memories_0_21}};
    automatic logic [15:0][5:0] _GEN_10 =
      {{RAT_memories_15_20},
       {RAT_memories_14_20},
       {RAT_memories_13_20},
       {RAT_memories_12_20},
       {RAT_memories_11_20},
       {RAT_memories_10_20},
       {RAT_memories_9_20},
       {RAT_memories_8_20},
       {RAT_memories_7_20},
       {RAT_memories_6_20},
       {RAT_memories_5_20},
       {RAT_memories_4_20},
       {RAT_memories_3_20},
       {RAT_memories_2_20},
       {RAT_memories_1_20},
       {RAT_memories_0_20}};
    automatic logic [15:0][5:0] _GEN_11 =
      {{RAT_memories_15_19},
       {RAT_memories_14_19},
       {RAT_memories_13_19},
       {RAT_memories_12_19},
       {RAT_memories_11_19},
       {RAT_memories_10_19},
       {RAT_memories_9_19},
       {RAT_memories_8_19},
       {RAT_memories_7_19},
       {RAT_memories_6_19},
       {RAT_memories_5_19},
       {RAT_memories_4_19},
       {RAT_memories_3_19},
       {RAT_memories_2_19},
       {RAT_memories_1_19},
       {RAT_memories_0_19}};
    automatic logic [15:0][5:0] _GEN_12 =
      {{RAT_memories_15_18},
       {RAT_memories_14_18},
       {RAT_memories_13_18},
       {RAT_memories_12_18},
       {RAT_memories_11_18},
       {RAT_memories_10_18},
       {RAT_memories_9_18},
       {RAT_memories_8_18},
       {RAT_memories_7_18},
       {RAT_memories_6_18},
       {RAT_memories_5_18},
       {RAT_memories_4_18},
       {RAT_memories_3_18},
       {RAT_memories_2_18},
       {RAT_memories_1_18},
       {RAT_memories_0_18}};
    automatic logic [15:0][5:0] _GEN_13 =
      {{RAT_memories_15_17},
       {RAT_memories_14_17},
       {RAT_memories_13_17},
       {RAT_memories_12_17},
       {RAT_memories_11_17},
       {RAT_memories_10_17},
       {RAT_memories_9_17},
       {RAT_memories_8_17},
       {RAT_memories_7_17},
       {RAT_memories_6_17},
       {RAT_memories_5_17},
       {RAT_memories_4_17},
       {RAT_memories_3_17},
       {RAT_memories_2_17},
       {RAT_memories_1_17},
       {RAT_memories_0_17}};
    automatic logic [15:0][5:0] _GEN_14 =
      {{RAT_memories_15_16},
       {RAT_memories_14_16},
       {RAT_memories_13_16},
       {RAT_memories_12_16},
       {RAT_memories_11_16},
       {RAT_memories_10_16},
       {RAT_memories_9_16},
       {RAT_memories_8_16},
       {RAT_memories_7_16},
       {RAT_memories_6_16},
       {RAT_memories_5_16},
       {RAT_memories_4_16},
       {RAT_memories_3_16},
       {RAT_memories_2_16},
       {RAT_memories_1_16},
       {RAT_memories_0_16}};
    automatic logic [15:0][5:0] _GEN_15 =
      {{RAT_memories_15_15},
       {RAT_memories_14_15},
       {RAT_memories_13_15},
       {RAT_memories_12_15},
       {RAT_memories_11_15},
       {RAT_memories_10_15},
       {RAT_memories_9_15},
       {RAT_memories_8_15},
       {RAT_memories_7_15},
       {RAT_memories_6_15},
       {RAT_memories_5_15},
       {RAT_memories_4_15},
       {RAT_memories_3_15},
       {RAT_memories_2_15},
       {RAT_memories_1_15},
       {RAT_memories_0_15}};
    automatic logic [15:0][5:0] _GEN_16 =
      {{RAT_memories_15_14},
       {RAT_memories_14_14},
       {RAT_memories_13_14},
       {RAT_memories_12_14},
       {RAT_memories_11_14},
       {RAT_memories_10_14},
       {RAT_memories_9_14},
       {RAT_memories_8_14},
       {RAT_memories_7_14},
       {RAT_memories_6_14},
       {RAT_memories_5_14},
       {RAT_memories_4_14},
       {RAT_memories_3_14},
       {RAT_memories_2_14},
       {RAT_memories_1_14},
       {RAT_memories_0_14}};
    automatic logic [15:0][5:0] _GEN_17 =
      {{RAT_memories_15_13},
       {RAT_memories_14_13},
       {RAT_memories_13_13},
       {RAT_memories_12_13},
       {RAT_memories_11_13},
       {RAT_memories_10_13},
       {RAT_memories_9_13},
       {RAT_memories_8_13},
       {RAT_memories_7_13},
       {RAT_memories_6_13},
       {RAT_memories_5_13},
       {RAT_memories_4_13},
       {RAT_memories_3_13},
       {RAT_memories_2_13},
       {RAT_memories_1_13},
       {RAT_memories_0_13}};
    automatic logic [15:0][5:0] _GEN_18 =
      {{RAT_memories_15_12},
       {RAT_memories_14_12},
       {RAT_memories_13_12},
       {RAT_memories_12_12},
       {RAT_memories_11_12},
       {RAT_memories_10_12},
       {RAT_memories_9_12},
       {RAT_memories_8_12},
       {RAT_memories_7_12},
       {RAT_memories_6_12},
       {RAT_memories_5_12},
       {RAT_memories_4_12},
       {RAT_memories_3_12},
       {RAT_memories_2_12},
       {RAT_memories_1_12},
       {RAT_memories_0_12}};
    automatic logic [15:0][5:0] _GEN_19 =
      {{RAT_memories_15_11},
       {RAT_memories_14_11},
       {RAT_memories_13_11},
       {RAT_memories_12_11},
       {RAT_memories_11_11},
       {RAT_memories_10_11},
       {RAT_memories_9_11},
       {RAT_memories_8_11},
       {RAT_memories_7_11},
       {RAT_memories_6_11},
       {RAT_memories_5_11},
       {RAT_memories_4_11},
       {RAT_memories_3_11},
       {RAT_memories_2_11},
       {RAT_memories_1_11},
       {RAT_memories_0_11}};
    automatic logic [15:0][5:0] _GEN_20 =
      {{RAT_memories_15_10},
       {RAT_memories_14_10},
       {RAT_memories_13_10},
       {RAT_memories_12_10},
       {RAT_memories_11_10},
       {RAT_memories_10_10},
       {RAT_memories_9_10},
       {RAT_memories_8_10},
       {RAT_memories_7_10},
       {RAT_memories_6_10},
       {RAT_memories_5_10},
       {RAT_memories_4_10},
       {RAT_memories_3_10},
       {RAT_memories_2_10},
       {RAT_memories_1_10},
       {RAT_memories_0_10}};
    automatic logic [15:0][5:0] _GEN_21 =
      {{RAT_memories_15_9},
       {RAT_memories_14_9},
       {RAT_memories_13_9},
       {RAT_memories_12_9},
       {RAT_memories_11_9},
       {RAT_memories_10_9},
       {RAT_memories_9_9},
       {RAT_memories_8_9},
       {RAT_memories_7_9},
       {RAT_memories_6_9},
       {RAT_memories_5_9},
       {RAT_memories_4_9},
       {RAT_memories_3_9},
       {RAT_memories_2_9},
       {RAT_memories_1_9},
       {RAT_memories_0_9}};
    automatic logic [15:0][5:0] _GEN_22 =
      {{RAT_memories_15_8},
       {RAT_memories_14_8},
       {RAT_memories_13_8},
       {RAT_memories_12_8},
       {RAT_memories_11_8},
       {RAT_memories_10_8},
       {RAT_memories_9_8},
       {RAT_memories_8_8},
       {RAT_memories_7_8},
       {RAT_memories_6_8},
       {RAT_memories_5_8},
       {RAT_memories_4_8},
       {RAT_memories_3_8},
       {RAT_memories_2_8},
       {RAT_memories_1_8},
       {RAT_memories_0_8}};
    automatic logic [15:0][5:0] _GEN_23 =
      {{RAT_memories_15_7},
       {RAT_memories_14_7},
       {RAT_memories_13_7},
       {RAT_memories_12_7},
       {RAT_memories_11_7},
       {RAT_memories_10_7},
       {RAT_memories_9_7},
       {RAT_memories_8_7},
       {RAT_memories_7_7},
       {RAT_memories_6_7},
       {RAT_memories_5_7},
       {RAT_memories_4_7},
       {RAT_memories_3_7},
       {RAT_memories_2_7},
       {RAT_memories_1_7},
       {RAT_memories_0_7}};
    automatic logic [15:0][5:0] _GEN_24 =
      {{RAT_memories_15_6},
       {RAT_memories_14_6},
       {RAT_memories_13_6},
       {RAT_memories_12_6},
       {RAT_memories_11_6},
       {RAT_memories_10_6},
       {RAT_memories_9_6},
       {RAT_memories_8_6},
       {RAT_memories_7_6},
       {RAT_memories_6_6},
       {RAT_memories_5_6},
       {RAT_memories_4_6},
       {RAT_memories_3_6},
       {RAT_memories_2_6},
       {RAT_memories_1_6},
       {RAT_memories_0_6}};
    automatic logic [15:0][5:0] _GEN_25 =
      {{RAT_memories_15_5},
       {RAT_memories_14_5},
       {RAT_memories_13_5},
       {RAT_memories_12_5},
       {RAT_memories_11_5},
       {RAT_memories_10_5},
       {RAT_memories_9_5},
       {RAT_memories_8_5},
       {RAT_memories_7_5},
       {RAT_memories_6_5},
       {RAT_memories_5_5},
       {RAT_memories_4_5},
       {RAT_memories_3_5},
       {RAT_memories_2_5},
       {RAT_memories_1_5},
       {RAT_memories_0_5}};
    automatic logic [15:0][5:0] _GEN_26 =
      {{RAT_memories_15_4},
       {RAT_memories_14_4},
       {RAT_memories_13_4},
       {RAT_memories_12_4},
       {RAT_memories_11_4},
       {RAT_memories_10_4},
       {RAT_memories_9_4},
       {RAT_memories_8_4},
       {RAT_memories_7_4},
       {RAT_memories_6_4},
       {RAT_memories_5_4},
       {RAT_memories_4_4},
       {RAT_memories_3_4},
       {RAT_memories_2_4},
       {RAT_memories_1_4},
       {RAT_memories_0_4}};
    automatic logic [15:0][5:0] _GEN_27 =
      {{RAT_memories_15_3},
       {RAT_memories_14_3},
       {RAT_memories_13_3},
       {RAT_memories_12_3},
       {RAT_memories_11_3},
       {RAT_memories_10_3},
       {RAT_memories_9_3},
       {RAT_memories_8_3},
       {RAT_memories_7_3},
       {RAT_memories_6_3},
       {RAT_memories_5_3},
       {RAT_memories_4_3},
       {RAT_memories_3_3},
       {RAT_memories_2_3},
       {RAT_memories_1_3},
       {RAT_memories_0_3}};
    automatic logic [15:0][5:0] _GEN_28 =
      {{RAT_memories_15_2},
       {RAT_memories_14_2},
       {RAT_memories_13_2},
       {RAT_memories_12_2},
       {RAT_memories_11_2},
       {RAT_memories_10_2},
       {RAT_memories_9_2},
       {RAT_memories_8_2},
       {RAT_memories_7_2},
       {RAT_memories_6_2},
       {RAT_memories_5_2},
       {RAT_memories_4_2},
       {RAT_memories_3_2},
       {RAT_memories_2_2},
       {RAT_memories_1_2},
       {RAT_memories_0_2}};
    automatic logic [15:0][5:0] _GEN_29 =
      {{RAT_memories_15_1},
       {RAT_memories_14_1},
       {RAT_memories_13_1},
       {RAT_memories_12_1},
       {RAT_memories_11_1},
       {RAT_memories_10_1},
       {RAT_memories_9_1},
       {RAT_memories_8_1},
       {RAT_memories_7_1},
       {RAT_memories_6_1},
       {RAT_memories_5_1},
       {RAT_memories_4_1},
       {RAT_memories_3_1},
       {RAT_memories_2_1},
       {RAT_memories_1_1},
       {RAT_memories_0_1}};
    automatic logic [15:0][5:0] _GEN_30 =
      {{RAT_memories_15_0},
       {RAT_memories_14_0},
       {RAT_memories_13_0},
       {RAT_memories_12_0},
       {RAT_memories_11_0},
       {RAT_memories_10_0},
       {RAT_memories_9_0},
       {RAT_memories_8_0},
       {RAT_memories_7_0},
       {RAT_memories_6_0},
       {RAT_memories_5_0},
       {RAT_memories_4_0},
       {RAT_memories_3_0},
       {RAT_memories_2_0},
       {RAT_memories_1_0},
       {RAT_memories_0_0}};
    automatic logic [31:0][5:0] _GEN_31 =
      {{_GEN[active_RAT]},
       {_GEN_0[active_RAT]},
       {_GEN_1[active_RAT]},
       {_GEN_2[active_RAT]},
       {_GEN_3[active_RAT]},
       {_GEN_4[active_RAT]},
       {_GEN_5[active_RAT]},
       {_GEN_6[active_RAT]},
       {_GEN_7[active_RAT]},
       {_GEN_8[active_RAT]},
       {_GEN_9[active_RAT]},
       {_GEN_10[active_RAT]},
       {_GEN_11[active_RAT]},
       {_GEN_12[active_RAT]},
       {_GEN_13[active_RAT]},
       {_GEN_14[active_RAT]},
       {_GEN_15[active_RAT]},
       {_GEN_16[active_RAT]},
       {_GEN_17[active_RAT]},
       {_GEN_18[active_RAT]},
       {_GEN_19[active_RAT]},
       {_GEN_20[active_RAT]},
       {_GEN_21[active_RAT]},
       {_GEN_22[active_RAT]},
       {_GEN_23[active_RAT]},
       {_GEN_24[active_RAT]},
       {_GEN_25[active_RAT]},
       {_GEN_26[active_RAT]},
       {_GEN_27[active_RAT]},
       {_GEN_28[active_RAT]},
       {_GEN_29[active_RAT]},
       {_GEN_30[active_RAT]}};
    if (reset) begin
      active_RAT <= 4'h0;
      RAT_memories_0_0 <= 6'h0;
      RAT_memories_0_1 <= 6'h0;
      RAT_memories_0_2 <= 6'h0;
      RAT_memories_0_3 <= 6'h0;
      RAT_memories_0_4 <= 6'h0;
      RAT_memories_0_5 <= 6'h0;
      RAT_memories_0_6 <= 6'h0;
      RAT_memories_0_7 <= 6'h0;
      RAT_memories_0_8 <= 6'h0;
      RAT_memories_0_9 <= 6'h0;
      RAT_memories_0_10 <= 6'h0;
      RAT_memories_0_11 <= 6'h0;
      RAT_memories_0_12 <= 6'h0;
      RAT_memories_0_13 <= 6'h0;
      RAT_memories_0_14 <= 6'h0;
      RAT_memories_0_15 <= 6'h0;
      RAT_memories_0_16 <= 6'h0;
      RAT_memories_0_17 <= 6'h0;
      RAT_memories_0_18 <= 6'h0;
      RAT_memories_0_19 <= 6'h0;
      RAT_memories_0_20 <= 6'h0;
      RAT_memories_0_21 <= 6'h0;
      RAT_memories_0_22 <= 6'h0;
      RAT_memories_0_23 <= 6'h0;
      RAT_memories_0_24 <= 6'h0;
      RAT_memories_0_25 <= 6'h0;
      RAT_memories_0_26 <= 6'h0;
      RAT_memories_0_27 <= 6'h0;
      RAT_memories_0_28 <= 6'h0;
      RAT_memories_0_29 <= 6'h0;
      RAT_memories_0_30 <= 6'h0;
      RAT_memories_0_31 <= 6'h0;
      RAT_memories_1_0 <= 6'h0;
      RAT_memories_1_1 <= 6'h0;
      RAT_memories_1_2 <= 6'h0;
      RAT_memories_1_3 <= 6'h0;
      RAT_memories_1_4 <= 6'h0;
      RAT_memories_1_5 <= 6'h0;
      RAT_memories_1_6 <= 6'h0;
      RAT_memories_1_7 <= 6'h0;
      RAT_memories_1_8 <= 6'h0;
      RAT_memories_1_9 <= 6'h0;
      RAT_memories_1_10 <= 6'h0;
      RAT_memories_1_11 <= 6'h0;
      RAT_memories_1_12 <= 6'h0;
      RAT_memories_1_13 <= 6'h0;
      RAT_memories_1_14 <= 6'h0;
      RAT_memories_1_15 <= 6'h0;
      RAT_memories_1_16 <= 6'h0;
      RAT_memories_1_17 <= 6'h0;
      RAT_memories_1_18 <= 6'h0;
      RAT_memories_1_19 <= 6'h0;
      RAT_memories_1_20 <= 6'h0;
      RAT_memories_1_21 <= 6'h0;
      RAT_memories_1_22 <= 6'h0;
      RAT_memories_1_23 <= 6'h0;
      RAT_memories_1_24 <= 6'h0;
      RAT_memories_1_25 <= 6'h0;
      RAT_memories_1_26 <= 6'h0;
      RAT_memories_1_27 <= 6'h0;
      RAT_memories_1_28 <= 6'h0;
      RAT_memories_1_29 <= 6'h0;
      RAT_memories_1_30 <= 6'h0;
      RAT_memories_1_31 <= 6'h0;
      RAT_memories_2_0 <= 6'h0;
      RAT_memories_2_1 <= 6'h0;
      RAT_memories_2_2 <= 6'h0;
      RAT_memories_2_3 <= 6'h0;
      RAT_memories_2_4 <= 6'h0;
      RAT_memories_2_5 <= 6'h0;
      RAT_memories_2_6 <= 6'h0;
      RAT_memories_2_7 <= 6'h0;
      RAT_memories_2_8 <= 6'h0;
      RAT_memories_2_9 <= 6'h0;
      RAT_memories_2_10 <= 6'h0;
      RAT_memories_2_11 <= 6'h0;
      RAT_memories_2_12 <= 6'h0;
      RAT_memories_2_13 <= 6'h0;
      RAT_memories_2_14 <= 6'h0;
      RAT_memories_2_15 <= 6'h0;
      RAT_memories_2_16 <= 6'h0;
      RAT_memories_2_17 <= 6'h0;
      RAT_memories_2_18 <= 6'h0;
      RAT_memories_2_19 <= 6'h0;
      RAT_memories_2_20 <= 6'h0;
      RAT_memories_2_21 <= 6'h0;
      RAT_memories_2_22 <= 6'h0;
      RAT_memories_2_23 <= 6'h0;
      RAT_memories_2_24 <= 6'h0;
      RAT_memories_2_25 <= 6'h0;
      RAT_memories_2_26 <= 6'h0;
      RAT_memories_2_27 <= 6'h0;
      RAT_memories_2_28 <= 6'h0;
      RAT_memories_2_29 <= 6'h0;
      RAT_memories_2_30 <= 6'h0;
      RAT_memories_2_31 <= 6'h0;
      RAT_memories_3_0 <= 6'h0;
      RAT_memories_3_1 <= 6'h0;
      RAT_memories_3_2 <= 6'h0;
      RAT_memories_3_3 <= 6'h0;
      RAT_memories_3_4 <= 6'h0;
      RAT_memories_3_5 <= 6'h0;
      RAT_memories_3_6 <= 6'h0;
      RAT_memories_3_7 <= 6'h0;
      RAT_memories_3_8 <= 6'h0;
      RAT_memories_3_9 <= 6'h0;
      RAT_memories_3_10 <= 6'h0;
      RAT_memories_3_11 <= 6'h0;
      RAT_memories_3_12 <= 6'h0;
      RAT_memories_3_13 <= 6'h0;
      RAT_memories_3_14 <= 6'h0;
      RAT_memories_3_15 <= 6'h0;
      RAT_memories_3_16 <= 6'h0;
      RAT_memories_3_17 <= 6'h0;
      RAT_memories_3_18 <= 6'h0;
      RAT_memories_3_19 <= 6'h0;
      RAT_memories_3_20 <= 6'h0;
      RAT_memories_3_21 <= 6'h0;
      RAT_memories_3_22 <= 6'h0;
      RAT_memories_3_23 <= 6'h0;
      RAT_memories_3_24 <= 6'h0;
      RAT_memories_3_25 <= 6'h0;
      RAT_memories_3_26 <= 6'h0;
      RAT_memories_3_27 <= 6'h0;
      RAT_memories_3_28 <= 6'h0;
      RAT_memories_3_29 <= 6'h0;
      RAT_memories_3_30 <= 6'h0;
      RAT_memories_3_31 <= 6'h0;
      RAT_memories_4_0 <= 6'h0;
      RAT_memories_4_1 <= 6'h0;
      RAT_memories_4_2 <= 6'h0;
      RAT_memories_4_3 <= 6'h0;
      RAT_memories_4_4 <= 6'h0;
      RAT_memories_4_5 <= 6'h0;
      RAT_memories_4_6 <= 6'h0;
      RAT_memories_4_7 <= 6'h0;
      RAT_memories_4_8 <= 6'h0;
      RAT_memories_4_9 <= 6'h0;
      RAT_memories_4_10 <= 6'h0;
      RAT_memories_4_11 <= 6'h0;
      RAT_memories_4_12 <= 6'h0;
      RAT_memories_4_13 <= 6'h0;
      RAT_memories_4_14 <= 6'h0;
      RAT_memories_4_15 <= 6'h0;
      RAT_memories_4_16 <= 6'h0;
      RAT_memories_4_17 <= 6'h0;
      RAT_memories_4_18 <= 6'h0;
      RAT_memories_4_19 <= 6'h0;
      RAT_memories_4_20 <= 6'h0;
      RAT_memories_4_21 <= 6'h0;
      RAT_memories_4_22 <= 6'h0;
      RAT_memories_4_23 <= 6'h0;
      RAT_memories_4_24 <= 6'h0;
      RAT_memories_4_25 <= 6'h0;
      RAT_memories_4_26 <= 6'h0;
      RAT_memories_4_27 <= 6'h0;
      RAT_memories_4_28 <= 6'h0;
      RAT_memories_4_29 <= 6'h0;
      RAT_memories_4_30 <= 6'h0;
      RAT_memories_4_31 <= 6'h0;
      RAT_memories_5_0 <= 6'h0;
      RAT_memories_5_1 <= 6'h0;
      RAT_memories_5_2 <= 6'h0;
      RAT_memories_5_3 <= 6'h0;
      RAT_memories_5_4 <= 6'h0;
      RAT_memories_5_5 <= 6'h0;
      RAT_memories_5_6 <= 6'h0;
      RAT_memories_5_7 <= 6'h0;
      RAT_memories_5_8 <= 6'h0;
      RAT_memories_5_9 <= 6'h0;
      RAT_memories_5_10 <= 6'h0;
      RAT_memories_5_11 <= 6'h0;
      RAT_memories_5_12 <= 6'h0;
      RAT_memories_5_13 <= 6'h0;
      RAT_memories_5_14 <= 6'h0;
      RAT_memories_5_15 <= 6'h0;
      RAT_memories_5_16 <= 6'h0;
      RAT_memories_5_17 <= 6'h0;
      RAT_memories_5_18 <= 6'h0;
      RAT_memories_5_19 <= 6'h0;
      RAT_memories_5_20 <= 6'h0;
      RAT_memories_5_21 <= 6'h0;
      RAT_memories_5_22 <= 6'h0;
      RAT_memories_5_23 <= 6'h0;
      RAT_memories_5_24 <= 6'h0;
      RAT_memories_5_25 <= 6'h0;
      RAT_memories_5_26 <= 6'h0;
      RAT_memories_5_27 <= 6'h0;
      RAT_memories_5_28 <= 6'h0;
      RAT_memories_5_29 <= 6'h0;
      RAT_memories_5_30 <= 6'h0;
      RAT_memories_5_31 <= 6'h0;
      RAT_memories_6_0 <= 6'h0;
      RAT_memories_6_1 <= 6'h0;
      RAT_memories_6_2 <= 6'h0;
      RAT_memories_6_3 <= 6'h0;
      RAT_memories_6_4 <= 6'h0;
      RAT_memories_6_5 <= 6'h0;
      RAT_memories_6_6 <= 6'h0;
      RAT_memories_6_7 <= 6'h0;
      RAT_memories_6_8 <= 6'h0;
      RAT_memories_6_9 <= 6'h0;
      RAT_memories_6_10 <= 6'h0;
      RAT_memories_6_11 <= 6'h0;
      RAT_memories_6_12 <= 6'h0;
      RAT_memories_6_13 <= 6'h0;
      RAT_memories_6_14 <= 6'h0;
      RAT_memories_6_15 <= 6'h0;
      RAT_memories_6_16 <= 6'h0;
      RAT_memories_6_17 <= 6'h0;
      RAT_memories_6_18 <= 6'h0;
      RAT_memories_6_19 <= 6'h0;
      RAT_memories_6_20 <= 6'h0;
      RAT_memories_6_21 <= 6'h0;
      RAT_memories_6_22 <= 6'h0;
      RAT_memories_6_23 <= 6'h0;
      RAT_memories_6_24 <= 6'h0;
      RAT_memories_6_25 <= 6'h0;
      RAT_memories_6_26 <= 6'h0;
      RAT_memories_6_27 <= 6'h0;
      RAT_memories_6_28 <= 6'h0;
      RAT_memories_6_29 <= 6'h0;
      RAT_memories_6_30 <= 6'h0;
      RAT_memories_6_31 <= 6'h0;
      RAT_memories_7_0 <= 6'h0;
      RAT_memories_7_1 <= 6'h0;
      RAT_memories_7_2 <= 6'h0;
      RAT_memories_7_3 <= 6'h0;
      RAT_memories_7_4 <= 6'h0;
      RAT_memories_7_5 <= 6'h0;
      RAT_memories_7_6 <= 6'h0;
      RAT_memories_7_7 <= 6'h0;
      RAT_memories_7_8 <= 6'h0;
      RAT_memories_7_9 <= 6'h0;
      RAT_memories_7_10 <= 6'h0;
      RAT_memories_7_11 <= 6'h0;
      RAT_memories_7_12 <= 6'h0;
      RAT_memories_7_13 <= 6'h0;
      RAT_memories_7_14 <= 6'h0;
      RAT_memories_7_15 <= 6'h0;
      RAT_memories_7_16 <= 6'h0;
      RAT_memories_7_17 <= 6'h0;
      RAT_memories_7_18 <= 6'h0;
      RAT_memories_7_19 <= 6'h0;
      RAT_memories_7_20 <= 6'h0;
      RAT_memories_7_21 <= 6'h0;
      RAT_memories_7_22 <= 6'h0;
      RAT_memories_7_23 <= 6'h0;
      RAT_memories_7_24 <= 6'h0;
      RAT_memories_7_25 <= 6'h0;
      RAT_memories_7_26 <= 6'h0;
      RAT_memories_7_27 <= 6'h0;
      RAT_memories_7_28 <= 6'h0;
      RAT_memories_7_29 <= 6'h0;
      RAT_memories_7_30 <= 6'h0;
      RAT_memories_7_31 <= 6'h0;
      RAT_memories_8_0 <= 6'h0;
      RAT_memories_8_1 <= 6'h0;
      RAT_memories_8_2 <= 6'h0;
      RAT_memories_8_3 <= 6'h0;
      RAT_memories_8_4 <= 6'h0;
      RAT_memories_8_5 <= 6'h0;
      RAT_memories_8_6 <= 6'h0;
      RAT_memories_8_7 <= 6'h0;
      RAT_memories_8_8 <= 6'h0;
      RAT_memories_8_9 <= 6'h0;
      RAT_memories_8_10 <= 6'h0;
      RAT_memories_8_11 <= 6'h0;
      RAT_memories_8_12 <= 6'h0;
      RAT_memories_8_13 <= 6'h0;
      RAT_memories_8_14 <= 6'h0;
      RAT_memories_8_15 <= 6'h0;
      RAT_memories_8_16 <= 6'h0;
      RAT_memories_8_17 <= 6'h0;
      RAT_memories_8_18 <= 6'h0;
      RAT_memories_8_19 <= 6'h0;
      RAT_memories_8_20 <= 6'h0;
      RAT_memories_8_21 <= 6'h0;
      RAT_memories_8_22 <= 6'h0;
      RAT_memories_8_23 <= 6'h0;
      RAT_memories_8_24 <= 6'h0;
      RAT_memories_8_25 <= 6'h0;
      RAT_memories_8_26 <= 6'h0;
      RAT_memories_8_27 <= 6'h0;
      RAT_memories_8_28 <= 6'h0;
      RAT_memories_8_29 <= 6'h0;
      RAT_memories_8_30 <= 6'h0;
      RAT_memories_8_31 <= 6'h0;
      RAT_memories_9_0 <= 6'h0;
      RAT_memories_9_1 <= 6'h0;
      RAT_memories_9_2 <= 6'h0;
      RAT_memories_9_3 <= 6'h0;
      RAT_memories_9_4 <= 6'h0;
      RAT_memories_9_5 <= 6'h0;
      RAT_memories_9_6 <= 6'h0;
      RAT_memories_9_7 <= 6'h0;
      RAT_memories_9_8 <= 6'h0;
      RAT_memories_9_9 <= 6'h0;
      RAT_memories_9_10 <= 6'h0;
      RAT_memories_9_11 <= 6'h0;
      RAT_memories_9_12 <= 6'h0;
      RAT_memories_9_13 <= 6'h0;
      RAT_memories_9_14 <= 6'h0;
      RAT_memories_9_15 <= 6'h0;
      RAT_memories_9_16 <= 6'h0;
      RAT_memories_9_17 <= 6'h0;
      RAT_memories_9_18 <= 6'h0;
      RAT_memories_9_19 <= 6'h0;
      RAT_memories_9_20 <= 6'h0;
      RAT_memories_9_21 <= 6'h0;
      RAT_memories_9_22 <= 6'h0;
      RAT_memories_9_23 <= 6'h0;
      RAT_memories_9_24 <= 6'h0;
      RAT_memories_9_25 <= 6'h0;
      RAT_memories_9_26 <= 6'h0;
      RAT_memories_9_27 <= 6'h0;
      RAT_memories_9_28 <= 6'h0;
      RAT_memories_9_29 <= 6'h0;
      RAT_memories_9_30 <= 6'h0;
      RAT_memories_9_31 <= 6'h0;
      RAT_memories_10_0 <= 6'h0;
      RAT_memories_10_1 <= 6'h0;
      RAT_memories_10_2 <= 6'h0;
      RAT_memories_10_3 <= 6'h0;
      RAT_memories_10_4 <= 6'h0;
      RAT_memories_10_5 <= 6'h0;
      RAT_memories_10_6 <= 6'h0;
      RAT_memories_10_7 <= 6'h0;
      RAT_memories_10_8 <= 6'h0;
      RAT_memories_10_9 <= 6'h0;
      RAT_memories_10_10 <= 6'h0;
      RAT_memories_10_11 <= 6'h0;
      RAT_memories_10_12 <= 6'h0;
      RAT_memories_10_13 <= 6'h0;
      RAT_memories_10_14 <= 6'h0;
      RAT_memories_10_15 <= 6'h0;
      RAT_memories_10_16 <= 6'h0;
      RAT_memories_10_17 <= 6'h0;
      RAT_memories_10_18 <= 6'h0;
      RAT_memories_10_19 <= 6'h0;
      RAT_memories_10_20 <= 6'h0;
      RAT_memories_10_21 <= 6'h0;
      RAT_memories_10_22 <= 6'h0;
      RAT_memories_10_23 <= 6'h0;
      RAT_memories_10_24 <= 6'h0;
      RAT_memories_10_25 <= 6'h0;
      RAT_memories_10_26 <= 6'h0;
      RAT_memories_10_27 <= 6'h0;
      RAT_memories_10_28 <= 6'h0;
      RAT_memories_10_29 <= 6'h0;
      RAT_memories_10_30 <= 6'h0;
      RAT_memories_10_31 <= 6'h0;
      RAT_memories_11_0 <= 6'h0;
      RAT_memories_11_1 <= 6'h0;
      RAT_memories_11_2 <= 6'h0;
      RAT_memories_11_3 <= 6'h0;
      RAT_memories_11_4 <= 6'h0;
      RAT_memories_11_5 <= 6'h0;
      RAT_memories_11_6 <= 6'h0;
      RAT_memories_11_7 <= 6'h0;
      RAT_memories_11_8 <= 6'h0;
      RAT_memories_11_9 <= 6'h0;
      RAT_memories_11_10 <= 6'h0;
      RAT_memories_11_11 <= 6'h0;
      RAT_memories_11_12 <= 6'h0;
      RAT_memories_11_13 <= 6'h0;
      RAT_memories_11_14 <= 6'h0;
      RAT_memories_11_15 <= 6'h0;
      RAT_memories_11_16 <= 6'h0;
      RAT_memories_11_17 <= 6'h0;
      RAT_memories_11_18 <= 6'h0;
      RAT_memories_11_19 <= 6'h0;
      RAT_memories_11_20 <= 6'h0;
      RAT_memories_11_21 <= 6'h0;
      RAT_memories_11_22 <= 6'h0;
      RAT_memories_11_23 <= 6'h0;
      RAT_memories_11_24 <= 6'h0;
      RAT_memories_11_25 <= 6'h0;
      RAT_memories_11_26 <= 6'h0;
      RAT_memories_11_27 <= 6'h0;
      RAT_memories_11_28 <= 6'h0;
      RAT_memories_11_29 <= 6'h0;
      RAT_memories_11_30 <= 6'h0;
      RAT_memories_11_31 <= 6'h0;
      RAT_memories_12_0 <= 6'h0;
      RAT_memories_12_1 <= 6'h0;
      RAT_memories_12_2 <= 6'h0;
      RAT_memories_12_3 <= 6'h0;
      RAT_memories_12_4 <= 6'h0;
      RAT_memories_12_5 <= 6'h0;
      RAT_memories_12_6 <= 6'h0;
      RAT_memories_12_7 <= 6'h0;
      RAT_memories_12_8 <= 6'h0;
      RAT_memories_12_9 <= 6'h0;
      RAT_memories_12_10 <= 6'h0;
      RAT_memories_12_11 <= 6'h0;
      RAT_memories_12_12 <= 6'h0;
      RAT_memories_12_13 <= 6'h0;
      RAT_memories_12_14 <= 6'h0;
      RAT_memories_12_15 <= 6'h0;
      RAT_memories_12_16 <= 6'h0;
      RAT_memories_12_17 <= 6'h0;
      RAT_memories_12_18 <= 6'h0;
      RAT_memories_12_19 <= 6'h0;
      RAT_memories_12_20 <= 6'h0;
      RAT_memories_12_21 <= 6'h0;
      RAT_memories_12_22 <= 6'h0;
      RAT_memories_12_23 <= 6'h0;
      RAT_memories_12_24 <= 6'h0;
      RAT_memories_12_25 <= 6'h0;
      RAT_memories_12_26 <= 6'h0;
      RAT_memories_12_27 <= 6'h0;
      RAT_memories_12_28 <= 6'h0;
      RAT_memories_12_29 <= 6'h0;
      RAT_memories_12_30 <= 6'h0;
      RAT_memories_12_31 <= 6'h0;
      RAT_memories_13_0 <= 6'h0;
      RAT_memories_13_1 <= 6'h0;
      RAT_memories_13_2 <= 6'h0;
      RAT_memories_13_3 <= 6'h0;
      RAT_memories_13_4 <= 6'h0;
      RAT_memories_13_5 <= 6'h0;
      RAT_memories_13_6 <= 6'h0;
      RAT_memories_13_7 <= 6'h0;
      RAT_memories_13_8 <= 6'h0;
      RAT_memories_13_9 <= 6'h0;
      RAT_memories_13_10 <= 6'h0;
      RAT_memories_13_11 <= 6'h0;
      RAT_memories_13_12 <= 6'h0;
      RAT_memories_13_13 <= 6'h0;
      RAT_memories_13_14 <= 6'h0;
      RAT_memories_13_15 <= 6'h0;
      RAT_memories_13_16 <= 6'h0;
      RAT_memories_13_17 <= 6'h0;
      RAT_memories_13_18 <= 6'h0;
      RAT_memories_13_19 <= 6'h0;
      RAT_memories_13_20 <= 6'h0;
      RAT_memories_13_21 <= 6'h0;
      RAT_memories_13_22 <= 6'h0;
      RAT_memories_13_23 <= 6'h0;
      RAT_memories_13_24 <= 6'h0;
      RAT_memories_13_25 <= 6'h0;
      RAT_memories_13_26 <= 6'h0;
      RAT_memories_13_27 <= 6'h0;
      RAT_memories_13_28 <= 6'h0;
      RAT_memories_13_29 <= 6'h0;
      RAT_memories_13_30 <= 6'h0;
      RAT_memories_13_31 <= 6'h0;
      RAT_memories_14_0 <= 6'h0;
      RAT_memories_14_1 <= 6'h0;
      RAT_memories_14_2 <= 6'h0;
      RAT_memories_14_3 <= 6'h0;
      RAT_memories_14_4 <= 6'h0;
      RAT_memories_14_5 <= 6'h0;
      RAT_memories_14_6 <= 6'h0;
      RAT_memories_14_7 <= 6'h0;
      RAT_memories_14_8 <= 6'h0;
      RAT_memories_14_9 <= 6'h0;
      RAT_memories_14_10 <= 6'h0;
      RAT_memories_14_11 <= 6'h0;
      RAT_memories_14_12 <= 6'h0;
      RAT_memories_14_13 <= 6'h0;
      RAT_memories_14_14 <= 6'h0;
      RAT_memories_14_15 <= 6'h0;
      RAT_memories_14_16 <= 6'h0;
      RAT_memories_14_17 <= 6'h0;
      RAT_memories_14_18 <= 6'h0;
      RAT_memories_14_19 <= 6'h0;
      RAT_memories_14_20 <= 6'h0;
      RAT_memories_14_21 <= 6'h0;
      RAT_memories_14_22 <= 6'h0;
      RAT_memories_14_23 <= 6'h0;
      RAT_memories_14_24 <= 6'h0;
      RAT_memories_14_25 <= 6'h0;
      RAT_memories_14_26 <= 6'h0;
      RAT_memories_14_27 <= 6'h0;
      RAT_memories_14_28 <= 6'h0;
      RAT_memories_14_29 <= 6'h0;
      RAT_memories_14_30 <= 6'h0;
      RAT_memories_14_31 <= 6'h0;
      RAT_memories_15_0 <= 6'h0;
      RAT_memories_15_1 <= 6'h0;
      RAT_memories_15_2 <= 6'h0;
      RAT_memories_15_3 <= 6'h0;
      RAT_memories_15_4 <= 6'h0;
      RAT_memories_15_5 <= 6'h0;
      RAT_memories_15_6 <= 6'h0;
      RAT_memories_15_7 <= 6'h0;
      RAT_memories_15_8 <= 6'h0;
      RAT_memories_15_9 <= 6'h0;
      RAT_memories_15_10 <= 6'h0;
      RAT_memories_15_11 <= 6'h0;
      RAT_memories_15_12 <= 6'h0;
      RAT_memories_15_13 <= 6'h0;
      RAT_memories_15_14 <= 6'h0;
      RAT_memories_15_15 <= 6'h0;
      RAT_memories_15_16 <= 6'h0;
      RAT_memories_15_17 <= 6'h0;
      RAT_memories_15_18 <= 6'h0;
      RAT_memories_15_19 <= 6'h0;
      RAT_memories_15_20 <= 6'h0;
      RAT_memories_15_21 <= 6'h0;
      RAT_memories_15_22 <= 6'h0;
      RAT_memories_15_23 <= 6'h0;
      RAT_memories_15_24 <= 6'h0;
      RAT_memories_15_25 <= 6'h0;
      RAT_memories_15_26 <= 6'h0;
      RAT_memories_15_27 <= 6'h0;
      RAT_memories_15_28 <= 6'h0;
      RAT_memories_15_29 <= 6'h0;
      RAT_memories_15_30 <= 6'h0;
      RAT_memories_15_31 <= 6'h0;
    end
    else begin
      automatic logic       _GEN_32;
      automatic logic       _GEN_33;
      automatic logic       _GEN_34;
      automatic logic       _GEN_35;
      automatic logic       is_being_written_vec_0;
      automatic logic       _GEN_36 = io_instruction_RD_0 == 5'h1;
      automatic logic       _GEN_37 = io_instruction_RD_1 == 5'h1;
      automatic logic       _GEN_38 = io_instruction_RD_2 == 5'h1;
      automatic logic       _GEN_39 = io_instruction_RD_3 == 5'h1;
      automatic logic       is_being_written_vec_1 =
        _GEN_36 & io_free_list_wr_en_0 | _GEN_37 & io_free_list_wr_en_1 | _GEN_38
        & io_free_list_wr_en_2 | _GEN_39 & io_free_list_wr_en_3;
      automatic logic       _GEN_40 = io_instruction_RD_0 == 5'h2;
      automatic logic       _GEN_41 = io_instruction_RD_1 == 5'h2;
      automatic logic       _GEN_42 = io_instruction_RD_2 == 5'h2;
      automatic logic       _GEN_43 = io_instruction_RD_3 == 5'h2;
      automatic logic       is_being_written_vec_2 =
        _GEN_40 & io_free_list_wr_en_0 | _GEN_41 & io_free_list_wr_en_1 | _GEN_42
        & io_free_list_wr_en_2 | _GEN_43 & io_free_list_wr_en_3;
      automatic logic       _GEN_44 = io_instruction_RD_0 == 5'h3;
      automatic logic       _GEN_45 = io_instruction_RD_1 == 5'h3;
      automatic logic       _GEN_46 = io_instruction_RD_2 == 5'h3;
      automatic logic       _GEN_47 = io_instruction_RD_3 == 5'h3;
      automatic logic       is_being_written_vec_3 =
        _GEN_44 & io_free_list_wr_en_0 | _GEN_45 & io_free_list_wr_en_1 | _GEN_46
        & io_free_list_wr_en_2 | _GEN_47 & io_free_list_wr_en_3;
      automatic logic       _GEN_48 = io_instruction_RD_0 == 5'h4;
      automatic logic       _GEN_49 = io_instruction_RD_1 == 5'h4;
      automatic logic       _GEN_50 = io_instruction_RD_2 == 5'h4;
      automatic logic       _GEN_51 = io_instruction_RD_3 == 5'h4;
      automatic logic       is_being_written_vec_4 =
        _GEN_48 & io_free_list_wr_en_0 | _GEN_49 & io_free_list_wr_en_1 | _GEN_50
        & io_free_list_wr_en_2 | _GEN_51 & io_free_list_wr_en_3;
      automatic logic       _GEN_52 = io_instruction_RD_0 == 5'h5;
      automatic logic       _GEN_53 = io_instruction_RD_1 == 5'h5;
      automatic logic       _GEN_54 = io_instruction_RD_2 == 5'h5;
      automatic logic       _GEN_55 = io_instruction_RD_3 == 5'h5;
      automatic logic       is_being_written_vec_5 =
        _GEN_52 & io_free_list_wr_en_0 | _GEN_53 & io_free_list_wr_en_1 | _GEN_54
        & io_free_list_wr_en_2 | _GEN_55 & io_free_list_wr_en_3;
      automatic logic       _GEN_56 = io_instruction_RD_0 == 5'h6;
      automatic logic       _GEN_57 = io_instruction_RD_1 == 5'h6;
      automatic logic       _GEN_58 = io_instruction_RD_2 == 5'h6;
      automatic logic       _GEN_59 = io_instruction_RD_3 == 5'h6;
      automatic logic       is_being_written_vec_6 =
        _GEN_56 & io_free_list_wr_en_0 | _GEN_57 & io_free_list_wr_en_1 | _GEN_58
        & io_free_list_wr_en_2 | _GEN_59 & io_free_list_wr_en_3;
      automatic logic       _GEN_60 = io_instruction_RD_0 == 5'h7;
      automatic logic       _GEN_61 = io_instruction_RD_1 == 5'h7;
      automatic logic       _GEN_62 = io_instruction_RD_2 == 5'h7;
      automatic logic       _GEN_63 = io_instruction_RD_3 == 5'h7;
      automatic logic       is_being_written_vec_7 =
        _GEN_60 & io_free_list_wr_en_0 | _GEN_61 & io_free_list_wr_en_1 | _GEN_62
        & io_free_list_wr_en_2 | _GEN_63 & io_free_list_wr_en_3;
      automatic logic       _GEN_64 = io_instruction_RD_0 == 5'h8;
      automatic logic       _GEN_65 = io_instruction_RD_1 == 5'h8;
      automatic logic       _GEN_66 = io_instruction_RD_2 == 5'h8;
      automatic logic       _GEN_67 = io_instruction_RD_3 == 5'h8;
      automatic logic       is_being_written_vec_8 =
        _GEN_64 & io_free_list_wr_en_0 | _GEN_65 & io_free_list_wr_en_1 | _GEN_66
        & io_free_list_wr_en_2 | _GEN_67 & io_free_list_wr_en_3;
      automatic logic       _GEN_68 = io_instruction_RD_0 == 5'h9;
      automatic logic       _GEN_69 = io_instruction_RD_1 == 5'h9;
      automatic logic       _GEN_70 = io_instruction_RD_2 == 5'h9;
      automatic logic       _GEN_71 = io_instruction_RD_3 == 5'h9;
      automatic logic       is_being_written_vec_9 =
        _GEN_68 & io_free_list_wr_en_0 | _GEN_69 & io_free_list_wr_en_1 | _GEN_70
        & io_free_list_wr_en_2 | _GEN_71 & io_free_list_wr_en_3;
      automatic logic       _GEN_72 = io_instruction_RD_0 == 5'hA;
      automatic logic       _GEN_73 = io_instruction_RD_1 == 5'hA;
      automatic logic       _GEN_74 = io_instruction_RD_2 == 5'hA;
      automatic logic       _GEN_75 = io_instruction_RD_3 == 5'hA;
      automatic logic       is_being_written_vec_10 =
        _GEN_72 & io_free_list_wr_en_0 | _GEN_73 & io_free_list_wr_en_1 | _GEN_74
        & io_free_list_wr_en_2 | _GEN_75 & io_free_list_wr_en_3;
      automatic logic       _GEN_76 = io_instruction_RD_0 == 5'hB;
      automatic logic       _GEN_77 = io_instruction_RD_1 == 5'hB;
      automatic logic       _GEN_78 = io_instruction_RD_2 == 5'hB;
      automatic logic       _GEN_79 = io_instruction_RD_3 == 5'hB;
      automatic logic       is_being_written_vec_11 =
        _GEN_76 & io_free_list_wr_en_0 | _GEN_77 & io_free_list_wr_en_1 | _GEN_78
        & io_free_list_wr_en_2 | _GEN_79 & io_free_list_wr_en_3;
      automatic logic       _GEN_80 = io_instruction_RD_0 == 5'hC;
      automatic logic       _GEN_81 = io_instruction_RD_1 == 5'hC;
      automatic logic       _GEN_82 = io_instruction_RD_2 == 5'hC;
      automatic logic       _GEN_83 = io_instruction_RD_3 == 5'hC;
      automatic logic       is_being_written_vec_12 =
        _GEN_80 & io_free_list_wr_en_0 | _GEN_81 & io_free_list_wr_en_1 | _GEN_82
        & io_free_list_wr_en_2 | _GEN_83 & io_free_list_wr_en_3;
      automatic logic       _GEN_84 = io_instruction_RD_0 == 5'hD;
      automatic logic       _GEN_85 = io_instruction_RD_1 == 5'hD;
      automatic logic       _GEN_86 = io_instruction_RD_2 == 5'hD;
      automatic logic       _GEN_87 = io_instruction_RD_3 == 5'hD;
      automatic logic       is_being_written_vec_13 =
        _GEN_84 & io_free_list_wr_en_0 | _GEN_85 & io_free_list_wr_en_1 | _GEN_86
        & io_free_list_wr_en_2 | _GEN_87 & io_free_list_wr_en_3;
      automatic logic       _GEN_88 = io_instruction_RD_0 == 5'hE;
      automatic logic       _GEN_89 = io_instruction_RD_1 == 5'hE;
      automatic logic       _GEN_90 = io_instruction_RD_2 == 5'hE;
      automatic logic       _GEN_91 = io_instruction_RD_3 == 5'hE;
      automatic logic       is_being_written_vec_14 =
        _GEN_88 & io_free_list_wr_en_0 | _GEN_89 & io_free_list_wr_en_1 | _GEN_90
        & io_free_list_wr_en_2 | _GEN_91 & io_free_list_wr_en_3;
      automatic logic       _GEN_92 = io_instruction_RD_0 == 5'hF;
      automatic logic       _GEN_93 = io_instruction_RD_1 == 5'hF;
      automatic logic       _GEN_94 = io_instruction_RD_2 == 5'hF;
      automatic logic       _GEN_95 = io_instruction_RD_3 == 5'hF;
      automatic logic       is_being_written_vec_15 =
        _GEN_92 & io_free_list_wr_en_0 | _GEN_93 & io_free_list_wr_en_1 | _GEN_94
        & io_free_list_wr_en_2 | _GEN_95 & io_free_list_wr_en_3;
      automatic logic       _GEN_96;
      automatic logic       _GEN_97;
      automatic logic       _GEN_98;
      automatic logic       _GEN_99;
      automatic logic       is_being_written_vec_16;
      automatic logic       _GEN_100;
      automatic logic       _GEN_101;
      automatic logic       _GEN_102;
      automatic logic       _GEN_103;
      automatic logic       is_being_written_vec_17;
      automatic logic       _GEN_104;
      automatic logic       _GEN_105;
      automatic logic       _GEN_106;
      automatic logic       _GEN_107;
      automatic logic       is_being_written_vec_18;
      automatic logic       _GEN_108;
      automatic logic       _GEN_109;
      automatic logic       _GEN_110;
      automatic logic       _GEN_111;
      automatic logic       is_being_written_vec_19;
      automatic logic       _GEN_112;
      automatic logic       _GEN_113;
      automatic logic       _GEN_114;
      automatic logic       _GEN_115;
      automatic logic       is_being_written_vec_20;
      automatic logic       _GEN_116;
      automatic logic       _GEN_117;
      automatic logic       _GEN_118;
      automatic logic       _GEN_119;
      automatic logic       is_being_written_vec_21;
      automatic logic       _GEN_120;
      automatic logic       _GEN_121;
      automatic logic       _GEN_122;
      automatic logic       _GEN_123;
      automatic logic       is_being_written_vec_22;
      automatic logic       _GEN_124;
      automatic logic       _GEN_125;
      automatic logic       _GEN_126;
      automatic logic       _GEN_127;
      automatic logic       is_being_written_vec_23;
      automatic logic       _GEN_128;
      automatic logic       _GEN_129;
      automatic logic       _GEN_130;
      automatic logic       _GEN_131;
      automatic logic       is_being_written_vec_24;
      automatic logic       _GEN_132;
      automatic logic       _GEN_133;
      automatic logic       _GEN_134;
      automatic logic       _GEN_135;
      automatic logic       is_being_written_vec_25;
      automatic logic       _GEN_136;
      automatic logic       _GEN_137;
      automatic logic       _GEN_138;
      automatic logic       _GEN_139;
      automatic logic       is_being_written_vec_26;
      automatic logic       _GEN_140;
      automatic logic       _GEN_141;
      automatic logic       _GEN_142;
      automatic logic       _GEN_143;
      automatic logic       is_being_written_vec_27;
      automatic logic       _GEN_144;
      automatic logic       _GEN_145;
      automatic logic       _GEN_146;
      automatic logic       _GEN_147;
      automatic logic       is_being_written_vec_28;
      automatic logic       _GEN_148;
      automatic logic       _GEN_149;
      automatic logic       _GEN_150;
      automatic logic       _GEN_151;
      automatic logic       is_being_written_vec_29;
      automatic logic       _GEN_152;
      automatic logic       _GEN_153;
      automatic logic       _GEN_154;
      automatic logic       _GEN_155;
      automatic logic       is_being_written_vec_30;
      automatic logic       is_being_written_vec_31 =
        (&io_instruction_RD_0) & io_free_list_wr_en_0 | (&io_instruction_RD_1)
        & io_free_list_wr_en_1 | (&io_instruction_RD_2) & io_free_list_wr_en_2
        | (&io_instruction_RD_3) & io_free_list_wr_en_3;
      automatic logic [5:0] wr_data_in_1;
      automatic logic [5:0] wr_data_in_2;
      automatic logic [5:0] wr_data_in_3;
      automatic logic [5:0] wr_data_in_4;
      automatic logic [5:0] wr_data_in_5;
      automatic logic [5:0] wr_data_in_6;
      automatic logic [5:0] wr_data_in_7;
      automatic logic [5:0] wr_data_in_8;
      automatic logic [5:0] wr_data_in_9;
      automatic logic [5:0] wr_data_in_10;
      automatic logic [5:0] wr_data_in_11;
      automatic logic [5:0] wr_data_in_12;
      automatic logic [5:0] wr_data_in_13;
      automatic logic [5:0] wr_data_in_14;
      automatic logic [5:0] wr_data_in_15;
      automatic logic       _GEN_156 = active_RAT == 4'h0;
      automatic logic [3:0] _GEN_157 = active_RAT + 4'h1;
      automatic logic       _GEN_158;
      automatic logic       _GEN_159 = active_RAT == 4'h1;
      automatic logic       _GEN_160;
      automatic logic       _GEN_161 = active_RAT == 4'h2;
      automatic logic       _GEN_162;
      automatic logic       _GEN_163 = active_RAT == 4'h3;
      automatic logic       _GEN_164;
      automatic logic       _GEN_165 = active_RAT == 4'h4;
      automatic logic       _GEN_166;
      automatic logic       _GEN_167 = active_RAT == 4'h5;
      automatic logic       _GEN_168;
      automatic logic       _GEN_169 = active_RAT == 4'h6;
      automatic logic       _GEN_170;
      automatic logic       _GEN_171 = active_RAT == 4'h7;
      automatic logic       _GEN_172;
      automatic logic       _GEN_173 = active_RAT == 4'h8;
      automatic logic       _GEN_174;
      automatic logic       _GEN_175 = active_RAT == 4'h9;
      automatic logic       _GEN_176;
      automatic logic       _GEN_177 = active_RAT == 4'hA;
      automatic logic       _GEN_178;
      automatic logic       _GEN_179 = active_RAT == 4'hB;
      automatic logic       _GEN_180;
      automatic logic       _GEN_181 = active_RAT == 4'hC;
      automatic logic       _GEN_182;
      automatic logic       _GEN_183 = active_RAT == 4'hD;
      automatic logic       _GEN_184;
      automatic logic       _GEN_185 = active_RAT == 4'hE;
      automatic logic       _GEN_186;
      automatic logic       _GEN_187;
      _GEN_32 = io_instruction_RD_0 == 5'h0;
      _GEN_33 = io_instruction_RD_1 == 5'h0;
      _GEN_34 = io_instruction_RD_2 == 5'h0;
      _GEN_35 = io_instruction_RD_3 == 5'h0;
      is_being_written_vec_0 =
        _GEN_32 & io_free_list_wr_en_0 | _GEN_33 & io_free_list_wr_en_1 | _GEN_34
        & io_free_list_wr_en_2 | _GEN_35 & io_free_list_wr_en_3;
      _GEN_96 = io_instruction_RD_0 == 5'h10;
      _GEN_97 = io_instruction_RD_1 == 5'h10;
      _GEN_98 = io_instruction_RD_2 == 5'h10;
      _GEN_99 = io_instruction_RD_3 == 5'h10;
      is_being_written_vec_16 =
        _GEN_96 & io_free_list_wr_en_0 | _GEN_97 & io_free_list_wr_en_1 | _GEN_98
        & io_free_list_wr_en_2 | _GEN_99 & io_free_list_wr_en_3;
      _GEN_100 = io_instruction_RD_0 == 5'h11;
      _GEN_101 = io_instruction_RD_1 == 5'h11;
      _GEN_102 = io_instruction_RD_2 == 5'h11;
      _GEN_103 = io_instruction_RD_3 == 5'h11;
      is_being_written_vec_17 =
        _GEN_100 & io_free_list_wr_en_0 | _GEN_101 & io_free_list_wr_en_1 | _GEN_102
        & io_free_list_wr_en_2 | _GEN_103 & io_free_list_wr_en_3;
      _GEN_104 = io_instruction_RD_0 == 5'h12;
      _GEN_105 = io_instruction_RD_1 == 5'h12;
      _GEN_106 = io_instruction_RD_2 == 5'h12;
      _GEN_107 = io_instruction_RD_3 == 5'h12;
      is_being_written_vec_18 =
        _GEN_104 & io_free_list_wr_en_0 | _GEN_105 & io_free_list_wr_en_1 | _GEN_106
        & io_free_list_wr_en_2 | _GEN_107 & io_free_list_wr_en_3;
      _GEN_108 = io_instruction_RD_0 == 5'h13;
      _GEN_109 = io_instruction_RD_1 == 5'h13;
      _GEN_110 = io_instruction_RD_2 == 5'h13;
      _GEN_111 = io_instruction_RD_3 == 5'h13;
      is_being_written_vec_19 =
        _GEN_108 & io_free_list_wr_en_0 | _GEN_109 & io_free_list_wr_en_1 | _GEN_110
        & io_free_list_wr_en_2 | _GEN_111 & io_free_list_wr_en_3;
      _GEN_112 = io_instruction_RD_0 == 5'h14;
      _GEN_113 = io_instruction_RD_1 == 5'h14;
      _GEN_114 = io_instruction_RD_2 == 5'h14;
      _GEN_115 = io_instruction_RD_3 == 5'h14;
      is_being_written_vec_20 =
        _GEN_112 & io_free_list_wr_en_0 | _GEN_113 & io_free_list_wr_en_1 | _GEN_114
        & io_free_list_wr_en_2 | _GEN_115 & io_free_list_wr_en_3;
      _GEN_116 = io_instruction_RD_0 == 5'h15;
      _GEN_117 = io_instruction_RD_1 == 5'h15;
      _GEN_118 = io_instruction_RD_2 == 5'h15;
      _GEN_119 = io_instruction_RD_3 == 5'h15;
      is_being_written_vec_21 =
        _GEN_116 & io_free_list_wr_en_0 | _GEN_117 & io_free_list_wr_en_1 | _GEN_118
        & io_free_list_wr_en_2 | _GEN_119 & io_free_list_wr_en_3;
      _GEN_120 = io_instruction_RD_0 == 5'h16;
      _GEN_121 = io_instruction_RD_1 == 5'h16;
      _GEN_122 = io_instruction_RD_2 == 5'h16;
      _GEN_123 = io_instruction_RD_3 == 5'h16;
      is_being_written_vec_22 =
        _GEN_120 & io_free_list_wr_en_0 | _GEN_121 & io_free_list_wr_en_1 | _GEN_122
        & io_free_list_wr_en_2 | _GEN_123 & io_free_list_wr_en_3;
      _GEN_124 = io_instruction_RD_0 == 5'h17;
      _GEN_125 = io_instruction_RD_1 == 5'h17;
      _GEN_126 = io_instruction_RD_2 == 5'h17;
      _GEN_127 = io_instruction_RD_3 == 5'h17;
      is_being_written_vec_23 =
        _GEN_124 & io_free_list_wr_en_0 | _GEN_125 & io_free_list_wr_en_1 | _GEN_126
        & io_free_list_wr_en_2 | _GEN_127 & io_free_list_wr_en_3;
      _GEN_128 = io_instruction_RD_0 == 5'h18;
      _GEN_129 = io_instruction_RD_1 == 5'h18;
      _GEN_130 = io_instruction_RD_2 == 5'h18;
      _GEN_131 = io_instruction_RD_3 == 5'h18;
      is_being_written_vec_24 =
        _GEN_128 & io_free_list_wr_en_0 | _GEN_129 & io_free_list_wr_en_1 | _GEN_130
        & io_free_list_wr_en_2 | _GEN_131 & io_free_list_wr_en_3;
      _GEN_132 = io_instruction_RD_0 == 5'h19;
      _GEN_133 = io_instruction_RD_1 == 5'h19;
      _GEN_134 = io_instruction_RD_2 == 5'h19;
      _GEN_135 = io_instruction_RD_3 == 5'h19;
      is_being_written_vec_25 =
        _GEN_132 & io_free_list_wr_en_0 | _GEN_133 & io_free_list_wr_en_1 | _GEN_134
        & io_free_list_wr_en_2 | _GEN_135 & io_free_list_wr_en_3;
      _GEN_136 = io_instruction_RD_0 == 5'h1A;
      _GEN_137 = io_instruction_RD_1 == 5'h1A;
      _GEN_138 = io_instruction_RD_2 == 5'h1A;
      _GEN_139 = io_instruction_RD_3 == 5'h1A;
      is_being_written_vec_26 =
        _GEN_136 & io_free_list_wr_en_0 | _GEN_137 & io_free_list_wr_en_1 | _GEN_138
        & io_free_list_wr_en_2 | _GEN_139 & io_free_list_wr_en_3;
      _GEN_140 = io_instruction_RD_0 == 5'h1B;
      _GEN_141 = io_instruction_RD_1 == 5'h1B;
      _GEN_142 = io_instruction_RD_2 == 5'h1B;
      _GEN_143 = io_instruction_RD_3 == 5'h1B;
      is_being_written_vec_27 =
        _GEN_140 & io_free_list_wr_en_0 | _GEN_141 & io_free_list_wr_en_1 | _GEN_142
        & io_free_list_wr_en_2 | _GEN_143 & io_free_list_wr_en_3;
      _GEN_144 = io_instruction_RD_0 == 5'h1C;
      _GEN_145 = io_instruction_RD_1 == 5'h1C;
      _GEN_146 = io_instruction_RD_2 == 5'h1C;
      _GEN_147 = io_instruction_RD_3 == 5'h1C;
      is_being_written_vec_28 =
        _GEN_144 & io_free_list_wr_en_0 | _GEN_145 & io_free_list_wr_en_1 | _GEN_146
        & io_free_list_wr_en_2 | _GEN_147 & io_free_list_wr_en_3;
      _GEN_148 = io_instruction_RD_0 == 5'h1D;
      _GEN_149 = io_instruction_RD_1 == 5'h1D;
      _GEN_150 = io_instruction_RD_2 == 5'h1D;
      _GEN_151 = io_instruction_RD_3 == 5'h1D;
      is_being_written_vec_29 =
        _GEN_148 & io_free_list_wr_en_0 | _GEN_149 & io_free_list_wr_en_1 | _GEN_150
        & io_free_list_wr_en_2 | _GEN_151 & io_free_list_wr_en_3;
      _GEN_152 = io_instruction_RD_0 == 5'h1E;
      _GEN_153 = io_instruction_RD_1 == 5'h1E;
      _GEN_154 = io_instruction_RD_2 == 5'h1E;
      _GEN_155 = io_instruction_RD_3 == 5'h1E;
      is_being_written_vec_30 =
        _GEN_152 & io_free_list_wr_en_0 | _GEN_153 & io_free_list_wr_en_1 | _GEN_154
        & io_free_list_wr_en_2 | _GEN_155 & io_free_list_wr_en_3;
      wr_data_in_1 =
        _GEN_39
          ? io_free_list_RD_3
          : _GEN_38
              ? io_free_list_RD_2
              : _GEN_37 ? io_free_list_RD_1 : _GEN_36 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_2 =
        _GEN_43
          ? io_free_list_RD_3
          : _GEN_42
              ? io_free_list_RD_2
              : _GEN_41 ? io_free_list_RD_1 : _GEN_40 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_3 =
        _GEN_47
          ? io_free_list_RD_3
          : _GEN_46
              ? io_free_list_RD_2
              : _GEN_45 ? io_free_list_RD_1 : _GEN_44 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_4 =
        _GEN_51
          ? io_free_list_RD_3
          : _GEN_50
              ? io_free_list_RD_2
              : _GEN_49 ? io_free_list_RD_1 : _GEN_48 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_5 =
        _GEN_55
          ? io_free_list_RD_3
          : _GEN_54
              ? io_free_list_RD_2
              : _GEN_53 ? io_free_list_RD_1 : _GEN_52 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_6 =
        _GEN_59
          ? io_free_list_RD_3
          : _GEN_58
              ? io_free_list_RD_2
              : _GEN_57 ? io_free_list_RD_1 : _GEN_56 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_7 =
        _GEN_63
          ? io_free_list_RD_3
          : _GEN_62
              ? io_free_list_RD_2
              : _GEN_61 ? io_free_list_RD_1 : _GEN_60 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_8 =
        _GEN_67
          ? io_free_list_RD_3
          : _GEN_66
              ? io_free_list_RD_2
              : _GEN_65 ? io_free_list_RD_1 : _GEN_64 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_9 =
        _GEN_71
          ? io_free_list_RD_3
          : _GEN_70
              ? io_free_list_RD_2
              : _GEN_69 ? io_free_list_RD_1 : _GEN_68 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_10 =
        _GEN_75
          ? io_free_list_RD_3
          : _GEN_74
              ? io_free_list_RD_2
              : _GEN_73 ? io_free_list_RD_1 : _GEN_72 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_11 =
        _GEN_79
          ? io_free_list_RD_3
          : _GEN_78
              ? io_free_list_RD_2
              : _GEN_77 ? io_free_list_RD_1 : _GEN_76 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_12 =
        _GEN_83
          ? io_free_list_RD_3
          : _GEN_82
              ? io_free_list_RD_2
              : _GEN_81 ? io_free_list_RD_1 : _GEN_80 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_13 =
        _GEN_87
          ? io_free_list_RD_3
          : _GEN_86
              ? io_free_list_RD_2
              : _GEN_85 ? io_free_list_RD_1 : _GEN_84 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_14 =
        _GEN_91
          ? io_free_list_RD_3
          : _GEN_90
              ? io_free_list_RD_2
              : _GEN_89 ? io_free_list_RD_1 : _GEN_88 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_15 =
        _GEN_95
          ? io_free_list_RD_3
          : _GEN_94
              ? io_free_list_RD_2
              : _GEN_93 ? io_free_list_RD_1 : _GEN_92 ? io_free_list_RD_0 : 6'h0;
      _GEN_158 = _GEN_157 == 4'h0 & io_create_checkpoint;
      _GEN_160 = _GEN_157 == 4'h1 & io_create_checkpoint;
      _GEN_162 = _GEN_157 == 4'h2 & io_create_checkpoint;
      _GEN_164 = _GEN_157 == 4'h3 & io_create_checkpoint;
      _GEN_166 = _GEN_157 == 4'h4 & io_create_checkpoint;
      _GEN_168 = _GEN_157 == 4'h5 & io_create_checkpoint;
      _GEN_170 = _GEN_157 == 4'h6 & io_create_checkpoint;
      _GEN_172 = _GEN_157 == 4'h7 & io_create_checkpoint;
      _GEN_174 = _GEN_157 == 4'h8 & io_create_checkpoint;
      _GEN_176 = _GEN_157 == 4'h9 & io_create_checkpoint;
      _GEN_178 = _GEN_157 == 4'hA & io_create_checkpoint;
      _GEN_180 = _GEN_157 == 4'hB & io_create_checkpoint;
      _GEN_182 = _GEN_157 == 4'hC & io_create_checkpoint;
      _GEN_184 = _GEN_157 == 4'hD & io_create_checkpoint;
      _GEN_186 = _GEN_157 == 4'hE & io_create_checkpoint;
      _GEN_187 = (&_GEN_157) & io_create_checkpoint;
      if (io_restore_checkpoint)
        active_RAT <= io_restore_checkpoint_value;
      else if (io_create_checkpoint)
        active_RAT <= active_RAT + 4'h1;
      if (_GEN_156 & is_being_written_vec_0)
        RAT_memories_0_0 <=
          _GEN_35
            ? io_free_list_RD_3
            : _GEN_34
                ? io_free_list_RD_2
                : _GEN_33 ? io_free_list_RD_1 : _GEN_32 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_0 <= RAT_memories_4_0;
      if (_GEN_156 & is_being_written_vec_1)
        RAT_memories_0_1 <= wr_data_in_1;
      else if (_GEN_158)
        RAT_memories_0_1 <= RAT_memories_4_1;
      if (_GEN_156 & is_being_written_vec_2)
        RAT_memories_0_2 <= wr_data_in_2;
      else if (_GEN_158)
        RAT_memories_0_2 <= RAT_memories_4_2;
      if (_GEN_156 & is_being_written_vec_3)
        RAT_memories_0_3 <= wr_data_in_3;
      else if (_GEN_158)
        RAT_memories_0_3 <= RAT_memories_4_3;
      if (_GEN_156 & is_being_written_vec_4)
        RAT_memories_0_4 <= wr_data_in_4;
      else if (_GEN_158)
        RAT_memories_0_4 <= RAT_memories_4_4;
      if (_GEN_156 & is_being_written_vec_5)
        RAT_memories_0_5 <= wr_data_in_5;
      else if (_GEN_158)
        RAT_memories_0_5 <= RAT_memories_4_5;
      if (_GEN_156 & is_being_written_vec_6)
        RAT_memories_0_6 <= wr_data_in_6;
      else if (_GEN_158)
        RAT_memories_0_6 <= RAT_memories_4_6;
      if (_GEN_156 & is_being_written_vec_7)
        RAT_memories_0_7 <= wr_data_in_7;
      else if (_GEN_158)
        RAT_memories_0_7 <= RAT_memories_4_7;
      if (_GEN_156 & is_being_written_vec_8)
        RAT_memories_0_8 <= wr_data_in_8;
      else if (_GEN_158)
        RAT_memories_0_8 <= RAT_memories_4_8;
      if (_GEN_156 & is_being_written_vec_9)
        RAT_memories_0_9 <= wr_data_in_9;
      else if (_GEN_158)
        RAT_memories_0_9 <= RAT_memories_4_9;
      if (_GEN_156 & is_being_written_vec_10)
        RAT_memories_0_10 <= wr_data_in_10;
      else if (_GEN_158)
        RAT_memories_0_10 <= RAT_memories_4_10;
      if (_GEN_156 & is_being_written_vec_11)
        RAT_memories_0_11 <= wr_data_in_11;
      else if (_GEN_158)
        RAT_memories_0_11 <= RAT_memories_4_11;
      if (_GEN_156 & is_being_written_vec_12)
        RAT_memories_0_12 <= wr_data_in_12;
      else if (_GEN_158)
        RAT_memories_0_12 <= RAT_memories_4_12;
      if (_GEN_156 & is_being_written_vec_13)
        RAT_memories_0_13 <= wr_data_in_13;
      else if (_GEN_158)
        RAT_memories_0_13 <= RAT_memories_4_13;
      if (_GEN_156 & is_being_written_vec_14)
        RAT_memories_0_14 <= wr_data_in_14;
      else if (_GEN_158)
        RAT_memories_0_14 <= RAT_memories_4_14;
      if (_GEN_156 & is_being_written_vec_15)
        RAT_memories_0_15 <= wr_data_in_15;
      else if (_GEN_158)
        RAT_memories_0_15 <= RAT_memories_4_15;
      if (_GEN_156 & is_being_written_vec_16)
        RAT_memories_0_16 <=
          _GEN_99
            ? io_free_list_RD_3
            : _GEN_98
                ? io_free_list_RD_2
                : _GEN_97 ? io_free_list_RD_1 : _GEN_96 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_16 <= RAT_memories_4_16;
      if (_GEN_156 & is_being_written_vec_17)
        RAT_memories_0_17 <=
          _GEN_103
            ? io_free_list_RD_3
            : _GEN_102
                ? io_free_list_RD_2
                : _GEN_101 ? io_free_list_RD_1 : _GEN_100 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_17 <= RAT_memories_4_17;
      if (_GEN_156 & is_being_written_vec_18)
        RAT_memories_0_18 <=
          _GEN_107
            ? io_free_list_RD_3
            : _GEN_106
                ? io_free_list_RD_2
                : _GEN_105 ? io_free_list_RD_1 : _GEN_104 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_18 <= RAT_memories_4_18;
      if (_GEN_156 & is_being_written_vec_19)
        RAT_memories_0_19 <=
          _GEN_111
            ? io_free_list_RD_3
            : _GEN_110
                ? io_free_list_RD_2
                : _GEN_109 ? io_free_list_RD_1 : _GEN_108 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_19 <= RAT_memories_4_19;
      if (_GEN_156 & is_being_written_vec_20)
        RAT_memories_0_20 <=
          _GEN_115
            ? io_free_list_RD_3
            : _GEN_114
                ? io_free_list_RD_2
                : _GEN_113 ? io_free_list_RD_1 : _GEN_112 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_20 <= RAT_memories_4_20;
      if (_GEN_156 & is_being_written_vec_21)
        RAT_memories_0_21 <=
          _GEN_119
            ? io_free_list_RD_3
            : _GEN_118
                ? io_free_list_RD_2
                : _GEN_117 ? io_free_list_RD_1 : _GEN_116 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_21 <= RAT_memories_4_21;
      if (_GEN_156 & is_being_written_vec_22)
        RAT_memories_0_22 <=
          _GEN_123
            ? io_free_list_RD_3
            : _GEN_122
                ? io_free_list_RD_2
                : _GEN_121 ? io_free_list_RD_1 : _GEN_120 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_22 <= RAT_memories_4_22;
      if (_GEN_156 & is_being_written_vec_23)
        RAT_memories_0_23 <=
          _GEN_127
            ? io_free_list_RD_3
            : _GEN_126
                ? io_free_list_RD_2
                : _GEN_125 ? io_free_list_RD_1 : _GEN_124 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_23 <= RAT_memories_4_23;
      if (_GEN_156 & is_being_written_vec_24)
        RAT_memories_0_24 <=
          _GEN_131
            ? io_free_list_RD_3
            : _GEN_130
                ? io_free_list_RD_2
                : _GEN_129 ? io_free_list_RD_1 : _GEN_128 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_24 <= RAT_memories_4_24;
      if (_GEN_156 & is_being_written_vec_25)
        RAT_memories_0_25 <=
          _GEN_135
            ? io_free_list_RD_3
            : _GEN_134
                ? io_free_list_RD_2
                : _GEN_133 ? io_free_list_RD_1 : _GEN_132 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_25 <= RAT_memories_4_25;
      if (_GEN_156 & is_being_written_vec_26)
        RAT_memories_0_26 <=
          _GEN_139
            ? io_free_list_RD_3
            : _GEN_138
                ? io_free_list_RD_2
                : _GEN_137 ? io_free_list_RD_1 : _GEN_136 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_26 <= RAT_memories_4_26;
      if (_GEN_156 & is_being_written_vec_27)
        RAT_memories_0_27 <=
          _GEN_143
            ? io_free_list_RD_3
            : _GEN_142
                ? io_free_list_RD_2
                : _GEN_141 ? io_free_list_RD_1 : _GEN_140 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_27 <= RAT_memories_4_27;
      if (_GEN_156 & is_being_written_vec_28)
        RAT_memories_0_28 <=
          _GEN_147
            ? io_free_list_RD_3
            : _GEN_146
                ? io_free_list_RD_2
                : _GEN_145 ? io_free_list_RD_1 : _GEN_144 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_28 <= RAT_memories_4_28;
      if (_GEN_156 & is_being_written_vec_29)
        RAT_memories_0_29 <=
          _GEN_151
            ? io_free_list_RD_3
            : _GEN_150
                ? io_free_list_RD_2
                : _GEN_149 ? io_free_list_RD_1 : _GEN_148 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_29 <= RAT_memories_4_29;
      if (_GEN_156 & is_being_written_vec_30)
        RAT_memories_0_30 <=
          _GEN_155
            ? io_free_list_RD_3
            : _GEN_154
                ? io_free_list_RD_2
                : _GEN_153 ? io_free_list_RD_1 : _GEN_152 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_30 <= RAT_memories_4_30;
      if (_GEN_156 & is_being_written_vec_31)
        RAT_memories_0_31 <=
          (&io_instruction_RD_3)
            ? io_free_list_RD_3
            : (&io_instruction_RD_2)
                ? io_free_list_RD_2
                : (&io_instruction_RD_1)
                    ? io_free_list_RD_1
                    : (&io_instruction_RD_0) ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_31 <= RAT_memories_4_31;
      if (_GEN_159 & is_being_written_vec_0)
        RAT_memories_1_0 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_0 <= RAT_memories_0_0;
      if (_GEN_159 & is_being_written_vec_1)
        RAT_memories_1_1 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_1 <= RAT_memories_0_1;
      if (_GEN_159 & is_being_written_vec_2)
        RAT_memories_1_2 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_2 <= RAT_memories_0_2;
      if (_GEN_159 & is_being_written_vec_3)
        RAT_memories_1_3 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_3 <= RAT_memories_0_3;
      if (_GEN_159 & is_being_written_vec_4)
        RAT_memories_1_4 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_4 <= RAT_memories_0_4;
      if (_GEN_159 & is_being_written_vec_5)
        RAT_memories_1_5 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_5 <= RAT_memories_0_5;
      if (_GEN_159 & is_being_written_vec_6)
        RAT_memories_1_6 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_6 <= RAT_memories_0_6;
      if (_GEN_159 & is_being_written_vec_7)
        RAT_memories_1_7 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_7 <= RAT_memories_0_7;
      if (_GEN_159 & is_being_written_vec_8)
        RAT_memories_1_8 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_8 <= RAT_memories_0_8;
      if (_GEN_159 & is_being_written_vec_9)
        RAT_memories_1_9 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_9 <= RAT_memories_0_9;
      if (_GEN_159 & is_being_written_vec_10)
        RAT_memories_1_10 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_10 <= RAT_memories_0_10;
      if (_GEN_159 & is_being_written_vec_11)
        RAT_memories_1_11 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_11 <= RAT_memories_0_11;
      if (_GEN_159 & is_being_written_vec_12)
        RAT_memories_1_12 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_12 <= RAT_memories_0_12;
      if (_GEN_159 & is_being_written_vec_13)
        RAT_memories_1_13 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_13 <= RAT_memories_0_13;
      if (_GEN_159 & is_being_written_vec_14)
        RAT_memories_1_14 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_14 <= RAT_memories_0_14;
      if (_GEN_159 & is_being_written_vec_15)
        RAT_memories_1_15 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_15 <= RAT_memories_0_15;
      if (_GEN_159 & is_being_written_vec_16)
        RAT_memories_1_16 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_16 <= RAT_memories_0_16;
      if (_GEN_159 & is_being_written_vec_17)
        RAT_memories_1_17 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_17 <= RAT_memories_0_17;
      if (_GEN_159 & is_being_written_vec_18)
        RAT_memories_1_18 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_18 <= RAT_memories_0_18;
      if (_GEN_159 & is_being_written_vec_19)
        RAT_memories_1_19 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_19 <= RAT_memories_0_19;
      if (_GEN_159 & is_being_written_vec_20)
        RAT_memories_1_20 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_20 <= RAT_memories_0_20;
      if (_GEN_159 & is_being_written_vec_21)
        RAT_memories_1_21 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_21 <= RAT_memories_0_21;
      if (_GEN_159 & is_being_written_vec_22)
        RAT_memories_1_22 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_22 <= RAT_memories_0_22;
      if (_GEN_159 & is_being_written_vec_23)
        RAT_memories_1_23 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_23 <= RAT_memories_0_23;
      if (_GEN_159 & is_being_written_vec_24)
        RAT_memories_1_24 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_24 <= RAT_memories_0_24;
      if (_GEN_159 & is_being_written_vec_25)
        RAT_memories_1_25 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_25 <= RAT_memories_0_25;
      if (_GEN_159 & is_being_written_vec_26)
        RAT_memories_1_26 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_26 <= RAT_memories_0_26;
      if (_GEN_159 & is_being_written_vec_27)
        RAT_memories_1_27 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_27 <= RAT_memories_0_27;
      if (_GEN_159 & is_being_written_vec_28)
        RAT_memories_1_28 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_28 <= RAT_memories_0_28;
      if (_GEN_159 & is_being_written_vec_29)
        RAT_memories_1_29 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_29 <= RAT_memories_0_29;
      if (_GEN_159 & is_being_written_vec_30)
        RAT_memories_1_30 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_30 <= RAT_memories_0_30;
      if (_GEN_159 & is_being_written_vec_31)
        RAT_memories_1_31 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_31 <= RAT_memories_0_31;
      if (_GEN_161 & is_being_written_vec_0)
        RAT_memories_2_0 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_0 <= RAT_memories_1_0;
      if (_GEN_161 & is_being_written_vec_1)
        RAT_memories_2_1 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_1 <= RAT_memories_1_1;
      if (_GEN_161 & is_being_written_vec_2)
        RAT_memories_2_2 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_2 <= RAT_memories_1_2;
      if (_GEN_161 & is_being_written_vec_3)
        RAT_memories_2_3 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_3 <= RAT_memories_1_3;
      if (_GEN_161 & is_being_written_vec_4)
        RAT_memories_2_4 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_4 <= RAT_memories_1_4;
      if (_GEN_161 & is_being_written_vec_5)
        RAT_memories_2_5 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_5 <= RAT_memories_1_5;
      if (_GEN_161 & is_being_written_vec_6)
        RAT_memories_2_6 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_6 <= RAT_memories_1_6;
      if (_GEN_161 & is_being_written_vec_7)
        RAT_memories_2_7 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_7 <= RAT_memories_1_7;
      if (_GEN_161 & is_being_written_vec_8)
        RAT_memories_2_8 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_8 <= RAT_memories_1_8;
      if (_GEN_161 & is_being_written_vec_9)
        RAT_memories_2_9 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_9 <= RAT_memories_1_9;
      if (_GEN_161 & is_being_written_vec_10)
        RAT_memories_2_10 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_10 <= RAT_memories_1_10;
      if (_GEN_161 & is_being_written_vec_11)
        RAT_memories_2_11 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_11 <= RAT_memories_1_11;
      if (_GEN_161 & is_being_written_vec_12)
        RAT_memories_2_12 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_12 <= RAT_memories_1_12;
      if (_GEN_161 & is_being_written_vec_13)
        RAT_memories_2_13 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_13 <= RAT_memories_1_13;
      if (_GEN_161 & is_being_written_vec_14)
        RAT_memories_2_14 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_14 <= RAT_memories_1_14;
      if (_GEN_161 & is_being_written_vec_15)
        RAT_memories_2_15 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_15 <= RAT_memories_1_15;
      if (_GEN_161 & is_being_written_vec_16)
        RAT_memories_2_16 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_16 <= RAT_memories_1_16;
      if (_GEN_161 & is_being_written_vec_17)
        RAT_memories_2_17 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_17 <= RAT_memories_1_17;
      if (_GEN_161 & is_being_written_vec_18)
        RAT_memories_2_18 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_18 <= RAT_memories_1_18;
      if (_GEN_161 & is_being_written_vec_19)
        RAT_memories_2_19 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_19 <= RAT_memories_1_19;
      if (_GEN_161 & is_being_written_vec_20)
        RAT_memories_2_20 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_20 <= RAT_memories_1_20;
      if (_GEN_161 & is_being_written_vec_21)
        RAT_memories_2_21 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_21 <= RAT_memories_1_21;
      if (_GEN_161 & is_being_written_vec_22)
        RAT_memories_2_22 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_22 <= RAT_memories_1_22;
      if (_GEN_161 & is_being_written_vec_23)
        RAT_memories_2_23 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_23 <= RAT_memories_1_23;
      if (_GEN_161 & is_being_written_vec_24)
        RAT_memories_2_24 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_24 <= RAT_memories_1_24;
      if (_GEN_161 & is_being_written_vec_25)
        RAT_memories_2_25 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_25 <= RAT_memories_1_25;
      if (_GEN_161 & is_being_written_vec_26)
        RAT_memories_2_26 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_26 <= RAT_memories_1_26;
      if (_GEN_161 & is_being_written_vec_27)
        RAT_memories_2_27 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_27 <= RAT_memories_1_27;
      if (_GEN_161 & is_being_written_vec_28)
        RAT_memories_2_28 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_28 <= RAT_memories_1_28;
      if (_GEN_161 & is_being_written_vec_29)
        RAT_memories_2_29 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_29 <= RAT_memories_1_29;
      if (_GEN_161 & is_being_written_vec_30)
        RAT_memories_2_30 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_30 <= RAT_memories_1_30;
      if (_GEN_161 & is_being_written_vec_31)
        RAT_memories_2_31 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_31 <= RAT_memories_1_31;
      if (_GEN_163 & is_being_written_vec_0)
        RAT_memories_3_0 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_0 <= RAT_memories_2_0;
      if (_GEN_163 & is_being_written_vec_1)
        RAT_memories_3_1 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_1 <= RAT_memories_2_1;
      if (_GEN_163 & is_being_written_vec_2)
        RAT_memories_3_2 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_2 <= RAT_memories_2_2;
      if (_GEN_163 & is_being_written_vec_3)
        RAT_memories_3_3 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_3 <= RAT_memories_2_3;
      if (_GEN_163 & is_being_written_vec_4)
        RAT_memories_3_4 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_4 <= RAT_memories_2_4;
      if (_GEN_163 & is_being_written_vec_5)
        RAT_memories_3_5 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_5 <= RAT_memories_2_5;
      if (_GEN_163 & is_being_written_vec_6)
        RAT_memories_3_6 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_6 <= RAT_memories_2_6;
      if (_GEN_163 & is_being_written_vec_7)
        RAT_memories_3_7 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_7 <= RAT_memories_2_7;
      if (_GEN_163 & is_being_written_vec_8)
        RAT_memories_3_8 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_8 <= RAT_memories_2_8;
      if (_GEN_163 & is_being_written_vec_9)
        RAT_memories_3_9 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_9 <= RAT_memories_2_9;
      if (_GEN_163 & is_being_written_vec_10)
        RAT_memories_3_10 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_10 <= RAT_memories_2_10;
      if (_GEN_163 & is_being_written_vec_11)
        RAT_memories_3_11 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_11 <= RAT_memories_2_11;
      if (_GEN_163 & is_being_written_vec_12)
        RAT_memories_3_12 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_12 <= RAT_memories_2_12;
      if (_GEN_163 & is_being_written_vec_13)
        RAT_memories_3_13 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_13 <= RAT_memories_2_13;
      if (_GEN_163 & is_being_written_vec_14)
        RAT_memories_3_14 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_14 <= RAT_memories_2_14;
      if (_GEN_163 & is_being_written_vec_15)
        RAT_memories_3_15 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_15 <= RAT_memories_2_15;
      if (_GEN_163 & is_being_written_vec_16)
        RAT_memories_3_16 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_16 <= RAT_memories_2_16;
      if (_GEN_163 & is_being_written_vec_17)
        RAT_memories_3_17 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_17 <= RAT_memories_2_17;
      if (_GEN_163 & is_being_written_vec_18)
        RAT_memories_3_18 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_18 <= RAT_memories_2_18;
      if (_GEN_163 & is_being_written_vec_19)
        RAT_memories_3_19 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_19 <= RAT_memories_2_19;
      if (_GEN_163 & is_being_written_vec_20)
        RAT_memories_3_20 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_20 <= RAT_memories_2_20;
      if (_GEN_163 & is_being_written_vec_21)
        RAT_memories_3_21 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_21 <= RAT_memories_2_21;
      if (_GEN_163 & is_being_written_vec_22)
        RAT_memories_3_22 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_22 <= RAT_memories_2_22;
      if (_GEN_163 & is_being_written_vec_23)
        RAT_memories_3_23 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_23 <= RAT_memories_2_23;
      if (_GEN_163 & is_being_written_vec_24)
        RAT_memories_3_24 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_24 <= RAT_memories_2_24;
      if (_GEN_163 & is_being_written_vec_25)
        RAT_memories_3_25 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_25 <= RAT_memories_2_25;
      if (_GEN_163 & is_being_written_vec_26)
        RAT_memories_3_26 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_26 <= RAT_memories_2_26;
      if (_GEN_163 & is_being_written_vec_27)
        RAT_memories_3_27 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_27 <= RAT_memories_2_27;
      if (_GEN_163 & is_being_written_vec_28)
        RAT_memories_3_28 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_28 <= RAT_memories_2_28;
      if (_GEN_163 & is_being_written_vec_29)
        RAT_memories_3_29 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_29 <= RAT_memories_2_29;
      if (_GEN_163 & is_being_written_vec_30)
        RAT_memories_3_30 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_30 <= RAT_memories_2_30;
      if (_GEN_163 & is_being_written_vec_31)
        RAT_memories_3_31 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_31 <= RAT_memories_2_31;
      if (_GEN_165 & is_being_written_vec_0)
        RAT_memories_4_0 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_0 <= RAT_memories_3_0;
      if (_GEN_165 & is_being_written_vec_1)
        RAT_memories_4_1 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_1 <= RAT_memories_3_1;
      if (_GEN_165 & is_being_written_vec_2)
        RAT_memories_4_2 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_2 <= RAT_memories_3_2;
      if (_GEN_165 & is_being_written_vec_3)
        RAT_memories_4_3 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_3 <= RAT_memories_3_3;
      if (_GEN_165 & is_being_written_vec_4)
        RAT_memories_4_4 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_4 <= RAT_memories_3_4;
      if (_GEN_165 & is_being_written_vec_5)
        RAT_memories_4_5 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_5 <= RAT_memories_3_5;
      if (_GEN_165 & is_being_written_vec_6)
        RAT_memories_4_6 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_6 <= RAT_memories_3_6;
      if (_GEN_165 & is_being_written_vec_7)
        RAT_memories_4_7 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_7 <= RAT_memories_3_7;
      if (_GEN_165 & is_being_written_vec_8)
        RAT_memories_4_8 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_8 <= RAT_memories_3_8;
      if (_GEN_165 & is_being_written_vec_9)
        RAT_memories_4_9 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_9 <= RAT_memories_3_9;
      if (_GEN_165 & is_being_written_vec_10)
        RAT_memories_4_10 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_10 <= RAT_memories_3_10;
      if (_GEN_165 & is_being_written_vec_11)
        RAT_memories_4_11 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_11 <= RAT_memories_3_11;
      if (_GEN_165 & is_being_written_vec_12)
        RAT_memories_4_12 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_12 <= RAT_memories_3_12;
      if (_GEN_165 & is_being_written_vec_13)
        RAT_memories_4_13 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_13 <= RAT_memories_3_13;
      if (_GEN_165 & is_being_written_vec_14)
        RAT_memories_4_14 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_14 <= RAT_memories_3_14;
      if (_GEN_165 & is_being_written_vec_15)
        RAT_memories_4_15 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_15 <= RAT_memories_3_15;
      if (_GEN_165 & is_being_written_vec_16)
        RAT_memories_4_16 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_16 <= RAT_memories_3_16;
      if (_GEN_165 & is_being_written_vec_17)
        RAT_memories_4_17 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_17 <= RAT_memories_3_17;
      if (_GEN_165 & is_being_written_vec_18)
        RAT_memories_4_18 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_18 <= RAT_memories_3_18;
      if (_GEN_165 & is_being_written_vec_19)
        RAT_memories_4_19 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_19 <= RAT_memories_3_19;
      if (_GEN_165 & is_being_written_vec_20)
        RAT_memories_4_20 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_20 <= RAT_memories_3_20;
      if (_GEN_165 & is_being_written_vec_21)
        RAT_memories_4_21 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_21 <= RAT_memories_3_21;
      if (_GEN_165 & is_being_written_vec_22)
        RAT_memories_4_22 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_22 <= RAT_memories_3_22;
      if (_GEN_165 & is_being_written_vec_23)
        RAT_memories_4_23 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_23 <= RAT_memories_3_23;
      if (_GEN_165 & is_being_written_vec_24)
        RAT_memories_4_24 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_24 <= RAT_memories_3_24;
      if (_GEN_165 & is_being_written_vec_25)
        RAT_memories_4_25 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_25 <= RAT_memories_3_25;
      if (_GEN_165 & is_being_written_vec_26)
        RAT_memories_4_26 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_26 <= RAT_memories_3_26;
      if (_GEN_165 & is_being_written_vec_27)
        RAT_memories_4_27 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_27 <= RAT_memories_3_27;
      if (_GEN_165 & is_being_written_vec_28)
        RAT_memories_4_28 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_28 <= RAT_memories_3_28;
      if (_GEN_165 & is_being_written_vec_29)
        RAT_memories_4_29 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_29 <= RAT_memories_3_29;
      if (_GEN_165 & is_being_written_vec_30)
        RAT_memories_4_30 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_30 <= RAT_memories_3_30;
      if (_GEN_165 & is_being_written_vec_31)
        RAT_memories_4_31 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_31 <= RAT_memories_3_31;
      if (_GEN_167 & is_being_written_vec_0)
        RAT_memories_5_0 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_0 <= RAT_memories_4_0;
      if (_GEN_167 & is_being_written_vec_1)
        RAT_memories_5_1 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_1 <= RAT_memories_4_1;
      if (_GEN_167 & is_being_written_vec_2)
        RAT_memories_5_2 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_2 <= RAT_memories_4_2;
      if (_GEN_167 & is_being_written_vec_3)
        RAT_memories_5_3 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_3 <= RAT_memories_4_3;
      if (_GEN_167 & is_being_written_vec_4)
        RAT_memories_5_4 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_4 <= RAT_memories_4_4;
      if (_GEN_167 & is_being_written_vec_5)
        RAT_memories_5_5 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_5 <= RAT_memories_4_5;
      if (_GEN_167 & is_being_written_vec_6)
        RAT_memories_5_6 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_6 <= RAT_memories_4_6;
      if (_GEN_167 & is_being_written_vec_7)
        RAT_memories_5_7 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_7 <= RAT_memories_4_7;
      if (_GEN_167 & is_being_written_vec_8)
        RAT_memories_5_8 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_8 <= RAT_memories_4_8;
      if (_GEN_167 & is_being_written_vec_9)
        RAT_memories_5_9 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_9 <= RAT_memories_4_9;
      if (_GEN_167 & is_being_written_vec_10)
        RAT_memories_5_10 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_10 <= RAT_memories_4_10;
      if (_GEN_167 & is_being_written_vec_11)
        RAT_memories_5_11 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_11 <= RAT_memories_4_11;
      if (_GEN_167 & is_being_written_vec_12)
        RAT_memories_5_12 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_12 <= RAT_memories_4_12;
      if (_GEN_167 & is_being_written_vec_13)
        RAT_memories_5_13 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_13 <= RAT_memories_4_13;
      if (_GEN_167 & is_being_written_vec_14)
        RAT_memories_5_14 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_14 <= RAT_memories_4_14;
      if (_GEN_167 & is_being_written_vec_15)
        RAT_memories_5_15 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_15 <= RAT_memories_4_15;
      if (_GEN_167 & is_being_written_vec_16)
        RAT_memories_5_16 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_16 <= RAT_memories_4_16;
      if (_GEN_167 & is_being_written_vec_17)
        RAT_memories_5_17 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_17 <= RAT_memories_4_17;
      if (_GEN_167 & is_being_written_vec_18)
        RAT_memories_5_18 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_18 <= RAT_memories_4_18;
      if (_GEN_167 & is_being_written_vec_19)
        RAT_memories_5_19 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_19 <= RAT_memories_4_19;
      if (_GEN_167 & is_being_written_vec_20)
        RAT_memories_5_20 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_20 <= RAT_memories_4_20;
      if (_GEN_167 & is_being_written_vec_21)
        RAT_memories_5_21 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_21 <= RAT_memories_4_21;
      if (_GEN_167 & is_being_written_vec_22)
        RAT_memories_5_22 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_22 <= RAT_memories_4_22;
      if (_GEN_167 & is_being_written_vec_23)
        RAT_memories_5_23 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_23 <= RAT_memories_4_23;
      if (_GEN_167 & is_being_written_vec_24)
        RAT_memories_5_24 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_24 <= RAT_memories_4_24;
      if (_GEN_167 & is_being_written_vec_25)
        RAT_memories_5_25 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_25 <= RAT_memories_4_25;
      if (_GEN_167 & is_being_written_vec_26)
        RAT_memories_5_26 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_26 <= RAT_memories_4_26;
      if (_GEN_167 & is_being_written_vec_27)
        RAT_memories_5_27 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_27 <= RAT_memories_4_27;
      if (_GEN_167 & is_being_written_vec_28)
        RAT_memories_5_28 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_28 <= RAT_memories_4_28;
      if (_GEN_167 & is_being_written_vec_29)
        RAT_memories_5_29 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_29 <= RAT_memories_4_29;
      if (_GEN_167 & is_being_written_vec_30)
        RAT_memories_5_30 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_30 <= RAT_memories_4_30;
      if (_GEN_167 & is_being_written_vec_31)
        RAT_memories_5_31 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_31 <= RAT_memories_4_31;
      if (_GEN_169 & is_being_written_vec_0)
        RAT_memories_6_0 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_0 <= RAT_memories_5_0;
      if (_GEN_169 & is_being_written_vec_1)
        RAT_memories_6_1 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_1 <= RAT_memories_5_1;
      if (_GEN_169 & is_being_written_vec_2)
        RAT_memories_6_2 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_2 <= RAT_memories_5_2;
      if (_GEN_169 & is_being_written_vec_3)
        RAT_memories_6_3 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_3 <= RAT_memories_5_3;
      if (_GEN_169 & is_being_written_vec_4)
        RAT_memories_6_4 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_4 <= RAT_memories_5_4;
      if (_GEN_169 & is_being_written_vec_5)
        RAT_memories_6_5 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_5 <= RAT_memories_5_5;
      if (_GEN_169 & is_being_written_vec_6)
        RAT_memories_6_6 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_6 <= RAT_memories_5_6;
      if (_GEN_169 & is_being_written_vec_7)
        RAT_memories_6_7 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_7 <= RAT_memories_5_7;
      if (_GEN_169 & is_being_written_vec_8)
        RAT_memories_6_8 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_8 <= RAT_memories_5_8;
      if (_GEN_169 & is_being_written_vec_9)
        RAT_memories_6_9 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_9 <= RAT_memories_5_9;
      if (_GEN_169 & is_being_written_vec_10)
        RAT_memories_6_10 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_10 <= RAT_memories_5_10;
      if (_GEN_169 & is_being_written_vec_11)
        RAT_memories_6_11 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_11 <= RAT_memories_5_11;
      if (_GEN_169 & is_being_written_vec_12)
        RAT_memories_6_12 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_12 <= RAT_memories_5_12;
      if (_GEN_169 & is_being_written_vec_13)
        RAT_memories_6_13 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_13 <= RAT_memories_5_13;
      if (_GEN_169 & is_being_written_vec_14)
        RAT_memories_6_14 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_14 <= RAT_memories_5_14;
      if (_GEN_169 & is_being_written_vec_15)
        RAT_memories_6_15 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_15 <= RAT_memories_5_15;
      if (_GEN_169 & is_being_written_vec_16)
        RAT_memories_6_16 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_16 <= RAT_memories_5_16;
      if (_GEN_169 & is_being_written_vec_17)
        RAT_memories_6_17 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_17 <= RAT_memories_5_17;
      if (_GEN_169 & is_being_written_vec_18)
        RAT_memories_6_18 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_18 <= RAT_memories_5_18;
      if (_GEN_169 & is_being_written_vec_19)
        RAT_memories_6_19 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_19 <= RAT_memories_5_19;
      if (_GEN_169 & is_being_written_vec_20)
        RAT_memories_6_20 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_20 <= RAT_memories_5_20;
      if (_GEN_169 & is_being_written_vec_21)
        RAT_memories_6_21 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_21 <= RAT_memories_5_21;
      if (_GEN_169 & is_being_written_vec_22)
        RAT_memories_6_22 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_22 <= RAT_memories_5_22;
      if (_GEN_169 & is_being_written_vec_23)
        RAT_memories_6_23 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_23 <= RAT_memories_5_23;
      if (_GEN_169 & is_being_written_vec_24)
        RAT_memories_6_24 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_24 <= RAT_memories_5_24;
      if (_GEN_169 & is_being_written_vec_25)
        RAT_memories_6_25 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_25 <= RAT_memories_5_25;
      if (_GEN_169 & is_being_written_vec_26)
        RAT_memories_6_26 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_26 <= RAT_memories_5_26;
      if (_GEN_169 & is_being_written_vec_27)
        RAT_memories_6_27 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_27 <= RAT_memories_5_27;
      if (_GEN_169 & is_being_written_vec_28)
        RAT_memories_6_28 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_28 <= RAT_memories_5_28;
      if (_GEN_169 & is_being_written_vec_29)
        RAT_memories_6_29 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_29 <= RAT_memories_5_29;
      if (_GEN_169 & is_being_written_vec_30)
        RAT_memories_6_30 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_30 <= RAT_memories_5_30;
      if (_GEN_169 & is_being_written_vec_31)
        RAT_memories_6_31 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_31 <= RAT_memories_5_31;
      if (_GEN_171 & is_being_written_vec_0)
        RAT_memories_7_0 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_0 <= RAT_memories_6_0;
      if (_GEN_171 & is_being_written_vec_1)
        RAT_memories_7_1 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_1 <= RAT_memories_6_1;
      if (_GEN_171 & is_being_written_vec_2)
        RAT_memories_7_2 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_2 <= RAT_memories_6_2;
      if (_GEN_171 & is_being_written_vec_3)
        RAT_memories_7_3 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_3 <= RAT_memories_6_3;
      if (_GEN_171 & is_being_written_vec_4)
        RAT_memories_7_4 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_4 <= RAT_memories_6_4;
      if (_GEN_171 & is_being_written_vec_5)
        RAT_memories_7_5 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_5 <= RAT_memories_6_5;
      if (_GEN_171 & is_being_written_vec_6)
        RAT_memories_7_6 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_6 <= RAT_memories_6_6;
      if (_GEN_171 & is_being_written_vec_7)
        RAT_memories_7_7 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_7 <= RAT_memories_6_7;
      if (_GEN_171 & is_being_written_vec_8)
        RAT_memories_7_8 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_8 <= RAT_memories_6_8;
      if (_GEN_171 & is_being_written_vec_9)
        RAT_memories_7_9 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_9 <= RAT_memories_6_9;
      if (_GEN_171 & is_being_written_vec_10)
        RAT_memories_7_10 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_10 <= RAT_memories_6_10;
      if (_GEN_171 & is_being_written_vec_11)
        RAT_memories_7_11 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_11 <= RAT_memories_6_11;
      if (_GEN_171 & is_being_written_vec_12)
        RAT_memories_7_12 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_12 <= RAT_memories_6_12;
      if (_GEN_171 & is_being_written_vec_13)
        RAT_memories_7_13 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_13 <= RAT_memories_6_13;
      if (_GEN_171 & is_being_written_vec_14)
        RAT_memories_7_14 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_14 <= RAT_memories_6_14;
      if (_GEN_171 & is_being_written_vec_15)
        RAT_memories_7_15 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_15 <= RAT_memories_6_15;
      if (_GEN_171 & is_being_written_vec_16)
        RAT_memories_7_16 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_16 <= RAT_memories_6_16;
      if (_GEN_171 & is_being_written_vec_17)
        RAT_memories_7_17 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_17 <= RAT_memories_6_17;
      if (_GEN_171 & is_being_written_vec_18)
        RAT_memories_7_18 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_18 <= RAT_memories_6_18;
      if (_GEN_171 & is_being_written_vec_19)
        RAT_memories_7_19 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_19 <= RAT_memories_6_19;
      if (_GEN_171 & is_being_written_vec_20)
        RAT_memories_7_20 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_20 <= RAT_memories_6_20;
      if (_GEN_171 & is_being_written_vec_21)
        RAT_memories_7_21 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_21 <= RAT_memories_6_21;
      if (_GEN_171 & is_being_written_vec_22)
        RAT_memories_7_22 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_22 <= RAT_memories_6_22;
      if (_GEN_171 & is_being_written_vec_23)
        RAT_memories_7_23 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_23 <= RAT_memories_6_23;
      if (_GEN_171 & is_being_written_vec_24)
        RAT_memories_7_24 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_24 <= RAT_memories_6_24;
      if (_GEN_171 & is_being_written_vec_25)
        RAT_memories_7_25 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_25 <= RAT_memories_6_25;
      if (_GEN_171 & is_being_written_vec_26)
        RAT_memories_7_26 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_26 <= RAT_memories_6_26;
      if (_GEN_171 & is_being_written_vec_27)
        RAT_memories_7_27 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_27 <= RAT_memories_6_27;
      if (_GEN_171 & is_being_written_vec_28)
        RAT_memories_7_28 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_28 <= RAT_memories_6_28;
      if (_GEN_171 & is_being_written_vec_29)
        RAT_memories_7_29 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_29 <= RAT_memories_6_29;
      if (_GEN_171 & is_being_written_vec_30)
        RAT_memories_7_30 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_30 <= RAT_memories_6_30;
      if (_GEN_171 & is_being_written_vec_31)
        RAT_memories_7_31 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_31 <= RAT_memories_6_31;
      if (_GEN_173 & is_being_written_vec_0)
        RAT_memories_8_0 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_0 <= RAT_memories_7_0;
      if (_GEN_173 & is_being_written_vec_1)
        RAT_memories_8_1 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_1 <= RAT_memories_7_1;
      if (_GEN_173 & is_being_written_vec_2)
        RAT_memories_8_2 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_2 <= RAT_memories_7_2;
      if (_GEN_173 & is_being_written_vec_3)
        RAT_memories_8_3 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_3 <= RAT_memories_7_3;
      if (_GEN_173 & is_being_written_vec_4)
        RAT_memories_8_4 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_4 <= RAT_memories_7_4;
      if (_GEN_173 & is_being_written_vec_5)
        RAT_memories_8_5 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_5 <= RAT_memories_7_5;
      if (_GEN_173 & is_being_written_vec_6)
        RAT_memories_8_6 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_6 <= RAT_memories_7_6;
      if (_GEN_173 & is_being_written_vec_7)
        RAT_memories_8_7 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_7 <= RAT_memories_7_7;
      if (_GEN_173 & is_being_written_vec_8)
        RAT_memories_8_8 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_8 <= RAT_memories_7_8;
      if (_GEN_173 & is_being_written_vec_9)
        RAT_memories_8_9 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_9 <= RAT_memories_7_9;
      if (_GEN_173 & is_being_written_vec_10)
        RAT_memories_8_10 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_10 <= RAT_memories_7_10;
      if (_GEN_173 & is_being_written_vec_11)
        RAT_memories_8_11 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_11 <= RAT_memories_7_11;
      if (_GEN_173 & is_being_written_vec_12)
        RAT_memories_8_12 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_12 <= RAT_memories_7_12;
      if (_GEN_173 & is_being_written_vec_13)
        RAT_memories_8_13 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_13 <= RAT_memories_7_13;
      if (_GEN_173 & is_being_written_vec_14)
        RAT_memories_8_14 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_14 <= RAT_memories_7_14;
      if (_GEN_173 & is_being_written_vec_15)
        RAT_memories_8_15 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_15 <= RAT_memories_7_15;
      if (_GEN_173 & is_being_written_vec_16)
        RAT_memories_8_16 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_16 <= RAT_memories_7_16;
      if (_GEN_173 & is_being_written_vec_17)
        RAT_memories_8_17 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_17 <= RAT_memories_7_17;
      if (_GEN_173 & is_being_written_vec_18)
        RAT_memories_8_18 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_18 <= RAT_memories_7_18;
      if (_GEN_173 & is_being_written_vec_19)
        RAT_memories_8_19 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_19 <= RAT_memories_7_19;
      if (_GEN_173 & is_being_written_vec_20)
        RAT_memories_8_20 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_20 <= RAT_memories_7_20;
      if (_GEN_173 & is_being_written_vec_21)
        RAT_memories_8_21 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_21 <= RAT_memories_7_21;
      if (_GEN_173 & is_being_written_vec_22)
        RAT_memories_8_22 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_22 <= RAT_memories_7_22;
      if (_GEN_173 & is_being_written_vec_23)
        RAT_memories_8_23 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_23 <= RAT_memories_7_23;
      if (_GEN_173 & is_being_written_vec_24)
        RAT_memories_8_24 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_24 <= RAT_memories_7_24;
      if (_GEN_173 & is_being_written_vec_25)
        RAT_memories_8_25 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_25 <= RAT_memories_7_25;
      if (_GEN_173 & is_being_written_vec_26)
        RAT_memories_8_26 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_26 <= RAT_memories_7_26;
      if (_GEN_173 & is_being_written_vec_27)
        RAT_memories_8_27 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_27 <= RAT_memories_7_27;
      if (_GEN_173 & is_being_written_vec_28)
        RAT_memories_8_28 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_28 <= RAT_memories_7_28;
      if (_GEN_173 & is_being_written_vec_29)
        RAT_memories_8_29 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_29 <= RAT_memories_7_29;
      if (_GEN_173 & is_being_written_vec_30)
        RAT_memories_8_30 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_30 <= RAT_memories_7_30;
      if (_GEN_173 & is_being_written_vec_31)
        RAT_memories_8_31 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_31 <= RAT_memories_7_31;
      if (_GEN_175 & is_being_written_vec_0)
        RAT_memories_9_0 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_0 <= RAT_memories_8_0;
      if (_GEN_175 & is_being_written_vec_1)
        RAT_memories_9_1 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_1 <= RAT_memories_8_1;
      if (_GEN_175 & is_being_written_vec_2)
        RAT_memories_9_2 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_2 <= RAT_memories_8_2;
      if (_GEN_175 & is_being_written_vec_3)
        RAT_memories_9_3 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_3 <= RAT_memories_8_3;
      if (_GEN_175 & is_being_written_vec_4)
        RAT_memories_9_4 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_4 <= RAT_memories_8_4;
      if (_GEN_175 & is_being_written_vec_5)
        RAT_memories_9_5 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_5 <= RAT_memories_8_5;
      if (_GEN_175 & is_being_written_vec_6)
        RAT_memories_9_6 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_6 <= RAT_memories_8_6;
      if (_GEN_175 & is_being_written_vec_7)
        RAT_memories_9_7 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_7 <= RAT_memories_8_7;
      if (_GEN_175 & is_being_written_vec_8)
        RAT_memories_9_8 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_8 <= RAT_memories_8_8;
      if (_GEN_175 & is_being_written_vec_9)
        RAT_memories_9_9 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_9 <= RAT_memories_8_9;
      if (_GEN_175 & is_being_written_vec_10)
        RAT_memories_9_10 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_10 <= RAT_memories_8_10;
      if (_GEN_175 & is_being_written_vec_11)
        RAT_memories_9_11 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_11 <= RAT_memories_8_11;
      if (_GEN_175 & is_being_written_vec_12)
        RAT_memories_9_12 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_12 <= RAT_memories_8_12;
      if (_GEN_175 & is_being_written_vec_13)
        RAT_memories_9_13 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_13 <= RAT_memories_8_13;
      if (_GEN_175 & is_being_written_vec_14)
        RAT_memories_9_14 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_14 <= RAT_memories_8_14;
      if (_GEN_175 & is_being_written_vec_15)
        RAT_memories_9_15 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_15 <= RAT_memories_8_15;
      if (_GEN_175 & is_being_written_vec_16)
        RAT_memories_9_16 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_16 <= RAT_memories_8_16;
      if (_GEN_175 & is_being_written_vec_17)
        RAT_memories_9_17 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_17 <= RAT_memories_8_17;
      if (_GEN_175 & is_being_written_vec_18)
        RAT_memories_9_18 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_18 <= RAT_memories_8_18;
      if (_GEN_175 & is_being_written_vec_19)
        RAT_memories_9_19 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_19 <= RAT_memories_8_19;
      if (_GEN_175 & is_being_written_vec_20)
        RAT_memories_9_20 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_20 <= RAT_memories_8_20;
      if (_GEN_175 & is_being_written_vec_21)
        RAT_memories_9_21 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_21 <= RAT_memories_8_21;
      if (_GEN_175 & is_being_written_vec_22)
        RAT_memories_9_22 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_22 <= RAT_memories_8_22;
      if (_GEN_175 & is_being_written_vec_23)
        RAT_memories_9_23 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_23 <= RAT_memories_8_23;
      if (_GEN_175 & is_being_written_vec_24)
        RAT_memories_9_24 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_24 <= RAT_memories_8_24;
      if (_GEN_175 & is_being_written_vec_25)
        RAT_memories_9_25 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_25 <= RAT_memories_8_25;
      if (_GEN_175 & is_being_written_vec_26)
        RAT_memories_9_26 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_26 <= RAT_memories_8_26;
      if (_GEN_175 & is_being_written_vec_27)
        RAT_memories_9_27 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_27 <= RAT_memories_8_27;
      if (_GEN_175 & is_being_written_vec_28)
        RAT_memories_9_28 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_28 <= RAT_memories_8_28;
      if (_GEN_175 & is_being_written_vec_29)
        RAT_memories_9_29 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_29 <= RAT_memories_8_29;
      if (_GEN_175 & is_being_written_vec_30)
        RAT_memories_9_30 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_30 <= RAT_memories_8_30;
      if (_GEN_175 & is_being_written_vec_31)
        RAT_memories_9_31 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_31 <= RAT_memories_8_31;
      if (_GEN_177 & is_being_written_vec_0)
        RAT_memories_10_0 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_0 <= RAT_memories_9_0;
      if (_GEN_177 & is_being_written_vec_1)
        RAT_memories_10_1 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_1 <= RAT_memories_9_1;
      if (_GEN_177 & is_being_written_vec_2)
        RAT_memories_10_2 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_2 <= RAT_memories_9_2;
      if (_GEN_177 & is_being_written_vec_3)
        RAT_memories_10_3 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_3 <= RAT_memories_9_3;
      if (_GEN_177 & is_being_written_vec_4)
        RAT_memories_10_4 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_4 <= RAT_memories_9_4;
      if (_GEN_177 & is_being_written_vec_5)
        RAT_memories_10_5 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_5 <= RAT_memories_9_5;
      if (_GEN_177 & is_being_written_vec_6)
        RAT_memories_10_6 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_6 <= RAT_memories_9_6;
      if (_GEN_177 & is_being_written_vec_7)
        RAT_memories_10_7 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_7 <= RAT_memories_9_7;
      if (_GEN_177 & is_being_written_vec_8)
        RAT_memories_10_8 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_8 <= RAT_memories_9_8;
      if (_GEN_177 & is_being_written_vec_9)
        RAT_memories_10_9 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_9 <= RAT_memories_9_9;
      if (_GEN_177 & is_being_written_vec_10)
        RAT_memories_10_10 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_10 <= RAT_memories_9_10;
      if (_GEN_177 & is_being_written_vec_11)
        RAT_memories_10_11 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_11 <= RAT_memories_9_11;
      if (_GEN_177 & is_being_written_vec_12)
        RAT_memories_10_12 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_12 <= RAT_memories_9_12;
      if (_GEN_177 & is_being_written_vec_13)
        RAT_memories_10_13 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_13 <= RAT_memories_9_13;
      if (_GEN_177 & is_being_written_vec_14)
        RAT_memories_10_14 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_14 <= RAT_memories_9_14;
      if (_GEN_177 & is_being_written_vec_15)
        RAT_memories_10_15 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_15 <= RAT_memories_9_15;
      if (_GEN_177 & is_being_written_vec_16)
        RAT_memories_10_16 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_16 <= RAT_memories_9_16;
      if (_GEN_177 & is_being_written_vec_17)
        RAT_memories_10_17 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_17 <= RAT_memories_9_17;
      if (_GEN_177 & is_being_written_vec_18)
        RAT_memories_10_18 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_18 <= RAT_memories_9_18;
      if (_GEN_177 & is_being_written_vec_19)
        RAT_memories_10_19 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_19 <= RAT_memories_9_19;
      if (_GEN_177 & is_being_written_vec_20)
        RAT_memories_10_20 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_20 <= RAT_memories_9_20;
      if (_GEN_177 & is_being_written_vec_21)
        RAT_memories_10_21 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_21 <= RAT_memories_9_21;
      if (_GEN_177 & is_being_written_vec_22)
        RAT_memories_10_22 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_22 <= RAT_memories_9_22;
      if (_GEN_177 & is_being_written_vec_23)
        RAT_memories_10_23 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_23 <= RAT_memories_9_23;
      if (_GEN_177 & is_being_written_vec_24)
        RAT_memories_10_24 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_24 <= RAT_memories_9_24;
      if (_GEN_177 & is_being_written_vec_25)
        RAT_memories_10_25 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_25 <= RAT_memories_9_25;
      if (_GEN_177 & is_being_written_vec_26)
        RAT_memories_10_26 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_26 <= RAT_memories_9_26;
      if (_GEN_177 & is_being_written_vec_27)
        RAT_memories_10_27 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_27 <= RAT_memories_9_27;
      if (_GEN_177 & is_being_written_vec_28)
        RAT_memories_10_28 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_28 <= RAT_memories_9_28;
      if (_GEN_177 & is_being_written_vec_29)
        RAT_memories_10_29 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_29 <= RAT_memories_9_29;
      if (_GEN_177 & is_being_written_vec_30)
        RAT_memories_10_30 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_30 <= RAT_memories_9_30;
      if (_GEN_177 & is_being_written_vec_31)
        RAT_memories_10_31 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_31 <= RAT_memories_9_31;
      if (_GEN_179 & is_being_written_vec_0)
        RAT_memories_11_0 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_0 <= RAT_memories_10_0;
      if (_GEN_179 & is_being_written_vec_1)
        RAT_memories_11_1 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_1 <= RAT_memories_10_1;
      if (_GEN_179 & is_being_written_vec_2)
        RAT_memories_11_2 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_2 <= RAT_memories_10_2;
      if (_GEN_179 & is_being_written_vec_3)
        RAT_memories_11_3 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_3 <= RAT_memories_10_3;
      if (_GEN_179 & is_being_written_vec_4)
        RAT_memories_11_4 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_4 <= RAT_memories_10_4;
      if (_GEN_179 & is_being_written_vec_5)
        RAT_memories_11_5 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_5 <= RAT_memories_10_5;
      if (_GEN_179 & is_being_written_vec_6)
        RAT_memories_11_6 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_6 <= RAT_memories_10_6;
      if (_GEN_179 & is_being_written_vec_7)
        RAT_memories_11_7 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_7 <= RAT_memories_10_7;
      if (_GEN_179 & is_being_written_vec_8)
        RAT_memories_11_8 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_8 <= RAT_memories_10_8;
      if (_GEN_179 & is_being_written_vec_9)
        RAT_memories_11_9 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_9 <= RAT_memories_10_9;
      if (_GEN_179 & is_being_written_vec_10)
        RAT_memories_11_10 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_10 <= RAT_memories_10_10;
      if (_GEN_179 & is_being_written_vec_11)
        RAT_memories_11_11 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_11 <= RAT_memories_10_11;
      if (_GEN_179 & is_being_written_vec_12)
        RAT_memories_11_12 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_12 <= RAT_memories_10_12;
      if (_GEN_179 & is_being_written_vec_13)
        RAT_memories_11_13 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_13 <= RAT_memories_10_13;
      if (_GEN_179 & is_being_written_vec_14)
        RAT_memories_11_14 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_14 <= RAT_memories_10_14;
      if (_GEN_179 & is_being_written_vec_15)
        RAT_memories_11_15 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_15 <= RAT_memories_10_15;
      if (_GEN_179 & is_being_written_vec_16)
        RAT_memories_11_16 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_16 <= RAT_memories_10_16;
      if (_GEN_179 & is_being_written_vec_17)
        RAT_memories_11_17 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_17 <= RAT_memories_10_17;
      if (_GEN_179 & is_being_written_vec_18)
        RAT_memories_11_18 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_18 <= RAT_memories_10_18;
      if (_GEN_179 & is_being_written_vec_19)
        RAT_memories_11_19 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_19 <= RAT_memories_10_19;
      if (_GEN_179 & is_being_written_vec_20)
        RAT_memories_11_20 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_20 <= RAT_memories_10_20;
      if (_GEN_179 & is_being_written_vec_21)
        RAT_memories_11_21 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_21 <= RAT_memories_10_21;
      if (_GEN_179 & is_being_written_vec_22)
        RAT_memories_11_22 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_22 <= RAT_memories_10_22;
      if (_GEN_179 & is_being_written_vec_23)
        RAT_memories_11_23 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_23 <= RAT_memories_10_23;
      if (_GEN_179 & is_being_written_vec_24)
        RAT_memories_11_24 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_24 <= RAT_memories_10_24;
      if (_GEN_179 & is_being_written_vec_25)
        RAT_memories_11_25 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_25 <= RAT_memories_10_25;
      if (_GEN_179 & is_being_written_vec_26)
        RAT_memories_11_26 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_26 <= RAT_memories_10_26;
      if (_GEN_179 & is_being_written_vec_27)
        RAT_memories_11_27 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_27 <= RAT_memories_10_27;
      if (_GEN_179 & is_being_written_vec_28)
        RAT_memories_11_28 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_28 <= RAT_memories_10_28;
      if (_GEN_179 & is_being_written_vec_29)
        RAT_memories_11_29 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_29 <= RAT_memories_10_29;
      if (_GEN_179 & is_being_written_vec_30)
        RAT_memories_11_30 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_30 <= RAT_memories_10_30;
      if (_GEN_179 & is_being_written_vec_31)
        RAT_memories_11_31 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_31 <= RAT_memories_10_31;
      if (_GEN_181 & is_being_written_vec_0)
        RAT_memories_12_0 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_0 <= RAT_memories_11_0;
      if (_GEN_181 & is_being_written_vec_1)
        RAT_memories_12_1 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_1 <= RAT_memories_11_1;
      if (_GEN_181 & is_being_written_vec_2)
        RAT_memories_12_2 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_2 <= RAT_memories_11_2;
      if (_GEN_181 & is_being_written_vec_3)
        RAT_memories_12_3 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_3 <= RAT_memories_11_3;
      if (_GEN_181 & is_being_written_vec_4)
        RAT_memories_12_4 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_4 <= RAT_memories_11_4;
      if (_GEN_181 & is_being_written_vec_5)
        RAT_memories_12_5 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_5 <= RAT_memories_11_5;
      if (_GEN_181 & is_being_written_vec_6)
        RAT_memories_12_6 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_6 <= RAT_memories_11_6;
      if (_GEN_181 & is_being_written_vec_7)
        RAT_memories_12_7 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_7 <= RAT_memories_11_7;
      if (_GEN_181 & is_being_written_vec_8)
        RAT_memories_12_8 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_8 <= RAT_memories_11_8;
      if (_GEN_181 & is_being_written_vec_9)
        RAT_memories_12_9 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_9 <= RAT_memories_11_9;
      if (_GEN_181 & is_being_written_vec_10)
        RAT_memories_12_10 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_10 <= RAT_memories_11_10;
      if (_GEN_181 & is_being_written_vec_11)
        RAT_memories_12_11 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_11 <= RAT_memories_11_11;
      if (_GEN_181 & is_being_written_vec_12)
        RAT_memories_12_12 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_12 <= RAT_memories_11_12;
      if (_GEN_181 & is_being_written_vec_13)
        RAT_memories_12_13 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_13 <= RAT_memories_11_13;
      if (_GEN_181 & is_being_written_vec_14)
        RAT_memories_12_14 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_14 <= RAT_memories_11_14;
      if (_GEN_181 & is_being_written_vec_15)
        RAT_memories_12_15 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_15 <= RAT_memories_11_15;
      if (_GEN_181 & is_being_written_vec_16)
        RAT_memories_12_16 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_16 <= RAT_memories_11_16;
      if (_GEN_181 & is_being_written_vec_17)
        RAT_memories_12_17 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_17 <= RAT_memories_11_17;
      if (_GEN_181 & is_being_written_vec_18)
        RAT_memories_12_18 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_18 <= RAT_memories_11_18;
      if (_GEN_181 & is_being_written_vec_19)
        RAT_memories_12_19 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_19 <= RAT_memories_11_19;
      if (_GEN_181 & is_being_written_vec_20)
        RAT_memories_12_20 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_20 <= RAT_memories_11_20;
      if (_GEN_181 & is_being_written_vec_21)
        RAT_memories_12_21 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_21 <= RAT_memories_11_21;
      if (_GEN_181 & is_being_written_vec_22)
        RAT_memories_12_22 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_22 <= RAT_memories_11_22;
      if (_GEN_181 & is_being_written_vec_23)
        RAT_memories_12_23 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_23 <= RAT_memories_11_23;
      if (_GEN_181 & is_being_written_vec_24)
        RAT_memories_12_24 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_24 <= RAT_memories_11_24;
      if (_GEN_181 & is_being_written_vec_25)
        RAT_memories_12_25 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_25 <= RAT_memories_11_25;
      if (_GEN_181 & is_being_written_vec_26)
        RAT_memories_12_26 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_26 <= RAT_memories_11_26;
      if (_GEN_181 & is_being_written_vec_27)
        RAT_memories_12_27 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_27 <= RAT_memories_11_27;
      if (_GEN_181 & is_being_written_vec_28)
        RAT_memories_12_28 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_28 <= RAT_memories_11_28;
      if (_GEN_181 & is_being_written_vec_29)
        RAT_memories_12_29 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_29 <= RAT_memories_11_29;
      if (_GEN_181 & is_being_written_vec_30)
        RAT_memories_12_30 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_30 <= RAT_memories_11_30;
      if (_GEN_181 & is_being_written_vec_31)
        RAT_memories_12_31 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_31 <= RAT_memories_11_31;
      if (_GEN_183 & is_being_written_vec_0)
        RAT_memories_13_0 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_0 <= RAT_memories_12_0;
      if (_GEN_183 & is_being_written_vec_1)
        RAT_memories_13_1 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_1 <= RAT_memories_12_1;
      if (_GEN_183 & is_being_written_vec_2)
        RAT_memories_13_2 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_2 <= RAT_memories_12_2;
      if (_GEN_183 & is_being_written_vec_3)
        RAT_memories_13_3 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_3 <= RAT_memories_12_3;
      if (_GEN_183 & is_being_written_vec_4)
        RAT_memories_13_4 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_4 <= RAT_memories_12_4;
      if (_GEN_183 & is_being_written_vec_5)
        RAT_memories_13_5 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_5 <= RAT_memories_12_5;
      if (_GEN_183 & is_being_written_vec_6)
        RAT_memories_13_6 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_6 <= RAT_memories_12_6;
      if (_GEN_183 & is_being_written_vec_7)
        RAT_memories_13_7 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_7 <= RAT_memories_12_7;
      if (_GEN_183 & is_being_written_vec_8)
        RAT_memories_13_8 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_8 <= RAT_memories_12_8;
      if (_GEN_183 & is_being_written_vec_9)
        RAT_memories_13_9 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_9 <= RAT_memories_12_9;
      if (_GEN_183 & is_being_written_vec_10)
        RAT_memories_13_10 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_10 <= RAT_memories_12_10;
      if (_GEN_183 & is_being_written_vec_11)
        RAT_memories_13_11 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_11 <= RAT_memories_12_11;
      if (_GEN_183 & is_being_written_vec_12)
        RAT_memories_13_12 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_12 <= RAT_memories_12_12;
      if (_GEN_183 & is_being_written_vec_13)
        RAT_memories_13_13 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_13 <= RAT_memories_12_13;
      if (_GEN_183 & is_being_written_vec_14)
        RAT_memories_13_14 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_14 <= RAT_memories_12_14;
      if (_GEN_183 & is_being_written_vec_15)
        RAT_memories_13_15 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_15 <= RAT_memories_12_15;
      if (_GEN_183 & is_being_written_vec_16)
        RAT_memories_13_16 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_16 <= RAT_memories_12_16;
      if (_GEN_183 & is_being_written_vec_17)
        RAT_memories_13_17 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_17 <= RAT_memories_12_17;
      if (_GEN_183 & is_being_written_vec_18)
        RAT_memories_13_18 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_18 <= RAT_memories_12_18;
      if (_GEN_183 & is_being_written_vec_19)
        RAT_memories_13_19 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_19 <= RAT_memories_12_19;
      if (_GEN_183 & is_being_written_vec_20)
        RAT_memories_13_20 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_20 <= RAT_memories_12_20;
      if (_GEN_183 & is_being_written_vec_21)
        RAT_memories_13_21 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_21 <= RAT_memories_12_21;
      if (_GEN_183 & is_being_written_vec_22)
        RAT_memories_13_22 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_22 <= RAT_memories_12_22;
      if (_GEN_183 & is_being_written_vec_23)
        RAT_memories_13_23 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_23 <= RAT_memories_12_23;
      if (_GEN_183 & is_being_written_vec_24)
        RAT_memories_13_24 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_24 <= RAT_memories_12_24;
      if (_GEN_183 & is_being_written_vec_25)
        RAT_memories_13_25 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_25 <= RAT_memories_12_25;
      if (_GEN_183 & is_being_written_vec_26)
        RAT_memories_13_26 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_26 <= RAT_memories_12_26;
      if (_GEN_183 & is_being_written_vec_27)
        RAT_memories_13_27 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_27 <= RAT_memories_12_27;
      if (_GEN_183 & is_being_written_vec_28)
        RAT_memories_13_28 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_28 <= RAT_memories_12_28;
      if (_GEN_183 & is_being_written_vec_29)
        RAT_memories_13_29 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_29 <= RAT_memories_12_29;
      if (_GEN_183 & is_being_written_vec_30)
        RAT_memories_13_30 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_30 <= RAT_memories_12_30;
      if (_GEN_183 & is_being_written_vec_31)
        RAT_memories_13_31 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_31 <= RAT_memories_12_31;
      if (_GEN_185 & is_being_written_vec_0)
        RAT_memories_14_0 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_0 <= RAT_memories_13_0;
      if (_GEN_185 & is_being_written_vec_1)
        RAT_memories_14_1 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_1 <= RAT_memories_13_1;
      if (_GEN_185 & is_being_written_vec_2)
        RAT_memories_14_2 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_2 <= RAT_memories_13_2;
      if (_GEN_185 & is_being_written_vec_3)
        RAT_memories_14_3 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_3 <= RAT_memories_13_3;
      if (_GEN_185 & is_being_written_vec_4)
        RAT_memories_14_4 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_4 <= RAT_memories_13_4;
      if (_GEN_185 & is_being_written_vec_5)
        RAT_memories_14_5 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_5 <= RAT_memories_13_5;
      if (_GEN_185 & is_being_written_vec_6)
        RAT_memories_14_6 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_6 <= RAT_memories_13_6;
      if (_GEN_185 & is_being_written_vec_7)
        RAT_memories_14_7 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_7 <= RAT_memories_13_7;
      if (_GEN_185 & is_being_written_vec_8)
        RAT_memories_14_8 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_8 <= RAT_memories_13_8;
      if (_GEN_185 & is_being_written_vec_9)
        RAT_memories_14_9 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_9 <= RAT_memories_13_9;
      if (_GEN_185 & is_being_written_vec_10)
        RAT_memories_14_10 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_10 <= RAT_memories_13_10;
      if (_GEN_185 & is_being_written_vec_11)
        RAT_memories_14_11 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_11 <= RAT_memories_13_11;
      if (_GEN_185 & is_being_written_vec_12)
        RAT_memories_14_12 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_12 <= RAT_memories_13_12;
      if (_GEN_185 & is_being_written_vec_13)
        RAT_memories_14_13 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_13 <= RAT_memories_13_13;
      if (_GEN_185 & is_being_written_vec_14)
        RAT_memories_14_14 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_14 <= RAT_memories_13_14;
      if (_GEN_185 & is_being_written_vec_15)
        RAT_memories_14_15 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_15 <= RAT_memories_13_15;
      if (_GEN_185 & is_being_written_vec_16)
        RAT_memories_14_16 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_16 <= RAT_memories_13_16;
      if (_GEN_185 & is_being_written_vec_17)
        RAT_memories_14_17 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_17 <= RAT_memories_13_17;
      if (_GEN_185 & is_being_written_vec_18)
        RAT_memories_14_18 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_18 <= RAT_memories_13_18;
      if (_GEN_185 & is_being_written_vec_19)
        RAT_memories_14_19 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_19 <= RAT_memories_13_19;
      if (_GEN_185 & is_being_written_vec_20)
        RAT_memories_14_20 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_20 <= RAT_memories_13_20;
      if (_GEN_185 & is_being_written_vec_21)
        RAT_memories_14_21 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_21 <= RAT_memories_13_21;
      if (_GEN_185 & is_being_written_vec_22)
        RAT_memories_14_22 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_22 <= RAT_memories_13_22;
      if (_GEN_185 & is_being_written_vec_23)
        RAT_memories_14_23 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_23 <= RAT_memories_13_23;
      if (_GEN_185 & is_being_written_vec_24)
        RAT_memories_14_24 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_24 <= RAT_memories_13_24;
      if (_GEN_185 & is_being_written_vec_25)
        RAT_memories_14_25 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_25 <= RAT_memories_13_25;
      if (_GEN_185 & is_being_written_vec_26)
        RAT_memories_14_26 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_26 <= RAT_memories_13_26;
      if (_GEN_185 & is_being_written_vec_27)
        RAT_memories_14_27 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_27 <= RAT_memories_13_27;
      if (_GEN_185 & is_being_written_vec_28)
        RAT_memories_14_28 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_28 <= RAT_memories_13_28;
      if (_GEN_185 & is_being_written_vec_29)
        RAT_memories_14_29 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_29 <= RAT_memories_13_29;
      if (_GEN_185 & is_being_written_vec_30)
        RAT_memories_14_30 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_30 <= RAT_memories_13_30;
      if (_GEN_185 & is_being_written_vec_31)
        RAT_memories_14_31 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_31 <= RAT_memories_13_31;
      if ((&active_RAT) & is_being_written_vec_0)
        RAT_memories_15_0 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_0 <= RAT_memories_14_0;
      if ((&active_RAT) & is_being_written_vec_1)
        RAT_memories_15_1 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_1 <= RAT_memories_14_1;
      if ((&active_RAT) & is_being_written_vec_2)
        RAT_memories_15_2 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_2 <= RAT_memories_14_2;
      if ((&active_RAT) & is_being_written_vec_3)
        RAT_memories_15_3 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_3 <= RAT_memories_14_3;
      if ((&active_RAT) & is_being_written_vec_4)
        RAT_memories_15_4 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_4 <= RAT_memories_14_4;
      if ((&active_RAT) & is_being_written_vec_5)
        RAT_memories_15_5 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_5 <= RAT_memories_14_5;
      if ((&active_RAT) & is_being_written_vec_6)
        RAT_memories_15_6 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_6 <= RAT_memories_14_6;
      if ((&active_RAT) & is_being_written_vec_7)
        RAT_memories_15_7 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_7 <= RAT_memories_14_7;
      if ((&active_RAT) & is_being_written_vec_8)
        RAT_memories_15_8 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_8 <= RAT_memories_14_8;
      if ((&active_RAT) & is_being_written_vec_9)
        RAT_memories_15_9 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_9 <= RAT_memories_14_9;
      if ((&active_RAT) & is_being_written_vec_10)
        RAT_memories_15_10 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_10 <= RAT_memories_14_10;
      if ((&active_RAT) & is_being_written_vec_11)
        RAT_memories_15_11 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_11 <= RAT_memories_14_11;
      if ((&active_RAT) & is_being_written_vec_12)
        RAT_memories_15_12 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_12 <= RAT_memories_14_12;
      if ((&active_RAT) & is_being_written_vec_13)
        RAT_memories_15_13 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_13 <= RAT_memories_14_13;
      if ((&active_RAT) & is_being_written_vec_14)
        RAT_memories_15_14 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_14 <= RAT_memories_14_14;
      if ((&active_RAT) & is_being_written_vec_15)
        RAT_memories_15_15 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_15 <= RAT_memories_14_15;
      if ((&active_RAT) & is_being_written_vec_16)
        RAT_memories_15_16 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_16 <= RAT_memories_14_16;
      if ((&active_RAT) & is_being_written_vec_17)
        RAT_memories_15_17 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_17 <= RAT_memories_14_17;
      if ((&active_RAT) & is_being_written_vec_18)
        RAT_memories_15_18 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_18 <= RAT_memories_14_18;
      if ((&active_RAT) & is_being_written_vec_19)
        RAT_memories_15_19 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_19 <= RAT_memories_14_19;
      if ((&active_RAT) & is_being_written_vec_20)
        RAT_memories_15_20 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_20 <= RAT_memories_14_20;
      if ((&active_RAT) & is_being_written_vec_21)
        RAT_memories_15_21 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_21 <= RAT_memories_14_21;
      if ((&active_RAT) & is_being_written_vec_22)
        RAT_memories_15_22 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_22 <= RAT_memories_14_22;
      if ((&active_RAT) & is_being_written_vec_23)
        RAT_memories_15_23 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_23 <= RAT_memories_14_23;
      if ((&active_RAT) & is_being_written_vec_24)
        RAT_memories_15_24 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_24 <= RAT_memories_14_24;
      if ((&active_RAT) & is_being_written_vec_25)
        RAT_memories_15_25 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_25 <= RAT_memories_14_25;
      if ((&active_RAT) & is_being_written_vec_26)
        RAT_memories_15_26 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_26 <= RAT_memories_14_26;
      if ((&active_RAT) & is_being_written_vec_27)
        RAT_memories_15_27 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_27 <= RAT_memories_14_27;
      if ((&active_RAT) & is_being_written_vec_28)
        RAT_memories_15_28 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_28 <= RAT_memories_14_28;
      if ((&active_RAT) & is_being_written_vec_29)
        RAT_memories_15_29 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_29 <= RAT_memories_14_29;
      if ((&active_RAT) & is_being_written_vec_30)
        RAT_memories_15_30 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_30 <= RAT_memories_14_30;
      if ((&active_RAT) & is_being_written_vec_31)
        RAT_memories_15_31 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_31 <= RAT_memories_14_31;
    end
    io_RAT_RS1_0_REG <= _GEN_31[io_instruction_RS1_0];
    io_RAT_RS2_0_REG <= _GEN_31[io_instruction_RS2_0];
    io_RAT_RS1_1_REG <= _GEN_31[io_instruction_RS1_1];
    io_RAT_RS2_1_REG <= _GEN_31[io_instruction_RS2_1];
    io_RAT_RS1_2_REG <= _GEN_31[io_instruction_RS1_2];
    io_RAT_RS2_2_REG <= _GEN_31[io_instruction_RS2_2];
    io_RAT_RS1_3_REG <= _GEN_31[io_instruction_RS1_3];
    io_RAT_RS2_3_REG <= _GEN_31[io_instruction_RS2_3];
  end // always @(posedge)
  assign io_active_checkpoint_value = active_RAT;
  assign io_RAT_RS1_0 = io_RAT_RS1_0_REG;
  assign io_RAT_RS1_1 = io_RAT_RS1_1_REG;
  assign io_RAT_RS1_2 = io_RAT_RS1_2_REG;
  assign io_RAT_RS1_3 = io_RAT_RS1_3_REG;
  assign io_RAT_RS2_0 = io_RAT_RS2_0_REG;
  assign io_RAT_RS2_1 = io_RAT_RS2_1_REG;
  assign io_RAT_RS2_2 = io_RAT_RS2_2_REG;
  assign io_RAT_RS2_3 = io_RAT_RS2_3_REG;
endmodule

module renamer(
  input         clock,
                reset,
  output        io_decoded_fetch_packet_0_ready,
  input         io_decoded_fetch_packet_0_valid,
  input  [5:0]  io_decoded_fetch_packet_0_bits_RD,
  input         io_decoded_fetch_packet_0_bits_RD_valid,
  input  [5:0]  io_decoded_fetch_packet_0_bits_RS1,
  input         io_decoded_fetch_packet_0_bits_RS1_valid,
  input  [5:0]  io_decoded_fetch_packet_0_bits_RS2,
  input         io_decoded_fetch_packet_0_bits_RS2_valid,
  input  [31:0] io_decoded_fetch_packet_0_bits_IMM,
  input  [2:0]  io_decoded_fetch_packet_0_bits_FUNCT3,
  input  [3:0]  io_decoded_fetch_packet_0_bits_packet_index,
  input  [5:0]  io_decoded_fetch_packet_0_bits_ROB_index,
  input  [4:0]  io_decoded_fetch_packet_0_bits_instructionType,
  input  [1:0]  io_decoded_fetch_packet_0_bits_portID,
                io_decoded_fetch_packet_0_bits_RS_type,
  input         io_decoded_fetch_packet_0_bits_needs_ALU,
                io_decoded_fetch_packet_0_bits_needs_branch_unit,
                io_decoded_fetch_packet_0_bits_needs_CSRs,
                io_decoded_fetch_packet_0_bits_SUBTRACT,
                io_decoded_fetch_packet_0_bits_MULTIPLY,
                io_decoded_fetch_packet_0_bits_IMMEDIATE,
                io_decoded_fetch_packet_0_bits_IS_LOAD,
                io_decoded_fetch_packet_0_bits_IS_STORE,
  output        io_decoded_fetch_packet_1_ready,
  input         io_decoded_fetch_packet_1_valid,
  input  [5:0]  io_decoded_fetch_packet_1_bits_RD,
  input         io_decoded_fetch_packet_1_bits_RD_valid,
  input  [5:0]  io_decoded_fetch_packet_1_bits_RS1,
  input         io_decoded_fetch_packet_1_bits_RS1_valid,
  input  [5:0]  io_decoded_fetch_packet_1_bits_RS2,
  input         io_decoded_fetch_packet_1_bits_RS2_valid,
  input  [31:0] io_decoded_fetch_packet_1_bits_IMM,
  input  [2:0]  io_decoded_fetch_packet_1_bits_FUNCT3,
  input  [3:0]  io_decoded_fetch_packet_1_bits_packet_index,
  input  [5:0]  io_decoded_fetch_packet_1_bits_ROB_index,
  input  [4:0]  io_decoded_fetch_packet_1_bits_instructionType,
  input  [1:0]  io_decoded_fetch_packet_1_bits_portID,
                io_decoded_fetch_packet_1_bits_RS_type,
  input         io_decoded_fetch_packet_1_bits_needs_ALU,
                io_decoded_fetch_packet_1_bits_needs_branch_unit,
                io_decoded_fetch_packet_1_bits_needs_CSRs,
                io_decoded_fetch_packet_1_bits_SUBTRACT,
                io_decoded_fetch_packet_1_bits_MULTIPLY,
                io_decoded_fetch_packet_1_bits_IMMEDIATE,
                io_decoded_fetch_packet_1_bits_IS_LOAD,
                io_decoded_fetch_packet_1_bits_IS_STORE,
  output        io_decoded_fetch_packet_2_ready,
  input         io_decoded_fetch_packet_2_valid,
  input  [5:0]  io_decoded_fetch_packet_2_bits_RD,
  input         io_decoded_fetch_packet_2_bits_RD_valid,
  input  [5:0]  io_decoded_fetch_packet_2_bits_RS1,
  input         io_decoded_fetch_packet_2_bits_RS1_valid,
  input  [5:0]  io_decoded_fetch_packet_2_bits_RS2,
  input         io_decoded_fetch_packet_2_bits_RS2_valid,
  input  [31:0] io_decoded_fetch_packet_2_bits_IMM,
  input  [2:0]  io_decoded_fetch_packet_2_bits_FUNCT3,
  input  [3:0]  io_decoded_fetch_packet_2_bits_packet_index,
  input  [5:0]  io_decoded_fetch_packet_2_bits_ROB_index,
  input  [4:0]  io_decoded_fetch_packet_2_bits_instructionType,
  input  [1:0]  io_decoded_fetch_packet_2_bits_portID,
                io_decoded_fetch_packet_2_bits_RS_type,
  input         io_decoded_fetch_packet_2_bits_needs_ALU,
                io_decoded_fetch_packet_2_bits_needs_branch_unit,
                io_decoded_fetch_packet_2_bits_needs_CSRs,
                io_decoded_fetch_packet_2_bits_SUBTRACT,
                io_decoded_fetch_packet_2_bits_MULTIPLY,
                io_decoded_fetch_packet_2_bits_IMMEDIATE,
                io_decoded_fetch_packet_2_bits_IS_LOAD,
                io_decoded_fetch_packet_2_bits_IS_STORE,
  output        io_decoded_fetch_packet_3_ready,
  input         io_decoded_fetch_packet_3_valid,
  input  [5:0]  io_decoded_fetch_packet_3_bits_RD,
  input         io_decoded_fetch_packet_3_bits_RD_valid,
  input  [5:0]  io_decoded_fetch_packet_3_bits_RS1,
  input         io_decoded_fetch_packet_3_bits_RS1_valid,
  input  [5:0]  io_decoded_fetch_packet_3_bits_RS2,
  input         io_decoded_fetch_packet_3_bits_RS2_valid,
  input  [31:0] io_decoded_fetch_packet_3_bits_IMM,
  input  [2:0]  io_decoded_fetch_packet_3_bits_FUNCT3,
  input  [3:0]  io_decoded_fetch_packet_3_bits_packet_index,
  input  [5:0]  io_decoded_fetch_packet_3_bits_ROB_index,
  input  [4:0]  io_decoded_fetch_packet_3_bits_instructionType,
  input  [1:0]  io_decoded_fetch_packet_3_bits_portID,
                io_decoded_fetch_packet_3_bits_RS_type,
  input         io_decoded_fetch_packet_3_bits_needs_ALU,
                io_decoded_fetch_packet_3_bits_needs_branch_unit,
                io_decoded_fetch_packet_3_bits_needs_CSRs,
                io_decoded_fetch_packet_3_bits_SUBTRACT,
                io_decoded_fetch_packet_3_bits_MULTIPLY,
                io_decoded_fetch_packet_3_bits_IMMEDIATE,
                io_decoded_fetch_packet_3_bits_IS_LOAD,
                io_decoded_fetch_packet_3_bits_IS_STORE,
                io_renamed_decoded_fetch_packet_0_ready,
  output        io_renamed_decoded_fetch_packet_0_valid,
  output [5:0]  io_renamed_decoded_fetch_packet_0_bits_RD,
  output        io_renamed_decoded_fetch_packet_0_bits_RD_valid,
  output [5:0]  io_renamed_decoded_fetch_packet_0_bits_RS1,
  output        io_renamed_decoded_fetch_packet_0_bits_RS1_valid,
  output [5:0]  io_renamed_decoded_fetch_packet_0_bits_RS2,
  output        io_renamed_decoded_fetch_packet_0_bits_RS2_valid,
  output [31:0] io_renamed_decoded_fetch_packet_0_bits_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_0_bits_FUNCT3,
  output [3:0]  io_renamed_decoded_fetch_packet_0_bits_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_0_bits_ROB_index,
  output [4:0]  io_renamed_decoded_fetch_packet_0_bits_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_0_bits_portID,
                io_renamed_decoded_fetch_packet_0_bits_RS_type,
  output        io_renamed_decoded_fetch_packet_0_bits_needs_ALU,
                io_renamed_decoded_fetch_packet_0_bits_needs_branch_unit,
                io_renamed_decoded_fetch_packet_0_bits_needs_CSRs,
                io_renamed_decoded_fetch_packet_0_bits_SUBTRACT,
                io_renamed_decoded_fetch_packet_0_bits_MULTIPLY,
                io_renamed_decoded_fetch_packet_0_bits_IMMEDIATE,
                io_renamed_decoded_fetch_packet_0_bits_IS_LOAD,
                io_renamed_decoded_fetch_packet_0_bits_IS_STORE,
  input         io_renamed_decoded_fetch_packet_1_ready,
  output        io_renamed_decoded_fetch_packet_1_valid,
  output [5:0]  io_renamed_decoded_fetch_packet_1_bits_RD,
  output        io_renamed_decoded_fetch_packet_1_bits_RD_valid,
  output [5:0]  io_renamed_decoded_fetch_packet_1_bits_RS1,
  output        io_renamed_decoded_fetch_packet_1_bits_RS1_valid,
  output [5:0]  io_renamed_decoded_fetch_packet_1_bits_RS2,
  output        io_renamed_decoded_fetch_packet_1_bits_RS2_valid,
  output [31:0] io_renamed_decoded_fetch_packet_1_bits_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_1_bits_FUNCT3,
  output [3:0]  io_renamed_decoded_fetch_packet_1_bits_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_1_bits_ROB_index,
  output [4:0]  io_renamed_decoded_fetch_packet_1_bits_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_1_bits_portID,
                io_renamed_decoded_fetch_packet_1_bits_RS_type,
  output        io_renamed_decoded_fetch_packet_1_bits_needs_ALU,
                io_renamed_decoded_fetch_packet_1_bits_needs_branch_unit,
                io_renamed_decoded_fetch_packet_1_bits_needs_CSRs,
                io_renamed_decoded_fetch_packet_1_bits_SUBTRACT,
                io_renamed_decoded_fetch_packet_1_bits_MULTIPLY,
                io_renamed_decoded_fetch_packet_1_bits_IMMEDIATE,
                io_renamed_decoded_fetch_packet_1_bits_IS_LOAD,
                io_renamed_decoded_fetch_packet_1_bits_IS_STORE,
  input         io_renamed_decoded_fetch_packet_2_ready,
  output        io_renamed_decoded_fetch_packet_2_valid,
  output [5:0]  io_renamed_decoded_fetch_packet_2_bits_RD,
  output        io_renamed_decoded_fetch_packet_2_bits_RD_valid,
  output [5:0]  io_renamed_decoded_fetch_packet_2_bits_RS1,
  output        io_renamed_decoded_fetch_packet_2_bits_RS1_valid,
  output [5:0]  io_renamed_decoded_fetch_packet_2_bits_RS2,
  output        io_renamed_decoded_fetch_packet_2_bits_RS2_valid,
  output [31:0] io_renamed_decoded_fetch_packet_2_bits_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_2_bits_FUNCT3,
  output [3:0]  io_renamed_decoded_fetch_packet_2_bits_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_2_bits_ROB_index,
  output [4:0]  io_renamed_decoded_fetch_packet_2_bits_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_2_bits_portID,
                io_renamed_decoded_fetch_packet_2_bits_RS_type,
  output        io_renamed_decoded_fetch_packet_2_bits_needs_ALU,
                io_renamed_decoded_fetch_packet_2_bits_needs_branch_unit,
                io_renamed_decoded_fetch_packet_2_bits_needs_CSRs,
                io_renamed_decoded_fetch_packet_2_bits_SUBTRACT,
                io_renamed_decoded_fetch_packet_2_bits_MULTIPLY,
                io_renamed_decoded_fetch_packet_2_bits_IMMEDIATE,
                io_renamed_decoded_fetch_packet_2_bits_IS_LOAD,
                io_renamed_decoded_fetch_packet_2_bits_IS_STORE,
  input         io_renamed_decoded_fetch_packet_3_ready,
  output        io_renamed_decoded_fetch_packet_3_valid,
  output [5:0]  io_renamed_decoded_fetch_packet_3_bits_RD,
  output        io_renamed_decoded_fetch_packet_3_bits_RD_valid,
  output [5:0]  io_renamed_decoded_fetch_packet_3_bits_RS1,
  output        io_renamed_decoded_fetch_packet_3_bits_RS1_valid,
  output [5:0]  io_renamed_decoded_fetch_packet_3_bits_RS2,
  output        io_renamed_decoded_fetch_packet_3_bits_RS2_valid,
  output [31:0] io_renamed_decoded_fetch_packet_3_bits_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_3_bits_FUNCT3,
  output [3:0]  io_renamed_decoded_fetch_packet_3_bits_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_3_bits_ROB_index,
  output [4:0]  io_renamed_decoded_fetch_packet_3_bits_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_3_bits_portID,
                io_renamed_decoded_fetch_packet_3_bits_RS_type,
  output        io_renamed_decoded_fetch_packet_3_bits_needs_ALU,
                io_renamed_decoded_fetch_packet_3_bits_needs_branch_unit,
                io_renamed_decoded_fetch_packet_3_bits_needs_CSRs,
                io_renamed_decoded_fetch_packet_3_bits_SUBTRACT,
                io_renamed_decoded_fetch_packet_3_bits_MULTIPLY,
                io_renamed_decoded_fetch_packet_3_bits_IMMEDIATE,
                io_renamed_decoded_fetch_packet_3_bits_IS_LOAD,
                io_renamed_decoded_fetch_packet_3_bits_IS_STORE,
  input  [63:0] io_FU_outputs_0_bits_RD,
  input         io_FU_outputs_0_bits_RD_valid,
  input  [63:0] io_FU_outputs_1_bits_RD,
  input         io_FU_outputs_1_bits_RD_valid,
  input  [63:0] io_FU_outputs_2_bits_RD,
  input         io_FU_outputs_2_bits_RD_valid,
  input  [63:0] io_FU_outputs_3_bits_RD,
  input         io_FU_outputs_3_bits_RD_valid,
                io_create_checkpoint,
  output [3:0]  io_active_checkpoint_value,
  input         io_restore_checkpoint,
  input  [3:0]  io_restore_checkpoint_value
);

  wire       _WAW_handler_io_RAT_wr_en_0;
  wire       _WAW_handler_io_RAT_wr_en_1;
  wire       _WAW_handler_io_RAT_wr_en_2;
  wire       _WAW_handler_io_RAT_wr_en_3;
  wire [5:0] _WAW_handler_io_FL_RD_values_0;
  wire [5:0] _WAW_handler_io_FL_RD_values_1;
  wire [5:0] _WAW_handler_io_FL_RD_values_2;
  wire [5:0] _WAW_handler_io_FL_RD_values_3;
  wire [5:0] _free_list_io_renamed_values_0;
  wire [5:0] _free_list_io_renamed_values_1;
  wire [5:0] _free_list_io_renamed_values_2;
  wire [5:0] _free_list_io_renamed_values_3;
  free_list free_list (
    .clock               (clock),
    .reset               (reset),
    .io_rename_valid_0   (io_decoded_fetch_packet_0_bits_RD_valid),
    .io_rename_valid_1   (io_decoded_fetch_packet_1_bits_RD_valid),
    .io_rename_valid_2   (io_decoded_fetch_packet_2_bits_RD_valid),
    .io_rename_valid_3   (io_decoded_fetch_packet_3_bits_RD_valid),
    .io_renamed_values_0 (_free_list_io_renamed_values_0),
    .io_renamed_values_1 (_free_list_io_renamed_values_1),
    .io_renamed_values_2 (_free_list_io_renamed_values_2),
    .io_renamed_values_3 (_free_list_io_renamed_values_3),
    .io_free_valid_0     (io_FU_outputs_0_bits_RD_valid),
    .io_free_valid_1     (io_FU_outputs_1_bits_RD_valid),
    .io_free_valid_2     (io_FU_outputs_2_bits_RD_valid),
    .io_free_valid_3     (io_FU_outputs_3_bits_RD_valid),
    .io_free_values_0    (io_FU_outputs_0_bits_RD[5:0]),
    .io_free_values_1    (io_FU_outputs_1_bits_RD[5:0]),
    .io_free_values_2    (io_FU_outputs_2_bits_RD[5:0]),
    .io_free_values_3    (io_FU_outputs_3_bits_RD[5:0])
  );
  WAW_handler WAW_handler (
    .io_decoder_RD_valid_bits_0 (io_decoded_fetch_packet_0_bits_RD_valid),
    .io_decoder_RD_valid_bits_1 (io_decoded_fetch_packet_1_bits_RD_valid),
    .io_decoder_RD_valid_bits_2 (io_decoded_fetch_packet_2_bits_RD_valid),
    .io_decoder_RD_valid_bits_3 (io_decoded_fetch_packet_3_bits_RD_valid),
    .io_decoder_RD_values_0     (io_decoded_fetch_packet_0_bits_RD[4:0]),
    .io_decoder_RD_values_1     (io_decoded_fetch_packet_1_bits_RD[4:0]),
    .io_decoder_RD_values_2     (io_decoded_fetch_packet_2_bits_RD[4:0]),
    .io_decoder_RD_values_3     (io_decoded_fetch_packet_3_bits_RD[4:0]),
    .io_free_list_RD_values_0   (_free_list_io_renamed_values_0),
    .io_free_list_RD_values_1   (_free_list_io_renamed_values_1),
    .io_free_list_RD_values_2   (_free_list_io_renamed_values_2),
    .io_free_list_RD_values_3   (_free_list_io_renamed_values_3),
    .io_RAT_wr_en_0             (_WAW_handler_io_RAT_wr_en_0),
    .io_RAT_wr_en_1             (_WAW_handler_io_RAT_wr_en_1),
    .io_RAT_wr_en_2             (_WAW_handler_io_RAT_wr_en_2),
    .io_RAT_wr_en_3             (_WAW_handler_io_RAT_wr_en_3),
    .io_FL_RD_values_0          (_WAW_handler_io_FL_RD_values_0),
    .io_FL_RD_values_1          (_WAW_handler_io_FL_RD_values_1),
    .io_FL_RD_values_2          (_WAW_handler_io_FL_RD_values_2),
    .io_FL_RD_values_3          (_WAW_handler_io_FL_RD_values_3)
  );
  RAT RAT (
    .clock                       (clock),
    .reset                       (reset),
    .io_instruction_RD_0         (io_decoded_fetch_packet_0_bits_RD[4:0]),
    .io_instruction_RD_1         (io_decoded_fetch_packet_1_bits_RD[4:0]),
    .io_instruction_RD_2         (io_decoded_fetch_packet_2_bits_RD[4:0]),
    .io_instruction_RD_3         (io_decoded_fetch_packet_3_bits_RD[4:0]),
    .io_instruction_RS1_0        (io_decoded_fetch_packet_0_bits_RS1[4:0]),
    .io_instruction_RS1_1        (io_decoded_fetch_packet_1_bits_RS1[4:0]),
    .io_instruction_RS1_2        (io_decoded_fetch_packet_2_bits_RS1[4:0]),
    .io_instruction_RS1_3        (io_decoded_fetch_packet_3_bits_RS1[4:0]),
    .io_instruction_RS2_0        (io_decoded_fetch_packet_0_bits_RS2[4:0]),
    .io_instruction_RS2_1        (io_decoded_fetch_packet_1_bits_RS2[4:0]),
    .io_instruction_RS2_2        (io_decoded_fetch_packet_2_bits_RS2[4:0]),
    .io_instruction_RS2_3        (io_decoded_fetch_packet_3_bits_RS2[4:0]),
    .io_free_list_wr_en_0        (_WAW_handler_io_RAT_wr_en_0),
    .io_free_list_wr_en_1        (_WAW_handler_io_RAT_wr_en_1),
    .io_free_list_wr_en_2        (_WAW_handler_io_RAT_wr_en_2),
    .io_free_list_wr_en_3        (_WAW_handler_io_RAT_wr_en_3),
    .io_free_list_RD_0           (_WAW_handler_io_FL_RD_values_0),
    .io_free_list_RD_1           (_WAW_handler_io_FL_RD_values_1),
    .io_free_list_RD_2           (_WAW_handler_io_FL_RD_values_2),
    .io_free_list_RD_3           (_WAW_handler_io_FL_RD_values_3),
    .io_create_checkpoint        (io_create_checkpoint),
    .io_active_checkpoint_value  (io_active_checkpoint_value),
    .io_restore_checkpoint       (io_restore_checkpoint),
    .io_restore_checkpoint_value (io_restore_checkpoint_value),
    .io_RAT_RS1_0                (io_renamed_decoded_fetch_packet_0_bits_RS1),
    .io_RAT_RS1_1                (io_renamed_decoded_fetch_packet_1_bits_RS1),
    .io_RAT_RS1_2                (io_renamed_decoded_fetch_packet_2_bits_RS1),
    .io_RAT_RS1_3                (io_renamed_decoded_fetch_packet_3_bits_RS1),
    .io_RAT_RS2_0                (io_renamed_decoded_fetch_packet_0_bits_RS2),
    .io_RAT_RS2_1                (io_renamed_decoded_fetch_packet_1_bits_RS2),
    .io_RAT_RS2_2                (io_renamed_decoded_fetch_packet_2_bits_RS2),
    .io_RAT_RS2_3                (io_renamed_decoded_fetch_packet_3_bits_RS2)
  );
  assign io_decoded_fetch_packet_0_ready = io_renamed_decoded_fetch_packet_0_ready;
  assign io_decoded_fetch_packet_1_ready = io_renamed_decoded_fetch_packet_1_ready;
  assign io_decoded_fetch_packet_2_ready = io_renamed_decoded_fetch_packet_2_ready;
  assign io_decoded_fetch_packet_3_ready = io_renamed_decoded_fetch_packet_3_ready;
  assign io_renamed_decoded_fetch_packet_0_valid = io_decoded_fetch_packet_0_valid;
  assign io_renamed_decoded_fetch_packet_0_bits_RD = _free_list_io_renamed_values_0;
  assign io_renamed_decoded_fetch_packet_0_bits_RD_valid =
    io_decoded_fetch_packet_0_bits_RD_valid;
  assign io_renamed_decoded_fetch_packet_0_bits_RS1_valid =
    io_decoded_fetch_packet_0_bits_RS1_valid;
  assign io_renamed_decoded_fetch_packet_0_bits_RS2_valid =
    io_decoded_fetch_packet_0_bits_RS2_valid;
  assign io_renamed_decoded_fetch_packet_0_bits_IMM = io_decoded_fetch_packet_0_bits_IMM;
  assign io_renamed_decoded_fetch_packet_0_bits_FUNCT3 =
    io_decoded_fetch_packet_0_bits_FUNCT3;
  assign io_renamed_decoded_fetch_packet_0_bits_packet_index =
    io_decoded_fetch_packet_0_bits_packet_index;
  assign io_renamed_decoded_fetch_packet_0_bits_ROB_index =
    io_decoded_fetch_packet_0_bits_ROB_index;
  assign io_renamed_decoded_fetch_packet_0_bits_instructionType =
    io_decoded_fetch_packet_0_bits_instructionType;
  assign io_renamed_decoded_fetch_packet_0_bits_portID =
    io_decoded_fetch_packet_0_bits_portID;
  assign io_renamed_decoded_fetch_packet_0_bits_RS_type =
    io_decoded_fetch_packet_0_bits_RS_type;
  assign io_renamed_decoded_fetch_packet_0_bits_needs_ALU =
    io_decoded_fetch_packet_0_bits_needs_ALU;
  assign io_renamed_decoded_fetch_packet_0_bits_needs_branch_unit =
    io_decoded_fetch_packet_0_bits_needs_branch_unit;
  assign io_renamed_decoded_fetch_packet_0_bits_needs_CSRs =
    io_decoded_fetch_packet_0_bits_needs_CSRs;
  assign io_renamed_decoded_fetch_packet_0_bits_SUBTRACT =
    io_decoded_fetch_packet_0_bits_SUBTRACT;
  assign io_renamed_decoded_fetch_packet_0_bits_MULTIPLY =
    io_decoded_fetch_packet_0_bits_MULTIPLY;
  assign io_renamed_decoded_fetch_packet_0_bits_IMMEDIATE =
    io_decoded_fetch_packet_0_bits_IMMEDIATE;
  assign io_renamed_decoded_fetch_packet_0_bits_IS_LOAD =
    io_decoded_fetch_packet_0_bits_IS_LOAD;
  assign io_renamed_decoded_fetch_packet_0_bits_IS_STORE =
    io_decoded_fetch_packet_0_bits_IS_STORE;
  assign io_renamed_decoded_fetch_packet_1_valid = io_decoded_fetch_packet_1_valid;
  assign io_renamed_decoded_fetch_packet_1_bits_RD = _free_list_io_renamed_values_1;
  assign io_renamed_decoded_fetch_packet_1_bits_RD_valid =
    io_decoded_fetch_packet_1_bits_RD_valid;
  assign io_renamed_decoded_fetch_packet_1_bits_RS1_valid =
    io_decoded_fetch_packet_1_bits_RS1_valid;
  assign io_renamed_decoded_fetch_packet_1_bits_RS2_valid =
    io_decoded_fetch_packet_1_bits_RS2_valid;
  assign io_renamed_decoded_fetch_packet_1_bits_IMM = io_decoded_fetch_packet_1_bits_IMM;
  assign io_renamed_decoded_fetch_packet_1_bits_FUNCT3 =
    io_decoded_fetch_packet_1_bits_FUNCT3;
  assign io_renamed_decoded_fetch_packet_1_bits_packet_index =
    io_decoded_fetch_packet_1_bits_packet_index;
  assign io_renamed_decoded_fetch_packet_1_bits_ROB_index =
    io_decoded_fetch_packet_1_bits_ROB_index;
  assign io_renamed_decoded_fetch_packet_1_bits_instructionType =
    io_decoded_fetch_packet_1_bits_instructionType;
  assign io_renamed_decoded_fetch_packet_1_bits_portID =
    io_decoded_fetch_packet_1_bits_portID;
  assign io_renamed_decoded_fetch_packet_1_bits_RS_type =
    io_decoded_fetch_packet_1_bits_RS_type;
  assign io_renamed_decoded_fetch_packet_1_bits_needs_ALU =
    io_decoded_fetch_packet_1_bits_needs_ALU;
  assign io_renamed_decoded_fetch_packet_1_bits_needs_branch_unit =
    io_decoded_fetch_packet_1_bits_needs_branch_unit;
  assign io_renamed_decoded_fetch_packet_1_bits_needs_CSRs =
    io_decoded_fetch_packet_1_bits_needs_CSRs;
  assign io_renamed_decoded_fetch_packet_1_bits_SUBTRACT =
    io_decoded_fetch_packet_1_bits_SUBTRACT;
  assign io_renamed_decoded_fetch_packet_1_bits_MULTIPLY =
    io_decoded_fetch_packet_1_bits_MULTIPLY;
  assign io_renamed_decoded_fetch_packet_1_bits_IMMEDIATE =
    io_decoded_fetch_packet_1_bits_IMMEDIATE;
  assign io_renamed_decoded_fetch_packet_1_bits_IS_LOAD =
    io_decoded_fetch_packet_1_bits_IS_LOAD;
  assign io_renamed_decoded_fetch_packet_1_bits_IS_STORE =
    io_decoded_fetch_packet_1_bits_IS_STORE;
  assign io_renamed_decoded_fetch_packet_2_valid = io_decoded_fetch_packet_2_valid;
  assign io_renamed_decoded_fetch_packet_2_bits_RD = _free_list_io_renamed_values_2;
  assign io_renamed_decoded_fetch_packet_2_bits_RD_valid =
    io_decoded_fetch_packet_2_bits_RD_valid;
  assign io_renamed_decoded_fetch_packet_2_bits_RS1_valid =
    io_decoded_fetch_packet_2_bits_RS1_valid;
  assign io_renamed_decoded_fetch_packet_2_bits_RS2_valid =
    io_decoded_fetch_packet_2_bits_RS2_valid;
  assign io_renamed_decoded_fetch_packet_2_bits_IMM = io_decoded_fetch_packet_2_bits_IMM;
  assign io_renamed_decoded_fetch_packet_2_bits_FUNCT3 =
    io_decoded_fetch_packet_2_bits_FUNCT3;
  assign io_renamed_decoded_fetch_packet_2_bits_packet_index =
    io_decoded_fetch_packet_2_bits_packet_index;
  assign io_renamed_decoded_fetch_packet_2_bits_ROB_index =
    io_decoded_fetch_packet_2_bits_ROB_index;
  assign io_renamed_decoded_fetch_packet_2_bits_instructionType =
    io_decoded_fetch_packet_2_bits_instructionType;
  assign io_renamed_decoded_fetch_packet_2_bits_portID =
    io_decoded_fetch_packet_2_bits_portID;
  assign io_renamed_decoded_fetch_packet_2_bits_RS_type =
    io_decoded_fetch_packet_2_bits_RS_type;
  assign io_renamed_decoded_fetch_packet_2_bits_needs_ALU =
    io_decoded_fetch_packet_2_bits_needs_ALU;
  assign io_renamed_decoded_fetch_packet_2_bits_needs_branch_unit =
    io_decoded_fetch_packet_2_bits_needs_branch_unit;
  assign io_renamed_decoded_fetch_packet_2_bits_needs_CSRs =
    io_decoded_fetch_packet_2_bits_needs_CSRs;
  assign io_renamed_decoded_fetch_packet_2_bits_SUBTRACT =
    io_decoded_fetch_packet_2_bits_SUBTRACT;
  assign io_renamed_decoded_fetch_packet_2_bits_MULTIPLY =
    io_decoded_fetch_packet_2_bits_MULTIPLY;
  assign io_renamed_decoded_fetch_packet_2_bits_IMMEDIATE =
    io_decoded_fetch_packet_2_bits_IMMEDIATE;
  assign io_renamed_decoded_fetch_packet_2_bits_IS_LOAD =
    io_decoded_fetch_packet_2_bits_IS_LOAD;
  assign io_renamed_decoded_fetch_packet_2_bits_IS_STORE =
    io_decoded_fetch_packet_2_bits_IS_STORE;
  assign io_renamed_decoded_fetch_packet_3_valid = io_decoded_fetch_packet_3_valid;
  assign io_renamed_decoded_fetch_packet_3_bits_RD = _free_list_io_renamed_values_3;
  assign io_renamed_decoded_fetch_packet_3_bits_RD_valid =
    io_decoded_fetch_packet_3_bits_RD_valid;
  assign io_renamed_decoded_fetch_packet_3_bits_RS1_valid =
    io_decoded_fetch_packet_3_bits_RS1_valid;
  assign io_renamed_decoded_fetch_packet_3_bits_RS2_valid =
    io_decoded_fetch_packet_3_bits_RS2_valid;
  assign io_renamed_decoded_fetch_packet_3_bits_IMM = io_decoded_fetch_packet_3_bits_IMM;
  assign io_renamed_decoded_fetch_packet_3_bits_FUNCT3 =
    io_decoded_fetch_packet_3_bits_FUNCT3;
  assign io_renamed_decoded_fetch_packet_3_bits_packet_index =
    io_decoded_fetch_packet_3_bits_packet_index;
  assign io_renamed_decoded_fetch_packet_3_bits_ROB_index =
    io_decoded_fetch_packet_3_bits_ROB_index;
  assign io_renamed_decoded_fetch_packet_3_bits_instructionType =
    io_decoded_fetch_packet_3_bits_instructionType;
  assign io_renamed_decoded_fetch_packet_3_bits_portID =
    io_decoded_fetch_packet_3_bits_portID;
  assign io_renamed_decoded_fetch_packet_3_bits_RS_type =
    io_decoded_fetch_packet_3_bits_RS_type;
  assign io_renamed_decoded_fetch_packet_3_bits_needs_ALU =
    io_decoded_fetch_packet_3_bits_needs_ALU;
  assign io_renamed_decoded_fetch_packet_3_bits_needs_branch_unit =
    io_decoded_fetch_packet_3_bits_needs_branch_unit;
  assign io_renamed_decoded_fetch_packet_3_bits_needs_CSRs =
    io_decoded_fetch_packet_3_bits_needs_CSRs;
  assign io_renamed_decoded_fetch_packet_3_bits_SUBTRACT =
    io_decoded_fetch_packet_3_bits_SUBTRACT;
  assign io_renamed_decoded_fetch_packet_3_bits_MULTIPLY =
    io_decoded_fetch_packet_3_bits_MULTIPLY;
  assign io_renamed_decoded_fetch_packet_3_bits_IMMEDIATE =
    io_decoded_fetch_packet_3_bits_IMMEDIATE;
  assign io_renamed_decoded_fetch_packet_3_bits_IS_LOAD =
    io_decoded_fetch_packet_3_bits_IS_LOAD;
  assign io_renamed_decoded_fetch_packet_3_bits_IS_STORE =
    io_decoded_fetch_packet_3_bits_IS_STORE;
endmodule

module frontend(
  input          clock,
                 reset,
  output         io_DRAM_resp_ready,
  input          io_DRAM_resp_valid,
  input  [255:0] io_DRAM_resp_bits_data,
  input          io_DRAM_request_ready,
  output         io_DRAM_request_valid,
  output [31:0]  io_DRAM_request_bits_addr,
                 io_DRAM_request_bits_wr_data,
  output         io_DRAM_request_bits_wr_en,
  input          io_commit_0_valid,
  input  [31:0]  io_commit_0_instruction_PC,
  input          io_commit_0_T_NT,
                 io_commit_0_is_BR,
                 io_commit_0_is_misprediction,
  input  [31:0]  io_commit_0_expected_PC,
  input  [15:0]  io_commit_0_GHR,
  input  [6:0]   io_commit_0_TOS,
                 io_commit_0_NEXT,
  input  [3:0]   io_commit_0_RAT_IDX,
  input          io_commit_1_valid,
  input  [31:0]  io_commit_1_instruction_PC,
  input          io_commit_1_T_NT,
                 io_commit_1_is_BR,
                 io_commit_1_is_misprediction,
  input  [31:0]  io_commit_1_expected_PC,
  input  [15:0]  io_commit_1_GHR,
  input  [6:0]   io_commit_1_TOS,
                 io_commit_1_NEXT,
  input  [3:0]   io_commit_1_RAT_IDX,
  input          io_commit_2_valid,
  input  [31:0]  io_commit_2_instruction_PC,
  input          io_commit_2_T_NT,
                 io_commit_2_is_BR,
                 io_commit_2_is_misprediction,
  input  [31:0]  io_commit_2_expected_PC,
  input  [15:0]  io_commit_2_GHR,
  input  [6:0]   io_commit_2_TOS,
                 io_commit_2_NEXT,
  input  [3:0]   io_commit_2_RAT_IDX,
  input          io_commit_3_valid,
  input  [31:0]  io_commit_3_instruction_PC,
  input          io_commit_3_T_NT,
                 io_commit_3_is_BR,
                 io_commit_3_is_misprediction,
  input  [31:0]  io_commit_3_expected_PC,
  input  [15:0]  io_commit_3_GHR,
  input  [6:0]   io_commit_3_TOS,
                 io_commit_3_NEXT,
  input  [3:0]   io_commit_3_RAT_IDX,
  input          io_predictions_0_ready,
  output         io_predictions_0_valid,
                 io_predictions_0_bits_valid,
  output [31:0]  io_predictions_0_bits_instruction_PC,
  output         io_predictions_0_bits_is_misprediction,
  output [31:0]  io_predictions_0_bits_predicted_expected_PC,
  output [15:0]  io_predictions_0_bits_GHR,
  output [6:0]   io_predictions_0_bits_NEXT,
                 io_predictions_0_bits_TOS,
  output [3:0]   io_predictions_0_bits_RAT_IDX,
  input          io_predictions_1_ready,
  output         io_predictions_1_valid,
                 io_predictions_1_bits_valid,
  output [31:0]  io_predictions_1_bits_instruction_PC,
  output         io_predictions_1_bits_is_misprediction,
  output [31:0]  io_predictions_1_bits_predicted_expected_PC,
  output [15:0]  io_predictions_1_bits_GHR,
  output [6:0]   io_predictions_1_bits_NEXT,
                 io_predictions_1_bits_TOS,
  output [3:0]   io_predictions_1_bits_RAT_IDX,
  input          io_predictions_2_ready,
  output         io_predictions_2_valid,
                 io_predictions_2_bits_valid,
  output [31:0]  io_predictions_2_bits_instruction_PC,
  output         io_predictions_2_bits_is_misprediction,
  output [31:0]  io_predictions_2_bits_predicted_expected_PC,
  output [15:0]  io_predictions_2_bits_GHR,
  output [6:0]   io_predictions_2_bits_NEXT,
                 io_predictions_2_bits_TOS,
  output [3:0]   io_predictions_2_bits_RAT_IDX,
  input          io_predictions_3_ready,
  output         io_predictions_3_valid,
                 io_predictions_3_bits_valid,
  output [31:0]  io_predictions_3_bits_instruction_PC,
  output         io_predictions_3_bits_is_misprediction,
  output [31:0]  io_predictions_3_bits_predicted_expected_PC,
  output [15:0]  io_predictions_3_bits_GHR,
  output [6:0]   io_predictions_3_bits_NEXT,
                 io_predictions_3_bits_TOS,
  output [3:0]   io_predictions_3_bits_RAT_IDX,
  input          io_renamed_decoded_fetch_packet_0_ready,
  output         io_renamed_decoded_fetch_packet_0_valid,
                 io_renamed_decoded_fetch_packet_0_bits_ready_bits_RS1_ready,
                 io_renamed_decoded_fetch_packet_0_bits_ready_bits_RS2_ready,
  output [5:0]   io_renamed_decoded_fetch_packet_0_bits_RD,
  output         io_renamed_decoded_fetch_packet_0_bits_RD_valid,
  output [5:0]   io_renamed_decoded_fetch_packet_0_bits_RS1,
  output         io_renamed_decoded_fetch_packet_0_bits_RS1_valid,
  output [5:0]   io_renamed_decoded_fetch_packet_0_bits_RS2,
  output         io_renamed_decoded_fetch_packet_0_bits_RS2_valid,
  output [31:0]  io_renamed_decoded_fetch_packet_0_bits_IMM,
  output [2:0]   io_renamed_decoded_fetch_packet_0_bits_FUNCT3,
  output [3:0]   io_renamed_decoded_fetch_packet_0_bits_packet_index,
  output [5:0]   io_renamed_decoded_fetch_packet_0_bits_ROB_index,
  output [4:0]   io_renamed_decoded_fetch_packet_0_bits_instructionType,
  output [1:0]   io_renamed_decoded_fetch_packet_0_bits_portID,
                 io_renamed_decoded_fetch_packet_0_bits_RS_type,
  output         io_renamed_decoded_fetch_packet_0_bits_needs_ALU,
                 io_renamed_decoded_fetch_packet_0_bits_needs_branch_unit,
                 io_renamed_decoded_fetch_packet_0_bits_needs_CSRs,
                 io_renamed_decoded_fetch_packet_0_bits_SUBTRACT,
                 io_renamed_decoded_fetch_packet_0_bits_MULTIPLY,
                 io_renamed_decoded_fetch_packet_0_bits_IMMEDIATE,
                 io_renamed_decoded_fetch_packet_0_bits_IS_LOAD,
                 io_renamed_decoded_fetch_packet_0_bits_IS_STORE,
  input          io_renamed_decoded_fetch_packet_1_ready,
  output         io_renamed_decoded_fetch_packet_1_valid,
                 io_renamed_decoded_fetch_packet_1_bits_ready_bits_RS1_ready,
                 io_renamed_decoded_fetch_packet_1_bits_ready_bits_RS2_ready,
  output [5:0]   io_renamed_decoded_fetch_packet_1_bits_RD,
  output         io_renamed_decoded_fetch_packet_1_bits_RD_valid,
  output [5:0]   io_renamed_decoded_fetch_packet_1_bits_RS1,
  output         io_renamed_decoded_fetch_packet_1_bits_RS1_valid,
  output [5:0]   io_renamed_decoded_fetch_packet_1_bits_RS2,
  output         io_renamed_decoded_fetch_packet_1_bits_RS2_valid,
  output [31:0]  io_renamed_decoded_fetch_packet_1_bits_IMM,
  output [2:0]   io_renamed_decoded_fetch_packet_1_bits_FUNCT3,
  output [3:0]   io_renamed_decoded_fetch_packet_1_bits_packet_index,
  output [5:0]   io_renamed_decoded_fetch_packet_1_bits_ROB_index,
  output [4:0]   io_renamed_decoded_fetch_packet_1_bits_instructionType,
  output [1:0]   io_renamed_decoded_fetch_packet_1_bits_portID,
                 io_renamed_decoded_fetch_packet_1_bits_RS_type,
  output         io_renamed_decoded_fetch_packet_1_bits_needs_ALU,
                 io_renamed_decoded_fetch_packet_1_bits_needs_branch_unit,
                 io_renamed_decoded_fetch_packet_1_bits_needs_CSRs,
                 io_renamed_decoded_fetch_packet_1_bits_SUBTRACT,
                 io_renamed_decoded_fetch_packet_1_bits_MULTIPLY,
                 io_renamed_decoded_fetch_packet_1_bits_IMMEDIATE,
                 io_renamed_decoded_fetch_packet_1_bits_IS_LOAD,
                 io_renamed_decoded_fetch_packet_1_bits_IS_STORE,
  input          io_renamed_decoded_fetch_packet_2_ready,
  output         io_renamed_decoded_fetch_packet_2_valid,
                 io_renamed_decoded_fetch_packet_2_bits_ready_bits_RS1_ready,
                 io_renamed_decoded_fetch_packet_2_bits_ready_bits_RS2_ready,
  output [5:0]   io_renamed_decoded_fetch_packet_2_bits_RD,
  output         io_renamed_decoded_fetch_packet_2_bits_RD_valid,
  output [5:0]   io_renamed_decoded_fetch_packet_2_bits_RS1,
  output         io_renamed_decoded_fetch_packet_2_bits_RS1_valid,
  output [5:0]   io_renamed_decoded_fetch_packet_2_bits_RS2,
  output         io_renamed_decoded_fetch_packet_2_bits_RS2_valid,
  output [31:0]  io_renamed_decoded_fetch_packet_2_bits_IMM,
  output [2:0]   io_renamed_decoded_fetch_packet_2_bits_FUNCT3,
  output [3:0]   io_renamed_decoded_fetch_packet_2_bits_packet_index,
  output [5:0]   io_renamed_decoded_fetch_packet_2_bits_ROB_index,
  output [4:0]   io_renamed_decoded_fetch_packet_2_bits_instructionType,
  output [1:0]   io_renamed_decoded_fetch_packet_2_bits_portID,
                 io_renamed_decoded_fetch_packet_2_bits_RS_type,
  output         io_renamed_decoded_fetch_packet_2_bits_needs_ALU,
                 io_renamed_decoded_fetch_packet_2_bits_needs_branch_unit,
                 io_renamed_decoded_fetch_packet_2_bits_needs_CSRs,
                 io_renamed_decoded_fetch_packet_2_bits_SUBTRACT,
                 io_renamed_decoded_fetch_packet_2_bits_MULTIPLY,
                 io_renamed_decoded_fetch_packet_2_bits_IMMEDIATE,
                 io_renamed_decoded_fetch_packet_2_bits_IS_LOAD,
                 io_renamed_decoded_fetch_packet_2_bits_IS_STORE,
  input          io_renamed_decoded_fetch_packet_3_ready,
  output         io_renamed_decoded_fetch_packet_3_valid,
                 io_renamed_decoded_fetch_packet_3_bits_ready_bits_RS1_ready,
                 io_renamed_decoded_fetch_packet_3_bits_ready_bits_RS2_ready,
  output [5:0]   io_renamed_decoded_fetch_packet_3_bits_RD,
  output         io_renamed_decoded_fetch_packet_3_bits_RD_valid,
  output [5:0]   io_renamed_decoded_fetch_packet_3_bits_RS1,
  output         io_renamed_decoded_fetch_packet_3_bits_RS1_valid,
  output [5:0]   io_renamed_decoded_fetch_packet_3_bits_RS2,
  output         io_renamed_decoded_fetch_packet_3_bits_RS2_valid,
  output [31:0]  io_renamed_decoded_fetch_packet_3_bits_IMM,
  output [2:0]   io_renamed_decoded_fetch_packet_3_bits_FUNCT3,
  output [3:0]   io_renamed_decoded_fetch_packet_3_bits_packet_index,
  output [5:0]   io_renamed_decoded_fetch_packet_3_bits_ROB_index,
  output [4:0]   io_renamed_decoded_fetch_packet_3_bits_instructionType,
  output [1:0]   io_renamed_decoded_fetch_packet_3_bits_portID,
                 io_renamed_decoded_fetch_packet_3_bits_RS_type,
  output         io_renamed_decoded_fetch_packet_3_bits_needs_ALU,
                 io_renamed_decoded_fetch_packet_3_bits_needs_branch_unit,
                 io_renamed_decoded_fetch_packet_3_bits_needs_CSRs,
                 io_renamed_decoded_fetch_packet_3_bits_SUBTRACT,
                 io_renamed_decoded_fetch_packet_3_bits_MULTIPLY,
                 io_renamed_decoded_fetch_packet_3_bits_IMMEDIATE,
                 io_renamed_decoded_fetch_packet_3_bits_IS_LOAD,
                 io_renamed_decoded_fetch_packet_3_bits_IS_STORE,
  input          io_MEMRS_ready_0,
                 io_MEMRS_ready_1,
                 io_MEMRS_ready_2,
                 io_MEMRS_ready_3,
                 io_INTRS_ready_0,
                 io_INTRS_ready_1,
                 io_INTRS_ready_2,
                 io_INTRS_ready_3,
                 io_ROB_packet_0_ready,
  output         io_ROB_packet_0_valid,
                 io_ROB_packet_0_bits_valid,
                 io_ROB_packet_0_bits_is_branch,
  input          io_ROB_packet_1_ready,
  output         io_ROB_packet_1_valid,
                 io_ROB_packet_1_bits_valid,
                 io_ROB_packet_1_bits_is_branch,
  input          io_ROB_packet_2_ready,
  output         io_ROB_packet_2_valid,
                 io_ROB_packet_2_bits_valid,
                 io_ROB_packet_2_bits_is_branch,
  input          io_ROB_packet_3_ready,
  output         io_ROB_packet_3_valid,
                 io_ROB_packet_3_bits_valid,
                 io_ROB_packet_3_bits_is_branch,
  input          io_FU_outputs_0_valid,
  input  [63:0]  io_FU_outputs_0_bits_RD,
  input  [31:0]  io_FU_outputs_0_bits_RD_data,
  input          io_FU_outputs_0_bits_RD_valid,
  input  [31:0]  io_FU_outputs_0_bits_instruction_PC,
  input          io_FU_outputs_0_bits_branch_taken,
  input  [31:0]  io_FU_outputs_0_bits_target_address,
  input          io_FU_outputs_0_bits_branch_valid,
  input  [5:0]   io_FU_outputs_0_bits_ROB_index,
  input  [1:0]   io_FU_outputs_0_bits_fetch_packet_index,
  input          io_FU_outputs_1_valid,
  input  [63:0]  io_FU_outputs_1_bits_RD,
  input  [31:0]  io_FU_outputs_1_bits_RD_data,
  input          io_FU_outputs_1_bits_RD_valid,
  input  [31:0]  io_FU_outputs_1_bits_instruction_PC,
  input          io_FU_outputs_1_bits_branch_taken,
  input  [31:0]  io_FU_outputs_1_bits_target_address,
  input          io_FU_outputs_1_bits_branch_valid,
  input  [5:0]   io_FU_outputs_1_bits_ROB_index,
  input  [1:0]   io_FU_outputs_1_bits_fetch_packet_index,
  input          io_FU_outputs_2_valid,
  input  [63:0]  io_FU_outputs_2_bits_RD,
  input  [31:0]  io_FU_outputs_2_bits_RD_data,
  input          io_FU_outputs_2_bits_RD_valid,
  input  [31:0]  io_FU_outputs_2_bits_instruction_PC,
  input          io_FU_outputs_2_bits_branch_taken,
  input  [31:0]  io_FU_outputs_2_bits_target_address,
  input          io_FU_outputs_2_bits_branch_valid,
  input  [5:0]   io_FU_outputs_2_bits_ROB_index,
  input  [1:0]   io_FU_outputs_2_bits_fetch_packet_index,
  input          io_FU_outputs_3_valid,
  input  [63:0]  io_FU_outputs_3_bits_RD,
  input  [31:0]  io_FU_outputs_3_bits_RD_data,
  input          io_FU_outputs_3_bits_RD_valid,
  input  [31:0]  io_FU_outputs_3_bits_instruction_PC,
  input          io_FU_outputs_3_bits_branch_taken,
  input  [31:0]  io_FU_outputs_3_bits_target_address,
  input          io_FU_outputs_3_bits_branch_valid,
  input  [5:0]   io_FU_outputs_3_bits_ROB_index,
  input  [1:0]   io_FU_outputs_3_bits_fetch_packet_index
);

  wire        _renamer_io_decoded_fetch_packet_0_ready;
  wire        _renamer_io_decoded_fetch_packet_1_ready;
  wire        _renamer_io_decoded_fetch_packet_2_ready;
  wire        _renamer_io_decoded_fetch_packet_3_ready;
  wire [3:0]  _renamer_io_active_checkpoint_value;
  wire        _instruction_queue_io_in_3_ready;
  wire        _instruction_queue_io_out_0_valid;
  wire [5:0]  _instruction_queue_io_out_0_bits_RD;
  wire        _instruction_queue_io_out_0_bits_RD_valid;
  wire [5:0]  _instruction_queue_io_out_0_bits_RS1;
  wire        _instruction_queue_io_out_0_bits_RS1_valid;
  wire [5:0]  _instruction_queue_io_out_0_bits_RS2;
  wire        _instruction_queue_io_out_0_bits_RS2_valid;
  wire [31:0] _instruction_queue_io_out_0_bits_IMM;
  wire [2:0]  _instruction_queue_io_out_0_bits_FUNCT3;
  wire [3:0]  _instruction_queue_io_out_0_bits_packet_index;
  wire [5:0]  _instruction_queue_io_out_0_bits_ROB_index;
  wire [4:0]  _instruction_queue_io_out_0_bits_instructionType;
  wire [1:0]  _instruction_queue_io_out_0_bits_portID;
  wire [1:0]  _instruction_queue_io_out_0_bits_RS_type;
  wire        _instruction_queue_io_out_0_bits_needs_ALU;
  wire        _instruction_queue_io_out_0_bits_needs_branch_unit;
  wire        _instruction_queue_io_out_0_bits_needs_CSRs;
  wire        _instruction_queue_io_out_0_bits_SUBTRACT;
  wire        _instruction_queue_io_out_0_bits_MULTIPLY;
  wire        _instruction_queue_io_out_0_bits_IMMEDIATE;
  wire        _instruction_queue_io_out_0_bits_IS_LOAD;
  wire        _instruction_queue_io_out_0_bits_IS_STORE;
  wire        _instruction_queue_io_out_1_valid;
  wire [5:0]  _instruction_queue_io_out_1_bits_RD;
  wire        _instruction_queue_io_out_1_bits_RD_valid;
  wire [5:0]  _instruction_queue_io_out_1_bits_RS1;
  wire        _instruction_queue_io_out_1_bits_RS1_valid;
  wire [5:0]  _instruction_queue_io_out_1_bits_RS2;
  wire        _instruction_queue_io_out_1_bits_RS2_valid;
  wire [31:0] _instruction_queue_io_out_1_bits_IMM;
  wire [2:0]  _instruction_queue_io_out_1_bits_FUNCT3;
  wire [3:0]  _instruction_queue_io_out_1_bits_packet_index;
  wire [5:0]  _instruction_queue_io_out_1_bits_ROB_index;
  wire [4:0]  _instruction_queue_io_out_1_bits_instructionType;
  wire [1:0]  _instruction_queue_io_out_1_bits_portID;
  wire [1:0]  _instruction_queue_io_out_1_bits_RS_type;
  wire        _instruction_queue_io_out_1_bits_needs_ALU;
  wire        _instruction_queue_io_out_1_bits_needs_branch_unit;
  wire        _instruction_queue_io_out_1_bits_needs_CSRs;
  wire        _instruction_queue_io_out_1_bits_SUBTRACT;
  wire        _instruction_queue_io_out_1_bits_MULTIPLY;
  wire        _instruction_queue_io_out_1_bits_IMMEDIATE;
  wire        _instruction_queue_io_out_1_bits_IS_LOAD;
  wire        _instruction_queue_io_out_1_bits_IS_STORE;
  wire        _instruction_queue_io_out_2_valid;
  wire [5:0]  _instruction_queue_io_out_2_bits_RD;
  wire        _instruction_queue_io_out_2_bits_RD_valid;
  wire [5:0]  _instruction_queue_io_out_2_bits_RS1;
  wire        _instruction_queue_io_out_2_bits_RS1_valid;
  wire [5:0]  _instruction_queue_io_out_2_bits_RS2;
  wire        _instruction_queue_io_out_2_bits_RS2_valid;
  wire [31:0] _instruction_queue_io_out_2_bits_IMM;
  wire [2:0]  _instruction_queue_io_out_2_bits_FUNCT3;
  wire [3:0]  _instruction_queue_io_out_2_bits_packet_index;
  wire [5:0]  _instruction_queue_io_out_2_bits_ROB_index;
  wire [4:0]  _instruction_queue_io_out_2_bits_instructionType;
  wire [1:0]  _instruction_queue_io_out_2_bits_portID;
  wire [1:0]  _instruction_queue_io_out_2_bits_RS_type;
  wire        _instruction_queue_io_out_2_bits_needs_ALU;
  wire        _instruction_queue_io_out_2_bits_needs_branch_unit;
  wire        _instruction_queue_io_out_2_bits_needs_CSRs;
  wire        _instruction_queue_io_out_2_bits_SUBTRACT;
  wire        _instruction_queue_io_out_2_bits_MULTIPLY;
  wire        _instruction_queue_io_out_2_bits_IMMEDIATE;
  wire        _instruction_queue_io_out_2_bits_IS_LOAD;
  wire        _instruction_queue_io_out_2_bits_IS_STORE;
  wire        _instruction_queue_io_out_3_valid;
  wire [5:0]  _instruction_queue_io_out_3_bits_RD;
  wire        _instruction_queue_io_out_3_bits_RD_valid;
  wire [5:0]  _instruction_queue_io_out_3_bits_RS1;
  wire        _instruction_queue_io_out_3_bits_RS1_valid;
  wire [5:0]  _instruction_queue_io_out_3_bits_RS2;
  wire        _instruction_queue_io_out_3_bits_RS2_valid;
  wire [31:0] _instruction_queue_io_out_3_bits_IMM;
  wire [2:0]  _instruction_queue_io_out_3_bits_FUNCT3;
  wire [3:0]  _instruction_queue_io_out_3_bits_packet_index;
  wire [5:0]  _instruction_queue_io_out_3_bits_ROB_index;
  wire [4:0]  _instruction_queue_io_out_3_bits_instructionType;
  wire [1:0]  _instruction_queue_io_out_3_bits_portID;
  wire [1:0]  _instruction_queue_io_out_3_bits_RS_type;
  wire        _instruction_queue_io_out_3_bits_needs_ALU;
  wire        _instruction_queue_io_out_3_bits_needs_branch_unit;
  wire        _instruction_queue_io_out_3_bits_needs_CSRs;
  wire        _instruction_queue_io_out_3_bits_SUBTRACT;
  wire        _instruction_queue_io_out_3_bits_MULTIPLY;
  wire        _instruction_queue_io_out_3_bits_IMMEDIATE;
  wire        _instruction_queue_io_out_3_bits_IS_LOAD;
  wire        _instruction_queue_io_out_3_bits_IS_STORE;
  wire        _decoders_io_fetch_packet_ready;
  wire        _decoders_io_decoded_fetch_packet_0_valid;
  wire [5:0]  _decoders_io_decoded_fetch_packet_0_bits_RD;
  wire        _decoders_io_decoded_fetch_packet_0_bits_RD_valid;
  wire [5:0]  _decoders_io_decoded_fetch_packet_0_bits_RS1;
  wire [5:0]  _decoders_io_decoded_fetch_packet_0_bits_RS2;
  wire [31:0] _decoders_io_decoded_fetch_packet_0_bits_IMM;
  wire [2:0]  _decoders_io_decoded_fetch_packet_0_bits_FUNCT3;
  wire [3:0]  _decoders_io_decoded_fetch_packet_0_bits_packet_index;
  wire [5:0]  _decoders_io_decoded_fetch_packet_0_bits_ROB_index;
  wire [4:0]  _decoders_io_decoded_fetch_packet_0_bits_instructionType;
  wire [1:0]  _decoders_io_decoded_fetch_packet_0_bits_portID;
  wire [1:0]  _decoders_io_decoded_fetch_packet_0_bits_RS_type;
  wire        _decoders_io_decoded_fetch_packet_0_bits_needs_ALU;
  wire        _decoders_io_decoded_fetch_packet_0_bits_needs_branch_unit;
  wire        _decoders_io_decoded_fetch_packet_0_bits_SUBTRACT;
  wire        _decoders_io_decoded_fetch_packet_0_bits_MULTIPLY;
  wire        _decoders_io_decoded_fetch_packet_0_bits_IMMEDIATE;
  wire        _decoders_io_decoded_fetch_packet_0_bits_IS_LOAD;
  wire        _decoders_io_decoded_fetch_packet_0_bits_IS_STORE;
  wire        _decoders_io_decoded_fetch_packet_1_valid;
  wire [5:0]  _decoders_io_decoded_fetch_packet_1_bits_RD;
  wire        _decoders_io_decoded_fetch_packet_1_bits_RD_valid;
  wire [5:0]  _decoders_io_decoded_fetch_packet_1_bits_RS1;
  wire [5:0]  _decoders_io_decoded_fetch_packet_1_bits_RS2;
  wire [31:0] _decoders_io_decoded_fetch_packet_1_bits_IMM;
  wire [2:0]  _decoders_io_decoded_fetch_packet_1_bits_FUNCT3;
  wire [3:0]  _decoders_io_decoded_fetch_packet_1_bits_packet_index;
  wire [5:0]  _decoders_io_decoded_fetch_packet_1_bits_ROB_index;
  wire [4:0]  _decoders_io_decoded_fetch_packet_1_bits_instructionType;
  wire [1:0]  _decoders_io_decoded_fetch_packet_1_bits_portID;
  wire [1:0]  _decoders_io_decoded_fetch_packet_1_bits_RS_type;
  wire        _decoders_io_decoded_fetch_packet_1_bits_needs_ALU;
  wire        _decoders_io_decoded_fetch_packet_1_bits_needs_branch_unit;
  wire        _decoders_io_decoded_fetch_packet_1_bits_SUBTRACT;
  wire        _decoders_io_decoded_fetch_packet_1_bits_MULTIPLY;
  wire        _decoders_io_decoded_fetch_packet_1_bits_IMMEDIATE;
  wire        _decoders_io_decoded_fetch_packet_1_bits_IS_LOAD;
  wire        _decoders_io_decoded_fetch_packet_1_bits_IS_STORE;
  wire        _decoders_io_decoded_fetch_packet_2_valid;
  wire [5:0]  _decoders_io_decoded_fetch_packet_2_bits_RD;
  wire        _decoders_io_decoded_fetch_packet_2_bits_RD_valid;
  wire [5:0]  _decoders_io_decoded_fetch_packet_2_bits_RS1;
  wire [5:0]  _decoders_io_decoded_fetch_packet_2_bits_RS2;
  wire [31:0] _decoders_io_decoded_fetch_packet_2_bits_IMM;
  wire [2:0]  _decoders_io_decoded_fetch_packet_2_bits_FUNCT3;
  wire [3:0]  _decoders_io_decoded_fetch_packet_2_bits_packet_index;
  wire [5:0]  _decoders_io_decoded_fetch_packet_2_bits_ROB_index;
  wire [4:0]  _decoders_io_decoded_fetch_packet_2_bits_instructionType;
  wire [1:0]  _decoders_io_decoded_fetch_packet_2_bits_portID;
  wire [1:0]  _decoders_io_decoded_fetch_packet_2_bits_RS_type;
  wire        _decoders_io_decoded_fetch_packet_2_bits_needs_ALU;
  wire        _decoders_io_decoded_fetch_packet_2_bits_needs_branch_unit;
  wire        _decoders_io_decoded_fetch_packet_2_bits_SUBTRACT;
  wire        _decoders_io_decoded_fetch_packet_2_bits_MULTIPLY;
  wire        _decoders_io_decoded_fetch_packet_2_bits_IMMEDIATE;
  wire        _decoders_io_decoded_fetch_packet_2_bits_IS_LOAD;
  wire        _decoders_io_decoded_fetch_packet_2_bits_IS_STORE;
  wire        _decoders_io_decoded_fetch_packet_3_valid;
  wire [5:0]  _decoders_io_decoded_fetch_packet_3_bits_RD;
  wire        _decoders_io_decoded_fetch_packet_3_bits_RD_valid;
  wire [5:0]  _decoders_io_decoded_fetch_packet_3_bits_RS1;
  wire [5:0]  _decoders_io_decoded_fetch_packet_3_bits_RS2;
  wire [31:0] _decoders_io_decoded_fetch_packet_3_bits_IMM;
  wire [2:0]  _decoders_io_decoded_fetch_packet_3_bits_FUNCT3;
  wire [3:0]  _decoders_io_decoded_fetch_packet_3_bits_packet_index;
  wire [5:0]  _decoders_io_decoded_fetch_packet_3_bits_ROB_index;
  wire [4:0]  _decoders_io_decoded_fetch_packet_3_bits_instructionType;
  wire [1:0]  _decoders_io_decoded_fetch_packet_3_bits_portID;
  wire [1:0]  _decoders_io_decoded_fetch_packet_3_bits_RS_type;
  wire        _decoders_io_decoded_fetch_packet_3_bits_needs_ALU;
  wire        _decoders_io_decoded_fetch_packet_3_bits_needs_branch_unit;
  wire        _decoders_io_decoded_fetch_packet_3_bits_SUBTRACT;
  wire        _decoders_io_decoded_fetch_packet_3_bits_MULTIPLY;
  wire        _decoders_io_decoded_fetch_packet_3_bits_IMMEDIATE;
  wire        _decoders_io_decoded_fetch_packet_3_bits_IS_LOAD;
  wire        _decoders_io_decoded_fetch_packet_3_bits_IS_STORE;
  wire        _instruction_fetch_io_fetch_packet_valid;
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_instructions_0_instruction;
  wire [3:0]  _instruction_fetch_io_fetch_packet_bits_instructions_0_packet_index;
  wire [5:0]  _instruction_fetch_io_fetch_packet_bits_instructions_0_ROB_index;
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_instructions_1_instruction;
  wire [3:0]  _instruction_fetch_io_fetch_packet_bits_instructions_1_packet_index;
  wire [5:0]  _instruction_fetch_io_fetch_packet_bits_instructions_1_ROB_index;
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_instructions_2_instruction;
  wire [3:0]  _instruction_fetch_io_fetch_packet_bits_instructions_2_packet_index;
  wire [5:0]  _instruction_fetch_io_fetch_packet_bits_instructions_2_ROB_index;
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_instructions_3_instruction;
  wire [3:0]  _instruction_fetch_io_fetch_packet_bits_instructions_3_packet_index;
  wire [5:0]  _instruction_fetch_io_fetch_packet_bits_instructions_3_ROB_index;
  wire        _instruction_fetch_io_predictions_0_valid;
  wire        _instruction_fetch_io_predictions_1_valid;
  wire        _instruction_fetch_io_predictions_2_valid;
  wire        _instruction_fetch_io_predictions_3_valid;
  wire        _GEN = io_commit_0_valid & io_commit_0_is_misprediction;
  wire        _GEN_0 = io_commit_1_valid & io_commit_1_is_misprediction;
  wire        _GEN_1 = io_commit_2_valid & io_commit_2_is_misprediction;
  wire        _GEN_2 = io_commit_3_valid & io_commit_3_is_misprediction;
  instruction_fetch instruction_fetch (
    .clock                                            (clock),
    .reset                                            (reset),
    .io_commit_0_valid                                (io_commit_0_valid),
    .io_commit_0_instruction_PC                       (io_commit_0_instruction_PC),
    .io_commit_0_T_NT                                 (io_commit_0_T_NT),
    .io_commit_0_is_BR                                (io_commit_0_is_BR),
    .io_commit_0_is_misprediction                     (io_commit_0_is_misprediction),
    .io_commit_0_expected_PC                          (io_commit_0_expected_PC),
    .io_commit_0_GHR                                  (io_commit_0_GHR),
    .io_commit_1_valid                                (io_commit_1_valid),
    .io_commit_1_instruction_PC                       (io_commit_1_instruction_PC),
    .io_commit_1_T_NT                                 (io_commit_1_T_NT),
    .io_commit_1_is_BR                                (io_commit_1_is_BR),
    .io_commit_1_is_misprediction                     (io_commit_1_is_misprediction),
    .io_commit_1_expected_PC                          (io_commit_1_expected_PC),
    .io_commit_1_GHR                                  (io_commit_1_GHR),
    .io_commit_1_TOS                                  (io_commit_1_TOS),
    .io_commit_1_NEXT                                 (io_commit_1_NEXT),
    .io_commit_2_valid                                (io_commit_2_valid),
    .io_commit_2_instruction_PC                       (io_commit_2_instruction_PC),
    .io_commit_2_T_NT                                 (io_commit_2_T_NT),
    .io_commit_2_is_BR                                (io_commit_2_is_BR),
    .io_commit_2_is_misprediction                     (io_commit_2_is_misprediction),
    .io_commit_2_expected_PC                          (io_commit_2_expected_PC),
    .io_commit_2_GHR                                  (io_commit_2_GHR),
    .io_commit_2_TOS                                  (io_commit_2_TOS),
    .io_commit_2_NEXT                                 (io_commit_2_NEXT),
    .io_commit_3_valid                                (io_commit_3_valid),
    .io_commit_3_instruction_PC                       (io_commit_3_instruction_PC),
    .io_commit_3_T_NT                                 (io_commit_3_T_NT),
    .io_commit_3_is_BR                                (io_commit_3_is_BR),
    .io_commit_3_is_misprediction                     (io_commit_3_is_misprediction),
    .io_commit_3_expected_PC                          (io_commit_3_expected_PC),
    .io_commit_3_GHR                                  (io_commit_3_GHR),
    .io_commit_3_TOS                                  (io_commit_3_TOS),
    .io_commit_3_NEXT                                 (io_commit_3_NEXT),
    .io_DRAM_request_ready                            (io_DRAM_request_ready),
    .io_DRAM_request_valid                            (io_DRAM_request_valid),
    .io_DRAM_request_bits_addr                        (io_DRAM_request_bits_addr),
    .io_DRAM_resp_ready                               (io_DRAM_resp_ready),
    .io_DRAM_resp_valid                               (io_DRAM_resp_valid),
    .io_DRAM_resp_bits_data                           (io_DRAM_resp_bits_data),
    .io_fetch_packet_ready                            (_decoders_io_fetch_packet_ready),
    .io_fetch_packet_valid
      (_instruction_fetch_io_fetch_packet_valid),
    .io_fetch_packet_bits_instructions_0_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_instruction),
    .io_fetch_packet_bits_instructions_0_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_packet_index),
    .io_fetch_packet_bits_instructions_0_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_ROB_index),
    .io_fetch_packet_bits_instructions_1_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_instruction),
    .io_fetch_packet_bits_instructions_1_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_packet_index),
    .io_fetch_packet_bits_instructions_1_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_ROB_index),
    .io_fetch_packet_bits_instructions_2_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_instruction),
    .io_fetch_packet_bits_instructions_2_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_packet_index),
    .io_fetch_packet_bits_instructions_2_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_ROB_index),
    .io_fetch_packet_bits_instructions_3_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_instruction),
    .io_fetch_packet_bits_instructions_3_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_packet_index),
    .io_fetch_packet_bits_instructions_3_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_ROB_index),
    .io_predictions_0_valid
      (_instruction_fetch_io_predictions_0_valid),
    .io_predictions_0_bits_instruction_PC
      (io_predictions_0_bits_instruction_PC),
    .io_predictions_0_bits_predicted_expected_PC
      (io_predictions_0_bits_predicted_expected_PC),
    .io_predictions_0_bits_GHR                        (io_predictions_0_bits_GHR),
    .io_predictions_0_bits_NEXT                       (io_predictions_0_bits_NEXT),
    .io_predictions_0_bits_TOS                        (io_predictions_0_bits_TOS),
    .io_predictions_1_valid
      (_instruction_fetch_io_predictions_1_valid),
    .io_predictions_1_bits_instruction_PC
      (io_predictions_1_bits_instruction_PC),
    .io_predictions_1_bits_predicted_expected_PC
      (io_predictions_1_bits_predicted_expected_PC),
    .io_predictions_1_bits_GHR                        (io_predictions_1_bits_GHR),
    .io_predictions_1_bits_NEXT                       (io_predictions_1_bits_NEXT),
    .io_predictions_1_bits_TOS                        (io_predictions_1_bits_TOS),
    .io_predictions_2_valid
      (_instruction_fetch_io_predictions_2_valid),
    .io_predictions_2_bits_instruction_PC
      (io_predictions_2_bits_instruction_PC),
    .io_predictions_2_bits_predicted_expected_PC
      (io_predictions_2_bits_predicted_expected_PC),
    .io_predictions_2_bits_GHR                        (io_predictions_2_bits_GHR),
    .io_predictions_2_bits_NEXT                       (io_predictions_2_bits_NEXT),
    .io_predictions_2_bits_TOS                        (io_predictions_2_bits_TOS),
    .io_predictions_3_valid
      (_instruction_fetch_io_predictions_3_valid),
    .io_predictions_3_bits_instruction_PC
      (io_predictions_3_bits_instruction_PC),
    .io_predictions_3_bits_predicted_expected_PC
      (io_predictions_3_bits_predicted_expected_PC),
    .io_predictions_3_bits_GHR                        (io_predictions_3_bits_GHR),
    .io_predictions_3_bits_NEXT                       (io_predictions_3_bits_NEXT),
    .io_predictions_3_bits_TOS                        (io_predictions_3_bits_TOS)
  );
  fetch_packet_decoder decoders (
    .clock                                            (clock),
    .reset                                            (reset),
    .io_fetch_packet_ready                            (_decoders_io_fetch_packet_ready),
    .io_fetch_packet_valid
      (_instruction_fetch_io_fetch_packet_valid),
    .io_fetch_packet_bits_instructions_0_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_instruction),
    .io_fetch_packet_bits_instructions_0_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_packet_index),
    .io_fetch_packet_bits_instructions_0_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_ROB_index),
    .io_fetch_packet_bits_instructions_1_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_instruction),
    .io_fetch_packet_bits_instructions_1_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_packet_index),
    .io_fetch_packet_bits_instructions_1_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_ROB_index),
    .io_fetch_packet_bits_instructions_2_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_instruction),
    .io_fetch_packet_bits_instructions_2_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_packet_index),
    .io_fetch_packet_bits_instructions_2_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_ROB_index),
    .io_fetch_packet_bits_instructions_3_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_instruction),
    .io_fetch_packet_bits_instructions_3_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_packet_index),
    .io_fetch_packet_bits_instructions_3_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_ROB_index),
    .io_decoded_fetch_packet_0_valid
      (_decoders_io_decoded_fetch_packet_0_valid),
    .io_decoded_fetch_packet_0_bits_RD
      (_decoders_io_decoded_fetch_packet_0_bits_RD),
    .io_decoded_fetch_packet_0_bits_RD_valid
      (_decoders_io_decoded_fetch_packet_0_bits_RD_valid),
    .io_decoded_fetch_packet_0_bits_RS1
      (_decoders_io_decoded_fetch_packet_0_bits_RS1),
    .io_decoded_fetch_packet_0_bits_RS2
      (_decoders_io_decoded_fetch_packet_0_bits_RS2),
    .io_decoded_fetch_packet_0_bits_IMM
      (_decoders_io_decoded_fetch_packet_0_bits_IMM),
    .io_decoded_fetch_packet_0_bits_FUNCT3
      (_decoders_io_decoded_fetch_packet_0_bits_FUNCT3),
    .io_decoded_fetch_packet_0_bits_packet_index
      (_decoders_io_decoded_fetch_packet_0_bits_packet_index),
    .io_decoded_fetch_packet_0_bits_ROB_index
      (_decoders_io_decoded_fetch_packet_0_bits_ROB_index),
    .io_decoded_fetch_packet_0_bits_instructionType
      (_decoders_io_decoded_fetch_packet_0_bits_instructionType),
    .io_decoded_fetch_packet_0_bits_portID
      (_decoders_io_decoded_fetch_packet_0_bits_portID),
    .io_decoded_fetch_packet_0_bits_RS_type
      (_decoders_io_decoded_fetch_packet_0_bits_RS_type),
    .io_decoded_fetch_packet_0_bits_needs_ALU
      (_decoders_io_decoded_fetch_packet_0_bits_needs_ALU),
    .io_decoded_fetch_packet_0_bits_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_0_bits_needs_branch_unit),
    .io_decoded_fetch_packet_0_bits_SUBTRACT
      (_decoders_io_decoded_fetch_packet_0_bits_SUBTRACT),
    .io_decoded_fetch_packet_0_bits_MULTIPLY
      (_decoders_io_decoded_fetch_packet_0_bits_MULTIPLY),
    .io_decoded_fetch_packet_0_bits_IMMEDIATE
      (_decoders_io_decoded_fetch_packet_0_bits_IMMEDIATE),
    .io_decoded_fetch_packet_0_bits_IS_LOAD
      (_decoders_io_decoded_fetch_packet_0_bits_IS_LOAD),
    .io_decoded_fetch_packet_0_bits_IS_STORE
      (_decoders_io_decoded_fetch_packet_0_bits_IS_STORE),
    .io_decoded_fetch_packet_1_valid
      (_decoders_io_decoded_fetch_packet_1_valid),
    .io_decoded_fetch_packet_1_bits_RD
      (_decoders_io_decoded_fetch_packet_1_bits_RD),
    .io_decoded_fetch_packet_1_bits_RD_valid
      (_decoders_io_decoded_fetch_packet_1_bits_RD_valid),
    .io_decoded_fetch_packet_1_bits_RS1
      (_decoders_io_decoded_fetch_packet_1_bits_RS1),
    .io_decoded_fetch_packet_1_bits_RS2
      (_decoders_io_decoded_fetch_packet_1_bits_RS2),
    .io_decoded_fetch_packet_1_bits_IMM
      (_decoders_io_decoded_fetch_packet_1_bits_IMM),
    .io_decoded_fetch_packet_1_bits_FUNCT3
      (_decoders_io_decoded_fetch_packet_1_bits_FUNCT3),
    .io_decoded_fetch_packet_1_bits_packet_index
      (_decoders_io_decoded_fetch_packet_1_bits_packet_index),
    .io_decoded_fetch_packet_1_bits_ROB_index
      (_decoders_io_decoded_fetch_packet_1_bits_ROB_index),
    .io_decoded_fetch_packet_1_bits_instructionType
      (_decoders_io_decoded_fetch_packet_1_bits_instructionType),
    .io_decoded_fetch_packet_1_bits_portID
      (_decoders_io_decoded_fetch_packet_1_bits_portID),
    .io_decoded_fetch_packet_1_bits_RS_type
      (_decoders_io_decoded_fetch_packet_1_bits_RS_type),
    .io_decoded_fetch_packet_1_bits_needs_ALU
      (_decoders_io_decoded_fetch_packet_1_bits_needs_ALU),
    .io_decoded_fetch_packet_1_bits_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_1_bits_needs_branch_unit),
    .io_decoded_fetch_packet_1_bits_SUBTRACT
      (_decoders_io_decoded_fetch_packet_1_bits_SUBTRACT),
    .io_decoded_fetch_packet_1_bits_MULTIPLY
      (_decoders_io_decoded_fetch_packet_1_bits_MULTIPLY),
    .io_decoded_fetch_packet_1_bits_IMMEDIATE
      (_decoders_io_decoded_fetch_packet_1_bits_IMMEDIATE),
    .io_decoded_fetch_packet_1_bits_IS_LOAD
      (_decoders_io_decoded_fetch_packet_1_bits_IS_LOAD),
    .io_decoded_fetch_packet_1_bits_IS_STORE
      (_decoders_io_decoded_fetch_packet_1_bits_IS_STORE),
    .io_decoded_fetch_packet_2_valid
      (_decoders_io_decoded_fetch_packet_2_valid),
    .io_decoded_fetch_packet_2_bits_RD
      (_decoders_io_decoded_fetch_packet_2_bits_RD),
    .io_decoded_fetch_packet_2_bits_RD_valid
      (_decoders_io_decoded_fetch_packet_2_bits_RD_valid),
    .io_decoded_fetch_packet_2_bits_RS1
      (_decoders_io_decoded_fetch_packet_2_bits_RS1),
    .io_decoded_fetch_packet_2_bits_RS2
      (_decoders_io_decoded_fetch_packet_2_bits_RS2),
    .io_decoded_fetch_packet_2_bits_IMM
      (_decoders_io_decoded_fetch_packet_2_bits_IMM),
    .io_decoded_fetch_packet_2_bits_FUNCT3
      (_decoders_io_decoded_fetch_packet_2_bits_FUNCT3),
    .io_decoded_fetch_packet_2_bits_packet_index
      (_decoders_io_decoded_fetch_packet_2_bits_packet_index),
    .io_decoded_fetch_packet_2_bits_ROB_index
      (_decoders_io_decoded_fetch_packet_2_bits_ROB_index),
    .io_decoded_fetch_packet_2_bits_instructionType
      (_decoders_io_decoded_fetch_packet_2_bits_instructionType),
    .io_decoded_fetch_packet_2_bits_portID
      (_decoders_io_decoded_fetch_packet_2_bits_portID),
    .io_decoded_fetch_packet_2_bits_RS_type
      (_decoders_io_decoded_fetch_packet_2_bits_RS_type),
    .io_decoded_fetch_packet_2_bits_needs_ALU
      (_decoders_io_decoded_fetch_packet_2_bits_needs_ALU),
    .io_decoded_fetch_packet_2_bits_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_2_bits_needs_branch_unit),
    .io_decoded_fetch_packet_2_bits_SUBTRACT
      (_decoders_io_decoded_fetch_packet_2_bits_SUBTRACT),
    .io_decoded_fetch_packet_2_bits_MULTIPLY
      (_decoders_io_decoded_fetch_packet_2_bits_MULTIPLY),
    .io_decoded_fetch_packet_2_bits_IMMEDIATE
      (_decoders_io_decoded_fetch_packet_2_bits_IMMEDIATE),
    .io_decoded_fetch_packet_2_bits_IS_LOAD
      (_decoders_io_decoded_fetch_packet_2_bits_IS_LOAD),
    .io_decoded_fetch_packet_2_bits_IS_STORE
      (_decoders_io_decoded_fetch_packet_2_bits_IS_STORE),
    .io_decoded_fetch_packet_3_ready                  (_instruction_queue_io_in_3_ready),
    .io_decoded_fetch_packet_3_valid
      (_decoders_io_decoded_fetch_packet_3_valid),
    .io_decoded_fetch_packet_3_bits_RD
      (_decoders_io_decoded_fetch_packet_3_bits_RD),
    .io_decoded_fetch_packet_3_bits_RD_valid
      (_decoders_io_decoded_fetch_packet_3_bits_RD_valid),
    .io_decoded_fetch_packet_3_bits_RS1
      (_decoders_io_decoded_fetch_packet_3_bits_RS1),
    .io_decoded_fetch_packet_3_bits_RS2
      (_decoders_io_decoded_fetch_packet_3_bits_RS2),
    .io_decoded_fetch_packet_3_bits_IMM
      (_decoders_io_decoded_fetch_packet_3_bits_IMM),
    .io_decoded_fetch_packet_3_bits_FUNCT3
      (_decoders_io_decoded_fetch_packet_3_bits_FUNCT3),
    .io_decoded_fetch_packet_3_bits_packet_index
      (_decoders_io_decoded_fetch_packet_3_bits_packet_index),
    .io_decoded_fetch_packet_3_bits_ROB_index
      (_decoders_io_decoded_fetch_packet_3_bits_ROB_index),
    .io_decoded_fetch_packet_3_bits_instructionType
      (_decoders_io_decoded_fetch_packet_3_bits_instructionType),
    .io_decoded_fetch_packet_3_bits_portID
      (_decoders_io_decoded_fetch_packet_3_bits_portID),
    .io_decoded_fetch_packet_3_bits_RS_type
      (_decoders_io_decoded_fetch_packet_3_bits_RS_type),
    .io_decoded_fetch_packet_3_bits_needs_ALU
      (_decoders_io_decoded_fetch_packet_3_bits_needs_ALU),
    .io_decoded_fetch_packet_3_bits_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_3_bits_needs_branch_unit),
    .io_decoded_fetch_packet_3_bits_SUBTRACT
      (_decoders_io_decoded_fetch_packet_3_bits_SUBTRACT),
    .io_decoded_fetch_packet_3_bits_MULTIPLY
      (_decoders_io_decoded_fetch_packet_3_bits_MULTIPLY),
    .io_decoded_fetch_packet_3_bits_IMMEDIATE
      (_decoders_io_decoded_fetch_packet_3_bits_IMMEDIATE),
    .io_decoded_fetch_packet_3_bits_IS_LOAD
      (_decoders_io_decoded_fetch_packet_3_bits_IS_LOAD),
    .io_decoded_fetch_packet_3_bits_IS_STORE
      (_decoders_io_decoded_fetch_packet_3_bits_IS_STORE)
  );
  instruction_queue instruction_queue (
    .clock                           (clock),
    .reset                           (reset),
    .io_in_0_valid                   (_decoders_io_decoded_fetch_packet_0_valid),
    .io_in_0_bits_RD                 (_decoders_io_decoded_fetch_packet_0_bits_RD),
    .io_in_0_bits_RD_valid           (_decoders_io_decoded_fetch_packet_0_bits_RD_valid),
    .io_in_0_bits_RS1                (_decoders_io_decoded_fetch_packet_0_bits_RS1),
    .io_in_0_bits_RS2                (_decoders_io_decoded_fetch_packet_0_bits_RS2),
    .io_in_0_bits_IMM                (_decoders_io_decoded_fetch_packet_0_bits_IMM),
    .io_in_0_bits_FUNCT3             (_decoders_io_decoded_fetch_packet_0_bits_FUNCT3),
    .io_in_0_bits_packet_index
      (_decoders_io_decoded_fetch_packet_0_bits_packet_index),
    .io_in_0_bits_ROB_index          (_decoders_io_decoded_fetch_packet_0_bits_ROB_index),
    .io_in_0_bits_instructionType
      (_decoders_io_decoded_fetch_packet_0_bits_instructionType),
    .io_in_0_bits_portID             (_decoders_io_decoded_fetch_packet_0_bits_portID),
    .io_in_0_bits_RS_type            (_decoders_io_decoded_fetch_packet_0_bits_RS_type),
    .io_in_0_bits_needs_ALU          (_decoders_io_decoded_fetch_packet_0_bits_needs_ALU),
    .io_in_0_bits_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_0_bits_needs_branch_unit),
    .io_in_0_bits_SUBTRACT           (_decoders_io_decoded_fetch_packet_0_bits_SUBTRACT),
    .io_in_0_bits_MULTIPLY           (_decoders_io_decoded_fetch_packet_0_bits_MULTIPLY),
    .io_in_0_bits_IMMEDIATE          (_decoders_io_decoded_fetch_packet_0_bits_IMMEDIATE),
    .io_in_0_bits_IS_LOAD            (_decoders_io_decoded_fetch_packet_0_bits_IS_LOAD),
    .io_in_0_bits_IS_STORE           (_decoders_io_decoded_fetch_packet_0_bits_IS_STORE),
    .io_in_1_valid                   (_decoders_io_decoded_fetch_packet_1_valid),
    .io_in_1_bits_RD                 (_decoders_io_decoded_fetch_packet_1_bits_RD),
    .io_in_1_bits_RD_valid           (_decoders_io_decoded_fetch_packet_1_bits_RD_valid),
    .io_in_1_bits_RS1                (_decoders_io_decoded_fetch_packet_1_bits_RS1),
    .io_in_1_bits_RS2                (_decoders_io_decoded_fetch_packet_1_bits_RS2),
    .io_in_1_bits_IMM                (_decoders_io_decoded_fetch_packet_1_bits_IMM),
    .io_in_1_bits_FUNCT3             (_decoders_io_decoded_fetch_packet_1_bits_FUNCT3),
    .io_in_1_bits_packet_index
      (_decoders_io_decoded_fetch_packet_1_bits_packet_index),
    .io_in_1_bits_ROB_index          (_decoders_io_decoded_fetch_packet_1_bits_ROB_index),
    .io_in_1_bits_instructionType
      (_decoders_io_decoded_fetch_packet_1_bits_instructionType),
    .io_in_1_bits_portID             (_decoders_io_decoded_fetch_packet_1_bits_portID),
    .io_in_1_bits_RS_type            (_decoders_io_decoded_fetch_packet_1_bits_RS_type),
    .io_in_1_bits_needs_ALU          (_decoders_io_decoded_fetch_packet_1_bits_needs_ALU),
    .io_in_1_bits_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_1_bits_needs_branch_unit),
    .io_in_1_bits_SUBTRACT           (_decoders_io_decoded_fetch_packet_1_bits_SUBTRACT),
    .io_in_1_bits_MULTIPLY           (_decoders_io_decoded_fetch_packet_1_bits_MULTIPLY),
    .io_in_1_bits_IMMEDIATE          (_decoders_io_decoded_fetch_packet_1_bits_IMMEDIATE),
    .io_in_1_bits_IS_LOAD            (_decoders_io_decoded_fetch_packet_1_bits_IS_LOAD),
    .io_in_1_bits_IS_STORE           (_decoders_io_decoded_fetch_packet_1_bits_IS_STORE),
    .io_in_2_valid                   (_decoders_io_decoded_fetch_packet_2_valid),
    .io_in_2_bits_RD                 (_decoders_io_decoded_fetch_packet_2_bits_RD),
    .io_in_2_bits_RD_valid           (_decoders_io_decoded_fetch_packet_2_bits_RD_valid),
    .io_in_2_bits_RS1                (_decoders_io_decoded_fetch_packet_2_bits_RS1),
    .io_in_2_bits_RS2                (_decoders_io_decoded_fetch_packet_2_bits_RS2),
    .io_in_2_bits_IMM                (_decoders_io_decoded_fetch_packet_2_bits_IMM),
    .io_in_2_bits_FUNCT3             (_decoders_io_decoded_fetch_packet_2_bits_FUNCT3),
    .io_in_2_bits_packet_index
      (_decoders_io_decoded_fetch_packet_2_bits_packet_index),
    .io_in_2_bits_ROB_index          (_decoders_io_decoded_fetch_packet_2_bits_ROB_index),
    .io_in_2_bits_instructionType
      (_decoders_io_decoded_fetch_packet_2_bits_instructionType),
    .io_in_2_bits_portID             (_decoders_io_decoded_fetch_packet_2_bits_portID),
    .io_in_2_bits_RS_type            (_decoders_io_decoded_fetch_packet_2_bits_RS_type),
    .io_in_2_bits_needs_ALU          (_decoders_io_decoded_fetch_packet_2_bits_needs_ALU),
    .io_in_2_bits_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_2_bits_needs_branch_unit),
    .io_in_2_bits_SUBTRACT           (_decoders_io_decoded_fetch_packet_2_bits_SUBTRACT),
    .io_in_2_bits_MULTIPLY           (_decoders_io_decoded_fetch_packet_2_bits_MULTIPLY),
    .io_in_2_bits_IMMEDIATE          (_decoders_io_decoded_fetch_packet_2_bits_IMMEDIATE),
    .io_in_2_bits_IS_LOAD            (_decoders_io_decoded_fetch_packet_2_bits_IS_LOAD),
    .io_in_2_bits_IS_STORE           (_decoders_io_decoded_fetch_packet_2_bits_IS_STORE),
    .io_in_3_ready                   (_instruction_queue_io_in_3_ready),
    .io_in_3_valid                   (_decoders_io_decoded_fetch_packet_3_valid),
    .io_in_3_bits_RD                 (_decoders_io_decoded_fetch_packet_3_bits_RD),
    .io_in_3_bits_RD_valid           (_decoders_io_decoded_fetch_packet_3_bits_RD_valid),
    .io_in_3_bits_RS1                (_decoders_io_decoded_fetch_packet_3_bits_RS1),
    .io_in_3_bits_RS2                (_decoders_io_decoded_fetch_packet_3_bits_RS2),
    .io_in_3_bits_IMM                (_decoders_io_decoded_fetch_packet_3_bits_IMM),
    .io_in_3_bits_FUNCT3             (_decoders_io_decoded_fetch_packet_3_bits_FUNCT3),
    .io_in_3_bits_packet_index
      (_decoders_io_decoded_fetch_packet_3_bits_packet_index),
    .io_in_3_bits_ROB_index          (_decoders_io_decoded_fetch_packet_3_bits_ROB_index),
    .io_in_3_bits_instructionType
      (_decoders_io_decoded_fetch_packet_3_bits_instructionType),
    .io_in_3_bits_portID             (_decoders_io_decoded_fetch_packet_3_bits_portID),
    .io_in_3_bits_RS_type            (_decoders_io_decoded_fetch_packet_3_bits_RS_type),
    .io_in_3_bits_needs_ALU          (_decoders_io_decoded_fetch_packet_3_bits_needs_ALU),
    .io_in_3_bits_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_3_bits_needs_branch_unit),
    .io_in_3_bits_SUBTRACT           (_decoders_io_decoded_fetch_packet_3_bits_SUBTRACT),
    .io_in_3_bits_MULTIPLY           (_decoders_io_decoded_fetch_packet_3_bits_MULTIPLY),
    .io_in_3_bits_IMMEDIATE          (_decoders_io_decoded_fetch_packet_3_bits_IMMEDIATE),
    .io_in_3_bits_IS_LOAD            (_decoders_io_decoded_fetch_packet_3_bits_IS_LOAD),
    .io_in_3_bits_IS_STORE           (_decoders_io_decoded_fetch_packet_3_bits_IS_STORE),
    .io_out_0_ready                  (_renamer_io_decoded_fetch_packet_0_ready),
    .io_out_0_valid                  (_instruction_queue_io_out_0_valid),
    .io_out_0_bits_RD                (_instruction_queue_io_out_0_bits_RD),
    .io_out_0_bits_RD_valid          (_instruction_queue_io_out_0_bits_RD_valid),
    .io_out_0_bits_RS1               (_instruction_queue_io_out_0_bits_RS1),
    .io_out_0_bits_RS1_valid         (_instruction_queue_io_out_0_bits_RS1_valid),
    .io_out_0_bits_RS2               (_instruction_queue_io_out_0_bits_RS2),
    .io_out_0_bits_RS2_valid         (_instruction_queue_io_out_0_bits_RS2_valid),
    .io_out_0_bits_IMM               (_instruction_queue_io_out_0_bits_IMM),
    .io_out_0_bits_FUNCT3            (_instruction_queue_io_out_0_bits_FUNCT3),
    .io_out_0_bits_packet_index      (_instruction_queue_io_out_0_bits_packet_index),
    .io_out_0_bits_ROB_index         (_instruction_queue_io_out_0_bits_ROB_index),
    .io_out_0_bits_instructionType   (_instruction_queue_io_out_0_bits_instructionType),
    .io_out_0_bits_portID            (_instruction_queue_io_out_0_bits_portID),
    .io_out_0_bits_RS_type           (_instruction_queue_io_out_0_bits_RS_type),
    .io_out_0_bits_needs_ALU         (_instruction_queue_io_out_0_bits_needs_ALU),
    .io_out_0_bits_needs_branch_unit (_instruction_queue_io_out_0_bits_needs_branch_unit),
    .io_out_0_bits_needs_CSRs        (_instruction_queue_io_out_0_bits_needs_CSRs),
    .io_out_0_bits_SUBTRACT          (_instruction_queue_io_out_0_bits_SUBTRACT),
    .io_out_0_bits_MULTIPLY          (_instruction_queue_io_out_0_bits_MULTIPLY),
    .io_out_0_bits_IMMEDIATE         (_instruction_queue_io_out_0_bits_IMMEDIATE),
    .io_out_0_bits_IS_LOAD           (_instruction_queue_io_out_0_bits_IS_LOAD),
    .io_out_0_bits_IS_STORE          (_instruction_queue_io_out_0_bits_IS_STORE),
    .io_out_1_ready                  (_renamer_io_decoded_fetch_packet_1_ready),
    .io_out_1_valid                  (_instruction_queue_io_out_1_valid),
    .io_out_1_bits_RD                (_instruction_queue_io_out_1_bits_RD),
    .io_out_1_bits_RD_valid          (_instruction_queue_io_out_1_bits_RD_valid),
    .io_out_1_bits_RS1               (_instruction_queue_io_out_1_bits_RS1),
    .io_out_1_bits_RS1_valid         (_instruction_queue_io_out_1_bits_RS1_valid),
    .io_out_1_bits_RS2               (_instruction_queue_io_out_1_bits_RS2),
    .io_out_1_bits_RS2_valid         (_instruction_queue_io_out_1_bits_RS2_valid),
    .io_out_1_bits_IMM               (_instruction_queue_io_out_1_bits_IMM),
    .io_out_1_bits_FUNCT3            (_instruction_queue_io_out_1_bits_FUNCT3),
    .io_out_1_bits_packet_index      (_instruction_queue_io_out_1_bits_packet_index),
    .io_out_1_bits_ROB_index         (_instruction_queue_io_out_1_bits_ROB_index),
    .io_out_1_bits_instructionType   (_instruction_queue_io_out_1_bits_instructionType),
    .io_out_1_bits_portID            (_instruction_queue_io_out_1_bits_portID),
    .io_out_1_bits_RS_type           (_instruction_queue_io_out_1_bits_RS_type),
    .io_out_1_bits_needs_ALU         (_instruction_queue_io_out_1_bits_needs_ALU),
    .io_out_1_bits_needs_branch_unit (_instruction_queue_io_out_1_bits_needs_branch_unit),
    .io_out_1_bits_needs_CSRs        (_instruction_queue_io_out_1_bits_needs_CSRs),
    .io_out_1_bits_SUBTRACT          (_instruction_queue_io_out_1_bits_SUBTRACT),
    .io_out_1_bits_MULTIPLY          (_instruction_queue_io_out_1_bits_MULTIPLY),
    .io_out_1_bits_IMMEDIATE         (_instruction_queue_io_out_1_bits_IMMEDIATE),
    .io_out_1_bits_IS_LOAD           (_instruction_queue_io_out_1_bits_IS_LOAD),
    .io_out_1_bits_IS_STORE          (_instruction_queue_io_out_1_bits_IS_STORE),
    .io_out_2_ready                  (_renamer_io_decoded_fetch_packet_2_ready),
    .io_out_2_valid                  (_instruction_queue_io_out_2_valid),
    .io_out_2_bits_RD                (_instruction_queue_io_out_2_bits_RD),
    .io_out_2_bits_RD_valid          (_instruction_queue_io_out_2_bits_RD_valid),
    .io_out_2_bits_RS1               (_instruction_queue_io_out_2_bits_RS1),
    .io_out_2_bits_RS1_valid         (_instruction_queue_io_out_2_bits_RS1_valid),
    .io_out_2_bits_RS2               (_instruction_queue_io_out_2_bits_RS2),
    .io_out_2_bits_RS2_valid         (_instruction_queue_io_out_2_bits_RS2_valid),
    .io_out_2_bits_IMM               (_instruction_queue_io_out_2_bits_IMM),
    .io_out_2_bits_FUNCT3            (_instruction_queue_io_out_2_bits_FUNCT3),
    .io_out_2_bits_packet_index      (_instruction_queue_io_out_2_bits_packet_index),
    .io_out_2_bits_ROB_index         (_instruction_queue_io_out_2_bits_ROB_index),
    .io_out_2_bits_instructionType   (_instruction_queue_io_out_2_bits_instructionType),
    .io_out_2_bits_portID            (_instruction_queue_io_out_2_bits_portID),
    .io_out_2_bits_RS_type           (_instruction_queue_io_out_2_bits_RS_type),
    .io_out_2_bits_needs_ALU         (_instruction_queue_io_out_2_bits_needs_ALU),
    .io_out_2_bits_needs_branch_unit (_instruction_queue_io_out_2_bits_needs_branch_unit),
    .io_out_2_bits_needs_CSRs        (_instruction_queue_io_out_2_bits_needs_CSRs),
    .io_out_2_bits_SUBTRACT          (_instruction_queue_io_out_2_bits_SUBTRACT),
    .io_out_2_bits_MULTIPLY          (_instruction_queue_io_out_2_bits_MULTIPLY),
    .io_out_2_bits_IMMEDIATE         (_instruction_queue_io_out_2_bits_IMMEDIATE),
    .io_out_2_bits_IS_LOAD           (_instruction_queue_io_out_2_bits_IS_LOAD),
    .io_out_2_bits_IS_STORE          (_instruction_queue_io_out_2_bits_IS_STORE),
    .io_out_3_ready                  (_renamer_io_decoded_fetch_packet_3_ready),
    .io_out_3_valid                  (_instruction_queue_io_out_3_valid),
    .io_out_3_bits_RD                (_instruction_queue_io_out_3_bits_RD),
    .io_out_3_bits_RD_valid          (_instruction_queue_io_out_3_bits_RD_valid),
    .io_out_3_bits_RS1               (_instruction_queue_io_out_3_bits_RS1),
    .io_out_3_bits_RS1_valid         (_instruction_queue_io_out_3_bits_RS1_valid),
    .io_out_3_bits_RS2               (_instruction_queue_io_out_3_bits_RS2),
    .io_out_3_bits_RS2_valid         (_instruction_queue_io_out_3_bits_RS2_valid),
    .io_out_3_bits_IMM               (_instruction_queue_io_out_3_bits_IMM),
    .io_out_3_bits_FUNCT3            (_instruction_queue_io_out_3_bits_FUNCT3),
    .io_out_3_bits_packet_index      (_instruction_queue_io_out_3_bits_packet_index),
    .io_out_3_bits_ROB_index         (_instruction_queue_io_out_3_bits_ROB_index),
    .io_out_3_bits_instructionType   (_instruction_queue_io_out_3_bits_instructionType),
    .io_out_3_bits_portID            (_instruction_queue_io_out_3_bits_portID),
    .io_out_3_bits_RS_type           (_instruction_queue_io_out_3_bits_RS_type),
    .io_out_3_bits_needs_ALU         (_instruction_queue_io_out_3_bits_needs_ALU),
    .io_out_3_bits_needs_branch_unit (_instruction_queue_io_out_3_bits_needs_branch_unit),
    .io_out_3_bits_needs_CSRs        (_instruction_queue_io_out_3_bits_needs_CSRs),
    .io_out_3_bits_SUBTRACT          (_instruction_queue_io_out_3_bits_SUBTRACT),
    .io_out_3_bits_MULTIPLY          (_instruction_queue_io_out_3_bits_MULTIPLY),
    .io_out_3_bits_IMMEDIATE         (_instruction_queue_io_out_3_bits_IMMEDIATE),
    .io_out_3_bits_IS_LOAD           (_instruction_queue_io_out_3_bits_IS_LOAD),
    .io_out_3_bits_IS_STORE          (_instruction_queue_io_out_3_bits_IS_STORE)
  );
  renamer renamer (
    .clock                                                    (clock),
    .reset                                                    (reset),
    .io_decoded_fetch_packet_0_ready
      (_renamer_io_decoded_fetch_packet_0_ready),
    .io_decoded_fetch_packet_0_valid
      (_instruction_queue_io_out_0_valid),
    .io_decoded_fetch_packet_0_bits_RD
      (_instruction_queue_io_out_0_bits_RD),
    .io_decoded_fetch_packet_0_bits_RD_valid
      (_instruction_queue_io_out_0_bits_RD_valid),
    .io_decoded_fetch_packet_0_bits_RS1
      (_instruction_queue_io_out_0_bits_RS1),
    .io_decoded_fetch_packet_0_bits_RS1_valid
      (_instruction_queue_io_out_0_bits_RS1_valid),
    .io_decoded_fetch_packet_0_bits_RS2
      (_instruction_queue_io_out_0_bits_RS2),
    .io_decoded_fetch_packet_0_bits_RS2_valid
      (_instruction_queue_io_out_0_bits_RS2_valid),
    .io_decoded_fetch_packet_0_bits_IMM
      (_instruction_queue_io_out_0_bits_IMM),
    .io_decoded_fetch_packet_0_bits_FUNCT3
      (_instruction_queue_io_out_0_bits_FUNCT3),
    .io_decoded_fetch_packet_0_bits_packet_index
      (_instruction_queue_io_out_0_bits_packet_index),
    .io_decoded_fetch_packet_0_bits_ROB_index
      (_instruction_queue_io_out_0_bits_ROB_index),
    .io_decoded_fetch_packet_0_bits_instructionType
      (_instruction_queue_io_out_0_bits_instructionType),
    .io_decoded_fetch_packet_0_bits_portID
      (_instruction_queue_io_out_0_bits_portID),
    .io_decoded_fetch_packet_0_bits_RS_type
      (_instruction_queue_io_out_0_bits_RS_type),
    .io_decoded_fetch_packet_0_bits_needs_ALU
      (_instruction_queue_io_out_0_bits_needs_ALU),
    .io_decoded_fetch_packet_0_bits_needs_branch_unit
      (_instruction_queue_io_out_0_bits_needs_branch_unit),
    .io_decoded_fetch_packet_0_bits_needs_CSRs
      (_instruction_queue_io_out_0_bits_needs_CSRs),
    .io_decoded_fetch_packet_0_bits_SUBTRACT
      (_instruction_queue_io_out_0_bits_SUBTRACT),
    .io_decoded_fetch_packet_0_bits_MULTIPLY
      (_instruction_queue_io_out_0_bits_MULTIPLY),
    .io_decoded_fetch_packet_0_bits_IMMEDIATE
      (_instruction_queue_io_out_0_bits_IMMEDIATE),
    .io_decoded_fetch_packet_0_bits_IS_LOAD
      (_instruction_queue_io_out_0_bits_IS_LOAD),
    .io_decoded_fetch_packet_0_bits_IS_STORE
      (_instruction_queue_io_out_0_bits_IS_STORE),
    .io_decoded_fetch_packet_1_ready
      (_renamer_io_decoded_fetch_packet_1_ready),
    .io_decoded_fetch_packet_1_valid
      (_instruction_queue_io_out_1_valid),
    .io_decoded_fetch_packet_1_bits_RD
      (_instruction_queue_io_out_1_bits_RD),
    .io_decoded_fetch_packet_1_bits_RD_valid
      (_instruction_queue_io_out_1_bits_RD_valid),
    .io_decoded_fetch_packet_1_bits_RS1
      (_instruction_queue_io_out_1_bits_RS1),
    .io_decoded_fetch_packet_1_bits_RS1_valid
      (_instruction_queue_io_out_1_bits_RS1_valid),
    .io_decoded_fetch_packet_1_bits_RS2
      (_instruction_queue_io_out_1_bits_RS2),
    .io_decoded_fetch_packet_1_bits_RS2_valid
      (_instruction_queue_io_out_1_bits_RS2_valid),
    .io_decoded_fetch_packet_1_bits_IMM
      (_instruction_queue_io_out_1_bits_IMM),
    .io_decoded_fetch_packet_1_bits_FUNCT3
      (_instruction_queue_io_out_1_bits_FUNCT3),
    .io_decoded_fetch_packet_1_bits_packet_index
      (_instruction_queue_io_out_1_bits_packet_index),
    .io_decoded_fetch_packet_1_bits_ROB_index
      (_instruction_queue_io_out_1_bits_ROB_index),
    .io_decoded_fetch_packet_1_bits_instructionType
      (_instruction_queue_io_out_1_bits_instructionType),
    .io_decoded_fetch_packet_1_bits_portID
      (_instruction_queue_io_out_1_bits_portID),
    .io_decoded_fetch_packet_1_bits_RS_type
      (_instruction_queue_io_out_1_bits_RS_type),
    .io_decoded_fetch_packet_1_bits_needs_ALU
      (_instruction_queue_io_out_1_bits_needs_ALU),
    .io_decoded_fetch_packet_1_bits_needs_branch_unit
      (_instruction_queue_io_out_1_bits_needs_branch_unit),
    .io_decoded_fetch_packet_1_bits_needs_CSRs
      (_instruction_queue_io_out_1_bits_needs_CSRs),
    .io_decoded_fetch_packet_1_bits_SUBTRACT
      (_instruction_queue_io_out_1_bits_SUBTRACT),
    .io_decoded_fetch_packet_1_bits_MULTIPLY
      (_instruction_queue_io_out_1_bits_MULTIPLY),
    .io_decoded_fetch_packet_1_bits_IMMEDIATE
      (_instruction_queue_io_out_1_bits_IMMEDIATE),
    .io_decoded_fetch_packet_1_bits_IS_LOAD
      (_instruction_queue_io_out_1_bits_IS_LOAD),
    .io_decoded_fetch_packet_1_bits_IS_STORE
      (_instruction_queue_io_out_1_bits_IS_STORE),
    .io_decoded_fetch_packet_2_ready
      (_renamer_io_decoded_fetch_packet_2_ready),
    .io_decoded_fetch_packet_2_valid
      (_instruction_queue_io_out_2_valid),
    .io_decoded_fetch_packet_2_bits_RD
      (_instruction_queue_io_out_2_bits_RD),
    .io_decoded_fetch_packet_2_bits_RD_valid
      (_instruction_queue_io_out_2_bits_RD_valid),
    .io_decoded_fetch_packet_2_bits_RS1
      (_instruction_queue_io_out_2_bits_RS1),
    .io_decoded_fetch_packet_2_bits_RS1_valid
      (_instruction_queue_io_out_2_bits_RS1_valid),
    .io_decoded_fetch_packet_2_bits_RS2
      (_instruction_queue_io_out_2_bits_RS2),
    .io_decoded_fetch_packet_2_bits_RS2_valid
      (_instruction_queue_io_out_2_bits_RS2_valid),
    .io_decoded_fetch_packet_2_bits_IMM
      (_instruction_queue_io_out_2_bits_IMM),
    .io_decoded_fetch_packet_2_bits_FUNCT3
      (_instruction_queue_io_out_2_bits_FUNCT3),
    .io_decoded_fetch_packet_2_bits_packet_index
      (_instruction_queue_io_out_2_bits_packet_index),
    .io_decoded_fetch_packet_2_bits_ROB_index
      (_instruction_queue_io_out_2_bits_ROB_index),
    .io_decoded_fetch_packet_2_bits_instructionType
      (_instruction_queue_io_out_2_bits_instructionType),
    .io_decoded_fetch_packet_2_bits_portID
      (_instruction_queue_io_out_2_bits_portID),
    .io_decoded_fetch_packet_2_bits_RS_type
      (_instruction_queue_io_out_2_bits_RS_type),
    .io_decoded_fetch_packet_2_bits_needs_ALU
      (_instruction_queue_io_out_2_bits_needs_ALU),
    .io_decoded_fetch_packet_2_bits_needs_branch_unit
      (_instruction_queue_io_out_2_bits_needs_branch_unit),
    .io_decoded_fetch_packet_2_bits_needs_CSRs
      (_instruction_queue_io_out_2_bits_needs_CSRs),
    .io_decoded_fetch_packet_2_bits_SUBTRACT
      (_instruction_queue_io_out_2_bits_SUBTRACT),
    .io_decoded_fetch_packet_2_bits_MULTIPLY
      (_instruction_queue_io_out_2_bits_MULTIPLY),
    .io_decoded_fetch_packet_2_bits_IMMEDIATE
      (_instruction_queue_io_out_2_bits_IMMEDIATE),
    .io_decoded_fetch_packet_2_bits_IS_LOAD
      (_instruction_queue_io_out_2_bits_IS_LOAD),
    .io_decoded_fetch_packet_2_bits_IS_STORE
      (_instruction_queue_io_out_2_bits_IS_STORE),
    .io_decoded_fetch_packet_3_ready
      (_renamer_io_decoded_fetch_packet_3_ready),
    .io_decoded_fetch_packet_3_valid
      (_instruction_queue_io_out_3_valid),
    .io_decoded_fetch_packet_3_bits_RD
      (_instruction_queue_io_out_3_bits_RD),
    .io_decoded_fetch_packet_3_bits_RD_valid
      (_instruction_queue_io_out_3_bits_RD_valid),
    .io_decoded_fetch_packet_3_bits_RS1
      (_instruction_queue_io_out_3_bits_RS1),
    .io_decoded_fetch_packet_3_bits_RS1_valid
      (_instruction_queue_io_out_3_bits_RS1_valid),
    .io_decoded_fetch_packet_3_bits_RS2
      (_instruction_queue_io_out_3_bits_RS2),
    .io_decoded_fetch_packet_3_bits_RS2_valid
      (_instruction_queue_io_out_3_bits_RS2_valid),
    .io_decoded_fetch_packet_3_bits_IMM
      (_instruction_queue_io_out_3_bits_IMM),
    .io_decoded_fetch_packet_3_bits_FUNCT3
      (_instruction_queue_io_out_3_bits_FUNCT3),
    .io_decoded_fetch_packet_3_bits_packet_index
      (_instruction_queue_io_out_3_bits_packet_index),
    .io_decoded_fetch_packet_3_bits_ROB_index
      (_instruction_queue_io_out_3_bits_ROB_index),
    .io_decoded_fetch_packet_3_bits_instructionType
      (_instruction_queue_io_out_3_bits_instructionType),
    .io_decoded_fetch_packet_3_bits_portID
      (_instruction_queue_io_out_3_bits_portID),
    .io_decoded_fetch_packet_3_bits_RS_type
      (_instruction_queue_io_out_3_bits_RS_type),
    .io_decoded_fetch_packet_3_bits_needs_ALU
      (_instruction_queue_io_out_3_bits_needs_ALU),
    .io_decoded_fetch_packet_3_bits_needs_branch_unit
      (_instruction_queue_io_out_3_bits_needs_branch_unit),
    .io_decoded_fetch_packet_3_bits_needs_CSRs
      (_instruction_queue_io_out_3_bits_needs_CSRs),
    .io_decoded_fetch_packet_3_bits_SUBTRACT
      (_instruction_queue_io_out_3_bits_SUBTRACT),
    .io_decoded_fetch_packet_3_bits_MULTIPLY
      (_instruction_queue_io_out_3_bits_MULTIPLY),
    .io_decoded_fetch_packet_3_bits_IMMEDIATE
      (_instruction_queue_io_out_3_bits_IMMEDIATE),
    .io_decoded_fetch_packet_3_bits_IS_LOAD
      (_instruction_queue_io_out_3_bits_IS_LOAD),
    .io_decoded_fetch_packet_3_bits_IS_STORE
      (_instruction_queue_io_out_3_bits_IS_STORE),
    .io_renamed_decoded_fetch_packet_0_ready
      (io_renamed_decoded_fetch_packet_0_ready),
    .io_renamed_decoded_fetch_packet_0_valid
      (io_renamed_decoded_fetch_packet_0_valid),
    .io_renamed_decoded_fetch_packet_0_bits_RD
      (io_renamed_decoded_fetch_packet_0_bits_RD),
    .io_renamed_decoded_fetch_packet_0_bits_RD_valid
      (io_renamed_decoded_fetch_packet_0_bits_RD_valid),
    .io_renamed_decoded_fetch_packet_0_bits_RS1
      (io_renamed_decoded_fetch_packet_0_bits_RS1),
    .io_renamed_decoded_fetch_packet_0_bits_RS1_valid
      (io_renamed_decoded_fetch_packet_0_bits_RS1_valid),
    .io_renamed_decoded_fetch_packet_0_bits_RS2
      (io_renamed_decoded_fetch_packet_0_bits_RS2),
    .io_renamed_decoded_fetch_packet_0_bits_RS2_valid
      (io_renamed_decoded_fetch_packet_0_bits_RS2_valid),
    .io_renamed_decoded_fetch_packet_0_bits_IMM
      (io_renamed_decoded_fetch_packet_0_bits_IMM),
    .io_renamed_decoded_fetch_packet_0_bits_FUNCT3
      (io_renamed_decoded_fetch_packet_0_bits_FUNCT3),
    .io_renamed_decoded_fetch_packet_0_bits_packet_index
      (io_renamed_decoded_fetch_packet_0_bits_packet_index),
    .io_renamed_decoded_fetch_packet_0_bits_ROB_index
      (io_renamed_decoded_fetch_packet_0_bits_ROB_index),
    .io_renamed_decoded_fetch_packet_0_bits_instructionType
      (io_renamed_decoded_fetch_packet_0_bits_instructionType),
    .io_renamed_decoded_fetch_packet_0_bits_portID
      (io_renamed_decoded_fetch_packet_0_bits_portID),
    .io_renamed_decoded_fetch_packet_0_bits_RS_type
      (io_renamed_decoded_fetch_packet_0_bits_RS_type),
    .io_renamed_decoded_fetch_packet_0_bits_needs_ALU
      (io_renamed_decoded_fetch_packet_0_bits_needs_ALU),
    .io_renamed_decoded_fetch_packet_0_bits_needs_branch_unit
      (io_renamed_decoded_fetch_packet_0_bits_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_0_bits_needs_CSRs
      (io_renamed_decoded_fetch_packet_0_bits_needs_CSRs),
    .io_renamed_decoded_fetch_packet_0_bits_SUBTRACT
      (io_renamed_decoded_fetch_packet_0_bits_SUBTRACT),
    .io_renamed_decoded_fetch_packet_0_bits_MULTIPLY
      (io_renamed_decoded_fetch_packet_0_bits_MULTIPLY),
    .io_renamed_decoded_fetch_packet_0_bits_IMMEDIATE
      (io_renamed_decoded_fetch_packet_0_bits_IMMEDIATE),
    .io_renamed_decoded_fetch_packet_0_bits_IS_LOAD
      (io_renamed_decoded_fetch_packet_0_bits_IS_LOAD),
    .io_renamed_decoded_fetch_packet_0_bits_IS_STORE
      (io_renamed_decoded_fetch_packet_0_bits_IS_STORE),
    .io_renamed_decoded_fetch_packet_1_ready
      (io_renamed_decoded_fetch_packet_1_ready),
    .io_renamed_decoded_fetch_packet_1_valid
      (io_renamed_decoded_fetch_packet_1_valid),
    .io_renamed_decoded_fetch_packet_1_bits_RD
      (io_renamed_decoded_fetch_packet_1_bits_RD),
    .io_renamed_decoded_fetch_packet_1_bits_RD_valid
      (io_renamed_decoded_fetch_packet_1_bits_RD_valid),
    .io_renamed_decoded_fetch_packet_1_bits_RS1
      (io_renamed_decoded_fetch_packet_1_bits_RS1),
    .io_renamed_decoded_fetch_packet_1_bits_RS1_valid
      (io_renamed_decoded_fetch_packet_1_bits_RS1_valid),
    .io_renamed_decoded_fetch_packet_1_bits_RS2
      (io_renamed_decoded_fetch_packet_1_bits_RS2),
    .io_renamed_decoded_fetch_packet_1_bits_RS2_valid
      (io_renamed_decoded_fetch_packet_1_bits_RS2_valid),
    .io_renamed_decoded_fetch_packet_1_bits_IMM
      (io_renamed_decoded_fetch_packet_1_bits_IMM),
    .io_renamed_decoded_fetch_packet_1_bits_FUNCT3
      (io_renamed_decoded_fetch_packet_1_bits_FUNCT3),
    .io_renamed_decoded_fetch_packet_1_bits_packet_index
      (io_renamed_decoded_fetch_packet_1_bits_packet_index),
    .io_renamed_decoded_fetch_packet_1_bits_ROB_index
      (io_renamed_decoded_fetch_packet_1_bits_ROB_index),
    .io_renamed_decoded_fetch_packet_1_bits_instructionType
      (io_renamed_decoded_fetch_packet_1_bits_instructionType),
    .io_renamed_decoded_fetch_packet_1_bits_portID
      (io_renamed_decoded_fetch_packet_1_bits_portID),
    .io_renamed_decoded_fetch_packet_1_bits_RS_type
      (io_renamed_decoded_fetch_packet_1_bits_RS_type),
    .io_renamed_decoded_fetch_packet_1_bits_needs_ALU
      (io_renamed_decoded_fetch_packet_1_bits_needs_ALU),
    .io_renamed_decoded_fetch_packet_1_bits_needs_branch_unit
      (io_renamed_decoded_fetch_packet_1_bits_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_1_bits_needs_CSRs
      (io_renamed_decoded_fetch_packet_1_bits_needs_CSRs),
    .io_renamed_decoded_fetch_packet_1_bits_SUBTRACT
      (io_renamed_decoded_fetch_packet_1_bits_SUBTRACT),
    .io_renamed_decoded_fetch_packet_1_bits_MULTIPLY
      (io_renamed_decoded_fetch_packet_1_bits_MULTIPLY),
    .io_renamed_decoded_fetch_packet_1_bits_IMMEDIATE
      (io_renamed_decoded_fetch_packet_1_bits_IMMEDIATE),
    .io_renamed_decoded_fetch_packet_1_bits_IS_LOAD
      (io_renamed_decoded_fetch_packet_1_bits_IS_LOAD),
    .io_renamed_decoded_fetch_packet_1_bits_IS_STORE
      (io_renamed_decoded_fetch_packet_1_bits_IS_STORE),
    .io_renamed_decoded_fetch_packet_2_ready
      (io_renamed_decoded_fetch_packet_2_ready),
    .io_renamed_decoded_fetch_packet_2_valid
      (io_renamed_decoded_fetch_packet_2_valid),
    .io_renamed_decoded_fetch_packet_2_bits_RD
      (io_renamed_decoded_fetch_packet_2_bits_RD),
    .io_renamed_decoded_fetch_packet_2_bits_RD_valid
      (io_renamed_decoded_fetch_packet_2_bits_RD_valid),
    .io_renamed_decoded_fetch_packet_2_bits_RS1
      (io_renamed_decoded_fetch_packet_2_bits_RS1),
    .io_renamed_decoded_fetch_packet_2_bits_RS1_valid
      (io_renamed_decoded_fetch_packet_2_bits_RS1_valid),
    .io_renamed_decoded_fetch_packet_2_bits_RS2
      (io_renamed_decoded_fetch_packet_2_bits_RS2),
    .io_renamed_decoded_fetch_packet_2_bits_RS2_valid
      (io_renamed_decoded_fetch_packet_2_bits_RS2_valid),
    .io_renamed_decoded_fetch_packet_2_bits_IMM
      (io_renamed_decoded_fetch_packet_2_bits_IMM),
    .io_renamed_decoded_fetch_packet_2_bits_FUNCT3
      (io_renamed_decoded_fetch_packet_2_bits_FUNCT3),
    .io_renamed_decoded_fetch_packet_2_bits_packet_index
      (io_renamed_decoded_fetch_packet_2_bits_packet_index),
    .io_renamed_decoded_fetch_packet_2_bits_ROB_index
      (io_renamed_decoded_fetch_packet_2_bits_ROB_index),
    .io_renamed_decoded_fetch_packet_2_bits_instructionType
      (io_renamed_decoded_fetch_packet_2_bits_instructionType),
    .io_renamed_decoded_fetch_packet_2_bits_portID
      (io_renamed_decoded_fetch_packet_2_bits_portID),
    .io_renamed_decoded_fetch_packet_2_bits_RS_type
      (io_renamed_decoded_fetch_packet_2_bits_RS_type),
    .io_renamed_decoded_fetch_packet_2_bits_needs_ALU
      (io_renamed_decoded_fetch_packet_2_bits_needs_ALU),
    .io_renamed_decoded_fetch_packet_2_bits_needs_branch_unit
      (io_renamed_decoded_fetch_packet_2_bits_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_2_bits_needs_CSRs
      (io_renamed_decoded_fetch_packet_2_bits_needs_CSRs),
    .io_renamed_decoded_fetch_packet_2_bits_SUBTRACT
      (io_renamed_decoded_fetch_packet_2_bits_SUBTRACT),
    .io_renamed_decoded_fetch_packet_2_bits_MULTIPLY
      (io_renamed_decoded_fetch_packet_2_bits_MULTIPLY),
    .io_renamed_decoded_fetch_packet_2_bits_IMMEDIATE
      (io_renamed_decoded_fetch_packet_2_bits_IMMEDIATE),
    .io_renamed_decoded_fetch_packet_2_bits_IS_LOAD
      (io_renamed_decoded_fetch_packet_2_bits_IS_LOAD),
    .io_renamed_decoded_fetch_packet_2_bits_IS_STORE
      (io_renamed_decoded_fetch_packet_2_bits_IS_STORE),
    .io_renamed_decoded_fetch_packet_3_ready
      (io_renamed_decoded_fetch_packet_3_ready),
    .io_renamed_decoded_fetch_packet_3_valid
      (io_renamed_decoded_fetch_packet_3_valid),
    .io_renamed_decoded_fetch_packet_3_bits_RD
      (io_renamed_decoded_fetch_packet_3_bits_RD),
    .io_renamed_decoded_fetch_packet_3_bits_RD_valid
      (io_renamed_decoded_fetch_packet_3_bits_RD_valid),
    .io_renamed_decoded_fetch_packet_3_bits_RS1
      (io_renamed_decoded_fetch_packet_3_bits_RS1),
    .io_renamed_decoded_fetch_packet_3_bits_RS1_valid
      (io_renamed_decoded_fetch_packet_3_bits_RS1_valid),
    .io_renamed_decoded_fetch_packet_3_bits_RS2
      (io_renamed_decoded_fetch_packet_3_bits_RS2),
    .io_renamed_decoded_fetch_packet_3_bits_RS2_valid
      (io_renamed_decoded_fetch_packet_3_bits_RS2_valid),
    .io_renamed_decoded_fetch_packet_3_bits_IMM
      (io_renamed_decoded_fetch_packet_3_bits_IMM),
    .io_renamed_decoded_fetch_packet_3_bits_FUNCT3
      (io_renamed_decoded_fetch_packet_3_bits_FUNCT3),
    .io_renamed_decoded_fetch_packet_3_bits_packet_index
      (io_renamed_decoded_fetch_packet_3_bits_packet_index),
    .io_renamed_decoded_fetch_packet_3_bits_ROB_index
      (io_renamed_decoded_fetch_packet_3_bits_ROB_index),
    .io_renamed_decoded_fetch_packet_3_bits_instructionType
      (io_renamed_decoded_fetch_packet_3_bits_instructionType),
    .io_renamed_decoded_fetch_packet_3_bits_portID
      (io_renamed_decoded_fetch_packet_3_bits_portID),
    .io_renamed_decoded_fetch_packet_3_bits_RS_type
      (io_renamed_decoded_fetch_packet_3_bits_RS_type),
    .io_renamed_decoded_fetch_packet_3_bits_needs_ALU
      (io_renamed_decoded_fetch_packet_3_bits_needs_ALU),
    .io_renamed_decoded_fetch_packet_3_bits_needs_branch_unit
      (io_renamed_decoded_fetch_packet_3_bits_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_3_bits_needs_CSRs
      (io_renamed_decoded_fetch_packet_3_bits_needs_CSRs),
    .io_renamed_decoded_fetch_packet_3_bits_SUBTRACT
      (io_renamed_decoded_fetch_packet_3_bits_SUBTRACT),
    .io_renamed_decoded_fetch_packet_3_bits_MULTIPLY
      (io_renamed_decoded_fetch_packet_3_bits_MULTIPLY),
    .io_renamed_decoded_fetch_packet_3_bits_IMMEDIATE
      (io_renamed_decoded_fetch_packet_3_bits_IMMEDIATE),
    .io_renamed_decoded_fetch_packet_3_bits_IS_LOAD
      (io_renamed_decoded_fetch_packet_3_bits_IS_LOAD),
    .io_renamed_decoded_fetch_packet_3_bits_IS_STORE
      (io_renamed_decoded_fetch_packet_3_bits_IS_STORE),
    .io_FU_outputs_0_bits_RD                                  (io_FU_outputs_0_bits_RD),
    .io_FU_outputs_0_bits_RD_valid
      (io_FU_outputs_0_bits_RD_valid),
    .io_FU_outputs_1_bits_RD                                  (io_FU_outputs_1_bits_RD),
    .io_FU_outputs_1_bits_RD_valid
      (io_FU_outputs_1_bits_RD_valid),
    .io_FU_outputs_2_bits_RD                                  (io_FU_outputs_2_bits_RD),
    .io_FU_outputs_2_bits_RD_valid
      (io_FU_outputs_2_bits_RD_valid),
    .io_FU_outputs_3_bits_RD                                  (io_FU_outputs_3_bits_RD),
    .io_FU_outputs_3_bits_RD_valid
      (io_FU_outputs_3_bits_RD_valid),
    .io_create_checkpoint
      (_instruction_fetch_io_predictions_3_valid
       | _instruction_fetch_io_predictions_2_valid
       | _instruction_fetch_io_predictions_1_valid
       | _instruction_fetch_io_predictions_0_valid),
    .io_active_checkpoint_value
      (_renamer_io_active_checkpoint_value),
    .io_restore_checkpoint
      (_GEN_2 | _GEN_1 | _GEN_0 | _GEN),
    .io_restore_checkpoint_value
      (_GEN_2
         ? io_commit_3_RAT_IDX
         : _GEN_1
             ? io_commit_2_RAT_IDX
             : _GEN_0 ? io_commit_1_RAT_IDX : _GEN ? io_commit_0_RAT_IDX : 4'h0)
  );
  assign io_DRAM_request_bits_wr_data = 32'h0;
  assign io_DRAM_request_bits_wr_en = 1'h0;
  assign io_predictions_0_valid = _instruction_fetch_io_predictions_0_valid;
  assign io_predictions_0_bits_valid = 1'h0;
  assign io_predictions_0_bits_is_misprediction = 1'h0;
  assign io_predictions_0_bits_RAT_IDX = _renamer_io_active_checkpoint_value;
  assign io_predictions_1_valid = _instruction_fetch_io_predictions_1_valid;
  assign io_predictions_1_bits_valid = 1'h0;
  assign io_predictions_1_bits_is_misprediction = 1'h0;
  assign io_predictions_1_bits_RAT_IDX = _renamer_io_active_checkpoint_value;
  assign io_predictions_2_valid = _instruction_fetch_io_predictions_2_valid;
  assign io_predictions_2_bits_valid = 1'h0;
  assign io_predictions_2_bits_is_misprediction = 1'h0;
  assign io_predictions_2_bits_RAT_IDX = _renamer_io_active_checkpoint_value;
  assign io_predictions_3_valid = _instruction_fetch_io_predictions_3_valid;
  assign io_predictions_3_bits_valid = 1'h0;
  assign io_predictions_3_bits_is_misprediction = 1'h0;
  assign io_predictions_3_bits_RAT_IDX = _renamer_io_active_checkpoint_value;
  assign io_renamed_decoded_fetch_packet_0_bits_ready_bits_RS1_ready = 1'h1;
  assign io_renamed_decoded_fetch_packet_0_bits_ready_bits_RS2_ready = 1'h1;
  assign io_renamed_decoded_fetch_packet_1_bits_ready_bits_RS1_ready = 1'h1;
  assign io_renamed_decoded_fetch_packet_1_bits_ready_bits_RS2_ready = 1'h1;
  assign io_renamed_decoded_fetch_packet_2_bits_ready_bits_RS1_ready = 1'h1;
  assign io_renamed_decoded_fetch_packet_2_bits_ready_bits_RS2_ready = 1'h1;
  assign io_renamed_decoded_fetch_packet_3_bits_ready_bits_RS1_ready = 1'h1;
  assign io_renamed_decoded_fetch_packet_3_bits_ready_bits_RS2_ready = 1'h1;
  assign io_ROB_packet_0_valid = 1'h0;
  assign io_ROB_packet_0_bits_valid = 1'h0;
  assign io_ROB_packet_0_bits_is_branch = 1'h0;
  assign io_ROB_packet_1_valid = 1'h0;
  assign io_ROB_packet_1_bits_valid = 1'h0;
  assign io_ROB_packet_1_bits_is_branch = 1'h0;
  assign io_ROB_packet_2_valid = 1'h0;
  assign io_ROB_packet_2_bits_valid = 1'h0;
  assign io_ROB_packet_2_bits_is_branch = 1'h0;
  assign io_ROB_packet_3_valid = 1'h0;
  assign io_ROB_packet_3_bits_valid = 1'h0;
  assign io_ROB_packet_3_bits_is_branch = 1'h0;
endmodule

