// Seed: 478462964
module module_0 ();
  always @(posedge id_1 or 1) id_1 = 1'b0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    module_1,
    id_9
);
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  supply0 id_11 = 1;
  id_12 :
  assert property (@(posedge id_1) 1)
  else $display(id_6[1*1+1], id_1, 1, id_10, 1);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_13;
  wire id_14;
  wire id_15;
endmodule
