<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/usr/targeting/common/xmltohb/hb_customized_attrs.xml $    -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2017,2021                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<attributes>

<!-- =====================================================================
     Contains the definition of temporary FW defaults for FAPI attributes
     needing a default.  Each FAPI attribute should already be defined
     elsewhere in an attribute XML file.
     <attribute>
         <id>...</id>
         <default>...</default>
     </attribute>

     These definitions should be removed and replaced with permanent
     definitions elsewhere prior to shipping code that uses them.

     Examples:
     <attribute>
         <id>ATTR_NEW_FW_ATTR_DEF</id>
         <default>5</default>
     </attribute>

     <attribute>
         <id>ATTR_NEW_FW_ATTR_WO_DEFAULT_DEF</id>
     </attribute>

     <attribute>
         <id>ATTR_NEW_FW_ATTR_ARRAY_DEF</id>
         <default>9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20</default>
     </attribute>
     ================================================================= -->

     <!-- =====================================================================
     Start of customizations
     ================================================================= -->
     <attribute>
          <id>ATTR_PROC_MEMORY_ENCRYPTION_ENABLED</id>
          <!-- Value of "CTR" taken from p10_nest_attributes.xml -->
          <default>2</default>
          <readable/>
          <writeable/>
          <persistency>volatile</persistency>
          <no_export/>
     </attribute>

     <attribute>
          <id>ATTR_SPI_BUS_DIV_REF</id>
          <!-- Value taken from p10_sbe_attributes.xml -->
          <default>0x41</default>
          <writeable/>
     </attribute>

     <!-- Override this to be writeable and volatile, so that we can
          break the timeout into smaller chunks and do them one at a
          time to avoid memory leaks. -->
     <attribute>
          <id>ATTR_MSS_CHECK_FOR_READY_TIMEOUT</id>
          <writeable/>
          <persistency>volatile</persistency>
     </attribute>

    <!-- Dynamic Init settings will come from BIOS/ASM or lab override -->
    <attribute>
        <id>ATTR_DYNAMIC_INIT_MODE_VEC</id>
        <no_export/>
	<writeable/>
    </attribute>

     <attribute>
          <id>ATTR_PG_MVPD</id>
          <default>0xFFFFFFFF</default>
          <no_export/>
          <writeable/>
     </attribute>

     <attribute>
          <id>ATTR_DUMMY_SCRATCH_PLAT_INIT_UINT8</id>
          <default>5</default>
     </attribute>

    <attribute>
          <id>ATTR_IS_SIMULATION</id>
          <default>0</default>
          <writeable/>
     </attribute>

    <attribute>
          <id>ATTR_ISTEP_MODE</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_CHIP_UNIT_POS</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_PROC_FABRIC_GROUP_ID</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_PROC_FABRIC_CHIP_ID</id>
          <default>0</default>
     </attribute>

    <!-- TODO RTC:244307 Revisit ATTR_FREQ_CORE_FLOOR_MHZ
         when #V data for MVPD available -->
    <attribute>
        <id>ATTR_FREQ_CORE_FLOOR_MHZ</id>
        <default>2200</default>
    </attribute>

    <attribute>
          <id>ATTR_FREQ_A_MHZ</id>
          <default>0x1900</default>
     </attribute>

    <attribute>
          <id>ATTR_FREQ_O_MHZ</id>
          <default>1611,1611,1611,1611</default>
          <writeable/>
    </attribute>

    <attribute>
          <id>ATTR_FREQ_X_MHZ</id>
          <default>2000</default>
          <writeable/>
    </attribute>

    <attribute>
          <id>ATTR_HB_HRMOR_BYTES</id>
          <writeable/>
          <persistency>volatile</persistency>
    </attribute>

    <!-- The global tag is required to make ServerWiz2 work -->
    <attribute>
        <id>ATTR_PBAX_GROUPID</id>
        <global/>
    </attribute>

    <attribute>
        <id>ATTR_PBAX_CHIPID</id>
        <global/>
    </attribute>

    <attribute>
          <id>ATTR_IOHS_CONFIG_MODE</id>
          <global/>
    </attribute>

    <attribute>
          <id>ATTR_OMI_REFCLOCK_SWIZZLE</id>
          <global/>
    </attribute>

    <attribute>
          <id>ATTR_IOHS_FABRIC_LANE_REVERSAL</id>
          <global/>
    </attribute>

    <attribute>
          <id>ATTR_IOHS_DRAWER_INTERCONNECT</id>
          <global/>
    </attribute>

    <attribute><!-- value needs to be chip-specific in MRW -->
          <id>ATTR_IO_IOHS_CHANNEL_LOSS</id>
          <global/>
    </attribute>

    <attribute>
        <id>ATTR_MSS_MRW_OCMB_RESET_GROUP</id>
        <global/>
    </attribute>

    <attribute>
        <id>ATTR_PROC_FABRIC_TOPOLOGY_ID</id>
        <global/>
    </attribute>

    <!-- End SW2 globals -->

    <attribute>
          <id>ATTR_MNFG_FLAGS</id>
          <default>0x0000000000000000</default>
          <writeable/>
     </attribute>

    <!-- We always use the non-flipped mirroring policy -->
    <attribute>
          <id>ATTR_MEM_MIRROR_PLACEMENT_POLICY</id>
          <default>NORMAL</default>
     </attribute>

    <!-- We are Hostboot so we are always in HB_IPL phase -->
    <attribute>
          <id>ATTR_SYSTEM_IPL_PHASE</id>
          <default>HB_IPL</default>
          <persistency>volatile</persistency>
     </attribute>

    <!-- In FW boots we can use hardcoded BAR values -->
    <attribute>
          <id>ATTR_PROC_FSP_BAR_ENABLE</id>
          <default>0</default>
          <no_export/>
     </attribute>

    <attribute>
          <id>ATTR_PROC_PSI_BRIDGE_BAR_ENABLE</id>
          <default>0</default>
          <no_export/>
     </attribute>

    <attribute>
          <id>ATTR_PROC_FSP_BAR_SIZE</id>
          <default>0xFFFFFC00FFFFFFFF</default>
          <no_export/>
     </attribute>

    <attribute>
          <id>ATTR_PROC_FSP_BAR_BASE_ADDR_OFFSET</id>
          <default>0x0000030100000000</default>
          <no_export/>
     </attribute>

    <attribute>
          <id>ATTR_PROC_FSP_MMIO_MASK_SIZE</id>
          <default>0x0010000000000000</default>
          <no_export/>
     </attribute>

    <attribute>
          <id>ATTR_PROC_NX_RNG_BAR_ENABLE</id>
          <default>1</default>
          <no_export/>
     </attribute>

    <attribute>
          <id>ATTR_PROC_NX_RNG_BAR_BASE_ADDR_OFFSET</id>
          <default>0x00000302031D0000</default>
          <no_export/>
     </attribute>

    <!-- End BAR setup -->

    <!-- We require a minimum of 4 viable smallcores -->
    <attribute>
          <id>ATTR_SBE_IMAGE_MINIMUM_VALID_ECS</id>
          <default>4</default>
     </attribute>

    <attribute>
          <!-- Control this value completely inside of Hostboot
               to force max performance -->
          <id>ATTR_SBE_SELECT_EX_POLICY</id>
          <default>HB_MAX_FOOTPRINT</default>
          <no_export/>
    </attribute>

    <!-- P10 SBE SEEPROM space limited to 500KB -->
    <attribute>
          <id>ATTR_MAX_SBE_SEEPROM_SIZE</id>
          <default>0x80000</default>
          <no_export/>
     </attribute>

    <!-- Written by HWSV -->
    <attribute>
          <id>ATTR_BACKUP_SEEPROM_SELECT</id>
          <writeable/>
    </attribute>

    <attribute>
          <id>ATTR_BACKUP_MEASUREMENT_SEEPROM_SELECT</id>
          <writeable/>
    </attribute>

    <attribute>
          <!-- This is set dynamically based on the boot processor -->
          <id>ATTR_PROC_SBE_MASTER_CHIP</id>
          <writeable/>
    </attribute>

    <!-- FSP always reads a registry key and set this on each boot,
         HB always reads the data from the scratch reg and sets it -->
    <attribute>
          <id>ATTR_RISK_LEVEL</id>
          <writeable/>
          <persistency>volatile-zeroed</persistency>
    </attribute>

    <attribute>
          <!-- HWSV code sets this based on the system planar -->
          <id>ATTR_SYS_CLK_NE_TERMINATION_SITE</id>
          <writeable/>
    </attribute>

    <attribute>
          <!-- HWSV code sets this based on the system planar -->
          <id>ATTR_SYS_CLK_NE_TERMINATION_STRENGTH</id>
          <writeable/>
    </attribute>

    <!-- We control this based on context -->
    <attribute>
          <id>ATTR_PM_MALF_ALERT_ENABLE</id>
          <writeable/>
          <no_export/>
    </attribute>

    <!-- We control this based on context -->
    <attribute>
          <id>ATTR_PM_RESET_FFDC_ENABLE</id>
          <writeable/>
          <no_export/>
    </attribute>

    <!-- HWSV needs to write this based on system usage in some cases -->
    <attribute>
        <id>ATTR_CLOCK_PLL_MUX</id>
        <writeable/>
    </attribute>

    <!-- We control this based on context -->
    <attribute>
        <id>ATTR_SKIP_WAKEUP</id>
        <persistency>volatile-zeroed</persistency>
    </attribute>

    <!-- The cache injection property is based on the MTM, so
         it needs to be written by the FSP code. -->
    <attribute>
        <id>ATTR_PROC_PCIE_CACHE_INJ_MODE</id>
        <writeable/>
    </attribute>
    <attribute>
        <id>ATTR_PROC_PCIE_CACHE_INJ_THROTTLE</id>
        <writeable/>
    </attribute>

    <!-- These are computed on the FSP so need to be non-volatile
         for HB to consume them -->
    <attribute>
        <id>ATTR_PROC_FABRIC_PRESENT_GROUPS</id>
        <writeable/>
        <persistency>non-volatile</persistency>
    </attribute>

    <attribute>
        <id>ATTR_FREQ_CORE_CEILING_MHZ</id>
        <persistency>non-volatile</persistency>
    </attribute>

    <attribute>
        <id>ATTR_FREQ_SYSTEM_CORE_FLOOR_MHZ</id>
        <persistency>non-volatile</persistency>
    </attribute>

    <attribute>
        <id>ATTR_FREQ_CORE_FLOOR_MHZ</id>
        <persistency>non-volatile</persistency>
    </attribute>

    <!-- End FSP nonvolatile overrides -->

    <!-- Set based on current system configuration -->
    <attribute>
       <id>ATTR_LPC_CONSOLE_CNFG</id>
       <writeable/>
    </attribute>

    <!-- This is only enabled for Wafer Test -->
    <attribute>
        <id>ATTR_START_CBS_FIFO_RESET_SKIP</id>
        <no_export/>
        <persistency>volatile-zeroed</persistency>
    </attribute>

    <!-- Hostboot sets this to match system mirroring policy -->
    <attribute>
        <id>ATTR_MRW_HW_MIRRORING_ENABLE</id>
        <writeable/>
    </attribute>

    <!-- Explicitly computed by MRW parsing scripts -->
    <attribute>
        <id>ATTR_REL_POS</id>
        <no_export/>
    </attribute>

    <!-- Set during IPL by Hostboot -->
    <attribute>
        <id>ATTR_UNSECURE_HOMER_ADDRESS</id>
        <writeable/>
        <persistency>volatile-zeroed</persistency>
    </attribute>

    <!-- pSeries always runs in FULL_DIMM mode -->
    <attribute>
        <id>ATTR_MSS_OCMB_HALF_DIMM_MODE</id>
        <no_export/>
        <default>FULL_DIMM</default>
    </attribute>

    <attribute>
        <id>ATTR_PROC_FABRIC_LINK_TOPOLOGY_ID_TABLE</id>
        <persistency>volatile</persistency><!-- needs non-zero default -->
    </attribute>

    <!-- seems funky... -->
    <attribute>
        <id>ATTR_RVRM_VID</id>
        <persistency>volatile-zeroed</persistency>
    </attribute>

    <!-- seems funky... -->
    <attribute>
        <id>ATTR_BOOT_VOLTAGE_BIAS_0P5PCT</id>
        <persistency>volatile-zeroed</persistency>
    </attribute>

    <!-- Needs a nonzero default -->
    <attribute>
        <id>ATTR_PGPE_HCODE_FUNCTION_ENABLE</id>
        <persistency>volatile</persistency>
    </attribute>

    <!-- Set by Hostboot based on configuration -->
    <attribute>
        <id>ATTR_SMF_CONFIG</id>
        <writeable/>
    </attribute>

    <!-- OCMB Endianess attributes -->
    <attribute>
        <id>ATTR_MSS_OCMB_EXP_STRUCT_ENDIAN</id>
        <default>0x1</default>
        <no_export/>
    </attribute>
    <attribute>
        <id>ATTR_MSS_OCMB_EXP_STRUCT_MMIO_ENDIAN_CTRL</id>
        <default>0x1</default>
        <no_export/>
    </attribute>
    <attribute>
        <id>ATTR_MSS_OCMB_EXP_STRUCT_MMIO_WORD_SWAP</id>
        <default>NO_SWAP</default>
        <no_export/>
    </attribute>
    <attribute>
        <id>ATTR_MSS_OCMB_EXP_OMI_CFG_ENDIAN_CTRL</id>
        <no_export/>
    </attribute>
    <!-- End OCMB Endianess attributes -->

    <!-- Hostboot owns the default value -->
    <attribute>
        <id>ATTR_UNSECURE_HOMER_SIZE</id>
        <default>0x1000</default>
    </attribute>

    <!-- Set by Hostboot during IPL -->
    <attribute>
        <id>ATTR_PROC_PCIE_PHB_ACTIVE</id>
        <writeable/>
    </attribute>

    <attribute>
        <!-- We never want to enable Checkstops for special attentions -->
        <id>ATTR_XSTOP_ON_SPATTN</id>
        <persistency>volatile</persistency>
        <default>DISABLED</default>
        <no_export/>
    </attribute>

    <!-- Same value for all systems -->
    <attribute>
        <id>ATTR_CORE_LPAR_MODE_POLICY</id>
        <no_export/>
    </attribute> 

    <!-- =====================================================================
     End of customizations definitions
     ================================================================= -->
</attributes>
