// Seed: 1524746076
module module_0 (
    input tri1 id_0,
    input wor id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri1 id_4,
    input wor id_5,
    output supply1 id_6,
    input supply1 id_7
    , id_41,
    input wire id_8,
    output wire id_9,
    input tri1 id_10,
    input wire id_11,
    output uwire id_12,
    output tri0 id_13,
    output supply1 id_14,
    input wor id_15,
    output wor id_16,
    input wor id_17,
    input supply0 id_18,
    input tri id_19,
    input tri0 id_20,
    input tri0 id_21
    , id_42,
    output tri0 id_22,
    input wire id_23,
    input supply1 id_24,
    input supply1 id_25,
    input supply0 id_26,
    input supply0 id_27,
    output wor id_28,
    input wor id_29,
    input wire id_30,
    input supply0 id_31,
    input tri0 id_32,
    input wire id_33,
    input tri id_34,
    input wire id_35,
    input tri id_36,
    input tri0 id_37,
    input wor id_38,
    output tri0 id_39
    , id_43
);
  tri1 id_44 = id_37;
  id_45(
      .id_0(1'h0), .id_1(1 * id_7 - id_35), .id_2(1)
  );
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri1 id_1,
    output tri1 id_2,
    input  tri  id_3,
    input  tri  id_4,
    input  wire id_5,
    input  wire id_6,
    input  wand id_7
);
  wire id_9;
  assign id_2 = 1'o0;
  module_0(
      id_3,
      id_1,
      id_2,
      id_0,
      id_5,
      id_3,
      id_2,
      id_1,
      id_3,
      id_2,
      id_4,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_4,
      id_1,
      id_5,
      id_4,
      id_4,
      id_2,
      id_5,
      id_6,
      id_0,
      id_3,
      id_6,
      id_2,
      id_0,
      id_5,
      id_0,
      id_0,
      id_6,
      id_4,
      id_1,
      id_0,
      id_0,
      id_1,
      id_2
  );
endmodule
