Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Top_6
Version: Q-2019.12-SP5-5
Date   : Sun May 12 21:44:27 2024
****************************************

Operating Conditions: ff1p16v125c   Library: saed32rvt_ff1p16v125c
Wire Load Model Mode: enclosed

  Startpoint: DFF_B_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DFF_Result_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Top_6              8000                  saed32rvt_ff1p16v125c
  ROW_MUL_0          8000                  saed32rvt_ff1p16v125c
  FA_1bit_392        ForQA                 saed32rvt_ff1p16v125c
  MUL_32bit          8000                  saed32rvt_ff1p16v125c
  FA_1bit_361        ForQA                 saed32rvt_ff1p16v125c
  FA_1bit_330        ForQA                 saed32rvt_ff1p16v125c
  FA_1bit_299        ForQA                 saed32rvt_ff1p16v125c
  FA_1bit_268        ForQA                 saed32rvt_ff1p16v125c
  FA_1bit_237        ForQA                 saed32rvt_ff1p16v125c
  FA_1bit_206        ForQA                 saed32rvt_ff1p16v125c
  FA_1bit_175        ForQA                 saed32rvt_ff1p16v125c
  RCA_4bit_8         ForQA                 saed32rvt_ff1p16v125c
  RCA_32bit          8000                  saed32rvt_ff1p16v125c
  RCA_4bit_7         ForQA                 saed32rvt_ff1p16v125c
  RCA_4bit_6         ForQA                 saed32rvt_ff1p16v125c
  RCA_4bit_5         ForQA                 saed32rvt_ff1p16v125c
  RCA_4bit_4         ForQA                 saed32rvt_ff1p16v125c
  RCA_4bit_3         ForQA                 saed32rvt_ff1p16v125c
  RCA_4bit_2         ForQA                 saed32rvt_ff1p16v125c
  RCA_4bit_1         ForQA                 saed32rvt_ff1p16v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DFF_B_reg[0]/CLK (DFFX1_RVT)                            0.00       0.00 r
  DFF_B_reg[0]/Q (DFFX1_RVT)                              0.07       0.07 f
  DFF_B_tri[0]/Y (TNBUFFX4_RVT)                           0.04       0.10 f
  module_B/B[0] (MUL_32bit)                               0.00       0.10 f
  module_B/ROW0/B (ROW_MUL_0)                             0.00       0.10 f
  module_B/ROW0/U16/Y (AND2X1_RVT)                        0.21       0.32 f
  module_B/ROW0/ROW[8]/A (FA_1bit_392)                    0.00       0.32 f
  module_B/ROW0/ROW[8]/U1/Y (XOR2X1_RVT)                  0.07       0.38 f
  module_B/ROW0/ROW[8]/U2/Y (XOR2X1_RVT)                  0.05       0.43 f
  module_B/ROW0/ROW[8]/C (FA_1bit_392)                    0.00       0.43 f
  module_B/ROW0/Sout[8] (ROW_MUL_0)                       0.00       0.43 f
  module_B/ROW1/Sin[7] (ROW_MUL_7)                        0.00       0.43 f
  module_B/ROW1/ROW[7]/B (FA_1bit_361)                    0.00       0.43 f
  module_B/ROW1/ROW[7]/U1/Y (XOR2X1_RVT)                  0.04       0.48 f
  module_B/ROW1/ROW[7]/U2/Y (XOR2X1_RVT)                  0.05       0.53 f
  module_B/ROW1/ROW[7]/C (FA_1bit_361)                    0.00       0.53 f
  module_B/ROW1/Sout[7] (ROW_MUL_7)                       0.00       0.53 f
  module_B/ROW2/Sin[6] (ROW_MUL_6)                        0.00       0.53 f
  module_B/ROW2/ROW[6]/B (FA_1bit_330)                    0.00       0.53 f
  module_B/ROW2/ROW[6]/U2/Y (XOR2X1_RVT)                  0.05       0.58 r
  module_B/ROW2/ROW[6]/U1/Y (XOR2X1_RVT)                  0.05       0.63 f
  module_B/ROW2/ROW[6]/C (FA_1bit_330)                    0.00       0.63 f
  module_B/ROW2/Sout[6] (ROW_MUL_6)                       0.00       0.63 f
  module_B/ROW3/Sin[5] (ROW_MUL_5)                        0.00       0.63 f
  module_B/ROW3/ROW[5]/B (FA_1bit_299)                    0.00       0.63 f
  module_B/ROW3/ROW[5]/U2/Y (XOR2X1_RVT)                  0.05       0.68 r
  module_B/ROW3/ROW[5]/U3/Y (XOR2X1_RVT)                  0.05       0.73 f
  module_B/ROW3/ROW[5]/C (FA_1bit_299)                    0.00       0.73 f
  module_B/ROW3/Sout[5] (ROW_MUL_5)                       0.00       0.73 f
  module_B/ROW4/Sin[4] (ROW_MUL_4)                        0.00       0.73 f
  module_B/ROW4/ROW[4]/B (FA_1bit_268)                    0.00       0.73 f
  module_B/ROW4/ROW[4]/U2/Y (XOR2X1_RVT)                  0.05       0.78 r
  module_B/ROW4/ROW[4]/U3/Y (XOR2X1_RVT)                  0.05       0.83 f
  module_B/ROW4/ROW[4]/C (FA_1bit_268)                    0.00       0.83 f
  module_B/ROW4/Sout[4] (ROW_MUL_4)                       0.00       0.83 f
  module_B/ROW5/Sin[3] (ROW_MUL_3)                        0.00       0.83 f
  module_B/ROW5/ROW[3]/B (FA_1bit_237)                    0.00       0.83 f
  module_B/ROW5/ROW[3]/U2/Y (XOR2X1_RVT)                  0.05       0.88 r
  module_B/ROW5/ROW[3]/U1/Y (XOR2X1_RVT)                  0.04       0.92 f
  module_B/ROW5/ROW[3]/C (FA_1bit_237)                    0.00       0.92 f
  module_B/ROW5/Sout[3] (ROW_MUL_3)                       0.00       0.92 f
  module_B/ROW6/Sin[2] (ROW_MUL_2)                        0.00       0.92 f
  module_B/ROW6/ROW[2]/B (FA_1bit_206)                    0.00       0.92 f
  module_B/ROW6/ROW[2]/U2/Y (XOR2X1_RVT)                  0.05       0.97 r
  module_B/ROW6/ROW[2]/U1/Y (XOR2X1_RVT)                  0.05       1.02 f
  module_B/ROW6/ROW[2]/C (FA_1bit_206)                    0.00       1.02 f
  module_B/ROW6/Sout[2] (ROW_MUL_2)                       0.00       1.02 f
  module_B/ROW7/Sin[1] (ROW_MUL_1)                        0.00       1.02 f
  module_B/ROW7/ROW[1]/B (FA_1bit_175)                    0.00       1.02 f
  module_B/ROW7/ROW[1]/U2/Y (XOR2X1_RVT)                  0.04       1.07 f
  module_B/ROW7/ROW[1]/U1/Y (XOR2X1_RVT)                  0.05       1.12 r
  module_B/ROW7/ROW[1]/C (FA_1bit_175)                    0.00       1.12 r
  module_B/ROW7/Sout[1] (ROW_MUL_1)                       0.00       1.12 r
  module_B/FINAL_SUM/A[0] (RCA_32bit)                     0.00       1.12 r
  module_B/FINAL_SUM/RCA000/A[0] (RCA_4bit_8)             0.00       1.12 r
  module_B/FINAL_SUM/RCA000/HA00/A (FA_1bit_32)           0.00       1.12 r
  module_B/FINAL_SUM/RCA000/HA00/U3/Y (AO22X1_RVT)        0.04       1.16 r
  module_B/FINAL_SUM/RCA000/HA00/Cout (FA_1bit_32)        0.00       1.16 r
  module_B/FINAL_SUM/RCA000/FA01/Cin (FA_1bit_31)         0.00       1.16 r
  module_B/FINAL_SUM/RCA000/FA01/U3/Y (AO22X1_RVT)        0.03       1.19 r
  module_B/FINAL_SUM/RCA000/FA01/Cout (FA_1bit_31)        0.00       1.19 r
  module_B/FINAL_SUM/RCA000/FA10/Cin (FA_1bit_30)         0.00       1.19 r
  module_B/FINAL_SUM/RCA000/FA10/U3/Y (AO22X1_RVT)        0.03       1.22 r
  module_B/FINAL_SUM/RCA000/FA10/Cout (FA_1bit_30)        0.00       1.22 r
  module_B/FINAL_SUM/RCA000/FA11/Cin (FA_1bit_29)         0.00       1.22 r
  module_B/FINAL_SUM/RCA000/FA11/U3/Y (AO22X1_RVT)        0.03       1.25 r
  module_B/FINAL_SUM/RCA000/FA11/Cout (FA_1bit_29)        0.00       1.25 r
  module_B/FINAL_SUM/RCA000/Cout (RCA_4bit_8)             0.00       1.25 r
  module_B/FINAL_SUM/RCA001/Cin (RCA_4bit_7)              0.00       1.25 r
  module_B/FINAL_SUM/RCA001/HA00/Cin (FA_1bit_28)         0.00       1.25 r
  module_B/FINAL_SUM/RCA001/HA00/U3/Y (AO22X1_RVT)        0.03       1.28 r
  module_B/FINAL_SUM/RCA001/HA00/Cout (FA_1bit_28)        0.00       1.28 r
  module_B/FINAL_SUM/RCA001/FA01/Cin (FA_1bit_27)         0.00       1.28 r
  module_B/FINAL_SUM/RCA001/FA01/U3/Y (AO22X1_RVT)        0.03       1.31 r
  module_B/FINAL_SUM/RCA001/FA01/Cout (FA_1bit_27)        0.00       1.31 r
  module_B/FINAL_SUM/RCA001/FA10/Cin (FA_1bit_26)         0.00       1.31 r
  module_B/FINAL_SUM/RCA001/FA10/U5/Y (AO22X1_RVT)        0.03       1.33 r
  module_B/FINAL_SUM/RCA001/FA10/Cout (FA_1bit_26)        0.00       1.33 r
  module_B/FINAL_SUM/RCA001/FA11/Cin (FA_1bit_25)         0.00       1.33 r
  module_B/FINAL_SUM/RCA001/FA11/U3/Y (AO22X1_RVT)        0.03       1.36 r
  module_B/FINAL_SUM/RCA001/FA11/Cout (FA_1bit_25)        0.00       1.36 r
  module_B/FINAL_SUM/RCA001/Cout (RCA_4bit_7)             0.00       1.36 r
  module_B/FINAL_SUM/RCA010/Cin (RCA_4bit_6)              0.00       1.36 r
  module_B/FINAL_SUM/RCA010/HA00/Cin (FA_1bit_24)         0.00       1.36 r
  module_B/FINAL_SUM/RCA010/HA00/U4/Y (AO22X1_RVT)        0.03       1.39 r
  module_B/FINAL_SUM/RCA010/HA00/Cout (FA_1bit_24)        0.00       1.39 r
  module_B/FINAL_SUM/RCA010/FA01/Cin (FA_1bit_23)         0.00       1.39 r
  module_B/FINAL_SUM/RCA010/FA01/U4/Y (AO22X1_RVT)        0.03       1.42 r
  module_B/FINAL_SUM/RCA010/FA01/Cout (FA_1bit_23)        0.00       1.42 r
  module_B/FINAL_SUM/RCA010/FA10/Cin (FA_1bit_22)         0.00       1.42 r
  module_B/FINAL_SUM/RCA010/FA10/U4/Y (AO22X1_RVT)        0.03       1.45 r
  module_B/FINAL_SUM/RCA010/FA10/Cout (FA_1bit_22)        0.00       1.45 r
  module_B/FINAL_SUM/RCA010/FA11/Cin (FA_1bit_21)         0.00       1.45 r
  module_B/FINAL_SUM/RCA010/FA11/U4/Y (AO22X1_RVT)        0.03       1.48 r
  module_B/FINAL_SUM/RCA010/FA11/Cout (FA_1bit_21)        0.00       1.48 r
  module_B/FINAL_SUM/RCA010/Cout (RCA_4bit_6)             0.00       1.48 r
  module_B/FINAL_SUM/RCA011/Cin (RCA_4bit_5)              0.00       1.48 r
  module_B/FINAL_SUM/RCA011/HA00/Cin (FA_1bit_20)         0.00       1.48 r
  module_B/FINAL_SUM/RCA011/HA00/U1/Y (AO22X1_RVT)        0.03       1.51 r
  module_B/FINAL_SUM/RCA011/HA00/Cout (FA_1bit_20)        0.00       1.51 r
  module_B/FINAL_SUM/RCA011/FA01/Cin (FA_1bit_19)         0.00       1.51 r
  module_B/FINAL_SUM/RCA011/FA01/U3/Y (AO22X1_RVT)        0.03       1.54 r
  module_B/FINAL_SUM/RCA011/FA01/Cout (FA_1bit_19)        0.00       1.54 r
  module_B/FINAL_SUM/RCA011/FA10/Cin (FA_1bit_18)         0.00       1.54 r
  module_B/FINAL_SUM/RCA011/FA10/U5/Y (AO22X1_RVT)        0.03       1.57 r
  module_B/FINAL_SUM/RCA011/FA10/Cout (FA_1bit_18)        0.00       1.57 r
  module_B/FINAL_SUM/RCA011/FA11/Cin (FA_1bit_17)         0.00       1.57 r
  module_B/FINAL_SUM/RCA011/FA11/U4/Y (AO22X1_RVT)        0.03       1.59 r
  module_B/FINAL_SUM/RCA011/FA11/Cout (FA_1bit_17)        0.00       1.59 r
  module_B/FINAL_SUM/RCA011/Cout (RCA_4bit_5)             0.00       1.59 r
  module_B/FINAL_SUM/RCA100/Cin (RCA_4bit_4)              0.00       1.59 r
  module_B/FINAL_SUM/RCA100/HA00/Cin (FA_1bit_16)         0.00       1.59 r
  module_B/FINAL_SUM/RCA100/HA00/U4/Y (AO22X1_RVT)        0.03       1.62 r
  module_B/FINAL_SUM/RCA100/HA00/Cout (FA_1bit_16)        0.00       1.62 r
  module_B/FINAL_SUM/RCA100/FA01/Cin (FA_1bit_15)         0.00       1.62 r
  module_B/FINAL_SUM/RCA100/FA01/U1/Y (AO22X1_RVT)        0.03       1.65 r
  module_B/FINAL_SUM/RCA100/FA01/Cout (FA_1bit_15)        0.00       1.65 r
  module_B/FINAL_SUM/RCA100/FA10/Cin (FA_1bit_14)         0.00       1.65 r
  module_B/FINAL_SUM/RCA100/FA10/U3/Y (AO22X1_RVT)        0.03       1.68 r
  module_B/FINAL_SUM/RCA100/FA10/Cout (FA_1bit_14)        0.00       1.68 r
  module_B/FINAL_SUM/RCA100/FA11/Cin (FA_1bit_13)         0.00       1.68 r
  module_B/FINAL_SUM/RCA100/FA11/U3/Y (AO22X1_RVT)        0.03       1.71 r
  module_B/FINAL_SUM/RCA100/FA11/Cout (FA_1bit_13)        0.00       1.71 r
  module_B/FINAL_SUM/RCA100/Cout (RCA_4bit_4)             0.00       1.71 r
  module_B/FINAL_SUM/RCA101/Cin (RCA_4bit_3)              0.00       1.71 r
  module_B/FINAL_SUM/RCA101/HA00/Cin (FA_1bit_12)         0.00       1.71 r
  module_B/FINAL_SUM/RCA101/HA00/U3/Y (AO22X1_RVT)        0.03       1.74 r
  module_B/FINAL_SUM/RCA101/HA00/Cout (FA_1bit_12)        0.00       1.74 r
  module_B/FINAL_SUM/RCA101/FA01/Cin (FA_1bit_11)         0.00       1.74 r
  module_B/FINAL_SUM/RCA101/FA01/U3/Y (AO22X1_RVT)        0.03       1.77 r
  module_B/FINAL_SUM/RCA101/FA01/Cout (FA_1bit_11)        0.00       1.77 r
  module_B/FINAL_SUM/RCA101/FA10/Cin (FA_1bit_10)         0.00       1.77 r
  module_B/FINAL_SUM/RCA101/FA10/U3/Y (AO22X1_RVT)        0.03       1.80 r
  module_B/FINAL_SUM/RCA101/FA10/Cout (FA_1bit_10)        0.00       1.80 r
  module_B/FINAL_SUM/RCA101/FA11/Cin (FA_1bit_9)          0.00       1.80 r
  module_B/FINAL_SUM/RCA101/FA11/U3/Y (AO22X1_RVT)        0.03       1.83 r
  module_B/FINAL_SUM/RCA101/FA11/Cout (FA_1bit_9)         0.00       1.83 r
  module_B/FINAL_SUM/RCA101/Cout (RCA_4bit_3)             0.00       1.83 r
  module_B/FINAL_SUM/RCA110/Cin (RCA_4bit_2)              0.00       1.83 r
  module_B/FINAL_SUM/RCA110/HA00/Cin (FA_1bit_8)          0.00       1.83 r
  module_B/FINAL_SUM/RCA110/HA00/U5/Y (AO22X1_RVT)        0.03       1.86 r
  module_B/FINAL_SUM/RCA110/HA00/Cout (FA_1bit_8)         0.00       1.86 r
  module_B/FINAL_SUM/RCA110/FA01/Cin (FA_1bit_7)          0.00       1.86 r
  module_B/FINAL_SUM/RCA110/FA01/U3/Y (AO22X1_RVT)        0.03       1.89 r
  module_B/FINAL_SUM/RCA110/FA01/Cout (FA_1bit_7)         0.00       1.89 r
  module_B/FINAL_SUM/RCA110/FA10/Cin (FA_1bit_6)          0.00       1.89 r
  module_B/FINAL_SUM/RCA110/FA10/U3/Y (AO22X1_RVT)        0.03       1.92 r
  module_B/FINAL_SUM/RCA110/FA10/Cout (FA_1bit_6)         0.00       1.92 r
  module_B/FINAL_SUM/RCA110/FA11/Cin (FA_1bit_5)          0.00       1.92 r
  module_B/FINAL_SUM/RCA110/FA11/U3/Y (AO22X1_RVT)        0.03       1.94 r
  module_B/FINAL_SUM/RCA110/FA11/Cout (FA_1bit_5)         0.00       1.94 r
  module_B/FINAL_SUM/RCA110/Cout (RCA_4bit_2)             0.00       1.94 r
  module_B/FINAL_SUM/RCA111/Cin (RCA_4bit_1)              0.00       1.94 r
  module_B/FINAL_SUM/RCA111/HA00/Cin (FA_1bit_4)          0.00       1.94 r
  module_B/FINAL_SUM/RCA111/HA00/U3/Y (AO22X1_RVT)        0.03       1.97 r
  module_B/FINAL_SUM/RCA111/HA00/Cout (FA_1bit_4)         0.00       1.97 r
  module_B/FINAL_SUM/RCA111/FA01/Cin (FA_1bit_3)          0.00       1.97 r
  module_B/FINAL_SUM/RCA111/FA01/U3/Y (AO22X1_RVT)        0.03       2.00 r
  module_B/FINAL_SUM/RCA111/FA01/Cout (FA_1bit_3)         0.00       2.00 r
  module_B/FINAL_SUM/RCA111/FA10/Cin (FA_1bit_2)          0.00       2.00 r
  module_B/FINAL_SUM/RCA111/FA10/U3/Y (AO22X1_RVT)        0.03       2.03 r
  module_B/FINAL_SUM/RCA111/FA10/Cout (FA_1bit_2)         0.00       2.03 r
  module_B/FINAL_SUM/RCA111/FA11/Cin (FA_1bit_1)          0.00       2.03 r
  module_B/FINAL_SUM/RCA111/FA11/U2/Y (XOR2X1_RVT)        0.03       2.06 r
  module_B/FINAL_SUM/RCA111/FA11/C (FA_1bit_1)            0.00       2.06 r
  module_B/FINAL_SUM/RCA111/C[3] (RCA_4bit_1)             0.00       2.06 r
  module_B/FINAL_SUM/S[31] (RCA_32bit)                    0.00       2.06 r
  module_B/Y[39] (MUL_32bit)                              0.00       2.06 r
  U43/Y (AO22X1_RVT)                                      0.02       2.08 r
  DFF_Result_reg[39]/D (DFFX1_RVT)                        0.00       2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  DFF_Result_reg[39]/CLK (DFFX1_RVT)                      0.00      10.00 r
  library setup time                                     -0.02       9.98
  data required time                                                 9.98
  --------------------------------------------------------------------------
  data required time                                                 9.98
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        7.90


1
