From 6c2aeb85240c6b1dacf37ed214da5452d3bebbc1 Mon Sep 17 00:00:00 2001
From: Manish Narani <manish.narani@xilinx.com>
Date: Tue, 25 Jul 2017 19:49:25 +0530
Subject: [PATCH 240/532] soc: zynqmp: sdhci: Avoid setting SDx_OTAPDLYENA bits

commit b332db28d634b41173d0fb8743af71715413fbe9 from
https://github.com/Xilinx/linux-xlnx.git

This patch modifies driver to avoid setting SD0_OTAPDLYENA and
SD01_OTAPDLYENA bits. This bits have impact on functionality of RTL due
to one issue in RTL where SD0_OTAPDLYENA (Bit 6) has been wrongly
connected to both SD0 and SD1 instance. This makes the
SD1_OTAPDLYENA(bit 22) redundant. These signals are where else on the
design so there is really no need to set these bits.

Signed-off-by: Manish Narani <mnarani@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Xulin Sun <xulin.sun@windriver.com>
---
 drivers/soc/xilinx/zynqmp/tap_delays.c | 16 ----------------
 1 file changed, 16 deletions(-)

diff --git a/drivers/soc/xilinx/zynqmp/tap_delays.c b/drivers/soc/xilinx/zynqmp/tap_delays.c
index 08d357e..1107c86 100644
--- a/drivers/soc/xilinx/zynqmp/tap_delays.c
+++ b/drivers/soc/xilinx/zynqmp/tap_delays.c
@@ -97,8 +97,6 @@ static void arasan_zynqmp_tap_hs(u8 deviceid, u8 timing, u8 bank)
 				     SD0_ITAPDLYSEL_HSD);
 		zynqmp_pm_mmio_write(SD_ITAP_DLY, SD0_ITAPCHGWIN_MASK, 0x0);
 		/* Program OTAP */
-		zynqmp_pm_mmio_write(SD_OTAP_DLY, SD0_OTAPDLYENA_MASK,
-				     SD0_OTAPDLYENA);
 		if (timing == MMC_TIMING_MMC_HS)
 			zynqmp_pm_mmio_write(SD_OTAP_DLY, SD0_OTAPDLYSEL_MASK,
 					     SD0_OTAPDLYSEL_MMC_HSD);
@@ -115,8 +113,6 @@ static void arasan_zynqmp_tap_hs(u8 deviceid, u8 timing, u8 bank)
 				     SD1_ITAPDLYSEL_HSD);
 		zynqmp_pm_mmio_write(SD_ITAP_DLY, SD1_ITAPCHGWIN_MASK, 0x0);
 		/* Program OTAP */
-		zynqmp_pm_mmio_write(SD_OTAP_DLY, SD1_OTAPDLYENA_MASK,
-				     SD1_OTAPDLYENA);
 		if (timing == MMC_TIMING_MMC_HS)
 			zynqmp_pm_mmio_write(SD_OTAP_DLY, SD1_OTAPDLYSEL_MASK,
 					     SD1_OTAPDLYSEL_MMC_HSD);
@@ -148,8 +144,6 @@ static void arasan_zynqmp_tap_ddr50(u8 deviceid, u8 timing, u8 bank)
 					     SD0_ITAPDLYSEL_MMC_DDR50);
 		zynqmp_pm_mmio_write(SD_ITAP_DLY, SD0_ITAPCHGWIN_MASK, 0x0);
 		/* Program OTAP */
-		zynqmp_pm_mmio_write(SD_OTAP_DLY, SD0_OTAPDLYENA_MASK,
-				     SD0_OTAPDLYENA);
 		if (timing == MMC_TIMING_UHS_DDR50)
 			zynqmp_pm_mmio_write(SD_OTAP_DLY, SD0_OTAPDLYSEL_MASK,
 					     SD0_OTAPDLYSEL_SD_DDR50);
@@ -170,8 +164,6 @@ static void arasan_zynqmp_tap_ddr50(u8 deviceid, u8 timing, u8 bank)
 					     SD1_ITAPDLYSEL_MMC_DDR50);
 		zynqmp_pm_mmio_write(SD_ITAP_DLY, SD1_ITAPCHGWIN_MASK, 0x0);
 		/* Program OTAP */
-		zynqmp_pm_mmio_write(SD_OTAP_DLY, SD1_OTAPDLYENA_MASK,
-				     SD1_OTAPDLYENA);
 		if (timing == MMC_TIMING_UHS_DDR50)
 			zynqmp_pm_mmio_write(SD_OTAP_DLY, SD1_OTAPDLYSEL_MASK,
 					     SD1_OTAPDLYSEL_SD_DDR50);
@@ -191,14 +183,10 @@ static void arasan_zynqmp_tap_sdr50(u8 deviceid, u8 timing, u8 bank)
 {
 	if (deviceid == 0) {
 		/* Program OTAP */
-		zynqmp_pm_mmio_write(SD_OTAP_DLY, SD0_OTAPDLYENA_MASK,
-				     SD0_OTAPDLYENA);
 		zynqmp_pm_mmio_write(SD_OTAP_DLY, SD0_OTAPDLYSEL_MASK,
 				     SD0_OTAPDLYSEL_SDR50);
 	} else {
 		/* Program OTAP */
-		zynqmp_pm_mmio_write(SD_OTAP_DLY, SD1_OTAPDLYENA_MASK,
-				     SD1_OTAPDLYENA);
 		zynqmp_pm_mmio_write(SD_OTAP_DLY, SD1_OTAPDLYSEL_MASK,
 				     SD1_OTAPDLYSEL_SDR50);
 	}
@@ -214,8 +202,6 @@ static void arasan_zynqmp_tap_sdr104(u8 deviceid, u8 timing, u8 bank)
 {
 	if (deviceid == 0) {
 		/* Program OTAP */
-		zynqmp_pm_mmio_write(SD_OTAP_DLY, SD0_OTAPDLYENA_MASK,
-				     SD0_OTAPDLYENA);
 		if (bank == MMC_BANK2)
 			zynqmp_pm_mmio_write(SD_OTAP_DLY, SD0_OTAPDLYSEL_MASK,
 					     SD0_OTAPDLYSEL_SDR104_B2);
@@ -224,8 +210,6 @@ static void arasan_zynqmp_tap_sdr104(u8 deviceid, u8 timing, u8 bank)
 					     SD0_OTAPDLYSEL_SDR104_B0);
 	} else {
 		/* Program OTAP */
-		zynqmp_pm_mmio_write(SD_OTAP_DLY, SD1_OTAPDLYENA_MASK,
-				     SD1_OTAPDLYENA);
 		if (bank == MMC_BANK2)
 			zynqmp_pm_mmio_write(SD_OTAP_DLY, SD1_OTAPDLYSEL_MASK,
 					     SD1_OTAPDLYSEL_SDR104_B2);
-- 
2.7.4

