Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:12:34 MDT 2014
| Date         : Wed Nov 19 20:13:13 2014
| Host         : a8 running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_utilization -file rocketchip_wrapper_utilization_synth.rpt -pb rocketchip_wrapper_utilization_synth.pb
| Design       : rocketchip_wrapper
| Device       : xc7z045
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 32564 |     0 |    218600 | 14.89 |
|   LUT as Logic             | 31225 |     0 |    218600 | 14.28 |
|   LUT as Memory            |  1339 |     0 |     70400 |  1.90 |
|     LUT as Distributed RAM |  1320 |     0 |           |       |
|     LUT as Shift Register  |    19 |     0 |           |       |
| Slice Registers            | 20408 |     0 |    437200 |  4.66 |
|   Register as Flip Flop    | 20408 |     0 |    437200 |  4.66 |
|   Register as Latch        |     0 |     0 |    437200 |  0.00 |
| F7 Muxes                   |  1589 |     0 |    109300 |  1.45 |
| F8 Muxes                   |    33 |     0 |     54650 |  0.06 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   20 |     0 |       545 |  3.66 |
|   RAMB36/FIFO*    |   17 |     0 |       545 |  3.11 |
|     RAMB36E1 only |   17 |       |           |       |
|   RAMB18          |    6 |     0 |      1090 |  0.55 |
|     RAMB18E1 only |    6 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   15 |     0 |       900 |  1.66 |
|   DSP48E1 only |   15 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+--------+
|          Site Type          | Used | Fixed | Available |  Util% |
+-----------------------------+------+-------+-----------+--------+
| Bonded IOB                  |    4 |     0 |       362 |   1.10 |
| Bonded IPADs                |    0 |     0 |        50 |   0.00 |
| Bonded OPADs                |    0 |     0 |        32 |   0.00 |
| Bonded IOPADs               |  130 |     0 |       130 | 100.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |   0.00 |
| PHASER_REF                  |    0 |     0 |         8 |   0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |   0.00 |
| IN_FIFO                     |    0 |     0 |        32 |   0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |   0.00 |
| IBUFGDS                     |    0 |     0 |       348 |   0.00 |
| GTXE2_CHANNEL               |    0 |     0 |        16 |   0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |   0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |   0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |   0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |   0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         8 |   0.00 |
| ILOGIC                      |    0 |     0 |       362 |   0.00 |
| OLOGIC                      |    0 |     0 |       362 |   0.00 |
+-----------------------------+------+-------+-----------+--------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    3 |     0 |        32 |  9.37 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    1 |     0 |         8 | 12.50 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       168 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+------------+-------+----------------------+
|  Ref Name  |  Used |  Functional Category |
+------------+-------+----------------------+
| FDRE       | 20096 |         Flop & Latch |
| LUT6       | 18613 |                  LUT |
| LUT3       |  5607 |                  LUT |
| LUT5       |  4684 |                  LUT |
| LUT4       |  4295 |                  LUT |
| LUT2       |  2058 |                  LUT |
| RAMD32     |  1966 |   Distributed Memory |
| MUXF7      |  1589 |                MuxFx |
| CARRY4     |   745 |           CarryLogic |
| RAMS32     |   654 |   Distributed Memory |
| LUT1       |   445 |                  LUT |
| FDSE       |   203 |         Flop & Latch |
| BIBUF      |   130 |                   IO |
| FDCE       |    66 |         Flop & Latch |
| FDPE       |    43 |         Flop & Latch |
| MUXF8      |    33 |                MuxFx |
| SRL16E     |    19 |   Distributed Memory |
| RAMB36E1   |    17 |         Block Memory |
| DSP48E1    |    15 |     Block Arithmetic |
| RAMD64E    |     8 |   Distributed Memory |
| RAMB18E1   |     6 |         Block Memory |
| BUFG       |     3 |                Clock |
| OBUF       |     2 |                   IO |
| PS7        |     1 | Specialized Resource |
| MMCME2_ADV |     1 |                Clock |
| IBUFDS     |     1 |                   IO |
+------------+-------+----------------------+


8. Black Boxes
--------------

+-------------------------+------+
|         Ref Name        | Used |
+-------------------------+------+
| tri_mode_ethernet_mac_0 |    1 |
| ila_0                   |    1 |
| gig_ethernet_pcs_pma_0  |    1 |
+-------------------------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


