
*** Running vivado
    with args -log MEMDesign_CADA_MEMControl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MEMDesign_CADA_MEMControl_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source MEMDesign_CADA_MEMControl_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 485.641 ; gain = 181.027
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_CADA_MEMControl_0_0
Command: synth_design -top MEMDesign_CADA_MEMControl_0_0 -part xc7z020clg400-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15852
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1356.645 ; gain = 438.277
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'sgContro', assumed default net type 'wire' [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v:1491]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_CADA_MEMControl_0_0' [c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/synth/MEMDesign_CADA_MEMControl_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'CADA_MEMControl' [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v:1572]
	Parameter Data_bitWidth bound to: 43 - type: integer 
	Parameter addr_BW bound to: 5 - type: integer 
	Parameter stride_BW bound to: 4 - type: integer 
	Parameter latency_BW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CADA_MEMControl' (0#1) [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v:1572]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_CADA_MEMControl_0_0' (0#1) [c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/synth/MEMDesign_CADA_MEMControl_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element startLatency_r_reg was removed.  [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v:1618]
WARNING: [Synth 8-6014] Unused sequential element endLatency_r_reg was removed.  [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v:1619]

*** Running vivado
    with args -log MEMDesign_CADA_MEMControl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MEMDesign_CADA_MEMControl_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source MEMDesign_CADA_MEMControl_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 485.977 ; gain = 180.070
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_CADA_MEMControl_0_0
Command: synth_design -top MEMDesign_CADA_MEMControl_0_0 -part xc7z020clg400-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 41568
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1358.043 ; gain = 439.902
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'sgContro', assumed default net type 'wire' [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v:1491]
INFO: [Synth 8-6157] synthesizing module 'MEMDesign_CADA_MEMControl_0_0' [c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/synth/MEMDesign_CADA_MEMControl_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'CADA_MEMControl' [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v:1572]
	Parameter Data_bitWidth bound to: 43 - type: integer 
	Parameter addr_BW bound to: 5 - type: integer 
	Parameter stride_BW bound to: 4 - type: integer 
	Parameter latency_BW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CADA_MEMControl' (0#1) [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v:1572]
INFO: [Synth 8-6155] done synthesizing module 'MEMDesign_CADA_MEMControl_0_0' (0#1) [c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/synth/MEMDesign_CADA_MEMControl_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element startLatency_r_reg was removed.  [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v:1618]
WARNING: [Synth 8-6014] Unused sequential element endLatency_r_reg was removed.  [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v:1619]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1470.625 ; gain = 552.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1470.625 ; gain = 552.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1470.625 ; gain = 552.484
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1470.625 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1575.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1575.477 ; gain = 0.027
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1575.477 ; gain = 657.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1575.477 ; gain = 657.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1575.477 ; gain = 657.336
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'stateReg_reg' in module 'CADA_MEMControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                               00 |                               00
                 start_s |                               01 |                               01
                 valid_s |                               10 |                               10
                   end_s |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stateReg_reg' using encoding 'sequential' in module 'CADA_MEMControl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1575.477 ; gain = 657.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               43 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input   16 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1575.477 ; gain = 657.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1575.477 ; gain = 657.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1575.477 ; gain = 657.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1575.477 ; gain = 657.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1575.477 ; gain = 657.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1575.477 ; gain = 657.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1575.477 ; gain = 657.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1575.477 ; gain = 657.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1575.477 ; gain = 657.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1575.477 ; gain = 657.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT2   |     1|
|3     |LUT3   |    19|
|4     |LUT4   |    20|
|5     |LUT5   |     4|
|6     |LUT6   |     8|
|7     |FDCE   |   115|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1575.477 ; gain = 657.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1575.477 ; gain = 552.484
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1575.477 ; gain = 657.336
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1575.477 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1575.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 1d727619
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1575.477 ; gain = 1075.691
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1575.477 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_CADA_MEMControl_0_0_synth_1/MEMDesign_CADA_MEMControl_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP MEMDesign_CADA_MEMControl_0_0, cache-ID = 06eabe5fc5e6e0cc
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1575.477 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_CADA_MEMControl_0_0_synth_1/MEMDesign_CADA_MEMControl_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MEMDesign_CADA_MEMControl_0_0_utilization_synth.rpt -pb MEMDesign_CADA_MEMControl_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 27 15:40:45 2024...

*** Running vivado
    with args -log MEMDesign_CADA_MEMControl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MEMDesign_CADA_MEMControl_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source MEMDesign_CADA_MEMControl_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 484.797 ; gain = 180.215
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_CADA_MEMControl_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 06eabe5fc5e6e0cc to dir: C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_CADA_MEMControl_0_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/6/06eabe5fc5e6e0cc/MEMDesign_CADA_MEMControl_0_0.dcp to C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_CADA_MEMControl_0_0_synth_1/MEMDesign_CADA_MEMControl_0_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/6/06eabe5fc5e6e0cc/MEMDesign_CADA_MEMControl_0_0_sim_netlist.v to C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_CADA_MEMControl_0_0_synth_1/MEMDesign_CADA_MEMControl_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/6/06eabe5fc5e6e0cc/MEMDesign_CADA_MEMControl_0_0_sim_netlist.vhdl to C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_CADA_MEMControl_0_0_synth_1/MEMDesign_CADA_MEMControl_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/6/06eabe5fc5e6e0cc/MEMDesign_CADA_MEMControl_0_0_stub.v to C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_CADA_MEMControl_0_0_synth_1/MEMDesign_CADA_MEMControl_0_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/6/06eabe5fc5e6e0cc/MEMDesign_CADA_MEMControl_0_0_stub.vhdl to C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_CADA_MEMControl_0_0_synth_1/MEMDesign_CADA_MEMControl_0_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP MEMDesign_CADA_MEMControl_0_0, cache-ID = 06eabe5fc5e6e0cc.
INFO: [Common 17-206] Exiting Vivado at Mon May 27 16:21:07 2024...

*** Running vivado
    with args -log MEMDesign_CADA_MEMControl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MEMDesign_CADA_MEMControl_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source MEMDesign_CADA_MEMControl_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 484.395 ; gain = 177.734
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_CADA_MEMControl_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 06eabe5fc5e6e0cc to dir: C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_CADA_MEMControl_0_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/6/06eabe5fc5e6e0cc/MEMDesign_CADA_MEMControl_0_0.dcp to C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_CADA_MEMControl_0_0_synth_1/MEMDesign_CADA_MEMControl_0_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/6/06eabe5fc5e6e0cc/MEMDesign_CADA_MEMControl_0_0_sim_netlist.v to C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_CADA_MEMControl_0_0_synth_1/MEMDesign_CADA_MEMControl_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/6/06eabe5fc5e6e0cc/MEMDesign_CADA_MEMControl_0_0_sim_netlist.vhdl to C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_CADA_MEMControl_0_0_synth_1/MEMDesign_CADA_MEMControl_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/6/06eabe5fc5e6e0cc/MEMDesign_CADA_MEMControl_0_0_stub.v to C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_CADA_MEMControl_0_0_synth_1/MEMDesign_CADA_MEMControl_0_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/6/06eabe5fc5e6e0cc/MEMDesign_CADA_MEMControl_0_0_stub.vhdl to C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_CADA_MEMControl_0_0_synth_1/MEMDesign_CADA_MEMControl_0_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP MEMDesign_CADA_MEMControl_0_0, cache-ID = 06eabe5fc5e6e0cc.
INFO: [Common 17-206] Exiting Vivado at Mon May 27 18:09:18 2024...
