// Seed: 4246010396
module module_0 #(
    parameter id_6 = 32'd16
) (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout tri0 id_2;
  input wire id_1;
  wire id_4;
  parameter id_5 = -1;
  genvar _id_6;
  assign id_2 = -1'd0;
  wire [id_6  *  1  <<  id_6 : -1] id_7;
endmodule
module module_0 (
    output wire id_0,
    input wor module_1,
    output tri0 id_2,
    output wand id_3,
    input tri0 id_4,
    output wand id_5
    , id_11,
    output tri0 id_6
    , id_12,
    output uwire id_7,
    input supply1 id_8,
    input tri1 id_9
);
  wire [-1 : -1] id_13;
  wire [ -1 : 1] id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_11
  );
endmodule
