

================================================================
== Vitis HLS Report for 'svd_3_Pipeline_VITIS_LOOP_605_46'
================================================================
* Date:           Sun Feb  5 16:57:48 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.428 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        9|  0.120 us|  0.540 us|    2|    9|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_605_46  |        0|        7|         2|          1|          1|  0 ~ 7|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      97|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|       41|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       41|     142|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln605_fu_111_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln606_fu_152_p2   |         +|   0|  0|  18|           9|           9|
    |sub_ln606_fu_146_p2   |         -|   0|  0|  18|           9|           9|
    |icmp_ln605_fu_105_p2  |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  97|          83|          53|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |V_we0                    |   9|          2|    8|         16|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_96    |   9|          2|   32|         64|
    |k_fu_52                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   74|        148|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |k_fu_52                  |  32|   0|   32|          0|
    |lshr_ln_reg_197          |   6|   0|    6|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  41|   0|   41|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  svd.3_Pipeline_VITIS_LOOP_605_46|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  svd.3_Pipeline_VITIS_LOOP_605_46|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  svd.3_Pipeline_VITIS_LOOP_605_46|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  svd.3_Pipeline_VITIS_LOOP_605_46|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  svd.3_Pipeline_VITIS_LOOP_605_46|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  svd.3_Pipeline_VITIS_LOOP_605_46|  return value|
|p_cast90     |   in|   32|     ap_none|                          p_cast90|        scalar|
|sv_address0  |  out|    3|   ap_memory|                                sv|         array|
|sv_ce0       |  out|    1|   ap_memory|                                sv|         array|
|sv_q0        |   in|   64|   ap_memory|                                sv|         array|
|zext_ln605   |   in|    6|     ap_none|                        zext_ln605|        scalar|
|V_address0   |  out|    6|   ap_memory|                                 V|         array|
|V_ce0        |  out|    1|   ap_memory|                                 V|         array|
|V_we0        |  out|    8|   ap_memory|                                 V|         array|
|V_d0         |  out|   64|   ap_memory|                                 V|         array|
+-------------+-----+-----+------------+----------------------------------+--------------+

