\hspace{-3mm}
\begin{tabular}{p{2cm}l}
{\bf{ALU}} & {\bf:} Arithmetic Logic Unit\\
{\bf CDB} & {\bf:} Common Data Bus\\
{\bf DCLS} & {\bf:} Dual-Core Lockstep\\
{\bf ECC} & {\bf:} Error Correction Code \\
{\bf FIFO} & {\bf:} First In First Out\\
{\bf ILP} & {\bf:} Instruction Level Parallelism\\
{\bf IPC} & {\bf:} Instructions Per Cycle\\
{\bf ISA} & {\bf:} Instruction Set Architecture\\
{\bf LSQ} & {\bf:} Load/Store Queue\\
{\bf OoO} & {\bf:} Out-of-Order\\
{\bf PRF} & {\bf:} Physical Register File\\
{\bf RAT} & {\bf:} Register Alias Table\\
{\bf RAS} & {\bf:} Return Address Stack\\
{\bf RISC} & {\bf:} Reduced Instruction Set Computer\\
{\bf ROB} & {\bf:} Reorder Buffer\\
{\bf RS} & {\bf:} Reservation Station\\
{\bf SECDED} & {\bf:} Single Error Correct Double Error Detect\\
{\bf SEU} & {\bf:} Single Event Upset\\
{\bf TMR} & {\bf:} Triple Modular Redundancy\\
{\bf WAR} & {\bf:} Write After Read\\
{\bf WAW} & {\bf:} Write After Write\\
\end{tabular}
