<dec f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='6003' type='4'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='6373' u='r' c='_ZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='7005' u='r' c='_ZNK4llvm16AArch64InstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Mac1942286'/>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='6003'>/// Same as default, but save to a register.</doc>
<dec f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='5664' type='3'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='5863' u='r' c='_ZNK4llvm16ARMBaseInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='5865' u='r' c='_ZNK4llvm16ARMBaseInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='6472' u='r' c='_ZNK4llvm16ARMBaseInstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Mac13476168'/>
