{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527552866284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527552866292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 28 21:14:25 2018 " "Processing started: Mon May 28 21:14:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527552866292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527552866292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Teste -c Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off Teste -c Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527552866292 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527552867691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527552867691 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Registers.v(55) " "Verilog HDL warning at Registers.v(55): extended using \"x\" or \"z\"" {  } { { "Registers.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Registers.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527552901417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Registers.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527552901420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527552901420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file imm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_generator " "Found entity 1: imm_generator" {  } { { "Imm_Generator.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Imm_Generator.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527552901425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527552901425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazardunitm.v 1 1 " "Found 1 design units, including 1 entities, in source file hazardunitm.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnitM " "Found entity 1: HazardUnitM" {  } { { "HazardUnitM.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/HazardUnitM.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527552901431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527552901431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardunitm.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardunitm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnitM " "Found entity 1: ForwardUnitM" {  } { { "ForwardUnitM.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/ForwardUnitM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527552901436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527552901436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_uni_arthur.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_uni_arthur.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_singlecycle " "Found entity 1: datapath_singlecycle" {  } { { "Datapath_UNI_arthur.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Datapath_UNI_arthur.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527552901441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527552901441 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI_001.v(404) " "Verilog HDL warning at Datapath_UNI_001.v(404): extended using \"x\" or \"z\"" {  } { { "Datapath_UNI_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Datapath_UNI_001.v" 404 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527552901446 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI_001.v(462) " "Verilog HDL warning at Datapath_UNI_001.v(462): extended using \"x\" or \"z\"" {  } { { "Datapath_UNI_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Datapath_UNI_001.v" 462 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527552901447 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI_001.v(497) " "Verilog HDL warning at Datapath_UNI_001.v(497): extended using \"x\" or \"z\"" {  } { { "Datapath_UNI_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Datapath_UNI_001.v" 497 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527552901447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_uni_001.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_uni_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_UNI_001 " "Found entity 1: Datapath_UNI_001" {  } { { "Datapath_UNI_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Datapath_UNI_001.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527552901449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527552901449 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(369) " "Verilog HDL warning at Datapath_UNI.v(369): extended using \"x\" or \"z\"" {  } { { "Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Datapath_UNI.v" 369 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527552901453 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(427) " "Verilog HDL warning at Datapath_UNI.v(427): extended using \"x\" or \"z\"" {  } { { "Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Datapath_UNI.v" 427 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527552901453 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(462) " "Verilog HDL warning at Datapath_UNI.v(462): extended using \"x\" or \"z\"" {  } { { "Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Datapath_UNI.v" 462 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527552901453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_uni.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_uni.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_UNI " "Found entity 1: Datapath_UNI" {  } { { "Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Datapath_UNI.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527552901455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527552901455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_transf.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_transf.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_transf " "Found entity 1: ctrl_transf" {  } { { "Ctrl_Transf.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Ctrl_Transf.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527552901497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527552901497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/CPU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527552901502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527552901502 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier Control_UNI_001.v(1) " "Verilog HDL syntax error at Control_UNI_001.v(1) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Control_UNI_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Control_UNI_001.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1527552901506 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects Control_UNI_001.v(1) " "Verilog HDL error at Control_UNI_001.v(1): declaring global objects is a SystemVerilog feature" {  } { { "Control_UNI_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Control_UNI_001.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1527552901506 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects Control_UNI_001.v(2) " "Verilog HDL error at Control_UNI_001.v(2): declaring global objects is a SystemVerilog feature" {  } { { "Control_UNI_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Control_UNI_001.v" 2 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1527552901506 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects Control_UNI_001.v(3) " "Verilog HDL error at Control_UNI_001.v(3): declaring global objects is a SystemVerilog feature" {  } { { "Control_UNI_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Control_UNI_001.v" 3 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1527552901506 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects Control_UNI_001.v(4) " "Verilog HDL error at Control_UNI_001.v(4): declaring global objects is a SystemVerilog feature" {  } { { "Control_UNI_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Control_UNI_001.v" 4 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1527552901506 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects Control_UNI_001.v(5) " "Verilog HDL error at Control_UNI_001.v(5): declaring global objects is a SystemVerilog feature" {  } { { "Control_UNI_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Control_UNI_001.v" 5 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1527552901506 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects Control_UNI_001.v(6) " "Verilog HDL error at Control_UNI_001.v(6): declaring global objects is a SystemVerilog feature" {  } { { "Control_UNI_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Control_UNI_001.v" 6 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1527552901506 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects Control_UNI_001.v(7) " "Verilog HDL error at Control_UNI_001.v(7): declaring global objects is a SystemVerilog feature" {  } { { "Control_UNI_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Control_UNI_001.v" 7 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1527552901506 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects Control_UNI_001.v(8) " "Verilog HDL error at Control_UNI_001.v(8): declaring global objects is a SystemVerilog feature" {  } { { "Control_UNI_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Control_UNI_001.v" 8 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1527552901506 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects Control_UNI_001.v(9) " "Verilog HDL error at Control_UNI_001.v(9): declaring global objects is a SystemVerilog feature" {  } { { "Control_UNI_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Control_UNI_001.v" 9 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1527552901506 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects Control_UNI_001.v(10) " "Verilog HDL error at Control_UNI_001.v(10): declaring global objects is a SystemVerilog feature" {  } { { "Control_UNI_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Control_UNI_001.v" 10 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1527552901507 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects Control_UNI_001.v(11) " "Verilog HDL error at Control_UNI_001.v(11): declaring global objects is a SystemVerilog feature" {  } { { "Control_UNI_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Control_UNI_001.v" 11 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1527552901507 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects Control_UNI_001.v(12) " "Verilog HDL error at Control_UNI_001.v(12): declaring global objects is a SystemVerilog feature" {  } { { "Control_UNI_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Control_UNI_001.v" 12 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1527552901507 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects Control_UNI_001.v(13) " "Verilog HDL error at Control_UNI_001.v(13): declaring global objects is a SystemVerilog feature" {  } { { "Control_UNI_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Control_UNI_001.v" 13 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1527552901507 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects Control_UNI_001.v(14) " "Verilog HDL error at Control_UNI_001.v(14): declaring global objects is a SystemVerilog feature" {  } { { "Control_UNI_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Control_UNI_001.v" 14 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1527552901507 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects Control_UNI_001.v(15) " "Verilog HDL error at Control_UNI_001.v(15): declaring global objects is a SystemVerilog feature" {  } { { "Control_UNI_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Control_UNI_001.v" 15 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1527552901507 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects Control_UNI_001.v(16) " "Verilog HDL error at Control_UNI_001.v(16): declaring global objects is a SystemVerilog feature" {  } { { "Control_UNI_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Control_UNI_001.v" 16 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1527552901507 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects Control_UNI_001.v(17) " "Verilog HDL error at Control_UNI_001.v(17): declaring global objects is a SystemVerilog feature" {  } { { "Control_UNI_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Control_UNI_001.v" 17 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1527552901507 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  Control_UNI_001.v(18) " "Verilog HDL syntax error at Control_UNI_001.v(18) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Control_UNI_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Control_UNI_001.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1527552901507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_uni_001.v 0 0 " "Found 0 design units, including 0 entities, in source file control_uni_001.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527552901508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_uni.v 1 1 " "Found 1 design units, including 1 entities, in source file control_uni.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_UNI " "Found entity 1: Control_UNI" {  } { { "Control_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Control_UNI.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527552901515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527552901515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_pipem.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_pipem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_PIPEM " "Found entity 1: Branch_PIPEM" {  } { { "Branch_PIPEM.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Branch_PIPEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527552901520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527552901520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol_001.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/ALUControl_001.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527552901524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527552901524 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"case\";  expecting \"endcase\" ALUControl.v(76) " "Verilog HDL syntax error at ALUControl.v(76) near text: \"case\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/ALUControl.v" 76 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1527552901527 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ALUControl ALUControl.v(17) " "Ignored design unit \"ALUControl\" at ALUControl.v(17) due to previous errors" {  } { { "ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/ALUControl.v" 17 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1527552901528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 0 0 " "Found 0 design units, including 0 entities, in source file alucontrol.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527552901529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/ALU.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527552901536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527552901536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527552901540 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/output_files/Teste.map.smsg " "Generated suppressed messages file C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/output_files/Teste.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527552901600 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 21 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 21 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527552901895 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 28 21:15:01 2018 " "Processing ended: Mon May 28 21:15:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527552901895 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527552901895 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527552901895 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527552901895 ""}
