$date
	Sat Aug 02 20:40:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sram_pdp_tb $end
$var wire 16 ! y [15:0] $end
$var reg 16 " A [15:0] $end
$var reg 10 # aa [9:0] $end
$var reg 10 $ ab [9:0] $end
$var reg 1 % clk $end
$var reg 1 & cs $end
$var reg 1 ' r $end
$var reg 1 ( w $end
$scope module uut1 $end
$var wire 10 ) add_A [9:0] $end
$var wire 10 * add_B [9:0] $end
$var wire 1 + clk $end
$var wire 1 , cs $end
$var wire 16 - data_inA [15:0] $end
$var wire 1 . re_B $end
$var wire 1 / we_A $end
$var reg 16 0 data_outB [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 0
0/
0.
b0 -
0,
0+
b0 *
b0 )
0(
0'
0&
0%
b0 $
b0 #
b0 "
bx !
$end
#5
bz 0
bz !
b1010101111001101 "
b1010101111001101 -
b1100 #
b1100 )
1(
1/
1&
1,
1%
1+
#10
0%
0+
#15
b0 "
b0 -
0(
0/
1%
1+
#20
0%
0+
#25
b1010101111001101 0
b1010101111001101 !
b1100 $
b1100 *
1'
1.
1%
1+
#30
0%
0+
#35
0'
0.
1%
1+
#40
0%
0+
#45
bz 0
bz !
b1001000110100 "
b1001000110100 -
b1100100 #
b1100100 )
1(
1/
1%
1+
#50
0%
0+
#55
0(
0/
1%
1+
#60
0%
0+
#65
b1001000110100 0
b1001000110100 !
b1100100 $
b1100100 *
1'
1.
1%
1+
#70
0%
0+
#75
0'
0.
1%
1+
#80
0%
0+
#85
bz 0
bz !
1%
1+
