# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../Experiment_3.ip_user_files/ipstatic" \
"../../../../Experiment_3.srcs/sources_1/new/Trans.sv" \
"../../../../Experiment_3.srcs/sim_1/new/Uart_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
