m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/simulation/modelsim
vSRAM
Z1 !s110 1698727387
!i10b 1
!s100 Y[K>laJF8N2YbcHSLk1I>3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IDOkkIhgoIYGfB69z@J_?:3
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1698722828
8C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/SRAM/simulation/SRAM.v
FC:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/SRAM/simulation/SRAM.v
!i122 0
L0 6 39
Z4 OV;L;2020.1;71
r1
!s85 0
31
!s108 1698727386.000000
!s107 C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/SRAM/simulation/SRAM.v|
!s90 -reportprogress|300|C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/SRAM/simulation/SRAM.v|
!i113 1
Z5 tCvgOpt 0
n@s@r@a@m
vSRAM_tb
DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
R1
!i10b 1
!s100 :fK?]6leng3fhc_N;79]Z1
R2
IzV`FONYf3X8H10INcUKl_1
R3
S1
R0
w1698727204
8C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/SRAM_tb.sv
FC:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/SRAM_tb.sv
!i122 1
L0 2 92
R4
r1
!s85 0
31
!s108 1698727387.000000
!s107 C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/SRAM_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture|C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture/SRAM_tb.sv|
!i113 1
o-sv -work work
!s92 -sv -work work +incdir+C:/TEC/Arqui2/Proyecto2_Arqui2/microarchitecture
R5
n@s@r@a@m_tb
