// Seed: 240806995
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5 = id_5;
  wor [1 'b0 : -1] id_6 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd9
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  input wire _id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_4
  );
  output wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  assign id_2[id_5+:1] = -1;
endmodule
