;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* I2C */
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SCL */
SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL__0__MASK EQU 0x01
SCL__0__PC EQU CYREG_PRT12_PC0
SCL__0__PORT EQU 12
SCL__0__SHIFT EQU 0
SCL__AG EQU CYREG_PRT12_AG
SCL__BIE EQU CYREG_PRT12_BIE
SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL__BYP EQU CYREG_PRT12_BYP
SCL__DM0 EQU CYREG_PRT12_DM0
SCL__DM1 EQU CYREG_PRT12_DM1
SCL__DM2 EQU CYREG_PRT12_DM2
SCL__DR EQU CYREG_PRT12_DR
SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL__MASK EQU 0x01
SCL__PORT EQU 12
SCL__PRT EQU CYREG_PRT12_PRT
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL__PS EQU CYREG_PRT12_PS
SCL__SHIFT EQU 0
SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL__SLW EQU CYREG_PRT12_SLW

/* SDA */
SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA__0__MASK EQU 0x02
SDA__0__PC EQU CYREG_PRT12_PC1
SDA__0__PORT EQU 12
SDA__0__SHIFT EQU 1
SDA__AG EQU CYREG_PRT12_AG
SDA__BIE EQU CYREG_PRT12_BIE
SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA__BYP EQU CYREG_PRT12_BYP
SDA__DM0 EQU CYREG_PRT12_DM0
SDA__DM1 EQU CYREG_PRT12_DM1
SDA__DM2 EQU CYREG_PRT12_DM2
SDA__DR EQU CYREG_PRT12_DR
SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA__MASK EQU 0x02
SDA__PORT EQU 12
SDA__PRT EQU CYREG_PRT12_PRT
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA__PS EQU CYREG_PRT12_PS
SDA__SHIFT EQU 1
SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA__SLW EQU CYREG_PRT12_SLW

/* Rack */
Rack__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Rack__0__MASK EQU 0x08
Rack__0__PC EQU CYREG_PRT2_PC3
Rack__0__PORT EQU 2
Rack__0__SHIFT EQU 3
Rack__AG EQU CYREG_PRT2_AG
Rack__AMUX EQU CYREG_PRT2_AMUX
Rack__BIE EQU CYREG_PRT2_BIE
Rack__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rack__BYP EQU CYREG_PRT2_BYP
Rack__CTL EQU CYREG_PRT2_CTL
Rack__DM0 EQU CYREG_PRT2_DM0
Rack__DM1 EQU CYREG_PRT2_DM1
Rack__DM2 EQU CYREG_PRT2_DM2
Rack__DR EQU CYREG_PRT2_DR
Rack__INP_DIS EQU CYREG_PRT2_INP_DIS
Rack__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rack__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rack__LCD_EN EQU CYREG_PRT2_LCD_EN
Rack__MASK EQU 0x08
Rack__PORT EQU 2
Rack__PRT EQU CYREG_PRT2_PRT
Rack__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rack__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rack__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rack__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rack__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rack__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rack__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rack__PS EQU CYREG_PRT2_PS
Rack__SHIFT EQU 3
Rack__SLW EQU CYREG_PRT2_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* UART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB06_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB06_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB06_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB06_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB06_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB06_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB00_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB00_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB00_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB00_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB00_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB00_F1
UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x05
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x20
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x20

/* clk1 */
clk1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
clk1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
clk1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
clk1__CFG2_SRC_SEL_MASK EQU 0x07
clk1__INDEX EQU 0x01
clk1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clk1__PM_ACT_MSK EQU 0x02
clk1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clk1__PM_STBY_MSK EQU 0x02

/* clk2 */
clk2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
clk2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
clk2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
clk2__CFG2_SRC_SEL_MASK EQU 0x07
clk2__INDEX EQU 0x00
clk2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clk2__PM_ACT_MSK EQU 0x01
clk2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clk2__PM_STBY_MSK EQU 0x01

/* clk3 */
clk3__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
clk3__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
clk3__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
clk3__CFG2_SRC_SEL_MASK EQU 0x07
clk3__INDEX EQU 0x02
clk3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clk3__PM_ACT_MSK EQU 0x04
clk3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clk3__PM_STBY_MSK EQU 0x04

/* clk4 */
clk4__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
clk4__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
clk4__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
clk4__CFG2_SRC_SEL_MASK EQU 0x07
clk4__INDEX EQU 0x04
clk4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clk4__PM_ACT_MSK EQU 0x10
clk4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clk4__PM_STBY_MSK EQU 0x10

/* clk5 */
clk5__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
clk5__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
clk5__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
clk5__CFG2_SRC_SEL_MASK EQU 0x07
clk5__INDEX EQU 0x06
clk5__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clk5__PM_ACT_MSK EQU 0x40
clk5__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clk5__PM_STBY_MSK EQU 0x40

/* clk6 */
clk6__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
clk6__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
clk6__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
clk6__CFG2_SRC_SEL_MASK EQU 0x07
clk6__INDEX EQU 0x03
clk6__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clk6__PM_ACT_MSK EQU 0x08
clk6__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clk6__PM_STBY_MSK EQU 0x08

/* clk7 */
clk7__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
clk7__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
clk7__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
clk7__CFG2_SRC_SEL_MASK EQU 0x07
clk7__INDEX EQU 0x07
clk7__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clk7__PM_ACT_MSK EQU 0x80
clk7__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clk7__PM_STBY_MSK EQU 0x80

/* PWM_L */
PWM_L__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
PWM_L__0__MASK EQU 0x04
PWM_L__0__PC EQU CYREG_PRT1_PC2
PWM_L__0__PORT EQU 1
PWM_L__0__SHIFT EQU 2
PWM_L__AG EQU CYREG_PRT1_AG
PWM_L__AMUX EQU CYREG_PRT1_AMUX
PWM_L__BIE EQU CYREG_PRT1_BIE
PWM_L__BIT_MASK EQU CYREG_PRT1_BIT_MASK
PWM_L__BYP EQU CYREG_PRT1_BYP
PWM_L__CTL EQU CYREG_PRT1_CTL
PWM_L__DM0 EQU CYREG_PRT1_DM0
PWM_L__DM1 EQU CYREG_PRT1_DM1
PWM_L__DM2 EQU CYREG_PRT1_DM2
PWM_L__DR EQU CYREG_PRT1_DR
PWM_L__INP_DIS EQU CYREG_PRT1_INP_DIS
PWM_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
PWM_L__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
PWM_L__LCD_EN EQU CYREG_PRT1_LCD_EN
PWM_L__MASK EQU 0x04
PWM_L__PORT EQU 1
PWM_L__PRT EQU CYREG_PRT1_PRT
PWM_L__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
PWM_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
PWM_L__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
PWM_L__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
PWM_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
PWM_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
PWM_L__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
PWM_L__PS EQU CYREG_PRT1_PS
PWM_L__SHIFT EQU 2
PWM_L__SLW EQU CYREG_PRT1_SLW

/* PWM_R */
PWM_R__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
PWM_R__0__MASK EQU 0x80
PWM_R__0__PC EQU CYREG_PRT3_PC7
PWM_R__0__PORT EQU 3
PWM_R__0__SHIFT EQU 7
PWM_R__AG EQU CYREG_PRT3_AG
PWM_R__AMUX EQU CYREG_PRT3_AMUX
PWM_R__BIE EQU CYREG_PRT3_BIE
PWM_R__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PWM_R__BYP EQU CYREG_PRT3_BYP
PWM_R__CTL EQU CYREG_PRT3_CTL
PWM_R__DM0 EQU CYREG_PRT3_DM0
PWM_R__DM1 EQU CYREG_PRT3_DM1
PWM_R__DM2 EQU CYREG_PRT3_DM2
PWM_R__DR EQU CYREG_PRT3_DR
PWM_R__INP_DIS EQU CYREG_PRT3_INP_DIS
PWM_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PWM_R__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PWM_R__LCD_EN EQU CYREG_PRT3_LCD_EN
PWM_R__MASK EQU 0x80
PWM_R__PORT EQU 3
PWM_R__PRT EQU CYREG_PRT3_PRT
PWM_R__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PWM_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PWM_R__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PWM_R__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PWM_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PWM_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PWM_R__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PWM_R__PS EQU CYREG_PRT3_PS
PWM_R__SHIFT EQU 7
PWM_R__SLW EQU CYREG_PRT3_SLW

/* isr_1 */
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x04
isr_1__INTC_NUMBER EQU 2
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_2 */
isr_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_2__INTC_MASK EQU 0x08
isr_2__INTC_NUMBER EQU 3
isr_2__INTC_PRIOR_NUM EQU 7
isr_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_3 */
isr_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_3__INTC_MASK EQU 0x10
isr_3__INTC_NUMBER EQU 4
isr_3__INTC_PRIOR_NUM EQU 7
isr_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_4 */
isr_4__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_4__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_4__INTC_MASK EQU 0x20
isr_4__INTC_NUMBER EQU 5
isr_4__INTC_PRIOR_NUM EQU 7
isr_4__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_4__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_4__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_5 */
isr_5__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_5__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_5__INTC_MASK EQU 0x40
isr_5__INTC_NUMBER EQU 6
isr_5__INTC_PRIOR_NUM EQU 7
isr_5__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_5__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_5__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_6 */
isr_6__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_6__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_6__INTC_MASK EQU 0x80
isr_6__INTC_NUMBER EQU 7
isr_6__INTC_PRIOR_NUM EQU 7
isr_6__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_6__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_6__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* IR_Out */
IR_Out__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
IR_Out__0__MASK EQU 0x01
IR_Out__0__PC EQU CYREG_PRT2_PC0
IR_Out__0__PORT EQU 2
IR_Out__0__SHIFT EQU 0
IR_Out__AG EQU CYREG_PRT2_AG
IR_Out__AMUX EQU CYREG_PRT2_AMUX
IR_Out__BIE EQU CYREG_PRT2_BIE
IR_Out__BIT_MASK EQU CYREG_PRT2_BIT_MASK
IR_Out__BYP EQU CYREG_PRT2_BYP
IR_Out__CTL EQU CYREG_PRT2_CTL
IR_Out__DM0 EQU CYREG_PRT2_DM0
IR_Out__DM1 EQU CYREG_PRT2_DM1
IR_Out__DM2 EQU CYREG_PRT2_DM2
IR_Out__DR EQU CYREG_PRT2_DR
IR_Out__INP_DIS EQU CYREG_PRT2_INP_DIS
IR_Out__INTSTAT EQU CYREG_PICU2_INTSTAT
IR_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
IR_Out__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
IR_Out__LCD_EN EQU CYREG_PRT2_LCD_EN
IR_Out__MASK EQU 0x01
IR_Out__PORT EQU 2
IR_Out__PRT EQU CYREG_PRT2_PRT
IR_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
IR_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
IR_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
IR_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
IR_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
IR_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
IR_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
IR_Out__PS EQU CYREG_PRT2_PS
IR_Out__SHIFT EQU 0
IR_Out__SLW EQU CYREG_PRT2_SLW
IR_Out__SNAP EQU CYREG_PICU2_SNAP

/* Flicker */
Flicker__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Flicker__0__MASK EQU 0x80
Flicker__0__PC EQU CYREG_PRT0_PC7
Flicker__0__PORT EQU 0
Flicker__0__SHIFT EQU 7
Flicker__AG EQU CYREG_PRT0_AG
Flicker__AMUX EQU CYREG_PRT0_AMUX
Flicker__BIE EQU CYREG_PRT0_BIE
Flicker__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Flicker__BYP EQU CYREG_PRT0_BYP
Flicker__CTL EQU CYREG_PRT0_CTL
Flicker__DM0 EQU CYREG_PRT0_DM0
Flicker__DM1 EQU CYREG_PRT0_DM1
Flicker__DM2 EQU CYREG_PRT0_DM2
Flicker__DR EQU CYREG_PRT0_DR
Flicker__INP_DIS EQU CYREG_PRT0_INP_DIS
Flicker__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Flicker__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Flicker__LCD_EN EQU CYREG_PRT0_LCD_EN
Flicker__MASK EQU 0x80
Flicker__PORT EQU 0
Flicker__PRT EQU CYREG_PRT0_PRT
Flicker__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Flicker__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Flicker__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Flicker__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Flicker__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Flicker__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Flicker__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Flicker__PS EQU CYREG_PRT0_PS
Flicker__SHIFT EQU 7
Flicker__SLW EQU CYREG_PRT0_SLW
Flicker_Servo_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
Flicker_Servo_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
Flicker_Servo_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
Flicker_Servo_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
Flicker_Servo_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
Flicker_Servo_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Flicker_Servo_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Flicker_Servo_PWMHW__PER0 EQU CYREG_TMR0_PER0
Flicker_Servo_PWMHW__PER1 EQU CYREG_TMR0_PER1
Flicker_Servo_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Flicker_Servo_PWMHW__PM_ACT_MSK EQU 0x01
Flicker_Servo_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Flicker_Servo_PWMHW__PM_STBY_MSK EQU 0x01
Flicker_Servo_PWMHW__RT0 EQU CYREG_TMR0_RT0
Flicker_Servo_PWMHW__RT1 EQU CYREG_TMR0_RT1
Flicker_Servo_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* Gripper */
Gripper__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Gripper__0__MASK EQU 0x40
Gripper__0__PC EQU CYREG_PRT0_PC6
Gripper__0__PORT EQU 0
Gripper__0__SHIFT EQU 6
Gripper__AG EQU CYREG_PRT0_AG
Gripper__AMUX EQU CYREG_PRT0_AMUX
Gripper__BIE EQU CYREG_PRT0_BIE
Gripper__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Gripper__BYP EQU CYREG_PRT0_BYP
Gripper__CTL EQU CYREG_PRT0_CTL
Gripper__DM0 EQU CYREG_PRT0_DM0
Gripper__DM1 EQU CYREG_PRT0_DM1
Gripper__DM2 EQU CYREG_PRT0_DM2
Gripper__DR EQU CYREG_PRT0_DR
Gripper__INP_DIS EQU CYREG_PRT0_INP_DIS
Gripper__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Gripper__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Gripper__LCD_EN EQU CYREG_PRT0_LCD_EN
Gripper__MASK EQU 0x40
Gripper__PORT EQU 0
Gripper__PRT EQU CYREG_PRT0_PRT
Gripper__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Gripper__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Gripper__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Gripper__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Gripper__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Gripper__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Gripper__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Gripper__PS EQU CYREG_PRT0_PS
Gripper__SHIFT EQU 6
Gripper__SLW EQU CYREG_PRT0_SLW

/* RED_LED */
RED_LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
RED_LED__0__MASK EQU 0x02
RED_LED__0__PC EQU CYREG_PRT2_PC1
RED_LED__0__PORT EQU 2
RED_LED__0__SHIFT EQU 1
RED_LED__AG EQU CYREG_PRT2_AG
RED_LED__AMUX EQU CYREG_PRT2_AMUX
RED_LED__BIE EQU CYREG_PRT2_BIE
RED_LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RED_LED__BYP EQU CYREG_PRT2_BYP
RED_LED__CTL EQU CYREG_PRT2_CTL
RED_LED__DM0 EQU CYREG_PRT2_DM0
RED_LED__DM1 EQU CYREG_PRT2_DM1
RED_LED__DM2 EQU CYREG_PRT2_DM2
RED_LED__DR EQU CYREG_PRT2_DR
RED_LED__INP_DIS EQU CYREG_PRT2_INP_DIS
RED_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RED_LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RED_LED__LCD_EN EQU CYREG_PRT2_LCD_EN
RED_LED__MASK EQU 0x02
RED_LED__PORT EQU 2
RED_LED__PRT EQU CYREG_PRT2_PRT
RED_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RED_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RED_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RED_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RED_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RED_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RED_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RED_LED__PS EQU CYREG_PRT2_PS
RED_LED__SHIFT EQU 1
RED_LED__SLW EQU CYREG_PRT2_SLW

/* S1_Echo */
S1_Echo__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
S1_Echo__0__MASK EQU 0x10
S1_Echo__0__PC EQU CYREG_PRT2_PC4
S1_Echo__0__PORT EQU 2
S1_Echo__0__SHIFT EQU 4
S1_Echo__AG EQU CYREG_PRT2_AG
S1_Echo__AMUX EQU CYREG_PRT2_AMUX
S1_Echo__BIE EQU CYREG_PRT2_BIE
S1_Echo__BIT_MASK EQU CYREG_PRT2_BIT_MASK
S1_Echo__BYP EQU CYREG_PRT2_BYP
S1_Echo__CTL EQU CYREG_PRT2_CTL
S1_Echo__DM0 EQU CYREG_PRT2_DM0
S1_Echo__DM1 EQU CYREG_PRT2_DM1
S1_Echo__DM2 EQU CYREG_PRT2_DM2
S1_Echo__DR EQU CYREG_PRT2_DR
S1_Echo__INP_DIS EQU CYREG_PRT2_INP_DIS
S1_Echo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
S1_Echo__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
S1_Echo__LCD_EN EQU CYREG_PRT2_LCD_EN
S1_Echo__MASK EQU 0x10
S1_Echo__PORT EQU 2
S1_Echo__PRT EQU CYREG_PRT2_PRT
S1_Echo__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
S1_Echo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
S1_Echo__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
S1_Echo__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
S1_Echo__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
S1_Echo__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
S1_Echo__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
S1_Echo__PS EQU CYREG_PRT2_PS
S1_Echo__SHIFT EQU 4
S1_Echo__SLW EQU CYREG_PRT2_SLW

/* S2_Echo */
S2_Echo__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
S2_Echo__0__MASK EQU 0x04
S2_Echo__0__PC EQU CYREG_IO_PC_PRT15_PC2
S2_Echo__0__PORT EQU 15
S2_Echo__0__SHIFT EQU 2
S2_Echo__AG EQU CYREG_PRT15_AG
S2_Echo__AMUX EQU CYREG_PRT15_AMUX
S2_Echo__BIE EQU CYREG_PRT15_BIE
S2_Echo__BIT_MASK EQU CYREG_PRT15_BIT_MASK
S2_Echo__BYP EQU CYREG_PRT15_BYP
S2_Echo__CTL EQU CYREG_PRT15_CTL
S2_Echo__DM0 EQU CYREG_PRT15_DM0
S2_Echo__DM1 EQU CYREG_PRT15_DM1
S2_Echo__DM2 EQU CYREG_PRT15_DM2
S2_Echo__DR EQU CYREG_PRT15_DR
S2_Echo__INP_DIS EQU CYREG_PRT15_INP_DIS
S2_Echo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
S2_Echo__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
S2_Echo__LCD_EN EQU CYREG_PRT15_LCD_EN
S2_Echo__MASK EQU 0x04
S2_Echo__PORT EQU 15
S2_Echo__PRT EQU CYREG_PRT15_PRT
S2_Echo__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
S2_Echo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
S2_Echo__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
S2_Echo__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
S2_Echo__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
S2_Echo__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
S2_Echo__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
S2_Echo__PS EQU CYREG_PRT15_PS
S2_Echo__SHIFT EQU 2
S2_Echo__SLW EQU CYREG_PRT15_SLW

/* S3_Echo */
S3_Echo__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
S3_Echo__0__MASK EQU 0x01
S3_Echo__0__PC EQU CYREG_IO_PC_PRT15_PC0
S3_Echo__0__PORT EQU 15
S3_Echo__0__SHIFT EQU 0
S3_Echo__AG EQU CYREG_PRT15_AG
S3_Echo__AMUX EQU CYREG_PRT15_AMUX
S3_Echo__BIE EQU CYREG_PRT15_BIE
S3_Echo__BIT_MASK EQU CYREG_PRT15_BIT_MASK
S3_Echo__BYP EQU CYREG_PRT15_BYP
S3_Echo__CTL EQU CYREG_PRT15_CTL
S3_Echo__DM0 EQU CYREG_PRT15_DM0
S3_Echo__DM1 EQU CYREG_PRT15_DM1
S3_Echo__DM2 EQU CYREG_PRT15_DM2
S3_Echo__DR EQU CYREG_PRT15_DR
S3_Echo__INP_DIS EQU CYREG_PRT15_INP_DIS
S3_Echo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
S3_Echo__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
S3_Echo__LCD_EN EQU CYREG_PRT15_LCD_EN
S3_Echo__MASK EQU 0x01
S3_Echo__PORT EQU 15
S3_Echo__PRT EQU CYREG_PRT15_PRT
S3_Echo__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
S3_Echo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
S3_Echo__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
S3_Echo__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
S3_Echo__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
S3_Echo__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
S3_Echo__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
S3_Echo__PS EQU CYREG_PRT15_PS
S3_Echo__SHIFT EQU 0
S3_Echo__SLW EQU CYREG_PRT15_SLW

/* S4_Echo */
S4_Echo__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
S4_Echo__0__MASK EQU 0x20
S4_Echo__0__PC EQU CYREG_PRT1_PC5
S4_Echo__0__PORT EQU 1
S4_Echo__0__SHIFT EQU 5
S4_Echo__AG EQU CYREG_PRT1_AG
S4_Echo__AMUX EQU CYREG_PRT1_AMUX
S4_Echo__BIE EQU CYREG_PRT1_BIE
S4_Echo__BIT_MASK EQU CYREG_PRT1_BIT_MASK
S4_Echo__BYP EQU CYREG_PRT1_BYP
S4_Echo__CTL EQU CYREG_PRT1_CTL
S4_Echo__DM0 EQU CYREG_PRT1_DM0
S4_Echo__DM1 EQU CYREG_PRT1_DM1
S4_Echo__DM2 EQU CYREG_PRT1_DM2
S4_Echo__DR EQU CYREG_PRT1_DR
S4_Echo__INP_DIS EQU CYREG_PRT1_INP_DIS
S4_Echo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
S4_Echo__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
S4_Echo__LCD_EN EQU CYREG_PRT1_LCD_EN
S4_Echo__MASK EQU 0x20
S4_Echo__PORT EQU 1
S4_Echo__PRT EQU CYREG_PRT1_PRT
S4_Echo__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
S4_Echo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
S4_Echo__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
S4_Echo__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
S4_Echo__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
S4_Echo__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
S4_Echo__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
S4_Echo__PS EQU CYREG_PRT1_PS
S4_Echo__SHIFT EQU 5
S4_Echo__SLW EQU CYREG_PRT1_SLW

/* BLUE_LED */
BLUE_LED__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
BLUE_LED__0__MASK EQU 0x10
BLUE_LED__0__PC EQU CYREG_IO_PC_PRT15_PC4
BLUE_LED__0__PORT EQU 15
BLUE_LED__0__SHIFT EQU 4
BLUE_LED__AG EQU CYREG_PRT15_AG
BLUE_LED__AMUX EQU CYREG_PRT15_AMUX
BLUE_LED__BIE EQU CYREG_PRT15_BIE
BLUE_LED__BIT_MASK EQU CYREG_PRT15_BIT_MASK
BLUE_LED__BYP EQU CYREG_PRT15_BYP
BLUE_LED__CTL EQU CYREG_PRT15_CTL
BLUE_LED__DM0 EQU CYREG_PRT15_DM0
BLUE_LED__DM1 EQU CYREG_PRT15_DM1
BLUE_LED__DM2 EQU CYREG_PRT15_DM2
BLUE_LED__DR EQU CYREG_PRT15_DR
BLUE_LED__INP_DIS EQU CYREG_PRT15_INP_DIS
BLUE_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
BLUE_LED__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
BLUE_LED__LCD_EN EQU CYREG_PRT15_LCD_EN
BLUE_LED__MASK EQU 0x10
BLUE_LED__PORT EQU 15
BLUE_LED__PRT EQU CYREG_PRT15_PRT
BLUE_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
BLUE_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
BLUE_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
BLUE_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
BLUE_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
BLUE_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
BLUE_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
BLUE_LED__PS EQU CYREG_PRT15_PS
BLUE_LED__SHIFT EQU 4
BLUE_LED__SLW EQU CYREG_PRT15_SLW

/* Color_S0 */
Color_S0__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Color_S0__0__MASK EQU 0x20
Color_S0__0__PC EQU CYREG_PRT0_PC5
Color_S0__0__PORT EQU 0
Color_S0__0__SHIFT EQU 5
Color_S0__AG EQU CYREG_PRT0_AG
Color_S0__AMUX EQU CYREG_PRT0_AMUX
Color_S0__BIE EQU CYREG_PRT0_BIE
Color_S0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Color_S0__BYP EQU CYREG_PRT0_BYP
Color_S0__CTL EQU CYREG_PRT0_CTL
Color_S0__DM0 EQU CYREG_PRT0_DM0
Color_S0__DM1 EQU CYREG_PRT0_DM1
Color_S0__DM2 EQU CYREG_PRT0_DM2
Color_S0__DR EQU CYREG_PRT0_DR
Color_S0__INP_DIS EQU CYREG_PRT0_INP_DIS
Color_S0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Color_S0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Color_S0__LCD_EN EQU CYREG_PRT0_LCD_EN
Color_S0__MASK EQU 0x20
Color_S0__PORT EQU 0
Color_S0__PRT EQU CYREG_PRT0_PRT
Color_S0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Color_S0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Color_S0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Color_S0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Color_S0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Color_S0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Color_S0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Color_S0__PS EQU CYREG_PRT0_PS
Color_S0__SHIFT EQU 5
Color_S0__SLW EQU CYREG_PRT0_SLW

/* Color_S1 */
Color_S1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Color_S1__0__MASK EQU 0x08
Color_S1__0__PC EQU CYREG_PRT0_PC3
Color_S1__0__PORT EQU 0
Color_S1__0__SHIFT EQU 3
Color_S1__AG EQU CYREG_PRT0_AG
Color_S1__AMUX EQU CYREG_PRT0_AMUX
Color_S1__BIE EQU CYREG_PRT0_BIE
Color_S1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Color_S1__BYP EQU CYREG_PRT0_BYP
Color_S1__CTL EQU CYREG_PRT0_CTL
Color_S1__DM0 EQU CYREG_PRT0_DM0
Color_S1__DM1 EQU CYREG_PRT0_DM1
Color_S1__DM2 EQU CYREG_PRT0_DM2
Color_S1__DR EQU CYREG_PRT0_DR
Color_S1__INP_DIS EQU CYREG_PRT0_INP_DIS
Color_S1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Color_S1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Color_S1__LCD_EN EQU CYREG_PRT0_LCD_EN
Color_S1__MASK EQU 0x08
Color_S1__PORT EQU 0
Color_S1__PRT EQU CYREG_PRT0_PRT
Color_S1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Color_S1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Color_S1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Color_S1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Color_S1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Color_S1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Color_S1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Color_S1__PS EQU CYREG_PRT0_PS
Color_S1__SHIFT EQU 3
Color_S1__SLW EQU CYREG_PRT0_SLW

/* Color_S2 */
Color_S2__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Color_S2__0__MASK EQU 0x01
Color_S2__0__PC EQU CYREG_PRT0_PC0
Color_S2__0__PORT EQU 0
Color_S2__0__SHIFT EQU 0
Color_S2__AG EQU CYREG_PRT0_AG
Color_S2__AMUX EQU CYREG_PRT0_AMUX
Color_S2__BIE EQU CYREG_PRT0_BIE
Color_S2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Color_S2__BYP EQU CYREG_PRT0_BYP
Color_S2__CTL EQU CYREG_PRT0_CTL
Color_S2__DM0 EQU CYREG_PRT0_DM0
Color_S2__DM1 EQU CYREG_PRT0_DM1
Color_S2__DM2 EQU CYREG_PRT0_DM2
Color_S2__DR EQU CYREG_PRT0_DR
Color_S2__INP_DIS EQU CYREG_PRT0_INP_DIS
Color_S2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Color_S2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Color_S2__LCD_EN EQU CYREG_PRT0_LCD_EN
Color_S2__MASK EQU 0x01
Color_S2__PORT EQU 0
Color_S2__PRT EQU CYREG_PRT0_PRT
Color_S2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Color_S2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Color_S2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Color_S2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Color_S2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Color_S2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Color_S2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Color_S2__PS EQU CYREG_PRT0_PS
Color_S2__SHIFT EQU 0
Color_S2__SLW EQU CYREG_PRT0_SLW

/* Color_S3 */
Color_S3__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Color_S3__0__MASK EQU 0x02
Color_S3__0__PC EQU CYREG_PRT0_PC1
Color_S3__0__PORT EQU 0
Color_S3__0__SHIFT EQU 1
Color_S3__AG EQU CYREG_PRT0_AG
Color_S3__AMUX EQU CYREG_PRT0_AMUX
Color_S3__BIE EQU CYREG_PRT0_BIE
Color_S3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Color_S3__BYP EQU CYREG_PRT0_BYP
Color_S3__CTL EQU CYREG_PRT0_CTL
Color_S3__DM0 EQU CYREG_PRT0_DM0
Color_S3__DM1 EQU CYREG_PRT0_DM1
Color_S3__DM2 EQU CYREG_PRT0_DM2
Color_S3__DR EQU CYREG_PRT0_DR
Color_S3__INP_DIS EQU CYREG_PRT0_INP_DIS
Color_S3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Color_S3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Color_S3__LCD_EN EQU CYREG_PRT0_LCD_EN
Color_S3__MASK EQU 0x02
Color_S3__PORT EQU 0
Color_S3__PRT EQU CYREG_PRT0_PRT
Color_S3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Color_S3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Color_S3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Color_S3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Color_S3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Color_S3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Color_S3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Color_S3__PS EQU CYREG_PRT0_PS
Color_S3__SHIFT EQU 1
Color_S3__SLW EQU CYREG_PRT0_SLW

/* Forwad_R */
Forwad_R__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Forwad_R__0__MASK EQU 0x40
Forwad_R__0__PC EQU CYREG_PRT2_PC6
Forwad_R__0__PORT EQU 2
Forwad_R__0__SHIFT EQU 6
Forwad_R__AG EQU CYREG_PRT2_AG
Forwad_R__AMUX EQU CYREG_PRT2_AMUX
Forwad_R__BIE EQU CYREG_PRT2_BIE
Forwad_R__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Forwad_R__BYP EQU CYREG_PRT2_BYP
Forwad_R__CTL EQU CYREG_PRT2_CTL
Forwad_R__DM0 EQU CYREG_PRT2_DM0
Forwad_R__DM1 EQU CYREG_PRT2_DM1
Forwad_R__DM2 EQU CYREG_PRT2_DM2
Forwad_R__DR EQU CYREG_PRT2_DR
Forwad_R__INP_DIS EQU CYREG_PRT2_INP_DIS
Forwad_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Forwad_R__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Forwad_R__LCD_EN EQU CYREG_PRT2_LCD_EN
Forwad_R__MASK EQU 0x40
Forwad_R__PORT EQU 2
Forwad_R__PRT EQU CYREG_PRT2_PRT
Forwad_R__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Forwad_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Forwad_R__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Forwad_R__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Forwad_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Forwad_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Forwad_R__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Forwad_R__PS EQU CYREG_PRT2_PS
Forwad_R__SHIFT EQU 6
Forwad_R__SLW EQU CYREG_PRT2_SLW

/* PhaseA_L */
PhaseA_L__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
PhaseA_L__0__MASK EQU 0x80
PhaseA_L__0__PC EQU CYREG_PRT1_PC7
PhaseA_L__0__PORT EQU 1
PhaseA_L__0__SHIFT EQU 7
PhaseA_L__AG EQU CYREG_PRT1_AG
PhaseA_L__AMUX EQU CYREG_PRT1_AMUX
PhaseA_L__BIE EQU CYREG_PRT1_BIE
PhaseA_L__BIT_MASK EQU CYREG_PRT1_BIT_MASK
PhaseA_L__BYP EQU CYREG_PRT1_BYP
PhaseA_L__CTL EQU CYREG_PRT1_CTL
PhaseA_L__DM0 EQU CYREG_PRT1_DM0
PhaseA_L__DM1 EQU CYREG_PRT1_DM1
PhaseA_L__DM2 EQU CYREG_PRT1_DM2
PhaseA_L__DR EQU CYREG_PRT1_DR
PhaseA_L__INP_DIS EQU CYREG_PRT1_INP_DIS
PhaseA_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
PhaseA_L__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
PhaseA_L__LCD_EN EQU CYREG_PRT1_LCD_EN
PhaseA_L__MASK EQU 0x80
PhaseA_L__PORT EQU 1
PhaseA_L__PRT EQU CYREG_PRT1_PRT
PhaseA_L__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
PhaseA_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
PhaseA_L__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
PhaseA_L__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
PhaseA_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
PhaseA_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
PhaseA_L__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
PhaseA_L__PS EQU CYREG_PRT1_PS
PhaseA_L__SHIFT EQU 7
PhaseA_L__SLW EQU CYREG_PRT1_SLW

/* PhaseA_R */
PhaseA_R__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
PhaseA_R__0__MASK EQU 0x10
PhaseA_R__0__PC EQU CYREG_PRT3_PC4
PhaseA_R__0__PORT EQU 3
PhaseA_R__0__SHIFT EQU 4
PhaseA_R__AG EQU CYREG_PRT3_AG
PhaseA_R__AMUX EQU CYREG_PRT3_AMUX
PhaseA_R__BIE EQU CYREG_PRT3_BIE
PhaseA_R__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PhaseA_R__BYP EQU CYREG_PRT3_BYP
PhaseA_R__CTL EQU CYREG_PRT3_CTL
PhaseA_R__DM0 EQU CYREG_PRT3_DM0
PhaseA_R__DM1 EQU CYREG_PRT3_DM1
PhaseA_R__DM2 EQU CYREG_PRT3_DM2
PhaseA_R__DR EQU CYREG_PRT3_DR
PhaseA_R__INP_DIS EQU CYREG_PRT3_INP_DIS
PhaseA_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PhaseA_R__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PhaseA_R__LCD_EN EQU CYREG_PRT3_LCD_EN
PhaseA_R__MASK EQU 0x10
PhaseA_R__PORT EQU 3
PhaseA_R__PRT EQU CYREG_PRT3_PRT
PhaseA_R__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PhaseA_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PhaseA_R__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PhaseA_R__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PhaseA_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PhaseA_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PhaseA_R__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PhaseA_R__PS EQU CYREG_PRT3_PS
PhaseA_R__SHIFT EQU 4
PhaseA_R__SLW EQU CYREG_PRT3_SLW

/* PhaseB_L */
PhaseB_L__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
PhaseB_L__0__MASK EQU 0x40
PhaseB_L__0__PC EQU CYREG_PRT1_PC6
PhaseB_L__0__PORT EQU 1
PhaseB_L__0__SHIFT EQU 6
PhaseB_L__AG EQU CYREG_PRT1_AG
PhaseB_L__AMUX EQU CYREG_PRT1_AMUX
PhaseB_L__BIE EQU CYREG_PRT1_BIE
PhaseB_L__BIT_MASK EQU CYREG_PRT1_BIT_MASK
PhaseB_L__BYP EQU CYREG_PRT1_BYP
PhaseB_L__CTL EQU CYREG_PRT1_CTL
PhaseB_L__DM0 EQU CYREG_PRT1_DM0
PhaseB_L__DM1 EQU CYREG_PRT1_DM1
PhaseB_L__DM2 EQU CYREG_PRT1_DM2
PhaseB_L__DR EQU CYREG_PRT1_DR
PhaseB_L__INP_DIS EQU CYREG_PRT1_INP_DIS
PhaseB_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
PhaseB_L__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
PhaseB_L__LCD_EN EQU CYREG_PRT1_LCD_EN
PhaseB_L__MASK EQU 0x40
PhaseB_L__PORT EQU 1
PhaseB_L__PRT EQU CYREG_PRT1_PRT
PhaseB_L__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
PhaseB_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
PhaseB_L__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
PhaseB_L__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
PhaseB_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
PhaseB_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
PhaseB_L__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
PhaseB_L__PS EQU CYREG_PRT1_PS
PhaseB_L__SHIFT EQU 6
PhaseB_L__SLW EQU CYREG_PRT1_SLW

/* PhaseB_R */
PhaseB_R__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
PhaseB_R__0__MASK EQU 0x20
PhaseB_R__0__PC EQU CYREG_PRT3_PC5
PhaseB_R__0__PORT EQU 3
PhaseB_R__0__SHIFT EQU 5
PhaseB_R__AG EQU CYREG_PRT3_AG
PhaseB_R__AMUX EQU CYREG_PRT3_AMUX
PhaseB_R__BIE EQU CYREG_PRT3_BIE
PhaseB_R__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PhaseB_R__BYP EQU CYREG_PRT3_BYP
PhaseB_R__CTL EQU CYREG_PRT3_CTL
PhaseB_R__DM0 EQU CYREG_PRT3_DM0
PhaseB_R__DM1 EQU CYREG_PRT3_DM1
PhaseB_R__DM2 EQU CYREG_PRT3_DM2
PhaseB_R__DR EQU CYREG_PRT3_DR
PhaseB_R__INP_DIS EQU CYREG_PRT3_INP_DIS
PhaseB_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PhaseB_R__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PhaseB_R__LCD_EN EQU CYREG_PRT3_LCD_EN
PhaseB_R__MASK EQU 0x20
PhaseB_R__PORT EQU 3
PhaseB_R__PRT EQU CYREG_PRT3_PRT
PhaseB_R__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PhaseB_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PhaseB_R__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PhaseB_R__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PhaseB_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PhaseB_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PhaseB_R__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PhaseB_R__PS EQU CYREG_PRT3_PS
PhaseB_R__SHIFT EQU 5
PhaseB_R__SLW EQU CYREG_PRT3_SLW

/* S1_Timer */
S1_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
S1_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
S1_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
S1_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
S1_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
S1_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
S1_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
S1_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
S1_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
S1_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
S1_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
S1_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
S1_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
S1_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
S1_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
S1_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
S1_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
S1_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
S1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
S1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
S1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
S1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
S1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
S1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
S1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
S1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
S1_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
S1_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
S1_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
S1_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
S1_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
S1_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
S1_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
S1_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
S1_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
S1_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
S1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
S1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
S1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
S1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
S1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
S1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
S1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
S1_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
S1_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
S1_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
S1_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
S1_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
S1_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
S1_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
S1_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
S1_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
S1_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
S1_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
S1_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

/* S2_Timer */
S2_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
S2_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
S2_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
S2_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
S2_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
S2_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
S2_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
S2_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
S2_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
S2_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
S2_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
S2_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
S2_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
S2_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
S2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
S2_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
S2_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
S2_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
S2_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
S2_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
S2_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
S2_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
S2_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
S2_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
S2_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
S2_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
S2_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
S2_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
S2_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
S2_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
S2_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
S2_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
S2_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
S2_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
S2_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
S2_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
S2_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
S2_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
S2_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
S2_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
S2_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
S2_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
S2_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
S2_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
S2_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
S2_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
S2_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
S2_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
S2_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB07_F1

/* S3_Timer */
S3_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
S3_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
S3_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
S3_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
S3_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
S3_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
S3_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
S3_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
S3_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
S3_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
S3_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
S3_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
S3_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
S3_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
S3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
S3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
S3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
S3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
S3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
S3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
S3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
S3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
S3_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
S3_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
S3_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
S3_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
S3_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
S3_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
S3_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
S3_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
S3_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
S3_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
S3_Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
S3_Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
S3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
S3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
S3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
S3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
S3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
S3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
S3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
S3_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
S3_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
S3_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
S3_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
S3_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
S3_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
S3_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
S3_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
S3_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
S3_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
S3_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
S3_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

/* S4_Timer */
S4_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
S4_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
S4_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
S4_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
S4_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
S4_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
S4_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
S4_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
S4_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
S4_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
S4_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
S4_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
S4_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
S4_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
S4_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
S4_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
S4_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
S4_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
S4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
S4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
S4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
S4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
S4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
S4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
S4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
S4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
S4_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
S4_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
S4_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
S4_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
S4_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
S4_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
S4_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
S4_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
S4_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
S4_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
S4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
S4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
S4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
S4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
S4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
S4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
S4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
S4_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
S4_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
S4_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
S4_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
S4_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
S4_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
S4_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
S4_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
S4_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
S4_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
S4_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
S4_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

/* Color_LED */
Color_LED__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Color_LED__0__MASK EQU 0x10
Color_LED__0__PC EQU CYREG_PRT0_PC4
Color_LED__0__PORT EQU 0
Color_LED__0__SHIFT EQU 4
Color_LED__AG EQU CYREG_PRT0_AG
Color_LED__AMUX EQU CYREG_PRT0_AMUX
Color_LED__BIE EQU CYREG_PRT0_BIE
Color_LED__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Color_LED__BYP EQU CYREG_PRT0_BYP
Color_LED__CTL EQU CYREG_PRT0_CTL
Color_LED__DM0 EQU CYREG_PRT0_DM0
Color_LED__DM1 EQU CYREG_PRT0_DM1
Color_LED__DM2 EQU CYREG_PRT0_DM2
Color_LED__DR EQU CYREG_PRT0_DR
Color_LED__INP_DIS EQU CYREG_PRT0_INP_DIS
Color_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Color_LED__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Color_LED__LCD_EN EQU CYREG_PRT0_LCD_EN
Color_LED__MASK EQU 0x10
Color_LED__PORT EQU 0
Color_LED__PRT EQU CYREG_PRT0_PRT
Color_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Color_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Color_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Color_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Color_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Color_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Color_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Color_LED__PS EQU CYREG_PRT0_PS
Color_LED__SHIFT EQU 4
Color_LED__SLW EQU CYREG_PRT0_SLW

/* Forward_L */
Forward_L__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Forward_L__0__MASK EQU 0x10
Forward_L__0__PC EQU CYREG_PRT12_PC4
Forward_L__0__PORT EQU 12
Forward_L__0__SHIFT EQU 4
Forward_L__AG EQU CYREG_PRT12_AG
Forward_L__BIE EQU CYREG_PRT12_BIE
Forward_L__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Forward_L__BYP EQU CYREG_PRT12_BYP
Forward_L__DM0 EQU CYREG_PRT12_DM0
Forward_L__DM1 EQU CYREG_PRT12_DM1
Forward_L__DM2 EQU CYREG_PRT12_DM2
Forward_L__DR EQU CYREG_PRT12_DR
Forward_L__INP_DIS EQU CYREG_PRT12_INP_DIS
Forward_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Forward_L__MASK EQU 0x10
Forward_L__PORT EQU 12
Forward_L__PRT EQU CYREG_PRT12_PRT
Forward_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Forward_L__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Forward_L__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Forward_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Forward_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Forward_L__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Forward_L__PS EQU CYREG_PRT12_PS
Forward_L__SHIFT EQU 4
Forward_L__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Forward_L__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Forward_L__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Forward_L__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Forward_L__SLW EQU CYREG_PRT12_SLW

/* GREEN_LED */
GREEN_LED__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
GREEN_LED__0__MASK EQU 0x04
GREEN_LED__0__PC EQU CYREG_PRT0_PC2
GREEN_LED__0__PORT EQU 0
GREEN_LED__0__SHIFT EQU 2
GREEN_LED__AG EQU CYREG_PRT0_AG
GREEN_LED__AMUX EQU CYREG_PRT0_AMUX
GREEN_LED__BIE EQU CYREG_PRT0_BIE
GREEN_LED__BIT_MASK EQU CYREG_PRT0_BIT_MASK
GREEN_LED__BYP EQU CYREG_PRT0_BYP
GREEN_LED__CTL EQU CYREG_PRT0_CTL
GREEN_LED__DM0 EQU CYREG_PRT0_DM0
GREEN_LED__DM1 EQU CYREG_PRT0_DM1
GREEN_LED__DM2 EQU CYREG_PRT0_DM2
GREEN_LED__DR EQU CYREG_PRT0_DR
GREEN_LED__INP_DIS EQU CYREG_PRT0_INP_DIS
GREEN_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
GREEN_LED__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
GREEN_LED__LCD_EN EQU CYREG_PRT0_LCD_EN
GREEN_LED__MASK EQU 0x04
GREEN_LED__PORT EQU 0
GREEN_LED__PRT EQU CYREG_PRT0_PRT
GREEN_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
GREEN_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
GREEN_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
GREEN_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
GREEN_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
GREEN_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
GREEN_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
GREEN_LED__PS EQU CYREG_PRT0_PS
GREEN_LED__SHIFT EQU 2
GREEN_LED__SLW EQU CYREG_PRT0_SLW

/* PWM_Motor */
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_Motor_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Motor_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Motor_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
PWM_Motor_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Motor_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Motor_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_Motor_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_Motor_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_Motor_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
PWM_Motor_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Motor_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Motor_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Motor_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Motor_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_Motor_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
PWM_Motor_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_Motor_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWM_Motor_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWM_Motor_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_Motor_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWM_Motor_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_Motor_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
PWM_Motor_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
PWM_Motor_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_Motor_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
PWM_Motor_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_Motor_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

/* QuadDec_L */
QuadDec_L_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_L_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_L_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_L_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_L_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
QuadDec_L_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
QuadDec_L_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_L_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_L_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_L_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_L_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_L_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB00_MSK
QuadDec_L_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
QuadDec_L_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
QuadDec_L_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
QuadDec_L_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
QuadDec_L_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
QuadDec_L_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB00_ST
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB15_F1
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB00_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
QuadDec_L_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_L_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_L_isr__INTC_MASK EQU 0x01
QuadDec_L_isr__INTC_NUMBER EQU 0
QuadDec_L_isr__INTC_PRIOR_NUM EQU 7
QuadDec_L_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
QuadDec_L_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_L_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* QuadDec_R */
QuadDec_R_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_R_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_R_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_R_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_R_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
QuadDec_R_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
QuadDec_R_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_R_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_R_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_R_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_R_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_R_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
QuadDec_R_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
QuadDec_R_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
QuadDec_R_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
QuadDec_R_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
QuadDec_R_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
QuadDec_R_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
QuadDec_R_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_R_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_R_isr__INTC_MASK EQU 0x02
QuadDec_R_isr__INTC_NUMBER EQU 1
QuadDec_R_isr__INTC_PRIOR_NUM EQU 7
QuadDec_R_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
QuadDec_R_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_R_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* limitSW_1 */
limitSW_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
limitSW_1__0__MASK EQU 0x02
limitSW_1__0__PC EQU CYREG_PRT3_PC1
limitSW_1__0__PORT EQU 3
limitSW_1__0__SHIFT EQU 1
limitSW_1__AG EQU CYREG_PRT3_AG
limitSW_1__AMUX EQU CYREG_PRT3_AMUX
limitSW_1__BIE EQU CYREG_PRT3_BIE
limitSW_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
limitSW_1__BYP EQU CYREG_PRT3_BYP
limitSW_1__CTL EQU CYREG_PRT3_CTL
limitSW_1__DM0 EQU CYREG_PRT3_DM0
limitSW_1__DM1 EQU CYREG_PRT3_DM1
limitSW_1__DM2 EQU CYREG_PRT3_DM2
limitSW_1__DR EQU CYREG_PRT3_DR
limitSW_1__INP_DIS EQU CYREG_PRT3_INP_DIS
limitSW_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
limitSW_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
limitSW_1__LCD_EN EQU CYREG_PRT3_LCD_EN
limitSW_1__MASK EQU 0x02
limitSW_1__PORT EQU 3
limitSW_1__PRT EQU CYREG_PRT3_PRT
limitSW_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
limitSW_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
limitSW_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
limitSW_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
limitSW_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
limitSW_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
limitSW_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
limitSW_1__PS EQU CYREG_PRT3_PS
limitSW_1__SHIFT EQU 1
limitSW_1__SLW EQU CYREG_PRT3_SLW

/* limitSW_2 */
limitSW_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
limitSW_2__0__MASK EQU 0x04
limitSW_2__0__PC EQU CYREG_PRT3_PC2
limitSW_2__0__PORT EQU 3
limitSW_2__0__SHIFT EQU 2
limitSW_2__AG EQU CYREG_PRT3_AG
limitSW_2__AMUX EQU CYREG_PRT3_AMUX
limitSW_2__BIE EQU CYREG_PRT3_BIE
limitSW_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
limitSW_2__BYP EQU CYREG_PRT3_BYP
limitSW_2__CTL EQU CYREG_PRT3_CTL
limitSW_2__DM0 EQU CYREG_PRT3_DM0
limitSW_2__DM1 EQU CYREG_PRT3_DM1
limitSW_2__DM2 EQU CYREG_PRT3_DM2
limitSW_2__DR EQU CYREG_PRT3_DR
limitSW_2__INP_DIS EQU CYREG_PRT3_INP_DIS
limitSW_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
limitSW_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
limitSW_2__LCD_EN EQU CYREG_PRT3_LCD_EN
limitSW_2__MASK EQU 0x04
limitSW_2__PORT EQU 3
limitSW_2__PRT EQU CYREG_PRT3_PRT
limitSW_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
limitSW_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
limitSW_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
limitSW_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
limitSW_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
limitSW_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
limitSW_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
limitSW_2__PS EQU CYREG_PRT3_PS
limitSW_2__SHIFT EQU 2
limitSW_2__SLW EQU CYREG_PRT3_SLW

/* Backward_L */
Backward_L__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
Backward_L__0__MASK EQU 0x20
Backward_L__0__PC EQU CYREG_PRT12_PC5
Backward_L__0__PORT EQU 12
Backward_L__0__SHIFT EQU 5
Backward_L__AG EQU CYREG_PRT12_AG
Backward_L__BIE EQU CYREG_PRT12_BIE
Backward_L__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Backward_L__BYP EQU CYREG_PRT12_BYP
Backward_L__DM0 EQU CYREG_PRT12_DM0
Backward_L__DM1 EQU CYREG_PRT12_DM1
Backward_L__DM2 EQU CYREG_PRT12_DM2
Backward_L__DR EQU CYREG_PRT12_DR
Backward_L__INP_DIS EQU CYREG_PRT12_INP_DIS
Backward_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Backward_L__MASK EQU 0x20
Backward_L__PORT EQU 12
Backward_L__PRT EQU CYREG_PRT12_PRT
Backward_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Backward_L__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Backward_L__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Backward_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Backward_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Backward_L__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Backward_L__PS EQU CYREG_PRT12_PS
Backward_L__SHIFT EQU 5
Backward_L__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Backward_L__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Backward_L__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Backward_L__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Backward_L__SLW EQU CYREG_PRT12_SLW

/* Backward_R */
Backward_R__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Backward_R__0__MASK EQU 0x80
Backward_R__0__PC EQU CYREG_PRT2_PC7
Backward_R__0__PORT EQU 2
Backward_R__0__SHIFT EQU 7
Backward_R__AG EQU CYREG_PRT2_AG
Backward_R__AMUX EQU CYREG_PRT2_AMUX
Backward_R__BIE EQU CYREG_PRT2_BIE
Backward_R__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Backward_R__BYP EQU CYREG_PRT2_BYP
Backward_R__CTL EQU CYREG_PRT2_CTL
Backward_R__DM0 EQU CYREG_PRT2_DM0
Backward_R__DM1 EQU CYREG_PRT2_DM1
Backward_R__DM2 EQU CYREG_PRT2_DM2
Backward_R__DR EQU CYREG_PRT2_DR
Backward_R__INP_DIS EQU CYREG_PRT2_INP_DIS
Backward_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Backward_R__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Backward_R__LCD_EN EQU CYREG_PRT2_LCD_EN
Backward_R__MASK EQU 0x80
Backward_R__PORT EQU 2
Backward_R__PRT EQU CYREG_PRT2_PRT
Backward_R__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Backward_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Backward_R__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Backward_R__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Backward_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Backward_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Backward_R__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Backward_R__PS EQU CYREG_PRT2_PS
Backward_R__SHIFT EQU 7
Backward_R__SLW EQU CYREG_PRT2_SLW

/* ColorS_Out */
ColorS_Out__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
ColorS_Out__0__MASK EQU 0x20
ColorS_Out__0__PC EQU CYREG_IO_PC_PRT15_PC5
ColorS_Out__0__PORT EQU 15
ColorS_Out__0__SHIFT EQU 5
ColorS_Out__AG EQU CYREG_PRT15_AG
ColorS_Out__AMUX EQU CYREG_PRT15_AMUX
ColorS_Out__BIE EQU CYREG_PRT15_BIE
ColorS_Out__BIT_MASK EQU CYREG_PRT15_BIT_MASK
ColorS_Out__BYP EQU CYREG_PRT15_BYP
ColorS_Out__CTL EQU CYREG_PRT15_CTL
ColorS_Out__DM0 EQU CYREG_PRT15_DM0
ColorS_Out__DM1 EQU CYREG_PRT15_DM1
ColorS_Out__DM2 EQU CYREG_PRT15_DM2
ColorS_Out__DR EQU CYREG_PRT15_DR
ColorS_Out__INP_DIS EQU CYREG_PRT15_INP_DIS
ColorS_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
ColorS_Out__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
ColorS_Out__LCD_EN EQU CYREG_PRT15_LCD_EN
ColorS_Out__MASK EQU 0x20
ColorS_Out__PORT EQU 15
ColorS_Out__PRT EQU CYREG_PRT15_PRT
ColorS_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
ColorS_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
ColorS_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
ColorS_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
ColorS_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
ColorS_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
ColorS_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
ColorS_Out__PS EQU CYREG_PRT15_PS
ColorS_Out__SHIFT EQU 5
ColorS_Out__SLW EQU CYREG_PRT15_SLW

/* S1_Trigger */
S1_Trigger__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
S1_Trigger__0__MASK EQU 0x20
S1_Trigger__0__PC EQU CYREG_PRT2_PC5
S1_Trigger__0__PORT EQU 2
S1_Trigger__0__SHIFT EQU 5
S1_Trigger__AG EQU CYREG_PRT2_AG
S1_Trigger__AMUX EQU CYREG_PRT2_AMUX
S1_Trigger__BIE EQU CYREG_PRT2_BIE
S1_Trigger__BIT_MASK EQU CYREG_PRT2_BIT_MASK
S1_Trigger__BYP EQU CYREG_PRT2_BYP
S1_Trigger__CTL EQU CYREG_PRT2_CTL
S1_Trigger__DM0 EQU CYREG_PRT2_DM0
S1_Trigger__DM1 EQU CYREG_PRT2_DM1
S1_Trigger__DM2 EQU CYREG_PRT2_DM2
S1_Trigger__DR EQU CYREG_PRT2_DR
S1_Trigger__INP_DIS EQU CYREG_PRT2_INP_DIS
S1_Trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
S1_Trigger__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
S1_Trigger__LCD_EN EQU CYREG_PRT2_LCD_EN
S1_Trigger__MASK EQU 0x20
S1_Trigger__PORT EQU 2
S1_Trigger__PRT EQU CYREG_PRT2_PRT
S1_Trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
S1_Trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
S1_Trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
S1_Trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
S1_Trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
S1_Trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
S1_Trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
S1_Trigger__PS EQU CYREG_PRT2_PS
S1_Trigger__SHIFT EQU 5
S1_Trigger__SLW EQU CYREG_PRT2_SLW

/* S2_Trigger */
S2_Trigger__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
S2_Trigger__0__MASK EQU 0x08
S2_Trigger__0__PC EQU CYREG_IO_PC_PRT15_PC3
S2_Trigger__0__PORT EQU 15
S2_Trigger__0__SHIFT EQU 3
S2_Trigger__AG EQU CYREG_PRT15_AG
S2_Trigger__AMUX EQU CYREG_PRT15_AMUX
S2_Trigger__BIE EQU CYREG_PRT15_BIE
S2_Trigger__BIT_MASK EQU CYREG_PRT15_BIT_MASK
S2_Trigger__BYP EQU CYREG_PRT15_BYP
S2_Trigger__CTL EQU CYREG_PRT15_CTL
S2_Trigger__DM0 EQU CYREG_PRT15_DM0
S2_Trigger__DM1 EQU CYREG_PRT15_DM1
S2_Trigger__DM2 EQU CYREG_PRT15_DM2
S2_Trigger__DR EQU CYREG_PRT15_DR
S2_Trigger__INP_DIS EQU CYREG_PRT15_INP_DIS
S2_Trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
S2_Trigger__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
S2_Trigger__LCD_EN EQU CYREG_PRT15_LCD_EN
S2_Trigger__MASK EQU 0x08
S2_Trigger__PORT EQU 15
S2_Trigger__PRT EQU CYREG_PRT15_PRT
S2_Trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
S2_Trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
S2_Trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
S2_Trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
S2_Trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
S2_Trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
S2_Trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
S2_Trigger__PS EQU CYREG_PRT15_PS
S2_Trigger__SHIFT EQU 3
S2_Trigger__SLW EQU CYREG_PRT15_SLW

/* S3_Trigger */
S3_Trigger__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
S3_Trigger__0__MASK EQU 0x02
S3_Trigger__0__PC EQU CYREG_IO_PC_PRT15_PC1
S3_Trigger__0__PORT EQU 15
S3_Trigger__0__SHIFT EQU 1
S3_Trigger__AG EQU CYREG_PRT15_AG
S3_Trigger__AMUX EQU CYREG_PRT15_AMUX
S3_Trigger__BIE EQU CYREG_PRT15_BIE
S3_Trigger__BIT_MASK EQU CYREG_PRT15_BIT_MASK
S3_Trigger__BYP EQU CYREG_PRT15_BYP
S3_Trigger__CTL EQU CYREG_PRT15_CTL
S3_Trigger__DM0 EQU CYREG_PRT15_DM0
S3_Trigger__DM1 EQU CYREG_PRT15_DM1
S3_Trigger__DM2 EQU CYREG_PRT15_DM2
S3_Trigger__DR EQU CYREG_PRT15_DR
S3_Trigger__INP_DIS EQU CYREG_PRT15_INP_DIS
S3_Trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
S3_Trigger__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
S3_Trigger__LCD_EN EQU CYREG_PRT15_LCD_EN
S3_Trigger__MASK EQU 0x02
S3_Trigger__PORT EQU 15
S3_Trigger__PRT EQU CYREG_PRT15_PRT
S3_Trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
S3_Trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
S3_Trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
S3_Trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
S3_Trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
S3_Trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
S3_Trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
S3_Trigger__PS EQU CYREG_PRT15_PS
S3_Trigger__SHIFT EQU 1
S3_Trigger__SLW EQU CYREG_PRT15_SLW

/* S4_Trigger */
S4_Trigger__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
S4_Trigger__0__MASK EQU 0x10
S4_Trigger__0__PC EQU CYREG_PRT1_PC4
S4_Trigger__0__PORT EQU 1
S4_Trigger__0__SHIFT EQU 4
S4_Trigger__AG EQU CYREG_PRT1_AG
S4_Trigger__AMUX EQU CYREG_PRT1_AMUX
S4_Trigger__BIE EQU CYREG_PRT1_BIE
S4_Trigger__BIT_MASK EQU CYREG_PRT1_BIT_MASK
S4_Trigger__BYP EQU CYREG_PRT1_BYP
S4_Trigger__CTL EQU CYREG_PRT1_CTL
S4_Trigger__DM0 EQU CYREG_PRT1_DM0
S4_Trigger__DM1 EQU CYREG_PRT1_DM1
S4_Trigger__DM2 EQU CYREG_PRT1_DM2
S4_Trigger__DR EQU CYREG_PRT1_DR
S4_Trigger__INP_DIS EQU CYREG_PRT1_INP_DIS
S4_Trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
S4_Trigger__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
S4_Trigger__LCD_EN EQU CYREG_PRT1_LCD_EN
S4_Trigger__MASK EQU 0x10
S4_Trigger__PORT EQU 1
S4_Trigger__PRT EQU CYREG_PRT1_PRT
S4_Trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
S4_Trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
S4_Trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
S4_Trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
S4_Trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
S4_Trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
S4_Trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
S4_Trigger__PS EQU CYREG_PRT1_PS
S4_Trigger__SHIFT EQU 4
S4_Trigger__SLW EQU CYREG_PRT1_SLW

/* Color_Timer */
Color_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Color_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Color_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Color_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Color_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Color_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Color_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Color_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
Color_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Color_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Color_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
Color_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
Color_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
Color_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
Color_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
Color_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Color_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
Color_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
Color_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
Color_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
Color_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
Color_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
Color_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
Color_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
Color_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Color_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
Color_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
Color_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
Color_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Color_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
Color_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
Color_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Color_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
Color_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
Color_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Color_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Color_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
Color_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB11_F1

/* Status_Reg_1 */
Status_Reg_1_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_1_sts_sts_reg__0__POS EQU 0
Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
Status_Reg_1_sts_sts_reg__MASK EQU 0x01
Status_Reg_1_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB04_MSK
Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Status_Reg_1_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
Status_Reg_1_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB04_ST

/* Status_Reg_2 */
Status_Reg_2_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_2_sts_sts_reg__0__POS EQU 0
Status_Reg_2_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Status_Reg_2_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
Status_Reg_2_sts_sts_reg__MASK EQU 0x01
Status_Reg_2_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB08_MSK
Status_Reg_2_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Status_Reg_2_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Status_Reg_2_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Status_Reg_2_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
Status_Reg_2_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
Status_Reg_2_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB08_ST

/* Base_Selector */
Base_Selector__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Base_Selector__0__MASK EQU 0x01
Base_Selector__0__PC EQU CYREG_PRT3_PC0
Base_Selector__0__PORT EQU 3
Base_Selector__0__SHIFT EQU 0
Base_Selector__AG EQU CYREG_PRT3_AG
Base_Selector__AMUX EQU CYREG_PRT3_AMUX
Base_Selector__BIE EQU CYREG_PRT3_BIE
Base_Selector__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Base_Selector__BYP EQU CYREG_PRT3_BYP
Base_Selector__CTL EQU CYREG_PRT3_CTL
Base_Selector__DM0 EQU CYREG_PRT3_DM0
Base_Selector__DM1 EQU CYREG_PRT3_DM1
Base_Selector__DM2 EQU CYREG_PRT3_DM2
Base_Selector__DR EQU CYREG_PRT3_DR
Base_Selector__INP_DIS EQU CYREG_PRT3_INP_DIS
Base_Selector__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Base_Selector__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Base_Selector__LCD_EN EQU CYREG_PRT3_LCD_EN
Base_Selector__MASK EQU 0x01
Base_Selector__PORT EQU 3
Base_Selector__PRT EQU CYREG_PRT3_PRT
Base_Selector__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Base_Selector__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Base_Selector__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Base_Selector__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Base_Selector__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Base_Selector__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Base_Selector__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Base_Selector__PS EQU CYREG_PRT3_PS
Base_Selector__SHIFT EQU 0
Base_Selector__SLW EQU CYREG_PRT3_SLW

/* Color_Counter */
Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Color_Counter_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Color_Counter_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
Color_Counter_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
Color_Counter_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Color_Counter_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
Color_Counter_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
Color_Counter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Color_Counter_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Color_Counter_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
Color_Counter_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
Color_Counter_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Color_Counter_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Color_Counter_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Color_Counter_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
Color_Counter_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
Color_Counter_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Color_Counter_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
Color_Counter_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
Color_Counter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Color_Counter_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Color_Counter_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
Color_Counter_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
Color_Counter_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Color_Counter_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
Color_Counter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Color_Counter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Color_Counter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Color_Counter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Color_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Color_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
Color_Counter_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Color_Counter_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Color_Counter_CounterUDB_sSTSReg_stsreg__4__MASK EQU 0x10
Color_Counter_CounterUDB_sSTSReg_stsreg__4__POS EQU 4
Color_Counter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Color_Counter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Color_Counter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Color_Counter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Color_Counter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x77
Color_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB08_MSK
Color_Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Color_Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Color_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Color_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
Color_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
Color_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB08_ST

/* RobotArm_Servo */
RobotArm_Servo_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
RobotArm_Servo_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
RobotArm_Servo_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
RobotArm_Servo_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
RobotArm_Servo_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
RobotArm_Servo_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
RobotArm_Servo_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
RobotArm_Servo_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
RobotArm_Servo_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
RobotArm_Servo_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
RobotArm_Servo_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
RobotArm_Servo_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
RobotArm_Servo_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
RobotArm_Servo_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
RobotArm_Servo_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
RobotArm_Servo_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
RobotArm_Servo_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
RobotArm_Servo_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
RobotArm_Servo_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
RobotArm_Servo_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
RobotArm_Servo_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
RobotArm_Servo_PWMUDB_genblk8_stsreg__0__POS EQU 0
RobotArm_Servo_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
RobotArm_Servo_PWMUDB_genblk8_stsreg__1__POS EQU 1
RobotArm_Servo_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
RobotArm_Servo_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
RobotArm_Servo_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
RobotArm_Servo_PWMUDB_genblk8_stsreg__2__POS EQU 2
RobotArm_Servo_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
RobotArm_Servo_PWMUDB_genblk8_stsreg__3__POS EQU 3
RobotArm_Servo_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
RobotArm_Servo_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
RobotArm_Servo_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
RobotArm_Servo_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
RobotArm_Servo_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
RobotArm_Servo_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
RobotArm_Servo_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
RobotArm_Servo_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
RobotArm_Servo_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
RobotArm_Servo_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

/* Control_Reg_Color */
Control_Reg_Color_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Color_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Color_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Control_Reg_Color_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_Color_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_Color_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_Color_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_Color_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_Color_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_Color_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_Color_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_Color_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Control_Reg_Color_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
Control_Reg_Color_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Control_Reg_Color_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB08_CTL
Control_Reg_Color_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Control_Reg_Color_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_Color_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Control_Reg_Color_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Control_Reg_Color_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB08_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000080BF
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
