
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000134d8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000204c  080136b8  080136b8  000146b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015704  08015704  00017368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015704  08015704  00016704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801570c  0801570c  00017368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801570c  0801570c  0001670c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015710  08015710  00016710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  08015714  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000369c  20000368  08015a7c  00017368  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003a04  08015a7c  00017a04  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00017368  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028aba  00000000  00000000  00017398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006761  00000000  00000000  0003fe52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001fd0  00000000  00000000  000465b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001812  00000000  00000000  00048588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002be59  00000000  00000000  00049d9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002f5d4  00000000  00000000  00075bf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd84b  00000000  00000000  000a51c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00182a12  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009360  00000000  00000000  00182a58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  0018bdb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	080136a0 	.word	0x080136a0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	080136a0 	.word	0x080136a0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b03      	cmp	r3, #3
 8000f38:	d822      	bhi.n	8000f80 <read_register_value+0x5c>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f51 	.word	0x08000f51
 8000f44:	08000f5d 	.word	0x08000f5d
 8000f48:	08000f69 	.word	0x08000f69
 8000f4c:	08000f75 	.word	0x08000f75
		case REG_COIL:		return io_coil_read(addr);
 8000f50:	88bb      	ldrh	r3, [r7, #4]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f000 ffb4 	bl	8001ec0 <io_coil_read>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	e012      	b.n	8000f82 <read_register_value+0x5e>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f5c:	88bb      	ldrh	r3, [r7, #4]
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f001 f828 	bl	8001fb4 <io_discrete_in_read>
 8000f64:	4603      	mov	r3, r0
 8000f66:	e00c      	b.n	8000f82 <read_register_value+0x5e>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f68:	88bb      	ldrh	r3, [r7, #4]
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f001 f894 	bl	8002098 <io_holding_reg_read>
 8000f70:	4603      	mov	r3, r0
 8000f72:	e006      	b.n	8000f82 <read_register_value+0x5e>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f74:	88bb      	ldrh	r3, [r7, #4]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f001 f932 	bl	80021e0 <io_input_reg_read>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	e000      	b.n	8000f82 <read_register_value+0x5e>
		default:			return 0;
 8000f80:	2300      	movs	r3, #0
	}
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop

08000f8c <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	71fb      	strb	r3, [r7, #7]
 8000f96:	460b      	mov	r3, r1
 8000f98:	80bb      	strh	r3, [r7, #4]
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d002      	beq.n	8000faa <write_register_value+0x1e>
 8000fa4:	2b02      	cmp	r3, #2
 8000fa6:	d008      	beq.n	8000fba <write_register_value+0x2e>
			break;
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
			break;
		default:
			break;
 8000fa8:	e00e      	b.n	8000fc8 <write_register_value+0x3c>
			io_coil_write(addr, write_value);
 8000faa:	887b      	ldrh	r3, [r7, #2]
 8000fac:	b2da      	uxtb	r2, r3
 8000fae:	88bb      	ldrh	r3, [r7, #4]
 8000fb0:	4611      	mov	r1, r2
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f000 ffa0 	bl	8001ef8 <io_coil_write>
			break;
 8000fb8:	e006      	b.n	8000fc8 <write_register_value+0x3c>
			io_holding_reg_write(addr, write_value);
 8000fba:	887a      	ldrh	r2, [r7, #2]
 8000fbc:	88bb      	ldrh	r3, [r7, #4]
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f001 f889 	bl	80020d8 <io_holding_reg_write>
			break;
 8000fc6:	bf00      	nop
	}
}
 8000fc8:	bf00      	nop
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	80fb      	strh	r3, [r7, #6]
 8000fda:	460b      	mov	r3, r1
 8000fdc:	717b      	strb	r3, [r7, #5]
 8000fde:	4613      	mov	r3, r2
 8000fe0:	807b      	strh	r3, [r7, #2]
	switch (op) {
 8000fe2:	797b      	ldrb	r3, [r7, #5]
 8000fe4:	2b05      	cmp	r3, #5
 8000fe6:	d83f      	bhi.n	8001068 <compare+0x98>
 8000fe8:	a201      	add	r2, pc, #4	@ (adr r2, 8000ff0 <compare+0x20>)
 8000fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fee:	bf00      	nop
 8000ff0:	08001009 	.word	0x08001009
 8000ff4:	08001019 	.word	0x08001019
 8000ff8:	08001029 	.word	0x08001029
 8000ffc:	08001039 	.word	0x08001039
 8001000:	08001049 	.word	0x08001049
 8001004:	08001059 	.word	0x08001059
		case CMP_EQ:	return val1 == val2;
 8001008:	88fa      	ldrh	r2, [r7, #6]
 800100a:	887b      	ldrh	r3, [r7, #2]
 800100c:	429a      	cmp	r2, r3
 800100e:	bf0c      	ite	eq
 8001010:	2301      	moveq	r3, #1
 8001012:	2300      	movne	r3, #0
 8001014:	b2db      	uxtb	r3, r3
 8001016:	e028      	b.n	800106a <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001018:	88fa      	ldrh	r2, [r7, #6]
 800101a:	887b      	ldrh	r3, [r7, #2]
 800101c:	429a      	cmp	r2, r3
 800101e:	bf14      	ite	ne
 8001020:	2301      	movne	r3, #1
 8001022:	2300      	moveq	r3, #0
 8001024:	b2db      	uxtb	r3, r3
 8001026:	e020      	b.n	800106a <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001028:	88fa      	ldrh	r2, [r7, #6]
 800102a:	887b      	ldrh	r3, [r7, #2]
 800102c:	429a      	cmp	r2, r3
 800102e:	bf8c      	ite	hi
 8001030:	2301      	movhi	r3, #1
 8001032:	2300      	movls	r3, #0
 8001034:	b2db      	uxtb	r3, r3
 8001036:	e018      	b.n	800106a <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 8001038:	88fa      	ldrh	r2, [r7, #6]
 800103a:	887b      	ldrh	r3, [r7, #2]
 800103c:	429a      	cmp	r2, r3
 800103e:	bf34      	ite	cc
 8001040:	2301      	movcc	r3, #1
 8001042:	2300      	movcs	r3, #0
 8001044:	b2db      	uxtb	r3, r3
 8001046:	e010      	b.n	800106a <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 8001048:	88fa      	ldrh	r2, [r7, #6]
 800104a:	887b      	ldrh	r3, [r7, #2]
 800104c:	429a      	cmp	r2, r3
 800104e:	bf2c      	ite	cs
 8001050:	2301      	movcs	r3, #1
 8001052:	2300      	movcc	r3, #0
 8001054:	b2db      	uxtb	r3, r3
 8001056:	e008      	b.n	800106a <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 8001058:	88fa      	ldrh	r2, [r7, #6]
 800105a:	887b      	ldrh	r3, [r7, #2]
 800105c:	429a      	cmp	r2, r3
 800105e:	bf94      	ite	ls
 8001060:	2301      	movls	r3, #1
 8001062:	2300      	movhi	r3, #0
 8001064:	b2db      	uxtb	r3, r3
 8001066:	e000      	b.n	800106a <compare+0x9a>
		default:		return false;
 8001068:	2300      	movs	r3, #0
	}
}
 800106a:	4618      	mov	r0, r3
 800106c:	370c      	adds	r7, #12
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop

08001078 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	781a      	ldrb	r2, [r3, #0]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 8001088:	4619      	mov	r1, r3
 800108a:	4610      	mov	r0, r2
 800108c:	f7ff ff4a 	bl	8000f24 <read_register_value>
 8001090:	4603      	mov	r3, r0
 8001092:	4618      	mov	r0, r3
		rule->op1,
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 800109c:	461a      	mov	r2, r3
 800109e:	f7ff ff97 	bl	8000fd0 <compare>
 80010a2:	4603      	mov	r3, r0
 80010a4:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	7c1b      	ldrb	r3, [r3, #16]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d101      	bne.n	80010b2 <evaluate_rule+0x3a>
		return condition1;
 80010ae:	7bfb      	ldrb	r3, [r7, #15]
 80010b0:	e035      	b.n	800111e <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	7a1a      	ldrb	r2, [r3, #8]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 80010ba:	4619      	mov	r1, r3
 80010bc:	4610      	mov	r0, r2
 80010be:	f7ff ff31 	bl	8000f24 <read_register_value>
 80010c2:	4603      	mov	r3, r0
 80010c4:	4618      	mov	r0, r3
		rule->op2,
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 80010ce:	461a      	mov	r2, r3
 80010d0:	f7ff ff7e 	bl	8000fd0 <compare>
 80010d4:	4603      	mov	r3, r0
 80010d6:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	7c1b      	ldrb	r3, [r3, #16]
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d10c      	bne.n	80010fa <evaluate_rule+0x82>
 80010e0:	7bfb      	ldrb	r3, [r7, #15]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d004      	beq.n	80010f0 <evaluate_rule+0x78>
 80010e6:	7bbb      	ldrb	r3, [r7, #14]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <evaluate_rule+0x78>
 80010ec:	2301      	movs	r3, #1
 80010ee:	e000      	b.n	80010f2 <evaluate_rule+0x7a>
 80010f0:	2300      	movs	r3, #0
 80010f2:	f003 0301 	and.w	r3, r3, #1
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	e011      	b.n	800111e <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	7c1b      	ldrb	r3, [r3, #16]
 80010fe:	2b02      	cmp	r3, #2
 8001100:	d10c      	bne.n	800111c <evaluate_rule+0xa4>
 8001102:	7bfb      	ldrb	r3, [r7, #15]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d102      	bne.n	800110e <evaluate_rule+0x96>
 8001108:	7bbb      	ldrb	r3, [r7, #14]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <evaluate_rule+0x9a>
 800110e:	2301      	movs	r3, #1
 8001110:	e000      	b.n	8001114 <evaluate_rule+0x9c>
 8001112:	2300      	movs	r3, #0
 8001114:	f003 0301 	and.w	r3, r3, #1
 8001118:	b2db      	uxtb	r3, r3
 800111a:	e000      	b.n	800111e <evaluate_rule+0xa6>
	return false;
 800111c:	2300      	movs	r3, #0
}
 800111e:	4618      	mov	r0, r3
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}

08001126 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001126:	b580      	push	{r7, lr}
 8001128:	b082      	sub	sp, #8
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	f7ff ffa2 	bl	8001078 <evaluate_rule>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d008      	beq.n	800114c <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	7c58      	ldrb	r0, [r3, #17]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	8a59      	ldrh	r1, [r3, #18]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	8a9b      	ldrh	r3, [r3, #20]
 8001146:	461a      	mov	r2, r3
 8001148:	f7ff ff20 	bl	8000f8c <write_register_value>
	}
}
 800114c:	bf00      	nop
 800114e:	3708      	adds	r7, #8
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}

08001154 <automation_Init>:

void automation_Init(void) {
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
		LOGIC_OR, // Condition 1 OR Condition 2
		REG_COIL, 0, 0 // Then, set Coil 0 to 0.
	};

	rule_count = 2;*/
}
 8001158:	bf00      	nop
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
	...

08001164 <automation_Tick>:

void automation_Tick(void) {
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 800116a:	2300      	movs	r3, #0
 800116c:	80fb      	strh	r3, [r7, #6]
 800116e:	e00b      	b.n	8001188 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 8001170:	88fb      	ldrh	r3, [r7, #6]
 8001172:	2216      	movs	r2, #22
 8001174:	fb02 f303 	mul.w	r3, r2, r3
 8001178:	4a08      	ldr	r2, [pc, #32]	@ (800119c <automation_Tick+0x38>)
 800117a:	4413      	add	r3, r2
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff ffd2 	bl	8001126 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 8001182:	88fb      	ldrh	r3, [r7, #6]
 8001184:	3301      	adds	r3, #1
 8001186:	80fb      	strh	r3, [r7, #6]
 8001188:	4b05      	ldr	r3, [pc, #20]	@ (80011a0 <automation_Tick+0x3c>)
 800118a:	881b      	ldrh	r3, [r3, #0]
 800118c:	88fa      	ldrh	r2, [r7, #6]
 800118e:	429a      	cmp	r2, r3
 8001190:	d3ee      	bcc.n	8001170 <automation_Tick+0xc>
	}
}
 8001192:	bf00      	nop
 8001194:	bf00      	nop
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	20000384 	.word	0x20000384
 80011a0:	20000644 	.word	0x20000644

080011a4 <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 80011a4:	b084      	sub	sp, #16
 80011a6:	b4b0      	push	{r4, r5, r7}
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	f107 040c 	add.w	r4, r7, #12
 80011ae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 80011b2:	4b13      	ldr	r3, [pc, #76]	@ (8001200 <automation_add_rule+0x5c>)
 80011b4:	881b      	ldrh	r3, [r3, #0]
 80011b6:	2b1f      	cmp	r3, #31
 80011b8:	d81b      	bhi.n	80011f2 <automation_add_rule+0x4e>
		rules[rule_count] = newRule;
 80011ba:	4b11      	ldr	r3, [pc, #68]	@ (8001200 <automation_add_rule+0x5c>)
 80011bc:	881b      	ldrh	r3, [r3, #0]
 80011be:	4619      	mov	r1, r3
 80011c0:	4a10      	ldr	r2, [pc, #64]	@ (8001204 <automation_add_rule+0x60>)
 80011c2:	2316      	movs	r3, #22
 80011c4:	fb01 f303 	mul.w	r3, r1, r3
 80011c8:	4413      	add	r3, r2
 80011ca:	461d      	mov	r5, r3
 80011cc:	f107 040c 	add.w	r4, r7, #12
 80011d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011d2:	6028      	str	r0, [r5, #0]
 80011d4:	6069      	str	r1, [r5, #4]
 80011d6:	60aa      	str	r2, [r5, #8]
 80011d8:	60eb      	str	r3, [r5, #12]
 80011da:	6820      	ldr	r0, [r4, #0]
 80011dc:	6128      	str	r0, [r5, #16]
 80011de:	88a3      	ldrh	r3, [r4, #4]
 80011e0:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 80011e2:	4b07      	ldr	r3, [pc, #28]	@ (8001200 <automation_add_rule+0x5c>)
 80011e4:	881b      	ldrh	r3, [r3, #0]
 80011e6:	3301      	adds	r3, #1
 80011e8:	b29a      	uxth	r2, r3
 80011ea:	4b05      	ldr	r3, [pc, #20]	@ (8001200 <automation_add_rule+0x5c>)
 80011ec:	801a      	strh	r2, [r3, #0]
		return true;
 80011ee:	2301      	movs	r3, #1
 80011f0:	e000      	b.n	80011f4 <automation_add_rule+0x50>
	} else {
		return false;
 80011f2:	2300      	movs	r3, #0
	}
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bcb0      	pop	{r4, r5, r7}
 80011fa:	b004      	add	sp, #16
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	20000644 	.word	0x20000644
 8001204:	20000384 	.word	0x20000384

08001208 <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
	return rule_count;
 800120c:	4b03      	ldr	r3, [pc, #12]	@ (800121c <automation_get_rule_count+0x14>)
 800120e:	881b      	ldrh	r3, [r3, #0]
}
 8001210:	4618      	mov	r0, r3
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	20000644 	.word	0x20000644

08001220 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 8001220:	b4b0      	push	{r4, r5, r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	6039      	str	r1, [r7, #0]
 800122a:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 800122c:	4b10      	ldr	r3, [pc, #64]	@ (8001270 <automation_get_rule+0x50>)
 800122e:	881b      	ldrh	r3, [r3, #0]
 8001230:	88fa      	ldrh	r2, [r7, #6]
 8001232:	429a      	cmp	r2, r3
 8001234:	d301      	bcc.n	800123a <automation_get_rule+0x1a>
		return false;
 8001236:	2300      	movs	r3, #0
 8001238:	e014      	b.n	8001264 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 800123a:	88fb      	ldrh	r3, [r7, #6]
 800123c:	6838      	ldr	r0, [r7, #0]
 800123e:	4a0d      	ldr	r2, [pc, #52]	@ (8001274 <automation_get_rule+0x54>)
 8001240:	2116      	movs	r1, #22
 8001242:	fb01 f303 	mul.w	r3, r1, r3
 8001246:	441a      	add	r2, r3
 8001248:	4603      	mov	r3, r0
 800124a:	6811      	ldr	r1, [r2, #0]
 800124c:	6855      	ldr	r5, [r2, #4]
 800124e:	6894      	ldr	r4, [r2, #8]
 8001250:	68d0      	ldr	r0, [r2, #12]
 8001252:	6019      	str	r1, [r3, #0]
 8001254:	605d      	str	r5, [r3, #4]
 8001256:	609c      	str	r4, [r3, #8]
 8001258:	60d8      	str	r0, [r3, #12]
 800125a:	6911      	ldr	r1, [r2, #16]
 800125c:	6119      	str	r1, [r3, #16]
 800125e:	8a92      	ldrh	r2, [r2, #20]
 8001260:	829a      	strh	r2, [r3, #20]
	return true;
 8001262:	2301      	movs	r3, #1
}
 8001264:	4618      	mov	r0, r3
 8001266:	370c      	adds	r7, #12
 8001268:	46bd      	mov	sp, r7
 800126a:	bcb0      	pop	{r4, r5, r7}
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	20000644 	.word	0x20000644
 8001274:	20000384 	.word	0x20000384

08001278 <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 4;

void display_Setup() {
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 800127c:	f000 fbf0 	bl	8001a60 <ssd1306_Init>
}
 8001280:	bf00      	nop
 8001282:	bd80      	pop	{r7, pc}

08001284 <display_Boot>:

void display_Boot(void) {
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800128a:	2000      	movs	r0, #0
 800128c:	f000 fc52 	bl	8001b34 <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 8001290:	2114      	movs	r1, #20
 8001292:	200a      	movs	r0, #10
 8001294:	f000 fd9a 	bl	8001dcc <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 8001298:	4b0b      	ldr	r3, [pc, #44]	@ (80012c8 <display_Boot+0x44>)
 800129a:	2201      	movs	r2, #1
 800129c:	9200      	str	r2, [sp, #0]
 800129e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012a0:	480a      	ldr	r0, [pc, #40]	@ (80012cc <display_Boot+0x48>)
 80012a2:	f000 fd6d 	bl	8001d80 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 80012a6:	212d      	movs	r1, #45	@ 0x2d
 80012a8:	2019      	movs	r0, #25
 80012aa:	f000 fd8f 	bl	8001dcc <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 80012ae:	4b08      	ldr	r3, [pc, #32]	@ (80012d0 <display_Boot+0x4c>)
 80012b0:	2201      	movs	r2, #1
 80012b2:	9200      	str	r2, [sp, #0]
 80012b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012b6:	4807      	ldr	r0, [pc, #28]	@ (80012d4 <display_Boot+0x50>)
 80012b8:	f000 fd62 	bl	8001d80 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80012bc:	f000 fc52 	bl	8001b64 <ssd1306_UpdateScreen>
}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	08015344 	.word	0x08015344
 80012cc:	080136b8 	.word	0x080136b8
 80012d0:	08015338 	.word	0x08015338
 80012d4:	080136c4 	.word	0x080136c4

080012d8 <display_StatusPage>:

void display_StatusPage(void) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	b08c      	sub	sp, #48	@ 0x30
 80012dc:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 80012de:	4bb2      	ldr	r3, [pc, #712]	@ (80015a8 <display_StatusPage+0x2d0>)
 80012e0:	881b      	ldrh	r3, [r3, #0]
 80012e2:	2b04      	cmp	r3, #4
 80012e4:	f200 821e 	bhi.w	8001724 <display_StatusPage+0x44c>
 80012e8:	a201      	add	r2, pc, #4	@ (adr r2, 80012f0 <display_StatusPage+0x18>)
 80012ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ee:	bf00      	nop
 80012f0:	08001305 	.word	0x08001305
 80012f4:	080013db 	.word	0x080013db
 80012f8:	080014c1 	.word	0x080014c1
 80012fc:	080015ed 	.word	0x080015ed
 8001300:	0800165f 	.word	0x0800165f
		case 0:
			ssd1306_Fill(Black);
 8001304:	2000      	movs	r0, #0
 8001306:	f000 fc15 	bl	8001b34 <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 800130a:	2100      	movs	r1, #0
 800130c:	2019      	movs	r0, #25
 800130e:	f000 fd5d 	bl	8001dcc <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 8001312:	4ba6      	ldr	r3, [pc, #664]	@ (80015ac <display_StatusPage+0x2d4>)
 8001314:	2201      	movs	r2, #1
 8001316:	9200      	str	r2, [sp, #0]
 8001318:	cb0e      	ldmia	r3, {r1, r2, r3}
 800131a:	48a5      	ldr	r0, [pc, #660]	@ (80015b0 <display_StatusPage+0x2d8>)
 800131c:	f000 fd30 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001320:	2119      	movs	r1, #25
 8001322:	2002      	movs	r0, #2
 8001324:	f000 fd52 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 8001328:	f002 fdda 	bl	8003ee0 <modbusGetSlaveAddress>
 800132c:	4603      	mov	r3, r0
 800132e:	461a      	mov	r2, r3
 8001330:	1d3b      	adds	r3, r7, #4
 8001332:	49a0      	ldr	r1, [pc, #640]	@ (80015b4 <display_StatusPage+0x2dc>)
 8001334:	4618      	mov	r0, r3
 8001336:	f010 f87f 	bl	8011438 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800133a:	4b9f      	ldr	r3, [pc, #636]	@ (80015b8 <display_StatusPage+0x2e0>)
 800133c:	1d38      	adds	r0, r7, #4
 800133e:	2201      	movs	r2, #1
 8001340:	9200      	str	r2, [sp, #0]
 8001342:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001344:	f000 fd1c 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001348:	2128      	movs	r1, #40	@ 0x28
 800134a:	2002      	movs	r0, #2
 800134c:	f000 fd3e 	bl	8001dcc <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 8001350:	f000 fb18 	bl	8001984 <INA226_ReadBusVoltage>
 8001354:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 8001358:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800135c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001360:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001364:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001368:	dd09      	ble.n	800137e <display_StatusPage+0xa6>
 800136a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800136c:	f7ff f914 	bl	8000598 <__aeabi_f2d>
 8001370:	4602      	mov	r2, r0
 8001372:	460b      	mov	r3, r1
 8001374:	1d38      	adds	r0, r7, #4
 8001376:	4991      	ldr	r1, [pc, #580]	@ (80015bc <display_StatusPage+0x2e4>)
 8001378:	f010 f85e 	bl	8011438 <siprintf>
 800137c:	e008      	b.n	8001390 <display_StatusPage+0xb8>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 800137e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001380:	f7ff f90a 	bl	8000598 <__aeabi_f2d>
 8001384:	4602      	mov	r2, r0
 8001386:	460b      	mov	r3, r1
 8001388:	1d38      	adds	r0, r7, #4
 800138a:	498d      	ldr	r1, [pc, #564]	@ (80015c0 <display_StatusPage+0x2e8>)
 800138c:	f010 f854 	bl	8011438 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001390:	4b89      	ldr	r3, [pc, #548]	@ (80015b8 <display_StatusPage+0x2e0>)
 8001392:	1d38      	adds	r0, r7, #4
 8001394:	2201      	movs	r2, #1
 8001396:	9200      	str	r2, [sp, #0]
 8001398:	cb0e      	ldmia	r3, {r1, r2, r3}
 800139a:	f000 fcf1 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 800139e:	2137      	movs	r1, #55	@ 0x37
 80013a0:	2002      	movs	r0, #2
 80013a2:	f000 fd13 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 80013a6:	f000 fb0d 	bl	80019c4 <INA226_ReadCurrent>
 80013aa:	eef0 7a40 	vmov.f32	s15, s0
 80013ae:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 80015c4 <display_StatusPage+0x2ec>
 80013b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013b6:	ee17 0a90 	vmov	r0, s15
 80013ba:	f7ff f8ed 	bl	8000598 <__aeabi_f2d>
 80013be:	4602      	mov	r2, r0
 80013c0:	460b      	mov	r3, r1
 80013c2:	1d38      	adds	r0, r7, #4
 80013c4:	4980      	ldr	r1, [pc, #512]	@ (80015c8 <display_StatusPage+0x2f0>)
 80013c6:	f010 f837 	bl	8011438 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80013ca:	4b7b      	ldr	r3, [pc, #492]	@ (80015b8 <display_StatusPage+0x2e0>)
 80013cc:	1d38      	adds	r0, r7, #4
 80013ce:	2201      	movs	r2, #1
 80013d0:	9200      	str	r2, [sp, #0]
 80013d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013d4:	f000 fcd4 	bl	8001d80 <ssd1306_WriteString>
			break;
 80013d8:	e1a4      	b.n	8001724 <display_StatusPage+0x44c>
		case 1:
			ssd1306_Fill(Black);
 80013da:	2000      	movs	r0, #0
 80013dc:	f000 fbaa 	bl	8001b34 <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 80013e0:	2100      	movs	r1, #0
 80013e2:	201e      	movs	r0, #30
 80013e4:	f000 fcf2 	bl	8001dcc <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 80013e8:	4b70      	ldr	r3, [pc, #448]	@ (80015ac <display_StatusPage+0x2d4>)
 80013ea:	2201      	movs	r2, #1
 80013ec:	9200      	str	r2, [sp, #0]
 80013ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013f0:	4876      	ldr	r0, [pc, #472]	@ (80015cc <display_StatusPage+0x2f4>)
 80013f2:	f000 fcc5 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80013f6:	2119      	movs	r1, #25
 80013f8:	2002      	movs	r0, #2
 80013fa:	f000 fce7 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 80013fe:	2000      	movs	r0, #0
 8001400:	f000 fd5e 	bl	8001ec0 <io_coil_read>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <display_StatusPage+0x136>
 800140a:	4a71      	ldr	r2, [pc, #452]	@ (80015d0 <display_StatusPage+0x2f8>)
 800140c:	e000      	b.n	8001410 <display_StatusPage+0x138>
 800140e:	4a71      	ldr	r2, [pc, #452]	@ (80015d4 <display_StatusPage+0x2fc>)
 8001410:	1d3b      	adds	r3, r7, #4
 8001412:	4971      	ldr	r1, [pc, #452]	@ (80015d8 <display_StatusPage+0x300>)
 8001414:	4618      	mov	r0, r3
 8001416:	f010 f80f 	bl	8011438 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800141a:	4b67      	ldr	r3, [pc, #412]	@ (80015b8 <display_StatusPage+0x2e0>)
 800141c:	1d38      	adds	r0, r7, #4
 800141e:	2201      	movs	r2, #1
 8001420:	9200      	str	r2, [sp, #0]
 8001422:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001424:	f000 fcac 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001428:	2128      	movs	r1, #40	@ 0x28
 800142a:	2002      	movs	r0, #2
 800142c:	f000 fcce 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 8001430:	2001      	movs	r0, #1
 8001432:	f000 fd45 	bl	8001ec0 <io_coil_read>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <display_StatusPage+0x168>
 800143c:	4a64      	ldr	r2, [pc, #400]	@ (80015d0 <display_StatusPage+0x2f8>)
 800143e:	e000      	b.n	8001442 <display_StatusPage+0x16a>
 8001440:	4a64      	ldr	r2, [pc, #400]	@ (80015d4 <display_StatusPage+0x2fc>)
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	4965      	ldr	r1, [pc, #404]	@ (80015dc <display_StatusPage+0x304>)
 8001446:	4618      	mov	r0, r3
 8001448:	f00f fff6 	bl	8011438 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800144c:	4b5a      	ldr	r3, [pc, #360]	@ (80015b8 <display_StatusPage+0x2e0>)
 800144e:	1d38      	adds	r0, r7, #4
 8001450:	2201      	movs	r2, #1
 8001452:	9200      	str	r2, [sp, #0]
 8001454:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001456:	f000 fc93 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 800145a:	2119      	movs	r1, #25
 800145c:	203c      	movs	r0, #60	@ 0x3c
 800145e:	f000 fcb5 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 8001462:	2002      	movs	r0, #2
 8001464:	f000 fd2c 	bl	8001ec0 <io_coil_read>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <display_StatusPage+0x19a>
 800146e:	4a58      	ldr	r2, [pc, #352]	@ (80015d0 <display_StatusPage+0x2f8>)
 8001470:	e000      	b.n	8001474 <display_StatusPage+0x19c>
 8001472:	4a58      	ldr	r2, [pc, #352]	@ (80015d4 <display_StatusPage+0x2fc>)
 8001474:	1d3b      	adds	r3, r7, #4
 8001476:	495a      	ldr	r1, [pc, #360]	@ (80015e0 <display_StatusPage+0x308>)
 8001478:	4618      	mov	r0, r3
 800147a:	f00f ffdd 	bl	8011438 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800147e:	4b4e      	ldr	r3, [pc, #312]	@ (80015b8 <display_StatusPage+0x2e0>)
 8001480:	1d38      	adds	r0, r7, #4
 8001482:	2201      	movs	r2, #1
 8001484:	9200      	str	r2, [sp, #0]
 8001486:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001488:	f000 fc7a 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 800148c:	2128      	movs	r1, #40	@ 0x28
 800148e:	203c      	movs	r0, #60	@ 0x3c
 8001490:	f000 fc9c 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 8001494:	2003      	movs	r0, #3
 8001496:	f000 fd13 	bl	8001ec0 <io_coil_read>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <display_StatusPage+0x1cc>
 80014a0:	4a4b      	ldr	r2, [pc, #300]	@ (80015d0 <display_StatusPage+0x2f8>)
 80014a2:	e000      	b.n	80014a6 <display_StatusPage+0x1ce>
 80014a4:	4a4b      	ldr	r2, [pc, #300]	@ (80015d4 <display_StatusPage+0x2fc>)
 80014a6:	1d3b      	adds	r3, r7, #4
 80014a8:	494e      	ldr	r1, [pc, #312]	@ (80015e4 <display_StatusPage+0x30c>)
 80014aa:	4618      	mov	r0, r3
 80014ac:	f00f ffc4 	bl	8011438 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80014b0:	4b41      	ldr	r3, [pc, #260]	@ (80015b8 <display_StatusPage+0x2e0>)
 80014b2:	1d38      	adds	r0, r7, #4
 80014b4:	2201      	movs	r2, #1
 80014b6:	9200      	str	r2, [sp, #0]
 80014b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014ba:	f000 fc61 	bl	8001d80 <ssd1306_WriteString>
			break;
 80014be:	e131      	b.n	8001724 <display_StatusPage+0x44c>
		case 2:
			ssd1306_Fill(Black);
 80014c0:	2000      	movs	r0, #0
 80014c2:	f000 fb37 	bl	8001b34 <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 80014c6:	2100      	movs	r1, #0
 80014c8:	2004      	movs	r0, #4
 80014ca:	f000 fc7f 	bl	8001dcc <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 80014ce:	4b37      	ldr	r3, [pc, #220]	@ (80015ac <display_StatusPage+0x2d4>)
 80014d0:	2201      	movs	r2, #1
 80014d2:	9200      	str	r2, [sp, #0]
 80014d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014d6:	4844      	ldr	r0, [pc, #272]	@ (80015e8 <display_StatusPage+0x310>)
 80014d8:	f000 fc52 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80014dc:	2119      	movs	r1, #25
 80014de:	2002      	movs	r0, #2
 80014e0:	f000 fc74 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 80014e4:	2000      	movs	r0, #0
 80014e6:	f000 fd65 	bl	8001fb4 <io_discrete_in_read>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <display_StatusPage+0x21c>
 80014f0:	4a37      	ldr	r2, [pc, #220]	@ (80015d0 <display_StatusPage+0x2f8>)
 80014f2:	e000      	b.n	80014f6 <display_StatusPage+0x21e>
 80014f4:	4a37      	ldr	r2, [pc, #220]	@ (80015d4 <display_StatusPage+0x2fc>)
 80014f6:	1d3b      	adds	r3, r7, #4
 80014f8:	4937      	ldr	r1, [pc, #220]	@ (80015d8 <display_StatusPage+0x300>)
 80014fa:	4618      	mov	r0, r3
 80014fc:	f00f ff9c 	bl	8011438 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001500:	4b2d      	ldr	r3, [pc, #180]	@ (80015b8 <display_StatusPage+0x2e0>)
 8001502:	1d38      	adds	r0, r7, #4
 8001504:	2201      	movs	r2, #1
 8001506:	9200      	str	r2, [sp, #0]
 8001508:	cb0e      	ldmia	r3, {r1, r2, r3}
 800150a:	f000 fc39 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 800150e:	2128      	movs	r1, #40	@ 0x28
 8001510:	2002      	movs	r0, #2
 8001512:	f000 fc5b 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 8001516:	2001      	movs	r0, #1
 8001518:	f000 fd4c 	bl	8001fb4 <io_discrete_in_read>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <display_StatusPage+0x24e>
 8001522:	4a2b      	ldr	r2, [pc, #172]	@ (80015d0 <display_StatusPage+0x2f8>)
 8001524:	e000      	b.n	8001528 <display_StatusPage+0x250>
 8001526:	4a2b      	ldr	r2, [pc, #172]	@ (80015d4 <display_StatusPage+0x2fc>)
 8001528:	1d3b      	adds	r3, r7, #4
 800152a:	492c      	ldr	r1, [pc, #176]	@ (80015dc <display_StatusPage+0x304>)
 800152c:	4618      	mov	r0, r3
 800152e:	f00f ff83 	bl	8011438 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001532:	4b21      	ldr	r3, [pc, #132]	@ (80015b8 <display_StatusPage+0x2e0>)
 8001534:	1d38      	adds	r0, r7, #4
 8001536:	2201      	movs	r2, #1
 8001538:	9200      	str	r2, [sp, #0]
 800153a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800153c:	f000 fc20 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001540:	2119      	movs	r1, #25
 8001542:	203c      	movs	r0, #60	@ 0x3c
 8001544:	f000 fc42 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 8001548:	2002      	movs	r0, #2
 800154a:	f000 fd33 	bl	8001fb4 <io_discrete_in_read>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <display_StatusPage+0x280>
 8001554:	4a1e      	ldr	r2, [pc, #120]	@ (80015d0 <display_StatusPage+0x2f8>)
 8001556:	e000      	b.n	800155a <display_StatusPage+0x282>
 8001558:	4a1e      	ldr	r2, [pc, #120]	@ (80015d4 <display_StatusPage+0x2fc>)
 800155a:	1d3b      	adds	r3, r7, #4
 800155c:	4920      	ldr	r1, [pc, #128]	@ (80015e0 <display_StatusPage+0x308>)
 800155e:	4618      	mov	r0, r3
 8001560:	f00f ff6a 	bl	8011438 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001564:	4b14      	ldr	r3, [pc, #80]	@ (80015b8 <display_StatusPage+0x2e0>)
 8001566:	1d38      	adds	r0, r7, #4
 8001568:	2201      	movs	r2, #1
 800156a:	9200      	str	r2, [sp, #0]
 800156c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800156e:	f000 fc07 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001572:	2128      	movs	r1, #40	@ 0x28
 8001574:	203c      	movs	r0, #60	@ 0x3c
 8001576:	f000 fc29 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 800157a:	2003      	movs	r0, #3
 800157c:	f000 fd1a 	bl	8001fb4 <io_discrete_in_read>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <display_StatusPage+0x2b2>
 8001586:	4a12      	ldr	r2, [pc, #72]	@ (80015d0 <display_StatusPage+0x2f8>)
 8001588:	e000      	b.n	800158c <display_StatusPage+0x2b4>
 800158a:	4a12      	ldr	r2, [pc, #72]	@ (80015d4 <display_StatusPage+0x2fc>)
 800158c:	1d3b      	adds	r3, r7, #4
 800158e:	4915      	ldr	r1, [pc, #84]	@ (80015e4 <display_StatusPage+0x30c>)
 8001590:	4618      	mov	r0, r3
 8001592:	f00f ff51 	bl	8011438 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001596:	4b08      	ldr	r3, [pc, #32]	@ (80015b8 <display_StatusPage+0x2e0>)
 8001598:	1d38      	adds	r0, r7, #4
 800159a:	2201      	movs	r2, #1
 800159c:	9200      	str	r2, [sp, #0]
 800159e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015a0:	f000 fbee 	bl	8001d80 <ssd1306_WriteString>
			break;
 80015a4:	e0be      	b.n	8001724 <display_StatusPage+0x44c>
 80015a6:	bf00      	nop
 80015a8:	20000646 	.word	0x20000646
 80015ac:	08015344 	.word	0x08015344
 80015b0:	080136d0 	.word	0x080136d0
 80015b4:	080136d8 	.word	0x080136d8
 80015b8:	0801532c 	.word	0x0801532c
 80015bc:	080136ec 	.word	0x080136ec
 80015c0:	080136fc 	.word	0x080136fc
 80015c4:	447a0000 	.word	0x447a0000
 80015c8:	0801370c 	.word	0x0801370c
 80015cc:	0801371c 	.word	0x0801371c
 80015d0:	08013724 	.word	0x08013724
 80015d4:	08013728 	.word	0x08013728
 80015d8:	0801372c 	.word	0x0801372c
 80015dc:	08013734 	.word	0x08013734
 80015e0:	0801373c 	.word	0x0801373c
 80015e4:	08013744 	.word	0x08013744
 80015e8:	0801374c 	.word	0x0801374c
		case 3:
			ssd1306_Fill(Black);
 80015ec:	2000      	movs	r0, #0
 80015ee:	f000 faa1 	bl	8001b34 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 80015f2:	2100      	movs	r1, #0
 80015f4:	2002      	movs	r0, #2
 80015f6:	f000 fbe9 	bl	8001dcc <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 80015fa:	4b57      	ldr	r3, [pc, #348]	@ (8001758 <display_StatusPage+0x480>)
 80015fc:	2201      	movs	r2, #1
 80015fe:	9200      	str	r2, [sp, #0]
 8001600:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001602:	4856      	ldr	r0, [pc, #344]	@ (800175c <display_StatusPage+0x484>)
 8001604:	f000 fbbc 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001608:	2119      	movs	r1, #25
 800160a:	2002      	movs	r0, #2
 800160c:	f000 fbde 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001610:	2000      	movs	r0, #0
 8001612:	f000 fd41 	bl	8002098 <io_holding_reg_read>
 8001616:	4603      	mov	r3, r0
 8001618:	461a      	mov	r2, r3
 800161a:	1d3b      	adds	r3, r7, #4
 800161c:	4950      	ldr	r1, [pc, #320]	@ (8001760 <display_StatusPage+0x488>)
 800161e:	4618      	mov	r0, r3
 8001620:	f00f ff0a 	bl	8011438 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001624:	4b4f      	ldr	r3, [pc, #316]	@ (8001764 <display_StatusPage+0x48c>)
 8001626:	1d38      	adds	r0, r7, #4
 8001628:	2201      	movs	r2, #1
 800162a:	9200      	str	r2, [sp, #0]
 800162c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800162e:	f000 fba7 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001632:	2128      	movs	r1, #40	@ 0x28
 8001634:	2002      	movs	r0, #2
 8001636:	f000 fbc9 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 800163a:	2001      	movs	r0, #1
 800163c:	f000 fd2c 	bl	8002098 <io_holding_reg_read>
 8001640:	4603      	mov	r3, r0
 8001642:	461a      	mov	r2, r3
 8001644:	1d3b      	adds	r3, r7, #4
 8001646:	4948      	ldr	r1, [pc, #288]	@ (8001768 <display_StatusPage+0x490>)
 8001648:	4618      	mov	r0, r3
 800164a:	f00f fef5 	bl	8011438 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800164e:	4b45      	ldr	r3, [pc, #276]	@ (8001764 <display_StatusPage+0x48c>)
 8001650:	1d38      	adds	r0, r7, #4
 8001652:	2201      	movs	r2, #1
 8001654:	9200      	str	r2, [sp, #0]
 8001656:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001658:	f000 fb92 	bl	8001d80 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 800165c:	e062      	b.n	8001724 <display_StatusPage+0x44c>
		case 4:
			ssd1306_Fill(Black);
 800165e:	2000      	movs	r0, #0
 8001660:	f000 fa68 	bl	8001b34 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001664:	2100      	movs	r1, #0
 8001666:	200c      	movs	r0, #12
 8001668:	f000 fbb0 	bl	8001dcc <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 800166c:	4b3a      	ldr	r3, [pc, #232]	@ (8001758 <display_StatusPage+0x480>)
 800166e:	2201      	movs	r2, #1
 8001670:	9200      	str	r2, [sp, #0]
 8001672:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001674:	483d      	ldr	r0, [pc, #244]	@ (800176c <display_StatusPage+0x494>)
 8001676:	f000 fb83 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 800167a:	2119      	movs	r1, #25
 800167c:	2002      	movs	r0, #2
 800167e:	f000 fba5 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001682:	2000      	movs	r0, #0
 8001684:	f000 fdac 	bl	80021e0 <io_input_reg_read>
 8001688:	4603      	mov	r3, r0
 800168a:	461a      	mov	r2, r3
 800168c:	1d3b      	adds	r3, r7, #4
 800168e:	4934      	ldr	r1, [pc, #208]	@ (8001760 <display_StatusPage+0x488>)
 8001690:	4618      	mov	r0, r3
 8001692:	f00f fed1 	bl	8011438 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001696:	4b33      	ldr	r3, [pc, #204]	@ (8001764 <display_StatusPage+0x48c>)
 8001698:	1d38      	adds	r0, r7, #4
 800169a:	2201      	movs	r2, #1
 800169c:	9200      	str	r2, [sp, #0]
 800169e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016a0:	f000 fb6e 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80016a4:	2128      	movs	r1, #40	@ 0x28
 80016a6:	2002      	movs	r0, #2
 80016a8:	f000 fb90 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 80016ac:	2001      	movs	r0, #1
 80016ae:	f000 fd97 	bl	80021e0 <io_input_reg_read>
 80016b2:	4603      	mov	r3, r0
 80016b4:	461a      	mov	r2, r3
 80016b6:	1d3b      	adds	r3, r7, #4
 80016b8:	492b      	ldr	r1, [pc, #172]	@ (8001768 <display_StatusPage+0x490>)
 80016ba:	4618      	mov	r0, r3
 80016bc:	f00f febc 	bl	8011438 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80016c0:	4b28      	ldr	r3, [pc, #160]	@ (8001764 <display_StatusPage+0x48c>)
 80016c2:	1d38      	adds	r0, r7, #4
 80016c4:	2201      	movs	r2, #1
 80016c6:	9200      	str	r2, [sp, #0]
 80016c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016ca:	f000 fb59 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 80016ce:	2119      	movs	r1, #25
 80016d0:	203c      	movs	r0, #60	@ 0x3c
 80016d2:	f000 fb7b 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 80016d6:	2002      	movs	r0, #2
 80016d8:	f000 fd82 	bl	80021e0 <io_input_reg_read>
 80016dc:	4603      	mov	r3, r0
 80016de:	461a      	mov	r2, r3
 80016e0:	1d3b      	adds	r3, r7, #4
 80016e2:	4923      	ldr	r1, [pc, #140]	@ (8001770 <display_StatusPage+0x498>)
 80016e4:	4618      	mov	r0, r3
 80016e6:	f00f fea7 	bl	8011438 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80016ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001764 <display_StatusPage+0x48c>)
 80016ec:	1d38      	adds	r0, r7, #4
 80016ee:	2201      	movs	r2, #1
 80016f0:	9200      	str	r2, [sp, #0]
 80016f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016f4:	f000 fb44 	bl	8001d80 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 80016f8:	2128      	movs	r1, #40	@ 0x28
 80016fa:	203c      	movs	r0, #60	@ 0x3c
 80016fc:	f000 fb66 	bl	8001dcc <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001700:	2003      	movs	r0, #3
 8001702:	f000 fd6d 	bl	80021e0 <io_input_reg_read>
 8001706:	4603      	mov	r3, r0
 8001708:	461a      	mov	r2, r3
 800170a:	1d3b      	adds	r3, r7, #4
 800170c:	4919      	ldr	r1, [pc, #100]	@ (8001774 <display_StatusPage+0x49c>)
 800170e:	4618      	mov	r0, r3
 8001710:	f00f fe92 	bl	8011438 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001714:	4b13      	ldr	r3, [pc, #76]	@ (8001764 <display_StatusPage+0x48c>)
 8001716:	1d38      	adds	r0, r7, #4
 8001718:	2201      	movs	r2, #1
 800171a:	9200      	str	r2, [sp, #0]
 800171c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800171e:	f000 fb2f 	bl	8001d80 <ssd1306_WriteString>
			break;
 8001722:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 8001724:	2138      	movs	r1, #56	@ 0x38
 8001726:	206e      	movs	r0, #110	@ 0x6e
 8001728:	f000 fb50 	bl	8001dcc <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 800172c:	4b12      	ldr	r3, [pc, #72]	@ (8001778 <display_StatusPage+0x4a0>)
 800172e:	881b      	ldrh	r3, [r3, #0]
 8001730:	461a      	mov	r2, r3
 8001732:	4b12      	ldr	r3, [pc, #72]	@ (800177c <display_StatusPage+0x4a4>)
 8001734:	881b      	ldrh	r3, [r3, #0]
 8001736:	1d38      	adds	r0, r7, #4
 8001738:	4911      	ldr	r1, [pc, #68]	@ (8001780 <display_StatusPage+0x4a8>)
 800173a:	f00f fe7d 	bl	8011438 <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 800173e:	4b09      	ldr	r3, [pc, #36]	@ (8001764 <display_StatusPage+0x48c>)
 8001740:	1d38      	adds	r0, r7, #4
 8001742:	2201      	movs	r2, #1
 8001744:	9200      	str	r2, [sp, #0]
 8001746:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001748:	f000 fb1a 	bl	8001d80 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 800174c:	f000 fa0a 	bl	8001b64 <ssd1306_UpdateScreen>
}
 8001750:	bf00      	nop
 8001752:	3728      	adds	r7, #40	@ 0x28
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	08015344 	.word	0x08015344
 800175c:	08013758 	.word	0x08013758
 8001760:	08013764 	.word	0x08013764
 8001764:	0801532c 	.word	0x0801532c
 8001768:	0801376c 	.word	0x0801376c
 800176c:	08013774 	.word	0x08013774
 8001770:	08013780 	.word	0x08013780
 8001774:	08013788 	.word	0x08013788
 8001778:	20000646 	.word	0x20000646
 800177c:	20000000 	.word	0x20000000
 8001780:	08013790 	.word	0x08013790

08001784 <display_BtnPress>:

void display_BtnPress() {
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8001788:	4b09      	ldr	r3, [pc, #36]	@ (80017b0 <display_BtnPress+0x2c>)
 800178a:	881a      	ldrh	r2, [r3, #0]
 800178c:	4b09      	ldr	r3, [pc, #36]	@ (80017b4 <display_BtnPress+0x30>)
 800178e:	881b      	ldrh	r3, [r3, #0]
 8001790:	429a      	cmp	r2, r3
 8001792:	d103      	bne.n	800179c <display_BtnPress+0x18>
		currentPage = 0;
 8001794:	4b06      	ldr	r3, [pc, #24]	@ (80017b0 <display_BtnPress+0x2c>)
 8001796:	2200      	movs	r2, #0
 8001798:	801a      	strh	r2, [r3, #0]
 800179a:	e005      	b.n	80017a8 <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 800179c:	4b04      	ldr	r3, [pc, #16]	@ (80017b0 <display_BtnPress+0x2c>)
 800179e:	881b      	ldrh	r3, [r3, #0]
 80017a0:	3301      	adds	r3, #1
 80017a2:	b29a      	uxth	r2, r3
 80017a4:	4b02      	ldr	r3, [pc, #8]	@ (80017b0 <display_BtnPress+0x2c>)
 80017a6:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 80017a8:	f7ff fd96 	bl	80012d8 <display_StatusPage>
}
 80017ac:	bf00      	nop
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	20000646 	.word	0x20000646
 80017b4:	20000000 	.word	0x20000000

080017b8 <display_setPage>:

void display_setPage(uint16_t page) {
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	4603      	mov	r3, r0
 80017c0:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 80017c2:	4b07      	ldr	r3, [pc, #28]	@ (80017e0 <display_setPage+0x28>)
 80017c4:	881b      	ldrh	r3, [r3, #0]
 80017c6:	88fa      	ldrh	r2, [r7, #6]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d803      	bhi.n	80017d4 <display_setPage+0x1c>
	currentPage = page;
 80017cc:	4a05      	ldr	r2, [pc, #20]	@ (80017e4 <display_setPage+0x2c>)
 80017ce:	88fb      	ldrh	r3, [r7, #6]
 80017d0:	8013      	strh	r3, [r2, #0]
 80017d2:	e000      	b.n	80017d6 <display_setPage+0x1e>
	if (page > endPage) return;
 80017d4:	bf00      	nop
}
 80017d6:	370c      	adds	r7, #12
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr
 80017e0:	20000000 	.word	0x20000000
 80017e4:	20000646 	.word	0x20000646

080017e8 <I2C_Setup>:

//#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 80017f0:	4a04      	ldr	r2, [pc, #16]	@ (8001804 <I2C_Setup+0x1c>)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6013      	str	r3, [r2, #0]
}
 80017f6:	bf00      	nop
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	20000648 	.word	0x20000648

08001808 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af02      	add	r7, sp, #8
 800180e:	4603      	mov	r3, r0
 8001810:	6039      	str	r1, [r7, #0]
 8001812:	80fb      	strh	r3, [r7, #6]
 8001814:	4613      	mov	r3, r2
 8001816:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 8001818:	4b07      	ldr	r3, [pc, #28]	@ (8001838 <I2C_Transmit+0x30>)
 800181a:	6818      	ldr	r0, [r3, #0]
 800181c:	88bb      	ldrh	r3, [r7, #4]
 800181e:	88f9      	ldrh	r1, [r7, #6]
 8001820:	f04f 32ff 	mov.w	r2, #4294967295
 8001824:	9200      	str	r2, [sp, #0]
 8001826:	683a      	ldr	r2, [r7, #0]
 8001828:	f005 fec4 	bl	80075b4 <HAL_I2C_Master_Transmit>
 800182c:	4603      	mov	r3, r0
}
 800182e:	4618      	mov	r0, r3
 8001830:	3708      	adds	r7, #8
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	20000648 	.word	0x20000648

0800183c <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af02      	add	r7, sp, #8
 8001842:	4603      	mov	r3, r0
 8001844:	6039      	str	r1, [r7, #0]
 8001846:	80fb      	strh	r3, [r7, #6]
 8001848:	4613      	mov	r3, r2
 800184a:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 800184c:	4b07      	ldr	r3, [pc, #28]	@ (800186c <I2C_Receive+0x30>)
 800184e:	6818      	ldr	r0, [r3, #0]
 8001850:	88bb      	ldrh	r3, [r7, #4]
 8001852:	88f9      	ldrh	r1, [r7, #6]
 8001854:	f04f 32ff 	mov.w	r2, #4294967295
 8001858:	9200      	str	r2, [sp, #0]
 800185a:	683a      	ldr	r2, [r7, #0]
 800185c:	f005 ffc2 	bl	80077e4 <HAL_I2C_Master_Receive>
 8001860:	4603      	mov	r3, r0
}
 8001862:	4618      	mov	r0, r3
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	20000648 	.word	0x20000648

08001870 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8001870:	b580      	push	{r7, lr}
 8001872:	b086      	sub	sp, #24
 8001874:	af00      	add	r7, sp, #0
 8001876:	60f8      	str	r0, [r7, #12]
 8001878:	4608      	mov	r0, r1
 800187a:	4611      	mov	r1, r2
 800187c:	461a      	mov	r2, r3
 800187e:	4603      	mov	r3, r0
 8001880:	817b      	strh	r3, [r7, #10]
 8001882:	460b      	mov	r3, r1
 8001884:	727b      	strb	r3, [r7, #9]
 8001886:	4613      	mov	r3, r2
 8001888:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 800188a:	897b      	ldrh	r3, [r7, #10]
 800188c:	005b      	lsls	r3, r3, #1
 800188e:	b29b      	uxth	r3, r3
 8001890:	f107 0109 	add.w	r1, r7, #9
 8001894:	2201      	movs	r2, #1
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff ffb6 	bl	8001808 <I2C_Transmit>
 800189c:	4603      	mov	r3, r0
 800189e:	75fb      	strb	r3, [r7, #23]
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 80018a0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80018a4:	005b      	lsls	r3, r3, #1
 80018a6:	b21b      	sxth	r3, r3
 80018a8:	f043 0301 	orr.w	r3, r3, #1
 80018ac:	b21b      	sxth	r3, r3
 80018ae:	b29b      	uxth	r3, r3
 80018b0:	88fa      	ldrh	r2, [r7, #6]
 80018b2:	68f9      	ldr	r1, [r7, #12]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff ffc1 	bl	800183c <I2C_Receive>
 80018ba:	4603      	mov	r3, r0
 80018bc:	75fb      	strb	r3, [r7, #23]
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
		usb_serial_println(msg);
		return;
	}
#endif
}
 80018be:	bf00      	nop
 80018c0:	3718      	adds	r7, #24
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	b084      	sub	sp, #16
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	4603      	mov	r3, r0
 80018ce:	460a      	mov	r2, r1
 80018d0:	71fb      	strb	r3, [r7, #7]
 80018d2:	4613      	mov	r3, r2
 80018d4:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 80018d6:	79fb      	ldrb	r3, [r7, #7]
 80018d8:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 80018da:	88bb      	ldrh	r3, [r7, #4]
 80018dc:	0a1b      	lsrs	r3, r3, #8
 80018de:	b29b      	uxth	r3, r3
 80018e0:	b2db      	uxtb	r3, r3
 80018e2:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 80018e4:	88bb      	ldrh	r3, [r7, #4]
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 80018ea:	f107 030c 	add.w	r3, r7, #12
 80018ee:	2203      	movs	r2, #3
 80018f0:	4619      	mov	r1, r3
 80018f2:	2080      	movs	r0, #128	@ 0x80
 80018f4:	f7ff ff88 	bl	8001808 <I2C_Transmit>
}
 80018f8:	bf00      	nop
 80018fa:	3710      	adds	r7, #16
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}

08001900 <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	4603      	mov	r3, r0
 8001908:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 800190a:	79fa      	ldrb	r2, [r7, #7]
 800190c:	f107 000c 	add.w	r0, r7, #12
 8001910:	2302      	movs	r3, #2
 8001912:	2140      	movs	r1, #64	@ 0x40
 8001914:	f7ff ffac 	bl	8001870 <I2C_Read>
    return (data[0] << 8) | data[1];
 8001918:	7b3b      	ldrb	r3, [r7, #12]
 800191a:	b21b      	sxth	r3, r3
 800191c:	021b      	lsls	r3, r3, #8
 800191e:	b21a      	sxth	r2, r3
 8001920:	7b7b      	ldrb	r3, [r7, #13]
 8001922:	b21b      	sxth	r3, r3
 8001924:	4313      	orrs	r3, r2
 8001926:	b21b      	sxth	r3, r3
 8001928:	b29b      	uxth	r3, r3
}
 800192a:	4618      	mov	r0, r3
 800192c:	3710      	adds	r7, #16
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
	...

08001934 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 800193c:	4a0a      	ldr	r2, [pc, #40]	@ (8001968 <INA226_Init+0x34>)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	4610      	mov	r0, r2
 8001942:	4619      	mov	r1, r3
 8001944:	2354      	movs	r3, #84	@ 0x54
 8001946:	461a      	mov	r2, r3
 8001948:	f00f fe75 	bl	8011636 <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 800194c:	f244 1127 	movw	r1, #16679	@ 0x4127
 8001950:	2000      	movs	r0, #0
 8001952:	f7ff ffb8 	bl	80018c6 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 8001956:	f240 1155 	movw	r1, #341	@ 0x155
 800195a:	2005      	movs	r0, #5
 800195c:	f7ff ffb3 	bl	80018c6 <INA226_WriteRegister>
}
 8001960:	bf00      	nop
 8001962:	3708      	adds	r7, #8
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	2000064c 	.word	0x2000064c

0800196c <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 8001974:	2002      	movs	r0, #2
 8001976:	f7ff ffc3 	bl	8001900 <INA226_ReadRegister>
 800197a:	4603      	mov	r3, r0
}
 800197c:	4618      	mov	r0, r3
 800197e:	3708      	adds	r7, #8
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}

08001984 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 8001988:	2000      	movs	r0, #0
 800198a:	f7ff ffef 	bl	800196c <INA226_ReadBusVoltageRaw>
 800198e:	4603      	mov	r3, r0
 8001990:	ee07 3a90 	vmov	s15, r3
 8001994:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001998:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 80019a8 <INA226_ReadBusVoltage+0x24>
 800199c:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80019a0:	eeb0 0a67 	vmov.f32	s0, s15
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	3aa3d70a 	.word	0x3aa3d70a

080019ac <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 80019b4:	2004      	movs	r0, #4
 80019b6:	f7ff ffa3 	bl	8001900 <INA226_ReadRegister>
 80019ba:	4603      	mov	r3, r0
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3708      	adds	r7, #8
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}

080019c4 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 80019c8:	2000      	movs	r0, #0
 80019ca:	f7ff ffef 	bl	80019ac <INA226_ReadCurrentRaw>
 80019ce:	4603      	mov	r3, r0
 80019d0:	ee07 3a90 	vmov	s15, r3
 80019d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019d8:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 80019e8 <INA226_ReadCurrent+0x24>
 80019dc:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80019e0:	eeb0 0a67 	vmov.f32	s0, s15
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	391d4952 	.word	0x391d4952

080019ec <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80019f0:	bf00      	nop
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
	...

080019fc <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af04      	add	r7, sp, #16
 8001a02:	4603      	mov	r3, r0
 8001a04:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001a06:	f04f 33ff 	mov.w	r3, #4294967295
 8001a0a:	9302      	str	r3, [sp, #8]
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	9301      	str	r3, [sp, #4]
 8001a10:	1dfb      	adds	r3, r7, #7
 8001a12:	9300      	str	r3, [sp, #0]
 8001a14:	2301      	movs	r3, #1
 8001a16:	2200      	movs	r2, #0
 8001a18:	2178      	movs	r1, #120	@ 0x78
 8001a1a:	4803      	ldr	r0, [pc, #12]	@ (8001a28 <ssd1306_WriteCommand+0x2c>)
 8001a1c:	f005 ffd8 	bl	80079d0 <HAL_I2C_Mem_Write>
}
 8001a20:	bf00      	nop
 8001a22:	3708      	adds	r7, #8
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	20001390 	.word	0x20001390

08001a2c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b086      	sub	sp, #24
 8001a30:	af04      	add	r7, sp, #16
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	b29b      	uxth	r3, r3
 8001a3a:	f04f 32ff 	mov.w	r2, #4294967295
 8001a3e:	9202      	str	r2, [sp, #8]
 8001a40:	9301      	str	r3, [sp, #4]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	9300      	str	r3, [sp, #0]
 8001a46:	2301      	movs	r3, #1
 8001a48:	2240      	movs	r2, #64	@ 0x40
 8001a4a:	2178      	movs	r1, #120	@ 0x78
 8001a4c:	4803      	ldr	r0, [pc, #12]	@ (8001a5c <ssd1306_WriteData+0x30>)
 8001a4e:	f005 ffbf 	bl	80079d0 <HAL_I2C_Mem_Write>
}
 8001a52:	bf00      	nop
 8001a54:	3708      	adds	r7, #8
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	20001390 	.word	0x20001390

08001a60 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001a64:	f7ff ffc2 	bl	80019ec <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001a68:	2064      	movs	r0, #100	@ 0x64
 8001a6a:	f003 f84b 	bl	8004b04 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001a6e:	2000      	movs	r0, #0
 8001a70:	f000 f9d8 	bl	8001e24 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001a74:	2020      	movs	r0, #32
 8001a76:	f7ff ffc1 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001a7a:	2000      	movs	r0, #0
 8001a7c:	f7ff ffbe 	bl	80019fc <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001a80:	20b0      	movs	r0, #176	@ 0xb0
 8001a82:	f7ff ffbb 	bl	80019fc <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001a86:	20c8      	movs	r0, #200	@ 0xc8
 8001a88:	f7ff ffb8 	bl	80019fc <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001a8c:	2000      	movs	r0, #0
 8001a8e:	f7ff ffb5 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001a92:	2010      	movs	r0, #16
 8001a94:	f7ff ffb2 	bl	80019fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001a98:	2040      	movs	r0, #64	@ 0x40
 8001a9a:	f7ff ffaf 	bl	80019fc <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001a9e:	20ff      	movs	r0, #255	@ 0xff
 8001aa0:	f000 f9ac 	bl	8001dfc <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001aa4:	20a1      	movs	r0, #161	@ 0xa1
 8001aa6:	f7ff ffa9 	bl	80019fc <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001aaa:	20a6      	movs	r0, #166	@ 0xa6
 8001aac:	f7ff ffa6 	bl	80019fc <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001ab0:	20a8      	movs	r0, #168	@ 0xa8
 8001ab2:	f7ff ffa3 	bl	80019fc <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001ab6:	203f      	movs	r0, #63	@ 0x3f
 8001ab8:	f7ff ffa0 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001abc:	20a4      	movs	r0, #164	@ 0xa4
 8001abe:	f7ff ff9d 	bl	80019fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001ac2:	20d3      	movs	r0, #211	@ 0xd3
 8001ac4:	f7ff ff9a 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001ac8:	2000      	movs	r0, #0
 8001aca:	f7ff ff97 	bl	80019fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001ace:	20d5      	movs	r0, #213	@ 0xd5
 8001ad0:	f7ff ff94 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001ad4:	20f0      	movs	r0, #240	@ 0xf0
 8001ad6:	f7ff ff91 	bl	80019fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001ada:	20d9      	movs	r0, #217	@ 0xd9
 8001adc:	f7ff ff8e 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001ae0:	2022      	movs	r0, #34	@ 0x22
 8001ae2:	f7ff ff8b 	bl	80019fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001ae6:	20da      	movs	r0, #218	@ 0xda
 8001ae8:	f7ff ff88 	bl	80019fc <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001aec:	2012      	movs	r0, #18
 8001aee:	f7ff ff85 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001af2:	20db      	movs	r0, #219	@ 0xdb
 8001af4:	f7ff ff82 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001af8:	2020      	movs	r0, #32
 8001afa:	f7ff ff7f 	bl	80019fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001afe:	208d      	movs	r0, #141	@ 0x8d
 8001b00:	f7ff ff7c 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001b04:	2014      	movs	r0, #20
 8001b06:	f7ff ff79 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001b0a:	2001      	movs	r0, #1
 8001b0c:	f000 f98a 	bl	8001e24 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001b10:	2000      	movs	r0, #0
 8001b12:	f000 f80f 	bl	8001b34 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001b16:	f000 f825 	bl	8001b64 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001b1a:	4b05      	ldr	r3, [pc, #20]	@ (8001b30 <ssd1306_Init+0xd0>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001b20:	4b03      	ldr	r3, [pc, #12]	@ (8001b30 <ssd1306_Init+0xd0>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001b26:	4b02      	ldr	r3, [pc, #8]	@ (8001b30 <ssd1306_Init+0xd0>)
 8001b28:	2201      	movs	r2, #1
 8001b2a:	711a      	strb	r2, [r3, #4]
}
 8001b2c:	bf00      	nop
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	20000aa0 	.word	0x20000aa0

08001b34 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001b3e:	79fb      	ldrb	r3, [r7, #7]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d101      	bne.n	8001b48 <ssd1306_Fill+0x14>
 8001b44:	2300      	movs	r3, #0
 8001b46:	e000      	b.n	8001b4a <ssd1306_Fill+0x16>
 8001b48:	23ff      	movs	r3, #255	@ 0xff
 8001b4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4803      	ldr	r0, [pc, #12]	@ (8001b60 <ssd1306_Fill+0x2c>)
 8001b52:	f00f fcf0 	bl	8011536 <memset>
}
 8001b56:	bf00      	nop
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	200006a0 	.word	0x200006a0

08001b64 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	71fb      	strb	r3, [r7, #7]
 8001b6e:	e016      	b.n	8001b9e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001b70:	79fb      	ldrb	r3, [r7, #7]
 8001b72:	3b50      	subs	r3, #80	@ 0x50
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7ff ff40 	bl	80019fc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001b7c:	2000      	movs	r0, #0
 8001b7e:	f7ff ff3d 	bl	80019fc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001b82:	2010      	movs	r0, #16
 8001b84:	f7ff ff3a 	bl	80019fc <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001b88:	79fb      	ldrb	r3, [r7, #7]
 8001b8a:	01db      	lsls	r3, r3, #7
 8001b8c:	4a08      	ldr	r2, [pc, #32]	@ (8001bb0 <ssd1306_UpdateScreen+0x4c>)
 8001b8e:	4413      	add	r3, r2
 8001b90:	2180      	movs	r1, #128	@ 0x80
 8001b92:	4618      	mov	r0, r3
 8001b94:	f7ff ff4a 	bl	8001a2c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001b98:	79fb      	ldrb	r3, [r7, #7]
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	71fb      	strb	r3, [r7, #7]
 8001b9e:	79fb      	ldrb	r3, [r7, #7]
 8001ba0:	2b07      	cmp	r3, #7
 8001ba2:	d9e5      	bls.n	8001b70 <ssd1306_UpdateScreen+0xc>
    }
}
 8001ba4:	bf00      	nop
 8001ba6:	bf00      	nop
 8001ba8:	3708      	adds	r7, #8
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	200006a0 	.word	0x200006a0

08001bb4 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	4603      	mov	r3, r0
 8001bbc:	71fb      	strb	r3, [r7, #7]
 8001bbe:	460b      	mov	r3, r1
 8001bc0:	71bb      	strb	r3, [r7, #6]
 8001bc2:	4613      	mov	r3, r2
 8001bc4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	db3d      	blt.n	8001c4a <ssd1306_DrawPixel+0x96>
 8001bce:	79bb      	ldrb	r3, [r7, #6]
 8001bd0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001bd2:	d83a      	bhi.n	8001c4a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001bd4:	797b      	ldrb	r3, [r7, #5]
 8001bd6:	2b01      	cmp	r3, #1
 8001bd8:	d11a      	bne.n	8001c10 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001bda:	79fa      	ldrb	r2, [r7, #7]
 8001bdc:	79bb      	ldrb	r3, [r7, #6]
 8001bde:	08db      	lsrs	r3, r3, #3
 8001be0:	b2d8      	uxtb	r0, r3
 8001be2:	4603      	mov	r3, r0
 8001be4:	01db      	lsls	r3, r3, #7
 8001be6:	4413      	add	r3, r2
 8001be8:	4a1b      	ldr	r2, [pc, #108]	@ (8001c58 <ssd1306_DrawPixel+0xa4>)
 8001bea:	5cd3      	ldrb	r3, [r2, r3]
 8001bec:	b25a      	sxtb	r2, r3
 8001bee:	79bb      	ldrb	r3, [r7, #6]
 8001bf0:	f003 0307 	and.w	r3, r3, #7
 8001bf4:	2101      	movs	r1, #1
 8001bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bfa:	b25b      	sxtb	r3, r3
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	b259      	sxtb	r1, r3
 8001c00:	79fa      	ldrb	r2, [r7, #7]
 8001c02:	4603      	mov	r3, r0
 8001c04:	01db      	lsls	r3, r3, #7
 8001c06:	4413      	add	r3, r2
 8001c08:	b2c9      	uxtb	r1, r1
 8001c0a:	4a13      	ldr	r2, [pc, #76]	@ (8001c58 <ssd1306_DrawPixel+0xa4>)
 8001c0c:	54d1      	strb	r1, [r2, r3]
 8001c0e:	e01d      	b.n	8001c4c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001c10:	79fa      	ldrb	r2, [r7, #7]
 8001c12:	79bb      	ldrb	r3, [r7, #6]
 8001c14:	08db      	lsrs	r3, r3, #3
 8001c16:	b2d8      	uxtb	r0, r3
 8001c18:	4603      	mov	r3, r0
 8001c1a:	01db      	lsls	r3, r3, #7
 8001c1c:	4413      	add	r3, r2
 8001c1e:	4a0e      	ldr	r2, [pc, #56]	@ (8001c58 <ssd1306_DrawPixel+0xa4>)
 8001c20:	5cd3      	ldrb	r3, [r2, r3]
 8001c22:	b25a      	sxtb	r2, r3
 8001c24:	79bb      	ldrb	r3, [r7, #6]
 8001c26:	f003 0307 	and.w	r3, r3, #7
 8001c2a:	2101      	movs	r1, #1
 8001c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c30:	b25b      	sxtb	r3, r3
 8001c32:	43db      	mvns	r3, r3
 8001c34:	b25b      	sxtb	r3, r3
 8001c36:	4013      	ands	r3, r2
 8001c38:	b259      	sxtb	r1, r3
 8001c3a:	79fa      	ldrb	r2, [r7, #7]
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	01db      	lsls	r3, r3, #7
 8001c40:	4413      	add	r3, r2
 8001c42:	b2c9      	uxtb	r1, r1
 8001c44:	4a04      	ldr	r2, [pc, #16]	@ (8001c58 <ssd1306_DrawPixel+0xa4>)
 8001c46:	54d1      	strb	r1, [r2, r3]
 8001c48:	e000      	b.n	8001c4c <ssd1306_DrawPixel+0x98>
        return;
 8001c4a:	bf00      	nop
    }
}
 8001c4c:	370c      	adds	r7, #12
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	200006a0 	.word	0x200006a0

08001c5c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001c5c:	b590      	push	{r4, r7, lr}
 8001c5e:	b089      	sub	sp, #36	@ 0x24
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	4604      	mov	r4, r0
 8001c64:	4638      	mov	r0, r7
 8001c66:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001c6a:	4623      	mov	r3, r4
 8001c6c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001c6e:	7bfb      	ldrb	r3, [r7, #15]
 8001c70:	2b1f      	cmp	r3, #31
 8001c72:	d902      	bls.n	8001c7a <ssd1306_WriteChar+0x1e>
 8001c74:	7bfb      	ldrb	r3, [r7, #15]
 8001c76:	2b7e      	cmp	r3, #126	@ 0x7e
 8001c78:	d901      	bls.n	8001c7e <ssd1306_WriteChar+0x22>
        return 0;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	e079      	b.n	8001d72 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d005      	beq.n	8001c90 <ssd1306_WriteChar+0x34>
 8001c84:	68ba      	ldr	r2, [r7, #8]
 8001c86:	7bfb      	ldrb	r3, [r7, #15]
 8001c88:	3b20      	subs	r3, #32
 8001c8a:	4413      	add	r3, r2
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	e000      	b.n	8001c92 <ssd1306_WriteChar+0x36>
 8001c90:	783b      	ldrb	r3, [r7, #0]
 8001c92:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001c94:	4b39      	ldr	r3, [pc, #228]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001c96:	881b      	ldrh	r3, [r3, #0]
 8001c98:	461a      	mov	r2, r3
 8001c9a:	7dfb      	ldrb	r3, [r7, #23]
 8001c9c:	4413      	add	r3, r2
 8001c9e:	2b80      	cmp	r3, #128	@ 0x80
 8001ca0:	dc06      	bgt.n	8001cb0 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001ca2:	4b36      	ldr	r3, [pc, #216]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001ca4:	885b      	ldrh	r3, [r3, #2]
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	787b      	ldrb	r3, [r7, #1]
 8001caa:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001cac:	2b40      	cmp	r3, #64	@ 0x40
 8001cae:	dd01      	ble.n	8001cb4 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	e05e      	b.n	8001d72 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	61fb      	str	r3, [r7, #28]
 8001cb8:	e04d      	b.n	8001d56 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001cba:	687a      	ldr	r2, [r7, #4]
 8001cbc:	7bfb      	ldrb	r3, [r7, #15]
 8001cbe:	3b20      	subs	r3, #32
 8001cc0:	7879      	ldrb	r1, [r7, #1]
 8001cc2:	fb01 f303 	mul.w	r3, r1, r3
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	440b      	add	r3, r1
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	4413      	add	r3, r2
 8001cd0:	881b      	ldrh	r3, [r3, #0]
 8001cd2:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	61bb      	str	r3, [r7, #24]
 8001cd8:	e036      	b.n	8001d48 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001cda:	693a      	ldr	r2, [r7, #16]
 8001cdc:	69bb      	ldr	r3, [r7, #24]
 8001cde:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d013      	beq.n	8001d12 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001cea:	4b24      	ldr	r3, [pc, #144]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001cec:	881b      	ldrh	r3, [r3, #0]
 8001cee:	b2da      	uxtb	r2, r3
 8001cf0:	69bb      	ldr	r3, [r7, #24]
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	4413      	add	r3, r2
 8001cf6:	b2d8      	uxtb	r0, r3
 8001cf8:	4b20      	ldr	r3, [pc, #128]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001cfa:	885b      	ldrh	r3, [r3, #2]
 8001cfc:	b2da      	uxtb	r2, r3
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	4413      	add	r3, r2
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	f7ff ff52 	bl	8001bb4 <ssd1306_DrawPixel>
 8001d10:	e017      	b.n	8001d42 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001d12:	4b1a      	ldr	r3, [pc, #104]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001d14:	881b      	ldrh	r3, [r3, #0]
 8001d16:	b2da      	uxtb	r2, r3
 8001d18:	69bb      	ldr	r3, [r7, #24]
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	4413      	add	r3, r2
 8001d1e:	b2d8      	uxtb	r0, r3
 8001d20:	4b16      	ldr	r3, [pc, #88]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001d22:	885b      	ldrh	r3, [r3, #2]
 8001d24:	b2da      	uxtb	r2, r3
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	4413      	add	r3, r2
 8001d2c:	b2d9      	uxtb	r1, r3
 8001d2e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	bf0c      	ite	eq
 8001d36:	2301      	moveq	r3, #1
 8001d38:	2300      	movne	r3, #0
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	f7ff ff39 	bl	8001bb4 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001d42:	69bb      	ldr	r3, [r7, #24]
 8001d44:	3301      	adds	r3, #1
 8001d46:	61bb      	str	r3, [r7, #24]
 8001d48:	7dfb      	ldrb	r3, [r7, #23]
 8001d4a:	69ba      	ldr	r2, [r7, #24]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d3c4      	bcc.n	8001cda <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	3301      	adds	r3, #1
 8001d54:	61fb      	str	r3, [r7, #28]
 8001d56:	787b      	ldrb	r3, [r7, #1]
 8001d58:	461a      	mov	r2, r3
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d3ac      	bcc.n	8001cba <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001d60:	4b06      	ldr	r3, [pc, #24]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001d62:	881a      	ldrh	r2, [r3, #0]
 8001d64:	7dfb      	ldrb	r3, [r7, #23]
 8001d66:	b29b      	uxth	r3, r3
 8001d68:	4413      	add	r3, r2
 8001d6a:	b29a      	uxth	r2, r3
 8001d6c:	4b03      	ldr	r3, [pc, #12]	@ (8001d7c <ssd1306_WriteChar+0x120>)
 8001d6e:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001d70:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3724      	adds	r7, #36	@ 0x24
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd90      	pop	{r4, r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	20000aa0 	.word	0x20000aa0

08001d80 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b086      	sub	sp, #24
 8001d84:	af02      	add	r7, sp, #8
 8001d86:	60f8      	str	r0, [r7, #12]
 8001d88:	4638      	mov	r0, r7
 8001d8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001d8e:	e013      	b.n	8001db8 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	7818      	ldrb	r0, [r3, #0]
 8001d94:	7e3b      	ldrb	r3, [r7, #24]
 8001d96:	9300      	str	r3, [sp, #0]
 8001d98:	463b      	mov	r3, r7
 8001d9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d9c:	f7ff ff5e 	bl	8001c5c <ssd1306_WriteChar>
 8001da0:	4603      	mov	r3, r0
 8001da2:	461a      	mov	r2, r3
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d002      	beq.n	8001db2 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	e008      	b.n	8001dc4 <ssd1306_WriteString+0x44>
        }
        str++;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	3301      	adds	r3, #1
 8001db6:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d1e7      	bne.n	8001d90 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	781b      	ldrb	r3, [r3, #0]
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3710      	adds	r7, #16
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	460a      	mov	r2, r1
 8001dd6:	71fb      	strb	r3, [r7, #7]
 8001dd8:	4613      	mov	r3, r2
 8001dda:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001ddc:	79fb      	ldrb	r3, [r7, #7]
 8001dde:	b29a      	uxth	r2, r3
 8001de0:	4b05      	ldr	r3, [pc, #20]	@ (8001df8 <ssd1306_SetCursor+0x2c>)
 8001de2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001de4:	79bb      	ldrb	r3, [r7, #6]
 8001de6:	b29a      	uxth	r2, r3
 8001de8:	4b03      	ldr	r3, [pc, #12]	@ (8001df8 <ssd1306_SetCursor+0x2c>)
 8001dea:	805a      	strh	r2, [r3, #2]
}
 8001dec:	bf00      	nop
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr
 8001df8:	20000aa0 	.word	0x20000aa0

08001dfc <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	4603      	mov	r3, r0
 8001e04:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001e06:	2381      	movs	r3, #129	@ 0x81
 8001e08:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001e0a:	7bfb      	ldrb	r3, [r7, #15]
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7ff fdf5 	bl	80019fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001e12:	79fb      	ldrb	r3, [r7, #7]
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7ff fdf1 	bl	80019fc <ssd1306_WriteCommand>
}
 8001e1a:	bf00      	nop
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
	...

08001e24 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001e2e:	79fb      	ldrb	r3, [r7, #7]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d005      	beq.n	8001e40 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001e34:	23af      	movs	r3, #175	@ 0xaf
 8001e36:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001e38:	4b08      	ldr	r3, [pc, #32]	@ (8001e5c <ssd1306_SetDisplayOn+0x38>)
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	715a      	strb	r2, [r3, #5]
 8001e3e:	e004      	b.n	8001e4a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001e40:	23ae      	movs	r3, #174	@ 0xae
 8001e42:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001e44:	4b05      	ldr	r3, [pc, #20]	@ (8001e5c <ssd1306_SetDisplayOn+0x38>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001e4a:	7bfb      	ldrb	r3, [r7, #15]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff fdd5 	bl	80019fc <ssd1306_WriteCommand>
}
 8001e52:	bf00      	nop
 8001e54:	3710      	adds	r7, #16
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	20000aa0 	.word	0x20000aa0

08001e60 <io_coil_add_channel>:
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 * @param dir: Direction of the channel (IO_COIL_INPUT or IO_COIL_OUTPUT)
 */
void io_coil_add_channel(GPIO_TypeDef* port, uint16_t pin) {
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	460b      	mov	r3, r1
 8001e6a:	807b      	strh	r3, [r7, #2]
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8001e6c:	4b12      	ldr	r3, [pc, #72]	@ (8001eb8 <io_coil_add_channel+0x58>)
 8001e6e:	881b      	ldrh	r3, [r3, #0]
 8001e70:	2b03      	cmp	r3, #3
 8001e72:	d81b      	bhi.n	8001eac <io_coil_add_channel+0x4c>

	io_coil_channels[io_coil_channel_count].port = port;
 8001e74:	4b10      	ldr	r3, [pc, #64]	@ (8001eb8 <io_coil_add_channel+0x58>)
 8001e76:	881b      	ldrh	r3, [r3, #0]
 8001e78:	4619      	mov	r1, r3
 8001e7a:	4a10      	ldr	r2, [pc, #64]	@ (8001ebc <io_coil_add_channel+0x5c>)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_coil_channels[io_coil_channel_count].pin = pin;
 8001e82:	4b0d      	ldr	r3, [pc, #52]	@ (8001eb8 <io_coil_add_channel+0x58>)
 8001e84:	881b      	ldrh	r3, [r3, #0]
 8001e86:	4a0d      	ldr	r2, [pc, #52]	@ (8001ebc <io_coil_add_channel+0x5c>)
 8001e88:	00db      	lsls	r3, r3, #3
 8001e8a:	4413      	add	r3, r2
 8001e8c:	887a      	ldrh	r2, [r7, #2]
 8001e8e:	809a      	strh	r2, [r3, #4]
	io_coil_channels[io_coil_channel_count].storedState = GPIO_PIN_RESET; // default to OFF = RESET
 8001e90:	4b09      	ldr	r3, [pc, #36]	@ (8001eb8 <io_coil_add_channel+0x58>)
 8001e92:	881b      	ldrh	r3, [r3, #0]
 8001e94:	4a09      	ldr	r2, [pc, #36]	@ (8001ebc <io_coil_add_channel+0x5c>)
 8001e96:	00db      	lsls	r3, r3, #3
 8001e98:	4413      	add	r3, r2
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	719a      	strb	r2, [r3, #6]
	io_coil_channel_count++;
 8001e9e:	4b06      	ldr	r3, [pc, #24]	@ (8001eb8 <io_coil_add_channel+0x58>)
 8001ea0:	881b      	ldrh	r3, [r3, #0]
 8001ea2:	3301      	adds	r3, #1
 8001ea4:	b29a      	uxth	r2, r3
 8001ea6:	4b04      	ldr	r3, [pc, #16]	@ (8001eb8 <io_coil_add_channel+0x58>)
 8001ea8:	801a      	strh	r2, [r3, #0]
 8001eaa:	e000      	b.n	8001eae <io_coil_add_channel+0x4e>
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8001eac:	bf00      	nop
}
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr
 8001eb8:	20000ac8 	.word	0x20000ac8
 8001ebc:	20000aa8 	.word	0x20000aa8

08001ec0 <io_coil_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or 0 if the channel index is invalid.
 */
GPIO_PinState io_coil_read(uint16_t index) {
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 8001eca:	4b09      	ldr	r3, [pc, #36]	@ (8001ef0 <io_coil_read+0x30>)
 8001ecc:	881b      	ldrh	r3, [r3, #0]
 8001ece:	88fa      	ldrh	r2, [r7, #6]
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d205      	bcs.n	8001ee0 <io_coil_read+0x20>
		return io_coil_channels[index].storedState;
 8001ed4:	88fb      	ldrh	r3, [r7, #6]
 8001ed6:	4a07      	ldr	r2, [pc, #28]	@ (8001ef4 <io_coil_read+0x34>)
 8001ed8:	00db      	lsls	r3, r3, #3
 8001eda:	4413      	add	r3, r2
 8001edc:	799b      	ldrb	r3, [r3, #6]
 8001ede:	e000      	b.n	8001ee2 <io_coil_read+0x22>
	}
	return GPIO_PIN_RESET;
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	20000ac8 	.word	0x20000ac8
 8001ef4:	20000aa8 	.word	0x20000aa8

08001ef8 <io_coil_write>:
 * This function writes the provided value to a coil output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_coil_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_coil_write(uint16_t index, GPIO_PinState value) {
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	4603      	mov	r3, r0
 8001f00:	460a      	mov	r2, r1
 8001f02:	80fb      	strh	r3, [r7, #6]
 8001f04:	4613      	mov	r3, r2
 8001f06:	717b      	strb	r3, [r7, #5]
	if (index >= 0 && index < io_coil_channel_count) {
 8001f08:	4b0d      	ldr	r3, [pc, #52]	@ (8001f40 <io_coil_write+0x48>)
 8001f0a:	881b      	ldrh	r3, [r3, #0]
 8001f0c:	88fa      	ldrh	r2, [r7, #6]
 8001f0e:	429a      	cmp	r2, r3
 8001f10:	d212      	bcs.n	8001f38 <io_coil_write+0x40>
		HAL_GPIO_WritePin(io_coil_channels[index].port, io_coil_channels[index].pin, value);
 8001f12:	88fb      	ldrh	r3, [r7, #6]
 8001f14:	4a0b      	ldr	r2, [pc, #44]	@ (8001f44 <io_coil_write+0x4c>)
 8001f16:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001f1a:	88fb      	ldrh	r3, [r7, #6]
 8001f1c:	4a09      	ldr	r2, [pc, #36]	@ (8001f44 <io_coil_write+0x4c>)
 8001f1e:	00db      	lsls	r3, r3, #3
 8001f20:	4413      	add	r3, r2
 8001f22:	889b      	ldrh	r3, [r3, #4]
 8001f24:	797a      	ldrb	r2, [r7, #5]
 8001f26:	4619      	mov	r1, r3
 8001f28:	f005 fa90 	bl	800744c <HAL_GPIO_WritePin>
		io_coil_channels[index].storedState = value;
 8001f2c:	88fb      	ldrh	r3, [r7, #6]
 8001f2e:	4a05      	ldr	r2, [pc, #20]	@ (8001f44 <io_coil_write+0x4c>)
 8001f30:	00db      	lsls	r3, r3, #3
 8001f32:	4413      	add	r3, r2
 8001f34:	797a      	ldrb	r2, [r7, #5]
 8001f36:	719a      	strb	r2, [r3, #6]
	}
}
 8001f38:	bf00      	nop
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	20000ac8 	.word	0x20000ac8
 8001f44:	20000aa8 	.word	0x20000aa8

08001f48 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4a13      	ldr	r2, [pc, #76]	@ (8001fa4 <io_discrete_in_add_channel+0x5c>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d109      	bne.n	8001f6e <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 8001f5a:	4b13      	ldr	r3, [pc, #76]	@ (8001fa8 <io_discrete_in_add_channel+0x60>)
 8001f5c:	881b      	ldrh	r3, [r3, #0]
 8001f5e:	2b03      	cmp	r3, #3
 8001f60:	d81a      	bhi.n	8001f98 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 8001f62:	4b11      	ldr	r3, [pc, #68]	@ (8001fa8 <io_discrete_in_add_channel+0x60>)
 8001f64:	881b      	ldrh	r3, [r3, #0]
 8001f66:	3301      	adds	r3, #1
 8001f68:	b29a      	uxth	r2, r3
 8001f6a:	4b0f      	ldr	r3, [pc, #60]	@ (8001fa8 <io_discrete_in_add_channel+0x60>)
 8001f6c:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 8001f6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001fac <io_discrete_in_add_channel+0x64>)
 8001f70:	881b      	ldrh	r3, [r3, #0]
 8001f72:	4619      	mov	r1, r3
 8001f74:	4a0e      	ldr	r2, [pc, #56]	@ (8001fb0 <io_discrete_in_add_channel+0x68>)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8001f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001fac <io_discrete_in_add_channel+0x64>)
 8001f7e:	881b      	ldrh	r3, [r3, #0]
 8001f80:	4a0b      	ldr	r2, [pc, #44]	@ (8001fb0 <io_discrete_in_add_channel+0x68>)
 8001f82:	00db      	lsls	r3, r3, #3
 8001f84:	4413      	add	r3, r2
 8001f86:	683a      	ldr	r2, [r7, #0]
 8001f88:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 8001f8a:	4b08      	ldr	r3, [pc, #32]	@ (8001fac <io_discrete_in_add_channel+0x64>)
 8001f8c:	881b      	ldrh	r3, [r3, #0]
 8001f8e:	3301      	adds	r3, #1
 8001f90:	b29a      	uxth	r2, r3
 8001f92:	4b06      	ldr	r3, [pc, #24]	@ (8001fac <io_discrete_in_add_channel+0x64>)
 8001f94:	801a      	strh	r2, [r3, #0]
 8001f96:	e000      	b.n	8001f9a <io_discrete_in_add_channel+0x52>
			return;
 8001f98:	bf00      	nop
}
 8001f9a:	370c      	adds	r7, #12
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr
 8001fa4:	08001ff5 	.word	0x08001ff5
 8001fa8:	20000aee 	.word	0x20000aee
 8001fac:	20000aec 	.word	0x20000aec
 8001fb0:	20000acc 	.word	0x20000acc

08001fb4 <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	4603      	mov	r3, r0
 8001fbc:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8001fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8001fec <io_discrete_in_read+0x38>)
 8001fc0:	881b      	ldrh	r3, [r3, #0]
 8001fc2:	88fa      	ldrh	r2, [r7, #6]
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d20c      	bcs.n	8001fe2 <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8001fc8:	88fb      	ldrh	r3, [r7, #6]
 8001fca:	4a09      	ldr	r2, [pc, #36]	@ (8001ff0 <io_discrete_in_read+0x3c>)
 8001fcc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001fd0:	88fb      	ldrh	r3, [r7, #6]
 8001fd2:	4907      	ldr	r1, [pc, #28]	@ (8001ff0 <io_discrete_in_read+0x3c>)
 8001fd4:	00db      	lsls	r3, r3, #3
 8001fd6:	440b      	add	r3, r1
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	4618      	mov	r0, r3
 8001fdc:	4790      	blx	r2
 8001fde:	4603      	mov	r3, r0
 8001fe0:	e000      	b.n	8001fe4 <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 8001fe2:	2300      	movs	r3, #0
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3708      	adds	r7, #8
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	20000aec 	.word	0x20000aec
 8001ff0:	20000acc 	.word	0x20000acc

08001ff4 <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	889b      	ldrh	r3, [r3, #4]
 8002008:	4619      	mov	r1, r3
 800200a:	4610      	mov	r0, r2
 800200c:	f005 fa06 	bl	800741c <HAL_GPIO_ReadPin>
 8002010:	4603      	mov	r3, r0
}
 8002012:	4618      	mov	r0, r3
 8002014:	3710      	adds	r7, #16
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
	...

0800201c <io_holding_reg_add_channel>:
 * be used to read from or write to. The channel number is incremented with each channel added.
 *
 * @param handle: Pointer to generic DAC handle.
 * @param channel: DAC channel number (e.g., DAC_CHANNEL_1)
 */
void io_holding_reg_add_channel(void* handle, uint32_t channel) {
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	6039      	str	r1, [r7, #0]
	if (io_holding_reg_channel_count >= MAX_IO_HOLDING_REG) return; // Cannot add another channel if all channels taken
 8002026:	4b1a      	ldr	r3, [pc, #104]	@ (8002090 <io_holding_reg_add_channel+0x74>)
 8002028:	881b      	ldrh	r3, [r3, #0]
 800202a:	2b01      	cmp	r3, #1
 800202c:	d829      	bhi.n	8002082 <io_holding_reg_add_channel+0x66>

	io_holding_reg_channels[io_holding_reg_channel_count].handle = handle;
 800202e:	4b18      	ldr	r3, [pc, #96]	@ (8002090 <io_holding_reg_add_channel+0x74>)
 8002030:	881b      	ldrh	r3, [r3, #0]
 8002032:	4619      	mov	r1, r3
 8002034:	4a17      	ldr	r2, [pc, #92]	@ (8002094 <io_holding_reg_add_channel+0x78>)
 8002036:	460b      	mov	r3, r1
 8002038:	005b      	lsls	r3, r3, #1
 800203a:	440b      	add	r3, r1
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	4413      	add	r3, r2
 8002040:	687a      	ldr	r2, [r7, #4]
 8002042:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].channel = channel;
 8002044:	4b12      	ldr	r3, [pc, #72]	@ (8002090 <io_holding_reg_add_channel+0x74>)
 8002046:	881b      	ldrh	r3, [r3, #0]
 8002048:	4619      	mov	r1, r3
 800204a:	4a12      	ldr	r2, [pc, #72]	@ (8002094 <io_holding_reg_add_channel+0x78>)
 800204c:	460b      	mov	r3, r1
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	440b      	add	r3, r1
 8002052:	009b      	lsls	r3, r3, #2
 8002054:	4413      	add	r3, r2
 8002056:	3304      	adds	r3, #4
 8002058:	683a      	ldr	r2, [r7, #0]
 800205a:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 800205c:	4b0c      	ldr	r3, [pc, #48]	@ (8002090 <io_holding_reg_add_channel+0x74>)
 800205e:	881b      	ldrh	r3, [r3, #0]
 8002060:	4619      	mov	r1, r3
 8002062:	4a0c      	ldr	r2, [pc, #48]	@ (8002094 <io_holding_reg_add_channel+0x78>)
 8002064:	460b      	mov	r3, r1
 8002066:	005b      	lsls	r3, r3, #1
 8002068:	440b      	add	r3, r1
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	4413      	add	r3, r2
 800206e:	3308      	adds	r3, #8
 8002070:	2200      	movs	r2, #0
 8002072:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channel_count++;
 8002074:	4b06      	ldr	r3, [pc, #24]	@ (8002090 <io_holding_reg_add_channel+0x74>)
 8002076:	881b      	ldrh	r3, [r3, #0]
 8002078:	3301      	adds	r3, #1
 800207a:	b29a      	uxth	r2, r3
 800207c:	4b04      	ldr	r3, [pc, #16]	@ (8002090 <io_holding_reg_add_channel+0x74>)
 800207e:	801a      	strh	r2, [r3, #0]
 8002080:	e000      	b.n	8002084 <io_holding_reg_add_channel+0x68>
	if (io_holding_reg_channel_count >= MAX_IO_HOLDING_REG) return; // Cannot add another channel if all channels taken
 8002082:	bf00      	nop
}
 8002084:	370c      	adds	r7, #12
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	20000b08 	.word	0x20000b08
 8002094:	20000af0 	.word	0x20000af0

08002098 <io_holding_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The last written value for the holding register, or 0 if the channel is invalid.
 */
uint16_t io_holding_reg_read(uint16_t index) {
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	4603      	mov	r3, r0
 80020a0:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 80020a2:	4b0b      	ldr	r3, [pc, #44]	@ (80020d0 <io_holding_reg_read+0x38>)
 80020a4:	881b      	ldrh	r3, [r3, #0]
 80020a6:	88fa      	ldrh	r2, [r7, #6]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d209      	bcs.n	80020c0 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 80020ac:	88fa      	ldrh	r2, [r7, #6]
 80020ae:	4909      	ldr	r1, [pc, #36]	@ (80020d4 <io_holding_reg_read+0x3c>)
 80020b0:	4613      	mov	r3, r2
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	4413      	add	r3, r2
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	440b      	add	r3, r1
 80020ba:	3308      	adds	r3, #8
 80020bc:	881b      	ldrh	r3, [r3, #0]
 80020be:	e000      	b.n	80020c2 <io_holding_reg_read+0x2a>
	}
	return 0;
 80020c0:	2300      	movs	r3, #0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	20000b08 	.word	0x20000b08
 80020d4:	20000af0 	.word	0x20000af0

080020d8 <io_holding_reg_write>:
 * This function writes the provided value to a holding register. It sets the DAC output voltage based on the provided value (e.g., 0-4095).
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_holding_reg_add_channel).
 * @param value: The value to write to the holding register.
 */
void io_holding_reg_write(uint16_t index, uint16_t value) {
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	4603      	mov	r3, r0
 80020e0:	460a      	mov	r2, r1
 80020e2:	80fb      	strh	r3, [r7, #6]
 80020e4:	4613      	mov	r3, r2
 80020e6:	80bb      	strh	r3, [r7, #4]
	if (index >= 0 && index < io_holding_reg_channel_count) {
 80020e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002168 <io_holding_reg_write+0x90>)
 80020ea:	881b      	ldrh	r3, [r3, #0]
 80020ec:	88fa      	ldrh	r2, [r7, #6]
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d236      	bcs.n	8002160 <io_holding_reg_write+0x88>
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = (DAC_HandleTypeDef*)io_holding_reg_channels[index].handle; // cast generic handle to DAC_HandleTypeDef
 80020f2:	88fa      	ldrh	r2, [r7, #6]
 80020f4:	491d      	ldr	r1, [pc, #116]	@ (800216c <io_holding_reg_write+0x94>)
 80020f6:	4613      	mov	r3, r2
 80020f8:	005b      	lsls	r3, r3, #1
 80020fa:	4413      	add	r3, r2
 80020fc:	009b      	lsls	r3, r3, #2
 80020fe:	440b      	add	r3, r1
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	60fb      	str	r3, [r7, #12]

		// Scale modbus 16 bit value to 12 bit DAC range
		uint32_t scaledValue = (value * 4095U) / 65535U;
 8002104:	88ba      	ldrh	r2, [r7, #4]
 8002106:	4613      	mov	r3, r2
 8002108:	031b      	lsls	r3, r3, #12
 800210a:	1a9b      	subs	r3, r3, r2
 800210c:	4a18      	ldr	r2, [pc, #96]	@ (8002170 <io_holding_reg_write+0x98>)
 800210e:	fba2 2303 	umull	r2, r3, r2, r3
 8002112:	0bdb      	lsrs	r3, r3, #15
 8002114:	60bb      	str	r3, [r7, #8]

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, io_holding_reg_channels[index].channel, DAC_ALIGN_12B_R, scaledValue);
 8002116:	88fa      	ldrh	r2, [r7, #6]
 8002118:	4914      	ldr	r1, [pc, #80]	@ (800216c <io_holding_reg_write+0x94>)
 800211a:	4613      	mov	r3, r2
 800211c:	005b      	lsls	r3, r3, #1
 800211e:	4413      	add	r3, r2
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	440b      	add	r3, r1
 8002124:	3304      	adds	r3, #4
 8002126:	6819      	ldr	r1, [r3, #0]
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	2200      	movs	r2, #0
 800212c:	68f8      	ldr	r0, [r7, #12]
 800212e:	f004 fad9 	bl	80066e4 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		// TODO: Move to init so its only ran once. doesnt need to be run each time
		HAL_DAC_Start(hdac, io_holding_reg_channels[index].channel);
 8002132:	88fa      	ldrh	r2, [r7, #6]
 8002134:	490d      	ldr	r1, [pc, #52]	@ (800216c <io_holding_reg_write+0x94>)
 8002136:	4613      	mov	r3, r2
 8002138:	005b      	lsls	r3, r3, #1
 800213a:	4413      	add	r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	440b      	add	r3, r1
 8002140:	3304      	adds	r3, #4
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4619      	mov	r1, r3
 8002146:	68f8      	ldr	r0, [r7, #12]
 8002148:	f004 fa60 	bl	800660c <HAL_DAC_Start>

		// Store the set value
		io_holding_reg_channels[index].storedValue = value;
 800214c:	88fa      	ldrh	r2, [r7, #6]
 800214e:	4907      	ldr	r1, [pc, #28]	@ (800216c <io_holding_reg_write+0x94>)
 8002150:	4613      	mov	r3, r2
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	4413      	add	r3, r2
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	440b      	add	r3, r1
 800215a:	3308      	adds	r3, #8
 800215c:	88ba      	ldrh	r2, [r7, #4]
 800215e:	801a      	strh	r2, [r3, #0]
#endif
	}
}
 8002160:	bf00      	nop
 8002162:	3710      	adds	r7, #16
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	20000b08 	.word	0x20000b08
 800216c:	20000af0 	.word	0x20000af0
 8002170:	80008001 	.word	0x80008001

08002174 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4a13      	ldr	r2, [pc, #76]	@ (80021d0 <io_input_reg_add_channel+0x5c>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d109      	bne.n	800219a <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_ADC_INPUT_REG) {
 8002186:	4b13      	ldr	r3, [pc, #76]	@ (80021d4 <io_input_reg_add_channel+0x60>)
 8002188:	881b      	ldrh	r3, [r3, #0]
 800218a:	2b03      	cmp	r3, #3
 800218c:	d81a      	bhi.n	80021c4 <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 800218e:	4b11      	ldr	r3, [pc, #68]	@ (80021d4 <io_input_reg_add_channel+0x60>)
 8002190:	881b      	ldrh	r3, [r3, #0]
 8002192:	3301      	adds	r3, #1
 8002194:	b29a      	uxth	r2, r3
 8002196:	4b0f      	ldr	r3, [pc, #60]	@ (80021d4 <io_input_reg_add_channel+0x60>)
 8002198:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 800219a:	4b0f      	ldr	r3, [pc, #60]	@ (80021d8 <io_input_reg_add_channel+0x64>)
 800219c:	881b      	ldrh	r3, [r3, #0]
 800219e:	4619      	mov	r1, r3
 80021a0:	4a0e      	ldr	r2, [pc, #56]	@ (80021dc <io_input_reg_add_channel+0x68>)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 80021a8:	4b0b      	ldr	r3, [pc, #44]	@ (80021d8 <io_input_reg_add_channel+0x64>)
 80021aa:	881b      	ldrh	r3, [r3, #0]
 80021ac:	4a0b      	ldr	r2, [pc, #44]	@ (80021dc <io_input_reg_add_channel+0x68>)
 80021ae:	00db      	lsls	r3, r3, #3
 80021b0:	4413      	add	r3, r2
 80021b2:	683a      	ldr	r2, [r7, #0]
 80021b4:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 80021b6:	4b08      	ldr	r3, [pc, #32]	@ (80021d8 <io_input_reg_add_channel+0x64>)
 80021b8:	881b      	ldrh	r3, [r3, #0]
 80021ba:	3301      	adds	r3, #1
 80021bc:	b29a      	uxth	r2, r3
 80021be:	4b06      	ldr	r3, [pc, #24]	@ (80021d8 <io_input_reg_add_channel+0x64>)
 80021c0:	801a      	strh	r2, [r3, #0]
 80021c2:	e000      	b.n	80021c6 <io_input_reg_add_channel+0x52>
			return;
 80021c4:	bf00      	nop
}
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr
 80021d0:	08002221 	.word	0x08002221
 80021d4:	2000130e 	.word	0x2000130e
 80021d8:	2000130c 	.word	0x2000130c
 80021dc:	20000b0c 	.word	0x20000b0c

080021e0 <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	4603      	mov	r3, r0
 80021e8:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 80021ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002218 <io_input_reg_read+0x38>)
 80021ec:	881b      	ldrh	r3, [r3, #0]
 80021ee:	88fa      	ldrh	r2, [r7, #6]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d20c      	bcs.n	800220e <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 80021f4:	88fb      	ldrh	r3, [r7, #6]
 80021f6:	4a09      	ldr	r2, [pc, #36]	@ (800221c <io_input_reg_read+0x3c>)
 80021f8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80021fc:	88fb      	ldrh	r3, [r7, #6]
 80021fe:	4907      	ldr	r1, [pc, #28]	@ (800221c <io_input_reg_read+0x3c>)
 8002200:	00db      	lsls	r3, r3, #3
 8002202:	440b      	add	r3, r1
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	4618      	mov	r0, r3
 8002208:	4790      	blx	r2
 800220a:	4603      	mov	r3, r0
 800220c:	e000      	b.n	8002210 <io_input_reg_read+0x30>
	}
	return 0;
 800220e:	2300      	movs	r3, #0
}
 8002210:	4618      	mov	r0, r3
 8002212:	3708      	adds	r7, #8
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	2000130c 	.word	0x2000130c
 800221c:	20000b0c 	.word	0x20000b0c

08002220 <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel) {
 8002220:	b580      	push	{r7, lr}
 8002222:	b08c      	sub	sp, #48	@ 0x30
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 8002228:	4b1d      	ldr	r3, [pc, #116]	@ (80022a0 <adc_read_func+0x80>)
 800222a:	62fb      	str	r3, [r7, #44]	@ 0x2c

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 800222c:	481c      	ldr	r0, [pc, #112]	@ (80022a0 <adc_read_func+0x80>)
 800222e:	f003 f945 	bl	80054bc <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 8002232:	f107 030c 	add.w	r3, r7, #12
 8002236:	2220      	movs	r2, #32
 8002238:	2100      	movs	r1, #0
 800223a:	4618      	mov	r0, r3
 800223c:	f00f f97b 	bl	8011536 <memset>
		sConfig.Channel = channel;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 8002244:	2306      	movs	r3, #6
 8002246:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 8002248:	2304      	movs	r3, #4
 800224a:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 800224c:	237f      	movs	r3, #127	@ 0x7f
 800224e:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 8002250:	f107 030c 	add.w	r3, r7, #12
 8002254:	4619      	mov	r1, r3
 8002256:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002258:	f003 fa4a 	bl	80056f0 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 800225c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800225e:	f003 f871 	bl	8005344 <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 8002262:	2164      	movs	r1, #100	@ 0x64
 8002264:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002266:	f003 f95d 	bl	8005524 <HAL_ADC_PollForConversion>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d10f      	bne.n	8002290 <adc_read_func+0x70>
			//HAL_ADC_Stop(hadc);
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 8002270:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002272:	f003 fa2f 	bl	80056d4 <HAL_ADC_GetValue>
 8002276:	4602      	mov	r2, r0
 8002278:	4613      	mov	r3, r2
 800227a:	041b      	lsls	r3, r3, #16
 800227c:	1a9a      	subs	r2, r3, r2
 800227e:	4b09      	ldr	r3, [pc, #36]	@ (80022a4 <adc_read_func+0x84>)
 8002280:	fba3 1302 	umull	r1, r3, r3, r2
 8002284:	1ad2      	subs	r2, r2, r3
 8002286:	0852      	lsrs	r2, r2, #1
 8002288:	4413      	add	r3, r2
 800228a:	0adb      	lsrs	r3, r3, #11
 800228c:	b29b      	uxth	r3, r3
 800228e:	e003      	b.n	8002298 <adc_read_func+0x78>
		}
		HAL_ADC_Stop(hadc);
 8002290:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002292:	f003 f913 	bl	80054bc <HAL_ADC_Stop>
#endif
	return 0;
 8002296:	2300      	movs	r3, #0
}
 8002298:	4618      	mov	r0, r3
 800229a:	3730      	adds	r7, #48	@ 0x30
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	20001310 	.word	0x20001310
 80022a4:	00100101 	.word	0x00100101

080022a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b08e      	sub	sp, #56	@ 0x38
 80022ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022ae:	f002 fbb8 	bl	8004a22 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022b2:	f000 f933 	bl	800251c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022b6:	f000 fb37 	bl	8002928 <MX_GPIO_Init>
  MX_DMA_Init();
 80022ba:	f000 fb03 	bl	80028c4 <MX_DMA_Init>
  MX_I2C1_Init();
 80022be:	f000 fa35 	bl	800272c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80022c2:	f000 fab1 	bl	8002828 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80022c6:	f000 f975 	bl	80025b4 <MX_ADC1_Init>
  MX_DAC1_Init();
 80022ca:	f000 f9eb 	bl	80026a4 <MX_DAC1_Init>
  MX_USB_Device_Init();
 80022ce:	f00d fe5b 	bl	800ff88 <MX_USB_Device_Init>
  MX_SPI1_Init();
 80022d2:	f000 fa6b 	bl	80027ac <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80022d6:	f00c f947 	bl	800e568 <MX_FATFS_Init>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d001      	beq.n	80022e4 <main+0x3c>
    Error_Handler();
 80022e0:	f000 fbc0 	bl	8002a64 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 80022e4:	f7fe ffc8 	bl	8001278 <display_Setup>
	display_Boot();
 80022e8:	f7fe ffcc 	bl	8001284 <display_Boot>

	// Config
	#define DEBOUNCE_DELAY 50 // milliseconds

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 80022ec:	2001      	movs	r0, #1
 80022ee:	f000 ff8d 	bl	800320c <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1
 80022f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80022f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022fa:	f002 f97d 	bl	80045f8 <RS485_Setup>

  	// Initialise Devices
  	I2C_Setup(&hi2c1);
 80022fe:	4877      	ldr	r0, [pc, #476]	@ (80024dc <main+0x234>)
 8002300:	f7ff fa72 	bl	80017e8 <I2C_Setup>
  	INA226_Init(&hi2c1);
 8002304:	4875      	ldr	r0, [pc, #468]	@ (80024dc <main+0x234>)
 8002306:	f7ff fb15 	bl	8001934 <INA226_Init>
  	automation_Init();
 800230a:	f7fe ff23 	bl	8001154 <automation_Init>

  	// Setup Coils [HARDWARE]
  	io_coil_add_channel(GPIOC, DOUT1_Pin);
 800230e:	2110      	movs	r1, #16
 8002310:	4873      	ldr	r0, [pc, #460]	@ (80024e0 <main+0x238>)
 8002312:	f7ff fda5 	bl	8001e60 <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT2_Pin);
 8002316:	2101      	movs	r1, #1
 8002318:	4872      	ldr	r0, [pc, #456]	@ (80024e4 <main+0x23c>)
 800231a:	f7ff fda1 	bl	8001e60 <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT3_Pin);
 800231e:	2102      	movs	r1, #2
 8002320:	4870      	ldr	r0, [pc, #448]	@ (80024e4 <main+0x23c>)
 8002322:	f7ff fd9d 	bl	8001e60 <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT4_Pin);
 8002326:	2104      	movs	r1, #4
 8002328:	486e      	ldr	r0, [pc, #440]	@ (80024e4 <main+0x23c>)
 800232a:	f7ff fd99 	bl	8001e60 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 800232e:	4a6e      	ldr	r2, [pc, #440]	@ (80024e8 <main+0x240>)
 8002330:	f107 031c 	add.w	r3, r7, #28
 8002334:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002338:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 800233c:	4a6b      	ldr	r2, [pc, #428]	@ (80024ec <main+0x244>)
 800233e:	f107 0314 	add.w	r3, r7, #20
 8002342:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002346:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 800234a:	4a69      	ldr	r2, [pc, #420]	@ (80024f0 <main+0x248>)
 800234c:	f107 030c 	add.w	r3, r7, #12
 8002350:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002354:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 8002358:	4a66      	ldr	r2, [pc, #408]	@ (80024f4 <main+0x24c>)
 800235a:	1d3b      	adds	r3, r7, #4
 800235c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002360:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 8002364:	f107 031c 	add.w	r3, r7, #28
 8002368:	4619      	mov	r1, r3
 800236a:	4863      	ldr	r0, [pc, #396]	@ (80024f8 <main+0x250>)
 800236c:	f7ff fdec 	bl	8001f48 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 8002370:	f107 0314 	add.w	r3, r7, #20
 8002374:	4619      	mov	r1, r3
 8002376:	4860      	ldr	r0, [pc, #384]	@ (80024f8 <main+0x250>)
 8002378:	f7ff fde6 	bl	8001f48 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 800237c:	f107 030c 	add.w	r3, r7, #12
 8002380:	4619      	mov	r1, r3
 8002382:	485d      	ldr	r0, [pc, #372]	@ (80024f8 <main+0x250>)
 8002384:	f7ff fde0 	bl	8001f48 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 8002388:	1d3b      	adds	r3, r7, #4
 800238a:	4619      	mov	r1, r3
 800238c:	485a      	ldr	r0, [pc, #360]	@ (80024f8 <main+0x250>)
 800238e:	f7ff fddb 	bl	8001f48 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(&hdac1, DAC_CHANNEL_1);
 8002392:	2100      	movs	r1, #0
 8002394:	4859      	ldr	r0, [pc, #356]	@ (80024fc <main+0x254>)
 8002396:	f7ff fe41 	bl	800201c <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(&hdac1, DAC_CHANNEL_2);
 800239a:	2110      	movs	r1, #16
 800239c:	4857      	ldr	r0, [pc, #348]	@ (80024fc <main+0x254>)
 800239e:	f7ff fe3d 	bl	800201c <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1);
 80023a2:	4957      	ldr	r1, [pc, #348]	@ (8002500 <main+0x258>)
 80023a4:	4857      	ldr	r0, [pc, #348]	@ (8002504 <main+0x25c>)
 80023a6:	f7ff fee5 	bl	8002174 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2);
 80023aa:	4957      	ldr	r1, [pc, #348]	@ (8002508 <main+0x260>)
 80023ac:	4855      	ldr	r0, [pc, #340]	@ (8002504 <main+0x25c>)
 80023ae:	f7ff fee1 	bl	8002174 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11);
 80023b2:	4956      	ldr	r1, [pc, #344]	@ (800250c <main+0x264>)
 80023b4:	4853      	ldr	r0, [pc, #332]	@ (8002504 <main+0x25c>)
 80023b6:	f7ff fedd 	bl	8002174 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14);
 80023ba:	4955      	ldr	r1, [pc, #340]	@ (8002510 <main+0x268>)
 80023bc:	4851      	ldr	r0, [pc, #324]	@ (8002504 <main+0x25c>)
 80023be:	f7ff fed9 	bl	8002174 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1);
 80023c2:	4946      	ldr	r1, [pc, #280]	@ (80024dc <main+0x234>)
 80023c4:	4853      	ldr	r0, [pc, #332]	@ (8002514 <main+0x26c>)
 80023c6:	f7ff fed5 	bl	8002174 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1);
 80023ca:	4944      	ldr	r1, [pc, #272]	@ (80024dc <main+0x234>)
 80023cc:	4852      	ldr	r0, [pc, #328]	@ (8002518 <main+0x270>)
 80023ce:	f7ff fed1 	bl	8002174 <io_input_reg_add_channel>


  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 80023d2:	2201      	movs	r2, #1
 80023d4:	2140      	movs	r1, #64	@ 0x40
 80023d6:	4842      	ldr	r0, [pc, #264]	@ (80024e0 <main+0x238>)
 80023d8:	f005 f838 	bl	800744c <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80023dc:	203c      	movs	r0, #60	@ 0x3c
 80023de:	f002 fb91 	bl	8004b04 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 80023e2:	2200      	movs	r2, #0
 80023e4:	2140      	movs	r1, #64	@ 0x40
 80023e6:	483e      	ldr	r0, [pc, #248]	@ (80024e0 <main+0x238>)
 80023e8:	f005 f830 	bl	800744c <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80023ec:	203c      	movs	r0, #60	@ 0x3c
 80023ee:	f002 fb89 	bl	8004b04 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 80023f2:	2201      	movs	r2, #1
 80023f4:	2140      	movs	r1, #64	@ 0x40
 80023f6:	483a      	ldr	r0, [pc, #232]	@ (80024e0 <main+0x238>)
 80023f8:	f005 f828 	bl	800744c <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80023fc:	203c      	movs	r0, #60	@ 0x3c
 80023fe:	f002 fb81 	bl	8004b04 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8002402:	2200      	movs	r2, #0
 8002404:	2140      	movs	r1, #64	@ 0x40
 8002406:	4836      	ldr	r0, [pc, #216]	@ (80024e0 <main+0x238>)
 8002408:	f005 f820 	bl	800744c <HAL_GPIO_WritePin>

	HAL_Delay(1000);
 800240c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002410:	f002 fb78 	bl	8004b04 <HAL_Delay>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 8002414:	f7fe ff60 	bl	80012d8 <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 8002418:	2300      	movs	r3, #0
 800241a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	uint32_t lastButtonPress = 0;
 800241e:	2300      	movs	r3, #0
 8002420:	633b      	str	r3, [r7, #48]	@ 0x30

	uint32_t loopCounter = 0;
 8002422:	2300      	movs	r3, #0
 8002424:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 8002426:	f002 fb61 	bl	8004aec <HAL_GetTick>
 800242a:	62b8      	str	r0, [r7, #40]	@ 0x28

  while (1)
  {
	  loopCounter++;
 800242c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800242e:	3301      	adds	r3, #1
 8002430:	62fb      	str	r3, [r7, #44]	@ 0x2c

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 8002432:	f002 f9ef 	bl	8004814 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 8002436:	f002 fa31 	bl	800489c <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 800243a:	f7fe fe93 	bl	8001164 <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 800243e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002442:	4827      	ldr	r0, [pc, #156]	@ (80024e0 <main+0x238>)
 8002444:	f004 ffea 	bl	800741c <HAL_GPIO_ReadPin>
 8002448:	4603      	mov	r3, r0
 800244a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	  if (btn1 == GPIO_PIN_SET) {
 800244e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002452:	2b01      	cmp	r3, #1
 8002454:	d113      	bne.n	800247e <main+0x1d6>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 8002456:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800245a:	2b00      	cmp	r3, #0
 800245c:	d116      	bne.n	800248c <main+0x1e4>
 800245e:	f002 fb45 	bl	8004aec <HAL_GetTick>
 8002462:	4602      	mov	r2, r0
 8002464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	2b32      	cmp	r3, #50	@ 0x32
 800246a:	d90f      	bls.n	800248c <main+0x1e4>
			  display_BtnPress();
 800246c:	f7ff f98a 	bl	8001784 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 8002470:	f002 fb3c 	bl	8004aec <HAL_GetTick>
 8002474:	6338      	str	r0, [r7, #48]	@ 0x30
			  btn1status = 1;
 8002476:	2301      	movs	r3, #1
 8002478:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800247c:	e006      	b.n	800248c <main+0x1e4>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 800247e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002482:	2b00      	cmp	r3, #0
 8002484:	d102      	bne.n	800248c <main+0x1e4>
		  btn1status = 0;
 8002486:	2300      	movs	r3, #0
 8002488:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 800248c:	f002 fb2e 	bl	8004aec <HAL_GetTick>
 8002490:	4602      	mov	r2, r0
 8002492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800249a:	d205      	bcs.n	80024a8 <main+0x200>
 800249c:	f002 fb26 	bl	8004aec <HAL_GetTick>
 80024a0:	4602      	mov	r2, r0
 80024a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d906      	bls.n	80024b6 <main+0x20e>
		  lastTimeTick = HAL_GetTick();
 80024a8:	f002 fb20 	bl	8004aec <HAL_GetTick>
 80024ac:	62b8      	str	r0, [r7, #40]	@ 0x28
		  loopCounter = 0;
 80024ae:	2300      	movs	r3, #0
 80024b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		  // Update display
		  display_StatusPage();
 80024b2:	f7fe ff11 	bl	80012d8 <display_StatusPage>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 80024b6:	f002 fb19 	bl	8004aec <HAL_GetTick>
 80024ba:	4602      	mov	r2, r0
 80024bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	f242 720f 	movw	r2, #9999	@ 0x270f
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d805      	bhi.n	80024d4 <main+0x22c>
 80024c8:	f002 fb10 	bl	8004aec <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d9ab      	bls.n	800242c <main+0x184>
		  display_setPage(0);
 80024d4:	2000      	movs	r0, #0
 80024d6:	f7ff f96f 	bl	80017b8 <display_setPage>
  {
 80024da:	e7a7      	b.n	800242c <main+0x184>
 80024dc:	20001390 	.word	0x20001390
 80024e0:	48000800 	.word	0x48000800
 80024e4:	48000400 	.word	0x48000400
 80024e8:	08013798 	.word	0x08013798
 80024ec:	080137a0 	.word	0x080137a0
 80024f0:	080137a8 	.word	0x080137a8
 80024f4:	080137b0 	.word	0x080137b0
 80024f8:	08001ff5 	.word	0x08001ff5
 80024fc:	2000137c 	.word	0x2000137c
 8002500:	04300002 	.word	0x04300002
 8002504:	08002221 	.word	0x08002221
 8002508:	08600004 	.word	0x08600004
 800250c:	2e300800 	.word	0x2e300800
 8002510:	3ac04000 	.word	0x3ac04000
 8002514:	0800196d 	.word	0x0800196d
 8002518:	080019ad 	.word	0x080019ad

0800251c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b094      	sub	sp, #80	@ 0x50
 8002520:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002522:	f107 0318 	add.w	r3, r7, #24
 8002526:	2238      	movs	r2, #56	@ 0x38
 8002528:	2100      	movs	r1, #0
 800252a:	4618      	mov	r0, r3
 800252c:	f00f f803 	bl	8011536 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002530:	1d3b      	adds	r3, r7, #4
 8002532:	2200      	movs	r2, #0
 8002534:	601a      	str	r2, [r3, #0]
 8002536:	605a      	str	r2, [r3, #4]
 8002538:	609a      	str	r2, [r3, #8]
 800253a:	60da      	str	r2, [r3, #12]
 800253c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800253e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002542:	f007 fbeb 	bl	8009d1c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002546:	2302      	movs	r3, #2
 8002548:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800254a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800254e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002550:	2340      	movs	r3, #64	@ 0x40
 8002552:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002554:	2302      	movs	r3, #2
 8002556:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002558:	2302      	movs	r3, #2
 800255a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800255c:	2301      	movs	r3, #1
 800255e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8002560:	230c      	movs	r3, #12
 8002562:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002564:	2302      	movs	r3, #2
 8002566:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8002568:	2304      	movs	r3, #4
 800256a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800256c:	2302      	movs	r3, #2
 800256e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002570:	f107 0318 	add.w	r3, r7, #24
 8002574:	4618      	mov	r0, r3
 8002576:	f007 fc85 	bl	8009e84 <HAL_RCC_OscConfig>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	d001      	beq.n	8002584 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8002580:	f000 fa70 	bl	8002a64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002584:	230f      	movs	r3, #15
 8002586:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002588:	2301      	movs	r3, #1
 800258a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800258c:	2300      	movs	r3, #0
 800258e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002590:	2300      	movs	r3, #0
 8002592:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002594:	2300      	movs	r3, #0
 8002596:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002598:	1d3b      	adds	r3, r7, #4
 800259a:	2100      	movs	r1, #0
 800259c:	4618      	mov	r0, r3
 800259e:	f007 ff83 	bl	800a4a8 <HAL_RCC_ClockConfig>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <SystemClock_Config+0x90>
  {
    Error_Handler();
 80025a8:	f000 fa5c 	bl	8002a64 <Error_Handler>
  }
}
 80025ac:	bf00      	nop
 80025ae:	3750      	adds	r7, #80	@ 0x50
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}

080025b4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b08c      	sub	sp, #48	@ 0x30
 80025b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80025ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025be:	2200      	movs	r2, #0
 80025c0:	601a      	str	r2, [r3, #0]
 80025c2:	605a      	str	r2, [r3, #4]
 80025c4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80025c6:	1d3b      	adds	r3, r7, #4
 80025c8:	2220      	movs	r2, #32
 80025ca:	2100      	movs	r1, #0
 80025cc:	4618      	mov	r0, r3
 80025ce:	f00e ffb2 	bl	8011536 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80025d2:	4b32      	ldr	r3, [pc, #200]	@ (800269c <MX_ADC1_Init+0xe8>)
 80025d4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80025d8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80025da:	4b30      	ldr	r3, [pc, #192]	@ (800269c <MX_ADC1_Init+0xe8>)
 80025dc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80025e0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80025e2:	4b2e      	ldr	r3, [pc, #184]	@ (800269c <MX_ADC1_Init+0xe8>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80025e8:	4b2c      	ldr	r3, [pc, #176]	@ (800269c <MX_ADC1_Init+0xe8>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80025ee:	4b2b      	ldr	r3, [pc, #172]	@ (800269c <MX_ADC1_Init+0xe8>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80025f4:	4b29      	ldr	r3, [pc, #164]	@ (800269c <MX_ADC1_Init+0xe8>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80025fa:	4b28      	ldr	r3, [pc, #160]	@ (800269c <MX_ADC1_Init+0xe8>)
 80025fc:	2204      	movs	r2, #4
 80025fe:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002600:	4b26      	ldr	r3, [pc, #152]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002602:	2200      	movs	r2, #0
 8002604:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002606:	4b25      	ldr	r3, [pc, #148]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002608:	2200      	movs	r2, #0
 800260a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800260c:	4b23      	ldr	r3, [pc, #140]	@ (800269c <MX_ADC1_Init+0xe8>)
 800260e:	2201      	movs	r2, #1
 8002610:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002612:	4b22      	ldr	r3, [pc, #136]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002614:	2200      	movs	r2, #0
 8002616:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800261a:	4b20      	ldr	r3, [pc, #128]	@ (800269c <MX_ADC1_Init+0xe8>)
 800261c:	2200      	movs	r2, #0
 800261e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002620:	4b1e      	ldr	r3, [pc, #120]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002622:	2200      	movs	r2, #0
 8002624:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002626:	4b1d      	ldr	r3, [pc, #116]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002628:	2200      	movs	r2, #0
 800262a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800262e:	4b1b      	ldr	r3, [pc, #108]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002630:	2200      	movs	r2, #0
 8002632:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002634:	4b19      	ldr	r3, [pc, #100]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002636:	2200      	movs	r2, #0
 8002638:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800263c:	4817      	ldr	r0, [pc, #92]	@ (800269c <MX_ADC1_Init+0xe8>)
 800263e:	f002 fcfd 	bl	800503c <HAL_ADC_Init>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d001      	beq.n	800264c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8002648:	f000 fa0c 	bl	8002a64 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800264c:	2300      	movs	r3, #0
 800264e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002650:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002654:	4619      	mov	r1, r3
 8002656:	4811      	ldr	r0, [pc, #68]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002658:	f003 fe02 	bl	8006260 <HAL_ADCEx_MultiModeConfigChannel>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d001      	beq.n	8002666 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002662:	f000 f9ff 	bl	8002a64 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002666:	4b0e      	ldr	r3, [pc, #56]	@ (80026a0 <MX_ADC1_Init+0xec>)
 8002668:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800266a:	2306      	movs	r3, #6
 800266c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800266e:	2300      	movs	r3, #0
 8002670:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002672:	237f      	movs	r3, #127	@ 0x7f
 8002674:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002676:	2304      	movs	r3, #4
 8002678:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800267a:	2300      	movs	r3, #0
 800267c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800267e:	1d3b      	adds	r3, r7, #4
 8002680:	4619      	mov	r1, r3
 8002682:	4806      	ldr	r0, [pc, #24]	@ (800269c <MX_ADC1_Init+0xe8>)
 8002684:	f003 f834 	bl	80056f0 <HAL_ADC_ConfigChannel>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800268e:	f000 f9e9 	bl	8002a64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002692:	bf00      	nop
 8002694:	3730      	adds	r7, #48	@ 0x30
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	20001310 	.word	0x20001310
 80026a0:	04300002 	.word	0x04300002

080026a4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b08c      	sub	sp, #48	@ 0x30
 80026a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80026aa:	463b      	mov	r3, r7
 80026ac:	2230      	movs	r2, #48	@ 0x30
 80026ae:	2100      	movs	r1, #0
 80026b0:	4618      	mov	r0, r3
 80026b2:	f00e ff40 	bl	8011536 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80026b6:	4b1b      	ldr	r3, [pc, #108]	@ (8002724 <MX_DAC1_Init+0x80>)
 80026b8:	4a1b      	ldr	r2, [pc, #108]	@ (8002728 <MX_DAC1_Init+0x84>)
 80026ba:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80026bc:	4819      	ldr	r0, [pc, #100]	@ (8002724 <MX_DAC1_Init+0x80>)
 80026be:	f003 ff82 	bl	80065c6 <HAL_DAC_Init>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d001      	beq.n	80026cc <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80026c8:	f000 f9cc 	bl	8002a64 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80026cc:	2302      	movs	r3, #2
 80026ce:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80026d0:	2300      	movs	r3, #0
 80026d2:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80026d4:	2300      	movs	r3, #0
 80026d6:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80026d8:	2300      	movs	r3, #0
 80026da:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80026dc:	2300      	movs	r3, #0
 80026de:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80026e0:	2300      	movs	r3, #0
 80026e2:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80026e4:	2300      	movs	r3, #0
 80026e6:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80026e8:	2301      	movs	r3, #1
 80026ea:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80026ec:	2300      	movs	r3, #0
 80026ee:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80026f0:	463b      	mov	r3, r7
 80026f2:	2200      	movs	r2, #0
 80026f4:	4619      	mov	r1, r3
 80026f6:	480b      	ldr	r0, [pc, #44]	@ (8002724 <MX_DAC1_Init+0x80>)
 80026f8:	f004 f822 	bl	8006740 <HAL_DAC_ConfigChannel>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8002702:	f000 f9af 	bl	8002a64 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002706:	463b      	mov	r3, r7
 8002708:	2210      	movs	r2, #16
 800270a:	4619      	mov	r1, r3
 800270c:	4805      	ldr	r0, [pc, #20]	@ (8002724 <MX_DAC1_Init+0x80>)
 800270e:	f004 f817 	bl	8006740 <HAL_DAC_ConfigChannel>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d001      	beq.n	800271c <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8002718:	f000 f9a4 	bl	8002a64 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800271c:	bf00      	nop
 800271e:	3730      	adds	r7, #48	@ 0x30
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	2000137c 	.word	0x2000137c
 8002728:	50000800 	.word	0x50000800

0800272c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002730:	4b1b      	ldr	r3, [pc, #108]	@ (80027a0 <MX_I2C1_Init+0x74>)
 8002732:	4a1c      	ldr	r2, [pc, #112]	@ (80027a4 <MX_I2C1_Init+0x78>)
 8002734:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 8002736:	4b1a      	ldr	r3, [pc, #104]	@ (80027a0 <MX_I2C1_Init+0x74>)
 8002738:	4a1b      	ldr	r2, [pc, #108]	@ (80027a8 <MX_I2C1_Init+0x7c>)
 800273a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800273c:	4b18      	ldr	r3, [pc, #96]	@ (80027a0 <MX_I2C1_Init+0x74>)
 800273e:	2200      	movs	r2, #0
 8002740:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002742:	4b17      	ldr	r3, [pc, #92]	@ (80027a0 <MX_I2C1_Init+0x74>)
 8002744:	2201      	movs	r2, #1
 8002746:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002748:	4b15      	ldr	r3, [pc, #84]	@ (80027a0 <MX_I2C1_Init+0x74>)
 800274a:	2200      	movs	r2, #0
 800274c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800274e:	4b14      	ldr	r3, [pc, #80]	@ (80027a0 <MX_I2C1_Init+0x74>)
 8002750:	2200      	movs	r2, #0
 8002752:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002754:	4b12      	ldr	r3, [pc, #72]	@ (80027a0 <MX_I2C1_Init+0x74>)
 8002756:	2200      	movs	r2, #0
 8002758:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800275a:	4b11      	ldr	r3, [pc, #68]	@ (80027a0 <MX_I2C1_Init+0x74>)
 800275c:	2200      	movs	r2, #0
 800275e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002760:	4b0f      	ldr	r3, [pc, #60]	@ (80027a0 <MX_I2C1_Init+0x74>)
 8002762:	2200      	movs	r2, #0
 8002764:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002766:	480e      	ldr	r0, [pc, #56]	@ (80027a0 <MX_I2C1_Init+0x74>)
 8002768:	f004 fe88 	bl	800747c <HAL_I2C_Init>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002772:	f000 f977 	bl	8002a64 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002776:	2100      	movs	r1, #0
 8002778:	4809      	ldr	r0, [pc, #36]	@ (80027a0 <MX_I2C1_Init+0x74>)
 800277a:	f005 fd37 	bl	80081ec <HAL_I2CEx_ConfigAnalogFilter>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002784:	f000 f96e 	bl	8002a64 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002788:	2100      	movs	r1, #0
 800278a:	4805      	ldr	r0, [pc, #20]	@ (80027a0 <MX_I2C1_Init+0x74>)
 800278c:	f005 fd79 	bl	8008282 <HAL_I2CEx_ConfigDigitalFilter>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002796:	f000 f965 	bl	8002a64 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800279a:	bf00      	nop
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	20001390 	.word	0x20001390
 80027a4:	40005400 	.word	0x40005400
 80027a8:	00300617 	.word	0x00300617

080027ac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80027b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027b2:	4a1c      	ldr	r2, [pc, #112]	@ (8002824 <MX_SPI1_Init+0x78>)
 80027b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80027b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027b8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80027bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80027be:	4b18      	ldr	r3, [pc, #96]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80027c4:	4b16      	ldr	r3, [pc, #88]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027c6:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80027ca:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80027cc:	4b14      	ldr	r3, [pc, #80]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80027d2:	4b13      	ldr	r3, [pc, #76]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80027d8:	4b11      	ldr	r3, [pc, #68]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80027de:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80027e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80027ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80027f8:	4b09      	ldr	r3, [pc, #36]	@ (8002820 <MX_SPI1_Init+0x74>)
 80027fa:	2207      	movs	r2, #7
 80027fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80027fe:	4b08      	ldr	r3, [pc, #32]	@ (8002820 <MX_SPI1_Init+0x74>)
 8002800:	2200      	movs	r2, #0
 8002802:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002804:	4b06      	ldr	r3, [pc, #24]	@ (8002820 <MX_SPI1_Init+0x74>)
 8002806:	2208      	movs	r2, #8
 8002808:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800280a:	4805      	ldr	r0, [pc, #20]	@ (8002820 <MX_SPI1_Init+0x74>)
 800280c:	f008 fa58 	bl	800acc0 <HAL_SPI_Init>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d001      	beq.n	800281a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002816:	f000 f925 	bl	8002a64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800281a:	bf00      	nop
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	200013e4 	.word	0x200013e4
 8002824:	40013000 	.word	0x40013000

08002828 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800282c:	4b23      	ldr	r3, [pc, #140]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 800282e:	4a24      	ldr	r2, [pc, #144]	@ (80028c0 <MX_USART1_UART_Init+0x98>)
 8002830:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002832:	4b22      	ldr	r3, [pc, #136]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002834:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002838:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800283a:	4b20      	ldr	r3, [pc, #128]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 800283c:	2200      	movs	r2, #0
 800283e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8002840:	4b1e      	ldr	r3, [pc, #120]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002842:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002846:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002848:	4b1c      	ldr	r3, [pc, #112]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 800284a:	2200      	movs	r2, #0
 800284c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800284e:	4b1b      	ldr	r3, [pc, #108]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002850:	220c      	movs	r2, #12
 8002852:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002854:	4b19      	ldr	r3, [pc, #100]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002856:	2200      	movs	r2, #0
 8002858:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800285a:	4b18      	ldr	r3, [pc, #96]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 800285c:	2200      	movs	r2, #0
 800285e:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002860:	4b16      	ldr	r3, [pc, #88]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002862:	2200      	movs	r2, #0
 8002864:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002866:	4b15      	ldr	r3, [pc, #84]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002868:	2200      	movs	r2, #0
 800286a:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800286c:	4b13      	ldr	r3, [pc, #76]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 800286e:	2200      	movs	r2, #0
 8002870:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002872:	4812      	ldr	r0, [pc, #72]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002874:	f008 facf 	bl	800ae16 <HAL_UART_Init>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d001      	beq.n	8002882 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 800287e:	f000 f8f1 	bl	8002a64 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002882:	2100      	movs	r1, #0
 8002884:	480d      	ldr	r0, [pc, #52]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002886:	f009 feb8 	bl	800c5fa <HAL_UARTEx_SetTxFifoThreshold>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d001      	beq.n	8002894 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002890:	f000 f8e8 	bl	8002a64 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002894:	2100      	movs	r1, #0
 8002896:	4809      	ldr	r0, [pc, #36]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 8002898:	f009 feed 	bl	800c676 <HAL_UARTEx_SetRxFifoThreshold>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 80028a2:	f000 f8df 	bl	8002a64 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80028a6:	4805      	ldr	r0, [pc, #20]	@ (80028bc <MX_USART1_UART_Init+0x94>)
 80028a8:	f009 fe6e 	bl	800c588 <HAL_UARTEx_DisableFifoMode>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 80028b2:	f000 f8d7 	bl	8002a64 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80028b6:	bf00      	nop
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	20001448 	.word	0x20001448
 80028c0:	40013800 	.word	0x40013800

080028c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80028ca:	4b16      	ldr	r3, [pc, #88]	@ (8002924 <MX_DMA_Init+0x60>)
 80028cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028ce:	4a15      	ldr	r2, [pc, #84]	@ (8002924 <MX_DMA_Init+0x60>)
 80028d0:	f043 0304 	orr.w	r3, r3, #4
 80028d4:	6493      	str	r3, [r2, #72]	@ 0x48
 80028d6:	4b13      	ldr	r3, [pc, #76]	@ (8002924 <MX_DMA_Init+0x60>)
 80028d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028da:	f003 0304 	and.w	r3, r3, #4
 80028de:	607b      	str	r3, [r7, #4]
 80028e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80028e2:	4b10      	ldr	r3, [pc, #64]	@ (8002924 <MX_DMA_Init+0x60>)
 80028e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028e6:	4a0f      	ldr	r2, [pc, #60]	@ (8002924 <MX_DMA_Init+0x60>)
 80028e8:	f043 0301 	orr.w	r3, r3, #1
 80028ec:	6493      	str	r3, [r2, #72]	@ 0x48
 80028ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002924 <MX_DMA_Init+0x60>)
 80028f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028f2:	f003 0301 	and.w	r3, r3, #1
 80028f6:	603b      	str	r3, [r7, #0]
 80028f8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80028fa:	2200      	movs	r2, #0
 80028fc:	2100      	movs	r1, #0
 80028fe:	200b      	movs	r0, #11
 8002900:	f003 fe2d 	bl	800655e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002904:	200b      	movs	r0, #11
 8002906:	f003 fe44 	bl	8006592 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800290a:	2200      	movs	r2, #0
 800290c:	2100      	movs	r1, #0
 800290e:	200c      	movs	r0, #12
 8002910:	f003 fe25 	bl	800655e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002914:	200c      	movs	r0, #12
 8002916:	f003 fe3c 	bl	8006592 <HAL_NVIC_EnableIRQ>

}
 800291a:	bf00      	nop
 800291c:	3708      	adds	r7, #8
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	40021000 	.word	0x40021000

08002928 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b088      	sub	sp, #32
 800292c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800292e:	f107 030c 	add.w	r3, r7, #12
 8002932:	2200      	movs	r2, #0
 8002934:	601a      	str	r2, [r3, #0]
 8002936:	605a      	str	r2, [r3, #4]
 8002938:	609a      	str	r2, [r3, #8]
 800293a:	60da      	str	r2, [r3, #12]
 800293c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800293e:	4b46      	ldr	r3, [pc, #280]	@ (8002a58 <MX_GPIO_Init+0x130>)
 8002940:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002942:	4a45      	ldr	r2, [pc, #276]	@ (8002a58 <MX_GPIO_Init+0x130>)
 8002944:	f043 0304 	orr.w	r3, r3, #4
 8002948:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800294a:	4b43      	ldr	r3, [pc, #268]	@ (8002a58 <MX_GPIO_Init+0x130>)
 800294c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800294e:	f003 0304 	and.w	r3, r3, #4
 8002952:	60bb      	str	r3, [r7, #8]
 8002954:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002956:	4b40      	ldr	r3, [pc, #256]	@ (8002a58 <MX_GPIO_Init+0x130>)
 8002958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800295a:	4a3f      	ldr	r2, [pc, #252]	@ (8002a58 <MX_GPIO_Init+0x130>)
 800295c:	f043 0301 	orr.w	r3, r3, #1
 8002960:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002962:	4b3d      	ldr	r3, [pc, #244]	@ (8002a58 <MX_GPIO_Init+0x130>)
 8002964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	607b      	str	r3, [r7, #4]
 800296c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800296e:	4b3a      	ldr	r3, [pc, #232]	@ (8002a58 <MX_GPIO_Init+0x130>)
 8002970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002972:	4a39      	ldr	r2, [pc, #228]	@ (8002a58 <MX_GPIO_Init+0x130>)
 8002974:	f043 0302 	orr.w	r3, r3, #2
 8002978:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800297a:	4b37      	ldr	r3, [pc, #220]	@ (8002a58 <MX_GPIO_Init+0x130>)
 800297c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800297e:	f003 0302 	and.w	r3, r3, #2
 8002982:	603b      	str	r3, [r7, #0]
 8002984:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin, GPIO_PIN_RESET);
 8002986:	2200      	movs	r2, #0
 8002988:	2150      	movs	r1, #80	@ 0x50
 800298a:	4834      	ldr	r0, [pc, #208]	@ (8002a5c <MX_GPIO_Init+0x134>)
 800298c:	f004 fd5e 	bl	800744c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 8002990:	2200      	movs	r2, #0
 8002992:	2107      	movs	r1, #7
 8002994:	4832      	ldr	r0, [pc, #200]	@ (8002a60 <MX_GPIO_Init+0x138>)
 8002996:	f004 fd59 	bl	800744c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS485_DIR_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 800299a:	2200      	movs	r2, #0
 800299c:	f44f 4182 	mov.w	r1, #16640	@ 0x4100
 80029a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029a4:	f004 fd52 	bl	800744c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 80029a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80029ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029ae:	2300      	movs	r3, #0
 80029b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80029b2:	2302      	movs	r3, #2
 80029b4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 80029b6:	f107 030c 	add.w	r3, r7, #12
 80029ba:	4619      	mov	r1, r3
 80029bc:	4827      	ldr	r0, [pc, #156]	@ (8002a5c <MX_GPIO_Init+0x134>)
 80029be:	f004 fbab 	bl	8007118 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin|BTN2_Pin;
 80029c2:	f242 030c 	movw	r3, #8204	@ 0x200c
 80029c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029c8:	2300      	movs	r3, #0
 80029ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029cc:	2300      	movs	r3, #0
 80029ce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029d0:	f107 030c 	add.w	r3, r7, #12
 80029d4:	4619      	mov	r1, r3
 80029d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029da:	f004 fb9d 	bl	8007118 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin;
 80029de:	2350      	movs	r3, #80	@ 0x50
 80029e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029e2:	2301      	movs	r3, #1
 80029e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e6:	2300      	movs	r3, #0
 80029e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ea:	2300      	movs	r3, #0
 80029ec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029ee:	f107 030c 	add.w	r3, r7, #12
 80029f2:	4619      	mov	r1, r3
 80029f4:	4819      	ldr	r0, [pc, #100]	@ (8002a5c <MX_GPIO_Init+0x134>)
 80029f6:	f004 fb8f 	bl	8007118 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 80029fa:	2307      	movs	r3, #7
 80029fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029fe:	2301      	movs	r3, #1
 8002a00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a02:	2300      	movs	r3, #0
 8002a04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a06:	2300      	movs	r3, #0
 8002a08:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a0a:	f107 030c 	add.w	r3, r7, #12
 8002a0e:	4619      	mov	r1, r3
 8002a10:	4813      	ldr	r0, [pc, #76]	@ (8002a60 <MX_GPIO_Init+0x138>)
 8002a12:	f004 fb81 	bl	8007118 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 8002a16:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8002a1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a20:	2300      	movs	r3, #0
 8002a22:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a24:	f107 030c 	add.w	r3, r7, #12
 8002a28:	4619      	mov	r1, r3
 8002a2a:	480d      	ldr	r0, [pc, #52]	@ (8002a60 <MX_GPIO_Init+0x138>)
 8002a2c:	f004 fb74 	bl	8007118 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_DIR_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin|SD_CS_Pin;
 8002a30:	f44f 4382 	mov.w	r3, #16640	@ 0x4100
 8002a34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a36:	2301      	movs	r3, #1
 8002a38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a42:	f107 030c 	add.w	r3, r7, #12
 8002a46:	4619      	mov	r1, r3
 8002a48:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a4c:	f004 fb64 	bl	8007118 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002a50:	bf00      	nop
 8002a52:	3720      	adds	r7, #32
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	40021000 	.word	0x40021000
 8002a5c:	48000800 	.word	0x48000800
 8002a60:	48000400 	.word	0x48000400

08002a64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a64:	b480      	push	{r7}
 8002a66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a68:	b672      	cpsid	i
}
 8002a6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a6c:	bf00      	nop
 8002a6e:	e7fd      	b.n	8002a6c <Error_Handler+0x8>

08002a70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a76:	4b0f      	ldr	r3, [pc, #60]	@ (8002ab4 <HAL_MspInit+0x44>)
 8002a78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a7a:	4a0e      	ldr	r2, [pc, #56]	@ (8002ab4 <HAL_MspInit+0x44>)
 8002a7c:	f043 0301 	orr.w	r3, r3, #1
 8002a80:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a82:	4b0c      	ldr	r3, [pc, #48]	@ (8002ab4 <HAL_MspInit+0x44>)
 8002a84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a86:	f003 0301 	and.w	r3, r3, #1
 8002a8a:	607b      	str	r3, [r7, #4]
 8002a8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a8e:	4b09      	ldr	r3, [pc, #36]	@ (8002ab4 <HAL_MspInit+0x44>)
 8002a90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a92:	4a08      	ldr	r2, [pc, #32]	@ (8002ab4 <HAL_MspInit+0x44>)
 8002a94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a98:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a9a:	4b06      	ldr	r3, [pc, #24]	@ (8002ab4 <HAL_MspInit+0x44>)
 8002a9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aa2:	603b      	str	r3, [r7, #0]
 8002aa4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002aa6:	f007 f9dd 	bl	8009e64 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002aaa:	bf00      	nop
 8002aac:	3708      	adds	r7, #8
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	40021000 	.word	0x40021000

08002ab8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b09c      	sub	sp, #112	@ 0x70
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	601a      	str	r2, [r3, #0]
 8002ac8:	605a      	str	r2, [r3, #4]
 8002aca:	609a      	str	r2, [r3, #8]
 8002acc:	60da      	str	r2, [r3, #12]
 8002ace:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ad0:	f107 0318 	add.w	r3, r7, #24
 8002ad4:	2244      	movs	r2, #68	@ 0x44
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f00e fd2c 	bl	8011536 <memset>
  if(hadc->Instance==ADC1)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ae6:	d14d      	bne.n	8002b84 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002ae8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002aec:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002aee:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002af2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002af4:	f107 0318 	add.w	r3, r7, #24
 8002af8:	4618      	mov	r0, r3
 8002afa:	f007 fef1 	bl	800a8e0 <HAL_RCCEx_PeriphCLKConfig>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d001      	beq.n	8002b08 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002b04:	f7ff ffae 	bl	8002a64 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002b08:	4b20      	ldr	r3, [pc, #128]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b0c:	4a1f      	ldr	r2, [pc, #124]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b0e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002b12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b14:	4b1d      	ldr	r3, [pc, #116]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b18:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b1c:	617b      	str	r3, [r7, #20]
 8002b1e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b20:	4b1a      	ldr	r3, [pc, #104]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b24:	4a19      	ldr	r2, [pc, #100]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b26:	f043 0301 	orr.w	r3, r3, #1
 8002b2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b2c:	4b17      	ldr	r3, [pc, #92]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b30:	f003 0301 	and.w	r3, r3, #1
 8002b34:	613b      	str	r3, [r7, #16]
 8002b36:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b38:	4b14      	ldr	r3, [pc, #80]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b3c:	4a13      	ldr	r2, [pc, #76]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b3e:	f043 0302 	orr.w	r3, r3, #2
 8002b42:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b44:	4b11      	ldr	r3, [pc, #68]	@ (8002b8c <HAL_ADC_MspInit+0xd4>)
 8002b46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b48:	f003 0302 	and.w	r3, r3, #2
 8002b4c:	60fb      	str	r3, [r7, #12]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 8002b50:	2303      	movs	r3, #3
 8002b52:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b54:	2303      	movs	r3, #3
 8002b56:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b5c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002b60:	4619      	mov	r1, r3
 8002b62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b66:	f004 fad7 	bl	8007118 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 8002b6a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002b6e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b70:	2303      	movs	r3, #3
 8002b72:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b74:	2300      	movs	r3, #0
 8002b76:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b78:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	4804      	ldr	r0, [pc, #16]	@ (8002b90 <HAL_ADC_MspInit+0xd8>)
 8002b80:	f004 faca 	bl	8007118 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002b84:	bf00      	nop
 8002b86:	3770      	adds	r7, #112	@ 0x70
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}
 8002b8c:	40021000 	.word	0x40021000
 8002b90:	48000400 	.word	0x48000400

08002b94 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b08a      	sub	sp, #40	@ 0x28
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b9c:	f107 0314 	add.w	r3, r7, #20
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	601a      	str	r2, [r3, #0]
 8002ba4:	605a      	str	r2, [r3, #4]
 8002ba6:	609a      	str	r2, [r3, #8]
 8002ba8:	60da      	str	r2, [r3, #12]
 8002baa:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a15      	ldr	r2, [pc, #84]	@ (8002c08 <HAL_DAC_MspInit+0x74>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d124      	bne.n	8002c00 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002bb6:	4b15      	ldr	r3, [pc, #84]	@ (8002c0c <HAL_DAC_MspInit+0x78>)
 8002bb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bba:	4a14      	ldr	r2, [pc, #80]	@ (8002c0c <HAL_DAC_MspInit+0x78>)
 8002bbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bc2:	4b12      	ldr	r3, [pc, #72]	@ (8002c0c <HAL_DAC_MspInit+0x78>)
 8002bc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bc6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bca:	613b      	str	r3, [r7, #16]
 8002bcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bce:	4b0f      	ldr	r3, [pc, #60]	@ (8002c0c <HAL_DAC_MspInit+0x78>)
 8002bd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bd2:	4a0e      	ldr	r2, [pc, #56]	@ (8002c0c <HAL_DAC_MspInit+0x78>)
 8002bd4:	f043 0301 	orr.w	r3, r3, #1
 8002bd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bda:	4b0c      	ldr	r3, [pc, #48]	@ (8002c0c <HAL_DAC_MspInit+0x78>)
 8002bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bde:	f003 0301 	and.w	r3, r3, #1
 8002be2:	60fb      	str	r3, [r7, #12]
 8002be4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 8002be6:	2330      	movs	r3, #48	@ 0x30
 8002be8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bea:	2303      	movs	r3, #3
 8002bec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bf2:	f107 0314 	add.w	r3, r7, #20
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bfc:	f004 fa8c 	bl	8007118 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8002c00:	bf00      	nop
 8002c02:	3728      	adds	r7, #40	@ 0x28
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	50000800 	.word	0x50000800
 8002c0c:	40021000 	.word	0x40021000

08002c10 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b09c      	sub	sp, #112	@ 0x70
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c18:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	601a      	str	r2, [r3, #0]
 8002c20:	605a      	str	r2, [r3, #4]
 8002c22:	609a      	str	r2, [r3, #8]
 8002c24:	60da      	str	r2, [r3, #12]
 8002c26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c28:	f107 0318 	add.w	r3, r7, #24
 8002c2c:	2244      	movs	r2, #68	@ 0x44
 8002c2e:	2100      	movs	r1, #0
 8002c30:	4618      	mov	r0, r3
 8002c32:	f00e fc80 	bl	8011536 <memset>
  if(hi2c->Instance==I2C1)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a2d      	ldr	r2, [pc, #180]	@ (8002cf0 <HAL_I2C_MspInit+0xe0>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d153      	bne.n	8002ce8 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002c40:	2340      	movs	r3, #64	@ 0x40
 8002c42:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002c44:	2300      	movs	r3, #0
 8002c46:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c48:	f107 0318 	add.w	r3, r7, #24
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f007 fe47 	bl	800a8e0 <HAL_RCCEx_PeriphCLKConfig>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d001      	beq.n	8002c5c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002c58:	f7ff ff04 	bl	8002a64 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c5c:	4b25      	ldr	r3, [pc, #148]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002c5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c60:	4a24      	ldr	r2, [pc, #144]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002c62:	f043 0301 	orr.w	r3, r3, #1
 8002c66:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c68:	4b22      	ldr	r3, [pc, #136]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002c6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c6c:	f003 0301 	and.w	r3, r3, #1
 8002c70:	617b      	str	r3, [r7, #20]
 8002c72:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c74:	4b1f      	ldr	r3, [pc, #124]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002c76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c78:	4a1e      	ldr	r2, [pc, #120]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002c7a:	f043 0302 	orr.w	r3, r3, #2
 8002c7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c80:	4b1c      	ldr	r3, [pc, #112]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002c82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c84:	f003 0302 	and.w	r3, r3, #2
 8002c88:	613b      	str	r3, [r7, #16]
 8002c8a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002c8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c90:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c92:	2312      	movs	r3, #18
 8002c94:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c96:	2300      	movs	r3, #0
 8002c98:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c9e:	2304      	movs	r3, #4
 8002ca0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ca2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002ca6:	4619      	mov	r1, r3
 8002ca8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002cac:	f004 fa34 	bl	8007118 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002cb0:	2380      	movs	r3, #128	@ 0x80
 8002cb2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cb4:	2312      	movs	r3, #18
 8002cb6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002cc0:	2304      	movs	r3, #4
 8002cc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cc4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002cc8:	4619      	mov	r1, r3
 8002cca:	480b      	ldr	r0, [pc, #44]	@ (8002cf8 <HAL_I2C_MspInit+0xe8>)
 8002ccc:	f004 fa24 	bl	8007118 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002cd0:	4b08      	ldr	r3, [pc, #32]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002cd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cd4:	4a07      	ldr	r2, [pc, #28]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002cd6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002cda:	6593      	str	r3, [r2, #88]	@ 0x58
 8002cdc:	4b05      	ldr	r3, [pc, #20]	@ (8002cf4 <HAL_I2C_MspInit+0xe4>)
 8002cde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ce0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ce4:	60fb      	str	r3, [r7, #12]
 8002ce6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002ce8:	bf00      	nop
 8002cea:	3770      	adds	r7, #112	@ 0x70
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	40005400 	.word	0x40005400
 8002cf4:	40021000 	.word	0x40021000
 8002cf8:	48000400 	.word	0x48000400

08002cfc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b08a      	sub	sp, #40	@ 0x28
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d04:	f107 0314 	add.w	r3, r7, #20
 8002d08:	2200      	movs	r2, #0
 8002d0a:	601a      	str	r2, [r3, #0]
 8002d0c:	605a      	str	r2, [r3, #4]
 8002d0e:	609a      	str	r2, [r3, #8]
 8002d10:	60da      	str	r2, [r3, #12]
 8002d12:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a25      	ldr	r2, [pc, #148]	@ (8002db0 <HAL_SPI_MspInit+0xb4>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d144      	bne.n	8002da8 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002d1e:	4b25      	ldr	r3, [pc, #148]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d22:	4a24      	ldr	r2, [pc, #144]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d24:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002d28:	6613      	str	r3, [r2, #96]	@ 0x60
 8002d2a:	4b22      	ldr	r3, [pc, #136]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d32:	613b      	str	r3, [r7, #16]
 8002d34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d36:	4b1f      	ldr	r3, [pc, #124]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d3a:	4a1e      	ldr	r2, [pc, #120]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d3c:	f043 0301 	orr.w	r3, r3, #1
 8002d40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d42:	4b1c      	ldr	r3, [pc, #112]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d46:	f003 0301 	and.w	r3, r3, #1
 8002d4a:	60fb      	str	r3, [r7, #12]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d4e:	4b19      	ldr	r3, [pc, #100]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d52:	4a18      	ldr	r2, [pc, #96]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d54:	f043 0302 	orr.w	r3, r3, #2
 8002d58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d5a:	4b16      	ldr	r3, [pc, #88]	@ (8002db4 <HAL_SPI_MspInit+0xb8>)
 8002d5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d5e:	f003 0302 	and.w	r3, r3, #2
 8002d62:	60bb      	str	r3, [r7, #8]
 8002d64:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d66:	23c0      	movs	r3, #192	@ 0xc0
 8002d68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d6a:	2302      	movs	r3, #2
 8002d6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d72:	2300      	movs	r3, #0
 8002d74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002d76:	2305      	movs	r3, #5
 8002d78:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d7a:	f107 0314 	add.w	r3, r7, #20
 8002d7e:	4619      	mov	r1, r3
 8002d80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d84:	f004 f9c8 	bl	8007118 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002d88:	2308      	movs	r3, #8
 8002d8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d8c:	2302      	movs	r3, #2
 8002d8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d90:	2300      	movs	r3, #0
 8002d92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d94:	2300      	movs	r3, #0
 8002d96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002d98:	2305      	movs	r3, #5
 8002d9a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d9c:	f107 0314 	add.w	r3, r7, #20
 8002da0:	4619      	mov	r1, r3
 8002da2:	4805      	ldr	r0, [pc, #20]	@ (8002db8 <HAL_SPI_MspInit+0xbc>)
 8002da4:	f004 f9b8 	bl	8007118 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002da8:	bf00      	nop
 8002daa:	3728      	adds	r7, #40	@ 0x28
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	40013000 	.word	0x40013000
 8002db4:	40021000 	.word	0x40021000
 8002db8:	48000400 	.word	0x48000400

08002dbc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b09a      	sub	sp, #104	@ 0x68
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dc4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002dc8:	2200      	movs	r2, #0
 8002dca:	601a      	str	r2, [r3, #0]
 8002dcc:	605a      	str	r2, [r3, #4]
 8002dce:	609a      	str	r2, [r3, #8]
 8002dd0:	60da      	str	r2, [r3, #12]
 8002dd2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002dd4:	f107 0310 	add.w	r3, r7, #16
 8002dd8:	2244      	movs	r2, #68	@ 0x44
 8002dda:	2100      	movs	r1, #0
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f00e fbaa 	bl	8011536 <memset>
  if(huart->Instance==USART1)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a4d      	ldr	r2, [pc, #308]	@ (8002f1c <HAL_UART_MspInit+0x160>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	f040 8093 	bne.w	8002f14 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002dee:	2301      	movs	r3, #1
 8002df0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002df2:	2300      	movs	r3, #0
 8002df4:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002df6:	f107 0310 	add.w	r3, r7, #16
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f007 fd70 	bl	800a8e0 <HAL_RCCEx_PeriphCLKConfig>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d001      	beq.n	8002e0a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002e06:	f7ff fe2d 	bl	8002a64 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e0a:	4b45      	ldr	r3, [pc, #276]	@ (8002f20 <HAL_UART_MspInit+0x164>)
 8002e0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e0e:	4a44      	ldr	r2, [pc, #272]	@ (8002f20 <HAL_UART_MspInit+0x164>)
 8002e10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e14:	6613      	str	r3, [r2, #96]	@ 0x60
 8002e16:	4b42      	ldr	r3, [pc, #264]	@ (8002f20 <HAL_UART_MspInit+0x164>)
 8002e18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e1e:	60fb      	str	r3, [r7, #12]
 8002e20:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e22:	4b3f      	ldr	r3, [pc, #252]	@ (8002f20 <HAL_UART_MspInit+0x164>)
 8002e24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e26:	4a3e      	ldr	r2, [pc, #248]	@ (8002f20 <HAL_UART_MspInit+0x164>)
 8002e28:	f043 0301 	orr.w	r3, r3, #1
 8002e2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e2e:	4b3c      	ldr	r3, [pc, #240]	@ (8002f20 <HAL_UART_MspInit+0x164>)
 8002e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	60bb      	str	r3, [r7, #8]
 8002e38:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8002e3a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002e3e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e40:	2302      	movs	r3, #2
 8002e42:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e44:	2300      	movs	r3, #0
 8002e46:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002e4c:	2307      	movs	r3, #7
 8002e4e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e50:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002e54:	4619      	mov	r1, r3
 8002e56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e5a:	f004 f95d 	bl	8007118 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8002e5e:	4b31      	ldr	r3, [pc, #196]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e60:	4a31      	ldr	r2, [pc, #196]	@ (8002f28 <HAL_UART_MspInit+0x16c>)
 8002e62:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8002e64:	4b2f      	ldr	r3, [pc, #188]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e66:	2218      	movs	r2, #24
 8002e68:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e6a:	4b2e      	ldr	r3, [pc, #184]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e70:	4b2c      	ldr	r3, [pc, #176]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002e76:	4b2b      	ldr	r3, [pc, #172]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e78:	2280      	movs	r2, #128	@ 0x80
 8002e7a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e7c:	4b29      	ldr	r3, [pc, #164]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e82:	4b28      	ldr	r3, [pc, #160]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002e88:	4b26      	ldr	r3, [pc, #152]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002e8e:	4b25      	ldr	r3, [pc, #148]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002e94:	4823      	ldr	r0, [pc, #140]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002e96:	f003 fe0d 	bl	8006ab4 <HAL_DMA_Init>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d001      	beq.n	8002ea4 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8002ea0:	f7ff fde0 	bl	8002a64 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	4a1f      	ldr	r2, [pc, #124]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002ea8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002eac:	4a1d      	ldr	r2, [pc, #116]	@ (8002f24 <HAL_UART_MspInit+0x168>)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8002eb2:	4b1e      	ldr	r3, [pc, #120]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002eb4:	4a1e      	ldr	r2, [pc, #120]	@ (8002f30 <HAL_UART_MspInit+0x174>)
 8002eb6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002eb8:	4b1c      	ldr	r3, [pc, #112]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002eba:	2219      	movs	r2, #25
 8002ebc:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ebe:	4b1b      	ldr	r3, [pc, #108]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002ec0:	2210      	movs	r2, #16
 8002ec2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ec4:	4b19      	ldr	r3, [pc, #100]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002eca:	4b18      	ldr	r3, [pc, #96]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002ecc:	2280      	movs	r2, #128	@ 0x80
 8002ece:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ed0:	4b16      	ldr	r3, [pc, #88]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ed6:	4b15      	ldr	r3, [pc, #84]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002edc:	4b13      	ldr	r3, [pc, #76]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002ee2:	4b12      	ldr	r3, [pc, #72]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002ee8:	4810      	ldr	r0, [pc, #64]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002eea:	f003 fde3 	bl	8006ab4 <HAL_DMA_Init>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d001      	beq.n	8002ef8 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8002ef4:	f7ff fdb6 	bl	8002a64 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a0c      	ldr	r2, [pc, #48]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002efc:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002efe:	4a0b      	ldr	r2, [pc, #44]	@ (8002f2c <HAL_UART_MspInit+0x170>)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002f04:	2200      	movs	r2, #0
 8002f06:	2100      	movs	r1, #0
 8002f08:	2025      	movs	r0, #37	@ 0x25
 8002f0a:	f003 fb28 	bl	800655e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002f0e:	2025      	movs	r0, #37	@ 0x25
 8002f10:	f003 fb3f 	bl	8006592 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002f14:	bf00      	nop
 8002f16:	3768      	adds	r7, #104	@ 0x68
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	40013800 	.word	0x40013800
 8002f20:	40021000 	.word	0x40021000
 8002f24:	200014dc 	.word	0x200014dc
 8002f28:	40020008 	.word	0x40020008
 8002f2c:	2000153c 	.word	0x2000153c
 8002f30:	4002001c 	.word	0x4002001c

08002f34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f34:	b480      	push	{r7}
 8002f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f38:	bf00      	nop
 8002f3a:	e7fd      	b.n	8002f38 <NMI_Handler+0x4>

08002f3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f40:	bf00      	nop
 8002f42:	e7fd      	b.n	8002f40 <HardFault_Handler+0x4>

08002f44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f44:	b480      	push	{r7}
 8002f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f48:	bf00      	nop
 8002f4a:	e7fd      	b.n	8002f48 <MemManage_Handler+0x4>

08002f4c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f50:	bf00      	nop
 8002f52:	e7fd      	b.n	8002f50 <BusFault_Handler+0x4>

08002f54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f54:	b480      	push	{r7}
 8002f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f58:	bf00      	nop
 8002f5a:	e7fd      	b.n	8002f58 <UsageFault_Handler+0x4>

08002f5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f60:	bf00      	nop
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr

08002f6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f6a:	b480      	push	{r7}
 8002f6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f6e:	bf00      	nop
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr

08002f78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f7c:	bf00      	nop
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr

08002f86 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f86:	b580      	push	{r7, lr}
 8002f88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f8a:	f001 fd9d 	bl	8004ac8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f8e:	bf00      	nop
 8002f90:	bd80      	pop	{r7, pc}
	...

08002f94 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002f98:	4802      	ldr	r0, [pc, #8]	@ (8002fa4 <DMA1_Channel1_IRQHandler+0x10>)
 8002f9a:	f003 ff6e 	bl	8006e7a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002f9e:	bf00      	nop
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	200014dc 	.word	0x200014dc

08002fa8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002fac:	4802      	ldr	r0, [pc, #8]	@ (8002fb8 <DMA1_Channel2_IRQHandler+0x10>)
 8002fae:	f003 ff64 	bl	8006e7a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002fb2:	bf00      	nop
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	2000153c 	.word	0x2000153c

08002fbc <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002fc0:	4802      	ldr	r0, [pc, #8]	@ (8002fcc <USB_LP_IRQHandler+0x10>)
 8002fc2:	f005 fa9a 	bl	80084fa <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8002fc6:	bf00      	nop
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	200033bc 	.word	0x200033bc

08002fd0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002fd4:	480c      	ldr	r0, [pc, #48]	@ (8003008 <USART1_IRQHandler+0x38>)
 8002fd6:	f007 ffef 	bl	800afb8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8002fda:	4b0b      	ldr	r3, [pc, #44]	@ (8003008 <USART1_IRQHandler+0x38>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	69db      	ldr	r3, [r3, #28]
 8002fe0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fe4:	2b40      	cmp	r3, #64	@ 0x40
 8002fe6:	d10d      	bne.n	8003004 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8002fe8:	4b07      	ldr	r3, [pc, #28]	@ (8003008 <USART1_IRQHandler+0x38>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	2240      	movs	r2, #64	@ 0x40
 8002fee:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8002ff0:	4b05      	ldr	r3, [pc, #20]	@ (8003008 <USART1_IRQHandler+0x38>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	4b04      	ldr	r3, [pc, #16]	@ (8003008 <USART1_IRQHandler+0x38>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ffe:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8003000:	f001 fbea 	bl	80047d8 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8003004:	bf00      	nop
 8003006:	bd80      	pop	{r7, pc}
 8003008:	20001448 	.word	0x20001448

0800300c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800300c:	b480      	push	{r7}
 800300e:	af00      	add	r7, sp, #0
  return 1;
 8003010:	2301      	movs	r3, #1
}
 8003012:	4618      	mov	r0, r3
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <_kill>:

int _kill(int pid, int sig)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b082      	sub	sp, #8
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003026:	f00e fad9 	bl	80115dc <__errno>
 800302a:	4603      	mov	r3, r0
 800302c:	2216      	movs	r2, #22
 800302e:	601a      	str	r2, [r3, #0]
  return -1;
 8003030:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003034:	4618      	mov	r0, r3
 8003036:	3708      	adds	r7, #8
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <_exit>:

void _exit (int status)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003044:	f04f 31ff 	mov.w	r1, #4294967295
 8003048:	6878      	ldr	r0, [r7, #4]
 800304a:	f7ff ffe7 	bl	800301c <_kill>
  while (1) {}    /* Make sure we hang here */
 800304e:	bf00      	nop
 8003050:	e7fd      	b.n	800304e <_exit+0x12>

08003052 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003052:	b580      	push	{r7, lr}
 8003054:	b086      	sub	sp, #24
 8003056:	af00      	add	r7, sp, #0
 8003058:	60f8      	str	r0, [r7, #12]
 800305a:	60b9      	str	r1, [r7, #8]
 800305c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800305e:	2300      	movs	r3, #0
 8003060:	617b      	str	r3, [r7, #20]
 8003062:	e00a      	b.n	800307a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003064:	f3af 8000 	nop.w
 8003068:	4601      	mov	r1, r0
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	1c5a      	adds	r2, r3, #1
 800306e:	60ba      	str	r2, [r7, #8]
 8003070:	b2ca      	uxtb	r2, r1
 8003072:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	3301      	adds	r3, #1
 8003078:	617b      	str	r3, [r7, #20]
 800307a:	697a      	ldr	r2, [r7, #20]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	429a      	cmp	r2, r3
 8003080:	dbf0      	blt.n	8003064 <_read+0x12>
  }

  return len;
 8003082:	687b      	ldr	r3, [r7, #4]
}
 8003084:	4618      	mov	r0, r3
 8003086:	3718      	adds	r7, #24
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}

0800308c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b086      	sub	sp, #24
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003098:	2300      	movs	r3, #0
 800309a:	617b      	str	r3, [r7, #20]
 800309c:	e009      	b.n	80030b2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	1c5a      	adds	r2, r3, #1
 80030a2:	60ba      	str	r2, [r7, #8]
 80030a4:	781b      	ldrb	r3, [r3, #0]
 80030a6:	4618      	mov	r0, r3
 80030a8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	3301      	adds	r3, #1
 80030b0:	617b      	str	r3, [r7, #20]
 80030b2:	697a      	ldr	r2, [r7, #20]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	429a      	cmp	r2, r3
 80030b8:	dbf1      	blt.n	800309e <_write+0x12>
  }
  return len;
 80030ba:	687b      	ldr	r3, [r7, #4]
}
 80030bc:	4618      	mov	r0, r3
 80030be:	3718      	adds	r7, #24
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}

080030c4 <_close>:

int _close(int file)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80030cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	370c      	adds	r7, #12
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr

080030dc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80030dc:	b480      	push	{r7}
 80030de:	b083      	sub	sp, #12
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
 80030e4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80030ec:	605a      	str	r2, [r3, #4]
  return 0;
 80030ee:	2300      	movs	r3, #0
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	370c      	adds	r7, #12
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr

080030fc <_isatty>:

int _isatty(int file)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003104:	2301      	movs	r3, #1
}
 8003106:	4618      	mov	r0, r3
 8003108:	370c      	adds	r7, #12
 800310a:	46bd      	mov	sp, r7
 800310c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003110:	4770      	bx	lr

08003112 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003112:	b480      	push	{r7}
 8003114:	b085      	sub	sp, #20
 8003116:	af00      	add	r7, sp, #0
 8003118:	60f8      	str	r0, [r7, #12]
 800311a:	60b9      	str	r1, [r7, #8]
 800311c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800311e:	2300      	movs	r3, #0
}
 8003120:	4618      	mov	r0, r3
 8003122:	3714      	adds	r7, #20
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr

0800312c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b086      	sub	sp, #24
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003134:	4a14      	ldr	r2, [pc, #80]	@ (8003188 <_sbrk+0x5c>)
 8003136:	4b15      	ldr	r3, [pc, #84]	@ (800318c <_sbrk+0x60>)
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003140:	4b13      	ldr	r3, [pc, #76]	@ (8003190 <_sbrk+0x64>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d102      	bne.n	800314e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003148:	4b11      	ldr	r3, [pc, #68]	@ (8003190 <_sbrk+0x64>)
 800314a:	4a12      	ldr	r2, [pc, #72]	@ (8003194 <_sbrk+0x68>)
 800314c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800314e:	4b10      	ldr	r3, [pc, #64]	@ (8003190 <_sbrk+0x64>)
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4413      	add	r3, r2
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	429a      	cmp	r2, r3
 800315a:	d207      	bcs.n	800316c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800315c:	f00e fa3e 	bl	80115dc <__errno>
 8003160:	4603      	mov	r3, r0
 8003162:	220c      	movs	r2, #12
 8003164:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003166:	f04f 33ff 	mov.w	r3, #4294967295
 800316a:	e009      	b.n	8003180 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800316c:	4b08      	ldr	r3, [pc, #32]	@ (8003190 <_sbrk+0x64>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003172:	4b07      	ldr	r3, [pc, #28]	@ (8003190 <_sbrk+0x64>)
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4413      	add	r3, r2
 800317a:	4a05      	ldr	r2, [pc, #20]	@ (8003190 <_sbrk+0x64>)
 800317c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800317e:	68fb      	ldr	r3, [r7, #12]
}
 8003180:	4618      	mov	r0, r3
 8003182:	3718      	adds	r7, #24
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}
 8003188:	20008000 	.word	0x20008000
 800318c:	00000400 	.word	0x00000400
 8003190:	2000159c 	.word	0x2000159c
 8003194:	20003a08 	.word	0x20003a08

08003198 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800319c:	4b06      	ldr	r3, [pc, #24]	@ (80031b8 <SystemInit+0x20>)
 800319e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031a2:	4a05      	ldr	r2, [pc, #20]	@ (80031b8 <SystemInit+0x20>)
 80031a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80031a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031ac:	bf00      	nop
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr
 80031b6:	bf00      	nop
 80031b8:	e000ed00 	.word	0xe000ed00

080031bc <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 80031bc:	b580      	push	{r7, lr}
 80031be:	b084      	sub	sp, #16
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	f7fd f87b 	bl	80002c0 <strlen>
 80031ca:	4603      	mov	r3, r0
 80031cc:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 80031ce:	89fb      	ldrh	r3, [r7, #14]
 80031d0:	4619      	mov	r1, r3
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f00c ff96 	bl	8010104 <CDC_Transmit_FS>
}
 80031d8:	bf00      	nop
 80031da:	3710      	adds	r7, #16
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}

080031e0 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b0a2      	sub	sp, #136	@ 0x88
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 80031e8:	f107 0008 	add.w	r0, r7, #8
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	4a06      	ldr	r2, [pc, #24]	@ (8003208 <usb_serial_println+0x28>)
 80031f0:	2180      	movs	r1, #128	@ 0x80
 80031f2:	f00e f8eb 	bl	80113cc <sniprintf>
	usb_serial_print(buffer);
 80031f6:	f107 0308 	add.w	r3, r7, #8
 80031fa:	4618      	mov	r0, r3
 80031fc:	f7ff ffde 	bl	80031bc <usb_serial_print>
}
 8003200:	bf00      	nop
 8003202:	3788      	adds	r7, #136	@ 0x88
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}
 8003208:	080137b8 	.word	0x080137b8

0800320c <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	4603      	mov	r3, r0
 8003214:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 8003216:	4a04      	ldr	r2, [pc, #16]	@ (8003228 <modbus_Setup+0x1c>)
 8003218:	79fb      	ldrb	r3, [r7, #7]
 800321a:	7013      	strb	r3, [r2, #0]
}
 800321c:	bf00      	nop
 800321e:	370c      	adds	r7, #12
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr
 8003228:	200015a0 	.word	0x200015a0

0800322c <modbus_handle_frame>:

// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 800322c:	b580      	push	{r7, lr}
 800322e:	b0e0      	sub	sp, #384	@ 0x180
 8003230:	af00      	add	r7, sp, #0
 8003232:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003236:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800323a:	6018      	str	r0, [r3, #0]
 800323c:	460a      	mov	r2, r1
 800323e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003242:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003246:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 8003248:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800324c:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003250:	881b      	ldrh	r3, [r3, #0]
 8003252:	2b05      	cmp	r3, #5
 8003254:	f240 85a5 	bls.w	8003da2 <modbus_handle_frame+0xb76>

	uint8_t address = frame[0];
 8003258:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800325c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8003268:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800326c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	785b      	ldrb	r3, [r3, #1]
 8003274:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8003278:	4bcb      	ldr	r3, [pc, #812]	@ (80035a8 <modbus_handle_frame+0x37c>)
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8003280:	429a      	cmp	r2, r3
 8003282:	f040 8590 	bne.w	8003da6 <modbus_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8003286:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800328a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800328e:	881b      	ldrh	r3, [r3, #0]
 8003290:	3b01      	subs	r3, #1
 8003292:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8003296:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800329a:	6812      	ldr	r2, [r2, #0]
 800329c:	4413      	add	r3, r2
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	b21b      	sxth	r3, r3
 80032a2:	021b      	lsls	r3, r3, #8
 80032a4:	b21a      	sxth	r2, r3
 80032a6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80032aa:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80032ae:	881b      	ldrh	r3, [r3, #0]
 80032b0:	3b02      	subs	r3, #2
 80032b2:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 80032b6:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 80032ba:	6809      	ldr	r1, [r1, #0]
 80032bc:	440b      	add	r3, r1
 80032be:	781b      	ldrb	r3, [r3, #0]
 80032c0:	b21b      	sxth	r3, r3
 80032c2:	4313      	orrs	r3, r2
 80032c4:	b21b      	sxth	r3, r3
 80032c6:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 80032ca:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80032ce:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80032d2:	881b      	ldrh	r3, [r3, #0]
 80032d4:	3b02      	subs	r3, #2
 80032d6:	b29a      	uxth	r2, r3
 80032d8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80032dc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80032e0:	4611      	mov	r1, r2
 80032e2:	6818      	ldr	r0, [r3, #0]
 80032e4:	f000 fd68 	bl	8003db8 <modbus_crc16>
 80032e8:	4603      	mov	r3, r0
 80032ea:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 80032ee:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 80032f2:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 80032f6:	429a      	cmp	r2, r3
 80032f8:	f040 8557 	bne.w	8003daa <modbus_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 80032fc:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8003300:	3b01      	subs	r3, #1
 8003302:	2b0f      	cmp	r3, #15
 8003304:	f200 853f 	bhi.w	8003d86 <modbus_handle_frame+0xb5a>
 8003308:	a201      	add	r2, pc, #4	@ (adr r2, 8003310 <modbus_handle_frame+0xe4>)
 800330a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800330e:	bf00      	nop
 8003310:	08003351 	.word	0x08003351
 8003314:	080034f9 	.word	0x080034f9
 8003318:	080036ad 	.word	0x080036ad
 800331c:	08003817 	.word	0x08003817
 8003320:	0800398d 	.word	0x0800398d
 8003324:	08003a39 	.word	0x08003a39
 8003328:	08003d87 	.word	0x08003d87
 800332c:	08003d87 	.word	0x08003d87
 8003330:	08003d87 	.word	0x08003d87
 8003334:	08003d87 	.word	0x08003d87
 8003338:	08003d87 	.word	0x08003d87
 800333c:	08003d87 	.word	0x08003d87
 8003340:	08003d87 	.word	0x08003d87
 8003344:	08003d87 	.word	0x08003d87
 8003348:	08003ad1 	.word	0x08003ad1
 800334c:	08003c45 	.word	0x08003c45
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003350:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003354:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	3302      	adds	r3, #2
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	b21b      	sxth	r3, r3
 8003360:	021b      	lsls	r3, r3, #8
 8003362:	b21a      	sxth	r2, r3
 8003364:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003368:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	3303      	adds	r3, #3
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	b21b      	sxth	r3, r3
 8003374:	4313      	orrs	r3, r2
 8003376:	b21b      	sxth	r3, r3
 8003378:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 800337c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003380:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	3304      	adds	r3, #4
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	b21b      	sxth	r3, r3
 800338c:	021b      	lsls	r3, r3, #8
 800338e:	b21a      	sxth	r2, r3
 8003390:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003394:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	3305      	adds	r3, #5
 800339c:	781b      	ldrb	r3, [r3, #0]
 800339e:	b21b      	sxth	r3, r3
 80033a0:	4313      	orrs	r3, r2
 80033a2:	b21b      	sxth	r3, r3
 80033a4:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 80033a8:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d003      	beq.n	80033b8 <modbus_handle_frame+0x18c>
 80033b0:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80033b4:	2b04      	cmp	r3, #4
 80033b6:	d909      	bls.n	80033cc <modbus_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80033b8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80033bc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80033c0:	2203      	movs	r2, #3
 80033c2:	4618      	mov	r0, r3
 80033c4:	f000 fd60 	bl	8003e88 <modbus_send_exception>
				return;
 80033c8:	f000 bcf0 	b.w	8003dac <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 80033cc:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 80033d0:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80033d4:	4413      	add	r3, r2
 80033d6:	b29b      	uxth	r3, r3
 80033d8:	3b01      	subs	r3, #1
 80033da:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80033de:	4b73      	ldr	r3, [pc, #460]	@ (80035ac <modbus_handle_frame+0x380>)
 80033e0:	881b      	ldrh	r3, [r3, #0]
 80033e2:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d309      	bcc.n	80033fe <modbus_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80033ea:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80033ee:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80033f2:	2202      	movs	r2, #2
 80033f4:	4618      	mov	r0, r3
 80033f6:	f000 fd47 	bl	8003e88 <modbus_send_exception>
				return;
 80033fa:	f000 bcd7 	b.w	8003dac <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80033fe:	4b6a      	ldr	r3, [pc, #424]	@ (80035a8 <modbus_handle_frame+0x37c>)
 8003400:	781a      	ldrb	r2, [r3, #0]
 8003402:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003406:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800340a:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800340c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003410:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003414:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8003418:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 800341a:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800341e:	3307      	adds	r3, #7
 8003420:	2b00      	cmp	r3, #0
 8003422:	da00      	bge.n	8003426 <modbus_handle_frame+0x1fa>
 8003424:	3307      	adds	r3, #7
 8003426:	10db      	asrs	r3, r3, #3
 8003428:	b2da      	uxtb	r2, r3
 800342a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800342e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003432:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8003434:	2303      	movs	r3, #3
 8003436:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 800343a:	2300      	movs	r3, #0
 800343c:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 8003440:	2300      	movs	r3, #0
 8003442:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 8003446:	2300      	movs	r3, #0
 8003448:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 800344c:	e044      	b.n	80034d8 <modbus_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 800344e:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8003452:	4618      	mov	r0, r3
 8003454:	f7fe fd34 	bl	8001ec0 <io_coil_read>
 8003458:	4603      	mov	r3, r0
 800345a:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 800345e:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8003462:	2b01      	cmp	r3, #1
 8003464:	d10b      	bne.n	800347e <modbus_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8003466:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 800346a:	2201      	movs	r2, #1
 800346c:	fa02 f303 	lsl.w	r3, r2, r3
 8003470:	b25a      	sxtb	r2, r3
 8003472:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 8003476:	4313      	orrs	r3, r2
 8003478:	b25b      	sxtb	r3, r3
 800347a:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 800347e:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8003482:	3301      	adds	r3, #1
 8003484:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 8003488:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 800348c:	2b08      	cmp	r3, #8
 800348e:	d006      	beq.n	800349e <modbus_handle_frame+0x272>
 8003490:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003494:	3b01      	subs	r3, #1
 8003496:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800349a:	429a      	cmp	r2, r3
 800349c:	d112      	bne.n	80034c4 <modbus_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 800349e:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 80034a2:	1c5a      	adds	r2, r3, #1
 80034a4:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 80034a8:	4619      	mov	r1, r3
 80034aa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80034ae:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80034b2:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 80034b6:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 80034b8:	2300      	movs	r3, #0
 80034ba:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 80034be:	2300      	movs	r3, #0
 80034c0:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 80034c4:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 80034c8:	3301      	adds	r3, #1
 80034ca:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 80034ce:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80034d2:	3301      	adds	r3, #1
 80034d4:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80034d8:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80034dc:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80034e0:	429a      	cmp	r2, r3
 80034e2:	dbb4      	blt.n	800344e <modbus_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 80034e4:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 80034e8:	f107 030c 	add.w	r3, r7, #12
 80034ec:	4611      	mov	r1, r2
 80034ee:	4618      	mov	r0, r3
 80034f0:	f000 fca0 	bl	8003e34 <modbus_send_response>
 80034f4:	f000 bc5a 	b.w	8003dac <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80034f8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80034fc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	3302      	adds	r3, #2
 8003504:	781b      	ldrb	r3, [r3, #0]
 8003506:	b21b      	sxth	r3, r3
 8003508:	021b      	lsls	r3, r3, #8
 800350a:	b21a      	sxth	r2, r3
 800350c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003510:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	3303      	adds	r3, #3
 8003518:	781b      	ldrb	r3, [r3, #0]
 800351a:	b21b      	sxth	r3, r3
 800351c:	4313      	orrs	r3, r2
 800351e:	b21b      	sxth	r3, r3
 8003520:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8003524:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003528:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	3304      	adds	r3, #4
 8003530:	781b      	ldrb	r3, [r3, #0]
 8003532:	b21b      	sxth	r3, r3
 8003534:	021b      	lsls	r3, r3, #8
 8003536:	b21a      	sxth	r2, r3
 8003538:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800353c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	3305      	adds	r3, #5
 8003544:	781b      	ldrb	r3, [r3, #0]
 8003546:	b21b      	sxth	r3, r3
 8003548:	4313      	orrs	r3, r2
 800354a:	b21b      	sxth	r3, r3
 800354c:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8003550:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003554:	2b00      	cmp	r3, #0
 8003556:	d003      	beq.n	8003560 <modbus_handle_frame+0x334>
 8003558:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800355c:	2b04      	cmp	r3, #4
 800355e:	d909      	bls.n	8003574 <modbus_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003560:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003564:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003568:	2203      	movs	r2, #3
 800356a:	4618      	mov	r0, r3
 800356c:	f000 fc8c 	bl	8003e88 <modbus_send_exception>
				return;
 8003570:	f000 bc1c 	b.w	8003dac <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8003574:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8003578:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800357c:	4413      	add	r3, r2
 800357e:	b29b      	uxth	r3, r3
 8003580:	3b01      	subs	r3, #1
 8003582:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 8003586:	4b0a      	ldr	r3, [pc, #40]	@ (80035b0 <modbus_handle_frame+0x384>)
 8003588:	881b      	ldrh	r3, [r3, #0]
 800358a:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 800358e:	429a      	cmp	r2, r3
 8003590:	d310      	bcc.n	80035b4 <modbus_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003592:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003596:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800359a:	2202      	movs	r2, #2
 800359c:	4618      	mov	r0, r3
 800359e:	f000 fc73 	bl	8003e88 <modbus_send_exception>
				return;
 80035a2:	f000 bc03 	b.w	8003dac <modbus_handle_frame+0xb80>
 80035a6:	bf00      	nop
 80035a8:	200015a0 	.word	0x200015a0
 80035ac:	20000ac8 	.word	0x20000ac8
 80035b0:	20000aec 	.word	0x20000aec
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80035b4:	4bc3      	ldr	r3, [pc, #780]	@ (80038c4 <modbus_handle_frame+0x698>)
 80035b6:	781a      	ldrb	r2, [r3, #0]
 80035b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80035bc:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80035c0:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80035c2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80035c6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80035ca:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80035ce:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 80035d0:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80035d4:	3307      	adds	r3, #7
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	da00      	bge.n	80035dc <modbus_handle_frame+0x3b0>
 80035da:	3307      	adds	r3, #7
 80035dc:	10db      	asrs	r3, r3, #3
 80035de:	b2da      	uxtb	r2, r3
 80035e0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80035e4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80035e8:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80035ea:	2303      	movs	r3, #3
 80035ec:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 80035f0:	2300      	movs	r3, #0
 80035f2:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 80035f6:	2300      	movs	r3, #0
 80035f8:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 80035fc:	2300      	movs	r3, #0
 80035fe:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8003602:	e044      	b.n	800368e <modbus_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8003604:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8003608:	4618      	mov	r0, r3
 800360a:	f7fe fcd3 	bl	8001fb4 <io_discrete_in_read>
 800360e:	4603      	mov	r3, r0
 8003610:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 8003614:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8003618:	2b01      	cmp	r3, #1
 800361a:	d10b      	bne.n	8003634 <modbus_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 800361c:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003620:	2201      	movs	r2, #1
 8003622:	fa02 f303 	lsl.w	r3, r2, r3
 8003626:	b25a      	sxtb	r2, r3
 8003628:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 800362c:	4313      	orrs	r3, r2
 800362e:	b25b      	sxtb	r3, r3
 8003630:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8003634:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003638:	3301      	adds	r3, #1
 800363a:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 800363e:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003642:	2b08      	cmp	r3, #8
 8003644:	d006      	beq.n	8003654 <modbus_handle_frame+0x428>
 8003646:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800364a:	3b01      	subs	r3, #1
 800364c:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8003650:	429a      	cmp	r2, r3
 8003652:	d112      	bne.n	800367a <modbus_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8003654:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8003658:	1c5a      	adds	r2, r3, #1
 800365a:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 800365e:	4619      	mov	r1, r3
 8003660:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003664:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003668:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 800366c:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 800366e:	2300      	movs	r3, #0
 8003670:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 8003674:	2300      	movs	r3, #0
 8003676:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 800367a:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 800367e:	3301      	adds	r3, #1
 8003680:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 8003684:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8003688:	3301      	adds	r3, #1
 800368a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800368e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003692:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8003696:	429a      	cmp	r2, r3
 8003698:	dbb4      	blt.n	8003604 <modbus_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 800369a:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 800369e:	f107 030c 	add.w	r3, r7, #12
 80036a2:	4611      	mov	r1, r2
 80036a4:	4618      	mov	r0, r3
 80036a6:	f000 fbc5 	bl	8003e34 <modbus_send_response>
 80036aa:	e37f      	b.n	8003dac <modbus_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 80036ac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80036b0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	3302      	adds	r3, #2
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	b21b      	sxth	r3, r3
 80036bc:	021b      	lsls	r3, r3, #8
 80036be:	b21a      	sxth	r2, r3
 80036c0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80036c4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	3303      	adds	r3, #3
 80036cc:	781b      	ldrb	r3, [r3, #0]
 80036ce:	b21b      	sxth	r3, r3
 80036d0:	4313      	orrs	r3, r2
 80036d2:	b21b      	sxth	r3, r3
 80036d4:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 80036d8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80036dc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	3304      	adds	r3, #4
 80036e4:	781b      	ldrb	r3, [r3, #0]
 80036e6:	b21b      	sxth	r3, r3
 80036e8:	021b      	lsls	r3, r3, #8
 80036ea:	b21a      	sxth	r2, r3
 80036ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80036f0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	3305      	adds	r3, #5
 80036f8:	781b      	ldrb	r3, [r3, #0]
 80036fa:	b21b      	sxth	r3, r3
 80036fc:	4313      	orrs	r3, r2
 80036fe:	b21b      	sxth	r3, r3
 8003700:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 8003704:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8003708:	2b00      	cmp	r3, #0
 800370a:	d005      	beq.n	8003718 <modbus_handle_frame+0x4ec>
 800370c:	4b6e      	ldr	r3, [pc, #440]	@ (80038c8 <modbus_handle_frame+0x69c>)
 800370e:	881b      	ldrh	r3, [r3, #0]
 8003710:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8003714:	429a      	cmp	r2, r3
 8003716:	d908      	bls.n	800372a <modbus_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003718:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800371c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003720:	2203      	movs	r2, #3
 8003722:	4618      	mov	r0, r3
 8003724:	f000 fbb0 	bl	8003e88 <modbus_send_exception>
				return;
 8003728:	e340      	b.n	8003dac <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 800372a:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 800372e:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8003732:	4413      	add	r3, r2
 8003734:	b29b      	uxth	r3, r3
 8003736:	3b01      	subs	r3, #1
 8003738:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 800373c:	4b62      	ldr	r3, [pc, #392]	@ (80038c8 <modbus_handle_frame+0x69c>)
 800373e:	881b      	ldrh	r3, [r3, #0]
 8003740:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8003744:	429a      	cmp	r2, r3
 8003746:	d308      	bcc.n	800375a <modbus_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003748:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800374c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003750:	2202      	movs	r2, #2
 8003752:	4618      	mov	r0, r3
 8003754:	f000 fb98 	bl	8003e88 <modbus_send_exception>
				return;
 8003758:	e328      	b.n	8003dac <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800375a:	4b5a      	ldr	r3, [pc, #360]	@ (80038c4 <modbus_handle_frame+0x698>)
 800375c:	781a      	ldrb	r2, [r3, #0]
 800375e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003762:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003766:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8003768:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800376c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003770:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8003774:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8003776:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800377a:	b2db      	uxtb	r3, r3
 800377c:	005b      	lsls	r3, r3, #1
 800377e:	b2da      	uxtb	r2, r3
 8003780:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003784:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003788:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800378a:	2303      	movs	r3, #3
 800378c:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8003790:	2300      	movs	r3, #0
 8003792:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8003796:	e02f      	b.n	80037f8 <modbus_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8003798:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 800379c:	4618      	mov	r0, r3
 800379e:	f7fe fc7b 	bl	8002098 <io_holding_reg_read>
 80037a2:	4603      	mov	r3, r0
 80037a4:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 80037a8:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80037ac:	0a1b      	lsrs	r3, r3, #8
 80037ae:	b299      	uxth	r1, r3
 80037b0:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80037b4:	1c5a      	adds	r2, r3, #1
 80037b6:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 80037ba:	461a      	mov	r2, r3
 80037bc:	b2c9      	uxtb	r1, r1
 80037be:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80037c2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80037c6:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 80037c8:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80037cc:	1c5a      	adds	r2, r3, #1
 80037ce:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 80037d2:	461a      	mov	r2, r3
 80037d4:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80037d8:	b2d9      	uxtb	r1, r3
 80037da:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80037de:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80037e2:	5499      	strb	r1, [r3, r2]

				startAddress++;
 80037e4:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 80037e8:	3301      	adds	r3, #1
 80037ea:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 80037ee:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80037f2:	3301      	adds	r3, #1
 80037f4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80037f8:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80037fc:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8003800:	429a      	cmp	r2, r3
 8003802:	dbc9      	blt.n	8003798 <modbus_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 8003804:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8003808:	f107 030c 	add.w	r3, r7, #12
 800380c:	4611      	mov	r1, r2
 800380e:	4618      	mov	r0, r3
 8003810:	f000 fb10 	bl	8003e34 <modbus_send_response>
 8003814:	e2ca      	b.n	8003dac <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003816:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800381a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	3302      	adds	r3, #2
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	b21b      	sxth	r3, r3
 8003826:	021b      	lsls	r3, r3, #8
 8003828:	b21a      	sxth	r2, r3
 800382a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800382e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	3303      	adds	r3, #3
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	b21b      	sxth	r3, r3
 800383a:	4313      	orrs	r3, r2
 800383c:	b21b      	sxth	r3, r3
 800383e:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8003842:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003846:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	3304      	adds	r3, #4
 800384e:	781b      	ldrb	r3, [r3, #0]
 8003850:	b21b      	sxth	r3, r3
 8003852:	021b      	lsls	r3, r3, #8
 8003854:	b21a      	sxth	r2, r3
 8003856:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800385a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	3305      	adds	r3, #5
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	b21b      	sxth	r3, r3
 8003866:	4313      	orrs	r3, r2
 8003868:	b21b      	sxth	r3, r3
 800386a:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 800386e:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8003872:	2b00      	cmp	r3, #0
 8003874:	d005      	beq.n	8003882 <modbus_handle_frame+0x656>
 8003876:	4b15      	ldr	r3, [pc, #84]	@ (80038cc <modbus_handle_frame+0x6a0>)
 8003878:	881b      	ldrh	r3, [r3, #0]
 800387a:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 800387e:	429a      	cmp	r2, r3
 8003880:	d908      	bls.n	8003894 <modbus_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003882:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003886:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800388a:	2203      	movs	r2, #3
 800388c:	4618      	mov	r0, r3
 800388e:	f000 fafb 	bl	8003e88 <modbus_send_exception>
				return;
 8003892:	e28b      	b.n	8003dac <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8003894:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8003898:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800389c:	4413      	add	r3, r2
 800389e:	b29b      	uxth	r3, r3
 80038a0:	3b01      	subs	r3, #1
 80038a2:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 80038a6:	4b09      	ldr	r3, [pc, #36]	@ (80038cc <modbus_handle_frame+0x6a0>)
 80038a8:	881b      	ldrh	r3, [r3, #0]
 80038aa:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d30e      	bcc.n	80038d0 <modbus_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80038b2:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80038b6:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80038ba:	2202      	movs	r2, #2
 80038bc:	4618      	mov	r0, r3
 80038be:	f000 fae3 	bl	8003e88 <modbus_send_exception>
				return;
 80038c2:	e273      	b.n	8003dac <modbus_handle_frame+0xb80>
 80038c4:	200015a0 	.word	0x200015a0
 80038c8:	20000b08 	.word	0x20000b08
 80038cc:	2000130c 	.word	0x2000130c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 80038d0:	4bb2      	ldr	r3, [pc, #712]	@ (8003b9c <modbus_handle_frame+0x970>)
 80038d2:	781a      	ldrb	r2, [r3, #0]
 80038d4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80038d8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80038dc:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80038de:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80038e2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80038e6:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80038ea:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 80038ec:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	005b      	lsls	r3, r3, #1
 80038f4:	b2da      	uxtb	r2, r3
 80038f6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80038fa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80038fe:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8003900:	2303      	movs	r3, #3
 8003902:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8003906:	2300      	movs	r3, #0
 8003908:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800390c:	e02f      	b.n	800396e <modbus_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 800390e:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8003912:	4618      	mov	r0, r3
 8003914:	f7fe fc64 	bl	80021e0 <io_input_reg_read>
 8003918:	4603      	mov	r3, r0
 800391a:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 800391e:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8003922:	0a1b      	lsrs	r3, r3, #8
 8003924:	b299      	uxth	r1, r3
 8003926:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800392a:	1c5a      	adds	r2, r3, #1
 800392c:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8003930:	461a      	mov	r2, r3
 8003932:	b2c9      	uxtb	r1, r1
 8003934:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003938:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800393c:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 800393e:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8003942:	1c5a      	adds	r2, r3, #1
 8003944:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8003948:	461a      	mov	r2, r3
 800394a:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800394e:	b2d9      	uxtb	r1, r3
 8003950:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003954:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003958:	5499      	strb	r1, [r3, r2]

				startAddress++;
 800395a:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 800395e:	3301      	adds	r3, #1
 8003960:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 8003964:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003968:	3301      	adds	r3, #1
 800396a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800396e:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8003972:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8003976:	429a      	cmp	r2, r3
 8003978:	dbc9      	blt.n	800390e <modbus_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 800397a:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800397e:	f107 030c 	add.w	r3, r7, #12
 8003982:	4611      	mov	r1, r2
 8003984:	4618      	mov	r0, r3
 8003986:	f000 fa55 	bl	8003e34 <modbus_send_response>
 800398a:	e20f      	b.n	8003dac <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 800398c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003990:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	3302      	adds	r3, #2
 8003998:	781b      	ldrb	r3, [r3, #0]
 800399a:	b21b      	sxth	r3, r3
 800399c:	021b      	lsls	r3, r3, #8
 800399e:	b21a      	sxth	r2, r3
 80039a0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80039a4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	3303      	adds	r3, #3
 80039ac:	781b      	ldrb	r3, [r3, #0]
 80039ae:	b21b      	sxth	r3, r3
 80039b0:	4313      	orrs	r3, r2
 80039b2:	b21b      	sxth	r3, r3
 80039b4:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 80039b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80039bc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	3304      	adds	r3, #4
 80039c4:	781b      	ldrb	r3, [r3, #0]
 80039c6:	b21b      	sxth	r3, r3
 80039c8:	021b      	lsls	r3, r3, #8
 80039ca:	b21a      	sxth	r2, r3
 80039cc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80039d0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	3305      	adds	r3, #5
 80039d8:	781b      	ldrb	r3, [r3, #0]
 80039da:	b21b      	sxth	r3, r3
 80039dc:	4313      	orrs	r3, r2
 80039de:	b21b      	sxth	r3, r3
 80039e0:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80039e4:	4b6e      	ldr	r3, [pc, #440]	@ (8003ba0 <modbus_handle_frame+0x974>)
 80039e6:	881b      	ldrh	r3, [r3, #0]
 80039e8:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d308      	bcc.n	8003a02 <modbus_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80039f0:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80039f4:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80039f8:	2202      	movs	r2, #2
 80039fa:	4618      	mov	r0, r3
 80039fc:	f000 fa44 	bl	8003e88 <modbus_send_exception>
				return;
 8003a00:	e1d4      	b.n	8003dac <modbus_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 8003a02:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8003a06:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 8003a0a:	bf0c      	ite	eq
 8003a0c:	2301      	moveq	r3, #1
 8003a0e:	2300      	movne	r3, #0
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 8003a16:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8003a1a:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 8003a1e:	4611      	mov	r1, r2
 8003a20:	4618      	mov	r0, r3
 8003a22:	f7fe fa69 	bl	8001ef8 <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 8003a26:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a2a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a2e:	2106      	movs	r1, #6
 8003a30:	6818      	ldr	r0, [r3, #0]
 8003a32:	f000 f9ff 	bl	8003e34 <modbus_send_response>
			break;
 8003a36:	e1b9      	b.n	8003dac <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8003a38:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a3c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	3302      	adds	r3, #2
 8003a44:	781b      	ldrb	r3, [r3, #0]
 8003a46:	b21b      	sxth	r3, r3
 8003a48:	021b      	lsls	r3, r3, #8
 8003a4a:	b21a      	sxth	r2, r3
 8003a4c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a50:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	3303      	adds	r3, #3
 8003a58:	781b      	ldrb	r3, [r3, #0]
 8003a5a:	b21b      	sxth	r3, r3
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	b21b      	sxth	r3, r3
 8003a60:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8003a64:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a68:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	3304      	adds	r3, #4
 8003a70:	781b      	ldrb	r3, [r3, #0]
 8003a72:	b21b      	sxth	r3, r3
 8003a74:	021b      	lsls	r3, r3, #8
 8003a76:	b21a      	sxth	r2, r3
 8003a78:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a7c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	3305      	adds	r3, #5
 8003a84:	781b      	ldrb	r3, [r3, #0]
 8003a86:	b21b      	sxth	r3, r3
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	b21b      	sxth	r3, r3
 8003a8c:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 8003a90:	4b44      	ldr	r3, [pc, #272]	@ (8003ba4 <modbus_handle_frame+0x978>)
 8003a92:	881b      	ldrh	r3, [r3, #0]
 8003a94:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	d308      	bcc.n	8003aae <modbus_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003a9c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003aa0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003aa4:	2202      	movs	r2, #2
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f000 f9ee 	bl	8003e88 <modbus_send_exception>
				return;
 8003aac:	e17e      	b.n	8003dac <modbus_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8003aae:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 8003ab2:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8003ab6:	4611      	mov	r1, r2
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f7fe fb0d 	bl	80020d8 <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8003abe:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ac2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003ac6:	2106      	movs	r1, #6
 8003ac8:	6818      	ldr	r0, [r3, #0]
 8003aca:	f000 f9b3 	bl	8003e34 <modbus_send_response>
			break;
 8003ace:	e16d      	b.n	8003dac <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003ad0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ad4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	3302      	adds	r3, #2
 8003adc:	781b      	ldrb	r3, [r3, #0]
 8003ade:	b21b      	sxth	r3, r3
 8003ae0:	021b      	lsls	r3, r3, #8
 8003ae2:	b21a      	sxth	r2, r3
 8003ae4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ae8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	3303      	adds	r3, #3
 8003af0:	781b      	ldrb	r3, [r3, #0]
 8003af2:	b21b      	sxth	r3, r3
 8003af4:	4313      	orrs	r3, r2
 8003af6:	b21b      	sxth	r3, r3
 8003af8:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8003afc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003b00:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	3304      	adds	r3, #4
 8003b08:	781b      	ldrb	r3, [r3, #0]
 8003b0a:	b21b      	sxth	r3, r3
 8003b0c:	021b      	lsls	r3, r3, #8
 8003b0e:	b21a      	sxth	r2, r3
 8003b10:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003b14:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	3305      	adds	r3, #5
 8003b1c:	781b      	ldrb	r3, [r3, #0]
 8003b1e:	b21b      	sxth	r3, r3
 8003b20:	4313      	orrs	r3, r2
 8003b22:	b21b      	sxth	r3, r3
 8003b24:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8003b28:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003b2c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	799b      	ldrb	r3, [r3, #6]
 8003b34:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8003b38:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8003b3c:	3307      	adds	r3, #7
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	da00      	bge.n	8003b44 <modbus_handle_frame+0x918>
 8003b42:	3307      	adds	r3, #7
 8003b44:	10db      	asrs	r3, r3, #3
 8003b46:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8003b4a:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8003b4e:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8003b52:	4413      	add	r3, r2
 8003b54:	4a12      	ldr	r2, [pc, #72]	@ (8003ba0 <modbus_handle_frame+0x974>)
 8003b56:	8812      	ldrh	r2, [r2, #0]
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	dd08      	ble.n	8003b6e <modbus_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003b5c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003b60:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003b64:	2202      	movs	r2, #2
 8003b66:	4618      	mov	r0, r3
 8003b68:	f000 f98e 	bl	8003e88 <modbus_send_exception>
				return;
 8003b6c:	e11e      	b.n	8003dac <modbus_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 8003b6e:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8003b72:	b29b      	uxth	r3, r3
 8003b74:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d008      	beq.n	8003b8e <modbus_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003b7c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003b80:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003b84:	2203      	movs	r2, #3
 8003b86:	4618      	mov	r0, r3
 8003b88:	f000 f97e 	bl	8003e88 <modbus_send_exception>
				return;
 8003b8c:	e10e      	b.n	8003dac <modbus_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 8003b8e:	2307      	movs	r3, #7
 8003b90:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8003b94:	2300      	movs	r3, #0
 8003b96:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8003b9a:	e044      	b.n	8003c26 <modbus_handle_frame+0x9fa>
 8003b9c:	200015a0 	.word	0x200015a0
 8003ba0:	20000ac8 	.word	0x20000ac8
 8003ba4:	20000b08 	.word	0x20000b08
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8003ba8:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8003bac:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003bb0:	4413      	add	r3, r2
 8003bb2:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8003bb6:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003bba:	08db      	lsrs	r3, r3, #3
 8003bbc:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 8003bc0:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003bc4:	f003 0307 	and.w	r3, r3, #7
 8003bc8:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8003bcc:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 8003bd0:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8003bd4:	4413      	add	r3, r2
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003bdc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4413      	add	r3, r2
 8003be4:	781b      	ldrb	r3, [r3, #0]
 8003be6:	461a      	mov	r2, r3
 8003be8:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8003bec:	fa42 f303 	asr.w	r3, r2, r3
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	f003 0301 	and.w	r3, r3, #1
 8003bf6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8003bfa:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	bf14      	ite	ne
 8003c02:	2301      	movne	r3, #1
 8003c04:	2300      	moveq	r3, #0
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8003c0c:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 8003c10:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8003c14:	4611      	mov	r1, r2
 8003c16:	4618      	mov	r0, r3
 8003c18:	f7fe f96e 	bl	8001ef8 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8003c1c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003c20:	3301      	adds	r3, #1
 8003c22:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8003c26:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8003c2a:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d3ba      	bcc.n	8003ba8 <modbus_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8003c32:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c36:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c3a:	2106      	movs	r1, #6
 8003c3c:	6818      	ldr	r0, [r3, #0]
 8003c3e:	f000 f8f9 	bl	8003e34 <modbus_send_response>
			break;
 8003c42:	e0b3      	b.n	8003dac <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003c44:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c48:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	3302      	adds	r3, #2
 8003c50:	781b      	ldrb	r3, [r3, #0]
 8003c52:	b21b      	sxth	r3, r3
 8003c54:	021b      	lsls	r3, r3, #8
 8003c56:	b21a      	sxth	r2, r3
 8003c58:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c5c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	3303      	adds	r3, #3
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	b21b      	sxth	r3, r3
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	b21b      	sxth	r3, r3
 8003c6c:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8003c70:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c74:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	3304      	adds	r3, #4
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	b21b      	sxth	r3, r3
 8003c80:	021b      	lsls	r3, r3, #8
 8003c82:	b21a      	sxth	r2, r3
 8003c84:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c88:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	3305      	adds	r3, #5
 8003c90:	781b      	ldrb	r3, [r3, #0]
 8003c92:	b21b      	sxth	r3, r3
 8003c94:	4313      	orrs	r3, r2
 8003c96:	b21b      	sxth	r3, r3
 8003c98:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8003c9c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ca0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	799b      	ldrb	r3, [r3, #6]
 8003ca8:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8003cac:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8003cb0:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8003cb4:	4413      	add	r3, r2
 8003cb6:	4a3f      	ldr	r2, [pc, #252]	@ (8003db4 <modbus_handle_frame+0xb88>)
 8003cb8:	8812      	ldrh	r2, [r2, #0]
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	dd08      	ble.n	8003cd0 <modbus_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003cbe:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003cc2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003cc6:	2202      	movs	r2, #2
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f000 f8dd 	bl	8003e88 <modbus_send_exception>
				return;
 8003cce:	e06d      	b.n	8003dac <modbus_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8003cd0:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8003cd4:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8003cd8:	005b      	lsls	r3, r3, #1
 8003cda:	429a      	cmp	r2, r3
 8003cdc:	d008      	beq.n	8003cf0 <modbus_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003cde:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003ce2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003ce6:	2203      	movs	r2, #3
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f000 f8cd 	bl	8003e88 <modbus_send_exception>
				return;
 8003cee:	e05d      	b.n	8003dac <modbus_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8003cf0:	2307      	movs	r3, #7
 8003cf2:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003cfc:	e034      	b.n	8003d68 <modbus_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8003cfe:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003d02:	b29a      	uxth	r2, r3
 8003d04:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8003d08:	4413      	add	r3, r2
 8003d0a:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8003d0e:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003d12:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8003d16:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003d1a:	6812      	ldr	r2, [r2, #0]
 8003d1c:	4413      	add	r3, r2
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	b21b      	sxth	r3, r3
 8003d22:	021b      	lsls	r3, r3, #8
 8003d24:	b21a      	sxth	r2, r3
 8003d26:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8003d30:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8003d34:	6809      	ldr	r1, [r1, #0]
 8003d36:	440b      	add	r3, r1
 8003d38:	781b      	ldrb	r3, [r3, #0]
 8003d3a:	b21b      	sxth	r3, r3
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	b21b      	sxth	r3, r3
 8003d40:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8003d44:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8003d48:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8003d4c:	4611      	mov	r1, r2
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f7fe f9c2 	bl	80020d8 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8003d54:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003d58:	3302      	adds	r3, #2
 8003d5a:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 8003d5e:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003d62:	3301      	adds	r3, #1
 8003d64:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003d68:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8003d6c:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8003d70:	429a      	cmp	r2, r3
 8003d72:	dbc4      	blt.n	8003cfe <modbus_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8003d74:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d78:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003d7c:	2106      	movs	r1, #6
 8003d7e:	6818      	ldr	r0, [r3, #0]
 8003d80:	f000 f858 	bl	8003e34 <modbus_send_response>
			break;
 8003d84:	e012      	b.n	8003dac <modbus_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 8003d86:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d8a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003d8e:	881a      	ldrh	r2, [r3, #0]
 8003d90:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d94:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003d98:	4611      	mov	r1, r2
 8003d9a:	6818      	ldr	r0, [r3, #0]
 8003d9c:	f000 f8ac 	bl	8003ef8 <modbus_vendor_handle_frame>
			break;
 8003da0:	e004      	b.n	8003dac <modbus_handle_frame+0xb80>
	if (len < 6) return;
 8003da2:	bf00      	nop
 8003da4:	e002      	b.n	8003dac <modbus_handle_frame+0xb80>
	if (address != slave_address) return;
 8003da6:	bf00      	nop
 8003da8:	e000      	b.n	8003dac <modbus_handle_frame+0xb80>
		return;
 8003daa:	bf00      	nop
		}
	}
}
 8003dac:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	20000b08 	.word	0x20000b08

08003db8 <modbus_crc16>:


// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
static uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8003db8:	b480      	push	{r7}
 8003dba:	b085      	sub	sp, #20
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8003dc4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003dc8:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8003dca:	2300      	movs	r3, #0
 8003dcc:	81bb      	strh	r3, [r7, #12]
 8003dce:	e026      	b.n	8003e1e <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8003dd0:	89bb      	ldrh	r3, [r7, #12]
 8003dd2:	687a      	ldr	r2, [r7, #4]
 8003dd4:	4413      	add	r3, r2
 8003dd6:	781b      	ldrb	r3, [r3, #0]
 8003dd8:	461a      	mov	r2, r3
 8003dda:	89fb      	ldrh	r3, [r7, #14]
 8003ddc:	4053      	eors	r3, r2
 8003dde:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8003de0:	2300      	movs	r3, #0
 8003de2:	72fb      	strb	r3, [r7, #11]
 8003de4:	e015      	b.n	8003e12 <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8003de6:	89fb      	ldrh	r3, [r7, #14]
 8003de8:	f003 0301 	and.w	r3, r3, #1
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d00a      	beq.n	8003e06 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8003df0:	89fb      	ldrh	r3, [r7, #14]
 8003df2:	085b      	lsrs	r3, r3, #1
 8003df4:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8003df6:	89fb      	ldrh	r3, [r7, #14]
 8003df8:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8003dfc:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8003e00:	43db      	mvns	r3, r3
 8003e02:	81fb      	strh	r3, [r7, #14]
 8003e04:	e002      	b.n	8003e0c <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8003e06:	89fb      	ldrh	r3, [r7, #14]
 8003e08:	085b      	lsrs	r3, r3, #1
 8003e0a:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8003e0c:	7afb      	ldrb	r3, [r7, #11]
 8003e0e:	3301      	adds	r3, #1
 8003e10:	72fb      	strb	r3, [r7, #11]
 8003e12:	7afb      	ldrb	r3, [r7, #11]
 8003e14:	2b07      	cmp	r3, #7
 8003e16:	d9e6      	bls.n	8003de6 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8003e18:	89bb      	ldrh	r3, [r7, #12]
 8003e1a:	3301      	adds	r3, #1
 8003e1c:	81bb      	strh	r3, [r7, #12]
 8003e1e:	89ba      	ldrh	r2, [r7, #12]
 8003e20:	887b      	ldrh	r3, [r7, #2]
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d3d4      	bcc.n	8003dd0 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8003e26:	89fb      	ldrh	r3, [r7, #14]
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3714      	adds	r7, #20
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr

08003e34 <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b084      	sub	sp, #16
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	460b      	mov	r3, r1
 8003e3e:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8003e40:	887b      	ldrh	r3, [r7, #2]
 8003e42:	4619      	mov	r1, r3
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	f7ff ffb7 	bl	8003db8 <modbus_crc16>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8003e4e:	887b      	ldrh	r3, [r7, #2]
 8003e50:	1c5a      	adds	r2, r3, #1
 8003e52:	807a      	strh	r2, [r7, #2]
 8003e54:	461a      	mov	r2, r3
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	4413      	add	r3, r2
 8003e5a:	89fa      	ldrh	r2, [r7, #14]
 8003e5c:	b2d2      	uxtb	r2, r2
 8003e5e:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8003e60:	89fb      	ldrh	r3, [r7, #14]
 8003e62:	0a1b      	lsrs	r3, r3, #8
 8003e64:	b29a      	uxth	r2, r3
 8003e66:	887b      	ldrh	r3, [r7, #2]
 8003e68:	1c59      	adds	r1, r3, #1
 8003e6a:	8079      	strh	r1, [r7, #2]
 8003e6c:	4619      	mov	r1, r3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	440b      	add	r3, r1
 8003e72:	b2d2      	uxtb	r2, r2
 8003e74:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8003e76:	887b      	ldrh	r3, [r7, #2]
 8003e78:	4619      	mov	r1, r3
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f000 fbf6 	bl	800466c <RS485_Transmit>
}
 8003e80:	bf00      	nop
 8003e82:	3710      	adds	r7, #16
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}

08003e88 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b084      	sub	sp, #16
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	4603      	mov	r3, r0
 8003e90:	71fb      	strb	r3, [r7, #7]
 8003e92:	460b      	mov	r3, r1
 8003e94:	71bb      	strb	r3, [r7, #6]
 8003e96:	4613      	mov	r3, r2
 8003e98:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8003e9a:	79fb      	ldrb	r3, [r7, #7]
 8003e9c:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8003e9e:	79bb      	ldrb	r3, [r7, #6]
 8003ea0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8003ea8:	797b      	ldrb	r3, [r7, #5]
 8003eaa:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8003eac:	f107 0308 	add.w	r3, r7, #8
 8003eb0:	2103      	movs	r1, #3
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f7ff ff80 	bl	8003db8 <modbus_crc16>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8003ebc:	89fb      	ldrh	r3, [r7, #14]
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8003ec2:	89fb      	ldrh	r3, [r7, #14]
 8003ec4:	0a1b      	lsrs	r3, r3, #8
 8003ec6:	b29b      	uxth	r3, r3
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8003ecc:	f107 0308 	add.w	r3, r7, #8
 8003ed0:	2105      	movs	r1, #5
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f000 fbca 	bl	800466c <RS485_Transmit>
}
 8003ed8:	bf00      	nop
 8003eda:	3710      	adds	r7, #16
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <modbusGetSlaveAddress>:

uint8_t modbusGetSlaveAddress(void) {
 8003ee0:	b480      	push	{r7}
 8003ee2:	af00      	add	r7, sp, #0
	return slave_address;
 8003ee4:	4b03      	ldr	r3, [pc, #12]	@ (8003ef4 <modbusGetSlaveAddress+0x14>)
 8003ee6:	781b      	ldrb	r3, [r3, #0]
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr
 8003ef2:	bf00      	nop
 8003ef4:	200015a0 	.word	0x200015a0

08003ef8 <modbus_vendor_handle_frame>:
#include "modbus/modbus_vendor.h"
#include "modbus/modbus.h"
#include "automation/automation.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b0e0      	sub	sp, #384	@ 0x180
 8003efc:	af02      	add	r7, sp, #8
 8003efe:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003f02:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f06:	6018      	str	r0, [r3, #0]
 8003f08:	460a      	mov	r2, r1
 8003f0a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003f0e:	f5a3 73bb 	sub.w	r3, r3, #374	@ 0x176
 8003f12:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 8003f14:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003f18:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	785b      	ldrb	r3, [r3, #1]
 8003f20:	f887 3174 	strb.w	r3, [r7, #372]	@ 0x174
	uint8_t slave_address = modbusGetSlaveAddress();
 8003f24:	f7ff ffdc 	bl	8003ee0 <modbusGetSlaveAddress>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	f887 3173 	strb.w	r3, [r7, #371]	@ 0x173

	switch (function) {
 8003f2e:	f897 3174 	ldrb.w	r3, [r7, #372]	@ 0x174
 8003f32:	2b67      	cmp	r3, #103	@ 0x67
 8003f34:	f000 81fd 	beq.w	8004332 <modbus_vendor_handle_frame+0x43a>
 8003f38:	2b67      	cmp	r3, #103	@ 0x67
 8003f3a:	f300 8320 	bgt.w	800457e <modbus_vendor_handle_frame+0x686>
 8003f3e:	2b65      	cmp	r3, #101	@ 0x65
 8003f40:	d003      	beq.n	8003f4a <modbus_vendor_handle_frame+0x52>
 8003f42:	2b66      	cmp	r3, #102	@ 0x66
 8003f44:	f000 81bf 	beq.w	80042c6 <modbus_vendor_handle_frame+0x3ce>
 8003f48:	e319      	b.n	800457e <modbus_vendor_handle_frame+0x686>
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 8003f4a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003f4e:	f5a3 73bb 	sub.w	r3, r3, #374	@ 0x176
 8003f52:	881b      	ldrh	r3, [r3, #0]
 8003f54:	2b16      	cmp	r3, #22
 8003f56:	d008      	beq.n	8003f6a <modbus_vendor_handle_frame+0x72>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003f58:	f897 1174 	ldrb.w	r1, [r7, #372]	@ 0x174
 8003f5c:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8003f60:	2203      	movs	r2, #3
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7ff ff90 	bl	8003e88 <modbus_send_exception>
				return;
 8003f68:	e312      	b.n	8004590 <modbus_vendor_handle_frame+0x698>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 8003f6a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003f6e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	789b      	ldrb	r3, [r3, #2]
 8003f76:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 8003f7a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003f7e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	3303      	adds	r3, #3
 8003f86:	781b      	ldrb	r3, [r3, #0]
 8003f88:	b21b      	sxth	r3, r3
 8003f8a:	021b      	lsls	r3, r3, #8
 8003f8c:	b21a      	sxth	r2, r3
 8003f8e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003f92:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	3304      	adds	r3, #4
 8003f9a:	781b      	ldrb	r3, [r3, #0]
 8003f9c:	b21b      	sxth	r3, r3
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	b21b      	sxth	r3, r3
 8003fa2:	f8a7 3150 	strh.w	r3, [r7, #336]	@ 0x150
			uint8_t op1Raw = frame[5];
 8003fa6:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003faa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	795b      	ldrb	r3, [r3, #5]
 8003fb2:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 8003fb6:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003fba:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	3306      	adds	r3, #6
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	b21b      	sxth	r3, r3
 8003fc6:	021b      	lsls	r3, r3, #8
 8003fc8:	b21a      	sxth	r2, r3
 8003fca:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003fce:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	3307      	adds	r3, #7
 8003fd6:	781b      	ldrb	r3, [r3, #0]
 8003fd8:	b21b      	sxth	r3, r3
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	b21b      	sxth	r3, r3
 8003fde:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
			uint8_t input_type2Raw = frame[8];
 8003fe2:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003fe6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	7a1b      	ldrb	r3, [r3, #8]
 8003fee:	f887 314b 	strb.w	r3, [r7, #331]	@ 0x14b
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 8003ff2:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8003ff6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	3309      	adds	r3, #9
 8003ffe:	781b      	ldrb	r3, [r3, #0]
 8004000:	b21b      	sxth	r3, r3
 8004002:	021b      	lsls	r3, r3, #8
 8004004:	b21a      	sxth	r2, r3
 8004006:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800400a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	330a      	adds	r3, #10
 8004012:	781b      	ldrb	r3, [r3, #0]
 8004014:	b21b      	sxth	r3, r3
 8004016:	4313      	orrs	r3, r2
 8004018:	b21b      	sxth	r3, r3
 800401a:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint8_t op2Raw = frame[11];
 800401e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004022:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	7adb      	ldrb	r3, [r3, #11]
 800402a:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 800402e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004032:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	330c      	adds	r3, #12
 800403a:	781b      	ldrb	r3, [r3, #0]
 800403c:	b21b      	sxth	r3, r3
 800403e:	021b      	lsls	r3, r3, #8
 8004040:	b21a      	sxth	r2, r3
 8004042:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004046:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	330d      	adds	r3, #13
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	b21b      	sxth	r3, r3
 8004052:	4313      	orrs	r3, r2
 8004054:	b21b      	sxth	r3, r3
 8004056:	f8a7 3144 	strh.w	r3, [r7, #324]	@ 0x144
			uint8_t joinRaw = frame[14];
 800405a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800405e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	7b9b      	ldrb	r3, [r3, #14]
 8004066:	f887 3143 	strb.w	r3, [r7, #323]	@ 0x143
			uint8_t output_typeRaw = frame[15];
 800406a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800406e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	7bdb      	ldrb	r3, [r3, #15]
 8004076:	f887 3142 	strb.w	r3, [r7, #322]	@ 0x142
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 800407a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800407e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	3310      	adds	r3, #16
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	b21b      	sxth	r3, r3
 800408a:	021b      	lsls	r3, r3, #8
 800408c:	b21a      	sxth	r2, r3
 800408e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004092:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	3311      	adds	r3, #17
 800409a:	781b      	ldrb	r3, [r3, #0]
 800409c:	b21b      	sxth	r3, r3
 800409e:	4313      	orrs	r3, r2
 80040a0:	b21b      	sxth	r3, r3
 80040a2:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140
			uint16_t output_value = (frame[18] << 8) | frame[19];
 80040a6:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80040aa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	3312      	adds	r3, #18
 80040b2:	781b      	ldrb	r3, [r3, #0]
 80040b4:	b21b      	sxth	r3, r3
 80040b6:	021b      	lsls	r3, r3, #8
 80040b8:	b21a      	sxth	r2, r3
 80040ba:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80040be:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	3313      	adds	r3, #19
 80040c6:	781b      	ldrb	r3, [r3, #0]
 80040c8:	b21b      	sxth	r3, r3
 80040ca:	4313      	orrs	r3, r2
 80040cc:	b21b      	sxth	r3, r3
 80040ce:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 80040d2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d00b      	beq.n	80040f2 <modbus_vendor_handle_frame+0x1fa>
 80040da:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80040de:	2b04      	cmp	r3, #4
 80040e0:	d807      	bhi.n	80040f2 <modbus_vendor_handle_frame+0x1fa>
 80040e2:	f897 3142 	ldrb.w	r3, [r7, #322]	@ 0x142
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d003      	beq.n	80040f2 <modbus_vendor_handle_frame+0x1fa>
 80040ea:	f897 3142 	ldrb.w	r3, [r7, #322]	@ 0x142
 80040ee:	2b04      	cmp	r3, #4
 80040f0:	d908      	bls.n	8004104 <modbus_vendor_handle_frame+0x20c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80040f2:	f897 1174 	ldrb.w	r1, [r7, #372]	@ 0x174
 80040f6:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 80040fa:	2203      	movs	r2, #3
 80040fc:	4618      	mov	r0, r3
 80040fe:	f7ff fec3 	bl	8003e88 <modbus_send_exception>
				return;
 8004102:	e245      	b.n	8004590 <modbus_vendor_handle_frame+0x698>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 8004104:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 8004108:	2b01      	cmp	r3, #1
 800410a:	d010      	beq.n	800412e <modbus_vendor_handle_frame+0x236>
 800410c:	f897 314b 	ldrb.w	r3, [r7, #331]	@ 0x14b
 8004110:	2b00      	cmp	r3, #0
 8004112:	d003      	beq.n	800411c <modbus_vendor_handle_frame+0x224>
 8004114:	f897 314b 	ldrb.w	r3, [r7, #331]	@ 0x14b
 8004118:	2b04      	cmp	r3, #4
 800411a:	d908      	bls.n	800412e <modbus_vendor_handle_frame+0x236>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800411c:	f897 1174 	ldrb.w	r1, [r7, #372]	@ 0x174
 8004120:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8004124:	2203      	movs	r2, #3
 8004126:	4618      	mov	r0, r3
 8004128:	f7ff feae 	bl	8003e88 <modbus_send_exception>
				return;
 800412c:	e230      	b.n	8004590 <modbus_vendor_handle_frame+0x698>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 800412e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004132:	2b00      	cmp	r3, #0
 8004134:	d003      	beq.n	800413e <modbus_vendor_handle_frame+0x246>
 8004136:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800413a:	2b06      	cmp	r3, #6
 800413c:	d908      	bls.n	8004150 <modbus_vendor_handle_frame+0x258>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800413e:	f897 1174 	ldrb.w	r1, [r7, #372]	@ 0x174
 8004142:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8004146:	2203      	movs	r2, #3
 8004148:	4618      	mov	r0, r3
 800414a:	f7ff fe9d 	bl	8003e88 <modbus_send_exception>
				return;
 800414e:	e21f      	b.n	8004590 <modbus_vendor_handle_frame+0x698>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 8004150:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 8004154:	2b01      	cmp	r3, #1
 8004156:	d010      	beq.n	800417a <modbus_vendor_handle_frame+0x282>
 8004158:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 800415c:	2b00      	cmp	r3, #0
 800415e:	d003      	beq.n	8004168 <modbus_vendor_handle_frame+0x270>
 8004160:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 8004164:	2b06      	cmp	r3, #6
 8004166:	d908      	bls.n	800417a <modbus_vendor_handle_frame+0x282>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004168:	f897 1174 	ldrb.w	r1, [r7, #372]	@ 0x174
 800416c:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8004170:	2203      	movs	r2, #3
 8004172:	4618      	mov	r0, r3
 8004174:	f7ff fe88 	bl	8003e88 <modbus_send_exception>
				return;
 8004178:	e20a      	b.n	8004590 <modbus_vendor_handle_frame+0x698>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 800417a:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 800417e:	2b00      	cmp	r3, #0
 8004180:	d003      	beq.n	800418a <modbus_vendor_handle_frame+0x292>
 8004182:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 8004186:	2b03      	cmp	r3, #3
 8004188:	d908      	bls.n	800419c <modbus_vendor_handle_frame+0x2a4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800418a:	f897 1174 	ldrb.w	r1, [r7, #372]	@ 0x174
 800418e:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8004192:	2203      	movs	r2, #3
 8004194:	4618      	mov	r0, r3
 8004196:	f7ff fe77 	bl	8003e88 <modbus_send_exception>
				return;
 800419a:	e1f9      	b.n	8004590 <modbus_vendor_handle_frame+0x698>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 800419c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80041a0:	3b01      	subs	r3, #1
 80041a2:	f887 313d 	strb.w	r3, [r7, #317]	@ 0x13d
			RegisterType output_type = output_typeRaw - 1;
 80041a6:	f897 3142 	ldrb.w	r3, [r7, #322]	@ 0x142
 80041aa:	3b01      	subs	r3, #1
 80041ac:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
			ComparisonOp op1 = op1Raw - 1;
 80041b0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80041b4:	3b01      	subs	r3, #1
 80041b6:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			LogicJoin join = joinRaw - 1;
 80041ba:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 80041be:	3b01      	subs	r3, #1
 80041c0:	f887 313a 	strb.w	r3, [r7, #314]	@ 0x13a

			RegisterType input_type2 = 0;
 80041c4:	2300      	movs	r3, #0
 80041c6:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
			ComparisonOp op2 = 0;
 80041ca:	2300      	movs	r3, #0
 80041cc:	f887 3176 	strb.w	r3, [r7, #374]	@ 0x176
			if (joinRaw != 1) {
 80041d0:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d009      	beq.n	80041ec <modbus_vendor_handle_frame+0x2f4>
				input_type2 = input_type2Raw - 1;
 80041d8:	f897 314b 	ldrb.w	r3, [r7, #331]	@ 0x14b
 80041dc:	3b01      	subs	r3, #1
 80041de:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
				op2 = op2Raw - 1;
 80041e2:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 80041e6:	3b01      	subs	r3, #1
 80041e8:	f887 3176 	strb.w	r3, [r7, #374]	@ 0x176
			}


			LogicRule newRule = {
 80041ec:	f897 313d 	ldrb.w	r3, [r7, #317]	@ 0x13d
 80041f0:	f887 3120 	strb.w	r3, [r7, #288]	@ 0x120
 80041f4:	f8b7 3150 	ldrh.w	r3, [r7, #336]	@ 0x150
 80041f8:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122
 80041fc:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8004200:	f887 3124 	strb.w	r3, [r7, #292]	@ 0x124
 8004204:	f8b7 314c 	ldrh.w	r3, [r7, #332]	@ 0x14c
 8004208:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
 800420c:	f897 3177 	ldrb.w	r3, [r7, #375]	@ 0x177
 8004210:	f887 3128 	strb.w	r3, [r7, #296]	@ 0x128
 8004214:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8004218:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a
 800421c:	f897 3176 	ldrb.w	r3, [r7, #374]	@ 0x176
 8004220:	f887 312c 	strb.w	r3, [r7, #300]	@ 0x12c
 8004224:	f8b7 3144 	ldrh.w	r3, [r7, #324]	@ 0x144
 8004228:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e
 800422c:	f897 313a 	ldrb.w	r3, [r7, #314]	@ 0x13a
 8004230:	f887 3130 	strb.w	r3, [r7, #304]	@ 0x130
 8004234:	f897 313c 	ldrb.w	r3, [r7, #316]	@ 0x13c
 8004238:	f887 3131 	strb.w	r3, [r7, #305]	@ 0x131
 800423c:	f8b7 3140 	ldrh.w	r3, [r7, #320]	@ 0x140
 8004240:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
 8004244:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 8004248:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 800424c:	2301      	movs	r3, #1
 800424e:	f887 3175 	strb.w	r3, [r7, #373]	@ 0x175

			bool status = automation_add_rule(newRule);
 8004252:	466b      	mov	r3, sp
 8004254:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8004258:	e892 0003 	ldmia.w	r2, {r0, r1}
 800425c:	6018      	str	r0, [r3, #0]
 800425e:	3304      	adds	r3, #4
 8004260:	8019      	strh	r1, [r3, #0]
 8004262:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004266:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004268:	f7fc ff9c 	bl	80011a4 <automation_add_rule>
 800426c:	4603      	mov	r3, r0
 800426e:	f887 3139 	strb.w	r3, [r7, #313]	@ 0x139
			if (status == false) {
 8004272:	f897 3139 	ldrb.w	r3, [r7, #313]	@ 0x139
 8004276:	f083 0301 	eor.w	r3, r3, #1
 800427a:	b2db      	uxtb	r3, r3
 800427c:	2b00      	cmp	r3, #0
 800427e:	d002      	beq.n	8004286 <modbus_vendor_handle_frame+0x38e>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 8004280:	2300      	movs	r3, #0
 8004282:	f887 3175 	strb.w	r3, [r7, #373]	@ 0x175
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004286:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800428a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800428e:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8004292:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8004294:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004298:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800429c:	2265      	movs	r2, #101	@ 0x65
 800429e:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 80042a0:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80042a4:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80042a8:	f897 2175 	ldrb.w	r2, [r7, #373]	@ 0x175
 80042ac:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80042ae:	2303      	movs	r3, #3
 80042b0:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			modbus_send_response(responseData, responseLen);
 80042b4:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 80042b8:	f107 0308 	add.w	r3, r7, #8
 80042bc:	4611      	mov	r1, r2
 80042be:	4618      	mov	r0, r3
 80042c0:	f7ff fdb8 	bl	8003e34 <modbus_send_response>
 80042c4:	e164      	b.n	8004590 <modbus_vendor_handle_frame+0x698>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 80042c6:	f7fc ff9f 	bl	8001208 <automation_get_rule_count>
 80042ca:	4603      	mov	r3, r0
 80042cc:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156

			responseData[0] = slave_address; // the address of us
 80042d0:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80042d4:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80042d8:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 80042dc:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 80042de:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80042e2:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80042e6:	2265      	movs	r2, #101	@ 0x65
 80042e8:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 80042ea:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80042ee:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80042f2:	2202      	movs	r2, #2
 80042f4:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 80042f6:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80042fa:	0a1b      	lsrs	r3, r3, #8
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	b2da      	uxtb	r2, r3
 8004300:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004304:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004308:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 800430a:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 800430e:	b2da      	uxtb	r2, r3
 8004310:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004314:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004318:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 800431a:	2305      	movs	r3, #5
 800431c:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			modbus_send_response(responseData, responseLen);
 8004320:	f8b7 2154 	ldrh.w	r2, [r7, #340]	@ 0x154
 8004324:	f107 0308 	add.w	r3, r7, #8
 8004328:	4611      	mov	r1, r2
 800432a:	4618      	mov	r0, r3
 800432c:	f7ff fd82 	bl	8003e34 <modbus_send_response>
			break;
 8004330:	e12e      	b.n	8004590 <modbus_vendor_handle_frame+0x698>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8004332:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004336:	f5a3 73bb 	sub.w	r3, r3, #374	@ 0x176
 800433a:	881b      	ldrh	r3, [r3, #0]
 800433c:	2b06      	cmp	r3, #6
 800433e:	d008      	beq.n	8004352 <modbus_vendor_handle_frame+0x45a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004340:	f897 1174 	ldrb.w	r1, [r7, #372]	@ 0x174
 8004344:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8004348:	2203      	movs	r2, #3
 800434a:	4618      	mov	r0, r3
 800434c:	f7ff fd9c 	bl	8003e88 <modbus_send_exception>
				return;
 8004350:	e11e      	b.n	8004590 <modbus_vendor_handle_frame+0x698>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8004352:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004356:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	3302      	adds	r3, #2
 800435e:	781b      	ldrb	r3, [r3, #0]
 8004360:	b21b      	sxth	r3, r3
 8004362:	021b      	lsls	r3, r3, #8
 8004364:	b21a      	sxth	r2, r3
 8004366:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800436a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	3303      	adds	r3, #3
 8004372:	781b      	ldrb	r3, [r3, #0]
 8004374:	b21b      	sxth	r3, r3
 8004376:	4313      	orrs	r3, r2
 8004378:	b21b      	sxth	r3, r3
 800437a:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 800437e:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8004382:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8004386:	4611      	mov	r1, r2
 8004388:	4618      	mov	r0, r3
 800438a:	f7fc ff49 	bl	8001220 <automation_get_rule>
 800438e:	4603      	mov	r3, r0
 8004390:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			if (status == false) {
 8004394:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 8004398:	f083 0301 	eor.w	r3, r3, #1
 800439c:	b2db      	uxtb	r3, r3
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d008      	beq.n	80043b4 <modbus_vendor_handle_frame+0x4bc>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80043a2:	f897 1174 	ldrb.w	r1, [r7, #372]	@ 0x174
 80043a6:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 80043aa:	2203      	movs	r2, #3
 80043ac:	4618      	mov	r0, r3
 80043ae:	f7ff fd6b 	bl	8003e88 <modbus_send_exception>
				return;
 80043b2:	e0ed      	b.n	8004590 <modbus_vendor_handle_frame+0x698>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 80043b4:	f897 3108 	ldrb.w	r3, [r7, #264]	@ 0x108
 80043b8:	3301      	adds	r3, #1
 80043ba:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 80043be:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 80043c2:	f8a7 316c 	strh.w	r3, [r7, #364]	@ 0x16c
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 80043c6:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 80043ca:	3301      	adds	r3, #1
 80043cc:	f887 316b 	strb.w	r3, [r7, #363]	@ 0x16b
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 80043d0:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 80043d4:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 80043d8:	f897 3110 	ldrb.w	r3, [r7, #272]	@ 0x110
 80043dc:	3301      	adds	r3, #1
 80043de:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 80043e2:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 80043e6:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 80043ea:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 80043ee:	3301      	adds	r3, #1
 80043f0:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 80043f4:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80043f8:	f8a7 3160 	strh.w	r3, [r7, #352]	@ 0x160
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 80043fc:	f897 3118 	ldrb.w	r3, [r7, #280]	@ 0x118
 8004400:	3301      	adds	r3, #1
 8004402:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 8004406:	f897 3119 	ldrb.w	r3, [r7, #281]	@ 0x119
 800440a:	3301      	adds	r3, #1
 800440c:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e
			uint16_t output_reg = (uint16_t)rule.output_reg;
 8004410:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 8004414:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c
			uint16_t output_value = (uint16_t)rule.output_value;
 8004418:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800441c:	f8a7 315a 	strh.w	r3, [r7, #346]	@ 0x15a

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 8004420:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004424:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004428:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 800442c:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 800442e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004432:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004436:	2267      	movs	r2, #103	@ 0x67
 8004438:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 800443a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800443e:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004442:	f897 216e 	ldrb.w	r2, [r7, #366]	@ 0x16e
 8004446:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 8004448:	f8b7 316c 	ldrh.w	r3, [r7, #364]	@ 0x16c
 800444c:	0a1b      	lsrs	r3, r3, #8
 800444e:	b29b      	uxth	r3, r3
 8004450:	b2da      	uxtb	r2, r3
 8004452:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004456:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800445a:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 800445c:	f8b7 316c 	ldrh.w	r3, [r7, #364]	@ 0x16c
 8004460:	b2da      	uxtb	r2, r3
 8004462:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004466:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800446a:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 800446c:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004470:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004474:	f897 216b 	ldrb.w	r2, [r7, #363]	@ 0x16b
 8004478:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 800447a:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 800447e:	0a1b      	lsrs	r3, r3, #8
 8004480:	b29b      	uxth	r3, r3
 8004482:	b2da      	uxtb	r2, r3
 8004484:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004488:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800448c:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 800448e:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 8004492:	b2da      	uxtb	r2, r3
 8004494:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004498:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800449c:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 800449e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80044a2:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80044a6:	f897 2167 	ldrb.w	r2, [r7, #359]	@ 0x167
 80044aa:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 80044ac:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80044b0:	0a1b      	lsrs	r3, r3, #8
 80044b2:	b29b      	uxth	r3, r3
 80044b4:	b2da      	uxtb	r2, r3
 80044b6:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80044ba:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80044be:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 80044c0:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80044c4:	b2da      	uxtb	r2, r3
 80044c6:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80044ca:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80044ce:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 80044d0:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80044d4:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80044d8:	f897 2163 	ldrb.w	r2, [r7, #355]	@ 0x163
 80044dc:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 80044de:	f8b7 3160 	ldrh.w	r3, [r7, #352]	@ 0x160
 80044e2:	0a1b      	lsrs	r3, r3, #8
 80044e4:	b29b      	uxth	r3, r3
 80044e6:	b2da      	uxtb	r2, r3
 80044e8:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80044ec:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80044f0:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 80044f2:	f8b7 3160 	ldrh.w	r3, [r7, #352]	@ 0x160
 80044f6:	b2da      	uxtb	r2, r3
 80044f8:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80044fc:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004500:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 8004502:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004506:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800450a:	f897 215f 	ldrb.w	r2, [r7, #351]	@ 0x15f
 800450e:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 8004510:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004514:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004518:	f897 215e 	ldrb.w	r2, [r7, #350]	@ 0x15e
 800451c:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 800451e:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8004522:	0a1b      	lsrs	r3, r3, #8
 8004524:	b29b      	uxth	r3, r3
 8004526:	b2da      	uxtb	r2, r3
 8004528:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800452c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004530:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 8004532:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8004536:	b2da      	uxtb	r2, r3
 8004538:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800453c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004540:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 8004542:	f8b7 315a 	ldrh.w	r3, [r7, #346]	@ 0x15a
 8004546:	0a1b      	lsrs	r3, r3, #8
 8004548:	b29b      	uxth	r3, r3
 800454a:	b2da      	uxtb	r2, r3
 800454c:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004550:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004554:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 8004556:	f8b7 315a 	ldrh.w	r3, [r7, #346]	@ 0x15a
 800455a:	b2da      	uxtb	r2, r3
 800455c:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8004560:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004564:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 8004566:	2314      	movs	r3, #20
 8004568:	f8a7 3158 	strh.w	r3, [r7, #344]	@ 0x158
			modbus_send_response(responseData, responseLen);
 800456c:	f8b7 2158 	ldrh.w	r2, [r7, #344]	@ 0x158
 8004570:	f107 0308 	add.w	r3, r7, #8
 8004574:	4611      	mov	r1, r2
 8004576:	4618      	mov	r0, r3
 8004578:	f7ff fc5c 	bl	8003e34 <modbus_send_response>
 800457c:	e008      	b.n	8004590 <modbus_vendor_handle_frame+0x698>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 800457e:	f897 1174 	ldrb.w	r1, [r7, #372]	@ 0x174
 8004582:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8004586:	2201      	movs	r2, #1
 8004588:	4618      	mov	r0, r3
 800458a:	f7ff fc7d 	bl	8003e88 <modbus_send_exception>
			break;
 800458e:	bf00      	nop
		}
	}
}
 8004590:	f507 77bc 	add.w	r7, r7, #376	@ 0x178
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}

08004598 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_rx_frame_tail = 0; // points to where the oldest unprocessed frame is
static volatile uint8_t rs485_tx_frame_head = 0;
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

void RS485_SetTransmitMode(void) {
 8004598:	b580      	push	{r7, lr}
 800459a:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 800459c:	4b07      	ldr	r3, [pc, #28]	@ (80045bc <RS485_SetTransmitMode+0x24>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4a07      	ldr	r2, [pc, #28]	@ (80045c0 <RS485_SetTransmitMode+0x28>)
 80045a2:	8811      	ldrh	r1, [r2, #0]
 80045a4:	2201      	movs	r2, #1
 80045a6:	4618      	mov	r0, r3
 80045a8:	f002 ff50 	bl	800744c <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 80045ac:	2201      	movs	r2, #1
 80045ae:	2140      	movs	r1, #64	@ 0x40
 80045b0:	4804      	ldr	r0, [pc, #16]	@ (80045c4 <RS485_SetTransmitMode+0x2c>)
 80045b2:	f002 ff4b 	bl	800744c <HAL_GPIO_WritePin>
#endif
}
 80045b6:	bf00      	nop
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	200015a4 	.word	0x200015a4
 80045c0:	200015a8 	.word	0x200015a8
 80045c4:	48000800 	.word	0x48000800

080045c8 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 80045c8:	b580      	push	{r7, lr}
 80045ca:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 80045cc:	4b07      	ldr	r3, [pc, #28]	@ (80045ec <RS485_SetReceiveMode+0x24>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a07      	ldr	r2, [pc, #28]	@ (80045f0 <RS485_SetReceiveMode+0x28>)
 80045d2:	8811      	ldrh	r1, [r2, #0]
 80045d4:	2200      	movs	r2, #0
 80045d6:	4618      	mov	r0, r3
 80045d8:	f002 ff38 	bl	800744c <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80045dc:	2200      	movs	r2, #0
 80045de:	2140      	movs	r1, #64	@ 0x40
 80045e0:	4804      	ldr	r0, [pc, #16]	@ (80045f4 <RS485_SetReceiveMode+0x2c>)
 80045e2:	f002 ff33 	bl	800744c <HAL_GPIO_WritePin>
#endif
}
 80045e6:	bf00      	nop
 80045e8:	bd80      	pop	{r7, pc}
 80045ea:	bf00      	nop
 80045ec:	200015a4 	.word	0x200015a4
 80045f0:	200015a8 	.word	0x200015a8
 80045f4:	48000800 	.word	0x48000800

080045f8 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b082      	sub	sp, #8
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	460b      	mov	r3, r1
 8004602:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8004604:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8004608:	2100      	movs	r1, #0
 800460a:	4810      	ldr	r0, [pc, #64]	@ (800464c <RS485_Setup+0x54>)
 800460c:	f00c ff93 	bl	8011536 <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 8004610:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8004614:	2100      	movs	r1, #0
 8004616:	480e      	ldr	r0, [pc, #56]	@ (8004650 <RS485_Setup+0x58>)
 8004618:	f00c ff8d 	bl	8011536 <memset>
	rs485_tx_frame_head = 0;
 800461c:	4b0d      	ldr	r3, [pc, #52]	@ (8004654 <RS485_Setup+0x5c>)
 800461e:	2200      	movs	r2, #0
 8004620:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 8004622:	4b0d      	ldr	r3, [pc, #52]	@ (8004658 <RS485_Setup+0x60>)
 8004624:	2200      	movs	r2, #0
 8004626:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8004628:	4a0c      	ldr	r2, [pc, #48]	@ (800465c <RS485_Setup+0x64>)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 800462e:	4a0c      	ldr	r2, [pc, #48]	@ (8004660 <RS485_Setup+0x68>)
 8004630:	887b      	ldrh	r3, [r7, #2]
 8004632:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 8004634:	f7ff ffc8 	bl	80045c8 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8004638:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800463c:	4909      	ldr	r1, [pc, #36]	@ (8004664 <RS485_Setup+0x6c>)
 800463e:	480a      	ldr	r0, [pc, #40]	@ (8004668 <RS485_Setup+0x70>)
 8004640:	f008 f857 	bl	800c6f2 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8004644:	bf00      	nop
 8004646:	3708      	adds	r7, #8
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}
 800464c:	200016ac 	.word	0x200016ac
 8004650:	20001ebc 	.word	0x20001ebc
 8004654:	200026ce 	.word	0x200026ce
 8004658:	200026cf 	.word	0x200026cf
 800465c:	200015a4 	.word	0x200015a4
 8004660:	200015a8 	.word	0x200015a8
 8004664:	200015ac 	.word	0x200015ac
 8004668:	20001448 	.word	0x20001448

0800466c <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 800466c:	b580      	push	{r7, lr}
 800466e:	b084      	sub	sp, #16
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	460b      	mov	r3, r1
 8004676:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8004678:	887b      	ldrh	r3, [r7, #2]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d03a      	beq.n	80046f4 <RS485_Transmit+0x88>
 800467e:	887b      	ldrh	r3, [r7, #2]
 8004680:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004684:	d836      	bhi.n	80046f4 <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8004686:	4b1d      	ldr	r3, [pc, #116]	@ (80046fc <RS485_Transmit+0x90>)
 8004688:	781b      	ldrb	r3, [r3, #0]
 800468a:	b2db      	uxtb	r3, r3
 800468c:	3301      	adds	r3, #1
 800468e:	425a      	negs	r2, r3
 8004690:	f003 0307 	and.w	r3, r3, #7
 8004694:	f002 0207 	and.w	r2, r2, #7
 8004698:	bf58      	it	pl
 800469a:	4253      	negpl	r3, r2
 800469c:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 800469e:	4b18      	ldr	r3, [pc, #96]	@ (8004700 <RS485_Transmit+0x94>)
 80046a0:	781b      	ldrb	r3, [r3, #0]
 80046a2:	b2db      	uxtb	r3, r3
 80046a4:	7bfa      	ldrb	r2, [r7, #15]
 80046a6:	429a      	cmp	r2, r3
 80046a8:	d020      	beq.n	80046ec <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 80046aa:	4b14      	ldr	r3, [pc, #80]	@ (80046fc <RS485_Transmit+0x90>)
 80046ac:	781b      	ldrb	r3, [r3, #0]
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	461a      	mov	r2, r3
 80046b2:	4613      	mov	r3, r2
 80046b4:	01db      	lsls	r3, r3, #7
 80046b6:	4413      	add	r3, r2
 80046b8:	005b      	lsls	r3, r3, #1
 80046ba:	4a12      	ldr	r2, [pc, #72]	@ (8004704 <RS485_Transmit+0x98>)
 80046bc:	4413      	add	r3, r2
 80046be:	887a      	ldrh	r2, [r7, #2]
 80046c0:	6879      	ldr	r1, [r7, #4]
 80046c2:	4618      	mov	r0, r3
 80046c4:	f00c ffb7 	bl	8011636 <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 80046c8:	4b0c      	ldr	r3, [pc, #48]	@ (80046fc <RS485_Transmit+0x90>)
 80046ca:	781b      	ldrb	r3, [r3, #0]
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	4619      	mov	r1, r3
 80046d0:	4a0c      	ldr	r2, [pc, #48]	@ (8004704 <RS485_Transmit+0x98>)
 80046d2:	460b      	mov	r3, r1
 80046d4:	01db      	lsls	r3, r3, #7
 80046d6:	440b      	add	r3, r1
 80046d8:	005b      	lsls	r3, r3, #1
 80046da:	4413      	add	r3, r2
 80046dc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80046e0:	887a      	ldrh	r2, [r7, #2]
 80046e2:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 80046e4:	4a05      	ldr	r2, [pc, #20]	@ (80046fc <RS485_Transmit+0x90>)
 80046e6:	7bfb      	ldrb	r3, [r7, #15]
 80046e8:	7013      	strb	r3, [r2, #0]
 80046ea:	e004      	b.n	80046f6 <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 80046ec:	4806      	ldr	r0, [pc, #24]	@ (8004708 <RS485_Transmit+0x9c>)
 80046ee:	f7fe fd77 	bl	80031e0 <usb_serial_println>
 80046f2:	e000      	b.n	80046f6 <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 80046f4:	bf00      	nop
    }
}
 80046f6:	3710      	adds	r7, #16
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}
 80046fc:	200026ce 	.word	0x200026ce
 8004700:	200026cf 	.word	0x200026cf
 8004704:	20001ebc 	.word	0x20001ebc
 8004708:	080137c0 	.word	0x080137c0

0800470c <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 800470c:	b580      	push	{r7, lr}
 800470e:	b084      	sub	sp, #16
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	460b      	mov	r3, r1
 8004716:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a26      	ldr	r2, [pc, #152]	@ (80047b8 <HAL_UARTEx_RxEventCallback+0xac>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d145      	bne.n	80047ae <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8004722:	4b26      	ldr	r3, [pc, #152]	@ (80047bc <HAL_UARTEx_RxEventCallback+0xb0>)
 8004724:	781b      	ldrb	r3, [r3, #0]
 8004726:	b2db      	uxtb	r3, r3
 8004728:	3301      	adds	r3, #1
 800472a:	425a      	negs	r2, r3
 800472c:	f003 0307 	and.w	r3, r3, #7
 8004730:	f002 0207 	and.w	r2, r2, #7
 8004734:	bf58      	it	pl
 8004736:	4253      	negpl	r3, r2
 8004738:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 800473a:	4b21      	ldr	r3, [pc, #132]	@ (80047c0 <HAL_UARTEx_RxEventCallback+0xb4>)
 800473c:	781b      	ldrb	r3, [r3, #0]
 800473e:	b2db      	uxtb	r3, r3
 8004740:	7bfa      	ldrb	r2, [r7, #15]
 8004742:	429a      	cmp	r2, r3
 8004744:	d024      	beq.n	8004790 <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8004746:	887b      	ldrh	r3, [r7, #2]
 8004748:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800474c:	d823      	bhi.n	8004796 <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 800474e:	4b1b      	ldr	r3, [pc, #108]	@ (80047bc <HAL_UARTEx_RxEventCallback+0xb0>)
 8004750:	781b      	ldrb	r3, [r3, #0]
 8004752:	b2db      	uxtb	r3, r3
 8004754:	461a      	mov	r2, r3
 8004756:	4613      	mov	r3, r2
 8004758:	01db      	lsls	r3, r3, #7
 800475a:	4413      	add	r3, r2
 800475c:	005b      	lsls	r3, r3, #1
 800475e:	4a19      	ldr	r2, [pc, #100]	@ (80047c4 <HAL_UARTEx_RxEventCallback+0xb8>)
 8004760:	4413      	add	r3, r2
 8004762:	887a      	ldrh	r2, [r7, #2]
 8004764:	4918      	ldr	r1, [pc, #96]	@ (80047c8 <HAL_UARTEx_RxEventCallback+0xbc>)
 8004766:	4618      	mov	r0, r3
 8004768:	f00c ff65 	bl	8011636 <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 800476c:	4b13      	ldr	r3, [pc, #76]	@ (80047bc <HAL_UARTEx_RxEventCallback+0xb0>)
 800476e:	781b      	ldrb	r3, [r3, #0]
 8004770:	b2db      	uxtb	r3, r3
 8004772:	4619      	mov	r1, r3
 8004774:	4a13      	ldr	r2, [pc, #76]	@ (80047c4 <HAL_UARTEx_RxEventCallback+0xb8>)
 8004776:	460b      	mov	r3, r1
 8004778:	01db      	lsls	r3, r3, #7
 800477a:	440b      	add	r3, r1
 800477c:	005b      	lsls	r3, r3, #1
 800477e:	4413      	add	r3, r2
 8004780:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004784:	887a      	ldrh	r2, [r7, #2]
 8004786:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8004788:	4a0c      	ldr	r2, [pc, #48]	@ (80047bc <HAL_UARTEx_RxEventCallback+0xb0>)
 800478a:	7bfb      	ldrb	r3, [r7, #15]
 800478c:	7013      	strb	r3, [r2, #0]
 800478e:	e002      	b.n	8004796 <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 8004790:	480e      	ldr	r0, [pc, #56]	@ (80047cc <HAL_UARTEx_RxEventCallback+0xc0>)
 8004792:	f7fe fd25 	bl	80031e0 <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 8004796:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800479a:	490b      	ldr	r1, [pc, #44]	@ (80047c8 <HAL_UARTEx_RxEventCallback+0xbc>)
 800479c:	480c      	ldr	r0, [pc, #48]	@ (80047d0 <HAL_UARTEx_RxEventCallback+0xc4>)
 800479e:	f007 ffa8 	bl	800c6f2 <HAL_UARTEx_ReceiveToIdle_DMA>
 80047a2:	4603      	mov	r3, r0
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d002      	beq.n	80047ae <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 80047a8:	480a      	ldr	r0, [pc, #40]	@ (80047d4 <HAL_UARTEx_RxEventCallback+0xc8>)
 80047aa:	f7fe fd19 	bl	80031e0 <usb_serial_println>
		}
	}
}
 80047ae:	bf00      	nop
 80047b0:	3710      	adds	r7, #16
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}
 80047b6:	bf00      	nop
 80047b8:	40013800 	.word	0x40013800
 80047bc:	200026cc 	.word	0x200026cc
 80047c0:	200026cd 	.word	0x200026cd
 80047c4:	200016ac 	.word	0x200016ac
 80047c8:	200015ac 	.word	0x200015ac
 80047cc:	080137d4 	.word	0x080137d4
 80047d0:	20001448 	.word	0x20001448
 80047d4:	080137e8 	.word	0x080137e8

080047d8 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 80047dc:	4b0a      	ldr	r3, [pc, #40]	@ (8004808 <RS485_TCCallback+0x30>)
 80047de:	2200      	movs	r2, #0
 80047e0:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 80047e2:	f7ff fef1 	bl	80045c8 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80047e6:	4b09      	ldr	r3, [pc, #36]	@ (800480c <RS485_TCCallback+0x34>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	4b07      	ldr	r3, [pc, #28]	@ (800480c <RS485_TCCallback+0x34>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047f4:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80047f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80047fa:	4905      	ldr	r1, [pc, #20]	@ (8004810 <RS485_TCCallback+0x38>)
 80047fc:	4803      	ldr	r0, [pc, #12]	@ (800480c <RS485_TCCallback+0x34>)
 80047fe:	f007 ff78 	bl	800c6f2 <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 8004802:	bf00      	nop
 8004804:	bd80      	pop	{r7, pc}
 8004806:	bf00      	nop
 8004808:	200026d0 	.word	0x200026d0
 800480c:	20001448 	.word	0x20001448
 8004810:	200015ac 	.word	0x200015ac

08004814 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8004814:	b580      	push	{r7, lr}
 8004816:	b082      	sub	sp, #8
 8004818:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 800481a:	e02b      	b.n	8004874 <RS485_ProcessPendingFrames+0x60>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 800481c:	4b1c      	ldr	r3, [pc, #112]	@ (8004890 <RS485_ProcessPendingFrames+0x7c>)
 800481e:	781b      	ldrb	r3, [r3, #0]
 8004820:	b2db      	uxtb	r3, r3
 8004822:	461a      	mov	r2, r3
 8004824:	4613      	mov	r3, r2
 8004826:	01db      	lsls	r3, r3, #7
 8004828:	4413      	add	r3, r2
 800482a:	005b      	lsls	r3, r3, #1
 800482c:	4a19      	ldr	r2, [pc, #100]	@ (8004894 <RS485_ProcessPendingFrames+0x80>)
 800482e:	4413      	add	r3, r2
 8004830:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8004832:	4b17      	ldr	r3, [pc, #92]	@ (8004890 <RS485_ProcessPendingFrames+0x7c>)
 8004834:	781b      	ldrb	r3, [r3, #0]
 8004836:	b2db      	uxtb	r3, r3
 8004838:	4619      	mov	r1, r3
 800483a:	4a16      	ldr	r2, [pc, #88]	@ (8004894 <RS485_ProcessPendingFrames+0x80>)
 800483c:	460b      	mov	r3, r1
 800483e:	01db      	lsls	r3, r3, #7
 8004840:	440b      	add	r3, r1
 8004842:	005b      	lsls	r3, r3, #1
 8004844:	4413      	add	r3, r2
 8004846:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800484a:	881b      	ldrh	r3, [r3, #0]
 800484c:	807b      	strh	r3, [r7, #2]

		modbus_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 800484e:	887b      	ldrh	r3, [r7, #2]
 8004850:	4619      	mov	r1, r3
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	f7fe fcea 	bl	800322c <modbus_handle_frame>

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8004858:	4b0d      	ldr	r3, [pc, #52]	@ (8004890 <RS485_ProcessPendingFrames+0x7c>)
 800485a:	781b      	ldrb	r3, [r3, #0]
 800485c:	b2db      	uxtb	r3, r3
 800485e:	3301      	adds	r3, #1
 8004860:	425a      	negs	r2, r3
 8004862:	f003 0307 	and.w	r3, r3, #7
 8004866:	f002 0207 	and.w	r2, r2, #7
 800486a:	bf58      	it	pl
 800486c:	4253      	negpl	r3, r2
 800486e:	b2da      	uxtb	r2, r3
 8004870:	4b07      	ldr	r3, [pc, #28]	@ (8004890 <RS485_ProcessPendingFrames+0x7c>)
 8004872:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8004874:	4b06      	ldr	r3, [pc, #24]	@ (8004890 <RS485_ProcessPendingFrames+0x7c>)
 8004876:	781b      	ldrb	r3, [r3, #0]
 8004878:	b2da      	uxtb	r2, r3
 800487a:	4b07      	ldr	r3, [pc, #28]	@ (8004898 <RS485_ProcessPendingFrames+0x84>)
 800487c:	781b      	ldrb	r3, [r3, #0]
 800487e:	b2db      	uxtb	r3, r3
 8004880:	429a      	cmp	r2, r3
 8004882:	d1cb      	bne.n	800481c <RS485_ProcessPendingFrames+0x8>
	}
}
 8004884:	bf00      	nop
 8004886:	bf00      	nop
 8004888:	3708      	adds	r7, #8
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
 800488e:	bf00      	nop
 8004890:	200026cd 	.word	0x200026cd
 8004894:	200016ac 	.word	0x200016ac
 8004898:	200026cc 	.word	0x200026cc

0800489c <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 800489c:	b580      	push	{r7, lr}
 800489e:	b082      	sub	sp, #8
 80048a0:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 80048a2:	4b36      	ldr	r3, [pc, #216]	@ (800497c <RS485_TransmitPendingFrames+0xe0>)
 80048a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048a8:	2b20      	cmp	r3, #32
 80048aa:	d163      	bne.n	8004974 <RS485_TransmitPendingFrames+0xd8>
 80048ac:	4b34      	ldr	r3, [pc, #208]	@ (8004980 <RS485_TransmitPendingFrames+0xe4>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d05f      	beq.n	8004974 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 80048b4:	4b33      	ldr	r3, [pc, #204]	@ (8004984 <RS485_TransmitPendingFrames+0xe8>)
 80048b6:	781b      	ldrb	r3, [r3, #0]
 80048b8:	b2da      	uxtb	r2, r3
 80048ba:	4b33      	ldr	r3, [pc, #204]	@ (8004988 <RS485_TransmitPendingFrames+0xec>)
 80048bc:	781b      	ldrb	r3, [r3, #0]
 80048be:	b2db      	uxtb	r3, r3
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d057      	beq.n	8004974 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 80048c4:	4b2e      	ldr	r3, [pc, #184]	@ (8004980 <RS485_TransmitPendingFrames+0xe4>)
 80048c6:	2201      	movs	r2, #1
 80048c8:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 80048ca:	4b2e      	ldr	r3, [pc, #184]	@ (8004984 <RS485_TransmitPendingFrames+0xe8>)
 80048cc:	781b      	ldrb	r3, [r3, #0]
 80048ce:	b2db      	uxtb	r3, r3
 80048d0:	461a      	mov	r2, r3
 80048d2:	4613      	mov	r3, r2
 80048d4:	01db      	lsls	r3, r3, #7
 80048d6:	4413      	add	r3, r2
 80048d8:	005b      	lsls	r3, r3, #1
 80048da:	4a2c      	ldr	r2, [pc, #176]	@ (800498c <RS485_TransmitPendingFrames+0xf0>)
 80048dc:	4413      	add	r3, r2
 80048de:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 80048e0:	4b28      	ldr	r3, [pc, #160]	@ (8004984 <RS485_TransmitPendingFrames+0xe8>)
 80048e2:	781b      	ldrb	r3, [r3, #0]
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	4619      	mov	r1, r3
 80048e8:	4a28      	ldr	r2, [pc, #160]	@ (800498c <RS485_TransmitPendingFrames+0xf0>)
 80048ea:	460b      	mov	r3, r1
 80048ec:	01db      	lsls	r3, r3, #7
 80048ee:	440b      	add	r3, r1
 80048f0:	005b      	lsls	r3, r3, #1
 80048f2:	4413      	add	r3, r2
 80048f4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80048f8:	881b      	ldrh	r3, [r3, #0]
 80048fa:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 80048fc:	f7ff fe4c 	bl	8004598 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8004900:	4b1e      	ldr	r3, [pc, #120]	@ (800497c <RS485_TransmitPendingFrames+0xe0>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	4b1d      	ldr	r3, [pc, #116]	@ (800497c <RS485_TransmitPendingFrames+0xe0>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800490e:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8004910:	887b      	ldrh	r3, [r7, #2]
 8004912:	461a      	mov	r2, r3
 8004914:	6879      	ldr	r1, [r7, #4]
 8004916:	4819      	ldr	r0, [pc, #100]	@ (800497c <RS485_TransmitPendingFrames+0xe0>)
 8004918:	f006 face 	bl	800aeb8 <HAL_UART_Transmit_DMA>
 800491c:	4603      	mov	r3, r0
 800491e:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8004920:	4b16      	ldr	r3, [pc, #88]	@ (800497c <RS485_TransmitPendingFrames+0xe0>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	4b15      	ldr	r3, [pc, #84]	@ (800497c <RS485_TransmitPendingFrames+0xe0>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800492e:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8004930:	787b      	ldrb	r3, [r7, #1]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d010      	beq.n	8004958 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 8004936:	f7ff fe47 	bl	80045c8 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 800493a:	4b10      	ldr	r3, [pc, #64]	@ (800497c <RS485_TransmitPendingFrames+0xe0>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	4b0e      	ldr	r3, [pc, #56]	@ (800497c <RS485_TransmitPendingFrames+0xe0>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004948:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800494a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800494e:	4910      	ldr	r1, [pc, #64]	@ (8004990 <RS485_TransmitPendingFrames+0xf4>)
 8004950:	480a      	ldr	r0, [pc, #40]	@ (800497c <RS485_TransmitPendingFrames+0xe0>)
 8004952:	f007 fece 	bl	800c6f2 <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 8004956:	e00d      	b.n	8004974 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8004958:	4b0a      	ldr	r3, [pc, #40]	@ (8004984 <RS485_TransmitPendingFrames+0xe8>)
 800495a:	781b      	ldrb	r3, [r3, #0]
 800495c:	b2db      	uxtb	r3, r3
 800495e:	3301      	adds	r3, #1
 8004960:	425a      	negs	r2, r3
 8004962:	f003 0307 	and.w	r3, r3, #7
 8004966:	f002 0207 	and.w	r2, r2, #7
 800496a:	bf58      	it	pl
 800496c:	4253      	negpl	r3, r2
 800496e:	b2da      	uxtb	r2, r3
 8004970:	4b04      	ldr	r3, [pc, #16]	@ (8004984 <RS485_TransmitPendingFrames+0xe8>)
 8004972:	701a      	strb	r2, [r3, #0]
}
 8004974:	bf00      	nop
 8004976:	3708      	adds	r7, #8
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}
 800497c:	20001448 	.word	0x20001448
 8004980:	200026d0 	.word	0x200026d0
 8004984:	200026cf 	.word	0x200026cf
 8004988:	200026ce 	.word	0x200026ce
 800498c:	20001ebc 	.word	0x20001ebc
 8004990:	200015ac 	.word	0x200015ac

08004994 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8004994:	b580      	push	{r7, lr}
 8004996:	b082      	sub	sp, #8
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a07      	ldr	r2, [pc, #28]	@ (80049c0 <HAL_UART_ErrorCallback+0x2c>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d108      	bne.n	80049b8 <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 80049a6:	4807      	ldr	r0, [pc, #28]	@ (80049c4 <HAL_UART_ErrorCallback+0x30>)
 80049a8:	f7fe fc1a 	bl	80031e0 <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80049ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80049b0:	4905      	ldr	r1, [pc, #20]	@ (80049c8 <HAL_UART_ErrorCallback+0x34>)
 80049b2:	4806      	ldr	r0, [pc, #24]	@ (80049cc <HAL_UART_ErrorCallback+0x38>)
 80049b4:	f007 fe9d 	bl	800c6f2 <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 80049b8:	bf00      	nop
 80049ba:	3708      	adds	r7, #8
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}
 80049c0:	40013800 	.word	0x40013800
 80049c4:	08013808 	.word	0x08013808
 80049c8:	200015ac 	.word	0x200015ac
 80049cc:	20001448 	.word	0x20001448

080049d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80049d0:	480d      	ldr	r0, [pc, #52]	@ (8004a08 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80049d2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80049d4:	f7fe fbe0 	bl	8003198 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80049d8:	480c      	ldr	r0, [pc, #48]	@ (8004a0c <LoopForever+0x6>)
  ldr r1, =_edata
 80049da:	490d      	ldr	r1, [pc, #52]	@ (8004a10 <LoopForever+0xa>)
  ldr r2, =_sidata
 80049dc:	4a0d      	ldr	r2, [pc, #52]	@ (8004a14 <LoopForever+0xe>)
  movs r3, #0
 80049de:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80049e0:	e002      	b.n	80049e8 <LoopCopyDataInit>

080049e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80049e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80049e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80049e6:	3304      	adds	r3, #4

080049e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80049e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80049ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80049ec:	d3f9      	bcc.n	80049e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80049ee:	4a0a      	ldr	r2, [pc, #40]	@ (8004a18 <LoopForever+0x12>)
  ldr r4, =_ebss
 80049f0:	4c0a      	ldr	r4, [pc, #40]	@ (8004a1c <LoopForever+0x16>)
  movs r3, #0
 80049f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80049f4:	e001      	b.n	80049fa <LoopFillZerobss>

080049f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80049f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80049f8:	3204      	adds	r2, #4

080049fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80049fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80049fc:	d3fb      	bcc.n	80049f6 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80049fe:	f00c fdf3 	bl	80115e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004a02:	f7fd fc51 	bl	80022a8 <main>

08004a06 <LoopForever>:

LoopForever:
    b LoopForever
 8004a06:	e7fe      	b.n	8004a06 <LoopForever>
  ldr   r0, =_estack
 8004a08:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8004a0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004a10:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8004a14:	08015714 	.word	0x08015714
  ldr r2, =_sbss
 8004a18:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8004a1c:	20003a04 	.word	0x20003a04

08004a20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004a20:	e7fe      	b.n	8004a20 <ADC1_2_IRQHandler>

08004a22 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004a22:	b580      	push	{r7, lr}
 8004a24:	b082      	sub	sp, #8
 8004a26:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004a2c:	2003      	movs	r0, #3
 8004a2e:	f001 fd8b 	bl	8006548 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004a32:	200f      	movs	r0, #15
 8004a34:	f000 f80e 	bl	8004a54 <HAL_InitTick>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d002      	beq.n	8004a44 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	71fb      	strb	r3, [r7, #7]
 8004a42:	e001      	b.n	8004a48 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004a44:	f7fe f814 	bl	8002a70 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004a48:	79fb      	ldrb	r3, [r7, #7]

}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3708      	adds	r7, #8
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}
	...

08004a54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b084      	sub	sp, #16
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004a60:	4b16      	ldr	r3, [pc, #88]	@ (8004abc <HAL_InitTick+0x68>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d022      	beq.n	8004aae <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004a68:	4b15      	ldr	r3, [pc, #84]	@ (8004ac0 <HAL_InitTick+0x6c>)
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	4b13      	ldr	r3, [pc, #76]	@ (8004abc <HAL_InitTick+0x68>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004a74:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a78:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	f001 fd96 	bl	80065ae <HAL_SYSTICK_Config>
 8004a82:	4603      	mov	r3, r0
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d10f      	bne.n	8004aa8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2b0f      	cmp	r3, #15
 8004a8c:	d809      	bhi.n	8004aa2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004a8e:	2200      	movs	r2, #0
 8004a90:	6879      	ldr	r1, [r7, #4]
 8004a92:	f04f 30ff 	mov.w	r0, #4294967295
 8004a96:	f001 fd62 	bl	800655e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004a9a:	4a0a      	ldr	r2, [pc, #40]	@ (8004ac4 <HAL_InitTick+0x70>)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6013      	str	r3, [r2, #0]
 8004aa0:	e007      	b.n	8004ab2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	73fb      	strb	r3, [r7, #15]
 8004aa6:	e004      	b.n	8004ab2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	73fb      	strb	r3, [r7, #15]
 8004aac:	e001      	b.n	8004ab2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004ab2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	3710      	adds	r7, #16
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd80      	pop	{r7, pc}
 8004abc:	2000000c 	.word	0x2000000c
 8004ac0:	20000004 	.word	0x20000004
 8004ac4:	20000008 	.word	0x20000008

08004ac8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004acc:	4b05      	ldr	r3, [pc, #20]	@ (8004ae4 <HAL_IncTick+0x1c>)
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	4b05      	ldr	r3, [pc, #20]	@ (8004ae8 <HAL_IncTick+0x20>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4413      	add	r3, r2
 8004ad6:	4a03      	ldr	r2, [pc, #12]	@ (8004ae4 <HAL_IncTick+0x1c>)
 8004ad8:	6013      	str	r3, [r2, #0]
}
 8004ada:	bf00      	nop
 8004adc:	46bd      	mov	sp, r7
 8004ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae2:	4770      	bx	lr
 8004ae4:	200026d4 	.word	0x200026d4
 8004ae8:	2000000c 	.word	0x2000000c

08004aec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004aec:	b480      	push	{r7}
 8004aee:	af00      	add	r7, sp, #0
  return uwTick;
 8004af0:	4b03      	ldr	r3, [pc, #12]	@ (8004b00 <HAL_GetTick+0x14>)
 8004af2:	681b      	ldr	r3, [r3, #0]
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	46bd      	mov	sp, r7
 8004af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afc:	4770      	bx	lr
 8004afe:	bf00      	nop
 8004b00:	200026d4 	.word	0x200026d4

08004b04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004b0c:	f7ff ffee 	bl	8004aec <HAL_GetTick>
 8004b10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b1c:	d004      	beq.n	8004b28 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8004b1e:	4b09      	ldr	r3, [pc, #36]	@ (8004b44 <HAL_Delay+0x40>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	68fa      	ldr	r2, [r7, #12]
 8004b24:	4413      	add	r3, r2
 8004b26:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004b28:	bf00      	nop
 8004b2a:	f7ff ffdf 	bl	8004aec <HAL_GetTick>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	1ad3      	subs	r3, r2, r3
 8004b34:	68fa      	ldr	r2, [r7, #12]
 8004b36:	429a      	cmp	r2, r3
 8004b38:	d8f7      	bhi.n	8004b2a <HAL_Delay+0x26>
  {
  }
}
 8004b3a:	bf00      	nop
 8004b3c:	bf00      	nop
 8004b3e:	3710      	adds	r7, #16
 8004b40:	46bd      	mov	sp, r7
 8004b42:	bd80      	pop	{r7, pc}
 8004b44:	2000000c 	.word	0x2000000c

08004b48 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b083      	sub	sp, #12
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
 8004b50:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	431a      	orrs	r2, r3
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	609a      	str	r2, [r3, #8]
}
 8004b62:	bf00      	nop
 8004b64:	370c      	adds	r7, #12
 8004b66:	46bd      	mov	sp, r7
 8004b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6c:	4770      	bx	lr

08004b6e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004b6e:	b480      	push	{r7}
 8004b70:	b083      	sub	sp, #12
 8004b72:	af00      	add	r7, sp, #0
 8004b74:	6078      	str	r0, [r7, #4]
 8004b76:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	689b      	ldr	r3, [r3, #8]
 8004b7c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	431a      	orrs	r2, r3
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	609a      	str	r2, [r3, #8]
}
 8004b88:	bf00      	nop
 8004b8a:	370c      	adds	r7, #12
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b083      	sub	sp, #12
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	370c      	adds	r7, #12
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr

08004bb0 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b087      	sub	sp, #28
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	60b9      	str	r1, [r7, #8]
 8004bba:	607a      	str	r2, [r7, #4]
 8004bbc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	3360      	adds	r3, #96	@ 0x60
 8004bc2:	461a      	mov	r2, r3
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	009b      	lsls	r3, r3, #2
 8004bc8:	4413      	add	r3, r2
 8004bca:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	4b08      	ldr	r3, [pc, #32]	@ (8004bf4 <LL_ADC_SetOffset+0x44>)
 8004bd2:	4013      	ands	r3, r2
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8004bda:	683a      	ldr	r2, [r7, #0]
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	4313      	orrs	r3, r2
 8004be0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004be8:	bf00      	nop
 8004bea:	371c      	adds	r7, #28
 8004bec:	46bd      	mov	sp, r7
 8004bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf2:	4770      	bx	lr
 8004bf4:	03fff000 	.word	0x03fff000

08004bf8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b085      	sub	sp, #20
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	3360      	adds	r3, #96	@ 0x60
 8004c06:	461a      	mov	r2, r3
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	009b      	lsls	r3, r3, #2
 8004c0c:	4413      	add	r3, r2
 8004c0e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3714      	adds	r7, #20
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr

08004c24 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b087      	sub	sp, #28
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	60b9      	str	r1, [r7, #8]
 8004c2e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	3360      	adds	r3, #96	@ 0x60
 8004c34:	461a      	mov	r2, r3
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	009b      	lsls	r3, r3, #2
 8004c3a:	4413      	add	r3, r2
 8004c3c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	431a      	orrs	r2, r3
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004c4e:	bf00      	nop
 8004c50:	371c      	adds	r7, #28
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr

08004c5a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8004c5a:	b480      	push	{r7}
 8004c5c:	b087      	sub	sp, #28
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	60f8      	str	r0, [r7, #12]
 8004c62:	60b9      	str	r1, [r7, #8]
 8004c64:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	3360      	adds	r3, #96	@ 0x60
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	4413      	add	r3, r2
 8004c72:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	431a      	orrs	r2, r3
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8004c84:	bf00      	nop
 8004c86:	371c      	adds	r7, #28
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8e:	4770      	bx	lr

08004c90 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8004c90:	b480      	push	{r7}
 8004c92:	b087      	sub	sp, #28
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	60f8      	str	r0, [r7, #12]
 8004c98:	60b9      	str	r1, [r7, #8]
 8004c9a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	3360      	adds	r3, #96	@ 0x60
 8004ca0:	461a      	mov	r2, r3
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	009b      	lsls	r3, r3, #2
 8004ca6:	4413      	add	r3, r2
 8004ca8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	431a      	orrs	r2, r3
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8004cba:	bf00      	nop
 8004cbc:	371c      	adds	r7, #28
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc4:	4770      	bx	lr

08004cc6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8004cc6:	b480      	push	{r7}
 8004cc8:	b083      	sub	sp, #12
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	6078      	str	r0, [r7, #4]
 8004cce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	695b      	ldr	r3, [r3, #20]
 8004cd4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	431a      	orrs	r2, r3
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	615a      	str	r2, [r3, #20]
}
 8004ce0:	bf00      	nop
 8004ce2:	370c      	adds	r7, #12
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cea:	4770      	bx	lr

08004cec <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b083      	sub	sp, #12
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	68db      	ldr	r3, [r3, #12]
 8004cf8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d101      	bne.n	8004d04 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004d00:	2301      	movs	r3, #1
 8004d02:	e000      	b.n	8004d06 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004d04:	2300      	movs	r3, #0
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	370c      	adds	r7, #12
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr

08004d12 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004d12:	b480      	push	{r7}
 8004d14:	b087      	sub	sp, #28
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	60f8      	str	r0, [r7, #12]
 8004d1a:	60b9      	str	r1, [r7, #8]
 8004d1c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	3330      	adds	r3, #48	@ 0x30
 8004d22:	461a      	mov	r2, r3
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	0a1b      	lsrs	r3, r3, #8
 8004d28:	009b      	lsls	r3, r3, #2
 8004d2a:	f003 030c 	and.w	r3, r3, #12
 8004d2e:	4413      	add	r3, r2
 8004d30:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	f003 031f 	and.w	r3, r3, #31
 8004d3c:	211f      	movs	r1, #31
 8004d3e:	fa01 f303 	lsl.w	r3, r1, r3
 8004d42:	43db      	mvns	r3, r3
 8004d44:	401a      	ands	r2, r3
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	0e9b      	lsrs	r3, r3, #26
 8004d4a:	f003 011f 	and.w	r1, r3, #31
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	f003 031f 	and.w	r3, r3, #31
 8004d54:	fa01 f303 	lsl.w	r3, r1, r3
 8004d58:	431a      	orrs	r2, r3
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004d5e:	bf00      	nop
 8004d60:	371c      	adds	r7, #28
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr

08004d6a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004d6a:	b480      	push	{r7}
 8004d6c:	b087      	sub	sp, #28
 8004d6e:	af00      	add	r7, sp, #0
 8004d70:	60f8      	str	r0, [r7, #12]
 8004d72:	60b9      	str	r1, [r7, #8]
 8004d74:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	3314      	adds	r3, #20
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	0e5b      	lsrs	r3, r3, #25
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	f003 0304 	and.w	r3, r3, #4
 8004d86:	4413      	add	r3, r2
 8004d88:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	0d1b      	lsrs	r3, r3, #20
 8004d92:	f003 031f 	and.w	r3, r3, #31
 8004d96:	2107      	movs	r1, #7
 8004d98:	fa01 f303 	lsl.w	r3, r1, r3
 8004d9c:	43db      	mvns	r3, r3
 8004d9e:	401a      	ands	r2, r3
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	0d1b      	lsrs	r3, r3, #20
 8004da4:	f003 031f 	and.w	r3, r3, #31
 8004da8:	6879      	ldr	r1, [r7, #4]
 8004daa:	fa01 f303 	lsl.w	r3, r1, r3
 8004dae:	431a      	orrs	r2, r3
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004db4:	bf00      	nop
 8004db6:	371c      	adds	r7, #28
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr

08004dc0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b085      	sub	sp, #20
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	60f8      	str	r0, [r7, #12]
 8004dc8:	60b9      	str	r1, [r7, #8]
 8004dca:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dd8:	43db      	mvns	r3, r3
 8004dda:	401a      	ands	r2, r3
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	f003 0318 	and.w	r3, r3, #24
 8004de2:	4908      	ldr	r1, [pc, #32]	@ (8004e04 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004de4:	40d9      	lsrs	r1, r3
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	400b      	ands	r3, r1
 8004dea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dee:	431a      	orrs	r2, r3
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004df6:	bf00      	nop
 8004df8:	3714      	adds	r7, #20
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr
 8004e02:	bf00      	nop
 8004e04:	0007ffff 	.word	0x0007ffff

08004e08 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b083      	sub	sp, #12
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	f003 031f 	and.w	r3, r3, #31
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	370c      	adds	r7, #12
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr

08004e24 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b083      	sub	sp, #12
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	370c      	adds	r7, #12
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3e:	4770      	bx	lr

08004e40 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004e50:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004e54:	687a      	ldr	r2, [r7, #4]
 8004e56:	6093      	str	r3, [r2, #8]
}
 8004e58:	bf00      	nop
 8004e5a:	370c      	adds	r7, #12
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr

08004e64 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e78:	d101      	bne.n	8004e7e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e000      	b.n	8004e80 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004e7e:	2300      	movs	r3, #0
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	370c      	adds	r7, #12
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr

08004e8c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b083      	sub	sp, #12
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004e9c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004ea0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004ea8:	bf00      	nop
 8004eaa:	370c      	adds	r7, #12
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr

08004eb4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b083      	sub	sp, #12
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	689b      	ldr	r3, [r3, #8]
 8004ec0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ec4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004ec8:	d101      	bne.n	8004ece <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e000      	b.n	8004ed0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004ece:	2300      	movs	r3, #0
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	370c      	adds	r7, #12
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr

08004edc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b083      	sub	sp, #12
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004eec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004ef0:	f043 0201 	orr.w	r2, r3, #1
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004ef8:	bf00      	nop
 8004efa:	370c      	adds	r7, #12
 8004efc:	46bd      	mov	sp, r7
 8004efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f02:	4770      	bx	lr

08004f04 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004f14:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004f18:	f043 0202 	orr.w	r2, r3, #2
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004f20:	bf00      	nop
 8004f22:	370c      	adds	r7, #12
 8004f24:	46bd      	mov	sp, r7
 8004f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2a:	4770      	bx	lr

08004f2c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b083      	sub	sp, #12
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	f003 0301 	and.w	r3, r3, #1
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d101      	bne.n	8004f44 <LL_ADC_IsEnabled+0x18>
 8004f40:	2301      	movs	r3, #1
 8004f42:	e000      	b.n	8004f46 <LL_ADC_IsEnabled+0x1a>
 8004f44:	2300      	movs	r3, #0
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	370c      	adds	r7, #12
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr

08004f52 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8004f52:	b480      	push	{r7}
 8004f54:	b083      	sub	sp, #12
 8004f56:	af00      	add	r7, sp, #0
 8004f58:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	f003 0302 	and.w	r3, r3, #2
 8004f62:	2b02      	cmp	r3, #2
 8004f64:	d101      	bne.n	8004f6a <LL_ADC_IsDisableOngoing+0x18>
 8004f66:	2301      	movs	r3, #1
 8004f68:	e000      	b.n	8004f6c <LL_ADC_IsDisableOngoing+0x1a>
 8004f6a:	2300      	movs	r3, #0
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	370c      	adds	r7, #12
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr

08004f78 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b083      	sub	sp, #12
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004f88:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004f8c:	f043 0204 	orr.w	r2, r3, #4
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004f94:	bf00      	nop
 8004f96:	370c      	adds	r7, #12
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr

08004fa0 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004fb0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004fb4:	f043 0210 	orr.w	r2, r3, #16
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8004fbc:	bf00      	nop
 8004fbe:	370c      	adds	r7, #12
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr

08004fc8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b083      	sub	sp, #12
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	f003 0304 	and.w	r3, r3, #4
 8004fd8:	2b04      	cmp	r3, #4
 8004fda:	d101      	bne.n	8004fe0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e000      	b.n	8004fe2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004fe0:	2300      	movs	r3, #0
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	370c      	adds	r7, #12
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr

08004fee <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8004fee:	b480      	push	{r7}
 8004ff0:	b083      	sub	sp, #12
 8004ff2:	af00      	add	r7, sp, #0
 8004ff4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004ffe:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005002:	f043 0220 	orr.w	r2, r3, #32
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800500a:	bf00      	nop
 800500c:	370c      	adds	r7, #12
 800500e:	46bd      	mov	sp, r7
 8005010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005014:	4770      	bx	lr

08005016 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005016:	b480      	push	{r7}
 8005018:	b083      	sub	sp, #12
 800501a:	af00      	add	r7, sp, #0
 800501c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	f003 0308 	and.w	r3, r3, #8
 8005026:	2b08      	cmp	r3, #8
 8005028:	d101      	bne.n	800502e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800502a:	2301      	movs	r3, #1
 800502c:	e000      	b.n	8005030 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800502e:	2300      	movs	r3, #0
}
 8005030:	4618      	mov	r0, r3
 8005032:	370c      	adds	r7, #12
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr

0800503c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800503c:	b590      	push	{r4, r7, lr}
 800503e:	b089      	sub	sp, #36	@ 0x24
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005044:	2300      	movs	r3, #0
 8005046:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8005048:	2300      	movs	r3, #0
 800504a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d101      	bne.n	8005056 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005052:	2301      	movs	r3, #1
 8005054:	e167      	b.n	8005326 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	695b      	ldr	r3, [r3, #20]
 800505a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005060:	2b00      	cmp	r3, #0
 8005062:	d109      	bne.n	8005078 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f7fd fd27 	bl	8002ab8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2200      	movs	r2, #0
 8005074:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4618      	mov	r0, r3
 800507e:	f7ff fef1 	bl	8004e64 <LL_ADC_IsDeepPowerDownEnabled>
 8005082:	4603      	mov	r3, r0
 8005084:	2b00      	cmp	r3, #0
 8005086:	d004      	beq.n	8005092 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4618      	mov	r0, r3
 800508e:	f7ff fed7 	bl	8004e40 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4618      	mov	r0, r3
 8005098:	f7ff ff0c 	bl	8004eb4 <LL_ADC_IsInternalRegulatorEnabled>
 800509c:	4603      	mov	r3, r0
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d115      	bne.n	80050ce <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4618      	mov	r0, r3
 80050a8:	f7ff fef0 	bl	8004e8c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80050ac:	4ba0      	ldr	r3, [pc, #640]	@ (8005330 <HAL_ADC_Init+0x2f4>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	099b      	lsrs	r3, r3, #6
 80050b2:	4aa0      	ldr	r2, [pc, #640]	@ (8005334 <HAL_ADC_Init+0x2f8>)
 80050b4:	fba2 2303 	umull	r2, r3, r2, r3
 80050b8:	099b      	lsrs	r3, r3, #6
 80050ba:	3301      	adds	r3, #1
 80050bc:	005b      	lsls	r3, r3, #1
 80050be:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80050c0:	e002      	b.n	80050c8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	3b01      	subs	r3, #1
 80050c6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d1f9      	bne.n	80050c2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4618      	mov	r0, r3
 80050d4:	f7ff feee 	bl	8004eb4 <LL_ADC_IsInternalRegulatorEnabled>
 80050d8:	4603      	mov	r3, r0
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d10d      	bne.n	80050fa <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050e2:	f043 0210 	orr.w	r2, r3, #16
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050ee:	f043 0201 	orr.w	r2, r3, #1
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80050f6:	2301      	movs	r3, #1
 80050f8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4618      	mov	r0, r3
 8005100:	f7ff ff62 	bl	8004fc8 <LL_ADC_REG_IsConversionOngoing>
 8005104:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800510a:	f003 0310 	and.w	r3, r3, #16
 800510e:	2b00      	cmp	r3, #0
 8005110:	f040 8100 	bne.w	8005314 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	2b00      	cmp	r3, #0
 8005118:	f040 80fc 	bne.w	8005314 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005120:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005124:	f043 0202 	orr.w	r2, r3, #2
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4618      	mov	r0, r3
 8005132:	f7ff fefb 	bl	8004f2c <LL_ADC_IsEnabled>
 8005136:	4603      	mov	r3, r0
 8005138:	2b00      	cmp	r3, #0
 800513a:	d111      	bne.n	8005160 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800513c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005140:	f7ff fef4 	bl	8004f2c <LL_ADC_IsEnabled>
 8005144:	4604      	mov	r4, r0
 8005146:	487c      	ldr	r0, [pc, #496]	@ (8005338 <HAL_ADC_Init+0x2fc>)
 8005148:	f7ff fef0 	bl	8004f2c <LL_ADC_IsEnabled>
 800514c:	4603      	mov	r3, r0
 800514e:	4323      	orrs	r3, r4
 8005150:	2b00      	cmp	r3, #0
 8005152:	d105      	bne.n	8005160 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	4619      	mov	r1, r3
 800515a:	4878      	ldr	r0, [pc, #480]	@ (800533c <HAL_ADC_Init+0x300>)
 800515c:	f7ff fcf4 	bl	8004b48 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	7f5b      	ldrb	r3, [r3, #29]
 8005164:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800516a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8005170:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8005176:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800517e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005180:	4313      	orrs	r3, r2
 8005182:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800518a:	2b01      	cmp	r3, #1
 800518c:	d106      	bne.n	800519c <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005192:	3b01      	subs	r3, #1
 8005194:	045b      	lsls	r3, r3, #17
 8005196:	69ba      	ldr	r2, [r7, #24]
 8005198:	4313      	orrs	r3, r2
 800519a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d009      	beq.n	80051b8 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051a8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051b0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80051b2:	69ba      	ldr	r2, [r7, #24]
 80051b4:	4313      	orrs	r3, r2
 80051b6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	68da      	ldr	r2, [r3, #12]
 80051be:	4b60      	ldr	r3, [pc, #384]	@ (8005340 <HAL_ADC_Init+0x304>)
 80051c0:	4013      	ands	r3, r2
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	6812      	ldr	r2, [r2, #0]
 80051c6:	69b9      	ldr	r1, [r7, #24]
 80051c8:	430b      	orrs	r3, r1
 80051ca:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	691b      	ldr	r3, [r3, #16]
 80051d2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	430a      	orrs	r2, r1
 80051e0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4618      	mov	r0, r3
 80051e8:	f7ff ff15 	bl	8005016 <LL_ADC_INJ_IsConversionOngoing>
 80051ec:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d16d      	bne.n	80052d0 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d16a      	bne.n	80052d0 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80051fe:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005206:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005208:	4313      	orrs	r3, r2
 800520a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	68db      	ldr	r3, [r3, #12]
 8005212:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005216:	f023 0302 	bic.w	r3, r3, #2
 800521a:	687a      	ldr	r2, [r7, #4]
 800521c:	6812      	ldr	r2, [r2, #0]
 800521e:	69b9      	ldr	r1, [r7, #24]
 8005220:	430b      	orrs	r3, r1
 8005222:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	691b      	ldr	r3, [r3, #16]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d017      	beq.n	800525c <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	691a      	ldr	r2, [r3, #16]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800523a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005244:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005248:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800524c:	687a      	ldr	r2, [r7, #4]
 800524e:	6911      	ldr	r1, [r2, #16]
 8005250:	687a      	ldr	r2, [r7, #4]
 8005252:	6812      	ldr	r2, [r2, #0]
 8005254:	430b      	orrs	r3, r1
 8005256:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800525a:	e013      	b.n	8005284 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	691a      	ldr	r2, [r3, #16]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800526a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	6812      	ldr	r2, [r2, #0]
 8005278:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800527c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005280:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800528a:	2b01      	cmp	r3, #1
 800528c:	d118      	bne.n	80052c0 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	691b      	ldr	r3, [r3, #16]
 8005294:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005298:	f023 0304 	bic.w	r3, r3, #4
 800529c:	687a      	ldr	r2, [r7, #4]
 800529e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80052a0:	687a      	ldr	r2, [r7, #4]
 80052a2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80052a4:	4311      	orrs	r1, r2
 80052a6:	687a      	ldr	r2, [r7, #4]
 80052a8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80052aa:	4311      	orrs	r1, r2
 80052ac:	687a      	ldr	r2, [r7, #4]
 80052ae:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80052b0:	430a      	orrs	r2, r1
 80052b2:	431a      	orrs	r2, r3
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f042 0201 	orr.w	r2, r2, #1
 80052bc:	611a      	str	r2, [r3, #16]
 80052be:	e007      	b.n	80052d0 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	691a      	ldr	r2, [r3, #16]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f022 0201 	bic.w	r2, r2, #1
 80052ce:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	695b      	ldr	r3, [r3, #20]
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d10c      	bne.n	80052f2 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052de:	f023 010f 	bic.w	r1, r3, #15
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6a1b      	ldr	r3, [r3, #32]
 80052e6:	1e5a      	subs	r2, r3, #1
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	430a      	orrs	r2, r1
 80052ee:	631a      	str	r2, [r3, #48]	@ 0x30
 80052f0:	e007      	b.n	8005302 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f022 020f 	bic.w	r2, r2, #15
 8005300:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005306:	f023 0303 	bic.w	r3, r3, #3
 800530a:	f043 0201 	orr.w	r2, r3, #1
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005312:	e007      	b.n	8005324 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005318:	f043 0210 	orr.w	r2, r3, #16
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005320:	2301      	movs	r3, #1
 8005322:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005324:	7ffb      	ldrb	r3, [r7, #31]
}
 8005326:	4618      	mov	r0, r3
 8005328:	3724      	adds	r7, #36	@ 0x24
 800532a:	46bd      	mov	sp, r7
 800532c:	bd90      	pop	{r4, r7, pc}
 800532e:	bf00      	nop
 8005330:	20000004 	.word	0x20000004
 8005334:	053e2d63 	.word	0x053e2d63
 8005338:	50000100 	.word	0x50000100
 800533c:	50000300 	.word	0x50000300
 8005340:	fff04007 	.word	0xfff04007

08005344 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b086      	sub	sp, #24
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800534c:	4859      	ldr	r0, [pc, #356]	@ (80054b4 <HAL_ADC_Start+0x170>)
 800534e:	f7ff fd5b 	bl	8004e08 <LL_ADC_GetMultimode>
 8005352:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4618      	mov	r0, r3
 800535a:	f7ff fe35 	bl	8004fc8 <LL_ADC_REG_IsConversionOngoing>
 800535e:	4603      	mov	r3, r0
 8005360:	2b00      	cmp	r3, #0
 8005362:	f040 809f 	bne.w	80054a4 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800536c:	2b01      	cmp	r3, #1
 800536e:	d101      	bne.n	8005374 <HAL_ADC_Start+0x30>
 8005370:	2302      	movs	r3, #2
 8005372:	e09a      	b.n	80054aa <HAL_ADC_Start+0x166>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2201      	movs	r2, #1
 8005378:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800537c:	6878      	ldr	r0, [r7, #4]
 800537e:	f000 fe63 	bl	8006048 <ADC_Enable>
 8005382:	4603      	mov	r3, r0
 8005384:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8005386:	7dfb      	ldrb	r3, [r7, #23]
 8005388:	2b00      	cmp	r3, #0
 800538a:	f040 8086 	bne.w	800549a <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005392:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005396:	f023 0301 	bic.w	r3, r3, #1
 800539a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a44      	ldr	r2, [pc, #272]	@ (80054b8 <HAL_ADC_Start+0x174>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d002      	beq.n	80053b2 <HAL_ADC_Start+0x6e>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	e001      	b.n	80053b6 <HAL_ADC_Start+0x72>
 80053b2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80053b6:	687a      	ldr	r2, [r7, #4]
 80053b8:	6812      	ldr	r2, [r2, #0]
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d002      	beq.n	80053c4 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d105      	bne.n	80053d0 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053c8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80053d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053dc:	d106      	bne.n	80053ec <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053e2:	f023 0206 	bic.w	r2, r3, #6
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	661a      	str	r2, [r3, #96]	@ 0x60
 80053ea:	e002      	b.n	80053f2 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2200      	movs	r2, #0
 80053f0:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	221c      	movs	r2, #28
 80053f8:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2200      	movs	r2, #0
 80053fe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a2c      	ldr	r2, [pc, #176]	@ (80054b8 <HAL_ADC_Start+0x174>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d002      	beq.n	8005412 <HAL_ADC_Start+0xce>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	e001      	b.n	8005416 <HAL_ADC_Start+0xd2>
 8005412:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005416:	687a      	ldr	r2, [r7, #4]
 8005418:	6812      	ldr	r2, [r2, #0]
 800541a:	4293      	cmp	r3, r2
 800541c:	d008      	beq.n	8005430 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d005      	beq.n	8005430 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	2b05      	cmp	r3, #5
 8005428:	d002      	beq.n	8005430 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	2b09      	cmp	r3, #9
 800542e:	d114      	bne.n	800545a <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	68db      	ldr	r3, [r3, #12]
 8005436:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800543a:	2b00      	cmp	r3, #0
 800543c:	d007      	beq.n	800544e <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005442:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005446:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4618      	mov	r0, r3
 8005454:	f7ff fd90 	bl	8004f78 <LL_ADC_REG_StartConversion>
 8005458:	e026      	b.n	80054a8 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800545e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a13      	ldr	r2, [pc, #76]	@ (80054b8 <HAL_ADC_Start+0x174>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d002      	beq.n	8005476 <HAL_ADC_Start+0x132>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	e001      	b.n	800547a <HAL_ADC_Start+0x136>
 8005476:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800547a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	68db      	ldr	r3, [r3, #12]
 8005480:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005484:	2b00      	cmp	r3, #0
 8005486:	d00f      	beq.n	80054a8 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800548c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005490:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005498:	e006      	b.n	80054a8 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2200      	movs	r2, #0
 800549e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80054a2:	e001      	b.n	80054a8 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80054a4:	2302      	movs	r3, #2
 80054a6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80054a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3718      	adds	r7, #24
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}
 80054b2:	bf00      	nop
 80054b4:	50000300 	.word	0x50000300
 80054b8:	50000100 	.word	0x50000100

080054bc <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b084      	sub	sp, #16
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d101      	bne.n	80054d2 <HAL_ADC_Stop+0x16>
 80054ce:	2302      	movs	r3, #2
 80054d0:	e023      	b.n	800551a <HAL_ADC_Stop+0x5e>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2201      	movs	r2, #1
 80054d6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80054da:	2103      	movs	r1, #3
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	f000 fcf7 	bl	8005ed0 <ADC_ConversionStop>
 80054e2:	4603      	mov	r3, r0
 80054e4:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80054e6:	7bfb      	ldrb	r3, [r7, #15]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d111      	bne.n	8005510 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	f000 fe31 	bl	8006154 <ADC_Disable>
 80054f2:	4603      	mov	r3, r0
 80054f4:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80054f6:	7bfb      	ldrb	r3, [r7, #15]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d109      	bne.n	8005510 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005500:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005504:	f023 0301 	bic.w	r3, r3, #1
 8005508:	f043 0201 	orr.w	r2, r3, #1
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005518:	7bfb      	ldrb	r3, [r7, #15]
}
 800551a:	4618      	mov	r0, r3
 800551c:	3710      	adds	r7, #16
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}
	...

08005524 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b088      	sub	sp, #32
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800552e:	4867      	ldr	r0, [pc, #412]	@ (80056cc <HAL_ADC_PollForConversion+0x1a8>)
 8005530:	f7ff fc6a 	bl	8004e08 <LL_ADC_GetMultimode>
 8005534:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	699b      	ldr	r3, [r3, #24]
 800553a:	2b08      	cmp	r3, #8
 800553c:	d102      	bne.n	8005544 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800553e:	2308      	movs	r3, #8
 8005540:	61fb      	str	r3, [r7, #28]
 8005542:	e02a      	b.n	800559a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005544:	697b      	ldr	r3, [r7, #20]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d005      	beq.n	8005556 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	2b05      	cmp	r3, #5
 800554e:	d002      	beq.n	8005556 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	2b09      	cmp	r3, #9
 8005554:	d111      	bne.n	800557a <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	f003 0301 	and.w	r3, r3, #1
 8005560:	2b00      	cmp	r3, #0
 8005562:	d007      	beq.n	8005574 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005568:	f043 0220 	orr.w	r2, r3, #32
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8005570:	2301      	movs	r3, #1
 8005572:	e0a6      	b.n	80056c2 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8005574:	2304      	movs	r3, #4
 8005576:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8005578:	e00f      	b.n	800559a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800557a:	4854      	ldr	r0, [pc, #336]	@ (80056cc <HAL_ADC_PollForConversion+0x1a8>)
 800557c:	f7ff fc52 	bl	8004e24 <LL_ADC_GetMultiDMATransfer>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d007      	beq.n	8005596 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800558a:	f043 0220 	orr.w	r2, r3, #32
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e095      	b.n	80056c2 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8005596:	2304      	movs	r3, #4
 8005598:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800559a:	f7ff faa7 	bl	8004aec <HAL_GetTick>
 800559e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80055a0:	e021      	b.n	80055e6 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055a8:	d01d      	beq.n	80055e6 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80055aa:	f7ff fa9f 	bl	8004aec <HAL_GetTick>
 80055ae:	4602      	mov	r2, r0
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	1ad3      	subs	r3, r2, r3
 80055b4:	683a      	ldr	r2, [r7, #0]
 80055b6:	429a      	cmp	r2, r3
 80055b8:	d302      	bcc.n	80055c0 <HAL_ADC_PollForConversion+0x9c>
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d112      	bne.n	80055e6 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	69fb      	ldr	r3, [r7, #28]
 80055c8:	4013      	ands	r3, r2
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d10b      	bne.n	80055e6 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055d2:	f043 0204 	orr.w	r2, r3, #4
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2200      	movs	r2, #0
 80055de:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 80055e2:	2303      	movs	r3, #3
 80055e4:	e06d      	b.n	80056c2 <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	681a      	ldr	r2, [r3, #0]
 80055ec:	69fb      	ldr	r3, [r7, #28]
 80055ee:	4013      	ands	r3, r2
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d0d6      	beq.n	80055a2 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055f8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4618      	mov	r0, r3
 8005606:	f7ff fb71 	bl	8004cec <LL_ADC_REG_IsTriggerSourceSWStart>
 800560a:	4603      	mov	r3, r0
 800560c:	2b00      	cmp	r3, #0
 800560e:	d01c      	beq.n	800564a <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	7f5b      	ldrb	r3, [r3, #29]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d118      	bne.n	800564a <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f003 0308 	and.w	r3, r3, #8
 8005622:	2b08      	cmp	r3, #8
 8005624:	d111      	bne.n	800564a <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800562a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005636:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800563a:	2b00      	cmp	r3, #0
 800563c:	d105      	bne.n	800564a <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005642:	f043 0201 	orr.w	r2, r3, #1
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a20      	ldr	r2, [pc, #128]	@ (80056d0 <HAL_ADC_PollForConversion+0x1ac>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d002      	beq.n	800565a <HAL_ADC_PollForConversion+0x136>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	e001      	b.n	800565e <HAL_ADC_PollForConversion+0x13a>
 800565a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800565e:	687a      	ldr	r2, [r7, #4]
 8005660:	6812      	ldr	r2, [r2, #0]
 8005662:	4293      	cmp	r3, r2
 8005664:	d008      	beq.n	8005678 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d005      	beq.n	8005678 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	2b05      	cmp	r3, #5
 8005670:	d002      	beq.n	8005678 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	2b09      	cmp	r3, #9
 8005676:	d104      	bne.n	8005682 <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	68db      	ldr	r3, [r3, #12]
 800567e:	61bb      	str	r3, [r7, #24]
 8005680:	e00d      	b.n	800569e <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a12      	ldr	r2, [pc, #72]	@ (80056d0 <HAL_ADC_PollForConversion+0x1ac>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d002      	beq.n	8005692 <HAL_ADC_PollForConversion+0x16e>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	e001      	b.n	8005696 <HAL_ADC_PollForConversion+0x172>
 8005692:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005696:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	68db      	ldr	r3, [r3, #12]
 800569c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800569e:	69fb      	ldr	r3, [r7, #28]
 80056a0:	2b08      	cmp	r3, #8
 80056a2:	d104      	bne.n	80056ae <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	2208      	movs	r2, #8
 80056aa:	601a      	str	r2, [r3, #0]
 80056ac:	e008      	b.n	80056c0 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80056ae:	69bb      	ldr	r3, [r7, #24]
 80056b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d103      	bne.n	80056c0 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	220c      	movs	r2, #12
 80056be:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80056c0:	2300      	movs	r3, #0
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	3720      	adds	r7, #32
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}
 80056ca:	bf00      	nop
 80056cc:	50000300 	.word	0x50000300
 80056d0:	50000100 	.word	0x50000100

080056d4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80056d4:	b480      	push	{r7}
 80056d6:	b083      	sub	sp, #12
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80056e2:	4618      	mov	r0, r3
 80056e4:	370c      	adds	r7, #12
 80056e6:	46bd      	mov	sp, r7
 80056e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ec:	4770      	bx	lr
	...

080056f0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b0b6      	sub	sp, #216	@ 0xd8
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
 80056f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80056fa:	2300      	movs	r3, #0
 80056fc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005700:	2300      	movs	r3, #0
 8005702:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800570a:	2b01      	cmp	r3, #1
 800570c:	d101      	bne.n	8005712 <HAL_ADC_ConfigChannel+0x22>
 800570e:	2302      	movs	r3, #2
 8005710:	e3c8      	b.n	8005ea4 <HAL_ADC_ConfigChannel+0x7b4>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2201      	movs	r2, #1
 8005716:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4618      	mov	r0, r3
 8005720:	f7ff fc52 	bl	8004fc8 <LL_ADC_REG_IsConversionOngoing>
 8005724:	4603      	mov	r3, r0
 8005726:	2b00      	cmp	r3, #0
 8005728:	f040 83ad 	bne.w	8005e86 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6818      	ldr	r0, [r3, #0]
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	6859      	ldr	r1, [r3, #4]
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	461a      	mov	r2, r3
 800573a:	f7ff faea 	bl	8004d12 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4618      	mov	r0, r3
 8005744:	f7ff fc40 	bl	8004fc8 <LL_ADC_REG_IsConversionOngoing>
 8005748:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4618      	mov	r0, r3
 8005752:	f7ff fc60 	bl	8005016 <LL_ADC_INJ_IsConversionOngoing>
 8005756:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800575a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800575e:	2b00      	cmp	r3, #0
 8005760:	f040 81d9 	bne.w	8005b16 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005764:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005768:	2b00      	cmp	r3, #0
 800576a:	f040 81d4 	bne.w	8005b16 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005776:	d10f      	bne.n	8005798 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6818      	ldr	r0, [r3, #0]
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	2200      	movs	r2, #0
 8005782:	4619      	mov	r1, r3
 8005784:	f7ff faf1 	bl	8004d6a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8005790:	4618      	mov	r0, r3
 8005792:	f7ff fa98 	bl	8004cc6 <LL_ADC_SetSamplingTimeCommonConfig>
 8005796:	e00e      	b.n	80057b6 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6818      	ldr	r0, [r3, #0]
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	6819      	ldr	r1, [r3, #0]
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	461a      	mov	r2, r3
 80057a6:	f7ff fae0 	bl	8004d6a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	2100      	movs	r1, #0
 80057b0:	4618      	mov	r0, r3
 80057b2:	f7ff fa88 	bl	8004cc6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	695a      	ldr	r2, [r3, #20]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	68db      	ldr	r3, [r3, #12]
 80057c0:	08db      	lsrs	r3, r3, #3
 80057c2:	f003 0303 	and.w	r3, r3, #3
 80057c6:	005b      	lsls	r3, r3, #1
 80057c8:	fa02 f303 	lsl.w	r3, r2, r3
 80057cc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	691b      	ldr	r3, [r3, #16]
 80057d4:	2b04      	cmp	r3, #4
 80057d6:	d022      	beq.n	800581e <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6818      	ldr	r0, [r3, #0]
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	6919      	ldr	r1, [r3, #16]
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80057e8:	f7ff f9e2 	bl	8004bb0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6818      	ldr	r0, [r3, #0]
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	6919      	ldr	r1, [r3, #16]
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	699b      	ldr	r3, [r3, #24]
 80057f8:	461a      	mov	r2, r3
 80057fa:	f7ff fa2e 	bl	8004c5a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6818      	ldr	r0, [r3, #0]
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800580a:	2b01      	cmp	r3, #1
 800580c:	d102      	bne.n	8005814 <HAL_ADC_ConfigChannel+0x124>
 800580e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005812:	e000      	b.n	8005816 <HAL_ADC_ConfigChannel+0x126>
 8005814:	2300      	movs	r3, #0
 8005816:	461a      	mov	r2, r3
 8005818:	f7ff fa3a 	bl	8004c90 <LL_ADC_SetOffsetSaturation>
 800581c:	e17b      	b.n	8005b16 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	2100      	movs	r1, #0
 8005824:	4618      	mov	r0, r3
 8005826:	f7ff f9e7 	bl	8004bf8 <LL_ADC_GetOffsetChannel>
 800582a:	4603      	mov	r3, r0
 800582c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005830:	2b00      	cmp	r3, #0
 8005832:	d10a      	bne.n	800584a <HAL_ADC_ConfigChannel+0x15a>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	2100      	movs	r1, #0
 800583a:	4618      	mov	r0, r3
 800583c:	f7ff f9dc 	bl	8004bf8 <LL_ADC_GetOffsetChannel>
 8005840:	4603      	mov	r3, r0
 8005842:	0e9b      	lsrs	r3, r3, #26
 8005844:	f003 021f 	and.w	r2, r3, #31
 8005848:	e01e      	b.n	8005888 <HAL_ADC_ConfigChannel+0x198>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	2100      	movs	r1, #0
 8005850:	4618      	mov	r0, r3
 8005852:	f7ff f9d1 	bl	8004bf8 <LL_ADC_GetOffsetChannel>
 8005856:	4603      	mov	r3, r0
 8005858:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800585c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005860:	fa93 f3a3 	rbit	r3, r3
 8005864:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005868:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800586c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005870:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005874:	2b00      	cmp	r3, #0
 8005876:	d101      	bne.n	800587c <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8005878:	2320      	movs	r3, #32
 800587a:	e004      	b.n	8005886 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 800587c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005880:	fab3 f383 	clz	r3, r3
 8005884:	b2db      	uxtb	r3, r3
 8005886:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005890:	2b00      	cmp	r3, #0
 8005892:	d105      	bne.n	80058a0 <HAL_ADC_ConfigChannel+0x1b0>
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	0e9b      	lsrs	r3, r3, #26
 800589a:	f003 031f 	and.w	r3, r3, #31
 800589e:	e018      	b.n	80058d2 <HAL_ADC_ConfigChannel+0x1e2>
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058a8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80058ac:	fa93 f3a3 	rbit	r3, r3
 80058b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80058b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80058b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80058bc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d101      	bne.n	80058c8 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80058c4:	2320      	movs	r3, #32
 80058c6:	e004      	b.n	80058d2 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80058c8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80058cc:	fab3 f383 	clz	r3, r3
 80058d0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80058d2:	429a      	cmp	r2, r3
 80058d4:	d106      	bne.n	80058e4 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	2200      	movs	r2, #0
 80058dc:	2100      	movs	r1, #0
 80058de:	4618      	mov	r0, r3
 80058e0:	f7ff f9a0 	bl	8004c24 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	2101      	movs	r1, #1
 80058ea:	4618      	mov	r0, r3
 80058ec:	f7ff f984 	bl	8004bf8 <LL_ADC_GetOffsetChannel>
 80058f0:	4603      	mov	r3, r0
 80058f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d10a      	bne.n	8005910 <HAL_ADC_ConfigChannel+0x220>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	2101      	movs	r1, #1
 8005900:	4618      	mov	r0, r3
 8005902:	f7ff f979 	bl	8004bf8 <LL_ADC_GetOffsetChannel>
 8005906:	4603      	mov	r3, r0
 8005908:	0e9b      	lsrs	r3, r3, #26
 800590a:	f003 021f 	and.w	r2, r3, #31
 800590e:	e01e      	b.n	800594e <HAL_ADC_ConfigChannel+0x25e>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	2101      	movs	r1, #1
 8005916:	4618      	mov	r0, r3
 8005918:	f7ff f96e 	bl	8004bf8 <LL_ADC_GetOffsetChannel>
 800591c:	4603      	mov	r3, r0
 800591e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005922:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005926:	fa93 f3a3 	rbit	r3, r3
 800592a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800592e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005932:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8005936:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800593a:	2b00      	cmp	r3, #0
 800593c:	d101      	bne.n	8005942 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800593e:	2320      	movs	r3, #32
 8005940:	e004      	b.n	800594c <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8005942:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005946:	fab3 f383 	clz	r3, r3
 800594a:	b2db      	uxtb	r3, r3
 800594c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005956:	2b00      	cmp	r3, #0
 8005958:	d105      	bne.n	8005966 <HAL_ADC_ConfigChannel+0x276>
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	0e9b      	lsrs	r3, r3, #26
 8005960:	f003 031f 	and.w	r3, r3, #31
 8005964:	e018      	b.n	8005998 <HAL_ADC_ConfigChannel+0x2a8>
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800596e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005972:	fa93 f3a3 	rbit	r3, r3
 8005976:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800597a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800597e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8005982:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005986:	2b00      	cmp	r3, #0
 8005988:	d101      	bne.n	800598e <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800598a:	2320      	movs	r3, #32
 800598c:	e004      	b.n	8005998 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800598e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005992:	fab3 f383 	clz	r3, r3
 8005996:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005998:	429a      	cmp	r2, r3
 800599a:	d106      	bne.n	80059aa <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	2200      	movs	r2, #0
 80059a2:	2101      	movs	r1, #1
 80059a4:	4618      	mov	r0, r3
 80059a6:	f7ff f93d 	bl	8004c24 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	2102      	movs	r1, #2
 80059b0:	4618      	mov	r0, r3
 80059b2:	f7ff f921 	bl	8004bf8 <LL_ADC_GetOffsetChannel>
 80059b6:	4603      	mov	r3, r0
 80059b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d10a      	bne.n	80059d6 <HAL_ADC_ConfigChannel+0x2e6>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	2102      	movs	r1, #2
 80059c6:	4618      	mov	r0, r3
 80059c8:	f7ff f916 	bl	8004bf8 <LL_ADC_GetOffsetChannel>
 80059cc:	4603      	mov	r3, r0
 80059ce:	0e9b      	lsrs	r3, r3, #26
 80059d0:	f003 021f 	and.w	r2, r3, #31
 80059d4:	e01e      	b.n	8005a14 <HAL_ADC_ConfigChannel+0x324>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	2102      	movs	r1, #2
 80059dc:	4618      	mov	r0, r3
 80059de:	f7ff f90b 	bl	8004bf8 <LL_ADC_GetOffsetChannel>
 80059e2:	4603      	mov	r3, r0
 80059e4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80059ec:	fa93 f3a3 	rbit	r3, r3
 80059f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80059f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80059f8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80059fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d101      	bne.n	8005a08 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8005a04:	2320      	movs	r3, #32
 8005a06:	e004      	b.n	8005a12 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8005a08:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005a0c:	fab3 f383 	clz	r3, r3
 8005a10:	b2db      	uxtb	r3, r3
 8005a12:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d105      	bne.n	8005a2c <HAL_ADC_ConfigChannel+0x33c>
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	0e9b      	lsrs	r3, r3, #26
 8005a26:	f003 031f 	and.w	r3, r3, #31
 8005a2a:	e016      	b.n	8005a5a <HAL_ADC_ConfigChannel+0x36a>
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a34:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005a38:	fa93 f3a3 	rbit	r3, r3
 8005a3c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8005a3e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005a40:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8005a44:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d101      	bne.n	8005a50 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8005a4c:	2320      	movs	r3, #32
 8005a4e:	e004      	b.n	8005a5a <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8005a50:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005a54:	fab3 f383 	clz	r3, r3
 8005a58:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d106      	bne.n	8005a6c <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	2200      	movs	r2, #0
 8005a64:	2102      	movs	r1, #2
 8005a66:	4618      	mov	r0, r3
 8005a68:	f7ff f8dc 	bl	8004c24 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2103      	movs	r1, #3
 8005a72:	4618      	mov	r0, r3
 8005a74:	f7ff f8c0 	bl	8004bf8 <LL_ADC_GetOffsetChannel>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d10a      	bne.n	8005a98 <HAL_ADC_ConfigChannel+0x3a8>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	2103      	movs	r1, #3
 8005a88:	4618      	mov	r0, r3
 8005a8a:	f7ff f8b5 	bl	8004bf8 <LL_ADC_GetOffsetChannel>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	0e9b      	lsrs	r3, r3, #26
 8005a92:	f003 021f 	and.w	r2, r3, #31
 8005a96:	e017      	b.n	8005ac8 <HAL_ADC_ConfigChannel+0x3d8>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	2103      	movs	r1, #3
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f7ff f8aa 	bl	8004bf8 <LL_ADC_GetOffsetChannel>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aa8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005aaa:	fa93 f3a3 	rbit	r3, r3
 8005aae:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8005ab0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005ab2:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8005ab4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d101      	bne.n	8005abe <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8005aba:	2320      	movs	r3, #32
 8005abc:	e003      	b.n	8005ac6 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8005abe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005ac0:	fab3 f383 	clz	r3, r3
 8005ac4:	b2db      	uxtb	r3, r3
 8005ac6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d105      	bne.n	8005ae0 <HAL_ADC_ConfigChannel+0x3f0>
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	0e9b      	lsrs	r3, r3, #26
 8005ada:	f003 031f 	and.w	r3, r3, #31
 8005ade:	e011      	b.n	8005b04 <HAL_ADC_ConfigChannel+0x414>
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ae6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005ae8:	fa93 f3a3 	rbit	r3, r3
 8005aec:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8005aee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005af0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8005af2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d101      	bne.n	8005afc <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8005af8:	2320      	movs	r3, #32
 8005afa:	e003      	b.n	8005b04 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8005afc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005afe:	fab3 f383 	clz	r3, r3
 8005b02:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005b04:	429a      	cmp	r2, r3
 8005b06:	d106      	bne.n	8005b16 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	2103      	movs	r1, #3
 8005b10:	4618      	mov	r0, r3
 8005b12:	f7ff f887 	bl	8004c24 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	f7ff fa06 	bl	8004f2c <LL_ADC_IsEnabled>
 8005b20:	4603      	mov	r3, r0
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	f040 8140 	bne.w	8005da8 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6818      	ldr	r0, [r3, #0]
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	6819      	ldr	r1, [r3, #0]
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	68db      	ldr	r3, [r3, #12]
 8005b34:	461a      	mov	r2, r3
 8005b36:	f7ff f943 	bl	8004dc0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	4a8f      	ldr	r2, [pc, #572]	@ (8005d7c <HAL_ADC_ConfigChannel+0x68c>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	f040 8131 	bne.w	8005da8 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d10b      	bne.n	8005b6e <HAL_ADC_ConfigChannel+0x47e>
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	0e9b      	lsrs	r3, r3, #26
 8005b5c:	3301      	adds	r3, #1
 8005b5e:	f003 031f 	and.w	r3, r3, #31
 8005b62:	2b09      	cmp	r3, #9
 8005b64:	bf94      	ite	ls
 8005b66:	2301      	movls	r3, #1
 8005b68:	2300      	movhi	r3, #0
 8005b6a:	b2db      	uxtb	r3, r3
 8005b6c:	e019      	b.n	8005ba2 <HAL_ADC_ConfigChannel+0x4b2>
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b76:	fa93 f3a3 	rbit	r3, r3
 8005b7a:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8005b7c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005b7e:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8005b80:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d101      	bne.n	8005b8a <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8005b86:	2320      	movs	r3, #32
 8005b88:	e003      	b.n	8005b92 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8005b8a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005b8c:	fab3 f383 	clz	r3, r3
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	3301      	adds	r3, #1
 8005b94:	f003 031f 	and.w	r3, r3, #31
 8005b98:	2b09      	cmp	r3, #9
 8005b9a:	bf94      	ite	ls
 8005b9c:	2301      	movls	r3, #1
 8005b9e:	2300      	movhi	r3, #0
 8005ba0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d079      	beq.n	8005c9a <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d107      	bne.n	8005bc2 <HAL_ADC_ConfigChannel+0x4d2>
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	0e9b      	lsrs	r3, r3, #26
 8005bb8:	3301      	adds	r3, #1
 8005bba:	069b      	lsls	r3, r3, #26
 8005bbc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005bc0:	e015      	b.n	8005bee <HAL_ADC_ConfigChannel+0x4fe>
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005bca:	fa93 f3a3 	rbit	r3, r3
 8005bce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8005bd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bd2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8005bd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d101      	bne.n	8005bde <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8005bda:	2320      	movs	r3, #32
 8005bdc:	e003      	b.n	8005be6 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8005bde:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005be0:	fab3 f383 	clz	r3, r3
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	3301      	adds	r3, #1
 8005be8:	069b      	lsls	r3, r3, #26
 8005bea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d109      	bne.n	8005c0e <HAL_ADC_ConfigChannel+0x51e>
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	0e9b      	lsrs	r3, r3, #26
 8005c00:	3301      	adds	r3, #1
 8005c02:	f003 031f 	and.w	r3, r3, #31
 8005c06:	2101      	movs	r1, #1
 8005c08:	fa01 f303 	lsl.w	r3, r1, r3
 8005c0c:	e017      	b.n	8005c3e <HAL_ADC_ConfigChannel+0x54e>
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c16:	fa93 f3a3 	rbit	r3, r3
 8005c1a:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8005c1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c1e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8005c20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d101      	bne.n	8005c2a <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8005c26:	2320      	movs	r3, #32
 8005c28:	e003      	b.n	8005c32 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8005c2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c2c:	fab3 f383 	clz	r3, r3
 8005c30:	b2db      	uxtb	r3, r3
 8005c32:	3301      	adds	r3, #1
 8005c34:	f003 031f 	and.w	r3, r3, #31
 8005c38:	2101      	movs	r1, #1
 8005c3a:	fa01 f303 	lsl.w	r3, r1, r3
 8005c3e:	ea42 0103 	orr.w	r1, r2, r3
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d10a      	bne.n	8005c64 <HAL_ADC_ConfigChannel+0x574>
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	0e9b      	lsrs	r3, r3, #26
 8005c54:	3301      	adds	r3, #1
 8005c56:	f003 021f 	and.w	r2, r3, #31
 8005c5a:	4613      	mov	r3, r2
 8005c5c:	005b      	lsls	r3, r3, #1
 8005c5e:	4413      	add	r3, r2
 8005c60:	051b      	lsls	r3, r3, #20
 8005c62:	e018      	b.n	8005c96 <HAL_ADC_ConfigChannel+0x5a6>
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c6c:	fa93 f3a3 	rbit	r3, r3
 8005c70:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005c72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c74:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005c76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d101      	bne.n	8005c80 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8005c7c:	2320      	movs	r3, #32
 8005c7e:	e003      	b.n	8005c88 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8005c80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c82:	fab3 f383 	clz	r3, r3
 8005c86:	b2db      	uxtb	r3, r3
 8005c88:	3301      	adds	r3, #1
 8005c8a:	f003 021f 	and.w	r2, r3, #31
 8005c8e:	4613      	mov	r3, r2
 8005c90:	005b      	lsls	r3, r3, #1
 8005c92:	4413      	add	r3, r2
 8005c94:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005c96:	430b      	orrs	r3, r1
 8005c98:	e081      	b.n	8005d9e <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d107      	bne.n	8005cb6 <HAL_ADC_ConfigChannel+0x5c6>
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	0e9b      	lsrs	r3, r3, #26
 8005cac:	3301      	adds	r3, #1
 8005cae:	069b      	lsls	r3, r3, #26
 8005cb0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005cb4:	e015      	b.n	8005ce2 <HAL_ADC_ConfigChannel+0x5f2>
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cbe:	fa93 f3a3 	rbit	r3, r3
 8005cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8005cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cc6:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8005cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d101      	bne.n	8005cd2 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8005cce:	2320      	movs	r3, #32
 8005cd0:	e003      	b.n	8005cda <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8005cd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd4:	fab3 f383 	clz	r3, r3
 8005cd8:	b2db      	uxtb	r3, r3
 8005cda:	3301      	adds	r3, #1
 8005cdc:	069b      	lsls	r3, r3, #26
 8005cde:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d109      	bne.n	8005d02 <HAL_ADC_ConfigChannel+0x612>
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	0e9b      	lsrs	r3, r3, #26
 8005cf4:	3301      	adds	r3, #1
 8005cf6:	f003 031f 	and.w	r3, r3, #31
 8005cfa:	2101      	movs	r1, #1
 8005cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8005d00:	e017      	b.n	8005d32 <HAL_ADC_ConfigChannel+0x642>
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d08:	6a3b      	ldr	r3, [r7, #32]
 8005d0a:	fa93 f3a3 	rbit	r3, r3
 8005d0e:	61fb      	str	r3, [r7, #28]
  return result;
 8005d10:	69fb      	ldr	r3, [r7, #28]
 8005d12:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d101      	bne.n	8005d1e <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8005d1a:	2320      	movs	r3, #32
 8005d1c:	e003      	b.n	8005d26 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8005d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d20:	fab3 f383 	clz	r3, r3
 8005d24:	b2db      	uxtb	r3, r3
 8005d26:	3301      	adds	r3, #1
 8005d28:	f003 031f 	and.w	r3, r3, #31
 8005d2c:	2101      	movs	r1, #1
 8005d2e:	fa01 f303 	lsl.w	r3, r1, r3
 8005d32:	ea42 0103 	orr.w	r1, r2, r3
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d10d      	bne.n	8005d5e <HAL_ADC_ConfigChannel+0x66e>
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	0e9b      	lsrs	r3, r3, #26
 8005d48:	3301      	adds	r3, #1
 8005d4a:	f003 021f 	and.w	r2, r3, #31
 8005d4e:	4613      	mov	r3, r2
 8005d50:	005b      	lsls	r3, r3, #1
 8005d52:	4413      	add	r3, r2
 8005d54:	3b1e      	subs	r3, #30
 8005d56:	051b      	lsls	r3, r3, #20
 8005d58:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005d5c:	e01e      	b.n	8005d9c <HAL_ADC_ConfigChannel+0x6ac>
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	fa93 f3a3 	rbit	r3, r3
 8005d6a:	613b      	str	r3, [r7, #16]
  return result;
 8005d6c:	693b      	ldr	r3, [r7, #16]
 8005d6e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005d70:	69bb      	ldr	r3, [r7, #24]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d104      	bne.n	8005d80 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8005d76:	2320      	movs	r3, #32
 8005d78:	e006      	b.n	8005d88 <HAL_ADC_ConfigChannel+0x698>
 8005d7a:	bf00      	nop
 8005d7c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005d80:	69bb      	ldr	r3, [r7, #24]
 8005d82:	fab3 f383 	clz	r3, r3
 8005d86:	b2db      	uxtb	r3, r3
 8005d88:	3301      	adds	r3, #1
 8005d8a:	f003 021f 	and.w	r2, r3, #31
 8005d8e:	4613      	mov	r3, r2
 8005d90:	005b      	lsls	r3, r3, #1
 8005d92:	4413      	add	r3, r2
 8005d94:	3b1e      	subs	r3, #30
 8005d96:	051b      	lsls	r3, r3, #20
 8005d98:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005d9c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005d9e:	683a      	ldr	r2, [r7, #0]
 8005da0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005da2:	4619      	mov	r1, r3
 8005da4:	f7fe ffe1 	bl	8004d6a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	4b3f      	ldr	r3, [pc, #252]	@ (8005eac <HAL_ADC_ConfigChannel+0x7bc>)
 8005dae:	4013      	ands	r3, r2
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d071      	beq.n	8005e98 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005db4:	483e      	ldr	r0, [pc, #248]	@ (8005eb0 <HAL_ADC_ConfigChannel+0x7c0>)
 8005db6:	f7fe feed 	bl	8004b94 <LL_ADC_GetCommonPathInternalCh>
 8005dba:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a3c      	ldr	r2, [pc, #240]	@ (8005eb4 <HAL_ADC_ConfigChannel+0x7c4>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d004      	beq.n	8005dd2 <HAL_ADC_ConfigChannel+0x6e2>
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a3a      	ldr	r2, [pc, #232]	@ (8005eb8 <HAL_ADC_ConfigChannel+0x7c8>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d127      	bne.n	8005e22 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005dd2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005dd6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d121      	bne.n	8005e22 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005de6:	d157      	bne.n	8005e98 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005de8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005dec:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005df0:	4619      	mov	r1, r3
 8005df2:	482f      	ldr	r0, [pc, #188]	@ (8005eb0 <HAL_ADC_ConfigChannel+0x7c0>)
 8005df4:	f7fe febb 	bl	8004b6e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005df8:	4b30      	ldr	r3, [pc, #192]	@ (8005ebc <HAL_ADC_ConfigChannel+0x7cc>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	099b      	lsrs	r3, r3, #6
 8005dfe:	4a30      	ldr	r2, [pc, #192]	@ (8005ec0 <HAL_ADC_ConfigChannel+0x7d0>)
 8005e00:	fba2 2303 	umull	r2, r3, r2, r3
 8005e04:	099b      	lsrs	r3, r3, #6
 8005e06:	1c5a      	adds	r2, r3, #1
 8005e08:	4613      	mov	r3, r2
 8005e0a:	005b      	lsls	r3, r3, #1
 8005e0c:	4413      	add	r3, r2
 8005e0e:	009b      	lsls	r3, r3, #2
 8005e10:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005e12:	e002      	b.n	8005e1a <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	3b01      	subs	r3, #1
 8005e18:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d1f9      	bne.n	8005e14 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005e20:	e03a      	b.n	8005e98 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a27      	ldr	r2, [pc, #156]	@ (8005ec4 <HAL_ADC_ConfigChannel+0x7d4>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d113      	bne.n	8005e54 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005e2c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005e30:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d10d      	bne.n	8005e54 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a22      	ldr	r2, [pc, #136]	@ (8005ec8 <HAL_ADC_ConfigChannel+0x7d8>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d02a      	beq.n	8005e98 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005e42:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005e46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e4a:	4619      	mov	r1, r3
 8005e4c:	4818      	ldr	r0, [pc, #96]	@ (8005eb0 <HAL_ADC_ConfigChannel+0x7c0>)
 8005e4e:	f7fe fe8e 	bl	8004b6e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005e52:	e021      	b.n	8005e98 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a1c      	ldr	r2, [pc, #112]	@ (8005ecc <HAL_ADC_ConfigChannel+0x7dc>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d11c      	bne.n	8005e98 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005e5e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005e62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d116      	bne.n	8005e98 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a16      	ldr	r2, [pc, #88]	@ (8005ec8 <HAL_ADC_ConfigChannel+0x7d8>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d011      	beq.n	8005e98 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005e74:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005e78:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005e7c:	4619      	mov	r1, r3
 8005e7e:	480c      	ldr	r0, [pc, #48]	@ (8005eb0 <HAL_ADC_ConfigChannel+0x7c0>)
 8005e80:	f7fe fe75 	bl	8004b6e <LL_ADC_SetCommonPathInternalCh>
 8005e84:	e008      	b.n	8005e98 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e8a:	f043 0220 	orr.w	r2, r3, #32
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005e92:	2301      	movs	r3, #1
 8005e94:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005ea0:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	37d8      	adds	r7, #216	@ 0xd8
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}
 8005eac:	80080000 	.word	0x80080000
 8005eb0:	50000300 	.word	0x50000300
 8005eb4:	c3210000 	.word	0xc3210000
 8005eb8:	90c00010 	.word	0x90c00010
 8005ebc:	20000004 	.word	0x20000004
 8005ec0:	053e2d63 	.word	0x053e2d63
 8005ec4:	c7520000 	.word	0xc7520000
 8005ec8:	50000100 	.word	0x50000100
 8005ecc:	cb840000 	.word	0xcb840000

08005ed0 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b088      	sub	sp, #32
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8005eda:	2300      	movs	r3, #0
 8005edc:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f7ff f86e 	bl	8004fc8 <LL_ADC_REG_IsConversionOngoing>
 8005eec:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	f7ff f88f 	bl	8005016 <LL_ADC_INJ_IsConversionOngoing>
 8005ef8:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d103      	bne.n	8005f08 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	f000 8098 	beq.w	8006038 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	68db      	ldr	r3, [r3, #12]
 8005f0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d02a      	beq.n	8005f6c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	7f5b      	ldrb	r3, [r3, #29]
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d126      	bne.n	8005f6c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	7f1b      	ldrb	r3, [r3, #28]
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d122      	bne.n	8005f6c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8005f26:	2301      	movs	r3, #1
 8005f28:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005f2a:	e014      	b.n	8005f56 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8005f2c:	69fb      	ldr	r3, [r7, #28]
 8005f2e:	4a45      	ldr	r2, [pc, #276]	@ (8006044 <ADC_ConversionStop+0x174>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d90d      	bls.n	8005f50 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f38:	f043 0210 	orr.w	r2, r3, #16
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f44:	f043 0201 	orr.w	r2, r3, #1
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e074      	b.n	800603a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8005f50:	69fb      	ldr	r3, [r7, #28]
 8005f52:	3301      	adds	r3, #1
 8005f54:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f60:	2b40      	cmp	r3, #64	@ 0x40
 8005f62:	d1e3      	bne.n	8005f2c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	2240      	movs	r2, #64	@ 0x40
 8005f6a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8005f6c:	69bb      	ldr	r3, [r7, #24]
 8005f6e:	2b02      	cmp	r3, #2
 8005f70:	d014      	beq.n	8005f9c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4618      	mov	r0, r3
 8005f78:	f7ff f826 	bl	8004fc8 <LL_ADC_REG_IsConversionOngoing>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d00c      	beq.n	8005f9c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4618      	mov	r0, r3
 8005f88:	f7fe ffe3 	bl	8004f52 <LL_ADC_IsDisableOngoing>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d104      	bne.n	8005f9c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4618      	mov	r0, r3
 8005f98:	f7ff f802 	bl	8004fa0 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8005f9c:	69bb      	ldr	r3, [r7, #24]
 8005f9e:	2b01      	cmp	r3, #1
 8005fa0:	d014      	beq.n	8005fcc <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f7ff f835 	bl	8005016 <LL_ADC_INJ_IsConversionOngoing>
 8005fac:	4603      	mov	r3, r0
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d00c      	beq.n	8005fcc <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f7fe ffcb 	bl	8004f52 <LL_ADC_IsDisableOngoing>
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d104      	bne.n	8005fcc <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f7ff f811 	bl	8004fee <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8005fcc:	69bb      	ldr	r3, [r7, #24]
 8005fce:	2b02      	cmp	r3, #2
 8005fd0:	d005      	beq.n	8005fde <ADC_ConversionStop+0x10e>
 8005fd2:	69bb      	ldr	r3, [r7, #24]
 8005fd4:	2b03      	cmp	r3, #3
 8005fd6:	d105      	bne.n	8005fe4 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005fd8:	230c      	movs	r3, #12
 8005fda:	617b      	str	r3, [r7, #20]
        break;
 8005fdc:	e005      	b.n	8005fea <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8005fde:	2308      	movs	r3, #8
 8005fe0:	617b      	str	r3, [r7, #20]
        break;
 8005fe2:	e002      	b.n	8005fea <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005fe4:	2304      	movs	r3, #4
 8005fe6:	617b      	str	r3, [r7, #20]
        break;
 8005fe8:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8005fea:	f7fe fd7f 	bl	8004aec <HAL_GetTick>
 8005fee:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005ff0:	e01b      	b.n	800602a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005ff2:	f7fe fd7b 	bl	8004aec <HAL_GetTick>
 8005ff6:	4602      	mov	r2, r0
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	1ad3      	subs	r3, r2, r3
 8005ffc:	2b05      	cmp	r3, #5
 8005ffe:	d914      	bls.n	800602a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	689a      	ldr	r2, [r3, #8]
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	4013      	ands	r3, r2
 800600a:	2b00      	cmp	r3, #0
 800600c:	d00d      	beq.n	800602a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006012:	f043 0210 	orr.w	r2, r3, #16
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800601e:	f043 0201 	orr.w	r2, r3, #1
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	e007      	b.n	800603a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	689a      	ldr	r2, [r3, #8]
 8006030:	697b      	ldr	r3, [r7, #20]
 8006032:	4013      	ands	r3, r2
 8006034:	2b00      	cmp	r3, #0
 8006036:	d1dc      	bne.n	8005ff2 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8006038:	2300      	movs	r3, #0
}
 800603a:	4618      	mov	r0, r3
 800603c:	3720      	adds	r7, #32
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}
 8006042:	bf00      	nop
 8006044:	a33fffff 	.word	0xa33fffff

08006048 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b084      	sub	sp, #16
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006050:	2300      	movs	r3, #0
 8006052:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4618      	mov	r0, r3
 800605a:	f7fe ff67 	bl	8004f2c <LL_ADC_IsEnabled>
 800605e:	4603      	mov	r3, r0
 8006060:	2b00      	cmp	r3, #0
 8006062:	d169      	bne.n	8006138 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	689a      	ldr	r2, [r3, #8]
 800606a:	4b36      	ldr	r3, [pc, #216]	@ (8006144 <ADC_Enable+0xfc>)
 800606c:	4013      	ands	r3, r2
 800606e:	2b00      	cmp	r3, #0
 8006070:	d00d      	beq.n	800608e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006076:	f043 0210 	orr.w	r2, r3, #16
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006082:	f043 0201 	orr.w	r2, r3, #1
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	e055      	b.n	800613a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4618      	mov	r0, r3
 8006094:	f7fe ff22 	bl	8004edc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006098:	482b      	ldr	r0, [pc, #172]	@ (8006148 <ADC_Enable+0x100>)
 800609a:	f7fe fd7b 	bl	8004b94 <LL_ADC_GetCommonPathInternalCh>
 800609e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80060a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d013      	beq.n	80060d0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80060a8:	4b28      	ldr	r3, [pc, #160]	@ (800614c <ADC_Enable+0x104>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	099b      	lsrs	r3, r3, #6
 80060ae:	4a28      	ldr	r2, [pc, #160]	@ (8006150 <ADC_Enable+0x108>)
 80060b0:	fba2 2303 	umull	r2, r3, r2, r3
 80060b4:	099b      	lsrs	r3, r3, #6
 80060b6:	1c5a      	adds	r2, r3, #1
 80060b8:	4613      	mov	r3, r2
 80060ba:	005b      	lsls	r3, r3, #1
 80060bc:	4413      	add	r3, r2
 80060be:	009b      	lsls	r3, r3, #2
 80060c0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80060c2:	e002      	b.n	80060ca <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	3b01      	subs	r3, #1
 80060c8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d1f9      	bne.n	80060c4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80060d0:	f7fe fd0c 	bl	8004aec <HAL_GetTick>
 80060d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80060d6:	e028      	b.n	800612a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4618      	mov	r0, r3
 80060de:	f7fe ff25 	bl	8004f2c <LL_ADC_IsEnabled>
 80060e2:	4603      	mov	r3, r0
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d104      	bne.n	80060f2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4618      	mov	r0, r3
 80060ee:	f7fe fef5 	bl	8004edc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80060f2:	f7fe fcfb 	bl	8004aec <HAL_GetTick>
 80060f6:	4602      	mov	r2, r0
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	1ad3      	subs	r3, r2, r3
 80060fc:	2b02      	cmp	r3, #2
 80060fe:	d914      	bls.n	800612a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f003 0301 	and.w	r3, r3, #1
 800610a:	2b01      	cmp	r3, #1
 800610c:	d00d      	beq.n	800612a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006112:	f043 0210 	orr.w	r2, r3, #16
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800611e:	f043 0201 	orr.w	r2, r3, #1
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	e007      	b.n	800613a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f003 0301 	and.w	r3, r3, #1
 8006134:	2b01      	cmp	r3, #1
 8006136:	d1cf      	bne.n	80060d8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006138:	2300      	movs	r3, #0
}
 800613a:	4618      	mov	r0, r3
 800613c:	3710      	adds	r7, #16
 800613e:	46bd      	mov	sp, r7
 8006140:	bd80      	pop	{r7, pc}
 8006142:	bf00      	nop
 8006144:	8000003f 	.word	0x8000003f
 8006148:	50000300 	.word	0x50000300
 800614c:	20000004 	.word	0x20000004
 8006150:	053e2d63 	.word	0x053e2d63

08006154 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b084      	sub	sp, #16
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4618      	mov	r0, r3
 8006162:	f7fe fef6 	bl	8004f52 <LL_ADC_IsDisableOngoing>
 8006166:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4618      	mov	r0, r3
 800616e:	f7fe fedd 	bl	8004f2c <LL_ADC_IsEnabled>
 8006172:	4603      	mov	r3, r0
 8006174:	2b00      	cmp	r3, #0
 8006176:	d047      	beq.n	8006208 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d144      	bne.n	8006208 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	689b      	ldr	r3, [r3, #8]
 8006184:	f003 030d 	and.w	r3, r3, #13
 8006188:	2b01      	cmp	r3, #1
 800618a:	d10c      	bne.n	80061a6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4618      	mov	r0, r3
 8006192:	f7fe feb7 	bl	8004f04 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	2203      	movs	r2, #3
 800619c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800619e:	f7fe fca5 	bl	8004aec <HAL_GetTick>
 80061a2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80061a4:	e029      	b.n	80061fa <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061aa:	f043 0210 	orr.w	r2, r3, #16
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061b6:	f043 0201 	orr.w	r2, r3, #1
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	e023      	b.n	800620a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80061c2:	f7fe fc93 	bl	8004aec <HAL_GetTick>
 80061c6:	4602      	mov	r2, r0
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	1ad3      	subs	r3, r2, r3
 80061cc:	2b02      	cmp	r3, #2
 80061ce:	d914      	bls.n	80061fa <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	689b      	ldr	r3, [r3, #8]
 80061d6:	f003 0301 	and.w	r3, r3, #1
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d00d      	beq.n	80061fa <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061e2:	f043 0210 	orr.w	r2, r3, #16
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061ee:	f043 0201 	orr.w	r2, r3, #1
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80061f6:	2301      	movs	r3, #1
 80061f8:	e007      	b.n	800620a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	f003 0301 	and.w	r3, r3, #1
 8006204:	2b00      	cmp	r3, #0
 8006206:	d1dc      	bne.n	80061c2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006208:	2300      	movs	r3, #0
}
 800620a:	4618      	mov	r0, r3
 800620c:	3710      	adds	r7, #16
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}

08006212 <LL_ADC_IsEnabled>:
{
 8006212:	b480      	push	{r7}
 8006214:	b083      	sub	sp, #12
 8006216:	af00      	add	r7, sp, #0
 8006218:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	689b      	ldr	r3, [r3, #8]
 800621e:	f003 0301 	and.w	r3, r3, #1
 8006222:	2b01      	cmp	r3, #1
 8006224:	d101      	bne.n	800622a <LL_ADC_IsEnabled+0x18>
 8006226:	2301      	movs	r3, #1
 8006228:	e000      	b.n	800622c <LL_ADC_IsEnabled+0x1a>
 800622a:	2300      	movs	r3, #0
}
 800622c:	4618      	mov	r0, r3
 800622e:	370c      	adds	r7, #12
 8006230:	46bd      	mov	sp, r7
 8006232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006236:	4770      	bx	lr

08006238 <LL_ADC_REG_IsConversionOngoing>:
{
 8006238:	b480      	push	{r7}
 800623a:	b083      	sub	sp, #12
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	f003 0304 	and.w	r3, r3, #4
 8006248:	2b04      	cmp	r3, #4
 800624a:	d101      	bne.n	8006250 <LL_ADC_REG_IsConversionOngoing+0x18>
 800624c:	2301      	movs	r3, #1
 800624e:	e000      	b.n	8006252 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006250:	2300      	movs	r3, #0
}
 8006252:	4618      	mov	r0, r3
 8006254:	370c      	adds	r7, #12
 8006256:	46bd      	mov	sp, r7
 8006258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625c:	4770      	bx	lr
	...

08006260 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8006260:	b590      	push	{r4, r7, lr}
 8006262:	b0a1      	sub	sp, #132	@ 0x84
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
 8006268:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800626a:	2300      	movs	r3, #0
 800626c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006276:	2b01      	cmp	r3, #1
 8006278:	d101      	bne.n	800627e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800627a:	2302      	movs	r3, #2
 800627c:	e08b      	b.n	8006396 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2201      	movs	r2, #1
 8006282:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8006286:	2300      	movs	r3, #0
 8006288:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800628a:	2300      	movs	r3, #0
 800628c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006296:	d102      	bne.n	800629e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8006298:	4b41      	ldr	r3, [pc, #260]	@ (80063a0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800629a:	60bb      	str	r3, [r7, #8]
 800629c:	e001      	b.n	80062a2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800629e:	2300      	movs	r3, #0
 80062a0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d10b      	bne.n	80062c0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062ac:	f043 0220 	orr.w	r2, r3, #32
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2200      	movs	r2, #0
 80062b8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80062bc:	2301      	movs	r3, #1
 80062be:	e06a      	b.n	8006396 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	4618      	mov	r0, r3
 80062c4:	f7ff ffb8 	bl	8006238 <LL_ADC_REG_IsConversionOngoing>
 80062c8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4618      	mov	r0, r3
 80062d0:	f7ff ffb2 	bl	8006238 <LL_ADC_REG_IsConversionOngoing>
 80062d4:	4603      	mov	r3, r0
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d14c      	bne.n	8006374 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80062da:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d149      	bne.n	8006374 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80062e0:	4b30      	ldr	r3, [pc, #192]	@ (80063a4 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80062e2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d028      	beq.n	800633e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80062ec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80062ee:	689b      	ldr	r3, [r3, #8]
 80062f0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	6859      	ldr	r1, [r3, #4]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80062fe:	035b      	lsls	r3, r3, #13
 8006300:	430b      	orrs	r3, r1
 8006302:	431a      	orrs	r2, r3
 8006304:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006306:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006308:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800630c:	f7ff ff81 	bl	8006212 <LL_ADC_IsEnabled>
 8006310:	4604      	mov	r4, r0
 8006312:	4823      	ldr	r0, [pc, #140]	@ (80063a0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006314:	f7ff ff7d 	bl	8006212 <LL_ADC_IsEnabled>
 8006318:	4603      	mov	r3, r0
 800631a:	4323      	orrs	r3, r4
 800631c:	2b00      	cmp	r3, #0
 800631e:	d133      	bne.n	8006388 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006320:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8006328:	f023 030f 	bic.w	r3, r3, #15
 800632c:	683a      	ldr	r2, [r7, #0]
 800632e:	6811      	ldr	r1, [r2, #0]
 8006330:	683a      	ldr	r2, [r7, #0]
 8006332:	6892      	ldr	r2, [r2, #8]
 8006334:	430a      	orrs	r2, r1
 8006336:	431a      	orrs	r2, r3
 8006338:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800633a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800633c:	e024      	b.n	8006388 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800633e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006346:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006348:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800634a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800634e:	f7ff ff60 	bl	8006212 <LL_ADC_IsEnabled>
 8006352:	4604      	mov	r4, r0
 8006354:	4812      	ldr	r0, [pc, #72]	@ (80063a0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006356:	f7ff ff5c 	bl	8006212 <LL_ADC_IsEnabled>
 800635a:	4603      	mov	r3, r0
 800635c:	4323      	orrs	r3, r4
 800635e:	2b00      	cmp	r3, #0
 8006360:	d112      	bne.n	8006388 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006362:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800636a:	f023 030f 	bic.w	r3, r3, #15
 800636e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8006370:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006372:	e009      	b.n	8006388 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006378:	f043 0220 	orr.w	r2, r3, #32
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006380:	2301      	movs	r3, #1
 8006382:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8006386:	e000      	b.n	800638a <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006388:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2200      	movs	r2, #0
 800638e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8006392:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8006396:	4618      	mov	r0, r3
 8006398:	3784      	adds	r7, #132	@ 0x84
 800639a:	46bd      	mov	sp, r7
 800639c:	bd90      	pop	{r4, r7, pc}
 800639e:	bf00      	nop
 80063a0:	50000100 	.word	0x50000100
 80063a4:	50000300 	.word	0x50000300

080063a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b085      	sub	sp, #20
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	f003 0307 	and.w	r3, r3, #7
 80063b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80063b8:	4b0c      	ldr	r3, [pc, #48]	@ (80063ec <__NVIC_SetPriorityGrouping+0x44>)
 80063ba:	68db      	ldr	r3, [r3, #12]
 80063bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80063be:	68ba      	ldr	r2, [r7, #8]
 80063c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80063c4:	4013      	ands	r3, r2
 80063c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80063d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80063d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80063d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80063da:	4a04      	ldr	r2, [pc, #16]	@ (80063ec <__NVIC_SetPriorityGrouping+0x44>)
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	60d3      	str	r3, [r2, #12]
}
 80063e0:	bf00      	nop
 80063e2:	3714      	adds	r7, #20
 80063e4:	46bd      	mov	sp, r7
 80063e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ea:	4770      	bx	lr
 80063ec:	e000ed00 	.word	0xe000ed00

080063f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80063f0:	b480      	push	{r7}
 80063f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80063f4:	4b04      	ldr	r3, [pc, #16]	@ (8006408 <__NVIC_GetPriorityGrouping+0x18>)
 80063f6:	68db      	ldr	r3, [r3, #12]
 80063f8:	0a1b      	lsrs	r3, r3, #8
 80063fa:	f003 0307 	and.w	r3, r3, #7
}
 80063fe:	4618      	mov	r0, r3
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr
 8006408:	e000ed00 	.word	0xe000ed00

0800640c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800640c:	b480      	push	{r7}
 800640e:	b083      	sub	sp, #12
 8006410:	af00      	add	r7, sp, #0
 8006412:	4603      	mov	r3, r0
 8006414:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800641a:	2b00      	cmp	r3, #0
 800641c:	db0b      	blt.n	8006436 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800641e:	79fb      	ldrb	r3, [r7, #7]
 8006420:	f003 021f 	and.w	r2, r3, #31
 8006424:	4907      	ldr	r1, [pc, #28]	@ (8006444 <__NVIC_EnableIRQ+0x38>)
 8006426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800642a:	095b      	lsrs	r3, r3, #5
 800642c:	2001      	movs	r0, #1
 800642e:	fa00 f202 	lsl.w	r2, r0, r2
 8006432:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006436:	bf00      	nop
 8006438:	370c      	adds	r7, #12
 800643a:	46bd      	mov	sp, r7
 800643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006440:	4770      	bx	lr
 8006442:	bf00      	nop
 8006444:	e000e100 	.word	0xe000e100

08006448 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006448:	b480      	push	{r7}
 800644a:	b083      	sub	sp, #12
 800644c:	af00      	add	r7, sp, #0
 800644e:	4603      	mov	r3, r0
 8006450:	6039      	str	r1, [r7, #0]
 8006452:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006454:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006458:	2b00      	cmp	r3, #0
 800645a:	db0a      	blt.n	8006472 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	b2da      	uxtb	r2, r3
 8006460:	490c      	ldr	r1, [pc, #48]	@ (8006494 <__NVIC_SetPriority+0x4c>)
 8006462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006466:	0112      	lsls	r2, r2, #4
 8006468:	b2d2      	uxtb	r2, r2
 800646a:	440b      	add	r3, r1
 800646c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006470:	e00a      	b.n	8006488 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	b2da      	uxtb	r2, r3
 8006476:	4908      	ldr	r1, [pc, #32]	@ (8006498 <__NVIC_SetPriority+0x50>)
 8006478:	79fb      	ldrb	r3, [r7, #7]
 800647a:	f003 030f 	and.w	r3, r3, #15
 800647e:	3b04      	subs	r3, #4
 8006480:	0112      	lsls	r2, r2, #4
 8006482:	b2d2      	uxtb	r2, r2
 8006484:	440b      	add	r3, r1
 8006486:	761a      	strb	r2, [r3, #24]
}
 8006488:	bf00      	nop
 800648a:	370c      	adds	r7, #12
 800648c:	46bd      	mov	sp, r7
 800648e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006492:	4770      	bx	lr
 8006494:	e000e100 	.word	0xe000e100
 8006498:	e000ed00 	.word	0xe000ed00

0800649c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800649c:	b480      	push	{r7}
 800649e:	b089      	sub	sp, #36	@ 0x24
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	60f8      	str	r0, [r7, #12]
 80064a4:	60b9      	str	r1, [r7, #8]
 80064a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	f003 0307 	and.w	r3, r3, #7
 80064ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80064b0:	69fb      	ldr	r3, [r7, #28]
 80064b2:	f1c3 0307 	rsb	r3, r3, #7
 80064b6:	2b04      	cmp	r3, #4
 80064b8:	bf28      	it	cs
 80064ba:	2304      	movcs	r3, #4
 80064bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80064be:	69fb      	ldr	r3, [r7, #28]
 80064c0:	3304      	adds	r3, #4
 80064c2:	2b06      	cmp	r3, #6
 80064c4:	d902      	bls.n	80064cc <NVIC_EncodePriority+0x30>
 80064c6:	69fb      	ldr	r3, [r7, #28]
 80064c8:	3b03      	subs	r3, #3
 80064ca:	e000      	b.n	80064ce <NVIC_EncodePriority+0x32>
 80064cc:	2300      	movs	r3, #0
 80064ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064d0:	f04f 32ff 	mov.w	r2, #4294967295
 80064d4:	69bb      	ldr	r3, [r7, #24]
 80064d6:	fa02 f303 	lsl.w	r3, r2, r3
 80064da:	43da      	mvns	r2, r3
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	401a      	ands	r2, r3
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80064e4:	f04f 31ff 	mov.w	r1, #4294967295
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	fa01 f303 	lsl.w	r3, r1, r3
 80064ee:	43d9      	mvns	r1, r3
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064f4:	4313      	orrs	r3, r2
         );
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3724      	adds	r7, #36	@ 0x24
 80064fa:	46bd      	mov	sp, r7
 80064fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006500:	4770      	bx	lr
	...

08006504 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b082      	sub	sp, #8
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	3b01      	subs	r3, #1
 8006510:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006514:	d301      	bcc.n	800651a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006516:	2301      	movs	r3, #1
 8006518:	e00f      	b.n	800653a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800651a:	4a0a      	ldr	r2, [pc, #40]	@ (8006544 <SysTick_Config+0x40>)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	3b01      	subs	r3, #1
 8006520:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006522:	210f      	movs	r1, #15
 8006524:	f04f 30ff 	mov.w	r0, #4294967295
 8006528:	f7ff ff8e 	bl	8006448 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800652c:	4b05      	ldr	r3, [pc, #20]	@ (8006544 <SysTick_Config+0x40>)
 800652e:	2200      	movs	r2, #0
 8006530:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006532:	4b04      	ldr	r3, [pc, #16]	@ (8006544 <SysTick_Config+0x40>)
 8006534:	2207      	movs	r2, #7
 8006536:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006538:	2300      	movs	r3, #0
}
 800653a:	4618      	mov	r0, r3
 800653c:	3708      	adds	r7, #8
 800653e:	46bd      	mov	sp, r7
 8006540:	bd80      	pop	{r7, pc}
 8006542:	bf00      	nop
 8006544:	e000e010 	.word	0xe000e010

08006548 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b082      	sub	sp, #8
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	f7ff ff29 	bl	80063a8 <__NVIC_SetPriorityGrouping>
}
 8006556:	bf00      	nop
 8006558:	3708      	adds	r7, #8
 800655a:	46bd      	mov	sp, r7
 800655c:	bd80      	pop	{r7, pc}

0800655e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800655e:	b580      	push	{r7, lr}
 8006560:	b086      	sub	sp, #24
 8006562:	af00      	add	r7, sp, #0
 8006564:	4603      	mov	r3, r0
 8006566:	60b9      	str	r1, [r7, #8]
 8006568:	607a      	str	r2, [r7, #4]
 800656a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800656c:	f7ff ff40 	bl	80063f0 <__NVIC_GetPriorityGrouping>
 8006570:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006572:	687a      	ldr	r2, [r7, #4]
 8006574:	68b9      	ldr	r1, [r7, #8]
 8006576:	6978      	ldr	r0, [r7, #20]
 8006578:	f7ff ff90 	bl	800649c <NVIC_EncodePriority>
 800657c:	4602      	mov	r2, r0
 800657e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006582:	4611      	mov	r1, r2
 8006584:	4618      	mov	r0, r3
 8006586:	f7ff ff5f 	bl	8006448 <__NVIC_SetPriority>
}
 800658a:	bf00      	nop
 800658c:	3718      	adds	r7, #24
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}

08006592 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006592:	b580      	push	{r7, lr}
 8006594:	b082      	sub	sp, #8
 8006596:	af00      	add	r7, sp, #0
 8006598:	4603      	mov	r3, r0
 800659a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800659c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065a0:	4618      	mov	r0, r3
 80065a2:	f7ff ff33 	bl	800640c <__NVIC_EnableIRQ>
}
 80065a6:	bf00      	nop
 80065a8:	3708      	adds	r7, #8
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bd80      	pop	{r7, pc}

080065ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80065ae:	b580      	push	{r7, lr}
 80065b0:	b082      	sub	sp, #8
 80065b2:	af00      	add	r7, sp, #0
 80065b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	f7ff ffa4 	bl	8006504 <SysTick_Config>
 80065bc:	4603      	mov	r3, r0
}
 80065be:	4618      	mov	r0, r3
 80065c0:	3708      	adds	r7, #8
 80065c2:	46bd      	mov	sp, r7
 80065c4:	bd80      	pop	{r7, pc}

080065c6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80065c6:	b580      	push	{r7, lr}
 80065c8:	b082      	sub	sp, #8
 80065ca:	af00      	add	r7, sp, #0
 80065cc:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d101      	bne.n	80065d8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80065d4:	2301      	movs	r3, #1
 80065d6:	e014      	b.n	8006602 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	791b      	ldrb	r3, [r3, #4]
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d105      	bne.n	80065ee <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2200      	movs	r2, #0
 80065e6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	f7fc fad3 	bl	8002b94 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2202      	movs	r2, #2
 80065f2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2200      	movs	r2, #0
 80065f8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2201      	movs	r2, #1
 80065fe:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8006600:	2300      	movs	r3, #0
}
 8006602:	4618      	mov	r0, r3
 8006604:	3708      	adds	r7, #8
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
	...

0800660c <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800660c:	b480      	push	{r7}
 800660e:	b085      	sub	sp, #20
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
 8006614:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d101      	bne.n	8006620 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 800661c:	2301      	movs	r3, #1
 800661e:	e056      	b.n	80066ce <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	795b      	ldrb	r3, [r3, #5]
 8006624:	2b01      	cmp	r3, #1
 8006626:	d101      	bne.n	800662c <HAL_DAC_Start+0x20>
 8006628:	2302      	movs	r3, #2
 800662a:	e050      	b.n	80066ce <HAL_DAC_Start+0xc2>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2201      	movs	r2, #1
 8006630:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2202      	movs	r2, #2
 8006636:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	6819      	ldr	r1, [r3, #0]
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	f003 0310 	and.w	r3, r3, #16
 8006644:	2201      	movs	r2, #1
 8006646:	409a      	lsls	r2, r3
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	430a      	orrs	r2, r1
 800664e:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006650:	4b22      	ldr	r3, [pc, #136]	@ (80066dc <HAL_DAC_Start+0xd0>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	099b      	lsrs	r3, r3, #6
 8006656:	4a22      	ldr	r2, [pc, #136]	@ (80066e0 <HAL_DAC_Start+0xd4>)
 8006658:	fba2 2303 	umull	r2, r3, r2, r3
 800665c:	099b      	lsrs	r3, r3, #6
 800665e:	3301      	adds	r3, #1
 8006660:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8006662:	e002      	b.n	800666a <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	3b01      	subs	r3, #1
 8006668:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d1f9      	bne.n	8006664 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d10f      	bne.n	8006696 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8006680:	2b02      	cmp	r3, #2
 8006682:	d11d      	bne.n	80066c0 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	685a      	ldr	r2, [r3, #4]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f042 0201 	orr.w	r2, r2, #1
 8006692:	605a      	str	r2, [r3, #4]
 8006694:	e014      	b.n	80066c0 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	f003 0310 	and.w	r3, r3, #16
 80066a6:	2102      	movs	r1, #2
 80066a8:	fa01 f303 	lsl.w	r3, r1, r3
 80066ac:	429a      	cmp	r2, r3
 80066ae:	d107      	bne.n	80066c0 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	685a      	ldr	r2, [r3, #4]
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f042 0202 	orr.w	r2, r2, #2
 80066be:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80066cc:	2300      	movs	r3, #0
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3714      	adds	r7, #20
 80066d2:	46bd      	mov	sp, r7
 80066d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d8:	4770      	bx	lr
 80066da:	bf00      	nop
 80066dc:	20000004 	.word	0x20000004
 80066e0:	053e2d63 	.word	0x053e2d63

080066e4 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b087      	sub	sp, #28
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	60f8      	str	r0, [r7, #12]
 80066ec:	60b9      	str	r1, [r7, #8]
 80066ee:	607a      	str	r2, [r7, #4]
 80066f0:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80066f2:	2300      	movs	r3, #0
 80066f4:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d101      	bne.n	8006700 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 80066fc:	2301      	movs	r3, #1
 80066fe:	e018      	b.n	8006732 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d105      	bne.n	800671e <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8006712:	697a      	ldr	r2, [r7, #20]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	4413      	add	r3, r2
 8006718:	3308      	adds	r3, #8
 800671a:	617b      	str	r3, [r7, #20]
 800671c:	e004      	b.n	8006728 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800671e:	697a      	ldr	r2, [r7, #20]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	4413      	add	r3, r2
 8006724:	3314      	adds	r3, #20
 8006726:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	461a      	mov	r2, r3
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8006730:	2300      	movs	r3, #0
}
 8006732:	4618      	mov	r0, r3
 8006734:	371c      	adds	r7, #28
 8006736:	46bd      	mov	sp, r7
 8006738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673c:	4770      	bx	lr
	...

08006740 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b08a      	sub	sp, #40	@ 0x28
 8006744:	af00      	add	r7, sp, #0
 8006746:	60f8      	str	r0, [r7, #12]
 8006748:	60b9      	str	r1, [r7, #8]
 800674a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800674c:	2300      	movs	r3, #0
 800674e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d002      	beq.n	800675c <HAL_DAC_ConfigChannel+0x1c>
 8006756:	68bb      	ldr	r3, [r7, #8]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d101      	bne.n	8006760 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 800675c:	2301      	movs	r3, #1
 800675e:	e1a1      	b.n	8006aa4 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	689b      	ldr	r3, [r3, #8]
 8006764:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	795b      	ldrb	r3, [r3, #5]
 800676a:	2b01      	cmp	r3, #1
 800676c:	d101      	bne.n	8006772 <HAL_DAC_ConfigChannel+0x32>
 800676e:	2302      	movs	r3, #2
 8006770:	e198      	b.n	8006aa4 <HAL_DAC_ConfigChannel+0x364>
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2201      	movs	r2, #1
 8006776:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2202      	movs	r2, #2
 800677c:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	2b04      	cmp	r3, #4
 8006784:	d17a      	bne.n	800687c <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8006786:	f7fe f9b1 	bl	8004aec <HAL_GetTick>
 800678a:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d13d      	bne.n	800680e <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006792:	e018      	b.n	80067c6 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006794:	f7fe f9aa 	bl	8004aec <HAL_GetTick>
 8006798:	4602      	mov	r2, r0
 800679a:	69bb      	ldr	r3, [r7, #24]
 800679c:	1ad3      	subs	r3, r2, r3
 800679e:	2b01      	cmp	r3, #1
 80067a0:	d911      	bls.n	80067c6 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d00a      	beq.n	80067c6 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	691b      	ldr	r3, [r3, #16]
 80067b4:	f043 0208 	orr.w	r2, r3, #8
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2203      	movs	r2, #3
 80067c0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80067c2:	2303      	movs	r3, #3
 80067c4:	e16e      	b.n	8006aa4 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d1df      	bne.n	8006794 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	68ba      	ldr	r2, [r7, #8]
 80067da:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80067dc:	641a      	str	r2, [r3, #64]	@ 0x40
 80067de:	e020      	b.n	8006822 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80067e0:	f7fe f984 	bl	8004aec <HAL_GetTick>
 80067e4:	4602      	mov	r2, r0
 80067e6:	69bb      	ldr	r3, [r7, #24]
 80067e8:	1ad3      	subs	r3, r2, r3
 80067ea:	2b01      	cmp	r3, #1
 80067ec:	d90f      	bls.n	800680e <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	da0a      	bge.n	800680e <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	691b      	ldr	r3, [r3, #16]
 80067fc:	f043 0208 	orr.w	r2, r3, #8
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2203      	movs	r2, #3
 8006808:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800680a:	2303      	movs	r3, #3
 800680c:	e14a      	b.n	8006aa4 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006814:	2b00      	cmp	r3, #0
 8006816:	dbe3      	blt.n	80067e0 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	68ba      	ldr	r2, [r7, #8]
 800681e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006820:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	f003 0310 	and.w	r3, r3, #16
 800682e:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8006832:	fa01 f303 	lsl.w	r3, r1, r3
 8006836:	43db      	mvns	r3, r3
 8006838:	ea02 0103 	and.w	r1, r2, r3
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	f003 0310 	and.w	r3, r3, #16
 8006846:	409a      	lsls	r2, r3
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	430a      	orrs	r2, r1
 800684e:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	f003 0310 	and.w	r3, r3, #16
 800685c:	21ff      	movs	r1, #255	@ 0xff
 800685e:	fa01 f303 	lsl.w	r3, r1, r3
 8006862:	43db      	mvns	r3, r3
 8006864:	ea02 0103 	and.w	r1, r2, r3
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f003 0310 	and.w	r3, r3, #16
 8006872:	409a      	lsls	r2, r3
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	430a      	orrs	r2, r1
 800687a:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	69db      	ldr	r3, [r3, #28]
 8006880:	2b01      	cmp	r3, #1
 8006882:	d11d      	bne.n	80068c0 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800688a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	f003 0310 	and.w	r3, r3, #16
 8006892:	221f      	movs	r2, #31
 8006894:	fa02 f303 	lsl.w	r3, r2, r3
 8006898:	43db      	mvns	r3, r3
 800689a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800689c:	4013      	ands	r3, r2
 800689e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80068a0:	68bb      	ldr	r3, [r7, #8]
 80068a2:	6a1b      	ldr	r3, [r3, #32]
 80068a4:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	f003 0310 	and.w	r3, r3, #16
 80068ac:	697a      	ldr	r2, [r7, #20]
 80068ae:	fa02 f303 	lsl.w	r3, r2, r3
 80068b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068b4:	4313      	orrs	r3, r2
 80068b6:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068be:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068c6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f003 0310 	and.w	r3, r3, #16
 80068ce:	2207      	movs	r2, #7
 80068d0:	fa02 f303 	lsl.w	r3, r2, r3
 80068d4:	43db      	mvns	r3, r3
 80068d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068d8:	4013      	ands	r3, r2
 80068da:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80068dc:	68bb      	ldr	r3, [r7, #8]
 80068de:	699b      	ldr	r3, [r3, #24]
 80068e0:	2b01      	cmp	r3, #1
 80068e2:	d102      	bne.n	80068ea <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 80068e4:	2300      	movs	r3, #0
 80068e6:	623b      	str	r3, [r7, #32]
 80068e8:	e00f      	b.n	800690a <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80068ea:	68bb      	ldr	r3, [r7, #8]
 80068ec:	699b      	ldr	r3, [r3, #24]
 80068ee:	2b02      	cmp	r3, #2
 80068f0:	d102      	bne.n	80068f8 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80068f2:	2301      	movs	r3, #1
 80068f4:	623b      	str	r3, [r7, #32]
 80068f6:	e008      	b.n	800690a <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	695b      	ldr	r3, [r3, #20]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d102      	bne.n	8006906 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8006900:	2301      	movs	r3, #1
 8006902:	623b      	str	r3, [r7, #32]
 8006904:	e001      	b.n	800690a <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8006906:	2300      	movs	r3, #0
 8006908:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	689a      	ldr	r2, [r3, #8]
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	695b      	ldr	r3, [r3, #20]
 8006912:	4313      	orrs	r3, r2
 8006914:	6a3a      	ldr	r2, [r7, #32]
 8006916:	4313      	orrs	r3, r2
 8006918:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f003 0310 	and.w	r3, r3, #16
 8006920:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006924:	fa02 f303 	lsl.w	r3, r2, r3
 8006928:	43db      	mvns	r3, r3
 800692a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800692c:	4013      	ands	r3, r2
 800692e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	791b      	ldrb	r3, [r3, #4]
 8006934:	2b01      	cmp	r3, #1
 8006936:	d102      	bne.n	800693e <HAL_DAC_ConfigChannel+0x1fe>
 8006938:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800693c:	e000      	b.n	8006940 <HAL_DAC_ConfigChannel+0x200>
 800693e:	2300      	movs	r3, #0
 8006940:	697a      	ldr	r2, [r7, #20]
 8006942:	4313      	orrs	r3, r2
 8006944:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	f003 0310 	and.w	r3, r3, #16
 800694c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006950:	fa02 f303 	lsl.w	r3, r2, r3
 8006954:	43db      	mvns	r3, r3
 8006956:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006958:	4013      	ands	r3, r2
 800695a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	795b      	ldrb	r3, [r3, #5]
 8006960:	2b01      	cmp	r3, #1
 8006962:	d102      	bne.n	800696a <HAL_DAC_ConfigChannel+0x22a>
 8006964:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006968:	e000      	b.n	800696c <HAL_DAC_ConfigChannel+0x22c>
 800696a:	2300      	movs	r3, #0
 800696c:	697a      	ldr	r2, [r7, #20]
 800696e:	4313      	orrs	r3, r2
 8006970:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8006972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006974:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8006978:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	2b02      	cmp	r3, #2
 8006980:	d114      	bne.n	80069ac <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8006982:	f003 ff2f 	bl	800a7e4 <HAL_RCC_GetHCLKFreq>
 8006986:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	4a48      	ldr	r2, [pc, #288]	@ (8006aac <HAL_DAC_ConfigChannel+0x36c>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d904      	bls.n	800699a <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8006990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006992:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006996:	627b      	str	r3, [r7, #36]	@ 0x24
 8006998:	e00f      	b.n	80069ba <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800699a:	693b      	ldr	r3, [r7, #16]
 800699c:	4a44      	ldr	r2, [pc, #272]	@ (8006ab0 <HAL_DAC_ConfigChannel+0x370>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d90a      	bls.n	80069b8 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80069a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80069a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80069aa:	e006      	b.n	80069ba <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069b2:	4313      	orrs	r3, r2
 80069b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80069b6:	e000      	b.n	80069ba <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80069b8:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	f003 0310 	and.w	r3, r3, #16
 80069c0:	697a      	ldr	r2, [r7, #20]
 80069c2:	fa02 f303 	lsl.w	r3, r2, r3
 80069c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069c8:	4313      	orrs	r3, r2
 80069ca:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069d2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	6819      	ldr	r1, [r3, #0]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	f003 0310 	and.w	r3, r3, #16
 80069e0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80069e4:	fa02 f303 	lsl.w	r3, r2, r3
 80069e8:	43da      	mvns	r2, r3
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	400a      	ands	r2, r1
 80069f0:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	f003 0310 	and.w	r3, r3, #16
 8006a00:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8006a04:	fa02 f303 	lsl.w	r3, r2, r3
 8006a08:	43db      	mvns	r3, r3
 8006a0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a0c:	4013      	ands	r3, r2
 8006a0e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	68db      	ldr	r3, [r3, #12]
 8006a14:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	f003 0310 	and.w	r3, r3, #16
 8006a1c:	697a      	ldr	r2, [r7, #20]
 8006a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a24:	4313      	orrs	r3, r2
 8006a26:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a2e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	6819      	ldr	r1, [r3, #0]
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	f003 0310 	and.w	r3, r3, #16
 8006a3c:	22c0      	movs	r2, #192	@ 0xc0
 8006a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a42:	43da      	mvns	r2, r3
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	400a      	ands	r2, r1
 8006a4a:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	68db      	ldr	r3, [r3, #12]
 8006a50:	089b      	lsrs	r3, r3, #2
 8006a52:	f003 030f 	and.w	r3, r3, #15
 8006a56:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	691b      	ldr	r3, [r3, #16]
 8006a5c:	089b      	lsrs	r3, r3, #2
 8006a5e:	021b      	lsls	r3, r3, #8
 8006a60:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006a64:	697a      	ldr	r2, [r7, #20]
 8006a66:	4313      	orrs	r3, r2
 8006a68:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f003 0310 	and.w	r3, r3, #16
 8006a76:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8006a7a:	fa01 f303 	lsl.w	r3, r1, r3
 8006a7e:	43db      	mvns	r3, r3
 8006a80:	ea02 0103 	and.w	r1, r2, r3
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f003 0310 	and.w	r3, r3, #16
 8006a8a:	697a      	ldr	r2, [r7, #20]
 8006a8c:	409a      	lsls	r2, r3
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	430a      	orrs	r2, r1
 8006a94:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2201      	movs	r2, #1
 8006a9a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8006aa2:	7ffb      	ldrb	r3, [r7, #31]
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	3728      	adds	r7, #40	@ 0x28
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	bd80      	pop	{r7, pc}
 8006aac:	09896800 	.word	0x09896800
 8006ab0:	04c4b400 	.word	0x04c4b400

08006ab4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b084      	sub	sp, #16
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d101      	bne.n	8006ac6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	e08d      	b.n	8006be2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	461a      	mov	r2, r3
 8006acc:	4b47      	ldr	r3, [pc, #284]	@ (8006bec <HAL_DMA_Init+0x138>)
 8006ace:	429a      	cmp	r2, r3
 8006ad0:	d80f      	bhi.n	8006af2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	461a      	mov	r2, r3
 8006ad8:	4b45      	ldr	r3, [pc, #276]	@ (8006bf0 <HAL_DMA_Init+0x13c>)
 8006ada:	4413      	add	r3, r2
 8006adc:	4a45      	ldr	r2, [pc, #276]	@ (8006bf4 <HAL_DMA_Init+0x140>)
 8006ade:	fba2 2303 	umull	r2, r3, r2, r3
 8006ae2:	091b      	lsrs	r3, r3, #4
 8006ae4:	009a      	lsls	r2, r3, #2
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	4a42      	ldr	r2, [pc, #264]	@ (8006bf8 <HAL_DMA_Init+0x144>)
 8006aee:	641a      	str	r2, [r3, #64]	@ 0x40
 8006af0:	e00e      	b.n	8006b10 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	461a      	mov	r2, r3
 8006af8:	4b40      	ldr	r3, [pc, #256]	@ (8006bfc <HAL_DMA_Init+0x148>)
 8006afa:	4413      	add	r3, r2
 8006afc:	4a3d      	ldr	r2, [pc, #244]	@ (8006bf4 <HAL_DMA_Init+0x140>)
 8006afe:	fba2 2303 	umull	r2, r3, r2, r3
 8006b02:	091b      	lsrs	r3, r3, #4
 8006b04:	009a      	lsls	r2, r3, #2
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	4a3c      	ldr	r2, [pc, #240]	@ (8006c00 <HAL_DMA_Init+0x14c>)
 8006b0e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2202      	movs	r2, #2
 8006b14:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006b26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b2a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006b34:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	691b      	ldr	r3, [r3, #16]
 8006b3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b40:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	699b      	ldr	r3, [r3, #24]
 8006b46:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b4c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6a1b      	ldr	r3, [r3, #32]
 8006b52:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006b54:	68fa      	ldr	r2, [r7, #12]
 8006b56:	4313      	orrs	r3, r2
 8006b58:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	68fa      	ldr	r2, [r7, #12]
 8006b60:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f000 fa76 	bl	8007054 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	689b      	ldr	r3, [r3, #8]
 8006b6c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b70:	d102      	bne.n	8006b78 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2200      	movs	r2, #0
 8006b76:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	685a      	ldr	r2, [r3, #4]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b80:	b2d2      	uxtb	r2, r2
 8006b82:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b88:	687a      	ldr	r2, [r7, #4]
 8006b8a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006b8c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d010      	beq.n	8006bb8 <HAL_DMA_Init+0x104>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	2b04      	cmp	r3, #4
 8006b9c:	d80c      	bhi.n	8006bb8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f000 fa96 	bl	80070d0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ba8:	2200      	movs	r2, #0
 8006baa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bb0:	687a      	ldr	r2, [r7, #4]
 8006bb2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006bb4:	605a      	str	r2, [r3, #4]
 8006bb6:	e008      	b.n	8006bca <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2200      	movs	r2, #0
 8006bce:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006be0:	2300      	movs	r3, #0
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3710      	adds	r7, #16
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}
 8006bea:	bf00      	nop
 8006bec:	40020407 	.word	0x40020407
 8006bf0:	bffdfff8 	.word	0xbffdfff8
 8006bf4:	cccccccd 	.word	0xcccccccd
 8006bf8:	40020000 	.word	0x40020000
 8006bfc:	bffdfbf8 	.word	0xbffdfbf8
 8006c00:	40020400 	.word	0x40020400

08006c04 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b086      	sub	sp, #24
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	60f8      	str	r0, [r7, #12]
 8006c0c:	60b9      	str	r1, [r7, #8]
 8006c0e:	607a      	str	r2, [r7, #4]
 8006c10:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c12:	2300      	movs	r3, #0
 8006c14:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006c1c:	2b01      	cmp	r3, #1
 8006c1e:	d101      	bne.n	8006c24 <HAL_DMA_Start_IT+0x20>
 8006c20:	2302      	movs	r3, #2
 8006c22:	e066      	b.n	8006cf2 <HAL_DMA_Start_IT+0xee>
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	2201      	movs	r2, #1
 8006c28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006c32:	b2db      	uxtb	r3, r3
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d155      	bne.n	8006ce4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2202      	movs	r2, #2
 8006c3c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	2200      	movs	r2, #0
 8006c44:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	681a      	ldr	r2, [r3, #0]
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f022 0201 	bic.w	r2, r2, #1
 8006c54:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	687a      	ldr	r2, [r7, #4]
 8006c5a:	68b9      	ldr	r1, [r7, #8]
 8006c5c:	68f8      	ldr	r0, [r7, #12]
 8006c5e:	f000 f9bb 	bl	8006fd8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d008      	beq.n	8006c7c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	681a      	ldr	r2, [r3, #0]
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f042 020e 	orr.w	r2, r2, #14
 8006c78:	601a      	str	r2, [r3, #0]
 8006c7a:	e00f      	b.n	8006c9c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	681a      	ldr	r2, [r3, #0]
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f022 0204 	bic.w	r2, r2, #4
 8006c8a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	681a      	ldr	r2, [r3, #0]
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f042 020a 	orr.w	r2, r2, #10
 8006c9a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d007      	beq.n	8006cba <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cae:	681a      	ldr	r2, [r3, #0]
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cb4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006cb8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d007      	beq.n	8006cd2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cc6:	681a      	ldr	r2, [r3, #0]
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ccc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006cd0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	681a      	ldr	r2, [r3, #0]
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f042 0201 	orr.w	r2, r2, #1
 8006ce0:	601a      	str	r2, [r3, #0]
 8006ce2:	e005      	b.n	8006cf0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006cec:	2302      	movs	r3, #2
 8006cee:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006cf0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	3718      	adds	r7, #24
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bd80      	pop	{r7, pc}

08006cfa <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006cfa:	b480      	push	{r7}
 8006cfc:	b085      	sub	sp, #20
 8006cfe:	af00      	add	r7, sp, #0
 8006d00:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d02:	2300      	movs	r3, #0
 8006d04:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006d0c:	b2db      	uxtb	r3, r3
 8006d0e:	2b02      	cmp	r3, #2
 8006d10:	d005      	beq.n	8006d1e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2204      	movs	r2, #4
 8006d16:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8006d18:	2301      	movs	r3, #1
 8006d1a:	73fb      	strb	r3, [r7, #15]
 8006d1c:	e037      	b.n	8006d8e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	681a      	ldr	r2, [r3, #0]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f022 020e 	bic.w	r2, r2, #14
 8006d2c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d32:	681a      	ldr	r2, [r3, #0]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d38:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d3c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	681a      	ldr	r2, [r3, #0]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f022 0201 	bic.w	r2, r2, #1
 8006d4c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d52:	f003 021f 	and.w	r2, r3, #31
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d5a:	2101      	movs	r1, #1
 8006d5c:	fa01 f202 	lsl.w	r2, r1, r2
 8006d60:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d66:	687a      	ldr	r2, [r7, #4]
 8006d68:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006d6a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d00c      	beq.n	8006d8e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d78:	681a      	ldr	r2, [r3, #0]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d7e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d82:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d88:	687a      	ldr	r2, [r7, #4]
 8006d8a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006d8c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2201      	movs	r2, #1
 8006d92:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8006d9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006da0:	4618      	mov	r0, r3
 8006da2:	3714      	adds	r7, #20
 8006da4:	46bd      	mov	sp, r7
 8006da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006daa:	4770      	bx	lr

08006dac <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b084      	sub	sp, #16
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006db4:	2300      	movs	r3, #0
 8006db6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006dbe:	b2db      	uxtb	r3, r3
 8006dc0:	2b02      	cmp	r3, #2
 8006dc2:	d00d      	beq.n	8006de0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2204      	movs	r2, #4
 8006dc8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2201      	movs	r2, #1
 8006dce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8006dda:	2301      	movs	r3, #1
 8006ddc:	73fb      	strb	r3, [r7, #15]
 8006dde:	e047      	b.n	8006e70 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	681a      	ldr	r2, [r3, #0]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f022 020e 	bic.w	r2, r2, #14
 8006dee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	681a      	ldr	r2, [r3, #0]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f022 0201 	bic.w	r2, r2, #1
 8006dfe:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e04:	681a      	ldr	r2, [r3, #0]
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e0a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e0e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e14:	f003 021f 	and.w	r2, r3, #31
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e1c:	2101      	movs	r1, #1
 8006e1e:	fa01 f202 	lsl.w	r2, r1, r2
 8006e22:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e28:	687a      	ldr	r2, [r7, #4]
 8006e2a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006e2c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d00c      	beq.n	8006e50 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e3a:	681a      	ldr	r2, [r3, #0]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e40:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e44:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e4a:	687a      	ldr	r2, [r7, #4]
 8006e4c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006e4e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2201      	movs	r2, #1
 8006e54:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d003      	beq.n	8006e70 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	4798      	blx	r3
    }
  }
  return status;
 8006e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3710      	adds	r7, #16
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd80      	pop	{r7, pc}

08006e7a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006e7a:	b580      	push	{r7, lr}
 8006e7c:	b084      	sub	sp, #16
 8006e7e:	af00      	add	r7, sp, #0
 8006e80:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e96:	f003 031f 	and.w	r3, r3, #31
 8006e9a:	2204      	movs	r2, #4
 8006e9c:	409a      	lsls	r2, r3
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	4013      	ands	r3, r2
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d026      	beq.n	8006ef4 <HAL_DMA_IRQHandler+0x7a>
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	f003 0304 	and.w	r3, r3, #4
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d021      	beq.n	8006ef4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f003 0320 	and.w	r3, r3, #32
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d107      	bne.n	8006ece <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	681a      	ldr	r2, [r3, #0]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f022 0204 	bic.w	r2, r2, #4
 8006ecc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ed2:	f003 021f 	and.w	r2, r3, #31
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eda:	2104      	movs	r1, #4
 8006edc:	fa01 f202 	lsl.w	r2, r1, r2
 8006ee0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d071      	beq.n	8006fce <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006ef2:	e06c      	b.n	8006fce <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ef8:	f003 031f 	and.w	r3, r3, #31
 8006efc:	2202      	movs	r2, #2
 8006efe:	409a      	lsls	r2, r3
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	4013      	ands	r3, r2
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d02e      	beq.n	8006f66 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	f003 0302 	and.w	r3, r3, #2
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d029      	beq.n	8006f66 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f003 0320 	and.w	r3, r3, #32
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d10b      	bne.n	8006f38 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	681a      	ldr	r2, [r3, #0]
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f022 020a 	bic.w	r2, r2, #10
 8006f2e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2201      	movs	r2, #1
 8006f34:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f3c:	f003 021f 	and.w	r2, r3, #31
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f44:	2102      	movs	r1, #2
 8006f46:	fa01 f202 	lsl.w	r2, r1, r2
 8006f4a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d038      	beq.n	8006fce <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006f64:	e033      	b.n	8006fce <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f6a:	f003 031f 	and.w	r3, r3, #31
 8006f6e:	2208      	movs	r2, #8
 8006f70:	409a      	lsls	r2, r3
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	4013      	ands	r3, r2
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d02a      	beq.n	8006fd0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	f003 0308 	and.w	r3, r3, #8
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d025      	beq.n	8006fd0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	681a      	ldr	r2, [r3, #0]
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f022 020e 	bic.w	r2, r2, #14
 8006f92:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f98:	f003 021f 	and.w	r2, r3, #31
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fa0:	2101      	movs	r1, #1
 8006fa2:	fa01 f202 	lsl.w	r2, r1, r2
 8006fa6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2201      	movs	r2, #1
 8006fac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2201      	movs	r2, #1
 8006fb2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d004      	beq.n	8006fd0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006fce:	bf00      	nop
 8006fd0:	bf00      	nop
}
 8006fd2:	3710      	adds	r7, #16
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bd80      	pop	{r7, pc}

08006fd8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b085      	sub	sp, #20
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	60f8      	str	r0, [r7, #12]
 8006fe0:	60b9      	str	r1, [r7, #8]
 8006fe2:	607a      	str	r2, [r7, #4]
 8006fe4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fea:	68fa      	ldr	r2, [r7, #12]
 8006fec:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006fee:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d004      	beq.n	8007002 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ffc:	68fa      	ldr	r2, [r7, #12]
 8006ffe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007000:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007006:	f003 021f 	and.w	r2, r3, #31
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800700e:	2101      	movs	r1, #1
 8007010:	fa01 f202 	lsl.w	r2, r1, r2
 8007014:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	683a      	ldr	r2, [r7, #0]
 800701c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	689b      	ldr	r3, [r3, #8]
 8007022:	2b10      	cmp	r3, #16
 8007024:	d108      	bne.n	8007038 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	687a      	ldr	r2, [r7, #4]
 800702c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	68ba      	ldr	r2, [r7, #8]
 8007034:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007036:	e007      	b.n	8007048 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	68ba      	ldr	r2, [r7, #8]
 800703e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	687a      	ldr	r2, [r7, #4]
 8007046:	60da      	str	r2, [r3, #12]
}
 8007048:	bf00      	nop
 800704a:	3714      	adds	r7, #20
 800704c:	46bd      	mov	sp, r7
 800704e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007052:	4770      	bx	lr

08007054 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007054:	b480      	push	{r7}
 8007056:	b087      	sub	sp, #28
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	461a      	mov	r2, r3
 8007062:	4b16      	ldr	r3, [pc, #88]	@ (80070bc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8007064:	429a      	cmp	r2, r3
 8007066:	d802      	bhi.n	800706e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8007068:	4b15      	ldr	r3, [pc, #84]	@ (80070c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800706a:	617b      	str	r3, [r7, #20]
 800706c:	e001      	b.n	8007072 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800706e:	4b15      	ldr	r3, [pc, #84]	@ (80070c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007070:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	b2db      	uxtb	r3, r3
 800707c:	3b08      	subs	r3, #8
 800707e:	4a12      	ldr	r2, [pc, #72]	@ (80070c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007080:	fba2 2303 	umull	r2, r3, r2, r3
 8007084:	091b      	lsrs	r3, r3, #4
 8007086:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800708c:	089b      	lsrs	r3, r3, #2
 800708e:	009a      	lsls	r2, r3, #2
 8007090:	693b      	ldr	r3, [r7, #16]
 8007092:	4413      	add	r3, r2
 8007094:	461a      	mov	r2, r3
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	4a0b      	ldr	r2, [pc, #44]	@ (80070cc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800709e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	f003 031f 	and.w	r3, r3, #31
 80070a6:	2201      	movs	r2, #1
 80070a8:	409a      	lsls	r2, r3
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80070ae:	bf00      	nop
 80070b0:	371c      	adds	r7, #28
 80070b2:	46bd      	mov	sp, r7
 80070b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b8:	4770      	bx	lr
 80070ba:	bf00      	nop
 80070bc:	40020407 	.word	0x40020407
 80070c0:	40020800 	.word	0x40020800
 80070c4:	40020820 	.word	0x40020820
 80070c8:	cccccccd 	.word	0xcccccccd
 80070cc:	40020880 	.word	0x40020880

080070d0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80070d0:	b480      	push	{r7}
 80070d2:	b085      	sub	sp, #20
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	b2db      	uxtb	r3, r3
 80070de:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80070e0:	68fa      	ldr	r2, [r7, #12]
 80070e2:	4b0b      	ldr	r3, [pc, #44]	@ (8007110 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80070e4:	4413      	add	r3, r2
 80070e6:	009b      	lsls	r3, r3, #2
 80070e8:	461a      	mov	r2, r3
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	4a08      	ldr	r2, [pc, #32]	@ (8007114 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80070f2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	3b01      	subs	r3, #1
 80070f8:	f003 031f 	and.w	r3, r3, #31
 80070fc:	2201      	movs	r2, #1
 80070fe:	409a      	lsls	r2, r3
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8007104:	bf00      	nop
 8007106:	3714      	adds	r7, #20
 8007108:	46bd      	mov	sp, r7
 800710a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710e:	4770      	bx	lr
 8007110:	1000823f 	.word	0x1000823f
 8007114:	40020940 	.word	0x40020940

08007118 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007118:	b480      	push	{r7}
 800711a:	b087      	sub	sp, #28
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007122:	2300      	movs	r3, #0
 8007124:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007126:	e15a      	b.n	80073de <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	681a      	ldr	r2, [r3, #0]
 800712c:	2101      	movs	r1, #1
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	fa01 f303 	lsl.w	r3, r1, r3
 8007134:	4013      	ands	r3, r2
 8007136:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	2b00      	cmp	r3, #0
 800713c:	f000 814c 	beq.w	80073d8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	f003 0303 	and.w	r3, r3, #3
 8007148:	2b01      	cmp	r3, #1
 800714a:	d005      	beq.n	8007158 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	685b      	ldr	r3, [r3, #4]
 8007150:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007154:	2b02      	cmp	r3, #2
 8007156:	d130      	bne.n	80071ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	689b      	ldr	r3, [r3, #8]
 800715c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	005b      	lsls	r3, r3, #1
 8007162:	2203      	movs	r2, #3
 8007164:	fa02 f303 	lsl.w	r3, r2, r3
 8007168:	43db      	mvns	r3, r3
 800716a:	693a      	ldr	r2, [r7, #16]
 800716c:	4013      	ands	r3, r2
 800716e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	68da      	ldr	r2, [r3, #12]
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	005b      	lsls	r3, r3, #1
 8007178:	fa02 f303 	lsl.w	r3, r2, r3
 800717c:	693a      	ldr	r2, [r7, #16]
 800717e:	4313      	orrs	r3, r2
 8007180:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	693a      	ldr	r2, [r7, #16]
 8007186:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800718e:	2201      	movs	r2, #1
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	fa02 f303 	lsl.w	r3, r2, r3
 8007196:	43db      	mvns	r3, r3
 8007198:	693a      	ldr	r2, [r7, #16]
 800719a:	4013      	ands	r3, r2
 800719c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	685b      	ldr	r3, [r3, #4]
 80071a2:	091b      	lsrs	r3, r3, #4
 80071a4:	f003 0201 	and.w	r2, r3, #1
 80071a8:	697b      	ldr	r3, [r7, #20]
 80071aa:	fa02 f303 	lsl.w	r3, r2, r3
 80071ae:	693a      	ldr	r2, [r7, #16]
 80071b0:	4313      	orrs	r3, r2
 80071b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	693a      	ldr	r2, [r7, #16]
 80071b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	f003 0303 	and.w	r3, r3, #3
 80071c2:	2b03      	cmp	r3, #3
 80071c4:	d017      	beq.n	80071f6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	68db      	ldr	r3, [r3, #12]
 80071ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	005b      	lsls	r3, r3, #1
 80071d0:	2203      	movs	r2, #3
 80071d2:	fa02 f303 	lsl.w	r3, r2, r3
 80071d6:	43db      	mvns	r3, r3
 80071d8:	693a      	ldr	r2, [r7, #16]
 80071da:	4013      	ands	r3, r2
 80071dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	689a      	ldr	r2, [r3, #8]
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	005b      	lsls	r3, r3, #1
 80071e6:	fa02 f303 	lsl.w	r3, r2, r3
 80071ea:	693a      	ldr	r2, [r7, #16]
 80071ec:	4313      	orrs	r3, r2
 80071ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	693a      	ldr	r2, [r7, #16]
 80071f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	f003 0303 	and.w	r3, r3, #3
 80071fe:	2b02      	cmp	r3, #2
 8007200:	d123      	bne.n	800724a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	08da      	lsrs	r2, r3, #3
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	3208      	adds	r2, #8
 800720a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800720e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	f003 0307 	and.w	r3, r3, #7
 8007216:	009b      	lsls	r3, r3, #2
 8007218:	220f      	movs	r2, #15
 800721a:	fa02 f303 	lsl.w	r3, r2, r3
 800721e:	43db      	mvns	r3, r3
 8007220:	693a      	ldr	r2, [r7, #16]
 8007222:	4013      	ands	r3, r2
 8007224:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	691a      	ldr	r2, [r3, #16]
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	f003 0307 	and.w	r3, r3, #7
 8007230:	009b      	lsls	r3, r3, #2
 8007232:	fa02 f303 	lsl.w	r3, r2, r3
 8007236:	693a      	ldr	r2, [r7, #16]
 8007238:	4313      	orrs	r3, r2
 800723a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800723c:	697b      	ldr	r3, [r7, #20]
 800723e:	08da      	lsrs	r2, r3, #3
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	3208      	adds	r2, #8
 8007244:	6939      	ldr	r1, [r7, #16]
 8007246:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	005b      	lsls	r3, r3, #1
 8007254:	2203      	movs	r2, #3
 8007256:	fa02 f303 	lsl.w	r3, r2, r3
 800725a:	43db      	mvns	r3, r3
 800725c:	693a      	ldr	r2, [r7, #16]
 800725e:	4013      	ands	r3, r2
 8007260:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	f003 0203 	and.w	r2, r3, #3
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	005b      	lsls	r3, r3, #1
 800726e:	fa02 f303 	lsl.w	r3, r2, r3
 8007272:	693a      	ldr	r2, [r7, #16]
 8007274:	4313      	orrs	r3, r2
 8007276:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	693a      	ldr	r2, [r7, #16]
 800727c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	685b      	ldr	r3, [r3, #4]
 8007282:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007286:	2b00      	cmp	r3, #0
 8007288:	f000 80a6 	beq.w	80073d8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800728c:	4b5b      	ldr	r3, [pc, #364]	@ (80073fc <HAL_GPIO_Init+0x2e4>)
 800728e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007290:	4a5a      	ldr	r2, [pc, #360]	@ (80073fc <HAL_GPIO_Init+0x2e4>)
 8007292:	f043 0301 	orr.w	r3, r3, #1
 8007296:	6613      	str	r3, [r2, #96]	@ 0x60
 8007298:	4b58      	ldr	r3, [pc, #352]	@ (80073fc <HAL_GPIO_Init+0x2e4>)
 800729a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800729c:	f003 0301 	and.w	r3, r3, #1
 80072a0:	60bb      	str	r3, [r7, #8]
 80072a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80072a4:	4a56      	ldr	r2, [pc, #344]	@ (8007400 <HAL_GPIO_Init+0x2e8>)
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	089b      	lsrs	r3, r3, #2
 80072aa:	3302      	adds	r3, #2
 80072ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80072b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	f003 0303 	and.w	r3, r3, #3
 80072b8:	009b      	lsls	r3, r3, #2
 80072ba:	220f      	movs	r2, #15
 80072bc:	fa02 f303 	lsl.w	r3, r2, r3
 80072c0:	43db      	mvns	r3, r3
 80072c2:	693a      	ldr	r2, [r7, #16]
 80072c4:	4013      	ands	r3, r2
 80072c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80072ce:	d01f      	beq.n	8007310 <HAL_GPIO_Init+0x1f8>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	4a4c      	ldr	r2, [pc, #304]	@ (8007404 <HAL_GPIO_Init+0x2ec>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d019      	beq.n	800730c <HAL_GPIO_Init+0x1f4>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	4a4b      	ldr	r2, [pc, #300]	@ (8007408 <HAL_GPIO_Init+0x2f0>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d013      	beq.n	8007308 <HAL_GPIO_Init+0x1f0>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	4a4a      	ldr	r2, [pc, #296]	@ (800740c <HAL_GPIO_Init+0x2f4>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d00d      	beq.n	8007304 <HAL_GPIO_Init+0x1ec>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	4a49      	ldr	r2, [pc, #292]	@ (8007410 <HAL_GPIO_Init+0x2f8>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d007      	beq.n	8007300 <HAL_GPIO_Init+0x1e8>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	4a48      	ldr	r2, [pc, #288]	@ (8007414 <HAL_GPIO_Init+0x2fc>)
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d101      	bne.n	80072fc <HAL_GPIO_Init+0x1e4>
 80072f8:	2305      	movs	r3, #5
 80072fa:	e00a      	b.n	8007312 <HAL_GPIO_Init+0x1fa>
 80072fc:	2306      	movs	r3, #6
 80072fe:	e008      	b.n	8007312 <HAL_GPIO_Init+0x1fa>
 8007300:	2304      	movs	r3, #4
 8007302:	e006      	b.n	8007312 <HAL_GPIO_Init+0x1fa>
 8007304:	2303      	movs	r3, #3
 8007306:	e004      	b.n	8007312 <HAL_GPIO_Init+0x1fa>
 8007308:	2302      	movs	r3, #2
 800730a:	e002      	b.n	8007312 <HAL_GPIO_Init+0x1fa>
 800730c:	2301      	movs	r3, #1
 800730e:	e000      	b.n	8007312 <HAL_GPIO_Init+0x1fa>
 8007310:	2300      	movs	r3, #0
 8007312:	697a      	ldr	r2, [r7, #20]
 8007314:	f002 0203 	and.w	r2, r2, #3
 8007318:	0092      	lsls	r2, r2, #2
 800731a:	4093      	lsls	r3, r2
 800731c:	693a      	ldr	r2, [r7, #16]
 800731e:	4313      	orrs	r3, r2
 8007320:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007322:	4937      	ldr	r1, [pc, #220]	@ (8007400 <HAL_GPIO_Init+0x2e8>)
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	089b      	lsrs	r3, r3, #2
 8007328:	3302      	adds	r3, #2
 800732a:	693a      	ldr	r2, [r7, #16]
 800732c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007330:	4b39      	ldr	r3, [pc, #228]	@ (8007418 <HAL_GPIO_Init+0x300>)
 8007332:	689b      	ldr	r3, [r3, #8]
 8007334:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	43db      	mvns	r3, r3
 800733a:	693a      	ldr	r2, [r7, #16]
 800733c:	4013      	ands	r3, r2
 800733e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	685b      	ldr	r3, [r3, #4]
 8007344:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007348:	2b00      	cmp	r3, #0
 800734a:	d003      	beq.n	8007354 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800734c:	693a      	ldr	r2, [r7, #16]
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	4313      	orrs	r3, r2
 8007352:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007354:	4a30      	ldr	r2, [pc, #192]	@ (8007418 <HAL_GPIO_Init+0x300>)
 8007356:	693b      	ldr	r3, [r7, #16]
 8007358:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800735a:	4b2f      	ldr	r3, [pc, #188]	@ (8007418 <HAL_GPIO_Init+0x300>)
 800735c:	68db      	ldr	r3, [r3, #12]
 800735e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	43db      	mvns	r3, r3
 8007364:	693a      	ldr	r2, [r7, #16]
 8007366:	4013      	ands	r3, r2
 8007368:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007372:	2b00      	cmp	r3, #0
 8007374:	d003      	beq.n	800737e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8007376:	693a      	ldr	r2, [r7, #16]
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	4313      	orrs	r3, r2
 800737c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800737e:	4a26      	ldr	r2, [pc, #152]	@ (8007418 <HAL_GPIO_Init+0x300>)
 8007380:	693b      	ldr	r3, [r7, #16]
 8007382:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8007384:	4b24      	ldr	r3, [pc, #144]	@ (8007418 <HAL_GPIO_Init+0x300>)
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	43db      	mvns	r3, r3
 800738e:	693a      	ldr	r2, [r7, #16]
 8007390:	4013      	ands	r3, r2
 8007392:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800739c:	2b00      	cmp	r3, #0
 800739e:	d003      	beq.n	80073a8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80073a0:	693a      	ldr	r2, [r7, #16]
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	4313      	orrs	r3, r2
 80073a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80073a8:	4a1b      	ldr	r2, [pc, #108]	@ (8007418 <HAL_GPIO_Init+0x300>)
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80073ae:	4b1a      	ldr	r3, [pc, #104]	@ (8007418 <HAL_GPIO_Init+0x300>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	43db      	mvns	r3, r3
 80073b8:	693a      	ldr	r2, [r7, #16]
 80073ba:	4013      	ands	r3, r2
 80073bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	685b      	ldr	r3, [r3, #4]
 80073c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d003      	beq.n	80073d2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80073ca:	693a      	ldr	r2, [r7, #16]
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	4313      	orrs	r3, r2
 80073d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80073d2:	4a11      	ldr	r2, [pc, #68]	@ (8007418 <HAL_GPIO_Init+0x300>)
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80073d8:	697b      	ldr	r3, [r7, #20]
 80073da:	3301      	adds	r3, #1
 80073dc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	681a      	ldr	r2, [r3, #0]
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	fa22 f303 	lsr.w	r3, r2, r3
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	f47f ae9d 	bne.w	8007128 <HAL_GPIO_Init+0x10>
  }
}
 80073ee:	bf00      	nop
 80073f0:	bf00      	nop
 80073f2:	371c      	adds	r7, #28
 80073f4:	46bd      	mov	sp, r7
 80073f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fa:	4770      	bx	lr
 80073fc:	40021000 	.word	0x40021000
 8007400:	40010000 	.word	0x40010000
 8007404:	48000400 	.word	0x48000400
 8007408:	48000800 	.word	0x48000800
 800740c:	48000c00 	.word	0x48000c00
 8007410:	48001000 	.word	0x48001000
 8007414:	48001400 	.word	0x48001400
 8007418:	40010400 	.word	0x40010400

0800741c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800741c:	b480      	push	{r7}
 800741e:	b085      	sub	sp, #20
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
 8007424:	460b      	mov	r3, r1
 8007426:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	691a      	ldr	r2, [r3, #16]
 800742c:	887b      	ldrh	r3, [r7, #2]
 800742e:	4013      	ands	r3, r2
 8007430:	2b00      	cmp	r3, #0
 8007432:	d002      	beq.n	800743a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007434:	2301      	movs	r3, #1
 8007436:	73fb      	strb	r3, [r7, #15]
 8007438:	e001      	b.n	800743e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800743a:	2300      	movs	r3, #0
 800743c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800743e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007440:	4618      	mov	r0, r3
 8007442:	3714      	adds	r7, #20
 8007444:	46bd      	mov	sp, r7
 8007446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744a:	4770      	bx	lr

0800744c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800744c:	b480      	push	{r7}
 800744e:	b083      	sub	sp, #12
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
 8007454:	460b      	mov	r3, r1
 8007456:	807b      	strh	r3, [r7, #2]
 8007458:	4613      	mov	r3, r2
 800745a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800745c:	787b      	ldrb	r3, [r7, #1]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d003      	beq.n	800746a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007462:	887a      	ldrh	r2, [r7, #2]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007468:	e002      	b.n	8007470 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800746a:	887a      	ldrh	r2, [r7, #2]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007470:	bf00      	nop
 8007472:	370c      	adds	r7, #12
 8007474:	46bd      	mov	sp, r7
 8007476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747a:	4770      	bx	lr

0800747c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b082      	sub	sp, #8
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d101      	bne.n	800748e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800748a:	2301      	movs	r3, #1
 800748c:	e08d      	b.n	80075aa <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007494:	b2db      	uxtb	r3, r3
 8007496:	2b00      	cmp	r3, #0
 8007498:	d106      	bne.n	80074a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2200      	movs	r2, #0
 800749e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f7fb fbb4 	bl	8002c10 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2224      	movs	r2, #36	@ 0x24
 80074ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	681a      	ldr	r2, [r3, #0]
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f022 0201 	bic.w	r2, r2, #1
 80074be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	685a      	ldr	r2, [r3, #4]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80074cc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	689a      	ldr	r2, [r3, #8]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80074dc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	68db      	ldr	r3, [r3, #12]
 80074e2:	2b01      	cmp	r3, #1
 80074e4:	d107      	bne.n	80074f6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	689a      	ldr	r2, [r3, #8]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80074f2:	609a      	str	r2, [r3, #8]
 80074f4:	e006      	b.n	8007504 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	689a      	ldr	r2, [r3, #8]
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007502:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	68db      	ldr	r3, [r3, #12]
 8007508:	2b02      	cmp	r3, #2
 800750a:	d108      	bne.n	800751e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	685a      	ldr	r2, [r3, #4]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800751a:	605a      	str	r2, [r3, #4]
 800751c:	e007      	b.n	800752e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	685a      	ldr	r2, [r3, #4]
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800752c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	685b      	ldr	r3, [r3, #4]
 8007534:	687a      	ldr	r2, [r7, #4]
 8007536:	6812      	ldr	r2, [r2, #0]
 8007538:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800753c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007540:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	68da      	ldr	r2, [r3, #12]
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007550:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	691a      	ldr	r2, [r3, #16]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	695b      	ldr	r3, [r3, #20]
 800755a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	699b      	ldr	r3, [r3, #24]
 8007562:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	430a      	orrs	r2, r1
 800756a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	69d9      	ldr	r1, [r3, #28]
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6a1a      	ldr	r2, [r3, #32]
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	430a      	orrs	r2, r1
 800757a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	681a      	ldr	r2, [r3, #0]
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f042 0201 	orr.w	r2, r2, #1
 800758a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2200      	movs	r2, #0
 8007590:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2220      	movs	r2, #32
 8007596:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2200      	movs	r2, #0
 800759e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2200      	movs	r2, #0
 80075a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80075a8:	2300      	movs	r3, #0
}
 80075aa:	4618      	mov	r0, r3
 80075ac:	3708      	adds	r7, #8
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bd80      	pop	{r7, pc}
	...

080075b4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b088      	sub	sp, #32
 80075b8:	af02      	add	r7, sp, #8
 80075ba:	60f8      	str	r0, [r7, #12]
 80075bc:	607a      	str	r2, [r7, #4]
 80075be:	461a      	mov	r2, r3
 80075c0:	460b      	mov	r3, r1
 80075c2:	817b      	strh	r3, [r7, #10]
 80075c4:	4613      	mov	r3, r2
 80075c6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075ce:	b2db      	uxtb	r3, r3
 80075d0:	2b20      	cmp	r3, #32
 80075d2:	f040 80fd 	bne.w	80077d0 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80075dc:	2b01      	cmp	r3, #1
 80075de:	d101      	bne.n	80075e4 <HAL_I2C_Master_Transmit+0x30>
 80075e0:	2302      	movs	r3, #2
 80075e2:	e0f6      	b.n	80077d2 <HAL_I2C_Master_Transmit+0x21e>
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	2201      	movs	r2, #1
 80075e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80075ec:	f7fd fa7e 	bl	8004aec <HAL_GetTick>
 80075f0:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80075f2:	693b      	ldr	r3, [r7, #16]
 80075f4:	9300      	str	r3, [sp, #0]
 80075f6:	2319      	movs	r3, #25
 80075f8:	2201      	movs	r2, #1
 80075fa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80075fe:	68f8      	ldr	r0, [r7, #12]
 8007600:	f000 fb72 	bl	8007ce8 <I2C_WaitOnFlagUntilTimeout>
 8007604:	4603      	mov	r3, r0
 8007606:	2b00      	cmp	r3, #0
 8007608:	d001      	beq.n	800760e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800760a:	2301      	movs	r3, #1
 800760c:	e0e1      	b.n	80077d2 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	2221      	movs	r2, #33	@ 0x21
 8007612:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	2210      	movs	r2, #16
 800761a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	2200      	movs	r2, #0
 8007622:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	687a      	ldr	r2, [r7, #4]
 8007628:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	893a      	ldrh	r2, [r7, #8]
 800762e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	2200      	movs	r2, #0
 8007634:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800763a:	b29b      	uxth	r3, r3
 800763c:	2bff      	cmp	r3, #255	@ 0xff
 800763e:	d906      	bls.n	800764e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	22ff      	movs	r2, #255	@ 0xff
 8007644:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8007646:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800764a:	617b      	str	r3, [r7, #20]
 800764c:	e007      	b.n	800765e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007652:	b29a      	uxth	r2, r3
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007658:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800765c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007662:	2b00      	cmp	r3, #0
 8007664:	d024      	beq.n	80076b0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800766a:	781a      	ldrb	r2, [r3, #0]
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007676:	1c5a      	adds	r2, r3, #1
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007680:	b29b      	uxth	r3, r3
 8007682:	3b01      	subs	r3, #1
 8007684:	b29a      	uxth	r2, r3
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800768e:	3b01      	subs	r3, #1
 8007690:	b29a      	uxth	r2, r3
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800769a:	b2db      	uxtb	r3, r3
 800769c:	3301      	adds	r3, #1
 800769e:	b2da      	uxtb	r2, r3
 80076a0:	8979      	ldrh	r1, [r7, #10]
 80076a2:	4b4e      	ldr	r3, [pc, #312]	@ (80077dc <HAL_I2C_Master_Transmit+0x228>)
 80076a4:	9300      	str	r3, [sp, #0]
 80076a6:	697b      	ldr	r3, [r7, #20]
 80076a8:	68f8      	ldr	r0, [r7, #12]
 80076aa:	f000 fd6d 	bl	8008188 <I2C_TransferConfig>
 80076ae:	e066      	b.n	800777e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076b4:	b2da      	uxtb	r2, r3
 80076b6:	8979      	ldrh	r1, [r7, #10]
 80076b8:	4b48      	ldr	r3, [pc, #288]	@ (80077dc <HAL_I2C_Master_Transmit+0x228>)
 80076ba:	9300      	str	r3, [sp, #0]
 80076bc:	697b      	ldr	r3, [r7, #20]
 80076be:	68f8      	ldr	r0, [r7, #12]
 80076c0:	f000 fd62 	bl	8008188 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80076c4:	e05b      	b.n	800777e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80076c6:	693a      	ldr	r2, [r7, #16]
 80076c8:	6a39      	ldr	r1, [r7, #32]
 80076ca:	68f8      	ldr	r0, [r7, #12]
 80076cc:	f000 fb65 	bl	8007d9a <I2C_WaitOnTXISFlagUntilTimeout>
 80076d0:	4603      	mov	r3, r0
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d001      	beq.n	80076da <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80076d6:	2301      	movs	r3, #1
 80076d8:	e07b      	b.n	80077d2 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076de:	781a      	ldrb	r2, [r3, #0]
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076ea:	1c5a      	adds	r2, r3, #1
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076f4:	b29b      	uxth	r3, r3
 80076f6:	3b01      	subs	r3, #1
 80076f8:	b29a      	uxth	r2, r3
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007702:	3b01      	subs	r3, #1
 8007704:	b29a      	uxth	r2, r3
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800770e:	b29b      	uxth	r3, r3
 8007710:	2b00      	cmp	r3, #0
 8007712:	d034      	beq.n	800777e <HAL_I2C_Master_Transmit+0x1ca>
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007718:	2b00      	cmp	r3, #0
 800771a:	d130      	bne.n	800777e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800771c:	693b      	ldr	r3, [r7, #16]
 800771e:	9300      	str	r3, [sp, #0]
 8007720:	6a3b      	ldr	r3, [r7, #32]
 8007722:	2200      	movs	r2, #0
 8007724:	2180      	movs	r1, #128	@ 0x80
 8007726:	68f8      	ldr	r0, [r7, #12]
 8007728:	f000 fade 	bl	8007ce8 <I2C_WaitOnFlagUntilTimeout>
 800772c:	4603      	mov	r3, r0
 800772e:	2b00      	cmp	r3, #0
 8007730:	d001      	beq.n	8007736 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8007732:	2301      	movs	r3, #1
 8007734:	e04d      	b.n	80077d2 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800773a:	b29b      	uxth	r3, r3
 800773c:	2bff      	cmp	r3, #255	@ 0xff
 800773e:	d90e      	bls.n	800775e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	22ff      	movs	r2, #255	@ 0xff
 8007744:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800774a:	b2da      	uxtb	r2, r3
 800774c:	8979      	ldrh	r1, [r7, #10]
 800774e:	2300      	movs	r3, #0
 8007750:	9300      	str	r3, [sp, #0]
 8007752:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007756:	68f8      	ldr	r0, [r7, #12]
 8007758:	f000 fd16 	bl	8008188 <I2C_TransferConfig>
 800775c:	e00f      	b.n	800777e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007762:	b29a      	uxth	r2, r3
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800776c:	b2da      	uxtb	r2, r3
 800776e:	8979      	ldrh	r1, [r7, #10]
 8007770:	2300      	movs	r3, #0
 8007772:	9300      	str	r3, [sp, #0]
 8007774:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007778:	68f8      	ldr	r0, [r7, #12]
 800777a:	f000 fd05 	bl	8008188 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007782:	b29b      	uxth	r3, r3
 8007784:	2b00      	cmp	r3, #0
 8007786:	d19e      	bne.n	80076c6 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007788:	693a      	ldr	r2, [r7, #16]
 800778a:	6a39      	ldr	r1, [r7, #32]
 800778c:	68f8      	ldr	r0, [r7, #12]
 800778e:	f000 fb4b 	bl	8007e28 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007792:	4603      	mov	r3, r0
 8007794:	2b00      	cmp	r3, #0
 8007796:	d001      	beq.n	800779c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8007798:	2301      	movs	r3, #1
 800779a:	e01a      	b.n	80077d2 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	2220      	movs	r2, #32
 80077a2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	6859      	ldr	r1, [r3, #4]
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681a      	ldr	r2, [r3, #0]
 80077ae:	4b0c      	ldr	r3, [pc, #48]	@ (80077e0 <HAL_I2C_Master_Transmit+0x22c>)
 80077b0:	400b      	ands	r3, r1
 80077b2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	2220      	movs	r2, #32
 80077b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	2200      	movs	r2, #0
 80077c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	2200      	movs	r2, #0
 80077c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80077cc:	2300      	movs	r3, #0
 80077ce:	e000      	b.n	80077d2 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80077d0:	2302      	movs	r3, #2
  }
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	3718      	adds	r7, #24
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd80      	pop	{r7, pc}
 80077da:	bf00      	nop
 80077dc:	80002000 	.word	0x80002000
 80077e0:	fe00e800 	.word	0xfe00e800

080077e4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b088      	sub	sp, #32
 80077e8:	af02      	add	r7, sp, #8
 80077ea:	60f8      	str	r0, [r7, #12]
 80077ec:	607a      	str	r2, [r7, #4]
 80077ee:	461a      	mov	r2, r3
 80077f0:	460b      	mov	r3, r1
 80077f2:	817b      	strh	r3, [r7, #10]
 80077f4:	4613      	mov	r3, r2
 80077f6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077fe:	b2db      	uxtb	r3, r3
 8007800:	2b20      	cmp	r3, #32
 8007802:	f040 80db 	bne.w	80079bc <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800780c:	2b01      	cmp	r3, #1
 800780e:	d101      	bne.n	8007814 <HAL_I2C_Master_Receive+0x30>
 8007810:	2302      	movs	r3, #2
 8007812:	e0d4      	b.n	80079be <HAL_I2C_Master_Receive+0x1da>
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	2201      	movs	r2, #1
 8007818:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800781c:	f7fd f966 	bl	8004aec <HAL_GetTick>
 8007820:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	9300      	str	r3, [sp, #0]
 8007826:	2319      	movs	r3, #25
 8007828:	2201      	movs	r2, #1
 800782a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800782e:	68f8      	ldr	r0, [r7, #12]
 8007830:	f000 fa5a 	bl	8007ce8 <I2C_WaitOnFlagUntilTimeout>
 8007834:	4603      	mov	r3, r0
 8007836:	2b00      	cmp	r3, #0
 8007838:	d001      	beq.n	800783e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800783a:	2301      	movs	r3, #1
 800783c:	e0bf      	b.n	80079be <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2222      	movs	r2, #34	@ 0x22
 8007842:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	2210      	movs	r2, #16
 800784a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	2200      	movs	r2, #0
 8007852:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	687a      	ldr	r2, [r7, #4]
 8007858:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	893a      	ldrh	r2, [r7, #8]
 800785e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2200      	movs	r2, #0
 8007864:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800786a:	b29b      	uxth	r3, r3
 800786c:	2bff      	cmp	r3, #255	@ 0xff
 800786e:	d90e      	bls.n	800788e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	22ff      	movs	r2, #255	@ 0xff
 8007874:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800787a:	b2da      	uxtb	r2, r3
 800787c:	8979      	ldrh	r1, [r7, #10]
 800787e:	4b52      	ldr	r3, [pc, #328]	@ (80079c8 <HAL_I2C_Master_Receive+0x1e4>)
 8007880:	9300      	str	r3, [sp, #0]
 8007882:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007886:	68f8      	ldr	r0, [r7, #12]
 8007888:	f000 fc7e 	bl	8008188 <I2C_TransferConfig>
 800788c:	e06d      	b.n	800796a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007892:	b29a      	uxth	r2, r3
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800789c:	b2da      	uxtb	r2, r3
 800789e:	8979      	ldrh	r1, [r7, #10]
 80078a0:	4b49      	ldr	r3, [pc, #292]	@ (80079c8 <HAL_I2C_Master_Receive+0x1e4>)
 80078a2:	9300      	str	r3, [sp, #0]
 80078a4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80078a8:	68f8      	ldr	r0, [r7, #12]
 80078aa:	f000 fc6d 	bl	8008188 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80078ae:	e05c      	b.n	800796a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80078b0:	697a      	ldr	r2, [r7, #20]
 80078b2:	6a39      	ldr	r1, [r7, #32]
 80078b4:	68f8      	ldr	r0, [r7, #12]
 80078b6:	f000 fafb 	bl	8007eb0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80078ba:	4603      	mov	r3, r0
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d001      	beq.n	80078c4 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80078c0:	2301      	movs	r3, #1
 80078c2:	e07c      	b.n	80079be <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078ce:	b2d2      	uxtb	r2, r2
 80078d0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078d6:	1c5a      	adds	r2, r3, #1
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078e0:	3b01      	subs	r3, #1
 80078e2:	b29a      	uxth	r2, r3
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078ec:	b29b      	uxth	r3, r3
 80078ee:	3b01      	subs	r3, #1
 80078f0:	b29a      	uxth	r2, r3
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078fa:	b29b      	uxth	r3, r3
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d034      	beq.n	800796a <HAL_I2C_Master_Receive+0x186>
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007904:	2b00      	cmp	r3, #0
 8007906:	d130      	bne.n	800796a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	9300      	str	r3, [sp, #0]
 800790c:	6a3b      	ldr	r3, [r7, #32]
 800790e:	2200      	movs	r2, #0
 8007910:	2180      	movs	r1, #128	@ 0x80
 8007912:	68f8      	ldr	r0, [r7, #12]
 8007914:	f000 f9e8 	bl	8007ce8 <I2C_WaitOnFlagUntilTimeout>
 8007918:	4603      	mov	r3, r0
 800791a:	2b00      	cmp	r3, #0
 800791c:	d001      	beq.n	8007922 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800791e:	2301      	movs	r3, #1
 8007920:	e04d      	b.n	80079be <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007926:	b29b      	uxth	r3, r3
 8007928:	2bff      	cmp	r3, #255	@ 0xff
 800792a:	d90e      	bls.n	800794a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	22ff      	movs	r2, #255	@ 0xff
 8007930:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007936:	b2da      	uxtb	r2, r3
 8007938:	8979      	ldrh	r1, [r7, #10]
 800793a:	2300      	movs	r3, #0
 800793c:	9300      	str	r3, [sp, #0]
 800793e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007942:	68f8      	ldr	r0, [r7, #12]
 8007944:	f000 fc20 	bl	8008188 <I2C_TransferConfig>
 8007948:	e00f      	b.n	800796a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800794e:	b29a      	uxth	r2, r3
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007958:	b2da      	uxtb	r2, r3
 800795a:	8979      	ldrh	r1, [r7, #10]
 800795c:	2300      	movs	r3, #0
 800795e:	9300      	str	r3, [sp, #0]
 8007960:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007964:	68f8      	ldr	r0, [r7, #12]
 8007966:	f000 fc0f 	bl	8008188 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800796e:	b29b      	uxth	r3, r3
 8007970:	2b00      	cmp	r3, #0
 8007972:	d19d      	bne.n	80078b0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007974:	697a      	ldr	r2, [r7, #20]
 8007976:	6a39      	ldr	r1, [r7, #32]
 8007978:	68f8      	ldr	r0, [r7, #12]
 800797a:	f000 fa55 	bl	8007e28 <I2C_WaitOnSTOPFlagUntilTimeout>
 800797e:	4603      	mov	r3, r0
 8007980:	2b00      	cmp	r3, #0
 8007982:	d001      	beq.n	8007988 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8007984:	2301      	movs	r3, #1
 8007986:	e01a      	b.n	80079be <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	2220      	movs	r2, #32
 800798e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	6859      	ldr	r1, [r3, #4]
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681a      	ldr	r2, [r3, #0]
 800799a:	4b0c      	ldr	r3, [pc, #48]	@ (80079cc <HAL_I2C_Master_Receive+0x1e8>)
 800799c:	400b      	ands	r3, r1
 800799e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2220      	movs	r2, #32
 80079a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	2200      	movs	r2, #0
 80079ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2200      	movs	r2, #0
 80079b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80079b8:	2300      	movs	r3, #0
 80079ba:	e000      	b.n	80079be <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80079bc:	2302      	movs	r3, #2
  }
}
 80079be:	4618      	mov	r0, r3
 80079c0:	3718      	adds	r7, #24
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bd80      	pop	{r7, pc}
 80079c6:	bf00      	nop
 80079c8:	80002400 	.word	0x80002400
 80079cc:	fe00e800 	.word	0xfe00e800

080079d0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b088      	sub	sp, #32
 80079d4:	af02      	add	r7, sp, #8
 80079d6:	60f8      	str	r0, [r7, #12]
 80079d8:	4608      	mov	r0, r1
 80079da:	4611      	mov	r1, r2
 80079dc:	461a      	mov	r2, r3
 80079de:	4603      	mov	r3, r0
 80079e0:	817b      	strh	r3, [r7, #10]
 80079e2:	460b      	mov	r3, r1
 80079e4:	813b      	strh	r3, [r7, #8]
 80079e6:	4613      	mov	r3, r2
 80079e8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079f0:	b2db      	uxtb	r3, r3
 80079f2:	2b20      	cmp	r3, #32
 80079f4:	f040 80f9 	bne.w	8007bea <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80079f8:	6a3b      	ldr	r3, [r7, #32]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d002      	beq.n	8007a04 <HAL_I2C_Mem_Write+0x34>
 80079fe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d105      	bne.n	8007a10 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007a0a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	e0ed      	b.n	8007bec <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007a16:	2b01      	cmp	r3, #1
 8007a18:	d101      	bne.n	8007a1e <HAL_I2C_Mem_Write+0x4e>
 8007a1a:	2302      	movs	r3, #2
 8007a1c:	e0e6      	b.n	8007bec <HAL_I2C_Mem_Write+0x21c>
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2201      	movs	r2, #1
 8007a22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007a26:	f7fd f861 	bl	8004aec <HAL_GetTick>
 8007a2a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007a2c:	697b      	ldr	r3, [r7, #20]
 8007a2e:	9300      	str	r3, [sp, #0]
 8007a30:	2319      	movs	r3, #25
 8007a32:	2201      	movs	r2, #1
 8007a34:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007a38:	68f8      	ldr	r0, [r7, #12]
 8007a3a:	f000 f955 	bl	8007ce8 <I2C_WaitOnFlagUntilTimeout>
 8007a3e:	4603      	mov	r3, r0
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d001      	beq.n	8007a48 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007a44:	2301      	movs	r3, #1
 8007a46:	e0d1      	b.n	8007bec <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	2221      	movs	r2, #33	@ 0x21
 8007a4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	2240      	movs	r2, #64	@ 0x40
 8007a54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	6a3a      	ldr	r2, [r7, #32]
 8007a62:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007a68:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007a70:	88f8      	ldrh	r0, [r7, #6]
 8007a72:	893a      	ldrh	r2, [r7, #8]
 8007a74:	8979      	ldrh	r1, [r7, #10]
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	9301      	str	r3, [sp, #4]
 8007a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a7c:	9300      	str	r3, [sp, #0]
 8007a7e:	4603      	mov	r3, r0
 8007a80:	68f8      	ldr	r0, [r7, #12]
 8007a82:	f000 f8b9 	bl	8007bf8 <I2C_RequestMemoryWrite>
 8007a86:	4603      	mov	r3, r0
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d005      	beq.n	8007a98 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007a94:	2301      	movs	r3, #1
 8007a96:	e0a9      	b.n	8007bec <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a9c:	b29b      	uxth	r3, r3
 8007a9e:	2bff      	cmp	r3, #255	@ 0xff
 8007aa0:	d90e      	bls.n	8007ac0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	22ff      	movs	r2, #255	@ 0xff
 8007aa6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007aac:	b2da      	uxtb	r2, r3
 8007aae:	8979      	ldrh	r1, [r7, #10]
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	9300      	str	r3, [sp, #0]
 8007ab4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007ab8:	68f8      	ldr	r0, [r7, #12]
 8007aba:	f000 fb65 	bl	8008188 <I2C_TransferConfig>
 8007abe:	e00f      	b.n	8007ae0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ac4:	b29a      	uxth	r2, r3
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ace:	b2da      	uxtb	r2, r3
 8007ad0:	8979      	ldrh	r1, [r7, #10]
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	9300      	str	r3, [sp, #0]
 8007ad6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007ada:	68f8      	ldr	r0, [r7, #12]
 8007adc:	f000 fb54 	bl	8008188 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007ae0:	697a      	ldr	r2, [r7, #20]
 8007ae2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ae4:	68f8      	ldr	r0, [r7, #12]
 8007ae6:	f000 f958 	bl	8007d9a <I2C_WaitOnTXISFlagUntilTimeout>
 8007aea:	4603      	mov	r3, r0
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d001      	beq.n	8007af4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007af0:	2301      	movs	r3, #1
 8007af2:	e07b      	b.n	8007bec <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007af8:	781a      	ldrb	r2, [r3, #0]
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b04:	1c5a      	adds	r2, r3, #1
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	3b01      	subs	r3, #1
 8007b12:	b29a      	uxth	r2, r3
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b1c:	3b01      	subs	r3, #1
 8007b1e:	b29a      	uxth	r2, r3
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b28:	b29b      	uxth	r3, r3
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d034      	beq.n	8007b98 <HAL_I2C_Mem_Write+0x1c8>
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d130      	bne.n	8007b98 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007b36:	697b      	ldr	r3, [r7, #20]
 8007b38:	9300      	str	r3, [sp, #0]
 8007b3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	2180      	movs	r1, #128	@ 0x80
 8007b40:	68f8      	ldr	r0, [r7, #12]
 8007b42:	f000 f8d1 	bl	8007ce8 <I2C_WaitOnFlagUntilTimeout>
 8007b46:	4603      	mov	r3, r0
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d001      	beq.n	8007b50 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007b4c:	2301      	movs	r3, #1
 8007b4e:	e04d      	b.n	8007bec <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b54:	b29b      	uxth	r3, r3
 8007b56:	2bff      	cmp	r3, #255	@ 0xff
 8007b58:	d90e      	bls.n	8007b78 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	22ff      	movs	r2, #255	@ 0xff
 8007b5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b64:	b2da      	uxtb	r2, r3
 8007b66:	8979      	ldrh	r1, [r7, #10]
 8007b68:	2300      	movs	r3, #0
 8007b6a:	9300      	str	r3, [sp, #0]
 8007b6c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007b70:	68f8      	ldr	r0, [r7, #12]
 8007b72:	f000 fb09 	bl	8008188 <I2C_TransferConfig>
 8007b76:	e00f      	b.n	8007b98 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b7c:	b29a      	uxth	r2, r3
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b86:	b2da      	uxtb	r2, r3
 8007b88:	8979      	ldrh	r1, [r7, #10]
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	9300      	str	r3, [sp, #0]
 8007b8e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007b92:	68f8      	ldr	r0, [r7, #12]
 8007b94:	f000 faf8 	bl	8008188 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b9c:	b29b      	uxth	r3, r3
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d19e      	bne.n	8007ae0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007ba2:	697a      	ldr	r2, [r7, #20]
 8007ba4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ba6:	68f8      	ldr	r0, [r7, #12]
 8007ba8:	f000 f93e 	bl	8007e28 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007bac:	4603      	mov	r3, r0
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d001      	beq.n	8007bb6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	e01a      	b.n	8007bec <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	2220      	movs	r2, #32
 8007bbc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	6859      	ldr	r1, [r3, #4]
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	681a      	ldr	r2, [r3, #0]
 8007bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8007bf4 <HAL_I2C_Mem_Write+0x224>)
 8007bca:	400b      	ands	r3, r1
 8007bcc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	2220      	movs	r2, #32
 8007bd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	2200      	movs	r2, #0
 8007bda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2200      	movs	r2, #0
 8007be2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007be6:	2300      	movs	r3, #0
 8007be8:	e000      	b.n	8007bec <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007bea:	2302      	movs	r3, #2
  }
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3718      	adds	r7, #24
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}
 8007bf4:	fe00e800 	.word	0xfe00e800

08007bf8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b086      	sub	sp, #24
 8007bfc:	af02      	add	r7, sp, #8
 8007bfe:	60f8      	str	r0, [r7, #12]
 8007c00:	4608      	mov	r0, r1
 8007c02:	4611      	mov	r1, r2
 8007c04:	461a      	mov	r2, r3
 8007c06:	4603      	mov	r3, r0
 8007c08:	817b      	strh	r3, [r7, #10]
 8007c0a:	460b      	mov	r3, r1
 8007c0c:	813b      	strh	r3, [r7, #8]
 8007c0e:	4613      	mov	r3, r2
 8007c10:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007c12:	88fb      	ldrh	r3, [r7, #6]
 8007c14:	b2da      	uxtb	r2, r3
 8007c16:	8979      	ldrh	r1, [r7, #10]
 8007c18:	4b20      	ldr	r3, [pc, #128]	@ (8007c9c <I2C_RequestMemoryWrite+0xa4>)
 8007c1a:	9300      	str	r3, [sp, #0]
 8007c1c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007c20:	68f8      	ldr	r0, [r7, #12]
 8007c22:	f000 fab1 	bl	8008188 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c26:	69fa      	ldr	r2, [r7, #28]
 8007c28:	69b9      	ldr	r1, [r7, #24]
 8007c2a:	68f8      	ldr	r0, [r7, #12]
 8007c2c:	f000 f8b5 	bl	8007d9a <I2C_WaitOnTXISFlagUntilTimeout>
 8007c30:	4603      	mov	r3, r0
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d001      	beq.n	8007c3a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007c36:	2301      	movs	r3, #1
 8007c38:	e02c      	b.n	8007c94 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007c3a:	88fb      	ldrh	r3, [r7, #6]
 8007c3c:	2b01      	cmp	r3, #1
 8007c3e:	d105      	bne.n	8007c4c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007c40:	893b      	ldrh	r3, [r7, #8]
 8007c42:	b2da      	uxtb	r2, r3
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	629a      	str	r2, [r3, #40]	@ 0x28
 8007c4a:	e015      	b.n	8007c78 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007c4c:	893b      	ldrh	r3, [r7, #8]
 8007c4e:	0a1b      	lsrs	r3, r3, #8
 8007c50:	b29b      	uxth	r3, r3
 8007c52:	b2da      	uxtb	r2, r3
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c5a:	69fa      	ldr	r2, [r7, #28]
 8007c5c:	69b9      	ldr	r1, [r7, #24]
 8007c5e:	68f8      	ldr	r0, [r7, #12]
 8007c60:	f000 f89b 	bl	8007d9a <I2C_WaitOnTXISFlagUntilTimeout>
 8007c64:	4603      	mov	r3, r0
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d001      	beq.n	8007c6e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	e012      	b.n	8007c94 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007c6e:	893b      	ldrh	r3, [r7, #8]
 8007c70:	b2da      	uxtb	r2, r3
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007c78:	69fb      	ldr	r3, [r7, #28]
 8007c7a:	9300      	str	r3, [sp, #0]
 8007c7c:	69bb      	ldr	r3, [r7, #24]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	2180      	movs	r1, #128	@ 0x80
 8007c82:	68f8      	ldr	r0, [r7, #12]
 8007c84:	f000 f830 	bl	8007ce8 <I2C_WaitOnFlagUntilTimeout>
 8007c88:	4603      	mov	r3, r0
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d001      	beq.n	8007c92 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007c8e:	2301      	movs	r3, #1
 8007c90:	e000      	b.n	8007c94 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007c92:	2300      	movs	r3, #0
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	3710      	adds	r7, #16
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd80      	pop	{r7, pc}
 8007c9c:	80002000 	.word	0x80002000

08007ca0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007ca0:	b480      	push	{r7}
 8007ca2:	b083      	sub	sp, #12
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	699b      	ldr	r3, [r3, #24]
 8007cae:	f003 0302 	and.w	r3, r3, #2
 8007cb2:	2b02      	cmp	r3, #2
 8007cb4:	d103      	bne.n	8007cbe <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	699b      	ldr	r3, [r3, #24]
 8007cc4:	f003 0301 	and.w	r3, r3, #1
 8007cc8:	2b01      	cmp	r3, #1
 8007cca:	d007      	beq.n	8007cdc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	699a      	ldr	r2, [r3, #24]
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f042 0201 	orr.w	r2, r2, #1
 8007cda:	619a      	str	r2, [r3, #24]
  }
}
 8007cdc:	bf00      	nop
 8007cde:	370c      	adds	r7, #12
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr

08007ce8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b084      	sub	sp, #16
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	60f8      	str	r0, [r7, #12]
 8007cf0:	60b9      	str	r1, [r7, #8]
 8007cf2:	603b      	str	r3, [r7, #0]
 8007cf4:	4613      	mov	r3, r2
 8007cf6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007cf8:	e03b      	b.n	8007d72 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007cfa:	69ba      	ldr	r2, [r7, #24]
 8007cfc:	6839      	ldr	r1, [r7, #0]
 8007cfe:	68f8      	ldr	r0, [r7, #12]
 8007d00:	f000 f962 	bl	8007fc8 <I2C_IsErrorOccurred>
 8007d04:	4603      	mov	r3, r0
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d001      	beq.n	8007d0e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	e041      	b.n	8007d92 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d14:	d02d      	beq.n	8007d72 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d16:	f7fc fee9 	bl	8004aec <HAL_GetTick>
 8007d1a:	4602      	mov	r2, r0
 8007d1c:	69bb      	ldr	r3, [r7, #24]
 8007d1e:	1ad3      	subs	r3, r2, r3
 8007d20:	683a      	ldr	r2, [r7, #0]
 8007d22:	429a      	cmp	r2, r3
 8007d24:	d302      	bcc.n	8007d2c <I2C_WaitOnFlagUntilTimeout+0x44>
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d122      	bne.n	8007d72 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	699a      	ldr	r2, [r3, #24]
 8007d32:	68bb      	ldr	r3, [r7, #8]
 8007d34:	4013      	ands	r3, r2
 8007d36:	68ba      	ldr	r2, [r7, #8]
 8007d38:	429a      	cmp	r2, r3
 8007d3a:	bf0c      	ite	eq
 8007d3c:	2301      	moveq	r3, #1
 8007d3e:	2300      	movne	r3, #0
 8007d40:	b2db      	uxtb	r3, r3
 8007d42:	461a      	mov	r2, r3
 8007d44:	79fb      	ldrb	r3, [r7, #7]
 8007d46:	429a      	cmp	r2, r3
 8007d48:	d113      	bne.n	8007d72 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d4e:	f043 0220 	orr.w	r2, r3, #32
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	2220      	movs	r2, #32
 8007d5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	2200      	movs	r2, #0
 8007d62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	2200      	movs	r2, #0
 8007d6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8007d6e:	2301      	movs	r3, #1
 8007d70:	e00f      	b.n	8007d92 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	699a      	ldr	r2, [r3, #24]
 8007d78:	68bb      	ldr	r3, [r7, #8]
 8007d7a:	4013      	ands	r3, r2
 8007d7c:	68ba      	ldr	r2, [r7, #8]
 8007d7e:	429a      	cmp	r2, r3
 8007d80:	bf0c      	ite	eq
 8007d82:	2301      	moveq	r3, #1
 8007d84:	2300      	movne	r3, #0
 8007d86:	b2db      	uxtb	r3, r3
 8007d88:	461a      	mov	r2, r3
 8007d8a:	79fb      	ldrb	r3, [r7, #7]
 8007d8c:	429a      	cmp	r2, r3
 8007d8e:	d0b4      	beq.n	8007cfa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d90:	2300      	movs	r3, #0
}
 8007d92:	4618      	mov	r0, r3
 8007d94:	3710      	adds	r7, #16
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bd80      	pop	{r7, pc}

08007d9a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007d9a:	b580      	push	{r7, lr}
 8007d9c:	b084      	sub	sp, #16
 8007d9e:	af00      	add	r7, sp, #0
 8007da0:	60f8      	str	r0, [r7, #12]
 8007da2:	60b9      	str	r1, [r7, #8]
 8007da4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007da6:	e033      	b.n	8007e10 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007da8:	687a      	ldr	r2, [r7, #4]
 8007daa:	68b9      	ldr	r1, [r7, #8]
 8007dac:	68f8      	ldr	r0, [r7, #12]
 8007dae:	f000 f90b 	bl	8007fc8 <I2C_IsErrorOccurred>
 8007db2:	4603      	mov	r3, r0
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d001      	beq.n	8007dbc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007db8:	2301      	movs	r3, #1
 8007dba:	e031      	b.n	8007e20 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dc2:	d025      	beq.n	8007e10 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007dc4:	f7fc fe92 	bl	8004aec <HAL_GetTick>
 8007dc8:	4602      	mov	r2, r0
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	1ad3      	subs	r3, r2, r3
 8007dce:	68ba      	ldr	r2, [r7, #8]
 8007dd0:	429a      	cmp	r2, r3
 8007dd2:	d302      	bcc.n	8007dda <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d11a      	bne.n	8007e10 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	699b      	ldr	r3, [r3, #24]
 8007de0:	f003 0302 	and.w	r3, r3, #2
 8007de4:	2b02      	cmp	r3, #2
 8007de6:	d013      	beq.n	8007e10 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dec:	f043 0220 	orr.w	r2, r3, #32
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	2220      	movs	r2, #32
 8007df8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	2200      	movs	r2, #0
 8007e00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	2200      	movs	r2, #0
 8007e08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	e007      	b.n	8007e20 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	699b      	ldr	r3, [r3, #24]
 8007e16:	f003 0302 	and.w	r3, r3, #2
 8007e1a:	2b02      	cmp	r3, #2
 8007e1c:	d1c4      	bne.n	8007da8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007e1e:	2300      	movs	r3, #0
}
 8007e20:	4618      	mov	r0, r3
 8007e22:	3710      	adds	r7, #16
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}

08007e28 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b084      	sub	sp, #16
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	60f8      	str	r0, [r7, #12]
 8007e30:	60b9      	str	r1, [r7, #8]
 8007e32:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007e34:	e02f      	b.n	8007e96 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e36:	687a      	ldr	r2, [r7, #4]
 8007e38:	68b9      	ldr	r1, [r7, #8]
 8007e3a:	68f8      	ldr	r0, [r7, #12]
 8007e3c:	f000 f8c4 	bl	8007fc8 <I2C_IsErrorOccurred>
 8007e40:	4603      	mov	r3, r0
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d001      	beq.n	8007e4a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007e46:	2301      	movs	r3, #1
 8007e48:	e02d      	b.n	8007ea6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e4a:	f7fc fe4f 	bl	8004aec <HAL_GetTick>
 8007e4e:	4602      	mov	r2, r0
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	1ad3      	subs	r3, r2, r3
 8007e54:	68ba      	ldr	r2, [r7, #8]
 8007e56:	429a      	cmp	r2, r3
 8007e58:	d302      	bcc.n	8007e60 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d11a      	bne.n	8007e96 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	699b      	ldr	r3, [r3, #24]
 8007e66:	f003 0320 	and.w	r3, r3, #32
 8007e6a:	2b20      	cmp	r3, #32
 8007e6c:	d013      	beq.n	8007e96 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e72:	f043 0220 	orr.w	r2, r3, #32
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	2220      	movs	r2, #32
 8007e7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	2200      	movs	r2, #0
 8007e86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007e92:	2301      	movs	r3, #1
 8007e94:	e007      	b.n	8007ea6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	699b      	ldr	r3, [r3, #24]
 8007e9c:	f003 0320 	and.w	r3, r3, #32
 8007ea0:	2b20      	cmp	r3, #32
 8007ea2:	d1c8      	bne.n	8007e36 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007ea4:	2300      	movs	r3, #0
}
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	3710      	adds	r7, #16
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	bd80      	pop	{r7, pc}
	...

08007eb0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b086      	sub	sp, #24
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	60f8      	str	r0, [r7, #12]
 8007eb8:	60b9      	str	r1, [r7, #8]
 8007eba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8007ec0:	e071      	b.n	8007fa6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ec2:	687a      	ldr	r2, [r7, #4]
 8007ec4:	68b9      	ldr	r1, [r7, #8]
 8007ec6:	68f8      	ldr	r0, [r7, #12]
 8007ec8:	f000 f87e 	bl	8007fc8 <I2C_IsErrorOccurred>
 8007ecc:	4603      	mov	r3, r0
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d001      	beq.n	8007ed6 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	699b      	ldr	r3, [r3, #24]
 8007edc:	f003 0320 	and.w	r3, r3, #32
 8007ee0:	2b20      	cmp	r3, #32
 8007ee2:	d13b      	bne.n	8007f5c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8007ee4:	7dfb      	ldrb	r3, [r7, #23]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d138      	bne.n	8007f5c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	699b      	ldr	r3, [r3, #24]
 8007ef0:	f003 0304 	and.w	r3, r3, #4
 8007ef4:	2b04      	cmp	r3, #4
 8007ef6:	d105      	bne.n	8007f04 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d001      	beq.n	8007f04 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8007f00:	2300      	movs	r3, #0
 8007f02:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	699b      	ldr	r3, [r3, #24]
 8007f0a:	f003 0310 	and.w	r3, r3, #16
 8007f0e:	2b10      	cmp	r3, #16
 8007f10:	d121      	bne.n	8007f56 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	2210      	movs	r2, #16
 8007f18:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	2204      	movs	r2, #4
 8007f1e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	2220      	movs	r2, #32
 8007f26:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	6859      	ldr	r1, [r3, #4]
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681a      	ldr	r2, [r3, #0]
 8007f32:	4b24      	ldr	r3, [pc, #144]	@ (8007fc4 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8007f34:	400b      	ands	r3, r1
 8007f36:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	2220      	movs	r2, #32
 8007f3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	2200      	movs	r2, #0
 8007f44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8007f50:	2301      	movs	r3, #1
 8007f52:	75fb      	strb	r3, [r7, #23]
 8007f54:	e002      	b.n	8007f5c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8007f5c:	f7fc fdc6 	bl	8004aec <HAL_GetTick>
 8007f60:	4602      	mov	r2, r0
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	1ad3      	subs	r3, r2, r3
 8007f66:	68ba      	ldr	r2, [r7, #8]
 8007f68:	429a      	cmp	r2, r3
 8007f6a:	d302      	bcc.n	8007f72 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d119      	bne.n	8007fa6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8007f72:	7dfb      	ldrb	r3, [r7, #23]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d116      	bne.n	8007fa6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	699b      	ldr	r3, [r3, #24]
 8007f7e:	f003 0304 	and.w	r3, r3, #4
 8007f82:	2b04      	cmp	r3, #4
 8007f84:	d00f      	beq.n	8007fa6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f8a:	f043 0220 	orr.w	r2, r3, #32
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	2220      	movs	r2, #32
 8007f96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	699b      	ldr	r3, [r3, #24]
 8007fac:	f003 0304 	and.w	r3, r3, #4
 8007fb0:	2b04      	cmp	r3, #4
 8007fb2:	d002      	beq.n	8007fba <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8007fb4:	7dfb      	ldrb	r3, [r7, #23]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d083      	beq.n	8007ec2 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8007fba:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	3718      	adds	r7, #24
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bd80      	pop	{r7, pc}
 8007fc4:	fe00e800 	.word	0xfe00e800

08007fc8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b08a      	sub	sp, #40	@ 0x28
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	60f8      	str	r0, [r7, #12]
 8007fd0:	60b9      	str	r1, [r7, #8]
 8007fd2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	699b      	ldr	r3, [r3, #24]
 8007fe0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007fea:	69bb      	ldr	r3, [r7, #24]
 8007fec:	f003 0310 	and.w	r3, r3, #16
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d068      	beq.n	80080c6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	2210      	movs	r2, #16
 8007ffa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007ffc:	e049      	b.n	8008092 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008004:	d045      	beq.n	8008092 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008006:	f7fc fd71 	bl	8004aec <HAL_GetTick>
 800800a:	4602      	mov	r2, r0
 800800c:	69fb      	ldr	r3, [r7, #28]
 800800e:	1ad3      	subs	r3, r2, r3
 8008010:	68ba      	ldr	r2, [r7, #8]
 8008012:	429a      	cmp	r2, r3
 8008014:	d302      	bcc.n	800801c <I2C_IsErrorOccurred+0x54>
 8008016:	68bb      	ldr	r3, [r7, #8]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d13a      	bne.n	8008092 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	685b      	ldr	r3, [r3, #4]
 8008022:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008026:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800802e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	699b      	ldr	r3, [r3, #24]
 8008036:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800803a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800803e:	d121      	bne.n	8008084 <I2C_IsErrorOccurred+0xbc>
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008046:	d01d      	beq.n	8008084 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8008048:	7cfb      	ldrb	r3, [r7, #19]
 800804a:	2b20      	cmp	r3, #32
 800804c:	d01a      	beq.n	8008084 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	685a      	ldr	r2, [r3, #4]
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800805c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800805e:	f7fc fd45 	bl	8004aec <HAL_GetTick>
 8008062:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008064:	e00e      	b.n	8008084 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8008066:	f7fc fd41 	bl	8004aec <HAL_GetTick>
 800806a:	4602      	mov	r2, r0
 800806c:	69fb      	ldr	r3, [r7, #28]
 800806e:	1ad3      	subs	r3, r2, r3
 8008070:	2b19      	cmp	r3, #25
 8008072:	d907      	bls.n	8008084 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8008074:	6a3b      	ldr	r3, [r7, #32]
 8008076:	f043 0320 	orr.w	r3, r3, #32
 800807a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800807c:	2301      	movs	r3, #1
 800807e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8008082:	e006      	b.n	8008092 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	699b      	ldr	r3, [r3, #24]
 800808a:	f003 0320 	and.w	r3, r3, #32
 800808e:	2b20      	cmp	r3, #32
 8008090:	d1e9      	bne.n	8008066 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	699b      	ldr	r3, [r3, #24]
 8008098:	f003 0320 	and.w	r3, r3, #32
 800809c:	2b20      	cmp	r3, #32
 800809e:	d003      	beq.n	80080a8 <I2C_IsErrorOccurred+0xe0>
 80080a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d0aa      	beq.n	8007ffe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80080a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d103      	bne.n	80080b8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	2220      	movs	r2, #32
 80080b6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80080b8:	6a3b      	ldr	r3, [r7, #32]
 80080ba:	f043 0304 	orr.w	r3, r3, #4
 80080be:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80080c0:	2301      	movs	r3, #1
 80080c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	699b      	ldr	r3, [r3, #24]
 80080cc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80080ce:	69bb      	ldr	r3, [r7, #24]
 80080d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d00b      	beq.n	80080f0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80080d8:	6a3b      	ldr	r3, [r7, #32]
 80080da:	f043 0301 	orr.w	r3, r3, #1
 80080de:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80080e8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80080ea:	2301      	movs	r3, #1
 80080ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80080f0:	69bb      	ldr	r3, [r7, #24]
 80080f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d00b      	beq.n	8008112 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80080fa:	6a3b      	ldr	r3, [r7, #32]
 80080fc:	f043 0308 	orr.w	r3, r3, #8
 8008100:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800810a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800810c:	2301      	movs	r3, #1
 800810e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008112:	69bb      	ldr	r3, [r7, #24]
 8008114:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008118:	2b00      	cmp	r3, #0
 800811a:	d00b      	beq.n	8008134 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800811c:	6a3b      	ldr	r3, [r7, #32]
 800811e:	f043 0302 	orr.w	r3, r3, #2
 8008122:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800812c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800812e:	2301      	movs	r3, #1
 8008130:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8008134:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008138:	2b00      	cmp	r3, #0
 800813a:	d01c      	beq.n	8008176 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800813c:	68f8      	ldr	r0, [r7, #12]
 800813e:	f7ff fdaf 	bl	8007ca0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	6859      	ldr	r1, [r3, #4]
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681a      	ldr	r2, [r3, #0]
 800814c:	4b0d      	ldr	r3, [pc, #52]	@ (8008184 <I2C_IsErrorOccurred+0x1bc>)
 800814e:	400b      	ands	r3, r1
 8008150:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008156:	6a3b      	ldr	r3, [r7, #32]
 8008158:	431a      	orrs	r2, r3
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	2220      	movs	r2, #32
 8008162:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	2200      	movs	r2, #0
 800816a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	2200      	movs	r2, #0
 8008172:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8008176:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800817a:	4618      	mov	r0, r3
 800817c:	3728      	adds	r7, #40	@ 0x28
 800817e:	46bd      	mov	sp, r7
 8008180:	bd80      	pop	{r7, pc}
 8008182:	bf00      	nop
 8008184:	fe00e800 	.word	0xfe00e800

08008188 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008188:	b480      	push	{r7}
 800818a:	b087      	sub	sp, #28
 800818c:	af00      	add	r7, sp, #0
 800818e:	60f8      	str	r0, [r7, #12]
 8008190:	607b      	str	r3, [r7, #4]
 8008192:	460b      	mov	r3, r1
 8008194:	817b      	strh	r3, [r7, #10]
 8008196:	4613      	mov	r3, r2
 8008198:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800819a:	897b      	ldrh	r3, [r7, #10]
 800819c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80081a0:	7a7b      	ldrb	r3, [r7, #9]
 80081a2:	041b      	lsls	r3, r3, #16
 80081a4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80081a8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80081ae:	6a3b      	ldr	r3, [r7, #32]
 80081b0:	4313      	orrs	r3, r2
 80081b2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80081b6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	685a      	ldr	r2, [r3, #4]
 80081be:	6a3b      	ldr	r3, [r7, #32]
 80081c0:	0d5b      	lsrs	r3, r3, #21
 80081c2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80081c6:	4b08      	ldr	r3, [pc, #32]	@ (80081e8 <I2C_TransferConfig+0x60>)
 80081c8:	430b      	orrs	r3, r1
 80081ca:	43db      	mvns	r3, r3
 80081cc:	ea02 0103 	and.w	r1, r2, r3
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	697a      	ldr	r2, [r7, #20]
 80081d6:	430a      	orrs	r2, r1
 80081d8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80081da:	bf00      	nop
 80081dc:	371c      	adds	r7, #28
 80081de:	46bd      	mov	sp, r7
 80081e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e4:	4770      	bx	lr
 80081e6:	bf00      	nop
 80081e8:	03ff63ff 	.word	0x03ff63ff

080081ec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80081ec:	b480      	push	{r7}
 80081ee:	b083      	sub	sp, #12
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
 80081f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081fc:	b2db      	uxtb	r3, r3
 80081fe:	2b20      	cmp	r3, #32
 8008200:	d138      	bne.n	8008274 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008208:	2b01      	cmp	r3, #1
 800820a:	d101      	bne.n	8008210 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800820c:	2302      	movs	r3, #2
 800820e:	e032      	b.n	8008276 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2201      	movs	r2, #1
 8008214:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2224      	movs	r2, #36	@ 0x24
 800821c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	681a      	ldr	r2, [r3, #0]
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f022 0201 	bic.w	r2, r2, #1
 800822e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	681a      	ldr	r2, [r3, #0]
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800823e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	6819      	ldr	r1, [r3, #0]
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	683a      	ldr	r2, [r7, #0]
 800824c:	430a      	orrs	r2, r1
 800824e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	681a      	ldr	r2, [r3, #0]
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f042 0201 	orr.w	r2, r2, #1
 800825e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2220      	movs	r2, #32
 8008264:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2200      	movs	r2, #0
 800826c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008270:	2300      	movs	r3, #0
 8008272:	e000      	b.n	8008276 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008274:	2302      	movs	r3, #2
  }
}
 8008276:	4618      	mov	r0, r3
 8008278:	370c      	adds	r7, #12
 800827a:	46bd      	mov	sp, r7
 800827c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008280:	4770      	bx	lr

08008282 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008282:	b480      	push	{r7}
 8008284:	b085      	sub	sp, #20
 8008286:	af00      	add	r7, sp, #0
 8008288:	6078      	str	r0, [r7, #4]
 800828a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008292:	b2db      	uxtb	r3, r3
 8008294:	2b20      	cmp	r3, #32
 8008296:	d139      	bne.n	800830c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800829e:	2b01      	cmp	r3, #1
 80082a0:	d101      	bne.n	80082a6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80082a2:	2302      	movs	r3, #2
 80082a4:	e033      	b.n	800830e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2201      	movs	r2, #1
 80082aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2224      	movs	r2, #36	@ 0x24
 80082b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	681a      	ldr	r2, [r3, #0]
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f022 0201 	bic.w	r2, r2, #1
 80082c4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80082d4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	021b      	lsls	r3, r3, #8
 80082da:	68fa      	ldr	r2, [r7, #12]
 80082dc:	4313      	orrs	r3, r2
 80082de:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	68fa      	ldr	r2, [r7, #12]
 80082e6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	681a      	ldr	r2, [r3, #0]
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f042 0201 	orr.w	r2, r2, #1
 80082f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2220      	movs	r2, #32
 80082fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2200      	movs	r2, #0
 8008304:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008308:	2300      	movs	r3, #0
 800830a:	e000      	b.n	800830e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800830c:	2302      	movs	r3, #2
  }
}
 800830e:	4618      	mov	r0, r3
 8008310:	3714      	adds	r7, #20
 8008312:	46bd      	mov	sp, r7
 8008314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008318:	4770      	bx	lr

0800831a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800831a:	b580      	push	{r7, lr}
 800831c:	b084      	sub	sp, #16
 800831e:	af00      	add	r7, sp, #0
 8008320:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d101      	bne.n	800832c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008328:	2301      	movs	r3, #1
 800832a:	e0c0      	b.n	80084ae <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8008332:	b2db      	uxtb	r3, r3
 8008334:	2b00      	cmp	r3, #0
 8008336:	d106      	bne.n	8008346 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2200      	movs	r2, #0
 800833c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008340:	6878      	ldr	r0, [r7, #4]
 8008342:	f008 f827 	bl	8010394 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2203      	movs	r2, #3
 800834a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	4618      	mov	r0, r3
 8008354:	f004 fa87 	bl	800c866 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008358:	2300      	movs	r3, #0
 800835a:	73fb      	strb	r3, [r7, #15]
 800835c:	e03e      	b.n	80083dc <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800835e:	7bfa      	ldrb	r2, [r7, #15]
 8008360:	6879      	ldr	r1, [r7, #4]
 8008362:	4613      	mov	r3, r2
 8008364:	009b      	lsls	r3, r3, #2
 8008366:	4413      	add	r3, r2
 8008368:	00db      	lsls	r3, r3, #3
 800836a:	440b      	add	r3, r1
 800836c:	3311      	adds	r3, #17
 800836e:	2201      	movs	r2, #1
 8008370:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008372:	7bfa      	ldrb	r2, [r7, #15]
 8008374:	6879      	ldr	r1, [r7, #4]
 8008376:	4613      	mov	r3, r2
 8008378:	009b      	lsls	r3, r3, #2
 800837a:	4413      	add	r3, r2
 800837c:	00db      	lsls	r3, r3, #3
 800837e:	440b      	add	r3, r1
 8008380:	3310      	adds	r3, #16
 8008382:	7bfa      	ldrb	r2, [r7, #15]
 8008384:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008386:	7bfa      	ldrb	r2, [r7, #15]
 8008388:	6879      	ldr	r1, [r7, #4]
 800838a:	4613      	mov	r3, r2
 800838c:	009b      	lsls	r3, r3, #2
 800838e:	4413      	add	r3, r2
 8008390:	00db      	lsls	r3, r3, #3
 8008392:	440b      	add	r3, r1
 8008394:	3313      	adds	r3, #19
 8008396:	2200      	movs	r2, #0
 8008398:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800839a:	7bfa      	ldrb	r2, [r7, #15]
 800839c:	6879      	ldr	r1, [r7, #4]
 800839e:	4613      	mov	r3, r2
 80083a0:	009b      	lsls	r3, r3, #2
 80083a2:	4413      	add	r3, r2
 80083a4:	00db      	lsls	r3, r3, #3
 80083a6:	440b      	add	r3, r1
 80083a8:	3320      	adds	r3, #32
 80083aa:	2200      	movs	r2, #0
 80083ac:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80083ae:	7bfa      	ldrb	r2, [r7, #15]
 80083b0:	6879      	ldr	r1, [r7, #4]
 80083b2:	4613      	mov	r3, r2
 80083b4:	009b      	lsls	r3, r3, #2
 80083b6:	4413      	add	r3, r2
 80083b8:	00db      	lsls	r3, r3, #3
 80083ba:	440b      	add	r3, r1
 80083bc:	3324      	adds	r3, #36	@ 0x24
 80083be:	2200      	movs	r2, #0
 80083c0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80083c2:	7bfb      	ldrb	r3, [r7, #15]
 80083c4:	6879      	ldr	r1, [r7, #4]
 80083c6:	1c5a      	adds	r2, r3, #1
 80083c8:	4613      	mov	r3, r2
 80083ca:	009b      	lsls	r3, r3, #2
 80083cc:	4413      	add	r3, r2
 80083ce:	00db      	lsls	r3, r3, #3
 80083d0:	440b      	add	r3, r1
 80083d2:	2200      	movs	r2, #0
 80083d4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80083d6:	7bfb      	ldrb	r3, [r7, #15]
 80083d8:	3301      	adds	r3, #1
 80083da:	73fb      	strb	r3, [r7, #15]
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	791b      	ldrb	r3, [r3, #4]
 80083e0:	7bfa      	ldrb	r2, [r7, #15]
 80083e2:	429a      	cmp	r2, r3
 80083e4:	d3bb      	bcc.n	800835e <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80083e6:	2300      	movs	r3, #0
 80083e8:	73fb      	strb	r3, [r7, #15]
 80083ea:	e044      	b.n	8008476 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80083ec:	7bfa      	ldrb	r2, [r7, #15]
 80083ee:	6879      	ldr	r1, [r7, #4]
 80083f0:	4613      	mov	r3, r2
 80083f2:	009b      	lsls	r3, r3, #2
 80083f4:	4413      	add	r3, r2
 80083f6:	00db      	lsls	r3, r3, #3
 80083f8:	440b      	add	r3, r1
 80083fa:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80083fe:	2200      	movs	r2, #0
 8008400:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008402:	7bfa      	ldrb	r2, [r7, #15]
 8008404:	6879      	ldr	r1, [r7, #4]
 8008406:	4613      	mov	r3, r2
 8008408:	009b      	lsls	r3, r3, #2
 800840a:	4413      	add	r3, r2
 800840c:	00db      	lsls	r3, r3, #3
 800840e:	440b      	add	r3, r1
 8008410:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008414:	7bfa      	ldrb	r2, [r7, #15]
 8008416:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008418:	7bfa      	ldrb	r2, [r7, #15]
 800841a:	6879      	ldr	r1, [r7, #4]
 800841c:	4613      	mov	r3, r2
 800841e:	009b      	lsls	r3, r3, #2
 8008420:	4413      	add	r3, r2
 8008422:	00db      	lsls	r3, r3, #3
 8008424:	440b      	add	r3, r1
 8008426:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800842a:	2200      	movs	r2, #0
 800842c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800842e:	7bfa      	ldrb	r2, [r7, #15]
 8008430:	6879      	ldr	r1, [r7, #4]
 8008432:	4613      	mov	r3, r2
 8008434:	009b      	lsls	r3, r3, #2
 8008436:	4413      	add	r3, r2
 8008438:	00db      	lsls	r3, r3, #3
 800843a:	440b      	add	r3, r1
 800843c:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8008440:	2200      	movs	r2, #0
 8008442:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008444:	7bfa      	ldrb	r2, [r7, #15]
 8008446:	6879      	ldr	r1, [r7, #4]
 8008448:	4613      	mov	r3, r2
 800844a:	009b      	lsls	r3, r3, #2
 800844c:	4413      	add	r3, r2
 800844e:	00db      	lsls	r3, r3, #3
 8008450:	440b      	add	r3, r1
 8008452:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008456:	2200      	movs	r2, #0
 8008458:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800845a:	7bfa      	ldrb	r2, [r7, #15]
 800845c:	6879      	ldr	r1, [r7, #4]
 800845e:	4613      	mov	r3, r2
 8008460:	009b      	lsls	r3, r3, #2
 8008462:	4413      	add	r3, r2
 8008464:	00db      	lsls	r3, r3, #3
 8008466:	440b      	add	r3, r1
 8008468:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800846c:	2200      	movs	r2, #0
 800846e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008470:	7bfb      	ldrb	r3, [r7, #15]
 8008472:	3301      	adds	r3, #1
 8008474:	73fb      	strb	r3, [r7, #15]
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	791b      	ldrb	r3, [r3, #4]
 800847a:	7bfa      	ldrb	r2, [r7, #15]
 800847c:	429a      	cmp	r2, r3
 800847e:	d3b5      	bcc.n	80083ec <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6818      	ldr	r0, [r3, #0]
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	3304      	adds	r3, #4
 8008488:	e893 0006 	ldmia.w	r3, {r1, r2}
 800848c:	f004 fa06 	bl	800c89c <USB_DevInit>

  hpcd->USB_Address = 0U;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2200      	movs	r2, #0
 8008494:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2201      	movs	r2, #1
 800849a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	7a9b      	ldrb	r3, [r3, #10]
 80084a2:	2b01      	cmp	r3, #1
 80084a4:	d102      	bne.n	80084ac <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80084a6:	6878      	ldr	r0, [r7, #4]
 80084a8:	f001 fc0e 	bl	8009cc8 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80084ac:	2300      	movs	r3, #0
}
 80084ae:	4618      	mov	r0, r3
 80084b0:	3710      	adds	r7, #16
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bd80      	pop	{r7, pc}

080084b6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80084b6:	b580      	push	{r7, lr}
 80084b8:	b082      	sub	sp, #8
 80084ba:	af00      	add	r7, sp, #0
 80084bc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80084c4:	2b01      	cmp	r3, #1
 80084c6:	d101      	bne.n	80084cc <HAL_PCD_Start+0x16>
 80084c8:	2302      	movs	r3, #2
 80084ca:	e012      	b.n	80084f2 <HAL_PCD_Start+0x3c>
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2201      	movs	r2, #1
 80084d0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	4618      	mov	r0, r3
 80084da:	f004 f9ad 	bl	800c838 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	4618      	mov	r0, r3
 80084e4:	f005 ff8a 	bl	800e3fc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2200      	movs	r2, #0
 80084ec:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80084f0:	2300      	movs	r3, #0
}
 80084f2:	4618      	mov	r0, r3
 80084f4:	3708      	adds	r7, #8
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}

080084fa <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80084fa:	b580      	push	{r7, lr}
 80084fc:	b084      	sub	sp, #16
 80084fe:	af00      	add	r7, sp, #0
 8008500:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	4618      	mov	r0, r3
 8008508:	f005 ff8f 	bl	800e42a <USB_ReadInterrupts>
 800850c:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008514:	2b00      	cmp	r3, #0
 8008516:	d003      	beq.n	8008520 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8008518:	6878      	ldr	r0, [r7, #4]
 800851a:	f000 fb06 	bl	8008b2a <PCD_EP_ISR_Handler>

    return;
 800851e:	e110      	b.n	8008742 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008526:	2b00      	cmp	r3, #0
 8008528:	d013      	beq.n	8008552 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008532:	b29a      	uxth	r2, r3
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800853c:	b292      	uxth	r2, r2
 800853e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f007 ffb7 	bl	80104b6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8008548:	2100      	movs	r1, #0
 800854a:	6878      	ldr	r0, [r7, #4]
 800854c:	f000 f8fc 	bl	8008748 <HAL_PCD_SetAddress>

    return;
 8008550:	e0f7      	b.n	8008742 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008558:	2b00      	cmp	r3, #0
 800855a:	d00c      	beq.n	8008576 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008564:	b29a      	uxth	r2, r3
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800856e:	b292      	uxth	r2, r2
 8008570:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8008574:	e0e5      	b.n	8008742 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800857c:	2b00      	cmp	r3, #0
 800857e:	d00c      	beq.n	800859a <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008588:	b29a      	uxth	r2, r3
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008592:	b292      	uxth	r2, r2
 8008594:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8008598:	e0d3      	b.n	8008742 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d034      	beq.n	800860e <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80085ac:	b29a      	uxth	r2, r3
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f022 0204 	bic.w	r2, r2, #4
 80085b6:	b292      	uxth	r2, r2
 80085b8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80085c4:	b29a      	uxth	r2, r3
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f022 0208 	bic.w	r2, r2, #8
 80085ce:	b292      	uxth	r2, r2
 80085d0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80085da:	2b01      	cmp	r3, #1
 80085dc:	d107      	bne.n	80085ee <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2200      	movs	r2, #0
 80085e2:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80085e6:	2100      	movs	r1, #0
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f008 f957 	bl	801089c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80085ee:	6878      	ldr	r0, [r7, #4]
 80085f0:	f007 ff9a 	bl	8010528 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80085fc:	b29a      	uxth	r2, r3
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008606:	b292      	uxth	r2, r2
 8008608:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800860c:	e099      	b.n	8008742 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008614:	2b00      	cmp	r3, #0
 8008616:	d027      	beq.n	8008668 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008620:	b29a      	uxth	r2, r3
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	f042 0208 	orr.w	r2, r2, #8
 800862a:	b292      	uxth	r2, r2
 800862c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008638:	b29a      	uxth	r2, r3
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008642:	b292      	uxth	r2, r2
 8008644:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008650:	b29a      	uxth	r2, r3
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	f042 0204 	orr.w	r2, r2, #4
 800865a:	b292      	uxth	r2, r2
 800865c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8008660:	6878      	ldr	r0, [r7, #4]
 8008662:	f007 ff47 	bl	80104f4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8008666:	e06c      	b.n	8008742 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800866e:	2b00      	cmp	r3, #0
 8008670:	d040      	beq.n	80086f4 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800867a:	b29a      	uxth	r2, r3
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008684:	b292      	uxth	r2, r2
 8008686:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8008690:	2b00      	cmp	r3, #0
 8008692:	d12b      	bne.n	80086ec <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800869c:	b29a      	uxth	r2, r3
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f042 0204 	orr.w	r2, r2, #4
 80086a6:	b292      	uxth	r2, r2
 80086a8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80086b4:	b29a      	uxth	r2, r3
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f042 0208 	orr.w	r2, r2, #8
 80086be:	b292      	uxth	r2, r2
 80086c0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2201      	movs	r2, #1
 80086c8:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80086d4:	b29b      	uxth	r3, r3
 80086d6:	089b      	lsrs	r3, r3, #2
 80086d8:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80086e2:	2101      	movs	r1, #1
 80086e4:	6878      	ldr	r0, [r7, #4]
 80086e6:	f008 f8d9 	bl	801089c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80086ea:	e02a      	b.n	8008742 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f007 ff01 	bl	80104f4 <HAL_PCD_SuspendCallback>
    return;
 80086f2:	e026      	b.n	8008742 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d00f      	beq.n	800871e <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008706:	b29a      	uxth	r2, r3
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008710:	b292      	uxth	r2, r2
 8008712:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8008716:	6878      	ldr	r0, [r7, #4]
 8008718:	f007 febf 	bl	801049a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800871c:	e011      	b.n	8008742 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008724:	2b00      	cmp	r3, #0
 8008726:	d00c      	beq.n	8008742 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008730:	b29a      	uxth	r2, r3
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800873a:	b292      	uxth	r2, r2
 800873c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8008740:	bf00      	nop
  }
}
 8008742:	3710      	adds	r7, #16
 8008744:	46bd      	mov	sp, r7
 8008746:	bd80      	pop	{r7, pc}

08008748 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b082      	sub	sp, #8
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
 8008750:	460b      	mov	r3, r1
 8008752:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800875a:	2b01      	cmp	r3, #1
 800875c:	d101      	bne.n	8008762 <HAL_PCD_SetAddress+0x1a>
 800875e:	2302      	movs	r3, #2
 8008760:	e012      	b.n	8008788 <HAL_PCD_SetAddress+0x40>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2201      	movs	r2, #1
 8008766:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	78fa      	ldrb	r2, [r7, #3]
 800876e:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	78fa      	ldrb	r2, [r7, #3]
 8008776:	4611      	mov	r1, r2
 8008778:	4618      	mov	r0, r3
 800877a:	f005 fe2b 	bl	800e3d4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2200      	movs	r2, #0
 8008782:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8008786:	2300      	movs	r3, #0
}
 8008788:	4618      	mov	r0, r3
 800878a:	3708      	adds	r7, #8
 800878c:	46bd      	mov	sp, r7
 800878e:	bd80      	pop	{r7, pc}

08008790 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b084      	sub	sp, #16
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
 8008798:	4608      	mov	r0, r1
 800879a:	4611      	mov	r1, r2
 800879c:	461a      	mov	r2, r3
 800879e:	4603      	mov	r3, r0
 80087a0:	70fb      	strb	r3, [r7, #3]
 80087a2:	460b      	mov	r3, r1
 80087a4:	803b      	strh	r3, [r7, #0]
 80087a6:	4613      	mov	r3, r2
 80087a8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80087aa:	2300      	movs	r3, #0
 80087ac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80087ae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	da0e      	bge.n	80087d4 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80087b6:	78fb      	ldrb	r3, [r7, #3]
 80087b8:	f003 0207 	and.w	r2, r3, #7
 80087bc:	4613      	mov	r3, r2
 80087be:	009b      	lsls	r3, r3, #2
 80087c0:	4413      	add	r3, r2
 80087c2:	00db      	lsls	r3, r3, #3
 80087c4:	3310      	adds	r3, #16
 80087c6:	687a      	ldr	r2, [r7, #4]
 80087c8:	4413      	add	r3, r2
 80087ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	2201      	movs	r2, #1
 80087d0:	705a      	strb	r2, [r3, #1]
 80087d2:	e00e      	b.n	80087f2 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80087d4:	78fb      	ldrb	r3, [r7, #3]
 80087d6:	f003 0207 	and.w	r2, r3, #7
 80087da:	4613      	mov	r3, r2
 80087dc:	009b      	lsls	r3, r3, #2
 80087de:	4413      	add	r3, r2
 80087e0:	00db      	lsls	r3, r3, #3
 80087e2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80087e6:	687a      	ldr	r2, [r7, #4]
 80087e8:	4413      	add	r3, r2
 80087ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	2200      	movs	r2, #0
 80087f0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80087f2:	78fb      	ldrb	r3, [r7, #3]
 80087f4:	f003 0307 	and.w	r3, r3, #7
 80087f8:	b2da      	uxtb	r2, r3
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80087fe:	883b      	ldrh	r3, [r7, #0]
 8008800:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	78ba      	ldrb	r2, [r7, #2]
 800880c:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800880e:	78bb      	ldrb	r3, [r7, #2]
 8008810:	2b02      	cmp	r3, #2
 8008812:	d102      	bne.n	800881a <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	2200      	movs	r2, #0
 8008818:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008820:	2b01      	cmp	r3, #1
 8008822:	d101      	bne.n	8008828 <HAL_PCD_EP_Open+0x98>
 8008824:	2302      	movs	r3, #2
 8008826:	e00e      	b.n	8008846 <HAL_PCD_EP_Open+0xb6>
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2201      	movs	r2, #1
 800882c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	68f9      	ldr	r1, [r7, #12]
 8008836:	4618      	mov	r0, r3
 8008838:	f004 f84e 	bl	800c8d8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2200      	movs	r2, #0
 8008840:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8008844:	7afb      	ldrb	r3, [r7, #11]
}
 8008846:	4618      	mov	r0, r3
 8008848:	3710      	adds	r7, #16
 800884a:	46bd      	mov	sp, r7
 800884c:	bd80      	pop	{r7, pc}

0800884e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800884e:	b580      	push	{r7, lr}
 8008850:	b084      	sub	sp, #16
 8008852:	af00      	add	r7, sp, #0
 8008854:	6078      	str	r0, [r7, #4]
 8008856:	460b      	mov	r3, r1
 8008858:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800885a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800885e:	2b00      	cmp	r3, #0
 8008860:	da0e      	bge.n	8008880 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008862:	78fb      	ldrb	r3, [r7, #3]
 8008864:	f003 0207 	and.w	r2, r3, #7
 8008868:	4613      	mov	r3, r2
 800886a:	009b      	lsls	r3, r3, #2
 800886c:	4413      	add	r3, r2
 800886e:	00db      	lsls	r3, r3, #3
 8008870:	3310      	adds	r3, #16
 8008872:	687a      	ldr	r2, [r7, #4]
 8008874:	4413      	add	r3, r2
 8008876:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	2201      	movs	r2, #1
 800887c:	705a      	strb	r2, [r3, #1]
 800887e:	e00e      	b.n	800889e <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008880:	78fb      	ldrb	r3, [r7, #3]
 8008882:	f003 0207 	and.w	r2, r3, #7
 8008886:	4613      	mov	r3, r2
 8008888:	009b      	lsls	r3, r3, #2
 800888a:	4413      	add	r3, r2
 800888c:	00db      	lsls	r3, r3, #3
 800888e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008892:	687a      	ldr	r2, [r7, #4]
 8008894:	4413      	add	r3, r2
 8008896:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	2200      	movs	r2, #0
 800889c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800889e:	78fb      	ldrb	r3, [r7, #3]
 80088a0:	f003 0307 	and.w	r3, r3, #7
 80088a4:	b2da      	uxtb	r2, r3
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80088b0:	2b01      	cmp	r3, #1
 80088b2:	d101      	bne.n	80088b8 <HAL_PCD_EP_Close+0x6a>
 80088b4:	2302      	movs	r3, #2
 80088b6:	e00e      	b.n	80088d6 <HAL_PCD_EP_Close+0x88>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2201      	movs	r2, #1
 80088bc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	68f9      	ldr	r1, [r7, #12]
 80088c6:	4618      	mov	r0, r3
 80088c8:	f004 fcee 	bl	800d2a8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2200      	movs	r2, #0
 80088d0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 80088d4:	2300      	movs	r3, #0
}
 80088d6:	4618      	mov	r0, r3
 80088d8:	3710      	adds	r7, #16
 80088da:	46bd      	mov	sp, r7
 80088dc:	bd80      	pop	{r7, pc}

080088de <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80088de:	b580      	push	{r7, lr}
 80088e0:	b086      	sub	sp, #24
 80088e2:	af00      	add	r7, sp, #0
 80088e4:	60f8      	str	r0, [r7, #12]
 80088e6:	607a      	str	r2, [r7, #4]
 80088e8:	603b      	str	r3, [r7, #0]
 80088ea:	460b      	mov	r3, r1
 80088ec:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80088ee:	7afb      	ldrb	r3, [r7, #11]
 80088f0:	f003 0207 	and.w	r2, r3, #7
 80088f4:	4613      	mov	r3, r2
 80088f6:	009b      	lsls	r3, r3, #2
 80088f8:	4413      	add	r3, r2
 80088fa:	00db      	lsls	r3, r3, #3
 80088fc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008900:	68fa      	ldr	r2, [r7, #12]
 8008902:	4413      	add	r3, r2
 8008904:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008906:	697b      	ldr	r3, [r7, #20]
 8008908:	687a      	ldr	r2, [r7, #4]
 800890a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800890c:	697b      	ldr	r3, [r7, #20]
 800890e:	683a      	ldr	r2, [r7, #0]
 8008910:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8008912:	697b      	ldr	r3, [r7, #20]
 8008914:	2200      	movs	r2, #0
 8008916:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8008918:	697b      	ldr	r3, [r7, #20]
 800891a:	2200      	movs	r2, #0
 800891c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800891e:	7afb      	ldrb	r3, [r7, #11]
 8008920:	f003 0307 	and.w	r3, r3, #7
 8008924:	b2da      	uxtb	r2, r3
 8008926:	697b      	ldr	r3, [r7, #20]
 8008928:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	6979      	ldr	r1, [r7, #20]
 8008930:	4618      	mov	r0, r3
 8008932:	f004 fea6 	bl	800d682 <USB_EPStartXfer>

  return HAL_OK;
 8008936:	2300      	movs	r3, #0
}
 8008938:	4618      	mov	r0, r3
 800893a:	3718      	adds	r7, #24
 800893c:	46bd      	mov	sp, r7
 800893e:	bd80      	pop	{r7, pc}

08008940 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8008940:	b480      	push	{r7}
 8008942:	b083      	sub	sp, #12
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
 8008948:	460b      	mov	r3, r1
 800894a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800894c:	78fb      	ldrb	r3, [r7, #3]
 800894e:	f003 0207 	and.w	r2, r3, #7
 8008952:	6879      	ldr	r1, [r7, #4]
 8008954:	4613      	mov	r3, r2
 8008956:	009b      	lsls	r3, r3, #2
 8008958:	4413      	add	r3, r2
 800895a:	00db      	lsls	r3, r3, #3
 800895c:	440b      	add	r3, r1
 800895e:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8008962:	681b      	ldr	r3, [r3, #0]
}
 8008964:	4618      	mov	r0, r3
 8008966:	370c      	adds	r7, #12
 8008968:	46bd      	mov	sp, r7
 800896a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896e:	4770      	bx	lr

08008970 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008970:	b580      	push	{r7, lr}
 8008972:	b086      	sub	sp, #24
 8008974:	af00      	add	r7, sp, #0
 8008976:	60f8      	str	r0, [r7, #12]
 8008978:	607a      	str	r2, [r7, #4]
 800897a:	603b      	str	r3, [r7, #0]
 800897c:	460b      	mov	r3, r1
 800897e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008980:	7afb      	ldrb	r3, [r7, #11]
 8008982:	f003 0207 	and.w	r2, r3, #7
 8008986:	4613      	mov	r3, r2
 8008988:	009b      	lsls	r3, r3, #2
 800898a:	4413      	add	r3, r2
 800898c:	00db      	lsls	r3, r3, #3
 800898e:	3310      	adds	r3, #16
 8008990:	68fa      	ldr	r2, [r7, #12]
 8008992:	4413      	add	r3, r2
 8008994:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008996:	697b      	ldr	r3, [r7, #20]
 8008998:	687a      	ldr	r2, [r7, #4]
 800899a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800899c:	697b      	ldr	r3, [r7, #20]
 800899e:	683a      	ldr	r2, [r7, #0]
 80089a0:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80089a2:	697b      	ldr	r3, [r7, #20]
 80089a4:	2201      	movs	r2, #1
 80089a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80089aa:	697b      	ldr	r3, [r7, #20]
 80089ac:	683a      	ldr	r2, [r7, #0]
 80089ae:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	2200      	movs	r2, #0
 80089b4:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80089b6:	697b      	ldr	r3, [r7, #20]
 80089b8:	2201      	movs	r2, #1
 80089ba:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80089bc:	7afb      	ldrb	r3, [r7, #11]
 80089be:	f003 0307 	and.w	r3, r3, #7
 80089c2:	b2da      	uxtb	r2, r3
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	6979      	ldr	r1, [r7, #20]
 80089ce:	4618      	mov	r0, r3
 80089d0:	f004 fe57 	bl	800d682 <USB_EPStartXfer>

  return HAL_OK;
 80089d4:	2300      	movs	r3, #0
}
 80089d6:	4618      	mov	r0, r3
 80089d8:	3718      	adds	r7, #24
 80089da:	46bd      	mov	sp, r7
 80089dc:	bd80      	pop	{r7, pc}

080089de <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80089de:	b580      	push	{r7, lr}
 80089e0:	b084      	sub	sp, #16
 80089e2:	af00      	add	r7, sp, #0
 80089e4:	6078      	str	r0, [r7, #4]
 80089e6:	460b      	mov	r3, r1
 80089e8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80089ea:	78fb      	ldrb	r3, [r7, #3]
 80089ec:	f003 0307 	and.w	r3, r3, #7
 80089f0:	687a      	ldr	r2, [r7, #4]
 80089f2:	7912      	ldrb	r2, [r2, #4]
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d901      	bls.n	80089fc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80089f8:	2301      	movs	r3, #1
 80089fa:	e03e      	b.n	8008a7a <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80089fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	da0e      	bge.n	8008a22 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008a04:	78fb      	ldrb	r3, [r7, #3]
 8008a06:	f003 0207 	and.w	r2, r3, #7
 8008a0a:	4613      	mov	r3, r2
 8008a0c:	009b      	lsls	r3, r3, #2
 8008a0e:	4413      	add	r3, r2
 8008a10:	00db      	lsls	r3, r3, #3
 8008a12:	3310      	adds	r3, #16
 8008a14:	687a      	ldr	r2, [r7, #4]
 8008a16:	4413      	add	r3, r2
 8008a18:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	2201      	movs	r2, #1
 8008a1e:	705a      	strb	r2, [r3, #1]
 8008a20:	e00c      	b.n	8008a3c <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008a22:	78fa      	ldrb	r2, [r7, #3]
 8008a24:	4613      	mov	r3, r2
 8008a26:	009b      	lsls	r3, r3, #2
 8008a28:	4413      	add	r3, r2
 8008a2a:	00db      	lsls	r3, r3, #3
 8008a2c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008a30:	687a      	ldr	r2, [r7, #4]
 8008a32:	4413      	add	r3, r2
 8008a34:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	2201      	movs	r2, #1
 8008a40:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008a42:	78fb      	ldrb	r3, [r7, #3]
 8008a44:	f003 0307 	and.w	r3, r3, #7
 8008a48:	b2da      	uxtb	r2, r3
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008a54:	2b01      	cmp	r3, #1
 8008a56:	d101      	bne.n	8008a5c <HAL_PCD_EP_SetStall+0x7e>
 8008a58:	2302      	movs	r3, #2
 8008a5a:	e00e      	b.n	8008a7a <HAL_PCD_EP_SetStall+0x9c>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	2201      	movs	r2, #1
 8008a60:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	68f9      	ldr	r1, [r7, #12]
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	f005 fbb8 	bl	800e1e0 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2200      	movs	r2, #0
 8008a74:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8008a78:	2300      	movs	r3, #0
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3710      	adds	r7, #16
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	bd80      	pop	{r7, pc}

08008a82 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008a82:	b580      	push	{r7, lr}
 8008a84:	b084      	sub	sp, #16
 8008a86:	af00      	add	r7, sp, #0
 8008a88:	6078      	str	r0, [r7, #4]
 8008a8a:	460b      	mov	r3, r1
 8008a8c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8008a8e:	78fb      	ldrb	r3, [r7, #3]
 8008a90:	f003 030f 	and.w	r3, r3, #15
 8008a94:	687a      	ldr	r2, [r7, #4]
 8008a96:	7912      	ldrb	r2, [r2, #4]
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	d901      	bls.n	8008aa0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	e040      	b.n	8008b22 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008aa0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	da0e      	bge.n	8008ac6 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008aa8:	78fb      	ldrb	r3, [r7, #3]
 8008aaa:	f003 0207 	and.w	r2, r3, #7
 8008aae:	4613      	mov	r3, r2
 8008ab0:	009b      	lsls	r3, r3, #2
 8008ab2:	4413      	add	r3, r2
 8008ab4:	00db      	lsls	r3, r3, #3
 8008ab6:	3310      	adds	r3, #16
 8008ab8:	687a      	ldr	r2, [r7, #4]
 8008aba:	4413      	add	r3, r2
 8008abc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	2201      	movs	r2, #1
 8008ac2:	705a      	strb	r2, [r3, #1]
 8008ac4:	e00e      	b.n	8008ae4 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008ac6:	78fb      	ldrb	r3, [r7, #3]
 8008ac8:	f003 0207 	and.w	r2, r3, #7
 8008acc:	4613      	mov	r3, r2
 8008ace:	009b      	lsls	r3, r3, #2
 8008ad0:	4413      	add	r3, r2
 8008ad2:	00db      	lsls	r3, r3, #3
 8008ad4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008ad8:	687a      	ldr	r2, [r7, #4]
 8008ada:	4413      	add	r3, r2
 8008adc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008aea:	78fb      	ldrb	r3, [r7, #3]
 8008aec:	f003 0307 	and.w	r3, r3, #7
 8008af0:	b2da      	uxtb	r2, r3
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008afc:	2b01      	cmp	r3, #1
 8008afe:	d101      	bne.n	8008b04 <HAL_PCD_EP_ClrStall+0x82>
 8008b00:	2302      	movs	r3, #2
 8008b02:	e00e      	b.n	8008b22 <HAL_PCD_EP_ClrStall+0xa0>
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2201      	movs	r2, #1
 8008b08:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	68f9      	ldr	r1, [r7, #12]
 8008b12:	4618      	mov	r0, r3
 8008b14:	f005 fbb5 	bl	800e282 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8008b20:	2300      	movs	r3, #0
}
 8008b22:	4618      	mov	r0, r3
 8008b24:	3710      	adds	r7, #16
 8008b26:	46bd      	mov	sp, r7
 8008b28:	bd80      	pop	{r7, pc}

08008b2a <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8008b2a:	b580      	push	{r7, lr}
 8008b2c:	b092      	sub	sp, #72	@ 0x48
 8008b2e:	af00      	add	r7, sp, #0
 8008b30:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008b32:	e333      	b.n	800919c <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008b3c:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8008b3e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008b40:	b2db      	uxtb	r3, r3
 8008b42:	f003 030f 	and.w	r3, r3, #15
 8008b46:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8008b4a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	f040 8108 	bne.w	8008d64 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8008b54:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008b56:	f003 0310 	and.w	r3, r3, #16
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d14c      	bne.n	8008bf8 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	881b      	ldrh	r3, [r3, #0]
 8008b64:	b29b      	uxth	r3, r3
 8008b66:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8008b6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b6e:	813b      	strh	r3, [r7, #8]
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681a      	ldr	r2, [r3, #0]
 8008b74:	893b      	ldrh	r3, [r7, #8]
 8008b76:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b7a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b7e:	b29b      	uxth	r3, r3
 8008b80:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	3310      	adds	r3, #16
 8008b86:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008b90:	b29b      	uxth	r3, r3
 8008b92:	461a      	mov	r2, r3
 8008b94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b96:	781b      	ldrb	r3, [r3, #0]
 8008b98:	00db      	lsls	r3, r3, #3
 8008b9a:	4413      	add	r3, r2
 8008b9c:	687a      	ldr	r2, [r7, #4]
 8008b9e:	6812      	ldr	r2, [r2, #0]
 8008ba0:	4413      	add	r3, r2
 8008ba2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008ba6:	881b      	ldrh	r3, [r3, #0]
 8008ba8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008bac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008bae:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8008bb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008bb2:	695a      	ldr	r2, [r3, #20]
 8008bb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008bb6:	69db      	ldr	r3, [r3, #28]
 8008bb8:	441a      	add	r2, r3
 8008bba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008bbc:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8008bbe:	2100      	movs	r1, #0
 8008bc0:	6878      	ldr	r0, [r7, #4]
 8008bc2:	f007 fc50 	bl	8010466 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	7b1b      	ldrb	r3, [r3, #12]
 8008bca:	b2db      	uxtb	r3, r3
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	f000 82e5 	beq.w	800919c <PCD_EP_ISR_Handler+0x672>
 8008bd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008bd4:	699b      	ldr	r3, [r3, #24]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	f040 82e0 	bne.w	800919c <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	7b1b      	ldrb	r3, [r3, #12]
 8008be0:	b2db      	uxtb	r3, r3
 8008be2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008be6:	b2da      	uxtb	r2, r3
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	731a      	strb	r2, [r3, #12]
 8008bf6:	e2d1      	b.n	800919c <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008bfe:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	881b      	ldrh	r3, [r3, #0]
 8008c06:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8008c08:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008c0a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d032      	beq.n	8008c78 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008c1a:	b29b      	uxth	r3, r3
 8008c1c:	461a      	mov	r2, r3
 8008c1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c20:	781b      	ldrb	r3, [r3, #0]
 8008c22:	00db      	lsls	r3, r3, #3
 8008c24:	4413      	add	r3, r2
 8008c26:	687a      	ldr	r2, [r7, #4]
 8008c28:	6812      	ldr	r2, [r2, #0]
 8008c2a:	4413      	add	r3, r2
 8008c2c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008c30:	881b      	ldrh	r3, [r3, #0]
 8008c32:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008c36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c38:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6818      	ldr	r0, [r3, #0]
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8008c44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c46:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8008c48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c4a:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8008c4c:	b29b      	uxth	r3, r3
 8008c4e:	f005 fc3f 	bl	800e4d0 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	881b      	ldrh	r3, [r3, #0]
 8008c58:	b29a      	uxth	r2, r3
 8008c5a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008c5e:	4013      	ands	r3, r2
 8008c60:	817b      	strh	r3, [r7, #10]
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	897a      	ldrh	r2, [r7, #10]
 8008c68:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008c6c:	b292      	uxth	r2, r2
 8008c6e:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f007 fbcb 	bl	801040c <HAL_PCD_SetupStageCallback>
 8008c76:	e291      	b.n	800919c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8008c78:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	f280 828d 	bge.w	800919c <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	881b      	ldrh	r3, [r3, #0]
 8008c88:	b29a      	uxth	r2, r3
 8008c8a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008c8e:	4013      	ands	r3, r2
 8008c90:	81fb      	strh	r3, [r7, #14]
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	89fa      	ldrh	r2, [r7, #14]
 8008c98:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008c9c:	b292      	uxth	r2, r2
 8008c9e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ca8:	b29b      	uxth	r3, r3
 8008caa:	461a      	mov	r2, r3
 8008cac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cae:	781b      	ldrb	r3, [r3, #0]
 8008cb0:	00db      	lsls	r3, r3, #3
 8008cb2:	4413      	add	r3, r2
 8008cb4:	687a      	ldr	r2, [r7, #4]
 8008cb6:	6812      	ldr	r2, [r2, #0]
 8008cb8:	4413      	add	r3, r2
 8008cba:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008cbe:	881b      	ldrh	r3, [r3, #0]
 8008cc0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008cc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cc6:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8008cc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cca:	69db      	ldr	r3, [r3, #28]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d019      	beq.n	8008d04 <PCD_EP_ISR_Handler+0x1da>
 8008cd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cd2:	695b      	ldr	r3, [r3, #20]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d015      	beq.n	8008d04 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	6818      	ldr	r0, [r3, #0]
 8008cdc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cde:	6959      	ldr	r1, [r3, #20]
 8008ce0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ce2:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8008ce4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ce6:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8008ce8:	b29b      	uxth	r3, r3
 8008cea:	f005 fbf1 	bl	800e4d0 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8008cee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cf0:	695a      	ldr	r2, [r3, #20]
 8008cf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cf4:	69db      	ldr	r3, [r3, #28]
 8008cf6:	441a      	add	r2, r3
 8008cf8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cfa:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8008cfc:	2100      	movs	r1, #0
 8008cfe:	6878      	ldr	r0, [r7, #4]
 8008d00:	f007 fb96 	bl	8010430 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	881b      	ldrh	r3, [r3, #0]
 8008d0a:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8008d0c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008d0e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	f040 8242 	bne.w	800919c <PCD_EP_ISR_Handler+0x672>
 8008d18:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008d1a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8008d1e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008d22:	f000 823b 	beq.w	800919c <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	881b      	ldrh	r3, [r3, #0]
 8008d2c:	b29b      	uxth	r3, r3
 8008d2e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008d32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d36:	81bb      	strh	r3, [r7, #12]
 8008d38:	89bb      	ldrh	r3, [r7, #12]
 8008d3a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008d3e:	81bb      	strh	r3, [r7, #12]
 8008d40:	89bb      	ldrh	r3, [r7, #12]
 8008d42:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008d46:	81bb      	strh	r3, [r7, #12]
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681a      	ldr	r2, [r3, #0]
 8008d4c:	89bb      	ldrh	r3, [r7, #12]
 8008d4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008d5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d5e:	b29b      	uxth	r3, r3
 8008d60:	8013      	strh	r3, [r2, #0]
 8008d62:	e21b      	b.n	800919c <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	461a      	mov	r2, r3
 8008d6a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008d6e:	009b      	lsls	r3, r3, #2
 8008d70:	4413      	add	r3, r2
 8008d72:	881b      	ldrh	r3, [r3, #0]
 8008d74:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8008d76:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	f280 80f1 	bge.w	8008f62 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	461a      	mov	r2, r3
 8008d86:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008d8a:	009b      	lsls	r3, r3, #2
 8008d8c:	4413      	add	r3, r2
 8008d8e:	881b      	ldrh	r3, [r3, #0]
 8008d90:	b29a      	uxth	r2, r3
 8008d92:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008d96:	4013      	ands	r3, r2
 8008d98:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	461a      	mov	r2, r3
 8008da0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008da4:	009b      	lsls	r3, r3, #2
 8008da6:	4413      	add	r3, r2
 8008da8:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8008daa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008dae:	b292      	uxth	r2, r2
 8008db0:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8008db2:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8008db6:	4613      	mov	r3, r2
 8008db8:	009b      	lsls	r3, r3, #2
 8008dba:	4413      	add	r3, r2
 8008dbc:	00db      	lsls	r3, r3, #3
 8008dbe:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008dc2:	687a      	ldr	r2, [r7, #4]
 8008dc4:	4413      	add	r3, r2
 8008dc6:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8008dc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008dca:	7b1b      	ldrb	r3, [r3, #12]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d123      	bne.n	8008e18 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008dd8:	b29b      	uxth	r3, r3
 8008dda:	461a      	mov	r2, r3
 8008ddc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008dde:	781b      	ldrb	r3, [r3, #0]
 8008de0:	00db      	lsls	r3, r3, #3
 8008de2:	4413      	add	r3, r2
 8008de4:	687a      	ldr	r2, [r7, #4]
 8008de6:	6812      	ldr	r2, [r2, #0]
 8008de8:	4413      	add	r3, r2
 8008dea:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008dee:	881b      	ldrh	r3, [r3, #0]
 8008df0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008df4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8008df8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	f000 808b 	beq.w	8008f18 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	6818      	ldr	r0, [r3, #0]
 8008e06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e08:	6959      	ldr	r1, [r3, #20]
 8008e0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e0c:	88da      	ldrh	r2, [r3, #6]
 8008e0e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008e12:	f005 fb5d 	bl	800e4d0 <USB_ReadPMA>
 8008e16:	e07f      	b.n	8008f18 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8008e18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e1a:	78db      	ldrb	r3, [r3, #3]
 8008e1c:	2b02      	cmp	r3, #2
 8008e1e:	d109      	bne.n	8008e34 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8008e20:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008e22:	461a      	mov	r2, r3
 8008e24:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008e26:	6878      	ldr	r0, [r7, #4]
 8008e28:	f000 f9c6 	bl	80091b8 <HAL_PCD_EP_DB_Receive>
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8008e32:	e071      	b.n	8008f18 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	461a      	mov	r2, r3
 8008e3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e3c:	781b      	ldrb	r3, [r3, #0]
 8008e3e:	009b      	lsls	r3, r3, #2
 8008e40:	4413      	add	r3, r2
 8008e42:	881b      	ldrh	r3, [r3, #0]
 8008e44:	b29b      	uxth	r3, r3
 8008e46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e4e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	461a      	mov	r2, r3
 8008e56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e58:	781b      	ldrb	r3, [r3, #0]
 8008e5a:	009b      	lsls	r3, r3, #2
 8008e5c:	441a      	add	r2, r3
 8008e5e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8008e60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008e64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008e68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008e6c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008e70:	b29b      	uxth	r3, r3
 8008e72:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	461a      	mov	r2, r3
 8008e7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e7c:	781b      	ldrb	r3, [r3, #0]
 8008e7e:	009b      	lsls	r3, r3, #2
 8008e80:	4413      	add	r3, r2
 8008e82:	881b      	ldrh	r3, [r3, #0]
 8008e84:	b29b      	uxth	r3, r3
 8008e86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d022      	beq.n	8008ed4 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e96:	b29b      	uxth	r3, r3
 8008e98:	461a      	mov	r2, r3
 8008e9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e9c:	781b      	ldrb	r3, [r3, #0]
 8008e9e:	00db      	lsls	r3, r3, #3
 8008ea0:	4413      	add	r3, r2
 8008ea2:	687a      	ldr	r2, [r7, #4]
 8008ea4:	6812      	ldr	r2, [r2, #0]
 8008ea6:	4413      	add	r3, r2
 8008ea8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008eac:	881b      	ldrh	r3, [r3, #0]
 8008eae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008eb2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8008eb6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d02c      	beq.n	8008f18 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6818      	ldr	r0, [r3, #0]
 8008ec2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ec4:	6959      	ldr	r1, [r3, #20]
 8008ec6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ec8:	891a      	ldrh	r2, [r3, #8]
 8008eca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008ece:	f005 faff 	bl	800e4d0 <USB_ReadPMA>
 8008ed2:	e021      	b.n	8008f18 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008edc:	b29b      	uxth	r3, r3
 8008ede:	461a      	mov	r2, r3
 8008ee0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ee2:	781b      	ldrb	r3, [r3, #0]
 8008ee4:	00db      	lsls	r3, r3, #3
 8008ee6:	4413      	add	r3, r2
 8008ee8:	687a      	ldr	r2, [r7, #4]
 8008eea:	6812      	ldr	r2, [r2, #0]
 8008eec:	4413      	add	r3, r2
 8008eee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008ef2:	881b      	ldrh	r3, [r3, #0]
 8008ef4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008ef8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8008efc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d009      	beq.n	8008f18 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	6818      	ldr	r0, [r3, #0]
 8008f08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f0a:	6959      	ldr	r1, [r3, #20]
 8008f0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f0e:	895a      	ldrh	r2, [r3, #10]
 8008f10:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008f14:	f005 fadc 	bl	800e4d0 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8008f18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f1a:	69da      	ldr	r2, [r3, #28]
 8008f1c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008f20:	441a      	add	r2, r3
 8008f22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f24:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8008f26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f28:	695a      	ldr	r2, [r3, #20]
 8008f2a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008f2e:	441a      	add	r2, r3
 8008f30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f32:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8008f34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f36:	699b      	ldr	r3, [r3, #24]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d005      	beq.n	8008f48 <PCD_EP_ISR_Handler+0x41e>
 8008f3c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8008f40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f42:	691b      	ldr	r3, [r3, #16]
 8008f44:	429a      	cmp	r2, r3
 8008f46:	d206      	bcs.n	8008f56 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8008f48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f4a:	781b      	ldrb	r3, [r3, #0]
 8008f4c:	4619      	mov	r1, r3
 8008f4e:	6878      	ldr	r0, [r7, #4]
 8008f50:	f007 fa6e 	bl	8010430 <HAL_PCD_DataOutStageCallback>
 8008f54:	e005      	b.n	8008f62 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	f004 fb90 	bl	800d682 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8008f62:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008f64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	f000 8117 	beq.w	800919c <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8008f6e:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8008f72:	4613      	mov	r3, r2
 8008f74:	009b      	lsls	r3, r3, #2
 8008f76:	4413      	add	r3, r2
 8008f78:	00db      	lsls	r3, r3, #3
 8008f7a:	3310      	adds	r3, #16
 8008f7c:	687a      	ldr	r2, [r7, #4]
 8008f7e:	4413      	add	r3, r2
 8008f80:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	461a      	mov	r2, r3
 8008f88:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008f8c:	009b      	lsls	r3, r3, #2
 8008f8e:	4413      	add	r3, r2
 8008f90:	881b      	ldrh	r3, [r3, #0]
 8008f92:	b29b      	uxth	r3, r3
 8008f94:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8008f98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f9c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	461a      	mov	r2, r3
 8008fa4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008fa8:	009b      	lsls	r3, r3, #2
 8008faa:	441a      	add	r2, r3
 8008fac:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008fae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008fb2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008fb6:	b29b      	uxth	r3, r3
 8008fb8:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8008fba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008fbc:	78db      	ldrb	r3, [r3, #3]
 8008fbe:	2b01      	cmp	r3, #1
 8008fc0:	f040 80a1 	bne.w	8009106 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8008fc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8008fca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008fcc:	7b1b      	ldrb	r3, [r3, #12]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	f000 8092 	beq.w	80090f8 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008fd4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008fd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d046      	beq.n	800906c <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008fde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008fe0:	785b      	ldrb	r3, [r3, #1]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d126      	bne.n	8009034 <PCD_EP_ISR_Handler+0x50a>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	617b      	str	r3, [r7, #20]
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ff4:	b29b      	uxth	r3, r3
 8008ff6:	461a      	mov	r2, r3
 8008ff8:	697b      	ldr	r3, [r7, #20]
 8008ffa:	4413      	add	r3, r2
 8008ffc:	617b      	str	r3, [r7, #20]
 8008ffe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009000:	781b      	ldrb	r3, [r3, #0]
 8009002:	00da      	lsls	r2, r3, #3
 8009004:	697b      	ldr	r3, [r7, #20]
 8009006:	4413      	add	r3, r2
 8009008:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800900c:	613b      	str	r3, [r7, #16]
 800900e:	693b      	ldr	r3, [r7, #16]
 8009010:	881b      	ldrh	r3, [r3, #0]
 8009012:	b29b      	uxth	r3, r3
 8009014:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009018:	b29a      	uxth	r2, r3
 800901a:	693b      	ldr	r3, [r7, #16]
 800901c:	801a      	strh	r2, [r3, #0]
 800901e:	693b      	ldr	r3, [r7, #16]
 8009020:	881b      	ldrh	r3, [r3, #0]
 8009022:	b29b      	uxth	r3, r3
 8009024:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009028:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800902c:	b29a      	uxth	r2, r3
 800902e:	693b      	ldr	r3, [r7, #16]
 8009030:	801a      	strh	r2, [r3, #0]
 8009032:	e061      	b.n	80090f8 <PCD_EP_ISR_Handler+0x5ce>
 8009034:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009036:	785b      	ldrb	r3, [r3, #1]
 8009038:	2b01      	cmp	r3, #1
 800903a:	d15d      	bne.n	80090f8 <PCD_EP_ISR_Handler+0x5ce>
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	61fb      	str	r3, [r7, #28]
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800904a:	b29b      	uxth	r3, r3
 800904c:	461a      	mov	r2, r3
 800904e:	69fb      	ldr	r3, [r7, #28]
 8009050:	4413      	add	r3, r2
 8009052:	61fb      	str	r3, [r7, #28]
 8009054:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009056:	781b      	ldrb	r3, [r3, #0]
 8009058:	00da      	lsls	r2, r3, #3
 800905a:	69fb      	ldr	r3, [r7, #28]
 800905c:	4413      	add	r3, r2
 800905e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009062:	61bb      	str	r3, [r7, #24]
 8009064:	69bb      	ldr	r3, [r7, #24]
 8009066:	2200      	movs	r2, #0
 8009068:	801a      	strh	r2, [r3, #0]
 800906a:	e045      	b.n	80090f8 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009072:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009074:	785b      	ldrb	r3, [r3, #1]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d126      	bne.n	80090c8 <PCD_EP_ISR_Handler+0x59e>
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009088:	b29b      	uxth	r3, r3
 800908a:	461a      	mov	r2, r3
 800908c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800908e:	4413      	add	r3, r2
 8009090:	627b      	str	r3, [r7, #36]	@ 0x24
 8009092:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009094:	781b      	ldrb	r3, [r3, #0]
 8009096:	00da      	lsls	r2, r3, #3
 8009098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800909a:	4413      	add	r3, r2
 800909c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80090a0:	623b      	str	r3, [r7, #32]
 80090a2:	6a3b      	ldr	r3, [r7, #32]
 80090a4:	881b      	ldrh	r3, [r3, #0]
 80090a6:	b29b      	uxth	r3, r3
 80090a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80090ac:	b29a      	uxth	r2, r3
 80090ae:	6a3b      	ldr	r3, [r7, #32]
 80090b0:	801a      	strh	r2, [r3, #0]
 80090b2:	6a3b      	ldr	r3, [r7, #32]
 80090b4:	881b      	ldrh	r3, [r3, #0]
 80090b6:	b29b      	uxth	r3, r3
 80090b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80090bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80090c0:	b29a      	uxth	r2, r3
 80090c2:	6a3b      	ldr	r3, [r7, #32]
 80090c4:	801a      	strh	r2, [r3, #0]
 80090c6:	e017      	b.n	80090f8 <PCD_EP_ISR_Handler+0x5ce>
 80090c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090ca:	785b      	ldrb	r3, [r3, #1]
 80090cc:	2b01      	cmp	r3, #1
 80090ce:	d113      	bne.n	80090f8 <PCD_EP_ISR_Handler+0x5ce>
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80090d8:	b29b      	uxth	r3, r3
 80090da:	461a      	mov	r2, r3
 80090dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090de:	4413      	add	r3, r2
 80090e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80090e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090e4:	781b      	ldrb	r3, [r3, #0]
 80090e6:	00da      	lsls	r2, r3, #3
 80090e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090ea:	4413      	add	r3, r2
 80090ec:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80090f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80090f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090f4:	2200      	movs	r2, #0
 80090f6:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80090f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090fa:	781b      	ldrb	r3, [r3, #0]
 80090fc:	4619      	mov	r1, r3
 80090fe:	6878      	ldr	r0, [r7, #4]
 8009100:	f007 f9b1 	bl	8010466 <HAL_PCD_DataInStageCallback>
 8009104:	e04a      	b.n	800919c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8009106:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009108:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800910c:	2b00      	cmp	r3, #0
 800910e:	d13f      	bne.n	8009190 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009118:	b29b      	uxth	r3, r3
 800911a:	461a      	mov	r2, r3
 800911c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800911e:	781b      	ldrb	r3, [r3, #0]
 8009120:	00db      	lsls	r3, r3, #3
 8009122:	4413      	add	r3, r2
 8009124:	687a      	ldr	r2, [r7, #4]
 8009126:	6812      	ldr	r2, [r2, #0]
 8009128:	4413      	add	r3, r2
 800912a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800912e:	881b      	ldrh	r3, [r3, #0]
 8009130:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009134:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8009136:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009138:	699a      	ldr	r2, [r3, #24]
 800913a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800913c:	429a      	cmp	r2, r3
 800913e:	d906      	bls.n	800914e <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8009140:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009142:	699a      	ldr	r2, [r3, #24]
 8009144:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009146:	1ad2      	subs	r2, r2, r3
 8009148:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800914a:	619a      	str	r2, [r3, #24]
 800914c:	e002      	b.n	8009154 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800914e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009150:	2200      	movs	r2, #0
 8009152:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8009154:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009156:	699b      	ldr	r3, [r3, #24]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d106      	bne.n	800916a <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800915c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800915e:	781b      	ldrb	r3, [r3, #0]
 8009160:	4619      	mov	r1, r3
 8009162:	6878      	ldr	r0, [r7, #4]
 8009164:	f007 f97f 	bl	8010466 <HAL_PCD_DataInStageCallback>
 8009168:	e018      	b.n	800919c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800916a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800916c:	695a      	ldr	r2, [r3, #20]
 800916e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009170:	441a      	add	r2, r3
 8009172:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009174:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8009176:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009178:	69da      	ldr	r2, [r3, #28]
 800917a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800917c:	441a      	add	r2, r3
 800917e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009180:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009188:	4618      	mov	r0, r3
 800918a:	f004 fa7a 	bl	800d682 <USB_EPStartXfer>
 800918e:	e005      	b.n	800919c <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8009190:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009192:	461a      	mov	r2, r3
 8009194:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009196:	6878      	ldr	r0, [r7, #4]
 8009198:	f000 f917 	bl	80093ca <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80091a4:	b29b      	uxth	r3, r3
 80091a6:	b21b      	sxth	r3, r3
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	f6ff acc3 	blt.w	8008b34 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80091ae:	2300      	movs	r3, #0
}
 80091b0:	4618      	mov	r0, r3
 80091b2:	3748      	adds	r7, #72	@ 0x48
 80091b4:	46bd      	mov	sp, r7
 80091b6:	bd80      	pop	{r7, pc}

080091b8 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80091b8:	b580      	push	{r7, lr}
 80091ba:	b088      	sub	sp, #32
 80091bc:	af00      	add	r7, sp, #0
 80091be:	60f8      	str	r0, [r7, #12]
 80091c0:	60b9      	str	r1, [r7, #8]
 80091c2:	4613      	mov	r3, r2
 80091c4:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80091c6:	88fb      	ldrh	r3, [r7, #6]
 80091c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d07c      	beq.n	80092ca <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80091d8:	b29b      	uxth	r3, r3
 80091da:	461a      	mov	r2, r3
 80091dc:	68bb      	ldr	r3, [r7, #8]
 80091de:	781b      	ldrb	r3, [r3, #0]
 80091e0:	00db      	lsls	r3, r3, #3
 80091e2:	4413      	add	r3, r2
 80091e4:	68fa      	ldr	r2, [r7, #12]
 80091e6:	6812      	ldr	r2, [r2, #0]
 80091e8:	4413      	add	r3, r2
 80091ea:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80091ee:	881b      	ldrh	r3, [r3, #0]
 80091f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80091f4:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	699a      	ldr	r2, [r3, #24]
 80091fa:	8b7b      	ldrh	r3, [r7, #26]
 80091fc:	429a      	cmp	r2, r3
 80091fe:	d306      	bcc.n	800920e <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	699a      	ldr	r2, [r3, #24]
 8009204:	8b7b      	ldrh	r3, [r7, #26]
 8009206:	1ad2      	subs	r2, r2, r3
 8009208:	68bb      	ldr	r3, [r7, #8]
 800920a:	619a      	str	r2, [r3, #24]
 800920c:	e002      	b.n	8009214 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	2200      	movs	r2, #0
 8009212:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8009214:	68bb      	ldr	r3, [r7, #8]
 8009216:	699b      	ldr	r3, [r3, #24]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d123      	bne.n	8009264 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	461a      	mov	r2, r3
 8009222:	68bb      	ldr	r3, [r7, #8]
 8009224:	781b      	ldrb	r3, [r3, #0]
 8009226:	009b      	lsls	r3, r3, #2
 8009228:	4413      	add	r3, r2
 800922a:	881b      	ldrh	r3, [r3, #0]
 800922c:	b29b      	uxth	r3, r3
 800922e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009232:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009236:	833b      	strh	r3, [r7, #24]
 8009238:	8b3b      	ldrh	r3, [r7, #24]
 800923a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800923e:	833b      	strh	r3, [r7, #24]
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	461a      	mov	r2, r3
 8009246:	68bb      	ldr	r3, [r7, #8]
 8009248:	781b      	ldrb	r3, [r3, #0]
 800924a:	009b      	lsls	r3, r3, #2
 800924c:	441a      	add	r2, r3
 800924e:	8b3b      	ldrh	r3, [r7, #24]
 8009250:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009254:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009258:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800925c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009260:	b29b      	uxth	r3, r3
 8009262:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8009264:	88fb      	ldrh	r3, [r7, #6]
 8009266:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800926a:	2b00      	cmp	r3, #0
 800926c:	d01f      	beq.n	80092ae <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	461a      	mov	r2, r3
 8009274:	68bb      	ldr	r3, [r7, #8]
 8009276:	781b      	ldrb	r3, [r3, #0]
 8009278:	009b      	lsls	r3, r3, #2
 800927a:	4413      	add	r3, r2
 800927c:	881b      	ldrh	r3, [r3, #0]
 800927e:	b29b      	uxth	r3, r3
 8009280:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009284:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009288:	82fb      	strh	r3, [r7, #22]
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	461a      	mov	r2, r3
 8009290:	68bb      	ldr	r3, [r7, #8]
 8009292:	781b      	ldrb	r3, [r3, #0]
 8009294:	009b      	lsls	r3, r3, #2
 8009296:	441a      	add	r2, r3
 8009298:	8afb      	ldrh	r3, [r7, #22]
 800929a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800929e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80092a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80092a6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80092aa:	b29b      	uxth	r3, r3
 80092ac:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80092ae:	8b7b      	ldrh	r3, [r7, #26]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	f000 8085 	beq.w	80093c0 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	6818      	ldr	r0, [r3, #0]
 80092ba:	68bb      	ldr	r3, [r7, #8]
 80092bc:	6959      	ldr	r1, [r3, #20]
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	891a      	ldrh	r2, [r3, #8]
 80092c2:	8b7b      	ldrh	r3, [r7, #26]
 80092c4:	f005 f904 	bl	800e4d0 <USB_ReadPMA>
 80092c8:	e07a      	b.n	80093c0 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80092d2:	b29b      	uxth	r3, r3
 80092d4:	461a      	mov	r2, r3
 80092d6:	68bb      	ldr	r3, [r7, #8]
 80092d8:	781b      	ldrb	r3, [r3, #0]
 80092da:	00db      	lsls	r3, r3, #3
 80092dc:	4413      	add	r3, r2
 80092de:	68fa      	ldr	r2, [r7, #12]
 80092e0:	6812      	ldr	r2, [r2, #0]
 80092e2:	4413      	add	r3, r2
 80092e4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80092e8:	881b      	ldrh	r3, [r3, #0]
 80092ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80092ee:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80092f0:	68bb      	ldr	r3, [r7, #8]
 80092f2:	699a      	ldr	r2, [r3, #24]
 80092f4:	8b7b      	ldrh	r3, [r7, #26]
 80092f6:	429a      	cmp	r2, r3
 80092f8:	d306      	bcc.n	8009308 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 80092fa:	68bb      	ldr	r3, [r7, #8]
 80092fc:	699a      	ldr	r2, [r3, #24]
 80092fe:	8b7b      	ldrh	r3, [r7, #26]
 8009300:	1ad2      	subs	r2, r2, r3
 8009302:	68bb      	ldr	r3, [r7, #8]
 8009304:	619a      	str	r2, [r3, #24]
 8009306:	e002      	b.n	800930e <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8009308:	68bb      	ldr	r3, [r7, #8]
 800930a:	2200      	movs	r2, #0
 800930c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800930e:	68bb      	ldr	r3, [r7, #8]
 8009310:	699b      	ldr	r3, [r3, #24]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d123      	bne.n	800935e <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	461a      	mov	r2, r3
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	781b      	ldrb	r3, [r3, #0]
 8009320:	009b      	lsls	r3, r3, #2
 8009322:	4413      	add	r3, r2
 8009324:	881b      	ldrh	r3, [r3, #0]
 8009326:	b29b      	uxth	r3, r3
 8009328:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800932c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009330:	83fb      	strh	r3, [r7, #30]
 8009332:	8bfb      	ldrh	r3, [r7, #30]
 8009334:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009338:	83fb      	strh	r3, [r7, #30]
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	461a      	mov	r2, r3
 8009340:	68bb      	ldr	r3, [r7, #8]
 8009342:	781b      	ldrb	r3, [r3, #0]
 8009344:	009b      	lsls	r3, r3, #2
 8009346:	441a      	add	r2, r3
 8009348:	8bfb      	ldrh	r3, [r7, #30]
 800934a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800934e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009352:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009356:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800935a:	b29b      	uxth	r3, r3
 800935c:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800935e:	88fb      	ldrh	r3, [r7, #6]
 8009360:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009364:	2b00      	cmp	r3, #0
 8009366:	d11f      	bne.n	80093a8 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	461a      	mov	r2, r3
 800936e:	68bb      	ldr	r3, [r7, #8]
 8009370:	781b      	ldrb	r3, [r3, #0]
 8009372:	009b      	lsls	r3, r3, #2
 8009374:	4413      	add	r3, r2
 8009376:	881b      	ldrh	r3, [r3, #0]
 8009378:	b29b      	uxth	r3, r3
 800937a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800937e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009382:	83bb      	strh	r3, [r7, #28]
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	461a      	mov	r2, r3
 800938a:	68bb      	ldr	r3, [r7, #8]
 800938c:	781b      	ldrb	r3, [r3, #0]
 800938e:	009b      	lsls	r3, r3, #2
 8009390:	441a      	add	r2, r3
 8009392:	8bbb      	ldrh	r3, [r7, #28]
 8009394:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009398:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800939c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80093a0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80093a4:	b29b      	uxth	r3, r3
 80093a6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80093a8:	8b7b      	ldrh	r3, [r7, #26]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d008      	beq.n	80093c0 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	6818      	ldr	r0, [r3, #0]
 80093b2:	68bb      	ldr	r3, [r7, #8]
 80093b4:	6959      	ldr	r1, [r3, #20]
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	895a      	ldrh	r2, [r3, #10]
 80093ba:	8b7b      	ldrh	r3, [r7, #26]
 80093bc:	f005 f888 	bl	800e4d0 <USB_ReadPMA>
    }
  }

  return count;
 80093c0:	8b7b      	ldrh	r3, [r7, #26]
}
 80093c2:	4618      	mov	r0, r3
 80093c4:	3720      	adds	r7, #32
 80093c6:	46bd      	mov	sp, r7
 80093c8:	bd80      	pop	{r7, pc}

080093ca <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80093ca:	b580      	push	{r7, lr}
 80093cc:	b0a6      	sub	sp, #152	@ 0x98
 80093ce:	af00      	add	r7, sp, #0
 80093d0:	60f8      	str	r0, [r7, #12]
 80093d2:	60b9      	str	r1, [r7, #8]
 80093d4:	4613      	mov	r3, r2
 80093d6:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80093d8:	88fb      	ldrh	r3, [r7, #6]
 80093da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093de:	2b00      	cmp	r3, #0
 80093e0:	f000 81f7 	beq.w	80097d2 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80093ec:	b29b      	uxth	r3, r3
 80093ee:	461a      	mov	r2, r3
 80093f0:	68bb      	ldr	r3, [r7, #8]
 80093f2:	781b      	ldrb	r3, [r3, #0]
 80093f4:	00db      	lsls	r3, r3, #3
 80093f6:	4413      	add	r3, r2
 80093f8:	68fa      	ldr	r2, [r7, #12]
 80093fa:	6812      	ldr	r2, [r2, #0]
 80093fc:	4413      	add	r3, r2
 80093fe:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009402:	881b      	ldrh	r3, [r3, #0]
 8009404:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009408:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	699a      	ldr	r2, [r3, #24]
 8009410:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009414:	429a      	cmp	r2, r3
 8009416:	d907      	bls.n	8009428 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	699a      	ldr	r2, [r3, #24]
 800941c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009420:	1ad2      	subs	r2, r2, r3
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	619a      	str	r2, [r3, #24]
 8009426:	e002      	b.n	800942e <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	2200      	movs	r2, #0
 800942c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	699b      	ldr	r3, [r3, #24]
 8009432:	2b00      	cmp	r3, #0
 8009434:	f040 80e1 	bne.w	80095fa <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009438:	68bb      	ldr	r3, [r7, #8]
 800943a:	785b      	ldrb	r3, [r3, #1]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d126      	bne.n	800948e <HAL_PCD_EP_DB_Transmit+0xc4>
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	633b      	str	r3, [r7, #48]	@ 0x30
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800944e:	b29b      	uxth	r3, r3
 8009450:	461a      	mov	r2, r3
 8009452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009454:	4413      	add	r3, r2
 8009456:	633b      	str	r3, [r7, #48]	@ 0x30
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	781b      	ldrb	r3, [r3, #0]
 800945c:	00da      	lsls	r2, r3, #3
 800945e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009460:	4413      	add	r3, r2
 8009462:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009466:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800946a:	881b      	ldrh	r3, [r3, #0]
 800946c:	b29b      	uxth	r3, r3
 800946e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009472:	b29a      	uxth	r2, r3
 8009474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009476:	801a      	strh	r2, [r3, #0]
 8009478:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800947a:	881b      	ldrh	r3, [r3, #0]
 800947c:	b29b      	uxth	r3, r3
 800947e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009482:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009486:	b29a      	uxth	r2, r3
 8009488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800948a:	801a      	strh	r2, [r3, #0]
 800948c:	e01a      	b.n	80094c4 <HAL_PCD_EP_DB_Transmit+0xfa>
 800948e:	68bb      	ldr	r3, [r7, #8]
 8009490:	785b      	ldrb	r3, [r3, #1]
 8009492:	2b01      	cmp	r3, #1
 8009494:	d116      	bne.n	80094c4 <HAL_PCD_EP_DB_Transmit+0xfa>
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80094a4:	b29b      	uxth	r3, r3
 80094a6:	461a      	mov	r2, r3
 80094a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094aa:	4413      	add	r3, r2
 80094ac:	63bb      	str	r3, [r7, #56]	@ 0x38
 80094ae:	68bb      	ldr	r3, [r7, #8]
 80094b0:	781b      	ldrb	r3, [r3, #0]
 80094b2:	00da      	lsls	r2, r3, #3
 80094b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094b6:	4413      	add	r3, r2
 80094b8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80094bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80094be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094c0:	2200      	movs	r2, #0
 80094c2:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80094ca:	68bb      	ldr	r3, [r7, #8]
 80094cc:	785b      	ldrb	r3, [r3, #1]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d126      	bne.n	8009520 <HAL_PCD_EP_DB_Transmit+0x156>
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	623b      	str	r3, [r7, #32]
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80094e0:	b29b      	uxth	r3, r3
 80094e2:	461a      	mov	r2, r3
 80094e4:	6a3b      	ldr	r3, [r7, #32]
 80094e6:	4413      	add	r3, r2
 80094e8:	623b      	str	r3, [r7, #32]
 80094ea:	68bb      	ldr	r3, [r7, #8]
 80094ec:	781b      	ldrb	r3, [r3, #0]
 80094ee:	00da      	lsls	r2, r3, #3
 80094f0:	6a3b      	ldr	r3, [r7, #32]
 80094f2:	4413      	add	r3, r2
 80094f4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80094f8:	61fb      	str	r3, [r7, #28]
 80094fa:	69fb      	ldr	r3, [r7, #28]
 80094fc:	881b      	ldrh	r3, [r3, #0]
 80094fe:	b29b      	uxth	r3, r3
 8009500:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009504:	b29a      	uxth	r2, r3
 8009506:	69fb      	ldr	r3, [r7, #28]
 8009508:	801a      	strh	r2, [r3, #0]
 800950a:	69fb      	ldr	r3, [r7, #28]
 800950c:	881b      	ldrh	r3, [r3, #0]
 800950e:	b29b      	uxth	r3, r3
 8009510:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009514:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009518:	b29a      	uxth	r2, r3
 800951a:	69fb      	ldr	r3, [r7, #28]
 800951c:	801a      	strh	r2, [r3, #0]
 800951e:	e017      	b.n	8009550 <HAL_PCD_EP_DB_Transmit+0x186>
 8009520:	68bb      	ldr	r3, [r7, #8]
 8009522:	785b      	ldrb	r3, [r3, #1]
 8009524:	2b01      	cmp	r3, #1
 8009526:	d113      	bne.n	8009550 <HAL_PCD_EP_DB_Transmit+0x186>
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009530:	b29b      	uxth	r3, r3
 8009532:	461a      	mov	r2, r3
 8009534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009536:	4413      	add	r3, r2
 8009538:	62bb      	str	r3, [r7, #40]	@ 0x28
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	781b      	ldrb	r3, [r3, #0]
 800953e:	00da      	lsls	r2, r3, #3
 8009540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009542:	4413      	add	r3, r2
 8009544:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009548:	627b      	str	r3, [r7, #36]	@ 0x24
 800954a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800954c:	2200      	movs	r2, #0
 800954e:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8009550:	68bb      	ldr	r3, [r7, #8]
 8009552:	78db      	ldrb	r3, [r3, #3]
 8009554:	2b02      	cmp	r3, #2
 8009556:	d123      	bne.n	80095a0 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	461a      	mov	r2, r3
 800955e:	68bb      	ldr	r3, [r7, #8]
 8009560:	781b      	ldrb	r3, [r3, #0]
 8009562:	009b      	lsls	r3, r3, #2
 8009564:	4413      	add	r3, r2
 8009566:	881b      	ldrh	r3, [r3, #0]
 8009568:	b29b      	uxth	r3, r3
 800956a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800956e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009572:	837b      	strh	r3, [r7, #26]
 8009574:	8b7b      	ldrh	r3, [r7, #26]
 8009576:	f083 0320 	eor.w	r3, r3, #32
 800957a:	837b      	strh	r3, [r7, #26]
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	461a      	mov	r2, r3
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	781b      	ldrb	r3, [r3, #0]
 8009586:	009b      	lsls	r3, r3, #2
 8009588:	441a      	add	r2, r3
 800958a:	8b7b      	ldrh	r3, [r7, #26]
 800958c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009590:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009594:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009598:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800959c:	b29b      	uxth	r3, r3
 800959e:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	781b      	ldrb	r3, [r3, #0]
 80095a4:	4619      	mov	r1, r3
 80095a6:	68f8      	ldr	r0, [r7, #12]
 80095a8:	f006 ff5d 	bl	8010466 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80095ac:	88fb      	ldrh	r3, [r7, #6]
 80095ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d01f      	beq.n	80095f6 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	461a      	mov	r2, r3
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	781b      	ldrb	r3, [r3, #0]
 80095c0:	009b      	lsls	r3, r3, #2
 80095c2:	4413      	add	r3, r2
 80095c4:	881b      	ldrh	r3, [r3, #0]
 80095c6:	b29b      	uxth	r3, r3
 80095c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80095cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095d0:	833b      	strh	r3, [r7, #24]
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	461a      	mov	r2, r3
 80095d8:	68bb      	ldr	r3, [r7, #8]
 80095da:	781b      	ldrb	r3, [r3, #0]
 80095dc:	009b      	lsls	r3, r3, #2
 80095de:	441a      	add	r2, r3
 80095e0:	8b3b      	ldrh	r3, [r7, #24]
 80095e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80095e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80095ea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80095ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095f2:	b29b      	uxth	r3, r3
 80095f4:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80095f6:	2300      	movs	r3, #0
 80095f8:	e31f      	b.n	8009c3a <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80095fa:	88fb      	ldrh	r3, [r7, #6]
 80095fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009600:	2b00      	cmp	r3, #0
 8009602:	d021      	beq.n	8009648 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	461a      	mov	r2, r3
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	781b      	ldrb	r3, [r3, #0]
 800960e:	009b      	lsls	r3, r3, #2
 8009610:	4413      	add	r3, r2
 8009612:	881b      	ldrh	r3, [r3, #0]
 8009614:	b29b      	uxth	r3, r3
 8009616:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800961a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800961e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	461a      	mov	r2, r3
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	781b      	ldrb	r3, [r3, #0]
 800962c:	009b      	lsls	r3, r3, #2
 800962e:	441a      	add	r2, r3
 8009630:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8009634:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009638:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800963c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009640:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009644:	b29b      	uxth	r3, r3
 8009646:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8009648:	68bb      	ldr	r3, [r7, #8]
 800964a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800964e:	2b01      	cmp	r3, #1
 8009650:	f040 82ca 	bne.w	8009be8 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8009654:	68bb      	ldr	r3, [r7, #8]
 8009656:	695a      	ldr	r2, [r3, #20]
 8009658:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800965c:	441a      	add	r2, r3
 800965e:	68bb      	ldr	r3, [r7, #8]
 8009660:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8009662:	68bb      	ldr	r3, [r7, #8]
 8009664:	69da      	ldr	r2, [r3, #28]
 8009666:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800966a:	441a      	add	r2, r3
 800966c:	68bb      	ldr	r3, [r7, #8]
 800966e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8009670:	68bb      	ldr	r3, [r7, #8]
 8009672:	6a1a      	ldr	r2, [r3, #32]
 8009674:	68bb      	ldr	r3, [r7, #8]
 8009676:	691b      	ldr	r3, [r3, #16]
 8009678:	429a      	cmp	r2, r3
 800967a:	d309      	bcc.n	8009690 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800967c:	68bb      	ldr	r3, [r7, #8]
 800967e:	691b      	ldr	r3, [r3, #16]
 8009680:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	6a1a      	ldr	r2, [r3, #32]
 8009686:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009688:	1ad2      	subs	r2, r2, r3
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	621a      	str	r2, [r3, #32]
 800968e:	e015      	b.n	80096bc <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8009690:	68bb      	ldr	r3, [r7, #8]
 8009692:	6a1b      	ldr	r3, [r3, #32]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d107      	bne.n	80096a8 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8009698:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800969c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	2200      	movs	r2, #0
 80096a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80096a6:	e009      	b.n	80096bc <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80096a8:	68bb      	ldr	r3, [r7, #8]
 80096aa:	2200      	movs	r2, #0
 80096ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80096b0:	68bb      	ldr	r3, [r7, #8]
 80096b2:	6a1b      	ldr	r3, [r3, #32]
 80096b4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	2200      	movs	r2, #0
 80096ba:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80096bc:	68bb      	ldr	r3, [r7, #8]
 80096be:	785b      	ldrb	r3, [r3, #1]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d15f      	bne.n	8009784 <HAL_PCD_EP_DB_Transmit+0x3ba>
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80096d2:	b29b      	uxth	r3, r3
 80096d4:	461a      	mov	r2, r3
 80096d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80096d8:	4413      	add	r3, r2
 80096da:	643b      	str	r3, [r7, #64]	@ 0x40
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	781b      	ldrb	r3, [r3, #0]
 80096e0:	00da      	lsls	r2, r3, #3
 80096e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80096e4:	4413      	add	r3, r2
 80096e6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80096ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80096ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096ee:	881b      	ldrh	r3, [r3, #0]
 80096f0:	b29b      	uxth	r3, r3
 80096f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80096f6:	b29a      	uxth	r2, r3
 80096f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096fa:	801a      	strh	r2, [r3, #0]
 80096fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d10a      	bne.n	8009718 <HAL_PCD_EP_DB_Transmit+0x34e>
 8009702:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009704:	881b      	ldrh	r3, [r3, #0]
 8009706:	b29b      	uxth	r3, r3
 8009708:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800970c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009710:	b29a      	uxth	r2, r3
 8009712:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009714:	801a      	strh	r2, [r3, #0]
 8009716:	e051      	b.n	80097bc <HAL_PCD_EP_DB_Transmit+0x3f2>
 8009718:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800971a:	2b3e      	cmp	r3, #62	@ 0x3e
 800971c:	d816      	bhi.n	800974c <HAL_PCD_EP_DB_Transmit+0x382>
 800971e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009720:	085b      	lsrs	r3, r3, #1
 8009722:	653b      	str	r3, [r7, #80]	@ 0x50
 8009724:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009726:	f003 0301 	and.w	r3, r3, #1
 800972a:	2b00      	cmp	r3, #0
 800972c:	d002      	beq.n	8009734 <HAL_PCD_EP_DB_Transmit+0x36a>
 800972e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009730:	3301      	adds	r3, #1
 8009732:	653b      	str	r3, [r7, #80]	@ 0x50
 8009734:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009736:	881b      	ldrh	r3, [r3, #0]
 8009738:	b29a      	uxth	r2, r3
 800973a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800973c:	b29b      	uxth	r3, r3
 800973e:	029b      	lsls	r3, r3, #10
 8009740:	b29b      	uxth	r3, r3
 8009742:	4313      	orrs	r3, r2
 8009744:	b29a      	uxth	r2, r3
 8009746:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009748:	801a      	strh	r2, [r3, #0]
 800974a:	e037      	b.n	80097bc <HAL_PCD_EP_DB_Transmit+0x3f2>
 800974c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800974e:	095b      	lsrs	r3, r3, #5
 8009750:	653b      	str	r3, [r7, #80]	@ 0x50
 8009752:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009754:	f003 031f 	and.w	r3, r3, #31
 8009758:	2b00      	cmp	r3, #0
 800975a:	d102      	bne.n	8009762 <HAL_PCD_EP_DB_Transmit+0x398>
 800975c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800975e:	3b01      	subs	r3, #1
 8009760:	653b      	str	r3, [r7, #80]	@ 0x50
 8009762:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009764:	881b      	ldrh	r3, [r3, #0]
 8009766:	b29a      	uxth	r2, r3
 8009768:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800976a:	b29b      	uxth	r3, r3
 800976c:	029b      	lsls	r3, r3, #10
 800976e:	b29b      	uxth	r3, r3
 8009770:	4313      	orrs	r3, r2
 8009772:	b29b      	uxth	r3, r3
 8009774:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009778:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800977c:	b29a      	uxth	r2, r3
 800977e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009780:	801a      	strh	r2, [r3, #0]
 8009782:	e01b      	b.n	80097bc <HAL_PCD_EP_DB_Transmit+0x3f2>
 8009784:	68bb      	ldr	r3, [r7, #8]
 8009786:	785b      	ldrb	r3, [r3, #1]
 8009788:	2b01      	cmp	r3, #1
 800978a:	d117      	bne.n	80097bc <HAL_PCD_EP_DB_Transmit+0x3f2>
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800979a:	b29b      	uxth	r3, r3
 800979c:	461a      	mov	r2, r3
 800979e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80097a0:	4413      	add	r3, r2
 80097a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80097a4:	68bb      	ldr	r3, [r7, #8]
 80097a6:	781b      	ldrb	r3, [r3, #0]
 80097a8:	00da      	lsls	r2, r3, #3
 80097aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80097ac:	4413      	add	r3, r2
 80097ae:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80097b2:	647b      	str	r3, [r7, #68]	@ 0x44
 80097b4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80097b6:	b29a      	uxth	r2, r3
 80097b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80097ba:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	6818      	ldr	r0, [r3, #0]
 80097c0:	68bb      	ldr	r3, [r7, #8]
 80097c2:	6959      	ldr	r1, [r3, #20]
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	891a      	ldrh	r2, [r3, #8]
 80097c8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80097ca:	b29b      	uxth	r3, r3
 80097cc:	f004 fe3d 	bl	800e44a <USB_WritePMA>
 80097d0:	e20a      	b.n	8009be8 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80097da:	b29b      	uxth	r3, r3
 80097dc:	461a      	mov	r2, r3
 80097de:	68bb      	ldr	r3, [r7, #8]
 80097e0:	781b      	ldrb	r3, [r3, #0]
 80097e2:	00db      	lsls	r3, r3, #3
 80097e4:	4413      	add	r3, r2
 80097e6:	68fa      	ldr	r2, [r7, #12]
 80097e8:	6812      	ldr	r2, [r2, #0]
 80097ea:	4413      	add	r3, r2
 80097ec:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80097f0:	881b      	ldrh	r3, [r3, #0]
 80097f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80097f6:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 80097fa:	68bb      	ldr	r3, [r7, #8]
 80097fc:	699a      	ldr	r2, [r3, #24]
 80097fe:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009802:	429a      	cmp	r2, r3
 8009804:	d307      	bcc.n	8009816 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8009806:	68bb      	ldr	r3, [r7, #8]
 8009808:	699a      	ldr	r2, [r3, #24]
 800980a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800980e:	1ad2      	subs	r2, r2, r3
 8009810:	68bb      	ldr	r3, [r7, #8]
 8009812:	619a      	str	r2, [r3, #24]
 8009814:	e002      	b.n	800981c <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8009816:	68bb      	ldr	r3, [r7, #8]
 8009818:	2200      	movs	r2, #0
 800981a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800981c:	68bb      	ldr	r3, [r7, #8]
 800981e:	699b      	ldr	r3, [r3, #24]
 8009820:	2b00      	cmp	r3, #0
 8009822:	f040 80f6 	bne.w	8009a12 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009826:	68bb      	ldr	r3, [r7, #8]
 8009828:	785b      	ldrb	r3, [r3, #1]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d126      	bne.n	800987c <HAL_PCD_EP_DB_Transmit+0x4b2>
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	677b      	str	r3, [r7, #116]	@ 0x74
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800983c:	b29b      	uxth	r3, r3
 800983e:	461a      	mov	r2, r3
 8009840:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009842:	4413      	add	r3, r2
 8009844:	677b      	str	r3, [r7, #116]	@ 0x74
 8009846:	68bb      	ldr	r3, [r7, #8]
 8009848:	781b      	ldrb	r3, [r3, #0]
 800984a:	00da      	lsls	r2, r3, #3
 800984c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800984e:	4413      	add	r3, r2
 8009850:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009854:	673b      	str	r3, [r7, #112]	@ 0x70
 8009856:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009858:	881b      	ldrh	r3, [r3, #0]
 800985a:	b29b      	uxth	r3, r3
 800985c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009860:	b29a      	uxth	r2, r3
 8009862:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009864:	801a      	strh	r2, [r3, #0]
 8009866:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009868:	881b      	ldrh	r3, [r3, #0]
 800986a:	b29b      	uxth	r3, r3
 800986c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009870:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009874:	b29a      	uxth	r2, r3
 8009876:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009878:	801a      	strh	r2, [r3, #0]
 800987a:	e01a      	b.n	80098b2 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800987c:	68bb      	ldr	r3, [r7, #8]
 800987e:	785b      	ldrb	r3, [r3, #1]
 8009880:	2b01      	cmp	r3, #1
 8009882:	d116      	bne.n	80098b2 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009892:	b29b      	uxth	r3, r3
 8009894:	461a      	mov	r2, r3
 8009896:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009898:	4413      	add	r3, r2
 800989a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	781b      	ldrb	r3, [r3, #0]
 80098a0:	00da      	lsls	r2, r3, #3
 80098a2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80098a4:	4413      	add	r3, r2
 80098a6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80098aa:	67bb      	str	r3, [r7, #120]	@ 0x78
 80098ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80098ae:	2200      	movs	r2, #0
 80098b0:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80098ba:	68bb      	ldr	r3, [r7, #8]
 80098bc:	785b      	ldrb	r3, [r3, #1]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d12f      	bne.n	8009922 <HAL_PCD_EP_DB_Transmit+0x558>
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80098d2:	b29b      	uxth	r3, r3
 80098d4:	461a      	mov	r2, r3
 80098d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80098da:	4413      	add	r3, r2
 80098dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80098e0:	68bb      	ldr	r3, [r7, #8]
 80098e2:	781b      	ldrb	r3, [r3, #0]
 80098e4:	00da      	lsls	r2, r3, #3
 80098e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80098ea:	4413      	add	r3, r2
 80098ec:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80098f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80098f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80098f8:	881b      	ldrh	r3, [r3, #0]
 80098fa:	b29b      	uxth	r3, r3
 80098fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009900:	b29a      	uxth	r2, r3
 8009902:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009906:	801a      	strh	r2, [r3, #0]
 8009908:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800990c:	881b      	ldrh	r3, [r3, #0]
 800990e:	b29b      	uxth	r3, r3
 8009910:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009914:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009918:	b29a      	uxth	r2, r3
 800991a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800991e:	801a      	strh	r2, [r3, #0]
 8009920:	e01c      	b.n	800995c <HAL_PCD_EP_DB_Transmit+0x592>
 8009922:	68bb      	ldr	r3, [r7, #8]
 8009924:	785b      	ldrb	r3, [r3, #1]
 8009926:	2b01      	cmp	r3, #1
 8009928:	d118      	bne.n	800995c <HAL_PCD_EP_DB_Transmit+0x592>
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009932:	b29b      	uxth	r3, r3
 8009934:	461a      	mov	r2, r3
 8009936:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800993a:	4413      	add	r3, r2
 800993c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009940:	68bb      	ldr	r3, [r7, #8]
 8009942:	781b      	ldrb	r3, [r3, #0]
 8009944:	00da      	lsls	r2, r3, #3
 8009946:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800994a:	4413      	add	r3, r2
 800994c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009950:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009954:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009958:	2200      	movs	r2, #0
 800995a:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	78db      	ldrb	r3, [r3, #3]
 8009960:	2b02      	cmp	r3, #2
 8009962:	d127      	bne.n	80099b4 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	461a      	mov	r2, r3
 800996a:	68bb      	ldr	r3, [r7, #8]
 800996c:	781b      	ldrb	r3, [r3, #0]
 800996e:	009b      	lsls	r3, r3, #2
 8009970:	4413      	add	r3, r2
 8009972:	881b      	ldrh	r3, [r3, #0]
 8009974:	b29b      	uxth	r3, r3
 8009976:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800997a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800997e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8009982:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009986:	f083 0320 	eor.w	r3, r3, #32
 800998a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	461a      	mov	r2, r3
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	781b      	ldrb	r3, [r3, #0]
 8009998:	009b      	lsls	r3, r3, #2
 800999a:	441a      	add	r2, r3
 800999c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80099a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80099a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80099a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80099ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099b0:	b29b      	uxth	r3, r3
 80099b2:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80099b4:	68bb      	ldr	r3, [r7, #8]
 80099b6:	781b      	ldrb	r3, [r3, #0]
 80099b8:	4619      	mov	r1, r3
 80099ba:	68f8      	ldr	r0, [r7, #12]
 80099bc:	f006 fd53 	bl	8010466 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80099c0:	88fb      	ldrh	r3, [r7, #6]
 80099c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d121      	bne.n	8009a0e <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	461a      	mov	r2, r3
 80099d0:	68bb      	ldr	r3, [r7, #8]
 80099d2:	781b      	ldrb	r3, [r3, #0]
 80099d4:	009b      	lsls	r3, r3, #2
 80099d6:	4413      	add	r3, r2
 80099d8:	881b      	ldrh	r3, [r3, #0]
 80099da:	b29b      	uxth	r3, r3
 80099dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80099e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80099e4:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	461a      	mov	r2, r3
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	781b      	ldrb	r3, [r3, #0]
 80099f2:	009b      	lsls	r3, r3, #2
 80099f4:	441a      	add	r2, r3
 80099f6:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80099fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80099fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009a02:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009a06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a0a:	b29b      	uxth	r3, r3
 8009a0c:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8009a0e:	2300      	movs	r3, #0
 8009a10:	e113      	b.n	8009c3a <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8009a12:	88fb      	ldrh	r3, [r7, #6]
 8009a14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d121      	bne.n	8009a60 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	461a      	mov	r2, r3
 8009a22:	68bb      	ldr	r3, [r7, #8]
 8009a24:	781b      	ldrb	r3, [r3, #0]
 8009a26:	009b      	lsls	r3, r3, #2
 8009a28:	4413      	add	r3, r2
 8009a2a:	881b      	ldrh	r3, [r3, #0]
 8009a2c:	b29b      	uxth	r3, r3
 8009a2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009a32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a36:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	461a      	mov	r2, r3
 8009a40:	68bb      	ldr	r3, [r7, #8]
 8009a42:	781b      	ldrb	r3, [r3, #0]
 8009a44:	009b      	lsls	r3, r3, #2
 8009a46:	441a      	add	r2, r3
 8009a48:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8009a4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009a50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009a54:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009a58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a5c:	b29b      	uxth	r3, r3
 8009a5e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8009a60:	68bb      	ldr	r3, [r7, #8]
 8009a62:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009a66:	2b01      	cmp	r3, #1
 8009a68:	f040 80be 	bne.w	8009be8 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8009a6c:	68bb      	ldr	r3, [r7, #8]
 8009a6e:	695a      	ldr	r2, [r3, #20]
 8009a70:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009a74:	441a      	add	r2, r3
 8009a76:	68bb      	ldr	r3, [r7, #8]
 8009a78:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8009a7a:	68bb      	ldr	r3, [r7, #8]
 8009a7c:	69da      	ldr	r2, [r3, #28]
 8009a7e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009a82:	441a      	add	r2, r3
 8009a84:	68bb      	ldr	r3, [r7, #8]
 8009a86:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8009a88:	68bb      	ldr	r3, [r7, #8]
 8009a8a:	6a1a      	ldr	r2, [r3, #32]
 8009a8c:	68bb      	ldr	r3, [r7, #8]
 8009a8e:	691b      	ldr	r3, [r3, #16]
 8009a90:	429a      	cmp	r2, r3
 8009a92:	d309      	bcc.n	8009aa8 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8009a94:	68bb      	ldr	r3, [r7, #8]
 8009a96:	691b      	ldr	r3, [r3, #16]
 8009a98:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8009a9a:	68bb      	ldr	r3, [r7, #8]
 8009a9c:	6a1a      	ldr	r2, [r3, #32]
 8009a9e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009aa0:	1ad2      	subs	r2, r2, r3
 8009aa2:	68bb      	ldr	r3, [r7, #8]
 8009aa4:	621a      	str	r2, [r3, #32]
 8009aa6:	e015      	b.n	8009ad4 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8009aa8:	68bb      	ldr	r3, [r7, #8]
 8009aaa:	6a1b      	ldr	r3, [r3, #32]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d107      	bne.n	8009ac0 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8009ab0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009ab4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8009ab6:	68bb      	ldr	r3, [r7, #8]
 8009ab8:	2200      	movs	r2, #0
 8009aba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8009abe:	e009      	b.n	8009ad4 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	6a1b      	ldr	r3, [r3, #32]
 8009ac4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8009ac6:	68bb      	ldr	r3, [r7, #8]
 8009ac8:	2200      	movs	r2, #0
 8009aca:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8009acc:	68bb      	ldr	r3, [r7, #8]
 8009ace:	2200      	movs	r2, #0
 8009ad0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009ada:	68bb      	ldr	r3, [r7, #8]
 8009adc:	785b      	ldrb	r3, [r3, #1]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d15f      	bne.n	8009ba2 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009af0:	b29b      	uxth	r3, r3
 8009af2:	461a      	mov	r2, r3
 8009af4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009af6:	4413      	add	r3, r2
 8009af8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009afa:	68bb      	ldr	r3, [r7, #8]
 8009afc:	781b      	ldrb	r3, [r3, #0]
 8009afe:	00da      	lsls	r2, r3, #3
 8009b00:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009b02:	4413      	add	r3, r2
 8009b04:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009b08:	667b      	str	r3, [r7, #100]	@ 0x64
 8009b0a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b0c:	881b      	ldrh	r3, [r3, #0]
 8009b0e:	b29b      	uxth	r3, r3
 8009b10:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009b14:	b29a      	uxth	r2, r3
 8009b16:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b18:	801a      	strh	r2, [r3, #0]
 8009b1a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d10a      	bne.n	8009b36 <HAL_PCD_EP_DB_Transmit+0x76c>
 8009b20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b22:	881b      	ldrh	r3, [r3, #0]
 8009b24:	b29b      	uxth	r3, r3
 8009b26:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009b2a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009b2e:	b29a      	uxth	r2, r3
 8009b30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b32:	801a      	strh	r2, [r3, #0]
 8009b34:	e04e      	b.n	8009bd4 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009b36:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b38:	2b3e      	cmp	r3, #62	@ 0x3e
 8009b3a:	d816      	bhi.n	8009b6a <HAL_PCD_EP_DB_Transmit+0x7a0>
 8009b3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b3e:	085b      	lsrs	r3, r3, #1
 8009b40:	663b      	str	r3, [r7, #96]	@ 0x60
 8009b42:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b44:	f003 0301 	and.w	r3, r3, #1
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d002      	beq.n	8009b52 <HAL_PCD_EP_DB_Transmit+0x788>
 8009b4c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009b4e:	3301      	adds	r3, #1
 8009b50:	663b      	str	r3, [r7, #96]	@ 0x60
 8009b52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b54:	881b      	ldrh	r3, [r3, #0]
 8009b56:	b29a      	uxth	r2, r3
 8009b58:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009b5a:	b29b      	uxth	r3, r3
 8009b5c:	029b      	lsls	r3, r3, #10
 8009b5e:	b29b      	uxth	r3, r3
 8009b60:	4313      	orrs	r3, r2
 8009b62:	b29a      	uxth	r2, r3
 8009b64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b66:	801a      	strh	r2, [r3, #0]
 8009b68:	e034      	b.n	8009bd4 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009b6a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b6c:	095b      	lsrs	r3, r3, #5
 8009b6e:	663b      	str	r3, [r7, #96]	@ 0x60
 8009b70:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b72:	f003 031f 	and.w	r3, r3, #31
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d102      	bne.n	8009b80 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8009b7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009b7c:	3b01      	subs	r3, #1
 8009b7e:	663b      	str	r3, [r7, #96]	@ 0x60
 8009b80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b82:	881b      	ldrh	r3, [r3, #0]
 8009b84:	b29a      	uxth	r2, r3
 8009b86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009b88:	b29b      	uxth	r3, r3
 8009b8a:	029b      	lsls	r3, r3, #10
 8009b8c:	b29b      	uxth	r3, r3
 8009b8e:	4313      	orrs	r3, r2
 8009b90:	b29b      	uxth	r3, r3
 8009b92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009b96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009b9a:	b29a      	uxth	r2, r3
 8009b9c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b9e:	801a      	strh	r2, [r3, #0]
 8009ba0:	e018      	b.n	8009bd4 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009ba2:	68bb      	ldr	r3, [r7, #8]
 8009ba4:	785b      	ldrb	r3, [r3, #1]
 8009ba6:	2b01      	cmp	r3, #1
 8009ba8:	d114      	bne.n	8009bd4 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009bb2:	b29b      	uxth	r3, r3
 8009bb4:	461a      	mov	r2, r3
 8009bb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009bb8:	4413      	add	r3, r2
 8009bba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009bbc:	68bb      	ldr	r3, [r7, #8]
 8009bbe:	781b      	ldrb	r3, [r3, #0]
 8009bc0:	00da      	lsls	r2, r3, #3
 8009bc2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009bc4:	4413      	add	r3, r2
 8009bc6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009bca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009bcc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009bce:	b29a      	uxth	r2, r3
 8009bd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bd2:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	6818      	ldr	r0, [r3, #0]
 8009bd8:	68bb      	ldr	r3, [r7, #8]
 8009bda:	6959      	ldr	r1, [r3, #20]
 8009bdc:	68bb      	ldr	r3, [r7, #8]
 8009bde:	895a      	ldrh	r2, [r3, #10]
 8009be0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009be2:	b29b      	uxth	r3, r3
 8009be4:	f004 fc31 	bl	800e44a <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	461a      	mov	r2, r3
 8009bee:	68bb      	ldr	r3, [r7, #8]
 8009bf0:	781b      	ldrb	r3, [r3, #0]
 8009bf2:	009b      	lsls	r3, r3, #2
 8009bf4:	4413      	add	r3, r2
 8009bf6:	881b      	ldrh	r3, [r3, #0]
 8009bf8:	b29b      	uxth	r3, r3
 8009bfa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009bfe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c02:	82fb      	strh	r3, [r7, #22]
 8009c04:	8afb      	ldrh	r3, [r7, #22]
 8009c06:	f083 0310 	eor.w	r3, r3, #16
 8009c0a:	82fb      	strh	r3, [r7, #22]
 8009c0c:	8afb      	ldrh	r3, [r7, #22]
 8009c0e:	f083 0320 	eor.w	r3, r3, #32
 8009c12:	82fb      	strh	r3, [r7, #22]
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	461a      	mov	r2, r3
 8009c1a:	68bb      	ldr	r3, [r7, #8]
 8009c1c:	781b      	ldrb	r3, [r3, #0]
 8009c1e:	009b      	lsls	r3, r3, #2
 8009c20:	441a      	add	r2, r3
 8009c22:	8afb      	ldrh	r3, [r7, #22]
 8009c24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009c28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009c2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009c30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c34:	b29b      	uxth	r3, r3
 8009c36:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8009c38:	2300      	movs	r3, #0
}
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	3798      	adds	r7, #152	@ 0x98
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}

08009c42 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8009c42:	b480      	push	{r7}
 8009c44:	b087      	sub	sp, #28
 8009c46:	af00      	add	r7, sp, #0
 8009c48:	60f8      	str	r0, [r7, #12]
 8009c4a:	607b      	str	r3, [r7, #4]
 8009c4c:	460b      	mov	r3, r1
 8009c4e:	817b      	strh	r3, [r7, #10]
 8009c50:	4613      	mov	r3, r2
 8009c52:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8009c54:	897b      	ldrh	r3, [r7, #10]
 8009c56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c5a:	b29b      	uxth	r3, r3
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d00b      	beq.n	8009c78 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009c60:	897b      	ldrh	r3, [r7, #10]
 8009c62:	f003 0207 	and.w	r2, r3, #7
 8009c66:	4613      	mov	r3, r2
 8009c68:	009b      	lsls	r3, r3, #2
 8009c6a:	4413      	add	r3, r2
 8009c6c:	00db      	lsls	r3, r3, #3
 8009c6e:	3310      	adds	r3, #16
 8009c70:	68fa      	ldr	r2, [r7, #12]
 8009c72:	4413      	add	r3, r2
 8009c74:	617b      	str	r3, [r7, #20]
 8009c76:	e009      	b.n	8009c8c <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009c78:	897a      	ldrh	r2, [r7, #10]
 8009c7a:	4613      	mov	r3, r2
 8009c7c:	009b      	lsls	r3, r3, #2
 8009c7e:	4413      	add	r3, r2
 8009c80:	00db      	lsls	r3, r3, #3
 8009c82:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009c86:	68fa      	ldr	r2, [r7, #12]
 8009c88:	4413      	add	r3, r2
 8009c8a:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8009c8c:	893b      	ldrh	r3, [r7, #8]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d107      	bne.n	8009ca2 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8009c92:	697b      	ldr	r3, [r7, #20]
 8009c94:	2200      	movs	r2, #0
 8009c96:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	b29a      	uxth	r2, r3
 8009c9c:	697b      	ldr	r3, [r7, #20]
 8009c9e:	80da      	strh	r2, [r3, #6]
 8009ca0:	e00b      	b.n	8009cba <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8009ca2:	697b      	ldr	r3, [r7, #20]
 8009ca4:	2201      	movs	r2, #1
 8009ca6:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	b29a      	uxth	r2, r3
 8009cac:	697b      	ldr	r3, [r7, #20]
 8009cae:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	0c1b      	lsrs	r3, r3, #16
 8009cb4:	b29a      	uxth	r2, r3
 8009cb6:	697b      	ldr	r3, [r7, #20]
 8009cb8:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8009cba:	2300      	movs	r3, #0
}
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	371c      	adds	r7, #28
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc6:	4770      	bx	lr

08009cc8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8009cc8:	b480      	push	{r7}
 8009cca:	b085      	sub	sp, #20
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	2201      	movs	r2, #1
 8009cda:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009cec:	b29b      	uxth	r3, r3
 8009cee:	f043 0301 	orr.w	r3, r3, #1
 8009cf2:	b29a      	uxth	r2, r3
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009d00:	b29b      	uxth	r3, r3
 8009d02:	f043 0302 	orr.w	r3, r3, #2
 8009d06:	b29a      	uxth	r2, r3
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8009d0e:	2300      	movs	r3, #0
}
 8009d10:	4618      	mov	r0, r3
 8009d12:	3714      	adds	r7, #20
 8009d14:	46bd      	mov	sp, r7
 8009d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1a:	4770      	bx	lr

08009d1c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009d1c:	b480      	push	{r7}
 8009d1e:	b085      	sub	sp, #20
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d141      	bne.n	8009dae <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009d2a:	4b4b      	ldr	r3, [pc, #300]	@ (8009e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009d32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d36:	d131      	bne.n	8009d9c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009d38:	4b47      	ldr	r3, [pc, #284]	@ (8009e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d3e:	4a46      	ldr	r2, [pc, #280]	@ (8009e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d44:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009d48:	4b43      	ldr	r3, [pc, #268]	@ (8009e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009d50:	4a41      	ldr	r2, [pc, #260]	@ (8009e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d52:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009d56:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009d58:	4b40      	ldr	r3, [pc, #256]	@ (8009e5c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	2232      	movs	r2, #50	@ 0x32
 8009d5e:	fb02 f303 	mul.w	r3, r2, r3
 8009d62:	4a3f      	ldr	r2, [pc, #252]	@ (8009e60 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009d64:	fba2 2303 	umull	r2, r3, r2, r3
 8009d68:	0c9b      	lsrs	r3, r3, #18
 8009d6a:	3301      	adds	r3, #1
 8009d6c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009d6e:	e002      	b.n	8009d76 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	3b01      	subs	r3, #1
 8009d74:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009d76:	4b38      	ldr	r3, [pc, #224]	@ (8009e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d78:	695b      	ldr	r3, [r3, #20]
 8009d7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d82:	d102      	bne.n	8009d8a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d1f2      	bne.n	8009d70 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009d8a:	4b33      	ldr	r3, [pc, #204]	@ (8009e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d8c:	695b      	ldr	r3, [r3, #20]
 8009d8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d96:	d158      	bne.n	8009e4a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009d98:	2303      	movs	r3, #3
 8009d9a:	e057      	b.n	8009e4c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009d9c:	4b2e      	ldr	r3, [pc, #184]	@ (8009e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009da2:	4a2d      	ldr	r2, [pc, #180]	@ (8009e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009da4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009da8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009dac:	e04d      	b.n	8009e4a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009db4:	d141      	bne.n	8009e3a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009db6:	4b28      	ldr	r3, [pc, #160]	@ (8009e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009dbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009dc2:	d131      	bne.n	8009e28 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009dc4:	4b24      	ldr	r3, [pc, #144]	@ (8009e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009dc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009dca:	4a23      	ldr	r2, [pc, #140]	@ (8009e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009dcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009dd0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009dd4:	4b20      	ldr	r3, [pc, #128]	@ (8009e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009ddc:	4a1e      	ldr	r2, [pc, #120]	@ (8009e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009dde:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009de2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009de4:	4b1d      	ldr	r3, [pc, #116]	@ (8009e5c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	2232      	movs	r2, #50	@ 0x32
 8009dea:	fb02 f303 	mul.w	r3, r2, r3
 8009dee:	4a1c      	ldr	r2, [pc, #112]	@ (8009e60 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009df0:	fba2 2303 	umull	r2, r3, r2, r3
 8009df4:	0c9b      	lsrs	r3, r3, #18
 8009df6:	3301      	adds	r3, #1
 8009df8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009dfa:	e002      	b.n	8009e02 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	3b01      	subs	r3, #1
 8009e00:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009e02:	4b15      	ldr	r3, [pc, #84]	@ (8009e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e04:	695b      	ldr	r3, [r3, #20]
 8009e06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009e0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009e0e:	d102      	bne.n	8009e16 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d1f2      	bne.n	8009dfc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009e16:	4b10      	ldr	r3, [pc, #64]	@ (8009e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e18:	695b      	ldr	r3, [r3, #20]
 8009e1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009e1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009e22:	d112      	bne.n	8009e4a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009e24:	2303      	movs	r3, #3
 8009e26:	e011      	b.n	8009e4c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009e28:	4b0b      	ldr	r3, [pc, #44]	@ (8009e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e2e:	4a0a      	ldr	r2, [pc, #40]	@ (8009e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009e34:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009e38:	e007      	b.n	8009e4a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009e3a:	4b07      	ldr	r3, [pc, #28]	@ (8009e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009e42:	4a05      	ldr	r2, [pc, #20]	@ (8009e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009e44:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009e48:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8009e4a:	2300      	movs	r3, #0
}
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	3714      	adds	r7, #20
 8009e50:	46bd      	mov	sp, r7
 8009e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e56:	4770      	bx	lr
 8009e58:	40007000 	.word	0x40007000
 8009e5c:	20000004 	.word	0x20000004
 8009e60:	431bde83 	.word	0x431bde83

08009e64 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8009e64:	b480      	push	{r7}
 8009e66:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8009e68:	4b05      	ldr	r3, [pc, #20]	@ (8009e80 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009e6a:	689b      	ldr	r3, [r3, #8]
 8009e6c:	4a04      	ldr	r2, [pc, #16]	@ (8009e80 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009e6e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009e72:	6093      	str	r3, [r2, #8]
}
 8009e74:	bf00      	nop
 8009e76:	46bd      	mov	sp, r7
 8009e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7c:	4770      	bx	lr
 8009e7e:	bf00      	nop
 8009e80:	40007000 	.word	0x40007000

08009e84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b088      	sub	sp, #32
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d101      	bne.n	8009e96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009e92:	2301      	movs	r3, #1
 8009e94:	e2fe      	b.n	800a494 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	f003 0301 	and.w	r3, r3, #1
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d075      	beq.n	8009f8e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009ea2:	4b97      	ldr	r3, [pc, #604]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 8009ea4:	689b      	ldr	r3, [r3, #8]
 8009ea6:	f003 030c 	and.w	r3, r3, #12
 8009eaa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009eac:	4b94      	ldr	r3, [pc, #592]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 8009eae:	68db      	ldr	r3, [r3, #12]
 8009eb0:	f003 0303 	and.w	r3, r3, #3
 8009eb4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8009eb6:	69bb      	ldr	r3, [r7, #24]
 8009eb8:	2b0c      	cmp	r3, #12
 8009eba:	d102      	bne.n	8009ec2 <HAL_RCC_OscConfig+0x3e>
 8009ebc:	697b      	ldr	r3, [r7, #20]
 8009ebe:	2b03      	cmp	r3, #3
 8009ec0:	d002      	beq.n	8009ec8 <HAL_RCC_OscConfig+0x44>
 8009ec2:	69bb      	ldr	r3, [r7, #24]
 8009ec4:	2b08      	cmp	r3, #8
 8009ec6:	d10b      	bne.n	8009ee0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009ec8:	4b8d      	ldr	r3, [pc, #564]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d05b      	beq.n	8009f8c <HAL_RCC_OscConfig+0x108>
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	685b      	ldr	r3, [r3, #4]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d157      	bne.n	8009f8c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009edc:	2301      	movs	r3, #1
 8009ede:	e2d9      	b.n	800a494 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	685b      	ldr	r3, [r3, #4]
 8009ee4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ee8:	d106      	bne.n	8009ef8 <HAL_RCC_OscConfig+0x74>
 8009eea:	4b85      	ldr	r3, [pc, #532]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	4a84      	ldr	r2, [pc, #528]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 8009ef0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009ef4:	6013      	str	r3, [r2, #0]
 8009ef6:	e01d      	b.n	8009f34 <HAL_RCC_OscConfig+0xb0>
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	685b      	ldr	r3, [r3, #4]
 8009efc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009f00:	d10c      	bne.n	8009f1c <HAL_RCC_OscConfig+0x98>
 8009f02:	4b7f      	ldr	r3, [pc, #508]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	4a7e      	ldr	r2, [pc, #504]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 8009f08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009f0c:	6013      	str	r3, [r2, #0]
 8009f0e:	4b7c      	ldr	r3, [pc, #496]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	4a7b      	ldr	r2, [pc, #492]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 8009f14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009f18:	6013      	str	r3, [r2, #0]
 8009f1a:	e00b      	b.n	8009f34 <HAL_RCC_OscConfig+0xb0>
 8009f1c:	4b78      	ldr	r3, [pc, #480]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	4a77      	ldr	r2, [pc, #476]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 8009f22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009f26:	6013      	str	r3, [r2, #0]
 8009f28:	4b75      	ldr	r3, [pc, #468]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	4a74      	ldr	r2, [pc, #464]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 8009f2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009f32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	685b      	ldr	r3, [r3, #4]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d013      	beq.n	8009f64 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f3c:	f7fa fdd6 	bl	8004aec <HAL_GetTick>
 8009f40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009f42:	e008      	b.n	8009f56 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009f44:	f7fa fdd2 	bl	8004aec <HAL_GetTick>
 8009f48:	4602      	mov	r2, r0
 8009f4a:	693b      	ldr	r3, [r7, #16]
 8009f4c:	1ad3      	subs	r3, r2, r3
 8009f4e:	2b64      	cmp	r3, #100	@ 0x64
 8009f50:	d901      	bls.n	8009f56 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009f52:	2303      	movs	r3, #3
 8009f54:	e29e      	b.n	800a494 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009f56:	4b6a      	ldr	r3, [pc, #424]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d0f0      	beq.n	8009f44 <HAL_RCC_OscConfig+0xc0>
 8009f62:	e014      	b.n	8009f8e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f64:	f7fa fdc2 	bl	8004aec <HAL_GetTick>
 8009f68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009f6a:	e008      	b.n	8009f7e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009f6c:	f7fa fdbe 	bl	8004aec <HAL_GetTick>
 8009f70:	4602      	mov	r2, r0
 8009f72:	693b      	ldr	r3, [r7, #16]
 8009f74:	1ad3      	subs	r3, r2, r3
 8009f76:	2b64      	cmp	r3, #100	@ 0x64
 8009f78:	d901      	bls.n	8009f7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009f7a:	2303      	movs	r3, #3
 8009f7c:	e28a      	b.n	800a494 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009f7e:	4b60      	ldr	r3, [pc, #384]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d1f0      	bne.n	8009f6c <HAL_RCC_OscConfig+0xe8>
 8009f8a:	e000      	b.n	8009f8e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009f8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	f003 0302 	and.w	r3, r3, #2
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d075      	beq.n	800a086 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009f9a:	4b59      	ldr	r3, [pc, #356]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 8009f9c:	689b      	ldr	r3, [r3, #8]
 8009f9e:	f003 030c 	and.w	r3, r3, #12
 8009fa2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009fa4:	4b56      	ldr	r3, [pc, #344]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 8009fa6:	68db      	ldr	r3, [r3, #12]
 8009fa8:	f003 0303 	and.w	r3, r3, #3
 8009fac:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8009fae:	69bb      	ldr	r3, [r7, #24]
 8009fb0:	2b0c      	cmp	r3, #12
 8009fb2:	d102      	bne.n	8009fba <HAL_RCC_OscConfig+0x136>
 8009fb4:	697b      	ldr	r3, [r7, #20]
 8009fb6:	2b02      	cmp	r3, #2
 8009fb8:	d002      	beq.n	8009fc0 <HAL_RCC_OscConfig+0x13c>
 8009fba:	69bb      	ldr	r3, [r7, #24]
 8009fbc:	2b04      	cmp	r3, #4
 8009fbe:	d11f      	bne.n	800a000 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009fc0:	4b4f      	ldr	r3, [pc, #316]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d005      	beq.n	8009fd8 <HAL_RCC_OscConfig+0x154>
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	68db      	ldr	r3, [r3, #12]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d101      	bne.n	8009fd8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8009fd4:	2301      	movs	r3, #1
 8009fd6:	e25d      	b.n	800a494 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009fd8:	4b49      	ldr	r3, [pc, #292]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 8009fda:	685b      	ldr	r3, [r3, #4]
 8009fdc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	691b      	ldr	r3, [r3, #16]
 8009fe4:	061b      	lsls	r3, r3, #24
 8009fe6:	4946      	ldr	r1, [pc, #280]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 8009fe8:	4313      	orrs	r3, r2
 8009fea:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009fec:	4b45      	ldr	r3, [pc, #276]	@ (800a104 <HAL_RCC_OscConfig+0x280>)
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	f7fa fd2f 	bl	8004a54 <HAL_InitTick>
 8009ff6:	4603      	mov	r3, r0
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d043      	beq.n	800a084 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009ffc:	2301      	movs	r3, #1
 8009ffe:	e249      	b.n	800a494 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	68db      	ldr	r3, [r3, #12]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d023      	beq.n	800a050 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a008:	4b3d      	ldr	r3, [pc, #244]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	4a3c      	ldr	r2, [pc, #240]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 800a00e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a012:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a014:	f7fa fd6a 	bl	8004aec <HAL_GetTick>
 800a018:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a01a:	e008      	b.n	800a02e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a01c:	f7fa fd66 	bl	8004aec <HAL_GetTick>
 800a020:	4602      	mov	r2, r0
 800a022:	693b      	ldr	r3, [r7, #16]
 800a024:	1ad3      	subs	r3, r2, r3
 800a026:	2b02      	cmp	r3, #2
 800a028:	d901      	bls.n	800a02e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a02a:	2303      	movs	r3, #3
 800a02c:	e232      	b.n	800a494 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a02e:	4b34      	ldr	r3, [pc, #208]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a036:	2b00      	cmp	r3, #0
 800a038:	d0f0      	beq.n	800a01c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a03a:	4b31      	ldr	r3, [pc, #196]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 800a03c:	685b      	ldr	r3, [r3, #4]
 800a03e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	691b      	ldr	r3, [r3, #16]
 800a046:	061b      	lsls	r3, r3, #24
 800a048:	492d      	ldr	r1, [pc, #180]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 800a04a:	4313      	orrs	r3, r2
 800a04c:	604b      	str	r3, [r1, #4]
 800a04e:	e01a      	b.n	800a086 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a050:	4b2b      	ldr	r3, [pc, #172]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	4a2a      	ldr	r2, [pc, #168]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 800a056:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a05a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a05c:	f7fa fd46 	bl	8004aec <HAL_GetTick>
 800a060:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a062:	e008      	b.n	800a076 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a064:	f7fa fd42 	bl	8004aec <HAL_GetTick>
 800a068:	4602      	mov	r2, r0
 800a06a:	693b      	ldr	r3, [r7, #16]
 800a06c:	1ad3      	subs	r3, r2, r3
 800a06e:	2b02      	cmp	r3, #2
 800a070:	d901      	bls.n	800a076 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800a072:	2303      	movs	r3, #3
 800a074:	e20e      	b.n	800a494 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a076:	4b22      	ldr	r3, [pc, #136]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d1f0      	bne.n	800a064 <HAL_RCC_OscConfig+0x1e0>
 800a082:	e000      	b.n	800a086 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a084:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	f003 0308 	and.w	r3, r3, #8
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d041      	beq.n	800a116 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	695b      	ldr	r3, [r3, #20]
 800a096:	2b00      	cmp	r3, #0
 800a098:	d01c      	beq.n	800a0d4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a09a:	4b19      	ldr	r3, [pc, #100]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 800a09c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a0a0:	4a17      	ldr	r2, [pc, #92]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 800a0a2:	f043 0301 	orr.w	r3, r3, #1
 800a0a6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a0aa:	f7fa fd1f 	bl	8004aec <HAL_GetTick>
 800a0ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a0b0:	e008      	b.n	800a0c4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a0b2:	f7fa fd1b 	bl	8004aec <HAL_GetTick>
 800a0b6:	4602      	mov	r2, r0
 800a0b8:	693b      	ldr	r3, [r7, #16]
 800a0ba:	1ad3      	subs	r3, r2, r3
 800a0bc:	2b02      	cmp	r3, #2
 800a0be:	d901      	bls.n	800a0c4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a0c0:	2303      	movs	r3, #3
 800a0c2:	e1e7      	b.n	800a494 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a0c4:	4b0e      	ldr	r3, [pc, #56]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 800a0c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a0ca:	f003 0302 	and.w	r3, r3, #2
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d0ef      	beq.n	800a0b2 <HAL_RCC_OscConfig+0x22e>
 800a0d2:	e020      	b.n	800a116 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a0d4:	4b0a      	ldr	r3, [pc, #40]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 800a0d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a0da:	4a09      	ldr	r2, [pc, #36]	@ (800a100 <HAL_RCC_OscConfig+0x27c>)
 800a0dc:	f023 0301 	bic.w	r3, r3, #1
 800a0e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a0e4:	f7fa fd02 	bl	8004aec <HAL_GetTick>
 800a0e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a0ea:	e00d      	b.n	800a108 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a0ec:	f7fa fcfe 	bl	8004aec <HAL_GetTick>
 800a0f0:	4602      	mov	r2, r0
 800a0f2:	693b      	ldr	r3, [r7, #16]
 800a0f4:	1ad3      	subs	r3, r2, r3
 800a0f6:	2b02      	cmp	r3, #2
 800a0f8:	d906      	bls.n	800a108 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800a0fa:	2303      	movs	r3, #3
 800a0fc:	e1ca      	b.n	800a494 <HAL_RCC_OscConfig+0x610>
 800a0fe:	bf00      	nop
 800a100:	40021000 	.word	0x40021000
 800a104:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a108:	4b8c      	ldr	r3, [pc, #560]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a10a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a10e:	f003 0302 	and.w	r3, r3, #2
 800a112:	2b00      	cmp	r3, #0
 800a114:	d1ea      	bne.n	800a0ec <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	f003 0304 	and.w	r3, r3, #4
 800a11e:	2b00      	cmp	r3, #0
 800a120:	f000 80a6 	beq.w	800a270 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a124:	2300      	movs	r3, #0
 800a126:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a128:	4b84      	ldr	r3, [pc, #528]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a12a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a12c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a130:	2b00      	cmp	r3, #0
 800a132:	d101      	bne.n	800a138 <HAL_RCC_OscConfig+0x2b4>
 800a134:	2301      	movs	r3, #1
 800a136:	e000      	b.n	800a13a <HAL_RCC_OscConfig+0x2b6>
 800a138:	2300      	movs	r3, #0
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d00d      	beq.n	800a15a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a13e:	4b7f      	ldr	r3, [pc, #508]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a142:	4a7e      	ldr	r2, [pc, #504]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a144:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a148:	6593      	str	r3, [r2, #88]	@ 0x58
 800a14a:	4b7c      	ldr	r3, [pc, #496]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a14c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a14e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a152:	60fb      	str	r3, [r7, #12]
 800a154:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800a156:	2301      	movs	r3, #1
 800a158:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a15a:	4b79      	ldr	r3, [pc, #484]	@ (800a340 <HAL_RCC_OscConfig+0x4bc>)
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a162:	2b00      	cmp	r3, #0
 800a164:	d118      	bne.n	800a198 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a166:	4b76      	ldr	r3, [pc, #472]	@ (800a340 <HAL_RCC_OscConfig+0x4bc>)
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	4a75      	ldr	r2, [pc, #468]	@ (800a340 <HAL_RCC_OscConfig+0x4bc>)
 800a16c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a170:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a172:	f7fa fcbb 	bl	8004aec <HAL_GetTick>
 800a176:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a178:	e008      	b.n	800a18c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a17a:	f7fa fcb7 	bl	8004aec <HAL_GetTick>
 800a17e:	4602      	mov	r2, r0
 800a180:	693b      	ldr	r3, [r7, #16]
 800a182:	1ad3      	subs	r3, r2, r3
 800a184:	2b02      	cmp	r3, #2
 800a186:	d901      	bls.n	800a18c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800a188:	2303      	movs	r3, #3
 800a18a:	e183      	b.n	800a494 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a18c:	4b6c      	ldr	r3, [pc, #432]	@ (800a340 <HAL_RCC_OscConfig+0x4bc>)
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a194:	2b00      	cmp	r3, #0
 800a196:	d0f0      	beq.n	800a17a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	689b      	ldr	r3, [r3, #8]
 800a19c:	2b01      	cmp	r3, #1
 800a19e:	d108      	bne.n	800a1b2 <HAL_RCC_OscConfig+0x32e>
 800a1a0:	4b66      	ldr	r3, [pc, #408]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a1a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1a6:	4a65      	ldr	r2, [pc, #404]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a1a8:	f043 0301 	orr.w	r3, r3, #1
 800a1ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a1b0:	e024      	b.n	800a1fc <HAL_RCC_OscConfig+0x378>
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	689b      	ldr	r3, [r3, #8]
 800a1b6:	2b05      	cmp	r3, #5
 800a1b8:	d110      	bne.n	800a1dc <HAL_RCC_OscConfig+0x358>
 800a1ba:	4b60      	ldr	r3, [pc, #384]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a1bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1c0:	4a5e      	ldr	r2, [pc, #376]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a1c2:	f043 0304 	orr.w	r3, r3, #4
 800a1c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a1ca:	4b5c      	ldr	r3, [pc, #368]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a1cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1d0:	4a5a      	ldr	r2, [pc, #360]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a1d2:	f043 0301 	orr.w	r3, r3, #1
 800a1d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a1da:	e00f      	b.n	800a1fc <HAL_RCC_OscConfig+0x378>
 800a1dc:	4b57      	ldr	r3, [pc, #348]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a1de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1e2:	4a56      	ldr	r2, [pc, #344]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a1e4:	f023 0301 	bic.w	r3, r3, #1
 800a1e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a1ec:	4b53      	ldr	r3, [pc, #332]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a1ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1f2:	4a52      	ldr	r2, [pc, #328]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a1f4:	f023 0304 	bic.w	r3, r3, #4
 800a1f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	689b      	ldr	r3, [r3, #8]
 800a200:	2b00      	cmp	r3, #0
 800a202:	d016      	beq.n	800a232 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a204:	f7fa fc72 	bl	8004aec <HAL_GetTick>
 800a208:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a20a:	e00a      	b.n	800a222 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a20c:	f7fa fc6e 	bl	8004aec <HAL_GetTick>
 800a210:	4602      	mov	r2, r0
 800a212:	693b      	ldr	r3, [r7, #16]
 800a214:	1ad3      	subs	r3, r2, r3
 800a216:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a21a:	4293      	cmp	r3, r2
 800a21c:	d901      	bls.n	800a222 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800a21e:	2303      	movs	r3, #3
 800a220:	e138      	b.n	800a494 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a222:	4b46      	ldr	r3, [pc, #280]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a224:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a228:	f003 0302 	and.w	r3, r3, #2
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d0ed      	beq.n	800a20c <HAL_RCC_OscConfig+0x388>
 800a230:	e015      	b.n	800a25e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a232:	f7fa fc5b 	bl	8004aec <HAL_GetTick>
 800a236:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a238:	e00a      	b.n	800a250 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a23a:	f7fa fc57 	bl	8004aec <HAL_GetTick>
 800a23e:	4602      	mov	r2, r0
 800a240:	693b      	ldr	r3, [r7, #16]
 800a242:	1ad3      	subs	r3, r2, r3
 800a244:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a248:	4293      	cmp	r3, r2
 800a24a:	d901      	bls.n	800a250 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800a24c:	2303      	movs	r3, #3
 800a24e:	e121      	b.n	800a494 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a250:	4b3a      	ldr	r3, [pc, #232]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a252:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a256:	f003 0302 	and.w	r3, r3, #2
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d1ed      	bne.n	800a23a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a25e:	7ffb      	ldrb	r3, [r7, #31]
 800a260:	2b01      	cmp	r3, #1
 800a262:	d105      	bne.n	800a270 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a264:	4b35      	ldr	r3, [pc, #212]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a266:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a268:	4a34      	ldr	r2, [pc, #208]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a26a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a26e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	f003 0320 	and.w	r3, r3, #32
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d03c      	beq.n	800a2f6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	699b      	ldr	r3, [r3, #24]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d01c      	beq.n	800a2be <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a284:	4b2d      	ldr	r3, [pc, #180]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a286:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a28a:	4a2c      	ldr	r2, [pc, #176]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a28c:	f043 0301 	orr.w	r3, r3, #1
 800a290:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a294:	f7fa fc2a 	bl	8004aec <HAL_GetTick>
 800a298:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a29a:	e008      	b.n	800a2ae <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a29c:	f7fa fc26 	bl	8004aec <HAL_GetTick>
 800a2a0:	4602      	mov	r2, r0
 800a2a2:	693b      	ldr	r3, [r7, #16]
 800a2a4:	1ad3      	subs	r3, r2, r3
 800a2a6:	2b02      	cmp	r3, #2
 800a2a8:	d901      	bls.n	800a2ae <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800a2aa:	2303      	movs	r3, #3
 800a2ac:	e0f2      	b.n	800a494 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a2ae:	4b23      	ldr	r3, [pc, #140]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a2b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a2b4:	f003 0302 	and.w	r3, r3, #2
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d0ef      	beq.n	800a29c <HAL_RCC_OscConfig+0x418>
 800a2bc:	e01b      	b.n	800a2f6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a2be:	4b1f      	ldr	r3, [pc, #124]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a2c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a2c4:	4a1d      	ldr	r2, [pc, #116]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a2c6:	f023 0301 	bic.w	r3, r3, #1
 800a2ca:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a2ce:	f7fa fc0d 	bl	8004aec <HAL_GetTick>
 800a2d2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a2d4:	e008      	b.n	800a2e8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a2d6:	f7fa fc09 	bl	8004aec <HAL_GetTick>
 800a2da:	4602      	mov	r2, r0
 800a2dc:	693b      	ldr	r3, [r7, #16]
 800a2de:	1ad3      	subs	r3, r2, r3
 800a2e0:	2b02      	cmp	r3, #2
 800a2e2:	d901      	bls.n	800a2e8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800a2e4:	2303      	movs	r3, #3
 800a2e6:	e0d5      	b.n	800a494 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a2e8:	4b14      	ldr	r3, [pc, #80]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a2ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a2ee:	f003 0302 	and.w	r3, r3, #2
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d1ef      	bne.n	800a2d6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	69db      	ldr	r3, [r3, #28]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	f000 80c9 	beq.w	800a492 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a300:	4b0e      	ldr	r3, [pc, #56]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a302:	689b      	ldr	r3, [r3, #8]
 800a304:	f003 030c 	and.w	r3, r3, #12
 800a308:	2b0c      	cmp	r3, #12
 800a30a:	f000 8083 	beq.w	800a414 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	69db      	ldr	r3, [r3, #28]
 800a312:	2b02      	cmp	r3, #2
 800a314:	d15e      	bne.n	800a3d4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a316:	4b09      	ldr	r3, [pc, #36]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	4a08      	ldr	r2, [pc, #32]	@ (800a33c <HAL_RCC_OscConfig+0x4b8>)
 800a31c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a320:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a322:	f7fa fbe3 	bl	8004aec <HAL_GetTick>
 800a326:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a328:	e00c      	b.n	800a344 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a32a:	f7fa fbdf 	bl	8004aec <HAL_GetTick>
 800a32e:	4602      	mov	r2, r0
 800a330:	693b      	ldr	r3, [r7, #16]
 800a332:	1ad3      	subs	r3, r2, r3
 800a334:	2b02      	cmp	r3, #2
 800a336:	d905      	bls.n	800a344 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800a338:	2303      	movs	r3, #3
 800a33a:	e0ab      	b.n	800a494 <HAL_RCC_OscConfig+0x610>
 800a33c:	40021000 	.word	0x40021000
 800a340:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a344:	4b55      	ldr	r3, [pc, #340]	@ (800a49c <HAL_RCC_OscConfig+0x618>)
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d1ec      	bne.n	800a32a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a350:	4b52      	ldr	r3, [pc, #328]	@ (800a49c <HAL_RCC_OscConfig+0x618>)
 800a352:	68da      	ldr	r2, [r3, #12]
 800a354:	4b52      	ldr	r3, [pc, #328]	@ (800a4a0 <HAL_RCC_OscConfig+0x61c>)
 800a356:	4013      	ands	r3, r2
 800a358:	687a      	ldr	r2, [r7, #4]
 800a35a:	6a11      	ldr	r1, [r2, #32]
 800a35c:	687a      	ldr	r2, [r7, #4]
 800a35e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a360:	3a01      	subs	r2, #1
 800a362:	0112      	lsls	r2, r2, #4
 800a364:	4311      	orrs	r1, r2
 800a366:	687a      	ldr	r2, [r7, #4]
 800a368:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800a36a:	0212      	lsls	r2, r2, #8
 800a36c:	4311      	orrs	r1, r2
 800a36e:	687a      	ldr	r2, [r7, #4]
 800a370:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a372:	0852      	lsrs	r2, r2, #1
 800a374:	3a01      	subs	r2, #1
 800a376:	0552      	lsls	r2, r2, #21
 800a378:	4311      	orrs	r1, r2
 800a37a:	687a      	ldr	r2, [r7, #4]
 800a37c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a37e:	0852      	lsrs	r2, r2, #1
 800a380:	3a01      	subs	r2, #1
 800a382:	0652      	lsls	r2, r2, #25
 800a384:	4311      	orrs	r1, r2
 800a386:	687a      	ldr	r2, [r7, #4]
 800a388:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a38a:	06d2      	lsls	r2, r2, #27
 800a38c:	430a      	orrs	r2, r1
 800a38e:	4943      	ldr	r1, [pc, #268]	@ (800a49c <HAL_RCC_OscConfig+0x618>)
 800a390:	4313      	orrs	r3, r2
 800a392:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a394:	4b41      	ldr	r3, [pc, #260]	@ (800a49c <HAL_RCC_OscConfig+0x618>)
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	4a40      	ldr	r2, [pc, #256]	@ (800a49c <HAL_RCC_OscConfig+0x618>)
 800a39a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a39e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a3a0:	4b3e      	ldr	r3, [pc, #248]	@ (800a49c <HAL_RCC_OscConfig+0x618>)
 800a3a2:	68db      	ldr	r3, [r3, #12]
 800a3a4:	4a3d      	ldr	r2, [pc, #244]	@ (800a49c <HAL_RCC_OscConfig+0x618>)
 800a3a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a3aa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3ac:	f7fa fb9e 	bl	8004aec <HAL_GetTick>
 800a3b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a3b2:	e008      	b.n	800a3c6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a3b4:	f7fa fb9a 	bl	8004aec <HAL_GetTick>
 800a3b8:	4602      	mov	r2, r0
 800a3ba:	693b      	ldr	r3, [r7, #16]
 800a3bc:	1ad3      	subs	r3, r2, r3
 800a3be:	2b02      	cmp	r3, #2
 800a3c0:	d901      	bls.n	800a3c6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800a3c2:	2303      	movs	r3, #3
 800a3c4:	e066      	b.n	800a494 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a3c6:	4b35      	ldr	r3, [pc, #212]	@ (800a49c <HAL_RCC_OscConfig+0x618>)
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d0f0      	beq.n	800a3b4 <HAL_RCC_OscConfig+0x530>
 800a3d2:	e05e      	b.n	800a492 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a3d4:	4b31      	ldr	r3, [pc, #196]	@ (800a49c <HAL_RCC_OscConfig+0x618>)
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	4a30      	ldr	r2, [pc, #192]	@ (800a49c <HAL_RCC_OscConfig+0x618>)
 800a3da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a3de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3e0:	f7fa fb84 	bl	8004aec <HAL_GetTick>
 800a3e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a3e6:	e008      	b.n	800a3fa <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a3e8:	f7fa fb80 	bl	8004aec <HAL_GetTick>
 800a3ec:	4602      	mov	r2, r0
 800a3ee:	693b      	ldr	r3, [r7, #16]
 800a3f0:	1ad3      	subs	r3, r2, r3
 800a3f2:	2b02      	cmp	r3, #2
 800a3f4:	d901      	bls.n	800a3fa <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800a3f6:	2303      	movs	r3, #3
 800a3f8:	e04c      	b.n	800a494 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a3fa:	4b28      	ldr	r3, [pc, #160]	@ (800a49c <HAL_RCC_OscConfig+0x618>)
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a402:	2b00      	cmp	r3, #0
 800a404:	d1f0      	bne.n	800a3e8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800a406:	4b25      	ldr	r3, [pc, #148]	@ (800a49c <HAL_RCC_OscConfig+0x618>)
 800a408:	68da      	ldr	r2, [r3, #12]
 800a40a:	4924      	ldr	r1, [pc, #144]	@ (800a49c <HAL_RCC_OscConfig+0x618>)
 800a40c:	4b25      	ldr	r3, [pc, #148]	@ (800a4a4 <HAL_RCC_OscConfig+0x620>)
 800a40e:	4013      	ands	r3, r2
 800a410:	60cb      	str	r3, [r1, #12]
 800a412:	e03e      	b.n	800a492 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	69db      	ldr	r3, [r3, #28]
 800a418:	2b01      	cmp	r3, #1
 800a41a:	d101      	bne.n	800a420 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800a41c:	2301      	movs	r3, #1
 800a41e:	e039      	b.n	800a494 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800a420:	4b1e      	ldr	r3, [pc, #120]	@ (800a49c <HAL_RCC_OscConfig+0x618>)
 800a422:	68db      	ldr	r3, [r3, #12]
 800a424:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a426:	697b      	ldr	r3, [r7, #20]
 800a428:	f003 0203 	and.w	r2, r3, #3
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	6a1b      	ldr	r3, [r3, #32]
 800a430:	429a      	cmp	r2, r3
 800a432:	d12c      	bne.n	800a48e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a434:	697b      	ldr	r3, [r7, #20]
 800a436:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a43e:	3b01      	subs	r3, #1
 800a440:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a442:	429a      	cmp	r2, r3
 800a444:	d123      	bne.n	800a48e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a446:	697b      	ldr	r3, [r7, #20]
 800a448:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a450:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a452:	429a      	cmp	r2, r3
 800a454:	d11b      	bne.n	800a48e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a456:	697b      	ldr	r3, [r7, #20]
 800a458:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a460:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a462:	429a      	cmp	r2, r3
 800a464:	d113      	bne.n	800a48e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a466:	697b      	ldr	r3, [r7, #20]
 800a468:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a470:	085b      	lsrs	r3, r3, #1
 800a472:	3b01      	subs	r3, #1
 800a474:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a476:	429a      	cmp	r2, r3
 800a478:	d109      	bne.n	800a48e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a47a:	697b      	ldr	r3, [r7, #20]
 800a47c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a484:	085b      	lsrs	r3, r3, #1
 800a486:	3b01      	subs	r3, #1
 800a488:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a48a:	429a      	cmp	r2, r3
 800a48c:	d001      	beq.n	800a492 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800a48e:	2301      	movs	r3, #1
 800a490:	e000      	b.n	800a494 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800a492:	2300      	movs	r3, #0
}
 800a494:	4618      	mov	r0, r3
 800a496:	3720      	adds	r7, #32
 800a498:	46bd      	mov	sp, r7
 800a49a:	bd80      	pop	{r7, pc}
 800a49c:	40021000 	.word	0x40021000
 800a4a0:	019f800c 	.word	0x019f800c
 800a4a4:	feeefffc 	.word	0xfeeefffc

0800a4a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b086      	sub	sp, #24
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	6078      	str	r0, [r7, #4]
 800a4b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d101      	bne.n	800a4c0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800a4bc:	2301      	movs	r3, #1
 800a4be:	e11e      	b.n	800a6fe <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a4c0:	4b91      	ldr	r3, [pc, #580]	@ (800a708 <HAL_RCC_ClockConfig+0x260>)
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	f003 030f 	and.w	r3, r3, #15
 800a4c8:	683a      	ldr	r2, [r7, #0]
 800a4ca:	429a      	cmp	r2, r3
 800a4cc:	d910      	bls.n	800a4f0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a4ce:	4b8e      	ldr	r3, [pc, #568]	@ (800a708 <HAL_RCC_ClockConfig+0x260>)
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	f023 020f 	bic.w	r2, r3, #15
 800a4d6:	498c      	ldr	r1, [pc, #560]	@ (800a708 <HAL_RCC_ClockConfig+0x260>)
 800a4d8:	683b      	ldr	r3, [r7, #0]
 800a4da:	4313      	orrs	r3, r2
 800a4dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a4de:	4b8a      	ldr	r3, [pc, #552]	@ (800a708 <HAL_RCC_ClockConfig+0x260>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	f003 030f 	and.w	r3, r3, #15
 800a4e6:	683a      	ldr	r2, [r7, #0]
 800a4e8:	429a      	cmp	r2, r3
 800a4ea:	d001      	beq.n	800a4f0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800a4ec:	2301      	movs	r3, #1
 800a4ee:	e106      	b.n	800a6fe <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	f003 0301 	and.w	r3, r3, #1
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d073      	beq.n	800a5e4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	685b      	ldr	r3, [r3, #4]
 800a500:	2b03      	cmp	r3, #3
 800a502:	d129      	bne.n	800a558 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a504:	4b81      	ldr	r3, [pc, #516]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d101      	bne.n	800a514 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800a510:	2301      	movs	r3, #1
 800a512:	e0f4      	b.n	800a6fe <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800a514:	f000 f99e 	bl	800a854 <RCC_GetSysClockFreqFromPLLSource>
 800a518:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800a51a:	693b      	ldr	r3, [r7, #16]
 800a51c:	4a7c      	ldr	r2, [pc, #496]	@ (800a710 <HAL_RCC_ClockConfig+0x268>)
 800a51e:	4293      	cmp	r3, r2
 800a520:	d93f      	bls.n	800a5a2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a522:	4b7a      	ldr	r3, [pc, #488]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a524:	689b      	ldr	r3, [r3, #8]
 800a526:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d009      	beq.n	800a542 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a536:	2b00      	cmp	r3, #0
 800a538:	d033      	beq.n	800a5a2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d12f      	bne.n	800a5a2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a542:	4b72      	ldr	r3, [pc, #456]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a544:	689b      	ldr	r3, [r3, #8]
 800a546:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a54a:	4a70      	ldr	r2, [pc, #448]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a54c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a550:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800a552:	2380      	movs	r3, #128	@ 0x80
 800a554:	617b      	str	r3, [r7, #20]
 800a556:	e024      	b.n	800a5a2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	685b      	ldr	r3, [r3, #4]
 800a55c:	2b02      	cmp	r3, #2
 800a55e:	d107      	bne.n	800a570 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a560:	4b6a      	ldr	r3, [pc, #424]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d109      	bne.n	800a580 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a56c:	2301      	movs	r3, #1
 800a56e:	e0c6      	b.n	800a6fe <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a570:	4b66      	ldr	r3, [pc, #408]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d101      	bne.n	800a580 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a57c:	2301      	movs	r3, #1
 800a57e:	e0be      	b.n	800a6fe <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800a580:	f000 f8ce 	bl	800a720 <HAL_RCC_GetSysClockFreq>
 800a584:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800a586:	693b      	ldr	r3, [r7, #16]
 800a588:	4a61      	ldr	r2, [pc, #388]	@ (800a710 <HAL_RCC_ClockConfig+0x268>)
 800a58a:	4293      	cmp	r3, r2
 800a58c:	d909      	bls.n	800a5a2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a58e:	4b5f      	ldr	r3, [pc, #380]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a590:	689b      	ldr	r3, [r3, #8]
 800a592:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a596:	4a5d      	ldr	r2, [pc, #372]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a598:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a59c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800a59e:	2380      	movs	r3, #128	@ 0x80
 800a5a0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a5a2:	4b5a      	ldr	r3, [pc, #360]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a5a4:	689b      	ldr	r3, [r3, #8]
 800a5a6:	f023 0203 	bic.w	r2, r3, #3
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	685b      	ldr	r3, [r3, #4]
 800a5ae:	4957      	ldr	r1, [pc, #348]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a5b0:	4313      	orrs	r3, r2
 800a5b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a5b4:	f7fa fa9a 	bl	8004aec <HAL_GetTick>
 800a5b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a5ba:	e00a      	b.n	800a5d2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a5bc:	f7fa fa96 	bl	8004aec <HAL_GetTick>
 800a5c0:	4602      	mov	r2, r0
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	1ad3      	subs	r3, r2, r3
 800a5c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a5ca:	4293      	cmp	r3, r2
 800a5cc:	d901      	bls.n	800a5d2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800a5ce:	2303      	movs	r3, #3
 800a5d0:	e095      	b.n	800a6fe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a5d2:	4b4e      	ldr	r3, [pc, #312]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a5d4:	689b      	ldr	r3, [r3, #8]
 800a5d6:	f003 020c 	and.w	r2, r3, #12
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	685b      	ldr	r3, [r3, #4]
 800a5de:	009b      	lsls	r3, r3, #2
 800a5e0:	429a      	cmp	r2, r3
 800a5e2:	d1eb      	bne.n	800a5bc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	f003 0302 	and.w	r3, r3, #2
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d023      	beq.n	800a638 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	f003 0304 	and.w	r3, r3, #4
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d005      	beq.n	800a608 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a5fc:	4b43      	ldr	r3, [pc, #268]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a5fe:	689b      	ldr	r3, [r3, #8]
 800a600:	4a42      	ldr	r2, [pc, #264]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a602:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800a606:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	f003 0308 	and.w	r3, r3, #8
 800a610:	2b00      	cmp	r3, #0
 800a612:	d007      	beq.n	800a624 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800a614:	4b3d      	ldr	r3, [pc, #244]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a616:	689b      	ldr	r3, [r3, #8]
 800a618:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a61c:	4a3b      	ldr	r2, [pc, #236]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a61e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800a622:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a624:	4b39      	ldr	r3, [pc, #228]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a626:	689b      	ldr	r3, [r3, #8]
 800a628:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	689b      	ldr	r3, [r3, #8]
 800a630:	4936      	ldr	r1, [pc, #216]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a632:	4313      	orrs	r3, r2
 800a634:	608b      	str	r3, [r1, #8]
 800a636:	e008      	b.n	800a64a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800a638:	697b      	ldr	r3, [r7, #20]
 800a63a:	2b80      	cmp	r3, #128	@ 0x80
 800a63c:	d105      	bne.n	800a64a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800a63e:	4b33      	ldr	r3, [pc, #204]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a640:	689b      	ldr	r3, [r3, #8]
 800a642:	4a32      	ldr	r2, [pc, #200]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a644:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a648:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a64a:	4b2f      	ldr	r3, [pc, #188]	@ (800a708 <HAL_RCC_ClockConfig+0x260>)
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	f003 030f 	and.w	r3, r3, #15
 800a652:	683a      	ldr	r2, [r7, #0]
 800a654:	429a      	cmp	r2, r3
 800a656:	d21d      	bcs.n	800a694 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a658:	4b2b      	ldr	r3, [pc, #172]	@ (800a708 <HAL_RCC_ClockConfig+0x260>)
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	f023 020f 	bic.w	r2, r3, #15
 800a660:	4929      	ldr	r1, [pc, #164]	@ (800a708 <HAL_RCC_ClockConfig+0x260>)
 800a662:	683b      	ldr	r3, [r7, #0]
 800a664:	4313      	orrs	r3, r2
 800a666:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a668:	f7fa fa40 	bl	8004aec <HAL_GetTick>
 800a66c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a66e:	e00a      	b.n	800a686 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a670:	f7fa fa3c 	bl	8004aec <HAL_GetTick>
 800a674:	4602      	mov	r2, r0
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	1ad3      	subs	r3, r2, r3
 800a67a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a67e:	4293      	cmp	r3, r2
 800a680:	d901      	bls.n	800a686 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800a682:	2303      	movs	r3, #3
 800a684:	e03b      	b.n	800a6fe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a686:	4b20      	ldr	r3, [pc, #128]	@ (800a708 <HAL_RCC_ClockConfig+0x260>)
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	f003 030f 	and.w	r3, r3, #15
 800a68e:	683a      	ldr	r2, [r7, #0]
 800a690:	429a      	cmp	r2, r3
 800a692:	d1ed      	bne.n	800a670 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	f003 0304 	and.w	r3, r3, #4
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d008      	beq.n	800a6b2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a6a0:	4b1a      	ldr	r3, [pc, #104]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a6a2:	689b      	ldr	r3, [r3, #8]
 800a6a4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	68db      	ldr	r3, [r3, #12]
 800a6ac:	4917      	ldr	r1, [pc, #92]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a6ae:	4313      	orrs	r3, r2
 800a6b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	f003 0308 	and.w	r3, r3, #8
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d009      	beq.n	800a6d2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a6be:	4b13      	ldr	r3, [pc, #76]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a6c0:	689b      	ldr	r3, [r3, #8]
 800a6c2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	691b      	ldr	r3, [r3, #16]
 800a6ca:	00db      	lsls	r3, r3, #3
 800a6cc:	490f      	ldr	r1, [pc, #60]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a6ce:	4313      	orrs	r3, r2
 800a6d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a6d2:	f000 f825 	bl	800a720 <HAL_RCC_GetSysClockFreq>
 800a6d6:	4602      	mov	r2, r0
 800a6d8:	4b0c      	ldr	r3, [pc, #48]	@ (800a70c <HAL_RCC_ClockConfig+0x264>)
 800a6da:	689b      	ldr	r3, [r3, #8]
 800a6dc:	091b      	lsrs	r3, r3, #4
 800a6de:	f003 030f 	and.w	r3, r3, #15
 800a6e2:	490c      	ldr	r1, [pc, #48]	@ (800a714 <HAL_RCC_ClockConfig+0x26c>)
 800a6e4:	5ccb      	ldrb	r3, [r1, r3]
 800a6e6:	f003 031f 	and.w	r3, r3, #31
 800a6ea:	fa22 f303 	lsr.w	r3, r2, r3
 800a6ee:	4a0a      	ldr	r2, [pc, #40]	@ (800a718 <HAL_RCC_ClockConfig+0x270>)
 800a6f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800a6f2:	4b0a      	ldr	r3, [pc, #40]	@ (800a71c <HAL_RCC_ClockConfig+0x274>)
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	f7fa f9ac 	bl	8004a54 <HAL_InitTick>
 800a6fc:	4603      	mov	r3, r0
}
 800a6fe:	4618      	mov	r0, r3
 800a700:	3718      	adds	r7, #24
 800a702:	46bd      	mov	sp, r7
 800a704:	bd80      	pop	{r7, pc}
 800a706:	bf00      	nop
 800a708:	40022000 	.word	0x40022000
 800a70c:	40021000 	.word	0x40021000
 800a710:	04c4b400 	.word	0x04c4b400
 800a714:	08015350 	.word	0x08015350
 800a718:	20000004 	.word	0x20000004
 800a71c:	20000008 	.word	0x20000008

0800a720 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a720:	b480      	push	{r7}
 800a722:	b087      	sub	sp, #28
 800a724:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800a726:	4b2c      	ldr	r3, [pc, #176]	@ (800a7d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a728:	689b      	ldr	r3, [r3, #8]
 800a72a:	f003 030c 	and.w	r3, r3, #12
 800a72e:	2b04      	cmp	r3, #4
 800a730:	d102      	bne.n	800a738 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a732:	4b2a      	ldr	r3, [pc, #168]	@ (800a7dc <HAL_RCC_GetSysClockFreq+0xbc>)
 800a734:	613b      	str	r3, [r7, #16]
 800a736:	e047      	b.n	800a7c8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800a738:	4b27      	ldr	r3, [pc, #156]	@ (800a7d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a73a:	689b      	ldr	r3, [r3, #8]
 800a73c:	f003 030c 	and.w	r3, r3, #12
 800a740:	2b08      	cmp	r3, #8
 800a742:	d102      	bne.n	800a74a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a744:	4b26      	ldr	r3, [pc, #152]	@ (800a7e0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800a746:	613b      	str	r3, [r7, #16]
 800a748:	e03e      	b.n	800a7c8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800a74a:	4b23      	ldr	r3, [pc, #140]	@ (800a7d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a74c:	689b      	ldr	r3, [r3, #8]
 800a74e:	f003 030c 	and.w	r3, r3, #12
 800a752:	2b0c      	cmp	r3, #12
 800a754:	d136      	bne.n	800a7c4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a756:	4b20      	ldr	r3, [pc, #128]	@ (800a7d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a758:	68db      	ldr	r3, [r3, #12]
 800a75a:	f003 0303 	and.w	r3, r3, #3
 800a75e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a760:	4b1d      	ldr	r3, [pc, #116]	@ (800a7d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a762:	68db      	ldr	r3, [r3, #12]
 800a764:	091b      	lsrs	r3, r3, #4
 800a766:	f003 030f 	and.w	r3, r3, #15
 800a76a:	3301      	adds	r3, #1
 800a76c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	2b03      	cmp	r3, #3
 800a772:	d10c      	bne.n	800a78e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a774:	4a1a      	ldr	r2, [pc, #104]	@ (800a7e0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800a776:	68bb      	ldr	r3, [r7, #8]
 800a778:	fbb2 f3f3 	udiv	r3, r2, r3
 800a77c:	4a16      	ldr	r2, [pc, #88]	@ (800a7d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a77e:	68d2      	ldr	r2, [r2, #12]
 800a780:	0a12      	lsrs	r2, r2, #8
 800a782:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a786:	fb02 f303 	mul.w	r3, r2, r3
 800a78a:	617b      	str	r3, [r7, #20]
      break;
 800a78c:	e00c      	b.n	800a7a8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a78e:	4a13      	ldr	r2, [pc, #76]	@ (800a7dc <HAL_RCC_GetSysClockFreq+0xbc>)
 800a790:	68bb      	ldr	r3, [r7, #8]
 800a792:	fbb2 f3f3 	udiv	r3, r2, r3
 800a796:	4a10      	ldr	r2, [pc, #64]	@ (800a7d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a798:	68d2      	ldr	r2, [r2, #12]
 800a79a:	0a12      	lsrs	r2, r2, #8
 800a79c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a7a0:	fb02 f303 	mul.w	r3, r2, r3
 800a7a4:	617b      	str	r3, [r7, #20]
      break;
 800a7a6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a7a8:	4b0b      	ldr	r3, [pc, #44]	@ (800a7d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a7aa:	68db      	ldr	r3, [r3, #12]
 800a7ac:	0e5b      	lsrs	r3, r3, #25
 800a7ae:	f003 0303 	and.w	r3, r3, #3
 800a7b2:	3301      	adds	r3, #1
 800a7b4:	005b      	lsls	r3, r3, #1
 800a7b6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800a7b8:	697a      	ldr	r2, [r7, #20]
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7c0:	613b      	str	r3, [r7, #16]
 800a7c2:	e001      	b.n	800a7c8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a7c8:	693b      	ldr	r3, [r7, #16]
}
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	371c      	adds	r7, #28
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d4:	4770      	bx	lr
 800a7d6:	bf00      	nop
 800a7d8:	40021000 	.word	0x40021000
 800a7dc:	00f42400 	.word	0x00f42400
 800a7e0:	007a1200 	.word	0x007a1200

0800a7e4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a7e4:	b480      	push	{r7}
 800a7e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a7e8:	4b03      	ldr	r3, [pc, #12]	@ (800a7f8 <HAL_RCC_GetHCLKFreq+0x14>)
 800a7ea:	681b      	ldr	r3, [r3, #0]
}
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f4:	4770      	bx	lr
 800a7f6:	bf00      	nop
 800a7f8:	20000004 	.word	0x20000004

0800a7fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a800:	f7ff fff0 	bl	800a7e4 <HAL_RCC_GetHCLKFreq>
 800a804:	4602      	mov	r2, r0
 800a806:	4b06      	ldr	r3, [pc, #24]	@ (800a820 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a808:	689b      	ldr	r3, [r3, #8]
 800a80a:	0a1b      	lsrs	r3, r3, #8
 800a80c:	f003 0307 	and.w	r3, r3, #7
 800a810:	4904      	ldr	r1, [pc, #16]	@ (800a824 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a812:	5ccb      	ldrb	r3, [r1, r3]
 800a814:	f003 031f 	and.w	r3, r3, #31
 800a818:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a81c:	4618      	mov	r0, r3
 800a81e:	bd80      	pop	{r7, pc}
 800a820:	40021000 	.word	0x40021000
 800a824:	08015360 	.word	0x08015360

0800a828 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a82c:	f7ff ffda 	bl	800a7e4 <HAL_RCC_GetHCLKFreq>
 800a830:	4602      	mov	r2, r0
 800a832:	4b06      	ldr	r3, [pc, #24]	@ (800a84c <HAL_RCC_GetPCLK2Freq+0x24>)
 800a834:	689b      	ldr	r3, [r3, #8]
 800a836:	0adb      	lsrs	r3, r3, #11
 800a838:	f003 0307 	and.w	r3, r3, #7
 800a83c:	4904      	ldr	r1, [pc, #16]	@ (800a850 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a83e:	5ccb      	ldrb	r3, [r1, r3]
 800a840:	f003 031f 	and.w	r3, r3, #31
 800a844:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a848:	4618      	mov	r0, r3
 800a84a:	bd80      	pop	{r7, pc}
 800a84c:	40021000 	.word	0x40021000
 800a850:	08015360 	.word	0x08015360

0800a854 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800a854:	b480      	push	{r7}
 800a856:	b087      	sub	sp, #28
 800a858:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a85a:	4b1e      	ldr	r3, [pc, #120]	@ (800a8d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a85c:	68db      	ldr	r3, [r3, #12]
 800a85e:	f003 0303 	and.w	r3, r3, #3
 800a862:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a864:	4b1b      	ldr	r3, [pc, #108]	@ (800a8d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a866:	68db      	ldr	r3, [r3, #12]
 800a868:	091b      	lsrs	r3, r3, #4
 800a86a:	f003 030f 	and.w	r3, r3, #15
 800a86e:	3301      	adds	r3, #1
 800a870:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800a872:	693b      	ldr	r3, [r7, #16]
 800a874:	2b03      	cmp	r3, #3
 800a876:	d10c      	bne.n	800a892 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a878:	4a17      	ldr	r2, [pc, #92]	@ (800a8d8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a880:	4a14      	ldr	r2, [pc, #80]	@ (800a8d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a882:	68d2      	ldr	r2, [r2, #12]
 800a884:	0a12      	lsrs	r2, r2, #8
 800a886:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a88a:	fb02 f303 	mul.w	r3, r2, r3
 800a88e:	617b      	str	r3, [r7, #20]
    break;
 800a890:	e00c      	b.n	800a8ac <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a892:	4a12      	ldr	r2, [pc, #72]	@ (800a8dc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	fbb2 f3f3 	udiv	r3, r2, r3
 800a89a:	4a0e      	ldr	r2, [pc, #56]	@ (800a8d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a89c:	68d2      	ldr	r2, [r2, #12]
 800a89e:	0a12      	lsrs	r2, r2, #8
 800a8a0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a8a4:	fb02 f303 	mul.w	r3, r2, r3
 800a8a8:	617b      	str	r3, [r7, #20]
    break;
 800a8aa:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a8ac:	4b09      	ldr	r3, [pc, #36]	@ (800a8d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a8ae:	68db      	ldr	r3, [r3, #12]
 800a8b0:	0e5b      	lsrs	r3, r3, #25
 800a8b2:	f003 0303 	and.w	r3, r3, #3
 800a8b6:	3301      	adds	r3, #1
 800a8b8:	005b      	lsls	r3, r3, #1
 800a8ba:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800a8bc:	697a      	ldr	r2, [r7, #20]
 800a8be:	68bb      	ldr	r3, [r7, #8]
 800a8c0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a8c4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800a8c6:	687b      	ldr	r3, [r7, #4]
}
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	371c      	adds	r7, #28
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d2:	4770      	bx	lr
 800a8d4:	40021000 	.word	0x40021000
 800a8d8:	007a1200 	.word	0x007a1200
 800a8dc:	00f42400 	.word	0x00f42400

0800a8e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b086      	sub	sp, #24
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a8ec:	2300      	movs	r3, #0
 800a8ee:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	f000 8098 	beq.w	800aa2e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a8fe:	2300      	movs	r3, #0
 800a900:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a902:	4b43      	ldr	r3, [pc, #268]	@ (800aa10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a904:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a906:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d10d      	bne.n	800a92a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a90e:	4b40      	ldr	r3, [pc, #256]	@ (800aa10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a910:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a912:	4a3f      	ldr	r2, [pc, #252]	@ (800aa10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a914:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a918:	6593      	str	r3, [r2, #88]	@ 0x58
 800a91a:	4b3d      	ldr	r3, [pc, #244]	@ (800aa10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a91c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a91e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a922:	60bb      	str	r3, [r7, #8]
 800a924:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a926:	2301      	movs	r3, #1
 800a928:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a92a:	4b3a      	ldr	r3, [pc, #232]	@ (800aa14 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	4a39      	ldr	r2, [pc, #228]	@ (800aa14 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a930:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a934:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a936:	f7fa f8d9 	bl	8004aec <HAL_GetTick>
 800a93a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a93c:	e009      	b.n	800a952 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a93e:	f7fa f8d5 	bl	8004aec <HAL_GetTick>
 800a942:	4602      	mov	r2, r0
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	1ad3      	subs	r3, r2, r3
 800a948:	2b02      	cmp	r3, #2
 800a94a:	d902      	bls.n	800a952 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800a94c:	2303      	movs	r3, #3
 800a94e:	74fb      	strb	r3, [r7, #19]
        break;
 800a950:	e005      	b.n	800a95e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a952:	4b30      	ldr	r3, [pc, #192]	@ (800aa14 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d0ef      	beq.n	800a93e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800a95e:	7cfb      	ldrb	r3, [r7, #19]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d159      	bne.n	800aa18 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a964:	4b2a      	ldr	r3, [pc, #168]	@ (800aa10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a966:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a96a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a96e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a970:	697b      	ldr	r3, [r7, #20]
 800a972:	2b00      	cmp	r3, #0
 800a974:	d01e      	beq.n	800a9b4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a97a:	697a      	ldr	r2, [r7, #20]
 800a97c:	429a      	cmp	r2, r3
 800a97e:	d019      	beq.n	800a9b4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a980:	4b23      	ldr	r3, [pc, #140]	@ (800aa10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a982:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a986:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a98a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a98c:	4b20      	ldr	r3, [pc, #128]	@ (800aa10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a98e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a992:	4a1f      	ldr	r2, [pc, #124]	@ (800aa10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a994:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a998:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a99c:	4b1c      	ldr	r3, [pc, #112]	@ (800aa10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a99e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a9a2:	4a1b      	ldr	r2, [pc, #108]	@ (800aa10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a9a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a9a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a9ac:	4a18      	ldr	r2, [pc, #96]	@ (800aa10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a9ae:	697b      	ldr	r3, [r7, #20]
 800a9b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a9b4:	697b      	ldr	r3, [r7, #20]
 800a9b6:	f003 0301 	and.w	r3, r3, #1
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d016      	beq.n	800a9ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9be:	f7fa f895 	bl	8004aec <HAL_GetTick>
 800a9c2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a9c4:	e00b      	b.n	800a9de <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a9c6:	f7fa f891 	bl	8004aec <HAL_GetTick>
 800a9ca:	4602      	mov	r2, r0
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	1ad3      	subs	r3, r2, r3
 800a9d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a9d4:	4293      	cmp	r3, r2
 800a9d6:	d902      	bls.n	800a9de <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800a9d8:	2303      	movs	r3, #3
 800a9da:	74fb      	strb	r3, [r7, #19]
            break;
 800a9dc:	e006      	b.n	800a9ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a9de:	4b0c      	ldr	r3, [pc, #48]	@ (800aa10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a9e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a9e4:	f003 0302 	and.w	r3, r3, #2
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d0ec      	beq.n	800a9c6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800a9ec:	7cfb      	ldrb	r3, [r7, #19]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d10b      	bne.n	800aa0a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a9f2:	4b07      	ldr	r3, [pc, #28]	@ (800aa10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a9f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a9f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa00:	4903      	ldr	r1, [pc, #12]	@ (800aa10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800aa02:	4313      	orrs	r3, r2
 800aa04:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800aa08:	e008      	b.n	800aa1c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800aa0a:	7cfb      	ldrb	r3, [r7, #19]
 800aa0c:	74bb      	strb	r3, [r7, #18]
 800aa0e:	e005      	b.n	800aa1c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800aa10:	40021000 	.word	0x40021000
 800aa14:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa18:	7cfb      	ldrb	r3, [r7, #19]
 800aa1a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800aa1c:	7c7b      	ldrb	r3, [r7, #17]
 800aa1e:	2b01      	cmp	r3, #1
 800aa20:	d105      	bne.n	800aa2e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800aa22:	4ba6      	ldr	r3, [pc, #664]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa26:	4aa5      	ldr	r2, [pc, #660]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aa2c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	f003 0301 	and.w	r3, r3, #1
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d00a      	beq.n	800aa50 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800aa3a:	4ba0      	ldr	r3, [pc, #640]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa40:	f023 0203 	bic.w	r2, r3, #3
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	685b      	ldr	r3, [r3, #4]
 800aa48:	499c      	ldr	r1, [pc, #624]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa4a:	4313      	orrs	r3, r2
 800aa4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	f003 0302 	and.w	r3, r3, #2
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d00a      	beq.n	800aa72 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800aa5c:	4b97      	ldr	r3, [pc, #604]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa62:	f023 020c 	bic.w	r2, r3, #12
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	689b      	ldr	r3, [r3, #8]
 800aa6a:	4994      	ldr	r1, [pc, #592]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa6c:	4313      	orrs	r3, r2
 800aa6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	f003 0304 	and.w	r3, r3, #4
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d00a      	beq.n	800aa94 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800aa7e:	4b8f      	ldr	r3, [pc, #572]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa84:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	68db      	ldr	r3, [r3, #12]
 800aa8c:	498b      	ldr	r1, [pc, #556]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa8e:	4313      	orrs	r3, r2
 800aa90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	f003 0308 	and.w	r3, r3, #8
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d00a      	beq.n	800aab6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800aaa0:	4b86      	ldr	r3, [pc, #536]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aaa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aaa6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	691b      	ldr	r3, [r3, #16]
 800aaae:	4983      	ldr	r1, [pc, #524]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aab0:	4313      	orrs	r3, r2
 800aab2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	f003 0320 	and.w	r3, r3, #32
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d00a      	beq.n	800aad8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800aac2:	4b7e      	ldr	r3, [pc, #504]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aac4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aac8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	695b      	ldr	r3, [r3, #20]
 800aad0:	497a      	ldr	r1, [pc, #488]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aad2:	4313      	orrs	r3, r2
 800aad4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d00a      	beq.n	800aafa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800aae4:	4b75      	ldr	r3, [pc, #468]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aaea:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	699b      	ldr	r3, [r3, #24]
 800aaf2:	4972      	ldr	r1, [pc, #456]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aaf4:	4313      	orrs	r3, r2
 800aaf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d00a      	beq.n	800ab1c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800ab06:	4b6d      	ldr	r3, [pc, #436]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab0c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	69db      	ldr	r3, [r3, #28]
 800ab14:	4969      	ldr	r1, [pc, #420]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab16:	4313      	orrs	r3, r2
 800ab18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d00a      	beq.n	800ab3e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800ab28:	4b64      	ldr	r3, [pc, #400]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab2e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	6a1b      	ldr	r3, [r3, #32]
 800ab36:	4961      	ldr	r1, [pc, #388]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab38:	4313      	orrs	r3, r2
 800ab3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d00a      	beq.n	800ab60 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ab4a:	4b5c      	ldr	r3, [pc, #368]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab50:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab58:	4958      	ldr	r1, [pc, #352]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab5a:	4313      	orrs	r3, r2
 800ab5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d015      	beq.n	800ab98 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ab6c:	4b53      	ldr	r3, [pc, #332]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab72:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab7a:	4950      	ldr	r1, [pc, #320]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab7c:	4313      	orrs	r3, r2
 800ab7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab8a:	d105      	bne.n	800ab98 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ab8c:	4b4b      	ldr	r3, [pc, #300]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab8e:	68db      	ldr	r3, [r3, #12]
 800ab90:	4a4a      	ldr	r2, [pc, #296]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ab96:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d015      	beq.n	800abd0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800aba4:	4b45      	ldr	r3, [pc, #276]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800abaa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abb2:	4942      	ldr	r1, [pc, #264]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800abb4:	4313      	orrs	r3, r2
 800abb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abbe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800abc2:	d105      	bne.n	800abd0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800abc4:	4b3d      	ldr	r3, [pc, #244]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800abc6:	68db      	ldr	r3, [r3, #12]
 800abc8:	4a3c      	ldr	r2, [pc, #240]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800abca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800abce:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d015      	beq.n	800ac08 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800abdc:	4b37      	ldr	r3, [pc, #220]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800abde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800abe2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abea:	4934      	ldr	r1, [pc, #208]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800abec:	4313      	orrs	r3, r2
 800abee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abf6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800abfa:	d105      	bne.n	800ac08 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800abfc:	4b2f      	ldr	r3, [pc, #188]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800abfe:	68db      	ldr	r3, [r3, #12]
 800ac00:	4a2e      	ldr	r2, [pc, #184]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ac02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ac06:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d015      	beq.n	800ac40 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ac14:	4b29      	ldr	r3, [pc, #164]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ac16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac1a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac22:	4926      	ldr	r1, [pc, #152]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ac24:	4313      	orrs	r3, r2
 800ac26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac2e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ac32:	d105      	bne.n	800ac40 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ac34:	4b21      	ldr	r3, [pc, #132]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ac36:	68db      	ldr	r3, [r3, #12]
 800ac38:	4a20      	ldr	r2, [pc, #128]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ac3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ac3e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d015      	beq.n	800ac78 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ac4c:	4b1b      	ldr	r3, [pc, #108]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ac4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac52:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac5a:	4918      	ldr	r1, [pc, #96]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ac5c:	4313      	orrs	r3, r2
 800ac5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac66:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ac6a:	d105      	bne.n	800ac78 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ac6c:	4b13      	ldr	r3, [pc, #76]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ac6e:	68db      	ldr	r3, [r3, #12]
 800ac70:	4a12      	ldr	r2, [pc, #72]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ac72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ac76:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d015      	beq.n	800acb0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800ac84:	4b0d      	ldr	r3, [pc, #52]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ac86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac8a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac92:	490a      	ldr	r1, [pc, #40]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ac94:	4313      	orrs	r3, r2
 800ac96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aca2:	d105      	bne.n	800acb0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800aca4:	4b05      	ldr	r3, [pc, #20]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aca6:	68db      	ldr	r3, [r3, #12]
 800aca8:	4a04      	ldr	r2, [pc, #16]	@ (800acbc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800acaa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800acae:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800acb0:	7cbb      	ldrb	r3, [r7, #18]
}
 800acb2:	4618      	mov	r0, r3
 800acb4:	3718      	adds	r7, #24
 800acb6:	46bd      	mov	sp, r7
 800acb8:	bd80      	pop	{r7, pc}
 800acba:	bf00      	nop
 800acbc:	40021000 	.word	0x40021000

0800acc0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b084      	sub	sp, #16
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d101      	bne.n	800acd2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800acce:	2301      	movs	r3, #1
 800acd0:	e09d      	b.n	800ae0e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d108      	bne.n	800acec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	685b      	ldr	r3, [r3, #4]
 800acde:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ace2:	d009      	beq.n	800acf8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2200      	movs	r2, #0
 800ace8:	61da      	str	r2, [r3, #28]
 800acea:	e005      	b.n	800acf8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	2200      	movs	r2, #0
 800acf0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	2200      	movs	r2, #0
 800acf6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	2200      	movs	r2, #0
 800acfc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ad04:	b2db      	uxtb	r3, r3
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d106      	bne.n	800ad18 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ad12:	6878      	ldr	r0, [r7, #4]
 800ad14:	f7f7 fff2 	bl	8002cfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	2202      	movs	r2, #2
 800ad1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	681a      	ldr	r2, [r3, #0]
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ad2e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	68db      	ldr	r3, [r3, #12]
 800ad34:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ad38:	d902      	bls.n	800ad40 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	60fb      	str	r3, [r7, #12]
 800ad3e:	e002      	b.n	800ad46 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800ad40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ad44:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	68db      	ldr	r3, [r3, #12]
 800ad4a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800ad4e:	d007      	beq.n	800ad60 <HAL_SPI_Init+0xa0>
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	68db      	ldr	r3, [r3, #12]
 800ad54:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ad58:	d002      	beq.n	800ad60 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	2200      	movs	r2, #0
 800ad5e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	685b      	ldr	r3, [r3, #4]
 800ad64:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	689b      	ldr	r3, [r3, #8]
 800ad6c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800ad70:	431a      	orrs	r2, r3
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	691b      	ldr	r3, [r3, #16]
 800ad76:	f003 0302 	and.w	r3, r3, #2
 800ad7a:	431a      	orrs	r2, r3
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	695b      	ldr	r3, [r3, #20]
 800ad80:	f003 0301 	and.w	r3, r3, #1
 800ad84:	431a      	orrs	r2, r3
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	699b      	ldr	r3, [r3, #24]
 800ad8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ad8e:	431a      	orrs	r2, r3
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	69db      	ldr	r3, [r3, #28]
 800ad94:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ad98:	431a      	orrs	r2, r3
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	6a1b      	ldr	r3, [r3, #32]
 800ad9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ada2:	ea42 0103 	orr.w	r1, r2, r3
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adaa:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	430a      	orrs	r2, r1
 800adb4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	699b      	ldr	r3, [r3, #24]
 800adba:	0c1b      	lsrs	r3, r3, #16
 800adbc:	f003 0204 	and.w	r2, r3, #4
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adc4:	f003 0310 	and.w	r3, r3, #16
 800adc8:	431a      	orrs	r2, r3
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800adce:	f003 0308 	and.w	r3, r3, #8
 800add2:	431a      	orrs	r2, r3
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	68db      	ldr	r3, [r3, #12]
 800add8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800addc:	ea42 0103 	orr.w	r1, r2, r3
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	430a      	orrs	r2, r1
 800adec:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	69da      	ldr	r2, [r3, #28]
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800adfc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	2200      	movs	r2, #0
 800ae02:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	2201      	movs	r2, #1
 800ae08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800ae0c:	2300      	movs	r3, #0
}
 800ae0e:	4618      	mov	r0, r3
 800ae10:	3710      	adds	r7, #16
 800ae12:	46bd      	mov	sp, r7
 800ae14:	bd80      	pop	{r7, pc}

0800ae16 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ae16:	b580      	push	{r7, lr}
 800ae18:	b082      	sub	sp, #8
 800ae1a:	af00      	add	r7, sp, #0
 800ae1c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d101      	bne.n	800ae28 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ae24:	2301      	movs	r3, #1
 800ae26:	e042      	b.n	800aeae <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d106      	bne.n	800ae40 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	2200      	movs	r2, #0
 800ae36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ae3a:	6878      	ldr	r0, [r7, #4]
 800ae3c:	f7f7 ffbe 	bl	8002dbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	2224      	movs	r2, #36	@ 0x24
 800ae44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	681a      	ldr	r2, [r3, #0]
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	f022 0201 	bic.w	r2, r2, #1
 800ae56:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d002      	beq.n	800ae66 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ae60:	6878      	ldr	r0, [r7, #4]
 800ae62:	f000 fedf 	bl	800bc24 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ae66:	6878      	ldr	r0, [r7, #4]
 800ae68:	f000 fc10 	bl	800b68c <UART_SetConfig>
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	2b01      	cmp	r3, #1
 800ae70:	d101      	bne.n	800ae76 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800ae72:	2301      	movs	r3, #1
 800ae74:	e01b      	b.n	800aeae <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	685a      	ldr	r2, [r3, #4]
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ae84:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	689a      	ldr	r2, [r3, #8]
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ae94:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	681a      	ldr	r2, [r3, #0]
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	f042 0201 	orr.w	r2, r2, #1
 800aea4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800aea6:	6878      	ldr	r0, [r7, #4]
 800aea8:	f000 ff5e 	bl	800bd68 <UART_CheckIdleState>
 800aeac:	4603      	mov	r3, r0
}
 800aeae:	4618      	mov	r0, r3
 800aeb0:	3708      	adds	r7, #8
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	bd80      	pop	{r7, pc}
	...

0800aeb8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800aeb8:	b580      	push	{r7, lr}
 800aeba:	b08a      	sub	sp, #40	@ 0x28
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	60f8      	str	r0, [r7, #12]
 800aec0:	60b9      	str	r1, [r7, #8]
 800aec2:	4613      	mov	r3, r2
 800aec4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aecc:	2b20      	cmp	r3, #32
 800aece:	d167      	bne.n	800afa0 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800aed0:	68bb      	ldr	r3, [r7, #8]
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d002      	beq.n	800aedc <HAL_UART_Transmit_DMA+0x24>
 800aed6:	88fb      	ldrh	r3, [r7, #6]
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d101      	bne.n	800aee0 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800aedc:	2301      	movs	r3, #1
 800aede:	e060      	b.n	800afa2 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	68ba      	ldr	r2, [r7, #8]
 800aee4:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	88fa      	ldrh	r2, [r7, #6]
 800aeea:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	88fa      	ldrh	r2, [r7, #6]
 800aef2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	2200      	movs	r2, #0
 800aefa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	2221      	movs	r2, #33	@ 0x21
 800af02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d028      	beq.n	800af60 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800af12:	4a26      	ldr	r2, [pc, #152]	@ (800afac <HAL_UART_Transmit_DMA+0xf4>)
 800af14:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800af1a:	4a25      	ldr	r2, [pc, #148]	@ (800afb0 <HAL_UART_Transmit_DMA+0xf8>)
 800af1c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800af22:	4a24      	ldr	r2, [pc, #144]	@ (800afb4 <HAL_UART_Transmit_DMA+0xfc>)
 800af24:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800af2a:	2200      	movs	r2, #0
 800af2c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af36:	4619      	mov	r1, r3
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	3328      	adds	r3, #40	@ 0x28
 800af3e:	461a      	mov	r2, r3
 800af40:	88fb      	ldrh	r3, [r7, #6]
 800af42:	f7fb fe5f 	bl	8006c04 <HAL_DMA_Start_IT>
 800af46:	4603      	mov	r3, r0
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d009      	beq.n	800af60 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	2210      	movs	r2, #16
 800af50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	2220      	movs	r2, #32
 800af58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800af5c:	2301      	movs	r3, #1
 800af5e:	e020      	b.n	800afa2 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	2240      	movs	r2, #64	@ 0x40
 800af66:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	3308      	adds	r3, #8
 800af6e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af70:	697b      	ldr	r3, [r7, #20]
 800af72:	e853 3f00 	ldrex	r3, [r3]
 800af76:	613b      	str	r3, [r7, #16]
   return(result);
 800af78:	693b      	ldr	r3, [r7, #16]
 800af7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af7e:	627b      	str	r3, [r7, #36]	@ 0x24
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	3308      	adds	r3, #8
 800af86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800af88:	623a      	str	r2, [r7, #32]
 800af8a:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af8c:	69f9      	ldr	r1, [r7, #28]
 800af8e:	6a3a      	ldr	r2, [r7, #32]
 800af90:	e841 2300 	strex	r3, r2, [r1]
 800af94:	61bb      	str	r3, [r7, #24]
   return(result);
 800af96:	69bb      	ldr	r3, [r7, #24]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d1e5      	bne.n	800af68 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800af9c:	2300      	movs	r3, #0
 800af9e:	e000      	b.n	800afa2 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800afa0:	2302      	movs	r3, #2
  }
}
 800afa2:	4618      	mov	r0, r3
 800afa4:	3728      	adds	r7, #40	@ 0x28
 800afa6:	46bd      	mov	sp, r7
 800afa8:	bd80      	pop	{r7, pc}
 800afaa:	bf00      	nop
 800afac:	0800c233 	.word	0x0800c233
 800afb0:	0800c2cd 	.word	0x0800c2cd
 800afb4:	0800c453 	.word	0x0800c453

0800afb8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800afb8:	b580      	push	{r7, lr}
 800afba:	b0ba      	sub	sp, #232	@ 0xe8
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	69db      	ldr	r3, [r3, #28]
 800afc6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	689b      	ldr	r3, [r3, #8]
 800afda:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800afde:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800afe2:	f640 030f 	movw	r3, #2063	@ 0x80f
 800afe6:	4013      	ands	r3, r2
 800afe8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800afec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d11b      	bne.n	800b02c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800aff4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aff8:	f003 0320 	and.w	r3, r3, #32
 800affc:	2b00      	cmp	r3, #0
 800affe:	d015      	beq.n	800b02c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b000:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b004:	f003 0320 	and.w	r3, r3, #32
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d105      	bne.n	800b018 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b00c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b010:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b014:	2b00      	cmp	r3, #0
 800b016:	d009      	beq.n	800b02c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	f000 8300 	beq.w	800b622 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b026:	6878      	ldr	r0, [r7, #4]
 800b028:	4798      	blx	r3
      }
      return;
 800b02a:	e2fa      	b.n	800b622 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b02c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b030:	2b00      	cmp	r3, #0
 800b032:	f000 8123 	beq.w	800b27c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800b036:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b03a:	4b8d      	ldr	r3, [pc, #564]	@ (800b270 <HAL_UART_IRQHandler+0x2b8>)
 800b03c:	4013      	ands	r3, r2
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d106      	bne.n	800b050 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800b042:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800b046:	4b8b      	ldr	r3, [pc, #556]	@ (800b274 <HAL_UART_IRQHandler+0x2bc>)
 800b048:	4013      	ands	r3, r2
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	f000 8116 	beq.w	800b27c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b050:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b054:	f003 0301 	and.w	r3, r3, #1
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d011      	beq.n	800b080 <HAL_UART_IRQHandler+0xc8>
 800b05c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b060:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b064:	2b00      	cmp	r3, #0
 800b066:	d00b      	beq.n	800b080 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	2201      	movs	r2, #1
 800b06e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b076:	f043 0201 	orr.w	r2, r3, #1
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b080:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b084:	f003 0302 	and.w	r3, r3, #2
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d011      	beq.n	800b0b0 <HAL_UART_IRQHandler+0xf8>
 800b08c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b090:	f003 0301 	and.w	r3, r3, #1
 800b094:	2b00      	cmp	r3, #0
 800b096:	d00b      	beq.n	800b0b0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	2202      	movs	r2, #2
 800b09e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0a6:	f043 0204 	orr.w	r2, r3, #4
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b0b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b0b4:	f003 0304 	and.w	r3, r3, #4
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d011      	beq.n	800b0e0 <HAL_UART_IRQHandler+0x128>
 800b0bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b0c0:	f003 0301 	and.w	r3, r3, #1
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d00b      	beq.n	800b0e0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	2204      	movs	r2, #4
 800b0ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0d6:	f043 0202 	orr.w	r2, r3, #2
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b0e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b0e4:	f003 0308 	and.w	r3, r3, #8
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d017      	beq.n	800b11c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b0ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b0f0:	f003 0320 	and.w	r3, r3, #32
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d105      	bne.n	800b104 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800b0f8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b0fc:	4b5c      	ldr	r3, [pc, #368]	@ (800b270 <HAL_UART_IRQHandler+0x2b8>)
 800b0fe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b100:	2b00      	cmp	r3, #0
 800b102:	d00b      	beq.n	800b11c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	2208      	movs	r2, #8
 800b10a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b112:	f043 0208 	orr.w	r2, r3, #8
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b11c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b120:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b124:	2b00      	cmp	r3, #0
 800b126:	d012      	beq.n	800b14e <HAL_UART_IRQHandler+0x196>
 800b128:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b12c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b130:	2b00      	cmp	r3, #0
 800b132:	d00c      	beq.n	800b14e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b13c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b144:	f043 0220 	orr.w	r2, r3, #32
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b154:	2b00      	cmp	r3, #0
 800b156:	f000 8266 	beq.w	800b626 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b15a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b15e:	f003 0320 	and.w	r3, r3, #32
 800b162:	2b00      	cmp	r3, #0
 800b164:	d013      	beq.n	800b18e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b166:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b16a:	f003 0320 	and.w	r3, r3, #32
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d105      	bne.n	800b17e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b172:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b176:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d007      	beq.n	800b18e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b182:	2b00      	cmp	r3, #0
 800b184:	d003      	beq.n	800b18e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b18a:	6878      	ldr	r0, [r7, #4]
 800b18c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b194:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	689b      	ldr	r3, [r3, #8]
 800b19e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1a2:	2b40      	cmp	r3, #64	@ 0x40
 800b1a4:	d005      	beq.n	800b1b2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800b1a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b1aa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d054      	beq.n	800b25c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b1b2:	6878      	ldr	r0, [r7, #4]
 800b1b4:	f000 ffd7 	bl	800c166 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	689b      	ldr	r3, [r3, #8]
 800b1be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1c2:	2b40      	cmp	r3, #64	@ 0x40
 800b1c4:	d146      	bne.n	800b254 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	3308      	adds	r3, #8
 800b1cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b1d4:	e853 3f00 	ldrex	r3, [r3]
 800b1d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800b1dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b1e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b1e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	3308      	adds	r3, #8
 800b1ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b1f2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800b1f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800b1fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b202:	e841 2300 	strex	r3, r2, [r1]
 800b206:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800b20a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d1d9      	bne.n	800b1c6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d017      	beq.n	800b24c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b222:	4a15      	ldr	r2, [pc, #84]	@ (800b278 <HAL_UART_IRQHandler+0x2c0>)
 800b224:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b22c:	4618      	mov	r0, r3
 800b22e:	f7fb fdbd 	bl	8006dac <HAL_DMA_Abort_IT>
 800b232:	4603      	mov	r3, r0
 800b234:	2b00      	cmp	r3, #0
 800b236:	d019      	beq.n	800b26c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b23e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b240:	687a      	ldr	r2, [r7, #4]
 800b242:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800b246:	4610      	mov	r0, r2
 800b248:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b24a:	e00f      	b.n	800b26c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b24c:	6878      	ldr	r0, [r7, #4]
 800b24e:	f7f9 fba1 	bl	8004994 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b252:	e00b      	b.n	800b26c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b254:	6878      	ldr	r0, [r7, #4]
 800b256:	f7f9 fb9d 	bl	8004994 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b25a:	e007      	b.n	800b26c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b25c:	6878      	ldr	r0, [r7, #4]
 800b25e:	f7f9 fb99 	bl	8004994 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	2200      	movs	r2, #0
 800b266:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800b26a:	e1dc      	b.n	800b626 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b26c:	bf00      	nop
    return;
 800b26e:	e1da      	b.n	800b626 <HAL_UART_IRQHandler+0x66e>
 800b270:	10000001 	.word	0x10000001
 800b274:	04000120 	.word	0x04000120
 800b278:	0800c4d3 	.word	0x0800c4d3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b280:	2b01      	cmp	r3, #1
 800b282:	f040 8170 	bne.w	800b566 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800b286:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b28a:	f003 0310 	and.w	r3, r3, #16
 800b28e:	2b00      	cmp	r3, #0
 800b290:	f000 8169 	beq.w	800b566 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800b294:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b298:	f003 0310 	and.w	r3, r3, #16
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	f000 8162 	beq.w	800b566 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	2210      	movs	r2, #16
 800b2a8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	689b      	ldr	r3, [r3, #8]
 800b2b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b2b4:	2b40      	cmp	r3, #64	@ 0x40
 800b2b6:	f040 80d8 	bne.w	800b46a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	685b      	ldr	r3, [r3, #4]
 800b2c4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b2c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	f000 80af 	beq.w	800b430 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b2d8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b2dc:	429a      	cmp	r2, r3
 800b2de:	f080 80a7 	bcs.w	800b430 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b2e8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	f003 0320 	and.w	r3, r3, #32
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	f040 8087 	bne.w	800b40e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b308:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b30c:	e853 3f00 	ldrex	r3, [r3]
 800b310:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b314:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b318:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b31c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	461a      	mov	r2, r3
 800b326:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b32a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b32e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b332:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b336:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b33a:	e841 2300 	strex	r3, r2, [r1]
 800b33e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b342:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b346:	2b00      	cmp	r3, #0
 800b348:	d1da      	bne.n	800b300 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	3308      	adds	r3, #8
 800b350:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b352:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b354:	e853 3f00 	ldrex	r3, [r3]
 800b358:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b35a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b35c:	f023 0301 	bic.w	r3, r3, #1
 800b360:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	3308      	adds	r3, #8
 800b36a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b36e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b372:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b374:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b376:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b37a:	e841 2300 	strex	r3, r2, [r1]
 800b37e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b380:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b382:	2b00      	cmp	r3, #0
 800b384:	d1e1      	bne.n	800b34a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	3308      	adds	r3, #8
 800b38c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b38e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b390:	e853 3f00 	ldrex	r3, [r3]
 800b394:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b396:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b398:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b39c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	3308      	adds	r3, #8
 800b3a6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b3aa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b3ac:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3ae:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b3b0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b3b2:	e841 2300 	strex	r3, r2, [r1]
 800b3b6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b3b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d1e3      	bne.n	800b386 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	2220      	movs	r2, #32
 800b3c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b3d4:	e853 3f00 	ldrex	r3, [r3]
 800b3d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b3da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b3dc:	f023 0310 	bic.w	r3, r3, #16
 800b3e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	461a      	mov	r2, r3
 800b3ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b3ee:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b3f0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3f2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b3f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b3f6:	e841 2300 	strex	r3, r2, [r1]
 800b3fa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b3fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d1e4      	bne.n	800b3cc <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b408:	4618      	mov	r0, r3
 800b40a:	f7fb fc76 	bl	8006cfa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	2202      	movs	r2, #2
 800b412:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b420:	b29b      	uxth	r3, r3
 800b422:	1ad3      	subs	r3, r2, r3
 800b424:	b29b      	uxth	r3, r3
 800b426:	4619      	mov	r1, r3
 800b428:	6878      	ldr	r0, [r7, #4]
 800b42a:	f7f9 f96f 	bl	800470c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800b42e:	e0fc      	b.n	800b62a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b436:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b43a:	429a      	cmp	r2, r3
 800b43c:	f040 80f5 	bne.w	800b62a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	f003 0320 	and.w	r3, r3, #32
 800b44e:	2b20      	cmp	r3, #32
 800b450:	f040 80eb 	bne.w	800b62a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	2202      	movs	r2, #2
 800b458:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b460:	4619      	mov	r1, r3
 800b462:	6878      	ldr	r0, [r7, #4]
 800b464:	f7f9 f952 	bl	800470c <HAL_UARTEx_RxEventCallback>
      return;
 800b468:	e0df      	b.n	800b62a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b476:	b29b      	uxth	r3, r3
 800b478:	1ad3      	subs	r3, r2, r3
 800b47a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b484:	b29b      	uxth	r3, r3
 800b486:	2b00      	cmp	r3, #0
 800b488:	f000 80d1 	beq.w	800b62e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800b48c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b490:	2b00      	cmp	r3, #0
 800b492:	f000 80cc 	beq.w	800b62e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b49c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b49e:	e853 3f00 	ldrex	r3, [r3]
 800b4a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b4a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b4aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	461a      	mov	r2, r3
 800b4b4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b4b8:	647b      	str	r3, [r7, #68]	@ 0x44
 800b4ba:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b4be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b4c0:	e841 2300 	strex	r3, r2, [r1]
 800b4c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b4c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d1e4      	bne.n	800b496 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	3308      	adds	r3, #8
 800b4d2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4d6:	e853 3f00 	ldrex	r3, [r3]
 800b4da:	623b      	str	r3, [r7, #32]
   return(result);
 800b4dc:	6a3b      	ldr	r3, [r7, #32]
 800b4de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b4e2:	f023 0301 	bic.w	r3, r3, #1
 800b4e6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	3308      	adds	r3, #8
 800b4f0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b4f4:	633a      	str	r2, [r7, #48]	@ 0x30
 800b4f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b4fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b4fc:	e841 2300 	strex	r3, r2, [r1]
 800b500:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b504:	2b00      	cmp	r3, #0
 800b506:	d1e1      	bne.n	800b4cc <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	2220      	movs	r2, #32
 800b50c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	2200      	movs	r2, #0
 800b514:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	2200      	movs	r2, #0
 800b51a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b522:	693b      	ldr	r3, [r7, #16]
 800b524:	e853 3f00 	ldrex	r3, [r3]
 800b528:	60fb      	str	r3, [r7, #12]
   return(result);
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	f023 0310 	bic.w	r3, r3, #16
 800b530:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	461a      	mov	r2, r3
 800b53a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b53e:	61fb      	str	r3, [r7, #28]
 800b540:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b542:	69b9      	ldr	r1, [r7, #24]
 800b544:	69fa      	ldr	r2, [r7, #28]
 800b546:	e841 2300 	strex	r3, r2, [r1]
 800b54a:	617b      	str	r3, [r7, #20]
   return(result);
 800b54c:	697b      	ldr	r3, [r7, #20]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d1e4      	bne.n	800b51c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	2202      	movs	r2, #2
 800b556:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b558:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b55c:	4619      	mov	r1, r3
 800b55e:	6878      	ldr	r0, [r7, #4]
 800b560:	f7f9 f8d4 	bl	800470c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b564:	e063      	b.n	800b62e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b566:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b56a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d00e      	beq.n	800b590 <HAL_UART_IRQHandler+0x5d8>
 800b572:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b576:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d008      	beq.n	800b590 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b586:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b588:	6878      	ldr	r0, [r7, #4]
 800b58a:	f000 ffdf 	bl	800c54c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b58e:	e051      	b.n	800b634 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b590:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b594:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d014      	beq.n	800b5c6 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b59c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b5a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d105      	bne.n	800b5b4 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b5a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b5ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d008      	beq.n	800b5c6 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d03a      	beq.n	800b632 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b5c0:	6878      	ldr	r0, [r7, #4]
 800b5c2:	4798      	blx	r3
    }
    return;
 800b5c4:	e035      	b.n	800b632 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b5c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b5ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d009      	beq.n	800b5e6 <HAL_UART_IRQHandler+0x62e>
 800b5d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b5d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d003      	beq.n	800b5e6 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800b5de:	6878      	ldr	r0, [r7, #4]
 800b5e0:	f000 ff89 	bl	800c4f6 <UART_EndTransmit_IT>
    return;
 800b5e4:	e026      	b.n	800b634 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b5e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b5ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d009      	beq.n	800b606 <HAL_UART_IRQHandler+0x64e>
 800b5f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b5f6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d003      	beq.n	800b606 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b5fe:	6878      	ldr	r0, [r7, #4]
 800b600:	f000 ffb8 	bl	800c574 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b604:	e016      	b.n	800b634 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b606:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b60a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d010      	beq.n	800b634 <HAL_UART_IRQHandler+0x67c>
 800b612:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b616:	2b00      	cmp	r3, #0
 800b618:	da0c      	bge.n	800b634 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800b61a:	6878      	ldr	r0, [r7, #4]
 800b61c:	f000 ffa0 	bl	800c560 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b620:	e008      	b.n	800b634 <HAL_UART_IRQHandler+0x67c>
      return;
 800b622:	bf00      	nop
 800b624:	e006      	b.n	800b634 <HAL_UART_IRQHandler+0x67c>
    return;
 800b626:	bf00      	nop
 800b628:	e004      	b.n	800b634 <HAL_UART_IRQHandler+0x67c>
      return;
 800b62a:	bf00      	nop
 800b62c:	e002      	b.n	800b634 <HAL_UART_IRQHandler+0x67c>
      return;
 800b62e:	bf00      	nop
 800b630:	e000      	b.n	800b634 <HAL_UART_IRQHandler+0x67c>
    return;
 800b632:	bf00      	nop
  }
}
 800b634:	37e8      	adds	r7, #232	@ 0xe8
 800b636:	46bd      	mov	sp, r7
 800b638:	bd80      	pop	{r7, pc}
 800b63a:	bf00      	nop

0800b63c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b63c:	b480      	push	{r7}
 800b63e:	b083      	sub	sp, #12
 800b640:	af00      	add	r7, sp, #0
 800b642:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b644:	bf00      	nop
 800b646:	370c      	adds	r7, #12
 800b648:	46bd      	mov	sp, r7
 800b64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64e:	4770      	bx	lr

0800b650 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b650:	b480      	push	{r7}
 800b652:	b083      	sub	sp, #12
 800b654:	af00      	add	r7, sp, #0
 800b656:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800b658:	bf00      	nop
 800b65a:	370c      	adds	r7, #12
 800b65c:	46bd      	mov	sp, r7
 800b65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b662:	4770      	bx	lr

0800b664 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b664:	b480      	push	{r7}
 800b666:	b083      	sub	sp, #12
 800b668:	af00      	add	r7, sp, #0
 800b66a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800b66c:	bf00      	nop
 800b66e:	370c      	adds	r7, #12
 800b670:	46bd      	mov	sp, r7
 800b672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b676:	4770      	bx	lr

0800b678 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b678:	b480      	push	{r7}
 800b67a:	b083      	sub	sp, #12
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800b680:	bf00      	nop
 800b682:	370c      	adds	r7, #12
 800b684:	46bd      	mov	sp, r7
 800b686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68a:	4770      	bx	lr

0800b68c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b68c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b690:	b08c      	sub	sp, #48	@ 0x30
 800b692:	af00      	add	r7, sp, #0
 800b694:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b696:	2300      	movs	r3, #0
 800b698:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b69c:	697b      	ldr	r3, [r7, #20]
 800b69e:	689a      	ldr	r2, [r3, #8]
 800b6a0:	697b      	ldr	r3, [r7, #20]
 800b6a2:	691b      	ldr	r3, [r3, #16]
 800b6a4:	431a      	orrs	r2, r3
 800b6a6:	697b      	ldr	r3, [r7, #20]
 800b6a8:	695b      	ldr	r3, [r3, #20]
 800b6aa:	431a      	orrs	r2, r3
 800b6ac:	697b      	ldr	r3, [r7, #20]
 800b6ae:	69db      	ldr	r3, [r3, #28]
 800b6b0:	4313      	orrs	r3, r2
 800b6b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b6b4:	697b      	ldr	r3, [r7, #20]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	681a      	ldr	r2, [r3, #0]
 800b6ba:	4bab      	ldr	r3, [pc, #684]	@ (800b968 <UART_SetConfig+0x2dc>)
 800b6bc:	4013      	ands	r3, r2
 800b6be:	697a      	ldr	r2, [r7, #20]
 800b6c0:	6812      	ldr	r2, [r2, #0]
 800b6c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b6c4:	430b      	orrs	r3, r1
 800b6c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b6c8:	697b      	ldr	r3, [r7, #20]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	685b      	ldr	r3, [r3, #4]
 800b6ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b6d2:	697b      	ldr	r3, [r7, #20]
 800b6d4:	68da      	ldr	r2, [r3, #12]
 800b6d6:	697b      	ldr	r3, [r7, #20]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	430a      	orrs	r2, r1
 800b6dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b6de:	697b      	ldr	r3, [r7, #20]
 800b6e0:	699b      	ldr	r3, [r3, #24]
 800b6e2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b6e4:	697b      	ldr	r3, [r7, #20]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	4aa0      	ldr	r2, [pc, #640]	@ (800b96c <UART_SetConfig+0x2e0>)
 800b6ea:	4293      	cmp	r3, r2
 800b6ec:	d004      	beq.n	800b6f8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b6ee:	697b      	ldr	r3, [r7, #20]
 800b6f0:	6a1b      	ldr	r3, [r3, #32]
 800b6f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b6f4:	4313      	orrs	r3, r2
 800b6f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b6f8:	697b      	ldr	r3, [r7, #20]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	689b      	ldr	r3, [r3, #8]
 800b6fe:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800b702:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800b706:	697a      	ldr	r2, [r7, #20]
 800b708:	6812      	ldr	r2, [r2, #0]
 800b70a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b70c:	430b      	orrs	r3, r1
 800b70e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b710:	697b      	ldr	r3, [r7, #20]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b716:	f023 010f 	bic.w	r1, r3, #15
 800b71a:	697b      	ldr	r3, [r7, #20]
 800b71c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b71e:	697b      	ldr	r3, [r7, #20]
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	430a      	orrs	r2, r1
 800b724:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b726:	697b      	ldr	r3, [r7, #20]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	4a91      	ldr	r2, [pc, #580]	@ (800b970 <UART_SetConfig+0x2e4>)
 800b72c:	4293      	cmp	r3, r2
 800b72e:	d125      	bne.n	800b77c <UART_SetConfig+0xf0>
 800b730:	4b90      	ldr	r3, [pc, #576]	@ (800b974 <UART_SetConfig+0x2e8>)
 800b732:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b736:	f003 0303 	and.w	r3, r3, #3
 800b73a:	2b03      	cmp	r3, #3
 800b73c:	d81a      	bhi.n	800b774 <UART_SetConfig+0xe8>
 800b73e:	a201      	add	r2, pc, #4	@ (adr r2, 800b744 <UART_SetConfig+0xb8>)
 800b740:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b744:	0800b755 	.word	0x0800b755
 800b748:	0800b765 	.word	0x0800b765
 800b74c:	0800b75d 	.word	0x0800b75d
 800b750:	0800b76d 	.word	0x0800b76d
 800b754:	2301      	movs	r3, #1
 800b756:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b75a:	e0d6      	b.n	800b90a <UART_SetConfig+0x27e>
 800b75c:	2302      	movs	r3, #2
 800b75e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b762:	e0d2      	b.n	800b90a <UART_SetConfig+0x27e>
 800b764:	2304      	movs	r3, #4
 800b766:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b76a:	e0ce      	b.n	800b90a <UART_SetConfig+0x27e>
 800b76c:	2308      	movs	r3, #8
 800b76e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b772:	e0ca      	b.n	800b90a <UART_SetConfig+0x27e>
 800b774:	2310      	movs	r3, #16
 800b776:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b77a:	e0c6      	b.n	800b90a <UART_SetConfig+0x27e>
 800b77c:	697b      	ldr	r3, [r7, #20]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	4a7d      	ldr	r2, [pc, #500]	@ (800b978 <UART_SetConfig+0x2ec>)
 800b782:	4293      	cmp	r3, r2
 800b784:	d138      	bne.n	800b7f8 <UART_SetConfig+0x16c>
 800b786:	4b7b      	ldr	r3, [pc, #492]	@ (800b974 <UART_SetConfig+0x2e8>)
 800b788:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b78c:	f003 030c 	and.w	r3, r3, #12
 800b790:	2b0c      	cmp	r3, #12
 800b792:	d82d      	bhi.n	800b7f0 <UART_SetConfig+0x164>
 800b794:	a201      	add	r2, pc, #4	@ (adr r2, 800b79c <UART_SetConfig+0x110>)
 800b796:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b79a:	bf00      	nop
 800b79c:	0800b7d1 	.word	0x0800b7d1
 800b7a0:	0800b7f1 	.word	0x0800b7f1
 800b7a4:	0800b7f1 	.word	0x0800b7f1
 800b7a8:	0800b7f1 	.word	0x0800b7f1
 800b7ac:	0800b7e1 	.word	0x0800b7e1
 800b7b0:	0800b7f1 	.word	0x0800b7f1
 800b7b4:	0800b7f1 	.word	0x0800b7f1
 800b7b8:	0800b7f1 	.word	0x0800b7f1
 800b7bc:	0800b7d9 	.word	0x0800b7d9
 800b7c0:	0800b7f1 	.word	0x0800b7f1
 800b7c4:	0800b7f1 	.word	0x0800b7f1
 800b7c8:	0800b7f1 	.word	0x0800b7f1
 800b7cc:	0800b7e9 	.word	0x0800b7e9
 800b7d0:	2300      	movs	r3, #0
 800b7d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b7d6:	e098      	b.n	800b90a <UART_SetConfig+0x27e>
 800b7d8:	2302      	movs	r3, #2
 800b7da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b7de:	e094      	b.n	800b90a <UART_SetConfig+0x27e>
 800b7e0:	2304      	movs	r3, #4
 800b7e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b7e6:	e090      	b.n	800b90a <UART_SetConfig+0x27e>
 800b7e8:	2308      	movs	r3, #8
 800b7ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b7ee:	e08c      	b.n	800b90a <UART_SetConfig+0x27e>
 800b7f0:	2310      	movs	r3, #16
 800b7f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b7f6:	e088      	b.n	800b90a <UART_SetConfig+0x27e>
 800b7f8:	697b      	ldr	r3, [r7, #20]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	4a5f      	ldr	r2, [pc, #380]	@ (800b97c <UART_SetConfig+0x2f0>)
 800b7fe:	4293      	cmp	r3, r2
 800b800:	d125      	bne.n	800b84e <UART_SetConfig+0x1c2>
 800b802:	4b5c      	ldr	r3, [pc, #368]	@ (800b974 <UART_SetConfig+0x2e8>)
 800b804:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b808:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b80c:	2b30      	cmp	r3, #48	@ 0x30
 800b80e:	d016      	beq.n	800b83e <UART_SetConfig+0x1b2>
 800b810:	2b30      	cmp	r3, #48	@ 0x30
 800b812:	d818      	bhi.n	800b846 <UART_SetConfig+0x1ba>
 800b814:	2b20      	cmp	r3, #32
 800b816:	d00a      	beq.n	800b82e <UART_SetConfig+0x1a2>
 800b818:	2b20      	cmp	r3, #32
 800b81a:	d814      	bhi.n	800b846 <UART_SetConfig+0x1ba>
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d002      	beq.n	800b826 <UART_SetConfig+0x19a>
 800b820:	2b10      	cmp	r3, #16
 800b822:	d008      	beq.n	800b836 <UART_SetConfig+0x1aa>
 800b824:	e00f      	b.n	800b846 <UART_SetConfig+0x1ba>
 800b826:	2300      	movs	r3, #0
 800b828:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b82c:	e06d      	b.n	800b90a <UART_SetConfig+0x27e>
 800b82e:	2302      	movs	r3, #2
 800b830:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b834:	e069      	b.n	800b90a <UART_SetConfig+0x27e>
 800b836:	2304      	movs	r3, #4
 800b838:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b83c:	e065      	b.n	800b90a <UART_SetConfig+0x27e>
 800b83e:	2308      	movs	r3, #8
 800b840:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b844:	e061      	b.n	800b90a <UART_SetConfig+0x27e>
 800b846:	2310      	movs	r3, #16
 800b848:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b84c:	e05d      	b.n	800b90a <UART_SetConfig+0x27e>
 800b84e:	697b      	ldr	r3, [r7, #20]
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	4a4b      	ldr	r2, [pc, #300]	@ (800b980 <UART_SetConfig+0x2f4>)
 800b854:	4293      	cmp	r3, r2
 800b856:	d125      	bne.n	800b8a4 <UART_SetConfig+0x218>
 800b858:	4b46      	ldr	r3, [pc, #280]	@ (800b974 <UART_SetConfig+0x2e8>)
 800b85a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b85e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b862:	2bc0      	cmp	r3, #192	@ 0xc0
 800b864:	d016      	beq.n	800b894 <UART_SetConfig+0x208>
 800b866:	2bc0      	cmp	r3, #192	@ 0xc0
 800b868:	d818      	bhi.n	800b89c <UART_SetConfig+0x210>
 800b86a:	2b80      	cmp	r3, #128	@ 0x80
 800b86c:	d00a      	beq.n	800b884 <UART_SetConfig+0x1f8>
 800b86e:	2b80      	cmp	r3, #128	@ 0x80
 800b870:	d814      	bhi.n	800b89c <UART_SetConfig+0x210>
 800b872:	2b00      	cmp	r3, #0
 800b874:	d002      	beq.n	800b87c <UART_SetConfig+0x1f0>
 800b876:	2b40      	cmp	r3, #64	@ 0x40
 800b878:	d008      	beq.n	800b88c <UART_SetConfig+0x200>
 800b87a:	e00f      	b.n	800b89c <UART_SetConfig+0x210>
 800b87c:	2300      	movs	r3, #0
 800b87e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b882:	e042      	b.n	800b90a <UART_SetConfig+0x27e>
 800b884:	2302      	movs	r3, #2
 800b886:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b88a:	e03e      	b.n	800b90a <UART_SetConfig+0x27e>
 800b88c:	2304      	movs	r3, #4
 800b88e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b892:	e03a      	b.n	800b90a <UART_SetConfig+0x27e>
 800b894:	2308      	movs	r3, #8
 800b896:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b89a:	e036      	b.n	800b90a <UART_SetConfig+0x27e>
 800b89c:	2310      	movs	r3, #16
 800b89e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b8a2:	e032      	b.n	800b90a <UART_SetConfig+0x27e>
 800b8a4:	697b      	ldr	r3, [r7, #20]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	4a30      	ldr	r2, [pc, #192]	@ (800b96c <UART_SetConfig+0x2e0>)
 800b8aa:	4293      	cmp	r3, r2
 800b8ac:	d12a      	bne.n	800b904 <UART_SetConfig+0x278>
 800b8ae:	4b31      	ldr	r3, [pc, #196]	@ (800b974 <UART_SetConfig+0x2e8>)
 800b8b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b8b4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b8b8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b8bc:	d01a      	beq.n	800b8f4 <UART_SetConfig+0x268>
 800b8be:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b8c2:	d81b      	bhi.n	800b8fc <UART_SetConfig+0x270>
 800b8c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b8c8:	d00c      	beq.n	800b8e4 <UART_SetConfig+0x258>
 800b8ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b8ce:	d815      	bhi.n	800b8fc <UART_SetConfig+0x270>
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d003      	beq.n	800b8dc <UART_SetConfig+0x250>
 800b8d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b8d8:	d008      	beq.n	800b8ec <UART_SetConfig+0x260>
 800b8da:	e00f      	b.n	800b8fc <UART_SetConfig+0x270>
 800b8dc:	2300      	movs	r3, #0
 800b8de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b8e2:	e012      	b.n	800b90a <UART_SetConfig+0x27e>
 800b8e4:	2302      	movs	r3, #2
 800b8e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b8ea:	e00e      	b.n	800b90a <UART_SetConfig+0x27e>
 800b8ec:	2304      	movs	r3, #4
 800b8ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b8f2:	e00a      	b.n	800b90a <UART_SetConfig+0x27e>
 800b8f4:	2308      	movs	r3, #8
 800b8f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b8fa:	e006      	b.n	800b90a <UART_SetConfig+0x27e>
 800b8fc:	2310      	movs	r3, #16
 800b8fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b902:	e002      	b.n	800b90a <UART_SetConfig+0x27e>
 800b904:	2310      	movs	r3, #16
 800b906:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b90a:	697b      	ldr	r3, [r7, #20]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	4a17      	ldr	r2, [pc, #92]	@ (800b96c <UART_SetConfig+0x2e0>)
 800b910:	4293      	cmp	r3, r2
 800b912:	f040 80a8 	bne.w	800ba66 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b916:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b91a:	2b08      	cmp	r3, #8
 800b91c:	d834      	bhi.n	800b988 <UART_SetConfig+0x2fc>
 800b91e:	a201      	add	r2, pc, #4	@ (adr r2, 800b924 <UART_SetConfig+0x298>)
 800b920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b924:	0800b949 	.word	0x0800b949
 800b928:	0800b989 	.word	0x0800b989
 800b92c:	0800b951 	.word	0x0800b951
 800b930:	0800b989 	.word	0x0800b989
 800b934:	0800b957 	.word	0x0800b957
 800b938:	0800b989 	.word	0x0800b989
 800b93c:	0800b989 	.word	0x0800b989
 800b940:	0800b989 	.word	0x0800b989
 800b944:	0800b95f 	.word	0x0800b95f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b948:	f7fe ff58 	bl	800a7fc <HAL_RCC_GetPCLK1Freq>
 800b94c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b94e:	e021      	b.n	800b994 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b950:	4b0c      	ldr	r3, [pc, #48]	@ (800b984 <UART_SetConfig+0x2f8>)
 800b952:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b954:	e01e      	b.n	800b994 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b956:	f7fe fee3 	bl	800a720 <HAL_RCC_GetSysClockFreq>
 800b95a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b95c:	e01a      	b.n	800b994 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b95e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b962:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b964:	e016      	b.n	800b994 <UART_SetConfig+0x308>
 800b966:	bf00      	nop
 800b968:	cfff69f3 	.word	0xcfff69f3
 800b96c:	40008000 	.word	0x40008000
 800b970:	40013800 	.word	0x40013800
 800b974:	40021000 	.word	0x40021000
 800b978:	40004400 	.word	0x40004400
 800b97c:	40004800 	.word	0x40004800
 800b980:	40004c00 	.word	0x40004c00
 800b984:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800b988:	2300      	movs	r3, #0
 800b98a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b98c:	2301      	movs	r3, #1
 800b98e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b992:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b996:	2b00      	cmp	r3, #0
 800b998:	f000 812a 	beq.w	800bbf0 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b99c:	697b      	ldr	r3, [r7, #20]
 800b99e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9a0:	4a9e      	ldr	r2, [pc, #632]	@ (800bc1c <UART_SetConfig+0x590>)
 800b9a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b9a6:	461a      	mov	r2, r3
 800b9a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9aa:	fbb3 f3f2 	udiv	r3, r3, r2
 800b9ae:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b9b0:	697b      	ldr	r3, [r7, #20]
 800b9b2:	685a      	ldr	r2, [r3, #4]
 800b9b4:	4613      	mov	r3, r2
 800b9b6:	005b      	lsls	r3, r3, #1
 800b9b8:	4413      	add	r3, r2
 800b9ba:	69ba      	ldr	r2, [r7, #24]
 800b9bc:	429a      	cmp	r2, r3
 800b9be:	d305      	bcc.n	800b9cc <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b9c0:	697b      	ldr	r3, [r7, #20]
 800b9c2:	685b      	ldr	r3, [r3, #4]
 800b9c4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b9c6:	69ba      	ldr	r2, [r7, #24]
 800b9c8:	429a      	cmp	r2, r3
 800b9ca:	d903      	bls.n	800b9d4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800b9cc:	2301      	movs	r3, #1
 800b9ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b9d2:	e10d      	b.n	800bbf0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b9d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9d6:	2200      	movs	r2, #0
 800b9d8:	60bb      	str	r3, [r7, #8]
 800b9da:	60fa      	str	r2, [r7, #12]
 800b9dc:	697b      	ldr	r3, [r7, #20]
 800b9de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9e0:	4a8e      	ldr	r2, [pc, #568]	@ (800bc1c <UART_SetConfig+0x590>)
 800b9e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b9e6:	b29b      	uxth	r3, r3
 800b9e8:	2200      	movs	r2, #0
 800b9ea:	603b      	str	r3, [r7, #0]
 800b9ec:	607a      	str	r2, [r7, #4]
 800b9ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b9f2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b9f6:	f7f5 f8ff 	bl	8000bf8 <__aeabi_uldivmod>
 800b9fa:	4602      	mov	r2, r0
 800b9fc:	460b      	mov	r3, r1
 800b9fe:	4610      	mov	r0, r2
 800ba00:	4619      	mov	r1, r3
 800ba02:	f04f 0200 	mov.w	r2, #0
 800ba06:	f04f 0300 	mov.w	r3, #0
 800ba0a:	020b      	lsls	r3, r1, #8
 800ba0c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ba10:	0202      	lsls	r2, r0, #8
 800ba12:	6979      	ldr	r1, [r7, #20]
 800ba14:	6849      	ldr	r1, [r1, #4]
 800ba16:	0849      	lsrs	r1, r1, #1
 800ba18:	2000      	movs	r0, #0
 800ba1a:	460c      	mov	r4, r1
 800ba1c:	4605      	mov	r5, r0
 800ba1e:	eb12 0804 	adds.w	r8, r2, r4
 800ba22:	eb43 0905 	adc.w	r9, r3, r5
 800ba26:	697b      	ldr	r3, [r7, #20]
 800ba28:	685b      	ldr	r3, [r3, #4]
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	469a      	mov	sl, r3
 800ba2e:	4693      	mov	fp, r2
 800ba30:	4652      	mov	r2, sl
 800ba32:	465b      	mov	r3, fp
 800ba34:	4640      	mov	r0, r8
 800ba36:	4649      	mov	r1, r9
 800ba38:	f7f5 f8de 	bl	8000bf8 <__aeabi_uldivmod>
 800ba3c:	4602      	mov	r2, r0
 800ba3e:	460b      	mov	r3, r1
 800ba40:	4613      	mov	r3, r2
 800ba42:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ba44:	6a3b      	ldr	r3, [r7, #32]
 800ba46:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ba4a:	d308      	bcc.n	800ba5e <UART_SetConfig+0x3d2>
 800ba4c:	6a3b      	ldr	r3, [r7, #32]
 800ba4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ba52:	d204      	bcs.n	800ba5e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800ba54:	697b      	ldr	r3, [r7, #20]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	6a3a      	ldr	r2, [r7, #32]
 800ba5a:	60da      	str	r2, [r3, #12]
 800ba5c:	e0c8      	b.n	800bbf0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800ba5e:	2301      	movs	r3, #1
 800ba60:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ba64:	e0c4      	b.n	800bbf0 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ba66:	697b      	ldr	r3, [r7, #20]
 800ba68:	69db      	ldr	r3, [r3, #28]
 800ba6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ba6e:	d167      	bne.n	800bb40 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800ba70:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ba74:	2b08      	cmp	r3, #8
 800ba76:	d828      	bhi.n	800baca <UART_SetConfig+0x43e>
 800ba78:	a201      	add	r2, pc, #4	@ (adr r2, 800ba80 <UART_SetConfig+0x3f4>)
 800ba7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba7e:	bf00      	nop
 800ba80:	0800baa5 	.word	0x0800baa5
 800ba84:	0800baad 	.word	0x0800baad
 800ba88:	0800bab5 	.word	0x0800bab5
 800ba8c:	0800bacb 	.word	0x0800bacb
 800ba90:	0800babb 	.word	0x0800babb
 800ba94:	0800bacb 	.word	0x0800bacb
 800ba98:	0800bacb 	.word	0x0800bacb
 800ba9c:	0800bacb 	.word	0x0800bacb
 800baa0:	0800bac3 	.word	0x0800bac3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800baa4:	f7fe feaa 	bl	800a7fc <HAL_RCC_GetPCLK1Freq>
 800baa8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800baaa:	e014      	b.n	800bad6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800baac:	f7fe febc 	bl	800a828 <HAL_RCC_GetPCLK2Freq>
 800bab0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bab2:	e010      	b.n	800bad6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bab4:	4b5a      	ldr	r3, [pc, #360]	@ (800bc20 <UART_SetConfig+0x594>)
 800bab6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bab8:	e00d      	b.n	800bad6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800baba:	f7fe fe31 	bl	800a720 <HAL_RCC_GetSysClockFreq>
 800babe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bac0:	e009      	b.n	800bad6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bac2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bac6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bac8:	e005      	b.n	800bad6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800baca:	2300      	movs	r3, #0
 800bacc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800bace:	2301      	movs	r3, #1
 800bad0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800bad4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bad8:	2b00      	cmp	r3, #0
 800bada:	f000 8089 	beq.w	800bbf0 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bade:	697b      	ldr	r3, [r7, #20]
 800bae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bae2:	4a4e      	ldr	r2, [pc, #312]	@ (800bc1c <UART_SetConfig+0x590>)
 800bae4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bae8:	461a      	mov	r2, r3
 800baea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baec:	fbb3 f3f2 	udiv	r3, r3, r2
 800baf0:	005a      	lsls	r2, r3, #1
 800baf2:	697b      	ldr	r3, [r7, #20]
 800baf4:	685b      	ldr	r3, [r3, #4]
 800baf6:	085b      	lsrs	r3, r3, #1
 800baf8:	441a      	add	r2, r3
 800bafa:	697b      	ldr	r3, [r7, #20]
 800bafc:	685b      	ldr	r3, [r3, #4]
 800bafe:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb02:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bb04:	6a3b      	ldr	r3, [r7, #32]
 800bb06:	2b0f      	cmp	r3, #15
 800bb08:	d916      	bls.n	800bb38 <UART_SetConfig+0x4ac>
 800bb0a:	6a3b      	ldr	r3, [r7, #32]
 800bb0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bb10:	d212      	bcs.n	800bb38 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bb12:	6a3b      	ldr	r3, [r7, #32]
 800bb14:	b29b      	uxth	r3, r3
 800bb16:	f023 030f 	bic.w	r3, r3, #15
 800bb1a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bb1c:	6a3b      	ldr	r3, [r7, #32]
 800bb1e:	085b      	lsrs	r3, r3, #1
 800bb20:	b29b      	uxth	r3, r3
 800bb22:	f003 0307 	and.w	r3, r3, #7
 800bb26:	b29a      	uxth	r2, r3
 800bb28:	8bfb      	ldrh	r3, [r7, #30]
 800bb2a:	4313      	orrs	r3, r2
 800bb2c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800bb2e:	697b      	ldr	r3, [r7, #20]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	8bfa      	ldrh	r2, [r7, #30]
 800bb34:	60da      	str	r2, [r3, #12]
 800bb36:	e05b      	b.n	800bbf0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800bb38:	2301      	movs	r3, #1
 800bb3a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800bb3e:	e057      	b.n	800bbf0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800bb40:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bb44:	2b08      	cmp	r3, #8
 800bb46:	d828      	bhi.n	800bb9a <UART_SetConfig+0x50e>
 800bb48:	a201      	add	r2, pc, #4	@ (adr r2, 800bb50 <UART_SetConfig+0x4c4>)
 800bb4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb4e:	bf00      	nop
 800bb50:	0800bb75 	.word	0x0800bb75
 800bb54:	0800bb7d 	.word	0x0800bb7d
 800bb58:	0800bb85 	.word	0x0800bb85
 800bb5c:	0800bb9b 	.word	0x0800bb9b
 800bb60:	0800bb8b 	.word	0x0800bb8b
 800bb64:	0800bb9b 	.word	0x0800bb9b
 800bb68:	0800bb9b 	.word	0x0800bb9b
 800bb6c:	0800bb9b 	.word	0x0800bb9b
 800bb70:	0800bb93 	.word	0x0800bb93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bb74:	f7fe fe42 	bl	800a7fc <HAL_RCC_GetPCLK1Freq>
 800bb78:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bb7a:	e014      	b.n	800bba6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bb7c:	f7fe fe54 	bl	800a828 <HAL_RCC_GetPCLK2Freq>
 800bb80:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bb82:	e010      	b.n	800bba6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bb84:	4b26      	ldr	r3, [pc, #152]	@ (800bc20 <UART_SetConfig+0x594>)
 800bb86:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bb88:	e00d      	b.n	800bba6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bb8a:	f7fe fdc9 	bl	800a720 <HAL_RCC_GetSysClockFreq>
 800bb8e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bb90:	e009      	b.n	800bba6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bb92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bb96:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bb98:	e005      	b.n	800bba6 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800bb9e:	2301      	movs	r3, #1
 800bba0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800bba4:	bf00      	nop
    }

    if (pclk != 0U)
 800bba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d021      	beq.n	800bbf0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bbac:	697b      	ldr	r3, [r7, #20]
 800bbae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bbb0:	4a1a      	ldr	r2, [pc, #104]	@ (800bc1c <UART_SetConfig+0x590>)
 800bbb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bbb6:	461a      	mov	r2, r3
 800bbb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbba:	fbb3 f2f2 	udiv	r2, r3, r2
 800bbbe:	697b      	ldr	r3, [r7, #20]
 800bbc0:	685b      	ldr	r3, [r3, #4]
 800bbc2:	085b      	lsrs	r3, r3, #1
 800bbc4:	441a      	add	r2, r3
 800bbc6:	697b      	ldr	r3, [r7, #20]
 800bbc8:	685b      	ldr	r3, [r3, #4]
 800bbca:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbce:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bbd0:	6a3b      	ldr	r3, [r7, #32]
 800bbd2:	2b0f      	cmp	r3, #15
 800bbd4:	d909      	bls.n	800bbea <UART_SetConfig+0x55e>
 800bbd6:	6a3b      	ldr	r3, [r7, #32]
 800bbd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bbdc:	d205      	bcs.n	800bbea <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bbde:	6a3b      	ldr	r3, [r7, #32]
 800bbe0:	b29a      	uxth	r2, r3
 800bbe2:	697b      	ldr	r3, [r7, #20]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	60da      	str	r2, [r3, #12]
 800bbe8:	e002      	b.n	800bbf0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800bbea:	2301      	movs	r3, #1
 800bbec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800bbf0:	697b      	ldr	r3, [r7, #20]
 800bbf2:	2201      	movs	r2, #1
 800bbf4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800bbf8:	697b      	ldr	r3, [r7, #20]
 800bbfa:	2201      	movs	r2, #1
 800bbfc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bc00:	697b      	ldr	r3, [r7, #20]
 800bc02:	2200      	movs	r2, #0
 800bc04:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800bc06:	697b      	ldr	r3, [r7, #20]
 800bc08:	2200      	movs	r2, #0
 800bc0a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800bc0c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800bc10:	4618      	mov	r0, r3
 800bc12:	3730      	adds	r7, #48	@ 0x30
 800bc14:	46bd      	mov	sp, r7
 800bc16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bc1a:	bf00      	nop
 800bc1c:	08015368 	.word	0x08015368
 800bc20:	00f42400 	.word	0x00f42400

0800bc24 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bc24:	b480      	push	{r7}
 800bc26:	b083      	sub	sp, #12
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc30:	f003 0308 	and.w	r3, r3, #8
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d00a      	beq.n	800bc4e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	685b      	ldr	r3, [r3, #4]
 800bc3e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	430a      	orrs	r2, r1
 800bc4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc52:	f003 0301 	and.w	r3, r3, #1
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d00a      	beq.n	800bc70 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	685b      	ldr	r3, [r3, #4]
 800bc60:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	430a      	orrs	r2, r1
 800bc6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc74:	f003 0302 	and.w	r3, r3, #2
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d00a      	beq.n	800bc92 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	685b      	ldr	r3, [r3, #4]
 800bc82:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	430a      	orrs	r2, r1
 800bc90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc96:	f003 0304 	and.w	r3, r3, #4
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d00a      	beq.n	800bcb4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	685b      	ldr	r3, [r3, #4]
 800bca4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	430a      	orrs	r2, r1
 800bcb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcb8:	f003 0310 	and.w	r3, r3, #16
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d00a      	beq.n	800bcd6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	689b      	ldr	r3, [r3, #8]
 800bcc6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	430a      	orrs	r2, r1
 800bcd4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcda:	f003 0320 	and.w	r3, r3, #32
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d00a      	beq.n	800bcf8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	689b      	ldr	r3, [r3, #8]
 800bce8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	430a      	orrs	r2, r1
 800bcf6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d01a      	beq.n	800bd3a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	685b      	ldr	r3, [r3, #4]
 800bd0a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	430a      	orrs	r2, r1
 800bd18:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bd22:	d10a      	bne.n	800bd3a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	685b      	ldr	r3, [r3, #4]
 800bd2a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	430a      	orrs	r2, r1
 800bd38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d00a      	beq.n	800bd5c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	685b      	ldr	r3, [r3, #4]
 800bd4c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	430a      	orrs	r2, r1
 800bd5a:	605a      	str	r2, [r3, #4]
  }
}
 800bd5c:	bf00      	nop
 800bd5e:	370c      	adds	r7, #12
 800bd60:	46bd      	mov	sp, r7
 800bd62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd66:	4770      	bx	lr

0800bd68 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bd68:	b580      	push	{r7, lr}
 800bd6a:	b098      	sub	sp, #96	@ 0x60
 800bd6c:	af02      	add	r7, sp, #8
 800bd6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	2200      	movs	r2, #0
 800bd74:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bd78:	f7f8 feb8 	bl	8004aec <HAL_GetTick>
 800bd7c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	f003 0308 	and.w	r3, r3, #8
 800bd88:	2b08      	cmp	r3, #8
 800bd8a:	d12f      	bne.n	800bdec <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bd8c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bd90:	9300      	str	r3, [sp, #0]
 800bd92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bd94:	2200      	movs	r2, #0
 800bd96:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800bd9a:	6878      	ldr	r0, [r7, #4]
 800bd9c:	f000 f88e 	bl	800bebc <UART_WaitOnFlagUntilTimeout>
 800bda0:	4603      	mov	r3, r0
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d022      	beq.n	800bdec <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdae:	e853 3f00 	ldrex	r3, [r3]
 800bdb2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bdb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdb6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bdba:	653b      	str	r3, [r7, #80]	@ 0x50
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	461a      	mov	r2, r3
 800bdc2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bdc4:	647b      	str	r3, [r7, #68]	@ 0x44
 800bdc6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdc8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bdca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bdcc:	e841 2300 	strex	r3, r2, [r1]
 800bdd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bdd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d1e6      	bne.n	800bda6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	2220      	movs	r2, #32
 800bddc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	2200      	movs	r2, #0
 800bde4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bde8:	2303      	movs	r3, #3
 800bdea:	e063      	b.n	800beb4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	f003 0304 	and.w	r3, r3, #4
 800bdf6:	2b04      	cmp	r3, #4
 800bdf8:	d149      	bne.n	800be8e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bdfa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bdfe:	9300      	str	r3, [sp, #0]
 800be00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800be02:	2200      	movs	r2, #0
 800be04:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800be08:	6878      	ldr	r0, [r7, #4]
 800be0a:	f000 f857 	bl	800bebc <UART_WaitOnFlagUntilTimeout>
 800be0e:	4603      	mov	r3, r0
 800be10:	2b00      	cmp	r3, #0
 800be12:	d03c      	beq.n	800be8e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be1c:	e853 3f00 	ldrex	r3, [r3]
 800be20:	623b      	str	r3, [r7, #32]
   return(result);
 800be22:	6a3b      	ldr	r3, [r7, #32]
 800be24:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800be28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	461a      	mov	r2, r3
 800be30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800be32:	633b      	str	r3, [r7, #48]	@ 0x30
 800be34:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800be38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800be3a:	e841 2300 	strex	r3, r2, [r1]
 800be3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800be40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be42:	2b00      	cmp	r3, #0
 800be44:	d1e6      	bne.n	800be14 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	3308      	adds	r3, #8
 800be4c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be4e:	693b      	ldr	r3, [r7, #16]
 800be50:	e853 3f00 	ldrex	r3, [r3]
 800be54:	60fb      	str	r3, [r7, #12]
   return(result);
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	f023 0301 	bic.w	r3, r3, #1
 800be5c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	3308      	adds	r3, #8
 800be64:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800be66:	61fa      	str	r2, [r7, #28]
 800be68:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be6a:	69b9      	ldr	r1, [r7, #24]
 800be6c:	69fa      	ldr	r2, [r7, #28]
 800be6e:	e841 2300 	strex	r3, r2, [r1]
 800be72:	617b      	str	r3, [r7, #20]
   return(result);
 800be74:	697b      	ldr	r3, [r7, #20]
 800be76:	2b00      	cmp	r3, #0
 800be78:	d1e5      	bne.n	800be46 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	2220      	movs	r2, #32
 800be7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	2200      	movs	r2, #0
 800be86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800be8a:	2303      	movs	r3, #3
 800be8c:	e012      	b.n	800beb4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	2220      	movs	r2, #32
 800be92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	2220      	movs	r2, #32
 800be9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	2200      	movs	r2, #0
 800bea2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	2200      	movs	r2, #0
 800bea8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	2200      	movs	r2, #0
 800beae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800beb2:	2300      	movs	r3, #0
}
 800beb4:	4618      	mov	r0, r3
 800beb6:	3758      	adds	r7, #88	@ 0x58
 800beb8:	46bd      	mov	sp, r7
 800beba:	bd80      	pop	{r7, pc}

0800bebc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	b084      	sub	sp, #16
 800bec0:	af00      	add	r7, sp, #0
 800bec2:	60f8      	str	r0, [r7, #12]
 800bec4:	60b9      	str	r1, [r7, #8]
 800bec6:	603b      	str	r3, [r7, #0]
 800bec8:	4613      	mov	r3, r2
 800beca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800becc:	e04f      	b.n	800bf6e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bece:	69bb      	ldr	r3, [r7, #24]
 800bed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bed4:	d04b      	beq.n	800bf6e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bed6:	f7f8 fe09 	bl	8004aec <HAL_GetTick>
 800beda:	4602      	mov	r2, r0
 800bedc:	683b      	ldr	r3, [r7, #0]
 800bede:	1ad3      	subs	r3, r2, r3
 800bee0:	69ba      	ldr	r2, [r7, #24]
 800bee2:	429a      	cmp	r2, r3
 800bee4:	d302      	bcc.n	800beec <UART_WaitOnFlagUntilTimeout+0x30>
 800bee6:	69bb      	ldr	r3, [r7, #24]
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d101      	bne.n	800bef0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800beec:	2303      	movs	r3, #3
 800beee:	e04e      	b.n	800bf8e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	f003 0304 	and.w	r3, r3, #4
 800befa:	2b00      	cmp	r3, #0
 800befc:	d037      	beq.n	800bf6e <UART_WaitOnFlagUntilTimeout+0xb2>
 800befe:	68bb      	ldr	r3, [r7, #8]
 800bf00:	2b80      	cmp	r3, #128	@ 0x80
 800bf02:	d034      	beq.n	800bf6e <UART_WaitOnFlagUntilTimeout+0xb2>
 800bf04:	68bb      	ldr	r3, [r7, #8]
 800bf06:	2b40      	cmp	r3, #64	@ 0x40
 800bf08:	d031      	beq.n	800bf6e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	69db      	ldr	r3, [r3, #28]
 800bf10:	f003 0308 	and.w	r3, r3, #8
 800bf14:	2b08      	cmp	r3, #8
 800bf16:	d110      	bne.n	800bf3a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	2208      	movs	r2, #8
 800bf1e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bf20:	68f8      	ldr	r0, [r7, #12]
 800bf22:	f000 f920 	bl	800c166 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	2208      	movs	r2, #8
 800bf2a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	2200      	movs	r2, #0
 800bf32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800bf36:	2301      	movs	r3, #1
 800bf38:	e029      	b.n	800bf8e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	69db      	ldr	r3, [r3, #28]
 800bf40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bf44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bf48:	d111      	bne.n	800bf6e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800bf52:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bf54:	68f8      	ldr	r0, [r7, #12]
 800bf56:	f000 f906 	bl	800c166 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	2220      	movs	r2, #32
 800bf5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	2200      	movs	r2, #0
 800bf66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800bf6a:	2303      	movs	r3, #3
 800bf6c:	e00f      	b.n	800bf8e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	69da      	ldr	r2, [r3, #28]
 800bf74:	68bb      	ldr	r3, [r7, #8]
 800bf76:	4013      	ands	r3, r2
 800bf78:	68ba      	ldr	r2, [r7, #8]
 800bf7a:	429a      	cmp	r2, r3
 800bf7c:	bf0c      	ite	eq
 800bf7e:	2301      	moveq	r3, #1
 800bf80:	2300      	movne	r3, #0
 800bf82:	b2db      	uxtb	r3, r3
 800bf84:	461a      	mov	r2, r3
 800bf86:	79fb      	ldrb	r3, [r7, #7]
 800bf88:	429a      	cmp	r2, r3
 800bf8a:	d0a0      	beq.n	800bece <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bf8c:	2300      	movs	r3, #0
}
 800bf8e:	4618      	mov	r0, r3
 800bf90:	3710      	adds	r7, #16
 800bf92:	46bd      	mov	sp, r7
 800bf94:	bd80      	pop	{r7, pc}
	...

0800bf98 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	b096      	sub	sp, #88	@ 0x58
 800bf9c:	af00      	add	r7, sp, #0
 800bf9e:	60f8      	str	r0, [r7, #12]
 800bfa0:	60b9      	str	r1, [r7, #8]
 800bfa2:	4613      	mov	r3, r2
 800bfa4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	68ba      	ldr	r2, [r7, #8]
 800bfaa:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	88fa      	ldrh	r2, [r7, #6]
 800bfb0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	2200      	movs	r2, #0
 800bfb8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	2222      	movs	r2, #34	@ 0x22
 800bfc0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d02d      	beq.n	800c02a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bfd4:	4a40      	ldr	r2, [pc, #256]	@ (800c0d8 <UART_Start_Receive_DMA+0x140>)
 800bfd6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bfde:	4a3f      	ldr	r2, [pc, #252]	@ (800c0dc <UART_Start_Receive_DMA+0x144>)
 800bfe0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bfe8:	4a3d      	ldr	r2, [pc, #244]	@ (800c0e0 <UART_Start_Receive_DMA+0x148>)
 800bfea:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bff2:	2200      	movs	r2, #0
 800bff4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	3324      	adds	r3, #36	@ 0x24
 800c002:	4619      	mov	r1, r3
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c008:	461a      	mov	r2, r3
 800c00a:	88fb      	ldrh	r3, [r7, #6]
 800c00c:	f7fa fdfa 	bl	8006c04 <HAL_DMA_Start_IT>
 800c010:	4603      	mov	r3, r0
 800c012:	2b00      	cmp	r3, #0
 800c014:	d009      	beq.n	800c02a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	2210      	movs	r2, #16
 800c01a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	2220      	movs	r2, #32
 800c022:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800c026:	2301      	movs	r3, #1
 800c028:	e051      	b.n	800c0ce <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	691b      	ldr	r3, [r3, #16]
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d018      	beq.n	800c064 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c038:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c03a:	e853 3f00 	ldrex	r3, [r3]
 800c03e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c042:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c046:	657b      	str	r3, [r7, #84]	@ 0x54
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	461a      	mov	r2, r3
 800c04e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c050:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c052:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c054:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c056:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c058:	e841 2300 	strex	r3, r2, [r1]
 800c05c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800c05e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c060:	2b00      	cmp	r3, #0
 800c062:	d1e6      	bne.n	800c032 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	3308      	adds	r3, #8
 800c06a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c06c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c06e:	e853 3f00 	ldrex	r3, [r3]
 800c072:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c076:	f043 0301 	orr.w	r3, r3, #1
 800c07a:	653b      	str	r3, [r7, #80]	@ 0x50
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	3308      	adds	r3, #8
 800c082:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c084:	637a      	str	r2, [r7, #52]	@ 0x34
 800c086:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c088:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c08a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c08c:	e841 2300 	strex	r3, r2, [r1]
 800c090:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c094:	2b00      	cmp	r3, #0
 800c096:	d1e5      	bne.n	800c064 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	3308      	adds	r3, #8
 800c09e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0a0:	697b      	ldr	r3, [r7, #20]
 800c0a2:	e853 3f00 	ldrex	r3, [r3]
 800c0a6:	613b      	str	r3, [r7, #16]
   return(result);
 800c0a8:	693b      	ldr	r3, [r7, #16]
 800c0aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c0ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	3308      	adds	r3, #8
 800c0b6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c0b8:	623a      	str	r2, [r7, #32]
 800c0ba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0bc:	69f9      	ldr	r1, [r7, #28]
 800c0be:	6a3a      	ldr	r2, [r7, #32]
 800c0c0:	e841 2300 	strex	r3, r2, [r1]
 800c0c4:	61bb      	str	r3, [r7, #24]
   return(result);
 800c0c6:	69bb      	ldr	r3, [r7, #24]
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d1e5      	bne.n	800c098 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800c0cc:	2300      	movs	r3, #0
}
 800c0ce:	4618      	mov	r0, r3
 800c0d0:	3758      	adds	r7, #88	@ 0x58
 800c0d2:	46bd      	mov	sp, r7
 800c0d4:	bd80      	pop	{r7, pc}
 800c0d6:	bf00      	nop
 800c0d8:	0800c2e9 	.word	0x0800c2e9
 800c0dc:	0800c415 	.word	0x0800c415
 800c0e0:	0800c453 	.word	0x0800c453

0800c0e4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c0e4:	b480      	push	{r7}
 800c0e6:	b08f      	sub	sp, #60	@ 0x3c
 800c0e8:	af00      	add	r7, sp, #0
 800c0ea:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0f2:	6a3b      	ldr	r3, [r7, #32]
 800c0f4:	e853 3f00 	ldrex	r3, [r3]
 800c0f8:	61fb      	str	r3, [r7, #28]
   return(result);
 800c0fa:	69fb      	ldr	r3, [r7, #28]
 800c0fc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c100:	637b      	str	r3, [r7, #52]	@ 0x34
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	461a      	mov	r2, r3
 800c108:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c10a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c10c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c10e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c110:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c112:	e841 2300 	strex	r3, r2, [r1]
 800c116:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d1e6      	bne.n	800c0ec <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	3308      	adds	r3, #8
 800c124:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	e853 3f00 	ldrex	r3, [r3]
 800c12c:	60bb      	str	r3, [r7, #8]
   return(result);
 800c12e:	68bb      	ldr	r3, [r7, #8]
 800c130:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800c134:	633b      	str	r3, [r7, #48]	@ 0x30
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	3308      	adds	r3, #8
 800c13c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c13e:	61ba      	str	r2, [r7, #24]
 800c140:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c142:	6979      	ldr	r1, [r7, #20]
 800c144:	69ba      	ldr	r2, [r7, #24]
 800c146:	e841 2300 	strex	r3, r2, [r1]
 800c14a:	613b      	str	r3, [r7, #16]
   return(result);
 800c14c:	693b      	ldr	r3, [r7, #16]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d1e5      	bne.n	800c11e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	2220      	movs	r2, #32
 800c156:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800c15a:	bf00      	nop
 800c15c:	373c      	adds	r7, #60	@ 0x3c
 800c15e:	46bd      	mov	sp, r7
 800c160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c164:	4770      	bx	lr

0800c166 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c166:	b480      	push	{r7}
 800c168:	b095      	sub	sp, #84	@ 0x54
 800c16a:	af00      	add	r7, sp, #0
 800c16c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c174:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c176:	e853 3f00 	ldrex	r3, [r3]
 800c17a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c17c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c17e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c182:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	461a      	mov	r2, r3
 800c18a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c18c:	643b      	str	r3, [r7, #64]	@ 0x40
 800c18e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c190:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c192:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c194:	e841 2300 	strex	r3, r2, [r1]
 800c198:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c19a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d1e6      	bne.n	800c16e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	3308      	adds	r3, #8
 800c1a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1a8:	6a3b      	ldr	r3, [r7, #32]
 800c1aa:	e853 3f00 	ldrex	r3, [r3]
 800c1ae:	61fb      	str	r3, [r7, #28]
   return(result);
 800c1b0:	69fb      	ldr	r3, [r7, #28]
 800c1b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c1b6:	f023 0301 	bic.w	r3, r3, #1
 800c1ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	3308      	adds	r3, #8
 800c1c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c1c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c1c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c1ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c1cc:	e841 2300 	strex	r3, r2, [r1]
 800c1d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c1d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d1e3      	bne.n	800c1a0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c1dc:	2b01      	cmp	r3, #1
 800c1de:	d118      	bne.n	800c212 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	e853 3f00 	ldrex	r3, [r3]
 800c1ec:	60bb      	str	r3, [r7, #8]
   return(result);
 800c1ee:	68bb      	ldr	r3, [r7, #8]
 800c1f0:	f023 0310 	bic.w	r3, r3, #16
 800c1f4:	647b      	str	r3, [r7, #68]	@ 0x44
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	461a      	mov	r2, r3
 800c1fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c1fe:	61bb      	str	r3, [r7, #24]
 800c200:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c202:	6979      	ldr	r1, [r7, #20]
 800c204:	69ba      	ldr	r2, [r7, #24]
 800c206:	e841 2300 	strex	r3, r2, [r1]
 800c20a:	613b      	str	r3, [r7, #16]
   return(result);
 800c20c:	693b      	ldr	r3, [r7, #16]
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d1e6      	bne.n	800c1e0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	2220      	movs	r2, #32
 800c216:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	2200      	movs	r2, #0
 800c21e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	2200      	movs	r2, #0
 800c224:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c226:	bf00      	nop
 800c228:	3754      	adds	r7, #84	@ 0x54
 800c22a:	46bd      	mov	sp, r7
 800c22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c230:	4770      	bx	lr

0800c232 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c232:	b580      	push	{r7, lr}
 800c234:	b090      	sub	sp, #64	@ 0x40
 800c236:	af00      	add	r7, sp, #0
 800c238:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c23e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	f003 0320 	and.w	r3, r3, #32
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d137      	bne.n	800c2be <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800c24e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c250:	2200      	movs	r2, #0
 800c252:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c256:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	3308      	adds	r3, #8
 800c25c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c25e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c260:	e853 3f00 	ldrex	r3, [r3]
 800c264:	623b      	str	r3, [r7, #32]
   return(result);
 800c266:	6a3b      	ldr	r3, [r7, #32]
 800c268:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c26c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c26e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	3308      	adds	r3, #8
 800c274:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c276:	633a      	str	r2, [r7, #48]	@ 0x30
 800c278:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c27a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c27c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c27e:	e841 2300 	strex	r3, r2, [r1]
 800c282:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c286:	2b00      	cmp	r3, #0
 800c288:	d1e5      	bne.n	800c256 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c28a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c290:	693b      	ldr	r3, [r7, #16]
 800c292:	e853 3f00 	ldrex	r3, [r3]
 800c296:	60fb      	str	r3, [r7, #12]
   return(result);
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c29e:	637b      	str	r3, [r7, #52]	@ 0x34
 800c2a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	461a      	mov	r2, r3
 800c2a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2a8:	61fb      	str	r3, [r7, #28]
 800c2aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2ac:	69b9      	ldr	r1, [r7, #24]
 800c2ae:	69fa      	ldr	r2, [r7, #28]
 800c2b0:	e841 2300 	strex	r3, r2, [r1]
 800c2b4:	617b      	str	r3, [r7, #20]
   return(result);
 800c2b6:	697b      	ldr	r3, [r7, #20]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d1e6      	bne.n	800c28a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c2bc:	e002      	b.n	800c2c4 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800c2be:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800c2c0:	f7ff f9bc 	bl	800b63c <HAL_UART_TxCpltCallback>
}
 800c2c4:	bf00      	nop
 800c2c6:	3740      	adds	r7, #64	@ 0x40
 800c2c8:	46bd      	mov	sp, r7
 800c2ca:	bd80      	pop	{r7, pc}

0800c2cc <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c2cc:	b580      	push	{r7, lr}
 800c2ce:	b084      	sub	sp, #16
 800c2d0:	af00      	add	r7, sp, #0
 800c2d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c2d8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800c2da:	68f8      	ldr	r0, [r7, #12]
 800c2dc:	f7ff f9b8 	bl	800b650 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c2e0:	bf00      	nop
 800c2e2:	3710      	adds	r7, #16
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	bd80      	pop	{r7, pc}

0800c2e8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c2e8:	b580      	push	{r7, lr}
 800c2ea:	b09c      	sub	sp, #112	@ 0x70
 800c2ec:	af00      	add	r7, sp, #0
 800c2ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c2f4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	f003 0320 	and.w	r3, r3, #32
 800c300:	2b00      	cmp	r3, #0
 800c302:	d171      	bne.n	800c3e8 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800c304:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c306:	2200      	movs	r2, #0
 800c308:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c30c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c312:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c314:	e853 3f00 	ldrex	r3, [r3]
 800c318:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c31a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c31c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c320:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c322:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	461a      	mov	r2, r3
 800c328:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c32a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c32c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c32e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c330:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c332:	e841 2300 	strex	r3, r2, [r1]
 800c336:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c338:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d1e6      	bne.n	800c30c <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c33e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	3308      	adds	r3, #8
 800c344:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c348:	e853 3f00 	ldrex	r3, [r3]
 800c34c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c34e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c350:	f023 0301 	bic.w	r3, r3, #1
 800c354:	667b      	str	r3, [r7, #100]	@ 0x64
 800c356:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	3308      	adds	r3, #8
 800c35c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c35e:	647a      	str	r2, [r7, #68]	@ 0x44
 800c360:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c362:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c364:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c366:	e841 2300 	strex	r3, r2, [r1]
 800c36a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c36c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d1e5      	bne.n	800c33e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c372:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	3308      	adds	r3, #8
 800c378:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c37a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c37c:	e853 3f00 	ldrex	r3, [r3]
 800c380:	623b      	str	r3, [r7, #32]
   return(result);
 800c382:	6a3b      	ldr	r3, [r7, #32]
 800c384:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c388:	663b      	str	r3, [r7, #96]	@ 0x60
 800c38a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	3308      	adds	r3, #8
 800c390:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c392:	633a      	str	r2, [r7, #48]	@ 0x30
 800c394:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c396:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c398:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c39a:	e841 2300 	strex	r3, r2, [r1]
 800c39e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c3a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d1e5      	bne.n	800c372 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c3a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c3a8:	2220      	movs	r2, #32
 800c3aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c3ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c3b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c3b2:	2b01      	cmp	r3, #1
 800c3b4:	d118      	bne.n	800c3e8 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c3b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3bc:	693b      	ldr	r3, [r7, #16]
 800c3be:	e853 3f00 	ldrex	r3, [r3]
 800c3c2:	60fb      	str	r3, [r7, #12]
   return(result);
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	f023 0310 	bic.w	r3, r3, #16
 800c3ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c3cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	461a      	mov	r2, r3
 800c3d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c3d4:	61fb      	str	r3, [r7, #28]
 800c3d6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3d8:	69b9      	ldr	r1, [r7, #24]
 800c3da:	69fa      	ldr	r2, [r7, #28]
 800c3dc:	e841 2300 	strex	r3, r2, [r1]
 800c3e0:	617b      	str	r3, [r7, #20]
   return(result);
 800c3e2:	697b      	ldr	r3, [r7, #20]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d1e6      	bne.n	800c3b6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c3e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c3ea:	2200      	movs	r2, #0
 800c3ec:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c3ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c3f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c3f2:	2b01      	cmp	r3, #1
 800c3f4:	d107      	bne.n	800c406 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c3f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c3f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c3fc:	4619      	mov	r1, r3
 800c3fe:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c400:	f7f8 f984 	bl	800470c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c404:	e002      	b.n	800c40c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800c406:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c408:	f7ff f92c 	bl	800b664 <HAL_UART_RxCpltCallback>
}
 800c40c:	bf00      	nop
 800c40e:	3770      	adds	r7, #112	@ 0x70
 800c410:	46bd      	mov	sp, r7
 800c412:	bd80      	pop	{r7, pc}

0800c414 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c414:	b580      	push	{r7, lr}
 800c416:	b084      	sub	sp, #16
 800c418:	af00      	add	r7, sp, #0
 800c41a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c420:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	2201      	movs	r2, #1
 800c426:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c42c:	2b01      	cmp	r3, #1
 800c42e:	d109      	bne.n	800c444 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c436:	085b      	lsrs	r3, r3, #1
 800c438:	b29b      	uxth	r3, r3
 800c43a:	4619      	mov	r1, r3
 800c43c:	68f8      	ldr	r0, [r7, #12]
 800c43e:	f7f8 f965 	bl	800470c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c442:	e002      	b.n	800c44a <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800c444:	68f8      	ldr	r0, [r7, #12]
 800c446:	f7ff f917 	bl	800b678 <HAL_UART_RxHalfCpltCallback>
}
 800c44a:	bf00      	nop
 800c44c:	3710      	adds	r7, #16
 800c44e:	46bd      	mov	sp, r7
 800c450:	bd80      	pop	{r7, pc}

0800c452 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c452:	b580      	push	{r7, lr}
 800c454:	b086      	sub	sp, #24
 800c456:	af00      	add	r7, sp, #0
 800c458:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c45e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800c460:	697b      	ldr	r3, [r7, #20]
 800c462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c466:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800c468:	697b      	ldr	r3, [r7, #20]
 800c46a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c46e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800c470:	697b      	ldr	r3, [r7, #20]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	689b      	ldr	r3, [r3, #8]
 800c476:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c47a:	2b80      	cmp	r3, #128	@ 0x80
 800c47c:	d109      	bne.n	800c492 <UART_DMAError+0x40>
 800c47e:	693b      	ldr	r3, [r7, #16]
 800c480:	2b21      	cmp	r3, #33	@ 0x21
 800c482:	d106      	bne.n	800c492 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800c484:	697b      	ldr	r3, [r7, #20]
 800c486:	2200      	movs	r2, #0
 800c488:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800c48c:	6978      	ldr	r0, [r7, #20]
 800c48e:	f7ff fe29 	bl	800c0e4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800c492:	697b      	ldr	r3, [r7, #20]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	689b      	ldr	r3, [r3, #8]
 800c498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c49c:	2b40      	cmp	r3, #64	@ 0x40
 800c49e:	d109      	bne.n	800c4b4 <UART_DMAError+0x62>
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	2b22      	cmp	r3, #34	@ 0x22
 800c4a4:	d106      	bne.n	800c4b4 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800c4a6:	697b      	ldr	r3, [r7, #20]
 800c4a8:	2200      	movs	r2, #0
 800c4aa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800c4ae:	6978      	ldr	r0, [r7, #20]
 800c4b0:	f7ff fe59 	bl	800c166 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c4b4:	697b      	ldr	r3, [r7, #20]
 800c4b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c4ba:	f043 0210 	orr.w	r2, r3, #16
 800c4be:	697b      	ldr	r3, [r7, #20]
 800c4c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c4c4:	6978      	ldr	r0, [r7, #20]
 800c4c6:	f7f8 fa65 	bl	8004994 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c4ca:	bf00      	nop
 800c4cc:	3718      	adds	r7, #24
 800c4ce:	46bd      	mov	sp, r7
 800c4d0:	bd80      	pop	{r7, pc}

0800c4d2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c4d2:	b580      	push	{r7, lr}
 800c4d4:	b084      	sub	sp, #16
 800c4d6:	af00      	add	r7, sp, #0
 800c4d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4de:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	2200      	movs	r2, #0
 800c4e4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c4e8:	68f8      	ldr	r0, [r7, #12]
 800c4ea:	f7f8 fa53 	bl	8004994 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c4ee:	bf00      	nop
 800c4f0:	3710      	adds	r7, #16
 800c4f2:	46bd      	mov	sp, r7
 800c4f4:	bd80      	pop	{r7, pc}

0800c4f6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c4f6:	b580      	push	{r7, lr}
 800c4f8:	b088      	sub	sp, #32
 800c4fa:	af00      	add	r7, sp, #0
 800c4fc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	e853 3f00 	ldrex	r3, [r3]
 800c50a:	60bb      	str	r3, [r7, #8]
   return(result);
 800c50c:	68bb      	ldr	r3, [r7, #8]
 800c50e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c512:	61fb      	str	r3, [r7, #28]
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	461a      	mov	r2, r3
 800c51a:	69fb      	ldr	r3, [r7, #28]
 800c51c:	61bb      	str	r3, [r7, #24]
 800c51e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c520:	6979      	ldr	r1, [r7, #20]
 800c522:	69ba      	ldr	r2, [r7, #24]
 800c524:	e841 2300 	strex	r3, r2, [r1]
 800c528:	613b      	str	r3, [r7, #16]
   return(result);
 800c52a:	693b      	ldr	r3, [r7, #16]
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d1e6      	bne.n	800c4fe <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	2220      	movs	r2, #32
 800c534:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	2200      	movs	r2, #0
 800c53c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c53e:	6878      	ldr	r0, [r7, #4]
 800c540:	f7ff f87c 	bl	800b63c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c544:	bf00      	nop
 800c546:	3720      	adds	r7, #32
 800c548:	46bd      	mov	sp, r7
 800c54a:	bd80      	pop	{r7, pc}

0800c54c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c54c:	b480      	push	{r7}
 800c54e:	b083      	sub	sp, #12
 800c550:	af00      	add	r7, sp, #0
 800c552:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c554:	bf00      	nop
 800c556:	370c      	adds	r7, #12
 800c558:	46bd      	mov	sp, r7
 800c55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c55e:	4770      	bx	lr

0800c560 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c560:	b480      	push	{r7}
 800c562:	b083      	sub	sp, #12
 800c564:	af00      	add	r7, sp, #0
 800c566:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c568:	bf00      	nop
 800c56a:	370c      	adds	r7, #12
 800c56c:	46bd      	mov	sp, r7
 800c56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c572:	4770      	bx	lr

0800c574 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c574:	b480      	push	{r7}
 800c576:	b083      	sub	sp, #12
 800c578:	af00      	add	r7, sp, #0
 800c57a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c57c:	bf00      	nop
 800c57e:	370c      	adds	r7, #12
 800c580:	46bd      	mov	sp, r7
 800c582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c586:	4770      	bx	lr

0800c588 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c588:	b480      	push	{r7}
 800c58a:	b085      	sub	sp, #20
 800c58c:	af00      	add	r7, sp, #0
 800c58e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c596:	2b01      	cmp	r3, #1
 800c598:	d101      	bne.n	800c59e <HAL_UARTEx_DisableFifoMode+0x16>
 800c59a:	2302      	movs	r3, #2
 800c59c:	e027      	b.n	800c5ee <HAL_UARTEx_DisableFifoMode+0x66>
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	2201      	movs	r2, #1
 800c5a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	2224      	movs	r2, #36	@ 0x24
 800c5aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	681a      	ldr	r2, [r3, #0]
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	f022 0201 	bic.w	r2, r2, #1
 800c5c4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c5cc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	2200      	movs	r2, #0
 800c5d2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	68fa      	ldr	r2, [r7, #12]
 800c5da:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	2220      	movs	r2, #32
 800c5e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	2200      	movs	r2, #0
 800c5e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c5ec:	2300      	movs	r3, #0
}
 800c5ee:	4618      	mov	r0, r3
 800c5f0:	3714      	adds	r7, #20
 800c5f2:	46bd      	mov	sp, r7
 800c5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f8:	4770      	bx	lr

0800c5fa <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c5fa:	b580      	push	{r7, lr}
 800c5fc:	b084      	sub	sp, #16
 800c5fe:	af00      	add	r7, sp, #0
 800c600:	6078      	str	r0, [r7, #4]
 800c602:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c60a:	2b01      	cmp	r3, #1
 800c60c:	d101      	bne.n	800c612 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c60e:	2302      	movs	r3, #2
 800c610:	e02d      	b.n	800c66e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	2201      	movs	r2, #1
 800c616:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	2224      	movs	r2, #36	@ 0x24
 800c61e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	681a      	ldr	r2, [r3, #0]
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	f022 0201 	bic.w	r2, r2, #1
 800c638:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	689b      	ldr	r3, [r3, #8]
 800c640:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	683a      	ldr	r2, [r7, #0]
 800c64a:	430a      	orrs	r2, r1
 800c64c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c64e:	6878      	ldr	r0, [r7, #4]
 800c650:	f000 f8a4 	bl	800c79c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	68fa      	ldr	r2, [r7, #12]
 800c65a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	2220      	movs	r2, #32
 800c660:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	2200      	movs	r2, #0
 800c668:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c66c:	2300      	movs	r3, #0
}
 800c66e:	4618      	mov	r0, r3
 800c670:	3710      	adds	r7, #16
 800c672:	46bd      	mov	sp, r7
 800c674:	bd80      	pop	{r7, pc}

0800c676 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c676:	b580      	push	{r7, lr}
 800c678:	b084      	sub	sp, #16
 800c67a:	af00      	add	r7, sp, #0
 800c67c:	6078      	str	r0, [r7, #4]
 800c67e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c686:	2b01      	cmp	r3, #1
 800c688:	d101      	bne.n	800c68e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c68a:	2302      	movs	r3, #2
 800c68c:	e02d      	b.n	800c6ea <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	2201      	movs	r2, #1
 800c692:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	2224      	movs	r2, #36	@ 0x24
 800c69a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	681a      	ldr	r2, [r3, #0]
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	f022 0201 	bic.w	r2, r2, #1
 800c6b4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	689b      	ldr	r3, [r3, #8]
 800c6bc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	683a      	ldr	r2, [r7, #0]
 800c6c6:	430a      	orrs	r2, r1
 800c6c8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c6ca:	6878      	ldr	r0, [r7, #4]
 800c6cc:	f000 f866 	bl	800c79c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	68fa      	ldr	r2, [r7, #12]
 800c6d6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	2220      	movs	r2, #32
 800c6dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	2200      	movs	r2, #0
 800c6e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c6e8:	2300      	movs	r3, #0
}
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	3710      	adds	r7, #16
 800c6ee:	46bd      	mov	sp, r7
 800c6f0:	bd80      	pop	{r7, pc}

0800c6f2 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c6f2:	b580      	push	{r7, lr}
 800c6f4:	b08c      	sub	sp, #48	@ 0x30
 800c6f6:	af00      	add	r7, sp, #0
 800c6f8:	60f8      	str	r0, [r7, #12]
 800c6fa:	60b9      	str	r1, [r7, #8]
 800c6fc:	4613      	mov	r3, r2
 800c6fe:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c706:	2b20      	cmp	r3, #32
 800c708:	d142      	bne.n	800c790 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800c70a:	68bb      	ldr	r3, [r7, #8]
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d002      	beq.n	800c716 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800c710:	88fb      	ldrh	r3, [r7, #6]
 800c712:	2b00      	cmp	r3, #0
 800c714:	d101      	bne.n	800c71a <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800c716:	2301      	movs	r3, #1
 800c718:	e03b      	b.n	800c792 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	2201      	movs	r2, #1
 800c71e:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	2200      	movs	r2, #0
 800c724:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800c726:	88fb      	ldrh	r3, [r7, #6]
 800c728:	461a      	mov	r2, r3
 800c72a:	68b9      	ldr	r1, [r7, #8]
 800c72c:	68f8      	ldr	r0, [r7, #12]
 800c72e:	f7ff fc33 	bl	800bf98 <UART_Start_Receive_DMA>
 800c732:	4603      	mov	r3, r0
 800c734:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800c738:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d124      	bne.n	800c78a <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c744:	2b01      	cmp	r3, #1
 800c746:	d11d      	bne.n	800c784 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	2210      	movs	r2, #16
 800c74e:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c756:	69bb      	ldr	r3, [r7, #24]
 800c758:	e853 3f00 	ldrex	r3, [r3]
 800c75c:	617b      	str	r3, [r7, #20]
   return(result);
 800c75e:	697b      	ldr	r3, [r7, #20]
 800c760:	f043 0310 	orr.w	r3, r3, #16
 800c764:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	461a      	mov	r2, r3
 800c76c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c76e:	627b      	str	r3, [r7, #36]	@ 0x24
 800c770:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c772:	6a39      	ldr	r1, [r7, #32]
 800c774:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c776:	e841 2300 	strex	r3, r2, [r1]
 800c77a:	61fb      	str	r3, [r7, #28]
   return(result);
 800c77c:	69fb      	ldr	r3, [r7, #28]
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d1e6      	bne.n	800c750 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800c782:	e002      	b.n	800c78a <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800c784:	2301      	movs	r3, #1
 800c786:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800c78a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c78e:	e000      	b.n	800c792 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800c790:	2302      	movs	r3, #2
  }
}
 800c792:	4618      	mov	r0, r3
 800c794:	3730      	adds	r7, #48	@ 0x30
 800c796:	46bd      	mov	sp, r7
 800c798:	bd80      	pop	{r7, pc}
	...

0800c79c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c79c:	b480      	push	{r7}
 800c79e:	b085      	sub	sp, #20
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d108      	bne.n	800c7be <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	2201      	movs	r2, #1
 800c7b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	2201      	movs	r2, #1
 800c7b8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c7bc:	e031      	b.n	800c822 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c7be:	2308      	movs	r3, #8
 800c7c0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c7c2:	2308      	movs	r3, #8
 800c7c4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	689b      	ldr	r3, [r3, #8]
 800c7cc:	0e5b      	lsrs	r3, r3, #25
 800c7ce:	b2db      	uxtb	r3, r3
 800c7d0:	f003 0307 	and.w	r3, r3, #7
 800c7d4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	689b      	ldr	r3, [r3, #8]
 800c7dc:	0f5b      	lsrs	r3, r3, #29
 800c7de:	b2db      	uxtb	r3, r3
 800c7e0:	f003 0307 	and.w	r3, r3, #7
 800c7e4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c7e6:	7bbb      	ldrb	r3, [r7, #14]
 800c7e8:	7b3a      	ldrb	r2, [r7, #12]
 800c7ea:	4911      	ldr	r1, [pc, #68]	@ (800c830 <UARTEx_SetNbDataToProcess+0x94>)
 800c7ec:	5c8a      	ldrb	r2, [r1, r2]
 800c7ee:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c7f2:	7b3a      	ldrb	r2, [r7, #12]
 800c7f4:	490f      	ldr	r1, [pc, #60]	@ (800c834 <UARTEx_SetNbDataToProcess+0x98>)
 800c7f6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c7f8:	fb93 f3f2 	sdiv	r3, r3, r2
 800c7fc:	b29a      	uxth	r2, r3
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c804:	7bfb      	ldrb	r3, [r7, #15]
 800c806:	7b7a      	ldrb	r2, [r7, #13]
 800c808:	4909      	ldr	r1, [pc, #36]	@ (800c830 <UARTEx_SetNbDataToProcess+0x94>)
 800c80a:	5c8a      	ldrb	r2, [r1, r2]
 800c80c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c810:	7b7a      	ldrb	r2, [r7, #13]
 800c812:	4908      	ldr	r1, [pc, #32]	@ (800c834 <UARTEx_SetNbDataToProcess+0x98>)
 800c814:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c816:	fb93 f3f2 	sdiv	r3, r3, r2
 800c81a:	b29a      	uxth	r2, r3
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c822:	bf00      	nop
 800c824:	3714      	adds	r7, #20
 800c826:	46bd      	mov	sp, r7
 800c828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c82c:	4770      	bx	lr
 800c82e:	bf00      	nop
 800c830:	08015380 	.word	0x08015380
 800c834:	08015388 	.word	0x08015388

0800c838 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800c838:	b480      	push	{r7}
 800c83a:	b085      	sub	sp, #20
 800c83c:	af00      	add	r7, sp, #0
 800c83e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	2200      	movs	r2, #0
 800c844:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800c848:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800c84c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	b29a      	uxth	r2, r3
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c858:	2300      	movs	r3, #0
}
 800c85a:	4618      	mov	r0, r3
 800c85c:	3714      	adds	r7, #20
 800c85e:	46bd      	mov	sp, r7
 800c860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c864:	4770      	bx	lr

0800c866 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800c866:	b480      	push	{r7}
 800c868:	b085      	sub	sp, #20
 800c86a:	af00      	add	r7, sp, #0
 800c86c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800c86e:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800c872:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c87a:	b29a      	uxth	r2, r3
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	b29b      	uxth	r3, r3
 800c880:	43db      	mvns	r3, r3
 800c882:	b29b      	uxth	r3, r3
 800c884:	4013      	ands	r3, r2
 800c886:	b29a      	uxth	r2, r3
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c88e:	2300      	movs	r3, #0
}
 800c890:	4618      	mov	r0, r3
 800c892:	3714      	adds	r7, #20
 800c894:	46bd      	mov	sp, r7
 800c896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c89a:	4770      	bx	lr

0800c89c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800c89c:	b480      	push	{r7}
 800c89e:	b085      	sub	sp, #20
 800c8a0:	af00      	add	r7, sp, #0
 800c8a2:	60f8      	str	r0, [r7, #12]
 800c8a4:	1d3b      	adds	r3, r7, #4
 800c8a6:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	2201      	movs	r2, #1
 800c8ae:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	2200      	movs	r2, #0
 800c8b6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	2200      	movs	r2, #0
 800c8be:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	2200      	movs	r2, #0
 800c8c6:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800c8ca:	2300      	movs	r3, #0
}
 800c8cc:	4618      	mov	r0, r3
 800c8ce:	3714      	adds	r7, #20
 800c8d0:	46bd      	mov	sp, r7
 800c8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d6:	4770      	bx	lr

0800c8d8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c8d8:	b480      	push	{r7}
 800c8da:	b0a7      	sub	sp, #156	@ 0x9c
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	6078      	str	r0, [r7, #4]
 800c8e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800c8e2:	2300      	movs	r3, #0
 800c8e4:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800c8e8:	687a      	ldr	r2, [r7, #4]
 800c8ea:	683b      	ldr	r3, [r7, #0]
 800c8ec:	781b      	ldrb	r3, [r3, #0]
 800c8ee:	009b      	lsls	r3, r3, #2
 800c8f0:	4413      	add	r3, r2
 800c8f2:	881b      	ldrh	r3, [r3, #0]
 800c8f4:	b29b      	uxth	r3, r3
 800c8f6:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800c8fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c8fe:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800c902:	683b      	ldr	r3, [r7, #0]
 800c904:	78db      	ldrb	r3, [r3, #3]
 800c906:	2b03      	cmp	r3, #3
 800c908:	d81f      	bhi.n	800c94a <USB_ActivateEndpoint+0x72>
 800c90a:	a201      	add	r2, pc, #4	@ (adr r2, 800c910 <USB_ActivateEndpoint+0x38>)
 800c90c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c910:	0800c921 	.word	0x0800c921
 800c914:	0800c93d 	.word	0x0800c93d
 800c918:	0800c953 	.word	0x0800c953
 800c91c:	0800c92f 	.word	0x0800c92f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800c920:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c924:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c928:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800c92c:	e012      	b.n	800c954 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800c92e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c932:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800c936:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800c93a:	e00b      	b.n	800c954 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800c93c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c940:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c944:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800c948:	e004      	b.n	800c954 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800c94a:	2301      	movs	r3, #1
 800c94c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800c950:	e000      	b.n	800c954 <USB_ActivateEndpoint+0x7c>
      break;
 800c952:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800c954:	687a      	ldr	r2, [r7, #4]
 800c956:	683b      	ldr	r3, [r7, #0]
 800c958:	781b      	ldrb	r3, [r3, #0]
 800c95a:	009b      	lsls	r3, r3, #2
 800c95c:	441a      	add	r2, r3
 800c95e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c962:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c966:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c96a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c96e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c972:	b29b      	uxth	r3, r3
 800c974:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800c976:	687a      	ldr	r2, [r7, #4]
 800c978:	683b      	ldr	r3, [r7, #0]
 800c97a:	781b      	ldrb	r3, [r3, #0]
 800c97c:	009b      	lsls	r3, r3, #2
 800c97e:	4413      	add	r3, r2
 800c980:	881b      	ldrh	r3, [r3, #0]
 800c982:	b29b      	uxth	r3, r3
 800c984:	b21b      	sxth	r3, r3
 800c986:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c98a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c98e:	b21a      	sxth	r2, r3
 800c990:	683b      	ldr	r3, [r7, #0]
 800c992:	781b      	ldrb	r3, [r3, #0]
 800c994:	b21b      	sxth	r3, r3
 800c996:	4313      	orrs	r3, r2
 800c998:	b21b      	sxth	r3, r3
 800c99a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800c99e:	687a      	ldr	r2, [r7, #4]
 800c9a0:	683b      	ldr	r3, [r7, #0]
 800c9a2:	781b      	ldrb	r3, [r3, #0]
 800c9a4:	009b      	lsls	r3, r3, #2
 800c9a6:	441a      	add	r2, r3
 800c9a8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800c9ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c9b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c9b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c9b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c9bc:	b29b      	uxth	r3, r3
 800c9be:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800c9c0:	683b      	ldr	r3, [r7, #0]
 800c9c2:	7b1b      	ldrb	r3, [r3, #12]
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	f040 8180 	bne.w	800ccca <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800c9ca:	683b      	ldr	r3, [r7, #0]
 800c9cc:	785b      	ldrb	r3, [r3, #1]
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	f000 8084 	beq.w	800cadc <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	61bb      	str	r3, [r7, #24]
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c9de:	b29b      	uxth	r3, r3
 800c9e0:	461a      	mov	r2, r3
 800c9e2:	69bb      	ldr	r3, [r7, #24]
 800c9e4:	4413      	add	r3, r2
 800c9e6:	61bb      	str	r3, [r7, #24]
 800c9e8:	683b      	ldr	r3, [r7, #0]
 800c9ea:	781b      	ldrb	r3, [r3, #0]
 800c9ec:	00da      	lsls	r2, r3, #3
 800c9ee:	69bb      	ldr	r3, [r7, #24]
 800c9f0:	4413      	add	r3, r2
 800c9f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c9f6:	617b      	str	r3, [r7, #20]
 800c9f8:	683b      	ldr	r3, [r7, #0]
 800c9fa:	88db      	ldrh	r3, [r3, #6]
 800c9fc:	085b      	lsrs	r3, r3, #1
 800c9fe:	b29b      	uxth	r3, r3
 800ca00:	005b      	lsls	r3, r3, #1
 800ca02:	b29a      	uxth	r2, r3
 800ca04:	697b      	ldr	r3, [r7, #20]
 800ca06:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ca08:	687a      	ldr	r2, [r7, #4]
 800ca0a:	683b      	ldr	r3, [r7, #0]
 800ca0c:	781b      	ldrb	r3, [r3, #0]
 800ca0e:	009b      	lsls	r3, r3, #2
 800ca10:	4413      	add	r3, r2
 800ca12:	881b      	ldrh	r3, [r3, #0]
 800ca14:	827b      	strh	r3, [r7, #18]
 800ca16:	8a7b      	ldrh	r3, [r7, #18]
 800ca18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d01b      	beq.n	800ca58 <USB_ActivateEndpoint+0x180>
 800ca20:	687a      	ldr	r2, [r7, #4]
 800ca22:	683b      	ldr	r3, [r7, #0]
 800ca24:	781b      	ldrb	r3, [r3, #0]
 800ca26:	009b      	lsls	r3, r3, #2
 800ca28:	4413      	add	r3, r2
 800ca2a:	881b      	ldrh	r3, [r3, #0]
 800ca2c:	b29b      	uxth	r3, r3
 800ca2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca36:	823b      	strh	r3, [r7, #16]
 800ca38:	687a      	ldr	r2, [r7, #4]
 800ca3a:	683b      	ldr	r3, [r7, #0]
 800ca3c:	781b      	ldrb	r3, [r3, #0]
 800ca3e:	009b      	lsls	r3, r3, #2
 800ca40:	441a      	add	r2, r3
 800ca42:	8a3b      	ldrh	r3, [r7, #16]
 800ca44:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca48:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca4c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ca50:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ca54:	b29b      	uxth	r3, r3
 800ca56:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ca58:	683b      	ldr	r3, [r7, #0]
 800ca5a:	78db      	ldrb	r3, [r3, #3]
 800ca5c:	2b01      	cmp	r3, #1
 800ca5e:	d020      	beq.n	800caa2 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ca60:	687a      	ldr	r2, [r7, #4]
 800ca62:	683b      	ldr	r3, [r7, #0]
 800ca64:	781b      	ldrb	r3, [r3, #0]
 800ca66:	009b      	lsls	r3, r3, #2
 800ca68:	4413      	add	r3, r2
 800ca6a:	881b      	ldrh	r3, [r3, #0]
 800ca6c:	b29b      	uxth	r3, r3
 800ca6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ca76:	81bb      	strh	r3, [r7, #12]
 800ca78:	89bb      	ldrh	r3, [r7, #12]
 800ca7a:	f083 0320 	eor.w	r3, r3, #32
 800ca7e:	81bb      	strh	r3, [r7, #12]
 800ca80:	687a      	ldr	r2, [r7, #4]
 800ca82:	683b      	ldr	r3, [r7, #0]
 800ca84:	781b      	ldrb	r3, [r3, #0]
 800ca86:	009b      	lsls	r3, r3, #2
 800ca88:	441a      	add	r2, r3
 800ca8a:	89bb      	ldrh	r3, [r7, #12]
 800ca8c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca90:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ca98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca9c:	b29b      	uxth	r3, r3
 800ca9e:	8013      	strh	r3, [r2, #0]
 800caa0:	e3f9      	b.n	800d296 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800caa2:	687a      	ldr	r2, [r7, #4]
 800caa4:	683b      	ldr	r3, [r7, #0]
 800caa6:	781b      	ldrb	r3, [r3, #0]
 800caa8:	009b      	lsls	r3, r3, #2
 800caaa:	4413      	add	r3, r2
 800caac:	881b      	ldrh	r3, [r3, #0]
 800caae:	b29b      	uxth	r3, r3
 800cab0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cab4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cab8:	81fb      	strh	r3, [r7, #14]
 800caba:	687a      	ldr	r2, [r7, #4]
 800cabc:	683b      	ldr	r3, [r7, #0]
 800cabe:	781b      	ldrb	r3, [r3, #0]
 800cac0:	009b      	lsls	r3, r3, #2
 800cac2:	441a      	add	r2, r3
 800cac4:	89fb      	ldrh	r3, [r7, #14]
 800cac6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800caca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cace:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cad2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cad6:	b29b      	uxth	r3, r3
 800cad8:	8013      	strh	r3, [r2, #0]
 800cada:	e3dc      	b.n	800d296 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	633b      	str	r3, [r7, #48]	@ 0x30
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cae6:	b29b      	uxth	r3, r3
 800cae8:	461a      	mov	r2, r3
 800caea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800caec:	4413      	add	r3, r2
 800caee:	633b      	str	r3, [r7, #48]	@ 0x30
 800caf0:	683b      	ldr	r3, [r7, #0]
 800caf2:	781b      	ldrb	r3, [r3, #0]
 800caf4:	00da      	lsls	r2, r3, #3
 800caf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800caf8:	4413      	add	r3, r2
 800cafa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800cafe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cb00:	683b      	ldr	r3, [r7, #0]
 800cb02:	88db      	ldrh	r3, [r3, #6]
 800cb04:	085b      	lsrs	r3, r3, #1
 800cb06:	b29b      	uxth	r3, r3
 800cb08:	005b      	lsls	r3, r3, #1
 800cb0a:	b29a      	uxth	r2, r3
 800cb0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb0e:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cb1a:	b29b      	uxth	r3, r3
 800cb1c:	461a      	mov	r2, r3
 800cb1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb20:	4413      	add	r3, r2
 800cb22:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cb24:	683b      	ldr	r3, [r7, #0]
 800cb26:	781b      	ldrb	r3, [r3, #0]
 800cb28:	00da      	lsls	r2, r3, #3
 800cb2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb2c:	4413      	add	r3, r2
 800cb2e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cb32:	627b      	str	r3, [r7, #36]	@ 0x24
 800cb34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb36:	881b      	ldrh	r3, [r3, #0]
 800cb38:	b29b      	uxth	r3, r3
 800cb3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cb3e:	b29a      	uxth	r2, r3
 800cb40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb42:	801a      	strh	r2, [r3, #0]
 800cb44:	683b      	ldr	r3, [r7, #0]
 800cb46:	691b      	ldr	r3, [r3, #16]
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d10a      	bne.n	800cb62 <USB_ActivateEndpoint+0x28a>
 800cb4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb4e:	881b      	ldrh	r3, [r3, #0]
 800cb50:	b29b      	uxth	r3, r3
 800cb52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cb56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cb5a:	b29a      	uxth	r2, r3
 800cb5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb5e:	801a      	strh	r2, [r3, #0]
 800cb60:	e041      	b.n	800cbe6 <USB_ActivateEndpoint+0x30e>
 800cb62:	683b      	ldr	r3, [r7, #0]
 800cb64:	691b      	ldr	r3, [r3, #16]
 800cb66:	2b3e      	cmp	r3, #62	@ 0x3e
 800cb68:	d81c      	bhi.n	800cba4 <USB_ActivateEndpoint+0x2cc>
 800cb6a:	683b      	ldr	r3, [r7, #0]
 800cb6c:	691b      	ldr	r3, [r3, #16]
 800cb6e:	085b      	lsrs	r3, r3, #1
 800cb70:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cb74:	683b      	ldr	r3, [r7, #0]
 800cb76:	691b      	ldr	r3, [r3, #16]
 800cb78:	f003 0301 	and.w	r3, r3, #1
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d004      	beq.n	800cb8a <USB_ActivateEndpoint+0x2b2>
 800cb80:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cb84:	3301      	adds	r3, #1
 800cb86:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cb8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb8c:	881b      	ldrh	r3, [r3, #0]
 800cb8e:	b29a      	uxth	r2, r3
 800cb90:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cb94:	b29b      	uxth	r3, r3
 800cb96:	029b      	lsls	r3, r3, #10
 800cb98:	b29b      	uxth	r3, r3
 800cb9a:	4313      	orrs	r3, r2
 800cb9c:	b29a      	uxth	r2, r3
 800cb9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cba0:	801a      	strh	r2, [r3, #0]
 800cba2:	e020      	b.n	800cbe6 <USB_ActivateEndpoint+0x30e>
 800cba4:	683b      	ldr	r3, [r7, #0]
 800cba6:	691b      	ldr	r3, [r3, #16]
 800cba8:	095b      	lsrs	r3, r3, #5
 800cbaa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cbae:	683b      	ldr	r3, [r7, #0]
 800cbb0:	691b      	ldr	r3, [r3, #16]
 800cbb2:	f003 031f 	and.w	r3, r3, #31
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d104      	bne.n	800cbc4 <USB_ActivateEndpoint+0x2ec>
 800cbba:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cbbe:	3b01      	subs	r3, #1
 800cbc0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cbc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbc6:	881b      	ldrh	r3, [r3, #0]
 800cbc8:	b29a      	uxth	r2, r3
 800cbca:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cbce:	b29b      	uxth	r3, r3
 800cbd0:	029b      	lsls	r3, r3, #10
 800cbd2:	b29b      	uxth	r3, r3
 800cbd4:	4313      	orrs	r3, r2
 800cbd6:	b29b      	uxth	r3, r3
 800cbd8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cbdc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cbe0:	b29a      	uxth	r2, r3
 800cbe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbe4:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cbe6:	687a      	ldr	r2, [r7, #4]
 800cbe8:	683b      	ldr	r3, [r7, #0]
 800cbea:	781b      	ldrb	r3, [r3, #0]
 800cbec:	009b      	lsls	r3, r3, #2
 800cbee:	4413      	add	r3, r2
 800cbf0:	881b      	ldrh	r3, [r3, #0]
 800cbf2:	847b      	strh	r3, [r7, #34]	@ 0x22
 800cbf4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cbf6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d01b      	beq.n	800cc36 <USB_ActivateEndpoint+0x35e>
 800cbfe:	687a      	ldr	r2, [r7, #4]
 800cc00:	683b      	ldr	r3, [r7, #0]
 800cc02:	781b      	ldrb	r3, [r3, #0]
 800cc04:	009b      	lsls	r3, r3, #2
 800cc06:	4413      	add	r3, r2
 800cc08:	881b      	ldrh	r3, [r3, #0]
 800cc0a:	b29b      	uxth	r3, r3
 800cc0c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cc10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc14:	843b      	strh	r3, [r7, #32]
 800cc16:	687a      	ldr	r2, [r7, #4]
 800cc18:	683b      	ldr	r3, [r7, #0]
 800cc1a:	781b      	ldrb	r3, [r3, #0]
 800cc1c:	009b      	lsls	r3, r3, #2
 800cc1e:	441a      	add	r2, r3
 800cc20:	8c3b      	ldrh	r3, [r7, #32]
 800cc22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc2a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cc2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc32:	b29b      	uxth	r3, r3
 800cc34:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800cc36:	683b      	ldr	r3, [r7, #0]
 800cc38:	781b      	ldrb	r3, [r3, #0]
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d124      	bne.n	800cc88 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800cc3e:	687a      	ldr	r2, [r7, #4]
 800cc40:	683b      	ldr	r3, [r7, #0]
 800cc42:	781b      	ldrb	r3, [r3, #0]
 800cc44:	009b      	lsls	r3, r3, #2
 800cc46:	4413      	add	r3, r2
 800cc48:	881b      	ldrh	r3, [r3, #0]
 800cc4a:	b29b      	uxth	r3, r3
 800cc4c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cc50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc54:	83bb      	strh	r3, [r7, #28]
 800cc56:	8bbb      	ldrh	r3, [r7, #28]
 800cc58:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800cc5c:	83bb      	strh	r3, [r7, #28]
 800cc5e:	8bbb      	ldrh	r3, [r7, #28]
 800cc60:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800cc64:	83bb      	strh	r3, [r7, #28]
 800cc66:	687a      	ldr	r2, [r7, #4]
 800cc68:	683b      	ldr	r3, [r7, #0]
 800cc6a:	781b      	ldrb	r3, [r3, #0]
 800cc6c:	009b      	lsls	r3, r3, #2
 800cc6e:	441a      	add	r2, r3
 800cc70:	8bbb      	ldrh	r3, [r7, #28]
 800cc72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cc7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc82:	b29b      	uxth	r3, r3
 800cc84:	8013      	strh	r3, [r2, #0]
 800cc86:	e306      	b.n	800d296 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800cc88:	687a      	ldr	r2, [r7, #4]
 800cc8a:	683b      	ldr	r3, [r7, #0]
 800cc8c:	781b      	ldrb	r3, [r3, #0]
 800cc8e:	009b      	lsls	r3, r3, #2
 800cc90:	4413      	add	r3, r2
 800cc92:	881b      	ldrh	r3, [r3, #0]
 800cc94:	b29b      	uxth	r3, r3
 800cc96:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cc9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc9e:	83fb      	strh	r3, [r7, #30]
 800cca0:	8bfb      	ldrh	r3, [r7, #30]
 800cca2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800cca6:	83fb      	strh	r3, [r7, #30]
 800cca8:	687a      	ldr	r2, [r7, #4]
 800ccaa:	683b      	ldr	r3, [r7, #0]
 800ccac:	781b      	ldrb	r3, [r3, #0]
 800ccae:	009b      	lsls	r3, r3, #2
 800ccb0:	441a      	add	r2, r3
 800ccb2:	8bfb      	ldrh	r3, [r7, #30]
 800ccb4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ccb8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ccbc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ccc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ccc4:	b29b      	uxth	r3, r3
 800ccc6:	8013      	strh	r3, [r2, #0]
 800ccc8:	e2e5      	b.n	800d296 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800ccca:	683b      	ldr	r3, [r7, #0]
 800cccc:	78db      	ldrb	r3, [r3, #3]
 800ccce:	2b02      	cmp	r3, #2
 800ccd0:	d11e      	bne.n	800cd10 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800ccd2:	687a      	ldr	r2, [r7, #4]
 800ccd4:	683b      	ldr	r3, [r7, #0]
 800ccd6:	781b      	ldrb	r3, [r3, #0]
 800ccd8:	009b      	lsls	r3, r3, #2
 800ccda:	4413      	add	r3, r2
 800ccdc:	881b      	ldrh	r3, [r3, #0]
 800ccde:	b29b      	uxth	r3, r3
 800cce0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cce4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cce8:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800ccec:	687a      	ldr	r2, [r7, #4]
 800ccee:	683b      	ldr	r3, [r7, #0]
 800ccf0:	781b      	ldrb	r3, [r3, #0]
 800ccf2:	009b      	lsls	r3, r3, #2
 800ccf4:	441a      	add	r2, r3
 800ccf6:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800ccfa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ccfe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cd02:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800cd06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd0a:	b29b      	uxth	r3, r3
 800cd0c:	8013      	strh	r3, [r2, #0]
 800cd0e:	e01d      	b.n	800cd4c <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800cd10:	687a      	ldr	r2, [r7, #4]
 800cd12:	683b      	ldr	r3, [r7, #0]
 800cd14:	781b      	ldrb	r3, [r3, #0]
 800cd16:	009b      	lsls	r3, r3, #2
 800cd18:	4413      	add	r3, r2
 800cd1a:	881b      	ldrh	r3, [r3, #0]
 800cd1c:	b29b      	uxth	r3, r3
 800cd1e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800cd22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd26:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800cd2a:	687a      	ldr	r2, [r7, #4]
 800cd2c:	683b      	ldr	r3, [r7, #0]
 800cd2e:	781b      	ldrb	r3, [r3, #0]
 800cd30:	009b      	lsls	r3, r3, #2
 800cd32:	441a      	add	r2, r3
 800cd34:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800cd38:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cd3c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cd40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cd44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd48:	b29b      	uxth	r3, r3
 800cd4a:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cd56:	b29b      	uxth	r3, r3
 800cd58:	461a      	mov	r2, r3
 800cd5a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cd5c:	4413      	add	r3, r2
 800cd5e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cd60:	683b      	ldr	r3, [r7, #0]
 800cd62:	781b      	ldrb	r3, [r3, #0]
 800cd64:	00da      	lsls	r2, r3, #3
 800cd66:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cd68:	4413      	add	r3, r2
 800cd6a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800cd6e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800cd70:	683b      	ldr	r3, [r7, #0]
 800cd72:	891b      	ldrh	r3, [r3, #8]
 800cd74:	085b      	lsrs	r3, r3, #1
 800cd76:	b29b      	uxth	r3, r3
 800cd78:	005b      	lsls	r3, r3, #1
 800cd7a:	b29a      	uxth	r2, r3
 800cd7c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cd7e:	801a      	strh	r2, [r3, #0]
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	677b      	str	r3, [r7, #116]	@ 0x74
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cd8a:	b29b      	uxth	r3, r3
 800cd8c:	461a      	mov	r2, r3
 800cd8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cd90:	4413      	add	r3, r2
 800cd92:	677b      	str	r3, [r7, #116]	@ 0x74
 800cd94:	683b      	ldr	r3, [r7, #0]
 800cd96:	781b      	ldrb	r3, [r3, #0]
 800cd98:	00da      	lsls	r2, r3, #3
 800cd9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cd9c:	4413      	add	r3, r2
 800cd9e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800cda2:	673b      	str	r3, [r7, #112]	@ 0x70
 800cda4:	683b      	ldr	r3, [r7, #0]
 800cda6:	895b      	ldrh	r3, [r3, #10]
 800cda8:	085b      	lsrs	r3, r3, #1
 800cdaa:	b29b      	uxth	r3, r3
 800cdac:	005b      	lsls	r3, r3, #1
 800cdae:	b29a      	uxth	r2, r3
 800cdb0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cdb2:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800cdb4:	683b      	ldr	r3, [r7, #0]
 800cdb6:	785b      	ldrb	r3, [r3, #1]
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	f040 81af 	bne.w	800d11c <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cdbe:	687a      	ldr	r2, [r7, #4]
 800cdc0:	683b      	ldr	r3, [r7, #0]
 800cdc2:	781b      	ldrb	r3, [r3, #0]
 800cdc4:	009b      	lsls	r3, r3, #2
 800cdc6:	4413      	add	r3, r2
 800cdc8:	881b      	ldrh	r3, [r3, #0]
 800cdca:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800cdce:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800cdd2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d01d      	beq.n	800ce16 <USB_ActivateEndpoint+0x53e>
 800cdda:	687a      	ldr	r2, [r7, #4]
 800cddc:	683b      	ldr	r3, [r7, #0]
 800cdde:	781b      	ldrb	r3, [r3, #0]
 800cde0:	009b      	lsls	r3, r3, #2
 800cde2:	4413      	add	r3, r2
 800cde4:	881b      	ldrh	r3, [r3, #0]
 800cde6:	b29b      	uxth	r3, r3
 800cde8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cdec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cdf0:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800cdf4:	687a      	ldr	r2, [r7, #4]
 800cdf6:	683b      	ldr	r3, [r7, #0]
 800cdf8:	781b      	ldrb	r3, [r3, #0]
 800cdfa:	009b      	lsls	r3, r3, #2
 800cdfc:	441a      	add	r2, r3
 800cdfe:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800ce02:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ce06:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ce0a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ce0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ce12:	b29b      	uxth	r3, r3
 800ce14:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ce16:	687a      	ldr	r2, [r7, #4]
 800ce18:	683b      	ldr	r3, [r7, #0]
 800ce1a:	781b      	ldrb	r3, [r3, #0]
 800ce1c:	009b      	lsls	r3, r3, #2
 800ce1e:	4413      	add	r3, r2
 800ce20:	881b      	ldrh	r3, [r3, #0]
 800ce22:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800ce26:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800ce2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d01d      	beq.n	800ce6e <USB_ActivateEndpoint+0x596>
 800ce32:	687a      	ldr	r2, [r7, #4]
 800ce34:	683b      	ldr	r3, [r7, #0]
 800ce36:	781b      	ldrb	r3, [r3, #0]
 800ce38:	009b      	lsls	r3, r3, #2
 800ce3a:	4413      	add	r3, r2
 800ce3c:	881b      	ldrh	r3, [r3, #0]
 800ce3e:	b29b      	uxth	r3, r3
 800ce40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ce44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ce48:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800ce4c:	687a      	ldr	r2, [r7, #4]
 800ce4e:	683b      	ldr	r3, [r7, #0]
 800ce50:	781b      	ldrb	r3, [r3, #0]
 800ce52:	009b      	lsls	r3, r3, #2
 800ce54:	441a      	add	r2, r3
 800ce56:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800ce5a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ce5e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ce62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ce66:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ce6a:	b29b      	uxth	r3, r3
 800ce6c:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800ce6e:	683b      	ldr	r3, [r7, #0]
 800ce70:	785b      	ldrb	r3, [r3, #1]
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d16b      	bne.n	800cf4e <USB_ActivateEndpoint+0x676>
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce80:	b29b      	uxth	r3, r3
 800ce82:	461a      	mov	r2, r3
 800ce84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce86:	4413      	add	r3, r2
 800ce88:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ce8a:	683b      	ldr	r3, [r7, #0]
 800ce8c:	781b      	ldrb	r3, [r3, #0]
 800ce8e:	00da      	lsls	r2, r3, #3
 800ce90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce92:	4413      	add	r3, r2
 800ce94:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ce98:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ce9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce9c:	881b      	ldrh	r3, [r3, #0]
 800ce9e:	b29b      	uxth	r3, r3
 800cea0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cea4:	b29a      	uxth	r2, r3
 800cea6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cea8:	801a      	strh	r2, [r3, #0]
 800ceaa:	683b      	ldr	r3, [r7, #0]
 800ceac:	691b      	ldr	r3, [r3, #16]
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d10a      	bne.n	800cec8 <USB_ActivateEndpoint+0x5f0>
 800ceb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ceb4:	881b      	ldrh	r3, [r3, #0]
 800ceb6:	b29b      	uxth	r3, r3
 800ceb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cebc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cec0:	b29a      	uxth	r2, r3
 800cec2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cec4:	801a      	strh	r2, [r3, #0]
 800cec6:	e05d      	b.n	800cf84 <USB_ActivateEndpoint+0x6ac>
 800cec8:	683b      	ldr	r3, [r7, #0]
 800ceca:	691b      	ldr	r3, [r3, #16]
 800cecc:	2b3e      	cmp	r3, #62	@ 0x3e
 800cece:	d81c      	bhi.n	800cf0a <USB_ActivateEndpoint+0x632>
 800ced0:	683b      	ldr	r3, [r7, #0]
 800ced2:	691b      	ldr	r3, [r3, #16]
 800ced4:	085b      	lsrs	r3, r3, #1
 800ced6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ceda:	683b      	ldr	r3, [r7, #0]
 800cedc:	691b      	ldr	r3, [r3, #16]
 800cede:	f003 0301 	and.w	r3, r3, #1
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d004      	beq.n	800cef0 <USB_ActivateEndpoint+0x618>
 800cee6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ceea:	3301      	adds	r3, #1
 800ceec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cef0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cef2:	881b      	ldrh	r3, [r3, #0]
 800cef4:	b29a      	uxth	r2, r3
 800cef6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cefa:	b29b      	uxth	r3, r3
 800cefc:	029b      	lsls	r3, r3, #10
 800cefe:	b29b      	uxth	r3, r3
 800cf00:	4313      	orrs	r3, r2
 800cf02:	b29a      	uxth	r2, r3
 800cf04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cf06:	801a      	strh	r2, [r3, #0]
 800cf08:	e03c      	b.n	800cf84 <USB_ActivateEndpoint+0x6ac>
 800cf0a:	683b      	ldr	r3, [r7, #0]
 800cf0c:	691b      	ldr	r3, [r3, #16]
 800cf0e:	095b      	lsrs	r3, r3, #5
 800cf10:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cf14:	683b      	ldr	r3, [r7, #0]
 800cf16:	691b      	ldr	r3, [r3, #16]
 800cf18:	f003 031f 	and.w	r3, r3, #31
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d104      	bne.n	800cf2a <USB_ActivateEndpoint+0x652>
 800cf20:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cf24:	3b01      	subs	r3, #1
 800cf26:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cf2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cf2c:	881b      	ldrh	r3, [r3, #0]
 800cf2e:	b29a      	uxth	r2, r3
 800cf30:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cf34:	b29b      	uxth	r3, r3
 800cf36:	029b      	lsls	r3, r3, #10
 800cf38:	b29b      	uxth	r3, r3
 800cf3a:	4313      	orrs	r3, r2
 800cf3c:	b29b      	uxth	r3, r3
 800cf3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cf42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cf46:	b29a      	uxth	r2, r3
 800cf48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cf4a:	801a      	strh	r2, [r3, #0]
 800cf4c:	e01a      	b.n	800cf84 <USB_ActivateEndpoint+0x6ac>
 800cf4e:	683b      	ldr	r3, [r7, #0]
 800cf50:	785b      	ldrb	r3, [r3, #1]
 800cf52:	2b01      	cmp	r3, #1
 800cf54:	d116      	bne.n	800cf84 <USB_ActivateEndpoint+0x6ac>
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	657b      	str	r3, [r7, #84]	@ 0x54
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf60:	b29b      	uxth	r3, r3
 800cf62:	461a      	mov	r2, r3
 800cf64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cf66:	4413      	add	r3, r2
 800cf68:	657b      	str	r3, [r7, #84]	@ 0x54
 800cf6a:	683b      	ldr	r3, [r7, #0]
 800cf6c:	781b      	ldrb	r3, [r3, #0]
 800cf6e:	00da      	lsls	r2, r3, #3
 800cf70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cf72:	4413      	add	r3, r2
 800cf74:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cf78:	653b      	str	r3, [r7, #80]	@ 0x50
 800cf7a:	683b      	ldr	r3, [r7, #0]
 800cf7c:	691b      	ldr	r3, [r3, #16]
 800cf7e:	b29a      	uxth	r2, r3
 800cf80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf82:	801a      	strh	r2, [r3, #0]
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	647b      	str	r3, [r7, #68]	@ 0x44
 800cf88:	683b      	ldr	r3, [r7, #0]
 800cf8a:	785b      	ldrb	r3, [r3, #1]
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d16b      	bne.n	800d068 <USB_ActivateEndpoint+0x790>
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf9a:	b29b      	uxth	r3, r3
 800cf9c:	461a      	mov	r2, r3
 800cf9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfa0:	4413      	add	r3, r2
 800cfa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cfa4:	683b      	ldr	r3, [r7, #0]
 800cfa6:	781b      	ldrb	r3, [r3, #0]
 800cfa8:	00da      	lsls	r2, r3, #3
 800cfaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfac:	4413      	add	r3, r2
 800cfae:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cfb2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cfb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfb6:	881b      	ldrh	r3, [r3, #0]
 800cfb8:	b29b      	uxth	r3, r3
 800cfba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cfbe:	b29a      	uxth	r2, r3
 800cfc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfc2:	801a      	strh	r2, [r3, #0]
 800cfc4:	683b      	ldr	r3, [r7, #0]
 800cfc6:	691b      	ldr	r3, [r3, #16]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d10a      	bne.n	800cfe2 <USB_ActivateEndpoint+0x70a>
 800cfcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfce:	881b      	ldrh	r3, [r3, #0]
 800cfd0:	b29b      	uxth	r3, r3
 800cfd2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cfd6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cfda:	b29a      	uxth	r2, r3
 800cfdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfde:	801a      	strh	r2, [r3, #0]
 800cfe0:	e05b      	b.n	800d09a <USB_ActivateEndpoint+0x7c2>
 800cfe2:	683b      	ldr	r3, [r7, #0]
 800cfe4:	691b      	ldr	r3, [r3, #16]
 800cfe6:	2b3e      	cmp	r3, #62	@ 0x3e
 800cfe8:	d81c      	bhi.n	800d024 <USB_ActivateEndpoint+0x74c>
 800cfea:	683b      	ldr	r3, [r7, #0]
 800cfec:	691b      	ldr	r3, [r3, #16]
 800cfee:	085b      	lsrs	r3, r3, #1
 800cff0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cff4:	683b      	ldr	r3, [r7, #0]
 800cff6:	691b      	ldr	r3, [r3, #16]
 800cff8:	f003 0301 	and.w	r3, r3, #1
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d004      	beq.n	800d00a <USB_ActivateEndpoint+0x732>
 800d000:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d004:	3301      	adds	r3, #1
 800d006:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d00a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d00c:	881b      	ldrh	r3, [r3, #0]
 800d00e:	b29a      	uxth	r2, r3
 800d010:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d014:	b29b      	uxth	r3, r3
 800d016:	029b      	lsls	r3, r3, #10
 800d018:	b29b      	uxth	r3, r3
 800d01a:	4313      	orrs	r3, r2
 800d01c:	b29a      	uxth	r2, r3
 800d01e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d020:	801a      	strh	r2, [r3, #0]
 800d022:	e03a      	b.n	800d09a <USB_ActivateEndpoint+0x7c2>
 800d024:	683b      	ldr	r3, [r7, #0]
 800d026:	691b      	ldr	r3, [r3, #16]
 800d028:	095b      	lsrs	r3, r3, #5
 800d02a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d02e:	683b      	ldr	r3, [r7, #0]
 800d030:	691b      	ldr	r3, [r3, #16]
 800d032:	f003 031f 	and.w	r3, r3, #31
 800d036:	2b00      	cmp	r3, #0
 800d038:	d104      	bne.n	800d044 <USB_ActivateEndpoint+0x76c>
 800d03a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d03e:	3b01      	subs	r3, #1
 800d040:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d046:	881b      	ldrh	r3, [r3, #0]
 800d048:	b29a      	uxth	r2, r3
 800d04a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d04e:	b29b      	uxth	r3, r3
 800d050:	029b      	lsls	r3, r3, #10
 800d052:	b29b      	uxth	r3, r3
 800d054:	4313      	orrs	r3, r2
 800d056:	b29b      	uxth	r3, r3
 800d058:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d05c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d060:	b29a      	uxth	r2, r3
 800d062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d064:	801a      	strh	r2, [r3, #0]
 800d066:	e018      	b.n	800d09a <USB_ActivateEndpoint+0x7c2>
 800d068:	683b      	ldr	r3, [r7, #0]
 800d06a:	785b      	ldrb	r3, [r3, #1]
 800d06c:	2b01      	cmp	r3, #1
 800d06e:	d114      	bne.n	800d09a <USB_ActivateEndpoint+0x7c2>
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d076:	b29b      	uxth	r3, r3
 800d078:	461a      	mov	r2, r3
 800d07a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d07c:	4413      	add	r3, r2
 800d07e:	647b      	str	r3, [r7, #68]	@ 0x44
 800d080:	683b      	ldr	r3, [r7, #0]
 800d082:	781b      	ldrb	r3, [r3, #0]
 800d084:	00da      	lsls	r2, r3, #3
 800d086:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d088:	4413      	add	r3, r2
 800d08a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d08e:	643b      	str	r3, [r7, #64]	@ 0x40
 800d090:	683b      	ldr	r3, [r7, #0]
 800d092:	691b      	ldr	r3, [r3, #16]
 800d094:	b29a      	uxth	r2, r3
 800d096:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d098:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d09a:	687a      	ldr	r2, [r7, #4]
 800d09c:	683b      	ldr	r3, [r7, #0]
 800d09e:	781b      	ldrb	r3, [r3, #0]
 800d0a0:	009b      	lsls	r3, r3, #2
 800d0a2:	4413      	add	r3, r2
 800d0a4:	881b      	ldrh	r3, [r3, #0]
 800d0a6:	b29b      	uxth	r3, r3
 800d0a8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d0ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d0b0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800d0b2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d0b4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d0b8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800d0ba:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d0bc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d0c0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800d0c2:	687a      	ldr	r2, [r7, #4]
 800d0c4:	683b      	ldr	r3, [r7, #0]
 800d0c6:	781b      	ldrb	r3, [r3, #0]
 800d0c8:	009b      	lsls	r3, r3, #2
 800d0ca:	441a      	add	r2, r3
 800d0cc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d0ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d0d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d0d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d0da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d0de:	b29b      	uxth	r3, r3
 800d0e0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d0e2:	687a      	ldr	r2, [r7, #4]
 800d0e4:	683b      	ldr	r3, [r7, #0]
 800d0e6:	781b      	ldrb	r3, [r3, #0]
 800d0e8:	009b      	lsls	r3, r3, #2
 800d0ea:	4413      	add	r3, r2
 800d0ec:	881b      	ldrh	r3, [r3, #0]
 800d0ee:	b29b      	uxth	r3, r3
 800d0f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d0f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d0f8:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800d0fa:	687a      	ldr	r2, [r7, #4]
 800d0fc:	683b      	ldr	r3, [r7, #0]
 800d0fe:	781b      	ldrb	r3, [r3, #0]
 800d100:	009b      	lsls	r3, r3, #2
 800d102:	441a      	add	r2, r3
 800d104:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800d106:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d10a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d10e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d112:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d116:	b29b      	uxth	r3, r3
 800d118:	8013      	strh	r3, [r2, #0]
 800d11a:	e0bc      	b.n	800d296 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d11c:	687a      	ldr	r2, [r7, #4]
 800d11e:	683b      	ldr	r3, [r7, #0]
 800d120:	781b      	ldrb	r3, [r3, #0]
 800d122:	009b      	lsls	r3, r3, #2
 800d124:	4413      	add	r3, r2
 800d126:	881b      	ldrh	r3, [r3, #0]
 800d128:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800d12c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800d130:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d134:	2b00      	cmp	r3, #0
 800d136:	d01d      	beq.n	800d174 <USB_ActivateEndpoint+0x89c>
 800d138:	687a      	ldr	r2, [r7, #4]
 800d13a:	683b      	ldr	r3, [r7, #0]
 800d13c:	781b      	ldrb	r3, [r3, #0]
 800d13e:	009b      	lsls	r3, r3, #2
 800d140:	4413      	add	r3, r2
 800d142:	881b      	ldrh	r3, [r3, #0]
 800d144:	b29b      	uxth	r3, r3
 800d146:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d14a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d14e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800d152:	687a      	ldr	r2, [r7, #4]
 800d154:	683b      	ldr	r3, [r7, #0]
 800d156:	781b      	ldrb	r3, [r3, #0]
 800d158:	009b      	lsls	r3, r3, #2
 800d15a:	441a      	add	r2, r3
 800d15c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800d160:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d164:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d168:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d16c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d170:	b29b      	uxth	r3, r3
 800d172:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d174:	687a      	ldr	r2, [r7, #4]
 800d176:	683b      	ldr	r3, [r7, #0]
 800d178:	781b      	ldrb	r3, [r3, #0]
 800d17a:	009b      	lsls	r3, r3, #2
 800d17c:	4413      	add	r3, r2
 800d17e:	881b      	ldrh	r3, [r3, #0]
 800d180:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800d184:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800d188:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d01d      	beq.n	800d1cc <USB_ActivateEndpoint+0x8f4>
 800d190:	687a      	ldr	r2, [r7, #4]
 800d192:	683b      	ldr	r3, [r7, #0]
 800d194:	781b      	ldrb	r3, [r3, #0]
 800d196:	009b      	lsls	r3, r3, #2
 800d198:	4413      	add	r3, r2
 800d19a:	881b      	ldrh	r3, [r3, #0]
 800d19c:	b29b      	uxth	r3, r3
 800d19e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d1a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d1a6:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800d1aa:	687a      	ldr	r2, [r7, #4]
 800d1ac:	683b      	ldr	r3, [r7, #0]
 800d1ae:	781b      	ldrb	r3, [r3, #0]
 800d1b0:	009b      	lsls	r3, r3, #2
 800d1b2:	441a      	add	r2, r3
 800d1b4:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800d1b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d1bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d1c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d1c4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d1c8:	b29b      	uxth	r3, r3
 800d1ca:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d1cc:	683b      	ldr	r3, [r7, #0]
 800d1ce:	78db      	ldrb	r3, [r3, #3]
 800d1d0:	2b01      	cmp	r3, #1
 800d1d2:	d024      	beq.n	800d21e <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d1d4:	687a      	ldr	r2, [r7, #4]
 800d1d6:	683b      	ldr	r3, [r7, #0]
 800d1d8:	781b      	ldrb	r3, [r3, #0]
 800d1da:	009b      	lsls	r3, r3, #2
 800d1dc:	4413      	add	r3, r2
 800d1de:	881b      	ldrh	r3, [r3, #0]
 800d1e0:	b29b      	uxth	r3, r3
 800d1e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d1e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d1ea:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800d1ee:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800d1f2:	f083 0320 	eor.w	r3, r3, #32
 800d1f6:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800d1fa:	687a      	ldr	r2, [r7, #4]
 800d1fc:	683b      	ldr	r3, [r7, #0]
 800d1fe:	781b      	ldrb	r3, [r3, #0]
 800d200:	009b      	lsls	r3, r3, #2
 800d202:	441a      	add	r2, r3
 800d204:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800d208:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d20c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d210:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d214:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d218:	b29b      	uxth	r3, r3
 800d21a:	8013      	strh	r3, [r2, #0]
 800d21c:	e01d      	b.n	800d25a <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d21e:	687a      	ldr	r2, [r7, #4]
 800d220:	683b      	ldr	r3, [r7, #0]
 800d222:	781b      	ldrb	r3, [r3, #0]
 800d224:	009b      	lsls	r3, r3, #2
 800d226:	4413      	add	r3, r2
 800d228:	881b      	ldrh	r3, [r3, #0]
 800d22a:	b29b      	uxth	r3, r3
 800d22c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d230:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d234:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800d238:	687a      	ldr	r2, [r7, #4]
 800d23a:	683b      	ldr	r3, [r7, #0]
 800d23c:	781b      	ldrb	r3, [r3, #0]
 800d23e:	009b      	lsls	r3, r3, #2
 800d240:	441a      	add	r2, r3
 800d242:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800d246:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d24a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d24e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d252:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d256:	b29b      	uxth	r3, r3
 800d258:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d25a:	687a      	ldr	r2, [r7, #4]
 800d25c:	683b      	ldr	r3, [r7, #0]
 800d25e:	781b      	ldrb	r3, [r3, #0]
 800d260:	009b      	lsls	r3, r3, #2
 800d262:	4413      	add	r3, r2
 800d264:	881b      	ldrh	r3, [r3, #0]
 800d266:	b29b      	uxth	r3, r3
 800d268:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d26c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d270:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800d274:	687a      	ldr	r2, [r7, #4]
 800d276:	683b      	ldr	r3, [r7, #0]
 800d278:	781b      	ldrb	r3, [r3, #0]
 800d27a:	009b      	lsls	r3, r3, #2
 800d27c:	441a      	add	r2, r3
 800d27e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800d282:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d286:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d28a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d28e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d292:	b29b      	uxth	r3, r3
 800d294:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800d296:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800d29a:	4618      	mov	r0, r3
 800d29c:	379c      	adds	r7, #156	@ 0x9c
 800d29e:	46bd      	mov	sp, r7
 800d2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a4:	4770      	bx	lr
 800d2a6:	bf00      	nop

0800d2a8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d2a8:	b480      	push	{r7}
 800d2aa:	b08d      	sub	sp, #52	@ 0x34
 800d2ac:	af00      	add	r7, sp, #0
 800d2ae:	6078      	str	r0, [r7, #4]
 800d2b0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800d2b2:	683b      	ldr	r3, [r7, #0]
 800d2b4:	7b1b      	ldrb	r3, [r3, #12]
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	f040 808e 	bne.w	800d3d8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800d2bc:	683b      	ldr	r3, [r7, #0]
 800d2be:	785b      	ldrb	r3, [r3, #1]
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d044      	beq.n	800d34e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d2c4:	687a      	ldr	r2, [r7, #4]
 800d2c6:	683b      	ldr	r3, [r7, #0]
 800d2c8:	781b      	ldrb	r3, [r3, #0]
 800d2ca:	009b      	lsls	r3, r3, #2
 800d2cc:	4413      	add	r3, r2
 800d2ce:	881b      	ldrh	r3, [r3, #0]
 800d2d0:	81bb      	strh	r3, [r7, #12]
 800d2d2:	89bb      	ldrh	r3, [r7, #12]
 800d2d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d01b      	beq.n	800d314 <USB_DeactivateEndpoint+0x6c>
 800d2dc:	687a      	ldr	r2, [r7, #4]
 800d2de:	683b      	ldr	r3, [r7, #0]
 800d2e0:	781b      	ldrb	r3, [r3, #0]
 800d2e2:	009b      	lsls	r3, r3, #2
 800d2e4:	4413      	add	r3, r2
 800d2e6:	881b      	ldrh	r3, [r3, #0]
 800d2e8:	b29b      	uxth	r3, r3
 800d2ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d2ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d2f2:	817b      	strh	r3, [r7, #10]
 800d2f4:	687a      	ldr	r2, [r7, #4]
 800d2f6:	683b      	ldr	r3, [r7, #0]
 800d2f8:	781b      	ldrb	r3, [r3, #0]
 800d2fa:	009b      	lsls	r3, r3, #2
 800d2fc:	441a      	add	r2, r3
 800d2fe:	897b      	ldrh	r3, [r7, #10]
 800d300:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d304:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d308:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d30c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d310:	b29b      	uxth	r3, r3
 800d312:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d314:	687a      	ldr	r2, [r7, #4]
 800d316:	683b      	ldr	r3, [r7, #0]
 800d318:	781b      	ldrb	r3, [r3, #0]
 800d31a:	009b      	lsls	r3, r3, #2
 800d31c:	4413      	add	r3, r2
 800d31e:	881b      	ldrh	r3, [r3, #0]
 800d320:	b29b      	uxth	r3, r3
 800d322:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d326:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d32a:	813b      	strh	r3, [r7, #8]
 800d32c:	687a      	ldr	r2, [r7, #4]
 800d32e:	683b      	ldr	r3, [r7, #0]
 800d330:	781b      	ldrb	r3, [r3, #0]
 800d332:	009b      	lsls	r3, r3, #2
 800d334:	441a      	add	r2, r3
 800d336:	893b      	ldrh	r3, [r7, #8]
 800d338:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d33c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d340:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d344:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d348:	b29b      	uxth	r3, r3
 800d34a:	8013      	strh	r3, [r2, #0]
 800d34c:	e192      	b.n	800d674 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d34e:	687a      	ldr	r2, [r7, #4]
 800d350:	683b      	ldr	r3, [r7, #0]
 800d352:	781b      	ldrb	r3, [r3, #0]
 800d354:	009b      	lsls	r3, r3, #2
 800d356:	4413      	add	r3, r2
 800d358:	881b      	ldrh	r3, [r3, #0]
 800d35a:	827b      	strh	r3, [r7, #18]
 800d35c:	8a7b      	ldrh	r3, [r7, #18]
 800d35e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d362:	2b00      	cmp	r3, #0
 800d364:	d01b      	beq.n	800d39e <USB_DeactivateEndpoint+0xf6>
 800d366:	687a      	ldr	r2, [r7, #4]
 800d368:	683b      	ldr	r3, [r7, #0]
 800d36a:	781b      	ldrb	r3, [r3, #0]
 800d36c:	009b      	lsls	r3, r3, #2
 800d36e:	4413      	add	r3, r2
 800d370:	881b      	ldrh	r3, [r3, #0]
 800d372:	b29b      	uxth	r3, r3
 800d374:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d378:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d37c:	823b      	strh	r3, [r7, #16]
 800d37e:	687a      	ldr	r2, [r7, #4]
 800d380:	683b      	ldr	r3, [r7, #0]
 800d382:	781b      	ldrb	r3, [r3, #0]
 800d384:	009b      	lsls	r3, r3, #2
 800d386:	441a      	add	r2, r3
 800d388:	8a3b      	ldrh	r3, [r7, #16]
 800d38a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d38e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d392:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d396:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d39a:	b29b      	uxth	r3, r3
 800d39c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d39e:	687a      	ldr	r2, [r7, #4]
 800d3a0:	683b      	ldr	r3, [r7, #0]
 800d3a2:	781b      	ldrb	r3, [r3, #0]
 800d3a4:	009b      	lsls	r3, r3, #2
 800d3a6:	4413      	add	r3, r2
 800d3a8:	881b      	ldrh	r3, [r3, #0]
 800d3aa:	b29b      	uxth	r3, r3
 800d3ac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d3b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d3b4:	81fb      	strh	r3, [r7, #14]
 800d3b6:	687a      	ldr	r2, [r7, #4]
 800d3b8:	683b      	ldr	r3, [r7, #0]
 800d3ba:	781b      	ldrb	r3, [r3, #0]
 800d3bc:	009b      	lsls	r3, r3, #2
 800d3be:	441a      	add	r2, r3
 800d3c0:	89fb      	ldrh	r3, [r7, #14]
 800d3c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d3c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d3ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d3ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d3d2:	b29b      	uxth	r3, r3
 800d3d4:	8013      	strh	r3, [r2, #0]
 800d3d6:	e14d      	b.n	800d674 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800d3d8:	683b      	ldr	r3, [r7, #0]
 800d3da:	785b      	ldrb	r3, [r3, #1]
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	f040 80a5 	bne.w	800d52c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d3e2:	687a      	ldr	r2, [r7, #4]
 800d3e4:	683b      	ldr	r3, [r7, #0]
 800d3e6:	781b      	ldrb	r3, [r3, #0]
 800d3e8:	009b      	lsls	r3, r3, #2
 800d3ea:	4413      	add	r3, r2
 800d3ec:	881b      	ldrh	r3, [r3, #0]
 800d3ee:	843b      	strh	r3, [r7, #32]
 800d3f0:	8c3b      	ldrh	r3, [r7, #32]
 800d3f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d01b      	beq.n	800d432 <USB_DeactivateEndpoint+0x18a>
 800d3fa:	687a      	ldr	r2, [r7, #4]
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	781b      	ldrb	r3, [r3, #0]
 800d400:	009b      	lsls	r3, r3, #2
 800d402:	4413      	add	r3, r2
 800d404:	881b      	ldrh	r3, [r3, #0]
 800d406:	b29b      	uxth	r3, r3
 800d408:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d40c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d410:	83fb      	strh	r3, [r7, #30]
 800d412:	687a      	ldr	r2, [r7, #4]
 800d414:	683b      	ldr	r3, [r7, #0]
 800d416:	781b      	ldrb	r3, [r3, #0]
 800d418:	009b      	lsls	r3, r3, #2
 800d41a:	441a      	add	r2, r3
 800d41c:	8bfb      	ldrh	r3, [r7, #30]
 800d41e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d422:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d426:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d42a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d42e:	b29b      	uxth	r3, r3
 800d430:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d432:	687a      	ldr	r2, [r7, #4]
 800d434:	683b      	ldr	r3, [r7, #0]
 800d436:	781b      	ldrb	r3, [r3, #0]
 800d438:	009b      	lsls	r3, r3, #2
 800d43a:	4413      	add	r3, r2
 800d43c:	881b      	ldrh	r3, [r3, #0]
 800d43e:	83bb      	strh	r3, [r7, #28]
 800d440:	8bbb      	ldrh	r3, [r7, #28]
 800d442:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d446:	2b00      	cmp	r3, #0
 800d448:	d01b      	beq.n	800d482 <USB_DeactivateEndpoint+0x1da>
 800d44a:	687a      	ldr	r2, [r7, #4]
 800d44c:	683b      	ldr	r3, [r7, #0]
 800d44e:	781b      	ldrb	r3, [r3, #0]
 800d450:	009b      	lsls	r3, r3, #2
 800d452:	4413      	add	r3, r2
 800d454:	881b      	ldrh	r3, [r3, #0]
 800d456:	b29b      	uxth	r3, r3
 800d458:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d45c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d460:	837b      	strh	r3, [r7, #26]
 800d462:	687a      	ldr	r2, [r7, #4]
 800d464:	683b      	ldr	r3, [r7, #0]
 800d466:	781b      	ldrb	r3, [r3, #0]
 800d468:	009b      	lsls	r3, r3, #2
 800d46a:	441a      	add	r2, r3
 800d46c:	8b7b      	ldrh	r3, [r7, #26]
 800d46e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d472:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d476:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d47a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d47e:	b29b      	uxth	r3, r3
 800d480:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800d482:	687a      	ldr	r2, [r7, #4]
 800d484:	683b      	ldr	r3, [r7, #0]
 800d486:	781b      	ldrb	r3, [r3, #0]
 800d488:	009b      	lsls	r3, r3, #2
 800d48a:	4413      	add	r3, r2
 800d48c:	881b      	ldrh	r3, [r3, #0]
 800d48e:	b29b      	uxth	r3, r3
 800d490:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d494:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d498:	833b      	strh	r3, [r7, #24]
 800d49a:	687a      	ldr	r2, [r7, #4]
 800d49c:	683b      	ldr	r3, [r7, #0]
 800d49e:	781b      	ldrb	r3, [r3, #0]
 800d4a0:	009b      	lsls	r3, r3, #2
 800d4a2:	441a      	add	r2, r3
 800d4a4:	8b3b      	ldrh	r3, [r7, #24]
 800d4a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d4aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d4ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d4b2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d4b6:	b29b      	uxth	r3, r3
 800d4b8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d4ba:	687a      	ldr	r2, [r7, #4]
 800d4bc:	683b      	ldr	r3, [r7, #0]
 800d4be:	781b      	ldrb	r3, [r3, #0]
 800d4c0:	009b      	lsls	r3, r3, #2
 800d4c2:	4413      	add	r3, r2
 800d4c4:	881b      	ldrh	r3, [r3, #0]
 800d4c6:	b29b      	uxth	r3, r3
 800d4c8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d4cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d4d0:	82fb      	strh	r3, [r7, #22]
 800d4d2:	687a      	ldr	r2, [r7, #4]
 800d4d4:	683b      	ldr	r3, [r7, #0]
 800d4d6:	781b      	ldrb	r3, [r3, #0]
 800d4d8:	009b      	lsls	r3, r3, #2
 800d4da:	441a      	add	r2, r3
 800d4dc:	8afb      	ldrh	r3, [r7, #22]
 800d4de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d4e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d4e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d4ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d4ee:	b29b      	uxth	r3, r3
 800d4f0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d4f2:	687a      	ldr	r2, [r7, #4]
 800d4f4:	683b      	ldr	r3, [r7, #0]
 800d4f6:	781b      	ldrb	r3, [r3, #0]
 800d4f8:	009b      	lsls	r3, r3, #2
 800d4fa:	4413      	add	r3, r2
 800d4fc:	881b      	ldrh	r3, [r3, #0]
 800d4fe:	b29b      	uxth	r3, r3
 800d500:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d504:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d508:	82bb      	strh	r3, [r7, #20]
 800d50a:	687a      	ldr	r2, [r7, #4]
 800d50c:	683b      	ldr	r3, [r7, #0]
 800d50e:	781b      	ldrb	r3, [r3, #0]
 800d510:	009b      	lsls	r3, r3, #2
 800d512:	441a      	add	r2, r3
 800d514:	8abb      	ldrh	r3, [r7, #20]
 800d516:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d51a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d51e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d522:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d526:	b29b      	uxth	r3, r3
 800d528:	8013      	strh	r3, [r2, #0]
 800d52a:	e0a3      	b.n	800d674 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d52c:	687a      	ldr	r2, [r7, #4]
 800d52e:	683b      	ldr	r3, [r7, #0]
 800d530:	781b      	ldrb	r3, [r3, #0]
 800d532:	009b      	lsls	r3, r3, #2
 800d534:	4413      	add	r3, r2
 800d536:	881b      	ldrh	r3, [r3, #0]
 800d538:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800d53a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d53c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d540:	2b00      	cmp	r3, #0
 800d542:	d01b      	beq.n	800d57c <USB_DeactivateEndpoint+0x2d4>
 800d544:	687a      	ldr	r2, [r7, #4]
 800d546:	683b      	ldr	r3, [r7, #0]
 800d548:	781b      	ldrb	r3, [r3, #0]
 800d54a:	009b      	lsls	r3, r3, #2
 800d54c:	4413      	add	r3, r2
 800d54e:	881b      	ldrh	r3, [r3, #0]
 800d550:	b29b      	uxth	r3, r3
 800d552:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d556:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d55a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800d55c:	687a      	ldr	r2, [r7, #4]
 800d55e:	683b      	ldr	r3, [r7, #0]
 800d560:	781b      	ldrb	r3, [r3, #0]
 800d562:	009b      	lsls	r3, r3, #2
 800d564:	441a      	add	r2, r3
 800d566:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800d568:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d56c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d570:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d574:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d578:	b29b      	uxth	r3, r3
 800d57a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d57c:	687a      	ldr	r2, [r7, #4]
 800d57e:	683b      	ldr	r3, [r7, #0]
 800d580:	781b      	ldrb	r3, [r3, #0]
 800d582:	009b      	lsls	r3, r3, #2
 800d584:	4413      	add	r3, r2
 800d586:	881b      	ldrh	r3, [r3, #0]
 800d588:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800d58a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d58c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d590:	2b00      	cmp	r3, #0
 800d592:	d01b      	beq.n	800d5cc <USB_DeactivateEndpoint+0x324>
 800d594:	687a      	ldr	r2, [r7, #4]
 800d596:	683b      	ldr	r3, [r7, #0]
 800d598:	781b      	ldrb	r3, [r3, #0]
 800d59a:	009b      	lsls	r3, r3, #2
 800d59c:	4413      	add	r3, r2
 800d59e:	881b      	ldrh	r3, [r3, #0]
 800d5a0:	b29b      	uxth	r3, r3
 800d5a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d5a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d5aa:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d5ac:	687a      	ldr	r2, [r7, #4]
 800d5ae:	683b      	ldr	r3, [r7, #0]
 800d5b0:	781b      	ldrb	r3, [r3, #0]
 800d5b2:	009b      	lsls	r3, r3, #2
 800d5b4:	441a      	add	r2, r3
 800d5b6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d5b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d5bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d5c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d5c4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d5c8:	b29b      	uxth	r3, r3
 800d5ca:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800d5cc:	687a      	ldr	r2, [r7, #4]
 800d5ce:	683b      	ldr	r3, [r7, #0]
 800d5d0:	781b      	ldrb	r3, [r3, #0]
 800d5d2:	009b      	lsls	r3, r3, #2
 800d5d4:	4413      	add	r3, r2
 800d5d6:	881b      	ldrh	r3, [r3, #0]
 800d5d8:	b29b      	uxth	r3, r3
 800d5da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d5de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d5e2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800d5e4:	687a      	ldr	r2, [r7, #4]
 800d5e6:	683b      	ldr	r3, [r7, #0]
 800d5e8:	781b      	ldrb	r3, [r3, #0]
 800d5ea:	009b      	lsls	r3, r3, #2
 800d5ec:	441a      	add	r2, r3
 800d5ee:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d5f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d5f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d5f8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d5fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d600:	b29b      	uxth	r3, r3
 800d602:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d604:	687a      	ldr	r2, [r7, #4]
 800d606:	683b      	ldr	r3, [r7, #0]
 800d608:	781b      	ldrb	r3, [r3, #0]
 800d60a:	009b      	lsls	r3, r3, #2
 800d60c:	4413      	add	r3, r2
 800d60e:	881b      	ldrh	r3, [r3, #0]
 800d610:	b29b      	uxth	r3, r3
 800d612:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d616:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d61a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800d61c:	687a      	ldr	r2, [r7, #4]
 800d61e:	683b      	ldr	r3, [r7, #0]
 800d620:	781b      	ldrb	r3, [r3, #0]
 800d622:	009b      	lsls	r3, r3, #2
 800d624:	441a      	add	r2, r3
 800d626:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d628:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d62c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d630:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d634:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d638:	b29b      	uxth	r3, r3
 800d63a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d63c:	687a      	ldr	r2, [r7, #4]
 800d63e:	683b      	ldr	r3, [r7, #0]
 800d640:	781b      	ldrb	r3, [r3, #0]
 800d642:	009b      	lsls	r3, r3, #2
 800d644:	4413      	add	r3, r2
 800d646:	881b      	ldrh	r3, [r3, #0]
 800d648:	b29b      	uxth	r3, r3
 800d64a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d64e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d652:	847b      	strh	r3, [r7, #34]	@ 0x22
 800d654:	687a      	ldr	r2, [r7, #4]
 800d656:	683b      	ldr	r3, [r7, #0]
 800d658:	781b      	ldrb	r3, [r3, #0]
 800d65a:	009b      	lsls	r3, r3, #2
 800d65c:	441a      	add	r2, r3
 800d65e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d660:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d664:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d668:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d66c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d670:	b29b      	uxth	r3, r3
 800d672:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800d674:	2300      	movs	r3, #0
}
 800d676:	4618      	mov	r0, r3
 800d678:	3734      	adds	r7, #52	@ 0x34
 800d67a:	46bd      	mov	sp, r7
 800d67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d680:	4770      	bx	lr

0800d682 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d682:	b580      	push	{r7, lr}
 800d684:	b0ac      	sub	sp, #176	@ 0xb0
 800d686:	af00      	add	r7, sp, #0
 800d688:	6078      	str	r0, [r7, #4]
 800d68a:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d68c:	683b      	ldr	r3, [r7, #0]
 800d68e:	785b      	ldrb	r3, [r3, #1]
 800d690:	2b01      	cmp	r3, #1
 800d692:	f040 84ca 	bne.w	800e02a <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800d696:	683b      	ldr	r3, [r7, #0]
 800d698:	699a      	ldr	r2, [r3, #24]
 800d69a:	683b      	ldr	r3, [r7, #0]
 800d69c:	691b      	ldr	r3, [r3, #16]
 800d69e:	429a      	cmp	r2, r3
 800d6a0:	d904      	bls.n	800d6ac <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800d6a2:	683b      	ldr	r3, [r7, #0]
 800d6a4:	691b      	ldr	r3, [r3, #16]
 800d6a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d6aa:	e003      	b.n	800d6b4 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800d6ac:	683b      	ldr	r3, [r7, #0]
 800d6ae:	699b      	ldr	r3, [r3, #24]
 800d6b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800d6b4:	683b      	ldr	r3, [r7, #0]
 800d6b6:	7b1b      	ldrb	r3, [r3, #12]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d122      	bne.n	800d702 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800d6bc:	683b      	ldr	r3, [r7, #0]
 800d6be:	6959      	ldr	r1, [r3, #20]
 800d6c0:	683b      	ldr	r3, [r7, #0]
 800d6c2:	88da      	ldrh	r2, [r3, #6]
 800d6c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d6c8:	b29b      	uxth	r3, r3
 800d6ca:	6878      	ldr	r0, [r7, #4]
 800d6cc:	f000 febd 	bl	800e44a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	613b      	str	r3, [r7, #16]
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d6da:	b29b      	uxth	r3, r3
 800d6dc:	461a      	mov	r2, r3
 800d6de:	693b      	ldr	r3, [r7, #16]
 800d6e0:	4413      	add	r3, r2
 800d6e2:	613b      	str	r3, [r7, #16]
 800d6e4:	683b      	ldr	r3, [r7, #0]
 800d6e6:	781b      	ldrb	r3, [r3, #0]
 800d6e8:	00da      	lsls	r2, r3, #3
 800d6ea:	693b      	ldr	r3, [r7, #16]
 800d6ec:	4413      	add	r3, r2
 800d6ee:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d6f2:	60fb      	str	r3, [r7, #12]
 800d6f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d6f8:	b29a      	uxth	r2, r3
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	801a      	strh	r2, [r3, #0]
 800d6fe:	f000 bc6f 	b.w	800dfe0 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800d702:	683b      	ldr	r3, [r7, #0]
 800d704:	78db      	ldrb	r3, [r3, #3]
 800d706:	2b02      	cmp	r3, #2
 800d708:	f040 831e 	bne.w	800dd48 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800d70c:	683b      	ldr	r3, [r7, #0]
 800d70e:	6a1a      	ldr	r2, [r3, #32]
 800d710:	683b      	ldr	r3, [r7, #0]
 800d712:	691b      	ldr	r3, [r3, #16]
 800d714:	429a      	cmp	r2, r3
 800d716:	f240 82cf 	bls.w	800dcb8 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800d71a:	687a      	ldr	r2, [r7, #4]
 800d71c:	683b      	ldr	r3, [r7, #0]
 800d71e:	781b      	ldrb	r3, [r3, #0]
 800d720:	009b      	lsls	r3, r3, #2
 800d722:	4413      	add	r3, r2
 800d724:	881b      	ldrh	r3, [r3, #0]
 800d726:	b29b      	uxth	r3, r3
 800d728:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d72c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d730:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800d734:	687a      	ldr	r2, [r7, #4]
 800d736:	683b      	ldr	r3, [r7, #0]
 800d738:	781b      	ldrb	r3, [r3, #0]
 800d73a:	009b      	lsls	r3, r3, #2
 800d73c:	441a      	add	r2, r3
 800d73e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800d742:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d746:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d74a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800d74e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d752:	b29b      	uxth	r3, r3
 800d754:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800d756:	683b      	ldr	r3, [r7, #0]
 800d758:	6a1a      	ldr	r2, [r3, #32]
 800d75a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d75e:	1ad2      	subs	r2, r2, r3
 800d760:	683b      	ldr	r3, [r7, #0]
 800d762:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800d764:	687a      	ldr	r2, [r7, #4]
 800d766:	683b      	ldr	r3, [r7, #0]
 800d768:	781b      	ldrb	r3, [r3, #0]
 800d76a:	009b      	lsls	r3, r3, #2
 800d76c:	4413      	add	r3, r2
 800d76e:	881b      	ldrh	r3, [r3, #0]
 800d770:	b29b      	uxth	r3, r3
 800d772:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d776:	2b00      	cmp	r3, #0
 800d778:	f000 814f 	beq.w	800da1a <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	633b      	str	r3, [r7, #48]	@ 0x30
 800d780:	683b      	ldr	r3, [r7, #0]
 800d782:	785b      	ldrb	r3, [r3, #1]
 800d784:	2b00      	cmp	r3, #0
 800d786:	d16b      	bne.n	800d860 <USB_EPStartXfer+0x1de>
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d792:	b29b      	uxth	r3, r3
 800d794:	461a      	mov	r2, r3
 800d796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d798:	4413      	add	r3, r2
 800d79a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d79c:	683b      	ldr	r3, [r7, #0]
 800d79e:	781b      	ldrb	r3, [r3, #0]
 800d7a0:	00da      	lsls	r2, r3, #3
 800d7a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7a4:	4413      	add	r3, r2
 800d7a6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d7aa:	627b      	str	r3, [r7, #36]	@ 0x24
 800d7ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7ae:	881b      	ldrh	r3, [r3, #0]
 800d7b0:	b29b      	uxth	r3, r3
 800d7b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d7b6:	b29a      	uxth	r2, r3
 800d7b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7ba:	801a      	strh	r2, [r3, #0]
 800d7bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d10a      	bne.n	800d7da <USB_EPStartXfer+0x158>
 800d7c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7c6:	881b      	ldrh	r3, [r3, #0]
 800d7c8:	b29b      	uxth	r3, r3
 800d7ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d7ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d7d2:	b29a      	uxth	r2, r3
 800d7d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7d6:	801a      	strh	r2, [r3, #0]
 800d7d8:	e05b      	b.n	800d892 <USB_EPStartXfer+0x210>
 800d7da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7de:	2b3e      	cmp	r3, #62	@ 0x3e
 800d7e0:	d81c      	bhi.n	800d81c <USB_EPStartXfer+0x19a>
 800d7e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7e6:	085b      	lsrs	r3, r3, #1
 800d7e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d7ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7f0:	f003 0301 	and.w	r3, r3, #1
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d004      	beq.n	800d802 <USB_EPStartXfer+0x180>
 800d7f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d7fc:	3301      	adds	r3, #1
 800d7fe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d804:	881b      	ldrh	r3, [r3, #0]
 800d806:	b29a      	uxth	r2, r3
 800d808:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d80c:	b29b      	uxth	r3, r3
 800d80e:	029b      	lsls	r3, r3, #10
 800d810:	b29b      	uxth	r3, r3
 800d812:	4313      	orrs	r3, r2
 800d814:	b29a      	uxth	r2, r3
 800d816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d818:	801a      	strh	r2, [r3, #0]
 800d81a:	e03a      	b.n	800d892 <USB_EPStartXfer+0x210>
 800d81c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d820:	095b      	lsrs	r3, r3, #5
 800d822:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d826:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d82a:	f003 031f 	and.w	r3, r3, #31
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d104      	bne.n	800d83c <USB_EPStartXfer+0x1ba>
 800d832:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d836:	3b01      	subs	r3, #1
 800d838:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d83c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d83e:	881b      	ldrh	r3, [r3, #0]
 800d840:	b29a      	uxth	r2, r3
 800d842:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d846:	b29b      	uxth	r3, r3
 800d848:	029b      	lsls	r3, r3, #10
 800d84a:	b29b      	uxth	r3, r3
 800d84c:	4313      	orrs	r3, r2
 800d84e:	b29b      	uxth	r3, r3
 800d850:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d854:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d858:	b29a      	uxth	r2, r3
 800d85a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d85c:	801a      	strh	r2, [r3, #0]
 800d85e:	e018      	b.n	800d892 <USB_EPStartXfer+0x210>
 800d860:	683b      	ldr	r3, [r7, #0]
 800d862:	785b      	ldrb	r3, [r3, #1]
 800d864:	2b01      	cmp	r3, #1
 800d866:	d114      	bne.n	800d892 <USB_EPStartXfer+0x210>
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d86e:	b29b      	uxth	r3, r3
 800d870:	461a      	mov	r2, r3
 800d872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d874:	4413      	add	r3, r2
 800d876:	633b      	str	r3, [r7, #48]	@ 0x30
 800d878:	683b      	ldr	r3, [r7, #0]
 800d87a:	781b      	ldrb	r3, [r3, #0]
 800d87c:	00da      	lsls	r2, r3, #3
 800d87e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d880:	4413      	add	r3, r2
 800d882:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d886:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d888:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d88c:	b29a      	uxth	r2, r3
 800d88e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d890:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800d892:	683b      	ldr	r3, [r7, #0]
 800d894:	895b      	ldrh	r3, [r3, #10]
 800d896:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d89a:	683b      	ldr	r3, [r7, #0]
 800d89c:	6959      	ldr	r1, [r3, #20]
 800d89e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d8a2:	b29b      	uxth	r3, r3
 800d8a4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d8a8:	6878      	ldr	r0, [r7, #4]
 800d8aa:	f000 fdce 	bl	800e44a <USB_WritePMA>
            ep->xfer_buff += len;
 800d8ae:	683b      	ldr	r3, [r7, #0]
 800d8b0:	695a      	ldr	r2, [r3, #20]
 800d8b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d8b6:	441a      	add	r2, r3
 800d8b8:	683b      	ldr	r3, [r7, #0]
 800d8ba:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800d8bc:	683b      	ldr	r3, [r7, #0]
 800d8be:	6a1a      	ldr	r2, [r3, #32]
 800d8c0:	683b      	ldr	r3, [r7, #0]
 800d8c2:	691b      	ldr	r3, [r3, #16]
 800d8c4:	429a      	cmp	r2, r3
 800d8c6:	d907      	bls.n	800d8d8 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800d8c8:	683b      	ldr	r3, [r7, #0]
 800d8ca:	6a1a      	ldr	r2, [r3, #32]
 800d8cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d8d0:	1ad2      	subs	r2, r2, r3
 800d8d2:	683b      	ldr	r3, [r7, #0]
 800d8d4:	621a      	str	r2, [r3, #32]
 800d8d6:	e006      	b.n	800d8e6 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800d8d8:	683b      	ldr	r3, [r7, #0]
 800d8da:	6a1b      	ldr	r3, [r3, #32]
 800d8dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800d8e0:	683b      	ldr	r3, [r7, #0]
 800d8e2:	2200      	movs	r2, #0
 800d8e4:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d8e6:	683b      	ldr	r3, [r7, #0]
 800d8e8:	785b      	ldrb	r3, [r3, #1]
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d16b      	bne.n	800d9c6 <USB_EPStartXfer+0x344>
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	61bb      	str	r3, [r7, #24]
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d8f8:	b29b      	uxth	r3, r3
 800d8fa:	461a      	mov	r2, r3
 800d8fc:	69bb      	ldr	r3, [r7, #24]
 800d8fe:	4413      	add	r3, r2
 800d900:	61bb      	str	r3, [r7, #24]
 800d902:	683b      	ldr	r3, [r7, #0]
 800d904:	781b      	ldrb	r3, [r3, #0]
 800d906:	00da      	lsls	r2, r3, #3
 800d908:	69bb      	ldr	r3, [r7, #24]
 800d90a:	4413      	add	r3, r2
 800d90c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d910:	617b      	str	r3, [r7, #20]
 800d912:	697b      	ldr	r3, [r7, #20]
 800d914:	881b      	ldrh	r3, [r3, #0]
 800d916:	b29b      	uxth	r3, r3
 800d918:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d91c:	b29a      	uxth	r2, r3
 800d91e:	697b      	ldr	r3, [r7, #20]
 800d920:	801a      	strh	r2, [r3, #0]
 800d922:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d926:	2b00      	cmp	r3, #0
 800d928:	d10a      	bne.n	800d940 <USB_EPStartXfer+0x2be>
 800d92a:	697b      	ldr	r3, [r7, #20]
 800d92c:	881b      	ldrh	r3, [r3, #0]
 800d92e:	b29b      	uxth	r3, r3
 800d930:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d934:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d938:	b29a      	uxth	r2, r3
 800d93a:	697b      	ldr	r3, [r7, #20]
 800d93c:	801a      	strh	r2, [r3, #0]
 800d93e:	e05d      	b.n	800d9fc <USB_EPStartXfer+0x37a>
 800d940:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d944:	2b3e      	cmp	r3, #62	@ 0x3e
 800d946:	d81c      	bhi.n	800d982 <USB_EPStartXfer+0x300>
 800d948:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d94c:	085b      	lsrs	r3, r3, #1
 800d94e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d952:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d956:	f003 0301 	and.w	r3, r3, #1
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d004      	beq.n	800d968 <USB_EPStartXfer+0x2e6>
 800d95e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d962:	3301      	adds	r3, #1
 800d964:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d968:	697b      	ldr	r3, [r7, #20]
 800d96a:	881b      	ldrh	r3, [r3, #0]
 800d96c:	b29a      	uxth	r2, r3
 800d96e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d972:	b29b      	uxth	r3, r3
 800d974:	029b      	lsls	r3, r3, #10
 800d976:	b29b      	uxth	r3, r3
 800d978:	4313      	orrs	r3, r2
 800d97a:	b29a      	uxth	r2, r3
 800d97c:	697b      	ldr	r3, [r7, #20]
 800d97e:	801a      	strh	r2, [r3, #0]
 800d980:	e03c      	b.n	800d9fc <USB_EPStartXfer+0x37a>
 800d982:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d986:	095b      	lsrs	r3, r3, #5
 800d988:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d98c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d990:	f003 031f 	and.w	r3, r3, #31
 800d994:	2b00      	cmp	r3, #0
 800d996:	d104      	bne.n	800d9a2 <USB_EPStartXfer+0x320>
 800d998:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d99c:	3b01      	subs	r3, #1
 800d99e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d9a2:	697b      	ldr	r3, [r7, #20]
 800d9a4:	881b      	ldrh	r3, [r3, #0]
 800d9a6:	b29a      	uxth	r2, r3
 800d9a8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d9ac:	b29b      	uxth	r3, r3
 800d9ae:	029b      	lsls	r3, r3, #10
 800d9b0:	b29b      	uxth	r3, r3
 800d9b2:	4313      	orrs	r3, r2
 800d9b4:	b29b      	uxth	r3, r3
 800d9b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d9ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d9be:	b29a      	uxth	r2, r3
 800d9c0:	697b      	ldr	r3, [r7, #20]
 800d9c2:	801a      	strh	r2, [r3, #0]
 800d9c4:	e01a      	b.n	800d9fc <USB_EPStartXfer+0x37a>
 800d9c6:	683b      	ldr	r3, [r7, #0]
 800d9c8:	785b      	ldrb	r3, [r3, #1]
 800d9ca:	2b01      	cmp	r3, #1
 800d9cc:	d116      	bne.n	800d9fc <USB_EPStartXfer+0x37a>
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	623b      	str	r3, [r7, #32]
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d9d8:	b29b      	uxth	r3, r3
 800d9da:	461a      	mov	r2, r3
 800d9dc:	6a3b      	ldr	r3, [r7, #32]
 800d9de:	4413      	add	r3, r2
 800d9e0:	623b      	str	r3, [r7, #32]
 800d9e2:	683b      	ldr	r3, [r7, #0]
 800d9e4:	781b      	ldrb	r3, [r3, #0]
 800d9e6:	00da      	lsls	r2, r3, #3
 800d9e8:	6a3b      	ldr	r3, [r7, #32]
 800d9ea:	4413      	add	r3, r2
 800d9ec:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d9f0:	61fb      	str	r3, [r7, #28]
 800d9f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d9f6:	b29a      	uxth	r2, r3
 800d9f8:	69fb      	ldr	r3, [r7, #28]
 800d9fa:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800d9fc:	683b      	ldr	r3, [r7, #0]
 800d9fe:	891b      	ldrh	r3, [r3, #8]
 800da00:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800da04:	683b      	ldr	r3, [r7, #0]
 800da06:	6959      	ldr	r1, [r3, #20]
 800da08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da0c:	b29b      	uxth	r3, r3
 800da0e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800da12:	6878      	ldr	r0, [r7, #4]
 800da14:	f000 fd19 	bl	800e44a <USB_WritePMA>
 800da18:	e2e2      	b.n	800dfe0 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800da1a:	683b      	ldr	r3, [r7, #0]
 800da1c:	785b      	ldrb	r3, [r3, #1]
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d16b      	bne.n	800dafa <USB_EPStartXfer+0x478>
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	64bb      	str	r3, [r7, #72]	@ 0x48
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800da2c:	b29b      	uxth	r3, r3
 800da2e:	461a      	mov	r2, r3
 800da30:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800da32:	4413      	add	r3, r2
 800da34:	64bb      	str	r3, [r7, #72]	@ 0x48
 800da36:	683b      	ldr	r3, [r7, #0]
 800da38:	781b      	ldrb	r3, [r3, #0]
 800da3a:	00da      	lsls	r2, r3, #3
 800da3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800da3e:	4413      	add	r3, r2
 800da40:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800da44:	647b      	str	r3, [r7, #68]	@ 0x44
 800da46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da48:	881b      	ldrh	r3, [r3, #0]
 800da4a:	b29b      	uxth	r3, r3
 800da4c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800da50:	b29a      	uxth	r2, r3
 800da52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da54:	801a      	strh	r2, [r3, #0]
 800da56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d10a      	bne.n	800da74 <USB_EPStartXfer+0x3f2>
 800da5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da60:	881b      	ldrh	r3, [r3, #0]
 800da62:	b29b      	uxth	r3, r3
 800da64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800da68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800da6c:	b29a      	uxth	r2, r3
 800da6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da70:	801a      	strh	r2, [r3, #0]
 800da72:	e05d      	b.n	800db30 <USB_EPStartXfer+0x4ae>
 800da74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da78:	2b3e      	cmp	r3, #62	@ 0x3e
 800da7a:	d81c      	bhi.n	800dab6 <USB_EPStartXfer+0x434>
 800da7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da80:	085b      	lsrs	r3, r3, #1
 800da82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800da86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da8a:	f003 0301 	and.w	r3, r3, #1
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d004      	beq.n	800da9c <USB_EPStartXfer+0x41a>
 800da92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800da96:	3301      	adds	r3, #1
 800da98:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800da9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da9e:	881b      	ldrh	r3, [r3, #0]
 800daa0:	b29a      	uxth	r2, r3
 800daa2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800daa6:	b29b      	uxth	r3, r3
 800daa8:	029b      	lsls	r3, r3, #10
 800daaa:	b29b      	uxth	r3, r3
 800daac:	4313      	orrs	r3, r2
 800daae:	b29a      	uxth	r2, r3
 800dab0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dab2:	801a      	strh	r2, [r3, #0]
 800dab4:	e03c      	b.n	800db30 <USB_EPStartXfer+0x4ae>
 800dab6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800daba:	095b      	lsrs	r3, r3, #5
 800dabc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800dac0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dac4:	f003 031f 	and.w	r3, r3, #31
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d104      	bne.n	800dad6 <USB_EPStartXfer+0x454>
 800dacc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800dad0:	3b01      	subs	r3, #1
 800dad2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800dad6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dad8:	881b      	ldrh	r3, [r3, #0]
 800dada:	b29a      	uxth	r2, r3
 800dadc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800dae0:	b29b      	uxth	r3, r3
 800dae2:	029b      	lsls	r3, r3, #10
 800dae4:	b29b      	uxth	r3, r3
 800dae6:	4313      	orrs	r3, r2
 800dae8:	b29b      	uxth	r3, r3
 800daea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800daee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800daf2:	b29a      	uxth	r2, r3
 800daf4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800daf6:	801a      	strh	r2, [r3, #0]
 800daf8:	e01a      	b.n	800db30 <USB_EPStartXfer+0x4ae>
 800dafa:	683b      	ldr	r3, [r7, #0]
 800dafc:	785b      	ldrb	r3, [r3, #1]
 800dafe:	2b01      	cmp	r3, #1
 800db00:	d116      	bne.n	800db30 <USB_EPStartXfer+0x4ae>
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	653b      	str	r3, [r7, #80]	@ 0x50
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800db0c:	b29b      	uxth	r3, r3
 800db0e:	461a      	mov	r2, r3
 800db10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800db12:	4413      	add	r3, r2
 800db14:	653b      	str	r3, [r7, #80]	@ 0x50
 800db16:	683b      	ldr	r3, [r7, #0]
 800db18:	781b      	ldrb	r3, [r3, #0]
 800db1a:	00da      	lsls	r2, r3, #3
 800db1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800db1e:	4413      	add	r3, r2
 800db20:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800db24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800db26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db2a:	b29a      	uxth	r2, r3
 800db2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800db2e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800db30:	683b      	ldr	r3, [r7, #0]
 800db32:	891b      	ldrh	r3, [r3, #8]
 800db34:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800db38:	683b      	ldr	r3, [r7, #0]
 800db3a:	6959      	ldr	r1, [r3, #20]
 800db3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db40:	b29b      	uxth	r3, r3
 800db42:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800db46:	6878      	ldr	r0, [r7, #4]
 800db48:	f000 fc7f 	bl	800e44a <USB_WritePMA>
            ep->xfer_buff += len;
 800db4c:	683b      	ldr	r3, [r7, #0]
 800db4e:	695a      	ldr	r2, [r3, #20]
 800db50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db54:	441a      	add	r2, r3
 800db56:	683b      	ldr	r3, [r7, #0]
 800db58:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800db5a:	683b      	ldr	r3, [r7, #0]
 800db5c:	6a1a      	ldr	r2, [r3, #32]
 800db5e:	683b      	ldr	r3, [r7, #0]
 800db60:	691b      	ldr	r3, [r3, #16]
 800db62:	429a      	cmp	r2, r3
 800db64:	d907      	bls.n	800db76 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800db66:	683b      	ldr	r3, [r7, #0]
 800db68:	6a1a      	ldr	r2, [r3, #32]
 800db6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db6e:	1ad2      	subs	r2, r2, r3
 800db70:	683b      	ldr	r3, [r7, #0]
 800db72:	621a      	str	r2, [r3, #32]
 800db74:	e006      	b.n	800db84 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800db76:	683b      	ldr	r3, [r7, #0]
 800db78:	6a1b      	ldr	r3, [r3, #32]
 800db7a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800db7e:	683b      	ldr	r3, [r7, #0]
 800db80:	2200      	movs	r2, #0
 800db82:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	643b      	str	r3, [r7, #64]	@ 0x40
 800db88:	683b      	ldr	r3, [r7, #0]
 800db8a:	785b      	ldrb	r3, [r3, #1]
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d16b      	bne.n	800dc68 <USB_EPStartXfer+0x5e6>
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	63bb      	str	r3, [r7, #56]	@ 0x38
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800db9a:	b29b      	uxth	r3, r3
 800db9c:	461a      	mov	r2, r3
 800db9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dba0:	4413      	add	r3, r2
 800dba2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dba4:	683b      	ldr	r3, [r7, #0]
 800dba6:	781b      	ldrb	r3, [r3, #0]
 800dba8:	00da      	lsls	r2, r3, #3
 800dbaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbac:	4413      	add	r3, r2
 800dbae:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dbb2:	637b      	str	r3, [r7, #52]	@ 0x34
 800dbb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbb6:	881b      	ldrh	r3, [r3, #0]
 800dbb8:	b29b      	uxth	r3, r3
 800dbba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dbbe:	b29a      	uxth	r2, r3
 800dbc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbc2:	801a      	strh	r2, [r3, #0]
 800dbc4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d10a      	bne.n	800dbe2 <USB_EPStartXfer+0x560>
 800dbcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbce:	881b      	ldrh	r3, [r3, #0]
 800dbd0:	b29b      	uxth	r3, r3
 800dbd2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dbd6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dbda:	b29a      	uxth	r2, r3
 800dbdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbde:	801a      	strh	r2, [r3, #0]
 800dbe0:	e05b      	b.n	800dc9a <USB_EPStartXfer+0x618>
 800dbe2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dbe6:	2b3e      	cmp	r3, #62	@ 0x3e
 800dbe8:	d81c      	bhi.n	800dc24 <USB_EPStartXfer+0x5a2>
 800dbea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dbee:	085b      	lsrs	r3, r3, #1
 800dbf0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800dbf4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dbf8:	f003 0301 	and.w	r3, r3, #1
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d004      	beq.n	800dc0a <USB_EPStartXfer+0x588>
 800dc00:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800dc04:	3301      	adds	r3, #1
 800dc06:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800dc0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc0c:	881b      	ldrh	r3, [r3, #0]
 800dc0e:	b29a      	uxth	r2, r3
 800dc10:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800dc14:	b29b      	uxth	r3, r3
 800dc16:	029b      	lsls	r3, r3, #10
 800dc18:	b29b      	uxth	r3, r3
 800dc1a:	4313      	orrs	r3, r2
 800dc1c:	b29a      	uxth	r2, r3
 800dc1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc20:	801a      	strh	r2, [r3, #0]
 800dc22:	e03a      	b.n	800dc9a <USB_EPStartXfer+0x618>
 800dc24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc28:	095b      	lsrs	r3, r3, #5
 800dc2a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800dc2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc32:	f003 031f 	and.w	r3, r3, #31
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d104      	bne.n	800dc44 <USB_EPStartXfer+0x5c2>
 800dc3a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800dc3e:	3b01      	subs	r3, #1
 800dc40:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800dc44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc46:	881b      	ldrh	r3, [r3, #0]
 800dc48:	b29a      	uxth	r2, r3
 800dc4a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800dc4e:	b29b      	uxth	r3, r3
 800dc50:	029b      	lsls	r3, r3, #10
 800dc52:	b29b      	uxth	r3, r3
 800dc54:	4313      	orrs	r3, r2
 800dc56:	b29b      	uxth	r3, r3
 800dc58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dc5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dc60:	b29a      	uxth	r2, r3
 800dc62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc64:	801a      	strh	r2, [r3, #0]
 800dc66:	e018      	b.n	800dc9a <USB_EPStartXfer+0x618>
 800dc68:	683b      	ldr	r3, [r7, #0]
 800dc6a:	785b      	ldrb	r3, [r3, #1]
 800dc6c:	2b01      	cmp	r3, #1
 800dc6e:	d114      	bne.n	800dc9a <USB_EPStartXfer+0x618>
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dc76:	b29b      	uxth	r3, r3
 800dc78:	461a      	mov	r2, r3
 800dc7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dc7c:	4413      	add	r3, r2
 800dc7e:	643b      	str	r3, [r7, #64]	@ 0x40
 800dc80:	683b      	ldr	r3, [r7, #0]
 800dc82:	781b      	ldrb	r3, [r3, #0]
 800dc84:	00da      	lsls	r2, r3, #3
 800dc86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dc88:	4413      	add	r3, r2
 800dc8a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dc8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dc90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc94:	b29a      	uxth	r2, r3
 800dc96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc98:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800dc9a:	683b      	ldr	r3, [r7, #0]
 800dc9c:	895b      	ldrh	r3, [r3, #10]
 800dc9e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dca2:	683b      	ldr	r3, [r7, #0]
 800dca4:	6959      	ldr	r1, [r3, #20]
 800dca6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dcaa:	b29b      	uxth	r3, r3
 800dcac:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800dcb0:	6878      	ldr	r0, [r7, #4]
 800dcb2:	f000 fbca 	bl	800e44a <USB_WritePMA>
 800dcb6:	e193      	b.n	800dfe0 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800dcb8:	683b      	ldr	r3, [r7, #0]
 800dcba:	6a1b      	ldr	r3, [r3, #32]
 800dcbc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800dcc0:	687a      	ldr	r2, [r7, #4]
 800dcc2:	683b      	ldr	r3, [r7, #0]
 800dcc4:	781b      	ldrb	r3, [r3, #0]
 800dcc6:	009b      	lsls	r3, r3, #2
 800dcc8:	4413      	add	r3, r2
 800dcca:	881b      	ldrh	r3, [r3, #0]
 800dccc:	b29b      	uxth	r3, r3
 800dcce:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800dcd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dcd6:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800dcda:	687a      	ldr	r2, [r7, #4]
 800dcdc:	683b      	ldr	r3, [r7, #0]
 800dcde:	781b      	ldrb	r3, [r3, #0]
 800dce0:	009b      	lsls	r3, r3, #2
 800dce2:	441a      	add	r2, r3
 800dce4:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800dce8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dcec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dcf0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dcf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dcf8:	b29b      	uxth	r3, r3
 800dcfa:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dd06:	b29b      	uxth	r3, r3
 800dd08:	461a      	mov	r2, r3
 800dd0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dd0c:	4413      	add	r3, r2
 800dd0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dd10:	683b      	ldr	r3, [r7, #0]
 800dd12:	781b      	ldrb	r3, [r3, #0]
 800dd14:	00da      	lsls	r2, r3, #3
 800dd16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dd18:	4413      	add	r3, r2
 800dd1a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dd1e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dd20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd24:	b29a      	uxth	r2, r3
 800dd26:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd28:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800dd2a:	683b      	ldr	r3, [r7, #0]
 800dd2c:	891b      	ldrh	r3, [r3, #8]
 800dd2e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dd32:	683b      	ldr	r3, [r7, #0]
 800dd34:	6959      	ldr	r1, [r3, #20]
 800dd36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd3a:	b29b      	uxth	r3, r3
 800dd3c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800dd40:	6878      	ldr	r0, [r7, #4]
 800dd42:	f000 fb82 	bl	800e44a <USB_WritePMA>
 800dd46:	e14b      	b.n	800dfe0 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800dd48:	683b      	ldr	r3, [r7, #0]
 800dd4a:	6a1a      	ldr	r2, [r3, #32]
 800dd4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd50:	1ad2      	subs	r2, r2, r3
 800dd52:	683b      	ldr	r3, [r7, #0]
 800dd54:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800dd56:	687a      	ldr	r2, [r7, #4]
 800dd58:	683b      	ldr	r3, [r7, #0]
 800dd5a:	781b      	ldrb	r3, [r3, #0]
 800dd5c:	009b      	lsls	r3, r3, #2
 800dd5e:	4413      	add	r3, r2
 800dd60:	881b      	ldrh	r3, [r3, #0]
 800dd62:	b29b      	uxth	r3, r3
 800dd64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	f000 809a 	beq.w	800dea2 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	673b      	str	r3, [r7, #112]	@ 0x70
 800dd72:	683b      	ldr	r3, [r7, #0]
 800dd74:	785b      	ldrb	r3, [r3, #1]
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d16b      	bne.n	800de52 <USB_EPStartXfer+0x7d0>
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dd84:	b29b      	uxth	r3, r3
 800dd86:	461a      	mov	r2, r3
 800dd88:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dd8a:	4413      	add	r3, r2
 800dd8c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dd8e:	683b      	ldr	r3, [r7, #0]
 800dd90:	781b      	ldrb	r3, [r3, #0]
 800dd92:	00da      	lsls	r2, r3, #3
 800dd94:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dd96:	4413      	add	r3, r2
 800dd98:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dd9c:	667b      	str	r3, [r7, #100]	@ 0x64
 800dd9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dda0:	881b      	ldrh	r3, [r3, #0]
 800dda2:	b29b      	uxth	r3, r3
 800dda4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dda8:	b29a      	uxth	r2, r3
 800ddaa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ddac:	801a      	strh	r2, [r3, #0]
 800ddae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d10a      	bne.n	800ddcc <USB_EPStartXfer+0x74a>
 800ddb6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ddb8:	881b      	ldrh	r3, [r3, #0]
 800ddba:	b29b      	uxth	r3, r3
 800ddbc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ddc0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ddc4:	b29a      	uxth	r2, r3
 800ddc6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ddc8:	801a      	strh	r2, [r3, #0]
 800ddca:	e05b      	b.n	800de84 <USB_EPStartXfer+0x802>
 800ddcc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ddd0:	2b3e      	cmp	r3, #62	@ 0x3e
 800ddd2:	d81c      	bhi.n	800de0e <USB_EPStartXfer+0x78c>
 800ddd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ddd8:	085b      	lsrs	r3, r3, #1
 800ddda:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ddde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dde2:	f003 0301 	and.w	r3, r3, #1
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d004      	beq.n	800ddf4 <USB_EPStartXfer+0x772>
 800ddea:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ddee:	3301      	adds	r3, #1
 800ddf0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ddf4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ddf6:	881b      	ldrh	r3, [r3, #0]
 800ddf8:	b29a      	uxth	r2, r3
 800ddfa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ddfe:	b29b      	uxth	r3, r3
 800de00:	029b      	lsls	r3, r3, #10
 800de02:	b29b      	uxth	r3, r3
 800de04:	4313      	orrs	r3, r2
 800de06:	b29a      	uxth	r2, r3
 800de08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800de0a:	801a      	strh	r2, [r3, #0]
 800de0c:	e03a      	b.n	800de84 <USB_EPStartXfer+0x802>
 800de0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de12:	095b      	lsrs	r3, r3, #5
 800de14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800de18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de1c:	f003 031f 	and.w	r3, r3, #31
 800de20:	2b00      	cmp	r3, #0
 800de22:	d104      	bne.n	800de2e <USB_EPStartXfer+0x7ac>
 800de24:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800de28:	3b01      	subs	r3, #1
 800de2a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800de2e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800de30:	881b      	ldrh	r3, [r3, #0]
 800de32:	b29a      	uxth	r2, r3
 800de34:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800de38:	b29b      	uxth	r3, r3
 800de3a:	029b      	lsls	r3, r3, #10
 800de3c:	b29b      	uxth	r3, r3
 800de3e:	4313      	orrs	r3, r2
 800de40:	b29b      	uxth	r3, r3
 800de42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800de46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800de4a:	b29a      	uxth	r2, r3
 800de4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800de4e:	801a      	strh	r2, [r3, #0]
 800de50:	e018      	b.n	800de84 <USB_EPStartXfer+0x802>
 800de52:	683b      	ldr	r3, [r7, #0]
 800de54:	785b      	ldrb	r3, [r3, #1]
 800de56:	2b01      	cmp	r3, #1
 800de58:	d114      	bne.n	800de84 <USB_EPStartXfer+0x802>
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800de60:	b29b      	uxth	r3, r3
 800de62:	461a      	mov	r2, r3
 800de64:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800de66:	4413      	add	r3, r2
 800de68:	673b      	str	r3, [r7, #112]	@ 0x70
 800de6a:	683b      	ldr	r3, [r7, #0]
 800de6c:	781b      	ldrb	r3, [r3, #0]
 800de6e:	00da      	lsls	r2, r3, #3
 800de70:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800de72:	4413      	add	r3, r2
 800de74:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800de78:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800de7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de7e:	b29a      	uxth	r2, r3
 800de80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800de82:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800de84:	683b      	ldr	r3, [r7, #0]
 800de86:	895b      	ldrh	r3, [r3, #10]
 800de88:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800de8c:	683b      	ldr	r3, [r7, #0]
 800de8e:	6959      	ldr	r1, [r3, #20]
 800de90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de94:	b29b      	uxth	r3, r3
 800de96:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800de9a:	6878      	ldr	r0, [r7, #4]
 800de9c:	f000 fad5 	bl	800e44a <USB_WritePMA>
 800dea0:	e09e      	b.n	800dfe0 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800dea2:	683b      	ldr	r3, [r7, #0]
 800dea4:	785b      	ldrb	r3, [r3, #1]
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d16b      	bne.n	800df82 <USB_EPStartXfer+0x900>
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800deb4:	b29b      	uxth	r3, r3
 800deb6:	461a      	mov	r2, r3
 800deb8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800deba:	4413      	add	r3, r2
 800debc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800debe:	683b      	ldr	r3, [r7, #0]
 800dec0:	781b      	ldrb	r3, [r3, #0]
 800dec2:	00da      	lsls	r2, r3, #3
 800dec4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800dec6:	4413      	add	r3, r2
 800dec8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800decc:	67bb      	str	r3, [r7, #120]	@ 0x78
 800dece:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ded0:	881b      	ldrh	r3, [r3, #0]
 800ded2:	b29b      	uxth	r3, r3
 800ded4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ded8:	b29a      	uxth	r2, r3
 800deda:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dedc:	801a      	strh	r2, [r3, #0]
 800dede:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d10a      	bne.n	800defc <USB_EPStartXfer+0x87a>
 800dee6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dee8:	881b      	ldrh	r3, [r3, #0]
 800deea:	b29b      	uxth	r3, r3
 800deec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800def0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800def4:	b29a      	uxth	r2, r3
 800def6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800def8:	801a      	strh	r2, [r3, #0]
 800defa:	e063      	b.n	800dfc4 <USB_EPStartXfer+0x942>
 800defc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800df00:	2b3e      	cmp	r3, #62	@ 0x3e
 800df02:	d81c      	bhi.n	800df3e <USB_EPStartXfer+0x8bc>
 800df04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800df08:	085b      	lsrs	r3, r3, #1
 800df0a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800df0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800df12:	f003 0301 	and.w	r3, r3, #1
 800df16:	2b00      	cmp	r3, #0
 800df18:	d004      	beq.n	800df24 <USB_EPStartXfer+0x8a2>
 800df1a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800df1e:	3301      	adds	r3, #1
 800df20:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800df24:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800df26:	881b      	ldrh	r3, [r3, #0]
 800df28:	b29a      	uxth	r2, r3
 800df2a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800df2e:	b29b      	uxth	r3, r3
 800df30:	029b      	lsls	r3, r3, #10
 800df32:	b29b      	uxth	r3, r3
 800df34:	4313      	orrs	r3, r2
 800df36:	b29a      	uxth	r2, r3
 800df38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800df3a:	801a      	strh	r2, [r3, #0]
 800df3c:	e042      	b.n	800dfc4 <USB_EPStartXfer+0x942>
 800df3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800df42:	095b      	lsrs	r3, r3, #5
 800df44:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800df48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800df4c:	f003 031f 	and.w	r3, r3, #31
 800df50:	2b00      	cmp	r3, #0
 800df52:	d104      	bne.n	800df5e <USB_EPStartXfer+0x8dc>
 800df54:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800df58:	3b01      	subs	r3, #1
 800df5a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800df5e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800df60:	881b      	ldrh	r3, [r3, #0]
 800df62:	b29a      	uxth	r2, r3
 800df64:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800df68:	b29b      	uxth	r3, r3
 800df6a:	029b      	lsls	r3, r3, #10
 800df6c:	b29b      	uxth	r3, r3
 800df6e:	4313      	orrs	r3, r2
 800df70:	b29b      	uxth	r3, r3
 800df72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800df76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800df7a:	b29a      	uxth	r2, r3
 800df7c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800df7e:	801a      	strh	r2, [r3, #0]
 800df80:	e020      	b.n	800dfc4 <USB_EPStartXfer+0x942>
 800df82:	683b      	ldr	r3, [r7, #0]
 800df84:	785b      	ldrb	r3, [r3, #1]
 800df86:	2b01      	cmp	r3, #1
 800df88:	d11c      	bne.n	800dfc4 <USB_EPStartXfer+0x942>
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800df96:	b29b      	uxth	r3, r3
 800df98:	461a      	mov	r2, r3
 800df9a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800df9e:	4413      	add	r3, r2
 800dfa0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800dfa4:	683b      	ldr	r3, [r7, #0]
 800dfa6:	781b      	ldrb	r3, [r3, #0]
 800dfa8:	00da      	lsls	r2, r3, #3
 800dfaa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800dfae:	4413      	add	r3, r2
 800dfb0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dfb4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800dfb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dfbc:	b29a      	uxth	r2, r3
 800dfbe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dfc2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800dfc4:	683b      	ldr	r3, [r7, #0]
 800dfc6:	891b      	ldrh	r3, [r3, #8]
 800dfc8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dfcc:	683b      	ldr	r3, [r7, #0]
 800dfce:	6959      	ldr	r1, [r3, #20]
 800dfd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dfd4:	b29b      	uxth	r3, r3
 800dfd6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800dfda:	6878      	ldr	r0, [r7, #4]
 800dfdc:	f000 fa35 	bl	800e44a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800dfe0:	687a      	ldr	r2, [r7, #4]
 800dfe2:	683b      	ldr	r3, [r7, #0]
 800dfe4:	781b      	ldrb	r3, [r3, #0]
 800dfe6:	009b      	lsls	r3, r3, #2
 800dfe8:	4413      	add	r3, r2
 800dfea:	881b      	ldrh	r3, [r3, #0]
 800dfec:	b29b      	uxth	r3, r3
 800dfee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dff2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dff6:	817b      	strh	r3, [r7, #10]
 800dff8:	897b      	ldrh	r3, [r7, #10]
 800dffa:	f083 0310 	eor.w	r3, r3, #16
 800dffe:	817b      	strh	r3, [r7, #10]
 800e000:	897b      	ldrh	r3, [r7, #10]
 800e002:	f083 0320 	eor.w	r3, r3, #32
 800e006:	817b      	strh	r3, [r7, #10]
 800e008:	687a      	ldr	r2, [r7, #4]
 800e00a:	683b      	ldr	r3, [r7, #0]
 800e00c:	781b      	ldrb	r3, [r3, #0]
 800e00e:	009b      	lsls	r3, r3, #2
 800e010:	441a      	add	r2, r3
 800e012:	897b      	ldrh	r3, [r7, #10]
 800e014:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e018:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e01c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e020:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e024:	b29b      	uxth	r3, r3
 800e026:	8013      	strh	r3, [r2, #0]
 800e028:	e0d5      	b.n	800e1d6 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800e02a:	683b      	ldr	r3, [r7, #0]
 800e02c:	7b1b      	ldrb	r3, [r3, #12]
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d156      	bne.n	800e0e0 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800e032:	683b      	ldr	r3, [r7, #0]
 800e034:	699b      	ldr	r3, [r3, #24]
 800e036:	2b00      	cmp	r3, #0
 800e038:	d122      	bne.n	800e080 <USB_EPStartXfer+0x9fe>
 800e03a:	683b      	ldr	r3, [r7, #0]
 800e03c:	78db      	ldrb	r3, [r3, #3]
 800e03e:	2b00      	cmp	r3, #0
 800e040:	d11e      	bne.n	800e080 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800e042:	687a      	ldr	r2, [r7, #4]
 800e044:	683b      	ldr	r3, [r7, #0]
 800e046:	781b      	ldrb	r3, [r3, #0]
 800e048:	009b      	lsls	r3, r3, #2
 800e04a:	4413      	add	r3, r2
 800e04c:	881b      	ldrh	r3, [r3, #0]
 800e04e:	b29b      	uxth	r3, r3
 800e050:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e054:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e058:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800e05c:	687a      	ldr	r2, [r7, #4]
 800e05e:	683b      	ldr	r3, [r7, #0]
 800e060:	781b      	ldrb	r3, [r3, #0]
 800e062:	009b      	lsls	r3, r3, #2
 800e064:	441a      	add	r2, r3
 800e066:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800e06a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e06e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e072:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800e076:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e07a:	b29b      	uxth	r3, r3
 800e07c:	8013      	strh	r3, [r2, #0]
 800e07e:	e01d      	b.n	800e0bc <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800e080:	687a      	ldr	r2, [r7, #4]
 800e082:	683b      	ldr	r3, [r7, #0]
 800e084:	781b      	ldrb	r3, [r3, #0]
 800e086:	009b      	lsls	r3, r3, #2
 800e088:	4413      	add	r3, r2
 800e08a:	881b      	ldrh	r3, [r3, #0]
 800e08c:	b29b      	uxth	r3, r3
 800e08e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800e092:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e096:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800e09a:	687a      	ldr	r2, [r7, #4]
 800e09c:	683b      	ldr	r3, [r7, #0]
 800e09e:	781b      	ldrb	r3, [r3, #0]
 800e0a0:	009b      	lsls	r3, r3, #2
 800e0a2:	441a      	add	r2, r3
 800e0a4:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800e0a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e0ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e0b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e0b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e0b8:	b29b      	uxth	r3, r3
 800e0ba:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800e0bc:	683b      	ldr	r3, [r7, #0]
 800e0be:	699a      	ldr	r2, [r3, #24]
 800e0c0:	683b      	ldr	r3, [r7, #0]
 800e0c2:	691b      	ldr	r3, [r3, #16]
 800e0c4:	429a      	cmp	r2, r3
 800e0c6:	d907      	bls.n	800e0d8 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800e0c8:	683b      	ldr	r3, [r7, #0]
 800e0ca:	699a      	ldr	r2, [r3, #24]
 800e0cc:	683b      	ldr	r3, [r7, #0]
 800e0ce:	691b      	ldr	r3, [r3, #16]
 800e0d0:	1ad2      	subs	r2, r2, r3
 800e0d2:	683b      	ldr	r3, [r7, #0]
 800e0d4:	619a      	str	r2, [r3, #24]
 800e0d6:	e054      	b.n	800e182 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800e0d8:	683b      	ldr	r3, [r7, #0]
 800e0da:	2200      	movs	r2, #0
 800e0dc:	619a      	str	r2, [r3, #24]
 800e0de:	e050      	b.n	800e182 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800e0e0:	683b      	ldr	r3, [r7, #0]
 800e0e2:	78db      	ldrb	r3, [r3, #3]
 800e0e4:	2b02      	cmp	r3, #2
 800e0e6:	d142      	bne.n	800e16e <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800e0e8:	683b      	ldr	r3, [r7, #0]
 800e0ea:	69db      	ldr	r3, [r3, #28]
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d048      	beq.n	800e182 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800e0f0:	687a      	ldr	r2, [r7, #4]
 800e0f2:	683b      	ldr	r3, [r7, #0]
 800e0f4:	781b      	ldrb	r3, [r3, #0]
 800e0f6:	009b      	lsls	r3, r3, #2
 800e0f8:	4413      	add	r3, r2
 800e0fa:	881b      	ldrh	r3, [r3, #0]
 800e0fc:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800e100:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e104:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d005      	beq.n	800e118 <USB_EPStartXfer+0xa96>
 800e10c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e110:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e114:	2b00      	cmp	r3, #0
 800e116:	d10b      	bne.n	800e130 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800e118:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e11c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800e120:	2b00      	cmp	r3, #0
 800e122:	d12e      	bne.n	800e182 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800e124:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e128:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d128      	bne.n	800e182 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800e130:	687a      	ldr	r2, [r7, #4]
 800e132:	683b      	ldr	r3, [r7, #0]
 800e134:	781b      	ldrb	r3, [r3, #0]
 800e136:	009b      	lsls	r3, r3, #2
 800e138:	4413      	add	r3, r2
 800e13a:	881b      	ldrh	r3, [r3, #0]
 800e13c:	b29b      	uxth	r3, r3
 800e13e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e142:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e146:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800e14a:	687a      	ldr	r2, [r7, #4]
 800e14c:	683b      	ldr	r3, [r7, #0]
 800e14e:	781b      	ldrb	r3, [r3, #0]
 800e150:	009b      	lsls	r3, r3, #2
 800e152:	441a      	add	r2, r3
 800e154:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800e158:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e15c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e160:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e164:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e168:	b29b      	uxth	r3, r3
 800e16a:	8013      	strh	r3, [r2, #0]
 800e16c:	e009      	b.n	800e182 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800e16e:	683b      	ldr	r3, [r7, #0]
 800e170:	78db      	ldrb	r3, [r3, #3]
 800e172:	2b01      	cmp	r3, #1
 800e174:	d103      	bne.n	800e17e <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800e176:	683b      	ldr	r3, [r7, #0]
 800e178:	2200      	movs	r2, #0
 800e17a:	619a      	str	r2, [r3, #24]
 800e17c:	e001      	b.n	800e182 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800e17e:	2301      	movs	r3, #1
 800e180:	e02a      	b.n	800e1d8 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e182:	687a      	ldr	r2, [r7, #4]
 800e184:	683b      	ldr	r3, [r7, #0]
 800e186:	781b      	ldrb	r3, [r3, #0]
 800e188:	009b      	lsls	r3, r3, #2
 800e18a:	4413      	add	r3, r2
 800e18c:	881b      	ldrh	r3, [r3, #0]
 800e18e:	b29b      	uxth	r3, r3
 800e190:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e194:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e198:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e19c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e1a0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e1a4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e1a8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e1ac:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e1b0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e1b4:	687a      	ldr	r2, [r7, #4]
 800e1b6:	683b      	ldr	r3, [r7, #0]
 800e1b8:	781b      	ldrb	r3, [r3, #0]
 800e1ba:	009b      	lsls	r3, r3, #2
 800e1bc:	441a      	add	r2, r3
 800e1be:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e1c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e1c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e1ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e1ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e1d2:	b29b      	uxth	r3, r3
 800e1d4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e1d6:	2300      	movs	r3, #0
}
 800e1d8:	4618      	mov	r0, r3
 800e1da:	37b0      	adds	r7, #176	@ 0xb0
 800e1dc:	46bd      	mov	sp, r7
 800e1de:	bd80      	pop	{r7, pc}

0800e1e0 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e1e0:	b480      	push	{r7}
 800e1e2:	b085      	sub	sp, #20
 800e1e4:	af00      	add	r7, sp, #0
 800e1e6:	6078      	str	r0, [r7, #4]
 800e1e8:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800e1ea:	683b      	ldr	r3, [r7, #0]
 800e1ec:	785b      	ldrb	r3, [r3, #1]
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d020      	beq.n	800e234 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800e1f2:	687a      	ldr	r2, [r7, #4]
 800e1f4:	683b      	ldr	r3, [r7, #0]
 800e1f6:	781b      	ldrb	r3, [r3, #0]
 800e1f8:	009b      	lsls	r3, r3, #2
 800e1fa:	4413      	add	r3, r2
 800e1fc:	881b      	ldrh	r3, [r3, #0]
 800e1fe:	b29b      	uxth	r3, r3
 800e200:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e204:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e208:	81bb      	strh	r3, [r7, #12]
 800e20a:	89bb      	ldrh	r3, [r7, #12]
 800e20c:	f083 0310 	eor.w	r3, r3, #16
 800e210:	81bb      	strh	r3, [r7, #12]
 800e212:	687a      	ldr	r2, [r7, #4]
 800e214:	683b      	ldr	r3, [r7, #0]
 800e216:	781b      	ldrb	r3, [r3, #0]
 800e218:	009b      	lsls	r3, r3, #2
 800e21a:	441a      	add	r2, r3
 800e21c:	89bb      	ldrh	r3, [r7, #12]
 800e21e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e222:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e226:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e22a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e22e:	b29b      	uxth	r3, r3
 800e230:	8013      	strh	r3, [r2, #0]
 800e232:	e01f      	b.n	800e274 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800e234:	687a      	ldr	r2, [r7, #4]
 800e236:	683b      	ldr	r3, [r7, #0]
 800e238:	781b      	ldrb	r3, [r3, #0]
 800e23a:	009b      	lsls	r3, r3, #2
 800e23c:	4413      	add	r3, r2
 800e23e:	881b      	ldrh	r3, [r3, #0]
 800e240:	b29b      	uxth	r3, r3
 800e242:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e246:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e24a:	81fb      	strh	r3, [r7, #14]
 800e24c:	89fb      	ldrh	r3, [r7, #14]
 800e24e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e252:	81fb      	strh	r3, [r7, #14]
 800e254:	687a      	ldr	r2, [r7, #4]
 800e256:	683b      	ldr	r3, [r7, #0]
 800e258:	781b      	ldrb	r3, [r3, #0]
 800e25a:	009b      	lsls	r3, r3, #2
 800e25c:	441a      	add	r2, r3
 800e25e:	89fb      	ldrh	r3, [r7, #14]
 800e260:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e264:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e268:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e26c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e270:	b29b      	uxth	r3, r3
 800e272:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e274:	2300      	movs	r3, #0
}
 800e276:	4618      	mov	r0, r3
 800e278:	3714      	adds	r7, #20
 800e27a:	46bd      	mov	sp, r7
 800e27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e280:	4770      	bx	lr

0800e282 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e282:	b480      	push	{r7}
 800e284:	b087      	sub	sp, #28
 800e286:	af00      	add	r7, sp, #0
 800e288:	6078      	str	r0, [r7, #4]
 800e28a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800e28c:	683b      	ldr	r3, [r7, #0]
 800e28e:	785b      	ldrb	r3, [r3, #1]
 800e290:	2b00      	cmp	r3, #0
 800e292:	d04c      	beq.n	800e32e <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e294:	687a      	ldr	r2, [r7, #4]
 800e296:	683b      	ldr	r3, [r7, #0]
 800e298:	781b      	ldrb	r3, [r3, #0]
 800e29a:	009b      	lsls	r3, r3, #2
 800e29c:	4413      	add	r3, r2
 800e29e:	881b      	ldrh	r3, [r3, #0]
 800e2a0:	823b      	strh	r3, [r7, #16]
 800e2a2:	8a3b      	ldrh	r3, [r7, #16]
 800e2a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	d01b      	beq.n	800e2e4 <USB_EPClearStall+0x62>
 800e2ac:	687a      	ldr	r2, [r7, #4]
 800e2ae:	683b      	ldr	r3, [r7, #0]
 800e2b0:	781b      	ldrb	r3, [r3, #0]
 800e2b2:	009b      	lsls	r3, r3, #2
 800e2b4:	4413      	add	r3, r2
 800e2b6:	881b      	ldrh	r3, [r3, #0]
 800e2b8:	b29b      	uxth	r3, r3
 800e2ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e2be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e2c2:	81fb      	strh	r3, [r7, #14]
 800e2c4:	687a      	ldr	r2, [r7, #4]
 800e2c6:	683b      	ldr	r3, [r7, #0]
 800e2c8:	781b      	ldrb	r3, [r3, #0]
 800e2ca:	009b      	lsls	r3, r3, #2
 800e2cc:	441a      	add	r2, r3
 800e2ce:	89fb      	ldrh	r3, [r7, #14]
 800e2d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e2d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e2d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e2dc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e2e0:	b29b      	uxth	r3, r3
 800e2e2:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800e2e4:	683b      	ldr	r3, [r7, #0]
 800e2e6:	78db      	ldrb	r3, [r3, #3]
 800e2e8:	2b01      	cmp	r3, #1
 800e2ea:	d06c      	beq.n	800e3c6 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e2ec:	687a      	ldr	r2, [r7, #4]
 800e2ee:	683b      	ldr	r3, [r7, #0]
 800e2f0:	781b      	ldrb	r3, [r3, #0]
 800e2f2:	009b      	lsls	r3, r3, #2
 800e2f4:	4413      	add	r3, r2
 800e2f6:	881b      	ldrh	r3, [r3, #0]
 800e2f8:	b29b      	uxth	r3, r3
 800e2fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e2fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e302:	81bb      	strh	r3, [r7, #12]
 800e304:	89bb      	ldrh	r3, [r7, #12]
 800e306:	f083 0320 	eor.w	r3, r3, #32
 800e30a:	81bb      	strh	r3, [r7, #12]
 800e30c:	687a      	ldr	r2, [r7, #4]
 800e30e:	683b      	ldr	r3, [r7, #0]
 800e310:	781b      	ldrb	r3, [r3, #0]
 800e312:	009b      	lsls	r3, r3, #2
 800e314:	441a      	add	r2, r3
 800e316:	89bb      	ldrh	r3, [r7, #12]
 800e318:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e31c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e320:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e324:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e328:	b29b      	uxth	r3, r3
 800e32a:	8013      	strh	r3, [r2, #0]
 800e32c:	e04b      	b.n	800e3c6 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e32e:	687a      	ldr	r2, [r7, #4]
 800e330:	683b      	ldr	r3, [r7, #0]
 800e332:	781b      	ldrb	r3, [r3, #0]
 800e334:	009b      	lsls	r3, r3, #2
 800e336:	4413      	add	r3, r2
 800e338:	881b      	ldrh	r3, [r3, #0]
 800e33a:	82fb      	strh	r3, [r7, #22]
 800e33c:	8afb      	ldrh	r3, [r7, #22]
 800e33e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e342:	2b00      	cmp	r3, #0
 800e344:	d01b      	beq.n	800e37e <USB_EPClearStall+0xfc>
 800e346:	687a      	ldr	r2, [r7, #4]
 800e348:	683b      	ldr	r3, [r7, #0]
 800e34a:	781b      	ldrb	r3, [r3, #0]
 800e34c:	009b      	lsls	r3, r3, #2
 800e34e:	4413      	add	r3, r2
 800e350:	881b      	ldrh	r3, [r3, #0]
 800e352:	b29b      	uxth	r3, r3
 800e354:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e358:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e35c:	82bb      	strh	r3, [r7, #20]
 800e35e:	687a      	ldr	r2, [r7, #4]
 800e360:	683b      	ldr	r3, [r7, #0]
 800e362:	781b      	ldrb	r3, [r3, #0]
 800e364:	009b      	lsls	r3, r3, #2
 800e366:	441a      	add	r2, r3
 800e368:	8abb      	ldrh	r3, [r7, #20]
 800e36a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e36e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e372:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e376:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e37a:	b29b      	uxth	r3, r3
 800e37c:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e37e:	687a      	ldr	r2, [r7, #4]
 800e380:	683b      	ldr	r3, [r7, #0]
 800e382:	781b      	ldrb	r3, [r3, #0]
 800e384:	009b      	lsls	r3, r3, #2
 800e386:	4413      	add	r3, r2
 800e388:	881b      	ldrh	r3, [r3, #0]
 800e38a:	b29b      	uxth	r3, r3
 800e38c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e390:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e394:	827b      	strh	r3, [r7, #18]
 800e396:	8a7b      	ldrh	r3, [r7, #18]
 800e398:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e39c:	827b      	strh	r3, [r7, #18]
 800e39e:	8a7b      	ldrh	r3, [r7, #18]
 800e3a0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e3a4:	827b      	strh	r3, [r7, #18]
 800e3a6:	687a      	ldr	r2, [r7, #4]
 800e3a8:	683b      	ldr	r3, [r7, #0]
 800e3aa:	781b      	ldrb	r3, [r3, #0]
 800e3ac:	009b      	lsls	r3, r3, #2
 800e3ae:	441a      	add	r2, r3
 800e3b0:	8a7b      	ldrh	r3, [r7, #18]
 800e3b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e3b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e3ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e3be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e3c2:	b29b      	uxth	r3, r3
 800e3c4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e3c6:	2300      	movs	r3, #0
}
 800e3c8:	4618      	mov	r0, r3
 800e3ca:	371c      	adds	r7, #28
 800e3cc:	46bd      	mov	sp, r7
 800e3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3d2:	4770      	bx	lr

0800e3d4 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800e3d4:	b480      	push	{r7}
 800e3d6:	b083      	sub	sp, #12
 800e3d8:	af00      	add	r7, sp, #0
 800e3da:	6078      	str	r0, [r7, #4]
 800e3dc:	460b      	mov	r3, r1
 800e3de:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800e3e0:	78fb      	ldrb	r3, [r7, #3]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d103      	bne.n	800e3ee <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	2280      	movs	r2, #128	@ 0x80
 800e3ea:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800e3ee:	2300      	movs	r3, #0
}
 800e3f0:	4618      	mov	r0, r3
 800e3f2:	370c      	adds	r7, #12
 800e3f4:	46bd      	mov	sp, r7
 800e3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3fa:	4770      	bx	lr

0800e3fc <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800e3fc:	b480      	push	{r7}
 800e3fe:	b083      	sub	sp, #12
 800e400:	af00      	add	r7, sp, #0
 800e402:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800e40a:	b29b      	uxth	r3, r3
 800e40c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e410:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e414:	b29a      	uxth	r2, r3
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800e41c:	2300      	movs	r3, #0
}
 800e41e:	4618      	mov	r0, r3
 800e420:	370c      	adds	r7, #12
 800e422:	46bd      	mov	sp, r7
 800e424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e428:	4770      	bx	lr

0800e42a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800e42a:	b480      	push	{r7}
 800e42c:	b085      	sub	sp, #20
 800e42e:	af00      	add	r7, sp, #0
 800e430:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800e438:	b29b      	uxth	r3, r3
 800e43a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800e43c:	68fb      	ldr	r3, [r7, #12]
}
 800e43e:	4618      	mov	r0, r3
 800e440:	3714      	adds	r7, #20
 800e442:	46bd      	mov	sp, r7
 800e444:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e448:	4770      	bx	lr

0800e44a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800e44a:	b480      	push	{r7}
 800e44c:	b08b      	sub	sp, #44	@ 0x2c
 800e44e:	af00      	add	r7, sp, #0
 800e450:	60f8      	str	r0, [r7, #12]
 800e452:	60b9      	str	r1, [r7, #8]
 800e454:	4611      	mov	r1, r2
 800e456:	461a      	mov	r2, r3
 800e458:	460b      	mov	r3, r1
 800e45a:	80fb      	strh	r3, [r7, #6]
 800e45c:	4613      	mov	r3, r2
 800e45e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800e460:	88bb      	ldrh	r3, [r7, #4]
 800e462:	3301      	adds	r3, #1
 800e464:	085b      	lsrs	r3, r3, #1
 800e466:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800e468:	68fb      	ldr	r3, [r7, #12]
 800e46a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800e46c:	68bb      	ldr	r3, [r7, #8]
 800e46e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800e470:	88fa      	ldrh	r2, [r7, #6]
 800e472:	697b      	ldr	r3, [r7, #20]
 800e474:	4413      	add	r3, r2
 800e476:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e47a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800e47c:	69bb      	ldr	r3, [r7, #24]
 800e47e:	627b      	str	r3, [r7, #36]	@ 0x24
 800e480:	e01c      	b.n	800e4bc <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800e482:	69fb      	ldr	r3, [r7, #28]
 800e484:	781b      	ldrb	r3, [r3, #0]
 800e486:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800e488:	69fb      	ldr	r3, [r7, #28]
 800e48a:	3301      	adds	r3, #1
 800e48c:	781b      	ldrb	r3, [r3, #0]
 800e48e:	b21b      	sxth	r3, r3
 800e490:	021b      	lsls	r3, r3, #8
 800e492:	b21a      	sxth	r2, r3
 800e494:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e498:	4313      	orrs	r3, r2
 800e49a:	b21b      	sxth	r3, r3
 800e49c:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800e49e:	6a3b      	ldr	r3, [r7, #32]
 800e4a0:	8a7a      	ldrh	r2, [r7, #18]
 800e4a2:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800e4a4:	6a3b      	ldr	r3, [r7, #32]
 800e4a6:	3302      	adds	r3, #2
 800e4a8:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800e4aa:	69fb      	ldr	r3, [r7, #28]
 800e4ac:	3301      	adds	r3, #1
 800e4ae:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800e4b0:	69fb      	ldr	r3, [r7, #28]
 800e4b2:	3301      	adds	r3, #1
 800e4b4:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800e4b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4b8:	3b01      	subs	r3, #1
 800e4ba:	627b      	str	r3, [r7, #36]	@ 0x24
 800e4bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d1df      	bne.n	800e482 <USB_WritePMA+0x38>
  }
}
 800e4c2:	bf00      	nop
 800e4c4:	bf00      	nop
 800e4c6:	372c      	adds	r7, #44	@ 0x2c
 800e4c8:	46bd      	mov	sp, r7
 800e4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ce:	4770      	bx	lr

0800e4d0 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800e4d0:	b480      	push	{r7}
 800e4d2:	b08b      	sub	sp, #44	@ 0x2c
 800e4d4:	af00      	add	r7, sp, #0
 800e4d6:	60f8      	str	r0, [r7, #12]
 800e4d8:	60b9      	str	r1, [r7, #8]
 800e4da:	4611      	mov	r1, r2
 800e4dc:	461a      	mov	r2, r3
 800e4de:	460b      	mov	r3, r1
 800e4e0:	80fb      	strh	r3, [r7, #6]
 800e4e2:	4613      	mov	r3, r2
 800e4e4:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800e4e6:	88bb      	ldrh	r3, [r7, #4]
 800e4e8:	085b      	lsrs	r3, r3, #1
 800e4ea:	b29b      	uxth	r3, r3
 800e4ec:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800e4f2:	68bb      	ldr	r3, [r7, #8]
 800e4f4:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800e4f6:	88fa      	ldrh	r2, [r7, #6]
 800e4f8:	697b      	ldr	r3, [r7, #20]
 800e4fa:	4413      	add	r3, r2
 800e4fc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e500:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800e502:	69bb      	ldr	r3, [r7, #24]
 800e504:	627b      	str	r3, [r7, #36]	@ 0x24
 800e506:	e018      	b.n	800e53a <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800e508:	6a3b      	ldr	r3, [r7, #32]
 800e50a:	881b      	ldrh	r3, [r3, #0]
 800e50c:	b29b      	uxth	r3, r3
 800e50e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800e510:	6a3b      	ldr	r3, [r7, #32]
 800e512:	3302      	adds	r3, #2
 800e514:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800e516:	693b      	ldr	r3, [r7, #16]
 800e518:	b2da      	uxtb	r2, r3
 800e51a:	69fb      	ldr	r3, [r7, #28]
 800e51c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800e51e:	69fb      	ldr	r3, [r7, #28]
 800e520:	3301      	adds	r3, #1
 800e522:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800e524:	693b      	ldr	r3, [r7, #16]
 800e526:	0a1b      	lsrs	r3, r3, #8
 800e528:	b2da      	uxtb	r2, r3
 800e52a:	69fb      	ldr	r3, [r7, #28]
 800e52c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800e52e:	69fb      	ldr	r3, [r7, #28]
 800e530:	3301      	adds	r3, #1
 800e532:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800e534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e536:	3b01      	subs	r3, #1
 800e538:	627b      	str	r3, [r7, #36]	@ 0x24
 800e53a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d1e3      	bne.n	800e508 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800e540:	88bb      	ldrh	r3, [r7, #4]
 800e542:	f003 0301 	and.w	r3, r3, #1
 800e546:	b29b      	uxth	r3, r3
 800e548:	2b00      	cmp	r3, #0
 800e54a:	d007      	beq.n	800e55c <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800e54c:	6a3b      	ldr	r3, [r7, #32]
 800e54e:	881b      	ldrh	r3, [r3, #0]
 800e550:	b29b      	uxth	r3, r3
 800e552:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800e554:	693b      	ldr	r3, [r7, #16]
 800e556:	b2da      	uxtb	r2, r3
 800e558:	69fb      	ldr	r3, [r7, #28]
 800e55a:	701a      	strb	r2, [r3, #0]
  }
}
 800e55c:	bf00      	nop
 800e55e:	372c      	adds	r7, #44	@ 0x2c
 800e560:	46bd      	mov	sp, r7
 800e562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e566:	4770      	bx	lr

0800e568 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800e568:	b580      	push	{r7, lr}
 800e56a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800e56c:	4907      	ldr	r1, [pc, #28]	@ (800e58c <MX_FATFS_Init+0x24>)
 800e56e:	4808      	ldr	r0, [pc, #32]	@ (800e590 <MX_FATFS_Init+0x28>)
 800e570:	f001 fcfa 	bl	800ff68 <FATFS_LinkDriver>
 800e574:	4603      	mov	r3, r0
 800e576:	2b00      	cmp	r3, #0
 800e578:	d002      	beq.n	800e580 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800e57a:	f04f 33ff 	mov.w	r3, #4294967295
 800e57e:	e003      	b.n	800e588 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800e580:	4b04      	ldr	r3, [pc, #16]	@ (800e594 <MX_FATFS_Init+0x2c>)
 800e582:	2201      	movs	r2, #1
 800e584:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800e586:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800e588:	4618      	mov	r0, r3
 800e58a:	bd80      	pop	{r7, pc}
 800e58c:	200026d8 	.word	0x200026d8
 800e590:	20000014 	.word	0x20000014
 800e594:	200026dc 	.word	0x200026dc

0800e598 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800e598:	b480      	push	{r7}
 800e59a:	b083      	sub	sp, #12
 800e59c:	af00      	add	r7, sp, #0
 800e59e:	4603      	mov	r3, r0
 800e5a0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800e5a2:	4b06      	ldr	r3, [pc, #24]	@ (800e5bc <USER_initialize+0x24>)
 800e5a4:	2201      	movs	r2, #1
 800e5a6:	701a      	strb	r2, [r3, #0]
    return Stat;
 800e5a8:	4b04      	ldr	r3, [pc, #16]	@ (800e5bc <USER_initialize+0x24>)
 800e5aa:	781b      	ldrb	r3, [r3, #0]
 800e5ac:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800e5ae:	4618      	mov	r0, r3
 800e5b0:	370c      	adds	r7, #12
 800e5b2:	46bd      	mov	sp, r7
 800e5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5b8:	4770      	bx	lr
 800e5ba:	bf00      	nop
 800e5bc:	20000010 	.word	0x20000010

0800e5c0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800e5c0:	b480      	push	{r7}
 800e5c2:	b083      	sub	sp, #12
 800e5c4:	af00      	add	r7, sp, #0
 800e5c6:	4603      	mov	r3, r0
 800e5c8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800e5ca:	4b06      	ldr	r3, [pc, #24]	@ (800e5e4 <USER_status+0x24>)
 800e5cc:	2201      	movs	r2, #1
 800e5ce:	701a      	strb	r2, [r3, #0]
    return Stat;
 800e5d0:	4b04      	ldr	r3, [pc, #16]	@ (800e5e4 <USER_status+0x24>)
 800e5d2:	781b      	ldrb	r3, [r3, #0]
 800e5d4:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800e5d6:	4618      	mov	r0, r3
 800e5d8:	370c      	adds	r7, #12
 800e5da:	46bd      	mov	sp, r7
 800e5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5e0:	4770      	bx	lr
 800e5e2:	bf00      	nop
 800e5e4:	20000010 	.word	0x20000010

0800e5e8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800e5e8:	b480      	push	{r7}
 800e5ea:	b085      	sub	sp, #20
 800e5ec:	af00      	add	r7, sp, #0
 800e5ee:	60b9      	str	r1, [r7, #8]
 800e5f0:	607a      	str	r2, [r7, #4]
 800e5f2:	603b      	str	r3, [r7, #0]
 800e5f4:	4603      	mov	r3, r0
 800e5f6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800e5f8:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800e5fa:	4618      	mov	r0, r3
 800e5fc:	3714      	adds	r7, #20
 800e5fe:	46bd      	mov	sp, r7
 800e600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e604:	4770      	bx	lr

0800e606 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800e606:	b480      	push	{r7}
 800e608:	b085      	sub	sp, #20
 800e60a:	af00      	add	r7, sp, #0
 800e60c:	60b9      	str	r1, [r7, #8]
 800e60e:	607a      	str	r2, [r7, #4]
 800e610:	603b      	str	r3, [r7, #0]
 800e612:	4603      	mov	r3, r0
 800e614:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800e616:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800e618:	4618      	mov	r0, r3
 800e61a:	3714      	adds	r7, #20
 800e61c:	46bd      	mov	sp, r7
 800e61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e622:	4770      	bx	lr

0800e624 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800e624:	b480      	push	{r7}
 800e626:	b085      	sub	sp, #20
 800e628:	af00      	add	r7, sp, #0
 800e62a:	4603      	mov	r3, r0
 800e62c:	603a      	str	r2, [r7, #0]
 800e62e:	71fb      	strb	r3, [r7, #7]
 800e630:	460b      	mov	r3, r1
 800e632:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800e634:	2301      	movs	r3, #1
 800e636:	73fb      	strb	r3, [r7, #15]
    return res;
 800e638:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800e63a:	4618      	mov	r0, r3
 800e63c:	3714      	adds	r7, #20
 800e63e:	46bd      	mov	sp, r7
 800e640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e644:	4770      	bx	lr

0800e646 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e646:	b580      	push	{r7, lr}
 800e648:	b084      	sub	sp, #16
 800e64a:	af00      	add	r7, sp, #0
 800e64c:	6078      	str	r0, [r7, #4]
 800e64e:	460b      	mov	r3, r1
 800e650:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800e652:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800e656:	f002 f957 	bl	8010908 <USBD_static_malloc>
 800e65a:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d105      	bne.n	800e66e <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	2200      	movs	r2, #0
 800e666:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800e66a:	2302      	movs	r3, #2
 800e66c:	e066      	b.n	800e73c <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	68fa      	ldr	r2, [r7, #12]
 800e672:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	7c1b      	ldrb	r3, [r3, #16]
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	d119      	bne.n	800e6b2 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e67e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e682:	2202      	movs	r2, #2
 800e684:	2181      	movs	r1, #129	@ 0x81
 800e686:	6878      	ldr	r0, [r7, #4]
 800e688:	f001 ffe5 	bl	8010656 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	2201      	movs	r2, #1
 800e690:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e692:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e696:	2202      	movs	r2, #2
 800e698:	2101      	movs	r1, #1
 800e69a:	6878      	ldr	r0, [r7, #4]
 800e69c:	f001 ffdb 	bl	8010656 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	2201      	movs	r2, #1
 800e6a4:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	2210      	movs	r2, #16
 800e6ac:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800e6b0:	e016      	b.n	800e6e0 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e6b2:	2340      	movs	r3, #64	@ 0x40
 800e6b4:	2202      	movs	r2, #2
 800e6b6:	2181      	movs	r1, #129	@ 0x81
 800e6b8:	6878      	ldr	r0, [r7, #4]
 800e6ba:	f001 ffcc 	bl	8010656 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	2201      	movs	r2, #1
 800e6c2:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e6c4:	2340      	movs	r3, #64	@ 0x40
 800e6c6:	2202      	movs	r2, #2
 800e6c8:	2101      	movs	r1, #1
 800e6ca:	6878      	ldr	r0, [r7, #4]
 800e6cc:	f001 ffc3 	bl	8010656 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	2201      	movs	r2, #1
 800e6d4:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	2210      	movs	r2, #16
 800e6dc:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800e6e0:	2308      	movs	r3, #8
 800e6e2:	2203      	movs	r2, #3
 800e6e4:	2182      	movs	r1, #130	@ 0x82
 800e6e6:	6878      	ldr	r0, [r7, #4]
 800e6e8:	f001 ffb5 	bl	8010656 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	2201      	movs	r2, #1
 800e6f0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800e6fe:	68fb      	ldr	r3, [r7, #12]
 800e700:	2200      	movs	r2, #0
 800e702:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	2200      	movs	r2, #0
 800e70a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	7c1b      	ldrb	r3, [r3, #16]
 800e712:	2b00      	cmp	r3, #0
 800e714:	d109      	bne.n	800e72a <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e71c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e720:	2101      	movs	r1, #1
 800e722:	6878      	ldr	r0, [r7, #4]
 800e724:	f002 f886 	bl	8010834 <USBD_LL_PrepareReceive>
 800e728:	e007      	b.n	800e73a <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e72a:	68fb      	ldr	r3, [r7, #12]
 800e72c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e730:	2340      	movs	r3, #64	@ 0x40
 800e732:	2101      	movs	r1, #1
 800e734:	6878      	ldr	r0, [r7, #4]
 800e736:	f002 f87d 	bl	8010834 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e73a:	2300      	movs	r3, #0
}
 800e73c:	4618      	mov	r0, r3
 800e73e:	3710      	adds	r7, #16
 800e740:	46bd      	mov	sp, r7
 800e742:	bd80      	pop	{r7, pc}

0800e744 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e744:	b580      	push	{r7, lr}
 800e746:	b082      	sub	sp, #8
 800e748:	af00      	add	r7, sp, #0
 800e74a:	6078      	str	r0, [r7, #4]
 800e74c:	460b      	mov	r3, r1
 800e74e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800e750:	2181      	movs	r1, #129	@ 0x81
 800e752:	6878      	ldr	r0, [r7, #4]
 800e754:	f001 ffa5 	bl	80106a2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	2200      	movs	r2, #0
 800e75c:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800e75e:	2101      	movs	r1, #1
 800e760:	6878      	ldr	r0, [r7, #4]
 800e762:	f001 ff9e 	bl	80106a2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	2200      	movs	r2, #0
 800e76a:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800e76e:	2182      	movs	r1, #130	@ 0x82
 800e770:	6878      	ldr	r0, [r7, #4]
 800e772:	f001 ff96 	bl	80106a2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	2200      	movs	r2, #0
 800e77a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	2200      	movs	r2, #0
 800e782:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	d00e      	beq.n	800e7ae <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e796:	685b      	ldr	r3, [r3, #4]
 800e798:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e7a0:	4618      	mov	r0, r3
 800e7a2:	f002 f8bf 	bl	8010924 <USBD_static_free>
    pdev->pClassData = NULL;
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	2200      	movs	r2, #0
 800e7aa:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800e7ae:	2300      	movs	r3, #0
}
 800e7b0:	4618      	mov	r0, r3
 800e7b2:	3708      	adds	r7, #8
 800e7b4:	46bd      	mov	sp, r7
 800e7b6:	bd80      	pop	{r7, pc}

0800e7b8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800e7b8:	b580      	push	{r7, lr}
 800e7ba:	b086      	sub	sp, #24
 800e7bc:	af00      	add	r7, sp, #0
 800e7be:	6078      	str	r0, [r7, #4]
 800e7c0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e7c8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800e7ca:	2300      	movs	r3, #0
 800e7cc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800e7ce:	2300      	movs	r3, #0
 800e7d0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800e7d2:	2300      	movs	r3, #0
 800e7d4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800e7d6:	693b      	ldr	r3, [r7, #16]
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d101      	bne.n	800e7e0 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800e7dc:	2303      	movs	r3, #3
 800e7de:	e0af      	b.n	800e940 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e7e0:	683b      	ldr	r3, [r7, #0]
 800e7e2:	781b      	ldrb	r3, [r3, #0]
 800e7e4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d03f      	beq.n	800e86c <USBD_CDC_Setup+0xb4>
 800e7ec:	2b20      	cmp	r3, #32
 800e7ee:	f040 809f 	bne.w	800e930 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800e7f2:	683b      	ldr	r3, [r7, #0]
 800e7f4:	88db      	ldrh	r3, [r3, #6]
 800e7f6:	2b00      	cmp	r3, #0
 800e7f8:	d02e      	beq.n	800e858 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800e7fa:	683b      	ldr	r3, [r7, #0]
 800e7fc:	781b      	ldrb	r3, [r3, #0]
 800e7fe:	b25b      	sxtb	r3, r3
 800e800:	2b00      	cmp	r3, #0
 800e802:	da16      	bge.n	800e832 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e80a:	689b      	ldr	r3, [r3, #8]
 800e80c:	683a      	ldr	r2, [r7, #0]
 800e80e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800e810:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e812:	683a      	ldr	r2, [r7, #0]
 800e814:	88d2      	ldrh	r2, [r2, #6]
 800e816:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800e818:	683b      	ldr	r3, [r7, #0]
 800e81a:	88db      	ldrh	r3, [r3, #6]
 800e81c:	2b07      	cmp	r3, #7
 800e81e:	bf28      	it	cs
 800e820:	2307      	movcs	r3, #7
 800e822:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800e824:	693b      	ldr	r3, [r7, #16]
 800e826:	89fa      	ldrh	r2, [r7, #14]
 800e828:	4619      	mov	r1, r3
 800e82a:	6878      	ldr	r0, [r7, #4]
 800e82c:	f001 facf 	bl	800fdce <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800e830:	e085      	b.n	800e93e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800e832:	683b      	ldr	r3, [r7, #0]
 800e834:	785a      	ldrb	r2, [r3, #1]
 800e836:	693b      	ldr	r3, [r7, #16]
 800e838:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800e83c:	683b      	ldr	r3, [r7, #0]
 800e83e:	88db      	ldrh	r3, [r3, #6]
 800e840:	b2da      	uxtb	r2, r3
 800e842:	693b      	ldr	r3, [r7, #16]
 800e844:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800e848:	6939      	ldr	r1, [r7, #16]
 800e84a:	683b      	ldr	r3, [r7, #0]
 800e84c:	88db      	ldrh	r3, [r3, #6]
 800e84e:	461a      	mov	r2, r3
 800e850:	6878      	ldr	r0, [r7, #4]
 800e852:	f001 fae8 	bl	800fe26 <USBD_CtlPrepareRx>
      break;
 800e856:	e072      	b.n	800e93e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e85e:	689b      	ldr	r3, [r3, #8]
 800e860:	683a      	ldr	r2, [r7, #0]
 800e862:	7850      	ldrb	r0, [r2, #1]
 800e864:	2200      	movs	r2, #0
 800e866:	6839      	ldr	r1, [r7, #0]
 800e868:	4798      	blx	r3
      break;
 800e86a:	e068      	b.n	800e93e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e86c:	683b      	ldr	r3, [r7, #0]
 800e86e:	785b      	ldrb	r3, [r3, #1]
 800e870:	2b0b      	cmp	r3, #11
 800e872:	d852      	bhi.n	800e91a <USBD_CDC_Setup+0x162>
 800e874:	a201      	add	r2, pc, #4	@ (adr r2, 800e87c <USBD_CDC_Setup+0xc4>)
 800e876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e87a:	bf00      	nop
 800e87c:	0800e8ad 	.word	0x0800e8ad
 800e880:	0800e929 	.word	0x0800e929
 800e884:	0800e91b 	.word	0x0800e91b
 800e888:	0800e91b 	.word	0x0800e91b
 800e88c:	0800e91b 	.word	0x0800e91b
 800e890:	0800e91b 	.word	0x0800e91b
 800e894:	0800e91b 	.word	0x0800e91b
 800e898:	0800e91b 	.word	0x0800e91b
 800e89c:	0800e91b 	.word	0x0800e91b
 800e8a0:	0800e91b 	.word	0x0800e91b
 800e8a4:	0800e8d7 	.word	0x0800e8d7
 800e8a8:	0800e901 	.word	0x0800e901
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e8b2:	b2db      	uxtb	r3, r3
 800e8b4:	2b03      	cmp	r3, #3
 800e8b6:	d107      	bne.n	800e8c8 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e8b8:	f107 030a 	add.w	r3, r7, #10
 800e8bc:	2202      	movs	r2, #2
 800e8be:	4619      	mov	r1, r3
 800e8c0:	6878      	ldr	r0, [r7, #4]
 800e8c2:	f001 fa84 	bl	800fdce <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e8c6:	e032      	b.n	800e92e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e8c8:	6839      	ldr	r1, [r7, #0]
 800e8ca:	6878      	ldr	r0, [r7, #4]
 800e8cc:	f001 fa0e 	bl	800fcec <USBD_CtlError>
            ret = USBD_FAIL;
 800e8d0:	2303      	movs	r3, #3
 800e8d2:	75fb      	strb	r3, [r7, #23]
          break;
 800e8d4:	e02b      	b.n	800e92e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e8dc:	b2db      	uxtb	r3, r3
 800e8de:	2b03      	cmp	r3, #3
 800e8e0:	d107      	bne.n	800e8f2 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800e8e2:	f107 030d 	add.w	r3, r7, #13
 800e8e6:	2201      	movs	r2, #1
 800e8e8:	4619      	mov	r1, r3
 800e8ea:	6878      	ldr	r0, [r7, #4]
 800e8ec:	f001 fa6f 	bl	800fdce <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e8f0:	e01d      	b.n	800e92e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e8f2:	6839      	ldr	r1, [r7, #0]
 800e8f4:	6878      	ldr	r0, [r7, #4]
 800e8f6:	f001 f9f9 	bl	800fcec <USBD_CtlError>
            ret = USBD_FAIL;
 800e8fa:	2303      	movs	r3, #3
 800e8fc:	75fb      	strb	r3, [r7, #23]
          break;
 800e8fe:	e016      	b.n	800e92e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e906:	b2db      	uxtb	r3, r3
 800e908:	2b03      	cmp	r3, #3
 800e90a:	d00f      	beq.n	800e92c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800e90c:	6839      	ldr	r1, [r7, #0]
 800e90e:	6878      	ldr	r0, [r7, #4]
 800e910:	f001 f9ec 	bl	800fcec <USBD_CtlError>
            ret = USBD_FAIL;
 800e914:	2303      	movs	r3, #3
 800e916:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e918:	e008      	b.n	800e92c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800e91a:	6839      	ldr	r1, [r7, #0]
 800e91c:	6878      	ldr	r0, [r7, #4]
 800e91e:	f001 f9e5 	bl	800fcec <USBD_CtlError>
          ret = USBD_FAIL;
 800e922:	2303      	movs	r3, #3
 800e924:	75fb      	strb	r3, [r7, #23]
          break;
 800e926:	e002      	b.n	800e92e <USBD_CDC_Setup+0x176>
          break;
 800e928:	bf00      	nop
 800e92a:	e008      	b.n	800e93e <USBD_CDC_Setup+0x186>
          break;
 800e92c:	bf00      	nop
      }
      break;
 800e92e:	e006      	b.n	800e93e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800e930:	6839      	ldr	r1, [r7, #0]
 800e932:	6878      	ldr	r0, [r7, #4]
 800e934:	f001 f9da 	bl	800fcec <USBD_CtlError>
      ret = USBD_FAIL;
 800e938:	2303      	movs	r3, #3
 800e93a:	75fb      	strb	r3, [r7, #23]
      break;
 800e93c:	bf00      	nop
  }

  return (uint8_t)ret;
 800e93e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e940:	4618      	mov	r0, r3
 800e942:	3718      	adds	r7, #24
 800e944:	46bd      	mov	sp, r7
 800e946:	bd80      	pop	{r7, pc}

0800e948 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e948:	b580      	push	{r7, lr}
 800e94a:	b084      	sub	sp, #16
 800e94c:	af00      	add	r7, sp, #0
 800e94e:	6078      	str	r0, [r7, #4]
 800e950:	460b      	mov	r3, r1
 800e952:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e95a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e962:	2b00      	cmp	r3, #0
 800e964:	d101      	bne.n	800e96a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e966:	2303      	movs	r3, #3
 800e968:	e04f      	b.n	800ea0a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e970:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e972:	78fa      	ldrb	r2, [r7, #3]
 800e974:	6879      	ldr	r1, [r7, #4]
 800e976:	4613      	mov	r3, r2
 800e978:	009b      	lsls	r3, r3, #2
 800e97a:	4413      	add	r3, r2
 800e97c:	009b      	lsls	r3, r3, #2
 800e97e:	440b      	add	r3, r1
 800e980:	3318      	adds	r3, #24
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	2b00      	cmp	r3, #0
 800e986:	d029      	beq.n	800e9dc <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800e988:	78fa      	ldrb	r2, [r7, #3]
 800e98a:	6879      	ldr	r1, [r7, #4]
 800e98c:	4613      	mov	r3, r2
 800e98e:	009b      	lsls	r3, r3, #2
 800e990:	4413      	add	r3, r2
 800e992:	009b      	lsls	r3, r3, #2
 800e994:	440b      	add	r3, r1
 800e996:	3318      	adds	r3, #24
 800e998:	681a      	ldr	r2, [r3, #0]
 800e99a:	78f9      	ldrb	r1, [r7, #3]
 800e99c:	68f8      	ldr	r0, [r7, #12]
 800e99e:	460b      	mov	r3, r1
 800e9a0:	009b      	lsls	r3, r3, #2
 800e9a2:	440b      	add	r3, r1
 800e9a4:	00db      	lsls	r3, r3, #3
 800e9a6:	4403      	add	r3, r0
 800e9a8:	3320      	adds	r3, #32
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	fbb2 f1f3 	udiv	r1, r2, r3
 800e9b0:	fb01 f303 	mul.w	r3, r1, r3
 800e9b4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d110      	bne.n	800e9dc <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800e9ba:	78fa      	ldrb	r2, [r7, #3]
 800e9bc:	6879      	ldr	r1, [r7, #4]
 800e9be:	4613      	mov	r3, r2
 800e9c0:	009b      	lsls	r3, r3, #2
 800e9c2:	4413      	add	r3, r2
 800e9c4:	009b      	lsls	r3, r3, #2
 800e9c6:	440b      	add	r3, r1
 800e9c8:	3318      	adds	r3, #24
 800e9ca:	2200      	movs	r2, #0
 800e9cc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e9ce:	78f9      	ldrb	r1, [r7, #3]
 800e9d0:	2300      	movs	r3, #0
 800e9d2:	2200      	movs	r2, #0
 800e9d4:	6878      	ldr	r0, [r7, #4]
 800e9d6:	f001 ff0c 	bl	80107f2 <USBD_LL_Transmit>
 800e9da:	e015      	b.n	800ea08 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800e9dc:	68bb      	ldr	r3, [r7, #8]
 800e9de:	2200      	movs	r2, #0
 800e9e0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e9ea:	691b      	ldr	r3, [r3, #16]
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d00b      	beq.n	800ea08 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e9f6:	691b      	ldr	r3, [r3, #16]
 800e9f8:	68ba      	ldr	r2, [r7, #8]
 800e9fa:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800e9fe:	68ba      	ldr	r2, [r7, #8]
 800ea00:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800ea04:	78fa      	ldrb	r2, [r7, #3]
 800ea06:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800ea08:	2300      	movs	r3, #0
}
 800ea0a:	4618      	mov	r0, r3
 800ea0c:	3710      	adds	r7, #16
 800ea0e:	46bd      	mov	sp, r7
 800ea10:	bd80      	pop	{r7, pc}

0800ea12 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ea12:	b580      	push	{r7, lr}
 800ea14:	b084      	sub	sp, #16
 800ea16:	af00      	add	r7, sp, #0
 800ea18:	6078      	str	r0, [r7, #4]
 800ea1a:	460b      	mov	r3, r1
 800ea1c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ea24:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d101      	bne.n	800ea34 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ea30:	2303      	movs	r3, #3
 800ea32:	e015      	b.n	800ea60 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800ea34:	78fb      	ldrb	r3, [r7, #3]
 800ea36:	4619      	mov	r1, r3
 800ea38:	6878      	ldr	r0, [r7, #4]
 800ea3a:	f001 ff1c 	bl	8010876 <USBD_LL_GetRxDataSize>
 800ea3e:	4602      	mov	r2, r0
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ea4c:	68db      	ldr	r3, [r3, #12]
 800ea4e:	68fa      	ldr	r2, [r7, #12]
 800ea50:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800ea54:	68fa      	ldr	r2, [r7, #12]
 800ea56:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800ea5a:	4611      	mov	r1, r2
 800ea5c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800ea5e:	2300      	movs	r3, #0
}
 800ea60:	4618      	mov	r0, r3
 800ea62:	3710      	adds	r7, #16
 800ea64:	46bd      	mov	sp, r7
 800ea66:	bd80      	pop	{r7, pc}

0800ea68 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800ea68:	b580      	push	{r7, lr}
 800ea6a:	b084      	sub	sp, #16
 800ea6c:	af00      	add	r7, sp, #0
 800ea6e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ea76:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ea78:	68fb      	ldr	r3, [r7, #12]
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d101      	bne.n	800ea82 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800ea7e:	2303      	movs	r3, #3
 800ea80:	e01a      	b.n	800eab8 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d014      	beq.n	800eab6 <USBD_CDC_EP0_RxReady+0x4e>
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800ea92:	2bff      	cmp	r3, #255	@ 0xff
 800ea94:	d00f      	beq.n	800eab6 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ea9c:	689b      	ldr	r3, [r3, #8]
 800ea9e:	68fa      	ldr	r2, [r7, #12]
 800eaa0:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800eaa4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800eaa6:	68fa      	ldr	r2, [r7, #12]
 800eaa8:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800eaac:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	22ff      	movs	r2, #255	@ 0xff
 800eab2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800eab6:	2300      	movs	r3, #0
}
 800eab8:	4618      	mov	r0, r3
 800eaba:	3710      	adds	r7, #16
 800eabc:	46bd      	mov	sp, r7
 800eabe:	bd80      	pop	{r7, pc}

0800eac0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800eac0:	b480      	push	{r7}
 800eac2:	b083      	sub	sp, #12
 800eac4:	af00      	add	r7, sp, #0
 800eac6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	2243      	movs	r2, #67	@ 0x43
 800eacc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800eace:	4b03      	ldr	r3, [pc, #12]	@ (800eadc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800ead0:	4618      	mov	r0, r3
 800ead2:	370c      	adds	r7, #12
 800ead4:	46bd      	mov	sp, r7
 800ead6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eada:	4770      	bx	lr
 800eadc:	200000b0 	.word	0x200000b0

0800eae0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800eae0:	b480      	push	{r7}
 800eae2:	b083      	sub	sp, #12
 800eae4:	af00      	add	r7, sp, #0
 800eae6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	2243      	movs	r2, #67	@ 0x43
 800eaec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800eaee:	4b03      	ldr	r3, [pc, #12]	@ (800eafc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800eaf0:	4618      	mov	r0, r3
 800eaf2:	370c      	adds	r7, #12
 800eaf4:	46bd      	mov	sp, r7
 800eaf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eafa:	4770      	bx	lr
 800eafc:	2000006c 	.word	0x2000006c

0800eb00 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800eb00:	b480      	push	{r7}
 800eb02:	b083      	sub	sp, #12
 800eb04:	af00      	add	r7, sp, #0
 800eb06:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	2243      	movs	r2, #67	@ 0x43
 800eb0c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800eb0e:	4b03      	ldr	r3, [pc, #12]	@ (800eb1c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800eb10:	4618      	mov	r0, r3
 800eb12:	370c      	adds	r7, #12
 800eb14:	46bd      	mov	sp, r7
 800eb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb1a:	4770      	bx	lr
 800eb1c:	200000f4 	.word	0x200000f4

0800eb20 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800eb20:	b480      	push	{r7}
 800eb22:	b083      	sub	sp, #12
 800eb24:	af00      	add	r7, sp, #0
 800eb26:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	220a      	movs	r2, #10
 800eb2c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800eb2e:	4b03      	ldr	r3, [pc, #12]	@ (800eb3c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800eb30:	4618      	mov	r0, r3
 800eb32:	370c      	adds	r7, #12
 800eb34:	46bd      	mov	sp, r7
 800eb36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb3a:	4770      	bx	lr
 800eb3c:	20000028 	.word	0x20000028

0800eb40 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800eb40:	b480      	push	{r7}
 800eb42:	b083      	sub	sp, #12
 800eb44:	af00      	add	r7, sp, #0
 800eb46:	6078      	str	r0, [r7, #4]
 800eb48:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800eb4a:	683b      	ldr	r3, [r7, #0]
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d101      	bne.n	800eb54 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800eb50:	2303      	movs	r3, #3
 800eb52:	e004      	b.n	800eb5e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	683a      	ldr	r2, [r7, #0]
 800eb58:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800eb5c:	2300      	movs	r3, #0
}
 800eb5e:	4618      	mov	r0, r3
 800eb60:	370c      	adds	r7, #12
 800eb62:	46bd      	mov	sp, r7
 800eb64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb68:	4770      	bx	lr

0800eb6a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800eb6a:	b480      	push	{r7}
 800eb6c:	b087      	sub	sp, #28
 800eb6e:	af00      	add	r7, sp, #0
 800eb70:	60f8      	str	r0, [r7, #12]
 800eb72:	60b9      	str	r1, [r7, #8]
 800eb74:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800eb7c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800eb7e:	697b      	ldr	r3, [r7, #20]
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	d101      	bne.n	800eb88 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800eb84:	2303      	movs	r3, #3
 800eb86:	e008      	b.n	800eb9a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800eb88:	697b      	ldr	r3, [r7, #20]
 800eb8a:	68ba      	ldr	r2, [r7, #8]
 800eb8c:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800eb90:	697b      	ldr	r3, [r7, #20]
 800eb92:	687a      	ldr	r2, [r7, #4]
 800eb94:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800eb98:	2300      	movs	r3, #0
}
 800eb9a:	4618      	mov	r0, r3
 800eb9c:	371c      	adds	r7, #28
 800eb9e:	46bd      	mov	sp, r7
 800eba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eba4:	4770      	bx	lr

0800eba6 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800eba6:	b480      	push	{r7}
 800eba8:	b085      	sub	sp, #20
 800ebaa:	af00      	add	r7, sp, #0
 800ebac:	6078      	str	r0, [r7, #4]
 800ebae:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ebb6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ebb8:	68fb      	ldr	r3, [r7, #12]
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d101      	bne.n	800ebc2 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800ebbe:	2303      	movs	r3, #3
 800ebc0:	e004      	b.n	800ebcc <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800ebc2:	68fb      	ldr	r3, [r7, #12]
 800ebc4:	683a      	ldr	r2, [r7, #0]
 800ebc6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800ebca:	2300      	movs	r3, #0
}
 800ebcc:	4618      	mov	r0, r3
 800ebce:	3714      	adds	r7, #20
 800ebd0:	46bd      	mov	sp, r7
 800ebd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebd6:	4770      	bx	lr

0800ebd8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800ebd8:	b580      	push	{r7, lr}
 800ebda:	b084      	sub	sp, #16
 800ebdc:	af00      	add	r7, sp, #0
 800ebde:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ebe6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800ebe8:	2301      	movs	r3, #1
 800ebea:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d101      	bne.n	800ebfa <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ebf6:	2303      	movs	r3, #3
 800ebf8:	e01a      	b.n	800ec30 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800ebfa:	68bb      	ldr	r3, [r7, #8]
 800ebfc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d114      	bne.n	800ec2e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800ec04:	68bb      	ldr	r3, [r7, #8]
 800ec06:	2201      	movs	r2, #1
 800ec08:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800ec0c:	68bb      	ldr	r3, [r7, #8]
 800ec0e:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800ec16:	68bb      	ldr	r3, [r7, #8]
 800ec18:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800ec1c:	68bb      	ldr	r3, [r7, #8]
 800ec1e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800ec22:	2181      	movs	r1, #129	@ 0x81
 800ec24:	6878      	ldr	r0, [r7, #4]
 800ec26:	f001 fde4 	bl	80107f2 <USBD_LL_Transmit>

    ret = USBD_OK;
 800ec2a:	2300      	movs	r3, #0
 800ec2c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800ec2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec30:	4618      	mov	r0, r3
 800ec32:	3710      	adds	r7, #16
 800ec34:	46bd      	mov	sp, r7
 800ec36:	bd80      	pop	{r7, pc}

0800ec38 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800ec38:	b580      	push	{r7, lr}
 800ec3a:	b084      	sub	sp, #16
 800ec3c:	af00      	add	r7, sp, #0
 800ec3e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ec46:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d101      	bne.n	800ec56 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800ec52:	2303      	movs	r3, #3
 800ec54:	e016      	b.n	800ec84 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	7c1b      	ldrb	r3, [r3, #16]
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	d109      	bne.n	800ec72 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ec5e:	68fb      	ldr	r3, [r7, #12]
 800ec60:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ec64:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ec68:	2101      	movs	r1, #1
 800ec6a:	6878      	ldr	r0, [r7, #4]
 800ec6c:	f001 fde2 	bl	8010834 <USBD_LL_PrepareReceive>
 800ec70:	e007      	b.n	800ec82 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ec78:	2340      	movs	r3, #64	@ 0x40
 800ec7a:	2101      	movs	r1, #1
 800ec7c:	6878      	ldr	r0, [r7, #4]
 800ec7e:	f001 fdd9 	bl	8010834 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ec82:	2300      	movs	r3, #0
}
 800ec84:	4618      	mov	r0, r3
 800ec86:	3710      	adds	r7, #16
 800ec88:	46bd      	mov	sp, r7
 800ec8a:	bd80      	pop	{r7, pc}

0800ec8c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ec8c:	b580      	push	{r7, lr}
 800ec8e:	b086      	sub	sp, #24
 800ec90:	af00      	add	r7, sp, #0
 800ec92:	60f8      	str	r0, [r7, #12]
 800ec94:	60b9      	str	r1, [r7, #8]
 800ec96:	4613      	mov	r3, r2
 800ec98:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ec9a:	68fb      	ldr	r3, [r7, #12]
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d101      	bne.n	800eca4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800eca0:	2303      	movs	r3, #3
 800eca2:	e01f      	b.n	800ece4 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	2200      	movs	r2, #0
 800eca8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800ecac:	68fb      	ldr	r3, [r7, #12]
 800ecae:	2200      	movs	r2, #0
 800ecb0:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	2200      	movs	r2, #0
 800ecb8:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ecbc:	68bb      	ldr	r3, [r7, #8]
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d003      	beq.n	800ecca <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ecc2:	68fb      	ldr	r3, [r7, #12]
 800ecc4:	68ba      	ldr	r2, [r7, #8]
 800ecc6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ecca:	68fb      	ldr	r3, [r7, #12]
 800eccc:	2201      	movs	r2, #1
 800ecce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	79fa      	ldrb	r2, [r7, #7]
 800ecd6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ecd8:	68f8      	ldr	r0, [r7, #12]
 800ecda:	f001 fc41 	bl	8010560 <USBD_LL_Init>
 800ecde:	4603      	mov	r3, r0
 800ece0:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ece2:	7dfb      	ldrb	r3, [r7, #23]
}
 800ece4:	4618      	mov	r0, r3
 800ece6:	3718      	adds	r7, #24
 800ece8:	46bd      	mov	sp, r7
 800ecea:	bd80      	pop	{r7, pc}

0800ecec <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ecec:	b580      	push	{r7, lr}
 800ecee:	b084      	sub	sp, #16
 800ecf0:	af00      	add	r7, sp, #0
 800ecf2:	6078      	str	r0, [r7, #4]
 800ecf4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ecf6:	2300      	movs	r3, #0
 800ecf8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ecfa:	683b      	ldr	r3, [r7, #0]
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	d101      	bne.n	800ed04 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800ed00:	2303      	movs	r3, #3
 800ed02:	e016      	b.n	800ed32 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	683a      	ldr	r2, [r7, #0]
 800ed08:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d00b      	beq.n	800ed30 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed20:	f107 020e 	add.w	r2, r7, #14
 800ed24:	4610      	mov	r0, r2
 800ed26:	4798      	blx	r3
 800ed28:	4602      	mov	r2, r0
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800ed30:	2300      	movs	r3, #0
}
 800ed32:	4618      	mov	r0, r3
 800ed34:	3710      	adds	r7, #16
 800ed36:	46bd      	mov	sp, r7
 800ed38:	bd80      	pop	{r7, pc}

0800ed3a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ed3a:	b580      	push	{r7, lr}
 800ed3c:	b082      	sub	sp, #8
 800ed3e:	af00      	add	r7, sp, #0
 800ed40:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ed42:	6878      	ldr	r0, [r7, #4]
 800ed44:	f001 fc6c 	bl	8010620 <USBD_LL_Start>
 800ed48:	4603      	mov	r3, r0
}
 800ed4a:	4618      	mov	r0, r3
 800ed4c:	3708      	adds	r7, #8
 800ed4e:	46bd      	mov	sp, r7
 800ed50:	bd80      	pop	{r7, pc}

0800ed52 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800ed52:	b480      	push	{r7}
 800ed54:	b083      	sub	sp, #12
 800ed56:	af00      	add	r7, sp, #0
 800ed58:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ed5a:	2300      	movs	r3, #0
}
 800ed5c:	4618      	mov	r0, r3
 800ed5e:	370c      	adds	r7, #12
 800ed60:	46bd      	mov	sp, r7
 800ed62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed66:	4770      	bx	lr

0800ed68 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ed68:	b580      	push	{r7, lr}
 800ed6a:	b084      	sub	sp, #16
 800ed6c:	af00      	add	r7, sp, #0
 800ed6e:	6078      	str	r0, [r7, #4]
 800ed70:	460b      	mov	r3, r1
 800ed72:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800ed74:	2303      	movs	r3, #3
 800ed76:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d009      	beq.n	800ed96 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	78fa      	ldrb	r2, [r7, #3]
 800ed8c:	4611      	mov	r1, r2
 800ed8e:	6878      	ldr	r0, [r7, #4]
 800ed90:	4798      	blx	r3
 800ed92:	4603      	mov	r3, r0
 800ed94:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800ed96:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed98:	4618      	mov	r0, r3
 800ed9a:	3710      	adds	r7, #16
 800ed9c:	46bd      	mov	sp, r7
 800ed9e:	bd80      	pop	{r7, pc}

0800eda0 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800eda0:	b580      	push	{r7, lr}
 800eda2:	b082      	sub	sp, #8
 800eda4:	af00      	add	r7, sp, #0
 800eda6:	6078      	str	r0, [r7, #4]
 800eda8:	460b      	mov	r3, r1
 800edaa:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d007      	beq.n	800edc6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800edbc:	685b      	ldr	r3, [r3, #4]
 800edbe:	78fa      	ldrb	r2, [r7, #3]
 800edc0:	4611      	mov	r1, r2
 800edc2:	6878      	ldr	r0, [r7, #4]
 800edc4:	4798      	blx	r3
  }

  return USBD_OK;
 800edc6:	2300      	movs	r3, #0
}
 800edc8:	4618      	mov	r0, r3
 800edca:	3708      	adds	r7, #8
 800edcc:	46bd      	mov	sp, r7
 800edce:	bd80      	pop	{r7, pc}

0800edd0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800edd0:	b580      	push	{r7, lr}
 800edd2:	b084      	sub	sp, #16
 800edd4:	af00      	add	r7, sp, #0
 800edd6:	6078      	str	r0, [r7, #4]
 800edd8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ede0:	6839      	ldr	r1, [r7, #0]
 800ede2:	4618      	mov	r0, r3
 800ede4:	f000 ff48 	bl	800fc78 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	2201      	movs	r2, #1
 800edec:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800edf6:	461a      	mov	r2, r3
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ee04:	f003 031f 	and.w	r3, r3, #31
 800ee08:	2b02      	cmp	r3, #2
 800ee0a:	d01a      	beq.n	800ee42 <USBD_LL_SetupStage+0x72>
 800ee0c:	2b02      	cmp	r3, #2
 800ee0e:	d822      	bhi.n	800ee56 <USBD_LL_SetupStage+0x86>
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d002      	beq.n	800ee1a <USBD_LL_SetupStage+0x4a>
 800ee14:	2b01      	cmp	r3, #1
 800ee16:	d00a      	beq.n	800ee2e <USBD_LL_SetupStage+0x5e>
 800ee18:	e01d      	b.n	800ee56 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ee20:	4619      	mov	r1, r3
 800ee22:	6878      	ldr	r0, [r7, #4]
 800ee24:	f000 f9f0 	bl	800f208 <USBD_StdDevReq>
 800ee28:	4603      	mov	r3, r0
 800ee2a:	73fb      	strb	r3, [r7, #15]
      break;
 800ee2c:	e020      	b.n	800ee70 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ee34:	4619      	mov	r1, r3
 800ee36:	6878      	ldr	r0, [r7, #4]
 800ee38:	f000 fa54 	bl	800f2e4 <USBD_StdItfReq>
 800ee3c:	4603      	mov	r3, r0
 800ee3e:	73fb      	strb	r3, [r7, #15]
      break;
 800ee40:	e016      	b.n	800ee70 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ee48:	4619      	mov	r1, r3
 800ee4a:	6878      	ldr	r0, [r7, #4]
 800ee4c:	f000 fa93 	bl	800f376 <USBD_StdEPReq>
 800ee50:	4603      	mov	r3, r0
 800ee52:	73fb      	strb	r3, [r7, #15]
      break;
 800ee54:	e00c      	b.n	800ee70 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ee5c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ee60:	b2db      	uxtb	r3, r3
 800ee62:	4619      	mov	r1, r3
 800ee64:	6878      	ldr	r0, [r7, #4]
 800ee66:	f001 fc3b 	bl	80106e0 <USBD_LL_StallEP>
 800ee6a:	4603      	mov	r3, r0
 800ee6c:	73fb      	strb	r3, [r7, #15]
      break;
 800ee6e:	bf00      	nop
  }

  return ret;
 800ee70:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee72:	4618      	mov	r0, r3
 800ee74:	3710      	adds	r7, #16
 800ee76:	46bd      	mov	sp, r7
 800ee78:	bd80      	pop	{r7, pc}

0800ee7a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ee7a:	b580      	push	{r7, lr}
 800ee7c:	b086      	sub	sp, #24
 800ee7e:	af00      	add	r7, sp, #0
 800ee80:	60f8      	str	r0, [r7, #12]
 800ee82:	460b      	mov	r3, r1
 800ee84:	607a      	str	r2, [r7, #4]
 800ee86:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ee88:	7afb      	ldrb	r3, [r7, #11]
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	d138      	bne.n	800ef00 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800ee94:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ee96:	68fb      	ldr	r3, [r7, #12]
 800ee98:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ee9c:	2b03      	cmp	r3, #3
 800ee9e:	d14a      	bne.n	800ef36 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800eea0:	693b      	ldr	r3, [r7, #16]
 800eea2:	689a      	ldr	r2, [r3, #8]
 800eea4:	693b      	ldr	r3, [r7, #16]
 800eea6:	68db      	ldr	r3, [r3, #12]
 800eea8:	429a      	cmp	r2, r3
 800eeaa:	d913      	bls.n	800eed4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800eeac:	693b      	ldr	r3, [r7, #16]
 800eeae:	689a      	ldr	r2, [r3, #8]
 800eeb0:	693b      	ldr	r3, [r7, #16]
 800eeb2:	68db      	ldr	r3, [r3, #12]
 800eeb4:	1ad2      	subs	r2, r2, r3
 800eeb6:	693b      	ldr	r3, [r7, #16]
 800eeb8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800eeba:	693b      	ldr	r3, [r7, #16]
 800eebc:	68da      	ldr	r2, [r3, #12]
 800eebe:	693b      	ldr	r3, [r7, #16]
 800eec0:	689b      	ldr	r3, [r3, #8]
 800eec2:	4293      	cmp	r3, r2
 800eec4:	bf28      	it	cs
 800eec6:	4613      	movcs	r3, r2
 800eec8:	461a      	mov	r2, r3
 800eeca:	6879      	ldr	r1, [r7, #4]
 800eecc:	68f8      	ldr	r0, [r7, #12]
 800eece:	f000 ffc7 	bl	800fe60 <USBD_CtlContinueRx>
 800eed2:	e030      	b.n	800ef36 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eed4:	68fb      	ldr	r3, [r7, #12]
 800eed6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eeda:	b2db      	uxtb	r3, r3
 800eedc:	2b03      	cmp	r3, #3
 800eede:	d10b      	bne.n	800eef8 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800eee0:	68fb      	ldr	r3, [r7, #12]
 800eee2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eee6:	691b      	ldr	r3, [r3, #16]
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d005      	beq.n	800eef8 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800eeec:	68fb      	ldr	r3, [r7, #12]
 800eeee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eef2:	691b      	ldr	r3, [r3, #16]
 800eef4:	68f8      	ldr	r0, [r7, #12]
 800eef6:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800eef8:	68f8      	ldr	r0, [r7, #12]
 800eefa:	f000 ffc2 	bl	800fe82 <USBD_CtlSendStatus>
 800eefe:	e01a      	b.n	800ef36 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ef00:	68fb      	ldr	r3, [r7, #12]
 800ef02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ef06:	b2db      	uxtb	r3, r3
 800ef08:	2b03      	cmp	r3, #3
 800ef0a:	d114      	bne.n	800ef36 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ef12:	699b      	ldr	r3, [r3, #24]
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d00e      	beq.n	800ef36 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800ef18:	68fb      	ldr	r3, [r7, #12]
 800ef1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ef1e:	699b      	ldr	r3, [r3, #24]
 800ef20:	7afa      	ldrb	r2, [r7, #11]
 800ef22:	4611      	mov	r1, r2
 800ef24:	68f8      	ldr	r0, [r7, #12]
 800ef26:	4798      	blx	r3
 800ef28:	4603      	mov	r3, r0
 800ef2a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800ef2c:	7dfb      	ldrb	r3, [r7, #23]
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	d001      	beq.n	800ef36 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800ef32:	7dfb      	ldrb	r3, [r7, #23]
 800ef34:	e000      	b.n	800ef38 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800ef36:	2300      	movs	r3, #0
}
 800ef38:	4618      	mov	r0, r3
 800ef3a:	3718      	adds	r7, #24
 800ef3c:	46bd      	mov	sp, r7
 800ef3e:	bd80      	pop	{r7, pc}

0800ef40 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ef40:	b580      	push	{r7, lr}
 800ef42:	b086      	sub	sp, #24
 800ef44:	af00      	add	r7, sp, #0
 800ef46:	60f8      	str	r0, [r7, #12]
 800ef48:	460b      	mov	r3, r1
 800ef4a:	607a      	str	r2, [r7, #4]
 800ef4c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ef4e:	7afb      	ldrb	r3, [r7, #11]
 800ef50:	2b00      	cmp	r3, #0
 800ef52:	d16b      	bne.n	800f02c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800ef54:	68fb      	ldr	r3, [r7, #12]
 800ef56:	3314      	adds	r3, #20
 800ef58:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ef5a:	68fb      	ldr	r3, [r7, #12]
 800ef5c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ef60:	2b02      	cmp	r3, #2
 800ef62:	d156      	bne.n	800f012 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800ef64:	693b      	ldr	r3, [r7, #16]
 800ef66:	689a      	ldr	r2, [r3, #8]
 800ef68:	693b      	ldr	r3, [r7, #16]
 800ef6a:	68db      	ldr	r3, [r3, #12]
 800ef6c:	429a      	cmp	r2, r3
 800ef6e:	d914      	bls.n	800ef9a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ef70:	693b      	ldr	r3, [r7, #16]
 800ef72:	689a      	ldr	r2, [r3, #8]
 800ef74:	693b      	ldr	r3, [r7, #16]
 800ef76:	68db      	ldr	r3, [r3, #12]
 800ef78:	1ad2      	subs	r2, r2, r3
 800ef7a:	693b      	ldr	r3, [r7, #16]
 800ef7c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800ef7e:	693b      	ldr	r3, [r7, #16]
 800ef80:	689b      	ldr	r3, [r3, #8]
 800ef82:	461a      	mov	r2, r3
 800ef84:	6879      	ldr	r1, [r7, #4]
 800ef86:	68f8      	ldr	r0, [r7, #12]
 800ef88:	f000 ff3c 	bl	800fe04 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ef8c:	2300      	movs	r3, #0
 800ef8e:	2200      	movs	r2, #0
 800ef90:	2100      	movs	r1, #0
 800ef92:	68f8      	ldr	r0, [r7, #12]
 800ef94:	f001 fc4e 	bl	8010834 <USBD_LL_PrepareReceive>
 800ef98:	e03b      	b.n	800f012 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ef9a:	693b      	ldr	r3, [r7, #16]
 800ef9c:	68da      	ldr	r2, [r3, #12]
 800ef9e:	693b      	ldr	r3, [r7, #16]
 800efa0:	689b      	ldr	r3, [r3, #8]
 800efa2:	429a      	cmp	r2, r3
 800efa4:	d11c      	bne.n	800efe0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800efa6:	693b      	ldr	r3, [r7, #16]
 800efa8:	685a      	ldr	r2, [r3, #4]
 800efaa:	693b      	ldr	r3, [r7, #16]
 800efac:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800efae:	429a      	cmp	r2, r3
 800efb0:	d316      	bcc.n	800efe0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800efb2:	693b      	ldr	r3, [r7, #16]
 800efb4:	685a      	ldr	r2, [r3, #4]
 800efb6:	68fb      	ldr	r3, [r7, #12]
 800efb8:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800efbc:	429a      	cmp	r2, r3
 800efbe:	d20f      	bcs.n	800efe0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800efc0:	2200      	movs	r2, #0
 800efc2:	2100      	movs	r1, #0
 800efc4:	68f8      	ldr	r0, [r7, #12]
 800efc6:	f000 ff1d 	bl	800fe04 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800efca:	68fb      	ldr	r3, [r7, #12]
 800efcc:	2200      	movs	r2, #0
 800efce:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800efd2:	2300      	movs	r3, #0
 800efd4:	2200      	movs	r2, #0
 800efd6:	2100      	movs	r1, #0
 800efd8:	68f8      	ldr	r0, [r7, #12]
 800efda:	f001 fc2b 	bl	8010834 <USBD_LL_PrepareReceive>
 800efde:	e018      	b.n	800f012 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800efe0:	68fb      	ldr	r3, [r7, #12]
 800efe2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800efe6:	b2db      	uxtb	r3, r3
 800efe8:	2b03      	cmp	r3, #3
 800efea:	d10b      	bne.n	800f004 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eff2:	68db      	ldr	r3, [r3, #12]
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	d005      	beq.n	800f004 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800eff8:	68fb      	ldr	r3, [r7, #12]
 800effa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800effe:	68db      	ldr	r3, [r3, #12]
 800f000:	68f8      	ldr	r0, [r7, #12]
 800f002:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800f004:	2180      	movs	r1, #128	@ 0x80
 800f006:	68f8      	ldr	r0, [r7, #12]
 800f008:	f001 fb6a 	bl	80106e0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800f00c:	68f8      	ldr	r0, [r7, #12]
 800f00e:	f000 ff4b 	bl	800fea8 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800f018:	2b01      	cmp	r3, #1
 800f01a:	d122      	bne.n	800f062 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800f01c:	68f8      	ldr	r0, [r7, #12]
 800f01e:	f7ff fe98 	bl	800ed52 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	2200      	movs	r2, #0
 800f026:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800f02a:	e01a      	b.n	800f062 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f02c:	68fb      	ldr	r3, [r7, #12]
 800f02e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f032:	b2db      	uxtb	r3, r3
 800f034:	2b03      	cmp	r3, #3
 800f036:	d114      	bne.n	800f062 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f03e:	695b      	ldr	r3, [r3, #20]
 800f040:	2b00      	cmp	r3, #0
 800f042:	d00e      	beq.n	800f062 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800f044:	68fb      	ldr	r3, [r7, #12]
 800f046:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f04a:	695b      	ldr	r3, [r3, #20]
 800f04c:	7afa      	ldrb	r2, [r7, #11]
 800f04e:	4611      	mov	r1, r2
 800f050:	68f8      	ldr	r0, [r7, #12]
 800f052:	4798      	blx	r3
 800f054:	4603      	mov	r3, r0
 800f056:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800f058:	7dfb      	ldrb	r3, [r7, #23]
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d001      	beq.n	800f062 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800f05e:	7dfb      	ldrb	r3, [r7, #23]
 800f060:	e000      	b.n	800f064 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800f062:	2300      	movs	r3, #0
}
 800f064:	4618      	mov	r0, r3
 800f066:	3718      	adds	r7, #24
 800f068:	46bd      	mov	sp, r7
 800f06a:	bd80      	pop	{r7, pc}

0800f06c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800f06c:	b580      	push	{r7, lr}
 800f06e:	b082      	sub	sp, #8
 800f070:	af00      	add	r7, sp, #0
 800f072:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	2201      	movs	r2, #1
 800f078:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	2200      	movs	r2, #0
 800f080:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	2200      	movs	r2, #0
 800f088:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	2200      	movs	r2, #0
 800f08e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d101      	bne.n	800f0a0 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800f09c:	2303      	movs	r3, #3
 800f09e:	e02f      	b.n	800f100 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d00f      	beq.n	800f0ca <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f0b0:	685b      	ldr	r3, [r3, #4]
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	d009      	beq.n	800f0ca <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f0bc:	685b      	ldr	r3, [r3, #4]
 800f0be:	687a      	ldr	r2, [r7, #4]
 800f0c0:	6852      	ldr	r2, [r2, #4]
 800f0c2:	b2d2      	uxtb	r2, r2
 800f0c4:	4611      	mov	r1, r2
 800f0c6:	6878      	ldr	r0, [r7, #4]
 800f0c8:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f0ca:	2340      	movs	r3, #64	@ 0x40
 800f0cc:	2200      	movs	r2, #0
 800f0ce:	2100      	movs	r1, #0
 800f0d0:	6878      	ldr	r0, [r7, #4]
 800f0d2:	f001 fac0 	bl	8010656 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	2201      	movs	r2, #1
 800f0da:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	2240      	movs	r2, #64	@ 0x40
 800f0e2:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f0e6:	2340      	movs	r3, #64	@ 0x40
 800f0e8:	2200      	movs	r2, #0
 800f0ea:	2180      	movs	r1, #128	@ 0x80
 800f0ec:	6878      	ldr	r0, [r7, #4]
 800f0ee:	f001 fab2 	bl	8010656 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	2201      	movs	r2, #1
 800f0f6:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	2240      	movs	r2, #64	@ 0x40
 800f0fc:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800f0fe:	2300      	movs	r3, #0
}
 800f100:	4618      	mov	r0, r3
 800f102:	3708      	adds	r7, #8
 800f104:	46bd      	mov	sp, r7
 800f106:	bd80      	pop	{r7, pc}

0800f108 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800f108:	b480      	push	{r7}
 800f10a:	b083      	sub	sp, #12
 800f10c:	af00      	add	r7, sp, #0
 800f10e:	6078      	str	r0, [r7, #4]
 800f110:	460b      	mov	r3, r1
 800f112:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	78fa      	ldrb	r2, [r7, #3]
 800f118:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800f11a:	2300      	movs	r3, #0
}
 800f11c:	4618      	mov	r0, r3
 800f11e:	370c      	adds	r7, #12
 800f120:	46bd      	mov	sp, r7
 800f122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f126:	4770      	bx	lr

0800f128 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800f128:	b480      	push	{r7}
 800f12a:	b083      	sub	sp, #12
 800f12c:	af00      	add	r7, sp, #0
 800f12e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f136:	b2da      	uxtb	r2, r3
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	2204      	movs	r2, #4
 800f142:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800f146:	2300      	movs	r3, #0
}
 800f148:	4618      	mov	r0, r3
 800f14a:	370c      	adds	r7, #12
 800f14c:	46bd      	mov	sp, r7
 800f14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f152:	4770      	bx	lr

0800f154 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800f154:	b480      	push	{r7}
 800f156:	b083      	sub	sp, #12
 800f158:	af00      	add	r7, sp, #0
 800f15a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f162:	b2db      	uxtb	r3, r3
 800f164:	2b04      	cmp	r3, #4
 800f166:	d106      	bne.n	800f176 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800f16e:	b2da      	uxtb	r2, r3
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800f176:	2300      	movs	r3, #0
}
 800f178:	4618      	mov	r0, r3
 800f17a:	370c      	adds	r7, #12
 800f17c:	46bd      	mov	sp, r7
 800f17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f182:	4770      	bx	lr

0800f184 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800f184:	b580      	push	{r7, lr}
 800f186:	b082      	sub	sp, #8
 800f188:	af00      	add	r7, sp, #0
 800f18a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f192:	2b00      	cmp	r3, #0
 800f194:	d101      	bne.n	800f19a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800f196:	2303      	movs	r3, #3
 800f198:	e012      	b.n	800f1c0 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f1a0:	b2db      	uxtb	r3, r3
 800f1a2:	2b03      	cmp	r3, #3
 800f1a4:	d10b      	bne.n	800f1be <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f1ac:	69db      	ldr	r3, [r3, #28]
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d005      	beq.n	800f1be <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f1b8:	69db      	ldr	r3, [r3, #28]
 800f1ba:	6878      	ldr	r0, [r7, #4]
 800f1bc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f1be:	2300      	movs	r3, #0
}
 800f1c0:	4618      	mov	r0, r3
 800f1c2:	3708      	adds	r7, #8
 800f1c4:	46bd      	mov	sp, r7
 800f1c6:	bd80      	pop	{r7, pc}

0800f1c8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800f1c8:	b480      	push	{r7}
 800f1ca:	b087      	sub	sp, #28
 800f1cc:	af00      	add	r7, sp, #0
 800f1ce:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800f1d4:	697b      	ldr	r3, [r7, #20]
 800f1d6:	781b      	ldrb	r3, [r3, #0]
 800f1d8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800f1da:	697b      	ldr	r3, [r7, #20]
 800f1dc:	3301      	adds	r3, #1
 800f1de:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800f1e0:	697b      	ldr	r3, [r7, #20]
 800f1e2:	781b      	ldrb	r3, [r3, #0]
 800f1e4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800f1e6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800f1ea:	021b      	lsls	r3, r3, #8
 800f1ec:	b21a      	sxth	r2, r3
 800f1ee:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f1f2:	4313      	orrs	r3, r2
 800f1f4:	b21b      	sxth	r3, r3
 800f1f6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800f1f8:	89fb      	ldrh	r3, [r7, #14]
}
 800f1fa:	4618      	mov	r0, r3
 800f1fc:	371c      	adds	r7, #28
 800f1fe:	46bd      	mov	sp, r7
 800f200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f204:	4770      	bx	lr
	...

0800f208 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f208:	b580      	push	{r7, lr}
 800f20a:	b084      	sub	sp, #16
 800f20c:	af00      	add	r7, sp, #0
 800f20e:	6078      	str	r0, [r7, #4]
 800f210:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f212:	2300      	movs	r3, #0
 800f214:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f216:	683b      	ldr	r3, [r7, #0]
 800f218:	781b      	ldrb	r3, [r3, #0]
 800f21a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f21e:	2b40      	cmp	r3, #64	@ 0x40
 800f220:	d005      	beq.n	800f22e <USBD_StdDevReq+0x26>
 800f222:	2b40      	cmp	r3, #64	@ 0x40
 800f224:	d853      	bhi.n	800f2ce <USBD_StdDevReq+0xc6>
 800f226:	2b00      	cmp	r3, #0
 800f228:	d00b      	beq.n	800f242 <USBD_StdDevReq+0x3a>
 800f22a:	2b20      	cmp	r3, #32
 800f22c:	d14f      	bne.n	800f2ce <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f234:	689b      	ldr	r3, [r3, #8]
 800f236:	6839      	ldr	r1, [r7, #0]
 800f238:	6878      	ldr	r0, [r7, #4]
 800f23a:	4798      	blx	r3
 800f23c:	4603      	mov	r3, r0
 800f23e:	73fb      	strb	r3, [r7, #15]
      break;
 800f240:	e04a      	b.n	800f2d8 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f242:	683b      	ldr	r3, [r7, #0]
 800f244:	785b      	ldrb	r3, [r3, #1]
 800f246:	2b09      	cmp	r3, #9
 800f248:	d83b      	bhi.n	800f2c2 <USBD_StdDevReq+0xba>
 800f24a:	a201      	add	r2, pc, #4	@ (adr r2, 800f250 <USBD_StdDevReq+0x48>)
 800f24c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f250:	0800f2a5 	.word	0x0800f2a5
 800f254:	0800f2b9 	.word	0x0800f2b9
 800f258:	0800f2c3 	.word	0x0800f2c3
 800f25c:	0800f2af 	.word	0x0800f2af
 800f260:	0800f2c3 	.word	0x0800f2c3
 800f264:	0800f283 	.word	0x0800f283
 800f268:	0800f279 	.word	0x0800f279
 800f26c:	0800f2c3 	.word	0x0800f2c3
 800f270:	0800f29b 	.word	0x0800f29b
 800f274:	0800f28d 	.word	0x0800f28d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800f278:	6839      	ldr	r1, [r7, #0]
 800f27a:	6878      	ldr	r0, [r7, #4]
 800f27c:	f000 f9de 	bl	800f63c <USBD_GetDescriptor>
          break;
 800f280:	e024      	b.n	800f2cc <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800f282:	6839      	ldr	r1, [r7, #0]
 800f284:	6878      	ldr	r0, [r7, #4]
 800f286:	f000 fb6d 	bl	800f964 <USBD_SetAddress>
          break;
 800f28a:	e01f      	b.n	800f2cc <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800f28c:	6839      	ldr	r1, [r7, #0]
 800f28e:	6878      	ldr	r0, [r7, #4]
 800f290:	f000 fbac 	bl	800f9ec <USBD_SetConfig>
 800f294:	4603      	mov	r3, r0
 800f296:	73fb      	strb	r3, [r7, #15]
          break;
 800f298:	e018      	b.n	800f2cc <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800f29a:	6839      	ldr	r1, [r7, #0]
 800f29c:	6878      	ldr	r0, [r7, #4]
 800f29e:	f000 fc4b 	bl	800fb38 <USBD_GetConfig>
          break;
 800f2a2:	e013      	b.n	800f2cc <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800f2a4:	6839      	ldr	r1, [r7, #0]
 800f2a6:	6878      	ldr	r0, [r7, #4]
 800f2a8:	f000 fc7c 	bl	800fba4 <USBD_GetStatus>
          break;
 800f2ac:	e00e      	b.n	800f2cc <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800f2ae:	6839      	ldr	r1, [r7, #0]
 800f2b0:	6878      	ldr	r0, [r7, #4]
 800f2b2:	f000 fcab 	bl	800fc0c <USBD_SetFeature>
          break;
 800f2b6:	e009      	b.n	800f2cc <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800f2b8:	6839      	ldr	r1, [r7, #0]
 800f2ba:	6878      	ldr	r0, [r7, #4]
 800f2bc:	f000 fcba 	bl	800fc34 <USBD_ClrFeature>
          break;
 800f2c0:	e004      	b.n	800f2cc <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800f2c2:	6839      	ldr	r1, [r7, #0]
 800f2c4:	6878      	ldr	r0, [r7, #4]
 800f2c6:	f000 fd11 	bl	800fcec <USBD_CtlError>
          break;
 800f2ca:	bf00      	nop
      }
      break;
 800f2cc:	e004      	b.n	800f2d8 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800f2ce:	6839      	ldr	r1, [r7, #0]
 800f2d0:	6878      	ldr	r0, [r7, #4]
 800f2d2:	f000 fd0b 	bl	800fcec <USBD_CtlError>
      break;
 800f2d6:	bf00      	nop
  }

  return ret;
 800f2d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2da:	4618      	mov	r0, r3
 800f2dc:	3710      	adds	r7, #16
 800f2de:	46bd      	mov	sp, r7
 800f2e0:	bd80      	pop	{r7, pc}
 800f2e2:	bf00      	nop

0800f2e4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f2e4:	b580      	push	{r7, lr}
 800f2e6:	b084      	sub	sp, #16
 800f2e8:	af00      	add	r7, sp, #0
 800f2ea:	6078      	str	r0, [r7, #4]
 800f2ec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f2ee:	2300      	movs	r3, #0
 800f2f0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f2f2:	683b      	ldr	r3, [r7, #0]
 800f2f4:	781b      	ldrb	r3, [r3, #0]
 800f2f6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f2fa:	2b40      	cmp	r3, #64	@ 0x40
 800f2fc:	d005      	beq.n	800f30a <USBD_StdItfReq+0x26>
 800f2fe:	2b40      	cmp	r3, #64	@ 0x40
 800f300:	d82f      	bhi.n	800f362 <USBD_StdItfReq+0x7e>
 800f302:	2b00      	cmp	r3, #0
 800f304:	d001      	beq.n	800f30a <USBD_StdItfReq+0x26>
 800f306:	2b20      	cmp	r3, #32
 800f308:	d12b      	bne.n	800f362 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f310:	b2db      	uxtb	r3, r3
 800f312:	3b01      	subs	r3, #1
 800f314:	2b02      	cmp	r3, #2
 800f316:	d81d      	bhi.n	800f354 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f318:	683b      	ldr	r3, [r7, #0]
 800f31a:	889b      	ldrh	r3, [r3, #4]
 800f31c:	b2db      	uxtb	r3, r3
 800f31e:	2b01      	cmp	r3, #1
 800f320:	d813      	bhi.n	800f34a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f328:	689b      	ldr	r3, [r3, #8]
 800f32a:	6839      	ldr	r1, [r7, #0]
 800f32c:	6878      	ldr	r0, [r7, #4]
 800f32e:	4798      	blx	r3
 800f330:	4603      	mov	r3, r0
 800f332:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f334:	683b      	ldr	r3, [r7, #0]
 800f336:	88db      	ldrh	r3, [r3, #6]
 800f338:	2b00      	cmp	r3, #0
 800f33a:	d110      	bne.n	800f35e <USBD_StdItfReq+0x7a>
 800f33c:	7bfb      	ldrb	r3, [r7, #15]
 800f33e:	2b00      	cmp	r3, #0
 800f340:	d10d      	bne.n	800f35e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800f342:	6878      	ldr	r0, [r7, #4]
 800f344:	f000 fd9d 	bl	800fe82 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800f348:	e009      	b.n	800f35e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800f34a:	6839      	ldr	r1, [r7, #0]
 800f34c:	6878      	ldr	r0, [r7, #4]
 800f34e:	f000 fccd 	bl	800fcec <USBD_CtlError>
          break;
 800f352:	e004      	b.n	800f35e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800f354:	6839      	ldr	r1, [r7, #0]
 800f356:	6878      	ldr	r0, [r7, #4]
 800f358:	f000 fcc8 	bl	800fcec <USBD_CtlError>
          break;
 800f35c:	e000      	b.n	800f360 <USBD_StdItfReq+0x7c>
          break;
 800f35e:	bf00      	nop
      }
      break;
 800f360:	e004      	b.n	800f36c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800f362:	6839      	ldr	r1, [r7, #0]
 800f364:	6878      	ldr	r0, [r7, #4]
 800f366:	f000 fcc1 	bl	800fcec <USBD_CtlError>
      break;
 800f36a:	bf00      	nop
  }

  return ret;
 800f36c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f36e:	4618      	mov	r0, r3
 800f370:	3710      	adds	r7, #16
 800f372:	46bd      	mov	sp, r7
 800f374:	bd80      	pop	{r7, pc}

0800f376 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f376:	b580      	push	{r7, lr}
 800f378:	b084      	sub	sp, #16
 800f37a:	af00      	add	r7, sp, #0
 800f37c:	6078      	str	r0, [r7, #4]
 800f37e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800f380:	2300      	movs	r3, #0
 800f382:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800f384:	683b      	ldr	r3, [r7, #0]
 800f386:	889b      	ldrh	r3, [r3, #4]
 800f388:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f38a:	683b      	ldr	r3, [r7, #0]
 800f38c:	781b      	ldrb	r3, [r3, #0]
 800f38e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f392:	2b40      	cmp	r3, #64	@ 0x40
 800f394:	d007      	beq.n	800f3a6 <USBD_StdEPReq+0x30>
 800f396:	2b40      	cmp	r3, #64	@ 0x40
 800f398:	f200 8145 	bhi.w	800f626 <USBD_StdEPReq+0x2b0>
 800f39c:	2b00      	cmp	r3, #0
 800f39e:	d00c      	beq.n	800f3ba <USBD_StdEPReq+0x44>
 800f3a0:	2b20      	cmp	r3, #32
 800f3a2:	f040 8140 	bne.w	800f626 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f3ac:	689b      	ldr	r3, [r3, #8]
 800f3ae:	6839      	ldr	r1, [r7, #0]
 800f3b0:	6878      	ldr	r0, [r7, #4]
 800f3b2:	4798      	blx	r3
 800f3b4:	4603      	mov	r3, r0
 800f3b6:	73fb      	strb	r3, [r7, #15]
      break;
 800f3b8:	e13a      	b.n	800f630 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f3ba:	683b      	ldr	r3, [r7, #0]
 800f3bc:	785b      	ldrb	r3, [r3, #1]
 800f3be:	2b03      	cmp	r3, #3
 800f3c0:	d007      	beq.n	800f3d2 <USBD_StdEPReq+0x5c>
 800f3c2:	2b03      	cmp	r3, #3
 800f3c4:	f300 8129 	bgt.w	800f61a <USBD_StdEPReq+0x2a4>
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d07f      	beq.n	800f4cc <USBD_StdEPReq+0x156>
 800f3cc:	2b01      	cmp	r3, #1
 800f3ce:	d03c      	beq.n	800f44a <USBD_StdEPReq+0xd4>
 800f3d0:	e123      	b.n	800f61a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f3d8:	b2db      	uxtb	r3, r3
 800f3da:	2b02      	cmp	r3, #2
 800f3dc:	d002      	beq.n	800f3e4 <USBD_StdEPReq+0x6e>
 800f3de:	2b03      	cmp	r3, #3
 800f3e0:	d016      	beq.n	800f410 <USBD_StdEPReq+0x9a>
 800f3e2:	e02c      	b.n	800f43e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f3e4:	7bbb      	ldrb	r3, [r7, #14]
 800f3e6:	2b00      	cmp	r3, #0
 800f3e8:	d00d      	beq.n	800f406 <USBD_StdEPReq+0x90>
 800f3ea:	7bbb      	ldrb	r3, [r7, #14]
 800f3ec:	2b80      	cmp	r3, #128	@ 0x80
 800f3ee:	d00a      	beq.n	800f406 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f3f0:	7bbb      	ldrb	r3, [r7, #14]
 800f3f2:	4619      	mov	r1, r3
 800f3f4:	6878      	ldr	r0, [r7, #4]
 800f3f6:	f001 f973 	bl	80106e0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f3fa:	2180      	movs	r1, #128	@ 0x80
 800f3fc:	6878      	ldr	r0, [r7, #4]
 800f3fe:	f001 f96f 	bl	80106e0 <USBD_LL_StallEP>
 800f402:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f404:	e020      	b.n	800f448 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800f406:	6839      	ldr	r1, [r7, #0]
 800f408:	6878      	ldr	r0, [r7, #4]
 800f40a:	f000 fc6f 	bl	800fcec <USBD_CtlError>
              break;
 800f40e:	e01b      	b.n	800f448 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f410:	683b      	ldr	r3, [r7, #0]
 800f412:	885b      	ldrh	r3, [r3, #2]
 800f414:	2b00      	cmp	r3, #0
 800f416:	d10e      	bne.n	800f436 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800f418:	7bbb      	ldrb	r3, [r7, #14]
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	d00b      	beq.n	800f436 <USBD_StdEPReq+0xc0>
 800f41e:	7bbb      	ldrb	r3, [r7, #14]
 800f420:	2b80      	cmp	r3, #128	@ 0x80
 800f422:	d008      	beq.n	800f436 <USBD_StdEPReq+0xc0>
 800f424:	683b      	ldr	r3, [r7, #0]
 800f426:	88db      	ldrh	r3, [r3, #6]
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d104      	bne.n	800f436 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800f42c:	7bbb      	ldrb	r3, [r7, #14]
 800f42e:	4619      	mov	r1, r3
 800f430:	6878      	ldr	r0, [r7, #4]
 800f432:	f001 f955 	bl	80106e0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800f436:	6878      	ldr	r0, [r7, #4]
 800f438:	f000 fd23 	bl	800fe82 <USBD_CtlSendStatus>

              break;
 800f43c:	e004      	b.n	800f448 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800f43e:	6839      	ldr	r1, [r7, #0]
 800f440:	6878      	ldr	r0, [r7, #4]
 800f442:	f000 fc53 	bl	800fcec <USBD_CtlError>
              break;
 800f446:	bf00      	nop
          }
          break;
 800f448:	e0ec      	b.n	800f624 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f450:	b2db      	uxtb	r3, r3
 800f452:	2b02      	cmp	r3, #2
 800f454:	d002      	beq.n	800f45c <USBD_StdEPReq+0xe6>
 800f456:	2b03      	cmp	r3, #3
 800f458:	d016      	beq.n	800f488 <USBD_StdEPReq+0x112>
 800f45a:	e030      	b.n	800f4be <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f45c:	7bbb      	ldrb	r3, [r7, #14]
 800f45e:	2b00      	cmp	r3, #0
 800f460:	d00d      	beq.n	800f47e <USBD_StdEPReq+0x108>
 800f462:	7bbb      	ldrb	r3, [r7, #14]
 800f464:	2b80      	cmp	r3, #128	@ 0x80
 800f466:	d00a      	beq.n	800f47e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f468:	7bbb      	ldrb	r3, [r7, #14]
 800f46a:	4619      	mov	r1, r3
 800f46c:	6878      	ldr	r0, [r7, #4]
 800f46e:	f001 f937 	bl	80106e0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f472:	2180      	movs	r1, #128	@ 0x80
 800f474:	6878      	ldr	r0, [r7, #4]
 800f476:	f001 f933 	bl	80106e0 <USBD_LL_StallEP>
 800f47a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f47c:	e025      	b.n	800f4ca <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800f47e:	6839      	ldr	r1, [r7, #0]
 800f480:	6878      	ldr	r0, [r7, #4]
 800f482:	f000 fc33 	bl	800fcec <USBD_CtlError>
              break;
 800f486:	e020      	b.n	800f4ca <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f488:	683b      	ldr	r3, [r7, #0]
 800f48a:	885b      	ldrh	r3, [r3, #2]
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	d11b      	bne.n	800f4c8 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800f490:	7bbb      	ldrb	r3, [r7, #14]
 800f492:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f496:	2b00      	cmp	r3, #0
 800f498:	d004      	beq.n	800f4a4 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800f49a:	7bbb      	ldrb	r3, [r7, #14]
 800f49c:	4619      	mov	r1, r3
 800f49e:	6878      	ldr	r0, [r7, #4]
 800f4a0:	f001 f93d 	bl	801071e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800f4a4:	6878      	ldr	r0, [r7, #4]
 800f4a6:	f000 fcec 	bl	800fe82 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f4b0:	689b      	ldr	r3, [r3, #8]
 800f4b2:	6839      	ldr	r1, [r7, #0]
 800f4b4:	6878      	ldr	r0, [r7, #4]
 800f4b6:	4798      	blx	r3
 800f4b8:	4603      	mov	r3, r0
 800f4ba:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800f4bc:	e004      	b.n	800f4c8 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800f4be:	6839      	ldr	r1, [r7, #0]
 800f4c0:	6878      	ldr	r0, [r7, #4]
 800f4c2:	f000 fc13 	bl	800fcec <USBD_CtlError>
              break;
 800f4c6:	e000      	b.n	800f4ca <USBD_StdEPReq+0x154>
              break;
 800f4c8:	bf00      	nop
          }
          break;
 800f4ca:	e0ab      	b.n	800f624 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f4d2:	b2db      	uxtb	r3, r3
 800f4d4:	2b02      	cmp	r3, #2
 800f4d6:	d002      	beq.n	800f4de <USBD_StdEPReq+0x168>
 800f4d8:	2b03      	cmp	r3, #3
 800f4da:	d032      	beq.n	800f542 <USBD_StdEPReq+0x1cc>
 800f4dc:	e097      	b.n	800f60e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f4de:	7bbb      	ldrb	r3, [r7, #14]
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	d007      	beq.n	800f4f4 <USBD_StdEPReq+0x17e>
 800f4e4:	7bbb      	ldrb	r3, [r7, #14]
 800f4e6:	2b80      	cmp	r3, #128	@ 0x80
 800f4e8:	d004      	beq.n	800f4f4 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800f4ea:	6839      	ldr	r1, [r7, #0]
 800f4ec:	6878      	ldr	r0, [r7, #4]
 800f4ee:	f000 fbfd 	bl	800fcec <USBD_CtlError>
                break;
 800f4f2:	e091      	b.n	800f618 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f4f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	da0b      	bge.n	800f514 <USBD_StdEPReq+0x19e>
 800f4fc:	7bbb      	ldrb	r3, [r7, #14]
 800f4fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f502:	4613      	mov	r3, r2
 800f504:	009b      	lsls	r3, r3, #2
 800f506:	4413      	add	r3, r2
 800f508:	009b      	lsls	r3, r3, #2
 800f50a:	3310      	adds	r3, #16
 800f50c:	687a      	ldr	r2, [r7, #4]
 800f50e:	4413      	add	r3, r2
 800f510:	3304      	adds	r3, #4
 800f512:	e00b      	b.n	800f52c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f514:	7bbb      	ldrb	r3, [r7, #14]
 800f516:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f51a:	4613      	mov	r3, r2
 800f51c:	009b      	lsls	r3, r3, #2
 800f51e:	4413      	add	r3, r2
 800f520:	009b      	lsls	r3, r3, #2
 800f522:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f526:	687a      	ldr	r2, [r7, #4]
 800f528:	4413      	add	r3, r2
 800f52a:	3304      	adds	r3, #4
 800f52c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800f52e:	68bb      	ldr	r3, [r7, #8]
 800f530:	2200      	movs	r2, #0
 800f532:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f534:	68bb      	ldr	r3, [r7, #8]
 800f536:	2202      	movs	r2, #2
 800f538:	4619      	mov	r1, r3
 800f53a:	6878      	ldr	r0, [r7, #4]
 800f53c:	f000 fc47 	bl	800fdce <USBD_CtlSendData>
              break;
 800f540:	e06a      	b.n	800f618 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800f542:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f546:	2b00      	cmp	r3, #0
 800f548:	da11      	bge.n	800f56e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f54a:	7bbb      	ldrb	r3, [r7, #14]
 800f54c:	f003 020f 	and.w	r2, r3, #15
 800f550:	6879      	ldr	r1, [r7, #4]
 800f552:	4613      	mov	r3, r2
 800f554:	009b      	lsls	r3, r3, #2
 800f556:	4413      	add	r3, r2
 800f558:	009b      	lsls	r3, r3, #2
 800f55a:	440b      	add	r3, r1
 800f55c:	3324      	adds	r3, #36	@ 0x24
 800f55e:	881b      	ldrh	r3, [r3, #0]
 800f560:	2b00      	cmp	r3, #0
 800f562:	d117      	bne.n	800f594 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800f564:	6839      	ldr	r1, [r7, #0]
 800f566:	6878      	ldr	r0, [r7, #4]
 800f568:	f000 fbc0 	bl	800fcec <USBD_CtlError>
                  break;
 800f56c:	e054      	b.n	800f618 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800f56e:	7bbb      	ldrb	r3, [r7, #14]
 800f570:	f003 020f 	and.w	r2, r3, #15
 800f574:	6879      	ldr	r1, [r7, #4]
 800f576:	4613      	mov	r3, r2
 800f578:	009b      	lsls	r3, r3, #2
 800f57a:	4413      	add	r3, r2
 800f57c:	009b      	lsls	r3, r3, #2
 800f57e:	440b      	add	r3, r1
 800f580:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f584:	881b      	ldrh	r3, [r3, #0]
 800f586:	2b00      	cmp	r3, #0
 800f588:	d104      	bne.n	800f594 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800f58a:	6839      	ldr	r1, [r7, #0]
 800f58c:	6878      	ldr	r0, [r7, #4]
 800f58e:	f000 fbad 	bl	800fcec <USBD_CtlError>
                  break;
 800f592:	e041      	b.n	800f618 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f594:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f598:	2b00      	cmp	r3, #0
 800f59a:	da0b      	bge.n	800f5b4 <USBD_StdEPReq+0x23e>
 800f59c:	7bbb      	ldrb	r3, [r7, #14]
 800f59e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f5a2:	4613      	mov	r3, r2
 800f5a4:	009b      	lsls	r3, r3, #2
 800f5a6:	4413      	add	r3, r2
 800f5a8:	009b      	lsls	r3, r3, #2
 800f5aa:	3310      	adds	r3, #16
 800f5ac:	687a      	ldr	r2, [r7, #4]
 800f5ae:	4413      	add	r3, r2
 800f5b0:	3304      	adds	r3, #4
 800f5b2:	e00b      	b.n	800f5cc <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f5b4:	7bbb      	ldrb	r3, [r7, #14]
 800f5b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f5ba:	4613      	mov	r3, r2
 800f5bc:	009b      	lsls	r3, r3, #2
 800f5be:	4413      	add	r3, r2
 800f5c0:	009b      	lsls	r3, r3, #2
 800f5c2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f5c6:	687a      	ldr	r2, [r7, #4]
 800f5c8:	4413      	add	r3, r2
 800f5ca:	3304      	adds	r3, #4
 800f5cc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f5ce:	7bbb      	ldrb	r3, [r7, #14]
 800f5d0:	2b00      	cmp	r3, #0
 800f5d2:	d002      	beq.n	800f5da <USBD_StdEPReq+0x264>
 800f5d4:	7bbb      	ldrb	r3, [r7, #14]
 800f5d6:	2b80      	cmp	r3, #128	@ 0x80
 800f5d8:	d103      	bne.n	800f5e2 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800f5da:	68bb      	ldr	r3, [r7, #8]
 800f5dc:	2200      	movs	r2, #0
 800f5de:	601a      	str	r2, [r3, #0]
 800f5e0:	e00e      	b.n	800f600 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800f5e2:	7bbb      	ldrb	r3, [r7, #14]
 800f5e4:	4619      	mov	r1, r3
 800f5e6:	6878      	ldr	r0, [r7, #4]
 800f5e8:	f001 f8b8 	bl	801075c <USBD_LL_IsStallEP>
 800f5ec:	4603      	mov	r3, r0
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d003      	beq.n	800f5fa <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800f5f2:	68bb      	ldr	r3, [r7, #8]
 800f5f4:	2201      	movs	r2, #1
 800f5f6:	601a      	str	r2, [r3, #0]
 800f5f8:	e002      	b.n	800f600 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800f5fa:	68bb      	ldr	r3, [r7, #8]
 800f5fc:	2200      	movs	r2, #0
 800f5fe:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f600:	68bb      	ldr	r3, [r7, #8]
 800f602:	2202      	movs	r2, #2
 800f604:	4619      	mov	r1, r3
 800f606:	6878      	ldr	r0, [r7, #4]
 800f608:	f000 fbe1 	bl	800fdce <USBD_CtlSendData>
              break;
 800f60c:	e004      	b.n	800f618 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800f60e:	6839      	ldr	r1, [r7, #0]
 800f610:	6878      	ldr	r0, [r7, #4]
 800f612:	f000 fb6b 	bl	800fcec <USBD_CtlError>
              break;
 800f616:	bf00      	nop
          }
          break;
 800f618:	e004      	b.n	800f624 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800f61a:	6839      	ldr	r1, [r7, #0]
 800f61c:	6878      	ldr	r0, [r7, #4]
 800f61e:	f000 fb65 	bl	800fcec <USBD_CtlError>
          break;
 800f622:	bf00      	nop
      }
      break;
 800f624:	e004      	b.n	800f630 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800f626:	6839      	ldr	r1, [r7, #0]
 800f628:	6878      	ldr	r0, [r7, #4]
 800f62a:	f000 fb5f 	bl	800fcec <USBD_CtlError>
      break;
 800f62e:	bf00      	nop
  }

  return ret;
 800f630:	7bfb      	ldrb	r3, [r7, #15]
}
 800f632:	4618      	mov	r0, r3
 800f634:	3710      	adds	r7, #16
 800f636:	46bd      	mov	sp, r7
 800f638:	bd80      	pop	{r7, pc}
	...

0800f63c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f63c:	b580      	push	{r7, lr}
 800f63e:	b084      	sub	sp, #16
 800f640:	af00      	add	r7, sp, #0
 800f642:	6078      	str	r0, [r7, #4]
 800f644:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f646:	2300      	movs	r3, #0
 800f648:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800f64a:	2300      	movs	r3, #0
 800f64c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800f64e:	2300      	movs	r3, #0
 800f650:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800f652:	683b      	ldr	r3, [r7, #0]
 800f654:	885b      	ldrh	r3, [r3, #2]
 800f656:	0a1b      	lsrs	r3, r3, #8
 800f658:	b29b      	uxth	r3, r3
 800f65a:	3b01      	subs	r3, #1
 800f65c:	2b0e      	cmp	r3, #14
 800f65e:	f200 8152 	bhi.w	800f906 <USBD_GetDescriptor+0x2ca>
 800f662:	a201      	add	r2, pc, #4	@ (adr r2, 800f668 <USBD_GetDescriptor+0x2c>)
 800f664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f668:	0800f6d9 	.word	0x0800f6d9
 800f66c:	0800f6f1 	.word	0x0800f6f1
 800f670:	0800f731 	.word	0x0800f731
 800f674:	0800f907 	.word	0x0800f907
 800f678:	0800f907 	.word	0x0800f907
 800f67c:	0800f8a7 	.word	0x0800f8a7
 800f680:	0800f8d3 	.word	0x0800f8d3
 800f684:	0800f907 	.word	0x0800f907
 800f688:	0800f907 	.word	0x0800f907
 800f68c:	0800f907 	.word	0x0800f907
 800f690:	0800f907 	.word	0x0800f907
 800f694:	0800f907 	.word	0x0800f907
 800f698:	0800f907 	.word	0x0800f907
 800f69c:	0800f907 	.word	0x0800f907
 800f6a0:	0800f6a5 	.word	0x0800f6a5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f6aa:	69db      	ldr	r3, [r3, #28]
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d00b      	beq.n	800f6c8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f6b6:	69db      	ldr	r3, [r3, #28]
 800f6b8:	687a      	ldr	r2, [r7, #4]
 800f6ba:	7c12      	ldrb	r2, [r2, #16]
 800f6bc:	f107 0108 	add.w	r1, r7, #8
 800f6c0:	4610      	mov	r0, r2
 800f6c2:	4798      	blx	r3
 800f6c4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f6c6:	e126      	b.n	800f916 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f6c8:	6839      	ldr	r1, [r7, #0]
 800f6ca:	6878      	ldr	r0, [r7, #4]
 800f6cc:	f000 fb0e 	bl	800fcec <USBD_CtlError>
        err++;
 800f6d0:	7afb      	ldrb	r3, [r7, #11]
 800f6d2:	3301      	adds	r3, #1
 800f6d4:	72fb      	strb	r3, [r7, #11]
      break;
 800f6d6:	e11e      	b.n	800f916 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f6de:	681b      	ldr	r3, [r3, #0]
 800f6e0:	687a      	ldr	r2, [r7, #4]
 800f6e2:	7c12      	ldrb	r2, [r2, #16]
 800f6e4:	f107 0108 	add.w	r1, r7, #8
 800f6e8:	4610      	mov	r0, r2
 800f6ea:	4798      	blx	r3
 800f6ec:	60f8      	str	r0, [r7, #12]
      break;
 800f6ee:	e112      	b.n	800f916 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	7c1b      	ldrb	r3, [r3, #16]
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d10d      	bne.n	800f714 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f6fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f700:	f107 0208 	add.w	r2, r7, #8
 800f704:	4610      	mov	r0, r2
 800f706:	4798      	blx	r3
 800f708:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f70a:	68fb      	ldr	r3, [r7, #12]
 800f70c:	3301      	adds	r3, #1
 800f70e:	2202      	movs	r2, #2
 800f710:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f712:	e100      	b.n	800f916 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f71a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f71c:	f107 0208 	add.w	r2, r7, #8
 800f720:	4610      	mov	r0, r2
 800f722:	4798      	blx	r3
 800f724:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f726:	68fb      	ldr	r3, [r7, #12]
 800f728:	3301      	adds	r3, #1
 800f72a:	2202      	movs	r2, #2
 800f72c:	701a      	strb	r2, [r3, #0]
      break;
 800f72e:	e0f2      	b.n	800f916 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f730:	683b      	ldr	r3, [r7, #0]
 800f732:	885b      	ldrh	r3, [r3, #2]
 800f734:	b2db      	uxtb	r3, r3
 800f736:	2b05      	cmp	r3, #5
 800f738:	f200 80ac 	bhi.w	800f894 <USBD_GetDescriptor+0x258>
 800f73c:	a201      	add	r2, pc, #4	@ (adr r2, 800f744 <USBD_GetDescriptor+0x108>)
 800f73e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f742:	bf00      	nop
 800f744:	0800f75d 	.word	0x0800f75d
 800f748:	0800f791 	.word	0x0800f791
 800f74c:	0800f7c5 	.word	0x0800f7c5
 800f750:	0800f7f9 	.word	0x0800f7f9
 800f754:	0800f82d 	.word	0x0800f82d
 800f758:	0800f861 	.word	0x0800f861
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f762:	685b      	ldr	r3, [r3, #4]
 800f764:	2b00      	cmp	r3, #0
 800f766:	d00b      	beq.n	800f780 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f76e:	685b      	ldr	r3, [r3, #4]
 800f770:	687a      	ldr	r2, [r7, #4]
 800f772:	7c12      	ldrb	r2, [r2, #16]
 800f774:	f107 0108 	add.w	r1, r7, #8
 800f778:	4610      	mov	r0, r2
 800f77a:	4798      	blx	r3
 800f77c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f77e:	e091      	b.n	800f8a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f780:	6839      	ldr	r1, [r7, #0]
 800f782:	6878      	ldr	r0, [r7, #4]
 800f784:	f000 fab2 	bl	800fcec <USBD_CtlError>
            err++;
 800f788:	7afb      	ldrb	r3, [r7, #11]
 800f78a:	3301      	adds	r3, #1
 800f78c:	72fb      	strb	r3, [r7, #11]
          break;
 800f78e:	e089      	b.n	800f8a4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f796:	689b      	ldr	r3, [r3, #8]
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d00b      	beq.n	800f7b4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f7a2:	689b      	ldr	r3, [r3, #8]
 800f7a4:	687a      	ldr	r2, [r7, #4]
 800f7a6:	7c12      	ldrb	r2, [r2, #16]
 800f7a8:	f107 0108 	add.w	r1, r7, #8
 800f7ac:	4610      	mov	r0, r2
 800f7ae:	4798      	blx	r3
 800f7b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f7b2:	e077      	b.n	800f8a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f7b4:	6839      	ldr	r1, [r7, #0]
 800f7b6:	6878      	ldr	r0, [r7, #4]
 800f7b8:	f000 fa98 	bl	800fcec <USBD_CtlError>
            err++;
 800f7bc:	7afb      	ldrb	r3, [r7, #11]
 800f7be:	3301      	adds	r3, #1
 800f7c0:	72fb      	strb	r3, [r7, #11]
          break;
 800f7c2:	e06f      	b.n	800f8a4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f7ca:	68db      	ldr	r3, [r3, #12]
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d00b      	beq.n	800f7e8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f7d6:	68db      	ldr	r3, [r3, #12]
 800f7d8:	687a      	ldr	r2, [r7, #4]
 800f7da:	7c12      	ldrb	r2, [r2, #16]
 800f7dc:	f107 0108 	add.w	r1, r7, #8
 800f7e0:	4610      	mov	r0, r2
 800f7e2:	4798      	blx	r3
 800f7e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f7e6:	e05d      	b.n	800f8a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f7e8:	6839      	ldr	r1, [r7, #0]
 800f7ea:	6878      	ldr	r0, [r7, #4]
 800f7ec:	f000 fa7e 	bl	800fcec <USBD_CtlError>
            err++;
 800f7f0:	7afb      	ldrb	r3, [r7, #11]
 800f7f2:	3301      	adds	r3, #1
 800f7f4:	72fb      	strb	r3, [r7, #11]
          break;
 800f7f6:	e055      	b.n	800f8a4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f7fe:	691b      	ldr	r3, [r3, #16]
 800f800:	2b00      	cmp	r3, #0
 800f802:	d00b      	beq.n	800f81c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f80a:	691b      	ldr	r3, [r3, #16]
 800f80c:	687a      	ldr	r2, [r7, #4]
 800f80e:	7c12      	ldrb	r2, [r2, #16]
 800f810:	f107 0108 	add.w	r1, r7, #8
 800f814:	4610      	mov	r0, r2
 800f816:	4798      	blx	r3
 800f818:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f81a:	e043      	b.n	800f8a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f81c:	6839      	ldr	r1, [r7, #0]
 800f81e:	6878      	ldr	r0, [r7, #4]
 800f820:	f000 fa64 	bl	800fcec <USBD_CtlError>
            err++;
 800f824:	7afb      	ldrb	r3, [r7, #11]
 800f826:	3301      	adds	r3, #1
 800f828:	72fb      	strb	r3, [r7, #11]
          break;
 800f82a:	e03b      	b.n	800f8a4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f832:	695b      	ldr	r3, [r3, #20]
 800f834:	2b00      	cmp	r3, #0
 800f836:	d00b      	beq.n	800f850 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f83e:	695b      	ldr	r3, [r3, #20]
 800f840:	687a      	ldr	r2, [r7, #4]
 800f842:	7c12      	ldrb	r2, [r2, #16]
 800f844:	f107 0108 	add.w	r1, r7, #8
 800f848:	4610      	mov	r0, r2
 800f84a:	4798      	blx	r3
 800f84c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f84e:	e029      	b.n	800f8a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f850:	6839      	ldr	r1, [r7, #0]
 800f852:	6878      	ldr	r0, [r7, #4]
 800f854:	f000 fa4a 	bl	800fcec <USBD_CtlError>
            err++;
 800f858:	7afb      	ldrb	r3, [r7, #11]
 800f85a:	3301      	adds	r3, #1
 800f85c:	72fb      	strb	r3, [r7, #11]
          break;
 800f85e:	e021      	b.n	800f8a4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f866:	699b      	ldr	r3, [r3, #24]
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d00b      	beq.n	800f884 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f872:	699b      	ldr	r3, [r3, #24]
 800f874:	687a      	ldr	r2, [r7, #4]
 800f876:	7c12      	ldrb	r2, [r2, #16]
 800f878:	f107 0108 	add.w	r1, r7, #8
 800f87c:	4610      	mov	r0, r2
 800f87e:	4798      	blx	r3
 800f880:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f882:	e00f      	b.n	800f8a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f884:	6839      	ldr	r1, [r7, #0]
 800f886:	6878      	ldr	r0, [r7, #4]
 800f888:	f000 fa30 	bl	800fcec <USBD_CtlError>
            err++;
 800f88c:	7afb      	ldrb	r3, [r7, #11]
 800f88e:	3301      	adds	r3, #1
 800f890:	72fb      	strb	r3, [r7, #11]
          break;
 800f892:	e007      	b.n	800f8a4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800f894:	6839      	ldr	r1, [r7, #0]
 800f896:	6878      	ldr	r0, [r7, #4]
 800f898:	f000 fa28 	bl	800fcec <USBD_CtlError>
          err++;
 800f89c:	7afb      	ldrb	r3, [r7, #11]
 800f89e:	3301      	adds	r3, #1
 800f8a0:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800f8a2:	bf00      	nop
      }
      break;
 800f8a4:	e037      	b.n	800f916 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	7c1b      	ldrb	r3, [r3, #16]
 800f8aa:	2b00      	cmp	r3, #0
 800f8ac:	d109      	bne.n	800f8c2 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f8b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f8b6:	f107 0208 	add.w	r2, r7, #8
 800f8ba:	4610      	mov	r0, r2
 800f8bc:	4798      	blx	r3
 800f8be:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f8c0:	e029      	b.n	800f916 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f8c2:	6839      	ldr	r1, [r7, #0]
 800f8c4:	6878      	ldr	r0, [r7, #4]
 800f8c6:	f000 fa11 	bl	800fcec <USBD_CtlError>
        err++;
 800f8ca:	7afb      	ldrb	r3, [r7, #11]
 800f8cc:	3301      	adds	r3, #1
 800f8ce:	72fb      	strb	r3, [r7, #11]
      break;
 800f8d0:	e021      	b.n	800f916 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	7c1b      	ldrb	r3, [r3, #16]
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d10d      	bne.n	800f8f6 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f8e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f8e2:	f107 0208 	add.w	r2, r7, #8
 800f8e6:	4610      	mov	r0, r2
 800f8e8:	4798      	blx	r3
 800f8ea:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f8ec:	68fb      	ldr	r3, [r7, #12]
 800f8ee:	3301      	adds	r3, #1
 800f8f0:	2207      	movs	r2, #7
 800f8f2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f8f4:	e00f      	b.n	800f916 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f8f6:	6839      	ldr	r1, [r7, #0]
 800f8f8:	6878      	ldr	r0, [r7, #4]
 800f8fa:	f000 f9f7 	bl	800fcec <USBD_CtlError>
        err++;
 800f8fe:	7afb      	ldrb	r3, [r7, #11]
 800f900:	3301      	adds	r3, #1
 800f902:	72fb      	strb	r3, [r7, #11]
      break;
 800f904:	e007      	b.n	800f916 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800f906:	6839      	ldr	r1, [r7, #0]
 800f908:	6878      	ldr	r0, [r7, #4]
 800f90a:	f000 f9ef 	bl	800fcec <USBD_CtlError>
      err++;
 800f90e:	7afb      	ldrb	r3, [r7, #11]
 800f910:	3301      	adds	r3, #1
 800f912:	72fb      	strb	r3, [r7, #11]
      break;
 800f914:	bf00      	nop
  }

  if (err != 0U)
 800f916:	7afb      	ldrb	r3, [r7, #11]
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d11e      	bne.n	800f95a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800f91c:	683b      	ldr	r3, [r7, #0]
 800f91e:	88db      	ldrh	r3, [r3, #6]
 800f920:	2b00      	cmp	r3, #0
 800f922:	d016      	beq.n	800f952 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800f924:	893b      	ldrh	r3, [r7, #8]
 800f926:	2b00      	cmp	r3, #0
 800f928:	d00e      	beq.n	800f948 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800f92a:	683b      	ldr	r3, [r7, #0]
 800f92c:	88da      	ldrh	r2, [r3, #6]
 800f92e:	893b      	ldrh	r3, [r7, #8]
 800f930:	4293      	cmp	r3, r2
 800f932:	bf28      	it	cs
 800f934:	4613      	movcs	r3, r2
 800f936:	b29b      	uxth	r3, r3
 800f938:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f93a:	893b      	ldrh	r3, [r7, #8]
 800f93c:	461a      	mov	r2, r3
 800f93e:	68f9      	ldr	r1, [r7, #12]
 800f940:	6878      	ldr	r0, [r7, #4]
 800f942:	f000 fa44 	bl	800fdce <USBD_CtlSendData>
 800f946:	e009      	b.n	800f95c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800f948:	6839      	ldr	r1, [r7, #0]
 800f94a:	6878      	ldr	r0, [r7, #4]
 800f94c:	f000 f9ce 	bl	800fcec <USBD_CtlError>
 800f950:	e004      	b.n	800f95c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800f952:	6878      	ldr	r0, [r7, #4]
 800f954:	f000 fa95 	bl	800fe82 <USBD_CtlSendStatus>
 800f958:	e000      	b.n	800f95c <USBD_GetDescriptor+0x320>
    return;
 800f95a:	bf00      	nop
  }
}
 800f95c:	3710      	adds	r7, #16
 800f95e:	46bd      	mov	sp, r7
 800f960:	bd80      	pop	{r7, pc}
 800f962:	bf00      	nop

0800f964 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f964:	b580      	push	{r7, lr}
 800f966:	b084      	sub	sp, #16
 800f968:	af00      	add	r7, sp, #0
 800f96a:	6078      	str	r0, [r7, #4]
 800f96c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f96e:	683b      	ldr	r3, [r7, #0]
 800f970:	889b      	ldrh	r3, [r3, #4]
 800f972:	2b00      	cmp	r3, #0
 800f974:	d131      	bne.n	800f9da <USBD_SetAddress+0x76>
 800f976:	683b      	ldr	r3, [r7, #0]
 800f978:	88db      	ldrh	r3, [r3, #6]
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d12d      	bne.n	800f9da <USBD_SetAddress+0x76>
 800f97e:	683b      	ldr	r3, [r7, #0]
 800f980:	885b      	ldrh	r3, [r3, #2]
 800f982:	2b7f      	cmp	r3, #127	@ 0x7f
 800f984:	d829      	bhi.n	800f9da <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f986:	683b      	ldr	r3, [r7, #0]
 800f988:	885b      	ldrh	r3, [r3, #2]
 800f98a:	b2db      	uxtb	r3, r3
 800f98c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f990:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f998:	b2db      	uxtb	r3, r3
 800f99a:	2b03      	cmp	r3, #3
 800f99c:	d104      	bne.n	800f9a8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800f99e:	6839      	ldr	r1, [r7, #0]
 800f9a0:	6878      	ldr	r0, [r7, #4]
 800f9a2:	f000 f9a3 	bl	800fcec <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f9a6:	e01d      	b.n	800f9e4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	7bfa      	ldrb	r2, [r7, #15]
 800f9ac:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f9b0:	7bfb      	ldrb	r3, [r7, #15]
 800f9b2:	4619      	mov	r1, r3
 800f9b4:	6878      	ldr	r0, [r7, #4]
 800f9b6:	f000 fefd 	bl	80107b4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800f9ba:	6878      	ldr	r0, [r7, #4]
 800f9bc:	f000 fa61 	bl	800fe82 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f9c0:	7bfb      	ldrb	r3, [r7, #15]
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d004      	beq.n	800f9d0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	2202      	movs	r2, #2
 800f9ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f9ce:	e009      	b.n	800f9e4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	2201      	movs	r2, #1
 800f9d4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f9d8:	e004      	b.n	800f9e4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f9da:	6839      	ldr	r1, [r7, #0]
 800f9dc:	6878      	ldr	r0, [r7, #4]
 800f9de:	f000 f985 	bl	800fcec <USBD_CtlError>
  }
}
 800f9e2:	bf00      	nop
 800f9e4:	bf00      	nop
 800f9e6:	3710      	adds	r7, #16
 800f9e8:	46bd      	mov	sp, r7
 800f9ea:	bd80      	pop	{r7, pc}

0800f9ec <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f9ec:	b580      	push	{r7, lr}
 800f9ee:	b084      	sub	sp, #16
 800f9f0:	af00      	add	r7, sp, #0
 800f9f2:	6078      	str	r0, [r7, #4]
 800f9f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f9f6:	2300      	movs	r3, #0
 800f9f8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f9fa:	683b      	ldr	r3, [r7, #0]
 800f9fc:	885b      	ldrh	r3, [r3, #2]
 800f9fe:	b2da      	uxtb	r2, r3
 800fa00:	4b4c      	ldr	r3, [pc, #304]	@ (800fb34 <USBD_SetConfig+0x148>)
 800fa02:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800fa04:	4b4b      	ldr	r3, [pc, #300]	@ (800fb34 <USBD_SetConfig+0x148>)
 800fa06:	781b      	ldrb	r3, [r3, #0]
 800fa08:	2b01      	cmp	r3, #1
 800fa0a:	d905      	bls.n	800fa18 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800fa0c:	6839      	ldr	r1, [r7, #0]
 800fa0e:	6878      	ldr	r0, [r7, #4]
 800fa10:	f000 f96c 	bl	800fcec <USBD_CtlError>
    return USBD_FAIL;
 800fa14:	2303      	movs	r3, #3
 800fa16:	e088      	b.n	800fb2a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fa1e:	b2db      	uxtb	r3, r3
 800fa20:	2b02      	cmp	r3, #2
 800fa22:	d002      	beq.n	800fa2a <USBD_SetConfig+0x3e>
 800fa24:	2b03      	cmp	r3, #3
 800fa26:	d025      	beq.n	800fa74 <USBD_SetConfig+0x88>
 800fa28:	e071      	b.n	800fb0e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800fa2a:	4b42      	ldr	r3, [pc, #264]	@ (800fb34 <USBD_SetConfig+0x148>)
 800fa2c:	781b      	ldrb	r3, [r3, #0]
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d01c      	beq.n	800fa6c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800fa32:	4b40      	ldr	r3, [pc, #256]	@ (800fb34 <USBD_SetConfig+0x148>)
 800fa34:	781b      	ldrb	r3, [r3, #0]
 800fa36:	461a      	mov	r2, r3
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800fa3c:	4b3d      	ldr	r3, [pc, #244]	@ (800fb34 <USBD_SetConfig+0x148>)
 800fa3e:	781b      	ldrb	r3, [r3, #0]
 800fa40:	4619      	mov	r1, r3
 800fa42:	6878      	ldr	r0, [r7, #4]
 800fa44:	f7ff f990 	bl	800ed68 <USBD_SetClassConfig>
 800fa48:	4603      	mov	r3, r0
 800fa4a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800fa4c:	7bfb      	ldrb	r3, [r7, #15]
 800fa4e:	2b00      	cmp	r3, #0
 800fa50:	d004      	beq.n	800fa5c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800fa52:	6839      	ldr	r1, [r7, #0]
 800fa54:	6878      	ldr	r0, [r7, #4]
 800fa56:	f000 f949 	bl	800fcec <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800fa5a:	e065      	b.n	800fb28 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800fa5c:	6878      	ldr	r0, [r7, #4]
 800fa5e:	f000 fa10 	bl	800fe82 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	2203      	movs	r2, #3
 800fa66:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800fa6a:	e05d      	b.n	800fb28 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800fa6c:	6878      	ldr	r0, [r7, #4]
 800fa6e:	f000 fa08 	bl	800fe82 <USBD_CtlSendStatus>
      break;
 800fa72:	e059      	b.n	800fb28 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800fa74:	4b2f      	ldr	r3, [pc, #188]	@ (800fb34 <USBD_SetConfig+0x148>)
 800fa76:	781b      	ldrb	r3, [r3, #0]
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	d112      	bne.n	800faa2 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	2202      	movs	r2, #2
 800fa80:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800fa84:	4b2b      	ldr	r3, [pc, #172]	@ (800fb34 <USBD_SetConfig+0x148>)
 800fa86:	781b      	ldrb	r3, [r3, #0]
 800fa88:	461a      	mov	r2, r3
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800fa8e:	4b29      	ldr	r3, [pc, #164]	@ (800fb34 <USBD_SetConfig+0x148>)
 800fa90:	781b      	ldrb	r3, [r3, #0]
 800fa92:	4619      	mov	r1, r3
 800fa94:	6878      	ldr	r0, [r7, #4]
 800fa96:	f7ff f983 	bl	800eda0 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800fa9a:	6878      	ldr	r0, [r7, #4]
 800fa9c:	f000 f9f1 	bl	800fe82 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800faa0:	e042      	b.n	800fb28 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800faa2:	4b24      	ldr	r3, [pc, #144]	@ (800fb34 <USBD_SetConfig+0x148>)
 800faa4:	781b      	ldrb	r3, [r3, #0]
 800faa6:	461a      	mov	r2, r3
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	685b      	ldr	r3, [r3, #4]
 800faac:	429a      	cmp	r2, r3
 800faae:	d02a      	beq.n	800fb06 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	685b      	ldr	r3, [r3, #4]
 800fab4:	b2db      	uxtb	r3, r3
 800fab6:	4619      	mov	r1, r3
 800fab8:	6878      	ldr	r0, [r7, #4]
 800faba:	f7ff f971 	bl	800eda0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800fabe:	4b1d      	ldr	r3, [pc, #116]	@ (800fb34 <USBD_SetConfig+0x148>)
 800fac0:	781b      	ldrb	r3, [r3, #0]
 800fac2:	461a      	mov	r2, r3
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800fac8:	4b1a      	ldr	r3, [pc, #104]	@ (800fb34 <USBD_SetConfig+0x148>)
 800faca:	781b      	ldrb	r3, [r3, #0]
 800facc:	4619      	mov	r1, r3
 800face:	6878      	ldr	r0, [r7, #4]
 800fad0:	f7ff f94a 	bl	800ed68 <USBD_SetClassConfig>
 800fad4:	4603      	mov	r3, r0
 800fad6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800fad8:	7bfb      	ldrb	r3, [r7, #15]
 800fada:	2b00      	cmp	r3, #0
 800fadc:	d00f      	beq.n	800fafe <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800fade:	6839      	ldr	r1, [r7, #0]
 800fae0:	6878      	ldr	r0, [r7, #4]
 800fae2:	f000 f903 	bl	800fcec <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	685b      	ldr	r3, [r3, #4]
 800faea:	b2db      	uxtb	r3, r3
 800faec:	4619      	mov	r1, r3
 800faee:	6878      	ldr	r0, [r7, #4]
 800faf0:	f7ff f956 	bl	800eda0 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	2202      	movs	r2, #2
 800faf8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800fafc:	e014      	b.n	800fb28 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800fafe:	6878      	ldr	r0, [r7, #4]
 800fb00:	f000 f9bf 	bl	800fe82 <USBD_CtlSendStatus>
      break;
 800fb04:	e010      	b.n	800fb28 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800fb06:	6878      	ldr	r0, [r7, #4]
 800fb08:	f000 f9bb 	bl	800fe82 <USBD_CtlSendStatus>
      break;
 800fb0c:	e00c      	b.n	800fb28 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800fb0e:	6839      	ldr	r1, [r7, #0]
 800fb10:	6878      	ldr	r0, [r7, #4]
 800fb12:	f000 f8eb 	bl	800fcec <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800fb16:	4b07      	ldr	r3, [pc, #28]	@ (800fb34 <USBD_SetConfig+0x148>)
 800fb18:	781b      	ldrb	r3, [r3, #0]
 800fb1a:	4619      	mov	r1, r3
 800fb1c:	6878      	ldr	r0, [r7, #4]
 800fb1e:	f7ff f93f 	bl	800eda0 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800fb22:	2303      	movs	r3, #3
 800fb24:	73fb      	strb	r3, [r7, #15]
      break;
 800fb26:	bf00      	nop
  }

  return ret;
 800fb28:	7bfb      	ldrb	r3, [r7, #15]
}
 800fb2a:	4618      	mov	r0, r3
 800fb2c:	3710      	adds	r7, #16
 800fb2e:	46bd      	mov	sp, r7
 800fb30:	bd80      	pop	{r7, pc}
 800fb32:	bf00      	nop
 800fb34:	200026dd 	.word	0x200026dd

0800fb38 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fb38:	b580      	push	{r7, lr}
 800fb3a:	b082      	sub	sp, #8
 800fb3c:	af00      	add	r7, sp, #0
 800fb3e:	6078      	str	r0, [r7, #4]
 800fb40:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800fb42:	683b      	ldr	r3, [r7, #0]
 800fb44:	88db      	ldrh	r3, [r3, #6]
 800fb46:	2b01      	cmp	r3, #1
 800fb48:	d004      	beq.n	800fb54 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800fb4a:	6839      	ldr	r1, [r7, #0]
 800fb4c:	6878      	ldr	r0, [r7, #4]
 800fb4e:	f000 f8cd 	bl	800fcec <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800fb52:	e023      	b.n	800fb9c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fb5a:	b2db      	uxtb	r3, r3
 800fb5c:	2b02      	cmp	r3, #2
 800fb5e:	dc02      	bgt.n	800fb66 <USBD_GetConfig+0x2e>
 800fb60:	2b00      	cmp	r3, #0
 800fb62:	dc03      	bgt.n	800fb6c <USBD_GetConfig+0x34>
 800fb64:	e015      	b.n	800fb92 <USBD_GetConfig+0x5a>
 800fb66:	2b03      	cmp	r3, #3
 800fb68:	d00b      	beq.n	800fb82 <USBD_GetConfig+0x4a>
 800fb6a:	e012      	b.n	800fb92 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	2200      	movs	r2, #0
 800fb70:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	3308      	adds	r3, #8
 800fb76:	2201      	movs	r2, #1
 800fb78:	4619      	mov	r1, r3
 800fb7a:	6878      	ldr	r0, [r7, #4]
 800fb7c:	f000 f927 	bl	800fdce <USBD_CtlSendData>
        break;
 800fb80:	e00c      	b.n	800fb9c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	3304      	adds	r3, #4
 800fb86:	2201      	movs	r2, #1
 800fb88:	4619      	mov	r1, r3
 800fb8a:	6878      	ldr	r0, [r7, #4]
 800fb8c:	f000 f91f 	bl	800fdce <USBD_CtlSendData>
        break;
 800fb90:	e004      	b.n	800fb9c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800fb92:	6839      	ldr	r1, [r7, #0]
 800fb94:	6878      	ldr	r0, [r7, #4]
 800fb96:	f000 f8a9 	bl	800fcec <USBD_CtlError>
        break;
 800fb9a:	bf00      	nop
}
 800fb9c:	bf00      	nop
 800fb9e:	3708      	adds	r7, #8
 800fba0:	46bd      	mov	sp, r7
 800fba2:	bd80      	pop	{r7, pc}

0800fba4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fba4:	b580      	push	{r7, lr}
 800fba6:	b082      	sub	sp, #8
 800fba8:	af00      	add	r7, sp, #0
 800fbaa:	6078      	str	r0, [r7, #4]
 800fbac:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fbb4:	b2db      	uxtb	r3, r3
 800fbb6:	3b01      	subs	r3, #1
 800fbb8:	2b02      	cmp	r3, #2
 800fbba:	d81e      	bhi.n	800fbfa <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800fbbc:	683b      	ldr	r3, [r7, #0]
 800fbbe:	88db      	ldrh	r3, [r3, #6]
 800fbc0:	2b02      	cmp	r3, #2
 800fbc2:	d004      	beq.n	800fbce <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800fbc4:	6839      	ldr	r1, [r7, #0]
 800fbc6:	6878      	ldr	r0, [r7, #4]
 800fbc8:	f000 f890 	bl	800fcec <USBD_CtlError>
        break;
 800fbcc:	e01a      	b.n	800fc04 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	2201      	movs	r2, #1
 800fbd2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	d005      	beq.n	800fbea <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	68db      	ldr	r3, [r3, #12]
 800fbe2:	f043 0202 	orr.w	r2, r3, #2
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	330c      	adds	r3, #12
 800fbee:	2202      	movs	r2, #2
 800fbf0:	4619      	mov	r1, r3
 800fbf2:	6878      	ldr	r0, [r7, #4]
 800fbf4:	f000 f8eb 	bl	800fdce <USBD_CtlSendData>
      break;
 800fbf8:	e004      	b.n	800fc04 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800fbfa:	6839      	ldr	r1, [r7, #0]
 800fbfc:	6878      	ldr	r0, [r7, #4]
 800fbfe:	f000 f875 	bl	800fcec <USBD_CtlError>
      break;
 800fc02:	bf00      	nop
  }
}
 800fc04:	bf00      	nop
 800fc06:	3708      	adds	r7, #8
 800fc08:	46bd      	mov	sp, r7
 800fc0a:	bd80      	pop	{r7, pc}

0800fc0c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fc0c:	b580      	push	{r7, lr}
 800fc0e:	b082      	sub	sp, #8
 800fc10:	af00      	add	r7, sp, #0
 800fc12:	6078      	str	r0, [r7, #4]
 800fc14:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fc16:	683b      	ldr	r3, [r7, #0]
 800fc18:	885b      	ldrh	r3, [r3, #2]
 800fc1a:	2b01      	cmp	r3, #1
 800fc1c:	d106      	bne.n	800fc2c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	2201      	movs	r2, #1
 800fc22:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800fc26:	6878      	ldr	r0, [r7, #4]
 800fc28:	f000 f92b 	bl	800fe82 <USBD_CtlSendStatus>
  }
}
 800fc2c:	bf00      	nop
 800fc2e:	3708      	adds	r7, #8
 800fc30:	46bd      	mov	sp, r7
 800fc32:	bd80      	pop	{r7, pc}

0800fc34 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fc34:	b580      	push	{r7, lr}
 800fc36:	b082      	sub	sp, #8
 800fc38:	af00      	add	r7, sp, #0
 800fc3a:	6078      	str	r0, [r7, #4]
 800fc3c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fc44:	b2db      	uxtb	r3, r3
 800fc46:	3b01      	subs	r3, #1
 800fc48:	2b02      	cmp	r3, #2
 800fc4a:	d80b      	bhi.n	800fc64 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fc4c:	683b      	ldr	r3, [r7, #0]
 800fc4e:	885b      	ldrh	r3, [r3, #2]
 800fc50:	2b01      	cmp	r3, #1
 800fc52:	d10c      	bne.n	800fc6e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	2200      	movs	r2, #0
 800fc58:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800fc5c:	6878      	ldr	r0, [r7, #4]
 800fc5e:	f000 f910 	bl	800fe82 <USBD_CtlSendStatus>
      }
      break;
 800fc62:	e004      	b.n	800fc6e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800fc64:	6839      	ldr	r1, [r7, #0]
 800fc66:	6878      	ldr	r0, [r7, #4]
 800fc68:	f000 f840 	bl	800fcec <USBD_CtlError>
      break;
 800fc6c:	e000      	b.n	800fc70 <USBD_ClrFeature+0x3c>
      break;
 800fc6e:	bf00      	nop
  }
}
 800fc70:	bf00      	nop
 800fc72:	3708      	adds	r7, #8
 800fc74:	46bd      	mov	sp, r7
 800fc76:	bd80      	pop	{r7, pc}

0800fc78 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800fc78:	b580      	push	{r7, lr}
 800fc7a:	b084      	sub	sp, #16
 800fc7c:	af00      	add	r7, sp, #0
 800fc7e:	6078      	str	r0, [r7, #4]
 800fc80:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800fc82:	683b      	ldr	r3, [r7, #0]
 800fc84:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800fc86:	68fb      	ldr	r3, [r7, #12]
 800fc88:	781a      	ldrb	r2, [r3, #0]
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800fc8e:	68fb      	ldr	r3, [r7, #12]
 800fc90:	3301      	adds	r3, #1
 800fc92:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800fc94:	68fb      	ldr	r3, [r7, #12]
 800fc96:	781a      	ldrb	r2, [r3, #0]
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800fc9c:	68fb      	ldr	r3, [r7, #12]
 800fc9e:	3301      	adds	r3, #1
 800fca0:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800fca2:	68f8      	ldr	r0, [r7, #12]
 800fca4:	f7ff fa90 	bl	800f1c8 <SWAPBYTE>
 800fca8:	4603      	mov	r3, r0
 800fcaa:	461a      	mov	r2, r3
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800fcb0:	68fb      	ldr	r3, [r7, #12]
 800fcb2:	3301      	adds	r3, #1
 800fcb4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	3301      	adds	r3, #1
 800fcba:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800fcbc:	68f8      	ldr	r0, [r7, #12]
 800fcbe:	f7ff fa83 	bl	800f1c8 <SWAPBYTE>
 800fcc2:	4603      	mov	r3, r0
 800fcc4:	461a      	mov	r2, r3
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800fcca:	68fb      	ldr	r3, [r7, #12]
 800fccc:	3301      	adds	r3, #1
 800fcce:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fcd0:	68fb      	ldr	r3, [r7, #12]
 800fcd2:	3301      	adds	r3, #1
 800fcd4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800fcd6:	68f8      	ldr	r0, [r7, #12]
 800fcd8:	f7ff fa76 	bl	800f1c8 <SWAPBYTE>
 800fcdc:	4603      	mov	r3, r0
 800fcde:	461a      	mov	r2, r3
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	80da      	strh	r2, [r3, #6]
}
 800fce4:	bf00      	nop
 800fce6:	3710      	adds	r7, #16
 800fce8:	46bd      	mov	sp, r7
 800fcea:	bd80      	pop	{r7, pc}

0800fcec <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fcec:	b580      	push	{r7, lr}
 800fcee:	b082      	sub	sp, #8
 800fcf0:	af00      	add	r7, sp, #0
 800fcf2:	6078      	str	r0, [r7, #4]
 800fcf4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800fcf6:	2180      	movs	r1, #128	@ 0x80
 800fcf8:	6878      	ldr	r0, [r7, #4]
 800fcfa:	f000 fcf1 	bl	80106e0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800fcfe:	2100      	movs	r1, #0
 800fd00:	6878      	ldr	r0, [r7, #4]
 800fd02:	f000 fced 	bl	80106e0 <USBD_LL_StallEP>
}
 800fd06:	bf00      	nop
 800fd08:	3708      	adds	r7, #8
 800fd0a:	46bd      	mov	sp, r7
 800fd0c:	bd80      	pop	{r7, pc}

0800fd0e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800fd0e:	b580      	push	{r7, lr}
 800fd10:	b086      	sub	sp, #24
 800fd12:	af00      	add	r7, sp, #0
 800fd14:	60f8      	str	r0, [r7, #12]
 800fd16:	60b9      	str	r1, [r7, #8]
 800fd18:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800fd1a:	2300      	movs	r3, #0
 800fd1c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800fd1e:	68fb      	ldr	r3, [r7, #12]
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	d036      	beq.n	800fd92 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800fd24:	68fb      	ldr	r3, [r7, #12]
 800fd26:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800fd28:	6938      	ldr	r0, [r7, #16]
 800fd2a:	f000 f836 	bl	800fd9a <USBD_GetLen>
 800fd2e:	4603      	mov	r3, r0
 800fd30:	3301      	adds	r3, #1
 800fd32:	b29b      	uxth	r3, r3
 800fd34:	005b      	lsls	r3, r3, #1
 800fd36:	b29a      	uxth	r2, r3
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800fd3c:	7dfb      	ldrb	r3, [r7, #23]
 800fd3e:	68ba      	ldr	r2, [r7, #8]
 800fd40:	4413      	add	r3, r2
 800fd42:	687a      	ldr	r2, [r7, #4]
 800fd44:	7812      	ldrb	r2, [r2, #0]
 800fd46:	701a      	strb	r2, [r3, #0]
  idx++;
 800fd48:	7dfb      	ldrb	r3, [r7, #23]
 800fd4a:	3301      	adds	r3, #1
 800fd4c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800fd4e:	7dfb      	ldrb	r3, [r7, #23]
 800fd50:	68ba      	ldr	r2, [r7, #8]
 800fd52:	4413      	add	r3, r2
 800fd54:	2203      	movs	r2, #3
 800fd56:	701a      	strb	r2, [r3, #0]
  idx++;
 800fd58:	7dfb      	ldrb	r3, [r7, #23]
 800fd5a:	3301      	adds	r3, #1
 800fd5c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800fd5e:	e013      	b.n	800fd88 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800fd60:	7dfb      	ldrb	r3, [r7, #23]
 800fd62:	68ba      	ldr	r2, [r7, #8]
 800fd64:	4413      	add	r3, r2
 800fd66:	693a      	ldr	r2, [r7, #16]
 800fd68:	7812      	ldrb	r2, [r2, #0]
 800fd6a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800fd6c:	693b      	ldr	r3, [r7, #16]
 800fd6e:	3301      	adds	r3, #1
 800fd70:	613b      	str	r3, [r7, #16]
    idx++;
 800fd72:	7dfb      	ldrb	r3, [r7, #23]
 800fd74:	3301      	adds	r3, #1
 800fd76:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800fd78:	7dfb      	ldrb	r3, [r7, #23]
 800fd7a:	68ba      	ldr	r2, [r7, #8]
 800fd7c:	4413      	add	r3, r2
 800fd7e:	2200      	movs	r2, #0
 800fd80:	701a      	strb	r2, [r3, #0]
    idx++;
 800fd82:	7dfb      	ldrb	r3, [r7, #23]
 800fd84:	3301      	adds	r3, #1
 800fd86:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800fd88:	693b      	ldr	r3, [r7, #16]
 800fd8a:	781b      	ldrb	r3, [r3, #0]
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	d1e7      	bne.n	800fd60 <USBD_GetString+0x52>
 800fd90:	e000      	b.n	800fd94 <USBD_GetString+0x86>
    return;
 800fd92:	bf00      	nop
  }
}
 800fd94:	3718      	adds	r7, #24
 800fd96:	46bd      	mov	sp, r7
 800fd98:	bd80      	pop	{r7, pc}

0800fd9a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800fd9a:	b480      	push	{r7}
 800fd9c:	b085      	sub	sp, #20
 800fd9e:	af00      	add	r7, sp, #0
 800fda0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800fda2:	2300      	movs	r3, #0
 800fda4:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800fdaa:	e005      	b.n	800fdb8 <USBD_GetLen+0x1e>
  {
    len++;
 800fdac:	7bfb      	ldrb	r3, [r7, #15]
 800fdae:	3301      	adds	r3, #1
 800fdb0:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800fdb2:	68bb      	ldr	r3, [r7, #8]
 800fdb4:	3301      	adds	r3, #1
 800fdb6:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800fdb8:	68bb      	ldr	r3, [r7, #8]
 800fdba:	781b      	ldrb	r3, [r3, #0]
 800fdbc:	2b00      	cmp	r3, #0
 800fdbe:	d1f5      	bne.n	800fdac <USBD_GetLen+0x12>
  }

  return len;
 800fdc0:	7bfb      	ldrb	r3, [r7, #15]
}
 800fdc2:	4618      	mov	r0, r3
 800fdc4:	3714      	adds	r7, #20
 800fdc6:	46bd      	mov	sp, r7
 800fdc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdcc:	4770      	bx	lr

0800fdce <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800fdce:	b580      	push	{r7, lr}
 800fdd0:	b084      	sub	sp, #16
 800fdd2:	af00      	add	r7, sp, #0
 800fdd4:	60f8      	str	r0, [r7, #12]
 800fdd6:	60b9      	str	r1, [r7, #8]
 800fdd8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800fdda:	68fb      	ldr	r3, [r7, #12]
 800fddc:	2202      	movs	r2, #2
 800fdde:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800fde2:	68fb      	ldr	r3, [r7, #12]
 800fde4:	687a      	ldr	r2, [r7, #4]
 800fde6:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800fde8:	68fb      	ldr	r3, [r7, #12]
 800fdea:	687a      	ldr	r2, [r7, #4]
 800fdec:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	68ba      	ldr	r2, [r7, #8]
 800fdf2:	2100      	movs	r1, #0
 800fdf4:	68f8      	ldr	r0, [r7, #12]
 800fdf6:	f000 fcfc 	bl	80107f2 <USBD_LL_Transmit>

  return USBD_OK;
 800fdfa:	2300      	movs	r3, #0
}
 800fdfc:	4618      	mov	r0, r3
 800fdfe:	3710      	adds	r7, #16
 800fe00:	46bd      	mov	sp, r7
 800fe02:	bd80      	pop	{r7, pc}

0800fe04 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800fe04:	b580      	push	{r7, lr}
 800fe06:	b084      	sub	sp, #16
 800fe08:	af00      	add	r7, sp, #0
 800fe0a:	60f8      	str	r0, [r7, #12]
 800fe0c:	60b9      	str	r1, [r7, #8]
 800fe0e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	68ba      	ldr	r2, [r7, #8]
 800fe14:	2100      	movs	r1, #0
 800fe16:	68f8      	ldr	r0, [r7, #12]
 800fe18:	f000 fceb 	bl	80107f2 <USBD_LL_Transmit>

  return USBD_OK;
 800fe1c:	2300      	movs	r3, #0
}
 800fe1e:	4618      	mov	r0, r3
 800fe20:	3710      	adds	r7, #16
 800fe22:	46bd      	mov	sp, r7
 800fe24:	bd80      	pop	{r7, pc}

0800fe26 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800fe26:	b580      	push	{r7, lr}
 800fe28:	b084      	sub	sp, #16
 800fe2a:	af00      	add	r7, sp, #0
 800fe2c:	60f8      	str	r0, [r7, #12]
 800fe2e:	60b9      	str	r1, [r7, #8]
 800fe30:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800fe32:	68fb      	ldr	r3, [r7, #12]
 800fe34:	2203      	movs	r2, #3
 800fe36:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800fe3a:	68fb      	ldr	r3, [r7, #12]
 800fe3c:	687a      	ldr	r2, [r7, #4]
 800fe3e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800fe42:	68fb      	ldr	r3, [r7, #12]
 800fe44:	687a      	ldr	r2, [r7, #4]
 800fe46:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	68ba      	ldr	r2, [r7, #8]
 800fe4e:	2100      	movs	r1, #0
 800fe50:	68f8      	ldr	r0, [r7, #12]
 800fe52:	f000 fcef 	bl	8010834 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fe56:	2300      	movs	r3, #0
}
 800fe58:	4618      	mov	r0, r3
 800fe5a:	3710      	adds	r7, #16
 800fe5c:	46bd      	mov	sp, r7
 800fe5e:	bd80      	pop	{r7, pc}

0800fe60 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800fe60:	b580      	push	{r7, lr}
 800fe62:	b084      	sub	sp, #16
 800fe64:	af00      	add	r7, sp, #0
 800fe66:	60f8      	str	r0, [r7, #12]
 800fe68:	60b9      	str	r1, [r7, #8]
 800fe6a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	68ba      	ldr	r2, [r7, #8]
 800fe70:	2100      	movs	r1, #0
 800fe72:	68f8      	ldr	r0, [r7, #12]
 800fe74:	f000 fcde 	bl	8010834 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fe78:	2300      	movs	r3, #0
}
 800fe7a:	4618      	mov	r0, r3
 800fe7c:	3710      	adds	r7, #16
 800fe7e:	46bd      	mov	sp, r7
 800fe80:	bd80      	pop	{r7, pc}

0800fe82 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800fe82:	b580      	push	{r7, lr}
 800fe84:	b082      	sub	sp, #8
 800fe86:	af00      	add	r7, sp, #0
 800fe88:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	2204      	movs	r2, #4
 800fe8e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800fe92:	2300      	movs	r3, #0
 800fe94:	2200      	movs	r2, #0
 800fe96:	2100      	movs	r1, #0
 800fe98:	6878      	ldr	r0, [r7, #4]
 800fe9a:	f000 fcaa 	bl	80107f2 <USBD_LL_Transmit>

  return USBD_OK;
 800fe9e:	2300      	movs	r3, #0
}
 800fea0:	4618      	mov	r0, r3
 800fea2:	3708      	adds	r7, #8
 800fea4:	46bd      	mov	sp, r7
 800fea6:	bd80      	pop	{r7, pc}

0800fea8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800fea8:	b580      	push	{r7, lr}
 800feaa:	b082      	sub	sp, #8
 800feac:	af00      	add	r7, sp, #0
 800feae:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	2205      	movs	r2, #5
 800feb4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800feb8:	2300      	movs	r3, #0
 800feba:	2200      	movs	r2, #0
 800febc:	2100      	movs	r1, #0
 800febe:	6878      	ldr	r0, [r7, #4]
 800fec0:	f000 fcb8 	bl	8010834 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fec4:	2300      	movs	r3, #0
}
 800fec6:	4618      	mov	r0, r3
 800fec8:	3708      	adds	r7, #8
 800feca:	46bd      	mov	sp, r7
 800fecc:	bd80      	pop	{r7, pc}
	...

0800fed0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800fed0:	b480      	push	{r7}
 800fed2:	b087      	sub	sp, #28
 800fed4:	af00      	add	r7, sp, #0
 800fed6:	60f8      	str	r0, [r7, #12]
 800fed8:	60b9      	str	r1, [r7, #8]
 800feda:	4613      	mov	r3, r2
 800fedc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800fede:	2301      	movs	r3, #1
 800fee0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800fee2:	2300      	movs	r3, #0
 800fee4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800fee6:	4b1f      	ldr	r3, [pc, #124]	@ (800ff64 <FATFS_LinkDriverEx+0x94>)
 800fee8:	7a5b      	ldrb	r3, [r3, #9]
 800feea:	b2db      	uxtb	r3, r3
 800feec:	2b00      	cmp	r3, #0
 800feee:	d131      	bne.n	800ff54 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800fef0:	4b1c      	ldr	r3, [pc, #112]	@ (800ff64 <FATFS_LinkDriverEx+0x94>)
 800fef2:	7a5b      	ldrb	r3, [r3, #9]
 800fef4:	b2db      	uxtb	r3, r3
 800fef6:	461a      	mov	r2, r3
 800fef8:	4b1a      	ldr	r3, [pc, #104]	@ (800ff64 <FATFS_LinkDriverEx+0x94>)
 800fefa:	2100      	movs	r1, #0
 800fefc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800fefe:	4b19      	ldr	r3, [pc, #100]	@ (800ff64 <FATFS_LinkDriverEx+0x94>)
 800ff00:	7a5b      	ldrb	r3, [r3, #9]
 800ff02:	b2db      	uxtb	r3, r3
 800ff04:	4a17      	ldr	r2, [pc, #92]	@ (800ff64 <FATFS_LinkDriverEx+0x94>)
 800ff06:	009b      	lsls	r3, r3, #2
 800ff08:	4413      	add	r3, r2
 800ff0a:	68fa      	ldr	r2, [r7, #12]
 800ff0c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800ff0e:	4b15      	ldr	r3, [pc, #84]	@ (800ff64 <FATFS_LinkDriverEx+0x94>)
 800ff10:	7a5b      	ldrb	r3, [r3, #9]
 800ff12:	b2db      	uxtb	r3, r3
 800ff14:	461a      	mov	r2, r3
 800ff16:	4b13      	ldr	r3, [pc, #76]	@ (800ff64 <FATFS_LinkDriverEx+0x94>)
 800ff18:	4413      	add	r3, r2
 800ff1a:	79fa      	ldrb	r2, [r7, #7]
 800ff1c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800ff1e:	4b11      	ldr	r3, [pc, #68]	@ (800ff64 <FATFS_LinkDriverEx+0x94>)
 800ff20:	7a5b      	ldrb	r3, [r3, #9]
 800ff22:	b2db      	uxtb	r3, r3
 800ff24:	1c5a      	adds	r2, r3, #1
 800ff26:	b2d1      	uxtb	r1, r2
 800ff28:	4a0e      	ldr	r2, [pc, #56]	@ (800ff64 <FATFS_LinkDriverEx+0x94>)
 800ff2a:	7251      	strb	r1, [r2, #9]
 800ff2c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ff2e:	7dbb      	ldrb	r3, [r7, #22]
 800ff30:	3330      	adds	r3, #48	@ 0x30
 800ff32:	b2da      	uxtb	r2, r3
 800ff34:	68bb      	ldr	r3, [r7, #8]
 800ff36:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ff38:	68bb      	ldr	r3, [r7, #8]
 800ff3a:	3301      	adds	r3, #1
 800ff3c:	223a      	movs	r2, #58	@ 0x3a
 800ff3e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ff40:	68bb      	ldr	r3, [r7, #8]
 800ff42:	3302      	adds	r3, #2
 800ff44:	222f      	movs	r2, #47	@ 0x2f
 800ff46:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ff48:	68bb      	ldr	r3, [r7, #8]
 800ff4a:	3303      	adds	r3, #3
 800ff4c:	2200      	movs	r2, #0
 800ff4e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ff50:	2300      	movs	r3, #0
 800ff52:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800ff54:	7dfb      	ldrb	r3, [r7, #23]
}
 800ff56:	4618      	mov	r0, r3
 800ff58:	371c      	adds	r7, #28
 800ff5a:	46bd      	mov	sp, r7
 800ff5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff60:	4770      	bx	lr
 800ff62:	bf00      	nop
 800ff64:	200026e0 	.word	0x200026e0

0800ff68 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ff68:	b580      	push	{r7, lr}
 800ff6a:	b082      	sub	sp, #8
 800ff6c:	af00      	add	r7, sp, #0
 800ff6e:	6078      	str	r0, [r7, #4]
 800ff70:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ff72:	2200      	movs	r2, #0
 800ff74:	6839      	ldr	r1, [r7, #0]
 800ff76:	6878      	ldr	r0, [r7, #4]
 800ff78:	f7ff ffaa 	bl	800fed0 <FATFS_LinkDriverEx>
 800ff7c:	4603      	mov	r3, r0
}
 800ff7e:	4618      	mov	r0, r3
 800ff80:	3708      	adds	r7, #8
 800ff82:	46bd      	mov	sp, r7
 800ff84:	bd80      	pop	{r7, pc}
	...

0800ff88 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800ff88:	b580      	push	{r7, lr}
 800ff8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800ff8c:	2200      	movs	r2, #0
 800ff8e:	4912      	ldr	r1, [pc, #72]	@ (800ffd8 <MX_USB_Device_Init+0x50>)
 800ff90:	4812      	ldr	r0, [pc, #72]	@ (800ffdc <MX_USB_Device_Init+0x54>)
 800ff92:	f7fe fe7b 	bl	800ec8c <USBD_Init>
 800ff96:	4603      	mov	r3, r0
 800ff98:	2b00      	cmp	r3, #0
 800ff9a:	d001      	beq.n	800ffa0 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800ff9c:	f7f2 fd62 	bl	8002a64 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800ffa0:	490f      	ldr	r1, [pc, #60]	@ (800ffe0 <MX_USB_Device_Init+0x58>)
 800ffa2:	480e      	ldr	r0, [pc, #56]	@ (800ffdc <MX_USB_Device_Init+0x54>)
 800ffa4:	f7fe fea2 	bl	800ecec <USBD_RegisterClass>
 800ffa8:	4603      	mov	r3, r0
 800ffaa:	2b00      	cmp	r3, #0
 800ffac:	d001      	beq.n	800ffb2 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800ffae:	f7f2 fd59 	bl	8002a64 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800ffb2:	490c      	ldr	r1, [pc, #48]	@ (800ffe4 <MX_USB_Device_Init+0x5c>)
 800ffb4:	4809      	ldr	r0, [pc, #36]	@ (800ffdc <MX_USB_Device_Init+0x54>)
 800ffb6:	f7fe fdc3 	bl	800eb40 <USBD_CDC_RegisterInterface>
 800ffba:	4603      	mov	r3, r0
 800ffbc:	2b00      	cmp	r3, #0
 800ffbe:	d001      	beq.n	800ffc4 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800ffc0:	f7f2 fd50 	bl	8002a64 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800ffc4:	4805      	ldr	r0, [pc, #20]	@ (800ffdc <MX_USB_Device_Init+0x54>)
 800ffc6:	f7fe feb8 	bl	800ed3a <USBD_Start>
 800ffca:	4603      	mov	r3, r0
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d001      	beq.n	800ffd4 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800ffd0:	f7f2 fd48 	bl	8002a64 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800ffd4:	bf00      	nop
 800ffd6:	bd80      	pop	{r7, pc}
 800ffd8:	2000014c 	.word	0x2000014c
 800ffdc:	200026ec 	.word	0x200026ec
 800ffe0:	20000034 	.word	0x20000034
 800ffe4:	20000138 	.word	0x20000138

0800ffe8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ffe8:	b580      	push	{r7, lr}
 800ffea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ffec:	2200      	movs	r2, #0
 800ffee:	4905      	ldr	r1, [pc, #20]	@ (8010004 <CDC_Init_FS+0x1c>)
 800fff0:	4805      	ldr	r0, [pc, #20]	@ (8010008 <CDC_Init_FS+0x20>)
 800fff2:	f7fe fdba 	bl	800eb6a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800fff6:	4905      	ldr	r1, [pc, #20]	@ (801000c <CDC_Init_FS+0x24>)
 800fff8:	4803      	ldr	r0, [pc, #12]	@ (8010008 <CDC_Init_FS+0x20>)
 800fffa:	f7fe fdd4 	bl	800eba6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800fffe:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8010000:	4618      	mov	r0, r3
 8010002:	bd80      	pop	{r7, pc}
 8010004:	20002dbc 	.word	0x20002dbc
 8010008:	200026ec 	.word	0x200026ec
 801000c:	200029bc 	.word	0x200029bc

08010010 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8010010:	b480      	push	{r7}
 8010012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8010014:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8010016:	4618      	mov	r0, r3
 8010018:	46bd      	mov	sp, r7
 801001a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801001e:	4770      	bx	lr

08010020 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8010020:	b480      	push	{r7}
 8010022:	b083      	sub	sp, #12
 8010024:	af00      	add	r7, sp, #0
 8010026:	4603      	mov	r3, r0
 8010028:	6039      	str	r1, [r7, #0]
 801002a:	71fb      	strb	r3, [r7, #7]
 801002c:	4613      	mov	r3, r2
 801002e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8010030:	79fb      	ldrb	r3, [r7, #7]
 8010032:	2b23      	cmp	r3, #35	@ 0x23
 8010034:	d84a      	bhi.n	80100cc <CDC_Control_FS+0xac>
 8010036:	a201      	add	r2, pc, #4	@ (adr r2, 801003c <CDC_Control_FS+0x1c>)
 8010038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801003c:	080100cd 	.word	0x080100cd
 8010040:	080100cd 	.word	0x080100cd
 8010044:	080100cd 	.word	0x080100cd
 8010048:	080100cd 	.word	0x080100cd
 801004c:	080100cd 	.word	0x080100cd
 8010050:	080100cd 	.word	0x080100cd
 8010054:	080100cd 	.word	0x080100cd
 8010058:	080100cd 	.word	0x080100cd
 801005c:	080100cd 	.word	0x080100cd
 8010060:	080100cd 	.word	0x080100cd
 8010064:	080100cd 	.word	0x080100cd
 8010068:	080100cd 	.word	0x080100cd
 801006c:	080100cd 	.word	0x080100cd
 8010070:	080100cd 	.word	0x080100cd
 8010074:	080100cd 	.word	0x080100cd
 8010078:	080100cd 	.word	0x080100cd
 801007c:	080100cd 	.word	0x080100cd
 8010080:	080100cd 	.word	0x080100cd
 8010084:	080100cd 	.word	0x080100cd
 8010088:	080100cd 	.word	0x080100cd
 801008c:	080100cd 	.word	0x080100cd
 8010090:	080100cd 	.word	0x080100cd
 8010094:	080100cd 	.word	0x080100cd
 8010098:	080100cd 	.word	0x080100cd
 801009c:	080100cd 	.word	0x080100cd
 80100a0:	080100cd 	.word	0x080100cd
 80100a4:	080100cd 	.word	0x080100cd
 80100a8:	080100cd 	.word	0x080100cd
 80100ac:	080100cd 	.word	0x080100cd
 80100b0:	080100cd 	.word	0x080100cd
 80100b4:	080100cd 	.word	0x080100cd
 80100b8:	080100cd 	.word	0x080100cd
 80100bc:	080100cd 	.word	0x080100cd
 80100c0:	080100cd 	.word	0x080100cd
 80100c4:	080100cd 	.word	0x080100cd
 80100c8:	080100cd 	.word	0x080100cd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80100cc:	bf00      	nop
  }

  return (USBD_OK);
 80100ce:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80100d0:	4618      	mov	r0, r3
 80100d2:	370c      	adds	r7, #12
 80100d4:	46bd      	mov	sp, r7
 80100d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100da:	4770      	bx	lr

080100dc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80100dc:	b580      	push	{r7, lr}
 80100de:	b082      	sub	sp, #8
 80100e0:	af00      	add	r7, sp, #0
 80100e2:	6078      	str	r0, [r7, #4]
 80100e4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80100e6:	6879      	ldr	r1, [r7, #4]
 80100e8:	4805      	ldr	r0, [pc, #20]	@ (8010100 <CDC_Receive_FS+0x24>)
 80100ea:	f7fe fd5c 	bl	800eba6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80100ee:	4804      	ldr	r0, [pc, #16]	@ (8010100 <CDC_Receive_FS+0x24>)
 80100f0:	f7fe fda2 	bl	800ec38 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80100f4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80100f6:	4618      	mov	r0, r3
 80100f8:	3708      	adds	r7, #8
 80100fa:	46bd      	mov	sp, r7
 80100fc:	bd80      	pop	{r7, pc}
 80100fe:	bf00      	nop
 8010100:	200026ec 	.word	0x200026ec

08010104 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8010104:	b580      	push	{r7, lr}
 8010106:	b084      	sub	sp, #16
 8010108:	af00      	add	r7, sp, #0
 801010a:	6078      	str	r0, [r7, #4]
 801010c:	460b      	mov	r3, r1
 801010e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8010110:	2300      	movs	r3, #0
 8010112:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8010114:	4b0d      	ldr	r3, [pc, #52]	@ (801014c <CDC_Transmit_FS+0x48>)
 8010116:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801011a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801011c:	68bb      	ldr	r3, [r7, #8]
 801011e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8010122:	2b00      	cmp	r3, #0
 8010124:	d001      	beq.n	801012a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8010126:	2301      	movs	r3, #1
 8010128:	e00b      	b.n	8010142 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801012a:	887b      	ldrh	r3, [r7, #2]
 801012c:	461a      	mov	r2, r3
 801012e:	6879      	ldr	r1, [r7, #4]
 8010130:	4806      	ldr	r0, [pc, #24]	@ (801014c <CDC_Transmit_FS+0x48>)
 8010132:	f7fe fd1a 	bl	800eb6a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8010136:	4805      	ldr	r0, [pc, #20]	@ (801014c <CDC_Transmit_FS+0x48>)
 8010138:	f7fe fd4e 	bl	800ebd8 <USBD_CDC_TransmitPacket>
 801013c:	4603      	mov	r3, r0
 801013e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8010140:	7bfb      	ldrb	r3, [r7, #15]
}
 8010142:	4618      	mov	r0, r3
 8010144:	3710      	adds	r7, #16
 8010146:	46bd      	mov	sp, r7
 8010148:	bd80      	pop	{r7, pc}
 801014a:	bf00      	nop
 801014c:	200026ec 	.word	0x200026ec

08010150 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8010150:	b480      	push	{r7}
 8010152:	b087      	sub	sp, #28
 8010154:	af00      	add	r7, sp, #0
 8010156:	60f8      	str	r0, [r7, #12]
 8010158:	60b9      	str	r1, [r7, #8]
 801015a:	4613      	mov	r3, r2
 801015c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801015e:	2300      	movs	r3, #0
 8010160:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8010162:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010166:	4618      	mov	r0, r3
 8010168:	371c      	adds	r7, #28
 801016a:	46bd      	mov	sp, r7
 801016c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010170:	4770      	bx	lr
	...

08010174 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010174:	b480      	push	{r7}
 8010176:	b083      	sub	sp, #12
 8010178:	af00      	add	r7, sp, #0
 801017a:	4603      	mov	r3, r0
 801017c:	6039      	str	r1, [r7, #0]
 801017e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8010180:	683b      	ldr	r3, [r7, #0]
 8010182:	2212      	movs	r2, #18
 8010184:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8010186:	4b03      	ldr	r3, [pc, #12]	@ (8010194 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8010188:	4618      	mov	r0, r3
 801018a:	370c      	adds	r7, #12
 801018c:	46bd      	mov	sp, r7
 801018e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010192:	4770      	bx	lr
 8010194:	2000016c 	.word	0x2000016c

08010198 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010198:	b480      	push	{r7}
 801019a:	b083      	sub	sp, #12
 801019c:	af00      	add	r7, sp, #0
 801019e:	4603      	mov	r3, r0
 80101a0:	6039      	str	r1, [r7, #0]
 80101a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80101a4:	683b      	ldr	r3, [r7, #0]
 80101a6:	2204      	movs	r2, #4
 80101a8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80101aa:	4b03      	ldr	r3, [pc, #12]	@ (80101b8 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 80101ac:	4618      	mov	r0, r3
 80101ae:	370c      	adds	r7, #12
 80101b0:	46bd      	mov	sp, r7
 80101b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101b6:	4770      	bx	lr
 80101b8:	20000180 	.word	0x20000180

080101bc <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80101bc:	b580      	push	{r7, lr}
 80101be:	b082      	sub	sp, #8
 80101c0:	af00      	add	r7, sp, #0
 80101c2:	4603      	mov	r3, r0
 80101c4:	6039      	str	r1, [r7, #0]
 80101c6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80101c8:	79fb      	ldrb	r3, [r7, #7]
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	d105      	bne.n	80101da <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80101ce:	683a      	ldr	r2, [r7, #0]
 80101d0:	4907      	ldr	r1, [pc, #28]	@ (80101f0 <USBD_CDC_ProductStrDescriptor+0x34>)
 80101d2:	4808      	ldr	r0, [pc, #32]	@ (80101f4 <USBD_CDC_ProductStrDescriptor+0x38>)
 80101d4:	f7ff fd9b 	bl	800fd0e <USBD_GetString>
 80101d8:	e004      	b.n	80101e4 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80101da:	683a      	ldr	r2, [r7, #0]
 80101dc:	4904      	ldr	r1, [pc, #16]	@ (80101f0 <USBD_CDC_ProductStrDescriptor+0x34>)
 80101de:	4805      	ldr	r0, [pc, #20]	@ (80101f4 <USBD_CDC_ProductStrDescriptor+0x38>)
 80101e0:	f7ff fd95 	bl	800fd0e <USBD_GetString>
  }
  return USBD_StrDesc;
 80101e4:	4b02      	ldr	r3, [pc, #8]	@ (80101f0 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 80101e6:	4618      	mov	r0, r3
 80101e8:	3708      	adds	r7, #8
 80101ea:	46bd      	mov	sp, r7
 80101ec:	bd80      	pop	{r7, pc}
 80101ee:	bf00      	nop
 80101f0:	200031bc 	.word	0x200031bc
 80101f4:	0801382c 	.word	0x0801382c

080101f8 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80101f8:	b580      	push	{r7, lr}
 80101fa:	b082      	sub	sp, #8
 80101fc:	af00      	add	r7, sp, #0
 80101fe:	4603      	mov	r3, r0
 8010200:	6039      	str	r1, [r7, #0]
 8010202:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8010204:	683a      	ldr	r2, [r7, #0]
 8010206:	4904      	ldr	r1, [pc, #16]	@ (8010218 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8010208:	4804      	ldr	r0, [pc, #16]	@ (801021c <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 801020a:	f7ff fd80 	bl	800fd0e <USBD_GetString>
  return USBD_StrDesc;
 801020e:	4b02      	ldr	r3, [pc, #8]	@ (8010218 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8010210:	4618      	mov	r0, r3
 8010212:	3708      	adds	r7, #8
 8010214:	46bd      	mov	sp, r7
 8010216:	bd80      	pop	{r7, pc}
 8010218:	200031bc 	.word	0x200031bc
 801021c:	08013844 	.word	0x08013844

08010220 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010220:	b580      	push	{r7, lr}
 8010222:	b082      	sub	sp, #8
 8010224:	af00      	add	r7, sp, #0
 8010226:	4603      	mov	r3, r0
 8010228:	6039      	str	r1, [r7, #0]
 801022a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801022c:	683b      	ldr	r3, [r7, #0]
 801022e:	221a      	movs	r2, #26
 8010230:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8010232:	f000 f843 	bl	80102bc <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8010236:	4b02      	ldr	r3, [pc, #8]	@ (8010240 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8010238:	4618      	mov	r0, r3
 801023a:	3708      	adds	r7, #8
 801023c:	46bd      	mov	sp, r7
 801023e:	bd80      	pop	{r7, pc}
 8010240:	20000184 	.word	0x20000184

08010244 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010244:	b580      	push	{r7, lr}
 8010246:	b082      	sub	sp, #8
 8010248:	af00      	add	r7, sp, #0
 801024a:	4603      	mov	r3, r0
 801024c:	6039      	str	r1, [r7, #0]
 801024e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8010250:	79fb      	ldrb	r3, [r7, #7]
 8010252:	2b00      	cmp	r3, #0
 8010254:	d105      	bne.n	8010262 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8010256:	683a      	ldr	r2, [r7, #0]
 8010258:	4907      	ldr	r1, [pc, #28]	@ (8010278 <USBD_CDC_ConfigStrDescriptor+0x34>)
 801025a:	4808      	ldr	r0, [pc, #32]	@ (801027c <USBD_CDC_ConfigStrDescriptor+0x38>)
 801025c:	f7ff fd57 	bl	800fd0e <USBD_GetString>
 8010260:	e004      	b.n	801026c <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8010262:	683a      	ldr	r2, [r7, #0]
 8010264:	4904      	ldr	r1, [pc, #16]	@ (8010278 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8010266:	4805      	ldr	r0, [pc, #20]	@ (801027c <USBD_CDC_ConfigStrDescriptor+0x38>)
 8010268:	f7ff fd51 	bl	800fd0e <USBD_GetString>
  }
  return USBD_StrDesc;
 801026c:	4b02      	ldr	r3, [pc, #8]	@ (8010278 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 801026e:	4618      	mov	r0, r3
 8010270:	3708      	adds	r7, #8
 8010272:	46bd      	mov	sp, r7
 8010274:	bd80      	pop	{r7, pc}
 8010276:	bf00      	nop
 8010278:	200031bc 	.word	0x200031bc
 801027c:	08013858 	.word	0x08013858

08010280 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010280:	b580      	push	{r7, lr}
 8010282:	b082      	sub	sp, #8
 8010284:	af00      	add	r7, sp, #0
 8010286:	4603      	mov	r3, r0
 8010288:	6039      	str	r1, [r7, #0]
 801028a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801028c:	79fb      	ldrb	r3, [r7, #7]
 801028e:	2b00      	cmp	r3, #0
 8010290:	d105      	bne.n	801029e <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8010292:	683a      	ldr	r2, [r7, #0]
 8010294:	4907      	ldr	r1, [pc, #28]	@ (80102b4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8010296:	4808      	ldr	r0, [pc, #32]	@ (80102b8 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8010298:	f7ff fd39 	bl	800fd0e <USBD_GetString>
 801029c:	e004      	b.n	80102a8 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801029e:	683a      	ldr	r2, [r7, #0]
 80102a0:	4904      	ldr	r1, [pc, #16]	@ (80102b4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 80102a2:	4805      	ldr	r0, [pc, #20]	@ (80102b8 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 80102a4:	f7ff fd33 	bl	800fd0e <USBD_GetString>
  }
  return USBD_StrDesc;
 80102a8:	4b02      	ldr	r3, [pc, #8]	@ (80102b4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 80102aa:	4618      	mov	r0, r3
 80102ac:	3708      	adds	r7, #8
 80102ae:	46bd      	mov	sp, r7
 80102b0:	bd80      	pop	{r7, pc}
 80102b2:	bf00      	nop
 80102b4:	200031bc 	.word	0x200031bc
 80102b8:	08013864 	.word	0x08013864

080102bc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80102bc:	b580      	push	{r7, lr}
 80102be:	b084      	sub	sp, #16
 80102c0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80102c2:	4b0f      	ldr	r3, [pc, #60]	@ (8010300 <Get_SerialNum+0x44>)
 80102c4:	681b      	ldr	r3, [r3, #0]
 80102c6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80102c8:	4b0e      	ldr	r3, [pc, #56]	@ (8010304 <Get_SerialNum+0x48>)
 80102ca:	681b      	ldr	r3, [r3, #0]
 80102cc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80102ce:	4b0e      	ldr	r3, [pc, #56]	@ (8010308 <Get_SerialNum+0x4c>)
 80102d0:	681b      	ldr	r3, [r3, #0]
 80102d2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80102d4:	68fa      	ldr	r2, [r7, #12]
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	4413      	add	r3, r2
 80102da:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80102dc:	68fb      	ldr	r3, [r7, #12]
 80102de:	2b00      	cmp	r3, #0
 80102e0:	d009      	beq.n	80102f6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80102e2:	2208      	movs	r2, #8
 80102e4:	4909      	ldr	r1, [pc, #36]	@ (801030c <Get_SerialNum+0x50>)
 80102e6:	68f8      	ldr	r0, [r7, #12]
 80102e8:	f000 f814 	bl	8010314 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80102ec:	2204      	movs	r2, #4
 80102ee:	4908      	ldr	r1, [pc, #32]	@ (8010310 <Get_SerialNum+0x54>)
 80102f0:	68b8      	ldr	r0, [r7, #8]
 80102f2:	f000 f80f 	bl	8010314 <IntToUnicode>
  }
}
 80102f6:	bf00      	nop
 80102f8:	3710      	adds	r7, #16
 80102fa:	46bd      	mov	sp, r7
 80102fc:	bd80      	pop	{r7, pc}
 80102fe:	bf00      	nop
 8010300:	1fff7590 	.word	0x1fff7590
 8010304:	1fff7594 	.word	0x1fff7594
 8010308:	1fff7598 	.word	0x1fff7598
 801030c:	20000186 	.word	0x20000186
 8010310:	20000196 	.word	0x20000196

08010314 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8010314:	b480      	push	{r7}
 8010316:	b087      	sub	sp, #28
 8010318:	af00      	add	r7, sp, #0
 801031a:	60f8      	str	r0, [r7, #12]
 801031c:	60b9      	str	r1, [r7, #8]
 801031e:	4613      	mov	r3, r2
 8010320:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8010322:	2300      	movs	r3, #0
 8010324:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8010326:	2300      	movs	r3, #0
 8010328:	75fb      	strb	r3, [r7, #23]
 801032a:	e027      	b.n	801037c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801032c:	68fb      	ldr	r3, [r7, #12]
 801032e:	0f1b      	lsrs	r3, r3, #28
 8010330:	2b09      	cmp	r3, #9
 8010332:	d80b      	bhi.n	801034c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8010334:	68fb      	ldr	r3, [r7, #12]
 8010336:	0f1b      	lsrs	r3, r3, #28
 8010338:	b2da      	uxtb	r2, r3
 801033a:	7dfb      	ldrb	r3, [r7, #23]
 801033c:	005b      	lsls	r3, r3, #1
 801033e:	4619      	mov	r1, r3
 8010340:	68bb      	ldr	r3, [r7, #8]
 8010342:	440b      	add	r3, r1
 8010344:	3230      	adds	r2, #48	@ 0x30
 8010346:	b2d2      	uxtb	r2, r2
 8010348:	701a      	strb	r2, [r3, #0]
 801034a:	e00a      	b.n	8010362 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801034c:	68fb      	ldr	r3, [r7, #12]
 801034e:	0f1b      	lsrs	r3, r3, #28
 8010350:	b2da      	uxtb	r2, r3
 8010352:	7dfb      	ldrb	r3, [r7, #23]
 8010354:	005b      	lsls	r3, r3, #1
 8010356:	4619      	mov	r1, r3
 8010358:	68bb      	ldr	r3, [r7, #8]
 801035a:	440b      	add	r3, r1
 801035c:	3237      	adds	r2, #55	@ 0x37
 801035e:	b2d2      	uxtb	r2, r2
 8010360:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8010362:	68fb      	ldr	r3, [r7, #12]
 8010364:	011b      	lsls	r3, r3, #4
 8010366:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8010368:	7dfb      	ldrb	r3, [r7, #23]
 801036a:	005b      	lsls	r3, r3, #1
 801036c:	3301      	adds	r3, #1
 801036e:	68ba      	ldr	r2, [r7, #8]
 8010370:	4413      	add	r3, r2
 8010372:	2200      	movs	r2, #0
 8010374:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8010376:	7dfb      	ldrb	r3, [r7, #23]
 8010378:	3301      	adds	r3, #1
 801037a:	75fb      	strb	r3, [r7, #23]
 801037c:	7dfa      	ldrb	r2, [r7, #23]
 801037e:	79fb      	ldrb	r3, [r7, #7]
 8010380:	429a      	cmp	r2, r3
 8010382:	d3d3      	bcc.n	801032c <IntToUnicode+0x18>
  }
}
 8010384:	bf00      	nop
 8010386:	bf00      	nop
 8010388:	371c      	adds	r7, #28
 801038a:	46bd      	mov	sp, r7
 801038c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010390:	4770      	bx	lr
	...

08010394 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010394:	b580      	push	{r7, lr}
 8010396:	b094      	sub	sp, #80	@ 0x50
 8010398:	af00      	add	r7, sp, #0
 801039a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 801039c:	f107 030c 	add.w	r3, r7, #12
 80103a0:	2244      	movs	r2, #68	@ 0x44
 80103a2:	2100      	movs	r1, #0
 80103a4:	4618      	mov	r0, r3
 80103a6:	f001 f8c6 	bl	8011536 <memset>
  if(pcdHandle->Instance==USB)
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	681b      	ldr	r3, [r3, #0]
 80103ae:	4a15      	ldr	r2, [pc, #84]	@ (8010404 <HAL_PCD_MspInit+0x70>)
 80103b0:	4293      	cmp	r3, r2
 80103b2:	d123      	bne.n	80103fc <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80103b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80103b8:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80103ba:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80103be:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80103c0:	f107 030c 	add.w	r3, r7, #12
 80103c4:	4618      	mov	r0, r3
 80103c6:	f7fa fa8b 	bl	800a8e0 <HAL_RCCEx_PeriphCLKConfig>
 80103ca:	4603      	mov	r3, r0
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	d001      	beq.n	80103d4 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 80103d0:	f7f2 fb48 	bl	8002a64 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80103d4:	4b0c      	ldr	r3, [pc, #48]	@ (8010408 <HAL_PCD_MspInit+0x74>)
 80103d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80103d8:	4a0b      	ldr	r2, [pc, #44]	@ (8010408 <HAL_PCD_MspInit+0x74>)
 80103da:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80103de:	6593      	str	r3, [r2, #88]	@ 0x58
 80103e0:	4b09      	ldr	r3, [pc, #36]	@ (8010408 <HAL_PCD_MspInit+0x74>)
 80103e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80103e4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80103e8:	60bb      	str	r3, [r7, #8]
 80103ea:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 80103ec:	2200      	movs	r2, #0
 80103ee:	2100      	movs	r1, #0
 80103f0:	2014      	movs	r0, #20
 80103f2:	f7f6 f8b4 	bl	800655e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 80103f6:	2014      	movs	r0, #20
 80103f8:	f7f6 f8cb 	bl	8006592 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80103fc:	bf00      	nop
 80103fe:	3750      	adds	r7, #80	@ 0x50
 8010400:	46bd      	mov	sp, r7
 8010402:	bd80      	pop	{r7, pc}
 8010404:	40005c00 	.word	0x40005c00
 8010408:	40021000 	.word	0x40021000

0801040c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801040c:	b580      	push	{r7, lr}
 801040e:	b082      	sub	sp, #8
 8010410:	af00      	add	r7, sp, #0
 8010412:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8010420:	4619      	mov	r1, r3
 8010422:	4610      	mov	r0, r2
 8010424:	f7fe fcd4 	bl	800edd0 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8010428:	bf00      	nop
 801042a:	3708      	adds	r7, #8
 801042c:	46bd      	mov	sp, r7
 801042e:	bd80      	pop	{r7, pc}

08010430 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010430:	b580      	push	{r7, lr}
 8010432:	b082      	sub	sp, #8
 8010434:	af00      	add	r7, sp, #0
 8010436:	6078      	str	r0, [r7, #4]
 8010438:	460b      	mov	r3, r1
 801043a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8010442:	78fa      	ldrb	r2, [r7, #3]
 8010444:	6879      	ldr	r1, [r7, #4]
 8010446:	4613      	mov	r3, r2
 8010448:	009b      	lsls	r3, r3, #2
 801044a:	4413      	add	r3, r2
 801044c:	00db      	lsls	r3, r3, #3
 801044e:	440b      	add	r3, r1
 8010450:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8010454:	681a      	ldr	r2, [r3, #0]
 8010456:	78fb      	ldrb	r3, [r7, #3]
 8010458:	4619      	mov	r1, r3
 801045a:	f7fe fd0e 	bl	800ee7a <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 801045e:	bf00      	nop
 8010460:	3708      	adds	r7, #8
 8010462:	46bd      	mov	sp, r7
 8010464:	bd80      	pop	{r7, pc}

08010466 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010466:	b580      	push	{r7, lr}
 8010468:	b082      	sub	sp, #8
 801046a:	af00      	add	r7, sp, #0
 801046c:	6078      	str	r0, [r7, #4]
 801046e:	460b      	mov	r3, r1
 8010470:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8010478:	78fa      	ldrb	r2, [r7, #3]
 801047a:	6879      	ldr	r1, [r7, #4]
 801047c:	4613      	mov	r3, r2
 801047e:	009b      	lsls	r3, r3, #2
 8010480:	4413      	add	r3, r2
 8010482:	00db      	lsls	r3, r3, #3
 8010484:	440b      	add	r3, r1
 8010486:	3324      	adds	r3, #36	@ 0x24
 8010488:	681a      	ldr	r2, [r3, #0]
 801048a:	78fb      	ldrb	r3, [r7, #3]
 801048c:	4619      	mov	r1, r3
 801048e:	f7fe fd57 	bl	800ef40 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8010492:	bf00      	nop
 8010494:	3708      	adds	r7, #8
 8010496:	46bd      	mov	sp, r7
 8010498:	bd80      	pop	{r7, pc}

0801049a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801049a:	b580      	push	{r7, lr}
 801049c:	b082      	sub	sp, #8
 801049e:	af00      	add	r7, sp, #0
 80104a0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80104a8:	4618      	mov	r0, r3
 80104aa:	f7fe fe6b 	bl	800f184 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 80104ae:	bf00      	nop
 80104b0:	3708      	adds	r7, #8
 80104b2:	46bd      	mov	sp, r7
 80104b4:	bd80      	pop	{r7, pc}

080104b6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80104b6:	b580      	push	{r7, lr}
 80104b8:	b084      	sub	sp, #16
 80104ba:	af00      	add	r7, sp, #0
 80104bc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80104be:	2301      	movs	r3, #1
 80104c0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80104c2:	687b      	ldr	r3, [r7, #4]
 80104c4:	795b      	ldrb	r3, [r3, #5]
 80104c6:	2b02      	cmp	r3, #2
 80104c8:	d001      	beq.n	80104ce <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80104ca:	f7f2 facb 	bl	8002a64 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80104d4:	7bfa      	ldrb	r2, [r7, #15]
 80104d6:	4611      	mov	r1, r2
 80104d8:	4618      	mov	r0, r3
 80104da:	f7fe fe15 	bl	800f108 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80104e4:	4618      	mov	r0, r3
 80104e6:	f7fe fdc1 	bl	800f06c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 80104ea:	bf00      	nop
 80104ec:	3710      	adds	r7, #16
 80104ee:	46bd      	mov	sp, r7
 80104f0:	bd80      	pop	{r7, pc}
	...

080104f4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80104f4:	b580      	push	{r7, lr}
 80104f6:	b082      	sub	sp, #8
 80104f8:	af00      	add	r7, sp, #0
 80104fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80104fc:	687b      	ldr	r3, [r7, #4]
 80104fe:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010502:	4618      	mov	r0, r3
 8010504:	f7fe fe10 	bl	800f128 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	7a5b      	ldrb	r3, [r3, #9]
 801050c:	2b00      	cmp	r3, #0
 801050e:	d005      	beq.n	801051c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010510:	4b04      	ldr	r3, [pc, #16]	@ (8010524 <HAL_PCD_SuspendCallback+0x30>)
 8010512:	691b      	ldr	r3, [r3, #16]
 8010514:	4a03      	ldr	r2, [pc, #12]	@ (8010524 <HAL_PCD_SuspendCallback+0x30>)
 8010516:	f043 0306 	orr.w	r3, r3, #6
 801051a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 801051c:	bf00      	nop
 801051e:	3708      	adds	r7, #8
 8010520:	46bd      	mov	sp, r7
 8010522:	bd80      	pop	{r7, pc}
 8010524:	e000ed00 	.word	0xe000ed00

08010528 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010528:	b580      	push	{r7, lr}
 801052a:	b082      	sub	sp, #8
 801052c:	af00      	add	r7, sp, #0
 801052e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	7a5b      	ldrb	r3, [r3, #9]
 8010534:	2b00      	cmp	r3, #0
 8010536:	d007      	beq.n	8010548 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010538:	4b08      	ldr	r3, [pc, #32]	@ (801055c <HAL_PCD_ResumeCallback+0x34>)
 801053a:	691b      	ldr	r3, [r3, #16]
 801053c:	4a07      	ldr	r2, [pc, #28]	@ (801055c <HAL_PCD_ResumeCallback+0x34>)
 801053e:	f023 0306 	bic.w	r3, r3, #6
 8010542:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8010544:	f000 f9f8 	bl	8010938 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801054e:	4618      	mov	r0, r3
 8010550:	f7fe fe00 	bl	800f154 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8010554:	bf00      	nop
 8010556:	3708      	adds	r7, #8
 8010558:	46bd      	mov	sp, r7
 801055a:	bd80      	pop	{r7, pc}
 801055c:	e000ed00 	.word	0xe000ed00

08010560 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010560:	b580      	push	{r7, lr}
 8010562:	b082      	sub	sp, #8
 8010564:	af00      	add	r7, sp, #0
 8010566:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8010568:	4a2b      	ldr	r2, [pc, #172]	@ (8010618 <USBD_LL_Init+0xb8>)
 801056a:	687b      	ldr	r3, [r7, #4]
 801056c:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	4a29      	ldr	r2, [pc, #164]	@ (8010618 <USBD_LL_Init+0xb8>)
 8010574:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8010578:	4b27      	ldr	r3, [pc, #156]	@ (8010618 <USBD_LL_Init+0xb8>)
 801057a:	4a28      	ldr	r2, [pc, #160]	@ (801061c <USBD_LL_Init+0xbc>)
 801057c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 801057e:	4b26      	ldr	r3, [pc, #152]	@ (8010618 <USBD_LL_Init+0xb8>)
 8010580:	2208      	movs	r2, #8
 8010582:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8010584:	4b24      	ldr	r3, [pc, #144]	@ (8010618 <USBD_LL_Init+0xb8>)
 8010586:	2202      	movs	r2, #2
 8010588:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801058a:	4b23      	ldr	r3, [pc, #140]	@ (8010618 <USBD_LL_Init+0xb8>)
 801058c:	2202      	movs	r2, #2
 801058e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8010590:	4b21      	ldr	r3, [pc, #132]	@ (8010618 <USBD_LL_Init+0xb8>)
 8010592:	2200      	movs	r2, #0
 8010594:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8010596:	4b20      	ldr	r3, [pc, #128]	@ (8010618 <USBD_LL_Init+0xb8>)
 8010598:	2200      	movs	r2, #0
 801059a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 801059c:	4b1e      	ldr	r3, [pc, #120]	@ (8010618 <USBD_LL_Init+0xb8>)
 801059e:	2200      	movs	r2, #0
 80105a0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80105a2:	4b1d      	ldr	r3, [pc, #116]	@ (8010618 <USBD_LL_Init+0xb8>)
 80105a4:	2200      	movs	r2, #0
 80105a6:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80105a8:	481b      	ldr	r0, [pc, #108]	@ (8010618 <USBD_LL_Init+0xb8>)
 80105aa:	f7f7 feb6 	bl	800831a <HAL_PCD_Init>
 80105ae:	4603      	mov	r3, r0
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d001      	beq.n	80105b8 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 80105b4:	f7f2 fa56 	bl	8002a64 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80105be:	2318      	movs	r3, #24
 80105c0:	2200      	movs	r2, #0
 80105c2:	2100      	movs	r1, #0
 80105c4:	f7f9 fb3d 	bl	8009c42 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80105ce:	2358      	movs	r3, #88	@ 0x58
 80105d0:	2200      	movs	r2, #0
 80105d2:	2180      	movs	r1, #128	@ 0x80
 80105d4:	f7f9 fb35 	bl	8009c42 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80105de:	23c0      	movs	r3, #192	@ 0xc0
 80105e0:	2200      	movs	r2, #0
 80105e2:	2181      	movs	r1, #129	@ 0x81
 80105e4:	f7f9 fb2d 	bl	8009c42 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80105ee:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80105f2:	2200      	movs	r2, #0
 80105f4:	2101      	movs	r1, #1
 80105f6:	f7f9 fb24 	bl	8009c42 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010600:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010604:	2200      	movs	r2, #0
 8010606:	2182      	movs	r1, #130	@ 0x82
 8010608:	f7f9 fb1b 	bl	8009c42 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 801060c:	2300      	movs	r3, #0
}
 801060e:	4618      	mov	r0, r3
 8010610:	3708      	adds	r7, #8
 8010612:	46bd      	mov	sp, r7
 8010614:	bd80      	pop	{r7, pc}
 8010616:	bf00      	nop
 8010618:	200033bc 	.word	0x200033bc
 801061c:	40005c00 	.word	0x40005c00

08010620 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8010620:	b580      	push	{r7, lr}
 8010622:	b084      	sub	sp, #16
 8010624:	af00      	add	r7, sp, #0
 8010626:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010628:	2300      	movs	r3, #0
 801062a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801062c:	2300      	movs	r3, #0
 801062e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010636:	4618      	mov	r0, r3
 8010638:	f7f7 ff3d 	bl	80084b6 <HAL_PCD_Start>
 801063c:	4603      	mov	r3, r0
 801063e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010640:	7bfb      	ldrb	r3, [r7, #15]
 8010642:	4618      	mov	r0, r3
 8010644:	f000 f97e 	bl	8010944 <USBD_Get_USB_Status>
 8010648:	4603      	mov	r3, r0
 801064a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801064c:	7bbb      	ldrb	r3, [r7, #14]
}
 801064e:	4618      	mov	r0, r3
 8010650:	3710      	adds	r7, #16
 8010652:	46bd      	mov	sp, r7
 8010654:	bd80      	pop	{r7, pc}

08010656 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8010656:	b580      	push	{r7, lr}
 8010658:	b084      	sub	sp, #16
 801065a:	af00      	add	r7, sp, #0
 801065c:	6078      	str	r0, [r7, #4]
 801065e:	4608      	mov	r0, r1
 8010660:	4611      	mov	r1, r2
 8010662:	461a      	mov	r2, r3
 8010664:	4603      	mov	r3, r0
 8010666:	70fb      	strb	r3, [r7, #3]
 8010668:	460b      	mov	r3, r1
 801066a:	70bb      	strb	r3, [r7, #2]
 801066c:	4613      	mov	r3, r2
 801066e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010670:	2300      	movs	r3, #0
 8010672:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010674:	2300      	movs	r3, #0
 8010676:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801067e:	78bb      	ldrb	r3, [r7, #2]
 8010680:	883a      	ldrh	r2, [r7, #0]
 8010682:	78f9      	ldrb	r1, [r7, #3]
 8010684:	f7f8 f884 	bl	8008790 <HAL_PCD_EP_Open>
 8010688:	4603      	mov	r3, r0
 801068a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801068c:	7bfb      	ldrb	r3, [r7, #15]
 801068e:	4618      	mov	r0, r3
 8010690:	f000 f958 	bl	8010944 <USBD_Get_USB_Status>
 8010694:	4603      	mov	r3, r0
 8010696:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010698:	7bbb      	ldrb	r3, [r7, #14]
}
 801069a:	4618      	mov	r0, r3
 801069c:	3710      	adds	r7, #16
 801069e:	46bd      	mov	sp, r7
 80106a0:	bd80      	pop	{r7, pc}

080106a2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80106a2:	b580      	push	{r7, lr}
 80106a4:	b084      	sub	sp, #16
 80106a6:	af00      	add	r7, sp, #0
 80106a8:	6078      	str	r0, [r7, #4]
 80106aa:	460b      	mov	r3, r1
 80106ac:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80106ae:	2300      	movs	r3, #0
 80106b0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80106b2:	2300      	movs	r3, #0
 80106b4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80106b6:	687b      	ldr	r3, [r7, #4]
 80106b8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80106bc:	78fa      	ldrb	r2, [r7, #3]
 80106be:	4611      	mov	r1, r2
 80106c0:	4618      	mov	r0, r3
 80106c2:	f7f8 f8c4 	bl	800884e <HAL_PCD_EP_Close>
 80106c6:	4603      	mov	r3, r0
 80106c8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80106ca:	7bfb      	ldrb	r3, [r7, #15]
 80106cc:	4618      	mov	r0, r3
 80106ce:	f000 f939 	bl	8010944 <USBD_Get_USB_Status>
 80106d2:	4603      	mov	r3, r0
 80106d4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80106d6:	7bbb      	ldrb	r3, [r7, #14]
}
 80106d8:	4618      	mov	r0, r3
 80106da:	3710      	adds	r7, #16
 80106dc:	46bd      	mov	sp, r7
 80106de:	bd80      	pop	{r7, pc}

080106e0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80106e0:	b580      	push	{r7, lr}
 80106e2:	b084      	sub	sp, #16
 80106e4:	af00      	add	r7, sp, #0
 80106e6:	6078      	str	r0, [r7, #4]
 80106e8:	460b      	mov	r3, r1
 80106ea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80106ec:	2300      	movs	r3, #0
 80106ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80106f0:	2300      	movs	r3, #0
 80106f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80106fa:	78fa      	ldrb	r2, [r7, #3]
 80106fc:	4611      	mov	r1, r2
 80106fe:	4618      	mov	r0, r3
 8010700:	f7f8 f96d 	bl	80089de <HAL_PCD_EP_SetStall>
 8010704:	4603      	mov	r3, r0
 8010706:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010708:	7bfb      	ldrb	r3, [r7, #15]
 801070a:	4618      	mov	r0, r3
 801070c:	f000 f91a 	bl	8010944 <USBD_Get_USB_Status>
 8010710:	4603      	mov	r3, r0
 8010712:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010714:	7bbb      	ldrb	r3, [r7, #14]
}
 8010716:	4618      	mov	r0, r3
 8010718:	3710      	adds	r7, #16
 801071a:	46bd      	mov	sp, r7
 801071c:	bd80      	pop	{r7, pc}

0801071e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801071e:	b580      	push	{r7, lr}
 8010720:	b084      	sub	sp, #16
 8010722:	af00      	add	r7, sp, #0
 8010724:	6078      	str	r0, [r7, #4]
 8010726:	460b      	mov	r3, r1
 8010728:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801072a:	2300      	movs	r3, #0
 801072c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801072e:	2300      	movs	r3, #0
 8010730:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010738:	78fa      	ldrb	r2, [r7, #3]
 801073a:	4611      	mov	r1, r2
 801073c:	4618      	mov	r0, r3
 801073e:	f7f8 f9a0 	bl	8008a82 <HAL_PCD_EP_ClrStall>
 8010742:	4603      	mov	r3, r0
 8010744:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010746:	7bfb      	ldrb	r3, [r7, #15]
 8010748:	4618      	mov	r0, r3
 801074a:	f000 f8fb 	bl	8010944 <USBD_Get_USB_Status>
 801074e:	4603      	mov	r3, r0
 8010750:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010752:	7bbb      	ldrb	r3, [r7, #14]
}
 8010754:	4618      	mov	r0, r3
 8010756:	3710      	adds	r7, #16
 8010758:	46bd      	mov	sp, r7
 801075a:	bd80      	pop	{r7, pc}

0801075c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801075c:	b480      	push	{r7}
 801075e:	b085      	sub	sp, #20
 8010760:	af00      	add	r7, sp, #0
 8010762:	6078      	str	r0, [r7, #4]
 8010764:	460b      	mov	r3, r1
 8010766:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010768:	687b      	ldr	r3, [r7, #4]
 801076a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801076e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8010770:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010774:	2b00      	cmp	r3, #0
 8010776:	da0b      	bge.n	8010790 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8010778:	78fb      	ldrb	r3, [r7, #3]
 801077a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801077e:	68f9      	ldr	r1, [r7, #12]
 8010780:	4613      	mov	r3, r2
 8010782:	009b      	lsls	r3, r3, #2
 8010784:	4413      	add	r3, r2
 8010786:	00db      	lsls	r3, r3, #3
 8010788:	440b      	add	r3, r1
 801078a:	3312      	adds	r3, #18
 801078c:	781b      	ldrb	r3, [r3, #0]
 801078e:	e00b      	b.n	80107a8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010790:	78fb      	ldrb	r3, [r7, #3]
 8010792:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010796:	68f9      	ldr	r1, [r7, #12]
 8010798:	4613      	mov	r3, r2
 801079a:	009b      	lsls	r3, r3, #2
 801079c:	4413      	add	r3, r2
 801079e:	00db      	lsls	r3, r3, #3
 80107a0:	440b      	add	r3, r1
 80107a2:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 80107a6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80107a8:	4618      	mov	r0, r3
 80107aa:	3714      	adds	r7, #20
 80107ac:	46bd      	mov	sp, r7
 80107ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107b2:	4770      	bx	lr

080107b4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80107b4:	b580      	push	{r7, lr}
 80107b6:	b084      	sub	sp, #16
 80107b8:	af00      	add	r7, sp, #0
 80107ba:	6078      	str	r0, [r7, #4]
 80107bc:	460b      	mov	r3, r1
 80107be:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80107c0:	2300      	movs	r3, #0
 80107c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80107c4:	2300      	movs	r3, #0
 80107c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80107ce:	78fa      	ldrb	r2, [r7, #3]
 80107d0:	4611      	mov	r1, r2
 80107d2:	4618      	mov	r0, r3
 80107d4:	f7f7 ffb8 	bl	8008748 <HAL_PCD_SetAddress>
 80107d8:	4603      	mov	r3, r0
 80107da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80107dc:	7bfb      	ldrb	r3, [r7, #15]
 80107de:	4618      	mov	r0, r3
 80107e0:	f000 f8b0 	bl	8010944 <USBD_Get_USB_Status>
 80107e4:	4603      	mov	r3, r0
 80107e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80107e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80107ea:	4618      	mov	r0, r3
 80107ec:	3710      	adds	r7, #16
 80107ee:	46bd      	mov	sp, r7
 80107f0:	bd80      	pop	{r7, pc}

080107f2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80107f2:	b580      	push	{r7, lr}
 80107f4:	b086      	sub	sp, #24
 80107f6:	af00      	add	r7, sp, #0
 80107f8:	60f8      	str	r0, [r7, #12]
 80107fa:	607a      	str	r2, [r7, #4]
 80107fc:	603b      	str	r3, [r7, #0]
 80107fe:	460b      	mov	r3, r1
 8010800:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010802:	2300      	movs	r3, #0
 8010804:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010806:	2300      	movs	r3, #0
 8010808:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801080a:	68fb      	ldr	r3, [r7, #12]
 801080c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010810:	7af9      	ldrb	r1, [r7, #11]
 8010812:	683b      	ldr	r3, [r7, #0]
 8010814:	687a      	ldr	r2, [r7, #4]
 8010816:	f7f8 f8ab 	bl	8008970 <HAL_PCD_EP_Transmit>
 801081a:	4603      	mov	r3, r0
 801081c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801081e:	7dfb      	ldrb	r3, [r7, #23]
 8010820:	4618      	mov	r0, r3
 8010822:	f000 f88f 	bl	8010944 <USBD_Get_USB_Status>
 8010826:	4603      	mov	r3, r0
 8010828:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801082a:	7dbb      	ldrb	r3, [r7, #22]
}
 801082c:	4618      	mov	r0, r3
 801082e:	3718      	adds	r7, #24
 8010830:	46bd      	mov	sp, r7
 8010832:	bd80      	pop	{r7, pc}

08010834 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010834:	b580      	push	{r7, lr}
 8010836:	b086      	sub	sp, #24
 8010838:	af00      	add	r7, sp, #0
 801083a:	60f8      	str	r0, [r7, #12]
 801083c:	607a      	str	r2, [r7, #4]
 801083e:	603b      	str	r3, [r7, #0]
 8010840:	460b      	mov	r3, r1
 8010842:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010844:	2300      	movs	r3, #0
 8010846:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010848:	2300      	movs	r3, #0
 801084a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801084c:	68fb      	ldr	r3, [r7, #12]
 801084e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010852:	7af9      	ldrb	r1, [r7, #11]
 8010854:	683b      	ldr	r3, [r7, #0]
 8010856:	687a      	ldr	r2, [r7, #4]
 8010858:	f7f8 f841 	bl	80088de <HAL_PCD_EP_Receive>
 801085c:	4603      	mov	r3, r0
 801085e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010860:	7dfb      	ldrb	r3, [r7, #23]
 8010862:	4618      	mov	r0, r3
 8010864:	f000 f86e 	bl	8010944 <USBD_Get_USB_Status>
 8010868:	4603      	mov	r3, r0
 801086a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801086c:	7dbb      	ldrb	r3, [r7, #22]
}
 801086e:	4618      	mov	r0, r3
 8010870:	3718      	adds	r7, #24
 8010872:	46bd      	mov	sp, r7
 8010874:	bd80      	pop	{r7, pc}

08010876 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010876:	b580      	push	{r7, lr}
 8010878:	b082      	sub	sp, #8
 801087a:	af00      	add	r7, sp, #0
 801087c:	6078      	str	r0, [r7, #4]
 801087e:	460b      	mov	r3, r1
 8010880:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010888:	78fa      	ldrb	r2, [r7, #3]
 801088a:	4611      	mov	r1, r2
 801088c:	4618      	mov	r0, r3
 801088e:	f7f8 f857 	bl	8008940 <HAL_PCD_EP_GetRxCount>
 8010892:	4603      	mov	r3, r0
}
 8010894:	4618      	mov	r0, r3
 8010896:	3708      	adds	r7, #8
 8010898:	46bd      	mov	sp, r7
 801089a:	bd80      	pop	{r7, pc}

0801089c <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801089c:	b580      	push	{r7, lr}
 801089e:	b082      	sub	sp, #8
 80108a0:	af00      	add	r7, sp, #0
 80108a2:	6078      	str	r0, [r7, #4]
 80108a4:	460b      	mov	r3, r1
 80108a6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 80108a8:	78fb      	ldrb	r3, [r7, #3]
 80108aa:	2b00      	cmp	r3, #0
 80108ac:	d002      	beq.n	80108b4 <HAL_PCDEx_LPM_Callback+0x18>
 80108ae:	2b01      	cmp	r3, #1
 80108b0:	d013      	beq.n	80108da <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 80108b2:	e023      	b.n	80108fc <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	7a5b      	ldrb	r3, [r3, #9]
 80108b8:	2b00      	cmp	r3, #0
 80108ba:	d007      	beq.n	80108cc <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80108bc:	f000 f83c 	bl	8010938 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80108c0:	4b10      	ldr	r3, [pc, #64]	@ (8010904 <HAL_PCDEx_LPM_Callback+0x68>)
 80108c2:	691b      	ldr	r3, [r3, #16]
 80108c4:	4a0f      	ldr	r2, [pc, #60]	@ (8010904 <HAL_PCDEx_LPM_Callback+0x68>)
 80108c6:	f023 0306 	bic.w	r3, r3, #6
 80108ca:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80108d2:	4618      	mov	r0, r3
 80108d4:	f7fe fc3e 	bl	800f154 <USBD_LL_Resume>
    break;
 80108d8:	e010      	b.n	80108fc <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80108e0:	4618      	mov	r0, r3
 80108e2:	f7fe fc21 	bl	800f128 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	7a5b      	ldrb	r3, [r3, #9]
 80108ea:	2b00      	cmp	r3, #0
 80108ec:	d005      	beq.n	80108fa <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80108ee:	4b05      	ldr	r3, [pc, #20]	@ (8010904 <HAL_PCDEx_LPM_Callback+0x68>)
 80108f0:	691b      	ldr	r3, [r3, #16]
 80108f2:	4a04      	ldr	r2, [pc, #16]	@ (8010904 <HAL_PCDEx_LPM_Callback+0x68>)
 80108f4:	f043 0306 	orr.w	r3, r3, #6
 80108f8:	6113      	str	r3, [r2, #16]
    break;
 80108fa:	bf00      	nop
}
 80108fc:	bf00      	nop
 80108fe:	3708      	adds	r7, #8
 8010900:	46bd      	mov	sp, r7
 8010902:	bd80      	pop	{r7, pc}
 8010904:	e000ed00 	.word	0xe000ed00

08010908 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8010908:	b480      	push	{r7}
 801090a:	b083      	sub	sp, #12
 801090c:	af00      	add	r7, sp, #0
 801090e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8010910:	4b03      	ldr	r3, [pc, #12]	@ (8010920 <USBD_static_malloc+0x18>)
}
 8010912:	4618      	mov	r0, r3
 8010914:	370c      	adds	r7, #12
 8010916:	46bd      	mov	sp, r7
 8010918:	f85d 7b04 	ldr.w	r7, [sp], #4
 801091c:	4770      	bx	lr
 801091e:	bf00      	nop
 8010920:	20003698 	.word	0x20003698

08010924 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8010924:	b480      	push	{r7}
 8010926:	b083      	sub	sp, #12
 8010928:	af00      	add	r7, sp, #0
 801092a:	6078      	str	r0, [r7, #4]

}
 801092c:	bf00      	nop
 801092e:	370c      	adds	r7, #12
 8010930:	46bd      	mov	sp, r7
 8010932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010936:	4770      	bx	lr

08010938 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8010938:	b580      	push	{r7, lr}
 801093a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 801093c:	f7f1 fdee 	bl	800251c <SystemClock_Config>
}
 8010940:	bf00      	nop
 8010942:	bd80      	pop	{r7, pc}

08010944 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010944:	b480      	push	{r7}
 8010946:	b085      	sub	sp, #20
 8010948:	af00      	add	r7, sp, #0
 801094a:	4603      	mov	r3, r0
 801094c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801094e:	2300      	movs	r3, #0
 8010950:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8010952:	79fb      	ldrb	r3, [r7, #7]
 8010954:	2b03      	cmp	r3, #3
 8010956:	d817      	bhi.n	8010988 <USBD_Get_USB_Status+0x44>
 8010958:	a201      	add	r2, pc, #4	@ (adr r2, 8010960 <USBD_Get_USB_Status+0x1c>)
 801095a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801095e:	bf00      	nop
 8010960:	08010971 	.word	0x08010971
 8010964:	08010977 	.word	0x08010977
 8010968:	0801097d 	.word	0x0801097d
 801096c:	08010983 	.word	0x08010983
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8010970:	2300      	movs	r3, #0
 8010972:	73fb      	strb	r3, [r7, #15]
    break;
 8010974:	e00b      	b.n	801098e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8010976:	2303      	movs	r3, #3
 8010978:	73fb      	strb	r3, [r7, #15]
    break;
 801097a:	e008      	b.n	801098e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801097c:	2301      	movs	r3, #1
 801097e:	73fb      	strb	r3, [r7, #15]
    break;
 8010980:	e005      	b.n	801098e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8010982:	2303      	movs	r3, #3
 8010984:	73fb      	strb	r3, [r7, #15]
    break;
 8010986:	e002      	b.n	801098e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8010988:	2303      	movs	r3, #3
 801098a:	73fb      	strb	r3, [r7, #15]
    break;
 801098c:	bf00      	nop
  }
  return usb_status;
 801098e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010990:	4618      	mov	r0, r3
 8010992:	3714      	adds	r7, #20
 8010994:	46bd      	mov	sp, r7
 8010996:	f85d 7b04 	ldr.w	r7, [sp], #4
 801099a:	4770      	bx	lr

0801099c <__cvt>:
 801099c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80109a0:	ec57 6b10 	vmov	r6, r7, d0
 80109a4:	2f00      	cmp	r7, #0
 80109a6:	460c      	mov	r4, r1
 80109a8:	4619      	mov	r1, r3
 80109aa:	463b      	mov	r3, r7
 80109ac:	bfbb      	ittet	lt
 80109ae:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80109b2:	461f      	movlt	r7, r3
 80109b4:	2300      	movge	r3, #0
 80109b6:	232d      	movlt	r3, #45	@ 0x2d
 80109b8:	700b      	strb	r3, [r1, #0]
 80109ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80109bc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80109c0:	4691      	mov	r9, r2
 80109c2:	f023 0820 	bic.w	r8, r3, #32
 80109c6:	bfbc      	itt	lt
 80109c8:	4632      	movlt	r2, r6
 80109ca:	4616      	movlt	r6, r2
 80109cc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80109d0:	d005      	beq.n	80109de <__cvt+0x42>
 80109d2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80109d6:	d100      	bne.n	80109da <__cvt+0x3e>
 80109d8:	3401      	adds	r4, #1
 80109da:	2102      	movs	r1, #2
 80109dc:	e000      	b.n	80109e0 <__cvt+0x44>
 80109de:	2103      	movs	r1, #3
 80109e0:	ab03      	add	r3, sp, #12
 80109e2:	9301      	str	r3, [sp, #4]
 80109e4:	ab02      	add	r3, sp, #8
 80109e6:	9300      	str	r3, [sp, #0]
 80109e8:	ec47 6b10 	vmov	d0, r6, r7
 80109ec:	4653      	mov	r3, sl
 80109ee:	4622      	mov	r2, r4
 80109f0:	f000 feba 	bl	8011768 <_dtoa_r>
 80109f4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80109f8:	4605      	mov	r5, r0
 80109fa:	d119      	bne.n	8010a30 <__cvt+0x94>
 80109fc:	f019 0f01 	tst.w	r9, #1
 8010a00:	d00e      	beq.n	8010a20 <__cvt+0x84>
 8010a02:	eb00 0904 	add.w	r9, r0, r4
 8010a06:	2200      	movs	r2, #0
 8010a08:	2300      	movs	r3, #0
 8010a0a:	4630      	mov	r0, r6
 8010a0c:	4639      	mov	r1, r7
 8010a0e:	f7f0 f883 	bl	8000b18 <__aeabi_dcmpeq>
 8010a12:	b108      	cbz	r0, 8010a18 <__cvt+0x7c>
 8010a14:	f8cd 900c 	str.w	r9, [sp, #12]
 8010a18:	2230      	movs	r2, #48	@ 0x30
 8010a1a:	9b03      	ldr	r3, [sp, #12]
 8010a1c:	454b      	cmp	r3, r9
 8010a1e:	d31e      	bcc.n	8010a5e <__cvt+0xc2>
 8010a20:	9b03      	ldr	r3, [sp, #12]
 8010a22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010a24:	1b5b      	subs	r3, r3, r5
 8010a26:	4628      	mov	r0, r5
 8010a28:	6013      	str	r3, [r2, #0]
 8010a2a:	b004      	add	sp, #16
 8010a2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010a30:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010a34:	eb00 0904 	add.w	r9, r0, r4
 8010a38:	d1e5      	bne.n	8010a06 <__cvt+0x6a>
 8010a3a:	7803      	ldrb	r3, [r0, #0]
 8010a3c:	2b30      	cmp	r3, #48	@ 0x30
 8010a3e:	d10a      	bne.n	8010a56 <__cvt+0xba>
 8010a40:	2200      	movs	r2, #0
 8010a42:	2300      	movs	r3, #0
 8010a44:	4630      	mov	r0, r6
 8010a46:	4639      	mov	r1, r7
 8010a48:	f7f0 f866 	bl	8000b18 <__aeabi_dcmpeq>
 8010a4c:	b918      	cbnz	r0, 8010a56 <__cvt+0xba>
 8010a4e:	f1c4 0401 	rsb	r4, r4, #1
 8010a52:	f8ca 4000 	str.w	r4, [sl]
 8010a56:	f8da 3000 	ldr.w	r3, [sl]
 8010a5a:	4499      	add	r9, r3
 8010a5c:	e7d3      	b.n	8010a06 <__cvt+0x6a>
 8010a5e:	1c59      	adds	r1, r3, #1
 8010a60:	9103      	str	r1, [sp, #12]
 8010a62:	701a      	strb	r2, [r3, #0]
 8010a64:	e7d9      	b.n	8010a1a <__cvt+0x7e>

08010a66 <__exponent>:
 8010a66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010a68:	2900      	cmp	r1, #0
 8010a6a:	bfba      	itte	lt
 8010a6c:	4249      	neglt	r1, r1
 8010a6e:	232d      	movlt	r3, #45	@ 0x2d
 8010a70:	232b      	movge	r3, #43	@ 0x2b
 8010a72:	2909      	cmp	r1, #9
 8010a74:	7002      	strb	r2, [r0, #0]
 8010a76:	7043      	strb	r3, [r0, #1]
 8010a78:	dd29      	ble.n	8010ace <__exponent+0x68>
 8010a7a:	f10d 0307 	add.w	r3, sp, #7
 8010a7e:	461d      	mov	r5, r3
 8010a80:	270a      	movs	r7, #10
 8010a82:	461a      	mov	r2, r3
 8010a84:	fbb1 f6f7 	udiv	r6, r1, r7
 8010a88:	fb07 1416 	mls	r4, r7, r6, r1
 8010a8c:	3430      	adds	r4, #48	@ 0x30
 8010a8e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8010a92:	460c      	mov	r4, r1
 8010a94:	2c63      	cmp	r4, #99	@ 0x63
 8010a96:	f103 33ff 	add.w	r3, r3, #4294967295
 8010a9a:	4631      	mov	r1, r6
 8010a9c:	dcf1      	bgt.n	8010a82 <__exponent+0x1c>
 8010a9e:	3130      	adds	r1, #48	@ 0x30
 8010aa0:	1e94      	subs	r4, r2, #2
 8010aa2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8010aa6:	1c41      	adds	r1, r0, #1
 8010aa8:	4623      	mov	r3, r4
 8010aaa:	42ab      	cmp	r3, r5
 8010aac:	d30a      	bcc.n	8010ac4 <__exponent+0x5e>
 8010aae:	f10d 0309 	add.w	r3, sp, #9
 8010ab2:	1a9b      	subs	r3, r3, r2
 8010ab4:	42ac      	cmp	r4, r5
 8010ab6:	bf88      	it	hi
 8010ab8:	2300      	movhi	r3, #0
 8010aba:	3302      	adds	r3, #2
 8010abc:	4403      	add	r3, r0
 8010abe:	1a18      	subs	r0, r3, r0
 8010ac0:	b003      	add	sp, #12
 8010ac2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010ac4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8010ac8:	f801 6f01 	strb.w	r6, [r1, #1]!
 8010acc:	e7ed      	b.n	8010aaa <__exponent+0x44>
 8010ace:	2330      	movs	r3, #48	@ 0x30
 8010ad0:	3130      	adds	r1, #48	@ 0x30
 8010ad2:	7083      	strb	r3, [r0, #2]
 8010ad4:	70c1      	strb	r1, [r0, #3]
 8010ad6:	1d03      	adds	r3, r0, #4
 8010ad8:	e7f1      	b.n	8010abe <__exponent+0x58>
	...

08010adc <_printf_float>:
 8010adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ae0:	b08d      	sub	sp, #52	@ 0x34
 8010ae2:	460c      	mov	r4, r1
 8010ae4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8010ae8:	4616      	mov	r6, r2
 8010aea:	461f      	mov	r7, r3
 8010aec:	4605      	mov	r5, r0
 8010aee:	f000 fd2b 	bl	8011548 <_localeconv_r>
 8010af2:	6803      	ldr	r3, [r0, #0]
 8010af4:	9304      	str	r3, [sp, #16]
 8010af6:	4618      	mov	r0, r3
 8010af8:	f7ef fbe2 	bl	80002c0 <strlen>
 8010afc:	2300      	movs	r3, #0
 8010afe:	930a      	str	r3, [sp, #40]	@ 0x28
 8010b00:	f8d8 3000 	ldr.w	r3, [r8]
 8010b04:	9005      	str	r0, [sp, #20]
 8010b06:	3307      	adds	r3, #7
 8010b08:	f023 0307 	bic.w	r3, r3, #7
 8010b0c:	f103 0208 	add.w	r2, r3, #8
 8010b10:	f894 a018 	ldrb.w	sl, [r4, #24]
 8010b14:	f8d4 b000 	ldr.w	fp, [r4]
 8010b18:	f8c8 2000 	str.w	r2, [r8]
 8010b1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010b20:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8010b24:	9307      	str	r3, [sp, #28]
 8010b26:	f8cd 8018 	str.w	r8, [sp, #24]
 8010b2a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8010b2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010b32:	4b9c      	ldr	r3, [pc, #624]	@ (8010da4 <_printf_float+0x2c8>)
 8010b34:	f04f 32ff 	mov.w	r2, #4294967295
 8010b38:	f7f0 f820 	bl	8000b7c <__aeabi_dcmpun>
 8010b3c:	bb70      	cbnz	r0, 8010b9c <_printf_float+0xc0>
 8010b3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010b42:	4b98      	ldr	r3, [pc, #608]	@ (8010da4 <_printf_float+0x2c8>)
 8010b44:	f04f 32ff 	mov.w	r2, #4294967295
 8010b48:	f7ef fffa 	bl	8000b40 <__aeabi_dcmple>
 8010b4c:	bb30      	cbnz	r0, 8010b9c <_printf_float+0xc0>
 8010b4e:	2200      	movs	r2, #0
 8010b50:	2300      	movs	r3, #0
 8010b52:	4640      	mov	r0, r8
 8010b54:	4649      	mov	r1, r9
 8010b56:	f7ef ffe9 	bl	8000b2c <__aeabi_dcmplt>
 8010b5a:	b110      	cbz	r0, 8010b62 <_printf_float+0x86>
 8010b5c:	232d      	movs	r3, #45	@ 0x2d
 8010b5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010b62:	4a91      	ldr	r2, [pc, #580]	@ (8010da8 <_printf_float+0x2cc>)
 8010b64:	4b91      	ldr	r3, [pc, #580]	@ (8010dac <_printf_float+0x2d0>)
 8010b66:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8010b6a:	bf8c      	ite	hi
 8010b6c:	4690      	movhi	r8, r2
 8010b6e:	4698      	movls	r8, r3
 8010b70:	2303      	movs	r3, #3
 8010b72:	6123      	str	r3, [r4, #16]
 8010b74:	f02b 0304 	bic.w	r3, fp, #4
 8010b78:	6023      	str	r3, [r4, #0]
 8010b7a:	f04f 0900 	mov.w	r9, #0
 8010b7e:	9700      	str	r7, [sp, #0]
 8010b80:	4633      	mov	r3, r6
 8010b82:	aa0b      	add	r2, sp, #44	@ 0x2c
 8010b84:	4621      	mov	r1, r4
 8010b86:	4628      	mov	r0, r5
 8010b88:	f000 f9d2 	bl	8010f30 <_printf_common>
 8010b8c:	3001      	adds	r0, #1
 8010b8e:	f040 808d 	bne.w	8010cac <_printf_float+0x1d0>
 8010b92:	f04f 30ff 	mov.w	r0, #4294967295
 8010b96:	b00d      	add	sp, #52	@ 0x34
 8010b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b9c:	4642      	mov	r2, r8
 8010b9e:	464b      	mov	r3, r9
 8010ba0:	4640      	mov	r0, r8
 8010ba2:	4649      	mov	r1, r9
 8010ba4:	f7ef ffea 	bl	8000b7c <__aeabi_dcmpun>
 8010ba8:	b140      	cbz	r0, 8010bbc <_printf_float+0xe0>
 8010baa:	464b      	mov	r3, r9
 8010bac:	2b00      	cmp	r3, #0
 8010bae:	bfbc      	itt	lt
 8010bb0:	232d      	movlt	r3, #45	@ 0x2d
 8010bb2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8010bb6:	4a7e      	ldr	r2, [pc, #504]	@ (8010db0 <_printf_float+0x2d4>)
 8010bb8:	4b7e      	ldr	r3, [pc, #504]	@ (8010db4 <_printf_float+0x2d8>)
 8010bba:	e7d4      	b.n	8010b66 <_printf_float+0x8a>
 8010bbc:	6863      	ldr	r3, [r4, #4]
 8010bbe:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8010bc2:	9206      	str	r2, [sp, #24]
 8010bc4:	1c5a      	adds	r2, r3, #1
 8010bc6:	d13b      	bne.n	8010c40 <_printf_float+0x164>
 8010bc8:	2306      	movs	r3, #6
 8010bca:	6063      	str	r3, [r4, #4]
 8010bcc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8010bd0:	2300      	movs	r3, #0
 8010bd2:	6022      	str	r2, [r4, #0]
 8010bd4:	9303      	str	r3, [sp, #12]
 8010bd6:	ab0a      	add	r3, sp, #40	@ 0x28
 8010bd8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8010bdc:	ab09      	add	r3, sp, #36	@ 0x24
 8010bde:	9300      	str	r3, [sp, #0]
 8010be0:	6861      	ldr	r1, [r4, #4]
 8010be2:	ec49 8b10 	vmov	d0, r8, r9
 8010be6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8010bea:	4628      	mov	r0, r5
 8010bec:	f7ff fed6 	bl	801099c <__cvt>
 8010bf0:	9b06      	ldr	r3, [sp, #24]
 8010bf2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010bf4:	2b47      	cmp	r3, #71	@ 0x47
 8010bf6:	4680      	mov	r8, r0
 8010bf8:	d129      	bne.n	8010c4e <_printf_float+0x172>
 8010bfa:	1cc8      	adds	r0, r1, #3
 8010bfc:	db02      	blt.n	8010c04 <_printf_float+0x128>
 8010bfe:	6863      	ldr	r3, [r4, #4]
 8010c00:	4299      	cmp	r1, r3
 8010c02:	dd41      	ble.n	8010c88 <_printf_float+0x1ac>
 8010c04:	f1aa 0a02 	sub.w	sl, sl, #2
 8010c08:	fa5f fa8a 	uxtb.w	sl, sl
 8010c0c:	3901      	subs	r1, #1
 8010c0e:	4652      	mov	r2, sl
 8010c10:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8010c14:	9109      	str	r1, [sp, #36]	@ 0x24
 8010c16:	f7ff ff26 	bl	8010a66 <__exponent>
 8010c1a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010c1c:	1813      	adds	r3, r2, r0
 8010c1e:	2a01      	cmp	r2, #1
 8010c20:	4681      	mov	r9, r0
 8010c22:	6123      	str	r3, [r4, #16]
 8010c24:	dc02      	bgt.n	8010c2c <_printf_float+0x150>
 8010c26:	6822      	ldr	r2, [r4, #0]
 8010c28:	07d2      	lsls	r2, r2, #31
 8010c2a:	d501      	bpl.n	8010c30 <_printf_float+0x154>
 8010c2c:	3301      	adds	r3, #1
 8010c2e:	6123      	str	r3, [r4, #16]
 8010c30:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8010c34:	2b00      	cmp	r3, #0
 8010c36:	d0a2      	beq.n	8010b7e <_printf_float+0xa2>
 8010c38:	232d      	movs	r3, #45	@ 0x2d
 8010c3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010c3e:	e79e      	b.n	8010b7e <_printf_float+0xa2>
 8010c40:	9a06      	ldr	r2, [sp, #24]
 8010c42:	2a47      	cmp	r2, #71	@ 0x47
 8010c44:	d1c2      	bne.n	8010bcc <_printf_float+0xf0>
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	d1c0      	bne.n	8010bcc <_printf_float+0xf0>
 8010c4a:	2301      	movs	r3, #1
 8010c4c:	e7bd      	b.n	8010bca <_printf_float+0xee>
 8010c4e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010c52:	d9db      	bls.n	8010c0c <_printf_float+0x130>
 8010c54:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8010c58:	d118      	bne.n	8010c8c <_printf_float+0x1b0>
 8010c5a:	2900      	cmp	r1, #0
 8010c5c:	6863      	ldr	r3, [r4, #4]
 8010c5e:	dd0b      	ble.n	8010c78 <_printf_float+0x19c>
 8010c60:	6121      	str	r1, [r4, #16]
 8010c62:	b913      	cbnz	r3, 8010c6a <_printf_float+0x18e>
 8010c64:	6822      	ldr	r2, [r4, #0]
 8010c66:	07d0      	lsls	r0, r2, #31
 8010c68:	d502      	bpl.n	8010c70 <_printf_float+0x194>
 8010c6a:	3301      	adds	r3, #1
 8010c6c:	440b      	add	r3, r1
 8010c6e:	6123      	str	r3, [r4, #16]
 8010c70:	65a1      	str	r1, [r4, #88]	@ 0x58
 8010c72:	f04f 0900 	mov.w	r9, #0
 8010c76:	e7db      	b.n	8010c30 <_printf_float+0x154>
 8010c78:	b913      	cbnz	r3, 8010c80 <_printf_float+0x1a4>
 8010c7a:	6822      	ldr	r2, [r4, #0]
 8010c7c:	07d2      	lsls	r2, r2, #31
 8010c7e:	d501      	bpl.n	8010c84 <_printf_float+0x1a8>
 8010c80:	3302      	adds	r3, #2
 8010c82:	e7f4      	b.n	8010c6e <_printf_float+0x192>
 8010c84:	2301      	movs	r3, #1
 8010c86:	e7f2      	b.n	8010c6e <_printf_float+0x192>
 8010c88:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8010c8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010c8e:	4299      	cmp	r1, r3
 8010c90:	db05      	blt.n	8010c9e <_printf_float+0x1c2>
 8010c92:	6823      	ldr	r3, [r4, #0]
 8010c94:	6121      	str	r1, [r4, #16]
 8010c96:	07d8      	lsls	r0, r3, #31
 8010c98:	d5ea      	bpl.n	8010c70 <_printf_float+0x194>
 8010c9a:	1c4b      	adds	r3, r1, #1
 8010c9c:	e7e7      	b.n	8010c6e <_printf_float+0x192>
 8010c9e:	2900      	cmp	r1, #0
 8010ca0:	bfd4      	ite	le
 8010ca2:	f1c1 0202 	rsble	r2, r1, #2
 8010ca6:	2201      	movgt	r2, #1
 8010ca8:	4413      	add	r3, r2
 8010caa:	e7e0      	b.n	8010c6e <_printf_float+0x192>
 8010cac:	6823      	ldr	r3, [r4, #0]
 8010cae:	055a      	lsls	r2, r3, #21
 8010cb0:	d407      	bmi.n	8010cc2 <_printf_float+0x1e6>
 8010cb2:	6923      	ldr	r3, [r4, #16]
 8010cb4:	4642      	mov	r2, r8
 8010cb6:	4631      	mov	r1, r6
 8010cb8:	4628      	mov	r0, r5
 8010cba:	47b8      	blx	r7
 8010cbc:	3001      	adds	r0, #1
 8010cbe:	d12b      	bne.n	8010d18 <_printf_float+0x23c>
 8010cc0:	e767      	b.n	8010b92 <_printf_float+0xb6>
 8010cc2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010cc6:	f240 80dd 	bls.w	8010e84 <_printf_float+0x3a8>
 8010cca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010cce:	2200      	movs	r2, #0
 8010cd0:	2300      	movs	r3, #0
 8010cd2:	f7ef ff21 	bl	8000b18 <__aeabi_dcmpeq>
 8010cd6:	2800      	cmp	r0, #0
 8010cd8:	d033      	beq.n	8010d42 <_printf_float+0x266>
 8010cda:	4a37      	ldr	r2, [pc, #220]	@ (8010db8 <_printf_float+0x2dc>)
 8010cdc:	2301      	movs	r3, #1
 8010cde:	4631      	mov	r1, r6
 8010ce0:	4628      	mov	r0, r5
 8010ce2:	47b8      	blx	r7
 8010ce4:	3001      	adds	r0, #1
 8010ce6:	f43f af54 	beq.w	8010b92 <_printf_float+0xb6>
 8010cea:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8010cee:	4543      	cmp	r3, r8
 8010cf0:	db02      	blt.n	8010cf8 <_printf_float+0x21c>
 8010cf2:	6823      	ldr	r3, [r4, #0]
 8010cf4:	07d8      	lsls	r0, r3, #31
 8010cf6:	d50f      	bpl.n	8010d18 <_printf_float+0x23c>
 8010cf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010cfc:	4631      	mov	r1, r6
 8010cfe:	4628      	mov	r0, r5
 8010d00:	47b8      	blx	r7
 8010d02:	3001      	adds	r0, #1
 8010d04:	f43f af45 	beq.w	8010b92 <_printf_float+0xb6>
 8010d08:	f04f 0900 	mov.w	r9, #0
 8010d0c:	f108 38ff 	add.w	r8, r8, #4294967295
 8010d10:	f104 0a1a 	add.w	sl, r4, #26
 8010d14:	45c8      	cmp	r8, r9
 8010d16:	dc09      	bgt.n	8010d2c <_printf_float+0x250>
 8010d18:	6823      	ldr	r3, [r4, #0]
 8010d1a:	079b      	lsls	r3, r3, #30
 8010d1c:	f100 8103 	bmi.w	8010f26 <_printf_float+0x44a>
 8010d20:	68e0      	ldr	r0, [r4, #12]
 8010d22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010d24:	4298      	cmp	r0, r3
 8010d26:	bfb8      	it	lt
 8010d28:	4618      	movlt	r0, r3
 8010d2a:	e734      	b.n	8010b96 <_printf_float+0xba>
 8010d2c:	2301      	movs	r3, #1
 8010d2e:	4652      	mov	r2, sl
 8010d30:	4631      	mov	r1, r6
 8010d32:	4628      	mov	r0, r5
 8010d34:	47b8      	blx	r7
 8010d36:	3001      	adds	r0, #1
 8010d38:	f43f af2b 	beq.w	8010b92 <_printf_float+0xb6>
 8010d3c:	f109 0901 	add.w	r9, r9, #1
 8010d40:	e7e8      	b.n	8010d14 <_printf_float+0x238>
 8010d42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	dc39      	bgt.n	8010dbc <_printf_float+0x2e0>
 8010d48:	4a1b      	ldr	r2, [pc, #108]	@ (8010db8 <_printf_float+0x2dc>)
 8010d4a:	2301      	movs	r3, #1
 8010d4c:	4631      	mov	r1, r6
 8010d4e:	4628      	mov	r0, r5
 8010d50:	47b8      	blx	r7
 8010d52:	3001      	adds	r0, #1
 8010d54:	f43f af1d 	beq.w	8010b92 <_printf_float+0xb6>
 8010d58:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8010d5c:	ea59 0303 	orrs.w	r3, r9, r3
 8010d60:	d102      	bne.n	8010d68 <_printf_float+0x28c>
 8010d62:	6823      	ldr	r3, [r4, #0]
 8010d64:	07d9      	lsls	r1, r3, #31
 8010d66:	d5d7      	bpl.n	8010d18 <_printf_float+0x23c>
 8010d68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010d6c:	4631      	mov	r1, r6
 8010d6e:	4628      	mov	r0, r5
 8010d70:	47b8      	blx	r7
 8010d72:	3001      	adds	r0, #1
 8010d74:	f43f af0d 	beq.w	8010b92 <_printf_float+0xb6>
 8010d78:	f04f 0a00 	mov.w	sl, #0
 8010d7c:	f104 0b1a 	add.w	fp, r4, #26
 8010d80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010d82:	425b      	negs	r3, r3
 8010d84:	4553      	cmp	r3, sl
 8010d86:	dc01      	bgt.n	8010d8c <_printf_float+0x2b0>
 8010d88:	464b      	mov	r3, r9
 8010d8a:	e793      	b.n	8010cb4 <_printf_float+0x1d8>
 8010d8c:	2301      	movs	r3, #1
 8010d8e:	465a      	mov	r2, fp
 8010d90:	4631      	mov	r1, r6
 8010d92:	4628      	mov	r0, r5
 8010d94:	47b8      	blx	r7
 8010d96:	3001      	adds	r0, #1
 8010d98:	f43f aefb 	beq.w	8010b92 <_printf_float+0xb6>
 8010d9c:	f10a 0a01 	add.w	sl, sl, #1
 8010da0:	e7ee      	b.n	8010d80 <_printf_float+0x2a4>
 8010da2:	bf00      	nop
 8010da4:	7fefffff 	.word	0x7fefffff
 8010da8:	08015394 	.word	0x08015394
 8010dac:	08015390 	.word	0x08015390
 8010db0:	0801539c 	.word	0x0801539c
 8010db4:	08015398 	.word	0x08015398
 8010db8:	080153a0 	.word	0x080153a0
 8010dbc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010dbe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010dc2:	4553      	cmp	r3, sl
 8010dc4:	bfa8      	it	ge
 8010dc6:	4653      	movge	r3, sl
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	4699      	mov	r9, r3
 8010dcc:	dc36      	bgt.n	8010e3c <_printf_float+0x360>
 8010dce:	f04f 0b00 	mov.w	fp, #0
 8010dd2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010dd6:	f104 021a 	add.w	r2, r4, #26
 8010dda:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010ddc:	9306      	str	r3, [sp, #24]
 8010dde:	eba3 0309 	sub.w	r3, r3, r9
 8010de2:	455b      	cmp	r3, fp
 8010de4:	dc31      	bgt.n	8010e4a <_printf_float+0x36e>
 8010de6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010de8:	459a      	cmp	sl, r3
 8010dea:	dc3a      	bgt.n	8010e62 <_printf_float+0x386>
 8010dec:	6823      	ldr	r3, [r4, #0]
 8010dee:	07da      	lsls	r2, r3, #31
 8010df0:	d437      	bmi.n	8010e62 <_printf_float+0x386>
 8010df2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010df4:	ebaa 0903 	sub.w	r9, sl, r3
 8010df8:	9b06      	ldr	r3, [sp, #24]
 8010dfa:	ebaa 0303 	sub.w	r3, sl, r3
 8010dfe:	4599      	cmp	r9, r3
 8010e00:	bfa8      	it	ge
 8010e02:	4699      	movge	r9, r3
 8010e04:	f1b9 0f00 	cmp.w	r9, #0
 8010e08:	dc33      	bgt.n	8010e72 <_printf_float+0x396>
 8010e0a:	f04f 0800 	mov.w	r8, #0
 8010e0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010e12:	f104 0b1a 	add.w	fp, r4, #26
 8010e16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010e18:	ebaa 0303 	sub.w	r3, sl, r3
 8010e1c:	eba3 0309 	sub.w	r3, r3, r9
 8010e20:	4543      	cmp	r3, r8
 8010e22:	f77f af79 	ble.w	8010d18 <_printf_float+0x23c>
 8010e26:	2301      	movs	r3, #1
 8010e28:	465a      	mov	r2, fp
 8010e2a:	4631      	mov	r1, r6
 8010e2c:	4628      	mov	r0, r5
 8010e2e:	47b8      	blx	r7
 8010e30:	3001      	adds	r0, #1
 8010e32:	f43f aeae 	beq.w	8010b92 <_printf_float+0xb6>
 8010e36:	f108 0801 	add.w	r8, r8, #1
 8010e3a:	e7ec      	b.n	8010e16 <_printf_float+0x33a>
 8010e3c:	4642      	mov	r2, r8
 8010e3e:	4631      	mov	r1, r6
 8010e40:	4628      	mov	r0, r5
 8010e42:	47b8      	blx	r7
 8010e44:	3001      	adds	r0, #1
 8010e46:	d1c2      	bne.n	8010dce <_printf_float+0x2f2>
 8010e48:	e6a3      	b.n	8010b92 <_printf_float+0xb6>
 8010e4a:	2301      	movs	r3, #1
 8010e4c:	4631      	mov	r1, r6
 8010e4e:	4628      	mov	r0, r5
 8010e50:	9206      	str	r2, [sp, #24]
 8010e52:	47b8      	blx	r7
 8010e54:	3001      	adds	r0, #1
 8010e56:	f43f ae9c 	beq.w	8010b92 <_printf_float+0xb6>
 8010e5a:	9a06      	ldr	r2, [sp, #24]
 8010e5c:	f10b 0b01 	add.w	fp, fp, #1
 8010e60:	e7bb      	b.n	8010dda <_printf_float+0x2fe>
 8010e62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010e66:	4631      	mov	r1, r6
 8010e68:	4628      	mov	r0, r5
 8010e6a:	47b8      	blx	r7
 8010e6c:	3001      	adds	r0, #1
 8010e6e:	d1c0      	bne.n	8010df2 <_printf_float+0x316>
 8010e70:	e68f      	b.n	8010b92 <_printf_float+0xb6>
 8010e72:	9a06      	ldr	r2, [sp, #24]
 8010e74:	464b      	mov	r3, r9
 8010e76:	4442      	add	r2, r8
 8010e78:	4631      	mov	r1, r6
 8010e7a:	4628      	mov	r0, r5
 8010e7c:	47b8      	blx	r7
 8010e7e:	3001      	adds	r0, #1
 8010e80:	d1c3      	bne.n	8010e0a <_printf_float+0x32e>
 8010e82:	e686      	b.n	8010b92 <_printf_float+0xb6>
 8010e84:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010e88:	f1ba 0f01 	cmp.w	sl, #1
 8010e8c:	dc01      	bgt.n	8010e92 <_printf_float+0x3b6>
 8010e8e:	07db      	lsls	r3, r3, #31
 8010e90:	d536      	bpl.n	8010f00 <_printf_float+0x424>
 8010e92:	2301      	movs	r3, #1
 8010e94:	4642      	mov	r2, r8
 8010e96:	4631      	mov	r1, r6
 8010e98:	4628      	mov	r0, r5
 8010e9a:	47b8      	blx	r7
 8010e9c:	3001      	adds	r0, #1
 8010e9e:	f43f ae78 	beq.w	8010b92 <_printf_float+0xb6>
 8010ea2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010ea6:	4631      	mov	r1, r6
 8010ea8:	4628      	mov	r0, r5
 8010eaa:	47b8      	blx	r7
 8010eac:	3001      	adds	r0, #1
 8010eae:	f43f ae70 	beq.w	8010b92 <_printf_float+0xb6>
 8010eb2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010eb6:	2200      	movs	r2, #0
 8010eb8:	2300      	movs	r3, #0
 8010eba:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010ebe:	f7ef fe2b 	bl	8000b18 <__aeabi_dcmpeq>
 8010ec2:	b9c0      	cbnz	r0, 8010ef6 <_printf_float+0x41a>
 8010ec4:	4653      	mov	r3, sl
 8010ec6:	f108 0201 	add.w	r2, r8, #1
 8010eca:	4631      	mov	r1, r6
 8010ecc:	4628      	mov	r0, r5
 8010ece:	47b8      	blx	r7
 8010ed0:	3001      	adds	r0, #1
 8010ed2:	d10c      	bne.n	8010eee <_printf_float+0x412>
 8010ed4:	e65d      	b.n	8010b92 <_printf_float+0xb6>
 8010ed6:	2301      	movs	r3, #1
 8010ed8:	465a      	mov	r2, fp
 8010eda:	4631      	mov	r1, r6
 8010edc:	4628      	mov	r0, r5
 8010ede:	47b8      	blx	r7
 8010ee0:	3001      	adds	r0, #1
 8010ee2:	f43f ae56 	beq.w	8010b92 <_printf_float+0xb6>
 8010ee6:	f108 0801 	add.w	r8, r8, #1
 8010eea:	45d0      	cmp	r8, sl
 8010eec:	dbf3      	blt.n	8010ed6 <_printf_float+0x3fa>
 8010eee:	464b      	mov	r3, r9
 8010ef0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8010ef4:	e6df      	b.n	8010cb6 <_printf_float+0x1da>
 8010ef6:	f04f 0800 	mov.w	r8, #0
 8010efa:	f104 0b1a 	add.w	fp, r4, #26
 8010efe:	e7f4      	b.n	8010eea <_printf_float+0x40e>
 8010f00:	2301      	movs	r3, #1
 8010f02:	4642      	mov	r2, r8
 8010f04:	e7e1      	b.n	8010eca <_printf_float+0x3ee>
 8010f06:	2301      	movs	r3, #1
 8010f08:	464a      	mov	r2, r9
 8010f0a:	4631      	mov	r1, r6
 8010f0c:	4628      	mov	r0, r5
 8010f0e:	47b8      	blx	r7
 8010f10:	3001      	adds	r0, #1
 8010f12:	f43f ae3e 	beq.w	8010b92 <_printf_float+0xb6>
 8010f16:	f108 0801 	add.w	r8, r8, #1
 8010f1a:	68e3      	ldr	r3, [r4, #12]
 8010f1c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010f1e:	1a5b      	subs	r3, r3, r1
 8010f20:	4543      	cmp	r3, r8
 8010f22:	dcf0      	bgt.n	8010f06 <_printf_float+0x42a>
 8010f24:	e6fc      	b.n	8010d20 <_printf_float+0x244>
 8010f26:	f04f 0800 	mov.w	r8, #0
 8010f2a:	f104 0919 	add.w	r9, r4, #25
 8010f2e:	e7f4      	b.n	8010f1a <_printf_float+0x43e>

08010f30 <_printf_common>:
 8010f30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010f34:	4616      	mov	r6, r2
 8010f36:	4698      	mov	r8, r3
 8010f38:	688a      	ldr	r2, [r1, #8]
 8010f3a:	690b      	ldr	r3, [r1, #16]
 8010f3c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010f40:	4293      	cmp	r3, r2
 8010f42:	bfb8      	it	lt
 8010f44:	4613      	movlt	r3, r2
 8010f46:	6033      	str	r3, [r6, #0]
 8010f48:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010f4c:	4607      	mov	r7, r0
 8010f4e:	460c      	mov	r4, r1
 8010f50:	b10a      	cbz	r2, 8010f56 <_printf_common+0x26>
 8010f52:	3301      	adds	r3, #1
 8010f54:	6033      	str	r3, [r6, #0]
 8010f56:	6823      	ldr	r3, [r4, #0]
 8010f58:	0699      	lsls	r1, r3, #26
 8010f5a:	bf42      	ittt	mi
 8010f5c:	6833      	ldrmi	r3, [r6, #0]
 8010f5e:	3302      	addmi	r3, #2
 8010f60:	6033      	strmi	r3, [r6, #0]
 8010f62:	6825      	ldr	r5, [r4, #0]
 8010f64:	f015 0506 	ands.w	r5, r5, #6
 8010f68:	d106      	bne.n	8010f78 <_printf_common+0x48>
 8010f6a:	f104 0a19 	add.w	sl, r4, #25
 8010f6e:	68e3      	ldr	r3, [r4, #12]
 8010f70:	6832      	ldr	r2, [r6, #0]
 8010f72:	1a9b      	subs	r3, r3, r2
 8010f74:	42ab      	cmp	r3, r5
 8010f76:	dc26      	bgt.n	8010fc6 <_printf_common+0x96>
 8010f78:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010f7c:	6822      	ldr	r2, [r4, #0]
 8010f7e:	3b00      	subs	r3, #0
 8010f80:	bf18      	it	ne
 8010f82:	2301      	movne	r3, #1
 8010f84:	0692      	lsls	r2, r2, #26
 8010f86:	d42b      	bmi.n	8010fe0 <_printf_common+0xb0>
 8010f88:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010f8c:	4641      	mov	r1, r8
 8010f8e:	4638      	mov	r0, r7
 8010f90:	47c8      	blx	r9
 8010f92:	3001      	adds	r0, #1
 8010f94:	d01e      	beq.n	8010fd4 <_printf_common+0xa4>
 8010f96:	6823      	ldr	r3, [r4, #0]
 8010f98:	6922      	ldr	r2, [r4, #16]
 8010f9a:	f003 0306 	and.w	r3, r3, #6
 8010f9e:	2b04      	cmp	r3, #4
 8010fa0:	bf02      	ittt	eq
 8010fa2:	68e5      	ldreq	r5, [r4, #12]
 8010fa4:	6833      	ldreq	r3, [r6, #0]
 8010fa6:	1aed      	subeq	r5, r5, r3
 8010fa8:	68a3      	ldr	r3, [r4, #8]
 8010faa:	bf0c      	ite	eq
 8010fac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010fb0:	2500      	movne	r5, #0
 8010fb2:	4293      	cmp	r3, r2
 8010fb4:	bfc4      	itt	gt
 8010fb6:	1a9b      	subgt	r3, r3, r2
 8010fb8:	18ed      	addgt	r5, r5, r3
 8010fba:	2600      	movs	r6, #0
 8010fbc:	341a      	adds	r4, #26
 8010fbe:	42b5      	cmp	r5, r6
 8010fc0:	d11a      	bne.n	8010ff8 <_printf_common+0xc8>
 8010fc2:	2000      	movs	r0, #0
 8010fc4:	e008      	b.n	8010fd8 <_printf_common+0xa8>
 8010fc6:	2301      	movs	r3, #1
 8010fc8:	4652      	mov	r2, sl
 8010fca:	4641      	mov	r1, r8
 8010fcc:	4638      	mov	r0, r7
 8010fce:	47c8      	blx	r9
 8010fd0:	3001      	adds	r0, #1
 8010fd2:	d103      	bne.n	8010fdc <_printf_common+0xac>
 8010fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8010fd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010fdc:	3501      	adds	r5, #1
 8010fde:	e7c6      	b.n	8010f6e <_printf_common+0x3e>
 8010fe0:	18e1      	adds	r1, r4, r3
 8010fe2:	1c5a      	adds	r2, r3, #1
 8010fe4:	2030      	movs	r0, #48	@ 0x30
 8010fe6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010fea:	4422      	add	r2, r4
 8010fec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010ff0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010ff4:	3302      	adds	r3, #2
 8010ff6:	e7c7      	b.n	8010f88 <_printf_common+0x58>
 8010ff8:	2301      	movs	r3, #1
 8010ffa:	4622      	mov	r2, r4
 8010ffc:	4641      	mov	r1, r8
 8010ffe:	4638      	mov	r0, r7
 8011000:	47c8      	blx	r9
 8011002:	3001      	adds	r0, #1
 8011004:	d0e6      	beq.n	8010fd4 <_printf_common+0xa4>
 8011006:	3601      	adds	r6, #1
 8011008:	e7d9      	b.n	8010fbe <_printf_common+0x8e>
	...

0801100c <_printf_i>:
 801100c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011010:	7e0f      	ldrb	r7, [r1, #24]
 8011012:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011014:	2f78      	cmp	r7, #120	@ 0x78
 8011016:	4691      	mov	r9, r2
 8011018:	4680      	mov	r8, r0
 801101a:	460c      	mov	r4, r1
 801101c:	469a      	mov	sl, r3
 801101e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011022:	d807      	bhi.n	8011034 <_printf_i+0x28>
 8011024:	2f62      	cmp	r7, #98	@ 0x62
 8011026:	d80a      	bhi.n	801103e <_printf_i+0x32>
 8011028:	2f00      	cmp	r7, #0
 801102a:	f000 80d1 	beq.w	80111d0 <_printf_i+0x1c4>
 801102e:	2f58      	cmp	r7, #88	@ 0x58
 8011030:	f000 80b8 	beq.w	80111a4 <_printf_i+0x198>
 8011034:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011038:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801103c:	e03a      	b.n	80110b4 <_printf_i+0xa8>
 801103e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011042:	2b15      	cmp	r3, #21
 8011044:	d8f6      	bhi.n	8011034 <_printf_i+0x28>
 8011046:	a101      	add	r1, pc, #4	@ (adr r1, 801104c <_printf_i+0x40>)
 8011048:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801104c:	080110a5 	.word	0x080110a5
 8011050:	080110b9 	.word	0x080110b9
 8011054:	08011035 	.word	0x08011035
 8011058:	08011035 	.word	0x08011035
 801105c:	08011035 	.word	0x08011035
 8011060:	08011035 	.word	0x08011035
 8011064:	080110b9 	.word	0x080110b9
 8011068:	08011035 	.word	0x08011035
 801106c:	08011035 	.word	0x08011035
 8011070:	08011035 	.word	0x08011035
 8011074:	08011035 	.word	0x08011035
 8011078:	080111b7 	.word	0x080111b7
 801107c:	080110e3 	.word	0x080110e3
 8011080:	08011171 	.word	0x08011171
 8011084:	08011035 	.word	0x08011035
 8011088:	08011035 	.word	0x08011035
 801108c:	080111d9 	.word	0x080111d9
 8011090:	08011035 	.word	0x08011035
 8011094:	080110e3 	.word	0x080110e3
 8011098:	08011035 	.word	0x08011035
 801109c:	08011035 	.word	0x08011035
 80110a0:	08011179 	.word	0x08011179
 80110a4:	6833      	ldr	r3, [r6, #0]
 80110a6:	1d1a      	adds	r2, r3, #4
 80110a8:	681b      	ldr	r3, [r3, #0]
 80110aa:	6032      	str	r2, [r6, #0]
 80110ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80110b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80110b4:	2301      	movs	r3, #1
 80110b6:	e09c      	b.n	80111f2 <_printf_i+0x1e6>
 80110b8:	6833      	ldr	r3, [r6, #0]
 80110ba:	6820      	ldr	r0, [r4, #0]
 80110bc:	1d19      	adds	r1, r3, #4
 80110be:	6031      	str	r1, [r6, #0]
 80110c0:	0606      	lsls	r6, r0, #24
 80110c2:	d501      	bpl.n	80110c8 <_printf_i+0xbc>
 80110c4:	681d      	ldr	r5, [r3, #0]
 80110c6:	e003      	b.n	80110d0 <_printf_i+0xc4>
 80110c8:	0645      	lsls	r5, r0, #25
 80110ca:	d5fb      	bpl.n	80110c4 <_printf_i+0xb8>
 80110cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80110d0:	2d00      	cmp	r5, #0
 80110d2:	da03      	bge.n	80110dc <_printf_i+0xd0>
 80110d4:	232d      	movs	r3, #45	@ 0x2d
 80110d6:	426d      	negs	r5, r5
 80110d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80110dc:	4858      	ldr	r0, [pc, #352]	@ (8011240 <_printf_i+0x234>)
 80110de:	230a      	movs	r3, #10
 80110e0:	e011      	b.n	8011106 <_printf_i+0xfa>
 80110e2:	6821      	ldr	r1, [r4, #0]
 80110e4:	6833      	ldr	r3, [r6, #0]
 80110e6:	0608      	lsls	r0, r1, #24
 80110e8:	f853 5b04 	ldr.w	r5, [r3], #4
 80110ec:	d402      	bmi.n	80110f4 <_printf_i+0xe8>
 80110ee:	0649      	lsls	r1, r1, #25
 80110f0:	bf48      	it	mi
 80110f2:	b2ad      	uxthmi	r5, r5
 80110f4:	2f6f      	cmp	r7, #111	@ 0x6f
 80110f6:	4852      	ldr	r0, [pc, #328]	@ (8011240 <_printf_i+0x234>)
 80110f8:	6033      	str	r3, [r6, #0]
 80110fa:	bf14      	ite	ne
 80110fc:	230a      	movne	r3, #10
 80110fe:	2308      	moveq	r3, #8
 8011100:	2100      	movs	r1, #0
 8011102:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011106:	6866      	ldr	r6, [r4, #4]
 8011108:	60a6      	str	r6, [r4, #8]
 801110a:	2e00      	cmp	r6, #0
 801110c:	db05      	blt.n	801111a <_printf_i+0x10e>
 801110e:	6821      	ldr	r1, [r4, #0]
 8011110:	432e      	orrs	r6, r5
 8011112:	f021 0104 	bic.w	r1, r1, #4
 8011116:	6021      	str	r1, [r4, #0]
 8011118:	d04b      	beq.n	80111b2 <_printf_i+0x1a6>
 801111a:	4616      	mov	r6, r2
 801111c:	fbb5 f1f3 	udiv	r1, r5, r3
 8011120:	fb03 5711 	mls	r7, r3, r1, r5
 8011124:	5dc7      	ldrb	r7, [r0, r7]
 8011126:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801112a:	462f      	mov	r7, r5
 801112c:	42bb      	cmp	r3, r7
 801112e:	460d      	mov	r5, r1
 8011130:	d9f4      	bls.n	801111c <_printf_i+0x110>
 8011132:	2b08      	cmp	r3, #8
 8011134:	d10b      	bne.n	801114e <_printf_i+0x142>
 8011136:	6823      	ldr	r3, [r4, #0]
 8011138:	07df      	lsls	r7, r3, #31
 801113a:	d508      	bpl.n	801114e <_printf_i+0x142>
 801113c:	6923      	ldr	r3, [r4, #16]
 801113e:	6861      	ldr	r1, [r4, #4]
 8011140:	4299      	cmp	r1, r3
 8011142:	bfde      	ittt	le
 8011144:	2330      	movle	r3, #48	@ 0x30
 8011146:	f806 3c01 	strble.w	r3, [r6, #-1]
 801114a:	f106 36ff 	addle.w	r6, r6, #4294967295
 801114e:	1b92      	subs	r2, r2, r6
 8011150:	6122      	str	r2, [r4, #16]
 8011152:	f8cd a000 	str.w	sl, [sp]
 8011156:	464b      	mov	r3, r9
 8011158:	aa03      	add	r2, sp, #12
 801115a:	4621      	mov	r1, r4
 801115c:	4640      	mov	r0, r8
 801115e:	f7ff fee7 	bl	8010f30 <_printf_common>
 8011162:	3001      	adds	r0, #1
 8011164:	d14a      	bne.n	80111fc <_printf_i+0x1f0>
 8011166:	f04f 30ff 	mov.w	r0, #4294967295
 801116a:	b004      	add	sp, #16
 801116c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011170:	6823      	ldr	r3, [r4, #0]
 8011172:	f043 0320 	orr.w	r3, r3, #32
 8011176:	6023      	str	r3, [r4, #0]
 8011178:	4832      	ldr	r0, [pc, #200]	@ (8011244 <_printf_i+0x238>)
 801117a:	2778      	movs	r7, #120	@ 0x78
 801117c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011180:	6823      	ldr	r3, [r4, #0]
 8011182:	6831      	ldr	r1, [r6, #0]
 8011184:	061f      	lsls	r7, r3, #24
 8011186:	f851 5b04 	ldr.w	r5, [r1], #4
 801118a:	d402      	bmi.n	8011192 <_printf_i+0x186>
 801118c:	065f      	lsls	r7, r3, #25
 801118e:	bf48      	it	mi
 8011190:	b2ad      	uxthmi	r5, r5
 8011192:	6031      	str	r1, [r6, #0]
 8011194:	07d9      	lsls	r1, r3, #31
 8011196:	bf44      	itt	mi
 8011198:	f043 0320 	orrmi.w	r3, r3, #32
 801119c:	6023      	strmi	r3, [r4, #0]
 801119e:	b11d      	cbz	r5, 80111a8 <_printf_i+0x19c>
 80111a0:	2310      	movs	r3, #16
 80111a2:	e7ad      	b.n	8011100 <_printf_i+0xf4>
 80111a4:	4826      	ldr	r0, [pc, #152]	@ (8011240 <_printf_i+0x234>)
 80111a6:	e7e9      	b.n	801117c <_printf_i+0x170>
 80111a8:	6823      	ldr	r3, [r4, #0]
 80111aa:	f023 0320 	bic.w	r3, r3, #32
 80111ae:	6023      	str	r3, [r4, #0]
 80111b0:	e7f6      	b.n	80111a0 <_printf_i+0x194>
 80111b2:	4616      	mov	r6, r2
 80111b4:	e7bd      	b.n	8011132 <_printf_i+0x126>
 80111b6:	6833      	ldr	r3, [r6, #0]
 80111b8:	6825      	ldr	r5, [r4, #0]
 80111ba:	6961      	ldr	r1, [r4, #20]
 80111bc:	1d18      	adds	r0, r3, #4
 80111be:	6030      	str	r0, [r6, #0]
 80111c0:	062e      	lsls	r6, r5, #24
 80111c2:	681b      	ldr	r3, [r3, #0]
 80111c4:	d501      	bpl.n	80111ca <_printf_i+0x1be>
 80111c6:	6019      	str	r1, [r3, #0]
 80111c8:	e002      	b.n	80111d0 <_printf_i+0x1c4>
 80111ca:	0668      	lsls	r0, r5, #25
 80111cc:	d5fb      	bpl.n	80111c6 <_printf_i+0x1ba>
 80111ce:	8019      	strh	r1, [r3, #0]
 80111d0:	2300      	movs	r3, #0
 80111d2:	6123      	str	r3, [r4, #16]
 80111d4:	4616      	mov	r6, r2
 80111d6:	e7bc      	b.n	8011152 <_printf_i+0x146>
 80111d8:	6833      	ldr	r3, [r6, #0]
 80111da:	1d1a      	adds	r2, r3, #4
 80111dc:	6032      	str	r2, [r6, #0]
 80111de:	681e      	ldr	r6, [r3, #0]
 80111e0:	6862      	ldr	r2, [r4, #4]
 80111e2:	2100      	movs	r1, #0
 80111e4:	4630      	mov	r0, r6
 80111e6:	f7ef f81b 	bl	8000220 <memchr>
 80111ea:	b108      	cbz	r0, 80111f0 <_printf_i+0x1e4>
 80111ec:	1b80      	subs	r0, r0, r6
 80111ee:	6060      	str	r0, [r4, #4]
 80111f0:	6863      	ldr	r3, [r4, #4]
 80111f2:	6123      	str	r3, [r4, #16]
 80111f4:	2300      	movs	r3, #0
 80111f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80111fa:	e7aa      	b.n	8011152 <_printf_i+0x146>
 80111fc:	6923      	ldr	r3, [r4, #16]
 80111fe:	4632      	mov	r2, r6
 8011200:	4649      	mov	r1, r9
 8011202:	4640      	mov	r0, r8
 8011204:	47d0      	blx	sl
 8011206:	3001      	adds	r0, #1
 8011208:	d0ad      	beq.n	8011166 <_printf_i+0x15a>
 801120a:	6823      	ldr	r3, [r4, #0]
 801120c:	079b      	lsls	r3, r3, #30
 801120e:	d413      	bmi.n	8011238 <_printf_i+0x22c>
 8011210:	68e0      	ldr	r0, [r4, #12]
 8011212:	9b03      	ldr	r3, [sp, #12]
 8011214:	4298      	cmp	r0, r3
 8011216:	bfb8      	it	lt
 8011218:	4618      	movlt	r0, r3
 801121a:	e7a6      	b.n	801116a <_printf_i+0x15e>
 801121c:	2301      	movs	r3, #1
 801121e:	4632      	mov	r2, r6
 8011220:	4649      	mov	r1, r9
 8011222:	4640      	mov	r0, r8
 8011224:	47d0      	blx	sl
 8011226:	3001      	adds	r0, #1
 8011228:	d09d      	beq.n	8011166 <_printf_i+0x15a>
 801122a:	3501      	adds	r5, #1
 801122c:	68e3      	ldr	r3, [r4, #12]
 801122e:	9903      	ldr	r1, [sp, #12]
 8011230:	1a5b      	subs	r3, r3, r1
 8011232:	42ab      	cmp	r3, r5
 8011234:	dcf2      	bgt.n	801121c <_printf_i+0x210>
 8011236:	e7eb      	b.n	8011210 <_printf_i+0x204>
 8011238:	2500      	movs	r5, #0
 801123a:	f104 0619 	add.w	r6, r4, #25
 801123e:	e7f5      	b.n	801122c <_printf_i+0x220>
 8011240:	080153a2 	.word	0x080153a2
 8011244:	080153b3 	.word	0x080153b3

08011248 <std>:
 8011248:	2300      	movs	r3, #0
 801124a:	b510      	push	{r4, lr}
 801124c:	4604      	mov	r4, r0
 801124e:	e9c0 3300 	strd	r3, r3, [r0]
 8011252:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011256:	6083      	str	r3, [r0, #8]
 8011258:	8181      	strh	r1, [r0, #12]
 801125a:	6643      	str	r3, [r0, #100]	@ 0x64
 801125c:	81c2      	strh	r2, [r0, #14]
 801125e:	6183      	str	r3, [r0, #24]
 8011260:	4619      	mov	r1, r3
 8011262:	2208      	movs	r2, #8
 8011264:	305c      	adds	r0, #92	@ 0x5c
 8011266:	f000 f966 	bl	8011536 <memset>
 801126a:	4b0d      	ldr	r3, [pc, #52]	@ (80112a0 <std+0x58>)
 801126c:	6263      	str	r3, [r4, #36]	@ 0x24
 801126e:	4b0d      	ldr	r3, [pc, #52]	@ (80112a4 <std+0x5c>)
 8011270:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011272:	4b0d      	ldr	r3, [pc, #52]	@ (80112a8 <std+0x60>)
 8011274:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011276:	4b0d      	ldr	r3, [pc, #52]	@ (80112ac <std+0x64>)
 8011278:	6323      	str	r3, [r4, #48]	@ 0x30
 801127a:	4b0d      	ldr	r3, [pc, #52]	@ (80112b0 <std+0x68>)
 801127c:	6224      	str	r4, [r4, #32]
 801127e:	429c      	cmp	r4, r3
 8011280:	d006      	beq.n	8011290 <std+0x48>
 8011282:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011286:	4294      	cmp	r4, r2
 8011288:	d002      	beq.n	8011290 <std+0x48>
 801128a:	33d0      	adds	r3, #208	@ 0xd0
 801128c:	429c      	cmp	r4, r3
 801128e:	d105      	bne.n	801129c <std+0x54>
 8011290:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011294:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011298:	f000 b9ca 	b.w	8011630 <__retarget_lock_init_recursive>
 801129c:	bd10      	pop	{r4, pc}
 801129e:	bf00      	nop
 80112a0:	0801147d 	.word	0x0801147d
 80112a4:	0801149f 	.word	0x0801149f
 80112a8:	080114d7 	.word	0x080114d7
 80112ac:	080114fb 	.word	0x080114fb
 80112b0:	200038b8 	.word	0x200038b8

080112b4 <stdio_exit_handler>:
 80112b4:	4a02      	ldr	r2, [pc, #8]	@ (80112c0 <stdio_exit_handler+0xc>)
 80112b6:	4903      	ldr	r1, [pc, #12]	@ (80112c4 <stdio_exit_handler+0x10>)
 80112b8:	4803      	ldr	r0, [pc, #12]	@ (80112c8 <stdio_exit_handler+0x14>)
 80112ba:	f000 b869 	b.w	8011390 <_fwalk_sglue>
 80112be:	bf00      	nop
 80112c0:	200001a0 	.word	0x200001a0
 80112c4:	08012fb5 	.word	0x08012fb5
 80112c8:	200001b0 	.word	0x200001b0

080112cc <cleanup_stdio>:
 80112cc:	6841      	ldr	r1, [r0, #4]
 80112ce:	4b0c      	ldr	r3, [pc, #48]	@ (8011300 <cleanup_stdio+0x34>)
 80112d0:	4299      	cmp	r1, r3
 80112d2:	b510      	push	{r4, lr}
 80112d4:	4604      	mov	r4, r0
 80112d6:	d001      	beq.n	80112dc <cleanup_stdio+0x10>
 80112d8:	f001 fe6c 	bl	8012fb4 <_fflush_r>
 80112dc:	68a1      	ldr	r1, [r4, #8]
 80112de:	4b09      	ldr	r3, [pc, #36]	@ (8011304 <cleanup_stdio+0x38>)
 80112e0:	4299      	cmp	r1, r3
 80112e2:	d002      	beq.n	80112ea <cleanup_stdio+0x1e>
 80112e4:	4620      	mov	r0, r4
 80112e6:	f001 fe65 	bl	8012fb4 <_fflush_r>
 80112ea:	68e1      	ldr	r1, [r4, #12]
 80112ec:	4b06      	ldr	r3, [pc, #24]	@ (8011308 <cleanup_stdio+0x3c>)
 80112ee:	4299      	cmp	r1, r3
 80112f0:	d004      	beq.n	80112fc <cleanup_stdio+0x30>
 80112f2:	4620      	mov	r0, r4
 80112f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80112f8:	f001 be5c 	b.w	8012fb4 <_fflush_r>
 80112fc:	bd10      	pop	{r4, pc}
 80112fe:	bf00      	nop
 8011300:	200038b8 	.word	0x200038b8
 8011304:	20003920 	.word	0x20003920
 8011308:	20003988 	.word	0x20003988

0801130c <global_stdio_init.part.0>:
 801130c:	b510      	push	{r4, lr}
 801130e:	4b0b      	ldr	r3, [pc, #44]	@ (801133c <global_stdio_init.part.0+0x30>)
 8011310:	4c0b      	ldr	r4, [pc, #44]	@ (8011340 <global_stdio_init.part.0+0x34>)
 8011312:	4a0c      	ldr	r2, [pc, #48]	@ (8011344 <global_stdio_init.part.0+0x38>)
 8011314:	601a      	str	r2, [r3, #0]
 8011316:	4620      	mov	r0, r4
 8011318:	2200      	movs	r2, #0
 801131a:	2104      	movs	r1, #4
 801131c:	f7ff ff94 	bl	8011248 <std>
 8011320:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011324:	2201      	movs	r2, #1
 8011326:	2109      	movs	r1, #9
 8011328:	f7ff ff8e 	bl	8011248 <std>
 801132c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011330:	2202      	movs	r2, #2
 8011332:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011336:	2112      	movs	r1, #18
 8011338:	f7ff bf86 	b.w	8011248 <std>
 801133c:	200039f0 	.word	0x200039f0
 8011340:	200038b8 	.word	0x200038b8
 8011344:	080112b5 	.word	0x080112b5

08011348 <__sfp_lock_acquire>:
 8011348:	4801      	ldr	r0, [pc, #4]	@ (8011350 <__sfp_lock_acquire+0x8>)
 801134a:	f000 b972 	b.w	8011632 <__retarget_lock_acquire_recursive>
 801134e:	bf00      	nop
 8011350:	200039f9 	.word	0x200039f9

08011354 <__sfp_lock_release>:
 8011354:	4801      	ldr	r0, [pc, #4]	@ (801135c <__sfp_lock_release+0x8>)
 8011356:	f000 b96d 	b.w	8011634 <__retarget_lock_release_recursive>
 801135a:	bf00      	nop
 801135c:	200039f9 	.word	0x200039f9

08011360 <__sinit>:
 8011360:	b510      	push	{r4, lr}
 8011362:	4604      	mov	r4, r0
 8011364:	f7ff fff0 	bl	8011348 <__sfp_lock_acquire>
 8011368:	6a23      	ldr	r3, [r4, #32]
 801136a:	b11b      	cbz	r3, 8011374 <__sinit+0x14>
 801136c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011370:	f7ff bff0 	b.w	8011354 <__sfp_lock_release>
 8011374:	4b04      	ldr	r3, [pc, #16]	@ (8011388 <__sinit+0x28>)
 8011376:	6223      	str	r3, [r4, #32]
 8011378:	4b04      	ldr	r3, [pc, #16]	@ (801138c <__sinit+0x2c>)
 801137a:	681b      	ldr	r3, [r3, #0]
 801137c:	2b00      	cmp	r3, #0
 801137e:	d1f5      	bne.n	801136c <__sinit+0xc>
 8011380:	f7ff ffc4 	bl	801130c <global_stdio_init.part.0>
 8011384:	e7f2      	b.n	801136c <__sinit+0xc>
 8011386:	bf00      	nop
 8011388:	080112cd 	.word	0x080112cd
 801138c:	200039f0 	.word	0x200039f0

08011390 <_fwalk_sglue>:
 8011390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011394:	4607      	mov	r7, r0
 8011396:	4688      	mov	r8, r1
 8011398:	4614      	mov	r4, r2
 801139a:	2600      	movs	r6, #0
 801139c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80113a0:	f1b9 0901 	subs.w	r9, r9, #1
 80113a4:	d505      	bpl.n	80113b2 <_fwalk_sglue+0x22>
 80113a6:	6824      	ldr	r4, [r4, #0]
 80113a8:	2c00      	cmp	r4, #0
 80113aa:	d1f7      	bne.n	801139c <_fwalk_sglue+0xc>
 80113ac:	4630      	mov	r0, r6
 80113ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80113b2:	89ab      	ldrh	r3, [r5, #12]
 80113b4:	2b01      	cmp	r3, #1
 80113b6:	d907      	bls.n	80113c8 <_fwalk_sglue+0x38>
 80113b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80113bc:	3301      	adds	r3, #1
 80113be:	d003      	beq.n	80113c8 <_fwalk_sglue+0x38>
 80113c0:	4629      	mov	r1, r5
 80113c2:	4638      	mov	r0, r7
 80113c4:	47c0      	blx	r8
 80113c6:	4306      	orrs	r6, r0
 80113c8:	3568      	adds	r5, #104	@ 0x68
 80113ca:	e7e9      	b.n	80113a0 <_fwalk_sglue+0x10>

080113cc <sniprintf>:
 80113cc:	b40c      	push	{r2, r3}
 80113ce:	b530      	push	{r4, r5, lr}
 80113d0:	4b18      	ldr	r3, [pc, #96]	@ (8011434 <sniprintf+0x68>)
 80113d2:	1e0c      	subs	r4, r1, #0
 80113d4:	681d      	ldr	r5, [r3, #0]
 80113d6:	b09d      	sub	sp, #116	@ 0x74
 80113d8:	da08      	bge.n	80113ec <sniprintf+0x20>
 80113da:	238b      	movs	r3, #139	@ 0x8b
 80113dc:	602b      	str	r3, [r5, #0]
 80113de:	f04f 30ff 	mov.w	r0, #4294967295
 80113e2:	b01d      	add	sp, #116	@ 0x74
 80113e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80113e8:	b002      	add	sp, #8
 80113ea:	4770      	bx	lr
 80113ec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80113f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80113f4:	f04f 0300 	mov.w	r3, #0
 80113f8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80113fa:	bf14      	ite	ne
 80113fc:	f104 33ff 	addne.w	r3, r4, #4294967295
 8011400:	4623      	moveq	r3, r4
 8011402:	9304      	str	r3, [sp, #16]
 8011404:	9307      	str	r3, [sp, #28]
 8011406:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801140a:	9002      	str	r0, [sp, #8]
 801140c:	9006      	str	r0, [sp, #24]
 801140e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011412:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8011414:	ab21      	add	r3, sp, #132	@ 0x84
 8011416:	a902      	add	r1, sp, #8
 8011418:	4628      	mov	r0, r5
 801141a:	9301      	str	r3, [sp, #4]
 801141c:	f001 fc4a 	bl	8012cb4 <_svfiprintf_r>
 8011420:	1c43      	adds	r3, r0, #1
 8011422:	bfbc      	itt	lt
 8011424:	238b      	movlt	r3, #139	@ 0x8b
 8011426:	602b      	strlt	r3, [r5, #0]
 8011428:	2c00      	cmp	r4, #0
 801142a:	d0da      	beq.n	80113e2 <sniprintf+0x16>
 801142c:	9b02      	ldr	r3, [sp, #8]
 801142e:	2200      	movs	r2, #0
 8011430:	701a      	strb	r2, [r3, #0]
 8011432:	e7d6      	b.n	80113e2 <sniprintf+0x16>
 8011434:	200001ac 	.word	0x200001ac

08011438 <siprintf>:
 8011438:	b40e      	push	{r1, r2, r3}
 801143a:	b510      	push	{r4, lr}
 801143c:	b09d      	sub	sp, #116	@ 0x74
 801143e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8011440:	9002      	str	r0, [sp, #8]
 8011442:	9006      	str	r0, [sp, #24]
 8011444:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8011448:	480a      	ldr	r0, [pc, #40]	@ (8011474 <siprintf+0x3c>)
 801144a:	9107      	str	r1, [sp, #28]
 801144c:	9104      	str	r1, [sp, #16]
 801144e:	490a      	ldr	r1, [pc, #40]	@ (8011478 <siprintf+0x40>)
 8011450:	f853 2b04 	ldr.w	r2, [r3], #4
 8011454:	9105      	str	r1, [sp, #20]
 8011456:	2400      	movs	r4, #0
 8011458:	a902      	add	r1, sp, #8
 801145a:	6800      	ldr	r0, [r0, #0]
 801145c:	9301      	str	r3, [sp, #4]
 801145e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8011460:	f001 fc28 	bl	8012cb4 <_svfiprintf_r>
 8011464:	9b02      	ldr	r3, [sp, #8]
 8011466:	701c      	strb	r4, [r3, #0]
 8011468:	b01d      	add	sp, #116	@ 0x74
 801146a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801146e:	b003      	add	sp, #12
 8011470:	4770      	bx	lr
 8011472:	bf00      	nop
 8011474:	200001ac 	.word	0x200001ac
 8011478:	ffff0208 	.word	0xffff0208

0801147c <__sread>:
 801147c:	b510      	push	{r4, lr}
 801147e:	460c      	mov	r4, r1
 8011480:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011484:	f000 f886 	bl	8011594 <_read_r>
 8011488:	2800      	cmp	r0, #0
 801148a:	bfab      	itete	ge
 801148c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801148e:	89a3      	ldrhlt	r3, [r4, #12]
 8011490:	181b      	addge	r3, r3, r0
 8011492:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011496:	bfac      	ite	ge
 8011498:	6563      	strge	r3, [r4, #84]	@ 0x54
 801149a:	81a3      	strhlt	r3, [r4, #12]
 801149c:	bd10      	pop	{r4, pc}

0801149e <__swrite>:
 801149e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80114a2:	461f      	mov	r7, r3
 80114a4:	898b      	ldrh	r3, [r1, #12]
 80114a6:	05db      	lsls	r3, r3, #23
 80114a8:	4605      	mov	r5, r0
 80114aa:	460c      	mov	r4, r1
 80114ac:	4616      	mov	r6, r2
 80114ae:	d505      	bpl.n	80114bc <__swrite+0x1e>
 80114b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80114b4:	2302      	movs	r3, #2
 80114b6:	2200      	movs	r2, #0
 80114b8:	f000 f85a 	bl	8011570 <_lseek_r>
 80114bc:	89a3      	ldrh	r3, [r4, #12]
 80114be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80114c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80114c6:	81a3      	strh	r3, [r4, #12]
 80114c8:	4632      	mov	r2, r6
 80114ca:	463b      	mov	r3, r7
 80114cc:	4628      	mov	r0, r5
 80114ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80114d2:	f000 b871 	b.w	80115b8 <_write_r>

080114d6 <__sseek>:
 80114d6:	b510      	push	{r4, lr}
 80114d8:	460c      	mov	r4, r1
 80114da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80114de:	f000 f847 	bl	8011570 <_lseek_r>
 80114e2:	1c43      	adds	r3, r0, #1
 80114e4:	89a3      	ldrh	r3, [r4, #12]
 80114e6:	bf15      	itete	ne
 80114e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80114ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80114ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80114f2:	81a3      	strheq	r3, [r4, #12]
 80114f4:	bf18      	it	ne
 80114f6:	81a3      	strhne	r3, [r4, #12]
 80114f8:	bd10      	pop	{r4, pc}

080114fa <__sclose>:
 80114fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80114fe:	f000 b827 	b.w	8011550 <_close_r>

08011502 <memmove>:
 8011502:	4288      	cmp	r0, r1
 8011504:	b510      	push	{r4, lr}
 8011506:	eb01 0402 	add.w	r4, r1, r2
 801150a:	d902      	bls.n	8011512 <memmove+0x10>
 801150c:	4284      	cmp	r4, r0
 801150e:	4623      	mov	r3, r4
 8011510:	d807      	bhi.n	8011522 <memmove+0x20>
 8011512:	1e43      	subs	r3, r0, #1
 8011514:	42a1      	cmp	r1, r4
 8011516:	d008      	beq.n	801152a <memmove+0x28>
 8011518:	f811 2b01 	ldrb.w	r2, [r1], #1
 801151c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011520:	e7f8      	b.n	8011514 <memmove+0x12>
 8011522:	4402      	add	r2, r0
 8011524:	4601      	mov	r1, r0
 8011526:	428a      	cmp	r2, r1
 8011528:	d100      	bne.n	801152c <memmove+0x2a>
 801152a:	bd10      	pop	{r4, pc}
 801152c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011530:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011534:	e7f7      	b.n	8011526 <memmove+0x24>

08011536 <memset>:
 8011536:	4402      	add	r2, r0
 8011538:	4603      	mov	r3, r0
 801153a:	4293      	cmp	r3, r2
 801153c:	d100      	bne.n	8011540 <memset+0xa>
 801153e:	4770      	bx	lr
 8011540:	f803 1b01 	strb.w	r1, [r3], #1
 8011544:	e7f9      	b.n	801153a <memset+0x4>
	...

08011548 <_localeconv_r>:
 8011548:	4800      	ldr	r0, [pc, #0]	@ (801154c <_localeconv_r+0x4>)
 801154a:	4770      	bx	lr
 801154c:	200002ec 	.word	0x200002ec

08011550 <_close_r>:
 8011550:	b538      	push	{r3, r4, r5, lr}
 8011552:	4d06      	ldr	r5, [pc, #24]	@ (801156c <_close_r+0x1c>)
 8011554:	2300      	movs	r3, #0
 8011556:	4604      	mov	r4, r0
 8011558:	4608      	mov	r0, r1
 801155a:	602b      	str	r3, [r5, #0]
 801155c:	f7f1 fdb2 	bl	80030c4 <_close>
 8011560:	1c43      	adds	r3, r0, #1
 8011562:	d102      	bne.n	801156a <_close_r+0x1a>
 8011564:	682b      	ldr	r3, [r5, #0]
 8011566:	b103      	cbz	r3, 801156a <_close_r+0x1a>
 8011568:	6023      	str	r3, [r4, #0]
 801156a:	bd38      	pop	{r3, r4, r5, pc}
 801156c:	200039f4 	.word	0x200039f4

08011570 <_lseek_r>:
 8011570:	b538      	push	{r3, r4, r5, lr}
 8011572:	4d07      	ldr	r5, [pc, #28]	@ (8011590 <_lseek_r+0x20>)
 8011574:	4604      	mov	r4, r0
 8011576:	4608      	mov	r0, r1
 8011578:	4611      	mov	r1, r2
 801157a:	2200      	movs	r2, #0
 801157c:	602a      	str	r2, [r5, #0]
 801157e:	461a      	mov	r2, r3
 8011580:	f7f1 fdc7 	bl	8003112 <_lseek>
 8011584:	1c43      	adds	r3, r0, #1
 8011586:	d102      	bne.n	801158e <_lseek_r+0x1e>
 8011588:	682b      	ldr	r3, [r5, #0]
 801158a:	b103      	cbz	r3, 801158e <_lseek_r+0x1e>
 801158c:	6023      	str	r3, [r4, #0]
 801158e:	bd38      	pop	{r3, r4, r5, pc}
 8011590:	200039f4 	.word	0x200039f4

08011594 <_read_r>:
 8011594:	b538      	push	{r3, r4, r5, lr}
 8011596:	4d07      	ldr	r5, [pc, #28]	@ (80115b4 <_read_r+0x20>)
 8011598:	4604      	mov	r4, r0
 801159a:	4608      	mov	r0, r1
 801159c:	4611      	mov	r1, r2
 801159e:	2200      	movs	r2, #0
 80115a0:	602a      	str	r2, [r5, #0]
 80115a2:	461a      	mov	r2, r3
 80115a4:	f7f1 fd55 	bl	8003052 <_read>
 80115a8:	1c43      	adds	r3, r0, #1
 80115aa:	d102      	bne.n	80115b2 <_read_r+0x1e>
 80115ac:	682b      	ldr	r3, [r5, #0]
 80115ae:	b103      	cbz	r3, 80115b2 <_read_r+0x1e>
 80115b0:	6023      	str	r3, [r4, #0]
 80115b2:	bd38      	pop	{r3, r4, r5, pc}
 80115b4:	200039f4 	.word	0x200039f4

080115b8 <_write_r>:
 80115b8:	b538      	push	{r3, r4, r5, lr}
 80115ba:	4d07      	ldr	r5, [pc, #28]	@ (80115d8 <_write_r+0x20>)
 80115bc:	4604      	mov	r4, r0
 80115be:	4608      	mov	r0, r1
 80115c0:	4611      	mov	r1, r2
 80115c2:	2200      	movs	r2, #0
 80115c4:	602a      	str	r2, [r5, #0]
 80115c6:	461a      	mov	r2, r3
 80115c8:	f7f1 fd60 	bl	800308c <_write>
 80115cc:	1c43      	adds	r3, r0, #1
 80115ce:	d102      	bne.n	80115d6 <_write_r+0x1e>
 80115d0:	682b      	ldr	r3, [r5, #0]
 80115d2:	b103      	cbz	r3, 80115d6 <_write_r+0x1e>
 80115d4:	6023      	str	r3, [r4, #0]
 80115d6:	bd38      	pop	{r3, r4, r5, pc}
 80115d8:	200039f4 	.word	0x200039f4

080115dc <__errno>:
 80115dc:	4b01      	ldr	r3, [pc, #4]	@ (80115e4 <__errno+0x8>)
 80115de:	6818      	ldr	r0, [r3, #0]
 80115e0:	4770      	bx	lr
 80115e2:	bf00      	nop
 80115e4:	200001ac 	.word	0x200001ac

080115e8 <__libc_init_array>:
 80115e8:	b570      	push	{r4, r5, r6, lr}
 80115ea:	4d0d      	ldr	r5, [pc, #52]	@ (8011620 <__libc_init_array+0x38>)
 80115ec:	4c0d      	ldr	r4, [pc, #52]	@ (8011624 <__libc_init_array+0x3c>)
 80115ee:	1b64      	subs	r4, r4, r5
 80115f0:	10a4      	asrs	r4, r4, #2
 80115f2:	2600      	movs	r6, #0
 80115f4:	42a6      	cmp	r6, r4
 80115f6:	d109      	bne.n	801160c <__libc_init_array+0x24>
 80115f8:	4d0b      	ldr	r5, [pc, #44]	@ (8011628 <__libc_init_array+0x40>)
 80115fa:	4c0c      	ldr	r4, [pc, #48]	@ (801162c <__libc_init_array+0x44>)
 80115fc:	f002 f850 	bl	80136a0 <_init>
 8011600:	1b64      	subs	r4, r4, r5
 8011602:	10a4      	asrs	r4, r4, #2
 8011604:	2600      	movs	r6, #0
 8011606:	42a6      	cmp	r6, r4
 8011608:	d105      	bne.n	8011616 <__libc_init_array+0x2e>
 801160a:	bd70      	pop	{r4, r5, r6, pc}
 801160c:	f855 3b04 	ldr.w	r3, [r5], #4
 8011610:	4798      	blx	r3
 8011612:	3601      	adds	r6, #1
 8011614:	e7ee      	b.n	80115f4 <__libc_init_array+0xc>
 8011616:	f855 3b04 	ldr.w	r3, [r5], #4
 801161a:	4798      	blx	r3
 801161c:	3601      	adds	r6, #1
 801161e:	e7f2      	b.n	8011606 <__libc_init_array+0x1e>
 8011620:	0801570c 	.word	0x0801570c
 8011624:	0801570c 	.word	0x0801570c
 8011628:	0801570c 	.word	0x0801570c
 801162c:	08015710 	.word	0x08015710

08011630 <__retarget_lock_init_recursive>:
 8011630:	4770      	bx	lr

08011632 <__retarget_lock_acquire_recursive>:
 8011632:	4770      	bx	lr

08011634 <__retarget_lock_release_recursive>:
 8011634:	4770      	bx	lr

08011636 <memcpy>:
 8011636:	440a      	add	r2, r1
 8011638:	4291      	cmp	r1, r2
 801163a:	f100 33ff 	add.w	r3, r0, #4294967295
 801163e:	d100      	bne.n	8011642 <memcpy+0xc>
 8011640:	4770      	bx	lr
 8011642:	b510      	push	{r4, lr}
 8011644:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011648:	f803 4f01 	strb.w	r4, [r3, #1]!
 801164c:	4291      	cmp	r1, r2
 801164e:	d1f9      	bne.n	8011644 <memcpy+0xe>
 8011650:	bd10      	pop	{r4, pc}

08011652 <quorem>:
 8011652:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011656:	6903      	ldr	r3, [r0, #16]
 8011658:	690c      	ldr	r4, [r1, #16]
 801165a:	42a3      	cmp	r3, r4
 801165c:	4607      	mov	r7, r0
 801165e:	db7e      	blt.n	801175e <quorem+0x10c>
 8011660:	3c01      	subs	r4, #1
 8011662:	f101 0814 	add.w	r8, r1, #20
 8011666:	00a3      	lsls	r3, r4, #2
 8011668:	f100 0514 	add.w	r5, r0, #20
 801166c:	9300      	str	r3, [sp, #0]
 801166e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011672:	9301      	str	r3, [sp, #4]
 8011674:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011678:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801167c:	3301      	adds	r3, #1
 801167e:	429a      	cmp	r2, r3
 8011680:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011684:	fbb2 f6f3 	udiv	r6, r2, r3
 8011688:	d32e      	bcc.n	80116e8 <quorem+0x96>
 801168a:	f04f 0a00 	mov.w	sl, #0
 801168e:	46c4      	mov	ip, r8
 8011690:	46ae      	mov	lr, r5
 8011692:	46d3      	mov	fp, sl
 8011694:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011698:	b298      	uxth	r0, r3
 801169a:	fb06 a000 	mla	r0, r6, r0, sl
 801169e:	0c02      	lsrs	r2, r0, #16
 80116a0:	0c1b      	lsrs	r3, r3, #16
 80116a2:	fb06 2303 	mla	r3, r6, r3, r2
 80116a6:	f8de 2000 	ldr.w	r2, [lr]
 80116aa:	b280      	uxth	r0, r0
 80116ac:	b292      	uxth	r2, r2
 80116ae:	1a12      	subs	r2, r2, r0
 80116b0:	445a      	add	r2, fp
 80116b2:	f8de 0000 	ldr.w	r0, [lr]
 80116b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80116ba:	b29b      	uxth	r3, r3
 80116bc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80116c0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80116c4:	b292      	uxth	r2, r2
 80116c6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80116ca:	45e1      	cmp	r9, ip
 80116cc:	f84e 2b04 	str.w	r2, [lr], #4
 80116d0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80116d4:	d2de      	bcs.n	8011694 <quorem+0x42>
 80116d6:	9b00      	ldr	r3, [sp, #0]
 80116d8:	58eb      	ldr	r3, [r5, r3]
 80116da:	b92b      	cbnz	r3, 80116e8 <quorem+0x96>
 80116dc:	9b01      	ldr	r3, [sp, #4]
 80116de:	3b04      	subs	r3, #4
 80116e0:	429d      	cmp	r5, r3
 80116e2:	461a      	mov	r2, r3
 80116e4:	d32f      	bcc.n	8011746 <quorem+0xf4>
 80116e6:	613c      	str	r4, [r7, #16]
 80116e8:	4638      	mov	r0, r7
 80116ea:	f001 f97f 	bl	80129ec <__mcmp>
 80116ee:	2800      	cmp	r0, #0
 80116f0:	db25      	blt.n	801173e <quorem+0xec>
 80116f2:	4629      	mov	r1, r5
 80116f4:	2000      	movs	r0, #0
 80116f6:	f858 2b04 	ldr.w	r2, [r8], #4
 80116fa:	f8d1 c000 	ldr.w	ip, [r1]
 80116fe:	fa1f fe82 	uxth.w	lr, r2
 8011702:	fa1f f38c 	uxth.w	r3, ip
 8011706:	eba3 030e 	sub.w	r3, r3, lr
 801170a:	4403      	add	r3, r0
 801170c:	0c12      	lsrs	r2, r2, #16
 801170e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8011712:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8011716:	b29b      	uxth	r3, r3
 8011718:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801171c:	45c1      	cmp	r9, r8
 801171e:	f841 3b04 	str.w	r3, [r1], #4
 8011722:	ea4f 4022 	mov.w	r0, r2, asr #16
 8011726:	d2e6      	bcs.n	80116f6 <quorem+0xa4>
 8011728:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801172c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011730:	b922      	cbnz	r2, 801173c <quorem+0xea>
 8011732:	3b04      	subs	r3, #4
 8011734:	429d      	cmp	r5, r3
 8011736:	461a      	mov	r2, r3
 8011738:	d30b      	bcc.n	8011752 <quorem+0x100>
 801173a:	613c      	str	r4, [r7, #16]
 801173c:	3601      	adds	r6, #1
 801173e:	4630      	mov	r0, r6
 8011740:	b003      	add	sp, #12
 8011742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011746:	6812      	ldr	r2, [r2, #0]
 8011748:	3b04      	subs	r3, #4
 801174a:	2a00      	cmp	r2, #0
 801174c:	d1cb      	bne.n	80116e6 <quorem+0x94>
 801174e:	3c01      	subs	r4, #1
 8011750:	e7c6      	b.n	80116e0 <quorem+0x8e>
 8011752:	6812      	ldr	r2, [r2, #0]
 8011754:	3b04      	subs	r3, #4
 8011756:	2a00      	cmp	r2, #0
 8011758:	d1ef      	bne.n	801173a <quorem+0xe8>
 801175a:	3c01      	subs	r4, #1
 801175c:	e7ea      	b.n	8011734 <quorem+0xe2>
 801175e:	2000      	movs	r0, #0
 8011760:	e7ee      	b.n	8011740 <quorem+0xee>
 8011762:	0000      	movs	r0, r0
 8011764:	0000      	movs	r0, r0
	...

08011768 <_dtoa_r>:
 8011768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801176c:	69c7      	ldr	r7, [r0, #28]
 801176e:	b097      	sub	sp, #92	@ 0x5c
 8011770:	ed8d 0b04 	vstr	d0, [sp, #16]
 8011774:	ec55 4b10 	vmov	r4, r5, d0
 8011778:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801177a:	9107      	str	r1, [sp, #28]
 801177c:	4681      	mov	r9, r0
 801177e:	920c      	str	r2, [sp, #48]	@ 0x30
 8011780:	9311      	str	r3, [sp, #68]	@ 0x44
 8011782:	b97f      	cbnz	r7, 80117a4 <_dtoa_r+0x3c>
 8011784:	2010      	movs	r0, #16
 8011786:	f000 fe09 	bl	801239c <malloc>
 801178a:	4602      	mov	r2, r0
 801178c:	f8c9 001c 	str.w	r0, [r9, #28]
 8011790:	b920      	cbnz	r0, 801179c <_dtoa_r+0x34>
 8011792:	4ba9      	ldr	r3, [pc, #676]	@ (8011a38 <_dtoa_r+0x2d0>)
 8011794:	21ef      	movs	r1, #239	@ 0xef
 8011796:	48a9      	ldr	r0, [pc, #676]	@ (8011a3c <_dtoa_r+0x2d4>)
 8011798:	f001 fc44 	bl	8013024 <__assert_func>
 801179c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80117a0:	6007      	str	r7, [r0, #0]
 80117a2:	60c7      	str	r7, [r0, #12]
 80117a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80117a8:	6819      	ldr	r1, [r3, #0]
 80117aa:	b159      	cbz	r1, 80117c4 <_dtoa_r+0x5c>
 80117ac:	685a      	ldr	r2, [r3, #4]
 80117ae:	604a      	str	r2, [r1, #4]
 80117b0:	2301      	movs	r3, #1
 80117b2:	4093      	lsls	r3, r2
 80117b4:	608b      	str	r3, [r1, #8]
 80117b6:	4648      	mov	r0, r9
 80117b8:	f000 fee6 	bl	8012588 <_Bfree>
 80117bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80117c0:	2200      	movs	r2, #0
 80117c2:	601a      	str	r2, [r3, #0]
 80117c4:	1e2b      	subs	r3, r5, #0
 80117c6:	bfb9      	ittee	lt
 80117c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80117cc:	9305      	strlt	r3, [sp, #20]
 80117ce:	2300      	movge	r3, #0
 80117d0:	6033      	strge	r3, [r6, #0]
 80117d2:	9f05      	ldr	r7, [sp, #20]
 80117d4:	4b9a      	ldr	r3, [pc, #616]	@ (8011a40 <_dtoa_r+0x2d8>)
 80117d6:	bfbc      	itt	lt
 80117d8:	2201      	movlt	r2, #1
 80117da:	6032      	strlt	r2, [r6, #0]
 80117dc:	43bb      	bics	r3, r7
 80117de:	d112      	bne.n	8011806 <_dtoa_r+0x9e>
 80117e0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80117e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80117e6:	6013      	str	r3, [r2, #0]
 80117e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80117ec:	4323      	orrs	r3, r4
 80117ee:	f000 855a 	beq.w	80122a6 <_dtoa_r+0xb3e>
 80117f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80117f4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8011a54 <_dtoa_r+0x2ec>
 80117f8:	2b00      	cmp	r3, #0
 80117fa:	f000 855c 	beq.w	80122b6 <_dtoa_r+0xb4e>
 80117fe:	f10a 0303 	add.w	r3, sl, #3
 8011802:	f000 bd56 	b.w	80122b2 <_dtoa_r+0xb4a>
 8011806:	ed9d 7b04 	vldr	d7, [sp, #16]
 801180a:	2200      	movs	r2, #0
 801180c:	ec51 0b17 	vmov	r0, r1, d7
 8011810:	2300      	movs	r3, #0
 8011812:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8011816:	f7ef f97f 	bl	8000b18 <__aeabi_dcmpeq>
 801181a:	4680      	mov	r8, r0
 801181c:	b158      	cbz	r0, 8011836 <_dtoa_r+0xce>
 801181e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011820:	2301      	movs	r3, #1
 8011822:	6013      	str	r3, [r2, #0]
 8011824:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011826:	b113      	cbz	r3, 801182e <_dtoa_r+0xc6>
 8011828:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801182a:	4b86      	ldr	r3, [pc, #536]	@ (8011a44 <_dtoa_r+0x2dc>)
 801182c:	6013      	str	r3, [r2, #0]
 801182e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8011a58 <_dtoa_r+0x2f0>
 8011832:	f000 bd40 	b.w	80122b6 <_dtoa_r+0xb4e>
 8011836:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801183a:	aa14      	add	r2, sp, #80	@ 0x50
 801183c:	a915      	add	r1, sp, #84	@ 0x54
 801183e:	4648      	mov	r0, r9
 8011840:	f001 f984 	bl	8012b4c <__d2b>
 8011844:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8011848:	9002      	str	r0, [sp, #8]
 801184a:	2e00      	cmp	r6, #0
 801184c:	d078      	beq.n	8011940 <_dtoa_r+0x1d8>
 801184e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011850:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8011854:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011858:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801185c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8011860:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8011864:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8011868:	4619      	mov	r1, r3
 801186a:	2200      	movs	r2, #0
 801186c:	4b76      	ldr	r3, [pc, #472]	@ (8011a48 <_dtoa_r+0x2e0>)
 801186e:	f7ee fd33 	bl	80002d8 <__aeabi_dsub>
 8011872:	a36b      	add	r3, pc, #428	@ (adr r3, 8011a20 <_dtoa_r+0x2b8>)
 8011874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011878:	f7ee fee6 	bl	8000648 <__aeabi_dmul>
 801187c:	a36a      	add	r3, pc, #424	@ (adr r3, 8011a28 <_dtoa_r+0x2c0>)
 801187e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011882:	f7ee fd2b 	bl	80002dc <__adddf3>
 8011886:	4604      	mov	r4, r0
 8011888:	4630      	mov	r0, r6
 801188a:	460d      	mov	r5, r1
 801188c:	f7ee fe72 	bl	8000574 <__aeabi_i2d>
 8011890:	a367      	add	r3, pc, #412	@ (adr r3, 8011a30 <_dtoa_r+0x2c8>)
 8011892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011896:	f7ee fed7 	bl	8000648 <__aeabi_dmul>
 801189a:	4602      	mov	r2, r0
 801189c:	460b      	mov	r3, r1
 801189e:	4620      	mov	r0, r4
 80118a0:	4629      	mov	r1, r5
 80118a2:	f7ee fd1b 	bl	80002dc <__adddf3>
 80118a6:	4604      	mov	r4, r0
 80118a8:	460d      	mov	r5, r1
 80118aa:	f7ef f97d 	bl	8000ba8 <__aeabi_d2iz>
 80118ae:	2200      	movs	r2, #0
 80118b0:	4607      	mov	r7, r0
 80118b2:	2300      	movs	r3, #0
 80118b4:	4620      	mov	r0, r4
 80118b6:	4629      	mov	r1, r5
 80118b8:	f7ef f938 	bl	8000b2c <__aeabi_dcmplt>
 80118bc:	b140      	cbz	r0, 80118d0 <_dtoa_r+0x168>
 80118be:	4638      	mov	r0, r7
 80118c0:	f7ee fe58 	bl	8000574 <__aeabi_i2d>
 80118c4:	4622      	mov	r2, r4
 80118c6:	462b      	mov	r3, r5
 80118c8:	f7ef f926 	bl	8000b18 <__aeabi_dcmpeq>
 80118cc:	b900      	cbnz	r0, 80118d0 <_dtoa_r+0x168>
 80118ce:	3f01      	subs	r7, #1
 80118d0:	2f16      	cmp	r7, #22
 80118d2:	d852      	bhi.n	801197a <_dtoa_r+0x212>
 80118d4:	4b5d      	ldr	r3, [pc, #372]	@ (8011a4c <_dtoa_r+0x2e4>)
 80118d6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80118da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80118e2:	f7ef f923 	bl	8000b2c <__aeabi_dcmplt>
 80118e6:	2800      	cmp	r0, #0
 80118e8:	d049      	beq.n	801197e <_dtoa_r+0x216>
 80118ea:	3f01      	subs	r7, #1
 80118ec:	2300      	movs	r3, #0
 80118ee:	9310      	str	r3, [sp, #64]	@ 0x40
 80118f0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80118f2:	1b9b      	subs	r3, r3, r6
 80118f4:	1e5a      	subs	r2, r3, #1
 80118f6:	bf45      	ittet	mi
 80118f8:	f1c3 0301 	rsbmi	r3, r3, #1
 80118fc:	9300      	strmi	r3, [sp, #0]
 80118fe:	2300      	movpl	r3, #0
 8011900:	2300      	movmi	r3, #0
 8011902:	9206      	str	r2, [sp, #24]
 8011904:	bf54      	ite	pl
 8011906:	9300      	strpl	r3, [sp, #0]
 8011908:	9306      	strmi	r3, [sp, #24]
 801190a:	2f00      	cmp	r7, #0
 801190c:	db39      	blt.n	8011982 <_dtoa_r+0x21a>
 801190e:	9b06      	ldr	r3, [sp, #24]
 8011910:	970d      	str	r7, [sp, #52]	@ 0x34
 8011912:	443b      	add	r3, r7
 8011914:	9306      	str	r3, [sp, #24]
 8011916:	2300      	movs	r3, #0
 8011918:	9308      	str	r3, [sp, #32]
 801191a:	9b07      	ldr	r3, [sp, #28]
 801191c:	2b09      	cmp	r3, #9
 801191e:	d863      	bhi.n	80119e8 <_dtoa_r+0x280>
 8011920:	2b05      	cmp	r3, #5
 8011922:	bfc4      	itt	gt
 8011924:	3b04      	subgt	r3, #4
 8011926:	9307      	strgt	r3, [sp, #28]
 8011928:	9b07      	ldr	r3, [sp, #28]
 801192a:	f1a3 0302 	sub.w	r3, r3, #2
 801192e:	bfcc      	ite	gt
 8011930:	2400      	movgt	r4, #0
 8011932:	2401      	movle	r4, #1
 8011934:	2b03      	cmp	r3, #3
 8011936:	d863      	bhi.n	8011a00 <_dtoa_r+0x298>
 8011938:	e8df f003 	tbb	[pc, r3]
 801193c:	2b375452 	.word	0x2b375452
 8011940:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8011944:	441e      	add	r6, r3
 8011946:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801194a:	2b20      	cmp	r3, #32
 801194c:	bfc1      	itttt	gt
 801194e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8011952:	409f      	lslgt	r7, r3
 8011954:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8011958:	fa24 f303 	lsrgt.w	r3, r4, r3
 801195c:	bfd6      	itet	le
 801195e:	f1c3 0320 	rsble	r3, r3, #32
 8011962:	ea47 0003 	orrgt.w	r0, r7, r3
 8011966:	fa04 f003 	lslle.w	r0, r4, r3
 801196a:	f7ee fdf3 	bl	8000554 <__aeabi_ui2d>
 801196e:	2201      	movs	r2, #1
 8011970:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8011974:	3e01      	subs	r6, #1
 8011976:	9212      	str	r2, [sp, #72]	@ 0x48
 8011978:	e776      	b.n	8011868 <_dtoa_r+0x100>
 801197a:	2301      	movs	r3, #1
 801197c:	e7b7      	b.n	80118ee <_dtoa_r+0x186>
 801197e:	9010      	str	r0, [sp, #64]	@ 0x40
 8011980:	e7b6      	b.n	80118f0 <_dtoa_r+0x188>
 8011982:	9b00      	ldr	r3, [sp, #0]
 8011984:	1bdb      	subs	r3, r3, r7
 8011986:	9300      	str	r3, [sp, #0]
 8011988:	427b      	negs	r3, r7
 801198a:	9308      	str	r3, [sp, #32]
 801198c:	2300      	movs	r3, #0
 801198e:	930d      	str	r3, [sp, #52]	@ 0x34
 8011990:	e7c3      	b.n	801191a <_dtoa_r+0x1b2>
 8011992:	2301      	movs	r3, #1
 8011994:	9309      	str	r3, [sp, #36]	@ 0x24
 8011996:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011998:	eb07 0b03 	add.w	fp, r7, r3
 801199c:	f10b 0301 	add.w	r3, fp, #1
 80119a0:	2b01      	cmp	r3, #1
 80119a2:	9303      	str	r3, [sp, #12]
 80119a4:	bfb8      	it	lt
 80119a6:	2301      	movlt	r3, #1
 80119a8:	e006      	b.n	80119b8 <_dtoa_r+0x250>
 80119aa:	2301      	movs	r3, #1
 80119ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80119ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80119b0:	2b00      	cmp	r3, #0
 80119b2:	dd28      	ble.n	8011a06 <_dtoa_r+0x29e>
 80119b4:	469b      	mov	fp, r3
 80119b6:	9303      	str	r3, [sp, #12]
 80119b8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80119bc:	2100      	movs	r1, #0
 80119be:	2204      	movs	r2, #4
 80119c0:	f102 0514 	add.w	r5, r2, #20
 80119c4:	429d      	cmp	r5, r3
 80119c6:	d926      	bls.n	8011a16 <_dtoa_r+0x2ae>
 80119c8:	6041      	str	r1, [r0, #4]
 80119ca:	4648      	mov	r0, r9
 80119cc:	f000 fd9c 	bl	8012508 <_Balloc>
 80119d0:	4682      	mov	sl, r0
 80119d2:	2800      	cmp	r0, #0
 80119d4:	d142      	bne.n	8011a5c <_dtoa_r+0x2f4>
 80119d6:	4b1e      	ldr	r3, [pc, #120]	@ (8011a50 <_dtoa_r+0x2e8>)
 80119d8:	4602      	mov	r2, r0
 80119da:	f240 11af 	movw	r1, #431	@ 0x1af
 80119de:	e6da      	b.n	8011796 <_dtoa_r+0x2e>
 80119e0:	2300      	movs	r3, #0
 80119e2:	e7e3      	b.n	80119ac <_dtoa_r+0x244>
 80119e4:	2300      	movs	r3, #0
 80119e6:	e7d5      	b.n	8011994 <_dtoa_r+0x22c>
 80119e8:	2401      	movs	r4, #1
 80119ea:	2300      	movs	r3, #0
 80119ec:	9307      	str	r3, [sp, #28]
 80119ee:	9409      	str	r4, [sp, #36]	@ 0x24
 80119f0:	f04f 3bff 	mov.w	fp, #4294967295
 80119f4:	2200      	movs	r2, #0
 80119f6:	f8cd b00c 	str.w	fp, [sp, #12]
 80119fa:	2312      	movs	r3, #18
 80119fc:	920c      	str	r2, [sp, #48]	@ 0x30
 80119fe:	e7db      	b.n	80119b8 <_dtoa_r+0x250>
 8011a00:	2301      	movs	r3, #1
 8011a02:	9309      	str	r3, [sp, #36]	@ 0x24
 8011a04:	e7f4      	b.n	80119f0 <_dtoa_r+0x288>
 8011a06:	f04f 0b01 	mov.w	fp, #1
 8011a0a:	f8cd b00c 	str.w	fp, [sp, #12]
 8011a0e:	465b      	mov	r3, fp
 8011a10:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8011a14:	e7d0      	b.n	80119b8 <_dtoa_r+0x250>
 8011a16:	3101      	adds	r1, #1
 8011a18:	0052      	lsls	r2, r2, #1
 8011a1a:	e7d1      	b.n	80119c0 <_dtoa_r+0x258>
 8011a1c:	f3af 8000 	nop.w
 8011a20:	636f4361 	.word	0x636f4361
 8011a24:	3fd287a7 	.word	0x3fd287a7
 8011a28:	8b60c8b3 	.word	0x8b60c8b3
 8011a2c:	3fc68a28 	.word	0x3fc68a28
 8011a30:	509f79fb 	.word	0x509f79fb
 8011a34:	3fd34413 	.word	0x3fd34413
 8011a38:	080153d1 	.word	0x080153d1
 8011a3c:	080153e8 	.word	0x080153e8
 8011a40:	7ff00000 	.word	0x7ff00000
 8011a44:	080153a1 	.word	0x080153a1
 8011a48:	3ff80000 	.word	0x3ff80000
 8011a4c:	08015538 	.word	0x08015538
 8011a50:	08015440 	.word	0x08015440
 8011a54:	080153cd 	.word	0x080153cd
 8011a58:	080153a0 	.word	0x080153a0
 8011a5c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011a60:	6018      	str	r0, [r3, #0]
 8011a62:	9b03      	ldr	r3, [sp, #12]
 8011a64:	2b0e      	cmp	r3, #14
 8011a66:	f200 80a1 	bhi.w	8011bac <_dtoa_r+0x444>
 8011a6a:	2c00      	cmp	r4, #0
 8011a6c:	f000 809e 	beq.w	8011bac <_dtoa_r+0x444>
 8011a70:	2f00      	cmp	r7, #0
 8011a72:	dd33      	ble.n	8011adc <_dtoa_r+0x374>
 8011a74:	4b9c      	ldr	r3, [pc, #624]	@ (8011ce8 <_dtoa_r+0x580>)
 8011a76:	f007 020f 	and.w	r2, r7, #15
 8011a7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011a7e:	ed93 7b00 	vldr	d7, [r3]
 8011a82:	05f8      	lsls	r0, r7, #23
 8011a84:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8011a88:	ea4f 1427 	mov.w	r4, r7, asr #4
 8011a8c:	d516      	bpl.n	8011abc <_dtoa_r+0x354>
 8011a8e:	4b97      	ldr	r3, [pc, #604]	@ (8011cec <_dtoa_r+0x584>)
 8011a90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011a94:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011a98:	f7ee ff00 	bl	800089c <__aeabi_ddiv>
 8011a9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011aa0:	f004 040f 	and.w	r4, r4, #15
 8011aa4:	2603      	movs	r6, #3
 8011aa6:	4d91      	ldr	r5, [pc, #580]	@ (8011cec <_dtoa_r+0x584>)
 8011aa8:	b954      	cbnz	r4, 8011ac0 <_dtoa_r+0x358>
 8011aaa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011aae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011ab2:	f7ee fef3 	bl	800089c <__aeabi_ddiv>
 8011ab6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011aba:	e028      	b.n	8011b0e <_dtoa_r+0x3a6>
 8011abc:	2602      	movs	r6, #2
 8011abe:	e7f2      	b.n	8011aa6 <_dtoa_r+0x33e>
 8011ac0:	07e1      	lsls	r1, r4, #31
 8011ac2:	d508      	bpl.n	8011ad6 <_dtoa_r+0x36e>
 8011ac4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011ac8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011acc:	f7ee fdbc 	bl	8000648 <__aeabi_dmul>
 8011ad0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011ad4:	3601      	adds	r6, #1
 8011ad6:	1064      	asrs	r4, r4, #1
 8011ad8:	3508      	adds	r5, #8
 8011ada:	e7e5      	b.n	8011aa8 <_dtoa_r+0x340>
 8011adc:	f000 80af 	beq.w	8011c3e <_dtoa_r+0x4d6>
 8011ae0:	427c      	negs	r4, r7
 8011ae2:	4b81      	ldr	r3, [pc, #516]	@ (8011ce8 <_dtoa_r+0x580>)
 8011ae4:	4d81      	ldr	r5, [pc, #516]	@ (8011cec <_dtoa_r+0x584>)
 8011ae6:	f004 020f 	and.w	r2, r4, #15
 8011aea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011af2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011af6:	f7ee fda7 	bl	8000648 <__aeabi_dmul>
 8011afa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011afe:	1124      	asrs	r4, r4, #4
 8011b00:	2300      	movs	r3, #0
 8011b02:	2602      	movs	r6, #2
 8011b04:	2c00      	cmp	r4, #0
 8011b06:	f040 808f 	bne.w	8011c28 <_dtoa_r+0x4c0>
 8011b0a:	2b00      	cmp	r3, #0
 8011b0c:	d1d3      	bne.n	8011ab6 <_dtoa_r+0x34e>
 8011b0e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011b10:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8011b14:	2b00      	cmp	r3, #0
 8011b16:	f000 8094 	beq.w	8011c42 <_dtoa_r+0x4da>
 8011b1a:	4b75      	ldr	r3, [pc, #468]	@ (8011cf0 <_dtoa_r+0x588>)
 8011b1c:	2200      	movs	r2, #0
 8011b1e:	4620      	mov	r0, r4
 8011b20:	4629      	mov	r1, r5
 8011b22:	f7ef f803 	bl	8000b2c <__aeabi_dcmplt>
 8011b26:	2800      	cmp	r0, #0
 8011b28:	f000 808b 	beq.w	8011c42 <_dtoa_r+0x4da>
 8011b2c:	9b03      	ldr	r3, [sp, #12]
 8011b2e:	2b00      	cmp	r3, #0
 8011b30:	f000 8087 	beq.w	8011c42 <_dtoa_r+0x4da>
 8011b34:	f1bb 0f00 	cmp.w	fp, #0
 8011b38:	dd34      	ble.n	8011ba4 <_dtoa_r+0x43c>
 8011b3a:	4620      	mov	r0, r4
 8011b3c:	4b6d      	ldr	r3, [pc, #436]	@ (8011cf4 <_dtoa_r+0x58c>)
 8011b3e:	2200      	movs	r2, #0
 8011b40:	4629      	mov	r1, r5
 8011b42:	f7ee fd81 	bl	8000648 <__aeabi_dmul>
 8011b46:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011b4a:	f107 38ff 	add.w	r8, r7, #4294967295
 8011b4e:	3601      	adds	r6, #1
 8011b50:	465c      	mov	r4, fp
 8011b52:	4630      	mov	r0, r6
 8011b54:	f7ee fd0e 	bl	8000574 <__aeabi_i2d>
 8011b58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011b5c:	f7ee fd74 	bl	8000648 <__aeabi_dmul>
 8011b60:	4b65      	ldr	r3, [pc, #404]	@ (8011cf8 <_dtoa_r+0x590>)
 8011b62:	2200      	movs	r2, #0
 8011b64:	f7ee fbba 	bl	80002dc <__adddf3>
 8011b68:	4605      	mov	r5, r0
 8011b6a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8011b6e:	2c00      	cmp	r4, #0
 8011b70:	d16a      	bne.n	8011c48 <_dtoa_r+0x4e0>
 8011b72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011b76:	4b61      	ldr	r3, [pc, #388]	@ (8011cfc <_dtoa_r+0x594>)
 8011b78:	2200      	movs	r2, #0
 8011b7a:	f7ee fbad 	bl	80002d8 <__aeabi_dsub>
 8011b7e:	4602      	mov	r2, r0
 8011b80:	460b      	mov	r3, r1
 8011b82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011b86:	462a      	mov	r2, r5
 8011b88:	4633      	mov	r3, r6
 8011b8a:	f7ee ffed 	bl	8000b68 <__aeabi_dcmpgt>
 8011b8e:	2800      	cmp	r0, #0
 8011b90:	f040 8298 	bne.w	80120c4 <_dtoa_r+0x95c>
 8011b94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011b98:	462a      	mov	r2, r5
 8011b9a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8011b9e:	f7ee ffc5 	bl	8000b2c <__aeabi_dcmplt>
 8011ba2:	bb38      	cbnz	r0, 8011bf4 <_dtoa_r+0x48c>
 8011ba4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8011ba8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8011bac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011bae:	2b00      	cmp	r3, #0
 8011bb0:	f2c0 8157 	blt.w	8011e62 <_dtoa_r+0x6fa>
 8011bb4:	2f0e      	cmp	r7, #14
 8011bb6:	f300 8154 	bgt.w	8011e62 <_dtoa_r+0x6fa>
 8011bba:	4b4b      	ldr	r3, [pc, #300]	@ (8011ce8 <_dtoa_r+0x580>)
 8011bbc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011bc0:	ed93 7b00 	vldr	d7, [r3]
 8011bc4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011bc6:	2b00      	cmp	r3, #0
 8011bc8:	ed8d 7b00 	vstr	d7, [sp]
 8011bcc:	f280 80e5 	bge.w	8011d9a <_dtoa_r+0x632>
 8011bd0:	9b03      	ldr	r3, [sp, #12]
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	f300 80e1 	bgt.w	8011d9a <_dtoa_r+0x632>
 8011bd8:	d10c      	bne.n	8011bf4 <_dtoa_r+0x48c>
 8011bda:	4b48      	ldr	r3, [pc, #288]	@ (8011cfc <_dtoa_r+0x594>)
 8011bdc:	2200      	movs	r2, #0
 8011bde:	ec51 0b17 	vmov	r0, r1, d7
 8011be2:	f7ee fd31 	bl	8000648 <__aeabi_dmul>
 8011be6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011bea:	f7ee ffb3 	bl	8000b54 <__aeabi_dcmpge>
 8011bee:	2800      	cmp	r0, #0
 8011bf0:	f000 8266 	beq.w	80120c0 <_dtoa_r+0x958>
 8011bf4:	2400      	movs	r4, #0
 8011bf6:	4625      	mov	r5, r4
 8011bf8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011bfa:	4656      	mov	r6, sl
 8011bfc:	ea6f 0803 	mvn.w	r8, r3
 8011c00:	2700      	movs	r7, #0
 8011c02:	4621      	mov	r1, r4
 8011c04:	4648      	mov	r0, r9
 8011c06:	f000 fcbf 	bl	8012588 <_Bfree>
 8011c0a:	2d00      	cmp	r5, #0
 8011c0c:	f000 80bd 	beq.w	8011d8a <_dtoa_r+0x622>
 8011c10:	b12f      	cbz	r7, 8011c1e <_dtoa_r+0x4b6>
 8011c12:	42af      	cmp	r7, r5
 8011c14:	d003      	beq.n	8011c1e <_dtoa_r+0x4b6>
 8011c16:	4639      	mov	r1, r7
 8011c18:	4648      	mov	r0, r9
 8011c1a:	f000 fcb5 	bl	8012588 <_Bfree>
 8011c1e:	4629      	mov	r1, r5
 8011c20:	4648      	mov	r0, r9
 8011c22:	f000 fcb1 	bl	8012588 <_Bfree>
 8011c26:	e0b0      	b.n	8011d8a <_dtoa_r+0x622>
 8011c28:	07e2      	lsls	r2, r4, #31
 8011c2a:	d505      	bpl.n	8011c38 <_dtoa_r+0x4d0>
 8011c2c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011c30:	f7ee fd0a 	bl	8000648 <__aeabi_dmul>
 8011c34:	3601      	adds	r6, #1
 8011c36:	2301      	movs	r3, #1
 8011c38:	1064      	asrs	r4, r4, #1
 8011c3a:	3508      	adds	r5, #8
 8011c3c:	e762      	b.n	8011b04 <_dtoa_r+0x39c>
 8011c3e:	2602      	movs	r6, #2
 8011c40:	e765      	b.n	8011b0e <_dtoa_r+0x3a6>
 8011c42:	9c03      	ldr	r4, [sp, #12]
 8011c44:	46b8      	mov	r8, r7
 8011c46:	e784      	b.n	8011b52 <_dtoa_r+0x3ea>
 8011c48:	4b27      	ldr	r3, [pc, #156]	@ (8011ce8 <_dtoa_r+0x580>)
 8011c4a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011c4c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011c50:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011c54:	4454      	add	r4, sl
 8011c56:	2900      	cmp	r1, #0
 8011c58:	d054      	beq.n	8011d04 <_dtoa_r+0x59c>
 8011c5a:	4929      	ldr	r1, [pc, #164]	@ (8011d00 <_dtoa_r+0x598>)
 8011c5c:	2000      	movs	r0, #0
 8011c5e:	f7ee fe1d 	bl	800089c <__aeabi_ddiv>
 8011c62:	4633      	mov	r3, r6
 8011c64:	462a      	mov	r2, r5
 8011c66:	f7ee fb37 	bl	80002d8 <__aeabi_dsub>
 8011c6a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011c6e:	4656      	mov	r6, sl
 8011c70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011c74:	f7ee ff98 	bl	8000ba8 <__aeabi_d2iz>
 8011c78:	4605      	mov	r5, r0
 8011c7a:	f7ee fc7b 	bl	8000574 <__aeabi_i2d>
 8011c7e:	4602      	mov	r2, r0
 8011c80:	460b      	mov	r3, r1
 8011c82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011c86:	f7ee fb27 	bl	80002d8 <__aeabi_dsub>
 8011c8a:	3530      	adds	r5, #48	@ 0x30
 8011c8c:	4602      	mov	r2, r0
 8011c8e:	460b      	mov	r3, r1
 8011c90:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011c94:	f806 5b01 	strb.w	r5, [r6], #1
 8011c98:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011c9c:	f7ee ff46 	bl	8000b2c <__aeabi_dcmplt>
 8011ca0:	2800      	cmp	r0, #0
 8011ca2:	d172      	bne.n	8011d8a <_dtoa_r+0x622>
 8011ca4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011ca8:	4911      	ldr	r1, [pc, #68]	@ (8011cf0 <_dtoa_r+0x588>)
 8011caa:	2000      	movs	r0, #0
 8011cac:	f7ee fb14 	bl	80002d8 <__aeabi_dsub>
 8011cb0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011cb4:	f7ee ff3a 	bl	8000b2c <__aeabi_dcmplt>
 8011cb8:	2800      	cmp	r0, #0
 8011cba:	f040 80b4 	bne.w	8011e26 <_dtoa_r+0x6be>
 8011cbe:	42a6      	cmp	r6, r4
 8011cc0:	f43f af70 	beq.w	8011ba4 <_dtoa_r+0x43c>
 8011cc4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011cc8:	4b0a      	ldr	r3, [pc, #40]	@ (8011cf4 <_dtoa_r+0x58c>)
 8011cca:	2200      	movs	r2, #0
 8011ccc:	f7ee fcbc 	bl	8000648 <__aeabi_dmul>
 8011cd0:	4b08      	ldr	r3, [pc, #32]	@ (8011cf4 <_dtoa_r+0x58c>)
 8011cd2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011cd6:	2200      	movs	r2, #0
 8011cd8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011cdc:	f7ee fcb4 	bl	8000648 <__aeabi_dmul>
 8011ce0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011ce4:	e7c4      	b.n	8011c70 <_dtoa_r+0x508>
 8011ce6:	bf00      	nop
 8011ce8:	08015538 	.word	0x08015538
 8011cec:	08015510 	.word	0x08015510
 8011cf0:	3ff00000 	.word	0x3ff00000
 8011cf4:	40240000 	.word	0x40240000
 8011cf8:	401c0000 	.word	0x401c0000
 8011cfc:	40140000 	.word	0x40140000
 8011d00:	3fe00000 	.word	0x3fe00000
 8011d04:	4631      	mov	r1, r6
 8011d06:	4628      	mov	r0, r5
 8011d08:	f7ee fc9e 	bl	8000648 <__aeabi_dmul>
 8011d0c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011d10:	9413      	str	r4, [sp, #76]	@ 0x4c
 8011d12:	4656      	mov	r6, sl
 8011d14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011d18:	f7ee ff46 	bl	8000ba8 <__aeabi_d2iz>
 8011d1c:	4605      	mov	r5, r0
 8011d1e:	f7ee fc29 	bl	8000574 <__aeabi_i2d>
 8011d22:	4602      	mov	r2, r0
 8011d24:	460b      	mov	r3, r1
 8011d26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011d2a:	f7ee fad5 	bl	80002d8 <__aeabi_dsub>
 8011d2e:	3530      	adds	r5, #48	@ 0x30
 8011d30:	f806 5b01 	strb.w	r5, [r6], #1
 8011d34:	4602      	mov	r2, r0
 8011d36:	460b      	mov	r3, r1
 8011d38:	42a6      	cmp	r6, r4
 8011d3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011d3e:	f04f 0200 	mov.w	r2, #0
 8011d42:	d124      	bne.n	8011d8e <_dtoa_r+0x626>
 8011d44:	4baf      	ldr	r3, [pc, #700]	@ (8012004 <_dtoa_r+0x89c>)
 8011d46:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011d4a:	f7ee fac7 	bl	80002dc <__adddf3>
 8011d4e:	4602      	mov	r2, r0
 8011d50:	460b      	mov	r3, r1
 8011d52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011d56:	f7ee ff07 	bl	8000b68 <__aeabi_dcmpgt>
 8011d5a:	2800      	cmp	r0, #0
 8011d5c:	d163      	bne.n	8011e26 <_dtoa_r+0x6be>
 8011d5e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011d62:	49a8      	ldr	r1, [pc, #672]	@ (8012004 <_dtoa_r+0x89c>)
 8011d64:	2000      	movs	r0, #0
 8011d66:	f7ee fab7 	bl	80002d8 <__aeabi_dsub>
 8011d6a:	4602      	mov	r2, r0
 8011d6c:	460b      	mov	r3, r1
 8011d6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011d72:	f7ee fedb 	bl	8000b2c <__aeabi_dcmplt>
 8011d76:	2800      	cmp	r0, #0
 8011d78:	f43f af14 	beq.w	8011ba4 <_dtoa_r+0x43c>
 8011d7c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8011d7e:	1e73      	subs	r3, r6, #1
 8011d80:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011d82:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011d86:	2b30      	cmp	r3, #48	@ 0x30
 8011d88:	d0f8      	beq.n	8011d7c <_dtoa_r+0x614>
 8011d8a:	4647      	mov	r7, r8
 8011d8c:	e03b      	b.n	8011e06 <_dtoa_r+0x69e>
 8011d8e:	4b9e      	ldr	r3, [pc, #632]	@ (8012008 <_dtoa_r+0x8a0>)
 8011d90:	f7ee fc5a 	bl	8000648 <__aeabi_dmul>
 8011d94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011d98:	e7bc      	b.n	8011d14 <_dtoa_r+0x5ac>
 8011d9a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8011d9e:	4656      	mov	r6, sl
 8011da0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011da4:	4620      	mov	r0, r4
 8011da6:	4629      	mov	r1, r5
 8011da8:	f7ee fd78 	bl	800089c <__aeabi_ddiv>
 8011dac:	f7ee fefc 	bl	8000ba8 <__aeabi_d2iz>
 8011db0:	4680      	mov	r8, r0
 8011db2:	f7ee fbdf 	bl	8000574 <__aeabi_i2d>
 8011db6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011dba:	f7ee fc45 	bl	8000648 <__aeabi_dmul>
 8011dbe:	4602      	mov	r2, r0
 8011dc0:	460b      	mov	r3, r1
 8011dc2:	4620      	mov	r0, r4
 8011dc4:	4629      	mov	r1, r5
 8011dc6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8011dca:	f7ee fa85 	bl	80002d8 <__aeabi_dsub>
 8011dce:	f806 4b01 	strb.w	r4, [r6], #1
 8011dd2:	9d03      	ldr	r5, [sp, #12]
 8011dd4:	eba6 040a 	sub.w	r4, r6, sl
 8011dd8:	42a5      	cmp	r5, r4
 8011dda:	4602      	mov	r2, r0
 8011ddc:	460b      	mov	r3, r1
 8011dde:	d133      	bne.n	8011e48 <_dtoa_r+0x6e0>
 8011de0:	f7ee fa7c 	bl	80002dc <__adddf3>
 8011de4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011de8:	4604      	mov	r4, r0
 8011dea:	460d      	mov	r5, r1
 8011dec:	f7ee febc 	bl	8000b68 <__aeabi_dcmpgt>
 8011df0:	b9c0      	cbnz	r0, 8011e24 <_dtoa_r+0x6bc>
 8011df2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011df6:	4620      	mov	r0, r4
 8011df8:	4629      	mov	r1, r5
 8011dfa:	f7ee fe8d 	bl	8000b18 <__aeabi_dcmpeq>
 8011dfe:	b110      	cbz	r0, 8011e06 <_dtoa_r+0x69e>
 8011e00:	f018 0f01 	tst.w	r8, #1
 8011e04:	d10e      	bne.n	8011e24 <_dtoa_r+0x6bc>
 8011e06:	9902      	ldr	r1, [sp, #8]
 8011e08:	4648      	mov	r0, r9
 8011e0a:	f000 fbbd 	bl	8012588 <_Bfree>
 8011e0e:	2300      	movs	r3, #0
 8011e10:	7033      	strb	r3, [r6, #0]
 8011e12:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011e14:	3701      	adds	r7, #1
 8011e16:	601f      	str	r7, [r3, #0]
 8011e18:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011e1a:	2b00      	cmp	r3, #0
 8011e1c:	f000 824b 	beq.w	80122b6 <_dtoa_r+0xb4e>
 8011e20:	601e      	str	r6, [r3, #0]
 8011e22:	e248      	b.n	80122b6 <_dtoa_r+0xb4e>
 8011e24:	46b8      	mov	r8, r7
 8011e26:	4633      	mov	r3, r6
 8011e28:	461e      	mov	r6, r3
 8011e2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011e2e:	2a39      	cmp	r2, #57	@ 0x39
 8011e30:	d106      	bne.n	8011e40 <_dtoa_r+0x6d8>
 8011e32:	459a      	cmp	sl, r3
 8011e34:	d1f8      	bne.n	8011e28 <_dtoa_r+0x6c0>
 8011e36:	2230      	movs	r2, #48	@ 0x30
 8011e38:	f108 0801 	add.w	r8, r8, #1
 8011e3c:	f88a 2000 	strb.w	r2, [sl]
 8011e40:	781a      	ldrb	r2, [r3, #0]
 8011e42:	3201      	adds	r2, #1
 8011e44:	701a      	strb	r2, [r3, #0]
 8011e46:	e7a0      	b.n	8011d8a <_dtoa_r+0x622>
 8011e48:	4b6f      	ldr	r3, [pc, #444]	@ (8012008 <_dtoa_r+0x8a0>)
 8011e4a:	2200      	movs	r2, #0
 8011e4c:	f7ee fbfc 	bl	8000648 <__aeabi_dmul>
 8011e50:	2200      	movs	r2, #0
 8011e52:	2300      	movs	r3, #0
 8011e54:	4604      	mov	r4, r0
 8011e56:	460d      	mov	r5, r1
 8011e58:	f7ee fe5e 	bl	8000b18 <__aeabi_dcmpeq>
 8011e5c:	2800      	cmp	r0, #0
 8011e5e:	d09f      	beq.n	8011da0 <_dtoa_r+0x638>
 8011e60:	e7d1      	b.n	8011e06 <_dtoa_r+0x69e>
 8011e62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011e64:	2a00      	cmp	r2, #0
 8011e66:	f000 80ea 	beq.w	801203e <_dtoa_r+0x8d6>
 8011e6a:	9a07      	ldr	r2, [sp, #28]
 8011e6c:	2a01      	cmp	r2, #1
 8011e6e:	f300 80cd 	bgt.w	801200c <_dtoa_r+0x8a4>
 8011e72:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8011e74:	2a00      	cmp	r2, #0
 8011e76:	f000 80c1 	beq.w	8011ffc <_dtoa_r+0x894>
 8011e7a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8011e7e:	9c08      	ldr	r4, [sp, #32]
 8011e80:	9e00      	ldr	r6, [sp, #0]
 8011e82:	9a00      	ldr	r2, [sp, #0]
 8011e84:	441a      	add	r2, r3
 8011e86:	9200      	str	r2, [sp, #0]
 8011e88:	9a06      	ldr	r2, [sp, #24]
 8011e8a:	2101      	movs	r1, #1
 8011e8c:	441a      	add	r2, r3
 8011e8e:	4648      	mov	r0, r9
 8011e90:	9206      	str	r2, [sp, #24]
 8011e92:	f000 fc2d 	bl	80126f0 <__i2b>
 8011e96:	4605      	mov	r5, r0
 8011e98:	b166      	cbz	r6, 8011eb4 <_dtoa_r+0x74c>
 8011e9a:	9b06      	ldr	r3, [sp, #24]
 8011e9c:	2b00      	cmp	r3, #0
 8011e9e:	dd09      	ble.n	8011eb4 <_dtoa_r+0x74c>
 8011ea0:	42b3      	cmp	r3, r6
 8011ea2:	9a00      	ldr	r2, [sp, #0]
 8011ea4:	bfa8      	it	ge
 8011ea6:	4633      	movge	r3, r6
 8011ea8:	1ad2      	subs	r2, r2, r3
 8011eaa:	9200      	str	r2, [sp, #0]
 8011eac:	9a06      	ldr	r2, [sp, #24]
 8011eae:	1af6      	subs	r6, r6, r3
 8011eb0:	1ad3      	subs	r3, r2, r3
 8011eb2:	9306      	str	r3, [sp, #24]
 8011eb4:	9b08      	ldr	r3, [sp, #32]
 8011eb6:	b30b      	cbz	r3, 8011efc <_dtoa_r+0x794>
 8011eb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011eba:	2b00      	cmp	r3, #0
 8011ebc:	f000 80c6 	beq.w	801204c <_dtoa_r+0x8e4>
 8011ec0:	2c00      	cmp	r4, #0
 8011ec2:	f000 80c0 	beq.w	8012046 <_dtoa_r+0x8de>
 8011ec6:	4629      	mov	r1, r5
 8011ec8:	4622      	mov	r2, r4
 8011eca:	4648      	mov	r0, r9
 8011ecc:	f000 fcc8 	bl	8012860 <__pow5mult>
 8011ed0:	9a02      	ldr	r2, [sp, #8]
 8011ed2:	4601      	mov	r1, r0
 8011ed4:	4605      	mov	r5, r0
 8011ed6:	4648      	mov	r0, r9
 8011ed8:	f000 fc20 	bl	801271c <__multiply>
 8011edc:	9902      	ldr	r1, [sp, #8]
 8011ede:	4680      	mov	r8, r0
 8011ee0:	4648      	mov	r0, r9
 8011ee2:	f000 fb51 	bl	8012588 <_Bfree>
 8011ee6:	9b08      	ldr	r3, [sp, #32]
 8011ee8:	1b1b      	subs	r3, r3, r4
 8011eea:	9308      	str	r3, [sp, #32]
 8011eec:	f000 80b1 	beq.w	8012052 <_dtoa_r+0x8ea>
 8011ef0:	9a08      	ldr	r2, [sp, #32]
 8011ef2:	4641      	mov	r1, r8
 8011ef4:	4648      	mov	r0, r9
 8011ef6:	f000 fcb3 	bl	8012860 <__pow5mult>
 8011efa:	9002      	str	r0, [sp, #8]
 8011efc:	2101      	movs	r1, #1
 8011efe:	4648      	mov	r0, r9
 8011f00:	f000 fbf6 	bl	80126f0 <__i2b>
 8011f04:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011f06:	4604      	mov	r4, r0
 8011f08:	2b00      	cmp	r3, #0
 8011f0a:	f000 81d8 	beq.w	80122be <_dtoa_r+0xb56>
 8011f0e:	461a      	mov	r2, r3
 8011f10:	4601      	mov	r1, r0
 8011f12:	4648      	mov	r0, r9
 8011f14:	f000 fca4 	bl	8012860 <__pow5mult>
 8011f18:	9b07      	ldr	r3, [sp, #28]
 8011f1a:	2b01      	cmp	r3, #1
 8011f1c:	4604      	mov	r4, r0
 8011f1e:	f300 809f 	bgt.w	8012060 <_dtoa_r+0x8f8>
 8011f22:	9b04      	ldr	r3, [sp, #16]
 8011f24:	2b00      	cmp	r3, #0
 8011f26:	f040 8097 	bne.w	8012058 <_dtoa_r+0x8f0>
 8011f2a:	9b05      	ldr	r3, [sp, #20]
 8011f2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011f30:	2b00      	cmp	r3, #0
 8011f32:	f040 8093 	bne.w	801205c <_dtoa_r+0x8f4>
 8011f36:	9b05      	ldr	r3, [sp, #20]
 8011f38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011f3c:	0d1b      	lsrs	r3, r3, #20
 8011f3e:	051b      	lsls	r3, r3, #20
 8011f40:	b133      	cbz	r3, 8011f50 <_dtoa_r+0x7e8>
 8011f42:	9b00      	ldr	r3, [sp, #0]
 8011f44:	3301      	adds	r3, #1
 8011f46:	9300      	str	r3, [sp, #0]
 8011f48:	9b06      	ldr	r3, [sp, #24]
 8011f4a:	3301      	adds	r3, #1
 8011f4c:	9306      	str	r3, [sp, #24]
 8011f4e:	2301      	movs	r3, #1
 8011f50:	9308      	str	r3, [sp, #32]
 8011f52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011f54:	2b00      	cmp	r3, #0
 8011f56:	f000 81b8 	beq.w	80122ca <_dtoa_r+0xb62>
 8011f5a:	6923      	ldr	r3, [r4, #16]
 8011f5c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011f60:	6918      	ldr	r0, [r3, #16]
 8011f62:	f000 fb79 	bl	8012658 <__hi0bits>
 8011f66:	f1c0 0020 	rsb	r0, r0, #32
 8011f6a:	9b06      	ldr	r3, [sp, #24]
 8011f6c:	4418      	add	r0, r3
 8011f6e:	f010 001f 	ands.w	r0, r0, #31
 8011f72:	f000 8082 	beq.w	801207a <_dtoa_r+0x912>
 8011f76:	f1c0 0320 	rsb	r3, r0, #32
 8011f7a:	2b04      	cmp	r3, #4
 8011f7c:	dd73      	ble.n	8012066 <_dtoa_r+0x8fe>
 8011f7e:	9b00      	ldr	r3, [sp, #0]
 8011f80:	f1c0 001c 	rsb	r0, r0, #28
 8011f84:	4403      	add	r3, r0
 8011f86:	9300      	str	r3, [sp, #0]
 8011f88:	9b06      	ldr	r3, [sp, #24]
 8011f8a:	4403      	add	r3, r0
 8011f8c:	4406      	add	r6, r0
 8011f8e:	9306      	str	r3, [sp, #24]
 8011f90:	9b00      	ldr	r3, [sp, #0]
 8011f92:	2b00      	cmp	r3, #0
 8011f94:	dd05      	ble.n	8011fa2 <_dtoa_r+0x83a>
 8011f96:	9902      	ldr	r1, [sp, #8]
 8011f98:	461a      	mov	r2, r3
 8011f9a:	4648      	mov	r0, r9
 8011f9c:	f000 fcba 	bl	8012914 <__lshift>
 8011fa0:	9002      	str	r0, [sp, #8]
 8011fa2:	9b06      	ldr	r3, [sp, #24]
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	dd05      	ble.n	8011fb4 <_dtoa_r+0x84c>
 8011fa8:	4621      	mov	r1, r4
 8011faa:	461a      	mov	r2, r3
 8011fac:	4648      	mov	r0, r9
 8011fae:	f000 fcb1 	bl	8012914 <__lshift>
 8011fb2:	4604      	mov	r4, r0
 8011fb4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011fb6:	2b00      	cmp	r3, #0
 8011fb8:	d061      	beq.n	801207e <_dtoa_r+0x916>
 8011fba:	9802      	ldr	r0, [sp, #8]
 8011fbc:	4621      	mov	r1, r4
 8011fbe:	f000 fd15 	bl	80129ec <__mcmp>
 8011fc2:	2800      	cmp	r0, #0
 8011fc4:	da5b      	bge.n	801207e <_dtoa_r+0x916>
 8011fc6:	2300      	movs	r3, #0
 8011fc8:	9902      	ldr	r1, [sp, #8]
 8011fca:	220a      	movs	r2, #10
 8011fcc:	4648      	mov	r0, r9
 8011fce:	f000 fafd 	bl	80125cc <__multadd>
 8011fd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011fd4:	9002      	str	r0, [sp, #8]
 8011fd6:	f107 38ff 	add.w	r8, r7, #4294967295
 8011fda:	2b00      	cmp	r3, #0
 8011fdc:	f000 8177 	beq.w	80122ce <_dtoa_r+0xb66>
 8011fe0:	4629      	mov	r1, r5
 8011fe2:	2300      	movs	r3, #0
 8011fe4:	220a      	movs	r2, #10
 8011fe6:	4648      	mov	r0, r9
 8011fe8:	f000 faf0 	bl	80125cc <__multadd>
 8011fec:	f1bb 0f00 	cmp.w	fp, #0
 8011ff0:	4605      	mov	r5, r0
 8011ff2:	dc6f      	bgt.n	80120d4 <_dtoa_r+0x96c>
 8011ff4:	9b07      	ldr	r3, [sp, #28]
 8011ff6:	2b02      	cmp	r3, #2
 8011ff8:	dc49      	bgt.n	801208e <_dtoa_r+0x926>
 8011ffa:	e06b      	b.n	80120d4 <_dtoa_r+0x96c>
 8011ffc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011ffe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8012002:	e73c      	b.n	8011e7e <_dtoa_r+0x716>
 8012004:	3fe00000 	.word	0x3fe00000
 8012008:	40240000 	.word	0x40240000
 801200c:	9b03      	ldr	r3, [sp, #12]
 801200e:	1e5c      	subs	r4, r3, #1
 8012010:	9b08      	ldr	r3, [sp, #32]
 8012012:	42a3      	cmp	r3, r4
 8012014:	db09      	blt.n	801202a <_dtoa_r+0x8c2>
 8012016:	1b1c      	subs	r4, r3, r4
 8012018:	9b03      	ldr	r3, [sp, #12]
 801201a:	2b00      	cmp	r3, #0
 801201c:	f6bf af30 	bge.w	8011e80 <_dtoa_r+0x718>
 8012020:	9b00      	ldr	r3, [sp, #0]
 8012022:	9a03      	ldr	r2, [sp, #12]
 8012024:	1a9e      	subs	r6, r3, r2
 8012026:	2300      	movs	r3, #0
 8012028:	e72b      	b.n	8011e82 <_dtoa_r+0x71a>
 801202a:	9b08      	ldr	r3, [sp, #32]
 801202c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801202e:	9408      	str	r4, [sp, #32]
 8012030:	1ae3      	subs	r3, r4, r3
 8012032:	441a      	add	r2, r3
 8012034:	9e00      	ldr	r6, [sp, #0]
 8012036:	9b03      	ldr	r3, [sp, #12]
 8012038:	920d      	str	r2, [sp, #52]	@ 0x34
 801203a:	2400      	movs	r4, #0
 801203c:	e721      	b.n	8011e82 <_dtoa_r+0x71a>
 801203e:	9c08      	ldr	r4, [sp, #32]
 8012040:	9e00      	ldr	r6, [sp, #0]
 8012042:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8012044:	e728      	b.n	8011e98 <_dtoa_r+0x730>
 8012046:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801204a:	e751      	b.n	8011ef0 <_dtoa_r+0x788>
 801204c:	9a08      	ldr	r2, [sp, #32]
 801204e:	9902      	ldr	r1, [sp, #8]
 8012050:	e750      	b.n	8011ef4 <_dtoa_r+0x78c>
 8012052:	f8cd 8008 	str.w	r8, [sp, #8]
 8012056:	e751      	b.n	8011efc <_dtoa_r+0x794>
 8012058:	2300      	movs	r3, #0
 801205a:	e779      	b.n	8011f50 <_dtoa_r+0x7e8>
 801205c:	9b04      	ldr	r3, [sp, #16]
 801205e:	e777      	b.n	8011f50 <_dtoa_r+0x7e8>
 8012060:	2300      	movs	r3, #0
 8012062:	9308      	str	r3, [sp, #32]
 8012064:	e779      	b.n	8011f5a <_dtoa_r+0x7f2>
 8012066:	d093      	beq.n	8011f90 <_dtoa_r+0x828>
 8012068:	9a00      	ldr	r2, [sp, #0]
 801206a:	331c      	adds	r3, #28
 801206c:	441a      	add	r2, r3
 801206e:	9200      	str	r2, [sp, #0]
 8012070:	9a06      	ldr	r2, [sp, #24]
 8012072:	441a      	add	r2, r3
 8012074:	441e      	add	r6, r3
 8012076:	9206      	str	r2, [sp, #24]
 8012078:	e78a      	b.n	8011f90 <_dtoa_r+0x828>
 801207a:	4603      	mov	r3, r0
 801207c:	e7f4      	b.n	8012068 <_dtoa_r+0x900>
 801207e:	9b03      	ldr	r3, [sp, #12]
 8012080:	2b00      	cmp	r3, #0
 8012082:	46b8      	mov	r8, r7
 8012084:	dc20      	bgt.n	80120c8 <_dtoa_r+0x960>
 8012086:	469b      	mov	fp, r3
 8012088:	9b07      	ldr	r3, [sp, #28]
 801208a:	2b02      	cmp	r3, #2
 801208c:	dd1e      	ble.n	80120cc <_dtoa_r+0x964>
 801208e:	f1bb 0f00 	cmp.w	fp, #0
 8012092:	f47f adb1 	bne.w	8011bf8 <_dtoa_r+0x490>
 8012096:	4621      	mov	r1, r4
 8012098:	465b      	mov	r3, fp
 801209a:	2205      	movs	r2, #5
 801209c:	4648      	mov	r0, r9
 801209e:	f000 fa95 	bl	80125cc <__multadd>
 80120a2:	4601      	mov	r1, r0
 80120a4:	4604      	mov	r4, r0
 80120a6:	9802      	ldr	r0, [sp, #8]
 80120a8:	f000 fca0 	bl	80129ec <__mcmp>
 80120ac:	2800      	cmp	r0, #0
 80120ae:	f77f ada3 	ble.w	8011bf8 <_dtoa_r+0x490>
 80120b2:	4656      	mov	r6, sl
 80120b4:	2331      	movs	r3, #49	@ 0x31
 80120b6:	f806 3b01 	strb.w	r3, [r6], #1
 80120ba:	f108 0801 	add.w	r8, r8, #1
 80120be:	e59f      	b.n	8011c00 <_dtoa_r+0x498>
 80120c0:	9c03      	ldr	r4, [sp, #12]
 80120c2:	46b8      	mov	r8, r7
 80120c4:	4625      	mov	r5, r4
 80120c6:	e7f4      	b.n	80120b2 <_dtoa_r+0x94a>
 80120c8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80120cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	f000 8101 	beq.w	80122d6 <_dtoa_r+0xb6e>
 80120d4:	2e00      	cmp	r6, #0
 80120d6:	dd05      	ble.n	80120e4 <_dtoa_r+0x97c>
 80120d8:	4629      	mov	r1, r5
 80120da:	4632      	mov	r2, r6
 80120dc:	4648      	mov	r0, r9
 80120de:	f000 fc19 	bl	8012914 <__lshift>
 80120e2:	4605      	mov	r5, r0
 80120e4:	9b08      	ldr	r3, [sp, #32]
 80120e6:	2b00      	cmp	r3, #0
 80120e8:	d05c      	beq.n	80121a4 <_dtoa_r+0xa3c>
 80120ea:	6869      	ldr	r1, [r5, #4]
 80120ec:	4648      	mov	r0, r9
 80120ee:	f000 fa0b 	bl	8012508 <_Balloc>
 80120f2:	4606      	mov	r6, r0
 80120f4:	b928      	cbnz	r0, 8012102 <_dtoa_r+0x99a>
 80120f6:	4b82      	ldr	r3, [pc, #520]	@ (8012300 <_dtoa_r+0xb98>)
 80120f8:	4602      	mov	r2, r0
 80120fa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80120fe:	f7ff bb4a 	b.w	8011796 <_dtoa_r+0x2e>
 8012102:	692a      	ldr	r2, [r5, #16]
 8012104:	3202      	adds	r2, #2
 8012106:	0092      	lsls	r2, r2, #2
 8012108:	f105 010c 	add.w	r1, r5, #12
 801210c:	300c      	adds	r0, #12
 801210e:	f7ff fa92 	bl	8011636 <memcpy>
 8012112:	2201      	movs	r2, #1
 8012114:	4631      	mov	r1, r6
 8012116:	4648      	mov	r0, r9
 8012118:	f000 fbfc 	bl	8012914 <__lshift>
 801211c:	f10a 0301 	add.w	r3, sl, #1
 8012120:	9300      	str	r3, [sp, #0]
 8012122:	eb0a 030b 	add.w	r3, sl, fp
 8012126:	9308      	str	r3, [sp, #32]
 8012128:	9b04      	ldr	r3, [sp, #16]
 801212a:	f003 0301 	and.w	r3, r3, #1
 801212e:	462f      	mov	r7, r5
 8012130:	9306      	str	r3, [sp, #24]
 8012132:	4605      	mov	r5, r0
 8012134:	9b00      	ldr	r3, [sp, #0]
 8012136:	9802      	ldr	r0, [sp, #8]
 8012138:	4621      	mov	r1, r4
 801213a:	f103 3bff 	add.w	fp, r3, #4294967295
 801213e:	f7ff fa88 	bl	8011652 <quorem>
 8012142:	4603      	mov	r3, r0
 8012144:	3330      	adds	r3, #48	@ 0x30
 8012146:	9003      	str	r0, [sp, #12]
 8012148:	4639      	mov	r1, r7
 801214a:	9802      	ldr	r0, [sp, #8]
 801214c:	9309      	str	r3, [sp, #36]	@ 0x24
 801214e:	f000 fc4d 	bl	80129ec <__mcmp>
 8012152:	462a      	mov	r2, r5
 8012154:	9004      	str	r0, [sp, #16]
 8012156:	4621      	mov	r1, r4
 8012158:	4648      	mov	r0, r9
 801215a:	f000 fc63 	bl	8012a24 <__mdiff>
 801215e:	68c2      	ldr	r2, [r0, #12]
 8012160:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012162:	4606      	mov	r6, r0
 8012164:	bb02      	cbnz	r2, 80121a8 <_dtoa_r+0xa40>
 8012166:	4601      	mov	r1, r0
 8012168:	9802      	ldr	r0, [sp, #8]
 801216a:	f000 fc3f 	bl	80129ec <__mcmp>
 801216e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012170:	4602      	mov	r2, r0
 8012172:	4631      	mov	r1, r6
 8012174:	4648      	mov	r0, r9
 8012176:	920c      	str	r2, [sp, #48]	@ 0x30
 8012178:	9309      	str	r3, [sp, #36]	@ 0x24
 801217a:	f000 fa05 	bl	8012588 <_Bfree>
 801217e:	9b07      	ldr	r3, [sp, #28]
 8012180:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012182:	9e00      	ldr	r6, [sp, #0]
 8012184:	ea42 0103 	orr.w	r1, r2, r3
 8012188:	9b06      	ldr	r3, [sp, #24]
 801218a:	4319      	orrs	r1, r3
 801218c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801218e:	d10d      	bne.n	80121ac <_dtoa_r+0xa44>
 8012190:	2b39      	cmp	r3, #57	@ 0x39
 8012192:	d027      	beq.n	80121e4 <_dtoa_r+0xa7c>
 8012194:	9a04      	ldr	r2, [sp, #16]
 8012196:	2a00      	cmp	r2, #0
 8012198:	dd01      	ble.n	801219e <_dtoa_r+0xa36>
 801219a:	9b03      	ldr	r3, [sp, #12]
 801219c:	3331      	adds	r3, #49	@ 0x31
 801219e:	f88b 3000 	strb.w	r3, [fp]
 80121a2:	e52e      	b.n	8011c02 <_dtoa_r+0x49a>
 80121a4:	4628      	mov	r0, r5
 80121a6:	e7b9      	b.n	801211c <_dtoa_r+0x9b4>
 80121a8:	2201      	movs	r2, #1
 80121aa:	e7e2      	b.n	8012172 <_dtoa_r+0xa0a>
 80121ac:	9904      	ldr	r1, [sp, #16]
 80121ae:	2900      	cmp	r1, #0
 80121b0:	db04      	blt.n	80121bc <_dtoa_r+0xa54>
 80121b2:	9807      	ldr	r0, [sp, #28]
 80121b4:	4301      	orrs	r1, r0
 80121b6:	9806      	ldr	r0, [sp, #24]
 80121b8:	4301      	orrs	r1, r0
 80121ba:	d120      	bne.n	80121fe <_dtoa_r+0xa96>
 80121bc:	2a00      	cmp	r2, #0
 80121be:	ddee      	ble.n	801219e <_dtoa_r+0xa36>
 80121c0:	9902      	ldr	r1, [sp, #8]
 80121c2:	9300      	str	r3, [sp, #0]
 80121c4:	2201      	movs	r2, #1
 80121c6:	4648      	mov	r0, r9
 80121c8:	f000 fba4 	bl	8012914 <__lshift>
 80121cc:	4621      	mov	r1, r4
 80121ce:	9002      	str	r0, [sp, #8]
 80121d0:	f000 fc0c 	bl	80129ec <__mcmp>
 80121d4:	2800      	cmp	r0, #0
 80121d6:	9b00      	ldr	r3, [sp, #0]
 80121d8:	dc02      	bgt.n	80121e0 <_dtoa_r+0xa78>
 80121da:	d1e0      	bne.n	801219e <_dtoa_r+0xa36>
 80121dc:	07da      	lsls	r2, r3, #31
 80121de:	d5de      	bpl.n	801219e <_dtoa_r+0xa36>
 80121e0:	2b39      	cmp	r3, #57	@ 0x39
 80121e2:	d1da      	bne.n	801219a <_dtoa_r+0xa32>
 80121e4:	2339      	movs	r3, #57	@ 0x39
 80121e6:	f88b 3000 	strb.w	r3, [fp]
 80121ea:	4633      	mov	r3, r6
 80121ec:	461e      	mov	r6, r3
 80121ee:	3b01      	subs	r3, #1
 80121f0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80121f4:	2a39      	cmp	r2, #57	@ 0x39
 80121f6:	d04e      	beq.n	8012296 <_dtoa_r+0xb2e>
 80121f8:	3201      	adds	r2, #1
 80121fa:	701a      	strb	r2, [r3, #0]
 80121fc:	e501      	b.n	8011c02 <_dtoa_r+0x49a>
 80121fe:	2a00      	cmp	r2, #0
 8012200:	dd03      	ble.n	801220a <_dtoa_r+0xaa2>
 8012202:	2b39      	cmp	r3, #57	@ 0x39
 8012204:	d0ee      	beq.n	80121e4 <_dtoa_r+0xa7c>
 8012206:	3301      	adds	r3, #1
 8012208:	e7c9      	b.n	801219e <_dtoa_r+0xa36>
 801220a:	9a00      	ldr	r2, [sp, #0]
 801220c:	9908      	ldr	r1, [sp, #32]
 801220e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8012212:	428a      	cmp	r2, r1
 8012214:	d028      	beq.n	8012268 <_dtoa_r+0xb00>
 8012216:	9902      	ldr	r1, [sp, #8]
 8012218:	2300      	movs	r3, #0
 801221a:	220a      	movs	r2, #10
 801221c:	4648      	mov	r0, r9
 801221e:	f000 f9d5 	bl	80125cc <__multadd>
 8012222:	42af      	cmp	r7, r5
 8012224:	9002      	str	r0, [sp, #8]
 8012226:	f04f 0300 	mov.w	r3, #0
 801222a:	f04f 020a 	mov.w	r2, #10
 801222e:	4639      	mov	r1, r7
 8012230:	4648      	mov	r0, r9
 8012232:	d107      	bne.n	8012244 <_dtoa_r+0xadc>
 8012234:	f000 f9ca 	bl	80125cc <__multadd>
 8012238:	4607      	mov	r7, r0
 801223a:	4605      	mov	r5, r0
 801223c:	9b00      	ldr	r3, [sp, #0]
 801223e:	3301      	adds	r3, #1
 8012240:	9300      	str	r3, [sp, #0]
 8012242:	e777      	b.n	8012134 <_dtoa_r+0x9cc>
 8012244:	f000 f9c2 	bl	80125cc <__multadd>
 8012248:	4629      	mov	r1, r5
 801224a:	4607      	mov	r7, r0
 801224c:	2300      	movs	r3, #0
 801224e:	220a      	movs	r2, #10
 8012250:	4648      	mov	r0, r9
 8012252:	f000 f9bb 	bl	80125cc <__multadd>
 8012256:	4605      	mov	r5, r0
 8012258:	e7f0      	b.n	801223c <_dtoa_r+0xad4>
 801225a:	f1bb 0f00 	cmp.w	fp, #0
 801225e:	bfcc      	ite	gt
 8012260:	465e      	movgt	r6, fp
 8012262:	2601      	movle	r6, #1
 8012264:	4456      	add	r6, sl
 8012266:	2700      	movs	r7, #0
 8012268:	9902      	ldr	r1, [sp, #8]
 801226a:	9300      	str	r3, [sp, #0]
 801226c:	2201      	movs	r2, #1
 801226e:	4648      	mov	r0, r9
 8012270:	f000 fb50 	bl	8012914 <__lshift>
 8012274:	4621      	mov	r1, r4
 8012276:	9002      	str	r0, [sp, #8]
 8012278:	f000 fbb8 	bl	80129ec <__mcmp>
 801227c:	2800      	cmp	r0, #0
 801227e:	dcb4      	bgt.n	80121ea <_dtoa_r+0xa82>
 8012280:	d102      	bne.n	8012288 <_dtoa_r+0xb20>
 8012282:	9b00      	ldr	r3, [sp, #0]
 8012284:	07db      	lsls	r3, r3, #31
 8012286:	d4b0      	bmi.n	80121ea <_dtoa_r+0xa82>
 8012288:	4633      	mov	r3, r6
 801228a:	461e      	mov	r6, r3
 801228c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012290:	2a30      	cmp	r2, #48	@ 0x30
 8012292:	d0fa      	beq.n	801228a <_dtoa_r+0xb22>
 8012294:	e4b5      	b.n	8011c02 <_dtoa_r+0x49a>
 8012296:	459a      	cmp	sl, r3
 8012298:	d1a8      	bne.n	80121ec <_dtoa_r+0xa84>
 801229a:	2331      	movs	r3, #49	@ 0x31
 801229c:	f108 0801 	add.w	r8, r8, #1
 80122a0:	f88a 3000 	strb.w	r3, [sl]
 80122a4:	e4ad      	b.n	8011c02 <_dtoa_r+0x49a>
 80122a6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80122a8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8012304 <_dtoa_r+0xb9c>
 80122ac:	b11b      	cbz	r3, 80122b6 <_dtoa_r+0xb4e>
 80122ae:	f10a 0308 	add.w	r3, sl, #8
 80122b2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80122b4:	6013      	str	r3, [r2, #0]
 80122b6:	4650      	mov	r0, sl
 80122b8:	b017      	add	sp, #92	@ 0x5c
 80122ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80122be:	9b07      	ldr	r3, [sp, #28]
 80122c0:	2b01      	cmp	r3, #1
 80122c2:	f77f ae2e 	ble.w	8011f22 <_dtoa_r+0x7ba>
 80122c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80122c8:	9308      	str	r3, [sp, #32]
 80122ca:	2001      	movs	r0, #1
 80122cc:	e64d      	b.n	8011f6a <_dtoa_r+0x802>
 80122ce:	f1bb 0f00 	cmp.w	fp, #0
 80122d2:	f77f aed9 	ble.w	8012088 <_dtoa_r+0x920>
 80122d6:	4656      	mov	r6, sl
 80122d8:	9802      	ldr	r0, [sp, #8]
 80122da:	4621      	mov	r1, r4
 80122dc:	f7ff f9b9 	bl	8011652 <quorem>
 80122e0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80122e4:	f806 3b01 	strb.w	r3, [r6], #1
 80122e8:	eba6 020a 	sub.w	r2, r6, sl
 80122ec:	4593      	cmp	fp, r2
 80122ee:	ddb4      	ble.n	801225a <_dtoa_r+0xaf2>
 80122f0:	9902      	ldr	r1, [sp, #8]
 80122f2:	2300      	movs	r3, #0
 80122f4:	220a      	movs	r2, #10
 80122f6:	4648      	mov	r0, r9
 80122f8:	f000 f968 	bl	80125cc <__multadd>
 80122fc:	9002      	str	r0, [sp, #8]
 80122fe:	e7eb      	b.n	80122d8 <_dtoa_r+0xb70>
 8012300:	08015440 	.word	0x08015440
 8012304:	080153c4 	.word	0x080153c4

08012308 <_free_r>:
 8012308:	b538      	push	{r3, r4, r5, lr}
 801230a:	4605      	mov	r5, r0
 801230c:	2900      	cmp	r1, #0
 801230e:	d041      	beq.n	8012394 <_free_r+0x8c>
 8012310:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012314:	1f0c      	subs	r4, r1, #4
 8012316:	2b00      	cmp	r3, #0
 8012318:	bfb8      	it	lt
 801231a:	18e4      	addlt	r4, r4, r3
 801231c:	f000 f8e8 	bl	80124f0 <__malloc_lock>
 8012320:	4a1d      	ldr	r2, [pc, #116]	@ (8012398 <_free_r+0x90>)
 8012322:	6813      	ldr	r3, [r2, #0]
 8012324:	b933      	cbnz	r3, 8012334 <_free_r+0x2c>
 8012326:	6063      	str	r3, [r4, #4]
 8012328:	6014      	str	r4, [r2, #0]
 801232a:	4628      	mov	r0, r5
 801232c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012330:	f000 b8e4 	b.w	80124fc <__malloc_unlock>
 8012334:	42a3      	cmp	r3, r4
 8012336:	d908      	bls.n	801234a <_free_r+0x42>
 8012338:	6820      	ldr	r0, [r4, #0]
 801233a:	1821      	adds	r1, r4, r0
 801233c:	428b      	cmp	r3, r1
 801233e:	bf01      	itttt	eq
 8012340:	6819      	ldreq	r1, [r3, #0]
 8012342:	685b      	ldreq	r3, [r3, #4]
 8012344:	1809      	addeq	r1, r1, r0
 8012346:	6021      	streq	r1, [r4, #0]
 8012348:	e7ed      	b.n	8012326 <_free_r+0x1e>
 801234a:	461a      	mov	r2, r3
 801234c:	685b      	ldr	r3, [r3, #4]
 801234e:	b10b      	cbz	r3, 8012354 <_free_r+0x4c>
 8012350:	42a3      	cmp	r3, r4
 8012352:	d9fa      	bls.n	801234a <_free_r+0x42>
 8012354:	6811      	ldr	r1, [r2, #0]
 8012356:	1850      	adds	r0, r2, r1
 8012358:	42a0      	cmp	r0, r4
 801235a:	d10b      	bne.n	8012374 <_free_r+0x6c>
 801235c:	6820      	ldr	r0, [r4, #0]
 801235e:	4401      	add	r1, r0
 8012360:	1850      	adds	r0, r2, r1
 8012362:	4283      	cmp	r3, r0
 8012364:	6011      	str	r1, [r2, #0]
 8012366:	d1e0      	bne.n	801232a <_free_r+0x22>
 8012368:	6818      	ldr	r0, [r3, #0]
 801236a:	685b      	ldr	r3, [r3, #4]
 801236c:	6053      	str	r3, [r2, #4]
 801236e:	4408      	add	r0, r1
 8012370:	6010      	str	r0, [r2, #0]
 8012372:	e7da      	b.n	801232a <_free_r+0x22>
 8012374:	d902      	bls.n	801237c <_free_r+0x74>
 8012376:	230c      	movs	r3, #12
 8012378:	602b      	str	r3, [r5, #0]
 801237a:	e7d6      	b.n	801232a <_free_r+0x22>
 801237c:	6820      	ldr	r0, [r4, #0]
 801237e:	1821      	adds	r1, r4, r0
 8012380:	428b      	cmp	r3, r1
 8012382:	bf04      	itt	eq
 8012384:	6819      	ldreq	r1, [r3, #0]
 8012386:	685b      	ldreq	r3, [r3, #4]
 8012388:	6063      	str	r3, [r4, #4]
 801238a:	bf04      	itt	eq
 801238c:	1809      	addeq	r1, r1, r0
 801238e:	6021      	streq	r1, [r4, #0]
 8012390:	6054      	str	r4, [r2, #4]
 8012392:	e7ca      	b.n	801232a <_free_r+0x22>
 8012394:	bd38      	pop	{r3, r4, r5, pc}
 8012396:	bf00      	nop
 8012398:	20003a00 	.word	0x20003a00

0801239c <malloc>:
 801239c:	4b02      	ldr	r3, [pc, #8]	@ (80123a8 <malloc+0xc>)
 801239e:	4601      	mov	r1, r0
 80123a0:	6818      	ldr	r0, [r3, #0]
 80123a2:	f000 b825 	b.w	80123f0 <_malloc_r>
 80123a6:	bf00      	nop
 80123a8:	200001ac 	.word	0x200001ac

080123ac <sbrk_aligned>:
 80123ac:	b570      	push	{r4, r5, r6, lr}
 80123ae:	4e0f      	ldr	r6, [pc, #60]	@ (80123ec <sbrk_aligned+0x40>)
 80123b0:	460c      	mov	r4, r1
 80123b2:	6831      	ldr	r1, [r6, #0]
 80123b4:	4605      	mov	r5, r0
 80123b6:	b911      	cbnz	r1, 80123be <sbrk_aligned+0x12>
 80123b8:	f000 fe24 	bl	8013004 <_sbrk_r>
 80123bc:	6030      	str	r0, [r6, #0]
 80123be:	4621      	mov	r1, r4
 80123c0:	4628      	mov	r0, r5
 80123c2:	f000 fe1f 	bl	8013004 <_sbrk_r>
 80123c6:	1c43      	adds	r3, r0, #1
 80123c8:	d103      	bne.n	80123d2 <sbrk_aligned+0x26>
 80123ca:	f04f 34ff 	mov.w	r4, #4294967295
 80123ce:	4620      	mov	r0, r4
 80123d0:	bd70      	pop	{r4, r5, r6, pc}
 80123d2:	1cc4      	adds	r4, r0, #3
 80123d4:	f024 0403 	bic.w	r4, r4, #3
 80123d8:	42a0      	cmp	r0, r4
 80123da:	d0f8      	beq.n	80123ce <sbrk_aligned+0x22>
 80123dc:	1a21      	subs	r1, r4, r0
 80123de:	4628      	mov	r0, r5
 80123e0:	f000 fe10 	bl	8013004 <_sbrk_r>
 80123e4:	3001      	adds	r0, #1
 80123e6:	d1f2      	bne.n	80123ce <sbrk_aligned+0x22>
 80123e8:	e7ef      	b.n	80123ca <sbrk_aligned+0x1e>
 80123ea:	bf00      	nop
 80123ec:	200039fc 	.word	0x200039fc

080123f0 <_malloc_r>:
 80123f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80123f4:	1ccd      	adds	r5, r1, #3
 80123f6:	f025 0503 	bic.w	r5, r5, #3
 80123fa:	3508      	adds	r5, #8
 80123fc:	2d0c      	cmp	r5, #12
 80123fe:	bf38      	it	cc
 8012400:	250c      	movcc	r5, #12
 8012402:	2d00      	cmp	r5, #0
 8012404:	4606      	mov	r6, r0
 8012406:	db01      	blt.n	801240c <_malloc_r+0x1c>
 8012408:	42a9      	cmp	r1, r5
 801240a:	d904      	bls.n	8012416 <_malloc_r+0x26>
 801240c:	230c      	movs	r3, #12
 801240e:	6033      	str	r3, [r6, #0]
 8012410:	2000      	movs	r0, #0
 8012412:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012416:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80124ec <_malloc_r+0xfc>
 801241a:	f000 f869 	bl	80124f0 <__malloc_lock>
 801241e:	f8d8 3000 	ldr.w	r3, [r8]
 8012422:	461c      	mov	r4, r3
 8012424:	bb44      	cbnz	r4, 8012478 <_malloc_r+0x88>
 8012426:	4629      	mov	r1, r5
 8012428:	4630      	mov	r0, r6
 801242a:	f7ff ffbf 	bl	80123ac <sbrk_aligned>
 801242e:	1c43      	adds	r3, r0, #1
 8012430:	4604      	mov	r4, r0
 8012432:	d158      	bne.n	80124e6 <_malloc_r+0xf6>
 8012434:	f8d8 4000 	ldr.w	r4, [r8]
 8012438:	4627      	mov	r7, r4
 801243a:	2f00      	cmp	r7, #0
 801243c:	d143      	bne.n	80124c6 <_malloc_r+0xd6>
 801243e:	2c00      	cmp	r4, #0
 8012440:	d04b      	beq.n	80124da <_malloc_r+0xea>
 8012442:	6823      	ldr	r3, [r4, #0]
 8012444:	4639      	mov	r1, r7
 8012446:	4630      	mov	r0, r6
 8012448:	eb04 0903 	add.w	r9, r4, r3
 801244c:	f000 fdda 	bl	8013004 <_sbrk_r>
 8012450:	4581      	cmp	r9, r0
 8012452:	d142      	bne.n	80124da <_malloc_r+0xea>
 8012454:	6821      	ldr	r1, [r4, #0]
 8012456:	1a6d      	subs	r5, r5, r1
 8012458:	4629      	mov	r1, r5
 801245a:	4630      	mov	r0, r6
 801245c:	f7ff ffa6 	bl	80123ac <sbrk_aligned>
 8012460:	3001      	adds	r0, #1
 8012462:	d03a      	beq.n	80124da <_malloc_r+0xea>
 8012464:	6823      	ldr	r3, [r4, #0]
 8012466:	442b      	add	r3, r5
 8012468:	6023      	str	r3, [r4, #0]
 801246a:	f8d8 3000 	ldr.w	r3, [r8]
 801246e:	685a      	ldr	r2, [r3, #4]
 8012470:	bb62      	cbnz	r2, 80124cc <_malloc_r+0xdc>
 8012472:	f8c8 7000 	str.w	r7, [r8]
 8012476:	e00f      	b.n	8012498 <_malloc_r+0xa8>
 8012478:	6822      	ldr	r2, [r4, #0]
 801247a:	1b52      	subs	r2, r2, r5
 801247c:	d420      	bmi.n	80124c0 <_malloc_r+0xd0>
 801247e:	2a0b      	cmp	r2, #11
 8012480:	d917      	bls.n	80124b2 <_malloc_r+0xc2>
 8012482:	1961      	adds	r1, r4, r5
 8012484:	42a3      	cmp	r3, r4
 8012486:	6025      	str	r5, [r4, #0]
 8012488:	bf18      	it	ne
 801248a:	6059      	strne	r1, [r3, #4]
 801248c:	6863      	ldr	r3, [r4, #4]
 801248e:	bf08      	it	eq
 8012490:	f8c8 1000 	streq.w	r1, [r8]
 8012494:	5162      	str	r2, [r4, r5]
 8012496:	604b      	str	r3, [r1, #4]
 8012498:	4630      	mov	r0, r6
 801249a:	f000 f82f 	bl	80124fc <__malloc_unlock>
 801249e:	f104 000b 	add.w	r0, r4, #11
 80124a2:	1d23      	adds	r3, r4, #4
 80124a4:	f020 0007 	bic.w	r0, r0, #7
 80124a8:	1ac2      	subs	r2, r0, r3
 80124aa:	bf1c      	itt	ne
 80124ac:	1a1b      	subne	r3, r3, r0
 80124ae:	50a3      	strne	r3, [r4, r2]
 80124b0:	e7af      	b.n	8012412 <_malloc_r+0x22>
 80124b2:	6862      	ldr	r2, [r4, #4]
 80124b4:	42a3      	cmp	r3, r4
 80124b6:	bf0c      	ite	eq
 80124b8:	f8c8 2000 	streq.w	r2, [r8]
 80124bc:	605a      	strne	r2, [r3, #4]
 80124be:	e7eb      	b.n	8012498 <_malloc_r+0xa8>
 80124c0:	4623      	mov	r3, r4
 80124c2:	6864      	ldr	r4, [r4, #4]
 80124c4:	e7ae      	b.n	8012424 <_malloc_r+0x34>
 80124c6:	463c      	mov	r4, r7
 80124c8:	687f      	ldr	r7, [r7, #4]
 80124ca:	e7b6      	b.n	801243a <_malloc_r+0x4a>
 80124cc:	461a      	mov	r2, r3
 80124ce:	685b      	ldr	r3, [r3, #4]
 80124d0:	42a3      	cmp	r3, r4
 80124d2:	d1fb      	bne.n	80124cc <_malloc_r+0xdc>
 80124d4:	2300      	movs	r3, #0
 80124d6:	6053      	str	r3, [r2, #4]
 80124d8:	e7de      	b.n	8012498 <_malloc_r+0xa8>
 80124da:	230c      	movs	r3, #12
 80124dc:	6033      	str	r3, [r6, #0]
 80124de:	4630      	mov	r0, r6
 80124e0:	f000 f80c 	bl	80124fc <__malloc_unlock>
 80124e4:	e794      	b.n	8012410 <_malloc_r+0x20>
 80124e6:	6005      	str	r5, [r0, #0]
 80124e8:	e7d6      	b.n	8012498 <_malloc_r+0xa8>
 80124ea:	bf00      	nop
 80124ec:	20003a00 	.word	0x20003a00

080124f0 <__malloc_lock>:
 80124f0:	4801      	ldr	r0, [pc, #4]	@ (80124f8 <__malloc_lock+0x8>)
 80124f2:	f7ff b89e 	b.w	8011632 <__retarget_lock_acquire_recursive>
 80124f6:	bf00      	nop
 80124f8:	200039f8 	.word	0x200039f8

080124fc <__malloc_unlock>:
 80124fc:	4801      	ldr	r0, [pc, #4]	@ (8012504 <__malloc_unlock+0x8>)
 80124fe:	f7ff b899 	b.w	8011634 <__retarget_lock_release_recursive>
 8012502:	bf00      	nop
 8012504:	200039f8 	.word	0x200039f8

08012508 <_Balloc>:
 8012508:	b570      	push	{r4, r5, r6, lr}
 801250a:	69c6      	ldr	r6, [r0, #28]
 801250c:	4604      	mov	r4, r0
 801250e:	460d      	mov	r5, r1
 8012510:	b976      	cbnz	r6, 8012530 <_Balloc+0x28>
 8012512:	2010      	movs	r0, #16
 8012514:	f7ff ff42 	bl	801239c <malloc>
 8012518:	4602      	mov	r2, r0
 801251a:	61e0      	str	r0, [r4, #28]
 801251c:	b920      	cbnz	r0, 8012528 <_Balloc+0x20>
 801251e:	4b18      	ldr	r3, [pc, #96]	@ (8012580 <_Balloc+0x78>)
 8012520:	4818      	ldr	r0, [pc, #96]	@ (8012584 <_Balloc+0x7c>)
 8012522:	216b      	movs	r1, #107	@ 0x6b
 8012524:	f000 fd7e 	bl	8013024 <__assert_func>
 8012528:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801252c:	6006      	str	r6, [r0, #0]
 801252e:	60c6      	str	r6, [r0, #12]
 8012530:	69e6      	ldr	r6, [r4, #28]
 8012532:	68f3      	ldr	r3, [r6, #12]
 8012534:	b183      	cbz	r3, 8012558 <_Balloc+0x50>
 8012536:	69e3      	ldr	r3, [r4, #28]
 8012538:	68db      	ldr	r3, [r3, #12]
 801253a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801253e:	b9b8      	cbnz	r0, 8012570 <_Balloc+0x68>
 8012540:	2101      	movs	r1, #1
 8012542:	fa01 f605 	lsl.w	r6, r1, r5
 8012546:	1d72      	adds	r2, r6, #5
 8012548:	0092      	lsls	r2, r2, #2
 801254a:	4620      	mov	r0, r4
 801254c:	f000 fd88 	bl	8013060 <_calloc_r>
 8012550:	b160      	cbz	r0, 801256c <_Balloc+0x64>
 8012552:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012556:	e00e      	b.n	8012576 <_Balloc+0x6e>
 8012558:	2221      	movs	r2, #33	@ 0x21
 801255a:	2104      	movs	r1, #4
 801255c:	4620      	mov	r0, r4
 801255e:	f000 fd7f 	bl	8013060 <_calloc_r>
 8012562:	69e3      	ldr	r3, [r4, #28]
 8012564:	60f0      	str	r0, [r6, #12]
 8012566:	68db      	ldr	r3, [r3, #12]
 8012568:	2b00      	cmp	r3, #0
 801256a:	d1e4      	bne.n	8012536 <_Balloc+0x2e>
 801256c:	2000      	movs	r0, #0
 801256e:	bd70      	pop	{r4, r5, r6, pc}
 8012570:	6802      	ldr	r2, [r0, #0]
 8012572:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012576:	2300      	movs	r3, #0
 8012578:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801257c:	e7f7      	b.n	801256e <_Balloc+0x66>
 801257e:	bf00      	nop
 8012580:	080153d1 	.word	0x080153d1
 8012584:	08015451 	.word	0x08015451

08012588 <_Bfree>:
 8012588:	b570      	push	{r4, r5, r6, lr}
 801258a:	69c6      	ldr	r6, [r0, #28]
 801258c:	4605      	mov	r5, r0
 801258e:	460c      	mov	r4, r1
 8012590:	b976      	cbnz	r6, 80125b0 <_Bfree+0x28>
 8012592:	2010      	movs	r0, #16
 8012594:	f7ff ff02 	bl	801239c <malloc>
 8012598:	4602      	mov	r2, r0
 801259a:	61e8      	str	r0, [r5, #28]
 801259c:	b920      	cbnz	r0, 80125a8 <_Bfree+0x20>
 801259e:	4b09      	ldr	r3, [pc, #36]	@ (80125c4 <_Bfree+0x3c>)
 80125a0:	4809      	ldr	r0, [pc, #36]	@ (80125c8 <_Bfree+0x40>)
 80125a2:	218f      	movs	r1, #143	@ 0x8f
 80125a4:	f000 fd3e 	bl	8013024 <__assert_func>
 80125a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80125ac:	6006      	str	r6, [r0, #0]
 80125ae:	60c6      	str	r6, [r0, #12]
 80125b0:	b13c      	cbz	r4, 80125c2 <_Bfree+0x3a>
 80125b2:	69eb      	ldr	r3, [r5, #28]
 80125b4:	6862      	ldr	r2, [r4, #4]
 80125b6:	68db      	ldr	r3, [r3, #12]
 80125b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80125bc:	6021      	str	r1, [r4, #0]
 80125be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80125c2:	bd70      	pop	{r4, r5, r6, pc}
 80125c4:	080153d1 	.word	0x080153d1
 80125c8:	08015451 	.word	0x08015451

080125cc <__multadd>:
 80125cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80125d0:	690d      	ldr	r5, [r1, #16]
 80125d2:	4607      	mov	r7, r0
 80125d4:	460c      	mov	r4, r1
 80125d6:	461e      	mov	r6, r3
 80125d8:	f101 0c14 	add.w	ip, r1, #20
 80125dc:	2000      	movs	r0, #0
 80125de:	f8dc 3000 	ldr.w	r3, [ip]
 80125e2:	b299      	uxth	r1, r3
 80125e4:	fb02 6101 	mla	r1, r2, r1, r6
 80125e8:	0c1e      	lsrs	r6, r3, #16
 80125ea:	0c0b      	lsrs	r3, r1, #16
 80125ec:	fb02 3306 	mla	r3, r2, r6, r3
 80125f0:	b289      	uxth	r1, r1
 80125f2:	3001      	adds	r0, #1
 80125f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80125f8:	4285      	cmp	r5, r0
 80125fa:	f84c 1b04 	str.w	r1, [ip], #4
 80125fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012602:	dcec      	bgt.n	80125de <__multadd+0x12>
 8012604:	b30e      	cbz	r6, 801264a <__multadd+0x7e>
 8012606:	68a3      	ldr	r3, [r4, #8]
 8012608:	42ab      	cmp	r3, r5
 801260a:	dc19      	bgt.n	8012640 <__multadd+0x74>
 801260c:	6861      	ldr	r1, [r4, #4]
 801260e:	4638      	mov	r0, r7
 8012610:	3101      	adds	r1, #1
 8012612:	f7ff ff79 	bl	8012508 <_Balloc>
 8012616:	4680      	mov	r8, r0
 8012618:	b928      	cbnz	r0, 8012626 <__multadd+0x5a>
 801261a:	4602      	mov	r2, r0
 801261c:	4b0c      	ldr	r3, [pc, #48]	@ (8012650 <__multadd+0x84>)
 801261e:	480d      	ldr	r0, [pc, #52]	@ (8012654 <__multadd+0x88>)
 8012620:	21ba      	movs	r1, #186	@ 0xba
 8012622:	f000 fcff 	bl	8013024 <__assert_func>
 8012626:	6922      	ldr	r2, [r4, #16]
 8012628:	3202      	adds	r2, #2
 801262a:	f104 010c 	add.w	r1, r4, #12
 801262e:	0092      	lsls	r2, r2, #2
 8012630:	300c      	adds	r0, #12
 8012632:	f7ff f800 	bl	8011636 <memcpy>
 8012636:	4621      	mov	r1, r4
 8012638:	4638      	mov	r0, r7
 801263a:	f7ff ffa5 	bl	8012588 <_Bfree>
 801263e:	4644      	mov	r4, r8
 8012640:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012644:	3501      	adds	r5, #1
 8012646:	615e      	str	r6, [r3, #20]
 8012648:	6125      	str	r5, [r4, #16]
 801264a:	4620      	mov	r0, r4
 801264c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012650:	08015440 	.word	0x08015440
 8012654:	08015451 	.word	0x08015451

08012658 <__hi0bits>:
 8012658:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801265c:	4603      	mov	r3, r0
 801265e:	bf36      	itet	cc
 8012660:	0403      	lslcc	r3, r0, #16
 8012662:	2000      	movcs	r0, #0
 8012664:	2010      	movcc	r0, #16
 8012666:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801266a:	bf3c      	itt	cc
 801266c:	021b      	lslcc	r3, r3, #8
 801266e:	3008      	addcc	r0, #8
 8012670:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012674:	bf3c      	itt	cc
 8012676:	011b      	lslcc	r3, r3, #4
 8012678:	3004      	addcc	r0, #4
 801267a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801267e:	bf3c      	itt	cc
 8012680:	009b      	lslcc	r3, r3, #2
 8012682:	3002      	addcc	r0, #2
 8012684:	2b00      	cmp	r3, #0
 8012686:	db05      	blt.n	8012694 <__hi0bits+0x3c>
 8012688:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801268c:	f100 0001 	add.w	r0, r0, #1
 8012690:	bf08      	it	eq
 8012692:	2020      	moveq	r0, #32
 8012694:	4770      	bx	lr

08012696 <__lo0bits>:
 8012696:	6803      	ldr	r3, [r0, #0]
 8012698:	4602      	mov	r2, r0
 801269a:	f013 0007 	ands.w	r0, r3, #7
 801269e:	d00b      	beq.n	80126b8 <__lo0bits+0x22>
 80126a0:	07d9      	lsls	r1, r3, #31
 80126a2:	d421      	bmi.n	80126e8 <__lo0bits+0x52>
 80126a4:	0798      	lsls	r0, r3, #30
 80126a6:	bf49      	itett	mi
 80126a8:	085b      	lsrmi	r3, r3, #1
 80126aa:	089b      	lsrpl	r3, r3, #2
 80126ac:	2001      	movmi	r0, #1
 80126ae:	6013      	strmi	r3, [r2, #0]
 80126b0:	bf5c      	itt	pl
 80126b2:	6013      	strpl	r3, [r2, #0]
 80126b4:	2002      	movpl	r0, #2
 80126b6:	4770      	bx	lr
 80126b8:	b299      	uxth	r1, r3
 80126ba:	b909      	cbnz	r1, 80126c0 <__lo0bits+0x2a>
 80126bc:	0c1b      	lsrs	r3, r3, #16
 80126be:	2010      	movs	r0, #16
 80126c0:	b2d9      	uxtb	r1, r3
 80126c2:	b909      	cbnz	r1, 80126c8 <__lo0bits+0x32>
 80126c4:	3008      	adds	r0, #8
 80126c6:	0a1b      	lsrs	r3, r3, #8
 80126c8:	0719      	lsls	r1, r3, #28
 80126ca:	bf04      	itt	eq
 80126cc:	091b      	lsreq	r3, r3, #4
 80126ce:	3004      	addeq	r0, #4
 80126d0:	0799      	lsls	r1, r3, #30
 80126d2:	bf04      	itt	eq
 80126d4:	089b      	lsreq	r3, r3, #2
 80126d6:	3002      	addeq	r0, #2
 80126d8:	07d9      	lsls	r1, r3, #31
 80126da:	d403      	bmi.n	80126e4 <__lo0bits+0x4e>
 80126dc:	085b      	lsrs	r3, r3, #1
 80126de:	f100 0001 	add.w	r0, r0, #1
 80126e2:	d003      	beq.n	80126ec <__lo0bits+0x56>
 80126e4:	6013      	str	r3, [r2, #0]
 80126e6:	4770      	bx	lr
 80126e8:	2000      	movs	r0, #0
 80126ea:	4770      	bx	lr
 80126ec:	2020      	movs	r0, #32
 80126ee:	4770      	bx	lr

080126f0 <__i2b>:
 80126f0:	b510      	push	{r4, lr}
 80126f2:	460c      	mov	r4, r1
 80126f4:	2101      	movs	r1, #1
 80126f6:	f7ff ff07 	bl	8012508 <_Balloc>
 80126fa:	4602      	mov	r2, r0
 80126fc:	b928      	cbnz	r0, 801270a <__i2b+0x1a>
 80126fe:	4b05      	ldr	r3, [pc, #20]	@ (8012714 <__i2b+0x24>)
 8012700:	4805      	ldr	r0, [pc, #20]	@ (8012718 <__i2b+0x28>)
 8012702:	f240 1145 	movw	r1, #325	@ 0x145
 8012706:	f000 fc8d 	bl	8013024 <__assert_func>
 801270a:	2301      	movs	r3, #1
 801270c:	6144      	str	r4, [r0, #20]
 801270e:	6103      	str	r3, [r0, #16]
 8012710:	bd10      	pop	{r4, pc}
 8012712:	bf00      	nop
 8012714:	08015440 	.word	0x08015440
 8012718:	08015451 	.word	0x08015451

0801271c <__multiply>:
 801271c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012720:	4617      	mov	r7, r2
 8012722:	690a      	ldr	r2, [r1, #16]
 8012724:	693b      	ldr	r3, [r7, #16]
 8012726:	429a      	cmp	r2, r3
 8012728:	bfa8      	it	ge
 801272a:	463b      	movge	r3, r7
 801272c:	4689      	mov	r9, r1
 801272e:	bfa4      	itt	ge
 8012730:	460f      	movge	r7, r1
 8012732:	4699      	movge	r9, r3
 8012734:	693d      	ldr	r5, [r7, #16]
 8012736:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801273a:	68bb      	ldr	r3, [r7, #8]
 801273c:	6879      	ldr	r1, [r7, #4]
 801273e:	eb05 060a 	add.w	r6, r5, sl
 8012742:	42b3      	cmp	r3, r6
 8012744:	b085      	sub	sp, #20
 8012746:	bfb8      	it	lt
 8012748:	3101      	addlt	r1, #1
 801274a:	f7ff fedd 	bl	8012508 <_Balloc>
 801274e:	b930      	cbnz	r0, 801275e <__multiply+0x42>
 8012750:	4602      	mov	r2, r0
 8012752:	4b41      	ldr	r3, [pc, #260]	@ (8012858 <__multiply+0x13c>)
 8012754:	4841      	ldr	r0, [pc, #260]	@ (801285c <__multiply+0x140>)
 8012756:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801275a:	f000 fc63 	bl	8013024 <__assert_func>
 801275e:	f100 0414 	add.w	r4, r0, #20
 8012762:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8012766:	4623      	mov	r3, r4
 8012768:	2200      	movs	r2, #0
 801276a:	4573      	cmp	r3, lr
 801276c:	d320      	bcc.n	80127b0 <__multiply+0x94>
 801276e:	f107 0814 	add.w	r8, r7, #20
 8012772:	f109 0114 	add.w	r1, r9, #20
 8012776:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801277a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801277e:	9302      	str	r3, [sp, #8]
 8012780:	1beb      	subs	r3, r5, r7
 8012782:	3b15      	subs	r3, #21
 8012784:	f023 0303 	bic.w	r3, r3, #3
 8012788:	3304      	adds	r3, #4
 801278a:	3715      	adds	r7, #21
 801278c:	42bd      	cmp	r5, r7
 801278e:	bf38      	it	cc
 8012790:	2304      	movcc	r3, #4
 8012792:	9301      	str	r3, [sp, #4]
 8012794:	9b02      	ldr	r3, [sp, #8]
 8012796:	9103      	str	r1, [sp, #12]
 8012798:	428b      	cmp	r3, r1
 801279a:	d80c      	bhi.n	80127b6 <__multiply+0x9a>
 801279c:	2e00      	cmp	r6, #0
 801279e:	dd03      	ble.n	80127a8 <__multiply+0x8c>
 80127a0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80127a4:	2b00      	cmp	r3, #0
 80127a6:	d055      	beq.n	8012854 <__multiply+0x138>
 80127a8:	6106      	str	r6, [r0, #16]
 80127aa:	b005      	add	sp, #20
 80127ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80127b0:	f843 2b04 	str.w	r2, [r3], #4
 80127b4:	e7d9      	b.n	801276a <__multiply+0x4e>
 80127b6:	f8b1 a000 	ldrh.w	sl, [r1]
 80127ba:	f1ba 0f00 	cmp.w	sl, #0
 80127be:	d01f      	beq.n	8012800 <__multiply+0xe4>
 80127c0:	46c4      	mov	ip, r8
 80127c2:	46a1      	mov	r9, r4
 80127c4:	2700      	movs	r7, #0
 80127c6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80127ca:	f8d9 3000 	ldr.w	r3, [r9]
 80127ce:	fa1f fb82 	uxth.w	fp, r2
 80127d2:	b29b      	uxth	r3, r3
 80127d4:	fb0a 330b 	mla	r3, sl, fp, r3
 80127d8:	443b      	add	r3, r7
 80127da:	f8d9 7000 	ldr.w	r7, [r9]
 80127de:	0c12      	lsrs	r2, r2, #16
 80127e0:	0c3f      	lsrs	r7, r7, #16
 80127e2:	fb0a 7202 	mla	r2, sl, r2, r7
 80127e6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80127ea:	b29b      	uxth	r3, r3
 80127ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80127f0:	4565      	cmp	r5, ip
 80127f2:	f849 3b04 	str.w	r3, [r9], #4
 80127f6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80127fa:	d8e4      	bhi.n	80127c6 <__multiply+0xaa>
 80127fc:	9b01      	ldr	r3, [sp, #4]
 80127fe:	50e7      	str	r7, [r4, r3]
 8012800:	9b03      	ldr	r3, [sp, #12]
 8012802:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8012806:	3104      	adds	r1, #4
 8012808:	f1b9 0f00 	cmp.w	r9, #0
 801280c:	d020      	beq.n	8012850 <__multiply+0x134>
 801280e:	6823      	ldr	r3, [r4, #0]
 8012810:	4647      	mov	r7, r8
 8012812:	46a4      	mov	ip, r4
 8012814:	f04f 0a00 	mov.w	sl, #0
 8012818:	f8b7 b000 	ldrh.w	fp, [r7]
 801281c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8012820:	fb09 220b 	mla	r2, r9, fp, r2
 8012824:	4452      	add	r2, sl
 8012826:	b29b      	uxth	r3, r3
 8012828:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801282c:	f84c 3b04 	str.w	r3, [ip], #4
 8012830:	f857 3b04 	ldr.w	r3, [r7], #4
 8012834:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012838:	f8bc 3000 	ldrh.w	r3, [ip]
 801283c:	fb09 330a 	mla	r3, r9, sl, r3
 8012840:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8012844:	42bd      	cmp	r5, r7
 8012846:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801284a:	d8e5      	bhi.n	8012818 <__multiply+0xfc>
 801284c:	9a01      	ldr	r2, [sp, #4]
 801284e:	50a3      	str	r3, [r4, r2]
 8012850:	3404      	adds	r4, #4
 8012852:	e79f      	b.n	8012794 <__multiply+0x78>
 8012854:	3e01      	subs	r6, #1
 8012856:	e7a1      	b.n	801279c <__multiply+0x80>
 8012858:	08015440 	.word	0x08015440
 801285c:	08015451 	.word	0x08015451

08012860 <__pow5mult>:
 8012860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012864:	4615      	mov	r5, r2
 8012866:	f012 0203 	ands.w	r2, r2, #3
 801286a:	4607      	mov	r7, r0
 801286c:	460e      	mov	r6, r1
 801286e:	d007      	beq.n	8012880 <__pow5mult+0x20>
 8012870:	4c25      	ldr	r4, [pc, #148]	@ (8012908 <__pow5mult+0xa8>)
 8012872:	3a01      	subs	r2, #1
 8012874:	2300      	movs	r3, #0
 8012876:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801287a:	f7ff fea7 	bl	80125cc <__multadd>
 801287e:	4606      	mov	r6, r0
 8012880:	10ad      	asrs	r5, r5, #2
 8012882:	d03d      	beq.n	8012900 <__pow5mult+0xa0>
 8012884:	69fc      	ldr	r4, [r7, #28]
 8012886:	b97c      	cbnz	r4, 80128a8 <__pow5mult+0x48>
 8012888:	2010      	movs	r0, #16
 801288a:	f7ff fd87 	bl	801239c <malloc>
 801288e:	4602      	mov	r2, r0
 8012890:	61f8      	str	r0, [r7, #28]
 8012892:	b928      	cbnz	r0, 80128a0 <__pow5mult+0x40>
 8012894:	4b1d      	ldr	r3, [pc, #116]	@ (801290c <__pow5mult+0xac>)
 8012896:	481e      	ldr	r0, [pc, #120]	@ (8012910 <__pow5mult+0xb0>)
 8012898:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801289c:	f000 fbc2 	bl	8013024 <__assert_func>
 80128a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80128a4:	6004      	str	r4, [r0, #0]
 80128a6:	60c4      	str	r4, [r0, #12]
 80128a8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80128ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80128b0:	b94c      	cbnz	r4, 80128c6 <__pow5mult+0x66>
 80128b2:	f240 2171 	movw	r1, #625	@ 0x271
 80128b6:	4638      	mov	r0, r7
 80128b8:	f7ff ff1a 	bl	80126f0 <__i2b>
 80128bc:	2300      	movs	r3, #0
 80128be:	f8c8 0008 	str.w	r0, [r8, #8]
 80128c2:	4604      	mov	r4, r0
 80128c4:	6003      	str	r3, [r0, #0]
 80128c6:	f04f 0900 	mov.w	r9, #0
 80128ca:	07eb      	lsls	r3, r5, #31
 80128cc:	d50a      	bpl.n	80128e4 <__pow5mult+0x84>
 80128ce:	4631      	mov	r1, r6
 80128d0:	4622      	mov	r2, r4
 80128d2:	4638      	mov	r0, r7
 80128d4:	f7ff ff22 	bl	801271c <__multiply>
 80128d8:	4631      	mov	r1, r6
 80128da:	4680      	mov	r8, r0
 80128dc:	4638      	mov	r0, r7
 80128de:	f7ff fe53 	bl	8012588 <_Bfree>
 80128e2:	4646      	mov	r6, r8
 80128e4:	106d      	asrs	r5, r5, #1
 80128e6:	d00b      	beq.n	8012900 <__pow5mult+0xa0>
 80128e8:	6820      	ldr	r0, [r4, #0]
 80128ea:	b938      	cbnz	r0, 80128fc <__pow5mult+0x9c>
 80128ec:	4622      	mov	r2, r4
 80128ee:	4621      	mov	r1, r4
 80128f0:	4638      	mov	r0, r7
 80128f2:	f7ff ff13 	bl	801271c <__multiply>
 80128f6:	6020      	str	r0, [r4, #0]
 80128f8:	f8c0 9000 	str.w	r9, [r0]
 80128fc:	4604      	mov	r4, r0
 80128fe:	e7e4      	b.n	80128ca <__pow5mult+0x6a>
 8012900:	4630      	mov	r0, r6
 8012902:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012906:	bf00      	nop
 8012908:	08015504 	.word	0x08015504
 801290c:	080153d1 	.word	0x080153d1
 8012910:	08015451 	.word	0x08015451

08012914 <__lshift>:
 8012914:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012918:	460c      	mov	r4, r1
 801291a:	6849      	ldr	r1, [r1, #4]
 801291c:	6923      	ldr	r3, [r4, #16]
 801291e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012922:	68a3      	ldr	r3, [r4, #8]
 8012924:	4607      	mov	r7, r0
 8012926:	4691      	mov	r9, r2
 8012928:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801292c:	f108 0601 	add.w	r6, r8, #1
 8012930:	42b3      	cmp	r3, r6
 8012932:	db0b      	blt.n	801294c <__lshift+0x38>
 8012934:	4638      	mov	r0, r7
 8012936:	f7ff fde7 	bl	8012508 <_Balloc>
 801293a:	4605      	mov	r5, r0
 801293c:	b948      	cbnz	r0, 8012952 <__lshift+0x3e>
 801293e:	4602      	mov	r2, r0
 8012940:	4b28      	ldr	r3, [pc, #160]	@ (80129e4 <__lshift+0xd0>)
 8012942:	4829      	ldr	r0, [pc, #164]	@ (80129e8 <__lshift+0xd4>)
 8012944:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8012948:	f000 fb6c 	bl	8013024 <__assert_func>
 801294c:	3101      	adds	r1, #1
 801294e:	005b      	lsls	r3, r3, #1
 8012950:	e7ee      	b.n	8012930 <__lshift+0x1c>
 8012952:	2300      	movs	r3, #0
 8012954:	f100 0114 	add.w	r1, r0, #20
 8012958:	f100 0210 	add.w	r2, r0, #16
 801295c:	4618      	mov	r0, r3
 801295e:	4553      	cmp	r3, sl
 8012960:	db33      	blt.n	80129ca <__lshift+0xb6>
 8012962:	6920      	ldr	r0, [r4, #16]
 8012964:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012968:	f104 0314 	add.w	r3, r4, #20
 801296c:	f019 091f 	ands.w	r9, r9, #31
 8012970:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012974:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012978:	d02b      	beq.n	80129d2 <__lshift+0xbe>
 801297a:	f1c9 0e20 	rsb	lr, r9, #32
 801297e:	468a      	mov	sl, r1
 8012980:	2200      	movs	r2, #0
 8012982:	6818      	ldr	r0, [r3, #0]
 8012984:	fa00 f009 	lsl.w	r0, r0, r9
 8012988:	4310      	orrs	r0, r2
 801298a:	f84a 0b04 	str.w	r0, [sl], #4
 801298e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012992:	459c      	cmp	ip, r3
 8012994:	fa22 f20e 	lsr.w	r2, r2, lr
 8012998:	d8f3      	bhi.n	8012982 <__lshift+0x6e>
 801299a:	ebac 0304 	sub.w	r3, ip, r4
 801299e:	3b15      	subs	r3, #21
 80129a0:	f023 0303 	bic.w	r3, r3, #3
 80129a4:	3304      	adds	r3, #4
 80129a6:	f104 0015 	add.w	r0, r4, #21
 80129aa:	4560      	cmp	r0, ip
 80129ac:	bf88      	it	hi
 80129ae:	2304      	movhi	r3, #4
 80129b0:	50ca      	str	r2, [r1, r3]
 80129b2:	b10a      	cbz	r2, 80129b8 <__lshift+0xa4>
 80129b4:	f108 0602 	add.w	r6, r8, #2
 80129b8:	3e01      	subs	r6, #1
 80129ba:	4638      	mov	r0, r7
 80129bc:	612e      	str	r6, [r5, #16]
 80129be:	4621      	mov	r1, r4
 80129c0:	f7ff fde2 	bl	8012588 <_Bfree>
 80129c4:	4628      	mov	r0, r5
 80129c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80129ca:	f842 0f04 	str.w	r0, [r2, #4]!
 80129ce:	3301      	adds	r3, #1
 80129d0:	e7c5      	b.n	801295e <__lshift+0x4a>
 80129d2:	3904      	subs	r1, #4
 80129d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80129d8:	f841 2f04 	str.w	r2, [r1, #4]!
 80129dc:	459c      	cmp	ip, r3
 80129de:	d8f9      	bhi.n	80129d4 <__lshift+0xc0>
 80129e0:	e7ea      	b.n	80129b8 <__lshift+0xa4>
 80129e2:	bf00      	nop
 80129e4:	08015440 	.word	0x08015440
 80129e8:	08015451 	.word	0x08015451

080129ec <__mcmp>:
 80129ec:	690a      	ldr	r2, [r1, #16]
 80129ee:	4603      	mov	r3, r0
 80129f0:	6900      	ldr	r0, [r0, #16]
 80129f2:	1a80      	subs	r0, r0, r2
 80129f4:	b530      	push	{r4, r5, lr}
 80129f6:	d10e      	bne.n	8012a16 <__mcmp+0x2a>
 80129f8:	3314      	adds	r3, #20
 80129fa:	3114      	adds	r1, #20
 80129fc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012a00:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8012a04:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012a08:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012a0c:	4295      	cmp	r5, r2
 8012a0e:	d003      	beq.n	8012a18 <__mcmp+0x2c>
 8012a10:	d205      	bcs.n	8012a1e <__mcmp+0x32>
 8012a12:	f04f 30ff 	mov.w	r0, #4294967295
 8012a16:	bd30      	pop	{r4, r5, pc}
 8012a18:	42a3      	cmp	r3, r4
 8012a1a:	d3f3      	bcc.n	8012a04 <__mcmp+0x18>
 8012a1c:	e7fb      	b.n	8012a16 <__mcmp+0x2a>
 8012a1e:	2001      	movs	r0, #1
 8012a20:	e7f9      	b.n	8012a16 <__mcmp+0x2a>
	...

08012a24 <__mdiff>:
 8012a24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a28:	4689      	mov	r9, r1
 8012a2a:	4606      	mov	r6, r0
 8012a2c:	4611      	mov	r1, r2
 8012a2e:	4648      	mov	r0, r9
 8012a30:	4614      	mov	r4, r2
 8012a32:	f7ff ffdb 	bl	80129ec <__mcmp>
 8012a36:	1e05      	subs	r5, r0, #0
 8012a38:	d112      	bne.n	8012a60 <__mdiff+0x3c>
 8012a3a:	4629      	mov	r1, r5
 8012a3c:	4630      	mov	r0, r6
 8012a3e:	f7ff fd63 	bl	8012508 <_Balloc>
 8012a42:	4602      	mov	r2, r0
 8012a44:	b928      	cbnz	r0, 8012a52 <__mdiff+0x2e>
 8012a46:	4b3f      	ldr	r3, [pc, #252]	@ (8012b44 <__mdiff+0x120>)
 8012a48:	f240 2137 	movw	r1, #567	@ 0x237
 8012a4c:	483e      	ldr	r0, [pc, #248]	@ (8012b48 <__mdiff+0x124>)
 8012a4e:	f000 fae9 	bl	8013024 <__assert_func>
 8012a52:	2301      	movs	r3, #1
 8012a54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012a58:	4610      	mov	r0, r2
 8012a5a:	b003      	add	sp, #12
 8012a5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a60:	bfbc      	itt	lt
 8012a62:	464b      	movlt	r3, r9
 8012a64:	46a1      	movlt	r9, r4
 8012a66:	4630      	mov	r0, r6
 8012a68:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012a6c:	bfba      	itte	lt
 8012a6e:	461c      	movlt	r4, r3
 8012a70:	2501      	movlt	r5, #1
 8012a72:	2500      	movge	r5, #0
 8012a74:	f7ff fd48 	bl	8012508 <_Balloc>
 8012a78:	4602      	mov	r2, r0
 8012a7a:	b918      	cbnz	r0, 8012a84 <__mdiff+0x60>
 8012a7c:	4b31      	ldr	r3, [pc, #196]	@ (8012b44 <__mdiff+0x120>)
 8012a7e:	f240 2145 	movw	r1, #581	@ 0x245
 8012a82:	e7e3      	b.n	8012a4c <__mdiff+0x28>
 8012a84:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8012a88:	6926      	ldr	r6, [r4, #16]
 8012a8a:	60c5      	str	r5, [r0, #12]
 8012a8c:	f109 0310 	add.w	r3, r9, #16
 8012a90:	f109 0514 	add.w	r5, r9, #20
 8012a94:	f104 0e14 	add.w	lr, r4, #20
 8012a98:	f100 0b14 	add.w	fp, r0, #20
 8012a9c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8012aa0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8012aa4:	9301      	str	r3, [sp, #4]
 8012aa6:	46d9      	mov	r9, fp
 8012aa8:	f04f 0c00 	mov.w	ip, #0
 8012aac:	9b01      	ldr	r3, [sp, #4]
 8012aae:	f85e 0b04 	ldr.w	r0, [lr], #4
 8012ab2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8012ab6:	9301      	str	r3, [sp, #4]
 8012ab8:	fa1f f38a 	uxth.w	r3, sl
 8012abc:	4619      	mov	r1, r3
 8012abe:	b283      	uxth	r3, r0
 8012ac0:	1acb      	subs	r3, r1, r3
 8012ac2:	0c00      	lsrs	r0, r0, #16
 8012ac4:	4463      	add	r3, ip
 8012ac6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8012aca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8012ace:	b29b      	uxth	r3, r3
 8012ad0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012ad4:	4576      	cmp	r6, lr
 8012ad6:	f849 3b04 	str.w	r3, [r9], #4
 8012ada:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012ade:	d8e5      	bhi.n	8012aac <__mdiff+0x88>
 8012ae0:	1b33      	subs	r3, r6, r4
 8012ae2:	3b15      	subs	r3, #21
 8012ae4:	f023 0303 	bic.w	r3, r3, #3
 8012ae8:	3415      	adds	r4, #21
 8012aea:	3304      	adds	r3, #4
 8012aec:	42a6      	cmp	r6, r4
 8012aee:	bf38      	it	cc
 8012af0:	2304      	movcc	r3, #4
 8012af2:	441d      	add	r5, r3
 8012af4:	445b      	add	r3, fp
 8012af6:	461e      	mov	r6, r3
 8012af8:	462c      	mov	r4, r5
 8012afa:	4544      	cmp	r4, r8
 8012afc:	d30e      	bcc.n	8012b1c <__mdiff+0xf8>
 8012afe:	f108 0103 	add.w	r1, r8, #3
 8012b02:	1b49      	subs	r1, r1, r5
 8012b04:	f021 0103 	bic.w	r1, r1, #3
 8012b08:	3d03      	subs	r5, #3
 8012b0a:	45a8      	cmp	r8, r5
 8012b0c:	bf38      	it	cc
 8012b0e:	2100      	movcc	r1, #0
 8012b10:	440b      	add	r3, r1
 8012b12:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012b16:	b191      	cbz	r1, 8012b3e <__mdiff+0x11a>
 8012b18:	6117      	str	r7, [r2, #16]
 8012b1a:	e79d      	b.n	8012a58 <__mdiff+0x34>
 8012b1c:	f854 1b04 	ldr.w	r1, [r4], #4
 8012b20:	46e6      	mov	lr, ip
 8012b22:	0c08      	lsrs	r0, r1, #16
 8012b24:	fa1c fc81 	uxtah	ip, ip, r1
 8012b28:	4471      	add	r1, lr
 8012b2a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012b2e:	b289      	uxth	r1, r1
 8012b30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012b34:	f846 1b04 	str.w	r1, [r6], #4
 8012b38:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012b3c:	e7dd      	b.n	8012afa <__mdiff+0xd6>
 8012b3e:	3f01      	subs	r7, #1
 8012b40:	e7e7      	b.n	8012b12 <__mdiff+0xee>
 8012b42:	bf00      	nop
 8012b44:	08015440 	.word	0x08015440
 8012b48:	08015451 	.word	0x08015451

08012b4c <__d2b>:
 8012b4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012b50:	460f      	mov	r7, r1
 8012b52:	2101      	movs	r1, #1
 8012b54:	ec59 8b10 	vmov	r8, r9, d0
 8012b58:	4616      	mov	r6, r2
 8012b5a:	f7ff fcd5 	bl	8012508 <_Balloc>
 8012b5e:	4604      	mov	r4, r0
 8012b60:	b930      	cbnz	r0, 8012b70 <__d2b+0x24>
 8012b62:	4602      	mov	r2, r0
 8012b64:	4b23      	ldr	r3, [pc, #140]	@ (8012bf4 <__d2b+0xa8>)
 8012b66:	4824      	ldr	r0, [pc, #144]	@ (8012bf8 <__d2b+0xac>)
 8012b68:	f240 310f 	movw	r1, #783	@ 0x30f
 8012b6c:	f000 fa5a 	bl	8013024 <__assert_func>
 8012b70:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012b74:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012b78:	b10d      	cbz	r5, 8012b7e <__d2b+0x32>
 8012b7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012b7e:	9301      	str	r3, [sp, #4]
 8012b80:	f1b8 0300 	subs.w	r3, r8, #0
 8012b84:	d023      	beq.n	8012bce <__d2b+0x82>
 8012b86:	4668      	mov	r0, sp
 8012b88:	9300      	str	r3, [sp, #0]
 8012b8a:	f7ff fd84 	bl	8012696 <__lo0bits>
 8012b8e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012b92:	b1d0      	cbz	r0, 8012bca <__d2b+0x7e>
 8012b94:	f1c0 0320 	rsb	r3, r0, #32
 8012b98:	fa02 f303 	lsl.w	r3, r2, r3
 8012b9c:	430b      	orrs	r3, r1
 8012b9e:	40c2      	lsrs	r2, r0
 8012ba0:	6163      	str	r3, [r4, #20]
 8012ba2:	9201      	str	r2, [sp, #4]
 8012ba4:	9b01      	ldr	r3, [sp, #4]
 8012ba6:	61a3      	str	r3, [r4, #24]
 8012ba8:	2b00      	cmp	r3, #0
 8012baa:	bf0c      	ite	eq
 8012bac:	2201      	moveq	r2, #1
 8012bae:	2202      	movne	r2, #2
 8012bb0:	6122      	str	r2, [r4, #16]
 8012bb2:	b1a5      	cbz	r5, 8012bde <__d2b+0x92>
 8012bb4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012bb8:	4405      	add	r5, r0
 8012bba:	603d      	str	r5, [r7, #0]
 8012bbc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8012bc0:	6030      	str	r0, [r6, #0]
 8012bc2:	4620      	mov	r0, r4
 8012bc4:	b003      	add	sp, #12
 8012bc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012bca:	6161      	str	r1, [r4, #20]
 8012bcc:	e7ea      	b.n	8012ba4 <__d2b+0x58>
 8012bce:	a801      	add	r0, sp, #4
 8012bd0:	f7ff fd61 	bl	8012696 <__lo0bits>
 8012bd4:	9b01      	ldr	r3, [sp, #4]
 8012bd6:	6163      	str	r3, [r4, #20]
 8012bd8:	3020      	adds	r0, #32
 8012bda:	2201      	movs	r2, #1
 8012bdc:	e7e8      	b.n	8012bb0 <__d2b+0x64>
 8012bde:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012be2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012be6:	6038      	str	r0, [r7, #0]
 8012be8:	6918      	ldr	r0, [r3, #16]
 8012bea:	f7ff fd35 	bl	8012658 <__hi0bits>
 8012bee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012bf2:	e7e5      	b.n	8012bc0 <__d2b+0x74>
 8012bf4:	08015440 	.word	0x08015440
 8012bf8:	08015451 	.word	0x08015451

08012bfc <__ssputs_r>:
 8012bfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012c00:	688e      	ldr	r6, [r1, #8]
 8012c02:	461f      	mov	r7, r3
 8012c04:	42be      	cmp	r6, r7
 8012c06:	680b      	ldr	r3, [r1, #0]
 8012c08:	4682      	mov	sl, r0
 8012c0a:	460c      	mov	r4, r1
 8012c0c:	4690      	mov	r8, r2
 8012c0e:	d82d      	bhi.n	8012c6c <__ssputs_r+0x70>
 8012c10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012c14:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012c18:	d026      	beq.n	8012c68 <__ssputs_r+0x6c>
 8012c1a:	6965      	ldr	r5, [r4, #20]
 8012c1c:	6909      	ldr	r1, [r1, #16]
 8012c1e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012c22:	eba3 0901 	sub.w	r9, r3, r1
 8012c26:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012c2a:	1c7b      	adds	r3, r7, #1
 8012c2c:	444b      	add	r3, r9
 8012c2e:	106d      	asrs	r5, r5, #1
 8012c30:	429d      	cmp	r5, r3
 8012c32:	bf38      	it	cc
 8012c34:	461d      	movcc	r5, r3
 8012c36:	0553      	lsls	r3, r2, #21
 8012c38:	d527      	bpl.n	8012c8a <__ssputs_r+0x8e>
 8012c3a:	4629      	mov	r1, r5
 8012c3c:	f7ff fbd8 	bl	80123f0 <_malloc_r>
 8012c40:	4606      	mov	r6, r0
 8012c42:	b360      	cbz	r0, 8012c9e <__ssputs_r+0xa2>
 8012c44:	6921      	ldr	r1, [r4, #16]
 8012c46:	464a      	mov	r2, r9
 8012c48:	f7fe fcf5 	bl	8011636 <memcpy>
 8012c4c:	89a3      	ldrh	r3, [r4, #12]
 8012c4e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012c52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012c56:	81a3      	strh	r3, [r4, #12]
 8012c58:	6126      	str	r6, [r4, #16]
 8012c5a:	6165      	str	r5, [r4, #20]
 8012c5c:	444e      	add	r6, r9
 8012c5e:	eba5 0509 	sub.w	r5, r5, r9
 8012c62:	6026      	str	r6, [r4, #0]
 8012c64:	60a5      	str	r5, [r4, #8]
 8012c66:	463e      	mov	r6, r7
 8012c68:	42be      	cmp	r6, r7
 8012c6a:	d900      	bls.n	8012c6e <__ssputs_r+0x72>
 8012c6c:	463e      	mov	r6, r7
 8012c6e:	6820      	ldr	r0, [r4, #0]
 8012c70:	4632      	mov	r2, r6
 8012c72:	4641      	mov	r1, r8
 8012c74:	f7fe fc45 	bl	8011502 <memmove>
 8012c78:	68a3      	ldr	r3, [r4, #8]
 8012c7a:	1b9b      	subs	r3, r3, r6
 8012c7c:	60a3      	str	r3, [r4, #8]
 8012c7e:	6823      	ldr	r3, [r4, #0]
 8012c80:	4433      	add	r3, r6
 8012c82:	6023      	str	r3, [r4, #0]
 8012c84:	2000      	movs	r0, #0
 8012c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012c8a:	462a      	mov	r2, r5
 8012c8c:	f000 fa0e 	bl	80130ac <_realloc_r>
 8012c90:	4606      	mov	r6, r0
 8012c92:	2800      	cmp	r0, #0
 8012c94:	d1e0      	bne.n	8012c58 <__ssputs_r+0x5c>
 8012c96:	6921      	ldr	r1, [r4, #16]
 8012c98:	4650      	mov	r0, sl
 8012c9a:	f7ff fb35 	bl	8012308 <_free_r>
 8012c9e:	230c      	movs	r3, #12
 8012ca0:	f8ca 3000 	str.w	r3, [sl]
 8012ca4:	89a3      	ldrh	r3, [r4, #12]
 8012ca6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012caa:	81a3      	strh	r3, [r4, #12]
 8012cac:	f04f 30ff 	mov.w	r0, #4294967295
 8012cb0:	e7e9      	b.n	8012c86 <__ssputs_r+0x8a>
	...

08012cb4 <_svfiprintf_r>:
 8012cb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012cb8:	4698      	mov	r8, r3
 8012cba:	898b      	ldrh	r3, [r1, #12]
 8012cbc:	061b      	lsls	r3, r3, #24
 8012cbe:	b09d      	sub	sp, #116	@ 0x74
 8012cc0:	4607      	mov	r7, r0
 8012cc2:	460d      	mov	r5, r1
 8012cc4:	4614      	mov	r4, r2
 8012cc6:	d510      	bpl.n	8012cea <_svfiprintf_r+0x36>
 8012cc8:	690b      	ldr	r3, [r1, #16]
 8012cca:	b973      	cbnz	r3, 8012cea <_svfiprintf_r+0x36>
 8012ccc:	2140      	movs	r1, #64	@ 0x40
 8012cce:	f7ff fb8f 	bl	80123f0 <_malloc_r>
 8012cd2:	6028      	str	r0, [r5, #0]
 8012cd4:	6128      	str	r0, [r5, #16]
 8012cd6:	b930      	cbnz	r0, 8012ce6 <_svfiprintf_r+0x32>
 8012cd8:	230c      	movs	r3, #12
 8012cda:	603b      	str	r3, [r7, #0]
 8012cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8012ce0:	b01d      	add	sp, #116	@ 0x74
 8012ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ce6:	2340      	movs	r3, #64	@ 0x40
 8012ce8:	616b      	str	r3, [r5, #20]
 8012cea:	2300      	movs	r3, #0
 8012cec:	9309      	str	r3, [sp, #36]	@ 0x24
 8012cee:	2320      	movs	r3, #32
 8012cf0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012cf4:	f8cd 800c 	str.w	r8, [sp, #12]
 8012cf8:	2330      	movs	r3, #48	@ 0x30
 8012cfa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012e98 <_svfiprintf_r+0x1e4>
 8012cfe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012d02:	f04f 0901 	mov.w	r9, #1
 8012d06:	4623      	mov	r3, r4
 8012d08:	469a      	mov	sl, r3
 8012d0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012d0e:	b10a      	cbz	r2, 8012d14 <_svfiprintf_r+0x60>
 8012d10:	2a25      	cmp	r2, #37	@ 0x25
 8012d12:	d1f9      	bne.n	8012d08 <_svfiprintf_r+0x54>
 8012d14:	ebba 0b04 	subs.w	fp, sl, r4
 8012d18:	d00b      	beq.n	8012d32 <_svfiprintf_r+0x7e>
 8012d1a:	465b      	mov	r3, fp
 8012d1c:	4622      	mov	r2, r4
 8012d1e:	4629      	mov	r1, r5
 8012d20:	4638      	mov	r0, r7
 8012d22:	f7ff ff6b 	bl	8012bfc <__ssputs_r>
 8012d26:	3001      	adds	r0, #1
 8012d28:	f000 80a7 	beq.w	8012e7a <_svfiprintf_r+0x1c6>
 8012d2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012d2e:	445a      	add	r2, fp
 8012d30:	9209      	str	r2, [sp, #36]	@ 0x24
 8012d32:	f89a 3000 	ldrb.w	r3, [sl]
 8012d36:	2b00      	cmp	r3, #0
 8012d38:	f000 809f 	beq.w	8012e7a <_svfiprintf_r+0x1c6>
 8012d3c:	2300      	movs	r3, #0
 8012d3e:	f04f 32ff 	mov.w	r2, #4294967295
 8012d42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012d46:	f10a 0a01 	add.w	sl, sl, #1
 8012d4a:	9304      	str	r3, [sp, #16]
 8012d4c:	9307      	str	r3, [sp, #28]
 8012d4e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012d52:	931a      	str	r3, [sp, #104]	@ 0x68
 8012d54:	4654      	mov	r4, sl
 8012d56:	2205      	movs	r2, #5
 8012d58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012d5c:	484e      	ldr	r0, [pc, #312]	@ (8012e98 <_svfiprintf_r+0x1e4>)
 8012d5e:	f7ed fa5f 	bl	8000220 <memchr>
 8012d62:	9a04      	ldr	r2, [sp, #16]
 8012d64:	b9d8      	cbnz	r0, 8012d9e <_svfiprintf_r+0xea>
 8012d66:	06d0      	lsls	r0, r2, #27
 8012d68:	bf44      	itt	mi
 8012d6a:	2320      	movmi	r3, #32
 8012d6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012d70:	0711      	lsls	r1, r2, #28
 8012d72:	bf44      	itt	mi
 8012d74:	232b      	movmi	r3, #43	@ 0x2b
 8012d76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012d7a:	f89a 3000 	ldrb.w	r3, [sl]
 8012d7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8012d80:	d015      	beq.n	8012dae <_svfiprintf_r+0xfa>
 8012d82:	9a07      	ldr	r2, [sp, #28]
 8012d84:	4654      	mov	r4, sl
 8012d86:	2000      	movs	r0, #0
 8012d88:	f04f 0c0a 	mov.w	ip, #10
 8012d8c:	4621      	mov	r1, r4
 8012d8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012d92:	3b30      	subs	r3, #48	@ 0x30
 8012d94:	2b09      	cmp	r3, #9
 8012d96:	d94b      	bls.n	8012e30 <_svfiprintf_r+0x17c>
 8012d98:	b1b0      	cbz	r0, 8012dc8 <_svfiprintf_r+0x114>
 8012d9a:	9207      	str	r2, [sp, #28]
 8012d9c:	e014      	b.n	8012dc8 <_svfiprintf_r+0x114>
 8012d9e:	eba0 0308 	sub.w	r3, r0, r8
 8012da2:	fa09 f303 	lsl.w	r3, r9, r3
 8012da6:	4313      	orrs	r3, r2
 8012da8:	9304      	str	r3, [sp, #16]
 8012daa:	46a2      	mov	sl, r4
 8012dac:	e7d2      	b.n	8012d54 <_svfiprintf_r+0xa0>
 8012dae:	9b03      	ldr	r3, [sp, #12]
 8012db0:	1d19      	adds	r1, r3, #4
 8012db2:	681b      	ldr	r3, [r3, #0]
 8012db4:	9103      	str	r1, [sp, #12]
 8012db6:	2b00      	cmp	r3, #0
 8012db8:	bfbb      	ittet	lt
 8012dba:	425b      	neglt	r3, r3
 8012dbc:	f042 0202 	orrlt.w	r2, r2, #2
 8012dc0:	9307      	strge	r3, [sp, #28]
 8012dc2:	9307      	strlt	r3, [sp, #28]
 8012dc4:	bfb8      	it	lt
 8012dc6:	9204      	strlt	r2, [sp, #16]
 8012dc8:	7823      	ldrb	r3, [r4, #0]
 8012dca:	2b2e      	cmp	r3, #46	@ 0x2e
 8012dcc:	d10a      	bne.n	8012de4 <_svfiprintf_r+0x130>
 8012dce:	7863      	ldrb	r3, [r4, #1]
 8012dd0:	2b2a      	cmp	r3, #42	@ 0x2a
 8012dd2:	d132      	bne.n	8012e3a <_svfiprintf_r+0x186>
 8012dd4:	9b03      	ldr	r3, [sp, #12]
 8012dd6:	1d1a      	adds	r2, r3, #4
 8012dd8:	681b      	ldr	r3, [r3, #0]
 8012dda:	9203      	str	r2, [sp, #12]
 8012ddc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012de0:	3402      	adds	r4, #2
 8012de2:	9305      	str	r3, [sp, #20]
 8012de4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012ea8 <_svfiprintf_r+0x1f4>
 8012de8:	7821      	ldrb	r1, [r4, #0]
 8012dea:	2203      	movs	r2, #3
 8012dec:	4650      	mov	r0, sl
 8012dee:	f7ed fa17 	bl	8000220 <memchr>
 8012df2:	b138      	cbz	r0, 8012e04 <_svfiprintf_r+0x150>
 8012df4:	9b04      	ldr	r3, [sp, #16]
 8012df6:	eba0 000a 	sub.w	r0, r0, sl
 8012dfa:	2240      	movs	r2, #64	@ 0x40
 8012dfc:	4082      	lsls	r2, r0
 8012dfe:	4313      	orrs	r3, r2
 8012e00:	3401      	adds	r4, #1
 8012e02:	9304      	str	r3, [sp, #16]
 8012e04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012e08:	4824      	ldr	r0, [pc, #144]	@ (8012e9c <_svfiprintf_r+0x1e8>)
 8012e0a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012e0e:	2206      	movs	r2, #6
 8012e10:	f7ed fa06 	bl	8000220 <memchr>
 8012e14:	2800      	cmp	r0, #0
 8012e16:	d036      	beq.n	8012e86 <_svfiprintf_r+0x1d2>
 8012e18:	4b21      	ldr	r3, [pc, #132]	@ (8012ea0 <_svfiprintf_r+0x1ec>)
 8012e1a:	bb1b      	cbnz	r3, 8012e64 <_svfiprintf_r+0x1b0>
 8012e1c:	9b03      	ldr	r3, [sp, #12]
 8012e1e:	3307      	adds	r3, #7
 8012e20:	f023 0307 	bic.w	r3, r3, #7
 8012e24:	3308      	adds	r3, #8
 8012e26:	9303      	str	r3, [sp, #12]
 8012e28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012e2a:	4433      	add	r3, r6
 8012e2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8012e2e:	e76a      	b.n	8012d06 <_svfiprintf_r+0x52>
 8012e30:	fb0c 3202 	mla	r2, ip, r2, r3
 8012e34:	460c      	mov	r4, r1
 8012e36:	2001      	movs	r0, #1
 8012e38:	e7a8      	b.n	8012d8c <_svfiprintf_r+0xd8>
 8012e3a:	2300      	movs	r3, #0
 8012e3c:	3401      	adds	r4, #1
 8012e3e:	9305      	str	r3, [sp, #20]
 8012e40:	4619      	mov	r1, r3
 8012e42:	f04f 0c0a 	mov.w	ip, #10
 8012e46:	4620      	mov	r0, r4
 8012e48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012e4c:	3a30      	subs	r2, #48	@ 0x30
 8012e4e:	2a09      	cmp	r2, #9
 8012e50:	d903      	bls.n	8012e5a <_svfiprintf_r+0x1a6>
 8012e52:	2b00      	cmp	r3, #0
 8012e54:	d0c6      	beq.n	8012de4 <_svfiprintf_r+0x130>
 8012e56:	9105      	str	r1, [sp, #20]
 8012e58:	e7c4      	b.n	8012de4 <_svfiprintf_r+0x130>
 8012e5a:	fb0c 2101 	mla	r1, ip, r1, r2
 8012e5e:	4604      	mov	r4, r0
 8012e60:	2301      	movs	r3, #1
 8012e62:	e7f0      	b.n	8012e46 <_svfiprintf_r+0x192>
 8012e64:	ab03      	add	r3, sp, #12
 8012e66:	9300      	str	r3, [sp, #0]
 8012e68:	462a      	mov	r2, r5
 8012e6a:	4b0e      	ldr	r3, [pc, #56]	@ (8012ea4 <_svfiprintf_r+0x1f0>)
 8012e6c:	a904      	add	r1, sp, #16
 8012e6e:	4638      	mov	r0, r7
 8012e70:	f7fd fe34 	bl	8010adc <_printf_float>
 8012e74:	1c42      	adds	r2, r0, #1
 8012e76:	4606      	mov	r6, r0
 8012e78:	d1d6      	bne.n	8012e28 <_svfiprintf_r+0x174>
 8012e7a:	89ab      	ldrh	r3, [r5, #12]
 8012e7c:	065b      	lsls	r3, r3, #25
 8012e7e:	f53f af2d 	bmi.w	8012cdc <_svfiprintf_r+0x28>
 8012e82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012e84:	e72c      	b.n	8012ce0 <_svfiprintf_r+0x2c>
 8012e86:	ab03      	add	r3, sp, #12
 8012e88:	9300      	str	r3, [sp, #0]
 8012e8a:	462a      	mov	r2, r5
 8012e8c:	4b05      	ldr	r3, [pc, #20]	@ (8012ea4 <_svfiprintf_r+0x1f0>)
 8012e8e:	a904      	add	r1, sp, #16
 8012e90:	4638      	mov	r0, r7
 8012e92:	f7fe f8bb 	bl	801100c <_printf_i>
 8012e96:	e7ed      	b.n	8012e74 <_svfiprintf_r+0x1c0>
 8012e98:	080154aa 	.word	0x080154aa
 8012e9c:	080154b4 	.word	0x080154b4
 8012ea0:	08010add 	.word	0x08010add
 8012ea4:	08012bfd 	.word	0x08012bfd
 8012ea8:	080154b0 	.word	0x080154b0

08012eac <__sflush_r>:
 8012eac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012eb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012eb4:	0716      	lsls	r6, r2, #28
 8012eb6:	4605      	mov	r5, r0
 8012eb8:	460c      	mov	r4, r1
 8012eba:	d454      	bmi.n	8012f66 <__sflush_r+0xba>
 8012ebc:	684b      	ldr	r3, [r1, #4]
 8012ebe:	2b00      	cmp	r3, #0
 8012ec0:	dc02      	bgt.n	8012ec8 <__sflush_r+0x1c>
 8012ec2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012ec4:	2b00      	cmp	r3, #0
 8012ec6:	dd48      	ble.n	8012f5a <__sflush_r+0xae>
 8012ec8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012eca:	2e00      	cmp	r6, #0
 8012ecc:	d045      	beq.n	8012f5a <__sflush_r+0xae>
 8012ece:	2300      	movs	r3, #0
 8012ed0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012ed4:	682f      	ldr	r7, [r5, #0]
 8012ed6:	6a21      	ldr	r1, [r4, #32]
 8012ed8:	602b      	str	r3, [r5, #0]
 8012eda:	d030      	beq.n	8012f3e <__sflush_r+0x92>
 8012edc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012ede:	89a3      	ldrh	r3, [r4, #12]
 8012ee0:	0759      	lsls	r1, r3, #29
 8012ee2:	d505      	bpl.n	8012ef0 <__sflush_r+0x44>
 8012ee4:	6863      	ldr	r3, [r4, #4]
 8012ee6:	1ad2      	subs	r2, r2, r3
 8012ee8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012eea:	b10b      	cbz	r3, 8012ef0 <__sflush_r+0x44>
 8012eec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012eee:	1ad2      	subs	r2, r2, r3
 8012ef0:	2300      	movs	r3, #0
 8012ef2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012ef4:	6a21      	ldr	r1, [r4, #32]
 8012ef6:	4628      	mov	r0, r5
 8012ef8:	47b0      	blx	r6
 8012efa:	1c43      	adds	r3, r0, #1
 8012efc:	89a3      	ldrh	r3, [r4, #12]
 8012efe:	d106      	bne.n	8012f0e <__sflush_r+0x62>
 8012f00:	6829      	ldr	r1, [r5, #0]
 8012f02:	291d      	cmp	r1, #29
 8012f04:	d82b      	bhi.n	8012f5e <__sflush_r+0xb2>
 8012f06:	4a2a      	ldr	r2, [pc, #168]	@ (8012fb0 <__sflush_r+0x104>)
 8012f08:	40ca      	lsrs	r2, r1
 8012f0a:	07d6      	lsls	r6, r2, #31
 8012f0c:	d527      	bpl.n	8012f5e <__sflush_r+0xb2>
 8012f0e:	2200      	movs	r2, #0
 8012f10:	6062      	str	r2, [r4, #4]
 8012f12:	04d9      	lsls	r1, r3, #19
 8012f14:	6922      	ldr	r2, [r4, #16]
 8012f16:	6022      	str	r2, [r4, #0]
 8012f18:	d504      	bpl.n	8012f24 <__sflush_r+0x78>
 8012f1a:	1c42      	adds	r2, r0, #1
 8012f1c:	d101      	bne.n	8012f22 <__sflush_r+0x76>
 8012f1e:	682b      	ldr	r3, [r5, #0]
 8012f20:	b903      	cbnz	r3, 8012f24 <__sflush_r+0x78>
 8012f22:	6560      	str	r0, [r4, #84]	@ 0x54
 8012f24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012f26:	602f      	str	r7, [r5, #0]
 8012f28:	b1b9      	cbz	r1, 8012f5a <__sflush_r+0xae>
 8012f2a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012f2e:	4299      	cmp	r1, r3
 8012f30:	d002      	beq.n	8012f38 <__sflush_r+0x8c>
 8012f32:	4628      	mov	r0, r5
 8012f34:	f7ff f9e8 	bl	8012308 <_free_r>
 8012f38:	2300      	movs	r3, #0
 8012f3a:	6363      	str	r3, [r4, #52]	@ 0x34
 8012f3c:	e00d      	b.n	8012f5a <__sflush_r+0xae>
 8012f3e:	2301      	movs	r3, #1
 8012f40:	4628      	mov	r0, r5
 8012f42:	47b0      	blx	r6
 8012f44:	4602      	mov	r2, r0
 8012f46:	1c50      	adds	r0, r2, #1
 8012f48:	d1c9      	bne.n	8012ede <__sflush_r+0x32>
 8012f4a:	682b      	ldr	r3, [r5, #0]
 8012f4c:	2b00      	cmp	r3, #0
 8012f4e:	d0c6      	beq.n	8012ede <__sflush_r+0x32>
 8012f50:	2b1d      	cmp	r3, #29
 8012f52:	d001      	beq.n	8012f58 <__sflush_r+0xac>
 8012f54:	2b16      	cmp	r3, #22
 8012f56:	d11e      	bne.n	8012f96 <__sflush_r+0xea>
 8012f58:	602f      	str	r7, [r5, #0]
 8012f5a:	2000      	movs	r0, #0
 8012f5c:	e022      	b.n	8012fa4 <__sflush_r+0xf8>
 8012f5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012f62:	b21b      	sxth	r3, r3
 8012f64:	e01b      	b.n	8012f9e <__sflush_r+0xf2>
 8012f66:	690f      	ldr	r7, [r1, #16]
 8012f68:	2f00      	cmp	r7, #0
 8012f6a:	d0f6      	beq.n	8012f5a <__sflush_r+0xae>
 8012f6c:	0793      	lsls	r3, r2, #30
 8012f6e:	680e      	ldr	r6, [r1, #0]
 8012f70:	bf08      	it	eq
 8012f72:	694b      	ldreq	r3, [r1, #20]
 8012f74:	600f      	str	r7, [r1, #0]
 8012f76:	bf18      	it	ne
 8012f78:	2300      	movne	r3, #0
 8012f7a:	eba6 0807 	sub.w	r8, r6, r7
 8012f7e:	608b      	str	r3, [r1, #8]
 8012f80:	f1b8 0f00 	cmp.w	r8, #0
 8012f84:	dde9      	ble.n	8012f5a <__sflush_r+0xae>
 8012f86:	6a21      	ldr	r1, [r4, #32]
 8012f88:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012f8a:	4643      	mov	r3, r8
 8012f8c:	463a      	mov	r2, r7
 8012f8e:	4628      	mov	r0, r5
 8012f90:	47b0      	blx	r6
 8012f92:	2800      	cmp	r0, #0
 8012f94:	dc08      	bgt.n	8012fa8 <__sflush_r+0xfc>
 8012f96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012f9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012f9e:	81a3      	strh	r3, [r4, #12]
 8012fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8012fa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012fa8:	4407      	add	r7, r0
 8012faa:	eba8 0800 	sub.w	r8, r8, r0
 8012fae:	e7e7      	b.n	8012f80 <__sflush_r+0xd4>
 8012fb0:	20400001 	.word	0x20400001

08012fb4 <_fflush_r>:
 8012fb4:	b538      	push	{r3, r4, r5, lr}
 8012fb6:	690b      	ldr	r3, [r1, #16]
 8012fb8:	4605      	mov	r5, r0
 8012fba:	460c      	mov	r4, r1
 8012fbc:	b913      	cbnz	r3, 8012fc4 <_fflush_r+0x10>
 8012fbe:	2500      	movs	r5, #0
 8012fc0:	4628      	mov	r0, r5
 8012fc2:	bd38      	pop	{r3, r4, r5, pc}
 8012fc4:	b118      	cbz	r0, 8012fce <_fflush_r+0x1a>
 8012fc6:	6a03      	ldr	r3, [r0, #32]
 8012fc8:	b90b      	cbnz	r3, 8012fce <_fflush_r+0x1a>
 8012fca:	f7fe f9c9 	bl	8011360 <__sinit>
 8012fce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012fd2:	2b00      	cmp	r3, #0
 8012fd4:	d0f3      	beq.n	8012fbe <_fflush_r+0xa>
 8012fd6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012fd8:	07d0      	lsls	r0, r2, #31
 8012fda:	d404      	bmi.n	8012fe6 <_fflush_r+0x32>
 8012fdc:	0599      	lsls	r1, r3, #22
 8012fde:	d402      	bmi.n	8012fe6 <_fflush_r+0x32>
 8012fe0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012fe2:	f7fe fb26 	bl	8011632 <__retarget_lock_acquire_recursive>
 8012fe6:	4628      	mov	r0, r5
 8012fe8:	4621      	mov	r1, r4
 8012fea:	f7ff ff5f 	bl	8012eac <__sflush_r>
 8012fee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012ff0:	07da      	lsls	r2, r3, #31
 8012ff2:	4605      	mov	r5, r0
 8012ff4:	d4e4      	bmi.n	8012fc0 <_fflush_r+0xc>
 8012ff6:	89a3      	ldrh	r3, [r4, #12]
 8012ff8:	059b      	lsls	r3, r3, #22
 8012ffa:	d4e1      	bmi.n	8012fc0 <_fflush_r+0xc>
 8012ffc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012ffe:	f7fe fb19 	bl	8011634 <__retarget_lock_release_recursive>
 8013002:	e7dd      	b.n	8012fc0 <_fflush_r+0xc>

08013004 <_sbrk_r>:
 8013004:	b538      	push	{r3, r4, r5, lr}
 8013006:	4d06      	ldr	r5, [pc, #24]	@ (8013020 <_sbrk_r+0x1c>)
 8013008:	2300      	movs	r3, #0
 801300a:	4604      	mov	r4, r0
 801300c:	4608      	mov	r0, r1
 801300e:	602b      	str	r3, [r5, #0]
 8013010:	f7f0 f88c 	bl	800312c <_sbrk>
 8013014:	1c43      	adds	r3, r0, #1
 8013016:	d102      	bne.n	801301e <_sbrk_r+0x1a>
 8013018:	682b      	ldr	r3, [r5, #0]
 801301a:	b103      	cbz	r3, 801301e <_sbrk_r+0x1a>
 801301c:	6023      	str	r3, [r4, #0]
 801301e:	bd38      	pop	{r3, r4, r5, pc}
 8013020:	200039f4 	.word	0x200039f4

08013024 <__assert_func>:
 8013024:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013026:	4614      	mov	r4, r2
 8013028:	461a      	mov	r2, r3
 801302a:	4b09      	ldr	r3, [pc, #36]	@ (8013050 <__assert_func+0x2c>)
 801302c:	681b      	ldr	r3, [r3, #0]
 801302e:	4605      	mov	r5, r0
 8013030:	68d8      	ldr	r0, [r3, #12]
 8013032:	b14c      	cbz	r4, 8013048 <__assert_func+0x24>
 8013034:	4b07      	ldr	r3, [pc, #28]	@ (8013054 <__assert_func+0x30>)
 8013036:	9100      	str	r1, [sp, #0]
 8013038:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801303c:	4906      	ldr	r1, [pc, #24]	@ (8013058 <__assert_func+0x34>)
 801303e:	462b      	mov	r3, r5
 8013040:	f000 f870 	bl	8013124 <fiprintf>
 8013044:	f000 f880 	bl	8013148 <abort>
 8013048:	4b04      	ldr	r3, [pc, #16]	@ (801305c <__assert_func+0x38>)
 801304a:	461c      	mov	r4, r3
 801304c:	e7f3      	b.n	8013036 <__assert_func+0x12>
 801304e:	bf00      	nop
 8013050:	200001ac 	.word	0x200001ac
 8013054:	080154c5 	.word	0x080154c5
 8013058:	080154d2 	.word	0x080154d2
 801305c:	08015500 	.word	0x08015500

08013060 <_calloc_r>:
 8013060:	b570      	push	{r4, r5, r6, lr}
 8013062:	fba1 5402 	umull	r5, r4, r1, r2
 8013066:	b934      	cbnz	r4, 8013076 <_calloc_r+0x16>
 8013068:	4629      	mov	r1, r5
 801306a:	f7ff f9c1 	bl	80123f0 <_malloc_r>
 801306e:	4606      	mov	r6, r0
 8013070:	b928      	cbnz	r0, 801307e <_calloc_r+0x1e>
 8013072:	4630      	mov	r0, r6
 8013074:	bd70      	pop	{r4, r5, r6, pc}
 8013076:	220c      	movs	r2, #12
 8013078:	6002      	str	r2, [r0, #0]
 801307a:	2600      	movs	r6, #0
 801307c:	e7f9      	b.n	8013072 <_calloc_r+0x12>
 801307e:	462a      	mov	r2, r5
 8013080:	4621      	mov	r1, r4
 8013082:	f7fe fa58 	bl	8011536 <memset>
 8013086:	e7f4      	b.n	8013072 <_calloc_r+0x12>

08013088 <__ascii_mbtowc>:
 8013088:	b082      	sub	sp, #8
 801308a:	b901      	cbnz	r1, 801308e <__ascii_mbtowc+0x6>
 801308c:	a901      	add	r1, sp, #4
 801308e:	b142      	cbz	r2, 80130a2 <__ascii_mbtowc+0x1a>
 8013090:	b14b      	cbz	r3, 80130a6 <__ascii_mbtowc+0x1e>
 8013092:	7813      	ldrb	r3, [r2, #0]
 8013094:	600b      	str	r3, [r1, #0]
 8013096:	7812      	ldrb	r2, [r2, #0]
 8013098:	1e10      	subs	r0, r2, #0
 801309a:	bf18      	it	ne
 801309c:	2001      	movne	r0, #1
 801309e:	b002      	add	sp, #8
 80130a0:	4770      	bx	lr
 80130a2:	4610      	mov	r0, r2
 80130a4:	e7fb      	b.n	801309e <__ascii_mbtowc+0x16>
 80130a6:	f06f 0001 	mvn.w	r0, #1
 80130aa:	e7f8      	b.n	801309e <__ascii_mbtowc+0x16>

080130ac <_realloc_r>:
 80130ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80130b0:	4607      	mov	r7, r0
 80130b2:	4614      	mov	r4, r2
 80130b4:	460d      	mov	r5, r1
 80130b6:	b921      	cbnz	r1, 80130c2 <_realloc_r+0x16>
 80130b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80130bc:	4611      	mov	r1, r2
 80130be:	f7ff b997 	b.w	80123f0 <_malloc_r>
 80130c2:	b92a      	cbnz	r2, 80130d0 <_realloc_r+0x24>
 80130c4:	f7ff f920 	bl	8012308 <_free_r>
 80130c8:	4625      	mov	r5, r4
 80130ca:	4628      	mov	r0, r5
 80130cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80130d0:	f000 f841 	bl	8013156 <_malloc_usable_size_r>
 80130d4:	4284      	cmp	r4, r0
 80130d6:	4606      	mov	r6, r0
 80130d8:	d802      	bhi.n	80130e0 <_realloc_r+0x34>
 80130da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80130de:	d8f4      	bhi.n	80130ca <_realloc_r+0x1e>
 80130e0:	4621      	mov	r1, r4
 80130e2:	4638      	mov	r0, r7
 80130e4:	f7ff f984 	bl	80123f0 <_malloc_r>
 80130e8:	4680      	mov	r8, r0
 80130ea:	b908      	cbnz	r0, 80130f0 <_realloc_r+0x44>
 80130ec:	4645      	mov	r5, r8
 80130ee:	e7ec      	b.n	80130ca <_realloc_r+0x1e>
 80130f0:	42b4      	cmp	r4, r6
 80130f2:	4622      	mov	r2, r4
 80130f4:	4629      	mov	r1, r5
 80130f6:	bf28      	it	cs
 80130f8:	4632      	movcs	r2, r6
 80130fa:	f7fe fa9c 	bl	8011636 <memcpy>
 80130fe:	4629      	mov	r1, r5
 8013100:	4638      	mov	r0, r7
 8013102:	f7ff f901 	bl	8012308 <_free_r>
 8013106:	e7f1      	b.n	80130ec <_realloc_r+0x40>

08013108 <__ascii_wctomb>:
 8013108:	4603      	mov	r3, r0
 801310a:	4608      	mov	r0, r1
 801310c:	b141      	cbz	r1, 8013120 <__ascii_wctomb+0x18>
 801310e:	2aff      	cmp	r2, #255	@ 0xff
 8013110:	d904      	bls.n	801311c <__ascii_wctomb+0x14>
 8013112:	228a      	movs	r2, #138	@ 0x8a
 8013114:	601a      	str	r2, [r3, #0]
 8013116:	f04f 30ff 	mov.w	r0, #4294967295
 801311a:	4770      	bx	lr
 801311c:	700a      	strb	r2, [r1, #0]
 801311e:	2001      	movs	r0, #1
 8013120:	4770      	bx	lr
	...

08013124 <fiprintf>:
 8013124:	b40e      	push	{r1, r2, r3}
 8013126:	b503      	push	{r0, r1, lr}
 8013128:	4601      	mov	r1, r0
 801312a:	ab03      	add	r3, sp, #12
 801312c:	4805      	ldr	r0, [pc, #20]	@ (8013144 <fiprintf+0x20>)
 801312e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013132:	6800      	ldr	r0, [r0, #0]
 8013134:	9301      	str	r3, [sp, #4]
 8013136:	f000 f83f 	bl	80131b8 <_vfiprintf_r>
 801313a:	b002      	add	sp, #8
 801313c:	f85d eb04 	ldr.w	lr, [sp], #4
 8013140:	b003      	add	sp, #12
 8013142:	4770      	bx	lr
 8013144:	200001ac 	.word	0x200001ac

08013148 <abort>:
 8013148:	b508      	push	{r3, lr}
 801314a:	2006      	movs	r0, #6
 801314c:	f000 fa08 	bl	8013560 <raise>
 8013150:	2001      	movs	r0, #1
 8013152:	f7ef ff73 	bl	800303c <_exit>

08013156 <_malloc_usable_size_r>:
 8013156:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801315a:	1f18      	subs	r0, r3, #4
 801315c:	2b00      	cmp	r3, #0
 801315e:	bfbc      	itt	lt
 8013160:	580b      	ldrlt	r3, [r1, r0]
 8013162:	18c0      	addlt	r0, r0, r3
 8013164:	4770      	bx	lr

08013166 <__sfputc_r>:
 8013166:	6893      	ldr	r3, [r2, #8]
 8013168:	3b01      	subs	r3, #1
 801316a:	2b00      	cmp	r3, #0
 801316c:	b410      	push	{r4}
 801316e:	6093      	str	r3, [r2, #8]
 8013170:	da08      	bge.n	8013184 <__sfputc_r+0x1e>
 8013172:	6994      	ldr	r4, [r2, #24]
 8013174:	42a3      	cmp	r3, r4
 8013176:	db01      	blt.n	801317c <__sfputc_r+0x16>
 8013178:	290a      	cmp	r1, #10
 801317a:	d103      	bne.n	8013184 <__sfputc_r+0x1e>
 801317c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013180:	f000 b932 	b.w	80133e8 <__swbuf_r>
 8013184:	6813      	ldr	r3, [r2, #0]
 8013186:	1c58      	adds	r0, r3, #1
 8013188:	6010      	str	r0, [r2, #0]
 801318a:	7019      	strb	r1, [r3, #0]
 801318c:	4608      	mov	r0, r1
 801318e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013192:	4770      	bx	lr

08013194 <__sfputs_r>:
 8013194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013196:	4606      	mov	r6, r0
 8013198:	460f      	mov	r7, r1
 801319a:	4614      	mov	r4, r2
 801319c:	18d5      	adds	r5, r2, r3
 801319e:	42ac      	cmp	r4, r5
 80131a0:	d101      	bne.n	80131a6 <__sfputs_r+0x12>
 80131a2:	2000      	movs	r0, #0
 80131a4:	e007      	b.n	80131b6 <__sfputs_r+0x22>
 80131a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80131aa:	463a      	mov	r2, r7
 80131ac:	4630      	mov	r0, r6
 80131ae:	f7ff ffda 	bl	8013166 <__sfputc_r>
 80131b2:	1c43      	adds	r3, r0, #1
 80131b4:	d1f3      	bne.n	801319e <__sfputs_r+0xa>
 80131b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080131b8 <_vfiprintf_r>:
 80131b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131bc:	460d      	mov	r5, r1
 80131be:	b09d      	sub	sp, #116	@ 0x74
 80131c0:	4614      	mov	r4, r2
 80131c2:	4698      	mov	r8, r3
 80131c4:	4606      	mov	r6, r0
 80131c6:	b118      	cbz	r0, 80131d0 <_vfiprintf_r+0x18>
 80131c8:	6a03      	ldr	r3, [r0, #32]
 80131ca:	b90b      	cbnz	r3, 80131d0 <_vfiprintf_r+0x18>
 80131cc:	f7fe f8c8 	bl	8011360 <__sinit>
 80131d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80131d2:	07d9      	lsls	r1, r3, #31
 80131d4:	d405      	bmi.n	80131e2 <_vfiprintf_r+0x2a>
 80131d6:	89ab      	ldrh	r3, [r5, #12]
 80131d8:	059a      	lsls	r2, r3, #22
 80131da:	d402      	bmi.n	80131e2 <_vfiprintf_r+0x2a>
 80131dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80131de:	f7fe fa28 	bl	8011632 <__retarget_lock_acquire_recursive>
 80131e2:	89ab      	ldrh	r3, [r5, #12]
 80131e4:	071b      	lsls	r3, r3, #28
 80131e6:	d501      	bpl.n	80131ec <_vfiprintf_r+0x34>
 80131e8:	692b      	ldr	r3, [r5, #16]
 80131ea:	b99b      	cbnz	r3, 8013214 <_vfiprintf_r+0x5c>
 80131ec:	4629      	mov	r1, r5
 80131ee:	4630      	mov	r0, r6
 80131f0:	f000 f938 	bl	8013464 <__swsetup_r>
 80131f4:	b170      	cbz	r0, 8013214 <_vfiprintf_r+0x5c>
 80131f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80131f8:	07dc      	lsls	r4, r3, #31
 80131fa:	d504      	bpl.n	8013206 <_vfiprintf_r+0x4e>
 80131fc:	f04f 30ff 	mov.w	r0, #4294967295
 8013200:	b01d      	add	sp, #116	@ 0x74
 8013202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013206:	89ab      	ldrh	r3, [r5, #12]
 8013208:	0598      	lsls	r0, r3, #22
 801320a:	d4f7      	bmi.n	80131fc <_vfiprintf_r+0x44>
 801320c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801320e:	f7fe fa11 	bl	8011634 <__retarget_lock_release_recursive>
 8013212:	e7f3      	b.n	80131fc <_vfiprintf_r+0x44>
 8013214:	2300      	movs	r3, #0
 8013216:	9309      	str	r3, [sp, #36]	@ 0x24
 8013218:	2320      	movs	r3, #32
 801321a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801321e:	f8cd 800c 	str.w	r8, [sp, #12]
 8013222:	2330      	movs	r3, #48	@ 0x30
 8013224:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80133d4 <_vfiprintf_r+0x21c>
 8013228:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801322c:	f04f 0901 	mov.w	r9, #1
 8013230:	4623      	mov	r3, r4
 8013232:	469a      	mov	sl, r3
 8013234:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013238:	b10a      	cbz	r2, 801323e <_vfiprintf_r+0x86>
 801323a:	2a25      	cmp	r2, #37	@ 0x25
 801323c:	d1f9      	bne.n	8013232 <_vfiprintf_r+0x7a>
 801323e:	ebba 0b04 	subs.w	fp, sl, r4
 8013242:	d00b      	beq.n	801325c <_vfiprintf_r+0xa4>
 8013244:	465b      	mov	r3, fp
 8013246:	4622      	mov	r2, r4
 8013248:	4629      	mov	r1, r5
 801324a:	4630      	mov	r0, r6
 801324c:	f7ff ffa2 	bl	8013194 <__sfputs_r>
 8013250:	3001      	adds	r0, #1
 8013252:	f000 80a7 	beq.w	80133a4 <_vfiprintf_r+0x1ec>
 8013256:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013258:	445a      	add	r2, fp
 801325a:	9209      	str	r2, [sp, #36]	@ 0x24
 801325c:	f89a 3000 	ldrb.w	r3, [sl]
 8013260:	2b00      	cmp	r3, #0
 8013262:	f000 809f 	beq.w	80133a4 <_vfiprintf_r+0x1ec>
 8013266:	2300      	movs	r3, #0
 8013268:	f04f 32ff 	mov.w	r2, #4294967295
 801326c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013270:	f10a 0a01 	add.w	sl, sl, #1
 8013274:	9304      	str	r3, [sp, #16]
 8013276:	9307      	str	r3, [sp, #28]
 8013278:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801327c:	931a      	str	r3, [sp, #104]	@ 0x68
 801327e:	4654      	mov	r4, sl
 8013280:	2205      	movs	r2, #5
 8013282:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013286:	4853      	ldr	r0, [pc, #332]	@ (80133d4 <_vfiprintf_r+0x21c>)
 8013288:	f7ec ffca 	bl	8000220 <memchr>
 801328c:	9a04      	ldr	r2, [sp, #16]
 801328e:	b9d8      	cbnz	r0, 80132c8 <_vfiprintf_r+0x110>
 8013290:	06d1      	lsls	r1, r2, #27
 8013292:	bf44      	itt	mi
 8013294:	2320      	movmi	r3, #32
 8013296:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801329a:	0713      	lsls	r3, r2, #28
 801329c:	bf44      	itt	mi
 801329e:	232b      	movmi	r3, #43	@ 0x2b
 80132a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80132a4:	f89a 3000 	ldrb.w	r3, [sl]
 80132a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80132aa:	d015      	beq.n	80132d8 <_vfiprintf_r+0x120>
 80132ac:	9a07      	ldr	r2, [sp, #28]
 80132ae:	4654      	mov	r4, sl
 80132b0:	2000      	movs	r0, #0
 80132b2:	f04f 0c0a 	mov.w	ip, #10
 80132b6:	4621      	mov	r1, r4
 80132b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80132bc:	3b30      	subs	r3, #48	@ 0x30
 80132be:	2b09      	cmp	r3, #9
 80132c0:	d94b      	bls.n	801335a <_vfiprintf_r+0x1a2>
 80132c2:	b1b0      	cbz	r0, 80132f2 <_vfiprintf_r+0x13a>
 80132c4:	9207      	str	r2, [sp, #28]
 80132c6:	e014      	b.n	80132f2 <_vfiprintf_r+0x13a>
 80132c8:	eba0 0308 	sub.w	r3, r0, r8
 80132cc:	fa09 f303 	lsl.w	r3, r9, r3
 80132d0:	4313      	orrs	r3, r2
 80132d2:	9304      	str	r3, [sp, #16]
 80132d4:	46a2      	mov	sl, r4
 80132d6:	e7d2      	b.n	801327e <_vfiprintf_r+0xc6>
 80132d8:	9b03      	ldr	r3, [sp, #12]
 80132da:	1d19      	adds	r1, r3, #4
 80132dc:	681b      	ldr	r3, [r3, #0]
 80132de:	9103      	str	r1, [sp, #12]
 80132e0:	2b00      	cmp	r3, #0
 80132e2:	bfbb      	ittet	lt
 80132e4:	425b      	neglt	r3, r3
 80132e6:	f042 0202 	orrlt.w	r2, r2, #2
 80132ea:	9307      	strge	r3, [sp, #28]
 80132ec:	9307      	strlt	r3, [sp, #28]
 80132ee:	bfb8      	it	lt
 80132f0:	9204      	strlt	r2, [sp, #16]
 80132f2:	7823      	ldrb	r3, [r4, #0]
 80132f4:	2b2e      	cmp	r3, #46	@ 0x2e
 80132f6:	d10a      	bne.n	801330e <_vfiprintf_r+0x156>
 80132f8:	7863      	ldrb	r3, [r4, #1]
 80132fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80132fc:	d132      	bne.n	8013364 <_vfiprintf_r+0x1ac>
 80132fe:	9b03      	ldr	r3, [sp, #12]
 8013300:	1d1a      	adds	r2, r3, #4
 8013302:	681b      	ldr	r3, [r3, #0]
 8013304:	9203      	str	r2, [sp, #12]
 8013306:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801330a:	3402      	adds	r4, #2
 801330c:	9305      	str	r3, [sp, #20]
 801330e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80133e4 <_vfiprintf_r+0x22c>
 8013312:	7821      	ldrb	r1, [r4, #0]
 8013314:	2203      	movs	r2, #3
 8013316:	4650      	mov	r0, sl
 8013318:	f7ec ff82 	bl	8000220 <memchr>
 801331c:	b138      	cbz	r0, 801332e <_vfiprintf_r+0x176>
 801331e:	9b04      	ldr	r3, [sp, #16]
 8013320:	eba0 000a 	sub.w	r0, r0, sl
 8013324:	2240      	movs	r2, #64	@ 0x40
 8013326:	4082      	lsls	r2, r0
 8013328:	4313      	orrs	r3, r2
 801332a:	3401      	adds	r4, #1
 801332c:	9304      	str	r3, [sp, #16]
 801332e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013332:	4829      	ldr	r0, [pc, #164]	@ (80133d8 <_vfiprintf_r+0x220>)
 8013334:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013338:	2206      	movs	r2, #6
 801333a:	f7ec ff71 	bl	8000220 <memchr>
 801333e:	2800      	cmp	r0, #0
 8013340:	d03f      	beq.n	80133c2 <_vfiprintf_r+0x20a>
 8013342:	4b26      	ldr	r3, [pc, #152]	@ (80133dc <_vfiprintf_r+0x224>)
 8013344:	bb1b      	cbnz	r3, 801338e <_vfiprintf_r+0x1d6>
 8013346:	9b03      	ldr	r3, [sp, #12]
 8013348:	3307      	adds	r3, #7
 801334a:	f023 0307 	bic.w	r3, r3, #7
 801334e:	3308      	adds	r3, #8
 8013350:	9303      	str	r3, [sp, #12]
 8013352:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013354:	443b      	add	r3, r7
 8013356:	9309      	str	r3, [sp, #36]	@ 0x24
 8013358:	e76a      	b.n	8013230 <_vfiprintf_r+0x78>
 801335a:	fb0c 3202 	mla	r2, ip, r2, r3
 801335e:	460c      	mov	r4, r1
 8013360:	2001      	movs	r0, #1
 8013362:	e7a8      	b.n	80132b6 <_vfiprintf_r+0xfe>
 8013364:	2300      	movs	r3, #0
 8013366:	3401      	adds	r4, #1
 8013368:	9305      	str	r3, [sp, #20]
 801336a:	4619      	mov	r1, r3
 801336c:	f04f 0c0a 	mov.w	ip, #10
 8013370:	4620      	mov	r0, r4
 8013372:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013376:	3a30      	subs	r2, #48	@ 0x30
 8013378:	2a09      	cmp	r2, #9
 801337a:	d903      	bls.n	8013384 <_vfiprintf_r+0x1cc>
 801337c:	2b00      	cmp	r3, #0
 801337e:	d0c6      	beq.n	801330e <_vfiprintf_r+0x156>
 8013380:	9105      	str	r1, [sp, #20]
 8013382:	e7c4      	b.n	801330e <_vfiprintf_r+0x156>
 8013384:	fb0c 2101 	mla	r1, ip, r1, r2
 8013388:	4604      	mov	r4, r0
 801338a:	2301      	movs	r3, #1
 801338c:	e7f0      	b.n	8013370 <_vfiprintf_r+0x1b8>
 801338e:	ab03      	add	r3, sp, #12
 8013390:	9300      	str	r3, [sp, #0]
 8013392:	462a      	mov	r2, r5
 8013394:	4b12      	ldr	r3, [pc, #72]	@ (80133e0 <_vfiprintf_r+0x228>)
 8013396:	a904      	add	r1, sp, #16
 8013398:	4630      	mov	r0, r6
 801339a:	f7fd fb9f 	bl	8010adc <_printf_float>
 801339e:	4607      	mov	r7, r0
 80133a0:	1c78      	adds	r0, r7, #1
 80133a2:	d1d6      	bne.n	8013352 <_vfiprintf_r+0x19a>
 80133a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80133a6:	07d9      	lsls	r1, r3, #31
 80133a8:	d405      	bmi.n	80133b6 <_vfiprintf_r+0x1fe>
 80133aa:	89ab      	ldrh	r3, [r5, #12]
 80133ac:	059a      	lsls	r2, r3, #22
 80133ae:	d402      	bmi.n	80133b6 <_vfiprintf_r+0x1fe>
 80133b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80133b2:	f7fe f93f 	bl	8011634 <__retarget_lock_release_recursive>
 80133b6:	89ab      	ldrh	r3, [r5, #12]
 80133b8:	065b      	lsls	r3, r3, #25
 80133ba:	f53f af1f 	bmi.w	80131fc <_vfiprintf_r+0x44>
 80133be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80133c0:	e71e      	b.n	8013200 <_vfiprintf_r+0x48>
 80133c2:	ab03      	add	r3, sp, #12
 80133c4:	9300      	str	r3, [sp, #0]
 80133c6:	462a      	mov	r2, r5
 80133c8:	4b05      	ldr	r3, [pc, #20]	@ (80133e0 <_vfiprintf_r+0x228>)
 80133ca:	a904      	add	r1, sp, #16
 80133cc:	4630      	mov	r0, r6
 80133ce:	f7fd fe1d 	bl	801100c <_printf_i>
 80133d2:	e7e4      	b.n	801339e <_vfiprintf_r+0x1e6>
 80133d4:	080154aa 	.word	0x080154aa
 80133d8:	080154b4 	.word	0x080154b4
 80133dc:	08010add 	.word	0x08010add
 80133e0:	08013195 	.word	0x08013195
 80133e4:	080154b0 	.word	0x080154b0

080133e8 <__swbuf_r>:
 80133e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80133ea:	460e      	mov	r6, r1
 80133ec:	4614      	mov	r4, r2
 80133ee:	4605      	mov	r5, r0
 80133f0:	b118      	cbz	r0, 80133fa <__swbuf_r+0x12>
 80133f2:	6a03      	ldr	r3, [r0, #32]
 80133f4:	b90b      	cbnz	r3, 80133fa <__swbuf_r+0x12>
 80133f6:	f7fd ffb3 	bl	8011360 <__sinit>
 80133fa:	69a3      	ldr	r3, [r4, #24]
 80133fc:	60a3      	str	r3, [r4, #8]
 80133fe:	89a3      	ldrh	r3, [r4, #12]
 8013400:	071a      	lsls	r2, r3, #28
 8013402:	d501      	bpl.n	8013408 <__swbuf_r+0x20>
 8013404:	6923      	ldr	r3, [r4, #16]
 8013406:	b943      	cbnz	r3, 801341a <__swbuf_r+0x32>
 8013408:	4621      	mov	r1, r4
 801340a:	4628      	mov	r0, r5
 801340c:	f000 f82a 	bl	8013464 <__swsetup_r>
 8013410:	b118      	cbz	r0, 801341a <__swbuf_r+0x32>
 8013412:	f04f 37ff 	mov.w	r7, #4294967295
 8013416:	4638      	mov	r0, r7
 8013418:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801341a:	6823      	ldr	r3, [r4, #0]
 801341c:	6922      	ldr	r2, [r4, #16]
 801341e:	1a98      	subs	r0, r3, r2
 8013420:	6963      	ldr	r3, [r4, #20]
 8013422:	b2f6      	uxtb	r6, r6
 8013424:	4283      	cmp	r3, r0
 8013426:	4637      	mov	r7, r6
 8013428:	dc05      	bgt.n	8013436 <__swbuf_r+0x4e>
 801342a:	4621      	mov	r1, r4
 801342c:	4628      	mov	r0, r5
 801342e:	f7ff fdc1 	bl	8012fb4 <_fflush_r>
 8013432:	2800      	cmp	r0, #0
 8013434:	d1ed      	bne.n	8013412 <__swbuf_r+0x2a>
 8013436:	68a3      	ldr	r3, [r4, #8]
 8013438:	3b01      	subs	r3, #1
 801343a:	60a3      	str	r3, [r4, #8]
 801343c:	6823      	ldr	r3, [r4, #0]
 801343e:	1c5a      	adds	r2, r3, #1
 8013440:	6022      	str	r2, [r4, #0]
 8013442:	701e      	strb	r6, [r3, #0]
 8013444:	6962      	ldr	r2, [r4, #20]
 8013446:	1c43      	adds	r3, r0, #1
 8013448:	429a      	cmp	r2, r3
 801344a:	d004      	beq.n	8013456 <__swbuf_r+0x6e>
 801344c:	89a3      	ldrh	r3, [r4, #12]
 801344e:	07db      	lsls	r3, r3, #31
 8013450:	d5e1      	bpl.n	8013416 <__swbuf_r+0x2e>
 8013452:	2e0a      	cmp	r6, #10
 8013454:	d1df      	bne.n	8013416 <__swbuf_r+0x2e>
 8013456:	4621      	mov	r1, r4
 8013458:	4628      	mov	r0, r5
 801345a:	f7ff fdab 	bl	8012fb4 <_fflush_r>
 801345e:	2800      	cmp	r0, #0
 8013460:	d0d9      	beq.n	8013416 <__swbuf_r+0x2e>
 8013462:	e7d6      	b.n	8013412 <__swbuf_r+0x2a>

08013464 <__swsetup_r>:
 8013464:	b538      	push	{r3, r4, r5, lr}
 8013466:	4b29      	ldr	r3, [pc, #164]	@ (801350c <__swsetup_r+0xa8>)
 8013468:	4605      	mov	r5, r0
 801346a:	6818      	ldr	r0, [r3, #0]
 801346c:	460c      	mov	r4, r1
 801346e:	b118      	cbz	r0, 8013478 <__swsetup_r+0x14>
 8013470:	6a03      	ldr	r3, [r0, #32]
 8013472:	b90b      	cbnz	r3, 8013478 <__swsetup_r+0x14>
 8013474:	f7fd ff74 	bl	8011360 <__sinit>
 8013478:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801347c:	0719      	lsls	r1, r3, #28
 801347e:	d422      	bmi.n	80134c6 <__swsetup_r+0x62>
 8013480:	06da      	lsls	r2, r3, #27
 8013482:	d407      	bmi.n	8013494 <__swsetup_r+0x30>
 8013484:	2209      	movs	r2, #9
 8013486:	602a      	str	r2, [r5, #0]
 8013488:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801348c:	81a3      	strh	r3, [r4, #12]
 801348e:	f04f 30ff 	mov.w	r0, #4294967295
 8013492:	e033      	b.n	80134fc <__swsetup_r+0x98>
 8013494:	0758      	lsls	r0, r3, #29
 8013496:	d512      	bpl.n	80134be <__swsetup_r+0x5a>
 8013498:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801349a:	b141      	cbz	r1, 80134ae <__swsetup_r+0x4a>
 801349c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80134a0:	4299      	cmp	r1, r3
 80134a2:	d002      	beq.n	80134aa <__swsetup_r+0x46>
 80134a4:	4628      	mov	r0, r5
 80134a6:	f7fe ff2f 	bl	8012308 <_free_r>
 80134aa:	2300      	movs	r3, #0
 80134ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80134ae:	89a3      	ldrh	r3, [r4, #12]
 80134b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80134b4:	81a3      	strh	r3, [r4, #12]
 80134b6:	2300      	movs	r3, #0
 80134b8:	6063      	str	r3, [r4, #4]
 80134ba:	6923      	ldr	r3, [r4, #16]
 80134bc:	6023      	str	r3, [r4, #0]
 80134be:	89a3      	ldrh	r3, [r4, #12]
 80134c0:	f043 0308 	orr.w	r3, r3, #8
 80134c4:	81a3      	strh	r3, [r4, #12]
 80134c6:	6923      	ldr	r3, [r4, #16]
 80134c8:	b94b      	cbnz	r3, 80134de <__swsetup_r+0x7a>
 80134ca:	89a3      	ldrh	r3, [r4, #12]
 80134cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80134d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80134d4:	d003      	beq.n	80134de <__swsetup_r+0x7a>
 80134d6:	4621      	mov	r1, r4
 80134d8:	4628      	mov	r0, r5
 80134da:	f000 f883 	bl	80135e4 <__smakebuf_r>
 80134de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80134e2:	f013 0201 	ands.w	r2, r3, #1
 80134e6:	d00a      	beq.n	80134fe <__swsetup_r+0x9a>
 80134e8:	2200      	movs	r2, #0
 80134ea:	60a2      	str	r2, [r4, #8]
 80134ec:	6962      	ldr	r2, [r4, #20]
 80134ee:	4252      	negs	r2, r2
 80134f0:	61a2      	str	r2, [r4, #24]
 80134f2:	6922      	ldr	r2, [r4, #16]
 80134f4:	b942      	cbnz	r2, 8013508 <__swsetup_r+0xa4>
 80134f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80134fa:	d1c5      	bne.n	8013488 <__swsetup_r+0x24>
 80134fc:	bd38      	pop	{r3, r4, r5, pc}
 80134fe:	0799      	lsls	r1, r3, #30
 8013500:	bf58      	it	pl
 8013502:	6962      	ldrpl	r2, [r4, #20]
 8013504:	60a2      	str	r2, [r4, #8]
 8013506:	e7f4      	b.n	80134f2 <__swsetup_r+0x8e>
 8013508:	2000      	movs	r0, #0
 801350a:	e7f7      	b.n	80134fc <__swsetup_r+0x98>
 801350c:	200001ac 	.word	0x200001ac

08013510 <_raise_r>:
 8013510:	291f      	cmp	r1, #31
 8013512:	b538      	push	{r3, r4, r5, lr}
 8013514:	4605      	mov	r5, r0
 8013516:	460c      	mov	r4, r1
 8013518:	d904      	bls.n	8013524 <_raise_r+0x14>
 801351a:	2316      	movs	r3, #22
 801351c:	6003      	str	r3, [r0, #0]
 801351e:	f04f 30ff 	mov.w	r0, #4294967295
 8013522:	bd38      	pop	{r3, r4, r5, pc}
 8013524:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013526:	b112      	cbz	r2, 801352e <_raise_r+0x1e>
 8013528:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801352c:	b94b      	cbnz	r3, 8013542 <_raise_r+0x32>
 801352e:	4628      	mov	r0, r5
 8013530:	f000 f830 	bl	8013594 <_getpid_r>
 8013534:	4622      	mov	r2, r4
 8013536:	4601      	mov	r1, r0
 8013538:	4628      	mov	r0, r5
 801353a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801353e:	f000 b817 	b.w	8013570 <_kill_r>
 8013542:	2b01      	cmp	r3, #1
 8013544:	d00a      	beq.n	801355c <_raise_r+0x4c>
 8013546:	1c59      	adds	r1, r3, #1
 8013548:	d103      	bne.n	8013552 <_raise_r+0x42>
 801354a:	2316      	movs	r3, #22
 801354c:	6003      	str	r3, [r0, #0]
 801354e:	2001      	movs	r0, #1
 8013550:	e7e7      	b.n	8013522 <_raise_r+0x12>
 8013552:	2100      	movs	r1, #0
 8013554:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013558:	4620      	mov	r0, r4
 801355a:	4798      	blx	r3
 801355c:	2000      	movs	r0, #0
 801355e:	e7e0      	b.n	8013522 <_raise_r+0x12>

08013560 <raise>:
 8013560:	4b02      	ldr	r3, [pc, #8]	@ (801356c <raise+0xc>)
 8013562:	4601      	mov	r1, r0
 8013564:	6818      	ldr	r0, [r3, #0]
 8013566:	f7ff bfd3 	b.w	8013510 <_raise_r>
 801356a:	bf00      	nop
 801356c:	200001ac 	.word	0x200001ac

08013570 <_kill_r>:
 8013570:	b538      	push	{r3, r4, r5, lr}
 8013572:	4d07      	ldr	r5, [pc, #28]	@ (8013590 <_kill_r+0x20>)
 8013574:	2300      	movs	r3, #0
 8013576:	4604      	mov	r4, r0
 8013578:	4608      	mov	r0, r1
 801357a:	4611      	mov	r1, r2
 801357c:	602b      	str	r3, [r5, #0]
 801357e:	f7ef fd4d 	bl	800301c <_kill>
 8013582:	1c43      	adds	r3, r0, #1
 8013584:	d102      	bne.n	801358c <_kill_r+0x1c>
 8013586:	682b      	ldr	r3, [r5, #0]
 8013588:	b103      	cbz	r3, 801358c <_kill_r+0x1c>
 801358a:	6023      	str	r3, [r4, #0]
 801358c:	bd38      	pop	{r3, r4, r5, pc}
 801358e:	bf00      	nop
 8013590:	200039f4 	.word	0x200039f4

08013594 <_getpid_r>:
 8013594:	f7ef bd3a 	b.w	800300c <_getpid>

08013598 <__swhatbuf_r>:
 8013598:	b570      	push	{r4, r5, r6, lr}
 801359a:	460c      	mov	r4, r1
 801359c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80135a0:	2900      	cmp	r1, #0
 80135a2:	b096      	sub	sp, #88	@ 0x58
 80135a4:	4615      	mov	r5, r2
 80135a6:	461e      	mov	r6, r3
 80135a8:	da0d      	bge.n	80135c6 <__swhatbuf_r+0x2e>
 80135aa:	89a3      	ldrh	r3, [r4, #12]
 80135ac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80135b0:	f04f 0100 	mov.w	r1, #0
 80135b4:	bf14      	ite	ne
 80135b6:	2340      	movne	r3, #64	@ 0x40
 80135b8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80135bc:	2000      	movs	r0, #0
 80135be:	6031      	str	r1, [r6, #0]
 80135c0:	602b      	str	r3, [r5, #0]
 80135c2:	b016      	add	sp, #88	@ 0x58
 80135c4:	bd70      	pop	{r4, r5, r6, pc}
 80135c6:	466a      	mov	r2, sp
 80135c8:	f000 f848 	bl	801365c <_fstat_r>
 80135cc:	2800      	cmp	r0, #0
 80135ce:	dbec      	blt.n	80135aa <__swhatbuf_r+0x12>
 80135d0:	9901      	ldr	r1, [sp, #4]
 80135d2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80135d6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80135da:	4259      	negs	r1, r3
 80135dc:	4159      	adcs	r1, r3
 80135de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80135e2:	e7eb      	b.n	80135bc <__swhatbuf_r+0x24>

080135e4 <__smakebuf_r>:
 80135e4:	898b      	ldrh	r3, [r1, #12]
 80135e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80135e8:	079d      	lsls	r5, r3, #30
 80135ea:	4606      	mov	r6, r0
 80135ec:	460c      	mov	r4, r1
 80135ee:	d507      	bpl.n	8013600 <__smakebuf_r+0x1c>
 80135f0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80135f4:	6023      	str	r3, [r4, #0]
 80135f6:	6123      	str	r3, [r4, #16]
 80135f8:	2301      	movs	r3, #1
 80135fa:	6163      	str	r3, [r4, #20]
 80135fc:	b003      	add	sp, #12
 80135fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013600:	ab01      	add	r3, sp, #4
 8013602:	466a      	mov	r2, sp
 8013604:	f7ff ffc8 	bl	8013598 <__swhatbuf_r>
 8013608:	9f00      	ldr	r7, [sp, #0]
 801360a:	4605      	mov	r5, r0
 801360c:	4639      	mov	r1, r7
 801360e:	4630      	mov	r0, r6
 8013610:	f7fe feee 	bl	80123f0 <_malloc_r>
 8013614:	b948      	cbnz	r0, 801362a <__smakebuf_r+0x46>
 8013616:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801361a:	059a      	lsls	r2, r3, #22
 801361c:	d4ee      	bmi.n	80135fc <__smakebuf_r+0x18>
 801361e:	f023 0303 	bic.w	r3, r3, #3
 8013622:	f043 0302 	orr.w	r3, r3, #2
 8013626:	81a3      	strh	r3, [r4, #12]
 8013628:	e7e2      	b.n	80135f0 <__smakebuf_r+0xc>
 801362a:	89a3      	ldrh	r3, [r4, #12]
 801362c:	6020      	str	r0, [r4, #0]
 801362e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013632:	81a3      	strh	r3, [r4, #12]
 8013634:	9b01      	ldr	r3, [sp, #4]
 8013636:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801363a:	b15b      	cbz	r3, 8013654 <__smakebuf_r+0x70>
 801363c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013640:	4630      	mov	r0, r6
 8013642:	f000 f81d 	bl	8013680 <_isatty_r>
 8013646:	b128      	cbz	r0, 8013654 <__smakebuf_r+0x70>
 8013648:	89a3      	ldrh	r3, [r4, #12]
 801364a:	f023 0303 	bic.w	r3, r3, #3
 801364e:	f043 0301 	orr.w	r3, r3, #1
 8013652:	81a3      	strh	r3, [r4, #12]
 8013654:	89a3      	ldrh	r3, [r4, #12]
 8013656:	431d      	orrs	r5, r3
 8013658:	81a5      	strh	r5, [r4, #12]
 801365a:	e7cf      	b.n	80135fc <__smakebuf_r+0x18>

0801365c <_fstat_r>:
 801365c:	b538      	push	{r3, r4, r5, lr}
 801365e:	4d07      	ldr	r5, [pc, #28]	@ (801367c <_fstat_r+0x20>)
 8013660:	2300      	movs	r3, #0
 8013662:	4604      	mov	r4, r0
 8013664:	4608      	mov	r0, r1
 8013666:	4611      	mov	r1, r2
 8013668:	602b      	str	r3, [r5, #0]
 801366a:	f7ef fd37 	bl	80030dc <_fstat>
 801366e:	1c43      	adds	r3, r0, #1
 8013670:	d102      	bne.n	8013678 <_fstat_r+0x1c>
 8013672:	682b      	ldr	r3, [r5, #0]
 8013674:	b103      	cbz	r3, 8013678 <_fstat_r+0x1c>
 8013676:	6023      	str	r3, [r4, #0]
 8013678:	bd38      	pop	{r3, r4, r5, pc}
 801367a:	bf00      	nop
 801367c:	200039f4 	.word	0x200039f4

08013680 <_isatty_r>:
 8013680:	b538      	push	{r3, r4, r5, lr}
 8013682:	4d06      	ldr	r5, [pc, #24]	@ (801369c <_isatty_r+0x1c>)
 8013684:	2300      	movs	r3, #0
 8013686:	4604      	mov	r4, r0
 8013688:	4608      	mov	r0, r1
 801368a:	602b      	str	r3, [r5, #0]
 801368c:	f7ef fd36 	bl	80030fc <_isatty>
 8013690:	1c43      	adds	r3, r0, #1
 8013692:	d102      	bne.n	801369a <_isatty_r+0x1a>
 8013694:	682b      	ldr	r3, [r5, #0]
 8013696:	b103      	cbz	r3, 801369a <_isatty_r+0x1a>
 8013698:	6023      	str	r3, [r4, #0]
 801369a:	bd38      	pop	{r3, r4, r5, pc}
 801369c:	200039f4 	.word	0x200039f4

080136a0 <_init>:
 80136a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80136a2:	bf00      	nop
 80136a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80136a6:	bc08      	pop	{r3}
 80136a8:	469e      	mov	lr, r3
 80136aa:	4770      	bx	lr

080136ac <_fini>:
 80136ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80136ae:	bf00      	nop
 80136b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80136b2:	bc08      	pop	{r3}
 80136b4:	469e      	mov	lr, r3
 80136b6:	4770      	bx	lr
