

================================================================
== Vitis HLS Report for 'PE_wrapper_1_1_x0'
================================================================
* Date:           Sun Sep 18 14:03:08 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  4055258577|  4055258577|  13.516 sec|  13.516 sec|  4055258577|  4055258577|     none|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+------------+------------+------------+-----------+-----------+------+----------+
        |                                          |     Latency (cycles)    |  Iteration |  Initiation Interval  | Trip |          |
        |                 Loop Name                |     min    |     max    |   Latency  |  achieved |   target  | Count| Pipelined|
        +------------------------------------------+------------+------------+------------+-----------+-----------+------+----------+
        |- PE_wrapper_1_1_x0_loop_1                |  4055258576|  4055258576|  1013814644|          -|          -|     4|        no|
        | + PE_wrapper_1_1_x0_loop_2               |  1013814642|  1013814642|   168969107|          -|          -|     6|        no|
        |  ++ PE_wrapper_1_1_x0_loop_3             |         144|         144|          18|          -|          -|     8|        no|
        |   +++ PE_wrapper_1_1_x0_loop_4           |          16|          16|           1|          -|          -|    16|        no|
        |  ++ PE_wrapper_1_1_x0_loop_5             |   168968960|   168968960|     1320070|          -|          -|   128|        no|
        |   +++ PE_wrapper_1_1_x0_loop_6           |     1320068|     1320068|      660034|          -|          -|     2|        no|
        |    ++++ PE_wrapper_1_1_x0_loop_7         |      660032|      660032|       20626|          -|          -|    32|        no|
        |     +++++ PE_wrapper_1_1_x0_loop_8       |       20624|       20624|        2578|          -|          -|     8|        no|
        |      ++++++ PE_wrapper_1_1_x0_loop_9     |        2576|        2576|         161|          -|          -|    16|        no|
        |       +++++++ PE_wrapper_1_1_x0_loop_10  |           8|           8|           1|          -|          -|     8|        no|
        |       +++++++ PE_wrapper_1_1_x0_loop_11  |           8|           8|           1|          -|          -|     8|        no|
        |       +++++++ PE_wrapper_1_1_x0_loop_12  |         136|         136|          17|          -|          -|     8|        no|
        +------------------------------------------+------------+------------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      325|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      5|      461|      276|     -|
|Memory               |        0|      -|       96|      131|     -|
|Multiplexer          |        -|      -|        -|      566|     -|
|Register             |        -|      -|     1168|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      5|     1725|     1298|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U176  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U177   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   5|  461|  276|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |             Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |local_A_0_0_U  |PE_wrapper_0_0_x0_local_A_0_0  |        0|  32|  33|    0|     8|   32|     1|          256|
    |local_C_0_U    |PE_wrapper_0_0_x0_local_A_0_0  |        0|  32|  33|    0|     8|   32|     1|          256|
    |local_D_U      |PE_wrapper_0_0_x0_local_D      |        0|  32|  65|    0|   128|   32|     1|         4096|
    +---------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                               |        0|  96| 131|    0|   144|   96|     3|         4608|
    +---------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln5987_fu_641_p2              |         +|   0|  0|  14|           7|           7|
    |add_ln691_496_fu_607_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_497_fu_623_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_498_fu_595_p2           |         +|   0|  0|  10|           3|           1|
    |add_ln691_500_fu_675_p2           |         +|   0|  0|   9|           2|           1|
    |add_ln691_501_fu_693_p2           |         +|   0|  0|  13|           6|           1|
    |add_ln691_502_fu_721_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_503_fu_771_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_504_fu_811_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_505_fu_854_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_506_fu_737_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_fu_583_p2               |         +|   0|  0|  10|           3|           1|
    |c2_V_46_fu_657_p2                 |         +|   0|  0|  15|           8|           1|
    |empty_2535_fu_755_p2              |         +|   0|  0|  14|           7|           7|
    |ap_block_state10                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state14                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op211_write_state14  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i273_not_fu_687_p2          |      icmp|   0|  0|   8|           2|           1|
    |cmp_i_i279_not_fu_669_p2          |      icmp|   0|  0|  11|           8|           7|
    |cmp_i_i_not_fu_705_p2             |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln5990_fu_663_p2             |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln878_46_fu_822_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln878_fu_782_p2              |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_397_fu_601_p2          |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_398_fu_617_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_399_fu_651_p2          |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_400_fu_681_p2          |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_401_fu_699_p2          |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_402_fu_731_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_403_fu_765_p2          |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_404_fu_866_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_fu_589_p2              |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state11                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state34                  |        or|   0|  0|   2|           1|           1|
    |brmerge906_fu_716_p2              |        or|   0|  0|   2|           1|           1|
    |tmp1_fu_711_p2                    |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 325|         142|         110|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  159|         35|    1|         35|
    |ap_done                          |    9|          2|    1|          2|
    |c0_V_reg_395                     |    9|          2|    3|          6|
    |c1_V_reg_406                     |    9|          2|    3|          6|
    |c2_V_reg_439                     |    9|          2|    8|         16|
    |c5_V_reg_450                     |    9|          2|    2|          4|
    |c6_V_46_reg_461                  |    9|          2|    6|         12|
    |c6_V_reg_417                     |    9|          2|    4|          8|
    |c7_V_46_reg_472                  |    9|          2|    4|          8|
    |c7_V_reg_428                     |    9|          2|    5|         10|
    |c8_V_reg_483                     |    9|          2|    5|         10|
    |c9_V_reg_534                     |    9|          2|    4|          8|
    |empty_2536_reg_545               |    9|          2|   32|         64|
    |fifo_A_PE_1_1_x035_blk_n         |    9|          2|    1|          2|
    |fifo_A_PE_1_2_x036_blk_n         |    9|          2|    1|          2|
    |fifo_B_PE_1_1_x067_blk_n         |    9|          2|    1|          2|
    |fifo_B_PE_2_1_x068_blk_n         |    9|          2|    1|          2|
    |fifo_C_PE_1_1_x0107_blk_n        |    9|          2|    1|          2|
    |fifo_C_PE_2_1_x0108_blk_n        |    9|          2|    1|          2|
    |fifo_D_drain_PE_1_1_x0146_blk_n  |    9|          2|    1|          2|
    |grp_fu_561_p0                    |   14|          3|   32|         96|
    |grp_fu_561_p1                    |   14|          3|   32|         96|
    |local_A_0_0_address0             |   37|          7|    3|         21|
    |local_A_0_0_address1             |   26|          5|    3|         15|
    |local_C_0_address0               |   37|          7|    3|         21|
    |local_C_0_address1               |   26|          5|    3|         15|
    |local_D_address0                 |   14|          3|    7|         21|
    |local_D_d0                       |   14|          3|   32|         96|
    |n_V_46_reg_514                   |    9|          2|    4|          8|
    |n_V_reg_494                      |    9|          2|    4|          8|
    |p_Val2_50_reg_525                |    9|          2|  256|        512|
    |p_Val2_s_reg_505                 |    9|          2|  256|        512|
    |reg_565                          |    9|          2|   32|         64|
    |reg_571                          |    9|          2|   32|         64|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  566|        121|  784|       1752|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add_ln691_496_reg_1069            |    4|   0|    4|          0|
    |add_ln691_498_reg_1061            |    3|   0|    3|          0|
    |add_ln691_500_reg_1103            |    2|   0|    2|          0|
    |add_ln691_501_reg_1116            |    6|   0|    6|          0|
    |add_ln691_502_reg_1128            |    4|   0|    4|          0|
    |add_ln691_505_reg_1206            |    4|   0|    4|          0|
    |add_ln691_506_reg_1141            |    5|   0|    5|          0|
    |add_ln691_reg_1053                |    3|   0|    3|          0|
    |ap_CS_fsm                         |   34|   0|   34|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |brmerge906_reg_1124               |    1|   0|    1|          0|
    |c0_V_reg_395                      |    3|   0|    3|          0|
    |c1_V_reg_406                      |    3|   0|    3|          0|
    |c2_V_46_reg_1090                  |    8|   0|    8|          0|
    |c2_V_reg_439                      |    8|   0|    8|          0|
    |c5_V_reg_450                      |    2|   0|    2|          0|
    |c6_V_46_reg_461                   |    6|   0|    6|          0|
    |c6_V_reg_417                      |    4|   0|    4|          0|
    |c7_V_46_reg_472                   |    4|   0|    4|          0|
    |c7_V_reg_428                      |    5|   0|    5|          0|
    |c8_V_reg_483                      |    5|   0|    5|          0|
    |c9_V_reg_534                      |    4|   0|    4|          0|
    |cmp_i_i273_not_reg_1111           |    1|   0|    1|          0|
    |cmp_i_i279_not_reg_1098           |    1|   0|    1|          0|
    |empty_2536_reg_545                |   32|   0|   32|          0|
    |fifo_B_PE_1_1_x067_read_reg_1172  |   32|   0|   32|          0|
    |local_D_addr_46_reg_1146          |    7|   0|    7|          0|
    |n_V_46_reg_514                    |    4|   0|    4|          0|
    |n_V_reg_494                       |    4|   0|    4|          0|
    |p_Val2_50_reg_525                 |  256|   0|  256|          0|
    |p_Val2_s_reg_505                  |  256|   0|  256|          0|
    |reg_565                           |   32|   0|   32|          0|
    |reg_571                           |   32|   0|   32|          0|
    |reg_577                           |   32|   0|   32|          0|
    |tmp_143_reg_1196                  |   32|   0|   32|          0|
    |u2_46_reg_1274                    |   32|   0|   32|          0|
    |u2_reg_1264                       |   32|   0|   32|          0|
    |u3_46_reg_1269                    |   32|   0|   32|          0|
    |u3_reg_1259                       |   32|   0|   32|          0|
    |u4_46_reg_1254                    |   32|   0|   32|          0|
    |u4_reg_1244                       |   32|   0|   32|          0|
    |u5_46_reg_1249                    |   32|   0|   32|          0|
    |u5_reg_1239                       |   32|   0|   32|          0|
    |u6_46_reg_1234                    |   32|   0|   32|          0|
    |u6_reg_1229                       |   32|   0|   32|          0|
    |zext_ln890_91_reg_1133            |    4|   0|    7|          3|
    |zext_ln890_reg_1074               |    4|   0|    7|          3|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1168|   0| 1174|          6|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_1_1_x0|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_1_1_x0|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|          PE_wrapper_1_1_x0|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_1_1_x0|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|          PE_wrapper_1_1_x0|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_1_1_x0|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|          PE_wrapper_1_1_x0|  return value|
|fifo_A_PE_1_1_x035_dout           |   in|  256|     ap_fifo|         fifo_A_PE_1_1_x035|       pointer|
|fifo_A_PE_1_1_x035_empty_n        |   in|    1|     ap_fifo|         fifo_A_PE_1_1_x035|       pointer|
|fifo_A_PE_1_1_x035_read           |  out|    1|     ap_fifo|         fifo_A_PE_1_1_x035|       pointer|
|fifo_A_PE_1_2_x036_din            |  out|  256|     ap_fifo|         fifo_A_PE_1_2_x036|       pointer|
|fifo_A_PE_1_2_x036_full_n         |   in|    1|     ap_fifo|         fifo_A_PE_1_2_x036|       pointer|
|fifo_A_PE_1_2_x036_write          |  out|    1|     ap_fifo|         fifo_A_PE_1_2_x036|       pointer|
|fifo_B_PE_1_1_x067_dout           |   in|   32|     ap_fifo|         fifo_B_PE_1_1_x067|       pointer|
|fifo_B_PE_1_1_x067_empty_n        |   in|    1|     ap_fifo|         fifo_B_PE_1_1_x067|       pointer|
|fifo_B_PE_1_1_x067_read           |  out|    1|     ap_fifo|         fifo_B_PE_1_1_x067|       pointer|
|fifo_B_PE_2_1_x068_din            |  out|   32|     ap_fifo|         fifo_B_PE_2_1_x068|       pointer|
|fifo_B_PE_2_1_x068_full_n         |   in|    1|     ap_fifo|         fifo_B_PE_2_1_x068|       pointer|
|fifo_B_PE_2_1_x068_write          |  out|    1|     ap_fifo|         fifo_B_PE_2_1_x068|       pointer|
|fifo_C_PE_1_1_x0107_dout          |   in|  256|     ap_fifo|        fifo_C_PE_1_1_x0107|       pointer|
|fifo_C_PE_1_1_x0107_empty_n       |   in|    1|     ap_fifo|        fifo_C_PE_1_1_x0107|       pointer|
|fifo_C_PE_1_1_x0107_read          |  out|    1|     ap_fifo|        fifo_C_PE_1_1_x0107|       pointer|
|fifo_C_PE_2_1_x0108_din           |  out|  256|     ap_fifo|        fifo_C_PE_2_1_x0108|       pointer|
|fifo_C_PE_2_1_x0108_full_n        |   in|    1|     ap_fifo|        fifo_C_PE_2_1_x0108|       pointer|
|fifo_C_PE_2_1_x0108_write         |  out|    1|     ap_fifo|        fifo_C_PE_2_1_x0108|       pointer|
|fifo_D_drain_PE_1_1_x0146_din     |  out|   32|     ap_fifo|  fifo_D_drain_PE_1_1_x0146|       pointer|
|fifo_D_drain_PE_1_1_x0146_full_n  |   in|    1|     ap_fifo|  fifo_D_drain_PE_1_1_x0146|       pointer|
|fifo_D_drain_PE_1_1_x0146_write   |  out|    1|     ap_fifo|  fifo_D_drain_PE_1_1_x0146|       pointer|
+----------------------------------+-----+-----+------------+---------------------------+--------------+

