// Seed: 3817292219
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input uwire id_2,
    input tri id_3,
    input tri0 id_4,
    input tri id_5,
    output tri0 id_6
    , id_16,
    input tri0 id_7,
    input tri id_8,
    output supply1 id_9,
    input tri id_10
    , id_17,
    output wand id_11,
    output wand id_12,
    output supply0 id_13,
    input tri0 id_14
);
  initial $clog2(8);
  ;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    output tri id_2,
    input tri id_3,
    input supply0 id_4,
    output uwire id_5,
    input uwire id_6,
    input uwire id_7,
    input tri1 id_8,
    output supply1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    input tri id_12,
    input wand id_13
    , id_29,
    output supply0 id_14,
    input wand id_15,
    input wor id_16,
    input wor id_17,
    output logic id_18,
    input wor id_19
    , id_30,
    input uwire id_20,
    output uwire id_21,
    input tri id_22,
    input wand id_23,
    input wire id_24,
    input wor id_25,
    input supply0 id_26,
    output supply1 id_27
);
  always_comb @(posedge -1 !== (1)) id_18 = -1'd0;
  module_0 modCall_1 (
      id_6,
      id_15,
      id_22,
      id_22,
      id_22,
      id_7,
      id_0,
      id_19,
      id_17,
      id_21,
      id_4,
      id_9,
      id_14,
      id_2,
      id_23
  );
  assign modCall_1.id_7 = 0;
endmodule
