/* Generated by Yosys 0.37 (git sha1 a5c7f69ed, i686-w64-mingw32.static-g++ 11.4.0 -Og) */

(* hdlname = "\\uart_loopback" *)
(* top =  1  *)
(* src = "../src/main.v:1.11-52.12" *)
module uart_loopback(clk, clk_en, rst, rx, tx, tx_en, o_tx_done, o_tx_done_en, o_rx_done, o_rx_done_en);
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:78.16-78.18" *)
  wire _000_;
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:84.12-84.14" *)
  wire _001_;
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:84.16-84.18" *)
  wire _002_;
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:86.46-86.71|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:78.16-78.18" *)
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:437.18-437.55|../lib/uart_transceiver.v:81.5-88.4" *)
  wire _017_;
  (* force_downto = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:497.18-497.29|../lib/uart_transceiver.v:95.5-99.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _018_;
  (* force_downto = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:497.18-497.29|../lib/uart_transceiver.v:95.5-99.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _019_;
  (* force_downto = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:497.18-497.29|../lib/uart_transceiver.v:95.5-99.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:112.26-112.27" *)
  wire [4:0] _020_;
  (* force_downto = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:497.18-497.29|../lib/uart_transceiver.v:95.5-99.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _021_;
  (* force_downto = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:497.18-497.29|../lib/uart_transceiver.v:95.5-99.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _022_;
  (* force_downto = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:465.20-465.31|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] _023_;
  (* force_downto = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:465.20-465.31|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:112.23-112.24" *)
  wire [2:0] _024_;
  (* force_downto = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:465.20-465.31|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:112.26-112.27" *)
  wire [2:0] _025_;
  (* force_downto = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:465.20-465.31|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _026_;
  (* force_downto = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:465.20-465.31|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "3" *)
  wire [3:0] _027_;
  (* force_downto = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:452.18-452.27|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _028_;
  (* force_downto = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:452.18-452.27|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:112.23-112.24" *)
  wire [3:0] _029_;
  (* force_downto = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:452.18-452.27|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:112.26-112.27" *)
  wire [3:0] _030_;
  (* force_downto = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:294.20-294.31|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] _031_;
  (* force_downto = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:294.20-294.31|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:112.23-112.24" *)
  wire [2:0] _032_;
  (* force_downto = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:294.20-294.31|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:112.26-112.27" *)
  wire [2:0] _033_;
  (* force_downto = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:294.20-294.31|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _034_;
  (* force_downto = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:294.20-294.31|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "3" *)
  wire [3:0] _035_;
  (* force_downto = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:281.18-281.27|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _036_;
  (* force_downto = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:281.18-281.27|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:112.23-112.24" *)
  wire [3:0] _037_;
  (* force_downto = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:281.18-281.27|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:112.26-112.27" *)
  wire [3:0] _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _047_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _048_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _049_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _050_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _051_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _052_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _053_;
  (* clkbuf_inhibit = 32'd1 *)
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:1.80-1.83" *)
  input clk;
  wire clk;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:2.54-2.60" *)
  output clk_en;
  wire clk_en;
  (* hdlname = "dut baud_rate_gen_trx_wrapper i_clk" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:480.14-480.19|../lib/uart_transceiver.v:95.5-99.4" *)
  wire \dut.baud_rate_gen_trx_wrapper.i_clk ;
  (* hdlname = "dut baud_rate_gen_trx_wrapper i_rst" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:481.14-481.19|../lib/uart_transceiver.v:95.5-99.4" *)
  wire \dut.baud_rate_gen_trx_wrapper.i_rst ;
  (* hdlname = "dut baud_rate_gen_trx_wrapper o_tick" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:482.14-482.20|../lib/uart_transceiver.v:95.5-99.4" *)
  wire \dut.baud_rate_gen_trx_wrapper.o_tick ;
  (* hdlname = "dut baud_rate_gen_trx_wrapper r_count" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:489.27-489.34|../lib/uart_transceiver.v:95.5-99.4" *)
  wire [4:0] \dut.baud_rate_gen_trx_wrapper.r_count ;
  (* hdlname = "dut fsm_uart_rx_wrapper i_clk" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:312.31-312.36|../lib/uart_transceiver.v:81.5-88.4" *)
  wire \dut.fsm_uart_rx_wrapper.i_clk ;
  (* hdlname = "dut fsm_uart_rx_wrapper i_rst" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:313.31-313.36|../lib/uart_transceiver.v:81.5-88.4" *)
  wire \dut.fsm_uart_rx_wrapper.i_rst ;
  (* hdlname = "dut fsm_uart_rx_wrapper i_rx" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:314.31-314.35|../lib/uart_transceiver.v:81.5-88.4" *)
  wire \dut.fsm_uart_rx_wrapper.i_rx ;
  (* hdlname = "dut fsm_uart_rx_wrapper i_tick" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:315.31-315.37|../lib/uart_transceiver.v:81.5-88.4" *)
  wire \dut.fsm_uart_rx_wrapper.i_tick ;
  (* hdlname = "dut fsm_uart_rx_wrapper o_rx_data" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:316.31-316.40|../lib/uart_transceiver.v:81.5-88.4" *)
  wire [7:0] \dut.fsm_uart_rx_wrapper.o_rx_data ;
  (* hdlname = "dut fsm_uart_rx_wrapper o_rx_done" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:317.31-317.40|../lib/uart_transceiver.v:81.5-88.4" *)
  wire \dut.fsm_uart_rx_wrapper.o_rx_done ;
  (* hdlname = "dut fsm_uart_rx_wrapper r_cnt" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:340.32-340.37|../lib/uart_transceiver.v:81.5-88.4" *)
  wire [3:0] \dut.fsm_uart_rx_wrapper.r_cnt ;
  (* hdlname = "dut fsm_uart_rx_wrapper r_cnt_en" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:332.8-332.16|../lib/uart_transceiver.v:81.5-88.4" *)
  wire \dut.fsm_uart_rx_wrapper.r_cnt_en ;
  (* hdlname = "dut fsm_uart_rx_wrapper r_index" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:341.32-341.39|../lib/uart_transceiver.v:81.5-88.4" *)
  wire [2:0] \dut.fsm_uart_rx_wrapper.r_index ;
  (* hdlname = "dut fsm_uart_rx_wrapper r_index_cnt_en" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:331.8-331.22|../lib/uart_transceiver.v:81.5-88.4" *)
  wire \dut.fsm_uart_rx_wrapper.r_index_cnt_en ;
  (* hdlname = "dut fsm_uart_rx_wrapper r_read_data" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:330.8-330.19|../lib/uart_transceiver.v:81.5-88.4" *)
  wire \dut.fsm_uart_rx_wrapper.r_read_data ;
  (* onehot = 32'd1 *)
  wire [3:0] \dut.fsm_uart_rx_wrapper.r_state ;
  (* hdlname = "dut fsm_uart_rx_wrapper w_cnt_en" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:337.8-337.16|../lib/uart_transceiver.v:81.5-88.4" *)
  wire \dut.fsm_uart_rx_wrapper.w_cnt_en ;
  (* hdlname = "dut fsm_uart_rx_wrapper w_index_cnt_en" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:335.8-335.22|../lib/uart_transceiver.v:81.5-88.4" *)
  wire \dut.fsm_uart_rx_wrapper.w_index_cnt_en ;
  (* hdlname = "dut fsm_uart_rx_wrapper w_read_data" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:334.8-334.19|../lib/uart_transceiver.v:81.5-88.4" *)
  wire \dut.fsm_uart_rx_wrapper.w_read_data ;
  (* hdlname = "dut fsm_uart_rx_wrapper w_rx_done" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:336.8-336.17|../lib/uart_transceiver.v:81.5-88.4" *)
  wire \dut.fsm_uart_rx_wrapper.w_rx_done ;
  (* hdlname = "dut fsm_uart_tx_wrapper i_clk" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:111.31-111.36|../lib/uart_transceiver.v:64.5-72.4" *)
  wire \dut.fsm_uart_tx_wrapper.i_clk ;
  (* hdlname = "dut fsm_uart_tx_wrapper i_rst" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:112.31-112.36|../lib/uart_transceiver.v:64.5-72.4" *)
  wire \dut.fsm_uart_tx_wrapper.i_rst ;
  (* hdlname = "dut fsm_uart_tx_wrapper i_tick" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:115.31-115.37|../lib/uart_transceiver.v:64.5-72.4" *)
  wire \dut.fsm_uart_tx_wrapper.i_tick ;
  (* hdlname = "dut fsm_uart_tx_wrapper i_tx_data" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:113.31-113.40|../lib/uart_transceiver.v:64.5-72.4" *)
  wire [7:0] \dut.fsm_uart_tx_wrapper.i_tx_data ;
  (* hdlname = "dut fsm_uart_tx_wrapper i_tx_start" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:114.31-114.41|../lib/uart_transceiver.v:64.5-72.4" *)
  wire \dut.fsm_uart_tx_wrapper.i_tx_start ;
  (* hdlname = "dut fsm_uart_tx_wrapper o_tx" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:116.31-116.35|../lib/uart_transceiver.v:64.5-72.4" *)
  wire \dut.fsm_uart_tx_wrapper.o_tx ;
  (* hdlname = "dut fsm_uart_tx_wrapper o_tx_done" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:117.31-117.40|../lib/uart_transceiver.v:64.5-72.4" *)
  wire \dut.fsm_uart_tx_wrapper.o_tx_done ;
  (* hdlname = "dut fsm_uart_tx_wrapper r_cnt" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:154.32-154.37|../lib/uart_transceiver.v:64.5-72.4" *)
  wire [3:0] \dut.fsm_uart_tx_wrapper.r_cnt ;
  (* hdlname = "dut fsm_uart_tx_wrapper r_cnt_en" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:133.7-133.15|../lib/uart_transceiver.v:64.5-72.4" *)
  wire \dut.fsm_uart_tx_wrapper.r_cnt_en ;
  (* hdlname = "dut fsm_uart_tx_wrapper r_index" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:155.32-155.39|../lib/uart_transceiver.v:64.5-72.4" *)
  wire [2:0] \dut.fsm_uart_tx_wrapper.r_index ;
  (* hdlname = "dut fsm_uart_tx_wrapper r_index_cnt_en" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:131.7-131.21|../lib/uart_transceiver.v:64.5-72.4" *)
  wire \dut.fsm_uart_tx_wrapper.r_index_cnt_en ;
  (* hdlname = "dut fsm_uart_tx_wrapper r_load" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:132.7-132.13|../lib/uart_transceiver.v:64.5-72.4" *)
  wire \dut.fsm_uart_tx_wrapper.r_load ;
  (* onehot = 32'd1 *)
  wire [3:0] \dut.fsm_uart_tx_wrapper.r_state ;
  (* hdlname = "dut fsm_uart_tx_wrapper r_tx_buffer" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:158.24-158.35|../lib/uart_transceiver.v:64.5-72.4" *)
  wire [7:0] \dut.fsm_uart_tx_wrapper.r_tx_buffer ;
  (* hdlname = "dut fsm_uart_tx_wrapper r_tx_regA" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:142.8-142.17|../lib/uart_transceiver.v:64.5-72.4" *)
  wire \dut.fsm_uart_tx_wrapper.r_tx_regA ;
  (* hdlname = "dut fsm_uart_tx_wrapper r_tx_regB" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:143.8-143.17|../lib/uart_transceiver.v:64.5-72.4" *)
  wire \dut.fsm_uart_tx_wrapper.r_tx_regB ;
  (* hdlname = "dut fsm_uart_tx_wrapper w_cnt_en" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:140.7-140.15|../lib/uart_transceiver.v:64.5-72.4" *)
  wire \dut.fsm_uart_tx_wrapper.w_cnt_en ;
  (* hdlname = "dut fsm_uart_tx_wrapper w_index_cnt_en" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:136.7-136.21|../lib/uart_transceiver.v:64.5-72.4" *)
  wire \dut.fsm_uart_tx_wrapper.w_index_cnt_en ;
  (* hdlname = "dut fsm_uart_tx_wrapper w_load" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:137.7-137.13|../lib/uart_transceiver.v:64.5-72.4" *)
  wire \dut.fsm_uart_tx_wrapper.w_load ;
  (* hdlname = "dut fsm_uart_tx_wrapper w_tx" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:138.7-138.11|../lib/uart_transceiver.v:64.5-72.4" *)
  wire \dut.fsm_uart_tx_wrapper.w_tx ;
  (* hdlname = "dut fsm_uart_tx_wrapper w_tx_done" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:139.7-139.16|../lib/uart_transceiver.v:64.5-72.4" *)
  wire \dut.fsm_uart_tx_wrapper.w_tx_done ;
  (* hdlname = "dut i_clk" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:42.31-42.36" *)
  wire \dut.i_clk ;
  (* hdlname = "dut i_rst" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:43.31-43.36" *)
  wire \dut.i_rst ;
  (* hdlname = "dut i_rx" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:50.31-50.35" *)
  wire \dut.i_rx ;
  (* hdlname = "dut i_tx_data" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:45.31-45.40" *)
  wire [7:0] \dut.i_tx_data ;
  (* hdlname = "dut i_tx_start" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:46.31-46.41" *)
  wire \dut.i_tx_start ;
  (* hdlname = "dut o_rx_data" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:51.31-51.40" *)
  wire [7:0] \dut.o_rx_data ;
  (* hdlname = "dut o_rx_done" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:52.31-52.40" *)
  wire \dut.o_rx_done ;
  (* hdlname = "dut o_tx" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:47.31-47.35" *)
  wire \dut.o_tx ;
  (* hdlname = "dut o_tx_done" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:48.31-48.40" *)
  wire \dut.o_tx_done ;
  (* hdlname = "dut w_tick" *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:55.8-55.14" *)
  wire \dut.w_tick ;
  (* src = "../src/main.v:17.12-17.21" *)
  wire [7:0] i_tx_data;
  (* src = "../src/main.v:15.6-15.16" *)
  wire i_tx_start;
  (* src = "../src/main.v:18.12-18.21" *)
  wire [7:0] o_rx_data;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:9.54-9.63" *)
  output o_rx_done;
  wire o_rx_done;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:10.54-10.66" *)
  output o_rx_done_en;
  wire o_rx_done_en;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:7.54-7.63" *)
  output o_tx_done;
  wire o_tx_done;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:8.54-8.66" *)
  output o_tx_done_en;
  wire o_tx_done_en;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:3.53-3.56" *)
  input rst;
  wire rst;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:4.53-4.55" *)
  input rx;
  wire rx;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:5.54-5.56" *)
  output tx;
  wire tx;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:6.54-6.59" *)
  output tx_en;
  wire tx_en;
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65536)
  ) _054_ (
    .I0(\dut.fsm_uart_tx_wrapper.r_cnt [1]),
    .I1(\dut.fsm_uart_tx_wrapper.r_cnt [2]),
    .I2(\dut.fsm_uart_tx_wrapper.r_cnt [3]),
    .I3(\dut.fsm_uart_tx_wrapper.r_cnt [0]),
    .I4(\dut.baud_rate_gen_trx_wrapper.o_tick ),
    .O(_047_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65536)
  ) _055_ (
    .I0(\dut.fsm_uart_rx_wrapper.r_cnt [3]),
    .I1(\dut.fsm_uart_rx_wrapper.r_cnt [2]),
    .I2(\dut.fsm_uart_rx_wrapper.r_cnt [1]),
    .I3(\dut.fsm_uart_rx_wrapper.r_cnt [0]),
    .I4(\dut.baud_rate_gen_trx_wrapper.o_tick ),
    .O(_050_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffff380000000)
  ) _056_ (
    .I0(_050_[0]),
    .I1(_050_[1]),
    .I2(\dut.fsm_uart_rx_wrapper.r_index [1]),
    .I3(\dut.fsm_uart_rx_wrapper.r_index [0]),
    .I4(\dut.fsm_uart_rx_wrapper.r_index [2]),
    .I5(_050_[5]),
    .O(_005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _057_ (
    .I0(rst),
    .I1(\dut.fsm_uart_rx_wrapper.w_read_data ),
    .O(_050_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _058_ (
    .I0(rst),
    .I1(\dut.fsm_uart_rx_wrapper.w_rx_done ),
    .O(_050_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffffffff4000)
  ) _059_ (
    .I0(\dut.fsm_uart_rx_wrapper.r_index [2]),
    .I1(_052_[1]),
    .I2(\dut.fsm_uart_rx_wrapper.w_rx_done ),
    .I3(_050_[1]),
    .I4(rst),
    .I5(_052_[5]),
    .O(_004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _060_ (
    .I0(\dut.fsm_uart_rx_wrapper.r_index [1]),
    .I1(\dut.fsm_uart_rx_wrapper.r_index [0]),
    .O(_052_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:80.45-80.70|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff00010000)
  ) _061_ (
    .I0(\dut.fsm_uart_rx_wrapper.r_cnt [3]),
    .I1(\dut.fsm_uart_rx_wrapper.r_cnt [2]),
    .I2(\dut.fsm_uart_rx_wrapper.r_cnt [1]),
    .I3(\dut.fsm_uart_rx_wrapper.r_cnt [0]),
    .I4(\dut.fsm_uart_rx_wrapper.r_state [3]),
    .I5(\dut.fsm_uart_rx_wrapper.r_state [0]),
    .O(_000_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _062_ (
    .I0(1'h0),
    .I1(_000_),
    .O(_052_[5]),
    .S(rx)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffff380000000)
  ) _063_ (
    .I0(_047_[0]),
    .I1(_047_[1]),
    .I2(\dut.fsm_uart_tx_wrapper.r_index [1]),
    .I3(\dut.fsm_uart_tx_wrapper.r_index [0]),
    .I4(\dut.fsm_uart_tx_wrapper.r_index [2]),
    .I5(_047_[5]),
    .O(_009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _064_ (
    .I0(rst),
    .I1(\dut.fsm_uart_tx_wrapper.r_state [2]),
    .O(_047_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _065_ (
    .I0(rst),
    .I1(\dut.fsm_uart_tx_wrapper.w_tx_done ),
    .O(_047_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000f7fff000)
  ) _066_ (
    .I0(\dut.fsm_uart_tx_wrapper.r_index [2]),
    .I1(_053_[1]),
    .I2(\dut.fsm_uart_tx_wrapper.w_load ),
    .I3(_047_[1]),
    .I4(\dut.fsm_uart_tx_wrapper.r_state [2]),
    .I5(rst),
    .O(_010_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _067_ (
    .I0(\dut.fsm_uart_tx_wrapper.r_index [1]),
    .I1(\dut.fsm_uart_tx_wrapper.r_index [0]),
    .O(_053_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000004040ff40)
  ) _068_ (
    .I0(\dut.fsm_uart_tx_wrapper.r_tx_regB ),
    .I1(\dut.fsm_uart_tx_wrapper.r_state [0]),
    .I2(\dut.fsm_uart_tx_wrapper.r_tx_regA ),
    .I3(\dut.fsm_uart_tx_wrapper.w_load ),
    .I4(_047_[1]),
    .I5(rst),
    .O(_011_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _069_ (
    .I0(rst),
    .I1(\dut.fsm_uart_tx_wrapper.r_cnt_en ),
    .O(_012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffffffff4000)
  ) _070_ (
    .I0(\dut.fsm_uart_tx_wrapper.r_index [2]),
    .I1(_047_[1]),
    .I2(_048_[2]),
    .I3(\dut.fsm_uart_tx_wrapper.w_tx_done ),
    .I4(rst),
    .I5(_048_[5]),
    .O(_008_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _071_ (
    .I0(\dut.fsm_uart_tx_wrapper.r_index [1]),
    .I1(\dut.fsm_uart_tx_wrapper.r_index [0]),
    .O(_048_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hd0)
  ) _072_ (
    .I0(\dut.fsm_uart_tx_wrapper.r_tx_regA ),
    .I1(\dut.fsm_uart_tx_wrapper.r_tx_regB ),
    .I2(\dut.fsm_uart_tx_wrapper.r_state [0]),
    .O(_048_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd20292)
  ) _073_ (
    .I0(rx),
    .I1(\dut.fsm_uart_rx_wrapper.r_state [0]),
    .I2(_051_[1]),
    .I3(\dut.fsm_uart_rx_wrapper.r_state [3]),
    .I4(rst),
    .O(_007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0001)
  ) _074_ (
    .I0(\dut.fsm_uart_rx_wrapper.r_cnt [3]),
    .I1(\dut.fsm_uart_rx_wrapper.r_cnt [2]),
    .I2(\dut.fsm_uart_rx_wrapper.r_cnt [1]),
    .I3(\dut.fsm_uart_rx_wrapper.r_cnt [0]),
    .O(_051_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd268435456)
  ) _075_ (
    .I0(\dut.baud_rate_gen_trx_wrapper.r_count [0]),
    .I1(\dut.baud_rate_gen_trx_wrapper.r_count [2]),
    .I2(\dut.baud_rate_gen_trx_wrapper.r_count [1]),
    .I3(\dut.baud_rate_gen_trx_wrapper.r_count [4]),
    .I4(\dut.baud_rate_gen_trx_wrapper.r_count [3]),
    .O(_049_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _076_ (
    .I0(_049_[0]),
    .I1(rst),
    .O(_016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _077_ (
    .I0(rst),
    .I1(\dut.fsm_uart_rx_wrapper.r_index_cnt_en ),
    .O(_015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _078_ (
    .I0(\dut.fsm_uart_tx_wrapper.w_tx_done ),
    .I1(\dut.fsm_uart_tx_wrapper.r_state [2]),
    .O(\dut.fsm_uart_tx_wrapper.w_index_cnt_en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _079_ (
    .I0(\dut.fsm_uart_tx_wrapper.w_index_cnt_en ),
    .I1(\dut.fsm_uart_tx_wrapper.w_load ),
    .O(\dut.fsm_uart_tx_wrapper.w_cnt_en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _080_ (
    .I0(rst),
    .I1(\dut.fsm_uart_rx_wrapper.r_cnt_en ),
    .O(_014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _081_ (
    .I0(\dut.fsm_uart_rx_wrapper.w_rx_done ),
    .I1(\dut.fsm_uart_rx_wrapper.w_read_data ),
    .O(\dut.fsm_uart_rx_wrapper.w_index_cnt_en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _082_ (
    .I0(\dut.fsm_uart_rx_wrapper.w_index_cnt_en ),
    .I1(\dut.fsm_uart_rx_wrapper.r_state [3]),
    .O(\dut.fsm_uart_rx_wrapper.w_cnt_en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _083_ (
    .I0(rst),
    .I1(\dut.fsm_uart_tx_wrapper.r_index_cnt_en ),
    .O(_013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000004040ff40)
  ) _084_ (
    .I0(rx),
    .I1(_051_[1]),
    .I2(\dut.fsm_uart_rx_wrapper.r_state [3]),
    .I3(\dut.fsm_uart_rx_wrapper.w_read_data ),
    .I4(_051_[4]),
    .I5(rst),
    .O(_006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:85.46-85.71|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _085_ (
    .I0(1'h0),
    .I1(1'h0),
    .O(_001_),
    .S(\dut.fsm_uart_rx_wrapper.r_index [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:86.46-86.71|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:80.45-80.70|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _086_ (
    .I0(\dut.fsm_uart_rx_wrapper.r_cnt [3]),
    .I1(\dut.fsm_uart_rx_wrapper.r_cnt [2]),
    .I2(\dut.fsm_uart_rx_wrapper.r_cnt [1]),
    .I3(\dut.fsm_uart_rx_wrapper.r_cnt [0]),
    .I4(\dut.fsm_uart_rx_wrapper.r_index [1]),
    .I5(\dut.fsm_uart_rx_wrapper.r_index [0]),
    .O(_003_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:86.46-86.71|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _087_ (
    .I0(1'h0),
    .I1(_003_),
    .O(_002_),
    .S(\dut.fsm_uart_rx_wrapper.r_index [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _088_ (
    .I0(_001_),
    .I1(_002_),
    .O(_051_[4]),
    .S(\dut.baud_rate_gen_trx_wrapper.o_tick )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _089_ (
    .I0(_050_[1]),
    .I1(\dut.fsm_uart_rx_wrapper.r_read_data ),
    .O(_017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hc5)
  ) _090_ (
    .I0(\dut.fsm_uart_tx_wrapper.w_load ),
    .I1(\dut.fsm_uart_tx_wrapper.r_tx_buffer [0]),
    .I2(\dut.fsm_uart_tx_wrapper.r_state [2]),
    .O(\dut.fsm_uart_tx_wrapper.w_tx )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:36.13-36.48" *)
  INV _091_ (
    .I(\dut.fsm_uart_tx_wrapper.r_index [0]),
    .O(_032_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:36.13-36.48" *)
  INV _092_ (
    .I(\dut.fsm_uart_rx_wrapper.r_index [0]),
    .O(_024_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:36.13-36.48" *)
  INV _093_ (
    .I(\dut.baud_rate_gen_trx_wrapper.r_count [0]),
    .O(_019_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:36.13-36.48" *)
  INV _094_ (
    .I(\dut.fsm_uart_rx_wrapper.r_cnt [3]),
    .O(_029_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:36.13-36.48" *)
  INV _095_ (
    .I(\dut.fsm_uart_rx_wrapper.r_cnt [2]),
    .O(_029_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:36.13-36.48" *)
  INV _096_ (
    .I(\dut.fsm_uart_rx_wrapper.r_cnt [1]),
    .O(_029_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:36.13-36.48" *)
  INV _097_ (
    .I(\dut.fsm_uart_tx_wrapper.r_cnt [1]),
    .O(_037_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:36.13-36.48" *)
  INV _098_ (
    .I(\dut.fsm_uart_tx_wrapper.r_cnt [2]),
    .O(_037_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:36.13-36.48" *)
  INV _099_ (
    .I(\dut.fsm_uart_tx_wrapper.r_cnt [3]),
    .O(_037_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:497.18-497.29|../lib/uart_transceiver.v:95.5-99.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _100_ (
    .CI(1'h0),
    .CO(_018_[3:0]),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(_020_[3:0]),
    .S({ \dut.baud_rate_gen_trx_wrapper.r_count [3:1], _019_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:497.18-497.29|../lib/uart_transceiver.v:95.5-99.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _101_ (
    .CI(_018_[3]),
    .CO({ _021_[7:5], _018_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _022_[7:5], _020_[4] }),
    .S({ 3'h0, \dut.baud_rate_gen_trx_wrapper.r_count [4] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:465.20-465.31|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _102_ (
    .CI(1'h0),
    .CO({ _026_[3], _023_ }),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O({ _027_[3], _025_ }),
    .S({ 1'h0, \dut.fsm_uart_rx_wrapper.r_index [2:1], _024_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:452.18-452.27|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _103_ (
    .CI(1'h0),
    .CO(_028_),
    .CYINIT(1'h1),
    .DI(\dut.fsm_uart_rx_wrapper.r_cnt ),
    .O(_030_),
    .S({ _029_[3:1], \dut.fsm_uart_rx_wrapper.r_cnt [0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:294.20-294.31|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _104_ (
    .CI(1'h0),
    .CO({ _034_[3], _031_ }),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O({ _035_[3], _033_ }),
    .S({ 1'h0, \dut.fsm_uart_tx_wrapper.r_index [2:1], _032_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:281.18-281.27|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _105_ (
    .CI(1'h0),
    .CO(_036_),
    .CYINIT(1'h1),
    .DI(\dut.fsm_uart_tx_wrapper.r_cnt ),
    .O(_038_),
    .S({ _037_[3:1], \dut.fsm_uart_tx_wrapper.r_cnt [0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:41.3-50.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _106_ (
    .C(clk),
    .CE(1'h1),
    .D(\dut.fsm_uart_rx_wrapper.o_rx_done ),
    .Q(i_tx_start),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:236.3-256.6|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _107_ (
    .C(clk),
    .CE(1'h1),
    .D(\dut.fsm_uart_tx_wrapper.w_load ),
    .Q(\dut.fsm_uart_tx_wrapper.r_load ),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _108_ (
    .C(clk),
    .CE(1'h1),
    .D(_004_),
    .Q(\dut.fsm_uart_rx_wrapper.r_state [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _109_ (
    .C(clk),
    .CE(1'h1),
    .D(_005_),
    .Q(\dut.fsm_uart_rx_wrapper.w_rx_done ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _110_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_),
    .Q(\dut.fsm_uart_rx_wrapper.w_read_data ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _111_ (
    .C(clk),
    .CE(1'h1),
    .D(_007_),
    .Q(\dut.fsm_uart_rx_wrapper.r_state [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _112_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_),
    .Q(\dut.fsm_uart_tx_wrapper.r_state [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _113_ (
    .C(clk),
    .CE(1'h1),
    .D(_009_),
    .Q(\dut.fsm_uart_tx_wrapper.w_tx_done ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _114_ (
    .C(clk),
    .CE(1'h1),
    .D(_010_),
    .Q(\dut.fsm_uart_tx_wrapper.r_state [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _115_ (
    .C(clk),
    .CE(1'h1),
    .D(_011_),
    .Q(\dut.fsm_uart_tx_wrapper.w_load ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:41.3-50.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _116_ (
    .C(clk),
    .CE(\dut.fsm_uart_rx_wrapper.o_rx_done ),
    .D(\dut.fsm_uart_rx_wrapper.o_rx_data [0]),
    .Q(i_tx_data[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:41.3-50.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _117_ (
    .C(clk),
    .CE(\dut.fsm_uart_rx_wrapper.o_rx_done ),
    .D(\dut.fsm_uart_rx_wrapper.o_rx_data [1]),
    .Q(i_tx_data[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:41.3-50.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _118_ (
    .C(clk),
    .CE(\dut.fsm_uart_rx_wrapper.o_rx_done ),
    .D(\dut.fsm_uart_rx_wrapper.o_rx_data [2]),
    .Q(i_tx_data[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:41.3-50.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _119_ (
    .C(clk),
    .CE(\dut.fsm_uart_rx_wrapper.o_rx_done ),
    .D(\dut.fsm_uart_rx_wrapper.o_rx_data [3]),
    .Q(i_tx_data[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:41.3-50.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _120_ (
    .C(clk),
    .CE(\dut.fsm_uart_rx_wrapper.o_rx_done ),
    .D(\dut.fsm_uart_rx_wrapper.o_rx_data [4]),
    .Q(i_tx_data[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:41.3-50.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _121_ (
    .C(clk),
    .CE(\dut.fsm_uart_rx_wrapper.o_rx_done ),
    .D(\dut.fsm_uart_rx_wrapper.o_rx_data [5]),
    .Q(i_tx_data[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:41.3-50.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _122_ (
    .C(clk),
    .CE(\dut.fsm_uart_rx_wrapper.o_rx_done ),
    .D(\dut.fsm_uart_rx_wrapper.o_rx_data [6]),
    .Q(i_tx_data[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:41.3-50.6|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _123_ (
    .C(clk),
    .CE(\dut.fsm_uart_rx_wrapper.o_rx_done ),
    .D(\dut.fsm_uart_rx_wrapper.o_rx_data [7]),
    .Q(i_tx_data[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:492.3-504.6|../lib/uart_transceiver.v:95.5-99.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _124_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_[0]),
    .Q(\dut.baud_rate_gen_trx_wrapper.o_tick ),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:460.3-470.6|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _125_ (
    .C(clk),
    .CE(_050_[1]),
    .D(_025_[0]),
    .Q(\dut.fsm_uart_rx_wrapper.r_index [0]),
    .R(_015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:460.3-470.6|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _126_ (
    .C(clk),
    .CE(_050_[1]),
    .D(_025_[1]),
    .Q(\dut.fsm_uart_rx_wrapper.r_index [1]),
    .R(_015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:460.3-470.6|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _127_ (
    .C(clk),
    .CE(_050_[1]),
    .D(_025_[2]),
    .Q(\dut.fsm_uart_rx_wrapper.r_index [2]),
    .R(_015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:447.3-457.6|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'h0)
  ) _128_ (
    .C(clk),
    .CE(\dut.baud_rate_gen_trx_wrapper.o_tick ),
    .D(_030_[0]),
    .Q(\dut.fsm_uart_rx_wrapper.r_cnt [0]),
    .S(_014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:447.3-457.6|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'h0)
  ) _129_ (
    .C(clk),
    .CE(\dut.baud_rate_gen_trx_wrapper.o_tick ),
    .D(_030_[1]),
    .Q(\dut.fsm_uart_rx_wrapper.r_cnt [1]),
    .S(_014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:447.3-457.6|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'h0)
  ) _130_ (
    .C(clk),
    .CE(\dut.baud_rate_gen_trx_wrapper.o_tick ),
    .D(_030_[2]),
    .Q(\dut.fsm_uart_rx_wrapper.r_cnt [2]),
    .S(_014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:447.3-457.6|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _131_ (
    .C(clk),
    .CE(\dut.baud_rate_gen_trx_wrapper.o_tick ),
    .D(_030_[3]),
    .Q(\dut.fsm_uart_rx_wrapper.r_cnt [3]),
    .R(_014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:434.3-444.6|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _132_ (
    .C(clk),
    .CE(_017_),
    .D(\dut.fsm_uart_rx_wrapper.o_rx_data [1]),
    .Q(\dut.fsm_uart_rx_wrapper.o_rx_data [0]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:434.3-444.6|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _133_ (
    .C(clk),
    .CE(_017_),
    .D(\dut.fsm_uart_rx_wrapper.o_rx_data [2]),
    .Q(\dut.fsm_uart_rx_wrapper.o_rx_data [1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:434.3-444.6|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _134_ (
    .C(clk),
    .CE(_017_),
    .D(\dut.fsm_uart_rx_wrapper.o_rx_data [3]),
    .Q(\dut.fsm_uart_rx_wrapper.o_rx_data [2]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:434.3-444.6|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _135_ (
    .C(clk),
    .CE(_017_),
    .D(\dut.fsm_uart_rx_wrapper.o_rx_data [4]),
    .Q(\dut.fsm_uart_rx_wrapper.o_rx_data [3]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:434.3-444.6|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _136_ (
    .C(clk),
    .CE(_017_),
    .D(\dut.fsm_uart_rx_wrapper.o_rx_data [5]),
    .Q(\dut.fsm_uart_rx_wrapper.o_rx_data [4]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:434.3-444.6|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _137_ (
    .C(clk),
    .CE(_017_),
    .D(\dut.fsm_uart_rx_wrapper.o_rx_data [6]),
    .Q(\dut.fsm_uart_rx_wrapper.o_rx_data [5]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:434.3-444.6|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _138_ (
    .C(clk),
    .CE(_017_),
    .D(\dut.fsm_uart_rx_wrapper.o_rx_data [7]),
    .Q(\dut.fsm_uart_rx_wrapper.o_rx_data [6]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:434.3-444.6|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _139_ (
    .C(clk),
    .CE(_017_),
    .D(rx),
    .Q(\dut.fsm_uart_rx_wrapper.o_rx_data [7]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:492.3-504.6|../lib/uart_transceiver.v:95.5-99.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _140_ (
    .C(clk),
    .CE(1'h1),
    .D(_020_[0]),
    .Q(\dut.baud_rate_gen_trx_wrapper.r_count [0]),
    .R(_016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:492.3-504.6|../lib/uart_transceiver.v:95.5-99.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _141_ (
    .C(clk),
    .CE(1'h1),
    .D(_020_[1]),
    .Q(\dut.baud_rate_gen_trx_wrapper.r_count [1]),
    .R(_016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:492.3-504.6|../lib/uart_transceiver.v:95.5-99.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _142_ (
    .C(clk),
    .CE(1'h1),
    .D(_020_[2]),
    .Q(\dut.baud_rate_gen_trx_wrapper.r_count [2]),
    .R(_016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:492.3-504.6|../lib/uart_transceiver.v:95.5-99.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _143_ (
    .C(clk),
    .CE(1'h1),
    .D(_020_[3]),
    .Q(\dut.baud_rate_gen_trx_wrapper.r_count [3]),
    .R(_016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:492.3-504.6|../lib/uart_transceiver.v:95.5-99.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _144_ (
    .C(clk),
    .CE(1'h1),
    .D(_020_[4]),
    .Q(\dut.baud_rate_gen_trx_wrapper.r_count [4]),
    .R(_016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:417.3-431.6|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _145_ (
    .C(clk),
    .CE(\dut.baud_rate_gen_trx_wrapper.o_tick ),
    .D(\dut.fsm_uart_rx_wrapper.w_read_data ),
    .Q(\dut.fsm_uart_rx_wrapper.r_read_data ),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:417.3-431.6|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _146_ (
    .C(clk),
    .CE(\dut.baud_rate_gen_trx_wrapper.o_tick ),
    .D(\dut.fsm_uart_rx_wrapper.w_index_cnt_en ),
    .Q(\dut.fsm_uart_rx_wrapper.r_index_cnt_en ),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:417.3-431.6|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _147_ (
    .C(clk),
    .CE(1'h1),
    .D(\dut.fsm_uart_rx_wrapper.w_rx_done ),
    .Q(\dut.fsm_uart_rx_wrapper.o_rx_done ),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:147.3-150.6|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _148_ (
    .C(clk),
    .CE(1'h1),
    .D(\dut.fsm_uart_tx_wrapper.r_tx_regA ),
    .Q(\dut.fsm_uart_tx_wrapper.r_tx_regB ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:289.3-298.6|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _149_ (
    .C(clk),
    .CE(_047_[1]),
    .D(_033_[0]),
    .Q(\dut.fsm_uart_tx_wrapper.r_index [0]),
    .R(_013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:289.3-298.6|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _150_ (
    .C(clk),
    .CE(_047_[1]),
    .D(_033_[1]),
    .Q(\dut.fsm_uart_tx_wrapper.r_index [1]),
    .R(_013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:289.3-298.6|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _151_ (
    .C(clk),
    .CE(_047_[1]),
    .D(_033_[2]),
    .Q(\dut.fsm_uart_tx_wrapper.r_index [2]),
    .R(_013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:276.3-286.6|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'h0)
  ) _152_ (
    .C(clk),
    .CE(\dut.baud_rate_gen_trx_wrapper.o_tick ),
    .D(_038_[0]),
    .Q(\dut.fsm_uart_tx_wrapper.r_cnt [0]),
    .S(_012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:276.3-286.6|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'h0)
  ) _153_ (
    .C(clk),
    .CE(\dut.baud_rate_gen_trx_wrapper.o_tick ),
    .D(_038_[1]),
    .Q(\dut.fsm_uart_tx_wrapper.r_cnt [1]),
    .S(_012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:276.3-286.6|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'h0)
  ) _154_ (
    .C(clk),
    .CE(\dut.baud_rate_gen_trx_wrapper.o_tick ),
    .D(_038_[2]),
    .Q(\dut.fsm_uart_tx_wrapper.r_cnt [2]),
    .S(_012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:276.3-286.6|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'h0)
  ) _155_ (
    .C(clk),
    .CE(\dut.baud_rate_gen_trx_wrapper.o_tick ),
    .D(_038_[3]),
    .Q(\dut.fsm_uart_tx_wrapper.r_cnt [3]),
    .S(_012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:259.3-273.6|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _156_ (
    .C(clk),
    .CE(1'h1),
    .D(_046_),
    .Q(\dut.fsm_uart_tx_wrapper.r_tx_buffer [0]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:259.3-273.6|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _157_ (
    .C(clk),
    .CE(1'h1),
    .D(_039_),
    .Q(\dut.fsm_uart_tx_wrapper.r_tx_buffer [1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:259.3-273.6|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _158_ (
    .C(clk),
    .CE(1'h1),
    .D(_040_),
    .Q(\dut.fsm_uart_tx_wrapper.r_tx_buffer [2]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:259.3-273.6|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _159_ (
    .C(clk),
    .CE(1'h1),
    .D(_041_),
    .Q(\dut.fsm_uart_tx_wrapper.r_tx_buffer [3]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:259.3-273.6|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _160_ (
    .C(clk),
    .CE(1'h1),
    .D(_042_),
    .Q(\dut.fsm_uart_tx_wrapper.r_tx_buffer [4]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:259.3-273.6|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _161_ (
    .C(clk),
    .CE(1'h1),
    .D(_043_),
    .Q(\dut.fsm_uart_tx_wrapper.r_tx_buffer [5]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:259.3-273.6|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _162_ (
    .C(clk),
    .CE(1'h1),
    .D(_044_),
    .Q(\dut.fsm_uart_tx_wrapper.r_tx_buffer [6]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:259.3-273.6|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _163_ (
    .C(clk),
    .CE(1'h1),
    .D(_045_),
    .Q(\dut.fsm_uart_tx_wrapper.r_tx_buffer [7]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:417.3-431.6|../lib/uart_transceiver.v:81.5-88.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _164_ (
    .C(clk),
    .CE(1'h1),
    .D(\dut.fsm_uart_rx_wrapper.w_cnt_en ),
    .Q(\dut.fsm_uart_rx_wrapper.r_cnt_en ),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:236.3-256.6|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _165_ (
    .C(clk),
    .CE(1'h1),
    .D(\dut.fsm_uart_tx_wrapper.w_tx_done ),
    .Q(\dut.fsm_uart_tx_wrapper.o_tx_done ),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:236.3-256.6|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _166_ (
    .C(clk),
    .CE(\dut.baud_rate_gen_trx_wrapper.o_tick ),
    .D(\dut.fsm_uart_tx_wrapper.w_index_cnt_en ),
    .Q(\dut.fsm_uart_tx_wrapper.r_index_cnt_en ),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:236.3-256.6|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _167_ (
    .C(clk),
    .CE(1'h1),
    .D(\dut.fsm_uart_tx_wrapper.w_tx ),
    .Q(\dut.fsm_uart_tx_wrapper.o_tx ),
    .S(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:236.3-256.6|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _168_ (
    .C(clk),
    .CE(1'h1),
    .D(\dut.fsm_uart_tx_wrapper.w_cnt_en ),
    .Q(\dut.fsm_uart_tx_wrapper.r_cnt_en ),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:28.19-38.4|../lib/uart_transceiver.v:147.3-150.6|../lib/uart_transceiver.v:64.5-72.4|C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _169_ (
    .C(clk),
    .CE(1'h1),
    .D(i_tx_start),
    .Q(\dut.fsm_uart_tx_wrapper.r_tx_regA ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'hf202)
  ) _170_ (
    .I0(\dut.fsm_uart_tx_wrapper.r_tx_buffer [7]),
    .I1(_047_[1]),
    .I2(\dut.fsm_uart_tx_wrapper.r_load ),
    .I3(i_tx_data[7]),
    .O(_045_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:47.26-48.41" *)
  LUT5 #(
    .INIT(32'd4278248162)
  ) _171_ (
    .I0(\dut.fsm_uart_tx_wrapper.r_tx_buffer [1]),
    .I1(_047_[1]),
    .I2(\dut.fsm_uart_tx_wrapper.r_tx_buffer [2]),
    .I3(i_tx_data[1]),
    .I4(\dut.fsm_uart_tx_wrapper.r_load ),
    .O(_039_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:47.26-48.41" *)
  LUT5 #(
    .INIT(32'd4278248162)
  ) _172_ (
    .I0(\dut.fsm_uart_tx_wrapper.r_tx_buffer [2]),
    .I1(_047_[1]),
    .I2(\dut.fsm_uart_tx_wrapper.r_tx_buffer [3]),
    .I3(i_tx_data[2]),
    .I4(\dut.fsm_uart_tx_wrapper.r_load ),
    .O(_040_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:47.26-48.41" *)
  LUT5 #(
    .INIT(32'd4278248162)
  ) _173_ (
    .I0(\dut.fsm_uart_tx_wrapper.r_tx_buffer [3]),
    .I1(_047_[1]),
    .I2(\dut.fsm_uart_tx_wrapper.r_tx_buffer [4]),
    .I3(i_tx_data[3]),
    .I4(\dut.fsm_uart_tx_wrapper.r_load ),
    .O(_041_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:47.26-48.41" *)
  LUT5 #(
    .INIT(32'd4278248162)
  ) _174_ (
    .I0(\dut.fsm_uart_tx_wrapper.r_tx_buffer [4]),
    .I1(_047_[1]),
    .I2(\dut.fsm_uart_tx_wrapper.r_tx_buffer [5]),
    .I3(i_tx_data[4]),
    .I4(\dut.fsm_uart_tx_wrapper.r_load ),
    .O(_042_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:47.26-48.41" *)
  LUT5 #(
    .INIT(32'd4278248162)
  ) _175_ (
    .I0(\dut.fsm_uart_tx_wrapper.r_tx_buffer [5]),
    .I1(_047_[1]),
    .I2(\dut.fsm_uart_tx_wrapper.r_tx_buffer [6]),
    .I3(i_tx_data[5]),
    .I4(\dut.fsm_uart_tx_wrapper.r_load ),
    .O(_043_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:47.26-48.41" *)
  LUT5 #(
    .INIT(32'd4278248162)
  ) _176_ (
    .I0(\dut.fsm_uart_tx_wrapper.r_tx_buffer [6]),
    .I1(_047_[1]),
    .I2(\dut.fsm_uart_tx_wrapper.r_tx_buffer [7]),
    .I3(i_tx_data[6]),
    .I4(\dut.fsm_uart_tx_wrapper.r_load ),
    .O(_044_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\Renesas Electronics\\Go Configure Software Hub\\external\\yosys\\share\\xilinx/lut_map.v:47.26-48.41" *)
  LUT5 #(
    .INIT(32'd4278248162)
  ) _177_ (
    .I0(\dut.fsm_uart_tx_wrapper.r_tx_buffer [0]),
    .I1(_047_[1]),
    .I2(\dut.fsm_uart_tx_wrapper.r_tx_buffer [1]),
    .I3(i_tx_data[0]),
    .I4(\dut.fsm_uart_tx_wrapper.r_load ),
    .O(_046_)
  );
  assign _019_[4:1] = \dut.baud_rate_gen_trx_wrapper.r_count [4:1];
  assign _021_[4:0] = _018_;
  assign _022_[4:0] = _020_;
  assign _024_[2:1] = \dut.fsm_uart_rx_wrapper.r_index [2:1];
  assign _026_[2:0] = _023_;
  assign _027_[2:0] = _025_;
  assign _029_[0] = \dut.fsm_uart_rx_wrapper.r_cnt [0];
  assign _032_[2:1] = \dut.fsm_uart_tx_wrapper.r_index [2:1];
  assign _034_[2:0] = _031_;
  assign _035_[2:0] = _033_;
  assign _037_[0] = \dut.fsm_uart_tx_wrapper.r_cnt [0];
  assign _047_[4:2] = { \dut.fsm_uart_tx_wrapper.r_index [2], \dut.fsm_uart_tx_wrapper.r_index [0], \dut.fsm_uart_tx_wrapper.r_index [1] };
  assign { _048_[4:3], _048_[1:0] } = { rst, \dut.fsm_uart_tx_wrapper.w_tx_done , _047_[1], \dut.fsm_uart_tx_wrapper.r_index [2] };
  assign _049_[1] = rst;
  assign _050_[4:2] = { \dut.fsm_uart_rx_wrapper.r_index [2], \dut.fsm_uart_rx_wrapper.r_index [0], \dut.fsm_uart_rx_wrapper.r_index [1] };
  assign { _051_[5], _051_[3:2], _051_[0] } = { rst, \dut.fsm_uart_rx_wrapper.w_read_data , \dut.fsm_uart_rx_wrapper.r_state [3], rx };
  assign { _052_[4:2], _052_[0] } = { rst, _050_[1], \dut.fsm_uart_rx_wrapper.w_rx_done , \dut.fsm_uart_rx_wrapper.r_index [2] };
  assign { _053_[5:2], _053_[0] } = { rst, \dut.fsm_uart_tx_wrapper.r_state [2], _047_[1], \dut.fsm_uart_tx_wrapper.w_load , \dut.fsm_uart_tx_wrapper.r_index [2] };
  assign clk_en = 1'h1;
  assign \dut.baud_rate_gen_trx_wrapper.i_clk  = clk;
  assign \dut.baud_rate_gen_trx_wrapper.i_rst  = rst;
  assign \dut.fsm_uart_rx_wrapper.i_clk  = clk;
  assign \dut.fsm_uart_rx_wrapper.i_rst  = rst;
  assign \dut.fsm_uart_rx_wrapper.i_rx  = rx;
  assign \dut.fsm_uart_rx_wrapper.i_tick  = \dut.baud_rate_gen_trx_wrapper.o_tick ;
  assign \dut.fsm_uart_rx_wrapper.r_state [2:1] = { \dut.fsm_uart_rx_wrapper.w_read_data , \dut.fsm_uart_rx_wrapper.w_rx_done  };
  assign \dut.fsm_uart_tx_wrapper.i_clk  = clk;
  assign \dut.fsm_uart_tx_wrapper.i_rst  = rst;
  assign \dut.fsm_uart_tx_wrapper.i_tick  = \dut.baud_rate_gen_trx_wrapper.o_tick ;
  assign \dut.fsm_uart_tx_wrapper.i_tx_data  = i_tx_data;
  assign \dut.fsm_uart_tx_wrapper.i_tx_start  = i_tx_start;
  assign { \dut.fsm_uart_tx_wrapper.r_state [3], \dut.fsm_uart_tx_wrapper.r_state [1] } = { \dut.fsm_uart_tx_wrapper.w_load , \dut.fsm_uart_tx_wrapper.w_tx_done  };
  assign \dut.i_clk  = clk;
  assign \dut.i_rst  = rst;
  assign \dut.i_rx  = rx;
  assign \dut.i_tx_data  = i_tx_data;
  assign \dut.i_tx_start  = i_tx_start;
  assign \dut.o_rx_data  = \dut.fsm_uart_rx_wrapper.o_rx_data ;
  assign \dut.o_rx_done  = \dut.fsm_uart_rx_wrapper.o_rx_done ;
  assign \dut.o_tx  = \dut.fsm_uart_tx_wrapper.o_tx ;
  assign \dut.o_tx_done  = \dut.fsm_uart_tx_wrapper.o_tx_done ;
  assign \dut.w_tick  = \dut.baud_rate_gen_trx_wrapper.o_tick ;
  assign o_rx_data = \dut.fsm_uart_rx_wrapper.o_rx_data ;
  assign o_rx_done = \dut.fsm_uart_rx_wrapper.o_rx_done ;
  assign o_rx_done_en = 1'h1;
  assign o_tx_done = \dut.fsm_uart_tx_wrapper.o_tx_done ;
  assign o_tx_done_en = 1'h1;
  assign tx = \dut.fsm_uart_tx_wrapper.o_tx ;
  assign tx_en = 1'h1;
endmodule
