Loading plugins phase: Elapsed time ==> 0s.108ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ActiveFirmwareBootloadableV4p0.cyprj -d CY8C4248AZI-L475 -s G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.481ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.130ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ActiveFirmwareBootloadableV4p0.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ActiveFirmwareBootloadableV4p0.cyprj -dcpsoc3 ActiveFirmwareBootloadableV4p0.v -verilog
======================================================================

======================================================================
Compiling:  ActiveFirmwareBootloadableV4p0.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ActiveFirmwareBootloadableV4p0.cyprj -dcpsoc3 ActiveFirmwareBootloadableV4p0.v -verilog
======================================================================

======================================================================
Compiling:  ActiveFirmwareBootloadableV4p0.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ActiveFirmwareBootloadableV4p0.cyprj -dcpsoc3 -verilog ActiveFirmwareBootloadableV4p0.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Dec 30 06:41:24 2024


======================================================================
Compiling:  ActiveFirmwareBootloadableV4p0.v
Program  :   vpp
Options  :    -yv2 -q10 ActiveFirmwareBootloadableV4p0.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Dec 30 06:41:24 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ACTIVEInput_v1_3\ACTIVEInput_v1_3.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ActiveFirmwareBootloadableV4p0.ctl'.
G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ACTIVEInput_v1_3\ACTIVEInput_v1_3.v (line 47, col 32):  Note: Substituting module 'add_vi_vv' for '+'.
G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ACTIVEInput_v1_3\ACTIVEInput_v1_3.v (line 107, col 34):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  ActiveFirmwareBootloadableV4p0.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ActiveFirmwareBootloadableV4p0.cyprj -dcpsoc3 -verilog ActiveFirmwareBootloadableV4p0.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Dec 30 06:41:25 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\codegentemp\ActiveFirmwareBootloadableV4p0.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\codegentemp\ActiveFirmwareBootloadableV4p0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ACTIVEInput_v1_3\ACTIVEInput_v1_3.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  ActiveFirmwareBootloadableV4p0.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ActiveFirmwareBootloadableV4p0.cyprj -dcpsoc3 -verilog ActiveFirmwareBootloadableV4p0.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Dec 30 06:41:25 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\codegentemp\ActiveFirmwareBootloadableV4p0.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\codegentemp\ActiveFirmwareBootloadableV4p0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ACTIVEInput_v1_3\ACTIVEInput_v1_3.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_3979
	Net_3980
	Net_3981
	Net_3982
	Net_3983
	Net_3984
	Net_3985
	\ACTIVEInput_1:MODULE_1:b_31\
	\ACTIVEInput_1:MODULE_1:b_30\
	\ACTIVEInput_1:MODULE_1:b_29\
	\ACTIVEInput_1:MODULE_1:b_28\
	\ACTIVEInput_1:MODULE_1:b_27\
	\ACTIVEInput_1:MODULE_1:b_26\
	\ACTIVEInput_1:MODULE_1:b_25\
	\ACTIVEInput_1:MODULE_1:b_24\
	\ACTIVEInput_1:MODULE_1:b_23\
	\ACTIVEInput_1:MODULE_1:b_22\
	\ACTIVEInput_1:MODULE_1:b_21\
	\ACTIVEInput_1:MODULE_1:b_20\
	\ACTIVEInput_1:MODULE_1:b_19\
	\ACTIVEInput_1:MODULE_1:b_18\
	\ACTIVEInput_1:MODULE_1:b_17\
	\ACTIVEInput_1:MODULE_1:b_16\
	\ACTIVEInput_1:MODULE_1:b_15\
	\ACTIVEInput_1:MODULE_1:b_14\
	\ACTIVEInput_1:MODULE_1:b_13\
	\ACTIVEInput_1:MODULE_1:b_12\
	\ACTIVEInput_1:MODULE_1:b_11\
	\ACTIVEInput_1:MODULE_1:b_10\
	\ACTIVEInput_1:MODULE_1:b_9\
	\ACTIVEInput_1:MODULE_1:b_8\
	\ACTIVEInput_1:MODULE_1:b_7\
	\ACTIVEInput_1:MODULE_1:b_6\
	\ACTIVEInput_1:MODULE_1:b_5\
	\ACTIVEInput_1:MODULE_1:b_4\
	\ACTIVEInput_1:MODULE_1:b_3\
	\ACTIVEInput_1:MODULE_1:b_2\
	\ACTIVEInput_1:MODULE_1:b_1\
	\ACTIVEInput_1:MODULE_1:b_0\
	\ACTIVEInput_1:MODULE_1:g2:a0:a_31\
	\ACTIVEInput_1:MODULE_1:g2:a0:a_30\
	\ACTIVEInput_1:MODULE_1:g2:a0:a_29\
	\ACTIVEInput_1:MODULE_1:g2:a0:a_28\
	\ACTIVEInput_1:MODULE_1:g2:a0:a_27\
	\ACTIVEInput_1:MODULE_1:g2:a0:a_26\
	\ACTIVEInput_1:MODULE_1:g2:a0:a_25\
	\ACTIVEInput_1:MODULE_1:g2:a0:a_24\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_31\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_30\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_29\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_28\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_27\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_26\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_25\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_24\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_23\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_22\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_21\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_20\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_19\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_18\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_17\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_16\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_15\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_14\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_13\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_12\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_11\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_10\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_9\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_8\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_7\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_6\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_5\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_4\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_3\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_2\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_1\
	\ACTIVEInput_1:MODULE_1:g2:a0:b_0\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_31\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_30\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_29\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_28\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_27\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_26\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_25\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_24\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_23\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_22\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_21\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_20\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_19\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_18\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_17\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_16\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_15\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_14\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_13\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_12\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_11\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_10\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_9\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_8\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_7\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_6\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_5\
	\ACTIVEInput_1:MODULE_1:g2:a0:s_4\
	\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\ACTIVEInput_1:MODULE_2:b_31\
	\ACTIVEInput_1:MODULE_2:b_30\
	\ACTIVEInput_1:MODULE_2:b_29\
	\ACTIVEInput_1:MODULE_2:b_28\
	\ACTIVEInput_1:MODULE_2:b_27\
	\ACTIVEInput_1:MODULE_2:b_26\
	\ACTIVEInput_1:MODULE_2:b_25\
	\ACTIVEInput_1:MODULE_2:b_24\
	\ACTIVEInput_1:MODULE_2:b_23\
	\ACTIVEInput_1:MODULE_2:b_22\
	\ACTIVEInput_1:MODULE_2:b_21\
	\ACTIVEInput_1:MODULE_2:b_20\
	\ACTIVEInput_1:MODULE_2:b_19\
	\ACTIVEInput_1:MODULE_2:b_18\
	\ACTIVEInput_1:MODULE_2:b_17\
	\ACTIVEInput_1:MODULE_2:b_16\
	\ACTIVEInput_1:MODULE_2:b_15\
	\ACTIVEInput_1:MODULE_2:b_14\
	\ACTIVEInput_1:MODULE_2:b_13\
	\ACTIVEInput_1:MODULE_2:b_12\
	\ACTIVEInput_1:MODULE_2:b_11\
	\ACTIVEInput_1:MODULE_2:b_10\
	\ACTIVEInput_1:MODULE_2:b_9\
	\ACTIVEInput_1:MODULE_2:b_8\
	\ACTIVEInput_1:MODULE_2:b_7\
	\ACTIVEInput_1:MODULE_2:b_6\
	\ACTIVEInput_1:MODULE_2:b_5\
	\ACTIVEInput_1:MODULE_2:b_4\
	\ACTIVEInput_1:MODULE_2:b_3\
	\ACTIVEInput_1:MODULE_2:b_2\
	\ACTIVEInput_1:MODULE_2:b_1\
	\ACTIVEInput_1:MODULE_2:b_0\
	\ACTIVEInput_1:MODULE_2:g2:a0:a_31\
	\ACTIVEInput_1:MODULE_2:g2:a0:a_30\
	\ACTIVEInput_1:MODULE_2:g2:a0:a_29\
	\ACTIVEInput_1:MODULE_2:g2:a0:a_28\
	\ACTIVEInput_1:MODULE_2:g2:a0:a_27\
	\ACTIVEInput_1:MODULE_2:g2:a0:a_26\
	\ACTIVEInput_1:MODULE_2:g2:a0:a_25\
	\ACTIVEInput_1:MODULE_2:g2:a0:a_24\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_31\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_30\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_29\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_28\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_27\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_26\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_25\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_24\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_23\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_22\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_21\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_20\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_19\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_18\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_17\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_16\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_15\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_14\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_13\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_12\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_11\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_10\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_9\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_8\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_7\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_6\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_5\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_4\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_3\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_2\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_1\
	\ACTIVEInput_1:MODULE_2:g2:a0:b_0\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_31\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_30\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_29\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_28\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_27\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_26\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_25\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_24\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_23\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_22\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_21\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_20\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_19\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_18\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_17\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_16\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_15\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_14\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_13\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_12\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_11\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_10\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_9\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_8\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_7\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_6\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_5\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_4\
	\ACTIVEInput_1:MODULE_2:g2:a0:s_3\
	\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\TimestampTimer:TimerUDB:ctrl_ten\
	\TimestampTimer:TimerUDB:ctrl_cmode_0\
	\TimestampTimer:TimerUDB:ctrl_tmode_1\
	\TimestampTimer:TimerUDB:ctrl_tmode_0\
	\TimestampTimer:TimerUDB:ctrl_ic_1\
	\TimestampTimer:TimerUDB:ctrl_ic_0\
	Net_3873
	Net_3872
	Net_4241
	Net_4242
	Net_4243
	Net_4245
	Net_4246
	Net_4247
	Net_4248
	Net_5197
	Net_5198
	Net_5199
	Net_5201
	Net_5202
	Net_5203
	Net_5204

    Synthesized names
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_31\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_30\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_29\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_28\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_27\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_26\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_25\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_24\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_23\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_22\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_21\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_20\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_19\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_18\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_17\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_16\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_15\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_14\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_13\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_12\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_11\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_10\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_9\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_8\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_7\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_6\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_5\
	\ACTIVEInput_1:add_vi_vv_MODGEN_1_4\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_31\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_30\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_29\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_28\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_27\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_26\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_25\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_24\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_23\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_22\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_21\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_20\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_19\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_18\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_17\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_16\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_15\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_14\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_13\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_12\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_11\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_10\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_9\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_8\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_7\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_6\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_5\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_4\
	\ACTIVEInput_1:add_vi_vv_MODGEN_2_3\

Deleted 244 User equations/components.
Deleted 57 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__IN1_net_0
Aliasing tmpOE__VDDIO_BUFFERED_net_0 to tmpOE__IN1_net_0
Aliasing tmpOE__VDDIO_UNBUFFERED_net_0 to tmpOE__IN1_net_0
Aliasing tmpOE__IN0_net_0 to tmpOE__IN1_net_0
Aliasing tmpOE__DAC_OUT_net_0 to tmpOE__IN1_net_0
Aliasing \IDAC:Net_3\ to tmpOE__IN1_net_0
Aliasing \USBUART:Net_287\ to zero
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__IN1_net_0
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__IN1_net_0
Aliasing \USBUART:Net_155\ to zero
Aliasing \USBUART:Net_162\ to zero
Aliasing \USBUART:Net_165\ to zero
Aliasing \USBUART:Net_167\ to zero
Aliasing \USBUART:Net_170\ to zero
Aliasing \USBUART:Net_173\ to zero
Aliasing \USBUART:Net_189\ to zero
Aliasing \USBUART:Net_186\ to zero
Aliasing \AB_SELECT:status_1\ to zero
Aliasing \AB_SELECT:status_2\ to zero
Aliasing \AB_SELECT:status_3\ to zero
Aliasing \AB_SELECT:status_4\ to zero
Aliasing \AB_SELECT:status_5\ to zero
Aliasing \AB_SELECT:status_6\ to zero
Aliasing \AB_SELECT:status_7\ to zero
Aliasing \RESET_AB_SELECT:clk\ to zero
Aliasing \RESET_AB_SELECT:rst\ to zero
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:a_23\ to zero
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:a_22\ to zero
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:a_21\ to zero
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:a_20\ to zero
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:a_19\ to zero
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:a_18\ to zero
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:a_17\ to zero
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:a_16\ to zero
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:a_15\ to zero
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:a_14\ to zero
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:a_13\ to zero
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:a_12\ to zero
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:a_11\ to zero
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:a_10\ to zero
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:a_9\ to zero
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:a_8\ to zero
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:a_7\ to zero
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:a_6\ to zero
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:a_5\ to zero
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:a_4\ to zero
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__IN1_net_0
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:a_23\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:a_22\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:a_21\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:a_20\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:a_19\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:a_18\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:a_17\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:a_16\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:a_15\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:a_14\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:a_13\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:a_12\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:a_11\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:a_10\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:a_9\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:a_8\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:a_7\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:a_6\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:a_5\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:a_4\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:a_3\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__IN1_net_0
Aliasing \COUNTERB:Net_75\ to zero
Aliasing \COUNTERB:Net_66\ to zero
Aliasing \COUNTERB:Net_82\ to zero
Aliasing \COUNTERB:Net_72\ to zero
Aliasing \TimestampTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \TimestampTimer:TimerUDB:trigger_enable\ to tmpOE__IN1_net_0
Aliasing \TimestampTimer:TimerUDB:status_6\ to zero
Aliasing \TimestampTimer:TimerUDB:status_5\ to zero
Aliasing \TimestampTimer:TimerUDB:status_4\ to zero
Aliasing \TimestampTimer:TimerUDB:status_0\ to \TimestampTimer:TimerUDB:tc_i\
Aliasing \RESET_TIMESTAMP:clk\ to zero
Aliasing \RESET_TIMESTAMP:rst\ to zero
Aliasing tmpOE__T1_net_0 to tmpOE__IN1_net_0
Aliasing tmpOE__T2_net_0 to tmpOE__IN1_net_0
Aliasing \COUNTERA:Net_75\ to zero
Aliasing \COUNTERA:Net_66\ to zero
Aliasing \COUNTERA:Net_82\ to zero
Aliasing \COUNTERA:Net_72\ to zero
Aliasing \COUNTER2A:Net_75\ to zero
Aliasing \COUNTER2A:Net_66\ to zero
Aliasing \COUNTER2A:Net_82\ to zero
Aliasing \COUNTER2A:Net_72\ to zero
Aliasing \COUNTER1A:Net_75\ to zero
Aliasing \COUNTER1A:Net_66\ to zero
Aliasing \COUNTER1A:Net_82\ to zero
Aliasing \COUNTER1A:Net_72\ to zero
Aliasing \SWAP:clk\ to zero
Aliasing \SWAP:rst\ to zero
Aliasing \TimestampTimer:TimerUDB:capture_last\\D\ to zero
Aliasing \TimestampTimer:TimerUDB:hwEnable_reg\\D\ to \TimestampTimer:TimerUDB:run_mode\
Aliasing \TimestampTimer:TimerUDB:capture_out_reg_i\\D\ to \TimestampTimer:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire one[6] = tmpOE__IN1_net_0[1]
Removing Lhs of wire tmpOE__VDDIO_BUFFERED_net_0[9] = tmpOE__IN1_net_0[1]
Removing Lhs of wire tmpOE__VDDIO_UNBUFFERED_net_0[16] = tmpOE__IN1_net_0[1]
Removing Lhs of wire tmpOE__IN0_net_0[23] = tmpOE__IN1_net_0[1]
Removing Lhs of wire tmpOE__DAC_OUT_net_0[38] = tmpOE__IN1_net_0[1]
Removing Lhs of wire \IDAC:Net_3\[45] = tmpOE__IN1_net_0[1]
Removing Lhs of wire \USBUART:Net_203\[46] = zero[2]
Removing Lhs of wire \USBUART:Net_287\[47] = zero[2]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[49] = tmpOE__IN1_net_0[1]
Removing Lhs of wire \USBUART:dma_nrq_7\[65] = zero[2]
Removing Lhs of wire \USBUART:dma_nrq_6\[66] = zero[2]
Removing Lhs of wire \USBUART:dma_nrq_5\[67] = zero[2]
Removing Lhs of wire \USBUART:dma_nrq_4\[68] = zero[2]
Removing Lhs of wire \USBUART:dma_nrq_3\[69] = zero[2]
Removing Lhs of wire \USBUART:dma_nrq_2\[70] = zero[2]
Removing Lhs of wire \USBUART:dma_nrq_1\[71] = zero[2]
Removing Lhs of wire \USBUART:dma_nrq_0\[72] = zero[2]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[82] = tmpOE__IN1_net_0[1]
Removing Lhs of wire \USBUART:Net_155\[87] = zero[2]
Removing Lhs of wire \USBUART:Net_162\[88] = zero[2]
Removing Lhs of wire \USBUART:Net_165\[89] = zero[2]
Removing Lhs of wire \USBUART:Net_167\[90] = zero[2]
Removing Lhs of wire \USBUART:Net_170\[91] = zero[2]
Removing Lhs of wire \USBUART:Net_173\[92] = zero[2]
Removing Lhs of wire \USBUART:Net_189\[93] = zero[2]
Removing Lhs of wire \USBUART:Net_186\[94] = zero[2]
Removing Lhs of wire \ACTIVE_DATA:status_7\[97] = Net_3497_7[98]
Removing Lhs of wire \ACTIVE_DATA:status_6\[99] = Net_3497_6[100]
Removing Lhs of wire \ACTIVE_DATA:status_5\[101] = Net_3497_5[102]
Removing Lhs of wire \ACTIVE_DATA:status_4\[103] = Net_3497_4[104]
Removing Lhs of wire \ACTIVE_DATA:status_3\[105] = Net_3497_3[106]
Removing Lhs of wire \ACTIVE_DATA:status_2\[107] = Net_3497_2[108]
Removing Lhs of wire \ACTIVE_DATA:status_1\[109] = Net_3497_1[110]
Removing Lhs of wire \ACTIVE_DATA:status_0\[111] = Net_3497_0[112]
Removing Lhs of wire \AB_SELECT:status_0\[122] = Net_5099[121]
Removing Lhs of wire \AB_SELECT:status_1\[123] = zero[2]
Removing Lhs of wire \AB_SELECT:status_2\[124] = zero[2]
Removing Lhs of wire \AB_SELECT:status_3\[125] = zero[2]
Removing Lhs of wire \AB_SELECT:status_4\[126] = zero[2]
Removing Lhs of wire \AB_SELECT:status_5\[127] = zero[2]
Removing Lhs of wire \AB_SELECT:status_6\[128] = zero[2]
Removing Lhs of wire \AB_SELECT:status_7\[129] = zero[2]
Removing Rhs of wire Net_5217[136] = \SWAP:control_out_0\[932]
Removing Rhs of wire Net_5217[136] = \SWAP:control_0\[955]
Removing Rhs of wire Net_4947[137] = \mux_3:tmp__mux_3_reg\[135]
Removing Rhs of wire Net_4493[139] = \mux_4:tmp__mux_4_reg\[138]
Removing Lhs of wire \RESET_AB_SELECT:clk\[140] = zero[2]
Removing Lhs of wire \RESET_AB_SELECT:rst\[141] = zero[2]
Removing Rhs of wire Net_4251[142] = \RESET_AB_SELECT:control_out_0\[143]
Removing Rhs of wire Net_4251[142] = \RESET_AB_SELECT:control_0\[166]
Removing Lhs of wire \ACTIVEInput_1:add_vi_vv_MODGEN_1_3\[174] = \ACTIVEInput_1:MODULE_1:g2:a0:s_3\[357]
Removing Lhs of wire \ACTIVEInput_1:add_vi_vv_MODGEN_1_2\[175] = \ACTIVEInput_1:MODULE_1:g2:a0:s_2\[358]
Removing Lhs of wire \ACTIVEInput_1:add_vi_vv_MODGEN_1_1\[176] = \ACTIVEInput_1:MODULE_1:g2:a0:s_1\[359]
Removing Lhs of wire \ACTIVEInput_1:add_vi_vv_MODGEN_1_0\[177] = \ACTIVEInput_1:MODULE_1:g2:a0:s_0\[360]
Removing Lhs of wire \ACTIVEInput_1:add_vi_vv_MODGEN_2_2\[198] = \ACTIVEInput_1:MODULE_2:g2:a0:s_2\[557]
Removing Lhs of wire \ACTIVEInput_1:add_vi_vv_MODGEN_2_1\[199] = \ACTIVEInput_1:MODULE_2:g2:a0:s_1\[558]
Removing Lhs of wire \ACTIVEInput_1:add_vi_vv_MODGEN_2_0\[200] = \ACTIVEInput_1:MODULE_2:g2:a0:s_0\[559]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_23\[241] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_22\[242] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_21\[243] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_20\[244] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_19\[245] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_18\[246] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_17\[247] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_16\[248] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_15\[249] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_14\[250] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_13\[251] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_12\[252] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_11\[253] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_10\[254] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_9\[255] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_8\[256] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_7\[257] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_6\[258] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_5\[259] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_4\[260] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_3\[261] = \ACTIVEInput_1:MODIN1_3\[262]
Removing Lhs of wire \ACTIVEInput_1:MODIN1_3\[262] = \ACTIVEInput_1:count_3\[170]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_2\[263] = \ACTIVEInput_1:MODIN1_2\[264]
Removing Lhs of wire \ACTIVEInput_1:MODIN1_2\[264] = \ACTIVEInput_1:count_2\[171]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_1\[265] = \ACTIVEInput_1:MODIN1_1\[266]
Removing Lhs of wire \ACTIVEInput_1:MODIN1_1\[266] = \ACTIVEInput_1:count_1\[172]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:a_0\[267] = \ACTIVEInput_1:MODIN1_0\[268]
Removing Lhs of wire \ACTIVEInput_1:MODIN1_0\[268] = \ACTIVEInput_1:count_0\[173]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[398] = tmpOE__IN1_net_0[1]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[399] = tmpOE__IN1_net_0[1]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_23\[440] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_22\[441] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_21\[442] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_20\[443] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_19\[444] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_18\[445] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_17\[446] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_16\[447] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_15\[448] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_14\[449] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_13\[450] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_12\[451] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_11\[452] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_10\[453] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_9\[454] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_8\[455] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_7\[456] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_6\[457] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_5\[458] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_4\[459] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_3\[460] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_2\[461] = \ACTIVEInput_1:MODIN2_2\[462]
Removing Lhs of wire \ACTIVEInput_1:MODIN2_2\[462] = \ACTIVEInput_1:bits_2\[186]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_1\[463] = \ACTIVEInput_1:MODIN2_1\[464]
Removing Lhs of wire \ACTIVEInput_1:MODIN2_1\[464] = \ACTIVEInput_1:bits_1\[187]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:a_0\[465] = \ACTIVEInput_1:MODIN2_0\[466]
Removing Lhs of wire \ACTIVEInput_1:MODIN2_0\[466] = \ACTIVEInput_1:bits_0\[188]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[597] = tmpOE__IN1_net_0[1]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[598] = tmpOE__IN1_net_0[1]
Removing Lhs of wire \COUNTERB:Net_81\[604] = Net_4029[616]
Removing Lhs of wire \COUNTERB:Net_75\[605] = zero[2]
Removing Lhs of wire \COUNTERB:Net_69\[606] = Net_4872[120]
Removing Lhs of wire \COUNTERB:Net_66\[607] = zero[2]
Removing Lhs of wire \COUNTERB:Net_82\[608] = zero[2]
Removing Lhs of wire \COUNTERB:Net_72\[609] = zero[2]
Removing Lhs of wire \TimestampTimer:TimerUDB:ctrl_enable\[630] = \TimestampTimer:TimerUDB:control_7\[622]
Removing Lhs of wire \TimestampTimer:TimerUDB:ctrl_cmode_1\[632] = zero[2]
Removing Rhs of wire \TimestampTimer:TimerUDB:timer_enable\[641] = \TimestampTimer:TimerUDB:runmode_enable\[654]
Removing Rhs of wire \TimestampTimer:TimerUDB:run_mode\[642] = \TimestampTimer:TimerUDB:hwEnable\[643]
Removing Lhs of wire \TimestampTimer:TimerUDB:run_mode\[642] = \TimestampTimer:TimerUDB:control_7\[622]
Removing Lhs of wire \TimestampTimer:TimerUDB:trigger_enable\[645] = tmpOE__IN1_net_0[1]
Removing Lhs of wire \TimestampTimer:TimerUDB:tc_i\[647] = \TimestampTimer:TimerUDB:status_tc\[644]
Removing Lhs of wire \TimestampTimer:TimerUDB:capt_fifo_load_int\[653] = \TimestampTimer:TimerUDB:capt_fifo_load\[640]
Removing Lhs of wire \TimestampTimer:TimerUDB:status_6\[656] = zero[2]
Removing Lhs of wire \TimestampTimer:TimerUDB:status_5\[657] = zero[2]
Removing Lhs of wire \TimestampTimer:TimerUDB:status_4\[658] = zero[2]
Removing Lhs of wire \TimestampTimer:TimerUDB:status_0\[659] = \TimestampTimer:TimerUDB:status_tc\[644]
Removing Lhs of wire \TimestampTimer:TimerUDB:status_1\[660] = \TimestampTimer:TimerUDB:capt_fifo_load\[640]
Removing Rhs of wire \TimestampTimer:TimerUDB:status_2\[661] = \TimestampTimer:TimerUDB:fifo_full\[662]
Removing Rhs of wire \TimestampTimer:TimerUDB:status_3\[663] = \TimestampTimer:TimerUDB:fifo_nempty\[664]
Removing Rhs of wire Net_4252[666] = \RESET_TIMESTAMP:control_out_0\[850]
Removing Rhs of wire Net_4252[666] = \RESET_TIMESTAMP:control_0\[873]
Removing Lhs of wire \TimestampTimer:TimerUDB:cs_addr_2\[668] = Net_4252[666]
Removing Lhs of wire \TimestampTimer:TimerUDB:cs_addr_1\[669] = \TimestampTimer:TimerUDB:trig_reg\[655]
Removing Lhs of wire \TimestampTimer:TimerUDB:cs_addr_0\[670] = \TimestampTimer:TimerUDB:per_zero\[646]
Removing Lhs of wire \RESET_TIMESTAMP:clk\[848] = zero[2]
Removing Lhs of wire \RESET_TIMESTAMP:rst\[849] = zero[2]
Removing Lhs of wire tmpOE__T1_net_0[875] = tmpOE__IN1_net_0[1]
Removing Lhs of wire tmpOE__T2_net_0[881] = tmpOE__IN1_net_0[1]
Removing Lhs of wire \COUNTERA:Net_81\[888] = Net_3915[847]
Removing Lhs of wire \COUNTERA:Net_75\[889] = zero[2]
Removing Lhs of wire \COUNTERA:Net_69\[890] = Net_4479[117]
Removing Lhs of wire \COUNTERA:Net_66\[891] = zero[2]
Removing Lhs of wire \COUNTERA:Net_82\[892] = zero[2]
Removing Lhs of wire \COUNTERA:Net_72\[893] = zero[2]
Removing Lhs of wire \COUNTER2A:Net_81\[905] = Net_5143[903]
Removing Lhs of wire \COUNTER2A:Net_75\[906] = zero[2]
Removing Lhs of wire \COUNTER2A:Net_69\[907] = INPUT2[3]
Removing Lhs of wire \COUNTER2A:Net_66\[908] = zero[2]
Removing Lhs of wire \COUNTER2A:Net_82\[909] = zero[2]
Removing Lhs of wire \COUNTER2A:Net_72\[910] = zero[2]
Removing Lhs of wire \COUNTER1A:Net_81\[918] = Net_5128[901]
Removing Lhs of wire \COUNTER1A:Net_75\[919] = zero[2]
Removing Lhs of wire \COUNTER1A:Net_69\[920] = INPUT1[24]
Removing Lhs of wire \COUNTER1A:Net_66\[921] = zero[2]
Removing Lhs of wire \COUNTER1A:Net_82\[922] = zero[2]
Removing Lhs of wire \COUNTER1A:Net_72\[923] = zero[2]
Removing Lhs of wire \SWAP:clk\[930] = zero[2]
Removing Lhs of wire \SWAP:rst\[931] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:iOE2\\D\[969] = \ACTIVEInput_1:iOE1\[168]
Removing Lhs of wire \ACTIVEInput_1:iOE1\\D\[970] = \ACTIVEInput_1:iOE\[169]
Removing Lhs of wire \TimestampTimer:TimerUDB:capture_last\\D\[996] = zero[2]
Removing Lhs of wire \TimestampTimer:TimerUDB:tc_reg_i\\D\[997] = \TimestampTimer:TimerUDB:status_tc\[644]
Removing Lhs of wire \TimestampTimer:TimerUDB:hwEnable_reg\\D\[998] = \TimestampTimer:TimerUDB:control_7\[622]
Removing Lhs of wire \TimestampTimer:TimerUDB:capture_out_reg_i\\D\[999] = \TimestampTimer:TimerUDB:capt_fifo_load\[640]

------------------------------------------------------
Aliased 0 equations, 172 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__IN1_net_0' (cost = 0):
tmpOE__IN1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_3998' (cost = 0):
Net_3998 <= (not Net_5099);

Note:  Virtual signal Net_4947 with ( cost: 200 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
Net_4947 <= ((not Net_5217 and INPUT2)
	OR (INPUT1 and Net_5217));

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\ACTIVEInput_1:count_0\);

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\ACTIVEInput_1:MODULE_1:g2:a0:s_0\ <= (not \ACTIVEInput_1:count_0\);

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\ACTIVEInput_1:bits_0\);

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:s_0\' (cost = 0):
\ACTIVEInput_1:MODULE_2:g2:a0:s_0\ <= (not \ACTIVEInput_1:bits_0\);

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\TimestampTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\TimestampTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\TimestampTimer:TimerUDB:timer_enable\' (cost = 0):
\TimestampTimer:TimerUDB:timer_enable\ <= (\TimestampTimer:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\ACTIVEInput_1:count_1\ and \ACTIVEInput_1:count_0\));

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:s_1\' (cost = 8):
\ACTIVEInput_1:MODULE_1:g2:a0:s_1\ <= ((not \ACTIVEInput_1:count_0\ and \ACTIVEInput_1:count_1\)
	OR (not \ACTIVEInput_1:count_1\ and \ACTIVEInput_1:count_0\));

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\ACTIVEInput_1:bits_1\ and \ACTIVEInput_1:bits_0\));

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:s_1\' (cost = 16):
\ACTIVEInput_1:MODULE_2:g2:a0:s_1\ <= ((not \ACTIVEInput_1:bits_0\ and \ACTIVEInput_1:bits_1\)
	OR (not \ACTIVEInput_1:bits_1\ and \ACTIVEInput_1:bits_0\));

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\ACTIVEInput_1:bits_2\ and \ACTIVEInput_1:bits_1\ and \ACTIVEInput_1:bits_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\ACTIVEInput_1:count_2\ and \ACTIVEInput_1:count_1\ and \ACTIVEInput_1:count_0\));

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:s_2\' (cost = 12):
\ACTIVEInput_1:MODULE_1:g2:a0:s_2\ <= ((not \ACTIVEInput_1:count_1\ and \ACTIVEInput_1:count_2\)
	OR (not \ACTIVEInput_1:count_0\ and \ACTIVEInput_1:count_2\)
	OR (not \ACTIVEInput_1:count_2\ and \ACTIVEInput_1:count_1\ and \ACTIVEInput_1:count_0\));

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\ACTIVEInput_1:count_3\ and \ACTIVEInput_1:count_2\ and \ACTIVEInput_1:count_1\ and \ACTIVEInput_1:count_0\));

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:s_2\' (cost = 24):
\ACTIVEInput_1:MODULE_2:g2:a0:s_2\ <= ((not \ACTIVEInput_1:bits_1\ and \ACTIVEInput_1:bits_2\)
	OR (not \ACTIVEInput_1:bits_0\ and \ACTIVEInput_1:bits_2\)
	OR (not \ACTIVEInput_1:bits_2\ and \ACTIVEInput_1:bits_1\ and \ACTIVEInput_1:bits_0\));

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:s_3\' (cost = 16):
\ACTIVEInput_1:MODULE_1:g2:a0:s_3\ <= ((not \ACTIVEInput_1:count_2\ and \ACTIVEInput_1:count_3\)
	OR (not \ACTIVEInput_1:count_1\ and \ACTIVEInput_1:count_3\)
	OR (not \ACTIVEInput_1:count_0\ and \ACTIVEInput_1:count_3\)
	OR (not \ACTIVEInput_1:count_3\ and \ACTIVEInput_1:count_2\ and \ACTIVEInput_1:count_1\ and \ACTIVEInput_1:count_0\));

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 54 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \TimestampTimer:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[369] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[379] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[389] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[568] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[578] = zero[2]
Removing Lhs of wire \ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[588] = zero[2]
Removing Lhs of wire \TimestampTimer:TimerUDB:capt_fifo_load\[640] = zero[2]
Removing Lhs of wire \TimestampTimer:TimerUDB:trig_reg\[655] = \TimestampTimer:TimerUDB:control_7\[622]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ActiveFirmwareBootloadableV4p0.cyprj" -dcpsoc3 ActiveFirmwareBootloadableV4p0.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.342ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Monday, 30 December 2024 06:41:26
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ActiveFirmwareBootloadableV4p0.cyprj -d CY8C4248AZI-L475 ActiveFirmwareBootloadableV4p0.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \ACTIVEInput_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \ACTIVEInput_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \TimestampTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \TimestampTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock timer_clock to clock HFClk because it is a pass-through
Assigning clock MYNEWCLOCK_2 to clock HFClk because it is a pass-through
Assigning clock MYNEWCLOCK_3 to clock HFClk because it is a pass-through
Assigning clock MYNEWCLOCK_1 to clock HFClk because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 11: Automatic-assigning  clock 'Clock_2'. Signal=Net_5128_ff11
    Fixed Function Clock 12: Automatic-assigning  clock 'Clock_1'. Signal=Net_5143_ff12
    Fixed Function Clock 13: Automatic-assigning  clock 'timer_clock_1'. Signal=Net_3915_ff13
    Fixed Function Clock 14: Automatic-assigning  clock 'timer_clock_2'. Signal=Net_4029_ff14
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \TimestampTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: HFClk was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFClk, EnableOut: Constant 1
    UDB Clk/Enable \TimestampTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: HFClk was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFClk, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_4493:macrocell.q
        Effective Clock: Net_4493:macrocell.q
        Enable Signal: True
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_5099_split, Duplicate of Net_3988_split 
    MacroCell: Name=Net_5099_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_4947 * !\ACTIVEInput_1:tDATAOUT_6\ * 
              \ACTIVEInput_1:tDATAOUT_5\ * \ACTIVEInput_1:tDATAOUT_4\ * 
              \ACTIVEInput_1:tDATAOUT_3\ * \ACTIVEInput_1:tDATAOUT_2\ * 
              \ACTIVEInput_1:tDATAOUT_1\ * \ACTIVEInput_1:tDATAOUT_0\
            + !\ACTIVEInput_1:bits_2\
            + !\ACTIVEInput_1:bits_1\
            + !\ACTIVEInput_1:bits_0\
            + !\ACTIVEInput_1:was7F\
        );
        Output = Net_5099_split (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN1(0)__PA ,
            fb => INPUT2 ,
            pad => IN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VDDIO_BUFFERED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => VDDIO_BUFFERED(0)__PA ,
            analog_term => Net_3466 ,
            pad => VDDIO_BUFFERED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VDDIO_UNBUFFERED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => VDDIO_UNBUFFERED(0)__PA ,
            analog_term => Net_3465 ,
            pad => VDDIO_UNBUFFERED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN0(0)__PA ,
            fb => INPUT1 ,
            pad => IN0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DAC_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DAC_OUT(0)__PA ,
            analog_term => Net_3462 ,
            pad => DAC_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            pin_input => \USBUART:Net_254\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            pin_input => \USBUART:Net_235\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = T1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => T1(0)__PA ,
            pin_input => Net_4947 ,
            pad => T1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = T2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => T2(0)__PA ,
            pin_input => Net_4493 ,
            pad => T2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_3988_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_4947 * !\ACTIVEInput_1:tDATAOUT_6\ * 
              \ACTIVEInput_1:tDATAOUT_5\ * \ACTIVEInput_1:tDATAOUT_4\ * 
              \ACTIVEInput_1:tDATAOUT_3\ * \ACTIVEInput_1:tDATAOUT_2\ * 
              \ACTIVEInput_1:tDATAOUT_1\ * \ACTIVEInput_1:tDATAOUT_0\
            + !\ACTIVEInput_1:bits_2\
            + !\ACTIVEInput_1:bits_1\
            + !\ACTIVEInput_1:bits_0\
            + !\ACTIVEInput_1:was7F\
        );
        Output = Net_3988_split (fanout=2)

    MacroCell: Name=Net_4479, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4963 * !Net_5099
        );
        Output = Net_4479 (fanout=2)

    MacroCell: Name=Net_4872, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4963 * Net_5099
        );
        Output = Net_4872 (fanout=2)

    MacroCell: Name=Net_4947, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              INPUT2 * !Net_5217
            + INPUT1 * Net_5217
        );
        Output = Net_4947 (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_4493, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              INPUT2 * Net_5217
            + INPUT1 * !Net_5217
        );
        Output = Net_4493 (fanout=24)

    MacroCell: Name=\ACTIVEInput_1:was7F_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4947 * !Net_4251 * \ACTIVEInput_1:bits_2\ * 
              \ACTIVEInput_1:bits_1\ * \ACTIVEInput_1:bits_0\ * 
              !\ACTIVEInput_1:tDATAOUT_6\ * \ACTIVEInput_1:tDATAOUT_5\ * 
              \ACTIVEInput_1:tDATAOUT_4\ * \ACTIVEInput_1:tDATAOUT_3\ * 
              \ACTIVEInput_1:tDATAOUT_2\ * \ACTIVEInput_1:tDATAOUT_1\ * 
              \ACTIVEInput_1:tDATAOUT_0\
        );
        Output = \ACTIVEInput_1:was7F_split\ (fanout=1)

    MacroCell: Name=\ACTIVEInput_1:iOE_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_4947 * !Net_4251 * !\ACTIVEInput_1:tDATAOUT_6\ * 
              \ACTIVEInput_1:tDATAOUT_5\ * \ACTIVEInput_1:tDATAOUT_4\ * 
              \ACTIVEInput_1:tDATAOUT_3\ * \ACTIVEInput_1:tDATAOUT_2\ * 
              \ACTIVEInput_1:tDATAOUT_1\ * \ACTIVEInput_1:tDATAOUT_0\
            + !Net_4251 * !\ACTIVEInput_1:bits_1\
            + !Net_4251 * !\ACTIVEInput_1:bits_0\
            + Net_4251 * !\ACTIVEInput_1:iOE\
        );
        Output = \ACTIVEInput_1:iOE_split\ (fanout=1)

    MacroCell: Name=\TimestampTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TimestampTimer:TimerUDB:control_7\ * 
              \TimestampTimer:TimerUDB:per_zero\
        );
        Output = \TimestampTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=Net_3497_7, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3497_7 * \ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\ * \ACTIVEInput_1:newDATAOUT_7\
            + Net_3497_7 * \ACTIVEInput_1:count_3\ * !\ACTIVEInput_1:count_2\ * 
              !\ACTIVEInput_1:count_1\ * !\ACTIVEInput_1:count_0\ * 
              !\ACTIVEInput_1:newDATAOUT_7\
        );
        Output = Net_3497_7 (fanout=2)

    MacroCell: Name=Net_3497_6, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3497_6 * \ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\ * \ACTIVEInput_1:newDATAOUT_6\
            + Net_3497_6 * \ACTIVEInput_1:count_3\ * !\ACTIVEInput_1:count_2\ * 
              !\ACTIVEInput_1:count_1\ * !\ACTIVEInput_1:count_0\ * 
              !\ACTIVEInput_1:newDATAOUT_6\
        );
        Output = Net_3497_6 (fanout=2)

    MacroCell: Name=Net_3497_5, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3497_5 * \ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\ * \ACTIVEInput_1:newDATAOUT_5\
            + Net_3497_5 * \ACTIVEInput_1:count_3\ * !\ACTIVEInput_1:count_2\ * 
              !\ACTIVEInput_1:count_1\ * !\ACTIVEInput_1:count_0\ * 
              !\ACTIVEInput_1:newDATAOUT_5\
        );
        Output = Net_3497_5 (fanout=2)

    MacroCell: Name=Net_3497_4, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3497_4 * \ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\ * \ACTIVEInput_1:newDATAOUT_4\
            + Net_3497_4 * \ACTIVEInput_1:count_3\ * !\ACTIVEInput_1:count_2\ * 
              !\ACTIVEInput_1:count_1\ * !\ACTIVEInput_1:count_0\ * 
              !\ACTIVEInput_1:newDATAOUT_4\
        );
        Output = Net_3497_4 (fanout=2)

    MacroCell: Name=Net_3497_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3497_3 * \ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\ * \ACTIVEInput_1:newDATAOUT_3\
            + Net_3497_3 * \ACTIVEInput_1:count_3\ * !\ACTIVEInput_1:count_2\ * 
              !\ACTIVEInput_1:count_1\ * !\ACTIVEInput_1:count_0\ * 
              !\ACTIVEInput_1:newDATAOUT_3\
        );
        Output = Net_3497_3 (fanout=2)

    MacroCell: Name=Net_3497_2, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3497_2 * \ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\ * \ACTIVEInput_1:newDATAOUT_2\
            + Net_3497_2 * \ACTIVEInput_1:count_3\ * !\ACTIVEInput_1:count_2\ * 
              !\ACTIVEInput_1:count_1\ * !\ACTIVEInput_1:count_0\ * 
              !\ACTIVEInput_1:newDATAOUT_2\
        );
        Output = Net_3497_2 (fanout=2)

    MacroCell: Name=Net_3497_1, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3497_1 * \ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\ * \ACTIVEInput_1:newDATAOUT_1\
            + Net_3497_1 * \ACTIVEInput_1:count_3\ * !\ACTIVEInput_1:count_2\ * 
              !\ACTIVEInput_1:count_1\ * !\ACTIVEInput_1:count_0\ * 
              !\ACTIVEInput_1:newDATAOUT_1\
        );
        Output = Net_3497_1 (fanout=2)

    MacroCell: Name=Net_3497_0, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3497_0 * \ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\ * \ACTIVEInput_1:newDATAOUT_0\
            + Net_3497_0 * \ACTIVEInput_1:count_3\ * !\ACTIVEInput_1:count_2\ * 
              !\ACTIVEInput_1:count_1\ * !\ACTIVEInput_1:count_0\ * 
              !\ACTIVEInput_1:newDATAOUT_0\
        );
        Output = Net_3497_0 (fanout=2)

    MacroCell: Name=Net_3988, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_4251 * !Net_3988_split
        );
        Output = Net_3988 (fanout=1)

    MacroCell: Name=Net_4963, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_4963 * \ACTIVEInput_1:count_3\ * !\ACTIVEInput_1:count_2\ * 
              !\ACTIVEInput_1:count_1\ * !\ACTIVEInput_1:count_0\
            + Net_4963 * \ACTIVEInput_1:iOE2\ * !\ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\
            + Net_4963 * !\ACTIVEInput_1:iOE1\ * !\ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\
        );
        Output = Net_4963 (fanout=3)

    MacroCell: Name=Net_5099, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_4251 * !Net_3988_split
        );
        Output = Net_5099 (fanout=3)

    MacroCell: Name=\ACTIVEInput_1:iOE2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACTIVEInput_1:iOE1\
        );
        Output = \ACTIVEInput_1:iOE2\ (fanout=2)

    MacroCell: Name=\ACTIVEInput_1:iOE1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACTIVEInput_1:iOE\
        );
        Output = \ACTIVEInput_1:iOE1\ (fanout=3)

    MacroCell: Name=\ACTIVEInput_1:iOE\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_4251 * !\ACTIVEInput_1:bits_2\
            + \ACTIVEInput_1:iOE_split\
        );
        Output = \ACTIVEInput_1:iOE\ (fanout=2)

    MacroCell: Name=\ACTIVEInput_1:count_3\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACTIVEInput_1:count_2\ * \ACTIVEInput_1:count_1\ * 
              \ACTIVEInput_1:count_0\
        );
        Output = \ACTIVEInput_1:count_3\ (fanout=10)

    MacroCell: Name=\ACTIVEInput_1:count_2\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACTIVEInput_1:count_1\ * \ACTIVEInput_1:count_0\
        );
        Output = \ACTIVEInput_1:count_2\ (fanout=11)

    MacroCell: Name=\ACTIVEInput_1:count_1\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACTIVEInput_1:count_0\
        );
        Output = \ACTIVEInput_1:count_1\ (fanout=12)

    MacroCell: Name=\ACTIVEInput_1:count_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \ACTIVEInput_1:iOE2\ * !\ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\
            + !\ACTIVEInput_1:iOE1\ * !\ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\
        );
        Output = \ACTIVEInput_1:count_0\ (fanout=13)

    MacroCell: Name=\ACTIVEInput_1:newDATAOUT_7\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * !\ACTIVEInput_1:newDATAOUT_7\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * \ACTIVEInput_1:tDATAOUT_6\
            + !Net_4251 * \ACTIVEInput_1:newDATAOUT_7\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * !\ACTIVEInput_1:tDATAOUT_6\
        );
        Output = \ACTIVEInput_1:newDATAOUT_7\ (fanout=2)

    MacroCell: Name=\ACTIVEInput_1:newDATAOUT_6\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * !\ACTIVEInput_1:newDATAOUT_6\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * \ACTIVEInput_1:tDATAOUT_5\
            + !Net_4251 * \ACTIVEInput_1:newDATAOUT_6\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * !\ACTIVEInput_1:tDATAOUT_5\
        );
        Output = \ACTIVEInput_1:newDATAOUT_6\ (fanout=2)

    MacroCell: Name=\ACTIVEInput_1:newDATAOUT_5\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * !\ACTIVEInput_1:newDATAOUT_5\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * \ACTIVEInput_1:tDATAOUT_4\
            + !Net_4251 * \ACTIVEInput_1:newDATAOUT_5\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * !\ACTIVEInput_1:tDATAOUT_4\
        );
        Output = \ACTIVEInput_1:newDATAOUT_5\ (fanout=2)

    MacroCell: Name=\ACTIVEInput_1:newDATAOUT_4\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * !\ACTIVEInput_1:newDATAOUT_4\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * \ACTIVEInput_1:tDATAOUT_3\
            + !Net_4251 * \ACTIVEInput_1:newDATAOUT_4\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * !\ACTIVEInput_1:tDATAOUT_3\
        );
        Output = \ACTIVEInput_1:newDATAOUT_4\ (fanout=2)

    MacroCell: Name=\ACTIVEInput_1:newDATAOUT_3\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * !\ACTIVEInput_1:newDATAOUT_3\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * \ACTIVEInput_1:tDATAOUT_2\
            + !Net_4251 * \ACTIVEInput_1:newDATAOUT_3\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * !\ACTIVEInput_1:tDATAOUT_2\
        );
        Output = \ACTIVEInput_1:newDATAOUT_3\ (fanout=2)

    MacroCell: Name=\ACTIVEInput_1:newDATAOUT_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * !\ACTIVEInput_1:newDATAOUT_2\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * \ACTIVEInput_1:tDATAOUT_1\
            + !Net_4251 * \ACTIVEInput_1:newDATAOUT_2\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * !\ACTIVEInput_1:tDATAOUT_1\
        );
        Output = \ACTIVEInput_1:newDATAOUT_2\ (fanout=2)

    MacroCell: Name=\ACTIVEInput_1:newDATAOUT_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * !\ACTIVEInput_1:newDATAOUT_1\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * \ACTIVEInput_1:tDATAOUT_0\
            + !Net_4251 * \ACTIVEInput_1:newDATAOUT_1\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * !\ACTIVEInput_1:tDATAOUT_0\
        );
        Output = \ACTIVEInput_1:newDATAOUT_1\ (fanout=2)

    MacroCell: Name=\ACTIVEInput_1:newDATAOUT_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4947 * !Net_4251 * \ACTIVEInput_1:newDATAOUT_0\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\
            + Net_4947 * !Net_4251 * !\ACTIVEInput_1:newDATAOUT_0\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\
        );
        Output = \ACTIVEInput_1:newDATAOUT_0\ (fanout=2)

    MacroCell: Name=\ACTIVEInput_1:bits_2\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              Net_4947 * !Net_4251 * !\ACTIVEInput_1:tDATAOUT_6\ * 
              \ACTIVEInput_1:tDATAOUT_5\ * \ACTIVEInput_1:tDATAOUT_4\ * 
              \ACTIVEInput_1:tDATAOUT_3\ * \ACTIVEInput_1:tDATAOUT_2\ * 
              \ACTIVEInput_1:tDATAOUT_1\ * \ACTIVEInput_1:tDATAOUT_0\
            + Net_4947 * !\ACTIVEInput_1:bits_2\ * 
              !\ACTIVEInput_1:tDATAOUT_6\ * \ACTIVEInput_1:tDATAOUT_5\ * 
              \ACTIVEInput_1:tDATAOUT_4\ * \ACTIVEInput_1:tDATAOUT_3\ * 
              \ACTIVEInput_1:tDATAOUT_2\ * \ACTIVEInput_1:tDATAOUT_1\ * 
              \ACTIVEInput_1:tDATAOUT_0\
            + !Net_4251 * \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\
            + Net_4251 * !\ACTIVEInput_1:bits_2\
            + !\ACTIVEInput_1:bits_2\ * !\ACTIVEInput_1:bits_1\
            + !\ACTIVEInput_1:bits_2\ * !\ACTIVEInput_1:bits_0\
        );
        Output = \ACTIVEInput_1:bits_2\ (fanout=13)

    MacroCell: Name=\ACTIVEInput_1:bits_1\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              Net_4947 * !Net_4251 * !\ACTIVEInput_1:tDATAOUT_6\ * 
              \ACTIVEInput_1:tDATAOUT_5\ * \ACTIVEInput_1:tDATAOUT_4\ * 
              \ACTIVEInput_1:tDATAOUT_3\ * \ACTIVEInput_1:tDATAOUT_2\ * 
              \ACTIVEInput_1:tDATAOUT_1\ * \ACTIVEInput_1:tDATAOUT_0\
            + Net_4947 * !\ACTIVEInput_1:bits_1\ * 
              !\ACTIVEInput_1:tDATAOUT_6\ * \ACTIVEInput_1:tDATAOUT_5\ * 
              \ACTIVEInput_1:tDATAOUT_4\ * \ACTIVEInput_1:tDATAOUT_3\ * 
              \ACTIVEInput_1:tDATAOUT_2\ * \ACTIVEInput_1:tDATAOUT_1\ * 
              \ACTIVEInput_1:tDATAOUT_0\
            + !Net_4251 * \ACTIVEInput_1:bits_1\ * \ACTIVEInput_1:bits_0\
            + Net_4251 * !\ACTIVEInput_1:bits_1\
            + !\ACTIVEInput_1:bits_1\ * !\ACTIVEInput_1:bits_0\
        );
        Output = \ACTIVEInput_1:bits_1\ (fanout=14)

    MacroCell: Name=\ACTIVEInput_1:bits_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              Net_4947 * !\ACTIVEInput_1:bits_0\ * 
              !\ACTIVEInput_1:tDATAOUT_6\ * \ACTIVEInput_1:tDATAOUT_5\ * 
              \ACTIVEInput_1:tDATAOUT_4\ * \ACTIVEInput_1:tDATAOUT_3\ * 
              \ACTIVEInput_1:tDATAOUT_2\ * \ACTIVEInput_1:tDATAOUT_1\ * 
              \ACTIVEInput_1:tDATAOUT_0\
            + Net_4251
        );
        Output = \ACTIVEInput_1:bits_0\ (fanout=15)

    MacroCell: Name=\ACTIVEInput_1:tDATAOUT_6\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * \ACTIVEInput_1:tDATAOUT_5\
            + Net_4251 * \ACTIVEInput_1:tDATAOUT_6\
        );
        Output = \ACTIVEInput_1:tDATAOUT_6\ (fanout=9)

    MacroCell: Name=\ACTIVEInput_1:tDATAOUT_5\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * \ACTIVEInput_1:tDATAOUT_4\
            + Net_4251 * \ACTIVEInput_1:tDATAOUT_5\
        );
        Output = \ACTIVEInput_1:tDATAOUT_5\ (fanout=9)

    MacroCell: Name=\ACTIVEInput_1:tDATAOUT_4\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * \ACTIVEInput_1:tDATAOUT_3\
            + Net_4251 * \ACTIVEInput_1:tDATAOUT_4\
        );
        Output = \ACTIVEInput_1:tDATAOUT_4\ (fanout=9)

    MacroCell: Name=\ACTIVEInput_1:tDATAOUT_3\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * \ACTIVEInput_1:tDATAOUT_2\
            + Net_4251 * \ACTIVEInput_1:tDATAOUT_3\
        );
        Output = \ACTIVEInput_1:tDATAOUT_3\ (fanout=9)

    MacroCell: Name=\ACTIVEInput_1:tDATAOUT_2\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * \ACTIVEInput_1:tDATAOUT_1\
            + Net_4251 * \ACTIVEInput_1:tDATAOUT_2\
        );
        Output = \ACTIVEInput_1:tDATAOUT_2\ (fanout=9)

    MacroCell: Name=\ACTIVEInput_1:tDATAOUT_1\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * \ACTIVEInput_1:tDATAOUT_0\
            + Net_4251 * \ACTIVEInput_1:tDATAOUT_1\
        );
        Output = \ACTIVEInput_1:tDATAOUT_1\ (fanout=9)

    MacroCell: Name=\ACTIVEInput_1:tDATAOUT_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_4947 * !Net_4251
            + Net_4251 * \ACTIVEInput_1:tDATAOUT_0\
        );
        Output = \ACTIVEInput_1:tDATAOUT_0\ (fanout=9)

    MacroCell: Name=\ACTIVEInput_1:was7F\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_4251 * \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * !\ACTIVEInput_1:was7F_split\
            + !\ACTIVEInput_1:was7F\ * !\ACTIVEInput_1:was7F_split\
        );
        Output = \ACTIVEInput_1:was7F\ (fanout=2)

    MacroCell: Name=\ACTIVEInput_1:tDATAOUT_7\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * \ACTIVEInput_1:tDATAOUT_6\
            + Net_4251 * \ACTIVEInput_1:tDATAOUT_7\
        );
        Output = \ACTIVEInput_1:tDATAOUT_7\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\TimestampTimer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            cs_addr_2 => Net_4252 ,
            cs_addr_1 => \TimestampTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \TimestampTimer:TimerUDB:per_zero\ ,
            chain_out => \TimestampTimer:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \TimestampTimer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\TimestampTimer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            cs_addr_2 => Net_4252 ,
            cs_addr_1 => \TimestampTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \TimestampTimer:TimerUDB:per_zero\ ,
            chain_in => \TimestampTimer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \TimestampTimer:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TimestampTimer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \TimestampTimer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\TimestampTimer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            cs_addr_2 => Net_4252 ,
            cs_addr_1 => \TimestampTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \TimestampTimer:TimerUDB:per_zero\ ,
            chain_in => \TimestampTimer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \TimestampTimer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TimestampTimer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \TimestampTimer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\TimestampTimer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            cs_addr_2 => Net_4252 ,
            cs_addr_1 => \TimestampTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \TimestampTimer:TimerUDB:per_zero\ ,
            z0_comb => \TimestampTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \TimestampTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \TimestampTimer:TimerUDB:status_2\ ,
            chain_in => \TimestampTimer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TimestampTimer:TimerUDB:sT32:timerdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\ACTIVE_DATA:sts:sts_reg\
        PORT MAP (
            status_7 => Net_3497_7 ,
            status_6 => Net_3497_6 ,
            status_5 => Net_3497_5 ,
            status_4 => Net_3497_4 ,
            status_3 => Net_3497_3 ,
            status_2 => Net_3497_2 ,
            status_1 => Net_3497_1 ,
            status_0 => Net_3497_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\AB_SELECT:sts:sts_reg\
        PORT MAP (
            status_0 => Net_5099 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\TimestampTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_4252 ,
            clock => ClockBlock_HFClk ,
            status_3 => \TimestampTimer:TimerUDB:status_3\ ,
            status_2 => \TimestampTimer:TimerUDB:status_2\ ,
            status_0 => \TimestampTimer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\RESET_AB_SELECT:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RESET_AB_SELECT:control_7\ ,
            control_6 => \RESET_AB_SELECT:control_6\ ,
            control_5 => \RESET_AB_SELECT:control_5\ ,
            control_4 => \RESET_AB_SELECT:control_4\ ,
            control_3 => \RESET_AB_SELECT:control_3\ ,
            control_2 => \RESET_AB_SELECT:control_2\ ,
            control_1 => \RESET_AB_SELECT:control_1\ ,
            control_0 => Net_4251 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\TimestampTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            control_7 => \TimestampTimer:TimerUDB:control_7\ ,
            control_6 => \TimestampTimer:TimerUDB:control_6\ ,
            control_5 => \TimestampTimer:TimerUDB:control_5\ ,
            control_4 => \TimestampTimer:TimerUDB:control_4\ ,
            control_3 => \TimestampTimer:TimerUDB:control_3\ ,
            control_2 => \TimestampTimer:TimerUDB:control_2\ ,
            control_1 => \TimestampTimer:TimerUDB:control_1\ ,
            control_0 => \TimestampTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RESET_TIMESTAMP:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RESET_TIMESTAMP:control_7\ ,
            control_6 => \RESET_TIMESTAMP:control_6\ ,
            control_5 => \RESET_TIMESTAMP:control_5\ ,
            control_4 => \RESET_TIMESTAMP:control_4\ ,
            control_3 => \RESET_TIMESTAMP:control_3\ ,
            control_2 => \RESET_TIMESTAMP:control_2\ ,
            control_1 => \RESET_TIMESTAMP:control_1\ ,
            control_0 => Net_4252 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SWAP:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SWAP:control_7\ ,
            control_6 => \SWAP:control_6\ ,
            control_5 => \SWAP:control_5\ ,
            control_4 => \SWAP:control_4\ ,
            control_3 => \SWAP:control_3\ ,
            control_2 => \SWAP:control_2\ ,
            control_1 => \SWAP:control_1\ ,
            control_0 => Net_5217 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_A
        PORT MAP (
            dmareq => Net_4479 ,
            termout => Net_4332 );
        Properties:
        {
            priority = "00"
        }

    drqcell: Name =DMA_B
        PORT MAP (
            dmareq => Net_4872 ,
            termout => Net_4331 );
        Properties:
        {
            priority = "00"
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART:high_int\
        PORT MAP (
            interrupt => \USBUART:Net_237\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:med_int\
        PORT MAP (
            interrupt => \USBUART:Net_259\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:lo_int\
        PORT MAP (
            interrupt => \USBUART:Net_258\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_100\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Timestamp_ISR
        PORT MAP (
            interrupt => Net_3988 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =COUNTER1A_ISR
        PORT MAP (
            interrupt => Net_5161 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =COUNTER2A_ISR
        PORT MAP (
            interrupt => Net_5162 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    7 :   25 :   32 : 21.88 %
IO                            :    9 :   44 :   53 : 16.98 %
CapSense                      :    0 :    2 :    2 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    4 :    4 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    2 :   30 :   32 :  6.25 %
Timer/Counter/PWM             :    4 :    4 :    8 : 50.00 %
Smart IO Ports                :    0 :    1 :    1 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   47 :   17 :   64 : 73.44 %
  Unique P-terms              :   91 :   37 :  128 : 71.09 %
  Total P-terms               :   94 :      :      :        
  Datapath Cells              :    4 :    4 :    8 : 50.00 %
  Status Cells                :    3 :    5 :    8 : 37.50 %
    Status Registers          :    2 :      :      :        
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    4 :    4 :    8 : 50.00 %
    Control Registers         :    4 :      :      :        
Comparator/Opamp              :    1 :    3 :    4 : 25.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
  8-bit IDAC                  :    1 :    1 :    2 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.994ms
Tech Mapping phase: Elapsed time ==> 1s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
IN1(0)                              : [IOP=(2)][IoId=(1)]                
VDDIO_BUFFERED(0)                   : [IOP=(0)][IoId=(6)]                
VDDIO_UNBUFFERED(0)                 : [IOP=(0)][IoId=(7)]                
IN0(0)                              : [IOP=(2)][IoId=(0)]                
DAC_OUT(0)                          : [IOP=(5)][IoId=(0)]                
\USBUART:Dp(0)\                     : [IOP=(13)][IoId=(0)]               
\USBUART:Dm(0)\                     : [IOP=(13)][IoId=(1)]               
T1(0)                               : [IOP=(3)][IoId=(3)]                
T2(0)                               : [IOP=(3)][IoId=(2)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\USBUART:cy_m0s8_usb\               : USB_[FFB(USB,0)]                   
\IDAC:cy_psoc4_idac\                : CSIDAC8_[FFB(CSIDAC8,0)]           
\Opamp:cy_psoc4_abuf\               : OA_CTB0.OA0                        
\COUNTERB:cy_m0s8_tcpwm_1\          : TCPWM_[FFB(TCPWM,0)]               
\COUNTERA:cy_m0s8_tcpwm_1\          : TCPWM_[FFB(TCPWM,1)]               
\COUNTER2A:cy_m0s8_tcpwm_1\         : TCPWM_[FFB(TCPWM,2)]               
\COUNTER1A:cy_m0s8_tcpwm_1\         : TCPWM_[FFB(TCPWM,3)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Warning: apr.M0093: Opamp \Opamp:cy_psoc4_abuf\ output pin VDDIO_BUFFERED(0) is fixed in an incompatible location [IOP=(0)][IoId=(6)] (App=cydsfit)
Elapsed time ==> 0.2671243s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.633ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0026530 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
Warning: apr.M0042: Bonded pin(s) "P1[2]" are not used in your current design but have been connected in order to route the design. (App=cydsfit)
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_3462 {
    idac2_out
    swhv_3
    amuxbusa_ctb
    P5_P40
    p5_0
  }
  Net: Net_3465 {
    p0_7
    P0_P47
    amuxbusa_csd
    AMUX_DIG_CSD_SWITCH_A_SL
    amuxbridge_dig_csd_a
    AMUX_DIG_CSD_SWITCH_A_SR
    amuxbusa_dig
    AMUX_DIG_SAR_SWITCH_A_SL
    amuxbridge_csd_sar_a
    AMUX_DIG_SAR_SWITCH_A_SR
    amuxbusa_sar
    PASS0_CTB0_A00
    PASS0_CTB0_oa0_vplus
  }
  Net: Net_3466 {
    p1_2
    PASS0_CTB0_D81
    PASS0_CTB0_oa0_vout1
    PASS0_CTB0_A81
    PASS0_CTB0_oa0_vminus
    P1_P52
    amuxbusb_sar
    AMUX_DIG_SAR_SWITCH_B_SR
    amuxbridge_csd_sar_b
    AMUX_DIG_SAR_SWITCH_B_SL
    amuxbusb_dig
    AMUX_DIG_CSD_SWITCH_B_SR
    amuxbridge_dig_csd_b
    AMUX_DIG_CSD_SWITCH_B_SL
    amuxbusb_csd
    P0_P56
    p0_6
  }
}
Map of item to net {
  idac2_out                                        -> Net_3462
  swhv_3                                           -> Net_3462
  amuxbusa_ctb                                     -> Net_3462
  P5_P40                                           -> Net_3462
  p5_0                                             -> Net_3462
  p0_7                                             -> Net_3465
  P0_P47                                           -> Net_3465
  amuxbusa_csd                                     -> Net_3465
  AMUX_DIG_CSD_SWITCH_A_SL                         -> Net_3465
  amuxbridge_dig_csd_a                             -> Net_3465
  AMUX_DIG_CSD_SWITCH_A_SR                         -> Net_3465
  amuxbusa_dig                                     -> Net_3465
  AMUX_DIG_SAR_SWITCH_A_SL                         -> Net_3465
  amuxbridge_csd_sar_a                             -> Net_3465
  AMUX_DIG_SAR_SWITCH_A_SR                         -> Net_3465
  amuxbusa_sar                                     -> Net_3465
  PASS0_CTB0_A00                                   -> Net_3465
  PASS0_CTB0_oa0_vplus                             -> Net_3465
  p1_2                                             -> Net_3466
  PASS0_CTB0_D81                                   -> Net_3466
  PASS0_CTB0_oa0_vout1                             -> Net_3466
  PASS0_CTB0_A81                                   -> Net_3466
  PASS0_CTB0_oa0_vminus                            -> Net_3466
  P1_P52                                           -> Net_3466
  amuxbusb_sar                                     -> Net_3466
  AMUX_DIG_SAR_SWITCH_B_SR                         -> Net_3466
  amuxbridge_csd_sar_b                             -> Net_3466
  AMUX_DIG_SAR_SWITCH_B_SL                         -> Net_3466
  amuxbusb_dig                                     -> Net_3466
  AMUX_DIG_CSD_SWITCH_B_SR                         -> Net_3466
  amuxbridge_dig_csd_b                             -> Net_3466
  AMUX_DIG_CSD_SWITCH_B_SL                         -> Net_3466
  amuxbusb_csd                                     -> Net_3466
  P0_P56                                           -> Net_3466
  p0_6                                             -> Net_3466
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.044ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   14 :    2 :   16 :  87.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            9.00
                   Pterms :            6.57
               Macrocells :            3.36
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :      12.63 :       5.88
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
datapathcell: Name =\TimestampTimer:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        cs_addr_2 => Net_4252 ,
        cs_addr_1 => \TimestampTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \TimestampTimer:TimerUDB:per_zero\ ,
        z0_comb => \TimestampTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \TimestampTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \TimestampTimer:TimerUDB:status_2\ ,
        chain_in => \TimestampTimer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TimestampTimer:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\TimestampTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_4252 ,
        clock => ClockBlock_HFClk ,
        status_3 => \TimestampTimer:TimerUDB:status_3\ ,
        status_2 => \TimestampTimer:TimerUDB:status_2\ ,
        status_0 => \TimestampTimer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\TimestampTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        control_7 => \TimestampTimer:TimerUDB:control_7\ ,
        control_6 => \TimestampTimer:TimerUDB:control_6\ ,
        control_5 => \TimestampTimer:TimerUDB:control_5\ ,
        control_4 => \TimestampTimer:TimerUDB:control_4\ ,
        control_3 => \TimestampTimer:TimerUDB:control_3\ ,
        control_2 => \TimestampTimer:TimerUDB:control_2\ ,
        control_1 => \TimestampTimer:TimerUDB:control_1\ ,
        control_0 => \TimestampTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_3988, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_4251 * !Net_3988_split
        );
        Output = Net_3988 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5099, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_4251 * !Net_3988_split
        );
        Output = Net_5099 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_4479, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4963 * !Net_5099
        );
        Output = Net_4479 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_4872, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4963 * Net_5099
        );
        Output = Net_4872 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ACTIVEInput_1:iOE2\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACTIVEInput_1:iOE1\
        );
        Output = \ACTIVEInput_1:iOE2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACTIVEInput_1:count_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACTIVEInput_1:count_0\
        );
        Output = \ACTIVEInput_1:count_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\TimestampTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TimestampTimer:TimerUDB:control_7\ * 
              \TimestampTimer:TimerUDB:per_zero\
        );
        Output = \TimestampTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ACTIVEInput_1:iOE1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACTIVEInput_1:iOE\
        );
        Output = \ACTIVEInput_1:iOE1\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\TimestampTimer:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        cs_addr_2 => Net_4252 ,
        cs_addr_1 => \TimestampTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \TimestampTimer:TimerUDB:per_zero\ ,
        chain_out => \TimestampTimer:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \TimestampTimer:TimerUDB:sT32:timerdp:u1\

statuscell: Name =\AB_SELECT:sts:sts_reg\
    PORT MAP (
        status_0 => Net_5099 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\RESET_TIMESTAMP:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RESET_TIMESTAMP:control_7\ ,
        control_6 => \RESET_TIMESTAMP:control_6\ ,
        control_5 => \RESET_TIMESTAMP:control_5\ ,
        control_4 => \RESET_TIMESTAMP:control_4\ ,
        control_3 => \RESET_TIMESTAMP:control_3\ ,
        control_2 => \RESET_TIMESTAMP:control_2\ ,
        control_1 => \RESET_TIMESTAMP:control_1\ ,
        control_0 => Net_4252 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ACTIVEInput_1:iOE_split\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_4947 * !Net_4251 * !\ACTIVEInput_1:tDATAOUT_6\ * 
              \ACTIVEInput_1:tDATAOUT_5\ * \ACTIVEInput_1:tDATAOUT_4\ * 
              \ACTIVEInput_1:tDATAOUT_3\ * \ACTIVEInput_1:tDATAOUT_2\ * 
              \ACTIVEInput_1:tDATAOUT_1\ * \ACTIVEInput_1:tDATAOUT_0\
            + !Net_4251 * !\ACTIVEInput_1:bits_1\
            + !Net_4251 * !\ACTIVEInput_1:bits_0\
            + Net_4251 * !\ACTIVEInput_1:iOE\
        );
        Output = \ACTIVEInput_1:iOE_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACTIVEInput_1:bits_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              Net_4947 * !Net_4251 * !\ACTIVEInput_1:tDATAOUT_6\ * 
              \ACTIVEInput_1:tDATAOUT_5\ * \ACTIVEInput_1:tDATAOUT_4\ * 
              \ACTIVEInput_1:tDATAOUT_3\ * \ACTIVEInput_1:tDATAOUT_2\ * 
              \ACTIVEInput_1:tDATAOUT_1\ * \ACTIVEInput_1:tDATAOUT_0\
            + Net_4947 * !\ACTIVEInput_1:bits_1\ * 
              !\ACTIVEInput_1:tDATAOUT_6\ * \ACTIVEInput_1:tDATAOUT_5\ * 
              \ACTIVEInput_1:tDATAOUT_4\ * \ACTIVEInput_1:tDATAOUT_3\ * 
              \ACTIVEInput_1:tDATAOUT_2\ * \ACTIVEInput_1:tDATAOUT_1\ * 
              \ACTIVEInput_1:tDATAOUT_0\
            + !Net_4251 * \ACTIVEInput_1:bits_1\ * \ACTIVEInput_1:bits_0\
            + Net_4251 * !\ACTIVEInput_1:bits_1\
            + !\ACTIVEInput_1:bits_1\ * !\ACTIVEInput_1:bits_0\
        );
        Output = \ACTIVEInput_1:bits_1\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\ACTIVEInput_1:tDATAOUT_3\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * \ACTIVEInput_1:tDATAOUT_2\
            + Net_4251 * \ACTIVEInput_1:tDATAOUT_3\
        );
        Output = \ACTIVEInput_1:tDATAOUT_3\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACTIVEInput_1:tDATAOUT_2\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * \ACTIVEInput_1:tDATAOUT_1\
            + Net_4251 * \ACTIVEInput_1:tDATAOUT_2\
        );
        Output = \ACTIVEInput_1:tDATAOUT_2\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ACTIVEInput_1:iOE\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_4251 * !\ACTIVEInput_1:bits_2\
            + \ACTIVEInput_1:iOE_split\
        );
        Output = \ACTIVEInput_1:iOE\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\ACTIVEInput_1:bits_2\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              Net_4947 * !Net_4251 * !\ACTIVEInput_1:tDATAOUT_6\ * 
              \ACTIVEInput_1:tDATAOUT_5\ * \ACTIVEInput_1:tDATAOUT_4\ * 
              \ACTIVEInput_1:tDATAOUT_3\ * \ACTIVEInput_1:tDATAOUT_2\ * 
              \ACTIVEInput_1:tDATAOUT_1\ * \ACTIVEInput_1:tDATAOUT_0\
            + Net_4947 * !\ACTIVEInput_1:bits_2\ * 
              !\ACTIVEInput_1:tDATAOUT_6\ * \ACTIVEInput_1:tDATAOUT_5\ * 
              \ACTIVEInput_1:tDATAOUT_4\ * \ACTIVEInput_1:tDATAOUT_3\ * 
              \ACTIVEInput_1:tDATAOUT_2\ * \ACTIVEInput_1:tDATAOUT_1\ * 
              \ACTIVEInput_1:tDATAOUT_0\
            + !Net_4251 * \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\
            + Net_4251 * !\ACTIVEInput_1:bits_2\
            + !\ACTIVEInput_1:bits_2\ * !\ACTIVEInput_1:bits_1\
            + !\ACTIVEInput_1:bits_2\ * !\ACTIVEInput_1:bits_0\
        );
        Output = \ACTIVEInput_1:bits_2\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACTIVEInput_1:was7F_split\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4947 * !Net_4251 * \ACTIVEInput_1:bits_2\ * 
              \ACTIVEInput_1:bits_1\ * \ACTIVEInput_1:bits_0\ * 
              !\ACTIVEInput_1:tDATAOUT_6\ * \ACTIVEInput_1:tDATAOUT_5\ * 
              \ACTIVEInput_1:tDATAOUT_4\ * \ACTIVEInput_1:tDATAOUT_3\ * 
              \ACTIVEInput_1:tDATAOUT_2\ * \ACTIVEInput_1:tDATAOUT_1\ * 
              \ACTIVEInput_1:tDATAOUT_0\
        );
        Output = \ACTIVEInput_1:was7F_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ACTIVEInput_1:bits_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              Net_4947 * !\ACTIVEInput_1:bits_0\ * 
              !\ACTIVEInput_1:tDATAOUT_6\ * \ACTIVEInput_1:tDATAOUT_5\ * 
              \ACTIVEInput_1:tDATAOUT_4\ * \ACTIVEInput_1:tDATAOUT_3\ * 
              \ACTIVEInput_1:tDATAOUT_2\ * \ACTIVEInput_1:tDATAOUT_1\ * 
              \ACTIVEInput_1:tDATAOUT_0\
            + Net_4251
        );
        Output = \ACTIVEInput_1:bits_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACTIVEInput_1:tDATAOUT_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_4947 * !Net_4251
            + Net_4251 * \ACTIVEInput_1:tDATAOUT_0\
        );
        Output = \ACTIVEInput_1:tDATAOUT_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ACTIVEInput_1:tDATAOUT_5\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * \ACTIVEInput_1:tDATAOUT_4\
            + Net_4251 * \ACTIVEInput_1:tDATAOUT_5\
        );
        Output = \ACTIVEInput_1:tDATAOUT_5\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ACTIVEInput_1:tDATAOUT_7\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * \ACTIVEInput_1:tDATAOUT_6\
            + Net_4251 * \ACTIVEInput_1:tDATAOUT_7\
        );
        Output = \ACTIVEInput_1:tDATAOUT_7\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\RESET_AB_SELECT:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RESET_AB_SELECT:control_7\ ,
        control_6 => \RESET_AB_SELECT:control_6\ ,
        control_5 => \RESET_AB_SELECT:control_5\ ,
        control_4 => \RESET_AB_SELECT:control_4\ ,
        control_3 => \RESET_AB_SELECT:control_3\ ,
        control_2 => \RESET_AB_SELECT:control_2\ ,
        control_1 => \RESET_AB_SELECT:control_1\ ,
        control_0 => Net_4251 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_3497_4, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3497_4 * \ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\ * \ACTIVEInput_1:newDATAOUT_4\
            + Net_3497_4 * \ACTIVEInput_1:count_3\ * !\ACTIVEInput_1:count_2\ * 
              !\ACTIVEInput_1:count_1\ * !\ACTIVEInput_1:count_0\ * 
              !\ACTIVEInput_1:newDATAOUT_4\
        );
        Output = Net_3497_4 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3497_3, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3497_3 * \ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\ * \ACTIVEInput_1:newDATAOUT_3\
            + Net_3497_3 * \ACTIVEInput_1:count_3\ * !\ACTIVEInput_1:count_2\ * 
              !\ACTIVEInput_1:count_1\ * !\ACTIVEInput_1:count_0\ * 
              !\ACTIVEInput_1:newDATAOUT_3\
        );
        Output = Net_3497_3 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ACTIVEInput_1:count_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACTIVEInput_1:count_2\ * \ACTIVEInput_1:count_1\ * 
              \ACTIVEInput_1:count_0\
        );
        Output = \ACTIVEInput_1:count_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3497_2, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3497_2 * \ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\ * \ACTIVEInput_1:newDATAOUT_2\
            + Net_3497_2 * \ACTIVEInput_1:count_3\ * !\ACTIVEInput_1:count_2\ * 
              !\ACTIVEInput_1:count_1\ * !\ACTIVEInput_1:count_0\ * 
              !\ACTIVEInput_1:newDATAOUT_2\
        );
        Output = Net_3497_2 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3497_6, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3497_6 * \ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\ * \ACTIVEInput_1:newDATAOUT_6\
            + Net_3497_6 * \ACTIVEInput_1:count_3\ * !\ACTIVEInput_1:count_2\ * 
              !\ACTIVEInput_1:count_1\ * !\ACTIVEInput_1:count_0\ * 
              !\ACTIVEInput_1:newDATAOUT_6\
        );
        Output = Net_3497_6 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3497_0, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3497_0 * \ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\ * \ACTIVEInput_1:newDATAOUT_0\
            + Net_3497_0 * \ACTIVEInput_1:count_3\ * !\ACTIVEInput_1:count_2\ * 
              !\ACTIVEInput_1:count_1\ * !\ACTIVEInput_1:count_0\ * 
              !\ACTIVEInput_1:newDATAOUT_0\
        );
        Output = Net_3497_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3497_7, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3497_7 * \ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\ * \ACTIVEInput_1:newDATAOUT_7\
            + Net_3497_7 * \ACTIVEInput_1:count_3\ * !\ACTIVEInput_1:count_2\ * 
              !\ACTIVEInput_1:count_1\ * !\ACTIVEInput_1:count_0\ * 
              !\ACTIVEInput_1:newDATAOUT_7\
        );
        Output = Net_3497_7 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3497_5, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3497_5 * \ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\ * \ACTIVEInput_1:newDATAOUT_5\
            + Net_3497_5 * \ACTIVEInput_1:count_3\ * !\ACTIVEInput_1:count_2\ * 
              !\ACTIVEInput_1:count_1\ * !\ACTIVEInput_1:count_0\ * 
              !\ACTIVEInput_1:newDATAOUT_5\
        );
        Output = Net_3497_5 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\TimestampTimer:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        cs_addr_2 => Net_4252 ,
        cs_addr_1 => \TimestampTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \TimestampTimer:TimerUDB:per_zero\ ,
        chain_in => \TimestampTimer:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \TimestampTimer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TimestampTimer:TimerUDB:sT32:timerdp:u1\
    Next in chain : \TimestampTimer:TimerUDB:sT32:timerdp:u3\

statuscell: Name =\ACTIVE_DATA:sts:sts_reg\
    PORT MAP (
        status_7 => Net_3497_7 ,
        status_6 => Net_3497_6 ,
        status_5 => Net_3497_5 ,
        status_4 => Net_3497_4 ,
        status_3 => Net_3497_3 ,
        status_2 => Net_3497_2 ,
        status_1 => Net_3497_1 ,
        status_0 => Net_3497_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_4963, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_4963 * \ACTIVEInput_1:count_3\ * !\ACTIVEInput_1:count_2\ * 
              !\ACTIVEInput_1:count_1\ * !\ACTIVEInput_1:count_0\
            + Net_4963 * \ACTIVEInput_1:iOE2\ * !\ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\
            + Net_4963 * !\ACTIVEInput_1:iOE1\ * !\ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\
        );
        Output = Net_4963 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACTIVEInput_1:count_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \ACTIVEInput_1:iOE2\ * !\ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\
            + !\ACTIVEInput_1:iOE1\ * !\ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\
        );
        Output = \ACTIVEInput_1:count_0\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3497_1, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3497_1 * \ACTIVEInput_1:count_3\ * 
              !\ACTIVEInput_1:count_2\ * !\ACTIVEInput_1:count_1\ * 
              !\ACTIVEInput_1:count_0\ * \ACTIVEInput_1:newDATAOUT_1\
            + Net_3497_1 * \ACTIVEInput_1:count_3\ * !\ACTIVEInput_1:count_2\ * 
              !\ACTIVEInput_1:count_1\ * !\ACTIVEInput_1:count_0\ * 
              !\ACTIVEInput_1:newDATAOUT_1\
        );
        Output = Net_3497_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ACTIVEInput_1:count_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ACTIVEInput_1:count_1\ * \ACTIVEInput_1:count_0\
        );
        Output = \ACTIVEInput_1:count_2\ (fanout=11)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ACTIVEInput_1:newDATAOUT_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * !\ACTIVEInput_1:newDATAOUT_2\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * \ACTIVEInput_1:tDATAOUT_1\
            + !Net_4251 * \ACTIVEInput_1:newDATAOUT_2\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * !\ACTIVEInput_1:tDATAOUT_1\
        );
        Output = \ACTIVEInput_1:newDATAOUT_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACTIVEInput_1:newDATAOUT_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4947 * !Net_4251 * \ACTIVEInput_1:newDATAOUT_0\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\
            + Net_4947 * !Net_4251 * !\ACTIVEInput_1:newDATAOUT_0\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\
        );
        Output = \ACTIVEInput_1:newDATAOUT_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ACTIVEInput_1:newDATAOUT_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * !\ACTIVEInput_1:newDATAOUT_1\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * \ACTIVEInput_1:tDATAOUT_0\
            + !Net_4251 * \ACTIVEInput_1:newDATAOUT_1\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * !\ACTIVEInput_1:tDATAOUT_0\
        );
        Output = \ACTIVEInput_1:newDATAOUT_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ACTIVEInput_1:tDATAOUT_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * \ACTIVEInput_1:tDATAOUT_0\
            + Net_4251 * \ACTIVEInput_1:tDATAOUT_1\
        );
        Output = \ACTIVEInput_1:tDATAOUT_1\ (fanout=9)
        Properties               : 
        {
        }
}

datapathcell: Name =\TimestampTimer:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        cs_addr_2 => Net_4252 ,
        cs_addr_1 => \TimestampTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \TimestampTimer:TimerUDB:per_zero\ ,
        chain_in => \TimestampTimer:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \TimestampTimer:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TimestampTimer:TimerUDB:sT32:timerdp:u0\
    Next in chain : \TimestampTimer:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_3988_split, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_4947 * !\ACTIVEInput_1:tDATAOUT_6\ * 
              \ACTIVEInput_1:tDATAOUT_5\ * \ACTIVEInput_1:tDATAOUT_4\ * 
              \ACTIVEInput_1:tDATAOUT_3\ * \ACTIVEInput_1:tDATAOUT_2\ * 
              \ACTIVEInput_1:tDATAOUT_1\ * \ACTIVEInput_1:tDATAOUT_0\
            + !\ACTIVEInput_1:bits_2\
            + !\ACTIVEInput_1:bits_1\
            + !\ACTIVEInput_1:bits_0\
            + !\ACTIVEInput_1:was7F\
        );
        Output = Net_3988_split (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ACTIVEInput_1:newDATAOUT_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * !\ACTIVEInput_1:newDATAOUT_3\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * \ACTIVEInput_1:tDATAOUT_2\
            + !Net_4251 * \ACTIVEInput_1:newDATAOUT_3\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * !\ACTIVEInput_1:tDATAOUT_2\
        );
        Output = \ACTIVEInput_1:newDATAOUT_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACTIVEInput_1:newDATAOUT_6\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * !\ACTIVEInput_1:newDATAOUT_6\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * \ACTIVEInput_1:tDATAOUT_5\
            + !Net_4251 * \ACTIVEInput_1:newDATAOUT_6\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * !\ACTIVEInput_1:tDATAOUT_5\
        );
        Output = \ACTIVEInput_1:newDATAOUT_6\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ACTIVEInput_1:tDATAOUT_6\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * \ACTIVEInput_1:tDATAOUT_5\
            + Net_4251 * \ACTIVEInput_1:tDATAOUT_6\
        );
        Output = \ACTIVEInput_1:tDATAOUT_6\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ACTIVEInput_1:newDATAOUT_7\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * !\ACTIVEInput_1:newDATAOUT_7\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * \ACTIVEInput_1:tDATAOUT_6\
            + !Net_4251 * \ACTIVEInput_1:newDATAOUT_7\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * !\ACTIVEInput_1:tDATAOUT_6\
        );
        Output = \ACTIVEInput_1:newDATAOUT_7\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ACTIVEInput_1:tDATAOUT_4\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * \ACTIVEInput_1:tDATAOUT_3\
            + Net_4251 * \ACTIVEInput_1:tDATAOUT_4\
        );
        Output = \ACTIVEInput_1:tDATAOUT_4\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ACTIVEInput_1:was7F\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_4251 * \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * !\ACTIVEInput_1:was7F_split\
            + !\ACTIVEInput_1:was7F\ * !\ACTIVEInput_1:was7F_split\
        );
        Output = \ACTIVEInput_1:was7F\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ACTIVEInput_1:newDATAOUT_4\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * !\ACTIVEInput_1:newDATAOUT_4\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * \ACTIVEInput_1:tDATAOUT_3\
            + !Net_4251 * \ACTIVEInput_1:newDATAOUT_4\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * !\ACTIVEInput_1:tDATAOUT_3\
        );
        Output = \ACTIVEInput_1:newDATAOUT_4\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ACTIVEInput_1:newDATAOUT_5\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4493)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4251 * !\ACTIVEInput_1:newDATAOUT_5\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * \ACTIVEInput_1:tDATAOUT_4\
            + !Net_4251 * \ACTIVEInput_1:newDATAOUT_5\ * 
              \ACTIVEInput_1:bits_2\ * \ACTIVEInput_1:bits_1\ * 
              \ACTIVEInput_1:bits_0\ * !\ACTIVEInput_1:tDATAOUT_4\
        );
        Output = \ACTIVEInput_1:newDATAOUT_5\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=3, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_4493, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              INPUT2 * Net_5217
            + INPUT1 * !Net_5217
        );
        Output = Net_4493 (fanout=24)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_4947, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              INPUT2 * !Net_5217
            + INPUT1 * Net_5217
        );
        Output = Net_4947 (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\SWAP:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SWAP:control_7\ ,
        control_6 => \SWAP:control_6\ ,
        control_5 => \SWAP:control_5\ ,
        control_4 => \SWAP:control_4\ ,
        control_3 => \SWAP:control_3\ ,
        control_2 => \SWAP:control_2\ ,
        control_1 => \SWAP:control_1\ ,
        control_0 => Net_5217 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Timestamp_ISR
        PORT MAP (
            interrupt => Net_3988 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART:med_int\
        PORT MAP (
            interrupt => \USBUART:Net_259\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_100\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(20)] 
    interrupt: Name =COUNTER2A_ISR
        PORT MAP (
            interrupt => Net_5162 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =COUNTER1A_ISR
        PORT MAP (
            interrupt => Net_5161 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(30)] 
    interrupt: Name =\USBUART:high_int\
        PORT MAP (
            interrupt => \USBUART:Net_237\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(31)] 
    interrupt: Name =\USBUART:lo_int\
        PORT MAP (
            interrupt => \USBUART:Net_258\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =DMA_B
        PORT MAP (
            dmareq => Net_4872 ,
            termout => Net_4331 );
        Properties:
        {
            priority = "00"
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =DMA_A
        PORT MAP (
            dmareq => Net_4479 ,
            termout => Net_4332 );
        Properties:
        {
            priority = "00"
        }
Port 0 contains the following IO cells:
[IoId=6]: 
Pin : Name = VDDIO_BUFFERED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => VDDIO_BUFFERED(0)__PA ,
        analog_term => Net_3466 ,
        pad => VDDIO_BUFFERED(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = VDDIO_UNBUFFERED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => VDDIO_UNBUFFERED(0)__PA ,
        analog_term => Net_3465 ,
        pad => VDDIO_UNBUFFERED(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = P1_P52ctrl
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: NONE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_P52ctrl__PA ,
        pin_input => __ONE__ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = IN0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN0(0)__PA ,
        fb => INPUT1 ,
        pad => IN0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN1(0)__PA ,
        fb => INPUT2 ,
        pad => IN1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = T2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => T2(0)__PA ,
        pin_input => Net_4493 ,
        pad => T2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = T1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => T1(0)__PA ,
        pin_input => Net_4947 ,
        pad => T1(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = DAC_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DAC_OUT(0)__PA ,
        analog_term => Net_3462 ,
        pad => DAC_OUT(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

Port 6 contains the following IO cells:
Port 7 contains the following IO cells:
Port 12 contains the following IO cells:
Port 13 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__IN1_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__IN1_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART:Net_100\ );
        Properties:
        {
            drive_mode = "110"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "1"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "B"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        pin_input => \USBUART:Net_254\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        pin_input => \USBUART:Net_235\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            pll => ClockBlock_PLL0 ,
            dbl => ClockBlock_PLL1 ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_11 => Net_5128_ff11 ,
            ff_div_12 => Net_5143_ff12 ,
            ff_div_13 => Net_3915_ff13 ,
            ff_div_14 => Net_4029_ff14 );
        Properties:
        {
        }
PICU group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    p4usbcell: Name =\USBUART:cy_m0s8_usb\
        PORT MAP (
            dp => \USBUART:Net_254\ ,
            dm => \USBUART:Net_235\ ,
            interrupt_lo => \USBUART:Net_258\ ,
            interrupt_med => \USBUART:Net_259\ ,
            interrupt_hi => \USBUART:Net_237\ ,
            dsi_usb_sof => Net_4080 ,
            dma_req_7 => \USBUART:dma_req_7\ ,
            dma_req_6 => \USBUART:dma_req_6\ ,
            dma_req_5 => \USBUART:dma_req_5\ ,
            dma_req_4 => \USBUART:dma_req_4\ ,
            dma_req_3 => \USBUART:dma_req_3\ ,
            dma_req_2 => \USBUART:dma_req_2\ ,
            dma_req_1 => \USBUART:dma_req_1\ ,
            dma_req_0 => \USBUART:dma_req_0\ );
        Properties:
        {
            cy_registers = ""
        }
LPCOMP group 0: empty
SCB group 0: empty
CSD group 0: empty
CSIDAC8 group 0: 
    8-bit IDAC @ F(CSIDAC8,1): 
    p4csidac8cell: Name =\IDAC:cy_psoc4_idac\
        PORT MAP (
            iout => Net_3462 ,
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 8
        }
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\COUNTER2A:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_5143_ff12 ,
            capture => zero ,
            count => INPUT2 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_5136 ,
            tr_overflow => Net_5168 ,
            tr_compare_match => Net_5148 ,
            line => Net_5138 ,
            line_compl => Net_5139 ,
            interrupt => Net_5162 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\COUNTER1A:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_5128_ff11 ,
            capture => zero ,
            count => INPUT1 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_5124 ,
            tr_overflow => Net_5167 ,
            tr_compare_match => Net_5147 ,
            line => Net_5126 ,
            line_compl => Net_5127 ,
            interrupt => Net_5161 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\COUNTERB:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_4029_ff14 ,
            capture => zero ,
            count => Net_4872 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_4863 ,
            tr_overflow => Net_4862 ,
            tr_compare_match => Net_4864 ,
            line => Net_4865 ,
            line_compl => Net_4866 ,
            interrupt => Net_4861 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,3): 
    m0s8tcpwmcell: Name =\COUNTERA:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_3915_ff13 ,
            capture => zero ,
            count => Net_4479 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_4832 ,
            tr_overflow => Net_4831 ,
            tr_compare_match => Net_4833 ,
            line => Net_4834 ,
            line_compl => Net_4835 ,
            interrupt => Net_4830 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: 
    Comparator/Opamp @ F(OA,0): 
    p4abufcell: Name =\Opamp:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_3465 ,
            vminus => Net_3466 ,
            vout1 => \Opamp:Net_18\ ,
            vout10 => Net_3466 ,
            ctb_dsi_comp => \Opamp:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SmartIO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+------------------------------
   0 |   6 |     * |      NONE |      HI_Z_ANALOG |   VDDIO_BUFFERED(0) | In(__ONE__), Analog(Net_3466)
     |   7 |     * |      NONE |      HI_Z_ANALOG | VDDIO_UNBUFFERED(0) | In(__ONE__), Analog(Net_3465)
-----+-----+-------+-----------+------------------+---------------------+------------------------------
   1 |   2 |       |      NONE |      HI_Z_ANALOG |          P1_P52ctrl | In(__ONE__)
-----+-----+-------+-----------+------------------+---------------------+------------------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |              IN0(0) | FB(INPUT1)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |              IN1(0) | FB(INPUT2)
-----+-----+-------+-----------+------------------+---------------------+------------------------------
   3 |   2 |     * |      NONE |         CMOS_OUT |               T2(0) | In(Net_4493)
     |   3 |     * |      NONE |         CMOS_OUT |               T1(0) | In(Net_4947)
-----+-----+-------+-----------+------------------+---------------------+------------------------------
   5 |   0 |     * |      NONE |      HI_Z_ANALOG |          DAC_OUT(0) | In(__ONE__), Analog(Net_3462)
-----+-----+-------+-----------+------------------+---------------------+------------------------------
  13 |   0 |     * |   FALLING |         CMOS_OUT |     \USBUART:Dp(0)\ | In(\USBUART:Net_254\)
     |   1 |     * |      NONE |         CMOS_OUT |     \USBUART:Dm(0)\ | In(\USBUART:Net_235\)
-------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 1s.640ms
Digital Placement phase: Elapsed time ==> 3s.652ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/2/route_arch-rrg.cydata" --vh2-path "ActiveFirmwareBootloadableV4p0_r.vh2" --pcf-path "ActiveFirmwareBootloadableV4p0.pco" --des-name "ActiveFirmwareBootloadableV4p0" --dsf-path "ActiveFirmwareBootloadableV4p0.dsf" --sdc-path "ActiveFirmwareBootloadableV4p0.sdc" --lib-path "ActiveFirmwareBootloadableV4p0_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.634ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.418ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: ActiveFirmwareBootloadableV4p0_timing.html: Warning-1350: Asynchronous path(s) exist from "CyHFClk" to "IN1(0)_PAD". See the timing report for details. (File=G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ActiveFirmwareBootloadableV4p0_timing.html)
Warning: sta.M0021: ActiveFirmwareBootloadableV4p0_timing.html: Warning-1350: Asynchronous path(s) exist from "CyHFClk" to "IN0(0)_PAD". See the timing report for details. (File=G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ActiveFirmwareBootloadableV4p0_timing.html)
Warning: sta.M0021: ActiveFirmwareBootloadableV4p0_timing.html: Warning-1350: Asynchronous path(s) exist from "IN1(0)_PAD" to "IN0(0)_PAD". See the timing report for details. (File=G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ActiveFirmwareBootloadableV4p0_timing.html)
Warning: sta.M0021: ActiveFirmwareBootloadableV4p0_timing.html: Warning-1350: Asynchronous path(s) exist from "IN1(0)_PAD" to "\SWAP:Sync:ctrl_reg\/control_0". See the timing report for details. (File=G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ActiveFirmwareBootloadableV4p0_timing.html)
Warning: sta.M0021: ActiveFirmwareBootloadableV4p0_timing.html: Warning-1350: Asynchronous path(s) exist from "IN0(0)_PAD" to "IN1(0)_PAD". See the timing report for details. (File=G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ActiveFirmwareBootloadableV4p0_timing.html)
Warning: sta.M0021: ActiveFirmwareBootloadableV4p0_timing.html: Warning-1350: Asynchronous path(s) exist from "IN0(0)_PAD" to "\SWAP:Sync:ctrl_reg\/control_0". See the timing report for details. (File=G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ActiveFirmwareBootloadableV4p0_timing.html)
Warning: sta.M0021: ActiveFirmwareBootloadableV4p0_timing.html: Warning-1350: Asynchronous path(s) exist from "\SWAP:Sync:ctrl_reg\/control_0" to "IN1(0)_PAD". See the timing report for details. (File=G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ActiveFirmwareBootloadableV4p0_timing.html)
Warning: sta.M0021: ActiveFirmwareBootloadableV4p0_timing.html: Warning-1350: Asynchronous path(s) exist from "\SWAP:Sync:ctrl_reg\/control_0" to "IN0(0)_PAD". See the timing report for details. (File=G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ActiveFirmwareBootloadableV4p0_timing.html)
Warning: sta.M0021: ActiveFirmwareBootloadableV4p0_timing.html: Warning-1350: Asynchronous path(s) exist from "IN1(0)_PAD" to "CyHFClk". See the timing report for details. (File=G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ActiveFirmwareBootloadableV4p0_timing.html)
Warning: sta.M0021: ActiveFirmwareBootloadableV4p0_timing.html: Warning-1350: Asynchronous path(s) exist from "IN0(0)_PAD" to "CyHFClk". See the timing report for details. (File=G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ActiveFirmwareBootloadableV4p0_timing.html)
Warning: sta.M0019: ActiveFirmwareBootloadableV4p0_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyHFClk ) to clock ( CyHFClk ). (File=G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ActiveFirmwareBootloadableV4p0_timing.html)
Warning: sta.M0019: ActiveFirmwareBootloadableV4p0_timing.html: Warning-1366: Setup time violation found in a path from clock ( \SWAP:Sync:ctrl_reg\/control_0 ) to clock ( CyHFClk ). (File=G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ActiveFirmwareBootloadableV4p0_timing.html)
Warning: sta.M0019: ActiveFirmwareBootloadableV4p0_timing.html: Warning-1367: Hold time violation found in a path from clock ( CyHFClk ) to clock ( \SWAP:Sync:ctrl_reg\/control_0 ). (File=G:\My Drive\TJH\BEST\Firmware\PSoC4\ActiveFirmware - PSoC4\ActiveFirmwareBootloadableV4p0.cydsn\ActiveFirmwareBootloadableV4p0_timing.html)
Timing report is in ActiveFirmwareBootloadableV4p0_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.768ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.228ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.627ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.627ms
API generation phase: Elapsed time ==> 5s.139ms
Dependency generation phase: Elapsed time ==> 0s.080ms
Cleanup phase: Elapsed time ==> 0s.010ms
