
Lab3.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000001b8  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .stab         0000042c  00000000  00000000  0000020c  2**2
                  CONTENTS, READONLY, DEBUGGING
  2 .stabstr      000006e9  00000000  00000000  00000638  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   8:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  10:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  14:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  18:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  1c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  20:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  24:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  28:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  2c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  30:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  34:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  38:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  3c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  40:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  44:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  48:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  4c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  50:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61
  60:	0e 94 36 00 	call	0x6c	; 0x6c <main>
  64:	0c 94 da 00 	jmp	0x1b4	; 0x1b4 <_exit>

00000068 <__bad_interrupt>:
  68:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000006c <main>:

#define DDRB   *((u8*)0x37)
#define PORTB   *((u8*)0x38)
#define PINB   *(( volatile u8*)0x36)
int main(void)
{
  6c:	df 93       	push	r29
  6e:	cf 93       	push	r28
  70:	cd b7       	in	r28, 0x3d	; 61
  72:	de b7       	in	r29, 0x3e	; 62
    DDRB = 0b00000111;
  74:	e7 e3       	ldi	r30, 0x37	; 55
  76:	f0 e0       	ldi	r31, 0x00	; 0
  78:	87 e0       	ldi	r24, 0x07	; 7
  7a:	80 83       	st	Z, r24
    PORTB = 0b00000111;
  7c:	e8 e3       	ldi	r30, 0x38	; 56
  7e:	f0 e0       	ldi	r31, 0x00	; 0
  80:	87 e0       	ldi	r24, 0x07	; 7
  82:	80 83       	st	Z, r24
    DDRA = 0b00000011;
  84:	ea e3       	ldi	r30, 0x3A	; 58
  86:	f0 e0       	ldi	r31, 0x00	; 0
  88:	83 e0       	ldi	r24, 0x03	; 3
  8a:	80 83       	st	Z, r24
    PORTA &=~ (1<<0);
  8c:	ab e3       	ldi	r26, 0x3B	; 59
  8e:	b0 e0       	ldi	r27, 0x00	; 0
  90:	eb e3       	ldi	r30, 0x3B	; 59
  92:	f0 e0       	ldi	r31, 0x00	; 0
  94:	80 81       	ld	r24, Z
  96:	8e 7f       	andi	r24, 0xFE	; 254
  98:	8c 93       	st	X, r24
    PORTA &=~ (1<<1);
  9a:	ab e3       	ldi	r26, 0x3B	; 59
  9c:	b0 e0       	ldi	r27, 0x00	; 0
  9e:	eb e3       	ldi	r30, 0x3B	; 59
  a0:	f0 e0       	ldi	r31, 0x00	; 0
  a2:	80 81       	ld	r24, Z
  a4:	8d 7f       	andi	r24, 0xFD	; 253
  a6:	8c 93       	st	X, r24

    while(1)
    {
    if(((PINB>>0)&1) == 0)
  a8:	e6 e3       	ldi	r30, 0x36	; 54
  aa:	f0 e0       	ldi	r31, 0x00	; 0
  ac:	80 81       	ld	r24, Z
  ae:	88 2f       	mov	r24, r24
  b0:	90 e0       	ldi	r25, 0x00	; 0
  b2:	81 70       	andi	r24, 0x01	; 1
  b4:	90 70       	andi	r25, 0x00	; 0
  b6:	00 97       	sbiw	r24, 0x00	; 0
  b8:	79 f4       	brne	.+30     	; 0xd8 <main+0x6c>
    {
    	PORTA |= (1<<0);
  ba:	ab e3       	ldi	r26, 0x3B	; 59
  bc:	b0 e0       	ldi	r27, 0x00	; 0
  be:	eb e3       	ldi	r30, 0x3B	; 59
  c0:	f0 e0       	ldi	r31, 0x00	; 0
  c2:	80 81       	ld	r24, Z
  c4:	81 60       	ori	r24, 0x01	; 1
  c6:	8c 93       	st	X, r24
    	PORTA &=~ (1<<1);
  c8:	ab e3       	ldi	r26, 0x3B	; 59
  ca:	b0 e0       	ldi	r27, 0x00	; 0
  cc:	eb e3       	ldi	r30, 0x3B	; 59
  ce:	f0 e0       	ldi	r31, 0x00	; 0
  d0:	80 81       	ld	r24, Z
  d2:	8d 7f       	andi	r24, 0xFD	; 253
  d4:	8c 93       	st	X, r24
  d6:	10 c0       	rjmp	.+32     	; 0xf8 <main+0x8c>

    }else if(((PINA>>0)&1) == 1)
  d8:	e9 e3       	ldi	r30, 0x39	; 57
  da:	f0 e0       	ldi	r31, 0x00	; 0
  dc:	80 81       	ld	r24, Z
  de:	88 2f       	mov	r24, r24
  e0:	90 e0       	ldi	r25, 0x00	; 0
  e2:	81 70       	andi	r24, 0x01	; 1
  e4:	90 70       	andi	r25, 0x00	; 0
  e6:	88 23       	and	r24, r24
  e8:	39 f0       	breq	.+14     	; 0xf8 <main+0x8c>
    {
    	PORTA &=~ (1<<0);
  ea:	ab e3       	ldi	r26, 0x3B	; 59
  ec:	b0 e0       	ldi	r27, 0x00	; 0
  ee:	eb e3       	ldi	r30, 0x3B	; 59
  f0:	f0 e0       	ldi	r31, 0x00	; 0
  f2:	80 81       	ld	r24, Z
  f4:	8e 7f       	andi	r24, 0xFE	; 254
  f6:	8c 93       	st	X, r24


    }
    if(((PINB>>1)&1) == 0)
  f8:	e6 e3       	ldi	r30, 0x36	; 54
  fa:	f0 e0       	ldi	r31, 0x00	; 0
  fc:	80 81       	ld	r24, Z
  fe:	86 95       	lsr	r24
 100:	88 2f       	mov	r24, r24
 102:	90 e0       	ldi	r25, 0x00	; 0
 104:	81 70       	andi	r24, 0x01	; 1
 106:	90 70       	andi	r25, 0x00	; 0
 108:	00 97       	sbiw	r24, 0x00	; 0
 10a:	79 f4       	brne	.+30     	; 0x12a <main+0xbe>
        {
        	PORTA |= (1<<1);
 10c:	ab e3       	ldi	r26, 0x3B	; 59
 10e:	b0 e0       	ldi	r27, 0x00	; 0
 110:	eb e3       	ldi	r30, 0x3B	; 59
 112:	f0 e0       	ldi	r31, 0x00	; 0
 114:	80 81       	ld	r24, Z
 116:	82 60       	ori	r24, 0x02	; 2
 118:	8c 93       	st	X, r24
        	PORTA &=~ (1<<0);
 11a:	ab e3       	ldi	r26, 0x3B	; 59
 11c:	b0 e0       	ldi	r27, 0x00	; 0
 11e:	eb e3       	ldi	r30, 0x3B	; 59
 120:	f0 e0       	ldi	r31, 0x00	; 0
 122:	80 81       	ld	r24, Z
 124:	8e 7f       	andi	r24, 0xFE	; 254
 126:	8c 93       	st	X, r24
 128:	11 c0       	rjmp	.+34     	; 0x14c <main+0xe0>

        }else if(((PINA>>1)&1) == 1)
 12a:	e9 e3       	ldi	r30, 0x39	; 57
 12c:	f0 e0       	ldi	r31, 0x00	; 0
 12e:	80 81       	ld	r24, Z
 130:	86 95       	lsr	r24
 132:	88 2f       	mov	r24, r24
 134:	90 e0       	ldi	r25, 0x00	; 0
 136:	81 70       	andi	r24, 0x01	; 1
 138:	90 70       	andi	r25, 0x00	; 0
 13a:	88 23       	and	r24, r24
 13c:	39 f0       	breq	.+14     	; 0x14c <main+0xe0>
        {
        	PORTA &=~ (1<<1);
 13e:	ab e3       	ldi	r26, 0x3B	; 59
 140:	b0 e0       	ldi	r27, 0x00	; 0
 142:	eb e3       	ldi	r30, 0x3B	; 59
 144:	f0 e0       	ldi	r31, 0x00	; 0
 146:	80 81       	ld	r24, Z
 148:	8d 7f       	andi	r24, 0xFD	; 253
 14a:	8c 93       	st	X, r24
        }
    if(((PINB>>2)&1) == 0)
 14c:	e6 e3       	ldi	r30, 0x36	; 54
 14e:	f0 e0       	ldi	r31, 0x00	; 0
 150:	80 81       	ld	r24, Z
 152:	86 95       	lsr	r24
 154:	86 95       	lsr	r24
 156:	88 2f       	mov	r24, r24
 158:	90 e0       	ldi	r25, 0x00	; 0
 15a:	81 70       	andi	r24, 0x01	; 1
 15c:	90 70       	andi	r25, 0x00	; 0
 15e:	00 97       	sbiw	r24, 0x00	; 0
 160:	79 f4       	brne	.+30     	; 0x180 <main+0x114>
            {
            	PORTA |= (1<<1);
 162:	ab e3       	ldi	r26, 0x3B	; 59
 164:	b0 e0       	ldi	r27, 0x00	; 0
 166:	eb e3       	ldi	r30, 0x3B	; 59
 168:	f0 e0       	ldi	r31, 0x00	; 0
 16a:	80 81       	ld	r24, Z
 16c:	82 60       	ori	r24, 0x02	; 2
 16e:	8c 93       	st	X, r24
            	PORTA |= (1<<0);
 170:	ab e3       	ldi	r26, 0x3B	; 59
 172:	b0 e0       	ldi	r27, 0x00	; 0
 174:	eb e3       	ldi	r30, 0x3B	; 59
 176:	f0 e0       	ldi	r31, 0x00	; 0
 178:	80 81       	ld	r24, Z
 17a:	81 60       	ori	r24, 0x01	; 1
 17c:	8c 93       	st	X, r24
 17e:	94 cf       	rjmp	.-216    	; 0xa8 <main+0x3c>

            }else if(((PINA>>1)&1) == 1)
 180:	e9 e3       	ldi	r30, 0x39	; 57
 182:	f0 e0       	ldi	r31, 0x00	; 0
 184:	80 81       	ld	r24, Z
 186:	86 95       	lsr	r24
 188:	88 2f       	mov	r24, r24
 18a:	90 e0       	ldi	r25, 0x00	; 0
 18c:	81 70       	andi	r24, 0x01	; 1
 18e:	90 70       	andi	r25, 0x00	; 0
 190:	88 23       	and	r24, r24
 192:	09 f4       	brne	.+2      	; 0x196 <main+0x12a>
 194:	89 cf       	rjmp	.-238    	; 0xa8 <main+0x3c>
            {
            	PORTA &=~ (1<<1);
 196:	ab e3       	ldi	r26, 0x3B	; 59
 198:	b0 e0       	ldi	r27, 0x00	; 0
 19a:	eb e3       	ldi	r30, 0x3B	; 59
 19c:	f0 e0       	ldi	r31, 0x00	; 0
 19e:	80 81       	ld	r24, Z
 1a0:	8d 7f       	andi	r24, 0xFD	; 253
 1a2:	8c 93       	st	X, r24
            	PORTA &=~ (1<<0);
 1a4:	ab e3       	ldi	r26, 0x3B	; 59
 1a6:	b0 e0       	ldi	r27, 0x00	; 0
 1a8:	eb e3       	ldi	r30, 0x3B	; 59
 1aa:	f0 e0       	ldi	r31, 0x00	; 0
 1ac:	80 81       	ld	r24, Z
 1ae:	8e 7f       	andi	r24, 0xFE	; 254
 1b0:	8c 93       	st	X, r24
 1b2:	7a cf       	rjmp	.-268    	; 0xa8 <main+0x3c>

000001b4 <_exit>:
 1b4:	f8 94       	cli

000001b6 <__stop_program>:
 1b6:	ff cf       	rjmp	.-2      	; 0x1b6 <__stop_program>
