Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,14
design__inferred_latch__count,0
design__instance__count,7723
design__instance__area,65671.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,4
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0005075574736110866
power__switching__total,0.0003580290940590203
power__leakage__total,6.587305279026623E-8
power__total,0.0008656524587422609
clock__skew__worst_hold__corner:nom_tt_025C_1v80,4.249885452736195
clock__skew__worst_setup__corner:nom_tt_025C_1v80,4.749885508247347
timing__hold__ws__corner:nom_tt_025C_1v80,0.34881376552244486
timing__setup__ws__corner:nom_tt_025C_1v80,2.9397249910876844
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.348814
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,18.239496
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,90
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,4
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,4.723522151558992
clock__skew__worst_setup__corner:nom_ss_100C_1v60,5.223522207070145
timing__hold__ws__corner:nom_ss_100C_1v60,0.9595214894219612
timing__setup__ws__corner:nom_ss_100C_1v60,-0.07569589613818901
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-0.07569589613818901
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.07569589613818901
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.959521
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,1
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,14.350310
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,4
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,4.078348885152865
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,4.578348940664018
timing__hold__ws__corner:nom_ff_n40C_1v95,0.12889500942523863
timing__setup__ws__corner:nom_ff_n40C_1v95,4.064787732568138
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.128895
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.774181
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,110
design__max_fanout_violation__count,4
design__max_cap_violation__count,0
clock__skew__worst_hold,4.7357075157326936
clock__skew__worst_setup,4.571215091395227
timing__hold__ws,0.12379103648093041
timing__setup__ws,-0.1271605079448117
timing__hold__tns,0.0
timing__setup__tns,-0.1271605079448117
timing__hold__wns,0
timing__setup__wns,-0.1271605079448117
timing__hold_vio__count,0
timing__hold_r2r__ws,0.123791
timing__hold_r2r_vio__count,0
timing__setup_vio__count,3
timing__setup_r2r__ws,14.231461
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,7723
design__instance__area__stdcell,65671.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.59231
design__instance__utilization__stdcell,0.59231
design__instance__count__class:buffer,9
design__instance__count__class:inverter,276
design__instance__count__class:sequential_cell,971
design__instance__count__class:multi_input_combinational_cell,4016
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,6604
design__instance__count__class:tap_cell,1577
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,211187
design__violations,0
design__instance__count__class:timing_repair_buffer,797
design__instance__count__class:clock_buffer,14
design__instance__count__class:clock_inverter,2
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,33
antenna__violating__nets,10
antenna__violating__pins,13
route__antenna_violation__count,10
antenna_diodes_count,61
design__instance__count__class:antenna_cell,61
route__net,6099
route__net__special,2
route__drc_errors__iter:1,4384
route__wirelength__iter:1,256570
route__drc_errors__iter:2,2601
route__wirelength__iter:2,254907
route__drc_errors__iter:3,2572
route__wirelength__iter:3,254292
route__drc_errors__iter:4,502
route__wirelength__iter:4,254052
route__drc_errors__iter:5,17
route__wirelength__iter:5,254003
route__drc_errors__iter:6,0
route__wirelength__iter:6,254007
route__drc_errors,0
route__wirelength,254007
route__vias,51929
route__vias__singlecut,51929
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,641.13
timing__unannotated_net__count__corner:nom_tt_025C_1v80,6
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,6
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,6
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,4
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,4.2389075671582255
clock__skew__worst_setup__corner:min_tt_025C_1v80,4.7389076226693785
timing__hold__ws__corner:min_tt_025C_1v80,0.34132719838875547
timing__setup__ws__corner:min_tt_025C_1v80,2.9693803811817636
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.341327
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,18.279114
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,6
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,49
design__max_fanout_violation__count__corner:min_ss_100C_1v60,4
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,4.701242639359917
clock__skew__worst_setup__corner:min_ss_100C_1v60,5.201242694871069
timing__hold__ws__corner:min_ss_100C_1v60,0.9454612915735513
timing__setup__ws__corner:min_ss_100C_1v60,-0.0183710829526471
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-0.0183710829526471
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-0.0183710829526471
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.945461
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,1
timing__setup_r2r__ws__corner:min_ss_100C_1v60,15.511892
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,6
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,4
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,4.071215035884075
clock__skew__worst_setup__corner:min_ff_n40C_1v95,4.571215091395227
timing__hold__ws__corner:min_ff_n40C_1v95,0.12379103648093041
timing__setup__ws__corner:min_ff_n40C_1v95,4.085516929291781
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.123791
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,18.799179
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,6
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,4
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,4.254955619388447
clock__skew__worst_setup__corner:max_tt_025C_1v80,4.7549556748996
timing__hold__ws__corner:max_tt_025C_1v80,0.3588024423574965
timing__setup__ws__corner:max_tt_025C_1v80,2.9127350245065085
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.358802
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,18.191771
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,6
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,110
design__max_fanout_violation__count__corner:max_ss_100C_1v60,4
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,4.7357075157326936
clock__skew__worst_setup__corner:max_ss_100C_1v60,5.235707571243847
timing__hold__ws__corner:max_ss_100C_1v60,0.9772367636154148
timing__setup__ws__corner:max_ss_100C_1v60,-0.1271605079448117
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-0.1271605079448117
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.1271605079448117
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.977237
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,1
timing__setup_r2r__ws__corner:max_ss_100C_1v60,14.231461
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,6
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,4
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,4.082302611499979
clock__skew__worst_setup__corner:max_ff_n40C_1v95,4.582302667011132
timing__hold__ws__corner:max_ff_n40C_1v95,0.13591383958542494
timing__setup__ws__corner:max_ff_n40C_1v95,4.045123461799833
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.135914
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.743975
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,6
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,6
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000682767
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000600863
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000225833
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000600863
design_powergrid__voltage__worst,0.0000600863
design_powergrid__voltage__worst__net:VPWR,1.79993
design_powergrid__drop__worst,0.0000682767
design_powergrid__drop__worst__net:VPWR,0.0000682767
design_powergrid__voltage__worst__net:VGND,0.0000600863
design_powergrid__drop__worst__net:VGND,0.0000600863
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000224000000000000015274565466627532117627197294495999813079833984375
ir__drop__worst,0.00006830000000000000675605404953927290989668108522891998291015625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
