{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1497364706911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497364706912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 11:38:26 2017 " "Processing started: Tue Jun 13 11:38:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497364706912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364706912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Kmeans_CalcMapModule -c Kmeans_CalcMapModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off Kmeans_CalcMapModule -c Kmeans_CalcMapModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364706912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1497364707197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1497364707197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcMap/Kmeans_ControlCalcMap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcMap/Kmeans_ControlCalcMap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Kmeans_ControlCalcMap-arch " "Found design unit 1: Kmeans_ControlCalcMap-arch" {  } { { "../Kmeans_ControlCalcMap/Kmeans_ControlCalcMap.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcMap/Kmeans_ControlCalcMap.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364719206 ""} { "Info" "ISGN_ENTITY_NAME" "1 Kmeans_ControlCalcMap " "Found entity 1: Kmeans_ControlCalcMap" {  } { { "../Kmeans_ControlCalcMap/Kmeans_ControlCalcMap.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcMap/Kmeans_ControlCalcMap.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364719206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364719206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMap/CalcMinDistance.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMap/CalcMinDistance.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CalcMinDistance-arch " "Found design unit 1: CalcMinDistance-arch" {  } { { "../Kmeans_CalcMap/CalcMinDistance.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMap/CalcMinDistance.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364719207 ""} { "Info" "ISGN_ENTITY_NAME" "1 CalcMinDistance " "Found entity 1: CalcMinDistance" {  } { { "../Kmeans_CalcMap/CalcMinDistance.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMap/CalcMinDistance.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364719207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364719207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMap/ShiftReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMap/ShiftReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg-SYN " "Found design unit 1: shiftreg-SYN" {  } { { "../Kmeans_CalcMap/ShiftReg.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMap/ShiftReg.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364719208 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftReg " "Found entity 1: ShiftReg" {  } { { "../Kmeans_CalcMap/ShiftReg.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMap/ShiftReg.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364719208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364719208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMap/Kmeans_CalcMap.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMap/Kmeans_CalcMap.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Kmeans_CalcMap " "Found entity 1: Kmeans_CalcMap" {  } { { "../Kmeans_CalcMap/Kmeans_CalcMap.bdf" "" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMap/Kmeans_CalcMap.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364719208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364719208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Kmeans_CalcMapModule.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Kmeans_CalcMapModule.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Kmeans_CalcMapModule " "Found entity 1: Kmeans_CalcMapModule" {  } { { "Kmeans_CalcMapModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMapModule/Kmeans_CalcMapModule.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364719209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364719209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MinDistance.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MinDistance.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MinDistance-arch " "Found design unit 1: MinDistance-arch" {  } { { "MinDistance.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMapModule/MinDistance.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364719210 ""} { "Info" "ISGN_ENTITY_NAME" "1 MinDistance " "Found entity 1: MinDistance" {  } { { "MinDistance.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMapModule/MinDistance.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364719210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364719210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Kmeans_CalcMapModule " "Elaborating entity \"Kmeans_CalcMapModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1497364719273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kmeans_CalcMap Kmeans_CalcMap:inst1 " "Elaborating entity \"Kmeans_CalcMap\" for hierarchy \"Kmeans_CalcMap:inst1\"" {  } { { "Kmeans_CalcMapModule.bdf" "inst1" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMapModule/Kmeans_CalcMapModule.bdf" { { 392 928 1192 520 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364719287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftReg Kmeans_CalcMap:inst1\|ShiftReg:inst1 " "Elaborating entity \"ShiftReg\" for hierarchy \"Kmeans_CalcMap:inst1\|ShiftReg:inst1\"" {  } { { "../Kmeans_CalcMap/Kmeans_CalcMap.bdf" "inst1" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMap/Kmeans_CalcMap.bdf" { { 72 888 1032 168 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364719292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg Kmeans_CalcMap:inst1\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"Kmeans_CalcMap:inst1\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "../Kmeans_CalcMap/ShiftReg.vhd" "lpm_shiftreg_component" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMap/ShiftReg.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364719306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Kmeans_CalcMap:inst1\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component " "Elaborated megafunction instantiation \"Kmeans_CalcMap:inst1\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "../Kmeans_CalcMap/ShiftReg.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMap/ShiftReg.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364719312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Kmeans_CalcMap:inst1\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component " "Instantiated megafunction \"Kmeans_CalcMap:inst1\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364719312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364719312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364719312 ""}  } { { "../Kmeans_CalcMap/ShiftReg.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMap/ShiftReg.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497364719312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CalcMinDistance Kmeans_CalcMap:inst1\|CalcMinDistance:inst " "Elaborating entity \"CalcMinDistance\" for hierarchy \"Kmeans_CalcMap:inst1\|CalcMinDistance:inst\"" {  } { { "../Kmeans_CalcMap/Kmeans_CalcMap.bdf" "inst" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMap/Kmeans_CalcMap.bdf" { { 72 208 520 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364719314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kmeans_ControlCalcMap Kmeans_ControlCalcMap:inst " "Elaborating entity \"Kmeans_ControlCalcMap\" for hierarchy \"Kmeans_ControlCalcMap:inst\"" {  } { { "Kmeans_CalcMapModule.bdf" "inst" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMapModule/Kmeans_CalcMapModule.bdf" { { 56 224 632 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364719379 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1497364719416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MinDistance MinDistance:inst2 " "Elaborating entity \"MinDistance\" for hierarchy \"MinDistance:inst2\"" {  } { { "Kmeans_CalcMapModule.bdf" "inst2" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMapModule/Kmeans_CalcMapModule.bdf" { { 680 872 1240 856 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364719442 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Kmeans_ControlCalcMap:inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Kmeans_ControlCalcMap:inst\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364720748 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Kmeans_ControlCalcMap:inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Kmeans_ControlCalcMap:inst\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364720748 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Kmeans_CalcMap:inst1\|CalcMinDistance:inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Kmeans_CalcMap:inst1\|CalcMinDistance:inst\|Mult1\"" {  } { { "../Kmeans_CalcMap/CalcMinDistance.vhd" "Mult1" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMap/CalcMinDistance.vhd" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364720748 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Kmeans_CalcMap:inst1\|CalcMinDistance:inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Kmeans_CalcMap:inst1\|CalcMinDistance:inst\|Mult0\"" {  } { { "../Kmeans_CalcMap/CalcMinDistance.vhd" "Mult0" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMap/CalcMinDistance.vhd" 80 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364720748 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1497364720748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364720810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1 " "Instantiated megafunction \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364720811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364720811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364720811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364720811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364720811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364720811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364720811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364720811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364720811 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497364720811 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1\|multcore:mult_core Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364720834 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364720843 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364720862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMapModule/db/add_sub_qgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364720910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364720910 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364720917 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364720925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMapModule/db/add_sub_rgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364720971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364720971 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1\|altshift:external_latency_ffs Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364720978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364721000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0 " "Instantiated megafunction \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364721000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364721000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364721000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364721000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364721000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364721000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364721000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364721000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364721000 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497364721000 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\|multcore:mult_core Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364721012 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364721017 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364721025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ugh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ugh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ugh " "Found entity 1: add_sub_ugh" {  } { { "db/add_sub_ugh.tdf" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMapModule/db/add_sub_ugh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364721071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364721071 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364721077 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364721086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vgh " "Found entity 1: add_sub_vgh" {  } { { "db/add_sub_vgh.tdf" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMapModule/db/add_sub_vgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364721132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364721132 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\|altshift:external_latency_ffs Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364721137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Kmeans_CalcMap:inst1\|CalcMinDistance:inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmeans_CalcMap:inst1\|CalcMinDistance:inst\|lpm_mult:Mult1\"" {  } { { "../Kmeans_CalcMap/CalcMinDistance.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMap/CalcMinDistance.vhd" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364721160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Kmeans_CalcMap:inst1\|CalcMinDistance:inst\|lpm_mult:Mult1 " "Instantiated megafunction \"Kmeans_CalcMap:inst1\|CalcMinDistance:inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364721160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364721160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364721160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364721160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364721160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364721160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364721160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364721160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364721160 ""}  } { { "../Kmeans_CalcMap/CalcMinDistance.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMap/CalcMinDistance.vhd" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497364721160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_u9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_u9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_u9t " "Found entity 1: mult_u9t" {  } { { "db/mult_u9t.tdf" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMapModule/db/mult_u9t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364721209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364721209 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[13\] " "Synthesized away node \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[13\]\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } } { "Kmeans_CalcMapModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMapModule/Kmeans_CalcMapModule.bdf" { { 56 224 632 296 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364721298 "|Kmeans_CalcMapModule|Kmeans_ControlCalcMap:inst|lpm_mult:Mult0|multcore:mult_core|decoder_node[2][13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[12\] " "Synthesized away node \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[12\]\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } } { "Kmeans_CalcMapModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMapModule/Kmeans_CalcMapModule.bdf" { { 56 224 632 296 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364721298 "|Kmeans_CalcMapModule|Kmeans_ControlCalcMap:inst|lpm_mult:Mult0|multcore:mult_core|decoder_node[2][12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[13\] " "Synthesized away node \"Kmeans_ControlCalcMap:inst\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[13\]\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } } { "Kmeans_CalcMapModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMapModule/Kmeans_CalcMapModule.bdf" { { 56 224 632 296 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364721298 "|Kmeans_CalcMapModule|Kmeans_ControlCalcMap:inst|lpm_mult:Mult0|multcore:mult_core|decoder_node[1][13]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1497364721298 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1497364721298 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "496 " "Ignored 496 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "496 " "Ignored 496 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1497364721674 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1497364721674 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Kmeans_ControlCalcMap:inst\|state.VERIFYDIMENSION Kmeans_ControlCalcMap:inst\|state.VERIFYDIMENSION~_emulated Kmeans_ControlCalcMap:inst\|state.VERIFYDIMENSION~1 " "Register \"Kmeans_ControlCalcMap:inst\|state.VERIFYDIMENSION\" is converted into an equivalent circuit using register \"Kmeans_ControlCalcMap:inst\|state.VERIFYDIMENSION~_emulated\" and latch \"Kmeans_ControlCalcMap:inst\|state.VERIFYDIMENSION~1\"" {  } { { "../Kmeans_ControlCalcMap/Kmeans_ControlCalcMap.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcMap/Kmeans_ControlCalcMap.vhd" 57 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497364721690 "|Kmeans_CalcMapModule|Kmeans_ControlCalcMap:inst|state.VERIFYDIMENSION"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Kmeans_ControlCalcMap:inst\|state.RESET Kmeans_ControlCalcMap:inst\|state.RESET~_emulated Kmeans_ControlCalcMap:inst\|state.RESET~1 " "Register \"Kmeans_ControlCalcMap:inst\|state.RESET\" is converted into an equivalent circuit using register \"Kmeans_ControlCalcMap:inst\|state.RESET~_emulated\" and latch \"Kmeans_ControlCalcMap:inst\|state.RESET~1\"" {  } { { "../Kmeans_ControlCalcMap/Kmeans_ControlCalcMap.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcMap/Kmeans_ControlCalcMap.vhd" 57 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497364721690 "|Kmeans_CalcMapModule|Kmeans_ControlCalcMap:inst|state.RESET"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1497364721690 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "next_State\[3\] GND " "Pin \"next_State\[3\]\" is stuck at GND" {  } { { "Kmeans_CalcMapModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMapModule/Kmeans_CalcMapModule.bdf" { { 176 904 1080 192 "next_State\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497364721971 "|Kmeans_CalcMapModule|next_State[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "next_State\[2\] VCC " "Pin \"next_State\[2\]\" is stuck at VCC" {  } { { "Kmeans_CalcMapModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMapModule/Kmeans_CalcMapModule.bdf" { { 176 904 1080 192 "next_State\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497364721971 "|Kmeans_CalcMapModule|next_State[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "next_State\[1\] GND " "Pin \"next_State\[1\]\" is stuck at GND" {  } { { "Kmeans_CalcMapModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcMapModule/Kmeans_CalcMapModule.bdf" { { 176 904 1080 192 "next_State\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497364721971 "|Kmeans_CalcMapModule|next_State[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1497364721971 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1497364722140 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1497364722922 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1497364723208 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364723208 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2052 " "Implemented 2052 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "173 " "Implemented 173 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1497364723434 ""} { "Info" "ICUT_CUT_TM_OPINS" "177 " "Implemented 177 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1497364723434 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1686 " "Implemented 1686 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1497364723434 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1497364723434 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1497364723434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1132 " "Peak virtual memory: 1132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497364723448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 11:38:43 2017 " "Processing ended: Tue Jun 13 11:38:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497364723448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497364723448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497364723448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364723448 ""}
