
//-------- DO NOT EDIT THIS FILE --------
//
// FILE WAS GENERATED AUTOMATICALY USING AMISDL v7.04.0230 (四月 25 2018,16:31:29)
//
//-------- DO NOT EDIT THIS FILE --------
//****************************************************************************
//****************************************************************************
//**                                                                        **
//**         (C)Copyright 1985 - 2018, American Megatrends, Inc.            **
//**                                                                        **
//**                          All Rights Reserved.                          **
//**                                                                        **
//**                    5555 Oakbrook Pkwy, Norcross, GA 30092              **
//**                                                                        **
//**                          Phone (770)-246-8600                          **
//**                                                                        **
//****************************************************************************
//****************************************************************************
//---------------------------------------------------------------------------
// Begin System Bus Scope
//---------------------------------------------------------------------------

Scope(\_SB) {
//---------------------------------------------------------------------------
// Begin PCI tree object scope
//---------------------------------------------------------------------------

	Device(PCI0) {	// NB to PCI-E Root Port (D0, F0)
		Name(_HID, EISAID("PNP0A08"))	// Indicates PCI Express/PCI-X Mode2 host hierarchy
		Name(_CID, EISAID("PNP0A03"))	// To support legacy OS that doesn't understand the new HID
		Name(_ADR, 0x00000000)
		Method(^BN00, 0){ return(0x0000) }	// Returns default Bus number for Peer PCI busses. Name can be overriden with control method placed directly under Device scope
		Method(_BBN, 0){ return(BN00()) }	// Bus number, optional for the Root PCI Bus
		Name(_UID, 0x0000)	// Unique Bus ID, optional
			Method(_PRT,0) {
				If(PICM) { Return(AR00) }// APIC mode
				Return (PR00) // PIC Mode
			} // end _PRT


//---------------------------------------------------------------------------
//Include file(s) for the device NB to PCI-E Root Port (D0, F0)
//---------------------------------------------------------------------------
		include ("..\AmiModulePkg\PCI\OSCM.ASL")
		include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\SysBus.asi")

//---------------------------------------------------------------------------
// Begin SB Device or LPC brg object scope
//---------------------------------------------------------------------------
		Device(LPC0) { // LpcBridge
			Name(_ADR, 0x001F0000)

//---------------------------------------------------------------------------
//Include file(s) for the device LpcBridge
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PchLpc.asi")
			include ("..\AmiCRBPkg\Chipset\SB\SB_EXT.ASL")

//---------------------------------------------------------------------------
// Begin SIO Device behind LPC brg object scope
//---------------------------------------------------------------------------
			Device(SIO1) {
				Name(_HID, EISAID("PNP0C02"))	// System board resources device node ID
				Name(_UID,0x0)	// Unique ID
			
//---------------------------------------------------------------------------
//Include file(s) for the device AST2400
//---------------------------------------------------------------------------
				include ("..\AmiModulePkg\IO\AST2400\AST2400DEV.asl")
				include ("..\AmiModulePkg\IO\AST2400\AST2400EVT.asl")

			}

			Device(UAR1) {
				Name(_HID, EISAID("PNP0501"))	// Com1
				Name(_UID, 0x00)	// Unique ID.
				Name(LDN, 0x02)	// Logical Device Number
			
//---------------------------------------------------------------------------
//Include file(s) for the device Com1
//---------------------------------------------------------------------------
				include ("..\AmiModulePkg\GenericSio\UART1.asl")

			}	//End Scope for Com1

			Device(UAR2) {
				Name(_HID, EISAID("PNP0501"))	// Com2
				Name(_UID, 0x01)	// Unique ID.
				Name(LDN, 0x03)	// Logical Device Number
			
//---------------------------------------------------------------------------
//Include file(s) for the device Com2
//---------------------------------------------------------------------------
				include ("..\AmiModulePkg\GenericSio\UART2.asl")

			}	//End Scope for Com2

			Device(LPC2) {
				Name(_HID, EISAID("PNP0C08"))	// Lpc2Ahb
				Name(_UID, 0x02)	// Unique ID.
				Name(LDN, 0x0D)	// Logical Device Number
			
//---------------------------------------------------------------------------
//Include file(s) for the device Lpc2Ahb
//---------------------------------------------------------------------------
				include ("..\AmiModulePkg\GenericSio\NO_RES_STA.asl")

			}	//End Scope for Lpc2Ahb

			Device(MAIL) {
				Name(_HID, EISAID("PNP0C08"))	// Mailbox
				Name(_UID, 0x03)	// Unique ID.
				Name(LDN, 0x0E)	// Logical Device Number
			
//---------------------------------------------------------------------------
//Include file(s) for the device Mailbox
//---------------------------------------------------------------------------
				include ("..\AmiModulePkg\GenericSio\NO_RES_STA.asl")

			}	//End Scope for Mailbox

		} // end "LpcBridge"

		Device(IP2P) { // PCI Bridge
			Name(_ADR, 0x001E0000)
			Method(_PRW, 0) { Return(GPRW(0x0B, 3)) }	// can wakeup from S3 state
		} // end "PCI Bridge"

		Device(SAT1) { // SATA #0
			Name(_ADR, 0x001F0002)

//---------------------------------------------------------------------------
//Include file(s) for the device SATA #0
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PchSata.asi")

		} // end "SATA #0"

		Device(SAT2) { // SATA#1
			Name(_ADR, 0x001F0005)

//---------------------------------------------------------------------------
//Include file(s) for the device SATA#1
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PchSata.asi")

		} // end "SATA#1"

		Device(SMBS) { // SmbusController
			Name(_ADR, 0x001F0003)
		} // end "SmbusController"

		Device(TERM) { // ThermalController
			Name(_ADR, 0x001F0006)
		} // end "ThermalController"

		Device(XHCI) { // XHCI Controller
			Name(_ADR, 0x00140000)
			Method(_PRW, 0) { Return(GPRW(0x0D, 4)) }	// can wakeup from S4 state

//---------------------------------------------------------------------------
//Include file(s) for the device XHCI Controller
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PchXhci.asi")

		} // end "XHCI Controller"

		Device(LAN0) { // Gigabit LAN
			Name(_ADR, 0x00190000)
		} // end "Gigabit LAN"

		Device(EHC1) { // EHCI#0
			Name(_ADR, 0x001D0000)
			Method(_PRW, 0) { Return(GPRW(0x0D, 4)) }	// can wakeup from S4 state

//---------------------------------------------------------------------------
//Include file(s) for the device EHCI#0
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PchEhci1.asi")

		} // end "EHCI#0"

		Device(EHC2) { // EHCI#1
			Name(_ADR, 0x001A0000)
			Method(_PRW, 0) { Return(GPRW(0x0D, 4)) }	// can wakeup from S4 state

//---------------------------------------------------------------------------
//Include file(s) for the device EHCI#1
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PchEhci2.asi")

		} // end "EHCI#1"

		Device(ALZA) { // High Definition Audio
			Name(_ADR, 0x001B0000)
		} // end "High Definition Audio"

		Device(HECI) { // HECI Host #1
			Name(_ADR, 0x00160000)
		} // end "HECI Host #1"

		Device(HEC2) { // HECI Host #2
			Name(_ADR, 0x00160001)

//---------------------------------------------------------------------------
//Include file(s) for the device HECI Host #2
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Me.asi")

		} // end "HECI Host #2"

		Device(IDER) { // IDER Controller
			Name(_ADR, 0x00160002)
		} // end "IDER Controller"

		Device(MEKT) { // KT Controller
			Name(_ADR, 0x00160003)
		} // end "KT Controller"

		Device(RP01) { // PCIE Root Port #0
			Name(_ADR, 0x001C0000)

//---------------------------------------------------------------------------
//Include file(s) for the device PCIE Root Port #0
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "PCIE Root Port #0"

		Device(RP02) { // PCIE Root Port #1
			Name(_ADR, 0x001C0001)

//---------------------------------------------------------------------------
//Include file(s) for the device PCIE Root Port #1
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "PCIE Root Port #1"

		Device(RP03) { // PCIE Root Port #2
			Name(_ADR, 0x001C0002)

//---------------------------------------------------------------------------
//Include file(s) for the device PCIE Root Port #2
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "PCIE Root Port #2"

		Device(RP04) { // PCIE Root Port #3
			Name(_ADR, 0x001C0003)

//---------------------------------------------------------------------------
//Include file(s) for the device PCIE Root Port #3
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

			Method(_PRT,0) {
				If(PICM) { Return(AG1A) }// APIC mode
				Return (PG1A) // PIC Mode
			} // end _PRT

			Device(BR78) { // BMC PCI Bridge
				Name(_ADR, 0x00000000)
				Method(_PRT,0) {
					If(PICM) { Return(AG78) }// APIC mode
					Return (PG78) // PIC Mode
				} // end _PRT

				Device(D079) { // On Board Video
					Name(_ADR, 0x00000000)
				} // end "On Board Video"

			} // end "BMC PCI Bridge"

		} // end "PCIE Root Port #3"

		Device(RP05) { // PCIE Root Port #4
			Name(_ADR, 0x001C0004)

//---------------------------------------------------------------------------
//Include file(s) for the device PCIE Root Port #4
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

			Method(_PRT,0) {
				If(PICM) { Return(AG1B) }// APIC mode
				Return (PG1B) // PIC Mode
			} // end _PRT

			Device(LAN1) { // OnBoard I350
				Name(_ADR, 0x00000000)
			} // end "OnBoard I350"

		} // end "PCIE Root Port #4"

		Device(RP06) { // PCIE Root Port #5
			Name(_ADR, 0x001C0005)

//---------------------------------------------------------------------------
//Include file(s) for the device PCIE Root Port #5
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "PCIE Root Port #5"

		Device(RP07) { // PCIE Root Port #6
			Name(_ADR, 0x001C0006)

//---------------------------------------------------------------------------
//Include file(s) for the device PCIE Root Port #6
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "PCIE Root Port #6"

		Device(RP08) { // PCIE Root Port #7
			Name(_ADR, 0x001C0007)

//---------------------------------------------------------------------------
//Include file(s) for the device PCIE Root Port #7
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "PCIE Root Port #7"

		Device(EVMR) { // EVA MROM function
			Name(_ADR, 0x00110000)
		} // end "EVA MROM function"

		Device(EVS0) { // EVA MS Unit SMBUS 0
			Name(_ADR, 0x00110001)
		} // end "EVA MS Unit SMBUS 0"

		Device(EVS1) { // EVA MS Unit SMBUS 1
			Name(_ADR, 0x00110002)
		} // end "EVA MS Unit SMBUS 1"

		Device(EVS2) { // EVA MS Unit SMBUS 2
			Name(_ADR, 0x00110003)
		} // end "EVA MS Unit SMBUS 2"

		Device(EVSS) { // EVA sSATA controller 1
			Name(_ADR, 0x00110004)

//---------------------------------------------------------------------------
//Include file(s) for the device EVA sSATA controller 1
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PchSata.asi")

		} // end "EVA sSATA controller 1"

		Device(DMI0) { // NB PCI-E Root Port #0 (DMI)
			Name(_ADR, 0x00000000)
		} // end "NB PCI-E Root Port #0 (DMI)"

		Device(BR1A) { // NB PCI-E Root Port #1
			Name(_ADR, 0x00010000)

//---------------------------------------------------------------------------
//Include file(s) for the device NB PCI-E Root Port #1
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

			Method(_PRT,0) {
				If(PICM) { Return(AG28) }// APIC mode
				Return (PG28) // PIC Mode
			} // end _PRT

			Device(D07E) { // 10G Mezzanine Slot x8: (D1:F0)NB PCI-E Root Port  #1
				Name(_ADR, 0x0000FFFF)
			} // end "10G Mezzanine Slot x8: (D1:F0)NB PCI-E Root Port  #1"

		} // end "NB PCI-E Root Port #1"

		Device(BR1B) { // NB PCI-E Root Port #2
			Name(_ADR, 0x00010001)

//---------------------------------------------------------------------------
//Include file(s) for the device NB PCI-E Root Port #2
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB PCI-E Root Port #2"

		Device(BR2A) { // NB PCI-E Root Port #3
			Name(_ADR, 0x00020000)

//---------------------------------------------------------------------------
//Include file(s) for the device NB PCI-E Root Port #3
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

			Method(_PRT,0) {
				If(PICM) { Return(AG2A) }// APIC mode
				Return (PG2A) // PIC Mode
			} // end _PRT

			Device(D080) { // Slot1 x16/x8: (D2:F0)NB PCI-E Root Port #3
				Name(_ADR, 0x0000FFFF)
			} // end "Slot1 x16/x8: (D2:F0)NB PCI-E Root Port #3"

		} // end "NB PCI-E Root Port #3"

		Device(BR2B) { // NB PCI-E Root Port #4
			Name(_ADR, 0x00020001)

//---------------------------------------------------------------------------
//Include file(s) for the device NB PCI-E Root Port #4
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB PCI-E Root Port #4"

		Device(BR2C) { // NB PCI-E Root Port #5
			Name(_ADR, 0x00020002)

//---------------------------------------------------------------------------
//Include file(s) for the device NB PCI-E Root Port #5
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

			Method(_PRT,0) {
				If(PICM) { Return(AG2C) }// APIC mode
				Return (PG2C) // PIC Mode
			} // end _PRT

			Device(D081) { // Slot3 x8: (D2:F2)NB PCI-E Root Port #5
				Name(_ADR, 0x0000FFFF)
			} // end "Slot3 x8: (D2:F2)NB PCI-E Root Port #5"

		} // end "NB PCI-E Root Port #5"

		Device(BR2D) { // NB PCI-E Root Port #6
			Name(_ADR, 0x00020003)

//---------------------------------------------------------------------------
//Include file(s) for the device NB PCI-E Root Port #6
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB PCI-E Root Port #6"

		Device(BR3A) { // NB PCI-E Root Port #7
			Name(_ADR, 0x00030000)

//---------------------------------------------------------------------------
//Include file(s) for the device NB PCI-E Root Port #7
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

			Method(_PRT,0) {
				If(PICM) { Return(AG2E) }// APIC mode
				Return (PG2E) // PIC Mode
			} // end _PRT

			Device(D07F) { // SAS Mezzanine x8: (D3:F0)NB PCI-E Root Port #7
				Name(_ADR, 0x0000FFFF)
			} // end "SAS Mezzanine x8: (D3:F0)NB PCI-E Root Port #7"

		} // end "NB PCI-E Root Port #7"

		Device(BR3B) { // NB PCI-E Root Port #8
			Name(_ADR, 0x00030001)

//---------------------------------------------------------------------------
//Include file(s) for the device NB PCI-E Root Port #8
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB PCI-E Root Port #8"

		Device(BR3C) { // NB PCI-E Root Port #9
			Name(_ADR, 0x00030002)

//---------------------------------------------------------------------------
//Include file(s) for the device NB PCI-E Root Port #9
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

			Method(_PRT,0) {
				If(PICM) { Return(AG30) }// APIC mode
				Return (PG30) // PIC Mode
			} // end _PRT

			Device(LAN1) { // OnBoard I350: (D3:F2)NB PCI-E Root Port #9
				Name(_ADR, 0x00000000)
			} // end "OnBoard I350: (D3:F2)NB PCI-E Root Port #9"

		} // end "NB PCI-E Root Port #9"

		Device(BR3D) { // NB PCI-E Root Port #a
			Name(_ADR, 0x00030003)

//---------------------------------------------------------------------------
//Include file(s) for the device NB PCI-E Root Port #a
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

			Method(_PRT,0) {
				If(PICM) { Return(AG31) }// APIC mode
				Return (PG31) // PIC Mode
			} // end _PRT

			Device(D082) { // Slot3 x4: (D3:F3)NB PCI-E Root Port #a
				Name(_ADR, 0x0000FFFF)
			} // end "Slot3 x4: (D3:F3)NB PCI-E Root Port #a"

		} // end "NB PCI-E Root Port #a"

		Device(CB0A) { // NB Crystal Beach DMA Engine Fn00
			Name(_ADR, 0x00040000)
		} // end "NB Crystal Beach DMA Engine Fn00"

		Device(CB0B) { // NB Crystal Beach DMA Engine Fn01
			Name(_ADR, 0x00040001)
		} // end "NB Crystal Beach DMA Engine Fn01"

		Device(CB0C) { // NB Crystal Beach DMA Engine Fn02
			Name(_ADR, 0x00040002)
		} // end "NB Crystal Beach DMA Engine Fn02"

		Device(CB0D) { // NB Crystal Beach DMA Engine Fn03
			Name(_ADR, 0x00040003)
		} // end "NB Crystal Beach DMA Engine Fn03"

		Device(CB0E) { // NB Crystal Beach DMA Engine Fn04
			Name(_ADR, 0x00040004)
		} // end "NB Crystal Beach DMA Engine Fn04"

		Device(CB0F) { // NB Crystal Beach DMA Engine Fn05
			Name(_ADR, 0x00040005)
		} // end "NB Crystal Beach DMA Engine Fn05"

		Device(CB0G) { // NB Crystal Beach DMA Engine Fn06
			Name(_ADR, 0x00040006)
		} // end "NB Crystal Beach DMA Engine Fn06"

		Device(CB0H) { // NB Crystal Beach DMA Engine Fn07
			Name(_ADR, 0x00040007)
		} // end "NB Crystal Beach DMA Engine Fn07"

	}	//NB to PCI-E Root Port (D0, F0) device scope Ends
	Device(PCI1) {	// NB1 to PCI-E Root Port (D0, F0)
		Name(_HID, EISAID("PNP0A08"))	// Indicates PCI Express/PCI-X Mode2 host hierarchy
		Name(_CID, EISAID("PNP0A03"))	// To support legacy OS that doesn't understand the new HID
		Name(_ADR, 0x0000FFFF)
		Method(^BN40, 0){ return(0x0040) }	// Returns default Bus number for Peer PCI busses. Name can be overriden with control method placed directly under Device scope
		Method(_BBN, 0){ return(BN40()) }	// Bus number, optional for the Root PCI Bus
		Name(_UID, 0x0040)	// Unique Bus ID, optional
			Method(_PRT,0) {
				If(PICM) { Return(AR40) }// APIC mode
				Return (PR40) // PIC Mode
			} // end _PRT


//---------------------------------------------------------------------------
//Include file(s) for the device NB1 to PCI-E Root Port (D0, F0)
//---------------------------------------------------------------------------
		include ("..\AmiModulePkg\PCI\OSCM.ASL")
		include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio1.asi")
		include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Sck1Ejd.asi")

//---------------------------------------------------------------------------
// Begin SB Device or LPC brg object scope
//---------------------------------------------------------------------------
		Device(QRP0) { // NB1 PCI-E Root Port #0 (D0, F0)
			Name(_ADR, 0x00000000)

//---------------------------------------------------------------------------
//Include file(s) for the device NB1 PCI-E Root Port #0 (D0, F0)
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio1Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB1 PCI-E Root Port #0 (D0, F0)"

		Device(QR1A) { // NB1 PCI-E Root Port #1
			Name(_ADR, 0x00010000)

//---------------------------------------------------------------------------
//Include file(s) for the device NB1 PCI-E Root Port #1
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio1Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

			Method(_PRT,0) {
				If(PICM) { Return(AG34) }// APIC mode
				Return (PG34) // PIC Mode
			} // end _PRT

			Device(D083) { // Slot4 x8: (D1:F0)NB1 PCI-E Root Port #1
				Name(_ADR, 0x0000FFFF)
			} // end "Slot4 x8: (D1:F0)NB1 PCI-E Root Port #1"

		} // end "NB1 PCI-E Root Port #1"

		Device(QR1B) { // NB1 PCI-E Root Port #2
			Name(_ADR, 0x00010001)

//---------------------------------------------------------------------------
//Include file(s) for the device NB1 PCI-E Root Port #2
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio1Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB1 PCI-E Root Port #2"

		Device(QR2A) { // NB1 PCI-E Root Port #3
			Name(_ADR, 0x00020000)

//---------------------------------------------------------------------------
//Include file(s) for the device NB1 PCI-E Root Port #3
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio1Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

			Method(_PRT,0) {
				If(PICM) { Return(AG36) }// APIC mode
				Return (PG36) // PIC Mode
			} // end _PRT

			Device(D086) { // Slot7 x4: (D2:F0)NB1 PCI-E Root Port #3
				Name(_ADR, 0x0000FFFF)
			} // end "Slot7 x4: (D2:F0)NB1 PCI-E Root Port #3"

		} // end "NB1 PCI-E Root Port #3"

		Device(QR2B) { // NB1 PCI-E Root Port #4
			Name(_ADR, 0x00020001)

//---------------------------------------------------------------------------
//Include file(s) for the device NB1 PCI-E Root Port #4
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio1Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

			Method(_PRT,0) {
				If(PICM) { Return(AG37) }// APIC mode
				Return (PG37) // PIC Mode
			} // end _PRT

			Device(D087) { // Slot8 x4: (D2:F1)NB1 PCI-E Root Port #4
				Name(_ADR, 0x0000FFFF)
			} // end "Slot8 x4: (D2:F1)NB1 PCI-E Root Port #4"

		} // end "NB1 PCI-E Root Port #4"

		Device(QR2C) { // NB1 PCI-E Root Port #5
			Name(_ADR, 0x00020002)

//---------------------------------------------------------------------------
//Include file(s) for the device NB1 PCI-E Root Port #5
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio1Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

			Method(_PRT,0) {
				If(PICM) { Return(AG38) }// APIC mode
				Return (PG38) // PIC Mode
			} // end _PRT

			Device(D088) { // Slot9 x4: (D2:F2)NB1 PCI-E Root Port #5
				Name(_ADR, 0x0000FFFF)
			} // end "Slot9 x4: (D2:F2)NB1 PCI-E Root Port #5"

		} // end "NB1 PCI-E Root Port #5"

		Device(QR2D) { // NB1 PCI-E Root Port #6
			Name(_ADR, 0x00020003)

//---------------------------------------------------------------------------
//Include file(s) for the device NB1 PCI-E Root Port #6
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio1Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

			Method(_PRT,0) {
				If(PICM) { Return(AG39) }// APIC mode
				Return (PG39) // PIC Mode
			} // end _PRT

			Device(D089) { // Slot10 x4: (D2:F3)NB1 PCI-E Root Port #6
				Name(_ADR, 0x0000FFFF)
			} // end "Slot10 x4: (D2:F3)NB1 PCI-E Root Port #6"

		} // end "NB1 PCI-E Root Port #6"

		Device(QR3A) { // NB1 PCI-E Root Port #7
			Name(_ADR, 0x00030000)

//---------------------------------------------------------------------------
//Include file(s) for the device NB1 PCI-E Root Port #7
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio1Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

			Method(_PRT,0) {
				If(PICM) { Return(AG3A) }// APIC mode
				Return (PG3A) // PIC Mode
			} // end _PRT

			Device(D084) { // Slot2 x16/x8: (D3:F0)NB1 PCI-E Root Port #7
				Name(_ADR, 0x0000FFFF)
			} // end "Slot2 x16/x8: (D3:F0)NB1 PCI-E Root Port #7"

		} // end "NB1 PCI-E Root Port #7"

		Device(QR3B) { // NB1 PCI-E Root Port #8
			Name(_ADR, 0x00030001)

//---------------------------------------------------------------------------
//Include file(s) for the device NB1 PCI-E Root Port #8
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio1Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB1 PCI-E Root Port #8"

		Device(QR3C) { // NB1 PCI-E Root Port #9
			Name(_ADR, 0x00030002)

//---------------------------------------------------------------------------
//Include file(s) for the device NB1 PCI-E Root Port #9
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio1Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

			Method(_PRT,0) {
				If(PICM) { Return(AG3C) }// APIC mode
				Return (PG3C) // PIC Mode
			} // end _PRT

			Device(D085) { // Slot4 x8: (D3:F2)NB1 PCI-E Root Port #9
				Name(_ADR, 0x0000FFFF)
			} // end "Slot4 x8: (D3:F2)NB1 PCI-E Root Port #9"

		} // end "NB1 PCI-E Root Port #9"

		Device(QR3D) { // NB1 PCI-E Root Port #a
			Name(_ADR, 0x00030003)

//---------------------------------------------------------------------------
//Include file(s) for the device NB1 PCI-E Root Port #a
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio1Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB1 PCI-E Root Port #a"

		Device(CB1A) { // NB1 Crystal Beach DMA Engine Fn00
			Name(_ADR, 0x00040000)
		} // end "NB1 Crystal Beach DMA Engine Fn00"

		Device(CB1B) { // NB1 Crystal Beach DMA Engine Fn01
			Name(_ADR, 0x00040001)
		} // end "NB1 Crystal Beach DMA Engine Fn01"

		Device(CB1C) { // NB1 Crystal Beach DMA Engine Fn02
			Name(_ADR, 0x00040002)
		} // end "NB1 Crystal Beach DMA Engine Fn02"

		Device(CB1D) { // NB1 Crystal Beach DMA Engine Fn03
			Name(_ADR, 0x00040003)
		} // end "NB1 Crystal Beach DMA Engine Fn03"

		Device(CB1E) { // NB1 Crystal Beach DMA Engine Fn04
			Name(_ADR, 0x00040004)
		} // end "NB1 Crystal Beach DMA Engine Fn04"

		Device(CB1F) { // NB1 Crystal Beach DMA Engine Fn05
			Name(_ADR, 0x00040005)
		} // end "NB1 Crystal Beach DMA Engine Fn05"

		Device(CB1G) { // NB1 Crystal Beach DMA Engine Fn06
			Name(_ADR, 0x00040006)
		} // end "NB1 Crystal Beach DMA Engine Fn06"

		Device(CB1H) { // NB1 Crystal Beach DMA Engine Fn07
			Name(_ADR, 0x00040007)
		} // end "NB1 Crystal Beach DMA Engine Fn07"

	}	//NB1 to PCI-E Root Port (D0, F0) device scope Ends
	Device(PCI2) {	// NB2 to PCI-E Root Port (D0, F0)
		Name(_HID, EISAID("PNP0A08"))	// Indicates PCI Express/PCI-X Mode2 host hierarchy
		Name(_CID, EISAID("PNP0A03"))	// To support legacy OS that doesn't understand the new HID
		Name(_ADR, 0x0000FFFF)
		Method(^BN80, 0){ return(0x0080) }	// Returns default Bus number for Peer PCI busses. Name can be overriden with control method placed directly under Device scope
		Method(_BBN, 0){ return(BN80()) }	// Bus number, optional for the Root PCI Bus
		Name(_UID, 0x0080)	// Unique Bus ID, optional
			Method(_PRT,0) {
				If(PICM) { Return(AR80) }// APIC mode
				Return (PR80) // PIC Mode
			} // end _PRT


//---------------------------------------------------------------------------
//Include file(s) for the device NB2 to PCI-E Root Port (D0, F0)
//---------------------------------------------------------------------------
		include ("..\AmiModulePkg\PCI\OSCM.ASL")
		include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio2.asi")
		include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Sck2Ejd.asi")

//---------------------------------------------------------------------------
// Begin SB Device or LPC brg object scope
//---------------------------------------------------------------------------
		Device(RRP0) { // NB2 PCI-E Root Port #0
			Name(_ADR, 0x00000000)

//---------------------------------------------------------------------------
//Include file(s) for the device NB2 PCI-E Root Port #0
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio2Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB2 PCI-E Root Port #0"

		Device(RR1A) { // NB2 PCI-E Root Port #1
			Name(_ADR, 0x00010000)

//---------------------------------------------------------------------------
//Include file(s) for the device NB2 PCI-E Root Port #1
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio2Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB2 PCI-E Root Port #1"

		Device(RR1B) { // NB2 PCI-E Root Port #2
			Name(_ADR, 0x00010001)

//---------------------------------------------------------------------------
//Include file(s) for the device NB2 PCI-E Root Port #2
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio2Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB2 PCI-E Root Port #2"

		Device(RR2A) { // NB2 PCI-E Root Port #3
			Name(_ADR, 0x00020000)

//---------------------------------------------------------------------------
//Include file(s) for the device NB2 PCI-E Root Port #3
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio2Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB2 PCI-E Root Port #3"

		Device(RR2B) { // NB2 PCI-E Root Port #4
			Name(_ADR, 0x00020001)

//---------------------------------------------------------------------------
//Include file(s) for the device NB2 PCI-E Root Port #4
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio2Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB2 PCI-E Root Port #4"

		Device(RR2C) { // NB2 PCI-E Root Port #5
			Name(_ADR, 0x00020002)

//---------------------------------------------------------------------------
//Include file(s) for the device NB2 PCI-E Root Port #5
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio2Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB2 PCI-E Root Port #5"

		Device(RR2D) { // NB2 PCI-E Root Port #6
			Name(_ADR, 0x00020003)

//---------------------------------------------------------------------------
//Include file(s) for the device NB2 PCI-E Root Port #6
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio2Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB2 PCI-E Root Port #6"

		Device(RR3A) { // NB2 PCI-E Root Port #7
			Name(_ADR, 0x00030000)

//---------------------------------------------------------------------------
//Include file(s) for the device NB2 PCI-E Root Port #7
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio2Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB2 PCI-E Root Port #7"

		Device(RR3B) { // NB2 PCI-E Root Port #8
			Name(_ADR, 0x00030001)

//---------------------------------------------------------------------------
//Include file(s) for the device NB2 PCI-E Root Port #8
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio2Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB2 PCI-E Root Port #8"

		Device(RR3C) { // NB2 PCI-E Root Port #9
			Name(_ADR, 0x00030002)

//---------------------------------------------------------------------------
//Include file(s) for the device NB2 PCI-E Root Port #9
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio2Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB2 PCI-E Root Port #9"

		Device(RR3D) { // NB2 PCI-E Root Port #a
			Name(_ADR, 0x00030003)

//---------------------------------------------------------------------------
//Include file(s) for the device NB2 PCI-E Root Port #a
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio2Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB2 PCI-E Root Port #a"

		Device(CB2A) { // NB2 Crystal Beach DMA Engine Fn00
			Name(_ADR, 0x00040000)
		} // end "NB2 Crystal Beach DMA Engine Fn00"

		Device(CB2B) { // NB2 Crystal Beach DMA Engine Fn01
			Name(_ADR, 0x00040001)
		} // end "NB2 Crystal Beach DMA Engine Fn01"

		Device(CB2C) { // NB2 Crystal Beach DMA Engine Fn02
			Name(_ADR, 0x00040002)
		} // end "NB2 Crystal Beach DMA Engine Fn02"

		Device(CB2D) { // NB2 Crystal Beach DMA Engine Fn03
			Name(_ADR, 0x00040003)
		} // end "NB2 Crystal Beach DMA Engine Fn03"

		Device(CB2E) { // NB2 Crystal Beach DMA Engine Fn04
			Name(_ADR, 0x00040004)
		} // end "NB2 Crystal Beach DMA Engine Fn04"

		Device(CB2F) { // NB2 Crystal Beach DMA Engine Fn05
			Name(_ADR, 0x00040005)
		} // end "NB2 Crystal Beach DMA Engine Fn05"

		Device(CB2G) { // NB2 Crystal Beach DMA Engine Fn06
			Name(_ADR, 0x00040006)
		} // end "NB2 Crystal Beach DMA Engine Fn06"

		Device(CB2H) { // NB2 Crystal Beach DMA Engine Fn07
			Name(_ADR, 0x00040007)
		} // end "NB2 Crystal Beach DMA Engine Fn07"

	}	//NB2 to PCI-E Root Port (D0, F0) device scope Ends
	Device(PCI3) {	// NB3 to PCI-E Root Port (D0, F0)
		Name(_HID, EISAID("PNP0A08"))	// Indicates PCI Express/PCI-X Mode2 host hierarchy
		Name(_CID, EISAID("PNP0A03"))	// To support legacy OS that doesn't understand the new HID
		Name(_ADR, 0x0000FFFF)
		Method(^BNC0, 0){ return(0x00C0) }	// Returns default Bus number for Peer PCI busses. Name can be overriden with control method placed directly under Device scope
		Method(_BBN, 0){ return(BNC0()) }	// Bus number, optional for the Root PCI Bus
		Name(_UID, 0x00C0)	// Unique Bus ID, optional
			Method(_PRT,0) {
				If(PICM) { Return(ARC0) }// APIC mode
				Return (PRC0) // PIC Mode
			} // end _PRT


//---------------------------------------------------------------------------
//Include file(s) for the device NB3 to PCI-E Root Port (D0, F0)
//---------------------------------------------------------------------------
		include ("..\AmiModulePkg\PCI\OSCM.ASL")
		include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio3.asi")
		include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Sck3Ejd.asi")

//---------------------------------------------------------------------------
// Begin SB Device or LPC brg object scope
//---------------------------------------------------------------------------
		Device(SRP0) { // NB3 PCI-E Root Port #0
			Name(_ADR, 0x00000000)

//---------------------------------------------------------------------------
//Include file(s) for the device NB3 PCI-E Root Port #0
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio3Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB3 PCI-E Root Port #0"

		Device(SR1A) { // NB3 PCI-E Root Port #1
			Name(_ADR, 0x00010000)

//---------------------------------------------------------------------------
//Include file(s) for the device NB3 PCI-E Root Port #1
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio3Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB3 PCI-E Root Port #1"

		Device(SR1B) { // NB3 PCI-E Root Port #2
			Name(_ADR, 0x00010001)

//---------------------------------------------------------------------------
//Include file(s) for the device NB3 PCI-E Root Port #2
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio3Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB3 PCI-E Root Port #2"

		Device(SR2A) { // NB3 PCI-E Root Port #3
			Name(_ADR, 0x00020000)

//---------------------------------------------------------------------------
//Include file(s) for the device NB3 PCI-E Root Port #3
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio3Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB3 PCI-E Root Port #3"

		Device(SR2B) { // NB3 PCI-E Root Port #4
			Name(_ADR, 0x00020001)

//---------------------------------------------------------------------------
//Include file(s) for the device NB3 PCI-E Root Port #4
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio3Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB3 PCI-E Root Port #4"

		Device(SR2C) { // NB3 PCI-E Root Port #5
			Name(_ADR, 0x00020002)

//---------------------------------------------------------------------------
//Include file(s) for the device NB3 PCI-E Root Port #5
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio3Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB3 PCI-E Root Port #5"

		Device(SR2D) { // NB3 PCI-E Root Port #6
			Name(_ADR, 0x00020003)

//---------------------------------------------------------------------------
//Include file(s) for the device NB3 PCI-E Root Port #6
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio3Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB3 PCI-E Root Port #6"

		Device(SR3A) { // NB3 PCI-E Root Port #7
			Name(_ADR, 0x00030000)

//---------------------------------------------------------------------------
//Include file(s) for the device NB3 PCI-E Root Port #7
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio3Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB3 PCI-E Root Port #7"

		Device(SR3B) { // NB3 PCI-E Root Port #8
			Name(_ADR, 0x00030001)

//---------------------------------------------------------------------------
//Include file(s) for the device NB3 PCI-E Root Port #8
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio3Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB3 PCI-E Root Port #8"

		Device(SR3C) { // NB3 PCI-E Root Port #9
			Name(_ADR, 0x00030002)

//---------------------------------------------------------------------------
//Include file(s) for the device NB3 PCI-E Root Port #9
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio3Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB3 PCI-E Root Port #9"

		Device(SR3D) { // NB3 PCI-E Root Port #a
			Name(_ADR, 0x00030003)

//---------------------------------------------------------------------------
//Include file(s) for the device NB3 PCI-E Root Port #a
//---------------------------------------------------------------------------
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieHp.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\PcieNonHpDev.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\Iio3Ejd.asi")
			include ("..\GrantleyPkg\Acpi\AcpiTables\Dsdt\GPE_PME.asl")

		} // end "NB3 PCI-E Root Port #a"

		Device(CB3A) { // NB3 Crystal Beach DMA Engine Fn00
			Name(_ADR, 0x00040000)
		} // end "NB3 Crystal Beach DMA Engine Fn00"

		Device(CB3B) { // NB3 Crystal Beach DMA Engine Fn01
			Name(_ADR, 0x00040001)
		} // end "NB3 Crystal Beach DMA Engine Fn01"

		Device(CB3C) { // NB3 Crystal Beach DMA Engine Fn02
			Name(_ADR, 0x00040002)
		} // end "NB3 Crystal Beach DMA Engine Fn02"

		Device(CB3D) { // NB3 Crystal Beach DMA Engine Fn03
			Name(_ADR, 0x00040003)
		} // end "NB3 Crystal Beach DMA Engine Fn03"

		Device(CB3E) { // NB3 Crystal Beach DMA Engine Fn04
			Name(_ADR, 0x00040004)
		} // end "NB3 Crystal Beach DMA Engine Fn04"

		Device(CB3F) { // NB3 Crystal Beach DMA Engine Fn05
			Name(_ADR, 0x00040005)
		} // end "NB3 Crystal Beach DMA Engine Fn05"

		Device(CB3G) { // NB3 Crystal Beach DMA Engine Fn06
			Name(_ADR, 0x00040006)
		} // end "NB3 Crystal Beach DMA Engine Fn06"

		Device(CB3H) { // NB3 Crystal Beach DMA Engine Fn07
			Name(_ADR, 0x00040007)
		} // end "NB3 Crystal Beach DMA Engine Fn07"

	}	//NB3 to PCI-E Root Port (D0, F0) device scope Ends
}	//End_SBScope
//---------------------------------------------------------------------------
// System Event handlers
//---------------------------------------------------------------------------
	Scope(\_GPE){
		Method(_L0B, 0) {
			Notify(\_SB.PCI0.IP2P, 0x02)
			Notify(\_SB.PWRB, 0x02)
		}
		Method(_L0D, 0) {
			Notify(\_SB.PCI0.XHCI, 0x02)
			Notify(\_SB.PCI0.EHC1, 0x02)
			Notify(\_SB.PCI0.EHC2, 0x02)
			Notify(\_SB.PWRB, 0x02)
		}
	}

// Msft Windows OS workaround.
// Issue: Screen is not restored on wake-up from: PS/2 Kbd & Mouse,UARTs, PCI_PME & USB events
// Solution: Control Method Power Button Device is notified as the source of wakeup.
	Scope(\_SB) {
		Device(PWRB){
			Name(_HID,EISAID("PNP0C0C"))
			Name(_UID, 0xAA)	// UID is hardwired to 0xAA
			Name(_STA, 0x0B)	// device present/hidden in OS Device Manager
		}
	}


//-------- DO NOT EDIT THIS FILE --------
//
// FILE WAS GENERATED AUTOMATICALY USING AMISDL v7.04.0230 (四月 25 2018,16:31:29)
//
//-------- DO NOT EDIT THIS FILE --------
//****************************************************************************
//****************************************************************************
//**                                                                        **
//**         (C)Copyright 1985 - 2018, American Megatrends, Inc.            **
//**                                                                        **
//**                          All Rights Reserved.                          **
//**                                                                        **
//**                    5555 Oakbrook Pkwy, Norcross, GA 30092              **
//**                                                                        **
//**                          Phone (770)-246-8600                          **
//**                                                                        **
//****************************************************************************
//****************************************************************************
