Model {
  Name			  "adcddcxaui"
  Version		  8.1
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.157"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "UTF-8"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      2
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [62.0, 162.0, 1820.0, 1063.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		3
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[0]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[9]
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		4
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Object {
	$PropName		"EditorsInfo"
	$ObjectID		5
	$ClassName		"Simulink.EditorInfo"
	IsActive		[1]
	ViewObjType		"SimulinkTopLevel"
	LoadSaveID		"0"
	Extents			[1768.0, 880.0]
	ZoomFactor		[1.25]
	Offset			[-129.94382287947661, -36.189948125686755]
      }
    }
  }
  Created		  "Tue Jun 10 11:21:04 2008"
  Creator		  "andrew"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "andrew"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Mar 15 16:17:58 2016"
  RTWModifiedTimeStamp	  379959476
  ModelVersionFormat	  "1.%<AutoIncrement:157>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    6
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "adcddcxaui"
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "adcddcxaui"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      ""
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      7
      Version		      "1.13.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  8
	  Version		  "1.13.0"
	  StartTime		  "0.0"
	  StopTime		  "100"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  9
	  Version		  "1.13.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  10
	  Version		  "1.13.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  128
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  ParallelExecutionInRapidAccelerator on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  11
	  Version		  "1.13.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "UseLocalSettings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "warning"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "None"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  12
	  Version		  "1.13.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerLongLong	  64
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdLongLongMode	  off
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerLongLong	  64
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetLongLongMode	  off
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  13
	  Version		  "1.13.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  14
	  Version		  "1.13.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  15
	  Version		  "1.13.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  GenerateErtSFunction	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation off
	  SILDebugging		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      16
	      Version		      "1.13.0"
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M_T"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifier      "Shortened"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      17
	      Version		      "1.13.0"
	      Array {
		Type			"Cell"
		Dimension		11
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PurelyIntegerCode"
		Cell			"GenerateAllocFcn"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      CodeReplacementLibrary  "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      GRTInterface	      on
	      GenerateAllocFcn	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 1150, 225, 2210, 855 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    7
  }
  Object {
    $PropName		    "DataTransfer"
    $ObjectID		    18
    $ClassName		    "Simulink.GlobalDataTransfer"
    DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
    DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
    DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
    DefaultExtrapolationMethodBetweenContTasks "None"
    AutoInsertRateTranBlk   [0]
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "on"
    RunInitForIconRedraw    "off"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      Ground
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      DataFormat	      "Array"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Sin
      SineType		      "Time based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Bias		      "0"
      Frequency		      "1"
      Phase		      "0"
      Samples		      "10"
      Offset		      "0"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Step
      Time		      "1"
      Before		      "0"
      After		      "1"
      SampleTime	      "-1"
      VectorParams1D	      on
      ZeroCross		      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      FunctionInterfaceSpec   "void_void"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "adcddcxaui"
    Location		    [62, 162, 1882, 1225]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "125"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "210"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      SID		      "210"
      Tag		      "genX"
      Ports		      []
      Position		      [17, 147, 67, 197]
      ZOrder		      5237
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      LibraryVersion	      "1.2"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      infoedit		      " System Generator"
      xilinxfamily	      "Kintex7"
      part		      "xc7k325t"
      speed		      "-3"
      package		      "fbg676"
      synthesis_tool	      "XST"
      clock_wrapper	      "Clock Enables"
      directory		      "./netlist"
      proj_type		      "Project Navigator"
      Synth_file	      "XST Defaults"
      Impl_file		      "ISE Defaults"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "10"
      dcm_input_clock_period  "10"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "sysgen"
      sg_icon_stat	      "50,50,-1,-1,token,white,0,07734,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 50 50 0 ],[1 1 1 ]"
      ");\npatch([1.6375 16.81 27.31 37.81 48.31 27.31 12.1375 1.6375 ],[36.655 36.655 47.155 36.655 47.155 47.155 47.1"
      "55 36.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 27.31 16.81 1.6375 12.1375 ],[26.155 26.155 36.655 3"
      "6.655 26.155 ],[0.698039 0.0313725 0.219608 ]);\npatch([1.6375 16.81 27.31 12.1375 1.6375 ],[15.655 15.655 26.15"
      "5 26.155 15.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 48.31 37.81 27.31 16.81 1.6375 12.1375 ],[5.15"
      "5 5.155 15.655 5.155 15.655 15.655 5.155 ],[0.698039 0.0313725 0.219608 ]);\nfprintf('','COMMENT: end icon graph"
      "ics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Concat"
      SID		      "2"
      Ports		      [4, 1]
      Position		      [1490, 248, 1525, 307]
      ZOrder		      -2
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Concat"
      SourceType	      "Xilinx Bus Concatenator"
      num_inputs	      "4"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Concat1"
      SID		      "3"
      Ports		      [4, 1]
      Position		      [475, 618, 510, 677]
      ZOrder		      -3
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Concat"
      SourceType	      "Xilinx Bus Concatenator"
      num_inputs	      "4"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Concat2"
      SID		      "4"
      Ports		      [4, 1]
      Position		      [715, 168, 750, 227]
      ZOrder		      -4
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Concat"
      SourceType	      "Xilinx Bus Concatenator"
      num_inputs	      "4"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Concat3"
      SID		      "5"
      Ports		      [3, 1]
      Position		      [1370, 429, 1420, 481]
      ZOrder		      -5
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Concat"
      SourceType	      "Xilinx Bus Concatenator"
      num_inputs	      "3"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Constant
      Name		      "Constant"
      SID		      "6"
      Position		      [130, 595, 160, 625]
      ZOrder		      -6
    }
    Block {
      BlockType		      Reference
      Name		      "Constant1"
      SID		      "7"
      Ports		      [0, 1]
      Position		      [1450, 391, 1490, 409]
      ZOrder		      -7
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "1"
      equ		      "P=C"
      arith_type	      "Boolean"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant10"
      SID		      "8"
      Ports		      [0, 1]
      Position		      [1450, 496, 1490, 514]
      ZOrder		      -8
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "4"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant11"
      SID		      "9"
      Ports		      [0, 1]
      Position		      [1450, 761, 1490, 779]
      ZOrder		      -9
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "4"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant2"
      SID		      "10"
      Ports		      [0, 1]
      Position		      [1450, 426, 1490, 444]
      ZOrder		      -10
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Boolean"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant3"
      SID		      "11"
      Ports		      [0, 1]
      Position		      [1435, 244, 1470, 266]
      ZOrder		      -11
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant4"
      SID		      "12"
      Ports		      [0, 1]
      Position		      [1435, 274, 1470, 296]
      ZOrder		      -12
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Constant
      Name		      "Constant5"
      SID		      "13"
      Position		      [760, 305, 790, 335]
      ZOrder		      -13
    }
    Block {
      BlockType		      Constant
      Name		      "Constant6"
      SID		      "14"
      Position		      [890, 185, 920, 215]
      ZOrder		      -14
    }
    Block {
      BlockType		      Reference
      Name		      "Constant7"
      SID		      "15"
      Ports		      [0, 1]
      Position		      [1450, 656, 1490, 674]
      ZOrder		      -15
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "1"
      equ		      "P=C"
      arith_type	      "Boolean"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant8"
      SID		      "16"
      Ports		      [0, 1]
      Position		      [1450, 691, 1490, 709]
      ZOrder		      -16
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Boolean"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant9"
      SID		      "17"
      Ports		      [0, 1]
      Position		      [1305, 417, 1330, 443]
      ZOrder		      -17
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Convert"
      SID		      "18"
      Ports		      [1, 1]
      Position		      [1085, 485, 1130, 515]
      ZOrder		      -18
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Convert"
      SourceType	      "Xilinx Converter Block"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
      show_param	      off
      inserted_by_tool	      off
      pipeline		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Convert1"
      SID		      "19"
      Ports		      [1, 1]
      Position		      [1080, 515, 1125, 545]
      ZOrder		      -19
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Convert"
      SourceType	      "Xilinx Converter Block"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
      show_param	      off
      inserted_by_tool	      off
      pipeline		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Convert2"
      SID		      "20"
      Ports		      [1, 1]
      Position		      [1310, 440, 1350, 470]
      ZOrder		      -20
      NamePlacement	      "alternate"
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Convert"
      SourceType	      "Xilinx Converter Block"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "1"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
      show_param	      off
      inserted_by_tool	      off
      pipeline		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Convert4"
      SID		      "21"
      Ports		      [1, 1]
      Position		      [1220, 300, 1250, 345]
      ZOrder		      -21
      BlockRotation	      270
      BlockMirror	      on
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Convert"
      SourceType	      "Xilinx Converter Block"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
      show_param	      off
      inserted_by_tool	      off
      pipeline		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Counter1"
      SID		      "22"
      Ports		      [0, 1]
      Position		      [465, 775, 515, 825]
      ZOrder		      -22
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Counter"
      SourceType	      "Xilinx Counter Block"
      cnt_type		      "Free Running"
      n_bits		      "1"
      bin_pt		      "0"
      arith_type	      "Unsigned"
      start_count	      "0"
      cnt_to		      "Inf"
      cnt_by_val	      "1"
      operation		      "Up"
      explicit_period	      off
      period		      "1"
      load_pin		      off
      rst		      off
      en		      off
      dbl_ovrd		      off
      show_param	      off
      use_rpm		      on
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Delay"
      SID		      "23"
      Ports		      [1, 1]
      Position		      [240, 670, 285, 700]
      ZOrder		      -23
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "8"
      reg_retiming	      off
      explicit_period	      on
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Delay1"
      SID		      "24"
      Ports		      [1, 1]
      Position		      [980, 233, 1025, 257]
      ZOrder		      -24
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "1"
      reg_retiming	      off
      explicit_period	      on
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Expression"
      SID		      "25"
      Ports		      [2, 1]
      Position		      [980, 258, 1030, 307]
      ZOrder		      -25
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Expression"
      SourceType	      "Xilinx Expression Block"
      expression	      "a & b"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "1"
      explicit_period	      on
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Expression1"
      SID		      "26"
      Ports		      [2, 1]
      Position		      [1180, 203, 1230, 252]
      ZOrder		      -26
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Expression"
      SourceType	      "Xilinx Expression Block"
      expression	      "a | b"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "0"
      explicit_period	      on
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "Fix16_Fix15"
      SID		      "27"
      Ports		      [1, 1]
      Position		      [1305, 472, 1345, 498]
      ZOrder		      -27
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Fix16_Fix15"
	Location		[669, 45, 1052, 409]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "28"
	  Position		  [25, 48, 55, 62]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert5"
	  SID			  "29"
	  Ports			  [1, 1]
	  Position		  [145, 25, 190, 55]
	  ZOrder		  -2
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "15"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert6"
	  SID			  "30"
	  Ports			  [1, 1]
	  Position		  [145, 60, 190, 90]
	  ZOrder		  -3
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "15"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri1"
	  SID			  "31"
	  Ports			  [1, 2]
	  Position		  [80, 34, 120, 76]
	  ZOrder		  -4
	  AttributesFormatString  "16_15 r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag1"
	  SourceBlock		  "casper_library/Misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  on
	  n_bits		  "16"
	  bin_pt		  "15"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ri_to_c1"
	  SID			  "32"
	  Ports			  [2, 1]
	  Position		  [215, 34, 255, 76]
	  ZOrder		  -5
	  UserDataPersistent	  on
	  UserData		  "DataTag2"
	  SourceBlock		  "casper_library/Misc/ri_to_c"
	  SourceType		  "ri_to_c"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "33"
	  Position		  [280, 48, 310, 62]
	  ZOrder		  -6
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "c_to_ri1"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "Convert5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri1"
	  SrcPort		  2
	  Points		  [0, 10]
	  DstBlock		  "Convert6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert5"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "ri_to_c1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert6"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "ri_to_c1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "c_to_ri1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ri_to_c1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out1"
      SID		      "34"
      Ports		      [1, 1]
      Position		      [1075, 739, 1130, 761]
      ZOrder		      -28
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out2"
      SID		      "35"
      Ports		      [1, 1]
      Position		      [1075, 709, 1130, 731]
      ZOrder		      -29
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Ground
      Name		      "Ground"
      SID		      "36"
      Position		      [135, 470, 155, 490]
      ZOrder		      -30
    }
    Block {
      BlockType		      Scope
      Name		      "Input"
      SID		      "37"
      Ports		      [1]
      Position		      [170, 329, 200, 361]
      ZOrder		      -31
      Floating		      off
      Location		      [10, 650, 866, 1018]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      ShowLegends	      off
      SaveName		      "ScopeData2"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter"
      SID		      "38"
      Ports		      [1, 1]
      Position		      [1330, 572, 1375, 598]
      ZOrder		      -32
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Inverter"
      SourceType	      "Xilinx Inverter"
      latency		      "0"
      explicit_period	      on
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter1"
      SID		      "39"
      Ports		      [1, 1]
      Position		      [1105, 183, 1155, 217]
      ZOrder		      -33
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Inverter"
      SourceType	      "Xilinx Inverter"
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter2"
      SID		      "40"
      Ports		      [1, 1]
      Position		      [1330, 812, 1375, 838]
      ZOrder		      -34
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Inverter"
      SourceType	      "Xilinx Inverter"
      latency		      "0"
      explicit_period	      on
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Scope
      Name		      "Mixer out1"
      SID		      "41"
      Ports		      [2]
      Position		      [1150, 688, 1190, 777]
      ZOrder		      -35
      Floating		      off
      Location		      [485, 379, 1261, 960]
      Open		      off
      NumInputPorts	      "2"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
      }
      ShowLegends	      off
      YMin		      "-5~-5"
      YMax		      "5~5"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Register"
      SID		      "42"
      Ports		      [2, 1]
      Position		      [1400, 574, 1435, 616]
      ZOrder		      -36
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      reg_only_valid	      off
      explicit_period	      on
      period		      "1"
      rst		      off
      en		      on
      out_en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Register1"
      SID		      "43"
      Ports		      [3, 1]
      Position		      [1110, 236, 1160, 294]
      ZOrder		      -37
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      reg_only_valid	      off
      explicit_period	      on
      period		      "1"
      rst		      on
      en		      on
      out_en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Register2"
      SID		      "44"
      Ports		      [2, 1]
      Position		      [1400, 814, 1435, 856]
      ZOrder		      -38
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      reg_only_valid	      off
      explicit_period	      on
      period		      "1"
      rst		      off
      en		      on
      out_en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Reinterpret"
      SID		      "45"
      Ports		      [1, 1]
      Position		      [1145, 520, 1175, 540]
      ZOrder		      -39
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Signed  (2's comp)"
      force_bin_pt	      on
      bin_pt		      "15"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Reinterpret1"
      SID		      "46"
      Ports		      [1, 1]
      Position		      [1150, 490, 1180, 510]
      ZOrder		      -40
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Signed  (2's comp)"
      force_bin_pt	      on
      bin_pt		      "15"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Reinterpret2"
      SID		      "47"
      Ports		      [1, 1]
      Position		      [425, 605, 455, 625]
      ZOrder		      -41
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "0"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Reinterpret3"
      SID		      "48"
      Ports		      [1, 1]
      Position		      [425, 625, 455, 645]
      ZOrder		      -42
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "0"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Reinterpret4"
      SID		      "49"
      Ports		      [1, 1]
      Position		      [425, 645, 455, 665]
      ZOrder		      -43
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "0"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Reinterpret5"
      SID		      "50"
      Ports		      [1, 1]
      Position		      [425, 665, 455, 685]
      ZOrder		      -44
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "0"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Reinterpret6"
      SID		      "51"
      Ports		      [1, 1]
      Position		      [665, 155, 695, 175]
      ZOrder		      -45
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "0"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Reinterpret7"
      SID		      "52"
      Ports		      [1, 1]
      Position		      [665, 175, 695, 195]
      ZOrder		      -46
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "0"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Reinterpret8"
      SID		      "53"
      Ports		      [1, 1]
      Position		      [665, 195, 695, 215]
      ZOrder		      -47
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "0"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Reinterpret9"
      SID		      "54"
      Ports		      [1, 1]
      Position		      [665, 215, 695, 235]
      ZOrder		      -48
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "0"
      force_valid	      on
    }
    Block {
      BlockType		      Sin
      Name		      "Sine Wave"
      SID		      "55"
      Ports		      [0, 1]
      Position		      [110, 400, 140, 430]
      ZOrder		      -49
      Amplitude		      "0.95"
      Frequency		      "2*3.1415*(11/8)"
      Samples		      "4"
      Offset		      "1"
      SampleTime	      "0.25"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice"
      SID		      "56"
      Ports		      [1, 1]
      Position		      [1380, 260, 1425, 280]
      ZOrder		      -50
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Upper Bit Location + Width"
      nbits		      "16"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice1"
      SID		      "57"
      Ports		      [1, 1]
      Position		      [1540, 320, 1580, 340]
      ZOrder		      -51
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice2"
      SID		      "58"
      Ports		      [1, 1]
      Position		      [1050, 189, 1090, 211]
      ZOrder		      -52
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice3"
      SID		      "59"
      Ports		      [1, 1]
      Position		      [1275, 575, 1315, 595]
      ZOrder		      -53
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice4"
      SID		      "60"
      Ports		      [1, 1]
      Position		      [1275, 815, 1315, 835]
      ZOrder		      -54
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice5"
      SID		      "61"
      Ports		      [1, 1]
      Position		      [1380, 290, 1425, 310]
      ZOrder		      -55
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "16"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice6"
      SID		      "62"
      Ports		      [1, 1]
      Position		      [460, 700, 500, 720]
      ZOrder		      -56
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice7"
      SID		      "63"
      Ports		      [1, 1]
      Position		      [720, 235, 760, 255]
      ZOrder		      -57
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice8"
      SID		      "64"
      Ports		      [1, 1]
      Position		      [920, 310, 960, 330]
      ZOrder		      -58
      ShowName		      off
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Step
      Name		      "Step"
      SID		      "65"
      Position		      [130, 530, 160, 560]
      ZOrder		      -59
      SampleTime	      "0"
    }
    Block {
      BlockType		      Step
      Name		      "Step1"
      SID		      "66"
      Position		      [1115, 570, 1145, 600]
      ZOrder		      -60
      SampleTime	      "0"
    }
    Block {
      BlockType		      Step
      Name		      "Step2"
      SID		      "67"
      Position		      [1375, 325, 1405, 355]
      ZOrder		      -61
      SampleTime	      "0"
    }
    Block {
      BlockType		      Step
      Name		      "Step3"
      SID		      "68"
      Position		      [310, 698, 330, 722]
      ZOrder		      -62
      SampleTime	      "0"
    }
    Block {
      BlockType		      Step
      Name		      "Step4"
      SID		      "69"
      Position		      [495, 313, 515, 337]
      ZOrder		      -63
      SampleTime	      "0"
    }
    Block {
      BlockType		      Step
      Name		      "Step5"
      SID		      "70"
      Position		      [810, 255, 840, 285]
      ZOrder		      -64
      SampleTime	      "0"
    }
    Block {
      BlockType		      Step
      Name		      "Step6"
      SID		      "71"
      Position		      [1115, 810, 1145, 840]
      ZOrder		      -65
      SampleTime	      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem"
      SID		      "72"
      Ports		      [4]
      Position		      [530, 527, 570, 588]
      ZOrder		      -66
      ShowName		      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Subsystem"
	Location		[343, 293, 626, 713]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "73"
	  Position		  [25, 33, 55, 47]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  SID			  "74"
	  Position		  [25, 68, 55, 82]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  SID			  "75"
	  Position		  [25, 103, 55, 117]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  SID			  "76"
	  Position		  [25, 138, 55, 152]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Scope
	  Name			  "ADC out"
	  SID			  "77"
	  Ports			  [4]
	  Position		  [175, 26, 210, 159]
	  ZOrder		  -5
	  Floating		  off
	  Location		  [499, 439, 1275, 1018]
	  Open			  off
	  NumInputPorts		  "4"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	  }
	  ShowLegends		  off
	  YMin			  "-5~-5~-5~-5"
	  YMax			  "5~5~5~5"
	  SaveName		  "ScopeData3"
	  DataFormat		  "StructureWithTime"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  SID			  "78"
	  Ports			  [1, 1]
	  Position		  [90, 29, 145, 51]
	  ZOrder		  -6
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  SID			  "79"
	  Ports			  [1, 1]
	  Position		  [90, 64, 145, 86]
	  ZOrder		  -7
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  SID			  "80"
	  Ports			  [1, 1]
	  Position		  [90, 99, 145, 121]
	  ZOrder		  -8
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out5"
	  SID			  "81"
	  Ports			  [1, 1]
	  Position		  [90, 134, 145, 156]
	  ZOrder		  -9
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "ADC out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  DstBlock		  "ADC out"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  DstBlock		  "ADC out"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out5"
	  SrcPort		  1
	  DstBlock		  "ADC out"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out5"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator"
      SID		      "82"
      Position		      [1690, 385, 1710, 405]
      ZOrder		      -67
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator1"
      SID		      "83"
      Position		      [1690, 410, 1710, 430]
      ZOrder		      -68
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator10"
      SID		      "84"
      Position		      [1675, 750, 1695, 770]
      ZOrder		      -69
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator11"
      SID		      "85"
      Position		      [1675, 775, 1695, 795]
      ZOrder		      -70
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator2"
      SID		      "86"
      Position		      [1690, 435, 1710, 455]
      ZOrder		      -71
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator3"
      SID		      "87"
      Position		      [1690, 460, 1710, 480]
      ZOrder		      -72
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator4"
      SID		      "88"
      Position		      [1690, 485, 1710, 505]
      ZOrder		      -73
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator5"
      SID		      "89"
      Position		      [1690, 510, 1710, 530]
      ZOrder		      -74
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator6"
      SID		      "90"
      Position		      [1675, 650, 1695, 670]
      ZOrder		      -75
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator7"
      SID		      "91"
      Position		      [1675, 675, 1695, 695]
      ZOrder		      -76
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator8"
      SID		      "92"
      Position		      [1675, 700, 1695, 720]
      ZOrder		      -77
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator9"
      SID		      "93"
      Position		      [1675, 725, 1695, 745]
      ZOrder		      -78
      ShowName		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "XAUI"
      SID		      "94"
      Tag		      "xps:xaui"
      Ports		      [5, 7]
      Position		      [1510, 386, 1650, 554]
      ZOrder		      -79
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/XAUI"
      LibraryVersion	      "*"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		19
	$ClassName		"Simulink.Mask"
	Type			"xaui"
	Description		"XAUI block for sending and receiving point-to-point, streaming data over the BEE2 and iBOB's CX4 connec"
	"tors. NOTE: A new version of this block is in development."
	Help			"eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\html\\com_xaui\\com_xaui.html''])')"
	Initialization		"xaui_mask;"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  5
	  Object {
	    $ObjectID		    20
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "1"
	      Cell		      "2"
	      PropName		      "TypeOptions"
	    }
	    Name		    "demux"
	    Prompt		    "Demux"
	    Value		    "2"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    21
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      9
	      Cell		      "iBOB:0"
	      Cell		      "iBOB:1"
	      Cell		      "BEE2_ctrl:0"
	      Cell		      "BEE2_ctrl:1"
	      Cell		      "BEE2_usr:0"
	      Cell		      "BEE2_usr:1"
	      Cell		      "BEE2_usr:2"
	      Cell		      "BEE2_usr:3"
	      Cell		      "CORR:0"
	      PropName		      "TypeOptions"
	    }
	    Name		    "port"
	    Prompt		    "Port"
	    Value		    "iBOB:0"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    22
	    Type		    "checkbox"
	    Name		    "show_param"
	    Prompt		    "---------------------- Show Implementation Parameters ----------------------------------------------"
	    "-------------------------------------"
	    Value		    "off"
	    Evaluate		    "off"
	    Tunable		    "off"
	    Callback		    "myname=gcb;\nif strcmp(get_param(myname, 'show_param'), 'on')\n    set_param(myname, 'MaskVisibili"
	    "ties', {'on','on','on','on','on'});\nelse\n    set_param(myname, 'MaskVisibilities', {'on','on','on','off','off'}"
	    ");\nend"
	  }
	  Object {
	    $ObjectID		    23
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      4
	      Cell		      "0"
	      Cell		      "1"
	      Cell		      "2"
	      Cell		      "3"
	      PropName		      "TypeOptions"
	    }
	    Name		    "pre_emph"
	    Prompt		    "Pre-emphasis"
	    Value		    "3"
	    Tunable		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    24
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      5
	      Cell		      "400"
	      Cell		      "500"
	      Cell		      "600"
	      Cell		      "700"
	      Cell		      "800"
	      PropName		      "TypeOptions"
	    }
	    Name		    "swing"
	    Prompt		    "Differential swing"
	    Value		    "800"
	    Tunable		    "off"
	    Visible		    "off"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"XAUI"
	Location		[19, 45, 1079, 930]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"41"
	Block {
	  BlockType		  Inport
	  Name			  "rx_get"
	  SID			  "94:1"
	  Position		  [20, 52, 50, 68]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rx_reset"
	  SID			  "94:2"
	  Position		  [20, 102, 50, 118]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_data"
	  SID			  "94:3"
	  Position		  [20, 332, 50, 348]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_outofband"
	  SID			  "94:4"
	  Position		  [20, 382, 50, 398]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_valid"
	  SID			  "94:5"
	  Position		  [20, 432, 50, 448]
	  ZOrder		  -5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  "94:6"
	  Position		  [530, 280, 555, 300]
	  ZOrder		  -6
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  "94:7"
	  Position		  [530, 380, 555, 400]
	  ZOrder		  -7
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  SID			  "94:8"
	  Position		  [530, 240, 555, 260]
	  ZOrder		  -8
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
	  SID			  "94:9"
	  Position		  [530, 150, 555, 170]
	  ZOrder		  -9
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant5"
	  SID			  "94:10"
	  Position		  [530, 100, 555, 120]
	  ZOrder		  -10
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant6"
	  SID			  "94:11"
	  Position		  [530, 50, 555, 70]
	  ZOrder		  -11
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant7"
	  SID			  "94:12"
	  Position		  [530, 195, 555, 215]
	  ZOrder		  -12
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "94:13"
	  Position		  [465, 330, 485, 350]
	  ZOrder		  -13
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "94:14"
	  Position		  [465, 380, 485, 400]
	  ZOrder		  -14
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  SID			  "94:15"
	  Position		  [465, 430, 485, 450]
	  ZOrder		  -15
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  SID			  "94:16"
	  Position		  [395, 50, 415, 70]
	  ZOrder		  -16
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  SID			  "94:17"
	  Position		  [395, 100, 415, 120]
	  ZOrder		  -17
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI_rx_almost_full"
	  SID			  "94:18"
	  Ports			  [1, 1]
	  Position		  [585, 282, 685, 298]
	  ZOrder		  -18
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI_rx_data"
	  SID			  "94:19"
	  Ports			  [1, 1]
	  Position		  [585, 52, 685, 68]
	  ZOrder		  -19
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI_rx_empty"
	  SID			  "94:20"
	  Ports			  [1, 1]
	  Position		  [585, 152, 685, 168]
	  ZOrder		  -20
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI_rx_get"
	  SID			  "94:21"
	  Ports			  [1, 1]
	  Position		  [310, 52, 360, 68]
	  ZOrder		  -21
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI_rx_linkdown"
	  SID			  "94:22"
	  Ports			  [1, 1]
	  Position		  [585, 242, 685, 258]
	  ZOrder		  -22
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI_rx_outofband"
	  SID			  "94:23"
	  Ports			  [1, 1]
	  Position		  [585, 102, 685, 118]
	  ZOrder		  -23
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI_rx_reset"
	  SID			  "94:24"
	  Ports			  [1, 1]
	  Position		  [310, 102, 360, 118]
	  ZOrder		  -24
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI_rx_valid"
	  SID			  "94:25"
	  Ports			  [1, 1]
	  Position		  [585, 197, 685, 213]
	  ZOrder		  -25
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI_tx_data"
	  SID			  "94:26"
	  Ports			  [1, 1]
	  Position		  [355, 332, 405, 348]
	  ZOrder		  -26
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI_tx_full"
	  SID			  "94:27"
	  Ports			  [1, 1]
	  Position		  [585, 382, 685, 398]
	  ZOrder		  -27
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI_tx_outofband"
	  SID			  "94:28"
	  Ports			  [1, 1]
	  Position		  [355, 382, 405, 398]
	  ZOrder		  -28
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI_tx_valid"
	  SID			  "94:29"
	  Ports			  [1, 1]
	  Position		  [355, 432, 405, 448]
	  ZOrder		  -29
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rx_get"
	  SID			  "94:30"
	  Ports			  [1, 1]
	  Position		  [135, 52, 185, 68]
	  ZOrder		  -30
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rx_reset"
	  SID			  "94:31"
	  Ports			  [1, 1]
	  Position		  [135, 102, 185, 118]
	  ZOrder		  -31
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_data"
	  SID			  "94:32"
	  Ports			  [1, 1]
	  Position		  [145, 332, 195, 348]
	  ZOrder		  -32
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_outofband"
	  SID			  "94:33"
	  Ports			  [1, 1]
	  Position		  [145, 382, 195, 398]
	  ZOrder		  -33
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_valid"
	  SID			  "94:34"
	  Ports			  [1, 1]
	  Position		  [145, 432, 195, 448]
	  ZOrder		  -34
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_data"
	  SID			  "94:35"
	  Position		  [790, 52, 820, 68]
	  ZOrder		  -35
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_outofband"
	  SID			  "94:36"
	  Position		  [790, 102, 820, 118]
	  ZOrder		  -36
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_empty"
	  SID			  "94:37"
	  Position		  [790, 152, 820, 168]
	  ZOrder		  -37
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_valid"
	  SID			  "94:38"
	  Position		  [790, 197, 820, 213]
	  ZOrder		  -38
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_linkdown"
	  SID			  "94:39"
	  Position		  [790, 242, 820, 258]
	  ZOrder		  -39
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "tx_full"
	  SID			  "94:40"
	  Position		  [785, 382, 815, 398]
	  ZOrder		  -40
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_almost_full"
	  SID			  "94:41"
	  Position		  [790, 282, 820, 298]
	  ZOrder		  -41
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "adcddcxaui_XAUI_rx_almost_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI_rx_almost_full"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_almost_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI_rx_valid"
	  SrcPort		  1
	  DstBlock		  "rx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  DstBlock		  "adcddcxaui_XAUI_rx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI_rx_reset"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI_rx_get"
	  SrcPort		  1
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  DstBlock		  "adcddcxaui_XAUI_rx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "adcddcxaui_XAUI_rx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "adcddcxaui_XAUI_rx_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "adcddcxaui_XAUI_rx_linkdown"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "adcddcxaui_XAUI_tx_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI_tx_valid"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI_tx_outofband"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI_tx_data"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI_tx_full"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "tx_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_valid"
	  SrcPort		  1
	  DstBlock		  "adcddcxaui_XAUI_tx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_valid"
	  SrcPort		  1
	  DstBlock		  "convert_tx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_outofband"
	  SrcPort		  1
	  DstBlock		  "adcddcxaui_XAUI_tx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_outofband"
	  SrcPort		  1
	  DstBlock		  "convert_tx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_data"
	  SrcPort		  1
	  DstBlock		  "adcddcxaui_XAUI_tx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_data"
	  SrcPort		  1
	  DstBlock		  "convert_tx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI_rx_linkdown"
	  SrcPort		  1
	  DstBlock		  "rx_linkdown"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI_rx_empty"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI_rx_outofband"
	  SrcPort		  1
	  DstBlock		  "rx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI_rx_data"
	  SrcPort		  1
	  DstBlock		  "rx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rx_reset"
	  SrcPort		  1
	  DstBlock		  "adcddcxaui_XAUI_rx_reset"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rx_reset"
	  SrcPort		  1
	  DstBlock		  "convert_rx_reset"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rx_get"
	  SrcPort		  1
	  DstBlock		  "adcddcxaui_XAUI_rx_get"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rx_get"
	  SrcPort		  1
	  DstBlock		  "convert_rx_get"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "XAUI1"
      SID		      "95"
      Tag		      "xps:xaui"
      Ports		      [5, 7]
      Position		      [1510, 651, 1650, 819]
      ZOrder		      -80
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/XAUI"
      LibraryVersion	      "*"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		25
	$ClassName		"Simulink.Mask"
	Type			"xaui"
	Description		"XAUI block for sending and receiving point-to-point, streaming data over the BEE2 and iBOB's CX4 connec"
	"tors. NOTE: A new version of this block is in development."
	Help			"eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\html\\com_xaui\\com_xaui.html''])')"
	Initialization		"xaui_mask;"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  5
	  Object {
	    $ObjectID		    26
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "1"
	      Cell		      "2"
	      PropName		      "TypeOptions"
	    }
	    Name		    "demux"
	    Prompt		    "Demux"
	    Value		    "2"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    27
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      9
	      Cell		      "iBOB:0"
	      Cell		      "iBOB:1"
	      Cell		      "BEE2_ctrl:0"
	      Cell		      "BEE2_ctrl:1"
	      Cell		      "BEE2_usr:0"
	      Cell		      "BEE2_usr:1"
	      Cell		      "BEE2_usr:2"
	      Cell		      "BEE2_usr:3"
	      Cell		      "CORR:0"
	      PropName		      "TypeOptions"
	    }
	    Name		    "port"
	    Prompt		    "Port"
	    Value		    "iBOB:1"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    28
	    Type		    "checkbox"
	    Name		    "show_param"
	    Prompt		    "---------------------- Show Implementation Parameters ----------------------------------------------"
	    "-------------------------------------"
	    Value		    "off"
	    Evaluate		    "off"
	    Tunable		    "off"
	    Callback		    "myname=gcb;\nif strcmp(get_param(myname, 'show_param'), 'on')\n    set_param(myname, 'MaskVisibili"
	    "ties', {'on','on','on','on','on'});\nelse\n    set_param(myname, 'MaskVisibilities', {'on','on','on','off','off'}"
	    ");\nend"
	  }
	  Object {
	    $ObjectID		    29
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      4
	      Cell		      "0"
	      Cell		      "1"
	      Cell		      "2"
	      Cell		      "3"
	      PropName		      "TypeOptions"
	    }
	    Name		    "pre_emph"
	    Prompt		    "Pre-emphasis"
	    Value		    "3"
	    Tunable		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    30
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      5
	      Cell		      "400"
	      Cell		      "500"
	      Cell		      "600"
	      Cell		      "700"
	      Cell		      "800"
	      PropName		      "TypeOptions"
	    }
	    Name		    "swing"
	    Prompt		    "Differential swing"
	    Value		    "800"
	    Tunable		    "off"
	    Visible		    "off"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"XAUI1"
	Location		[19, 45, 1079, 930]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"41"
	Block {
	  BlockType		  Inport
	  Name			  "rx_get"
	  SID			  "95:1"
	  Position		  [20, 52, 50, 68]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rx_reset"
	  SID			  "95:2"
	  Position		  [20, 102, 50, 118]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_data"
	  SID			  "95:3"
	  Position		  [20, 332, 50, 348]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_outofband"
	  SID			  "95:4"
	  Position		  [20, 382, 50, 398]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_valid"
	  SID			  "95:5"
	  Position		  [20, 432, 50, 448]
	  ZOrder		  -5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  "95:6"
	  Position		  [530, 280, 555, 300]
	  ZOrder		  -6
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  "95:7"
	  Position		  [530, 380, 555, 400]
	  ZOrder		  -7
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  SID			  "95:8"
	  Position		  [530, 240, 555, 260]
	  ZOrder		  -8
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
	  SID			  "95:9"
	  Position		  [530, 150, 555, 170]
	  ZOrder		  -9
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant5"
	  SID			  "95:10"
	  Position		  [530, 100, 555, 120]
	  ZOrder		  -10
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant6"
	  SID			  "95:11"
	  Position		  [530, 50, 555, 70]
	  ZOrder		  -11
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant7"
	  SID			  "95:12"
	  Position		  [530, 195, 555, 215]
	  ZOrder		  -12
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "95:13"
	  Position		  [465, 330, 485, 350]
	  ZOrder		  -13
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "95:14"
	  Position		  [465, 380, 485, 400]
	  ZOrder		  -14
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  SID			  "95:15"
	  Position		  [465, 430, 485, 450]
	  ZOrder		  -15
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  SID			  "95:16"
	  Position		  [395, 50, 415, 70]
	  ZOrder		  -16
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  SID			  "95:17"
	  Position		  [395, 100, 415, 120]
	  ZOrder		  -17
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI1_rx_almost_full"
	  SID			  "95:18"
	  Ports			  [1, 1]
	  Position		  [585, 282, 685, 298]
	  ZOrder		  -18
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI1_rx_data"
	  SID			  "95:19"
	  Ports			  [1, 1]
	  Position		  [585, 52, 685, 68]
	  ZOrder		  -19
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI1_rx_empty"
	  SID			  "95:20"
	  Ports			  [1, 1]
	  Position		  [585, 152, 685, 168]
	  ZOrder		  -20
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI1_rx_get"
	  SID			  "95:21"
	  Ports			  [1, 1]
	  Position		  [310, 52, 360, 68]
	  ZOrder		  -21
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI1_rx_linkdown"
	  SID			  "95:22"
	  Ports			  [1, 1]
	  Position		  [585, 242, 685, 258]
	  ZOrder		  -22
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI1_rx_outofband"
	  SID			  "95:23"
	  Ports			  [1, 1]
	  Position		  [585, 102, 685, 118]
	  ZOrder		  -23
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI1_rx_reset"
	  SID			  "95:24"
	  Ports			  [1, 1]
	  Position		  [310, 102, 360, 118]
	  ZOrder		  -24
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI1_rx_valid"
	  SID			  "95:25"
	  Ports			  [1, 1]
	  Position		  [585, 197, 685, 213]
	  ZOrder		  -25
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI1_tx_data"
	  SID			  "95:26"
	  Ports			  [1, 1]
	  Position		  [355, 332, 405, 348]
	  ZOrder		  -26
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI1_tx_full"
	  SID			  "95:27"
	  Ports			  [1, 1]
	  Position		  [585, 382, 685, 398]
	  ZOrder		  -27
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI1_tx_outofband"
	  SID			  "95:28"
	  Ports			  [1, 1]
	  Position		  [355, 382, 405, 398]
	  ZOrder		  -28
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adcddcxaui_XAUI1_tx_valid"
	  SID			  "95:29"
	  Ports			  [1, 1]
	  Position		  [355, 432, 405, 448]
	  ZOrder		  -29
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rx_get"
	  SID			  "95:30"
	  Ports			  [1, 1]
	  Position		  [135, 52, 185, 68]
	  ZOrder		  -30
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rx_reset"
	  SID			  "95:31"
	  Ports			  [1, 1]
	  Position		  [135, 102, 185, 118]
	  ZOrder		  -31
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_data"
	  SID			  "95:32"
	  Ports			  [1, 1]
	  Position		  [145, 332, 195, 348]
	  ZOrder		  -32
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_outofband"
	  SID			  "95:33"
	  Ports			  [1, 1]
	  Position		  [145, 382, 195, 398]
	  ZOrder		  -33
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_valid"
	  SID			  "95:34"
	  Ports			  [1, 1]
	  Position		  [145, 432, 195, 448]
	  ZOrder		  -34
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_data"
	  SID			  "95:35"
	  Position		  [790, 52, 820, 68]
	  ZOrder		  -35
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_outofband"
	  SID			  "95:36"
	  Position		  [790, 102, 820, 118]
	  ZOrder		  -36
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_empty"
	  SID			  "95:37"
	  Position		  [790, 152, 820, 168]
	  ZOrder		  -37
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_valid"
	  SID			  "95:38"
	  Position		  [790, 197, 820, 213]
	  ZOrder		  -38
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_linkdown"
	  SID			  "95:39"
	  Position		  [790, 242, 820, 258]
	  ZOrder		  -39
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "tx_full"
	  SID			  "95:40"
	  Position		  [785, 382, 815, 398]
	  ZOrder		  -40
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_almost_full"
	  SID			  "95:41"
	  Position		  [790, 282, 820, 298]
	  ZOrder		  -41
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "rx_get"
	  SrcPort		  1
	  DstBlock		  "convert_rx_get"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rx_get"
	  SrcPort		  1
	  DstBlock		  "adcddcxaui_XAUI1_rx_get"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rx_reset"
	  SrcPort		  1
	  DstBlock		  "convert_rx_reset"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rx_reset"
	  SrcPort		  1
	  DstBlock		  "adcddcxaui_XAUI1_rx_reset"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI1_rx_data"
	  SrcPort		  1
	  DstBlock		  "rx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI1_rx_outofband"
	  SrcPort		  1
	  DstBlock		  "rx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI1_rx_empty"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI1_rx_linkdown"
	  SrcPort		  1
	  DstBlock		  "rx_linkdown"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_data"
	  SrcPort		  1
	  DstBlock		  "convert_tx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_data"
	  SrcPort		  1
	  DstBlock		  "adcddcxaui_XAUI1_tx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_outofband"
	  SrcPort		  1
	  DstBlock		  "convert_tx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_outofband"
	  SrcPort		  1
	  DstBlock		  "adcddcxaui_XAUI1_tx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_valid"
	  SrcPort		  1
	  DstBlock		  "convert_tx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_valid"
	  SrcPort		  1
	  DstBlock		  "adcddcxaui_XAUI1_tx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI1_tx_full"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "tx_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI1_tx_data"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI1_tx_outofband"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI1_tx_valid"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "adcddcxaui_XAUI1_tx_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "adcddcxaui_XAUI1_rx_linkdown"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "adcddcxaui_XAUI1_rx_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "adcddcxaui_XAUI1_rx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  DstBlock		  "adcddcxaui_XAUI1_rx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI1_rx_get"
	  SrcPort		  1
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI1_rx_reset"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  DstBlock		  "adcddcxaui_XAUI1_rx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI1_rx_valid"
	  SrcPort		  1
	  DstBlock		  "rx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adcddcxaui_XAUI1_rx_almost_full"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_almost_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "adcddcxaui_XAUI1_rx_almost_full"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "XSG_core_config"
      SID		      "209"
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [100, 154, 146, 197]
      ZOrder		      5236
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.524"
      SourceBlock	      "xps_library/XSG_core_config"
      SourceType	      "xsg core config"
      hw_sys		      "ROACH:sx95t"
      clk_src		      "sys_clk"
      ROACH_clk_src	      "sys_clk"
      ROACH2_clk_src	      "sys_clk"
      MKDIG_clk_src	      "sys_clk"
      clk_rate		      "100"
      sample_period	      "1"
      synthesis_tool	      "XST"
    }
    Block {
      BlockType		      Reference
      Name		      "adc"
      SID		      "97"
      Tag		      "xps:adc"
      Ports		      [3, 17]
      Position		      [185, 379, 330, 641]
      ZOrder		      -82
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.524"
      SourceBlock	      "xps_library/adc"
      SourceType	      "adc"
      adc_brd		      "adc0"
      adc_clk_rate	      "800"
      adc_interleave	      off
      sample_period	      "1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "beam_switcher"
      SID		      "98"
      Ports		      [1]
      Position		      [250, 726, 280, 784]
      ZOrder		      -83
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"beam_switcher"
	Location		[66, 45, 1209, 904]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  SID			  "99"
	  Position		  [35, 163, 65, 177]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "8 LSB"
	  SID			  "100"
	  Ports			  [1, 1]
	  Position		  [440, 181, 480, 209]
	  ZOrder		  -2
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "10"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "8 LSB1"
	  SID			  "101"
	  Ports			  [1, 1]
	  Position		  [440, 111, 480, 139]
	  ZOrder		  -3
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "10"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  "102"
	  Position		  [15, 205, 45, 235]
	  ZOrder		  -4
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  SID			  "103"
	  Ports			  [0, 1]
	  Position		  [260, 231, 300, 249]
	  ZOrder		  -5
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant6"
	  SID			  "104"
	  Ports			  [0, 1]
	  Position		  [260, 211, 300, 229]
	  ZOrder		  -6
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter2"
	  SID			  "105"
	  Ports			  [2, 1]
	  Position		  [85, 130, 135, 185]
	  ZOrder		  -7
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "11"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out12"
	  SID			  "106"
	  Ports			  [1, 1]
	  Position		  [370, 24, 425, 46]
	  ZOrder		  -8
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out13"
	  SID			  "107"
	  Ports			  [1, 1]
	  Position		  [370, 59, 425, 81]
	  ZOrder		  -9
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  SID			  "108"
	  Ports			  [2, 1]
	  Position		  [185, 148, 230, 192]
	  ZOrder		  -10
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a>=b"
	  latency		  "1"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "beam switch"
	  SID			  "109"
	  Ports			  [2]
	  Position		  [450, 16, 490, 89]
	  ZOrder		  -11
	  Floating		  off
	  Location		  [893, 464, 1895, 1101]
	  Open			  off
	  NumInputPorts		  "2"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	  }
	  ShowLegends		  off
	  YMin			  "-5~-5"
	  YMax			  "5~5"
	  SaveName		  "ScopeData6"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "beam_leds"
	  SID			  "110"
	  Ports			  [1]
	  Position		  [440, 280, 490, 320]
	  ZOrder		  -12
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "beam_leds"
	    Location		    [569, 51, 1012, 539]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      SID		      "111"
	      Position		      [20, 103, 50, 117]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bit 0"
	      SID		      "112"
	      Ports		      [1, 1]
	      Position		      [80, 26, 125, 54]
	      ZOrder		      -2
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "10"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bit 1"
	      SID		      "113"
	      Ports		      [1, 1]
	      Position		      [80, 71, 125, 99]
	      ZOrder		      -3
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "10"
	      base1		      "MSB of Input"
	      bit0		      "1"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bit 2"
	      SID		      "114"
	      Ports		      [1, 1]
	      Position		      [80, 116, 125, 144]
	      ZOrder		      -4
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "10"
	      base1		      "MSB of Input"
	      bit0		      "3"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bit 3"
	      SID		      "115"
	      Ports		      [1, 1]
	      Position		      [80, 161, 125, 189]
	      ZOrder		      -5
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "10"
	      base1		      "MSB of Input"
	      bit0		      "4"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "led0"
	      SID		      "116"
	      Tag		      "xps:gpio"
	      Ports		      [1, 1]
	      Position		      [150, 25, 250, 55]
	      ZOrder		      -6
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/gpio"
	      SourceType	      "gpio"
	      ShowPortLabels	      on
	      io_group		      "iBOB:led"
	      io_dir		      "out"
	      arith_type	      "Boolean"
	      bitwidth		      "1"
	      bin_pt		      "0"
	      bit_index		      "4"
	      sample_period	      "1"
	      use_single_ended	      off
	      use_ddr		      off
	      reg_iob		      on
	      reg_clk_phase	      "0"
	      termination	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "led1"
	      SID		      "117"
	      Tag		      "xps:gpio"
	      Ports		      [1, 1]
	      Position		      [150, 70, 250, 100]
	      ZOrder		      -7
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/gpio"
	      SourceType	      "gpio"
	      ShowPortLabels	      on
	      io_group		      "iBOB:led"
	      io_dir		      "out"
	      arith_type	      "Boolean"
	      bitwidth		      "1"
	      bin_pt		      "0"
	      bit_index		      "5"
	      sample_period	      "1"
	      use_single_ended	      off
	      use_ddr		      off
	      reg_iob		      on
	      reg_clk_phase	      "0"
	      termination	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "led2"
	      SID		      "118"
	      Tag		      "xps:gpio"
	      Ports		      [1, 1]
	      Position		      [150, 115, 250, 145]
	      ZOrder		      -8
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/gpio"
	      SourceType	      "gpio"
	      ShowPortLabels	      on
	      io_group		      "iBOB:led"
	      io_dir		      "out"
	      arith_type	      "Boolean"
	      bitwidth		      "1"
	      bin_pt		      "0"
	      bit_index		      "6"
	      sample_period	      "1"
	      use_single_ended	      off
	      use_ddr		      off
	      reg_iob		      on
	      reg_clk_phase	      "0"
	      termination	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "led3"
	      SID		      "119"
	      Tag		      "xps:gpio"
	      Ports		      [1, 1]
	      Position		      [150, 160, 250, 190]
	      ZOrder		      -9
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/gpio"
	      SourceType	      "gpio"
	      ShowPortLabels	      on
	      io_group		      "iBOB:led"
	      io_dir		      "out"
	      arith_type	      "Boolean"
	      bitwidth		      "1"
	      bin_pt		      "0"
	      bit_index		      "7"
	      sample_period	      "1"
	      use_single_ended	      off
	      use_ddr		      off
	      reg_iob		      on
	      reg_clk_phase	      "0"
	      termination	      "None"
	    }
	    Line {
	      SrcBlock		      "bit 0"
	      SrcPort		      1
	      DstBlock		      "led0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bit 1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "led1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bit 2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "led2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bit 3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "led3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -25]
		Branch {
		  Points		  [0, -45]
		  DstBlock		  "bit 0"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "bit 1"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 20]
		Branch {
		  Points		  [0, 45]
		  DstBlock		  "bit 3"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "bit 2"
		  DstPort		  1
		}
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "beam_number"
	  SID			  "120"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [435, 230, 535, 260]
	  ZOrder		  -13
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "adcddcxaui_beam_switcher_beam_number_user_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gpio0"
	  SID			  "121"
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [495, 180, 595, 210]
	  ZOrder		  -14
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  on
	  io_group		  "iBOB:gpio0"
	  io_dir		  "out"
	  arith_type		  "Unsigned"
	  bitwidth		  "8"
	  bin_pt		  "0"
	  bit_index		  "[0:7]"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  on
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gpio3"
	  SID			  "122"
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [495, 110, 595, 140]
	  ZOrder		  -15
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  on
	  io_group		  "iBOB:gpio3"
	  io_dir		  "out"
	  arith_type		  "Unsigned"
	  bitwidth		  "8"
	  bin_pt		  "0"
	  bit_index		  "[0:7]"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  on
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "max_addr"
	  SID			  "123"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [60, 205, 160, 235]
	  ZOrder		  -16
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "adcddcxaui_beam_switcher_max_addr_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "switchyard_BRAM"
	  SID			  "124"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [325, 191, 405, 249]
	  ZOrder		  -17
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  on
	  arith_type		  "Unsigned"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "[0:2^11-1]"
	  sample_rate		  "1"
	}
	Line {
	  SrcBlock		  "Counter2"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 40; 100, 0]
	    Branch {
	      Points		      [0, -165]
	      DstBlock		      "Gateway Out12"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "switchyard_BRAM"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Relational1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  Points		  [20, 0; 0, -45]
	  Branch {
	    Points		    [-185, 0]
	    DstBlock		    "Counter2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -55]
	    DstBlock		    "Gateway Out13"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "switchyard_BRAM"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, 25]
	    Branch {
	      DstBlock		      "beam_number"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 55]
	      DstBlock		      "beam_leds"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -25]
	    Branch {
	      DstBlock		      "8 LSB"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -70]
	      DstBlock		      "8 LSB1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  DstBlock		  "Counter2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out12"
	  SrcPort		  1
	  DstBlock		  "beam switch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out13"
	  SrcPort		  1
	  DstBlock		  "beam switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "max_addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "8 LSB"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "gpio0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "8 LSB1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "gpio3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "max_addr"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Relational1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  DstBlock		  "switchyard_BRAM"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "switchyard_BRAM"
	  DstPort		  3
	}
	Annotation {
	  SID			  "125"
	  Name			  "Generates addresses\nin read mode.\n'en' comes from sync\npulse"
	  Position		  [138, 48]
	  DropShadow		  on
	  ZOrder		  -1
	}
	Annotation {
	  SID			  "126"
	  Name			  "Latency through\nsystem is about 3."
	  Position		  [328, 132]
	  DropShadow		  on
	  ZOrder		  -2
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "blank_radar"
      SID		      "127"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [805, 305, 905, 335]
      ZOrder		      -84
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "adcddcxaui_blank_radar_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "c_to_ri"
      SID		      "128"
      Ports		      [1, 2]
      Position		      [1015, 714, 1055, 756]
      ZOrder		      -85
      AttributesFormatString  "16_15 r/i"
      LibraryVersion	      "1.43"
      UserDataPersistent      on
      UserData		      "DataTag3"
      SourceBlock	      "casper_library_misc/c_to_ri"
      SourceType	      "c_to_ri"
      n_bits		      "16"
      bin_pt		      "15"
    }
    Block {
      BlockType		      Reference
      Name		      "data_mux"
      SID		      "129"
      Ports		      [3, 1]
      Position		      [1250, 403, 1285, 537]
      ZOrder		      -86
      LibraryVersion	      "6.3"
      SourceBlock	      "xbsIndex_r3/Mux"
      SourceType	      "Xilinx Multiplexer Block"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "2"
      explicit_period	      on
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      mux_type		      off
      use_rpm		      off
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "ddc_en"
      SID		      "130"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [935, 185, 1035, 215]
      ZOrder		      -87
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "adcddcxaui_ddc_en_user_data_out"
    }
    Block {
      BlockType		      SubSystem
      Name		      "dec_fir"
      SID		      "131"
      Ports		      [9, 2]
      Position		      [710, 350, 810, 510]
      ZOrder		      -88
      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
      AttributesFormatString  "64 taps\n16_15 r/i"
      AncestorBlock	      "casper_library/Downconverter/dec_fir"
      LibraryVersion	      "*"
      UserDataPersistent      on
      UserData		      "DataTag4"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		31
	$ClassName		"Simulink.Mask"
	Type			"dec_fir"
	Description		"FIR filter which can handle multiple time samples in parallel and decimates down to 1 time sample.  If "
	"coefficients are symmetric, will automatically fold before multiplying."
	Help			"\n<h1>Description</h1>\n\nFIR filter which can handle multiple time samples in parallel and decimates down to"
	" 1 time sample.  If coefficients are symmetric, will automatically fold before multiplying.\n\n<h2>Mask Parameters</h"
	"2>\n\n<b>Number of Parallel Streams</b> (n_inputs): The number of time samples which arrive in parallel.<br><br>\n\n<"
	"b>Coefficients</b> (coeff): The FIR coefficients.  If this vector is symmetric, the FIR will automatically fold befor"
	"e multiplying.<br><br>\n\n<b>Bit Width Out</b> (n_bits): The number of bits in each real/imag sample of the complex n"
	"umber that is output.<br><br>\n\n<b>Quantization Behavior</b> (quantization): The quantization behavior used in conve"
	"rting to the output bit width.<br><br>\n\n\n<b>Add Latency</b> (add_latency) = The latency of adders/converters.<br><"
	"br>\n\n<b>Mult Latency</b> (mult_latency) = The latency of multipliers.<br><br>\n"
	Initialization		"dec_fir_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'coeff', coeff, ...\n    'n_bits', n_bits,"
	" ...\n    'quantization', quantization, ...\n    'add_latency', add_latency, ...\n    'mult_latency', mult_latency);"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  6
	  Object {
	    $ObjectID		    32
	    Type		    "edit"
	    Name		    "n_inputs"
	    Prompt		    "Number of Parallel Streams"
	    Value		    "4"
	  }
	  Object {
	    $ObjectID		    33
	    Type		    "edit"
	    Name		    "coeff"
	    Prompt		    "Coefficients"
	    Value		    "getfield( getfield( get_param( gcb,'UserData'), 'parameters'),'coeff')"
	  }
	  Object {
	    $ObjectID		    34
	    Type		    "edit"
	    Name		    "n_bits"
	    Prompt		    "Bit Width Out"
	    Value		    "16"
	  }
	  Object {
	    $ObjectID		    35
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "Truncate"
	      Cell		      "Round  (unbiased: +/- Inf)"
	      Cell		      "Round  (unbiased: Even Values)"
	      PropName		      "TypeOptions"
	    }
	    Name		    "quantization"
	    Prompt		    "Quantization Behavior"
	    Value		    "Truncate"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    36
	    Type		    "edit"
	    Name		    "add_latency"
	    Prompt		    "Add Latency"
	    Value		    "2"
	  }
	  Object {
	    $ObjectID		    37
	    Type		    "edit"
	    Name		    "mult_latency"
	    Prompt		    "Mult Latency"
	    Value		    "2"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"dec_fir"
	Location		[12, 45, 1328, 1190]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"49"
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  SID			  "131:1"
	  Position		  [0, 462, 30, 478]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "real1"
	  SID			  "131:2"
	  Position		  [0, 92, 30, 108]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "imag1"
	  SID			  "131:3"
	  Position		  [0, 137, 30, 153]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "real2"
	  SID			  "131:4"
	  Position		  [0, 182, 30, 198]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "imag2"
	  SID			  "131:5"
	  Position		  [0, 227, 30, 243]
	  ZOrder		  -5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "real3"
	  SID			  "131:6"
	  Position		  [0, 272, 30, 288]
	  ZOrder		  -6
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "imag3"
	  SID			  "131:7"
	  Position		  [0, 317, 30, 333]
	  ZOrder		  -7
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "real4"
	  SID			  "131:8"
	  Position		  [0, 362, 30, 378]
	  ZOrder		  -8
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "imag4"
	  SID			  "131:9"
	  Position		  [0, 407, 30, 423]
	  ZOrder		  -9
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert1"
	  SID			  "131:46"
	  Ports			  [1, 1]
	  Position		  [2160, 302, 2190, 318]
	  ZOrder		  21
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "15"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,b61d041b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([12"
	  ".55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'ca"
	  "st');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT:"
	  " end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert2"
	  SID			  "131:47"
	  Ports			  [1, 1]
	  Position		  [2160, 502, 2190, 518]
	  ZOrder		  22
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "15"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,b61d041b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([12"
	  ".55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'ca"
	  "st');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf('','COMMENT:"
	  " end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay"
	  SID			  "131:49"
	  Ports			  [1, 1]
	  Position		  [60, 460, 90, 490]
	  ZOrder		  24
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "10"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "30,30,1,1,white,blue,0,8c471295,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 30 30 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19.44 23.44 "
	  "19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.44 15.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-10}','texmode','on')"
	  ";\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_dbl_col1"
	  SID			  "131:36"
	  Ports			  [16, 18]
	  Position		  [400, 66, 500, 274]
	  ZOrder		  11
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AncestorBlock		  "casper_library_downconverter/fir_dbl_col"
	  LibraryVersion	  "1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag5"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    38
	    $ClassName		    "Simulink.Mask"
	    Type		    "fir_dbl_col"
	    Help		    "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_col'')')"
	    Initialization	    "fir_dbl_col_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'coeff', coeff, ...\n    'mult_"
	    "latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n  "
	    "  'coeff_bin_pt', coeff_bin_pt,  ...\n    'first_stage_hdl', first_stage_hdl, ...\n    'adder_imp', adder_imp);"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      8
	      Object {
		$ObjectID		39
		Type			"edit"
		Name			"n_inputs"
		Prompt			"Inputs"
		Value			"4"
	      }
	      Object {
		$ObjectID		40
		Type			"edit"
		Name			"coeff"
		Prompt			"Coefficients"
		Value			"[-6.8471e-06 -6.7515e-06 -1.9679e-06 -2.3202e-07]"
	      }
	      Object {
		$ObjectID		41
		Type			"edit"
		Name			"add_latency"
		Prompt			"Add latency"
		Value			"2"
	      }
	      Object {
		$ObjectID		42
		Type			"edit"
		Name			"mult_latency"
		Prompt			"Mult Latency"
		Value			"2"
	      }
	      Object {
		$ObjectID		43
		Type			"edit"
		Name			"coeff_bit_width"
		Prompt			"Coefficient bit width"
		Value			"25"
	      }
	      Object {
		$ObjectID		44
		Type			"edit"
		Name			"coeff_bin_pt"
		Prompt			"Coefficient binary point"
		Value			"24"
	      }
	      Object {
		$ObjectID		45
		Type			"checkbox"
		Name			"first_stage_hdl"
		Prompt			"Implement first stage of adder trees on output as behavioural HDL"
		Value			"on"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		46
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "Behavioral"
		  Cell			  "Fabric"
		  Cell			  "DSP48"
		  PropName		  "TypeOptions"
		}
		Name			"adder_imp"
		Prompt			"Adder implementation"
		Value			"DSP48"
		Evaluate		"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "fir_dbl_col1"
	    Location		    [100, 100, 900, 600]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "54"
	    SIDPrevWatermark	    "10"
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      SID		      "131:36:11"
	      Position		      [30, 82, 60, 98]
	      ZOrder		      1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      SID		      "131:36:12"
	      Position		      [30, 112, 60, 128]
	      ZOrder		      2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real2"
	      SID		      "131:36:16"
	      Position		      [30, 162, 60, 178]
	      ZOrder		      10
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag2"
	      SID		      "131:36:17"
	      Position		      [30, 192, 60, 208]
	      ZOrder		      11
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real3"
	      SID		      "131:36:21"
	      Position		      [30, 242, 60, 258]
	      ZOrder		      15
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag3"
	      SID		      "131:36:22"
	      Position		      [30, 272, 60, 288]
	      ZOrder		      16
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real4"
	      SID		      "131:36:26"
	      Position		      [30, 322, 60, 338]
	      ZOrder		      20
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag4"
	      SID		      "131:36:27"
	      Position		      [30, 352, 60, 368]
	      ZOrder		      21
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back1"
	      SID		      "131:36:31"
	      Position		      [30, 402, 60, 418]
	      ZOrder		      25
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back1"
	      SID		      "131:36:32"
	      Position		      [30, 432, 60, 448]
	      ZOrder		      26
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back2"
	      SID		      "131:36:35"
	      Position		      [30, 482, 60, 498]
	      ZOrder		      29
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back2"
	      SID		      "131:36:36"
	      Position		      [30, 512, 60, 528]
	      ZOrder		      30
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back3"
	      SID		      "131:36:39"
	      Position		      [30, 562, 60, 578]
	      ZOrder		      33
	      Port		      "13"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back3"
	      SID		      "131:36:40"
	      Position		      [30, 592, 60, 608]
	      ZOrder		      34
	      Port		      "14"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back4"
	      SID		      "131:36:43"
	      Position		      [30, 642, 60, 658]
	      ZOrder		      37
	      Port		      "15"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back4"
	      SID		      "131:36:44"
	      Position		      [30, 672, 60, 688]
	      ZOrder		      38
	      Port		      "16"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree1"
	      SID		      "131:36:49"
	      Ports		      [5, 2]
	      Position		      [500, 100, 550, 180]
	      ZOrder		      43
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 4"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      LibraryVersion	      "1.43"
	      UserDataPersistent      on
	      UserData		      "DataTag6"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		47
		$ClassName		"Simulink.Mask"
		Type			"adder_tree"
		Description		"Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inputs to the bloc"
		"k to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)..\nAdder implementa"
		"tion: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stage of adders: Causes the "
		"first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virtex 5). Overrides Adder impleme"
		"ntation\n"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
		Initialization		"adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n    'adder_im"
		"p', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  4
		  Object {
		    $ObjectID		    48
		    Type		    "edit"
		    Name		    "n_inputs"
		    Prompt		    "Number of Inputs"
		    Value		    "4"
		  }
		  Object {
		    $ObjectID		    49
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "Add Latency"
		    Value		    "2"
		  }
		  Object {
		    $ObjectID		    50
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Behavioral"
		    Cell		    "Fabric"
		    Cell		    "DSP48"
		    PropName		    "TypeOptions"
		    }
		    Name		    "adder_imp"
		    Prompt		    "Adder implementation"
		    Value		    "DSP48"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    51
		    Type		    "checkbox"
		    Name		    "first_stage_hdl"
		    Prompt		    "Use behavioural HDL for first stage of adders"
		    Value		    "on"
		    Evaluate		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"adder_tree1"
		Location		[575, 45, 1724, 1890]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"11"
		SIDPrevWatermark	"7"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "131:36:49:1"
		  Position		  [30, 12, 60, 28]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  "131:36:49:2"
		  Position		  [30, 62, 60, 78]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  "131:36:49:3"
		  Position		  [30, 102, 60, 118]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  "131:36:49:8"
		  Position		  [30, 142, 60, 158]
		  ZOrder		  1
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  "131:36:49:9"
		  Position		  [30, 182, 60, 198]
		  ZOrder		  2
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  "131:36:49:4"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,344"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  "131:36:49:10"
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  ZOrder		  3
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  "131:36:49:11"
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  ZOrder		  4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "131:36:49:5"
		  Ports			  [1, 1]
		  Position		  [80, 10, 110, 40]
		  ZOrder		  -5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "4"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,315"
		  block_type		  "delay"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 30 30 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19.44 23.4"
		  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-4}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "131:36:49:6"
		  Position		  [330, 12, 360, 28]
		  ZOrder		  -6
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "131:36:49:7"
		  Position		  [330, 42, 360, 58]
		  ZOrder		  -7
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree2"
	      SID		      "131:36:50"
	      Ports		      [5, 2]
	      Position		      [500, 280, 550, 360]
	      ZOrder		      44
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 4"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      LibraryVersion	      "1.43"
	      UserDataPersistent      on
	      UserData		      "DataTag7"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		52
		$ClassName		"Simulink.Mask"
		Type			"adder_tree"
		Description		"Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inputs to the bloc"
		"k to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)..\nAdder implementa"
		"tion: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stage of adders: Causes the "
		"first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virtex 5). Overrides Adder impleme"
		"ntation\n"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
		Initialization		"adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n    'adder_im"
		"p', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  4
		  Object {
		    $ObjectID		    53
		    Type		    "edit"
		    Name		    "n_inputs"
		    Prompt		    "Number of Inputs"
		    Value		    "4"
		  }
		  Object {
		    $ObjectID		    54
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "Add Latency"
		    Value		    "2"
		  }
		  Object {
		    $ObjectID		    55
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Behavioral"
		    Cell		    "Fabric"
		    Cell		    "DSP48"
		    PropName		    "TypeOptions"
		    }
		    Name		    "adder_imp"
		    Prompt		    "Adder implementation"
		    Value		    "DSP48"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    56
		    Type		    "checkbox"
		    Name		    "first_stage_hdl"
		    Prompt		    "Use behavioural HDL for first stage of adders"
		    Value		    "on"
		    Evaluate		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"adder_tree2"
		Location		[575, 45, 1724, 1890]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"11"
		SIDPrevWatermark	"7"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "131:36:50:1"
		  Position		  [30, 12, 60, 28]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  "131:36:50:2"
		  Position		  [30, 62, 60, 78]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  "131:36:50:3"
		  Position		  [30, 102, 60, 118]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  "131:36:50:8"
		  Position		  [30, 142, 60, 158]
		  ZOrder		  1
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  "131:36:50:9"
		  Position		  [30, 182, 60, 198]
		  ZOrder		  2
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  "131:36:50:4"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,344"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  "131:36:50:10"
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  ZOrder		  3
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  "131:36:50:11"
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  ZOrder		  4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "131:36:50:5"
		  Ports			  [1, 1]
		  Position		  [80, 10, 110, 40]
		  ZOrder		  -5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "4"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,315"
		  block_type		  "delay"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 30 30 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19.44 23.4"
		  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-4}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "131:36:50:6"
		  Position		  [330, 12, 360, 28]
		  ZOrder		  -6
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "131:36:50:7"
		  Position		  [330, 42, 360, 58]
		  ZOrder		  -7
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c1"
	      SID		      "131:36:51"
	      Ports		      [0, 1]
	      Position		      [450, 100, 480, 110]
	      ZOrder		      45
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "30,10,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 10 10 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\npatch([12.775 14.22 15.22 16.22 17.22 15.22 13.775 12.775 ]"
	      ",[6.11 6.11 7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([13.775 15.22 14.22 12.775 13.775 ],[5.11 5.11 6."
	      "11 6.11 5.11 ],[0.931 0.946 0.973 ]);\npatch([12.775 14.22 15.22 13.775 12.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1"
	      " 1 1 ]);\npatch([13.775 17.22 16.22 15.22 14.22 12.775 13.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0."
	      "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	      "');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c2"
	      SID		      "131:36:52"
	      Ports		      [0, 1]
	      Position		      [450, 280, 480, 290]
	      ZOrder		      46
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "30,10,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 10 10 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\npatch([12.775 14.22 15.22 16.22 17.22 15.22 13.775 12.775 ]"
	      ",[6.11 6.11 7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([13.775 15.22 14.22 12.775 13.775 ],[5.11 5.11 6."
	      "11 6.11 5.11 ],[0.931 0.946 0.973 ]);\npatch([12.775 14.22 15.22 13.775 12.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1"
	      " 1 1 ]);\npatch([13.775 17.22 16.22 15.22 14.22 12.775 13.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0."
	      "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	      "');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap1"
	      SID		      "131:36:15"
	      Ports		      [4, 6]
	      Position		      [180, 90, 230, 210]
	      ZOrder		      9
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag8"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		57
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    58
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "-6.8471e-06"
		  }
		  Object {
		    $ObjectID		    59
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    60
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    61
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    62
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap1"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:36:15:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:36:15:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:36:15:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:36:15:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:36:15:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:36:15:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:36:15:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:36:15:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:36:15:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:36:15:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:36:15:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:36:15:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:36:15:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,a3d6bcee,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'-6.8545341491699219e-06');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:36:15:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:36:15:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:36:15:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:36:15:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:36:15:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:36:15:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap2"
	      SID		      "131:36:20"
	      Ports		      [4, 6]
	      Position		      [180, 250, 230, 370]
	      ZOrder		      14
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag9"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		63
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    64
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "-6.7515e-06"
		  }
		  Object {
		    $ObjectID		    65
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    66
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    67
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    68
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap2"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:36:20:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:36:20:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:36:20:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:36:20:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:36:20:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:36:20:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:36:20:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:36:20:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:36:20:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:36:20:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:36:20:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:36:20:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:36:20:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,c124cbf9,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'-6.7353248596191406e-06');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:36:20:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:36:20:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:36:20:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:36:20:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:36:20:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:36:20:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap3"
	      SID		      "131:36:25"
	      Ports		      [4, 6]
	      Position		      [180, 410, 230, 530]
	      ZOrder		      19
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag10"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		69
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    70
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "-1.9679e-06"
		  }
		  Object {
		    $ObjectID		    71
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    72
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    73
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    74
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap3"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:36:25:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:36:25:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:36:25:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:36:25:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:36:25:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:36:25:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:36:25:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:36:25:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:36:25:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:36:25:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:36:25:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:36:25:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:36:25:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,3186c982,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'-1.9669532775878906e-06');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:36:25:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:36:25:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:36:25:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:36:25:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:36:25:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:36:25:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap4"
	      SID		      "131:36:30"
	      Ports		      [4, 6]
	      Position		      [180, 570, 230, 690]
	      ZOrder		      24
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag11"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		75
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    76
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "-2.3202e-07"
		  }
		  Object {
		    $ObjectID		    77
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    78
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    79
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    80
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap4"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:36:30:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:36:30:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:36:30:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:36:30:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:36:30:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:36:30:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:36:30:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:36:30:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:36:30:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:36:30:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:36:30:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:36:30:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:36:30:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,ec3a8567,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'-2.384185791015625e-07');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:36:30:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:36:30:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:36:30:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:36:30:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:36:30:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:36:30:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "term1"
	      SID		      "131:36:53"
	      Position		      [600, 102, 615, 118]
	      ZOrder		      47
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "term2"
	      SID		      "131:36:54"
	      Position		      [600, 282, 615, 298]
	      ZOrder		      48
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out1"
	      SID		      "131:36:13"
	      Position		      [350, 82, 380, 98]
	      ZOrder		      3
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out1"
	      SID		      "131:36:14"
	      Position		      [350, 112, 380, 128]
	      ZOrder		      4
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out2"
	      SID		      "131:36:18"
	      Position		      [350, 162, 380, 178]
	      ZOrder		      12
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out2"
	      SID		      "131:36:19"
	      Position		      [350, 192, 380, 208]
	      ZOrder		      13
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out3"
	      SID		      "131:36:23"
	      Position		      [350, 242, 380, 258]
	      ZOrder		      17
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out3"
	      SID		      "131:36:24"
	      Position		      [350, 272, 380, 288]
	      ZOrder		      18
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out4"
	      SID		      "131:36:28"
	      Position		      [350, 322, 380, 338]
	      ZOrder		      22
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out4"
	      SID		      "131:36:29"
	      Position		      [350, 352, 380, 368]
	      ZOrder		      23
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out1"
	      SID		      "131:36:33"
	      Position		      [350, 402, 380, 418]
	      ZOrder		      27
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out1"
	      SID		      "131:36:34"
	      Position		      [350, 432, 380, 448]
	      ZOrder		      28
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out2"
	      SID		      "131:36:37"
	      Position		      [350, 482, 380, 498]
	      ZOrder		      31
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out2"
	      SID		      "131:36:38"
	      Position		      [350, 512, 380, 528]
	      ZOrder		      32
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out3"
	      SID		      "131:36:41"
	      Position		      [350, 562, 380, 578]
	      ZOrder		      35
	      Port		      "13"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out3"
	      SID		      "131:36:42"
	      Position		      [350, 592, 380, 608]
	      ZOrder		      36
	      Port		      "14"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out4"
	      SID		      "131:36:45"
	      Position		      [350, 642, 380, 658]
	      ZOrder		      39
	      Port		      "15"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out4"
	      SID		      "131:36:46"
	      Position		      [350, 672, 380, 688]
	      ZOrder		      40
	      Port		      "16"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_sum"
	      SID		      "131:36:47"
	      Position		      [600, 90, 630, 110]
	      ZOrder		      41
	      Port		      "17"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_sum"
	      SID		      "131:36:48"
	      Position		      [600, 190, 630, 210]
	      ZOrder		      42
	      Port		      "18"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "adder_tree1"
	      SrcPort		      1
	      DstBlock		      "term1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree2"
	      SrcPort		      1
	      DstBlock		      "term2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c1"
	      SrcPort		      1
	      DstBlock		      "adder_tree1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c2"
	      SrcPort		      1
	      DstBlock		      "adder_tree2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree1"
	      SrcPort		      2
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree2"
	      SrcPort		      2
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      1
	      DstBlock		      "real_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      2
	      DstBlock		      "imag_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      3
	      DstBlock		      "real_back_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      4
	      DstBlock		      "imag_back_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      1
	      DstBlock		      "real_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      2
	      DstBlock		      "imag_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      3
	      DstBlock		      "real_back_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      4
	      DstBlock		      "imag_back_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "real3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      1
	      DstBlock		      "real_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      2
	      DstBlock		      "imag_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      3
	      DstBlock		      "real_back_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      4
	      DstBlock		      "imag_back_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "real4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      1
	      DstBlock		      "real_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      2
	      DstBlock		      "imag_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      3
	      DstBlock		      "real_back_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      4
	      DstBlock		      "imag_back_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      5
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_dbl_col2"
	  SID			  "131:37"
	  Ports			  [16, 18]
	  Position		  [600, 66, 700, 274]
	  ZOrder		  12
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AncestorBlock		  "casper_library_downconverter/fir_dbl_col"
	  LibraryVersion	  "1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag12"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    81
	    $ClassName		    "Simulink.Mask"
	    Type		    "fir_dbl_col"
	    Help		    "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_col'')')"
	    Initialization	    "fir_dbl_col_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'coeff', coeff, ...\n    'mult_"
	    "latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n  "
	    "  'coeff_bin_pt', coeff_bin_pt,  ...\n    'first_stage_hdl', first_stage_hdl, ...\n    'adder_imp', adder_imp);"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      8
	      Object {
		$ObjectID		82
		Type			"edit"
		Name			"n_inputs"
		Prompt			"Inputs"
		Value			"4"
	      }
	      Object {
		$ObjectID		83
		Type			"edit"
		Name			"coeff"
		Prompt			"Coefficients"
		Value			"[7.4933e-05  0.00010979  6.3269e-05  1.4095e-05]"
	      }
	      Object {
		$ObjectID		84
		Type			"edit"
		Name			"add_latency"
		Prompt			"Add latency"
		Value			"2"
	      }
	      Object {
		$ObjectID		85
		Type			"edit"
		Name			"mult_latency"
		Prompt			"Mult Latency"
		Value			"2"
	      }
	      Object {
		$ObjectID		86
		Type			"edit"
		Name			"coeff_bit_width"
		Prompt			"Coefficient bit width"
		Value			"25"
	      }
	      Object {
		$ObjectID		87
		Type			"edit"
		Name			"coeff_bin_pt"
		Prompt			"Coefficient binary point"
		Value			"24"
	      }
	      Object {
		$ObjectID		88
		Type			"checkbox"
		Name			"first_stage_hdl"
		Prompt			"Implement first stage of adder trees on output as behavioural HDL"
		Value			"on"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		89
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "Behavioral"
		  Cell			  "Fabric"
		  Cell			  "DSP48"
		  PropName		  "TypeOptions"
		}
		Name			"adder_imp"
		Prompt			"Adder implementation"
		Value			"DSP48"
		Evaluate		"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "fir_dbl_col2"
	    Location		    [100, 100, 900, 600]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "54"
	    SIDPrevWatermark	    "10"
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      SID		      "131:37:11"
	      Position		      [30, 82, 60, 98]
	      ZOrder		      1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      SID		      "131:37:12"
	      Position		      [30, 112, 60, 128]
	      ZOrder		      2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real2"
	      SID		      "131:37:16"
	      Position		      [30, 162, 60, 178]
	      ZOrder		      10
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag2"
	      SID		      "131:37:17"
	      Position		      [30, 192, 60, 208]
	      ZOrder		      11
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real3"
	      SID		      "131:37:21"
	      Position		      [30, 242, 60, 258]
	      ZOrder		      15
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag3"
	      SID		      "131:37:22"
	      Position		      [30, 272, 60, 288]
	      ZOrder		      16
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real4"
	      SID		      "131:37:26"
	      Position		      [30, 322, 60, 338]
	      ZOrder		      20
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag4"
	      SID		      "131:37:27"
	      Position		      [30, 352, 60, 368]
	      ZOrder		      21
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back1"
	      SID		      "131:37:31"
	      Position		      [30, 402, 60, 418]
	      ZOrder		      25
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back1"
	      SID		      "131:37:32"
	      Position		      [30, 432, 60, 448]
	      ZOrder		      26
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back2"
	      SID		      "131:37:35"
	      Position		      [30, 482, 60, 498]
	      ZOrder		      29
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back2"
	      SID		      "131:37:36"
	      Position		      [30, 512, 60, 528]
	      ZOrder		      30
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back3"
	      SID		      "131:37:39"
	      Position		      [30, 562, 60, 578]
	      ZOrder		      33
	      Port		      "13"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back3"
	      SID		      "131:37:40"
	      Position		      [30, 592, 60, 608]
	      ZOrder		      34
	      Port		      "14"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back4"
	      SID		      "131:37:43"
	      Position		      [30, 642, 60, 658]
	      ZOrder		      37
	      Port		      "15"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back4"
	      SID		      "131:37:44"
	      Position		      [30, 672, 60, 688]
	      ZOrder		      38
	      Port		      "16"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree1"
	      SID		      "131:37:49"
	      Ports		      [5, 2]
	      Position		      [500, 100, 550, 180]
	      ZOrder		      43
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 4"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      LibraryVersion	      "1.43"
	      UserDataPersistent      on
	      UserData		      "DataTag13"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		90
		$ClassName		"Simulink.Mask"
		Type			"adder_tree"
		Description		"Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inputs to the bloc"
		"k to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)..\nAdder implementa"
		"tion: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stage of adders: Causes the "
		"first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virtex 5). Overrides Adder impleme"
		"ntation\n"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
		Initialization		"adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n    'adder_im"
		"p', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  4
		  Object {
		    $ObjectID		    91
		    Type		    "edit"
		    Name		    "n_inputs"
		    Prompt		    "Number of Inputs"
		    Value		    "4"
		  }
		  Object {
		    $ObjectID		    92
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "Add Latency"
		    Value		    "2"
		  }
		  Object {
		    $ObjectID		    93
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Behavioral"
		    Cell		    "Fabric"
		    Cell		    "DSP48"
		    PropName		    "TypeOptions"
		    }
		    Name		    "adder_imp"
		    Prompt		    "Adder implementation"
		    Value		    "DSP48"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    94
		    Type		    "checkbox"
		    Name		    "first_stage_hdl"
		    Prompt		    "Use behavioural HDL for first stage of adders"
		    Value		    "on"
		    Evaluate		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"adder_tree1"
		Location		[575, 45, 1724, 1890]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"11"
		SIDPrevWatermark	"7"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "131:37:49:1"
		  Position		  [30, 12, 60, 28]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  "131:37:49:2"
		  Position		  [30, 62, 60, 78]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  "131:37:49:3"
		  Position		  [30, 102, 60, 118]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  "131:37:49:8"
		  Position		  [30, 142, 60, 158]
		  ZOrder		  1
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  "131:37:49:9"
		  Position		  [30, 182, 60, 198]
		  ZOrder		  2
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  "131:37:49:4"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,344"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  "131:37:49:10"
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  ZOrder		  3
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  "131:37:49:11"
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  ZOrder		  4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "131:37:49:5"
		  Ports			  [1, 1]
		  Position		  [80, 10, 110, 40]
		  ZOrder		  -5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "4"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,315"
		  block_type		  "delay"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 30 30 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19.44 23.4"
		  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-4}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "131:37:49:6"
		  Position		  [330, 12, 360, 28]
		  ZOrder		  -6
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "131:37:49:7"
		  Position		  [330, 42, 360, 58]
		  ZOrder		  -7
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree2"
	      SID		      "131:37:50"
	      Ports		      [5, 2]
	      Position		      [500, 280, 550, 360]
	      ZOrder		      44
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 4"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      LibraryVersion	      "1.43"
	      UserDataPersistent      on
	      UserData		      "DataTag14"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		95
		$ClassName		"Simulink.Mask"
		Type			"adder_tree"
		Description		"Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inputs to the bloc"
		"k to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)..\nAdder implementa"
		"tion: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stage of adders: Causes the "
		"first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virtex 5). Overrides Adder impleme"
		"ntation\n"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
		Initialization		"adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n    'adder_im"
		"p', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  4
		  Object {
		    $ObjectID		    96
		    Type		    "edit"
		    Name		    "n_inputs"
		    Prompt		    "Number of Inputs"
		    Value		    "4"
		  }
		  Object {
		    $ObjectID		    97
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "Add Latency"
		    Value		    "2"
		  }
		  Object {
		    $ObjectID		    98
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Behavioral"
		    Cell		    "Fabric"
		    Cell		    "DSP48"
		    PropName		    "TypeOptions"
		    }
		    Name		    "adder_imp"
		    Prompt		    "Adder implementation"
		    Value		    "DSP48"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    99
		    Type		    "checkbox"
		    Name		    "first_stage_hdl"
		    Prompt		    "Use behavioural HDL for first stage of adders"
		    Value		    "on"
		    Evaluate		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"adder_tree2"
		Location		[575, 45, 1724, 1890]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"11"
		SIDPrevWatermark	"7"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "131:37:50:1"
		  Position		  [30, 12, 60, 28]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  "131:37:50:2"
		  Position		  [30, 62, 60, 78]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  "131:37:50:3"
		  Position		  [30, 102, 60, 118]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  "131:37:50:8"
		  Position		  [30, 142, 60, 158]
		  ZOrder		  1
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  "131:37:50:9"
		  Position		  [30, 182, 60, 198]
		  ZOrder		  2
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  "131:37:50:4"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,344"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  "131:37:50:10"
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  ZOrder		  3
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  "131:37:50:11"
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  ZOrder		  4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "131:37:50:5"
		  Ports			  [1, 1]
		  Position		  [80, 10, 110, 40]
		  ZOrder		  -5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "4"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,315"
		  block_type		  "delay"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 30 30 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19.44 23.4"
		  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-4}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "131:37:50:6"
		  Position		  [330, 12, 360, 28]
		  ZOrder		  -6
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "131:37:50:7"
		  Position		  [330, 42, 360, 58]
		  ZOrder		  -7
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c1"
	      SID		      "131:37:51"
	      Ports		      [0, 1]
	      Position		      [450, 100, 480, 110]
	      ZOrder		      45
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "30,10,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 10 10 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\npatch([12.775 14.22 15.22 16.22 17.22 15.22 13.775 12.775 ]"
	      ",[6.11 6.11 7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([13.775 15.22 14.22 12.775 13.775 ],[5.11 5.11 6."
	      "11 6.11 5.11 ],[0.931 0.946 0.973 ]);\npatch([12.775 14.22 15.22 13.775 12.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1"
	      " 1 1 ]);\npatch([13.775 17.22 16.22 15.22 14.22 12.775 13.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0."
	      "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	      "');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c2"
	      SID		      "131:37:52"
	      Ports		      [0, 1]
	      Position		      [450, 280, 480, 290]
	      ZOrder		      46
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "30,10,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 10 10 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\npatch([12.775 14.22 15.22 16.22 17.22 15.22 13.775 12.775 ]"
	      ",[6.11 6.11 7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([13.775 15.22 14.22 12.775 13.775 ],[5.11 5.11 6."
	      "11 6.11 5.11 ],[0.931 0.946 0.973 ]);\npatch([12.775 14.22 15.22 13.775 12.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1"
	      " 1 1 ]);\npatch([13.775 17.22 16.22 15.22 14.22 12.775 13.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0."
	      "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	      "');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap1"
	      SID		      "131:37:15"
	      Ports		      [4, 6]
	      Position		      [180, 90, 230, 210]
	      ZOrder		      9
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag15"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		100
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    101
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "7.4933e-05"
		  }
		  Object {
		    $ObjectID		    102
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    103
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    104
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    105
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap1"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:37:15:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:37:15:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:37:15:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:37:15:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:37:15:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:37:15:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:37:15:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:37:15:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:37:15:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:37:15:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:37:15:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:37:15:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:37:15:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,d635d7ec,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'7.4923038482666016e-05');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:37:15:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:37:15:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:37:15:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:37:15:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:37:15:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:37:15:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap2"
	      SID		      "131:37:20"
	      Ports		      [4, 6]
	      Position		      [180, 250, 230, 370]
	      ZOrder		      14
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag16"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		106
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    107
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "0.00010979"
		  }
		  Object {
		    $ObjectID		    108
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    109
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    110
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    111
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap2"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:37:20:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:37:20:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:37:20:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:37:20:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:37:20:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:37:20:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:37:20:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:37:20:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:37:20:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:37:20:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:37:20:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:37:20:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:37:20:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,2e49cede,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'0.00010979175567626953');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:37:20:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:37:20:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:37:20:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:37:20:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:37:20:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:37:20:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap3"
	      SID		      "131:37:25"
	      Ports		      [4, 6]
	      Position		      [180, 410, 230, 530]
	      ZOrder		      19
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag17"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		112
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    113
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "6.3269e-05"
		  }
		  Object {
		    $ObjectID		    114
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    115
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    116
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    117
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap3"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:37:25:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:37:25:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:37:25:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:37:25:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:37:25:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:37:25:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:37:25:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:37:25:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:37:25:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:37:25:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:37:25:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:37:25:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:37:25:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,df0a94a1,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'6.3240528106689453e-05');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:37:25:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:37:25:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:37:25:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:37:25:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:37:25:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:37:25:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap4"
	      SID		      "131:37:30"
	      Ports		      [4, 6]
	      Position		      [180, 570, 230, 690]
	      ZOrder		      24
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag18"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		118
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    119
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "1.4095e-05"
		  }
		  Object {
		    $ObjectID		    120
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    121
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    122
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    123
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap4"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:37:30:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:37:30:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:37:30:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:37:30:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:37:30:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:37:30:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:37:30:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:37:30:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:37:30:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:37:30:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:37:30:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:37:30:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:37:30:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,250f9b03,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'1.4066696166992188e-05');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:37:30:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:37:30:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:37:30:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:37:30:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:37:30:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:37:30:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "term1"
	      SID		      "131:37:53"
	      Position		      [600, 102, 615, 118]
	      ZOrder		      47
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "term2"
	      SID		      "131:37:54"
	      Position		      [600, 282, 615, 298]
	      ZOrder		      48
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out1"
	      SID		      "131:37:13"
	      Position		      [350, 82, 380, 98]
	      ZOrder		      3
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out1"
	      SID		      "131:37:14"
	      Position		      [350, 112, 380, 128]
	      ZOrder		      4
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out2"
	      SID		      "131:37:18"
	      Position		      [350, 162, 380, 178]
	      ZOrder		      12
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out2"
	      SID		      "131:37:19"
	      Position		      [350, 192, 380, 208]
	      ZOrder		      13
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out3"
	      SID		      "131:37:23"
	      Position		      [350, 242, 380, 258]
	      ZOrder		      17
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out3"
	      SID		      "131:37:24"
	      Position		      [350, 272, 380, 288]
	      ZOrder		      18
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out4"
	      SID		      "131:37:28"
	      Position		      [350, 322, 380, 338]
	      ZOrder		      22
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out4"
	      SID		      "131:37:29"
	      Position		      [350, 352, 380, 368]
	      ZOrder		      23
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out1"
	      SID		      "131:37:33"
	      Position		      [350, 402, 380, 418]
	      ZOrder		      27
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out1"
	      SID		      "131:37:34"
	      Position		      [350, 432, 380, 448]
	      ZOrder		      28
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out2"
	      SID		      "131:37:37"
	      Position		      [350, 482, 380, 498]
	      ZOrder		      31
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out2"
	      SID		      "131:37:38"
	      Position		      [350, 512, 380, 528]
	      ZOrder		      32
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out3"
	      SID		      "131:37:41"
	      Position		      [350, 562, 380, 578]
	      ZOrder		      35
	      Port		      "13"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out3"
	      SID		      "131:37:42"
	      Position		      [350, 592, 380, 608]
	      ZOrder		      36
	      Port		      "14"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out4"
	      SID		      "131:37:45"
	      Position		      [350, 642, 380, 658]
	      ZOrder		      39
	      Port		      "15"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out4"
	      SID		      "131:37:46"
	      Position		      [350, 672, 380, 688]
	      ZOrder		      40
	      Port		      "16"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_sum"
	      SID		      "131:37:47"
	      Position		      [600, 90, 630, 110]
	      ZOrder		      41
	      Port		      "17"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_sum"
	      SID		      "131:37:48"
	      Position		      [600, 190, 630, 210]
	      ZOrder		      42
	      Port		      "18"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "adder_tree1"
	      SrcPort		      1
	      DstBlock		      "term1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree2"
	      SrcPort		      1
	      DstBlock		      "term2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c1"
	      SrcPort		      1
	      DstBlock		      "adder_tree1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c2"
	      SrcPort		      1
	      DstBlock		      "adder_tree2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree1"
	      SrcPort		      2
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree2"
	      SrcPort		      2
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      1
	      DstBlock		      "real_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      2
	      DstBlock		      "imag_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      3
	      DstBlock		      "real_back_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      4
	      DstBlock		      "imag_back_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      1
	      DstBlock		      "real_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      2
	      DstBlock		      "imag_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      3
	      DstBlock		      "real_back_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      4
	      DstBlock		      "imag_back_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "real3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      1
	      DstBlock		      "real_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      2
	      DstBlock		      "imag_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      3
	      DstBlock		      "real_back_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      4
	      DstBlock		      "imag_back_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "real4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      1
	      DstBlock		      "real_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      2
	      DstBlock		      "imag_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      3
	      DstBlock		      "real_back_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      4
	      DstBlock		      "imag_back_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      5
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_dbl_col3"
	  SID			  "131:38"
	  Ports			  [16, 18]
	  Position		  [800, 66, 900, 274]
	  ZOrder		  13
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AncestorBlock		  "casper_library_downconverter/fir_dbl_col"
	  LibraryVersion	  "1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag19"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    124
	    $ClassName		    "Simulink.Mask"
	    Type		    "fir_dbl_col"
	    Help		    "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_col'')')"
	    Initialization	    "fir_dbl_col_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'coeff', coeff, ...\n    'mult_"
	    "latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n  "
	    "  'coeff_bin_pt', coeff_bin_pt,  ...\n    'first_stage_hdl', first_stage_hdl, ...\n    'adder_imp', adder_imp);"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      8
	      Object {
		$ObjectID		125
		Type			"edit"
		Name			"n_inputs"
		Prompt			"Inputs"
		Value			"4"
	      }
	      Object {
		$ObjectID		126
		Type			"edit"
		Name			"coeff"
		Prompt			"Coefficients"
		Value			"[-0.00038662 -0.00064661 -0.00043644 -0.00011843]"
	      }
	      Object {
		$ObjectID		127
		Type			"edit"
		Name			"add_latency"
		Prompt			"Add latency"
		Value			"2"
	      }
	      Object {
		$ObjectID		128
		Type			"edit"
		Name			"mult_latency"
		Prompt			"Mult Latency"
		Value			"2"
	      }
	      Object {
		$ObjectID		129
		Type			"edit"
		Name			"coeff_bit_width"
		Prompt			"Coefficient bit width"
		Value			"25"
	      }
	      Object {
		$ObjectID		130
		Type			"edit"
		Name			"coeff_bin_pt"
		Prompt			"Coefficient binary point"
		Value			"24"
	      }
	      Object {
		$ObjectID		131
		Type			"checkbox"
		Name			"first_stage_hdl"
		Prompt			"Implement first stage of adder trees on output as behavioural HDL"
		Value			"on"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		132
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "Behavioral"
		  Cell			  "Fabric"
		  Cell			  "DSP48"
		  PropName		  "TypeOptions"
		}
		Name			"adder_imp"
		Prompt			"Adder implementation"
		Value			"DSP48"
		Evaluate		"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "fir_dbl_col3"
	    Location		    [100, 100, 900, 600]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "54"
	    SIDPrevWatermark	    "10"
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      SID		      "131:38:11"
	      Position		      [30, 82, 60, 98]
	      ZOrder		      1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      SID		      "131:38:12"
	      Position		      [30, 112, 60, 128]
	      ZOrder		      2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real2"
	      SID		      "131:38:16"
	      Position		      [30, 162, 60, 178]
	      ZOrder		      10
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag2"
	      SID		      "131:38:17"
	      Position		      [30, 192, 60, 208]
	      ZOrder		      11
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real3"
	      SID		      "131:38:21"
	      Position		      [30, 242, 60, 258]
	      ZOrder		      15
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag3"
	      SID		      "131:38:22"
	      Position		      [30, 272, 60, 288]
	      ZOrder		      16
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real4"
	      SID		      "131:38:26"
	      Position		      [30, 322, 60, 338]
	      ZOrder		      20
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag4"
	      SID		      "131:38:27"
	      Position		      [30, 352, 60, 368]
	      ZOrder		      21
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back1"
	      SID		      "131:38:31"
	      Position		      [30, 402, 60, 418]
	      ZOrder		      25
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back1"
	      SID		      "131:38:32"
	      Position		      [30, 432, 60, 448]
	      ZOrder		      26
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back2"
	      SID		      "131:38:35"
	      Position		      [30, 482, 60, 498]
	      ZOrder		      29
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back2"
	      SID		      "131:38:36"
	      Position		      [30, 512, 60, 528]
	      ZOrder		      30
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back3"
	      SID		      "131:38:39"
	      Position		      [30, 562, 60, 578]
	      ZOrder		      33
	      Port		      "13"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back3"
	      SID		      "131:38:40"
	      Position		      [30, 592, 60, 608]
	      ZOrder		      34
	      Port		      "14"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back4"
	      SID		      "131:38:43"
	      Position		      [30, 642, 60, 658]
	      ZOrder		      37
	      Port		      "15"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back4"
	      SID		      "131:38:44"
	      Position		      [30, 672, 60, 688]
	      ZOrder		      38
	      Port		      "16"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree1"
	      SID		      "131:38:49"
	      Ports		      [5, 2]
	      Position		      [500, 100, 550, 180]
	      ZOrder		      43
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 4"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      LibraryVersion	      "1.43"
	      UserDataPersistent      on
	      UserData		      "DataTag20"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		133
		$ClassName		"Simulink.Mask"
		Type			"adder_tree"
		Description		"Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inputs to the bloc"
		"k to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)..\nAdder implementa"
		"tion: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stage of adders: Causes the "
		"first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virtex 5). Overrides Adder impleme"
		"ntation\n"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
		Initialization		"adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n    'adder_im"
		"p', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  4
		  Object {
		    $ObjectID		    134
		    Type		    "edit"
		    Name		    "n_inputs"
		    Prompt		    "Number of Inputs"
		    Value		    "4"
		  }
		  Object {
		    $ObjectID		    135
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "Add Latency"
		    Value		    "2"
		  }
		  Object {
		    $ObjectID		    136
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Behavioral"
		    Cell		    "Fabric"
		    Cell		    "DSP48"
		    PropName		    "TypeOptions"
		    }
		    Name		    "adder_imp"
		    Prompt		    "Adder implementation"
		    Value		    "DSP48"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    137
		    Type		    "checkbox"
		    Name		    "first_stage_hdl"
		    Prompt		    "Use behavioural HDL for first stage of adders"
		    Value		    "on"
		    Evaluate		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"adder_tree1"
		Location		[575, 45, 1724, 1890]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"11"
		SIDPrevWatermark	"7"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "131:38:49:1"
		  Position		  [30, 12, 60, 28]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  "131:38:49:2"
		  Position		  [30, 62, 60, 78]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  "131:38:49:3"
		  Position		  [30, 102, 60, 118]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  "131:38:49:8"
		  Position		  [30, 142, 60, 158]
		  ZOrder		  1
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  "131:38:49:9"
		  Position		  [30, 182, 60, 198]
		  ZOrder		  2
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  "131:38:49:4"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,344"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  "131:38:49:10"
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  ZOrder		  3
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  "131:38:49:11"
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  ZOrder		  4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "131:38:49:5"
		  Ports			  [1, 1]
		  Position		  [80, 10, 110, 40]
		  ZOrder		  -5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "4"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,315"
		  block_type		  "delay"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 30 30 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19.44 23.4"
		  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-4}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "131:38:49:6"
		  Position		  [330, 12, 360, 28]
		  ZOrder		  -6
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "131:38:49:7"
		  Position		  [330, 42, 360, 58]
		  ZOrder		  -7
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree2"
	      SID		      "131:38:50"
	      Ports		      [5, 2]
	      Position		      [500, 280, 550, 360]
	      ZOrder		      44
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 4"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      LibraryVersion	      "1.43"
	      UserDataPersistent      on
	      UserData		      "DataTag21"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		138
		$ClassName		"Simulink.Mask"
		Type			"adder_tree"
		Description		"Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inputs to the bloc"
		"k to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)..\nAdder implementa"
		"tion: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stage of adders: Causes the "
		"first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virtex 5). Overrides Adder impleme"
		"ntation\n"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
		Initialization		"adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n    'adder_im"
		"p', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  4
		  Object {
		    $ObjectID		    139
		    Type		    "edit"
		    Name		    "n_inputs"
		    Prompt		    "Number of Inputs"
		    Value		    "4"
		  }
		  Object {
		    $ObjectID		    140
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "Add Latency"
		    Value		    "2"
		  }
		  Object {
		    $ObjectID		    141
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Behavioral"
		    Cell		    "Fabric"
		    Cell		    "DSP48"
		    PropName		    "TypeOptions"
		    }
		    Name		    "adder_imp"
		    Prompt		    "Adder implementation"
		    Value		    "DSP48"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    142
		    Type		    "checkbox"
		    Name		    "first_stage_hdl"
		    Prompt		    "Use behavioural HDL for first stage of adders"
		    Value		    "on"
		    Evaluate		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"adder_tree2"
		Location		[575, 45, 1724, 1890]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"11"
		SIDPrevWatermark	"7"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "131:38:50:1"
		  Position		  [30, 12, 60, 28]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  "131:38:50:2"
		  Position		  [30, 62, 60, 78]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  "131:38:50:3"
		  Position		  [30, 102, 60, 118]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  "131:38:50:8"
		  Position		  [30, 142, 60, 158]
		  ZOrder		  1
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  "131:38:50:9"
		  Position		  [30, 182, 60, 198]
		  ZOrder		  2
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  "131:38:50:4"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,344"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  "131:38:50:10"
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  ZOrder		  3
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  "131:38:50:11"
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  ZOrder		  4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "131:38:50:5"
		  Ports			  [1, 1]
		  Position		  [80, 10, 110, 40]
		  ZOrder		  -5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "4"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,315"
		  block_type		  "delay"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 30 30 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19.44 23.4"
		  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-4}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "131:38:50:6"
		  Position		  [330, 12, 360, 28]
		  ZOrder		  -6
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "131:38:50:7"
		  Position		  [330, 42, 360, 58]
		  ZOrder		  -7
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c1"
	      SID		      "131:38:51"
	      Ports		      [0, 1]
	      Position		      [450, 100, 480, 110]
	      ZOrder		      45
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "30,10,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 10 10 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\npatch([12.775 14.22 15.22 16.22 17.22 15.22 13.775 12.775 ]"
	      ",[6.11 6.11 7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([13.775 15.22 14.22 12.775 13.775 ],[5.11 5.11 6."
	      "11 6.11 5.11 ],[0.931 0.946 0.973 ]);\npatch([12.775 14.22 15.22 13.775 12.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1"
	      " 1 1 ]);\npatch([13.775 17.22 16.22 15.22 14.22 12.775 13.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0."
	      "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	      "');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c2"
	      SID		      "131:38:52"
	      Ports		      [0, 1]
	      Position		      [450, 280, 480, 290]
	      ZOrder		      46
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "30,10,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 10 10 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\npatch([12.775 14.22 15.22 16.22 17.22 15.22 13.775 12.775 ]"
	      ",[6.11 6.11 7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([13.775 15.22 14.22 12.775 13.775 ],[5.11 5.11 6."
	      "11 6.11 5.11 ],[0.931 0.946 0.973 ]);\npatch([12.775 14.22 15.22 13.775 12.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1"
	      " 1 1 ]);\npatch([13.775 17.22 16.22 15.22 14.22 12.775 13.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0."
	      "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	      "');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap1"
	      SID		      "131:38:15"
	      Ports		      [4, 6]
	      Position		      [180, 90, 230, 210]
	      ZOrder		      9
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag22"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		143
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    144
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "-0.00038662"
		  }
		  Object {
		    $ObjectID		    145
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    146
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    147
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    148
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap1"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:38:15:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:38:15:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:38:15:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:38:15:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:38:15:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:38:15:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:38:15:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:38:15:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:38:15:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:38:15:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:38:15:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:38:15:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:38:15:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,2be968d3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'-0.00038659572601318359');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:38:15:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:38:15:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:38:15:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:38:15:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:38:15:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:38:15:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap2"
	      SID		      "131:38:20"
	      Ports		      [4, 6]
	      Position		      [180, 250, 230, 370]
	      ZOrder		      14
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag23"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		149
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    150
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "-0.00064661"
		  }
		  Object {
		    $ObjectID		    151
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    152
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    153
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    154
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap2"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:38:20:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:38:20:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:38:20:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:38:20:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:38:20:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:38:20:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:38:20:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:38:20:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:38:20:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:38:20:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:38:20:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:38:20:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:38:20:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,bea97022,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'-0.0006465911865234375');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:38:20:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:38:20:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:38:20:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:38:20:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:38:20:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:38:20:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap3"
	      SID		      "131:38:25"
	      Ports		      [4, 6]
	      Position		      [180, 410, 230, 530]
	      ZOrder		      19
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag24"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		155
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    156
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "-0.00043644"
		  }
		  Object {
		    $ObjectID		    157
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    158
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    159
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    160
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap3"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:38:25:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:38:25:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:38:25:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:38:25:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:38:25:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:38:25:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:38:25:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:38:25:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:38:25:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:38:25:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:38:25:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:38:25:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:38:25:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,2f822968,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'-0.00043642520904541016');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:38:25:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:38:25:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:38:25:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:38:25:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:38:25:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:38:25:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap4"
	      SID		      "131:38:30"
	      Ports		      [4, 6]
	      Position		      [180, 570, 230, 690]
	      ZOrder		      24
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag25"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		161
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    162
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "-0.00011843"
		  }
		  Object {
		    $ObjectID		    163
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    164
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    165
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    166
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap4"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:38:30:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:38:30:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:38:30:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:38:30:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:38:30:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:38:30:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:38:30:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:38:30:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:38:30:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:38:30:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:38:30:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:38:30:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:38:30:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,acd64048,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'-0.00011843442916870117');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:38:30:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:38:30:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:38:30:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:38:30:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:38:30:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:38:30:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "term1"
	      SID		      "131:38:53"
	      Position		      [600, 102, 615, 118]
	      ZOrder		      47
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "term2"
	      SID		      "131:38:54"
	      Position		      [600, 282, 615, 298]
	      ZOrder		      48
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out1"
	      SID		      "131:38:13"
	      Position		      [350, 82, 380, 98]
	      ZOrder		      3
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out1"
	      SID		      "131:38:14"
	      Position		      [350, 112, 380, 128]
	      ZOrder		      4
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out2"
	      SID		      "131:38:18"
	      Position		      [350, 162, 380, 178]
	      ZOrder		      12
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out2"
	      SID		      "131:38:19"
	      Position		      [350, 192, 380, 208]
	      ZOrder		      13
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out3"
	      SID		      "131:38:23"
	      Position		      [350, 242, 380, 258]
	      ZOrder		      17
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out3"
	      SID		      "131:38:24"
	      Position		      [350, 272, 380, 288]
	      ZOrder		      18
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out4"
	      SID		      "131:38:28"
	      Position		      [350, 322, 380, 338]
	      ZOrder		      22
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out4"
	      SID		      "131:38:29"
	      Position		      [350, 352, 380, 368]
	      ZOrder		      23
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out1"
	      SID		      "131:38:33"
	      Position		      [350, 402, 380, 418]
	      ZOrder		      27
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out1"
	      SID		      "131:38:34"
	      Position		      [350, 432, 380, 448]
	      ZOrder		      28
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out2"
	      SID		      "131:38:37"
	      Position		      [350, 482, 380, 498]
	      ZOrder		      31
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out2"
	      SID		      "131:38:38"
	      Position		      [350, 512, 380, 528]
	      ZOrder		      32
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out3"
	      SID		      "131:38:41"
	      Position		      [350, 562, 380, 578]
	      ZOrder		      35
	      Port		      "13"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out3"
	      SID		      "131:38:42"
	      Position		      [350, 592, 380, 608]
	      ZOrder		      36
	      Port		      "14"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out4"
	      SID		      "131:38:45"
	      Position		      [350, 642, 380, 658]
	      ZOrder		      39
	      Port		      "15"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out4"
	      SID		      "131:38:46"
	      Position		      [350, 672, 380, 688]
	      ZOrder		      40
	      Port		      "16"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_sum"
	      SID		      "131:38:47"
	      Position		      [600, 90, 630, 110]
	      ZOrder		      41
	      Port		      "17"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_sum"
	      SID		      "131:38:48"
	      Position		      [600, 190, 630, 210]
	      ZOrder		      42
	      Port		      "18"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "adder_tree1"
	      SrcPort		      1
	      DstBlock		      "term1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree2"
	      SrcPort		      1
	      DstBlock		      "term2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c1"
	      SrcPort		      1
	      DstBlock		      "adder_tree1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c2"
	      SrcPort		      1
	      DstBlock		      "adder_tree2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree1"
	      SrcPort		      2
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree2"
	      SrcPort		      2
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      1
	      DstBlock		      "real_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      2
	      DstBlock		      "imag_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      3
	      DstBlock		      "real_back_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      4
	      DstBlock		      "imag_back_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      1
	      DstBlock		      "real_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      2
	      DstBlock		      "imag_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      3
	      DstBlock		      "real_back_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      4
	      DstBlock		      "imag_back_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "real3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      1
	      DstBlock		      "real_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      2
	      DstBlock		      "imag_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      3
	      DstBlock		      "real_back_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      4
	      DstBlock		      "imag_back_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "real4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      1
	      DstBlock		      "real_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      2
	      DstBlock		      "imag_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      3
	      DstBlock		      "real_back_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      4
	      DstBlock		      "imag_back_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      5
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_dbl_col4"
	  SID			  "131:39"
	  Ports			  [16, 18]
	  Position		  [1000, 66, 1100, 274]
	  ZOrder		  14
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AncestorBlock		  "casper_library_downconverter/fir_dbl_col"
	  LibraryVersion	  "1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag26"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    167
	    $ClassName		    "Simulink.Mask"
	    Type		    "fir_dbl_col"
	    Help		    "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_col'')')"
	    Initialization	    "fir_dbl_col_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'coeff', coeff, ...\n    'mult_"
	    "latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n  "
	    "  'coeff_bin_pt', coeff_bin_pt,  ...\n    'first_stage_hdl', first_stage_hdl, ...\n    'adder_imp', adder_imp);"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      8
	      Object {
		$ObjectID		168
		Type			"edit"
		Name			"n_inputs"
		Prompt			"Inputs"
		Value			"4"
	      }
	      Object {
		$ObjectID		169
		Type			"edit"
		Name			"coeff"
		Prompt			"Coefficients"
		Value			"[0.0013669   0.0024709   0.0018203  0.00054544]"
	      }
	      Object {
		$ObjectID		170
		Type			"edit"
		Name			"add_latency"
		Prompt			"Add latency"
		Value			"2"
	      }
	      Object {
		$ObjectID		171
		Type			"edit"
		Name			"mult_latency"
		Prompt			"Mult Latency"
		Value			"2"
	      }
	      Object {
		$ObjectID		172
		Type			"edit"
		Name			"coeff_bit_width"
		Prompt			"Coefficient bit width"
		Value			"25"
	      }
	      Object {
		$ObjectID		173
		Type			"edit"
		Name			"coeff_bin_pt"
		Prompt			"Coefficient binary point"
		Value			"24"
	      }
	      Object {
		$ObjectID		174
		Type			"checkbox"
		Name			"first_stage_hdl"
		Prompt			"Implement first stage of adder trees on output as behavioural HDL"
		Value			"on"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		175
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "Behavioral"
		  Cell			  "Fabric"
		  Cell			  "DSP48"
		  PropName		  "TypeOptions"
		}
		Name			"adder_imp"
		Prompt			"Adder implementation"
		Value			"DSP48"
		Evaluate		"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "fir_dbl_col4"
	    Location		    [100, 100, 900, 600]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "54"
	    SIDPrevWatermark	    "10"
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      SID		      "131:39:11"
	      Position		      [30, 82, 60, 98]
	      ZOrder		      1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      SID		      "131:39:12"
	      Position		      [30, 112, 60, 128]
	      ZOrder		      2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real2"
	      SID		      "131:39:16"
	      Position		      [30, 162, 60, 178]
	      ZOrder		      10
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag2"
	      SID		      "131:39:17"
	      Position		      [30, 192, 60, 208]
	      ZOrder		      11
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real3"
	      SID		      "131:39:21"
	      Position		      [30, 242, 60, 258]
	      ZOrder		      15
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag3"
	      SID		      "131:39:22"
	      Position		      [30, 272, 60, 288]
	      ZOrder		      16
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real4"
	      SID		      "131:39:26"
	      Position		      [30, 322, 60, 338]
	      ZOrder		      20
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag4"
	      SID		      "131:39:27"
	      Position		      [30, 352, 60, 368]
	      ZOrder		      21
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back1"
	      SID		      "131:39:31"
	      Position		      [30, 402, 60, 418]
	      ZOrder		      25
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back1"
	      SID		      "131:39:32"
	      Position		      [30, 432, 60, 448]
	      ZOrder		      26
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back2"
	      SID		      "131:39:35"
	      Position		      [30, 482, 60, 498]
	      ZOrder		      29
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back2"
	      SID		      "131:39:36"
	      Position		      [30, 512, 60, 528]
	      ZOrder		      30
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back3"
	      SID		      "131:39:39"
	      Position		      [30, 562, 60, 578]
	      ZOrder		      33
	      Port		      "13"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back3"
	      SID		      "131:39:40"
	      Position		      [30, 592, 60, 608]
	      ZOrder		      34
	      Port		      "14"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back4"
	      SID		      "131:39:43"
	      Position		      [30, 642, 60, 658]
	      ZOrder		      37
	      Port		      "15"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back4"
	      SID		      "131:39:44"
	      Position		      [30, 672, 60, 688]
	      ZOrder		      38
	      Port		      "16"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree1"
	      SID		      "131:39:49"
	      Ports		      [5, 2]
	      Position		      [500, 100, 550, 180]
	      ZOrder		      43
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 4"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      LibraryVersion	      "1.43"
	      UserDataPersistent      on
	      UserData		      "DataTag27"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		176
		$ClassName		"Simulink.Mask"
		Type			"adder_tree"
		Description		"Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inputs to the bloc"
		"k to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)..\nAdder implementa"
		"tion: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stage of adders: Causes the "
		"first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virtex 5). Overrides Adder impleme"
		"ntation\n"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
		Initialization		"adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n    'adder_im"
		"p', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  4
		  Object {
		    $ObjectID		    177
		    Type		    "edit"
		    Name		    "n_inputs"
		    Prompt		    "Number of Inputs"
		    Value		    "4"
		  }
		  Object {
		    $ObjectID		    178
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "Add Latency"
		    Value		    "2"
		  }
		  Object {
		    $ObjectID		    179
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Behavioral"
		    Cell		    "Fabric"
		    Cell		    "DSP48"
		    PropName		    "TypeOptions"
		    }
		    Name		    "adder_imp"
		    Prompt		    "Adder implementation"
		    Value		    "DSP48"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    180
		    Type		    "checkbox"
		    Name		    "first_stage_hdl"
		    Prompt		    "Use behavioural HDL for first stage of adders"
		    Value		    "on"
		    Evaluate		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"adder_tree1"
		Location		[575, 45, 1724, 1890]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"11"
		SIDPrevWatermark	"7"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "131:39:49:1"
		  Position		  [30, 12, 60, 28]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  "131:39:49:2"
		  Position		  [30, 62, 60, 78]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  "131:39:49:3"
		  Position		  [30, 102, 60, 118]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  "131:39:49:8"
		  Position		  [30, 142, 60, 158]
		  ZOrder		  1
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  "131:39:49:9"
		  Position		  [30, 182, 60, 198]
		  ZOrder		  2
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  "131:39:49:4"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,344"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  "131:39:49:10"
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  ZOrder		  3
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  "131:39:49:11"
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  ZOrder		  4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "131:39:49:5"
		  Ports			  [1, 1]
		  Position		  [80, 10, 110, 40]
		  ZOrder		  -5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "4"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,315"
		  block_type		  "delay"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 30 30 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19.44 23.4"
		  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-4}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "131:39:49:6"
		  Position		  [330, 12, 360, 28]
		  ZOrder		  -6
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "131:39:49:7"
		  Position		  [330, 42, 360, 58]
		  ZOrder		  -7
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree2"
	      SID		      "131:39:50"
	      Ports		      [5, 2]
	      Position		      [500, 280, 550, 360]
	      ZOrder		      44
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 4"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      LibraryVersion	      "1.43"
	      UserDataPersistent      on
	      UserData		      "DataTag28"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		181
		$ClassName		"Simulink.Mask"
		Type			"adder_tree"
		Description		"Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inputs to the bloc"
		"k to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)..\nAdder implementa"
		"tion: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stage of adders: Causes the "
		"first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virtex 5). Overrides Adder impleme"
		"ntation\n"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
		Initialization		"adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n    'adder_im"
		"p', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  4
		  Object {
		    $ObjectID		    182
		    Type		    "edit"
		    Name		    "n_inputs"
		    Prompt		    "Number of Inputs"
		    Value		    "4"
		  }
		  Object {
		    $ObjectID		    183
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "Add Latency"
		    Value		    "2"
		  }
		  Object {
		    $ObjectID		    184
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Behavioral"
		    Cell		    "Fabric"
		    Cell		    "DSP48"
		    PropName		    "TypeOptions"
		    }
		    Name		    "adder_imp"
		    Prompt		    "Adder implementation"
		    Value		    "DSP48"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    185
		    Type		    "checkbox"
		    Name		    "first_stage_hdl"
		    Prompt		    "Use behavioural HDL for first stage of adders"
		    Value		    "on"
		    Evaluate		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"adder_tree2"
		Location		[575, 45, 1724, 1890]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"11"
		SIDPrevWatermark	"7"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "131:39:50:1"
		  Position		  [30, 12, 60, 28]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  "131:39:50:2"
		  Position		  [30, 62, 60, 78]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  "131:39:50:3"
		  Position		  [30, 102, 60, 118]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  "131:39:50:8"
		  Position		  [30, 142, 60, 158]
		  ZOrder		  1
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  "131:39:50:9"
		  Position		  [30, 182, 60, 198]
		  ZOrder		  2
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  "131:39:50:4"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,344"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  "131:39:50:10"
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  ZOrder		  3
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  "131:39:50:11"
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  ZOrder		  4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "131:39:50:5"
		  Ports			  [1, 1]
		  Position		  [80, 10, 110, 40]
		  ZOrder		  -5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "4"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,315"
		  block_type		  "delay"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 30 30 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19.44 23.4"
		  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-4}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "131:39:50:6"
		  Position		  [330, 12, 360, 28]
		  ZOrder		  -6
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "131:39:50:7"
		  Position		  [330, 42, 360, 58]
		  ZOrder		  -7
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c1"
	      SID		      "131:39:51"
	      Ports		      [0, 1]
	      Position		      [450, 100, 480, 110]
	      ZOrder		      45
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "30,10,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 10 10 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\npatch([12.775 14.22 15.22 16.22 17.22 15.22 13.775 12.775 ]"
	      ",[6.11 6.11 7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([13.775 15.22 14.22 12.775 13.775 ],[5.11 5.11 6."
	      "11 6.11 5.11 ],[0.931 0.946 0.973 ]);\npatch([12.775 14.22 15.22 13.775 12.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1"
	      " 1 1 ]);\npatch([13.775 17.22 16.22 15.22 14.22 12.775 13.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0."
	      "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	      "');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c2"
	      SID		      "131:39:52"
	      Ports		      [0, 1]
	      Position		      [450, 280, 480, 290]
	      ZOrder		      46
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "30,10,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 10 10 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\npatch([12.775 14.22 15.22 16.22 17.22 15.22 13.775 12.775 ]"
	      ",[6.11 6.11 7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([13.775 15.22 14.22 12.775 13.775 ],[5.11 5.11 6."
	      "11 6.11 5.11 ],[0.931 0.946 0.973 ]);\npatch([12.775 14.22 15.22 13.775 12.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1"
	      " 1 1 ]);\npatch([13.775 17.22 16.22 15.22 14.22 12.775 13.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0."
	      "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	      "');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap1"
	      SID		      "131:39:15"
	      Ports		      [4, 6]
	      Position		      [180, 90, 230, 210]
	      ZOrder		      9
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag29"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		186
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    187
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "0.0013669"
		  }
		  Object {
		    $ObjectID		    188
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    189
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    190
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    191
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap1"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:39:15:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:39:15:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:39:15:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:39:15:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:39:15:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:39:15:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:39:15:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:39:15:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:39:15:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:39:15:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:39:15:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:39:15:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:39:15:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,dc0b731e,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'0.0013669133186340332');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:39:15:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:39:15:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:39:15:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:39:15:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:39:15:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:39:15:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap2"
	      SID		      "131:39:20"
	      Ports		      [4, 6]
	      Position		      [180, 250, 230, 370]
	      ZOrder		      14
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag30"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		192
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    193
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "0.0024709"
		  }
		  Object {
		    $ObjectID		    194
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    195
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    196
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    197
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap2"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:39:20:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:39:20:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:39:20:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:39:20:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:39:20:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:39:20:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:39:20:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:39:20:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:39:20:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:39:20:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:39:20:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:39:20:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:39:20:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,0bcd9ee0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'0.0024709105491638184');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:39:20:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:39:20:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:39:20:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:39:20:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:39:20:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:39:20:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap3"
	      SID		      "131:39:25"
	      Ports		      [4, 6]
	      Position		      [180, 410, 230, 530]
	      ZOrder		      19
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag31"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		198
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    199
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "0.0018203"
		  }
		  Object {
		    $ObjectID		    200
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    201
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    202
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    203
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap3"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:39:25:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:39:25:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:39:25:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:39:25:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:39:25:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:39:25:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:39:25:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:39:25:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:39:25:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:39:25:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:39:25:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:39:25:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:39:25:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,51f3de92,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'0.0018203258514404297');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:39:25:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:39:25:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:39:25:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:39:25:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:39:25:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:39:25:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap4"
	      SID		      "131:39:30"
	      Ports		      [4, 6]
	      Position		      [180, 570, 230, 690]
	      ZOrder		      24
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag32"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		204
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    205
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "0.00054544"
		  }
		  Object {
		    $ObjectID		    206
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    207
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    208
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    209
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap4"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:39:30:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:39:30:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:39:30:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:39:30:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:39:30:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:39:30:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:39:30:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:39:30:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:39:30:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:39:30:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:39:30:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:39:30:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:39:30:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,7e28b7e3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'0.00054544210433959961');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:39:30:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:39:30:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:39:30:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:39:30:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:39:30:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:39:30:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "term1"
	      SID		      "131:39:53"
	      Position		      [600, 102, 615, 118]
	      ZOrder		      47
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "term2"
	      SID		      "131:39:54"
	      Position		      [600, 282, 615, 298]
	      ZOrder		      48
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out1"
	      SID		      "131:39:13"
	      Position		      [350, 82, 380, 98]
	      ZOrder		      3
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out1"
	      SID		      "131:39:14"
	      Position		      [350, 112, 380, 128]
	      ZOrder		      4
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out2"
	      SID		      "131:39:18"
	      Position		      [350, 162, 380, 178]
	      ZOrder		      12
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out2"
	      SID		      "131:39:19"
	      Position		      [350, 192, 380, 208]
	      ZOrder		      13
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out3"
	      SID		      "131:39:23"
	      Position		      [350, 242, 380, 258]
	      ZOrder		      17
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out3"
	      SID		      "131:39:24"
	      Position		      [350, 272, 380, 288]
	      ZOrder		      18
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out4"
	      SID		      "131:39:28"
	      Position		      [350, 322, 380, 338]
	      ZOrder		      22
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out4"
	      SID		      "131:39:29"
	      Position		      [350, 352, 380, 368]
	      ZOrder		      23
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out1"
	      SID		      "131:39:33"
	      Position		      [350, 402, 380, 418]
	      ZOrder		      27
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out1"
	      SID		      "131:39:34"
	      Position		      [350, 432, 380, 448]
	      ZOrder		      28
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out2"
	      SID		      "131:39:37"
	      Position		      [350, 482, 380, 498]
	      ZOrder		      31
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out2"
	      SID		      "131:39:38"
	      Position		      [350, 512, 380, 528]
	      ZOrder		      32
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out3"
	      SID		      "131:39:41"
	      Position		      [350, 562, 380, 578]
	      ZOrder		      35
	      Port		      "13"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out3"
	      SID		      "131:39:42"
	      Position		      [350, 592, 380, 608]
	      ZOrder		      36
	      Port		      "14"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out4"
	      SID		      "131:39:45"
	      Position		      [350, 642, 380, 658]
	      ZOrder		      39
	      Port		      "15"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out4"
	      SID		      "131:39:46"
	      Position		      [350, 672, 380, 688]
	      ZOrder		      40
	      Port		      "16"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_sum"
	      SID		      "131:39:47"
	      Position		      [600, 90, 630, 110]
	      ZOrder		      41
	      Port		      "17"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_sum"
	      SID		      "131:39:48"
	      Position		      [600, 190, 630, 210]
	      ZOrder		      42
	      Port		      "18"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "adder_tree1"
	      SrcPort		      1
	      DstBlock		      "term1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree2"
	      SrcPort		      1
	      DstBlock		      "term2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c1"
	      SrcPort		      1
	      DstBlock		      "adder_tree1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c2"
	      SrcPort		      1
	      DstBlock		      "adder_tree2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree1"
	      SrcPort		      2
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree2"
	      SrcPort		      2
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      1
	      DstBlock		      "real_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      2
	      DstBlock		      "imag_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      3
	      DstBlock		      "real_back_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      4
	      DstBlock		      "imag_back_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      1
	      DstBlock		      "real_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      2
	      DstBlock		      "imag_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      3
	      DstBlock		      "real_back_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      4
	      DstBlock		      "imag_back_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "real3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      1
	      DstBlock		      "real_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      2
	      DstBlock		      "imag_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      3
	      DstBlock		      "real_back_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      4
	      DstBlock		      "imag_back_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "real4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      1
	      DstBlock		      "real_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      2
	      DstBlock		      "imag_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      3
	      DstBlock		      "real_back_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      4
	      DstBlock		      "imag_back_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      5
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_dbl_col5"
	  SID			  "131:40"
	  Ports			  [16, 18]
	  Position		  [1200, 66, 1300, 274]
	  ZOrder		  15
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AncestorBlock		  "casper_library_downconverter/fir_dbl_col"
	  LibraryVersion	  "1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag33"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    210
	    $ClassName		    "Simulink.Mask"
	    Type		    "fir_dbl_col"
	    Help		    "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_col'')')"
	    Initialization	    "fir_dbl_col_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'coeff', coeff, ...\n    'mult_"
	    "latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n  "
	    "  'coeff_bin_pt', coeff_bin_pt,  ...\n    'first_stage_hdl', first_stage_hdl, ...\n    'adder_imp', adder_imp);"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      8
	      Object {
		$ObjectID		211
		Type			"edit"
		Name			"n_inputs"
		Prompt			"Inputs"
		Value			"4"
	      }
	      Object {
		$ObjectID		212
		Type			"edit"
		Name			"coeff"
		Prompt			"Coefficients"
		Value			"[-0.00382  -0.0072503  -0.0056441  -0.0017992]"
	      }
	      Object {
		$ObjectID		213
		Type			"edit"
		Name			"add_latency"
		Prompt			"Add latency"
		Value			"2"
	      }
	      Object {
		$ObjectID		214
		Type			"edit"
		Name			"mult_latency"
		Prompt			"Mult Latency"
		Value			"2"
	      }
	      Object {
		$ObjectID		215
		Type			"edit"
		Name			"coeff_bit_width"
		Prompt			"Coefficient bit width"
		Value			"25"
	      }
	      Object {
		$ObjectID		216
		Type			"edit"
		Name			"coeff_bin_pt"
		Prompt			"Coefficient binary point"
		Value			"24"
	      }
	      Object {
		$ObjectID		217
		Type			"checkbox"
		Name			"first_stage_hdl"
		Prompt			"Implement first stage of adder trees on output as behavioural HDL"
		Value			"on"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		218
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "Behavioral"
		  Cell			  "Fabric"
		  Cell			  "DSP48"
		  PropName		  "TypeOptions"
		}
		Name			"adder_imp"
		Prompt			"Adder implementation"
		Value			"DSP48"
		Evaluate		"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "fir_dbl_col5"
	    Location		    [100, 100, 900, 600]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "54"
	    SIDPrevWatermark	    "10"
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      SID		      "131:40:11"
	      Position		      [30, 82, 60, 98]
	      ZOrder		      1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      SID		      "131:40:12"
	      Position		      [30, 112, 60, 128]
	      ZOrder		      2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real2"
	      SID		      "131:40:16"
	      Position		      [30, 162, 60, 178]
	      ZOrder		      10
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag2"
	      SID		      "131:40:17"
	      Position		      [30, 192, 60, 208]
	      ZOrder		      11
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real3"
	      SID		      "131:40:21"
	      Position		      [30, 242, 60, 258]
	      ZOrder		      15
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag3"
	      SID		      "131:40:22"
	      Position		      [30, 272, 60, 288]
	      ZOrder		      16
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real4"
	      SID		      "131:40:26"
	      Position		      [30, 322, 60, 338]
	      ZOrder		      20
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag4"
	      SID		      "131:40:27"
	      Position		      [30, 352, 60, 368]
	      ZOrder		      21
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back1"
	      SID		      "131:40:31"
	      Position		      [30, 402, 60, 418]
	      ZOrder		      25
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back1"
	      SID		      "131:40:32"
	      Position		      [30, 432, 60, 448]
	      ZOrder		      26
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back2"
	      SID		      "131:40:35"
	      Position		      [30, 482, 60, 498]
	      ZOrder		      29
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back2"
	      SID		      "131:40:36"
	      Position		      [30, 512, 60, 528]
	      ZOrder		      30
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back3"
	      SID		      "131:40:39"
	      Position		      [30, 562, 60, 578]
	      ZOrder		      33
	      Port		      "13"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back3"
	      SID		      "131:40:40"
	      Position		      [30, 592, 60, 608]
	      ZOrder		      34
	      Port		      "14"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back4"
	      SID		      "131:40:43"
	      Position		      [30, 642, 60, 658]
	      ZOrder		      37
	      Port		      "15"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back4"
	      SID		      "131:40:44"
	      Position		      [30, 672, 60, 688]
	      ZOrder		      38
	      Port		      "16"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree1"
	      SID		      "131:40:49"
	      Ports		      [5, 2]
	      Position		      [500, 100, 550, 180]
	      ZOrder		      43
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 4"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      LibraryVersion	      "1.43"
	      UserDataPersistent      on
	      UserData		      "DataTag34"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		219
		$ClassName		"Simulink.Mask"
		Type			"adder_tree"
		Description		"Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inputs to the bloc"
		"k to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)..\nAdder implementa"
		"tion: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stage of adders: Causes the "
		"first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virtex 5). Overrides Adder impleme"
		"ntation\n"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
		Initialization		"adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n    'adder_im"
		"p', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  4
		  Object {
		    $ObjectID		    220
		    Type		    "edit"
		    Name		    "n_inputs"
		    Prompt		    "Number of Inputs"
		    Value		    "4"
		  }
		  Object {
		    $ObjectID		    221
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "Add Latency"
		    Value		    "2"
		  }
		  Object {
		    $ObjectID		    222
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Behavioral"
		    Cell		    "Fabric"
		    Cell		    "DSP48"
		    PropName		    "TypeOptions"
		    }
		    Name		    "adder_imp"
		    Prompt		    "Adder implementation"
		    Value		    "DSP48"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    223
		    Type		    "checkbox"
		    Name		    "first_stage_hdl"
		    Prompt		    "Use behavioural HDL for first stage of adders"
		    Value		    "on"
		    Evaluate		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"adder_tree1"
		Location		[575, 45, 1724, 1890]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"11"
		SIDPrevWatermark	"7"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "131:40:49:1"
		  Position		  [30, 12, 60, 28]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  "131:40:49:2"
		  Position		  [30, 62, 60, 78]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  "131:40:49:3"
		  Position		  [30, 102, 60, 118]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  "131:40:49:8"
		  Position		  [30, 142, 60, 158]
		  ZOrder		  1
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  "131:40:49:9"
		  Position		  [30, 182, 60, 198]
		  ZOrder		  2
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  "131:40:49:4"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,344"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  "131:40:49:10"
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  ZOrder		  3
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  "131:40:49:11"
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  ZOrder		  4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "131:40:49:5"
		  Ports			  [1, 1]
		  Position		  [80, 10, 110, 40]
		  ZOrder		  -5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "4"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,315"
		  block_type		  "delay"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 30 30 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19.44 23.4"
		  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-4}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "131:40:49:6"
		  Position		  [330, 12, 360, 28]
		  ZOrder		  -6
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "131:40:49:7"
		  Position		  [330, 42, 360, 58]
		  ZOrder		  -7
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree2"
	      SID		      "131:40:50"
	      Ports		      [5, 2]
	      Position		      [500, 280, 550, 360]
	      ZOrder		      44
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 4"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      LibraryVersion	      "1.43"
	      UserDataPersistent      on
	      UserData		      "DataTag35"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		224
		$ClassName		"Simulink.Mask"
		Type			"adder_tree"
		Description		"Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inputs to the bloc"
		"k to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)..\nAdder implementa"
		"tion: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stage of adders: Causes the "
		"first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virtex 5). Overrides Adder impleme"
		"ntation\n"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
		Initialization		"adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n    'adder_im"
		"p', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  4
		  Object {
		    $ObjectID		    225
		    Type		    "edit"
		    Name		    "n_inputs"
		    Prompt		    "Number of Inputs"
		    Value		    "4"
		  }
		  Object {
		    $ObjectID		    226
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "Add Latency"
		    Value		    "2"
		  }
		  Object {
		    $ObjectID		    227
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Behavioral"
		    Cell		    "Fabric"
		    Cell		    "DSP48"
		    PropName		    "TypeOptions"
		    }
		    Name		    "adder_imp"
		    Prompt		    "Adder implementation"
		    Value		    "DSP48"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    228
		    Type		    "checkbox"
		    Name		    "first_stage_hdl"
		    Prompt		    "Use behavioural HDL for first stage of adders"
		    Value		    "on"
		    Evaluate		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"adder_tree2"
		Location		[575, 45, 1724, 1890]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"11"
		SIDPrevWatermark	"7"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "131:40:50:1"
		  Position		  [30, 12, 60, 28]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  "131:40:50:2"
		  Position		  [30, 62, 60, 78]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  "131:40:50:3"
		  Position		  [30, 102, 60, 118]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  "131:40:50:8"
		  Position		  [30, 142, 60, 158]
		  ZOrder		  1
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  "131:40:50:9"
		  Position		  [30, 182, 60, 198]
		  ZOrder		  2
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  "131:40:50:4"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,344"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  "131:40:50:10"
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  ZOrder		  3
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  "131:40:50:11"
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  ZOrder		  4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "131:40:50:5"
		  Ports			  [1, 1]
		  Position		  [80, 10, 110, 40]
		  ZOrder		  -5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "4"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,315"
		  block_type		  "delay"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 30 30 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19.44 23.4"
		  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-4}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "131:40:50:6"
		  Position		  [330, 12, 360, 28]
		  ZOrder		  -6
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "131:40:50:7"
		  Position		  [330, 42, 360, 58]
		  ZOrder		  -7
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c1"
	      SID		      "131:40:51"
	      Ports		      [0, 1]
	      Position		      [450, 100, 480, 110]
	      ZOrder		      45
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "30,10,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 10 10 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\npatch([12.775 14.22 15.22 16.22 17.22 15.22 13.775 12.775 ]"
	      ",[6.11 6.11 7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([13.775 15.22 14.22 12.775 13.775 ],[5.11 5.11 6."
	      "11 6.11 5.11 ],[0.931 0.946 0.973 ]);\npatch([12.775 14.22 15.22 13.775 12.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1"
	      " 1 1 ]);\npatch([13.775 17.22 16.22 15.22 14.22 12.775 13.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0."
	      "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	      "');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c2"
	      SID		      "131:40:52"
	      Ports		      [0, 1]
	      Position		      [450, 280, 480, 290]
	      ZOrder		      46
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "30,10,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 10 10 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\npatch([12.775 14.22 15.22 16.22 17.22 15.22 13.775 12.775 ]"
	      ",[6.11 6.11 7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([13.775 15.22 14.22 12.775 13.775 ],[5.11 5.11 6."
	      "11 6.11 5.11 ],[0.931 0.946 0.973 ]);\npatch([12.775 14.22 15.22 13.775 12.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1"
	      " 1 1 ]);\npatch([13.775 17.22 16.22 15.22 14.22 12.775 13.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0."
	      "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	      "');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap1"
	      SID		      "131:40:15"
	      Ports		      [4, 6]
	      Position		      [180, 90, 230, 210]
	      ZOrder		      9
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag36"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		229
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    230
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "-0.00382"
		  }
		  Object {
		    $ObjectID		    231
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    232
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    233
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    234
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap1"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:40:15:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:40:15:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:40:15:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:40:15:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:40:15:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:40:15:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:40:15:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:40:15:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:40:15:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:40:15:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:40:15:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:40:15:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:40:15:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,5c01e977,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'-0.0038200020790100098');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:40:15:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:40:15:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:40:15:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:40:15:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:40:15:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:40:15:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap2"
	      SID		      "131:40:20"
	      Ports		      [4, 6]
	      Position		      [180, 250, 230, 370]
	      ZOrder		      14
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag37"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		235
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    236
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "-0.0072503"
		  }
		  Object {
		    $ObjectID		    237
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    238
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    239
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    240
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap2"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:40:20:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:40:20:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:40:20:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:40:20:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:40:20:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:40:20:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:40:20:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:40:20:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:40:20:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:40:20:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:40:20:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:40:20:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:40:20:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,111c7fe6,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'-0.0072503089904785156');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:40:20:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:40:20:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:40:20:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:40:20:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:40:20:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:40:20:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap3"
	      SID		      "131:40:25"
	      Ports		      [4, 6]
	      Position		      [180, 410, 230, 530]
	      ZOrder		      19
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag38"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		241
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    242
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "-0.0056441"
		  }
		  Object {
		    $ObjectID		    243
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    244
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    245
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    246
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap3"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:40:25:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:40:25:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:40:25:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:40:25:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:40:25:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:40:25:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:40:25:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:40:25:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:40:25:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:40:25:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:40:25:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:40:25:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:40:25:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,4e30ecdb,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'-0.0056440830230712891');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:40:25:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:40:25:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:40:25:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:40:25:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:40:25:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:40:25:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap4"
	      SID		      "131:40:30"
	      Ports		      [4, 6]
	      Position		      [180, 570, 230, 690]
	      ZOrder		      24
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag39"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		247
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    248
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "-0.0017992"
		  }
		  Object {
		    $ObjectID		    249
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    250
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    251
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    252
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap4"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:40:30:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:40:30:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:40:30:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:40:30:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:40:30:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:40:30:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:40:30:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:40:30:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:40:30:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:40:30:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:40:30:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:40:30:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:40:30:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,9897df0a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'-0.0017992258071899414');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:40:30:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:40:30:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:40:30:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:40:30:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:40:30:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:40:30:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "term1"
	      SID		      "131:40:53"
	      Position		      [600, 102, 615, 118]
	      ZOrder		      47
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "term2"
	      SID		      "131:40:54"
	      Position		      [600, 282, 615, 298]
	      ZOrder		      48
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out1"
	      SID		      "131:40:13"
	      Position		      [350, 82, 380, 98]
	      ZOrder		      3
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out1"
	      SID		      "131:40:14"
	      Position		      [350, 112, 380, 128]
	      ZOrder		      4
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out2"
	      SID		      "131:40:18"
	      Position		      [350, 162, 380, 178]
	      ZOrder		      12
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out2"
	      SID		      "131:40:19"
	      Position		      [350, 192, 380, 208]
	      ZOrder		      13
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out3"
	      SID		      "131:40:23"
	      Position		      [350, 242, 380, 258]
	      ZOrder		      17
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out3"
	      SID		      "131:40:24"
	      Position		      [350, 272, 380, 288]
	      ZOrder		      18
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out4"
	      SID		      "131:40:28"
	      Position		      [350, 322, 380, 338]
	      ZOrder		      22
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out4"
	      SID		      "131:40:29"
	      Position		      [350, 352, 380, 368]
	      ZOrder		      23
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out1"
	      SID		      "131:40:33"
	      Position		      [350, 402, 380, 418]
	      ZOrder		      27
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out1"
	      SID		      "131:40:34"
	      Position		      [350, 432, 380, 448]
	      ZOrder		      28
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out2"
	      SID		      "131:40:37"
	      Position		      [350, 482, 380, 498]
	      ZOrder		      31
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out2"
	      SID		      "131:40:38"
	      Position		      [350, 512, 380, 528]
	      ZOrder		      32
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out3"
	      SID		      "131:40:41"
	      Position		      [350, 562, 380, 578]
	      ZOrder		      35
	      Port		      "13"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out3"
	      SID		      "131:40:42"
	      Position		      [350, 592, 380, 608]
	      ZOrder		      36
	      Port		      "14"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out4"
	      SID		      "131:40:45"
	      Position		      [350, 642, 380, 658]
	      ZOrder		      39
	      Port		      "15"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out4"
	      SID		      "131:40:46"
	      Position		      [350, 672, 380, 688]
	      ZOrder		      40
	      Port		      "16"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_sum"
	      SID		      "131:40:47"
	      Position		      [600, 90, 630, 110]
	      ZOrder		      41
	      Port		      "17"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_sum"
	      SID		      "131:40:48"
	      Position		      [600, 190, 630, 210]
	      ZOrder		      42
	      Port		      "18"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "adder_tree1"
	      SrcPort		      1
	      DstBlock		      "term1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree2"
	      SrcPort		      1
	      DstBlock		      "term2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c1"
	      SrcPort		      1
	      DstBlock		      "adder_tree1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c2"
	      SrcPort		      1
	      DstBlock		      "adder_tree2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree1"
	      SrcPort		      2
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree2"
	      SrcPort		      2
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      1
	      DstBlock		      "real_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      2
	      DstBlock		      "imag_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      3
	      DstBlock		      "real_back_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      4
	      DstBlock		      "imag_back_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      1
	      DstBlock		      "real_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      2
	      DstBlock		      "imag_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      3
	      DstBlock		      "real_back_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      4
	      DstBlock		      "imag_back_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "real3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      1
	      DstBlock		      "real_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      2
	      DstBlock		      "imag_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      3
	      DstBlock		      "real_back_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      4
	      DstBlock		      "imag_back_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "real4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      1
	      DstBlock		      "real_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      2
	      DstBlock		      "imag_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      3
	      DstBlock		      "real_back_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      4
	      DstBlock		      "imag_back_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      5
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_dbl_col6"
	  SID			  "131:41"
	  Ports			  [16, 18]
	  Position		  [1400, 66, 1500, 274]
	  ZOrder		  16
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AncestorBlock		  "casper_library_downconverter/fir_dbl_col"
	  LibraryVersion	  "1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag40"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    253
	    $ClassName		    "Simulink.Mask"
	    Type		    "fir_dbl_col"
	    Help		    "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_col'')')"
	    Initialization	    "fir_dbl_col_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'coeff', coeff, ...\n    'mult_"
	    "latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n  "
	    "  'coeff_bin_pt', coeff_bin_pt,  ...\n    'first_stage_hdl', first_stage_hdl, ...\n    'adder_imp', adder_imp);"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      8
	      Object {
		$ObjectID		254
		Type			"edit"
		Name			"n_inputs"
		Prompt			"Inputs"
		Value			"4"
	      }
	      Object {
		$ObjectID		255
		Type			"edit"
		Name			"coeff"
		Prompt			"Coefficients"
		Value			"[0.0093813    0.018191     0.01458   0.0048188]"
	      }
	      Object {
		$ObjectID		256
		Type			"edit"
		Name			"add_latency"
		Prompt			"Add latency"
		Value			"2"
	      }
	      Object {
		$ObjectID		257
		Type			"edit"
		Name			"mult_latency"
		Prompt			"Mult Latency"
		Value			"2"
	      }
	      Object {
		$ObjectID		258
		Type			"edit"
		Name			"coeff_bit_width"
		Prompt			"Coefficient bit width"
		Value			"25"
	      }
	      Object {
		$ObjectID		259
		Type			"edit"
		Name			"coeff_bin_pt"
		Prompt			"Coefficient binary point"
		Value			"24"
	      }
	      Object {
		$ObjectID		260
		Type			"checkbox"
		Name			"first_stage_hdl"
		Prompt			"Implement first stage of adder trees on output as behavioural HDL"
		Value			"on"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		261
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "Behavioral"
		  Cell			  "Fabric"
		  Cell			  "DSP48"
		  PropName		  "TypeOptions"
		}
		Name			"adder_imp"
		Prompt			"Adder implementation"
		Value			"DSP48"
		Evaluate		"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "fir_dbl_col6"
	    Location		    [100, 100, 900, 600]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "54"
	    SIDPrevWatermark	    "10"
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      SID		      "131:41:11"
	      Position		      [30, 82, 60, 98]
	      ZOrder		      1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      SID		      "131:41:12"
	      Position		      [30, 112, 60, 128]
	      ZOrder		      2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real2"
	      SID		      "131:41:16"
	      Position		      [30, 162, 60, 178]
	      ZOrder		      10
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag2"
	      SID		      "131:41:17"
	      Position		      [30, 192, 60, 208]
	      ZOrder		      11
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real3"
	      SID		      "131:41:21"
	      Position		      [30, 242, 60, 258]
	      ZOrder		      15
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag3"
	      SID		      "131:41:22"
	      Position		      [30, 272, 60, 288]
	      ZOrder		      16
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real4"
	      SID		      "131:41:26"
	      Position		      [30, 322, 60, 338]
	      ZOrder		      20
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag4"
	      SID		      "131:41:27"
	      Position		      [30, 352, 60, 368]
	      ZOrder		      21
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back1"
	      SID		      "131:41:31"
	      Position		      [30, 402, 60, 418]
	      ZOrder		      25
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back1"
	      SID		      "131:41:32"
	      Position		      [30, 432, 60, 448]
	      ZOrder		      26
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back2"
	      SID		      "131:41:35"
	      Position		      [30, 482, 60, 498]
	      ZOrder		      29
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back2"
	      SID		      "131:41:36"
	      Position		      [30, 512, 60, 528]
	      ZOrder		      30
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back3"
	      SID		      "131:41:39"
	      Position		      [30, 562, 60, 578]
	      ZOrder		      33
	      Port		      "13"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back3"
	      SID		      "131:41:40"
	      Position		      [30, 592, 60, 608]
	      ZOrder		      34
	      Port		      "14"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back4"
	      SID		      "131:41:43"
	      Position		      [30, 642, 60, 658]
	      ZOrder		      37
	      Port		      "15"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back4"
	      SID		      "131:41:44"
	      Position		      [30, 672, 60, 688]
	      ZOrder		      38
	      Port		      "16"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree1"
	      SID		      "131:41:49"
	      Ports		      [5, 2]
	      Position		      [500, 100, 550, 180]
	      ZOrder		      43
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 4"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      LibraryVersion	      "1.43"
	      UserDataPersistent      on
	      UserData		      "DataTag41"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		262
		$ClassName		"Simulink.Mask"
		Type			"adder_tree"
		Description		"Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inputs to the bloc"
		"k to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)..\nAdder implementa"
		"tion: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stage of adders: Causes the "
		"first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virtex 5). Overrides Adder impleme"
		"ntation\n"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
		Initialization		"adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n    'adder_im"
		"p', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  4
		  Object {
		    $ObjectID		    263
		    Type		    "edit"
		    Name		    "n_inputs"
		    Prompt		    "Number of Inputs"
		    Value		    "4"
		  }
		  Object {
		    $ObjectID		    264
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "Add Latency"
		    Value		    "2"
		  }
		  Object {
		    $ObjectID		    265
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Behavioral"
		    Cell		    "Fabric"
		    Cell		    "DSP48"
		    PropName		    "TypeOptions"
		    }
		    Name		    "adder_imp"
		    Prompt		    "Adder implementation"
		    Value		    "DSP48"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    266
		    Type		    "checkbox"
		    Name		    "first_stage_hdl"
		    Prompt		    "Use behavioural HDL for first stage of adders"
		    Value		    "on"
		    Evaluate		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"adder_tree1"
		Location		[575, 45, 1724, 1890]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"11"
		SIDPrevWatermark	"7"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "131:41:49:1"
		  Position		  [30, 12, 60, 28]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  "131:41:49:2"
		  Position		  [30, 62, 60, 78]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  "131:41:49:3"
		  Position		  [30, 102, 60, 118]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  "131:41:49:8"
		  Position		  [30, 142, 60, 158]
		  ZOrder		  1
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  "131:41:49:9"
		  Position		  [30, 182, 60, 198]
		  ZOrder		  2
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  "131:41:49:4"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,344"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  "131:41:49:10"
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  ZOrder		  3
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  "131:41:49:11"
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  ZOrder		  4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "131:41:49:5"
		  Ports			  [1, 1]
		  Position		  [80, 10, 110, 40]
		  ZOrder		  -5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "4"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,315"
		  block_type		  "delay"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 30 30 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19.44 23.4"
		  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-4}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "131:41:49:6"
		  Position		  [330, 12, 360, 28]
		  ZOrder		  -6
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "131:41:49:7"
		  Position		  [330, 42, 360, 58]
		  ZOrder		  -7
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree2"
	      SID		      "131:41:50"
	      Ports		      [5, 2]
	      Position		      [500, 280, 550, 360]
	      ZOrder		      44
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 4"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      LibraryVersion	      "1.43"
	      UserDataPersistent      on
	      UserData		      "DataTag42"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		267
		$ClassName		"Simulink.Mask"
		Type			"adder_tree"
		Description		"Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inputs to the bloc"
		"k to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)..\nAdder implementa"
		"tion: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stage of adders: Causes the "
		"first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virtex 5). Overrides Adder impleme"
		"ntation\n"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
		Initialization		"adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n    'adder_im"
		"p', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  4
		  Object {
		    $ObjectID		    268
		    Type		    "edit"
		    Name		    "n_inputs"
		    Prompt		    "Number of Inputs"
		    Value		    "4"
		  }
		  Object {
		    $ObjectID		    269
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "Add Latency"
		    Value		    "2"
		  }
		  Object {
		    $ObjectID		    270
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Behavioral"
		    Cell		    "Fabric"
		    Cell		    "DSP48"
		    PropName		    "TypeOptions"
		    }
		    Name		    "adder_imp"
		    Prompt		    "Adder implementation"
		    Value		    "DSP48"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    271
		    Type		    "checkbox"
		    Name		    "first_stage_hdl"
		    Prompt		    "Use behavioural HDL for first stage of adders"
		    Value		    "on"
		    Evaluate		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"adder_tree2"
		Location		[575, 45, 1724, 1890]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"11"
		SIDPrevWatermark	"7"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "131:41:50:1"
		  Position		  [30, 12, 60, 28]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  "131:41:50:2"
		  Position		  [30, 62, 60, 78]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  "131:41:50:3"
		  Position		  [30, 102, 60, 118]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  "131:41:50:8"
		  Position		  [30, 142, 60, 158]
		  ZOrder		  1
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  "131:41:50:9"
		  Position		  [30, 182, 60, 198]
		  ZOrder		  2
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  "131:41:50:4"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,344"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  "131:41:50:10"
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  ZOrder		  3
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  "131:41:50:11"
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  ZOrder		  4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "131:41:50:5"
		  Ports			  [1, 1]
		  Position		  [80, 10, 110, 40]
		  ZOrder		  -5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "4"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,315"
		  block_type		  "delay"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 30 30 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19.44 23.4"
		  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-4}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "131:41:50:6"
		  Position		  [330, 12, 360, 28]
		  ZOrder		  -6
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "131:41:50:7"
		  Position		  [330, 42, 360, 58]
		  ZOrder		  -7
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c1"
	      SID		      "131:41:51"
	      Ports		      [0, 1]
	      Position		      [450, 100, 480, 110]
	      ZOrder		      45
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "30,10,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 10 10 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\npatch([12.775 14.22 15.22 16.22 17.22 15.22 13.775 12.775 ]"
	      ",[6.11 6.11 7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([13.775 15.22 14.22 12.775 13.775 ],[5.11 5.11 6."
	      "11 6.11 5.11 ],[0.931 0.946 0.973 ]);\npatch([12.775 14.22 15.22 13.775 12.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1"
	      " 1 1 ]);\npatch([13.775 17.22 16.22 15.22 14.22 12.775 13.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0."
	      "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	      "');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c2"
	      SID		      "131:41:52"
	      Ports		      [0, 1]
	      Position		      [450, 280, 480, 290]
	      ZOrder		      46
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "30,10,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 10 10 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\npatch([12.775 14.22 15.22 16.22 17.22 15.22 13.775 12.775 ]"
	      ",[6.11 6.11 7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([13.775 15.22 14.22 12.775 13.775 ],[5.11 5.11 6."
	      "11 6.11 5.11 ],[0.931 0.946 0.973 ]);\npatch([12.775 14.22 15.22 13.775 12.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1"
	      " 1 1 ]);\npatch([13.775 17.22 16.22 15.22 14.22 12.775 13.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0."
	      "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	      "');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap1"
	      SID		      "131:41:15"
	      Ports		      [4, 6]
	      Position		      [180, 90, 230, 210]
	      ZOrder		      9
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag43"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		272
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    273
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "0.0093813"
		  }
		  Object {
		    $ObjectID		    274
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    275
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    276
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    277
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap1"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:41:15:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:41:15:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:41:15:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:41:15:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:41:15:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:41:15:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:41:15:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:41:15:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:41:15:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:41:15:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:41:15:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:41:15:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:41:15:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,9898e50e,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'0.0093812942504882812');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:41:15:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:41:15:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:41:15:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:41:15:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:41:15:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:41:15:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap2"
	      SID		      "131:41:20"
	      Ports		      [4, 6]
	      Position		      [180, 250, 230, 370]
	      ZOrder		      14
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag44"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		278
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    279
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "0.018191"
		  }
		  Object {
		    $ObjectID		    280
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    281
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    282
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    283
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap2"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:41:20:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:41:20:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:41:20:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:41:20:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:41:20:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:41:20:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:41:20:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:41:20:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:41:20:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:41:20:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:41:20:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:41:20:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:41:20:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,f886d748,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'0.018190979957580566');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:41:20:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:41:20:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:41:20:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:41:20:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:41:20:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:41:20:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap3"
	      SID		      "131:41:25"
	      Ports		      [4, 6]
	      Position		      [180, 410, 230, 530]
	      ZOrder		      19
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag45"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		284
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    285
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "0.01458"
		  }
		  Object {
		    $ObjectID		    286
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    287
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    288
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    289
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap3"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:41:25:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:41:25:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:41:25:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:41:25:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:41:25:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:41:25:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:41:25:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:41:25:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:41:25:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:41:25:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:41:25:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:41:25:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:41:25:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,f9b044c9,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'0.014580011367797852');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:41:25:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:41:25:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:41:25:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:41:25:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:41:25:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:41:25:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap4"
	      SID		      "131:41:30"
	      Ports		      [4, 6]
	      Position		      [180, 570, 230, 690]
	      ZOrder		      24
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag46"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		290
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    291
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "0.0048188"
		  }
		  Object {
		    $ObjectID		    292
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    293
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    294
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    295
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap4"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:41:30:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:41:30:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:41:30:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:41:30:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:41:30:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:41:30:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:41:30:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:41:30:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:41:30:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:41:30:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:41:30:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:41:30:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:41:30:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,904dfe99,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'0.0048187971115112305');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:41:30:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:41:30:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:41:30:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:41:30:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:41:30:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:41:30:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "term1"
	      SID		      "131:41:53"
	      Position		      [600, 102, 615, 118]
	      ZOrder		      47
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "term2"
	      SID		      "131:41:54"
	      Position		      [600, 282, 615, 298]
	      ZOrder		      48
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out1"
	      SID		      "131:41:13"
	      Position		      [350, 82, 380, 98]
	      ZOrder		      3
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out1"
	      SID		      "131:41:14"
	      Position		      [350, 112, 380, 128]
	      ZOrder		      4
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out2"
	      SID		      "131:41:18"
	      Position		      [350, 162, 380, 178]
	      ZOrder		      12
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out2"
	      SID		      "131:41:19"
	      Position		      [350, 192, 380, 208]
	      ZOrder		      13
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out3"
	      SID		      "131:41:23"
	      Position		      [350, 242, 380, 258]
	      ZOrder		      17
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out3"
	      SID		      "131:41:24"
	      Position		      [350, 272, 380, 288]
	      ZOrder		      18
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out4"
	      SID		      "131:41:28"
	      Position		      [350, 322, 380, 338]
	      ZOrder		      22
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out4"
	      SID		      "131:41:29"
	      Position		      [350, 352, 380, 368]
	      ZOrder		      23
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out1"
	      SID		      "131:41:33"
	      Position		      [350, 402, 380, 418]
	      ZOrder		      27
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out1"
	      SID		      "131:41:34"
	      Position		      [350, 432, 380, 448]
	      ZOrder		      28
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out2"
	      SID		      "131:41:37"
	      Position		      [350, 482, 380, 498]
	      ZOrder		      31
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out2"
	      SID		      "131:41:38"
	      Position		      [350, 512, 380, 528]
	      ZOrder		      32
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out3"
	      SID		      "131:41:41"
	      Position		      [350, 562, 380, 578]
	      ZOrder		      35
	      Port		      "13"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out3"
	      SID		      "131:41:42"
	      Position		      [350, 592, 380, 608]
	      ZOrder		      36
	      Port		      "14"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out4"
	      SID		      "131:41:45"
	      Position		      [350, 642, 380, 658]
	      ZOrder		      39
	      Port		      "15"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out4"
	      SID		      "131:41:46"
	      Position		      [350, 672, 380, 688]
	      ZOrder		      40
	      Port		      "16"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_sum"
	      SID		      "131:41:47"
	      Position		      [600, 90, 630, 110]
	      ZOrder		      41
	      Port		      "17"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_sum"
	      SID		      "131:41:48"
	      Position		      [600, 190, 630, 210]
	      ZOrder		      42
	      Port		      "18"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "adder_tree1"
	      SrcPort		      1
	      DstBlock		      "term1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree2"
	      SrcPort		      1
	      DstBlock		      "term2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c1"
	      SrcPort		      1
	      DstBlock		      "adder_tree1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c2"
	      SrcPort		      1
	      DstBlock		      "adder_tree2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree1"
	      SrcPort		      2
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree2"
	      SrcPort		      2
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      1
	      DstBlock		      "real_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      2
	      DstBlock		      "imag_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      3
	      DstBlock		      "real_back_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      4
	      DstBlock		      "imag_back_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      1
	      DstBlock		      "real_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      2
	      DstBlock		      "imag_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      3
	      DstBlock		      "real_back_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      4
	      DstBlock		      "imag_back_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "real3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      1
	      DstBlock		      "real_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      2
	      DstBlock		      "imag_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      3
	      DstBlock		      "real_back_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      4
	      DstBlock		      "imag_back_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "real4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      1
	      DstBlock		      "real_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      2
	      DstBlock		      "imag_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      3
	      DstBlock		      "real_back_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      4
	      DstBlock		      "imag_back_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      5
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_dbl_col7"
	  SID			  "131:42"
	  Ports			  [16, 18]
	  Position		  [1600, 66, 1700, 274]
	  ZOrder		  17
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AncestorBlock		  "casper_library_downconverter/fir_dbl_col"
	  LibraryVersion	  "1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag47"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    296
	    $ClassName		    "Simulink.Mask"
	    Type		    "fir_dbl_col"
	    Help		    "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_col'')')"
	    Initialization	    "fir_dbl_col_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'coeff', coeff, ...\n    'mult_"
	    "latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n  "
	    "  'coeff_bin_pt', coeff_bin_pt,  ...\n    'first_stage_hdl', first_stage_hdl, ...\n    'adder_imp', adder_imp);"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      8
	      Object {
		$ObjectID		297
		Type			"edit"
		Name			"n_inputs"
		Prompt			"Inputs"
		Value			"4"
	      }
	      Object {
		$ObjectID		298
		Type			"edit"
		Name			"coeff"
		Prompt			"Coefficients"
		Value			"[-0.024075    -0.04486   -0.035379   -0.011693]"
	      }
	      Object {
		$ObjectID		299
		Type			"edit"
		Name			"add_latency"
		Prompt			"Add latency"
		Value			"2"
	      }
	      Object {
		$ObjectID		300
		Type			"edit"
		Name			"mult_latency"
		Prompt			"Mult Latency"
		Value			"2"
	      }
	      Object {
		$ObjectID		301
		Type			"edit"
		Name			"coeff_bit_width"
		Prompt			"Coefficient bit width"
		Value			"25"
	      }
	      Object {
		$ObjectID		302
		Type			"edit"
		Name			"coeff_bin_pt"
		Prompt			"Coefficient binary point"
		Value			"24"
	      }
	      Object {
		$ObjectID		303
		Type			"checkbox"
		Name			"first_stage_hdl"
		Prompt			"Implement first stage of adder trees on output as behavioural HDL"
		Value			"on"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		304
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "Behavioral"
		  Cell			  "Fabric"
		  Cell			  "DSP48"
		  PropName		  "TypeOptions"
		}
		Name			"adder_imp"
		Prompt			"Adder implementation"
		Value			"DSP48"
		Evaluate		"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "fir_dbl_col7"
	    Location		    [100, 100, 900, 600]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "54"
	    SIDPrevWatermark	    "10"
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      SID		      "131:42:11"
	      Position		      [30, 82, 60, 98]
	      ZOrder		      1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      SID		      "131:42:12"
	      Position		      [30, 112, 60, 128]
	      ZOrder		      2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real2"
	      SID		      "131:42:16"
	      Position		      [30, 162, 60, 178]
	      ZOrder		      10
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag2"
	      SID		      "131:42:17"
	      Position		      [30, 192, 60, 208]
	      ZOrder		      11
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real3"
	      SID		      "131:42:21"
	      Position		      [30, 242, 60, 258]
	      ZOrder		      15
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag3"
	      SID		      "131:42:22"
	      Position		      [30, 272, 60, 288]
	      ZOrder		      16
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real4"
	      SID		      "131:42:26"
	      Position		      [30, 322, 60, 338]
	      ZOrder		      20
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag4"
	      SID		      "131:42:27"
	      Position		      [30, 352, 60, 368]
	      ZOrder		      21
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back1"
	      SID		      "131:42:31"
	      Position		      [30, 402, 60, 418]
	      ZOrder		      25
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back1"
	      SID		      "131:42:32"
	      Position		      [30, 432, 60, 448]
	      ZOrder		      26
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back2"
	      SID		      "131:42:35"
	      Position		      [30, 482, 60, 498]
	      ZOrder		      29
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back2"
	      SID		      "131:42:36"
	      Position		      [30, 512, 60, 528]
	      ZOrder		      30
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back3"
	      SID		      "131:42:39"
	      Position		      [30, 562, 60, 578]
	      ZOrder		      33
	      Port		      "13"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back3"
	      SID		      "131:42:40"
	      Position		      [30, 592, 60, 608]
	      ZOrder		      34
	      Port		      "14"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back4"
	      SID		      "131:42:43"
	      Position		      [30, 642, 60, 658]
	      ZOrder		      37
	      Port		      "15"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back4"
	      SID		      "131:42:44"
	      Position		      [30, 672, 60, 688]
	      ZOrder		      38
	      Port		      "16"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree1"
	      SID		      "131:42:49"
	      Ports		      [5, 2]
	      Position		      [500, 100, 550, 180]
	      ZOrder		      43
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 4"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      LibraryVersion	      "1.43"
	      UserDataPersistent      on
	      UserData		      "DataTag48"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		305
		$ClassName		"Simulink.Mask"
		Type			"adder_tree"
		Description		"Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inputs to the bloc"
		"k to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)..\nAdder implementa"
		"tion: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stage of adders: Causes the "
		"first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virtex 5). Overrides Adder impleme"
		"ntation\n"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
		Initialization		"adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n    'adder_im"
		"p', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  4
		  Object {
		    $ObjectID		    306
		    Type		    "edit"
		    Name		    "n_inputs"
		    Prompt		    "Number of Inputs"
		    Value		    "4"
		  }
		  Object {
		    $ObjectID		    307
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "Add Latency"
		    Value		    "2"
		  }
		  Object {
		    $ObjectID		    308
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Behavioral"
		    Cell		    "Fabric"
		    Cell		    "DSP48"
		    PropName		    "TypeOptions"
		    }
		    Name		    "adder_imp"
		    Prompt		    "Adder implementation"
		    Value		    "DSP48"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    309
		    Type		    "checkbox"
		    Name		    "first_stage_hdl"
		    Prompt		    "Use behavioural HDL for first stage of adders"
		    Value		    "on"
		    Evaluate		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"adder_tree1"
		Location		[575, 45, 1724, 1890]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"11"
		SIDPrevWatermark	"7"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "131:42:49:1"
		  Position		  [30, 12, 60, 28]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  "131:42:49:2"
		  Position		  [30, 62, 60, 78]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  "131:42:49:3"
		  Position		  [30, 102, 60, 118]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  "131:42:49:8"
		  Position		  [30, 142, 60, 158]
		  ZOrder		  1
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  "131:42:49:9"
		  Position		  [30, 182, 60, 198]
		  ZOrder		  2
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  "131:42:49:4"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,344"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  "131:42:49:10"
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  ZOrder		  3
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  "131:42:49:11"
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  ZOrder		  4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "131:42:49:5"
		  Ports			  [1, 1]
		  Position		  [80, 10, 110, 40]
		  ZOrder		  -5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "4"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,315"
		  block_type		  "delay"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 30 30 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19.44 23.4"
		  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-4}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "131:42:49:6"
		  Position		  [330, 12, 360, 28]
		  ZOrder		  -6
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "131:42:49:7"
		  Position		  [330, 42, 360, 58]
		  ZOrder		  -7
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree2"
	      SID		      "131:42:50"
	      Ports		      [5, 2]
	      Position		      [500, 280, 550, 360]
	      ZOrder		      44
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 4"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      LibraryVersion	      "1.43"
	      UserDataPersistent      on
	      UserData		      "DataTag49"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		310
		$ClassName		"Simulink.Mask"
		Type			"adder_tree"
		Description		"Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inputs to the bloc"
		"k to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)..\nAdder implementa"
		"tion: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stage of adders: Causes the "
		"first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virtex 5). Overrides Adder impleme"
		"ntation\n"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
		Initialization		"adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n    'adder_im"
		"p', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  4
		  Object {
		    $ObjectID		    311
		    Type		    "edit"
		    Name		    "n_inputs"
		    Prompt		    "Number of Inputs"
		    Value		    "4"
		  }
		  Object {
		    $ObjectID		    312
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "Add Latency"
		    Value		    "2"
		  }
		  Object {
		    $ObjectID		    313
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Behavioral"
		    Cell		    "Fabric"
		    Cell		    "DSP48"
		    PropName		    "TypeOptions"
		    }
		    Name		    "adder_imp"
		    Prompt		    "Adder implementation"
		    Value		    "DSP48"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    314
		    Type		    "checkbox"
		    Name		    "first_stage_hdl"
		    Prompt		    "Use behavioural HDL for first stage of adders"
		    Value		    "on"
		    Evaluate		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"adder_tree2"
		Location		[575, 45, 1724, 1890]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"11"
		SIDPrevWatermark	"7"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "131:42:50:1"
		  Position		  [30, 12, 60, 28]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  "131:42:50:2"
		  Position		  [30, 62, 60, 78]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  "131:42:50:3"
		  Position		  [30, 102, 60, 118]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  "131:42:50:8"
		  Position		  [30, 142, 60, 158]
		  ZOrder		  1
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  "131:42:50:9"
		  Position		  [30, 182, 60, 198]
		  ZOrder		  2
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  "131:42:50:4"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,344"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  "131:42:50:10"
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  ZOrder		  3
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  "131:42:50:11"
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  ZOrder		  4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "131:42:50:5"
		  Ports			  [1, 1]
		  Position		  [80, 10, 110, 40]
		  ZOrder		  -5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "4"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,315"
		  block_type		  "delay"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 30 30 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19.44 23.4"
		  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-4}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "131:42:50:6"
		  Position		  [330, 12, 360, 28]
		  ZOrder		  -6
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "131:42:50:7"
		  Position		  [330, 42, 360, 58]
		  ZOrder		  -7
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c1"
	      SID		      "131:42:51"
	      Ports		      [0, 1]
	      Position		      [450, 100, 480, 110]
	      ZOrder		      45
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "30,10,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 10 10 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\npatch([12.775 14.22 15.22 16.22 17.22 15.22 13.775 12.775 ]"
	      ",[6.11 6.11 7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([13.775 15.22 14.22 12.775 13.775 ],[5.11 5.11 6."
	      "11 6.11 5.11 ],[0.931 0.946 0.973 ]);\npatch([12.775 14.22 15.22 13.775 12.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1"
	      " 1 1 ]);\npatch([13.775 17.22 16.22 15.22 14.22 12.775 13.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0."
	      "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	      "');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c2"
	      SID		      "131:42:52"
	      Ports		      [0, 1]
	      Position		      [450, 280, 480, 290]
	      ZOrder		      46
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "30,10,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 10 10 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\npatch([12.775 14.22 15.22 16.22 17.22 15.22 13.775 12.775 ]"
	      ",[6.11 6.11 7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([13.775 15.22 14.22 12.775 13.775 ],[5.11 5.11 6."
	      "11 6.11 5.11 ],[0.931 0.946 0.973 ]);\npatch([12.775 14.22 15.22 13.775 12.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1"
	      " 1 1 ]);\npatch([13.775 17.22 16.22 15.22 14.22 12.775 13.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0."
	      "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	      "');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap1"
	      SID		      "131:42:15"
	      Ports		      [4, 6]
	      Position		      [180, 90, 230, 210]
	      ZOrder		      9
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag50"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		315
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    316
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "-0.024075"
		  }
		  Object {
		    $ObjectID		    317
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    318
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    319
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    320
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap1"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:42:15:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:42:15:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:42:15:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:42:15:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:42:15:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:42:15:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:42:15:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:42:15:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:42:15:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:42:15:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:42:15:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:42:15:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:42:15:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,70b8984f,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'-0.024074971675872803');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:42:15:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:42:15:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:42:15:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:42:15:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:42:15:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:42:15:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap2"
	      SID		      "131:42:20"
	      Ports		      [4, 6]
	      Position		      [180, 250, 230, 370]
	      ZOrder		      14
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag51"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		321
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    322
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "-0.04486"
		  }
		  Object {
		    $ObjectID		    323
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    324
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    325
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    326
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap2"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:42:20:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:42:20:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:42:20:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:42:20:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:42:20:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:42:20:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:42:20:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:42:20:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:42:20:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:42:20:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:42:20:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:42:20:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:42:20:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,44591e8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'-0.044860005378723145');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:42:20:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:42:20:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:42:20:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:42:20:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:42:20:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:42:20:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap3"
	      SID		      "131:42:25"
	      Ports		      [4, 6]
	      Position		      [180, 410, 230, 530]
	      ZOrder		      19
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag52"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		327
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    328
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "-0.035379"
		  }
		  Object {
		    $ObjectID		    329
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    330
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    331
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    332
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap3"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:42:25:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:42:25:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:42:25:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:42:25:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:42:25:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:42:25:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:42:25:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:42:25:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:42:25:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:42:25:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:42:25:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:42:25:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:42:25:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,ed94148b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'-0.035378992557525635');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:42:25:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:42:25:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:42:25:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:42:25:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:42:25:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:42:25:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap4"
	      SID		      "131:42:30"
	      Ports		      [4, 6]
	      Position		      [180, 570, 230, 690]
	      ZOrder		      24
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag53"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		333
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    334
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "-0.011693"
		  }
		  Object {
		    $ObjectID		    335
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    336
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    337
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    338
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap4"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:42:30:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:42:30:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:42:30:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:42:30:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:42:30:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:42:30:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:42:30:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:42:30:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:42:30:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:42:30:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:42:30:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:42:30:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:42:30:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,44e6507a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'-0.011693000793457031');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:42:30:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:42:30:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:42:30:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:42:30:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:42:30:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:42:30:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "term1"
	      SID		      "131:42:53"
	      Position		      [600, 102, 615, 118]
	      ZOrder		      47
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "term2"
	      SID		      "131:42:54"
	      Position		      [600, 282, 615, 298]
	      ZOrder		      48
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out1"
	      SID		      "131:42:13"
	      Position		      [350, 82, 380, 98]
	      ZOrder		      3
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out1"
	      SID		      "131:42:14"
	      Position		      [350, 112, 380, 128]
	      ZOrder		      4
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out2"
	      SID		      "131:42:18"
	      Position		      [350, 162, 380, 178]
	      ZOrder		      12
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out2"
	      SID		      "131:42:19"
	      Position		      [350, 192, 380, 208]
	      ZOrder		      13
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out3"
	      SID		      "131:42:23"
	      Position		      [350, 242, 380, 258]
	      ZOrder		      17
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out3"
	      SID		      "131:42:24"
	      Position		      [350, 272, 380, 288]
	      ZOrder		      18
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out4"
	      SID		      "131:42:28"
	      Position		      [350, 322, 380, 338]
	      ZOrder		      22
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out4"
	      SID		      "131:42:29"
	      Position		      [350, 352, 380, 368]
	      ZOrder		      23
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out1"
	      SID		      "131:42:33"
	      Position		      [350, 402, 380, 418]
	      ZOrder		      27
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out1"
	      SID		      "131:42:34"
	      Position		      [350, 432, 380, 448]
	      ZOrder		      28
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out2"
	      SID		      "131:42:37"
	      Position		      [350, 482, 380, 498]
	      ZOrder		      31
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out2"
	      SID		      "131:42:38"
	      Position		      [350, 512, 380, 528]
	      ZOrder		      32
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out3"
	      SID		      "131:42:41"
	      Position		      [350, 562, 380, 578]
	      ZOrder		      35
	      Port		      "13"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out3"
	      SID		      "131:42:42"
	      Position		      [350, 592, 380, 608]
	      ZOrder		      36
	      Port		      "14"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out4"
	      SID		      "131:42:45"
	      Position		      [350, 642, 380, 658]
	      ZOrder		      39
	      Port		      "15"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out4"
	      SID		      "131:42:46"
	      Position		      [350, 672, 380, 688]
	      ZOrder		      40
	      Port		      "16"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_sum"
	      SID		      "131:42:47"
	      Position		      [600, 90, 630, 110]
	      ZOrder		      41
	      Port		      "17"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_sum"
	      SID		      "131:42:48"
	      Position		      [600, 190, 630, 210]
	      ZOrder		      42
	      Port		      "18"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "adder_tree1"
	      SrcPort		      1
	      DstBlock		      "term1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree2"
	      SrcPort		      1
	      DstBlock		      "term2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c1"
	      SrcPort		      1
	      DstBlock		      "adder_tree1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c2"
	      SrcPort		      1
	      DstBlock		      "adder_tree2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree1"
	      SrcPort		      2
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree2"
	      SrcPort		      2
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      1
	      DstBlock		      "real_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      2
	      DstBlock		      "imag_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      3
	      DstBlock		      "real_back_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      4
	      DstBlock		      "imag_back_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      1
	      DstBlock		      "real_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      2
	      DstBlock		      "imag_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      3
	      DstBlock		      "real_back_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      4
	      DstBlock		      "imag_back_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "real3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      1
	      DstBlock		      "real_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      2
	      DstBlock		      "imag_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      3
	      DstBlock		      "real_back_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      4
	      DstBlock		      "imag_back_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "real4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      1
	      DstBlock		      "real_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      2
	      DstBlock		      "imag_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      3
	      DstBlock		      "real_back_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      4
	      DstBlock		      "imag_back_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      5
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_dbl_col8"
	  SID			  "131:43"
	  Ports			  [16, 18]
	  Position		  [1800, 66, 1900, 274]
	  ZOrder		  18
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AncestorBlock		  "casper_library_downconverter/fir_dbl_col"
	  LibraryVersion	  "1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag54"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    339
	    $ClassName		    "Simulink.Mask"
	    Type		    "fir_dbl_col"
	    Help		    "eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_col'')')"
	    Initialization	    "fir_dbl_col_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'coeff', coeff, ...\n    'mult_"
	    "latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n  "
	    "  'coeff_bin_pt', coeff_bin_pt,  ...\n    'first_stage_hdl', first_stage_hdl, ...\n    'adder_imp', adder_imp);"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      8
	      Object {
		$ObjectID		340
		Type			"edit"
		Name			"n_inputs"
		Prompt			"Inputs"
		Value			"4"
	      }
	      Object {
		$ObjectID		341
		Type			"edit"
		Name			"coeff"
		Prompt			"Coefficients"
		Value			"[0.24327     0.19353     0.11347    0.032425]"
	      }
	      Object {
		$ObjectID		342
		Type			"edit"
		Name			"add_latency"
		Prompt			"Add latency"
		Value			"2"
	      }
	      Object {
		$ObjectID		343
		Type			"edit"
		Name			"mult_latency"
		Prompt			"Mult Latency"
		Value			"2"
	      }
	      Object {
		$ObjectID		344
		Type			"edit"
		Name			"coeff_bit_width"
		Prompt			"Coefficient bit width"
		Value			"25"
	      }
	      Object {
		$ObjectID		345
		Type			"edit"
		Name			"coeff_bin_pt"
		Prompt			"Coefficient binary point"
		Value			"24"
	      }
	      Object {
		$ObjectID		346
		Type			"checkbox"
		Name			"first_stage_hdl"
		Prompt			"Implement first stage of adder trees on output as behavioural HDL"
		Value			"on"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		347
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "Behavioral"
		  Cell			  "Fabric"
		  Cell			  "DSP48"
		  PropName		  "TypeOptions"
		}
		Name			"adder_imp"
		Prompt			"Adder implementation"
		Value			"DSP48"
		Evaluate		"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "fir_dbl_col8"
	    Location		    [100, 100, 900, 600]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "54"
	    SIDPrevWatermark	    "10"
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      SID		      "131:43:11"
	      Position		      [30, 82, 60, 98]
	      ZOrder		      1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      SID		      "131:43:12"
	      Position		      [30, 112, 60, 128]
	      ZOrder		      2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real2"
	      SID		      "131:43:16"
	      Position		      [30, 162, 60, 178]
	      ZOrder		      10
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag2"
	      SID		      "131:43:17"
	      Position		      [30, 192, 60, 208]
	      ZOrder		      11
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real3"
	      SID		      "131:43:21"
	      Position		      [30, 242, 60, 258]
	      ZOrder		      15
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag3"
	      SID		      "131:43:22"
	      Position		      [30, 272, 60, 288]
	      ZOrder		      16
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real4"
	      SID		      "131:43:26"
	      Position		      [30, 322, 60, 338]
	      ZOrder		      20
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag4"
	      SID		      "131:43:27"
	      Position		      [30, 352, 60, 368]
	      ZOrder		      21
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back1"
	      SID		      "131:43:31"
	      Position		      [30, 402, 60, 418]
	      ZOrder		      25
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back1"
	      SID		      "131:43:32"
	      Position		      [30, 432, 60, 448]
	      ZOrder		      26
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back2"
	      SID		      "131:43:35"
	      Position		      [30, 482, 60, 498]
	      ZOrder		      29
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back2"
	      SID		      "131:43:36"
	      Position		      [30, 512, 60, 528]
	      ZOrder		      30
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back3"
	      SID		      "131:43:39"
	      Position		      [30, 562, 60, 578]
	      ZOrder		      33
	      Port		      "13"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back3"
	      SID		      "131:43:40"
	      Position		      [30, 592, 60, 608]
	      ZOrder		      34
	      Port		      "14"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back4"
	      SID		      "131:43:43"
	      Position		      [30, 642, 60, 658]
	      ZOrder		      37
	      Port		      "15"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back4"
	      SID		      "131:43:44"
	      Position		      [30, 672, 60, 688]
	      ZOrder		      38
	      Port		      "16"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree1"
	      SID		      "131:43:49"
	      Ports		      [5, 2]
	      Position		      [500, 100, 550, 180]
	      ZOrder		      43
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 4"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      LibraryVersion	      "1.43"
	      UserDataPersistent      on
	      UserData		      "DataTag55"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		348
		$ClassName		"Simulink.Mask"
		Type			"adder_tree"
		Description		"Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inputs to the bloc"
		"k to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)..\nAdder implementa"
		"tion: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stage of adders: Causes the "
		"first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virtex 5). Overrides Adder impleme"
		"ntation\n"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
		Initialization		"adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n    'adder_im"
		"p', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  4
		  Object {
		    $ObjectID		    349
		    Type		    "edit"
		    Name		    "n_inputs"
		    Prompt		    "Number of Inputs"
		    Value		    "4"
		  }
		  Object {
		    $ObjectID		    350
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "Add Latency"
		    Value		    "2"
		  }
		  Object {
		    $ObjectID		    351
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Behavioral"
		    Cell		    "Fabric"
		    Cell		    "DSP48"
		    PropName		    "TypeOptions"
		    }
		    Name		    "adder_imp"
		    Prompt		    "Adder implementation"
		    Value		    "DSP48"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    352
		    Type		    "checkbox"
		    Name		    "first_stage_hdl"
		    Prompt		    "Use behavioural HDL for first stage of adders"
		    Value		    "on"
		    Evaluate		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"adder_tree1"
		Location		[575, 45, 1724, 1890]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"11"
		SIDPrevWatermark	"7"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "131:43:49:1"
		  Position		  [30, 12, 60, 28]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  "131:43:49:2"
		  Position		  [30, 62, 60, 78]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  "131:43:49:3"
		  Position		  [30, 102, 60, 118]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  "131:43:49:8"
		  Position		  [30, 142, 60, 158]
		  ZOrder		  1
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  "131:43:49:9"
		  Position		  [30, 182, 60, 198]
		  ZOrder		  2
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  "131:43:49:4"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,344"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  "131:43:49:10"
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  ZOrder		  3
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  "131:43:49:11"
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  ZOrder		  4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "131:43:49:5"
		  Ports			  [1, 1]
		  Position		  [80, 10, 110, 40]
		  ZOrder		  -5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "4"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,315"
		  block_type		  "delay"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 30 30 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19.44 23.4"
		  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-4}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "131:43:49:6"
		  Position		  [330, 12, 360, 28]
		  ZOrder		  -6
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "131:43:49:7"
		  Position		  [330, 42, 360, 58]
		  ZOrder		  -7
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree2"
	      SID		      "131:43:50"
	      Ports		      [5, 2]
	      Position		      [500, 280, 550, 360]
	      ZOrder		      44
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 4"
	      AncestorBlock	      "casper_library_misc/adder_tree"
	      LibraryVersion	      "1.43"
	      UserDataPersistent      on
	      UserData		      "DataTag56"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		353
		$ClassName		"Simulink.Mask"
		Type			"adder_tree"
		Description		"Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inputs to the bloc"
		"k to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)..\nAdder implementa"
		"tion: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stage of adders: Causes the "
		"first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virtex 5). Overrides Adder impleme"
		"ntation\n"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
		Initialization		"adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n    'adder_im"
		"p', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  4
		  Object {
		    $ObjectID		    354
		    Type		    "edit"
		    Name		    "n_inputs"
		    Prompt		    "Number of Inputs"
		    Value		    "4"
		  }
		  Object {
		    $ObjectID		    355
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "Add Latency"
		    Value		    "2"
		  }
		  Object {
		    $ObjectID		    356
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Behavioral"
		    Cell		    "Fabric"
		    Cell		    "DSP48"
		    PropName		    "TypeOptions"
		    }
		    Name		    "adder_imp"
		    Prompt		    "Adder implementation"
		    Value		    "DSP48"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    357
		    Type		    "checkbox"
		    Name		    "first_stage_hdl"
		    Prompt		    "Use behavioural HDL for first stage of adders"
		    Value		    "on"
		    Evaluate		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"adder_tree2"
		Location		[575, 45, 1724, 1890]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"11"
		SIDPrevWatermark	"7"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "131:43:50:1"
		  Position		  [30, 12, 60, 28]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  SID			  "131:43:50:2"
		  Position		  [30, 62, 60, 78]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  SID			  "131:43:50:3"
		  Position		  [30, 102, 60, 118]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  SID			  "131:43:50:8"
		  Position		  [30, 142, 60, 158]
		  ZOrder		  1
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din4"
		  SID			  "131:43:50:9"
		  Position		  [30, 182, 60, 198]
		  ZOrder		  2
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  SID			  "131:43:50:4"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,419,344"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr2"
		  SID			  "131:43:50:10"
		  Ports			  [2, 1]
		  Position		  [130, 120, 170, 180]
		  ZOrder		  3
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr3"
		  SID			  "131:43:50:11"
		  Ports			  [2, 1]
		  Position		  [230, 40, 270, 100]
		  ZOrder		  4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  hw_selection		  "DSP48"
		  pipelined		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55 35.55 40."
		  "55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35.55 35.55 30."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texm"
		  "ode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "131:43:50:5"
		  Ports			  [1, 1]
		  Position		  [80, 10, 110, 40]
		  ZOrder		  -5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "4"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,71,419,315"
		  block_type		  "delay"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 30 30 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19.44 23.4"
		  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-4}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "131:43:50:6"
		  Position		  [330, 12, 360, 28]
		  ZOrder		  -6
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "131:43:50:7"
		  Position		  [330, 42, 360, 58]
		  ZOrder		  -7
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din4"
		  SrcPort		  1
		  DstBlock		  "addr2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr2"
		  SrcPort		  1
		  DstBlock		  "addr3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "addr3"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c1"
	      SID		      "131:43:51"
	      Ports		      [0, 1]
	      Position		      [450, 100, 480, 110]
	      ZOrder		      45
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "30,10,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 10 10 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\npatch([12.775 14.22 15.22 16.22 17.22 15.22 13.775 12.775 ]"
	      ",[6.11 6.11 7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([13.775 15.22 14.22 12.775 13.775 ],[5.11 5.11 6."
	      "11 6.11 5.11 ],[0.931 0.946 0.973 ]);\npatch([12.775 14.22 15.22 13.775 12.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1"
	      " 1 1 ]);\npatch([13.775 17.22 16.22 15.22 14.22 12.775 13.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0."
	      "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	      "');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c2"
	      SID		      "131:43:52"
	      Ports		      [0, 1]
	      Position		      [450, 280, 480, 290]
	      ZOrder		      46
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "30,10,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 10 10 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\npatch([12.775 14.22 15.22 16.22 17.22 15.22 13.775 12.775 ]"
	      ",[6.11 6.11 7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([13.775 15.22 14.22 12.775 13.775 ],[5.11 5.11 6."
	      "11 6.11 5.11 ],[0.931 0.946 0.973 ]);\npatch([12.775 14.22 15.22 13.775 12.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1"
	      " 1 1 ]);\npatch([13.775 17.22 16.22 15.22 14.22 12.775 13.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0."
	      "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	      "');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap1"
	      SID		      "131:43:15"
	      Ports		      [4, 6]
	      Position		      [180, 90, 230, 210]
	      ZOrder		      9
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag57"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		358
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    359
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "0.24327"
		  }
		  Object {
		    $ObjectID		    360
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    361
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    362
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    363
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap1"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:43:15:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:43:15:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:43:15:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:43:15:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:43:15:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:43:15:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:43:15:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:43:15:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:43:15:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:43:15:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:43:15:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:43:15:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:43:15:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,0dd073bf,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'0.24326997995376587');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:43:15:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:43:15:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:43:15:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:43:15:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:43:15:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:43:15:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap2"
	      SID		      "131:43:20"
	      Ports		      [4, 6]
	      Position		      [180, 250, 230, 370]
	      ZOrder		      14
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag58"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		364
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    365
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "0.19353"
		  }
		  Object {
		    $ObjectID		    366
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    367
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    368
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    369
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap2"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:43:20:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:43:20:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:43:20:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:43:20:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:43:20:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:43:20:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:43:20:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:43:20:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:43:20:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:43:20:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:43:20:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:43:20:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:43:20:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,a875425b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'0.19353002309799194');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:43:20:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:43:20:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:43:20:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:43:20:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:43:20:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:43:20:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap3"
	      SID		      "131:43:25"
	      Ports		      [4, 6]
	      Position		      [180, 410, 230, 530]
	      ZOrder		      19
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag59"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		370
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    371
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "0.11347"
		  }
		  Object {
		    $ObjectID		    372
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    373
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    374
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    375
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap3"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:43:25:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:43:25:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:43:25:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:43:25:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:43:25:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:43:25:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:43:25:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:43:25:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:43:25:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:43:25:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:43:25:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:43:25:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:43:25:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,19f4e91a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'0.11347001791000366');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:43:25:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:43:25:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:43:25:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:43:25:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:43:25:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:43:25:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap4"
	      SID		      "131:43:30"
	      Ports		      [4, 6]
	      Position		      [180, 570, 230, 690]
	      ZOrder		      24
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/fir_dbl_tap"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag60"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		376
		$ClassName		"Simulink.Mask"
		Type			"fir_dbl_tap"
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Fir_dbl_tap'')')"
		Initialization		"fir_dbl_tap_init(gcb, ...\n    'factor', factor, ...\n    'add_latency', add_latency, ...\n    'mul"
		"t_latency', mult_latency, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'coeff_bin_pt', coeff_bin_pt);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    377
		    Type		    "edit"
		    Name		    "factor"
		    Prompt		    "factor"
		    Value		    "0.032425"
		  }
		  Object {
		    $ObjectID		    378
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Add latency"
		    Value		    "add_latency"
		  }
		  Object {
		    $ObjectID		    379
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Mult latency"
		    Value		    "mult_latency"
		  }
		  Object {
		    $ObjectID		    380
		    Type		    "edit"
		    Name		    "coeff_bit_width"
		    Prompt		    "Coefficient bit width"
		    Value		    "coeff_bit_width"
		  }
		  Object {
		    $ObjectID		    381
		    Type		    "edit"
		    Name		    "coeff_bin_pt"
		    Prompt		    "Coefficient binary point "
		    Value		    "coeff_bin_pt"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"fir_dbl_tap4"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"27"
		SIDPrevWatermark	"8"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  SID			  "131:43:30:9"
		  Position		  [25, 33, 55, 47]
		  ZOrder		  1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  SID			  "131:43:30:10"
		  Position		  [25, 123, 55, 137]
		  ZOrder		  2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "131:43:30:11"
		  Position		  [25, 213, 55, 227]
		  ZOrder		  3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "131:43:30:12"
		  Position		  [25, 303, 55, 317]
		  ZOrder		  4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub0"
		  SID			  "131:43:30:18"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  ZOrder		  10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "131:43:30:20"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  ZOrder		  12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "add_latency"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		  "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult0"
		  SID			  "131:43:30:19"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  ZOrder		  11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "131:43:30:21"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  ZOrder		  13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you mus"
		  "t select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), th"
		  "e Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Other"
		  "wise, the results will be identical regardless of the selection."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "mult_latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  opt			  "Speed"
		  use_embedded		  on
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa"
		  " \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register0"
		  SID			  "131:43:30:13"
		  Ports			  [1, 1]
		  Position		  [315, 16, 360, 64]
		  ZOrder		  5
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "131:43:30:14"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  ZOrder		  6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  SID			  "131:43:30:15"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  ZOrder		  7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  SID			  "131:43:30:17"
		  Ports			  [1, 1]
		  Position		  [315, 286, 360, 334]
		  ZOrder		  9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 3"
		  "6.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "coefficient"
		  SID			  "131:43:30:16"
		  Ports			  [0, 1]
		  Position		  [165, 354, 285, 386]
		  ZOrder		  8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "factor"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "coeff_bit_width"
		  bin_pt		  "coeff_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "120,32,0,1,white,blue,0,e0896626,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 120 120 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 120 120 0 0 ],[0 0 32 32 0 ]);\npatch([51.1 56.88 60.88 64.88 68.88 60.88 55.1 51.1 ],[20.44 20.4"
		  "4 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([55.1 60.88 56.88 51.1 55.1 ],[16.44 16.44 20.44 20.44 1"
		  "6.44 ],[0.931 0.946 0.973 ]);\npatch([51.1 56.88 60.88 55.1 51.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npa"
		  "tch([55.1 68.88 64.88 60.88 56.88 51.1 55.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'0.032424986362457275');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  SID			  "131:43:30:22"
		  Position		  [390, 33, 420, 47]
		  ZOrder		  14
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  SID			  "131:43:30:23"
		  Position		  [390, 123, 420, 137]
		  ZOrder		  15
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  SID			  "131:43:30:24"
		  Position		  [390, 213, 420, 227]
		  ZOrder		  16
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  SID			  "131:43:30:25"
		  Position		  [390, 303, 420, 317]
		  ZOrder		  17
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  SID			  "131:43:30:26"
		  Position		  [390, 423, 420, 437]
		  ZOrder		  18
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  SID			  "131:43:30:27"
		  Position		  [390, 508, 420, 522]
		  ZOrder		  19
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 230]
		    DstBlock		    "AddSub0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 385]
		    DstBlock		    "AddSub0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register0"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coefficient"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Mult0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0; 0, 130]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub0"
		  SrcPort		  1
		  DstBlock		  "Mult0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult0"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "term1"
	      SID		      "131:43:53"
	      Position		      [600, 102, 615, 118]
	      ZOrder		      47
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "term2"
	      SID		      "131:43:54"
	      Position		      [600, 282, 615, 298]
	      ZOrder		      48
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out1"
	      SID		      "131:43:13"
	      Position		      [350, 82, 380, 98]
	      ZOrder		      3
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out1"
	      SID		      "131:43:14"
	      Position		      [350, 112, 380, 128]
	      ZOrder		      4
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out2"
	      SID		      "131:43:18"
	      Position		      [350, 162, 380, 178]
	      ZOrder		      12
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out2"
	      SID		      "131:43:19"
	      Position		      [350, 192, 380, 208]
	      ZOrder		      13
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out3"
	      SID		      "131:43:23"
	      Position		      [350, 242, 380, 258]
	      ZOrder		      17
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out3"
	      SID		      "131:43:24"
	      Position		      [350, 272, 380, 288]
	      ZOrder		      18
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out4"
	      SID		      "131:43:28"
	      Position		      [350, 322, 380, 338]
	      ZOrder		      22
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out4"
	      SID		      "131:43:29"
	      Position		      [350, 352, 380, 368]
	      ZOrder		      23
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out1"
	      SID		      "131:43:33"
	      Position		      [350, 402, 380, 418]
	      ZOrder		      27
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out1"
	      SID		      "131:43:34"
	      Position		      [350, 432, 380, 448]
	      ZOrder		      28
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out2"
	      SID		      "131:43:37"
	      Position		      [350, 482, 380, 498]
	      ZOrder		      31
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out2"
	      SID		      "131:43:38"
	      Position		      [350, 512, 380, 528]
	      ZOrder		      32
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out3"
	      SID		      "131:43:41"
	      Position		      [350, 562, 380, 578]
	      ZOrder		      35
	      Port		      "13"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out3"
	      SID		      "131:43:42"
	      Position		      [350, 592, 380, 608]
	      ZOrder		      36
	      Port		      "14"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out4"
	      SID		      "131:43:45"
	      Position		      [350, 642, 380, 658]
	      ZOrder		      39
	      Port		      "15"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out4"
	      SID		      "131:43:46"
	      Position		      [350, 672, 380, 688]
	      ZOrder		      40
	      Port		      "16"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_sum"
	      SID		      "131:43:47"
	      Position		      [600, 90, 630, 110]
	      ZOrder		      41
	      Port		      "17"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_sum"
	      SID		      "131:43:48"
	      Position		      [600, 190, 630, 210]
	      ZOrder		      42
	      Port		      "18"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "adder_tree1"
	      SrcPort		      1
	      DstBlock		      "term1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree2"
	      SrcPort		      1
	      DstBlock		      "term2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c1"
	      SrcPort		      1
	      DstBlock		      "adder_tree1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c2"
	      SrcPort		      1
	      DstBlock		      "adder_tree2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree1"
	      SrcPort		      2
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree2"
	      SrcPort		      2
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      1
	      DstBlock		      "real_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      2
	      DstBlock		      "imag_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      3
	      DstBlock		      "real_back_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      4
	      DstBlock		      "imag_back_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      1
	      DstBlock		      "real_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      2
	      DstBlock		      "imag_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      3
	      DstBlock		      "real_back_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      4
	      DstBlock		      "imag_back_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "real3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag3"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      1
	      DstBlock		      "real_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      2
	      DstBlock		      "imag_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      3
	      DstBlock		      "real_back_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      4
	      DstBlock		      "imag_back_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap3"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "real4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag4"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap4"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      1
	      DstBlock		      "real_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      2
	      DstBlock		      "imag_out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      3
	      DstBlock		      "real_back_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      4
	      DstBlock		      "imag_back_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap4"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      5
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "imag_sum"
	  SID			  "131:35"
	  Ports			  [9, 2]
	  Position		  [2000, 484, 2060, 566]
	  ZOrder		  2
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "latency 6"
	  AncestorBlock		  "casper_library_misc/adder_tree"
	  LibraryVersion	  "1.43"
	  UserDataPersistent	  on
	  UserData		  "DataTag61"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    382
	    $ClassName		    "Simulink.Mask"
	    Type		    "adder_tree"
	    Description		    "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inputs to t"
	    "he block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)..\nAdder "
	    "implementation: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stage of adders"
	    ": Causes the first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virtex 5). Overrid"
	    "es Adder implementation\n"
	    Help		    "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	    Initialization	    "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n    'ad"
	    "der_imp', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      4
	      Object {
		$ObjectID		383
		Type			"edit"
		Name			"n_inputs"
		Prompt			"Number of Inputs"
		Value			"8"
	      }
	      Object {
		$ObjectID		384
		Type			"edit"
		Name			"latency"
		Prompt			"Add Latency"
		Value			"2"
	      }
	      Object {
		$ObjectID		385
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "Behavioral"
		  Cell			  "Fabric"
		  Cell			  "DSP48"
		  PropName		  "TypeOptions"
		}
		Name			"adder_imp"
		Prompt			"Adder implementation"
		Value			"DSP48"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		386
		Type			"checkbox"
		Name			"first_stage_hdl"
		Prompt			"Use behavioural HDL for first stage of adders"
		Value			"off"
		Evaluate		"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "imag_sum"
	    Location		    [575, 45, 1724, 1890]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "19"
	    SIDPrevWatermark	    "7"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      SID		      "131:35:1"
	      Position		      [30, 12, 60, 28]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din1"
	      SID		      "131:35:2"
	      Position		      [30, 62, 60, 78]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din2"
	      SID		      "131:35:3"
	      Position		      [30, 102, 60, 118]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din3"
	      SID		      "131:35:8"
	      Position		      [30, 142, 60, 158]
	      ZOrder		      1
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din4"
	      SID		      "131:35:9"
	      Position		      [30, 182, 60, 198]
	      ZOrder		      2
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din5"
	      SID		      "131:35:10"
	      Position		      [30, 222, 60, 238]
	      ZOrder		      3
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din6"
	      SID		      "131:35:11"
	      Position		      [30, 262, 60, 278]
	      ZOrder		      4
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din7"
	      SID		      "131:35:12"
	      Position		      [30, 302, 60, 318]
	      ZOrder		      5
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din8"
	      SID		      "131:35:13"
	      Position		      [30, 342, 60, 358]
	      ZOrder		      6
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr1"
	      SID		      "131:35:4"
	      Ports		      [2, 1]
	      Position		      [130, 40, 170, 100]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      hw_selection	      "DSP48"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "22,98,419,344"
	      block_type	      "addsub"
	      block_version	      "11.4"
	      sg_icon_stat	      "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55"
	      " 35.55 40.55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35"
	      ".55 35.55 30.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 "
	      "],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	      "'black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('outp"
	      "ut',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');d"
	      "isp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr2"
	      SID		      "131:35:14"
	      Ports		      [2, 1]
	      Position		      [130, 120, 170, 180]
	      ZOrder		      7
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      hw_selection	      "DSP48"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55"
	      " 35.55 40.55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35"
	      ".55 35.55 30.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 "
	      "],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	      "'black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('outp"
	      "ut',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');d"
	      "isp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr3"
	      SID		      "131:35:15"
	      Ports		      [2, 1]
	      Position		      [130, 200, 170, 260]
	      ZOrder		      8
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      hw_selection	      "DSP48"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55"
	      " 35.55 40.55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35"
	      ".55 35.55 30.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 "
	      "],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	      "'black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('outp"
	      "ut',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');d"
	      "isp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr4"
	      SID		      "131:35:16"
	      Ports		      [2, 1]
	      Position		      [130, 280, 170, 340]
	      ZOrder		      9
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      hw_selection	      "DSP48"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55"
	      " 35.55 40.55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35"
	      ".55 35.55 30.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 "
	      "],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	      "'black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('outp"
	      "ut',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');d"
	      "isp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr5"
	      SID		      "131:35:17"
	      Ports		      [2, 1]
	      Position		      [230, 40, 270, 100]
	      ZOrder		      10
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      hw_selection	      "DSP48"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55"
	      " 35.55 40.55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35"
	      ".55 35.55 30.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 "
	      "],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	      "'black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('outp"
	      "ut',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');d"
	      "isp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr6"
	      SID		      "131:35:18"
	      Ports		      [2, 1]
	      Position		      [230, 120, 270, 180]
	      ZOrder		      11
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      hw_selection	      "DSP48"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55"
	      " 35.55 40.55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35"
	      ".55 35.55 30.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 "
	      "],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	      "'black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('outp"
	      "ut',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');d"
	      "isp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr7"
	      SID		      "131:35:19"
	      Ports		      [2, 1]
	      Position		      [330, 40, 370, 100]
	      ZOrder		      12
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      hw_selection	      "DSP48"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55"
	      " 35.55 40.55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35"
	      ".55 35.55 30.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 "
	      "],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	      "'black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('outp"
	      "ut',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');d"
	      "isp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      SID		      "131:35:5"
	      Ports		      [1, 1]
	      Position		      [80, 10, 110, 40]
	      ZOrder		      -5
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "6"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,71,419,315"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,aa5bc30d,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 30 30 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 "
	      "19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 1"
	      "9.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	      "sp('z^{-6}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      SID		      "131:35:6"
	      Position		      [430, 12, 460, 28]
	      ZOrder		      -6
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      "131:35:7"
	      Position		      [430, 42, 460, 58]
	      ZOrder		      -7
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din1"
	      SrcPort		      1
	      DstBlock		      "addr1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din2"
	      SrcPort		      1
	      DstBlock		      "addr1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din3"
	      SrcPort		      1
	      DstBlock		      "addr2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din4"
	      SrcPort		      1
	      DstBlock		      "addr2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din5"
	      SrcPort		      1
	      DstBlock		      "addr3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din6"
	      SrcPort		      1
	      DstBlock		      "addr3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din7"
	      SrcPort		      1
	      DstBlock		      "addr4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din8"
	      SrcPort		      1
	      DstBlock		      "addr4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "addr1"
	      SrcPort		      1
	      DstBlock		      "addr5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addr2"
	      SrcPort		      1
	      DstBlock		      "addr5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "addr3"
	      SrcPort		      1
	      DstBlock		      "addr6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addr4"
	      SrcPort		      1
	      DstBlock		      "addr6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "addr5"
	      SrcPort		      1
	      DstBlock		      "addr7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addr6"
	      SrcPort		      1
	      DstBlock		      "addr7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "addr7"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "real_sum"
	  SID			  "131:34"
	  Ports			  [9, 2]
	  Position		  [2000, 304, 2060, 386]
	  ZOrder		  1
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "latency 6"
	  AncestorBlock		  "casper_library_misc/adder_tree"
	  LibraryVersion	  "1.43"
	  UserDataPersistent	  on
	  UserData		  "DataTag62"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    387
	    $ClassName		    "Simulink.Mask"
	    Type		    "adder_tree"
	    Description		    "Sums all inputs using a tree of adds and delays.\n\nNumber of inputs: The number of inputs to t"
	    "he block to be summed\nAdd latency: The number of clock cycles to perform one addition (affects timing)..\nAdder "
	    "implementation: choice of fabric or DSP48E core, or behavioral HDL\nUse behavioural HDL for first stage of adders"
	    ": Causes the first stage of adders to be absorbed into DSP blocks if multipliers precede them (Virtex 5). Overrid"
	    "es Adder implementation\n"
	    Help		    "eval('xlWeb(''http://casper.berkeley.edu/wiki/Adder_tree'')')"
	    Initialization	    "adder_tree_init(gcb, ...\n    'n_inputs', n_inputs, ...\n    'latency', latency, ...\n    'ad"
	    "der_imp', adder_imp, ...\n    'first_stage_hdl', first_stage_hdl);"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      4
	      Object {
		$ObjectID		388
		Type			"edit"
		Name			"n_inputs"
		Prompt			"Number of Inputs"
		Value			"8"
	      }
	      Object {
		$ObjectID		389
		Type			"edit"
		Name			"latency"
		Prompt			"Add Latency"
		Value			"2"
	      }
	      Object {
		$ObjectID		390
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "Behavioral"
		  Cell			  "Fabric"
		  Cell			  "DSP48"
		  PropName		  "TypeOptions"
		}
		Name			"adder_imp"
		Prompt			"Adder implementation"
		Value			"DSP48"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		391
		Type			"checkbox"
		Name			"first_stage_hdl"
		Prompt			"Use behavioural HDL for first stage of adders"
		Value			"off"
		Evaluate		"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "real_sum"
	    Location		    [575, 45, 1724, 1890]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "19"
	    SIDPrevWatermark	    "7"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      SID		      "131:34:1"
	      Position		      [30, 12, 60, 28]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din1"
	      SID		      "131:34:2"
	      Position		      [30, 62, 60, 78]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din2"
	      SID		      "131:34:3"
	      Position		      [30, 102, 60, 118]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din3"
	      SID		      "131:34:8"
	      Position		      [30, 142, 60, 158]
	      ZOrder		      1
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din4"
	      SID		      "131:34:9"
	      Position		      [30, 182, 60, 198]
	      ZOrder		      2
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din5"
	      SID		      "131:34:10"
	      Position		      [30, 222, 60, 238]
	      ZOrder		      3
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din6"
	      SID		      "131:34:11"
	      Position		      [30, 262, 60, 278]
	      ZOrder		      4
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din7"
	      SID		      "131:34:12"
	      Position		      [30, 302, 60, 318]
	      ZOrder		      5
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din8"
	      SID		      "131:34:13"
	      Position		      [30, 342, 60, 358]
	      ZOrder		      6
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr1"
	      SID		      "131:34:4"
	      Ports		      [2, 1]
	      Position		      [130, 40, 170, 100]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      hw_selection	      "DSP48"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "22,98,419,344"
	      block_type	      "addsub"
	      block_version	      "11.4"
	      sg_icon_stat	      "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55"
	      " 35.55 40.55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35"
	      ".55 35.55 30.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 "
	      "],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	      "'black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('outp"
	      "ut',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');d"
	      "isp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr2"
	      SID		      "131:34:14"
	      Ports		      [2, 1]
	      Position		      [130, 120, 170, 180]
	      ZOrder		      7
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      hw_selection	      "DSP48"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55"
	      " 35.55 40.55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35"
	      ".55 35.55 30.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 "
	      "],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	      "'black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('outp"
	      "ut',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');d"
	      "isp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr3"
	      SID		      "131:34:15"
	      Ports		      [2, 1]
	      Position		      [130, 200, 170, 260]
	      ZOrder		      8
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      hw_selection	      "DSP48"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55"
	      " 35.55 40.55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35"
	      ".55 35.55 30.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 "
	      "],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	      "'black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('outp"
	      "ut',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');d"
	      "isp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr4"
	      SID		      "131:34:16"
	      Ports		      [2, 1]
	      Position		      [130, 280, 170, 340]
	      ZOrder		      9
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      hw_selection	      "DSP48"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55"
	      " 35.55 40.55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35"
	      ".55 35.55 30.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 "
	      "],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	      "'black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('outp"
	      "ut',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');d"
	      "isp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr5"
	      SID		      "131:34:17"
	      Ports		      [2, 1]
	      Position		      [230, 40, 270, 100]
	      ZOrder		      10
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      hw_selection	      "DSP48"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55"
	      " 35.55 40.55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35"
	      ".55 35.55 30.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 "
	      "],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	      "'black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('outp"
	      "ut',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');d"
	      "isp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr6"
	      SID		      "131:34:18"
	      Ports		      [2, 1]
	      Position		      [230, 120, 270, 180]
	      ZOrder		      11
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      hw_selection	      "DSP48"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55"
	      " 35.55 40.55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35"
	      ".55 35.55 30.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 "
	      "],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	      "'black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('outp"
	      "ut',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');d"
	      "isp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr7"
	      SID		      "131:34:19"
	      Ports		      [2, 1]
	      Position		      [330, 40, 370, 100]
	      ZOrder		      12
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      hw_selection	      "DSP48"
	      pipelined		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      sg_icon_stat	      "40,60,2,1,white,blue,0,dcac4ee3,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 60 60 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[35.55"
	      " 35.55 40.55 35.55 40.55 40.55 40.55 35.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[30.55 30.55 35"
	      ".55 35.55 30.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[25.55 25.55 30.55 30.55 25.55 "
	      "],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[20.55 20.55 25.55 20.55 25.55 25.55 20.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	      "'black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('outp"
	      "ut',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');d"
	      "isp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      SID		      "131:34:5"
	      Ports		      [1, 1]
	      Position		      [80, 10, 110, 40]
	      ZOrder		      -5
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "6"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,71,419,315"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,aa5bc30d,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 30 30 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 "
	      "19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 1"
	      "9.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	      "sp('z^{-6}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      SID		      "131:34:6"
	      Position		      [430, 12, 460, 28]
	      ZOrder		      -6
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      "131:34:7"
	      Position		      [430, 42, 460, 58]
	      ZOrder		      -7
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din1"
	      SrcPort		      1
	      DstBlock		      "addr1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din2"
	      SrcPort		      1
	      DstBlock		      "addr1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din3"
	      SrcPort		      1
	      DstBlock		      "addr2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din4"
	      SrcPort		      1
	      DstBlock		      "addr2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din5"
	      SrcPort		      1
	      DstBlock		      "addr3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din6"
	      SrcPort		      1
	      DstBlock		      "addr3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din7"
	      SrcPort		      1
	      DstBlock		      "addr4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din8"
	      SrcPort		      1
	      DstBlock		      "addr4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "addr1"
	      SrcPort		      1
	      DstBlock		      "addr5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addr2"
	      SrcPort		      1
	      DstBlock		      "addr5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "addr3"
	      SrcPort		      1
	      DstBlock		      "addr6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addr4"
	      SrcPort		      1
	      DstBlock		      "addr6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "addr5"
	      SrcPort		      1
	      DstBlock		      "addr7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addr6"
	      SrcPort		      1
	      DstBlock		      "addr7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "addr7"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "ri_to_c"
	  SID			  "131:48"
	  Ports			  [2, 1]
	  Position		  [2220, 402, 2250, 433]
	  ZOrder		  23
	  LibraryVersion	  "1.43"
	  UserDataPersistent	  on
	  UserData		  "DataTag63"
	  SourceBlock		  "casper_library_misc/ri_to_c"
	  SourceType		  "ri_to_c"
	}
	Block {
	  BlockType		  Reference
	  Name			  "shift1"
	  SID			  "131:44"
	  Ports			  [1, 1]
	  Position		  [2100, 302, 2130, 318]
	  ZOrder		  19
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Shift"
	  SourceType		  "Xilinx Binary Shift Operator Block"
	  infoedit		  "Hardware notes: In hardware this block costs nothing if full output precision is used."
	  shift_dir		  "Left"
	  shift_bits		  "1"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "shift"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,6c6aa2df,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([12"
	  ".55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('\\bf{X << 1}','te"
	  "xmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "shift2"
	  SID			  "131:45"
	  Ports			  [1, 1]
	  Position		  [2100, 502, 2130, 518]
	  ZOrder		  20
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Shift"
	  SourceType		  "Xilinx Binary Shift Operator Block"
	  infoedit		  "Hardware notes: In hardware this block costs nothing if full output precision is used."
	  shift_dir		  "Left"
	  shift_bits		  "1"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "shift"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,6c6aa2df,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([12"
	  ".55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('\\bf{X << 1}','te"
	  "xmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  "131:32"
	  Position		  [2100, 252, 2130, 268]
	  ZOrder		  -26
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  SID			  "131:33"
	  Position		  [2280, 402, 2310, 418]
	  ZOrder		  -27
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "real1"
	  SrcPort		  1
	  DstBlock		  "fir_dbl_col1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "imag1"
	  SrcPort		  1
	  DstBlock		  "fir_dbl_col1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "real2"
	  SrcPort		  1
	  DstBlock		  "fir_dbl_col1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "imag2"
	  SrcPort		  1
	  DstBlock		  "fir_dbl_col1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "real3"
	  SrcPort		  1
	  DstBlock		  "fir_dbl_col1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "imag3"
	  SrcPort		  1
	  DstBlock		  "fir_dbl_col1"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "real4"
	  SrcPort		  1
	  DstBlock		  "fir_dbl_col1"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "imag4"
	  SrcPort		  1
	  DstBlock		  "fir_dbl_col1"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "fir_dbl_col1"
	  SrcPort		  17
	  DstBlock		  "real_sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fir_dbl_col1"
	  SrcPort		  18
	  DstBlock		  "imag_sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fir_dbl_col1"
	  SrcPort		  1
	  DstBlock		  "fir_dbl_col2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fir_dbl_col1"
	  SrcPort		  2
	  DstBlock		  "fir_dbl_col2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fir_dbl_col1"
	  SrcPort		  3
	  DstBlock		  "fir_dbl_col2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fir_dbl_col1"
	  SrcPort		  4
	  DstBlock		  "fir_dbl_col2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "fir_dbl_col1"
	  SrcPort		  5
	  DstBlock		  "fir_dbl_col2"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "fir_dbl_col1"
	  SrcPort		  6
	  DstBlock		  "fir_dbl_col2"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "fir_dbl_col1"
	  SrcPort		  7
	  DstBlock		  "fir_dbl_col2"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "fir_dbl_col1"
	  SrcPort		  8
	  DstBlock		  "fir_dbl_col2"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "fir_dbl_col2"
	  SrcPort		  17
	  DstBlock		  "real_sum"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fir_dbl_col2"
	  SrcPort		  18
	  DstBlock		  "imag_sum"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fir_dbl_col2"
	  SrcPort		  1
	  DstBlock		  "fir_dbl_col3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fir_dbl_col2"
	  SrcPort		  2
	  DstBlock		  "fir_dbl_col3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fir_dbl_col2"
	  SrcPort		  3
	  DstBlock		  "fir_dbl_col3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fir_dbl_col2"
	  SrcPort		  4
	  DstBlock		  "fir_dbl_col3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "fir_dbl_col2"
	  SrcPort		  5
	  DstBlock		  "fir_dbl_col3"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "fir_dbl_col2"
	  SrcPort		  6
	  DstBlock		  "fir_dbl_col3"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "fir_dbl_col2"
	  SrcPort		  7
	  DstBlock		  "fir_dbl_col3"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "fir_dbl_col2"
	  SrcPort		  8
	  DstBlock		  "fir_dbl_col3"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "fir_dbl_col3"
	  SrcPort		  17
	  DstBlock		  "real_sum"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "fir_dbl_col3"
	  SrcPort		  18
	  DstBlock		  "imag_sum"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "fir_dbl_col3"
	  SrcPort		  1
	  DstBlock		  "fir_dbl_col4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fir_dbl_col3"
	  SrcPort		  2
	  DstBlock		  "fir_dbl_col4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fir_dbl_col3"
	  SrcPort		  3
	  DstBlock		  "fir_dbl_col4"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fir_dbl_col3"
	  SrcPort		  4
	  DstBlock		  "fir_dbl_col4"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "fir_dbl_col3"
	  SrcPort		  5
	  DstBlock		  "fir_dbl_col4"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "fir_dbl_col3"
	  SrcPort		  6
	  DstBlock		  "fir_dbl_col4"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "fir_dbl_col3"
	  SrcPort		  7
	  DstBlock		  "fir_dbl_col4"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "fir_dbl_col3"
	  SrcPort		  8
	  DstBlock		  "fir_dbl_col4"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "fir_dbl_col4"
	  SrcPort		  17
	  DstBlock		  "real_sum"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "fir_dbl_col4"
	  SrcPort		  18
	  DstBlock		  "imag_sum"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "fir_dbl_col4"
	  SrcPort		  1
	  DstBlock		  "fir_dbl_col5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fir_dbl_col4"
	  SrcPort		  2
	  DstBlock		  "fir_dbl_col5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fir_dbl_col4"
	  SrcPort		  3
	  DstBlock		  "fir_dbl_col5"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fir_dbl_col4"
	  SrcPort		  4
	  DstBlock		  "fir_dbl_col5"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "fir_dbl_col4"
	  SrcPort		  5
	  DstBlock		  "fir_dbl_col5"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "fir_dbl_col4"
	  SrcPort		  6
	  DstBlock		  "fir_dbl_col5"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "fir_dbl_col4"
	  SrcPort		  7
	  DstBlock		  "fir_dbl_col5"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "fir_dbl_col4"
	  SrcPort		  8
	  DstBlock		  "fir_dbl_col5"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "fir_dbl_col5"
	  SrcPort		  17
	  DstBlock		  "real_sum"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "fir_dbl_col5"
	  SrcPort		  18
	  DstBlock		  "imag_sum"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "fir_dbl_col5"
	  SrcPort		  1
	  DstBlock		  "fir_dbl_col6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fir_dbl_col5"
	  SrcPort		  2
	  DstBlock		  "fir_dbl_col6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fir_dbl_col5"
	  SrcPort		  3
	  DstBlock		  "fir_dbl_col6"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fir_dbl_col5"
	  SrcPort		  4
	  DstBlock		  "fir_dbl_col6"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "fir_dbl_col5"
	  SrcPort		  5
	  DstBlock		  "fir_dbl_col6"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "fir_dbl_col5"
	  SrcPort		  6
	  DstBlock		  "fir_dbl_col6"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "fir_dbl_col5"
	  SrcPort		  7
	  DstBlock		  "fir_dbl_col6"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "fir_dbl_col5"
	  SrcPort		  8
	  DstBlock		  "fir_dbl_col6"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "fir_dbl_col6"
	  SrcPort		  17
	  DstBlock		  "real_sum"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "fir_dbl_col6"
	  SrcPort		  18
	  DstBlock		  "imag_sum"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "fir_dbl_col6"
	  SrcPort		  1
	  DstBlock		  "fir_dbl_col7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fir_dbl_col6"
	  SrcPort		  2
	  DstBlock		  "fir_dbl_col7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fir_dbl_col6"
	  SrcPort		  3
	  DstBlock		  "fir_dbl_col7"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fir_dbl_col6"
	  SrcPort		  4
	  DstBlock		  "fir_dbl_col7"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "fir_dbl_col6"
	  SrcPort		  5
	  DstBlock		  "fir_dbl_col7"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "fir_dbl_col6"
	  SrcPort		  6
	  DstBlock		  "fir_dbl_col7"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "fir_dbl_col6"
	  SrcPort		  7
	  DstBlock		  "fir_dbl_col7"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "fir_dbl_col6"
	  SrcPort		  8
	  DstBlock		  "fir_dbl_col7"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "fir_dbl_col7"
	  SrcPort		  17
	  DstBlock		  "real_sum"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "fir_dbl_col7"
	  SrcPort		  18
	  DstBlock		  "imag_sum"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "fir_dbl_col7"
	  SrcPort		  1
	  DstBlock		  "fir_dbl_col8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fir_dbl_col7"
	  SrcPort		  2
	  DstBlock		  "fir_dbl_col8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fir_dbl_col7"
	  SrcPort		  3
	  DstBlock		  "fir_dbl_col8"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fir_dbl_col7"
	  SrcPort		  4
	  DstBlock		  "fir_dbl_col8"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "fir_dbl_col7"
	  SrcPort		  5
	  DstBlock		  "fir_dbl_col8"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "fir_dbl_col7"
	  SrcPort		  6
	  DstBlock		  "fir_dbl_col8"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "fir_dbl_col7"
	  SrcPort		  7
	  DstBlock		  "fir_dbl_col8"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "fir_dbl_col7"
	  SrcPort		  8
	  DstBlock		  "fir_dbl_col8"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "fir_dbl_col8"
	  SrcPort		  17
	  DstBlock		  "real_sum"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "fir_dbl_col8"
	  SrcPort		  18
	  DstBlock		  "imag_sum"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "real_sum"
	  SrcPort		  2
	  DstBlock		  "shift1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "imag_sum"
	  SrcPort		  2
	  DstBlock		  "shift2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "shift1"
	  SrcPort		  1
	  DstBlock		  "convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "shift2"
	  SrcPort		  1
	  DstBlock		  "convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert1"
	  SrcPort		  1
	  DstBlock		  "ri_to_c"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert2"
	  SrcPort		  1
	  DstBlock		  "ri_to_c"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ri_to_c"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  DstBlock		  "delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "real_sum"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "imag_sum"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "real_sum"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fir_dbl_col2"
	  SrcPort		  9
	  DstBlock		  "fir_dbl_col1"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "fir_dbl_col2"
	  SrcPort		  10
	  DstBlock		  "fir_dbl_col1"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "fir_dbl_col2"
	  SrcPort		  11
	  DstBlock		  "fir_dbl_col1"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "fir_dbl_col2"
	  SrcPort		  12
	  DstBlock		  "fir_dbl_col1"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "fir_dbl_col2"
	  SrcPort		  13
	  DstBlock		  "fir_dbl_col1"
	  DstPort		  13
	}
	Line {
	  SrcBlock		  "fir_dbl_col2"
	  SrcPort		  14
	  DstBlock		  "fir_dbl_col1"
	  DstPort		  14
	}
	Line {
	  SrcBlock		  "fir_dbl_col2"
	  SrcPort		  15
	  DstBlock		  "fir_dbl_col1"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "fir_dbl_col2"
	  SrcPort		  16
	  DstBlock		  "fir_dbl_col1"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "fir_dbl_col3"
	  SrcPort		  9
	  DstBlock		  "fir_dbl_col2"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "fir_dbl_col3"
	  SrcPort		  10
	  DstBlock		  "fir_dbl_col2"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "fir_dbl_col3"
	  SrcPort		  11
	  DstBlock		  "fir_dbl_col2"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "fir_dbl_col3"
	  SrcPort		  12
	  DstBlock		  "fir_dbl_col2"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "fir_dbl_col3"
	  SrcPort		  13
	  DstBlock		  "fir_dbl_col2"
	  DstPort		  13
	}
	Line {
	  SrcBlock		  "fir_dbl_col3"
	  SrcPort		  14
	  DstBlock		  "fir_dbl_col2"
	  DstPort		  14
	}
	Line {
	  SrcBlock		  "fir_dbl_col3"
	  SrcPort		  15
	  DstBlock		  "fir_dbl_col2"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "fir_dbl_col3"
	  SrcPort		  16
	  DstBlock		  "fir_dbl_col2"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "fir_dbl_col4"
	  SrcPort		  9
	  DstBlock		  "fir_dbl_col3"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "fir_dbl_col4"
	  SrcPort		  10
	  DstBlock		  "fir_dbl_col3"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "fir_dbl_col4"
	  SrcPort		  11
	  DstBlock		  "fir_dbl_col3"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "fir_dbl_col4"
	  SrcPort		  12
	  DstBlock		  "fir_dbl_col3"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "fir_dbl_col4"
	  SrcPort		  13
	  DstBlock		  "fir_dbl_col3"
	  DstPort		  13
	}
	Line {
	  SrcBlock		  "fir_dbl_col4"
	  SrcPort		  14
	  DstBlock		  "fir_dbl_col3"
	  DstPort		  14
	}
	Line {
	  SrcBlock		  "fir_dbl_col4"
	  SrcPort		  15
	  DstBlock		  "fir_dbl_col3"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "fir_dbl_col4"
	  SrcPort		  16
	  DstBlock		  "fir_dbl_col3"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "fir_dbl_col5"
	  SrcPort		  9
	  DstBlock		  "fir_dbl_col4"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "fir_dbl_col5"
	  SrcPort		  10
	  DstBlock		  "fir_dbl_col4"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "fir_dbl_col5"
	  SrcPort		  11
	  DstBlock		  "fir_dbl_col4"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "fir_dbl_col5"
	  SrcPort		  12
	  DstBlock		  "fir_dbl_col4"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "fir_dbl_col5"
	  SrcPort		  13
	  DstBlock		  "fir_dbl_col4"
	  DstPort		  13
	}
	Line {
	  SrcBlock		  "fir_dbl_col5"
	  SrcPort		  14
	  DstBlock		  "fir_dbl_col4"
	  DstPort		  14
	}
	Line {
	  SrcBlock		  "fir_dbl_col5"
	  SrcPort		  15
	  DstBlock		  "fir_dbl_col4"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "fir_dbl_col5"
	  SrcPort		  16
	  DstBlock		  "fir_dbl_col4"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "fir_dbl_col6"
	  SrcPort		  9
	  DstBlock		  "fir_dbl_col5"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "fir_dbl_col6"
	  SrcPort		  10
	  DstBlock		  "fir_dbl_col5"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "fir_dbl_col6"
	  SrcPort		  11
	  DstBlock		  "fir_dbl_col5"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "fir_dbl_col6"
	  SrcPort		  12
	  DstBlock		  "fir_dbl_col5"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "fir_dbl_col6"
	  SrcPort		  13
	  DstBlock		  "fir_dbl_col5"
	  DstPort		  13
	}
	Line {
	  SrcBlock		  "fir_dbl_col6"
	  SrcPort		  14
	  DstBlock		  "fir_dbl_col5"
	  DstPort		  14
	}
	Line {
	  SrcBlock		  "fir_dbl_col6"
	  SrcPort		  15
	  DstBlock		  "fir_dbl_col5"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "fir_dbl_col6"
	  SrcPort		  16
	  DstBlock		  "fir_dbl_col5"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "fir_dbl_col7"
	  SrcPort		  9
	  DstBlock		  "fir_dbl_col6"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "fir_dbl_col7"
	  SrcPort		  10
	  DstBlock		  "fir_dbl_col6"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "fir_dbl_col7"
	  SrcPort		  11
	  DstBlock		  "fir_dbl_col6"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "fir_dbl_col7"
	  SrcPort		  12
	  DstBlock		  "fir_dbl_col6"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "fir_dbl_col7"
	  SrcPort		  13
	  DstBlock		  "fir_dbl_col6"
	  DstPort		  13
	}
	Line {
	  SrcBlock		  "fir_dbl_col7"
	  SrcPort		  14
	  DstBlock		  "fir_dbl_col6"
	  DstPort		  14
	}
	Line {
	  SrcBlock		  "fir_dbl_col7"
	  SrcPort		  15
	  DstBlock		  "fir_dbl_col6"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "fir_dbl_col7"
	  SrcPort		  16
	  DstBlock		  "fir_dbl_col6"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "fir_dbl_col8"
	  SrcPort		  9
	  DstBlock		  "fir_dbl_col7"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "fir_dbl_col8"
	  SrcPort		  10
	  DstBlock		  "fir_dbl_col7"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "fir_dbl_col8"
	  SrcPort		  11
	  DstBlock		  "fir_dbl_col7"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "fir_dbl_col8"
	  SrcPort		  12
	  DstBlock		  "fir_dbl_col7"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "fir_dbl_col8"
	  SrcPort		  13
	  DstBlock		  "fir_dbl_col7"
	  DstPort		  13
	}
	Line {
	  SrcBlock		  "fir_dbl_col8"
	  SrcPort		  14
	  DstBlock		  "fir_dbl_col7"
	  DstPort		  14
	}
	Line {
	  SrcBlock		  "fir_dbl_col8"
	  SrcPort		  15
	  DstBlock		  "fir_dbl_col7"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "fir_dbl_col8"
	  SrcPort		  16
	  DstBlock		  "fir_dbl_col7"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "fir_dbl_col8"
	  SrcPort		  1
	  DstBlock		  "fir_dbl_col8"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "fir_dbl_col8"
	  SrcPort		  2
	  DstBlock		  "fir_dbl_col8"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "fir_dbl_col8"
	  SrcPort		  3
	  DstBlock		  "fir_dbl_col8"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "fir_dbl_col8"
	  SrcPort		  4
	  DstBlock		  "fir_dbl_col8"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "fir_dbl_col8"
	  SrcPort		  5
	  DstBlock		  "fir_dbl_col8"
	  DstPort		  13
	}
	Line {
	  SrcBlock		  "fir_dbl_col8"
	  SrcPort		  6
	  DstBlock		  "fir_dbl_col8"
	  DstPort		  14
	}
	Line {
	  SrcBlock		  "fir_dbl_col8"
	  SrcPort		  7
	  DstBlock		  "fir_dbl_col8"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "fir_dbl_col8"
	  SrcPort		  8
	  DstBlock		  "fir_dbl_col8"
	  DstPort		  16
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "ibob_lwip"
      SID		      "132"
      Ports		      []
      Position		      [159, 19, 206, 62]
      ZOrder		      -89
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/ibob_lwip"
      SourceType	      "ibobethlite"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      SubSystem
      Name		      "mixer"
      SID		      "133"
      Ports		      [5, 9]
      Position		      [475, 362, 570, 498]
      ZOrder		      -90
      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
      AttributesFormatString  "lo at -1/4"
      AncestorBlock	      "casper_library/Downconverter/mixer"
      LibraryVersion	      "*"
      UserDataPersistent      on
      UserData		      "DataTag64"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		392
	$ClassName		"Simulink.Mask"
	Type			"mixer"
	Description		"Digitally mixes an input signal (which can be several samples in parallel) with an LO of the indicated "
	"frequency (which is some fraction of the native FPGA clock rate)."
	Help			"\n<h1>Description</h1>\n\nDigitally mixes an input signal (which can be several samples in parallel) with an "
	"LO of the indicated frequency (which is some fraction of the native FPGA clock rate).\n\n<h2>Mask Parameters</h2>\n\n"
	"<b>Frequency Divisions</b> (freq_div):  The (power of 2) denominator of the mixing frequency. <br><br>\n\n<b>Mixing F"
	"requency</b> (freq) = The numerator of the mixing frequency.<br><br>\n\n<b>Number of Parallel Streams</b> (nstreams) "
	"= The number of samples which arrive in parallel.<br><br>\n\n<b>Bit Width</b> (n_bits) = The bitwidth of LO samples.<"
	"br><br>\n\n<b>BRAM Latency</b> (bram_latency) = The latency of sine/cos lookup table.<br><br>\n\n<b>MULT Latency</b> "
	"(mult_latency) = The latency of mixing multipliers.<br><br>\n\n<h2> Usage </h2>\nM = Frequency Divisions<br>\nF = Mix"
	"ing Frequency<br>\nM and F must both be integers, and M must be a power of 2. The ratio F/M should equal the ratio f/"
	"r where r is the data rate of the sampled signal. For example, an F/M of 3/16 would downmix an 800Msps signal with an"
	" LO of 150MHz. "
	Initialization		"mixer_init(gcb, ...\n    'freq_div', freq_div, ...\n    'freq', freq, ...\n    'nstreams', nstreams,"
	" ...\n    'n_bits', n_bits, ...\n    'bram_latency', bram_latency, ...\n    'mult_latency', mult_latency);\n"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  6
	  Object {
	    $ObjectID		    393
	    Type		    "edit"
	    Name		    "freq_div"
	    Prompt		    "Frequency Divisions (M)"
	    Value		    "4"
	  }
	  Object {
	    $ObjectID		    394
	    Type		    "edit"
	    Name		    "freq"
	    Prompt		    "Mixing Frequency (? / M*2pi)"
	    Value		    "1"
	  }
	  Object {
	    $ObjectID		    395
	    Type		    "edit"
	    Name		    "nstreams"
	    Prompt		    "Number of Parallel Streams"
	    Value		    "4"
	  }
	  Object {
	    $ObjectID		    396
	    Type		    "edit"
	    Name		    "n_bits"
	    Prompt		    "Bit Width"
	    Value		    "8"
	  }
	  Object {
	    $ObjectID		    397
	    Type		    "edit"
	    Name		    "bram_latency"
	    Prompt		    "BRAM Latency"
	    Value		    "2"
	  }
	  Object {
	    $ObjectID		    398
	    Type		    "edit"
	    Name		    "mult_latency"
	    Prompt		    "Mult Latency"
	    Value		    "3"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"mixer"
	Location		[12, 45, 739, 908]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"26"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  SID			  "133:1"
	  Position		  [50, 22, 80, 38]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  SID			  "133:2"
	  Position		  [130, 72, 160, 88]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  SID			  "133:3"
	  Position		  [130, 152, 160, 168]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din3"
	  SID			  "133:4"
	  Position		  [130, 232, 160, 248]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din4"
	  SID			  "133:5"
	  Position		  [130, 312, 160, 328]
	  ZOrder		  -5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "dds"
	  SID			  "133:22"
	  Ports			  [0, 8]
	  Position		  [20, 102, 80, 223]
	  ZOrder		  12
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "lo at -1/4"
	  AncestorBlock		  "casper_library_downconverter/dds"
	  LibraryVersion	  "1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag65"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    399
	    $ClassName		    "Simulink.Mask"
	    Type		    "dds"
	    Description		    "Generates P channels of sin and cos data for mixing\nwith input data in a DDC. To generate freq"
	    "uency \nN/M(Fc x P) (where Fc is the clock rate) \nM = \"Frequency Divisions\", N = \"Frequency\",\nParallel LOs "
	    "= P"
	    Help		    "eval('xlWeb(''http://casper.berkeley.edu/wiki/Dds'')')"
	    Initialization	    "dds_init(gcb, ...\n    'freq_div', freq_div, ...\n    'freq', freq, ...\n    'num_lo', num_lo"
	    ", ...\n    'n_bits', n_bits, ...\n    'latency', latency);"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      5
	      Object {
		$ObjectID		400
		Type			"edit"
		Name			"freq_div"
		Prompt			"Frequency divisions (M)"
		Value			"4"
	      }
	      Object {
		$ObjectID		401
		Type			"edit"
		Name			"freq"
		Prompt			"Frequency (? / M*2pi)"
		Value			"1"
	      }
	      Object {
		$ObjectID		402
		Type			"edit"
		Name			"num_lo"
		Prompt			"Parallel LOs"
		Value			"4"
	      }
	      Object {
		$ObjectID		403
		Type			"edit"
		Name			"n_bits"
		Prompt			"Bit Width"
		Value			"8"
	      }
	      Object {
		$ObjectID		404
		Type			"edit"
		Name			"latency"
		Prompt			"Latency"
		Value			"2"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "dds"
	    Location		    [100, 100, 900, 600]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "23"
	    SIDPrevWatermark	    "11"
	    Block {
	      BlockType		      SubSystem
	      Name		      "lo_const0"
	      SID		      "133:22:14"
	      Ports		      [0, 2]
	      Position		      [100, 50, 140, 90]
	      ZOrder		      10
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/lo_const"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag66"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		405
		$ClassName		"Simulink.Mask"
		Type			"lo_const"
		Description		"Generates a complex constant associated with the \nphase supplied as a parameter."
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Lo_const'')')"
		Initialization		"lo_const_init(gcb, ...\n    'n_bits', n_bits, ...\n    'phase', phase);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  2
		  Object {
		    $ObjectID		    406
		    Type		    "edit"
		    Name		    "n_bits"
		    Prompt		    "Output Bitwidth"
		    Value		    "8"
		  }
		  Object {
		    $ObjectID		    407
		    Type		    "edit"
		    Name		    "phase"
		    Prompt		    "Phase (0 to 2*pi)"
		    Value		    "0"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"lo_const0"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"13"
		SIDPrevWatermark	"9"
		Block {
		  BlockType		  Reference
		  Name			  "const"
		  SID			  "133:22:14:11"
		  Ports			  [0, 1]
		  Position		  [145, 77, 205, 103]
		  ZOrder		  2
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "real(exp(phase*1j))"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "n_bits"
		  bin_pt		  "n_bits - 1"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "60,26,0,1,white,blue,0,8bb20c59,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 26 26 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[16.33 16"
		  ".33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[13.33 13.33 16.33"
		  " 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[10.33 10.33 13.33 13.33 10.33 ],"
		  "[1 1 1 ]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 "
		  "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		  ");port_label('output',1,'0.9921875');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "const1"
		  SID			  "133:22:14:10"
		  Ports			  [0, 1]
		  Position		  [145, 37, 205, 63]
		  ZOrder		  1
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "-imag(exp(phase*1j))"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "n_bits"
		  bin_pt		  "n_bits - 1"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "60,26,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 26 26 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[16.33 16"
		  ".33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[13.33 13.33 16.33"
		  " 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[10.33 10.33 13.33 13.33 10.33 ],"
		  "[1 1 1 ]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 "
		  "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		  ");port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sin"
		  SID			  "133:22:14:12"
		  Position		  [235, 48, 265, 62]
		  ZOrder		  3
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cos"
		  SID			  "133:22:14:13"
		  Position		  [235, 78, 265, 92]
		  ZOrder		  4
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "const1"
		  SrcPort		  1
		  Points		  [5, 0; 0, 5]
		  DstBlock		  "sin"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "const"
		  SrcPort		  1
		  Points		  [5, 0; 0, -5]
		  DstBlock		  "cos"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "lo_const1"
	      SID		      "133:22:17"
	      Ports		      [0, 2]
	      Position		      [100, 150, 140, 190]
	      ZOrder		      13
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/lo_const"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag67"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		408
		$ClassName		"Simulink.Mask"
		Type			"lo_const"
		Description		"Generates a complex constant associated with the \nphase supplied as a parameter."
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Lo_const'')')"
		Initialization		"lo_const_init(gcb, ...\n    'n_bits', n_bits, ...\n    'phase', phase);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  2
		  Object {
		    $ObjectID		    409
		    Type		    "edit"
		    Name		    "n_bits"
		    Prompt		    "Output Bitwidth"
		    Value		    "8"
		  }
		  Object {
		    $ObjectID		    410
		    Type		    "edit"
		    Name		    "phase"
		    Prompt		    "Phase (0 to 2*pi)"
		    Value		    "1.5708"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"lo_const1"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"13"
		SIDPrevWatermark	"9"
		Block {
		  BlockType		  Reference
		  Name			  "const"
		  SID			  "133:22:17:11"
		  Ports			  [0, 1]
		  Position		  [145, 77, 205, 103]
		  ZOrder		  2
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "real(exp(phase*1j))"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "n_bits"
		  bin_pt		  "n_bits - 1"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "60,26,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 26 26 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[16.33 16"
		  ".33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[13.33 13.33 16.33"
		  " 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[10.33 10.33 13.33 13.33 10.33 ],"
		  "[1 1 1 ]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 "
		  "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		  ");port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "const1"
		  SID			  "133:22:17:10"
		  Ports			  [0, 1]
		  Position		  [145, 37, 205, 63]
		  ZOrder		  1
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "-imag(exp(phase*1j))"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "n_bits"
		  bin_pt		  "n_bits - 1"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "60,26,0,1,white,blue,0,43c97d40,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 26 26 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[16.33 16"
		  ".33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[13.33 13.33 16.33"
		  " 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[10.33 10.33 13.33 13.33 10.33 ],"
		  "[1 1 1 ]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 "
		  "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		  ");port_label('output',1,'-1');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sin"
		  SID			  "133:22:17:12"
		  Position		  [235, 48, 265, 62]
		  ZOrder		  3
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cos"
		  SID			  "133:22:17:13"
		  Position		  [235, 78, 265, 92]
		  ZOrder		  4
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "const1"
		  SrcPort		  1
		  Points		  [5, 0; 0, 5]
		  DstBlock		  "sin"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "const"
		  SrcPort		  1
		  Points		  [5, 0; 0, -5]
		  DstBlock		  "cos"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "lo_const2"
	      SID		      "133:22:20"
	      Ports		      [0, 2]
	      Position		      [100, 250, 140, 290]
	      ZOrder		      16
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/lo_const"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag68"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		411
		$ClassName		"Simulink.Mask"
		Type			"lo_const"
		Description		"Generates a complex constant associated with the \nphase supplied as a parameter."
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Lo_const'')')"
		Initialization		"lo_const_init(gcb, ...\n    'n_bits', n_bits, ...\n    'phase', phase);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  2
		  Object {
		    $ObjectID		    412
		    Type		    "edit"
		    Name		    "n_bits"
		    Prompt		    "Output Bitwidth"
		    Value		    "8"
		  }
		  Object {
		    $ObjectID		    413
		    Type		    "edit"
		    Name		    "phase"
		    Prompt		    "Phase (0 to 2*pi)"
		    Value		    "3.1416"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"lo_const2"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"13"
		SIDPrevWatermark	"9"
		Block {
		  BlockType		  Reference
		  Name			  "const"
		  SID			  "133:22:20:11"
		  Ports			  [0, 1]
		  Position		  [145, 77, 205, 103]
		  ZOrder		  2
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "real(exp(phase*1j))"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "n_bits"
		  bin_pt		  "n_bits - 1"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "60,26,0,1,white,blue,0,43c97d40,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 26 26 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[16.33 16"
		  ".33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[13.33 13.33 16.33"
		  " 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[10.33 10.33 13.33 13.33 10.33 ],"
		  "[1 1 1 ]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 "
		  "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		  ");port_label('output',1,'-1');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "const1"
		  SID			  "133:22:20:10"
		  Ports			  [0, 1]
		  Position		  [145, 37, 205, 63]
		  ZOrder		  1
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "-imag(exp(phase*1j))"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "n_bits"
		  bin_pt		  "n_bits - 1"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "60,26,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 26 26 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[16.33 16"
		  ".33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[13.33 13.33 16.33"
		  " 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[10.33 10.33 13.33 13.33 10.33 ],"
		  "[1 1 1 ]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 "
		  "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		  ");port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sin"
		  SID			  "133:22:20:12"
		  Position		  [235, 48, 265, 62]
		  ZOrder		  3
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cos"
		  SID			  "133:22:20:13"
		  Position		  [235, 78, 265, 92]
		  ZOrder		  4
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "const1"
		  SrcPort		  1
		  Points		  [5, 0; 0, 5]
		  DstBlock		  "sin"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "const"
		  SrcPort		  1
		  Points		  [5, 0; 0, -5]
		  DstBlock		  "cos"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "lo_const3"
	      SID		      "133:22:23"
	      Ports		      [0, 2]
	      Position		      [100, 350, 140, 390]
	      ZOrder		      19
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AncestorBlock	      "casper_library_downconverter/lo_const"
	      LibraryVersion	      "1.1"
	      UserDataPersistent      on
	      UserData		      "DataTag69"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		414
		$ClassName		"Simulink.Mask"
		Type			"lo_const"
		Description		"Generates a complex constant associated with the \nphase supplied as a parameter."
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Lo_const'')')"
		Initialization		"lo_const_init(gcb, ...\n    'n_bits', n_bits, ...\n    'phase', phase);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  2
		  Object {
		    $ObjectID		    415
		    Type		    "edit"
		    Name		    "n_bits"
		    Prompt		    "Output Bitwidth"
		    Value		    "8"
		  }
		  Object {
		    $ObjectID		    416
		    Type		    "edit"
		    Name		    "phase"
		    Prompt		    "Phase (0 to 2*pi)"
		    Value		    "4.7124"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"lo_const3"
		Location		[100, 100, 900, 600]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"13"
		SIDPrevWatermark	"9"
		Block {
		  BlockType		  Reference
		  Name			  "const"
		  SID			  "133:22:23:11"
		  Ports			  [0, 1]
		  Position		  [145, 77, 205, 103]
		  ZOrder		  2
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "real(exp(phase*1j))"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "n_bits"
		  bin_pt		  "n_bits - 1"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "60,26,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 26 26 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[16.33 16"
		  ".33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[13.33 13.33 16.33"
		  " 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[10.33 10.33 13.33 13.33 10.33 ],"
		  "[1 1 1 ]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 "
		  "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		  ");port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "const1"
		  SID			  "133:22:23:10"
		  Ports			  [0, 1]
		  Position		  [145, 37, 205, 63]
		  ZOrder		  1
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "-imag(exp(phase*1j))"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "n_bits"
		  bin_pt		  "n_bits - 1"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "60,26,0,1,white,blue,0,8bb20c59,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 26 26 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[16.33 16"
		  ".33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[13.33 13.33 16.33"
		  " 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[10.33 10.33 13.33 13.33 10.33 ],"
		  "[1 1 1 ]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 "
		  "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		  ");port_label('output',1,'0.9921875');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sin"
		  SID			  "133:22:23:12"
		  Position		  [235, 48, 265, 62]
		  ZOrder		  3
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cos"
		  SID			  "133:22:23:13"
		  Position		  [235, 78, 265, 92]
		  ZOrder		  4
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "const1"
		  SrcPort		  1
		  Points		  [5, 0; 0, 5]
		  DstBlock		  "sin"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "const"
		  SrcPort		  1
		  Points		  [5, 0; 0, -5]
		  DstBlock		  "cos"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sin0"
	      SID		      "133:22:12"
	      Position		      [175, 47, 205, 63]
	      ZOrder		      1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cos0"
	      SID		      "133:22:13"
	      Position		      [175, 72, 205, 88]
	      ZOrder		      2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sin1"
	      SID		      "133:22:15"
	      Position		      [175, 147, 205, 163]
	      ZOrder		      11
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cos1"
	      SID		      "133:22:16"
	      Position		      [175, 172, 205, 188]
	      ZOrder		      12
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sin2"
	      SID		      "133:22:18"
	      Position		      [175, 247, 205, 263]
	      ZOrder		      14
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cos2"
	      SID		      "133:22:19"
	      Position		      [175, 272, 205, 288]
	      ZOrder		      15
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sin3"
	      SID		      "133:22:21"
	      Position		      [175, 347, 205, 363]
	      ZOrder		      17
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cos3"
	      SID		      "133:22:22"
	      Position		      [175, 372, 205, 388]
	      ZOrder		      18
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "lo_const0"
	      SrcPort		      1
	      DstBlock		      "sin0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lo_const0"
	      SrcPort		      2
	      DstBlock		      "cos0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lo_const1"
	      SrcPort		      1
	      DstBlock		      "sin1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lo_const1"
	      SrcPort		      2
	      DstBlock		      "cos1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lo_const2"
	      SrcPort		      1
	      DstBlock		      "sin2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lo_const2"
	      SrcPort		      2
	      DstBlock		      "cos2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lo_const3"
	      SrcPort		      1
	      DstBlock		      "sin3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lo_const3"
	      SrcPort		      2
	      DstBlock		      "cos3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay"
	  SID			  "133:21"
	  Ports			  [1, 1]
	  Position		  [190, 20, 220, 50]
	  ZOrder		  1
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "3"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "30,30,1,1,white,blue,0,83e6bb61,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 30 30 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19.44 23.44 "
	  "19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.44 15.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-3}','texmode','on');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "rcmult1"
	  SID			  "133:23"
	  Ports			  [3, 2]
	  Position		  [230, 70, 280, 130]
	  ZOrder		  14
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AncestorBlock		  "casper_library_downconverter/rcmult"
	  LibraryVersion	  "1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag70"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    417
	    $ClassName		    "Simulink.Mask"
	    Type		    "rcmult"
	    Description		    "Multiplies input data with cos and sin inputs and\noutputs results on real and imag ports \nres"
	    "pectively. "
	    Help		    "eval('xlWeb(''http://casper.berkeley.edu/wiki/Rcmult'')')"
	    Initialization	    "rcmult_init(gcb, ...\n    'latency', latency);"
	    SelfModifiable	    "on"
	    Object {
	      $PropName		      "Parameters"
	      $ObjectID		      418
	      $ClassName	      "Simulink.MaskParameter"
	      Type		      "edit"
	      Name		      "latency"
	      Prompt		      "Multiplier latency"
	      Value		      "3"
	    }
	  }
	  System {
	    Name		    "rcmult1"
	    Location		    [100, 100, 900, 600]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "20"
	    SIDPrevWatermark	    "13"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      SID		      "133:23:14"
	      Position		      [15, 33, 45, 47]
	      ZOrder		      1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sin"
	      SID		      "133:23:15"
	      Position		      [75, 138, 105, 152]
	      ZOrder		      2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cos"
	      SID		      "133:23:16"
	      Position		      [75, 58, 105, 72]
	      ZOrder		      3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult0"
	      SID		      "133:23:17"
	      Ports		      [2, 1]
	      Position		      [160, 27, 210, 78]
	      ZOrder		      4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "latency"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      SID		      "133:23:18"
	      Ports		      [2, 1]
	      Position		      [160, 107, 210, 158]
	      ZOrder		      5
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "latency"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      SID		      "133:23:19"
	      Position		      [235, 48, 265, 62]
	      ZOrder		      6
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      SID		      "133:23:20"
	      Position		      [235, 128, 265, 142]
	      ZOrder		      7
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "cos"
	      SrcPort		      1
	      DstBlock		      "Mult0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sin"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[20, 0; 0, 80]
		DstBlock		"Mult1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mult0"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mult0"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "rcmult2"
	  SID			  "133:24"
	  Ports			  [3, 2]
	  Position		  [230, 150, 280, 210]
	  ZOrder		  15
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AncestorBlock		  "casper_library_downconverter/rcmult"
	  LibraryVersion	  "1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag71"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    419
	    $ClassName		    "Simulink.Mask"
	    Type		    "rcmult"
	    Description		    "Multiplies input data with cos and sin inputs and\noutputs results on real and imag ports \nres"
	    "pectively. "
	    Help		    "eval('xlWeb(''http://casper.berkeley.edu/wiki/Rcmult'')')"
	    Initialization	    "rcmult_init(gcb, ...\n    'latency', latency);"
	    SelfModifiable	    "on"
	    Object {
	      $PropName		      "Parameters"
	      $ObjectID		      420
	      $ClassName	      "Simulink.MaskParameter"
	      Type		      "edit"
	      Name		      "latency"
	      Prompt		      "Multiplier latency"
	      Value		      "3"
	    }
	  }
	  System {
	    Name		    "rcmult2"
	    Location		    [100, 100, 900, 600]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "20"
	    SIDPrevWatermark	    "13"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      SID		      "133:24:14"
	      Position		      [15, 33, 45, 47]
	      ZOrder		      1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sin"
	      SID		      "133:24:15"
	      Position		      [75, 138, 105, 152]
	      ZOrder		      2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cos"
	      SID		      "133:24:16"
	      Position		      [75, 58, 105, 72]
	      ZOrder		      3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult0"
	      SID		      "133:24:17"
	      Ports		      [2, 1]
	      Position		      [160, 27, 210, 78]
	      ZOrder		      4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "latency"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      SID		      "133:24:18"
	      Ports		      [2, 1]
	      Position		      [160, 107, 210, 158]
	      ZOrder		      5
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "latency"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      SID		      "133:24:19"
	      Position		      [235, 48, 265, 62]
	      ZOrder		      6
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      SID		      "133:24:20"
	      Position		      [235, 128, 265, 142]
	      ZOrder		      7
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "cos"
	      SrcPort		      1
	      DstBlock		      "Mult0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sin"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[20, 0; 0, 80]
		DstBlock		"Mult1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mult0"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mult0"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "rcmult3"
	  SID			  "133:25"
	  Ports			  [3, 2]
	  Position		  [230, 230, 280, 290]
	  ZOrder		  16
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AncestorBlock		  "casper_library_downconverter/rcmult"
	  LibraryVersion	  "1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag72"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    421
	    $ClassName		    "Simulink.Mask"
	    Type		    "rcmult"
	    Description		    "Multiplies input data with cos and sin inputs and\noutputs results on real and imag ports \nres"
	    "pectively. "
	    Help		    "eval('xlWeb(''http://casper.berkeley.edu/wiki/Rcmult'')')"
	    Initialization	    "rcmult_init(gcb, ...\n    'latency', latency);"
	    SelfModifiable	    "on"
	    Object {
	      $PropName		      "Parameters"
	      $ObjectID		      422
	      $ClassName	      "Simulink.MaskParameter"
	      Type		      "edit"
	      Name		      "latency"
	      Prompt		      "Multiplier latency"
	      Value		      "3"
	    }
	  }
	  System {
	    Name		    "rcmult3"
	    Location		    [100, 100, 900, 600]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "20"
	    SIDPrevWatermark	    "13"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      SID		      "133:25:14"
	      Position		      [15, 33, 45, 47]
	      ZOrder		      1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sin"
	      SID		      "133:25:15"
	      Position		      [75, 138, 105, 152]
	      ZOrder		      2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cos"
	      SID		      "133:25:16"
	      Position		      [75, 58, 105, 72]
	      ZOrder		      3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult0"
	      SID		      "133:25:17"
	      Ports		      [2, 1]
	      Position		      [160, 27, 210, 78]
	      ZOrder		      4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "latency"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      SID		      "133:25:18"
	      Ports		      [2, 1]
	      Position		      [160, 107, 210, 158]
	      ZOrder		      5
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "latency"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      SID		      "133:25:19"
	      Position		      [235, 48, 265, 62]
	      ZOrder		      6
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      SID		      "133:25:20"
	      Position		      [235, 128, 265, 142]
	      ZOrder		      7
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "cos"
	      SrcPort		      1
	      DstBlock		      "Mult0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sin"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[20, 0; 0, 80]
		DstBlock		"Mult1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mult0"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mult0"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "rcmult4"
	  SID			  "133:26"
	  Ports			  [3, 2]
	  Position		  [230, 310, 280, 370]
	  ZOrder		  17
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AncestorBlock		  "casper_library_downconverter/rcmult"
	  LibraryVersion	  "1.1"
	  UserDataPersistent	  on
	  UserData		  "DataTag73"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    423
	    $ClassName		    "Simulink.Mask"
	    Type		    "rcmult"
	    Description		    "Multiplies input data with cos and sin inputs and\noutputs results on real and imag ports \nres"
	    "pectively. "
	    Help		    "eval('xlWeb(''http://casper.berkeley.edu/wiki/Rcmult'')')"
	    Initialization	    "rcmult_init(gcb, ...\n    'latency', latency);"
	    SelfModifiable	    "on"
	    Object {
	      $PropName		      "Parameters"
	      $ObjectID		      424
	      $ClassName	      "Simulink.MaskParameter"
	      Type		      "edit"
	      Name		      "latency"
	      Prompt		      "Multiplier latency"
	      Value		      "3"
	    }
	  }
	  System {
	    Name		    "rcmult4"
	    Location		    [100, 100, 900, 600]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "20"
	    SIDPrevWatermark	    "13"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      SID		      "133:26:14"
	      Position		      [15, 33, 45, 47]
	      ZOrder		      1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sin"
	      SID		      "133:26:15"
	      Position		      [75, 138, 105, 152]
	      ZOrder		      2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cos"
	      SID		      "133:26:16"
	      Position		      [75, 58, 105, 72]
	      ZOrder		      3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult0"
	      SID		      "133:26:17"
	      Ports		      [2, 1]
	      Position		      [160, 27, 210, 78]
	      ZOrder		      4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "latency"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      SID		      "133:26:18"
	      Ports		      [2, 1]
	      Position		      [160, 107, 210, 158]
	      ZOrder		      5
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "latency"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      opt		      "Speed"
	      use_embedded	      on
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');por"
	      "t_label('output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\n"
	      "color('black');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      SID		      "133:26:19"
	      Position		      [235, 48, 265, 62]
	      ZOrder		      6
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      SID		      "133:26:20"
	      Position		      [235, 128, 265, 142]
	      ZOrder		      7
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "cos"
	      SrcPort		      1
	      DstBlock		      "Mult0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sin"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[20, 0; 0, 80]
		DstBlock		"Mult1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mult0"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mult0"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  "133:12"
	  Position		  [250, 22, 280, 38]
	  ZOrder		  -12
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "real1"
	  SID			  "133:13"
	  Position		  [330, 72, 360, 88]
	  ZOrder		  -13
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "imag1"
	  SID			  "133:14"
	  Position		  [330, 107, 360, 123]
	  ZOrder		  -14
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "real2"
	  SID			  "133:15"
	  Position		  [330, 152, 360, 168]
	  ZOrder		  -15
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "imag2"
	  SID			  "133:16"
	  Position		  [330, 187, 360, 203]
	  ZOrder		  -16
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "real3"
	  SID			  "133:17"
	  Position		  [330, 232, 360, 248]
	  ZOrder		  -17
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "imag3"
	  SID			  "133:18"
	  Position		  [330, 267, 360, 283]
	  ZOrder		  -18
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "real4"
	  SID			  "133:19"
	  Position		  [330, 312, 360, 328]
	  ZOrder		  -19
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "imag4"
	  SID			  "133:20"
	  Position		  [330, 347, 360, 363]
	  ZOrder		  -20
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  DstBlock		  "rcmult1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dds"
	  SrcPort		  1
	  DstBlock		  "rcmult1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "dds"
	  SrcPort		  2
	  DstBlock		  "rcmult1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "rcmult1"
	  SrcPort		  1
	  DstBlock		  "real1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rcmult1"
	  SrcPort		  2
	  DstBlock		  "imag1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  DstBlock		  "rcmult2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dds"
	  SrcPort		  3
	  DstBlock		  "rcmult2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "dds"
	  SrcPort		  4
	  DstBlock		  "rcmult2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "rcmult2"
	  SrcPort		  1
	  DstBlock		  "real2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rcmult2"
	  SrcPort		  2
	  DstBlock		  "imag2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din3"
	  SrcPort		  1
	  DstBlock		  "rcmult3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dds"
	  SrcPort		  5
	  DstBlock		  "rcmult3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "dds"
	  SrcPort		  6
	  DstBlock		  "rcmult3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "rcmult3"
	  SrcPort		  1
	  DstBlock		  "real3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rcmult3"
	  SrcPort		  2
	  DstBlock		  "imag3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din4"
	  SrcPort		  1
	  DstBlock		  "rcmult4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dds"
	  SrcPort		  7
	  DstBlock		  "rcmult4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "dds"
	  SrcPort		  8
	  DstBlock		  "rcmult4"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "rcmult4"
	  SrcPort		  1
	  DstBlock		  "real4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rcmult4"
	  SrcPort		  2
	  DstBlock		  "imag4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "posedge"
      SID		      "134"
      Tag		      "Rising Edge Detector"
      Ports		      [1, 1]
      Position		      [1055, 256, 1090, 274]
      ZOrder		      -91
      LibraryVersion	      "1.43"
      SourceBlock	      "casper_library_misc/posedge"
      SourceType	      "posedge"
    }
    Block {
      BlockType		      Reference
      Name		      "rb_sma_in"
      SID		      "135"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [855, 255, 955, 285]
      ZOrder		      -92
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.524"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      io_group		      "ROACH:aux0_clk"
      io_dir		      "in"
      arith_type	      "Boolean"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "1"
      sample_period	      "1"
      use_single_ended	      off
      use_ddr		      off
      reg_iob		      on
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "ri_to_c"
      SID		      "136"
      Ports		      [2, 1]
      Position		      [1195, 494, 1235, 536]
      ZOrder		      -93
      LibraryVersion	      "1.43"
      UserDataPersistent      on
      UserData		      "DataTag74"
      SourceBlock	      "casper_library_misc/ri_to_c"
      SourceType	      "ri_to_c"
    }
    Block {
      BlockType		      Reference
      Name		      "sma_out"
      SID		      "137"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [550, 785, 650, 815]
      ZOrder		      -94
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.524"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      io_group		      "ROACH:aux0_clk"
      io_dir		      "out"
      arith_type	      "Boolean"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "0"
      sample_period	      "1"
      use_single_ended	      off
      use_ddr		      off
      reg_iob		      on
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "snap_adc"
      SID		      "138"
      Ports		      [3]
      Position		      [525, 646, 570, 724]
      ZOrder		      -95
      LibraryVersion	      "1.97"
      SourceBlock	      "casper_library_scopes/snap"
      SourceType	      "snap"
      nsamples		      "11"
    }
    Block {
      BlockType		      Reference
      Name		      "snap_adc_we"
      SID		      "139"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [345, 695, 445, 725]
      ZOrder		      -96
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "adcddcxaui_snap_adc_we_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "snap_mixer"
      SID		      "140"
      Ports		      [3]
      Position		      [775, 185, 810, 255]
      ZOrder		      -97
      LibraryVersion	      "1.97"
      SourceBlock	      "casper_library_scopes/snap64"
      SourceType	      "snap64"
      nsamples		      "11"
    }
    Block {
      BlockType		      Reference
      Name		      "snap_mixer_we"
      SID		      "141"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [530, 310, 630, 340]
      ZOrder		      -98
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "adcddcxaui_snap_mixer_we_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "snap_out"
      SID		      "142"
      Ports		      [3]
      Position		      [1595, 270, 1630, 340]
      ZOrder		      -99
      LibraryVersion	      "1.97"
      SourceBlock	      "casper_library_scopes/snap64"
      SourceType	      "snap64"
      nsamples		      "11"
    }
    Block {
      BlockType		      Reference
      Name		      "snap_we"
      SID		      "143"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1420, 325, 1520, 355]
      ZOrder		      -100
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "adcddcxaui_snap_we_user_data_out"
    }
    Block {
      BlockType		      SubSystem
      Name		      "sync_generator"
      SID		      "144"
      Ports		      [0, 1]
      Position		      [150, 726, 210, 784]
      ZOrder		      -101
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"sync_generator"
	Location		[392, 45, 1140, 626]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  SID			  "145"
	  Ports			  [0, 1]
	  Position		  [160, 172, 230, 198]
	  ZOrder		  -1
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "2^29-1"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  SID			  "146"
	  Ports			  [0, 1]
	  Position		  [160, 137, 230, 163]
	  ZOrder		  -2
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "2^28-1"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  "147"
	  Position		  [15, 85, 45, 115]
	  ZOrder		  -3
	  ShowName		  off
	  Value			  "32"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant3"
	  SID			  "148"
	  Ports			  [0, 1]
	  Position		  [160, 207, 230, 233]
	  ZOrder		  -4
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "2^30-1"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant5"
	  SID			  "149"
	  Position		  [35, 240, 65, 270]
	  ZOrder		  -5
	  ShowName		  off
	  Value			  "32"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant9"
	  SID			  "150"
	  Ports			  [0, 1]
	  Position		  [185, 56, 225, 74]
	  ZOrder		  -6
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  SID			  "151"
	  Ports			  [2, 1]
	  Position		  [240, 27, 290, 78]
	  ZOrder		  -7
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  on
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out12"
	  SID			  "152"
	  Ports			  [1, 1]
	  Position		  [415, 124, 470, 146]
	  ZOrder		  -8
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out13"
	  SID			  "153"
	  Ports			  [1, 1]
	  Position		  [415, 154, 470, 176]
	  ZOrder		  -9
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  SID			  "154"
	  Ports			  [5, 1]
	  Position		  [255, 93, 285, 277]
	  ZOrder		  -10
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  SID			  "155"
	  Ports			  [2, 1]
	  Position		  [325, 63, 370, 107]
	  ZOrder		  -11
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "1"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope1"
	  SID			  "156"
	  Ports			  [1]
	  Position		  [630, 14, 660, 46]
	  ZOrder		  -12
	  Floating		  off
	  Location		  [188, 390, 512, 629]
	  Open			  off
	  NumInputPorts		  "1"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	  }
	  ShowLegends		  off
	  SaveName		  "ScopeData5"
	  DataFormat		  "StructureWithTime"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  SID			  "157"
	  Ports			  [1, 1]
	  Position		  [175, 86, 220, 114]
	  ZOrder		  -13
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "2"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "beam switch"
	  SID			  "158"
	  Ports			  [2]
	  Position		  [485, 119, 525, 181]
	  ZOrder		  -14
	  Floating		  off
	  Location		  [240, 387, 1021, 735]
	  Open			  off
	  NumInputPorts		  "2"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	  }
	  ShowLegends		  off
	  TimeRange		  "1000"
	  YMin			  "-5~-5"
	  YMax			  "5~5"
	  SaveName		  "ScopeData7"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gpio"
	  SID			  "159"
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [510, 15, 610, 45]
	  ZOrder		  -15
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  on
	  io_group		  "iBOB:led"
	  io_dir		  "out"
	  arith_type		  "Boolean"
	  bitwidth		  "1"
	  bin_pt		  "0"
	  bit_index		  "0"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  off
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  SID			  "160"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [445, 76, 480, 94]
	  ZOrder		  -16
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pulse_ext1"
	  SID			  "161"
	  Ports			  [1, 1]
	  Position		  [455, 21, 490, 39]
	  ZOrder		  -17
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    425
	    $ClassName		    "Simulink.Mask"
	    Initialization	    "bits = ceil(log2(pulse_len+1));"
	    Object {
	      $PropName		      "Parameters"
	      $ObjectID		      426
	      $ClassName	      "Simulink.MaskParameter"
	      Type		      "edit"
	      Name		      "pulse_len"
	      Prompt		      "Length of Pulse"
	      Value		      "2^23"
	    }
	  }
	  System {
	    Name		    "pulse_ext1"
	    Location		    [46, 294, 656, 779]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      SID		      "162"
	      Position		      [20, 43, 50, 57]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      SID		      "163"
	      Ports		      [0, 1]
	      Position		      [145, 109, 215, 141]
	      ZOrder		      -2
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "pulse_len"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "bits"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter3"
	      SID		      "164"
	      Ports		      [2, 1]
	      Position		      [165, 35, 215, 90]
	      ZOrder		      -3
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "bits"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "1023"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational5"
	      SID		      "165"
	      Ports		      [2, 1]
	      Position		      [240, 93, 285, 137]
	      ZOrder		      -4
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a!=b"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge"
	      SID		      "166"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [85, 37, 130, 63]
	      ZOrder		      -5
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"posedge"
		Location		[12, 45, 1072, 930]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  SID			  "167"
		  Position		  [25, 43, 55, 57]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  SID			  "168"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "169"
		  Ports			  [1, 1]
		  Position		  [150, 33, 200, 67]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  SID			  "170"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  SID			  "171"
		  Position		  [305, 63, 335, 77]
		  ZOrder		  -5
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      SID		      "172"
	      Position		      [325, 108, 355, 122]
	      ZOrder		      -6
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Counter3"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Relational5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Relational5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational5"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 45; -160, 0; 0, -85]
		DstBlock		"Counter3"
		DstPort			2
	      }
	      Branch {
		DstBlock		"out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "posedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      DstBlock		      "Counter3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_period"
	  SID			  "173"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [80, 240, 180, 270]
	  ZOrder		  -18
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "adcddcxaui_sync_generator_sync_period_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_select"
	  SID			  "174"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [60, 85, 160, 115]
	  ZOrder		  -19
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "adcddcxaui_sync_generator_sync_select_user_data_out"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  "175"
	  Position		  [500, 78, 530, 92]
	  ZOrder		  -20
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [0, 110]
	    DstBlock		    "Gateway Out13"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [10, 0]
	    DstBlock		    "Relational"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, 0]
	    Branch {
	      Points		      [0, -65; -195, 0; 0, 20]
	      DstBlock		      "Counter"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [25, 0]
	      Branch {
		Points			[0, -55]
		DstBlock		"pulse_ext1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"posedge"
		DstPort			1
	      }
	    }
	  }
	  Branch {
	    DstBlock		    "Gateway Out12"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sync_select"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant9"
	  SrcPort		  1
	  DstBlock		  "Counter"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out12"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "beam switch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out13"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "beam switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "gpio"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pulse_ext1"
	  SrcPort		  1
	  DstBlock		  "gpio"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_select"
	  SrcPort		  1
	  DstBlock		  "Slice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  Points		  [0, 15]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "sync_period"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_period"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  5
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "tvg"
      SID		      "176"
      Ports		      [0, 2]
      Position		      [1025, 485, 1065, 545]
      ZOrder		      -102
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"tvg"
	Location		[190, 199, 1017, 819]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  "177"
	  Position		  [485, 153, 510, 177]
	  ZOrder		  -1
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  "178"
	  Position		  [470, 293, 495, 317]
	  ZOrder		  -2
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  "179"
	  Position		  [15, 193, 40, 217]
	  ZOrder		  -3
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant3"
	  SID			  "180"
	  Ports			  [0, 1]
	  Position		  [285, 264, 320, 286]
	  ZOrder		  -4
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  SID			  "181"
	  Ports			  [0, 1]
	  Position		  [285, 124, 320, 146]
	  ZOrder		  -5
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  SID			  "182"
	  Ports			  [1, 1]
	  Position		  [275, 180, 325, 230]
	  ZOrder		  -6
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "11"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  SID			  "183"
	  Ports			  [1, 1]
	  Position		  [480, 120, 515, 150]
	  ZOrder		  -7
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  on
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  "184"
	  Ports			  [1, 1]
	  Position		  [480, 260, 515, 290]
	  ZOrder		  -8
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  on
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  SID			  "185"
	  Ports			  [1, 1]
	  Position		  [225, 191, 255, 219]
	  ZOrder		  -9
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  SID			  "186"
	  Ports			  [1, 1]
	  Position		  [640, 151, 665, 179]
	  ZOrder		  -10
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  SID			  "187"
	  Ports			  [1, 1]
	  Position		  [625, 291, 650, 319]
	  ZOrder		  -11
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  SID			  "188"
	  Ports			  [1, 1]
	  Position		  [170, 191, 195, 219]
	  ZOrder		  -12
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "counter_n_en"
	  SID			  "189"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [55, 190, 155, 220]
	  ZOrder		  -13
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "adcddcxaui_tvg_counter_n_en_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "im_we"
	  SID			  "190"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [510, 290, 610, 320]
	  ZOrder		  -14
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "adcddcxaui_tvg_im_we_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ram_im"
	  SID			  "191"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [380, 246, 460, 304]
	  ZOrder		  -15
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  on
	  arith_type		  "Signed  (2's comp)"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ram_re"
	  SID			  "192"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [375, 106, 455, 164]
	  ZOrder		  -16
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  on
	  arith_type		  "Signed  (2's comp)"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "re_we"
	  SID			  "193"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [525, 150, 625, 180]
	  ZOrder		  -17
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "adcddcxaui_tvg_re_we_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "snap_im"
	  SID			  "194"
	  Ports			  [3]
	  Position		  [675, 265, 715, 325]
	  ZOrder		  -18
	  SourceBlock		  "casper_library/Scopes/snap"
	  SourceType		  "snap"
	  ShowPortLabels	  on
	  nsamples		  "11"
	}
	Block {
	  BlockType		  Reference
	  Name			  "snap_re"
	  SID			  "195"
	  Ports			  [3]
	  Position		  [685, 125, 730, 185]
	  ZOrder		  -19
	  SourceBlock		  "casper_library/Scopes/snap"
	  SourceType		  "snap"
	  ShowPortLabels	  on
	  nsamples		  "11"
	}
	Block {
	  BlockType		  Outport
	  Name			  "re_out"
	  SID			  "196"
	  Position		  [610, 73, 640, 87]
	  ZOrder		  -20
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "im_out"
	  SID			  "197"
	  Position		  [595, 213, 625, 227]
	  ZOrder		  -21
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "im_we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "im_we"
	  SrcPort		  1
	  DstBlock		  "Slice1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "snap_im"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "snap_im"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "re_we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "re_we"
	  SrcPort		  1
	  DstBlock		  "Slice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "snap_re"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "snap_re"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "ram_im"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ram_re"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, -90]
	    DstBlock		    "ram_re"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "ram_im"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "counter_n_en"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "counter_n_en"
	  SrcPort		  1
	  DstBlock		  "Slice2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, -50]
	    DstBlock		    "ram_re"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 0]
	    Branch {
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 90]
	      DstBlock		      "ram_im"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Counter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "ram_re"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "ram_im"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    DstBlock		    "re_out"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "snap_re"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    DstBlock		    "im_out"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "snap_im"
	    DstPort		    1
	  }
	}
	Annotation {
	  SID			  "198"
	  Name			  "Modifed TVG for iBOB:\nFill ram_re and ram_im from main.c file. \ncounter_n_en = counter NOT enable"
	  Position		  [150, 109]
	  DropShadow		  on
	  ZOrder		  -1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "tx_nvalid"
      SID		      "199"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1160, 570, 1260, 600]
      ZOrder		      -103
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "adcddcxaui_tx_nvalid_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "tx_nvalid1"
      SID		      "200"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1160, 810, 1260, 840]
      ZOrder		      -104
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "adcddcxaui_tx_nvalid1_user_data_out"
    }
    Line {
      SrcBlock		      "mixer"
      SrcPort		      1
      Points		      [110, 0]
      Branch {
	DstBlock		"dec_fir"
	DstPort			1
      }
      Branch {
	Points			[0, -150]
	DstBlock		"snap_mixer"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "mixer"
      SrcPort		      2
      Points		      [75, 0]
      Branch {
	DstBlock		"dec_fir"
	DstPort			2
      }
      Branch {
	DstBlock		"Reinterpret9"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "mixer"
      SrcPort		      3
      DstBlock		      "dec_fir"
      DstPort		      3
    }
    Line {
      SrcBlock		      "mixer"
      SrcPort		      4
      Points		      [70, 0]
      Branch {
	DstBlock		"dec_fir"
	DstPort			4
      }
      Branch {
	Points			[0, -210]
	DstBlock		"Reinterpret8"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "mixer"
      SrcPort		      5
      DstBlock		      "dec_fir"
      DstPort		      5
    }
    Line {
      SrcBlock		      "mixer"
      SrcPort		      6
      Points		      [65, 0]
      Branch {
	DstBlock		"dec_fir"
	DstPort			6
      }
      Branch {
	Points			[0, -260]
	DstBlock		"Reinterpret7"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "mixer"
      SrcPort		      7
      DstBlock		      "dec_fir"
      DstPort		      7
    }
    Line {
      SrcBlock		      "mixer"
      SrcPort		      8
      Points		      [60, 0]
      Branch {
	DstBlock		"dec_fir"
	DstPort			8
      }
      Branch {
	Points			[0, -310]
	DstBlock		"Reinterpret6"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "mixer"
      SrcPort		      9
      DstBlock		      "dec_fir"
      DstPort		      9
    }
    Line {
      SrcBlock		      "dec_fir"
      SrcPort		      2
      Points		      [35, 0]
      Branch {
	Points			[340, 0]
	Branch {
	  DstBlock		  "data_mux"
	  DstPort		  2
	}
	Branch {
	  Points		  [0, -200; 145, 0]
	  Branch {
	    DstBlock		    "Slice"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Slice5"
	    DstPort		    1
	  }
	}
      }
      Branch {
	Points			[0, 265]
	DstBlock		"c_to_ri"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      DstBlock		      "XAUI"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Sine Wave"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	DstBlock		"adc"
	DstPort			1
      }
      Branch {
	DstBlock		"Input"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Ground"
      SrcPort		      1
      DstBlock		      "adc"
      DstPort		      2
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	Points			[75, 0; 0, 15; 20, 0]
	Branch {
	  DstBlock		  "mixer"
	  DstPort		  2
	}
	Branch {
	  Points		  [0, 130]
	  DstBlock		  "Subsystem"
	  DstPort		  1
	}
      }
      Branch {
	Points			[0, 285]
	DstBlock		"Reinterpret5"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      2
      Points		      [35, 0]
      Branch {
	Points			[55, 0; 0, 25; 20, 0]
	Branch {
	  DstBlock		  "mixer"
	  DstPort		  3
	}
	Branch {
	  Points		  [0, 120]
	  DstBlock		  "Subsystem"
	  DstPort		  2
	}
      }
      Branch {
	Points			[0, 250]
	DstBlock		"Reinterpret4"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      3
      Points		      [45, 0]
      Branch {
	Points			[35, 0; 0, 35; 20, 0]
	Branch {
	  DstBlock		  "mixer"
	  DstPort		  4
	}
	Branch {
	  Points		  [0, 110]
	  DstBlock		  "Subsystem"
	  DstPort		  3
	}
      }
      Branch {
	Points			[0, 215]
	DstBlock		"Reinterpret3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      4
      Points		      [55, 0]
      Branch {
	Points			[15, 0; 0, 45; 20, 0]
	Branch {
	  DstBlock		  "mixer"
	  DstPort		  5
	}
	Branch {
	  Points		  [0, 100]
	  DstBlock		  "Subsystem"
	  DstPort		  4
	}
      }
      Branch {
	Points			[0, 180]
	DstBlock		"Reinterpret2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Step"
      SrcPort		      1
      DstBlock		      "adc"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      Points		      [15, 0]
    }
    Line {
      SrcBlock		      "dec_fir"
      SrcPort		      1
      Points		      [480, 0]
      Branch {
	Points			[90, 0]
	Branch {
	  Points		  [0, -75; 195, 0]
	  DstBlock		  "snap_out"
	  DstPort		  2
	}
	Branch {
	  Points		  [0, 215]
	  Branch {
	    DstBlock		    "Register"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Register2"
	    DstPort		    2
	  }
	}
      }
      Branch {
	DstBlock		"Convert2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "snap_we"
      SrcPort		      1
      DstBlock		      "Slice1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Step2"
      SrcPort		      1
      DstBlock		      "snap_we"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice1"
      SrcPort		      1
      DstBlock		      "snap_out"
      DstPort		      3
    }
    Line {
      SrcBlock		      "XAUI"
      SrcPort		      1
      DstBlock		      "Terminator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "XAUI"
      SrcPort		      2
      DstBlock		      "Terminator1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "XAUI"
      SrcPort		      3
      DstBlock		      "Terminator2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "XAUI"
      SrcPort		      4
      DstBlock		      "Terminator3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "XAUI"
      SrcPort		      5
      DstBlock		      "Terminator4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "XAUI"
      SrcPort		      6
      DstBlock		      "Terminator5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Step1"
      SrcPort		      1
      DstBlock		      "tx_nvalid"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tx_nvalid"
      SrcPort		      1
      DstBlock		      "Slice3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Inverter"
      SrcPort		      1
      DstBlock		      "Register"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice3"
      SrcPort		      1
      DstBlock		      "Inverter"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Register"
      SrcPort		      1
      Points		      [55, 0]
      DstBlock		      "XAUI"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Expression1"
      SrcPort		      1
      DstBlock		      "Convert4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg"
      SrcPort		      1
      DstBlock		      "Convert"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg"
      SrcPort		      2
      DstBlock		      "Convert1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Convert"
      SrcPort		      1
      DstBlock		      "Reinterpret1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Convert1"
      SrcPort		      1
      DstBlock		      "Reinterpret"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ri_to_c"
      SrcPort		      1
      DstBlock		      "data_mux"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Reinterpret1"
      SrcPort		      1
      Points		      [0, 5]
      DstBlock		      "ri_to_c"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Reinterpret"
      SrcPort		      1
      DstBlock		      "ri_to_c"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Counter1"
      SrcPort		      1
      DstBlock		      "sma_out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync_generator"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	DstBlock		"beam_switcher"
	DstPort			1
      }
      Branch {
	DstBlock		"Delay"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Delay"
      SrcPort		      1
      Points		      [50, 0]
      Branch {
	DstBlock		"snap_adc"
	DstPort			2
      }
      Branch {
	Points			[0, -305]
	DstBlock		"mixer"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Concat"
      SrcPort		      1
      DstBlock		      "snap_out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant3"
      SrcPort		      1
      DstBlock		      "Concat"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice"
      SrcPort		      1
      DstBlock		      "Concat"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Constant4"
      SrcPort		      1
      DstBlock		      "Concat"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Slice5"
      SrcPort		      1
      DstBlock		      "Concat"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Reinterpret2"
      SrcPort		      1
      DstBlock		      "Concat1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "snap_adc_we"
      SrcPort		      1
      DstBlock		      "Slice6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Step3"
      SrcPort		      1
      DstBlock		      "snap_adc_we"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice6"
      SrcPort		      1
      DstBlock		      "snap_adc"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Concat1"
      SrcPort		      1
      Points		      [-5, 0]
      DstBlock		      "snap_adc"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Reinterpret3"
      SrcPort		      1
      DstBlock		      "Concat1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Reinterpret4"
      SrcPort		      1
      DstBlock		      "Concat1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Reinterpret5"
      SrcPort		      1
      DstBlock		      "Concat1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "snap_mixer_we"
      SrcPort		      1
      Points		      [70, 0]
      DstBlock		      "Slice7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Step4"
      SrcPort		      1
      DstBlock		      "snap_mixer_we"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice7"
      SrcPort		      1
      DstBlock		      "snap_mixer"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Reinterpret6"
      SrcPort		      1
      DstBlock		      "Concat2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Reinterpret7"
      SrcPort		      1
      DstBlock		      "Concat2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Reinterpret8"
      SrcPort		      1
      DstBlock		      "Concat2"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Reinterpret9"
      SrcPort		      1
      DstBlock		      "Concat2"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Concat2"
      SrcPort		      1
      Points		      [0, -5]
      DstBlock		      "snap_mixer"
      DstPort		      1
    }
    Line {
      SrcBlock		      "c_to_ri"
      SrcPort		      2
      DstBlock		      "Gateway Out1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out1"
      SrcPort		      1
      DstBlock		      "Mixer out1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "c_to_ri"
      SrcPort		      1
      DstBlock		      "Gateway Out2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out2"
      SrcPort		      1
      DstBlock		      "Mixer out1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "rb_sma_in"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	DstBlock		"Expression"
	DstPort			1
      }
      Branch {
	DstBlock		"Delay1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "blank_radar"
      SrcPort		      1
      DstBlock		      "Slice8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice8"
      SrcPort		      1
      DstBlock		      "Expression"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Constant5"
      SrcPort		      1
      DstBlock		      "blank_radar"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Step5"
      SrcPort		      1
      DstBlock		      "rb_sma_in"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Expression"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	DstBlock		"Register1"
	DstPort			3
      }
      Branch {
	DstBlock		"posedge"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "posedge"
      SrcPort		      1
      DstBlock		      "Register1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Register1"
      SrcPort		      1
      DstBlock		      "Expression1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Constant6"
      SrcPort		      1
      DstBlock		      "ddc_en"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ddc_en"
      SrcPort		      1
      DstBlock		      "Slice2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Inverter1"
      SrcPort		      1
      Points		      [0, 15]
      DstBlock		      "Expression1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay1"
      SrcPort		      1
      DstBlock		      "Register1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      DstBlock		      "XAUI"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Slice2"
      SrcPort		      1
      DstBlock		      "Inverter1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant7"
      SrcPort		      1
      DstBlock		      "XAUI1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant8"
      SrcPort		      1
      DstBlock		      "XAUI1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Step6"
      SrcPort		      1
      DstBlock		      "tx_nvalid1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tx_nvalid1"
      SrcPort		      1
      DstBlock		      "Slice4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Inverter2"
      SrcPort		      1
      DstBlock		      "Register2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice4"
      SrcPort		      1
      DstBlock		      "Inverter2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Register2"
      SrcPort		      1
      Points		      [25, 0; 0, -30]
      DstBlock		      "XAUI1"
      DstPort		      5
    }
    Line {
      SrcBlock		      "XAUI1"
      SrcPort		      1
      DstBlock		      "Terminator6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "XAUI1"
      SrcPort		      2
      DstBlock		      "Terminator7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "XAUI1"
      SrcPort		      3
      DstBlock		      "Terminator8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "XAUI1"
      SrcPort		      4
      DstBlock		      "Terminator9"
      DstPort		      1
    }
    Line {
      SrcBlock		      "XAUI1"
      SrcPort		      5
      DstBlock		      "Terminator10"
      DstPort		      1
    }
    Line {
      SrcBlock		      "XAUI1"
      SrcPort		      6
      DstBlock		      "Terminator11"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Convert4"
      SrcPort		      1
      DstBlock		      "data_mux"
      DstPort		      1
    }
    Line {
      SrcBlock		      "data_mux"
      SrcPort		      1
      DstBlock		      "Fix16_Fix15"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant9"
      SrcPort		      1
      Points		      [20, 0]
      DstBlock		      "Concat3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Concat3"
      SrcPort		      1
      Points		      [20, 0; 0, 15]
      Branch {
	DstBlock		"XAUI"
	DstPort			3
      }
      Branch {
	Points			[0, 265]
	DstBlock		"XAUI1"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "Constant10"
      SrcPort		      1
      DstBlock		      "XAUI"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Constant11"
      SrcPort		      1
      DstBlock		      "XAUI1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Fix16_Fix15"
      SrcPort		      1
      Points		      [0, -15]
      DstBlock		      "Concat3"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Convert2"
      SrcPort		      1
      DstBlock		      "Concat3"
      DstPort		      2
    }
    Annotation {
      SID		      "201"
      Name		      "Designer: lspitler\nThe DDC mixes at 1/4 the ADC clock frequency (800 MHz)\nand FIR filters at 100 "
      "MHz.\nInput RF: 100 - 300 MHz\nOutput IF: -100 -> 100 MHz"
      Position		      [360, 193]
      DropShadow	      on
      ZOrder		      -1
    }
    Annotation {
      SID		      "202"
      Name		      "Filter:\nLP, 100 MHz Blackman-Harris"
      Position		      [760, 568]
      DropShadow	      on
      ZOrder		      -2
    }
    Annotation {
      SID		      "203"
      Name		      "iBOB Port 0: 32 bit wide"
      Position		      [1655, 580]
      DropShadow	      on
      ZOrder		      -3
    }
    Annotation {
      SID		      "204"
      Name		      "One bit counter \nfor 1/2 clock rate."
      Position		      [556, 859]
      DropShadow	      on
      ZOrder		      -4
    }
    Annotation {
      SID		      "205"
      Name		      "Generate sync pulse for system.\nPeriod set by 'sync_period' \nsoftware register"
      Position		      [164, 833]
      DropShadow	      on
      ZOrder		      -5
    }
    Annotation {
      SID		      "206"
      Name		      "iBOB LED's:\n0) sync pulse\n4 - 7) beam number"
      Position		      [571, 176]
      DropShadow	      on
      ZOrder		      -6
    }
    Annotation {
      SID		      "207"
      Name		      "Generates addresses\nfor BRAM and checks\nthat it doesn't go over\nmax BRAM address."
      Position		      [327, 837]
      DropShadow	      on
      ZOrder		      -7
    }
    Annotation {
      SID		      "208"
      Name		      "iBOB Port 1: 32 bit wide"
      Position		      [1640, 855]
      DropShadow	      on
      ZOrder		      -8
    }
  }
}
MatData {
  NumRecords		  75
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    @\"H   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    <V%V9"
    "60 =V]R:P        X   #H%   !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960   "
    "    !C;VUP:6QA=&EO;@ .    @ ,   8    (     @         %    \"     $    !     0         %  0 $P    $   \"%    8V]M<&"
    "EL871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',     "
    "      !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L      X    X    !@    @    $          4    (     0    <   "
    " !         !     '    =&%R9V5T,0 .    , $   8    (     @         %    \"     $    !     0         %  0 !P    $    "
    ".    :V5Y<P   '9A;'5E<P    X   !P    !@    @    !          4    (     0    $    !          X   !     !@    @    $ "
    "         4    (     0    L    !         !     +    2$1,($YE=&QI<W0       X   !H    !@    @    !          4    (   "
    "  0    $    !          X    X    !@    @    $          4    (     0    <    !         !     '    =&%R9V5T,0 .    ,"
    "     8    (    !          %    \"     $    !     0         0  $ ,0    X    P    !@    @    $          4    (     0"
    "    ,    !         !   P!O9F8 #@   $@    &    \"     0         !0    @    !    %P    $         $    !<   !%=F5R>7="
    "H97)E(&EN(%-U8E-Y<W1E;0 .    2     8    (    !          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T"
    ";R!\";&]C:R!-87-K<PX    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@    @1   &    \"   "
    "  (         !0    @    !     0    $         !0 $  @    !    \"    '1A<F=E=#$ #@   , 0   &    \"     (         !0  "
    "  @    !     0    $         !0 $ !X    !    = 0  &EN9F]E9&ET                             'AI;&EN>&9A;6EL>0        "
    "               '!A<G0                                  '-P965D                                 '!A8VMA9V4         "
    "                     '-Y;G1H97-I<U]T;V]L7W-G861V86YC960      '-Y;G1H97-I<U]T;V]L                     &-L;V-K7W=R87"
    "!P97)?<V=A9'9A;F-E9        &-L;V-K7W=R87!P97(                      &1I<F5C=&]R>0                           '!R;VI?"
    "='EP95]S9V%D=F%N8V5D             '!R;VI?='EP90                           %-Y;G1H7V9I;&5?<V=A9'9A;F-E9            %"
    "-Y;G1H7V9I;&4                          $EM<&Q?9FEL95]S9V%D=F%N8V5D             $EM<&Q?9FEL90                      "
    "     '1E<W1B96YC:%]S9V%D=F%N8V5D             '1E<W1B96YC:                            '-Y<V-L:U]P97)I;V0           "
    "           &1C;5]I;G!U=%]C;&]C:U]P97)I;V0          &EN8W)?;F5T;&ES=%]S9V%D=F%N8V5D         '1R:6U?=F)I='-?<V=A9'9A"
    ";F-E9            &1B;%]O=G)D7W-G861V86YC960              &-O<F5?9V5N97)A=&EO;E]S9V%D=F%N8V5D     &-O<F5?9V5N97)A=&"
    "EO;@                   ')U;E]C;W)E9V5N7W-G861V86YC960          ')U;E]C;W)E9V5N                         &1E<')E8V%T"
    "961?8V]N=')O;%]S9V%D=F%N8V5D &5V86Q?9FEE;&0                          &AA<U]A9'9A;F-E9%]C;VYT<F]L             '-G9W"
    "5I7W!O<P                           &)L;V-K7W1Y<&4                          &)L;V-K7W9E<G-I;VX                     "
    " '-G7VEC;VY?<W1A=                        '-G7VUA<VM?9&ES<&QA>0                   '-G7VQI<W1?8V]N=&5N=',           "
    "       '-G7V)L;V-K9W5I7WAM;                    &-L;V-K7VQO8P                                 .    2     8    (    "
    "!          %    \"     $    1     0         0    $0   \"!3>7-T96T@1V5N97)A=&]R          X    X    !@    @    $    "
    "      4    (     0    <    !         !     '    2VEN=&5X-P .    .     8    (    !          %    \"     $    (     "
    "0         0    \"    'AC-VLS,C5T#@   #     &    \"     0         !0    @    !     @    $         $  \" \"TS   .   "
    " .     8    (    !          %    \"     $    &     0         0    !@   &9B9S8W-@  #@   #     &    \"     0        "
    " !0    @               $         $          .    ,     8    (    !          %    \"     $    #     0         0  , "
    "6%-4  X    P    !@    @    $          4    (               !         !          #@   $     &    \"     0         !"
    "0    @    !    #0    $         $     T   !#;&]C:R!%;F%B;&5S    #@   $     &    \"     0         !0    @    !    \""
    "0    $         $     D    N+VYE=&QI<W0         #@   #     &    \"     0         !0    @               $         $ "
    "         .    2     8    (    !          %    \"     $    1     0         0    $0   %!R;VIE8W0@3F%V:6=A=&]R       "
    "   X    P    !@    @    $          4    (               !         !          #@   $     &    \"     0         !0  "
    "  @    !    #     $         $     P   !84U0@1&5F875L=',     #@   #     &    \"     0         !0    @              "
    " $         $          .    0     8    (    !          %    \"     $    ,     0         0    #    $E312!$969A=6QT<P"
    "     .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4"
    "    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $         $  \" #$"
    "P   .    ,     8    (    !          %    \"     $    \"     0         0  ( ,3    X    P    !@    @    $          4"
    "    (               !         !          #@   #     &    \"     0         !0    @               $         $       "
    "   .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4  "
    "  (               !         !          #@   $@    &    \"     0         !0    @    !    &     $         $    !@   "
    "!!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"                0         0          X   "
    " P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    "
    "           $         $          .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X    P"
    "    !@    @    $          4    (     0    $    !         !   0 P    #@   $     &    \"     0         !0    @    ! "
    "   \"P    $         $     L    M,2PM,2PM,2PM,0      #@   #@    &    \"     0         !0    @    !    !@    $      "
    "   $     8   !S>7-G96X   X    P    !@    @    $          4    (               !         !          #@   &     &   "
    " \"     0         !0    @    !    +@    $         $    \"X    U,\"PU,\"PM,2PM,2QT;VME;BQW:&ET92PP+# W-S,T+')I9VAT+"
    "\"Q;(%TL6R!=   .    \" ,   8    (    !          %    \"     $   #7 @   0         0    UP(  &9P<FEN=&8H)R<L)T-/34U%"
    "3E0Z(&)E9VEN(&EC;VX@9W)A<&AI8W,G*3L*<&%T8V@H6S @-3 @-3 @,\" P(%TL6S @,\" U,\" U,\" P(%TL6S$@,2 Q(%TI.PIP871C:\"A;,"
    "2XV,S<U(#$V+C@Q(#(W+C,Q(#,W+C@Q(#0X+C,Q(#(W+C,Q(#$R+C$S-S4@,2XV,S<U(%TL6S,V+C8U-2 S-BXV-34@-#<N,34U(#,V+C8U-2 T-RX"
    "Q-34@-#<N,34U(#0W+C$U-2 S-BXV-34@72Q;,\"XY,S,S,S,@,\"XR,#,Y,C(@,\"XQ-#$Q-S8@72D[\"G!A=&-H*%LQ,BXQ,S<U(#(W+C,Q(#$V+"
    "C@Q(#$N-C,W-2 Q,BXQ,S<U(%TL6S(V+C$U-2 R-BXQ-34@,S8N-C4U(#,V+C8U-2 R-BXQ-34@72Q;,\"XV.3@P,SD@,\"XP,S$S-S(U(# N,C$Y-"
    "C X(%TI.PIP871C:\"A;,2XV,S<U(#$V+C@Q(#(W+C,Q(#$R+C$S-S4@,2XV,S<U(%TL6S$U+C8U-2 Q-2XV-34@,C8N,34U(#(V+C$U-2 Q-2XV-3"
    "4@72Q;,\"XY,S,S,S,@,\"XR,#,Y,C(@,\"XQ-#$Q-S8@72D[\"G!A=&-H*%LQ,BXQ,S<U(#0X+C,Q(#,W+C@Q(#(W+C,Q(#$V+C@Q(#$N-C,W-2 Q"
    ",BXQ,S<U(%TL6S4N,34U(#4N,34U(#$U+C8U-2 U+C$U-2 Q-2XV-34@,34N-C4U(#4N,34U(%TL6S N-CDX,#,Y(# N,#,Q,S<R-2 P+C(Q.38P.\""
    "!=*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@9W)A<&AI8W,G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!T97AT)RD["
    "\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N('1E>'0G*3L #@   #     &    \"     0         !0    @               $    "
    "     $          .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $"
    "          4    (               !         !          #@   $ 5   &    \"     (         !0    @    !     0    $      "
    "   !0 $  P    !    &    '-H87)E9        &-O;7!I;&%T:6]N  X   \"  P  !@    @    \"          4    (     0    $    ! "
    "         4 !  3     0   (4   !C;VUP:6QA=&EO;@          8V]M<&EL871I;VY?;'5T     '-I;75L:6YK7W!E<FEO9     !I;F-R7VY"
    "E=&QI<W0         =')I;5]V8FET<P           &1B;%]O=G)D              !D97!R96-A=&5D7V-O;G1R;VP     #@   #@    &    \""
    "     0         !0    @    !    !P    $         $     <   !T87)G970Q  X    P 0  !@    @    \"          4    (     0"
    "    $    !          4 !  '     0    X   !K97ES    =F%L=65S    #@   '     &    \"     $         !0    @    !     0 "
    "   $         #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !(1$P@3F5T;&ES=       #@ "
    "  &@    &    \"     $         !0    @    !     0    $         #@   #@    &    \"     0         !0    @    !    !P "
    "   $         $     <   !T87)G970Q  X    P    !@    @    $          4    (     0    $    !         !   0 Q    #@   "
    "#     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"    "
    " $    7     0         0    %P   $5V97)Y=VAE<F4@:6X@4W5B4WES=&5M  X   !(    !@    @    $          4    (     0   !@"
    "    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @    !     P    $ "
    "        $  # &]F9@ .    8!$   8    (     @         %    \"     $    !     0         %  0 \"     $    (    =&%R9V5T"
    ",0 .    &!$   8    (     @         %    \"     $    !     0         %  0 '@    $   \"2!   :6YF;V5D:70             "
    "                >&EL:6YX9F%M:6QY                        <&%R=                                   <W!E960           "
    "                      <&%C:V%G90                              <WEN=&AE<VES7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES"
    "7W1O;VP                     8VQO8VM?=W)A<'!E<E]S9V%D=F%N8V5D        8VQO8VM?=W)A<'!E<@                      9&ER96"
    "-T;W)Y                            <')O:E]T>7!E7W-G861V86YC960             <')O:E]T>7!E                            "
    "4WEN=&A?9FEL95]S9V%D=F%N8V5D            4WEN=&A?9FEL90                          26UP;%]F:6QE7W-G861V86YC960       "
    "      26UP;%]F:6QE                            =&5S=&)E;F-H7W-G861V86YC960             =&5S=&)E;F-H                "
    "            <WES8VQK7W!E<FEO9                       9&-M7VEN<'5T7V-L;V-K7W!E<FEO9           :6YC<E]N971L:7-T7W-G86"
    "1V86YC960         =')I;5]V8FET<U]S9V%D=F%N8V5D            9&)L7V]V<F1?<V=A9'9A;F-E9               8V]R95]G96YE<F%T"
    ":6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]N                    <G5N7V-O<F5G96Y?<V=A9'9A;F-E9           <G5N7V-O<F"
    "5G96X                         9&5P<F5C871E9%]C;VYT<F]L7W-G861V86YC960 979A;%]F:65L9                           :&%S"
    "7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E?<&]S                            8FQO8VM?='EP90                        "
    "  8FQO8VM?=F5R<VEO;@                      <V=?:6-O;E]S=&%T                        <V=?;6%S:U]D:7-P;&%Y            "
    "        <V=?;&ES=%]C;VYT96YT<P                  <V=?8FQO8VMG=6E?>&UL                    8VQO8VM?;&]C              "
    "              8W)E871E7VEN=&5R9F%C95]D;V-U;65N=               #@   $@    &    \"     0         !0    @    !    $0 "
    "   $         $    !$    @4WES=&5M($=E;F5R871O<@         .    .     8    (    !          %    \"     $    '     0  "
    "       0    !P   $MI;G1E>#< #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !X8S=K,S(U"
    "= X    P    !@    @    $          4    (     0    (    !         !   @ M,P  #@   #@    &    \"     0         !0   "
    " @    !    !@    $         $     8   !F8F<V-S8   X    P    !@    @    $          4    (               !         ! "
    "         #@   #     &    \"     0         !0    @    !     P    $         $  # %A35  .    ,     8    (    !       "
    "   %    \"                0         0          X   !     !@    @    $          4    (     0    T    !         !   "
    "  -    0VQO8VL@16YA8FQE<P    X   !     !@    @    $          4    (     0    D    !         !     )    +B]N971L:7-"
    "T          X    P    !@    @    $          4    (               !         !          #@   $@    &    \"     0     "
    "    !0    @    !    $0    $         $    !$   !0<F]J96-T($YA=FEG871O<@         .    ,     8    (    !          %  "
    "  \"                0         0          X   !     !@    @    $          4    (     0    P    !         !     ,   "
    " 6%-4($1E9F%U;'1S      X    P    !@    @    $          4    (               !         !          #@   $     &    \""
    "     0         !0    @    !    #     $         $     P   !)4T4@1&5F875L=',     #@   #     &    \"     0         !0"
    "    @               $         $          .    ,     8    (    !          %    \"     $    #     0         0  , ;V9"
    "F  X    P    !@    @    $          4    (     0    (    !         !   @ Q,   #@   #     &    \"     0         !0  "
    "  @    !     @    $         $  \" #$P   .    ,     8    (    !          %    \"                0         0        "
    "  X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0   "
    " @               $         $          .    ,     8    (    !          %    \"                0         0          "
    "X   !(    !@    @    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #  "
    "   &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"     $ "
    "   #     0         0  , ;V9F  X    P    !@    @    $          4    (               !         !          #@   #    "
    " &    \"     0         !0    @    !     0    $         $  ! #     .    ,     8    (    !          %    \"     $   "
    " !     0         0  $ ,     X   !     !@    @    $          4    (     0    L    !         !     +    +3$L+3$L+3$L"
    "+3$       X    X    !@    @    $          4    (     0    8    !         !     &    <WES9V5N   .    ,     8    (  "
    "  !          %    \"                0         0          X   !@    !@    @    $          4    (     0   \"X    !  "
    "       !     N    -3 L-3 L+3$L+3$L=&]K96XL=VAI=&4L,\"PP-S<S-\"QR:6=H=\"PL6R!=+%L@70  #@    @#   &    \"     0     "
    "    !0    @    !    UP(   $         $    -<\"  !F<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&"
    "-H*%LP(#4P(#4P(# @,\"!=+%LP(# @-3 @-3 @,\"!=+%LQ(#$@,2!=*3L*<&%T8V@H6S$N-C,W-2 Q-BXX,2 R-RXS,2 S-RXX,2 T.\"XS,2 R-"
    "RXS,2 Q,BXQ,S<U(#$N-C,W-2!=+%LS-BXV-34@,S8N-C4U(#0W+C$U-2 S-BXV-34@-#<N,34U(#0W+C$U-2 T-RXQ-34@,S8N-C4U(%TL6S N.3,"
    "S,S,S(# N,C S.3(R(# N,30Q,3<V(%TI.PIP871C:\"A;,3(N,3,W-2 R-RXS,2 Q-BXX,2 Q+C8S-S4@,3(N,3,W-2!=+%LR-BXQ-34@,C8N,34U"
    "(#,V+C8U-2 S-BXV-34@,C8N,34U(%TL6S N-CDX,#,Y(# N,#,Q,S<R-2 P+C(Q.38P.\"!=*3L*<&%T8V@H6S$N-C,W-2 Q-BXX,2 R-RXS,2 Q,"
    "BXQ,S<U(#$N-C,W-2!=+%LQ-2XV-34@,34N-C4U(#(V+C$U-2 R-BXQ-34@,34N-C4U(%TL6S N.3,S,S,S(# N,C S.3(R(# N,30Q,3<V(%TI.PI"
    "P871C:\"A;,3(N,3,W-2 T.\"XS,2 S-RXX,2 R-RXS,2 Q-BXX,2 Q+C8S-S4@,3(N,3,W-2!=+%LU+C$U-2 U+C$U-2 Q-2XV-34@-2XQ-34@,34"
    "N-C4U(#$U+C8U-2 U+C$U-2!=+%LP+C8Y.# S.2 P+C S,3,W,C4@,\"XR,3DV,#@@72D[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&"
    "=R87!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@=&5X=\"<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T"
    "97AT)RD[  X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0      "
    "   !0    @               $         $          .    ,     8    (    !          %    \"                0         0  "
    "        X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    J L   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )'T9 $.    & L   "
    "8    (     @         %    \"     $    !     0         %  0 #0    $   !;    9&5F875L=',      &Y?:6YP=71S      !C;V5"
    "F9@          ;E]B:71S         '%U86YT:7IA=&EO;@!A9&1?;&%T96YC>0  ;75L=%]L871E;F-Y        #@     '   &    \"     $ "
    "        !0    @    !    &@    $         #@   #@    &    \"     0         !0    @    !    \"     $         $     @ "
    "  !N7VEN<'5T<PX    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8 "
    "   (    !          %    \"     $    &     0         0    !@   &Y?8FET<P  #@   #@    &    \"     8         !0    @ "
    "   !     0    $         \"0    @            @0 X   !     !@    @    $          4    (     0    D    !         !   "
    "  )    ;E]B:71S7V)P          X    X    !@    @    &          4    (     0    $    !          D    (            '$ "
    ".    .     8    (    !          %    \"     $    %     0         0    !0   &-O969F    #@   #@    &    \"     8    "
    "     !0    @    !     0    $         \"0    @   \":F9F9F9FY/PX    X    !@    @    $          4    (     0    8    "
    "!         !     &    ;'-H:69T   .    .     8    (    !@         %    \"     $    !     0         )    \"          "
    "  / _#@   $     &    \"     0         !0    @    !    #     $         $     P   !Q=6%N=&EZ871I;VX     #@   %     &"
    "    \"     0         !0    @    !    &@    $         $    !H   !2;W5N9\" @*'5N8FEA<V5D.B K+RT@26YF*0        X   ! "
    "    !@    @    $          4    (     0    L    !         !     +    861D7VQA=&5N8WD       X    X    !@    @    &  "
    "        4    (     0    $    !          D    (            \\#\\.    0     8    (    !          %    \"     $    , "
    "    0         0    #    &UU;'1?;&%T96YC>0     .    .     8    (    !@         %    \"     $    !     0         )  "
    "  \"             ! #@   $     &    \"     0         !0    @    !    #     $         $     P   !C;VYV7VQA=&5N8WD   "
    "  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @             0 X   !     !@    @    $  "
    "        4    (     0    \\    !         !     /    8V]E9F9?8FET7W=I9'1H  X    X    !@    @    &          4    (   "
    "  0    $    !          D    (            .4 .    0     8    (    !          %    \"     $    ,     0         0    "
    "#    &-O969F7V)I;E]P=      .    .     8    (    !@         %    \"     $    !     0         )    \"            #A "
    "#@   $     &    \"     0         !0    @    !    #0    $         $     T   !A8G-O<F)?861D97)S    #@   #     &    \""
    "     0         !0    @    !     @    $         $  \" &]N   .    0     8    (    !          %    \"     $    )     "
    "0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $    %     0         0    !"
    "0   $134#0X    #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            00 X    P @  !"
    "@    @    &          4    (     0   $     !          D      @  BX=_2CTDC[XG>Q7J'8+ OJ!5\\UAI4=R^TED*!Q&XW+X9<3T+28"
    "_M/AQ,;?_JE1 _;V BEQG('#\\UPQ,LI*03/YHNU,3'\"Q^_HF'4H#.:/+\\4;(G;(#!%OY\"!SA-H5CF_6JH#G7C?03]M LDZT=)=/Y#]AP3N/60_"
    "'SI1<U%E5C\\AP_+GF7I=OX64YX(W'G>_='R@^HFR?;\\U<:S,#4MOOWAD0Q[CO',_8<;T2R?<C3^U*B6VB:\"2/T15!X:%-H,_0LGOE+?RA[]?,3?"
    "!-AVBOVG-M1;:]Z:_Y<:Y(@6GF+_H;OR>_YF@/X@,':(.#+T_A( [&7S%R#]/(8(-DR///T\\A@@V3(\\\\_A( [&7S%R#^(#!VB#@R]/^AN_)[_F:"
    " _Y<:Y(@6GF+]IS;46VO>FOU\\Q-\\$V':*_0LGOE+?RA[])50>&A3:#/[4J);:)H)(_8<;T2R?<C3]X9$,>X[QS/TQQK,P-2V^_='R@^HFR?;^%E."
    ">\"-QYWOR'#\\N>9>EV_'SI1<U%E5C^0_8<$[CUD/VT\"R3K1TET_8ZH#G7C?03^0@<X3:%8YOPILB=L@,$6_M&'4H#.:/+^:+M3$QPL?OSW#$RRDI"
    "!,_;V BEQG('#]!3&W_ZI40/Z-P/0M)C^T^/%H*!Q&XW+XR5/-8:5'<OF)^%>H=@L\"^BX=_2CTDC[X.    .     8    (    !@         %  "
    "  \"     $    !     0         )    \"            #! #@   #@    &    \"     0         !0    @    !    \"     $     "
    "    $     @   !4<G5N8V%T90X    X    !@    @    &          4    (     0    $    !          D    (             $ .  "
    "  .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    P <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %.K*08.    , <   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"0    9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &9I"
    "<G-T7W-T86=E7VAD; !A9&1E<E]I;7          #@   % $   &    \"     $         !0    @    !    $     $         #@   #@  "
    "  &    \"     0         !0    @    !    \"     $         $     @   !N7VEN<'5T<PX    X    !@    @    &          4  "
    "  (     0    $    !          D    (            \\#\\.    .     8    (    !          %    \"     $    %     0      "
    "   0    !0   &-O969F    #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   \":F9F9F9FY/PX"
    "   !     !@    @    $          4    (     0    L    !         !     +    861D7VQA=&5N8WD       X    X    !@    @  "
    "  &          4    (     0    $    !          D    (             $ .    0     8    (    !          %    \"     $   "
    " ,     0         0    #    &UU;'1?;&%T96YC>0     .    .     8    (    !@         %    \"     $    !     0         "
    ")    \"             A #@   $     &    \"     0         !0    @    !    #P    $         $     \\   !C;V5F9E]B:71?=V"
    "ED=&@ #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            Y0 X   !     !@    @   "
    " $          4    (     0    P    !         !     ,    8V]E9F9?8FEN7W!T      X    X    !@    @    &          4    ("
    "     0    $    !          D    (            .$ .    0     8    (    !          %    \"     $    /     0         0 "
    "   #P   &9I<G-T7W-T86=E7VAD;  .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X   !   "
    "  !@    @    $          4    (     0    D    !         !     )    861D97)?:6UP          X    X    !@    @    $    "
    "      4    (     0    8    !         !     &    1F%B<FEC   .    .     8    (    !@         %    \"     $    !     "
    "0         )    \"            !! #@   %     &    \"     8         !0    @    !    !     $         \"0   \"     K1D*"
    "$!+C<OH+$4#!>4=R^@YY5=PB\"P+ZY<,6 )22/O@X    X    !@    @    &          4    (     0    $    !          D    (    "
    "         $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    "
    "\"     8         !0    @    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (    "
    " 0    $    !          D    (            .$ .    ,     8    (    !          %    \"     $    \"     0         0  ( "
    ";VX   X    X    !@    @    $          4    (     0    4    !         !     %    1%-0-#@    "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %C% @0.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           00 X    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8   "
    " (    !          %    \"     $    %     0         0    !0   $134#0X    #@   #     &    \"     0         !0    @   "
    " !     @    $         $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %C% @0.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           00 X    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8   "
    " (    !          %    \"     $    %     0         0    !0   $134#0X    #@   #     &    \"     0         !0    @   "
    " !     @    $         $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ '[\"808.    \" ( "
    "  8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@       "
    "     !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"    "
    " $         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0   "
    " @    K1D*$!+C<O@X    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    "
    "@    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D"
    "    (            .$ "
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"J[1@<.    \" ( "
    "  8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@       "
    "     !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"    "
    " $         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0   "
    " @   \"\"Q% P7E'<O@X    X    !@    @    &          4    (     0    $    !          D    (             $ .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0  "
    "  @    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !         "
    " D    (            .$ "
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ $Q\\6P4.    \" ( "
    "  8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@       "
    "     !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"    "
    " $         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0   "
    " @   \"#GE5W\"(+ O@X    X    !@    @    &          4    (     0    $    !          D    (             $ .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0  "
    "  @    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !         "
    " D    (            .$ "
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ $Y2OP,.    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@   \"Y<,6 )22/O@X    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    "
    "@    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D"
    "    (            .$ "
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    P <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  '$7P,.    , <   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"0    9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &9I"
    "<G-T7W-T86=E7VAD; !A9&1E<E]I;7          #@   % $   &    \"     $         !0    @    !    $     $         #@   #@  "
    "  &    \"     0         !0    @    !    \"     $         $     @   !N7VEN<'5T<PX    X    !@    @    &          4  "
    "  (     0    $    !          D    (            \\#\\.    .     8    (    !          %    \"     $    %     0      "
    "   0    !0   &-O969F    #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   \":F9F9F9FY/PX"
    "   !     !@    @    $          4    (     0    L    !         !     +    861D7VQA=&5N8WD       X    X    !@    @  "
    "  &          4    (     0    $    !          D    (             $ .    0     8    (    !          %    \"     $   "
    " ,     0         0    #    &UU;'1?;&%T96YC>0     .    .     8    (    !@         %    \"     $    !     0         "
    ")    \"             A #@   $     &    \"     0         !0    @    !    #P    $         $     \\   !C;V5F9E]B:71?=V"
    "ED=&@ #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            Y0 X   !     !@    @   "
    " $          4    (     0    P    !         !     ,    8V]E9F9?8FEN7W!T      X    X    !@    @    &          4    ("
    "     0    $    !          D    (            .$ .    0     8    (    !          %    \"     $    /     0         0 "
    "   #P   &9I<G-T7W-T86=E7VAD;  .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X   !   "
    "  !@    @    $          4    (     0    D    !         !     )    861D97)?:6UP          X    X    !@    @    $    "
    "      4    (     0    8    !         !     &    1F%B<FEC   .    .     8    (    !@         %    \"     $    !     "
    "0         )    \"            !! #@   %     &    \"     8         !0    @    !    !     $         \"0   \"     W<#<"
    "CJZ03/V] =-;AQQP_I@:V).F5$#\\$DY<,,H_M/@X    X    !@    @    &          4    (     0    $    !          D    (    "
    "         $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    "
    "\"     8         !0    @    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (    "
    " 0    $    !          D    (            .$ .    ,     8    (    !          %    \"     $    \"     0         0  ( "
    ";VX   X    X    !@    @    $          4    (     0    4    !         !     %    1%-0-#@    "
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %C% @0.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           00 X    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8   "
    " (    !          %    \"     $    %     0         0    !0   $134#0X    #@   #     &    \"     0         !0    @   "
    " !     @    $         $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %C% @0.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           00 X    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8   "
    " (    !          %    \"     $    %     0         0    !0   $134#0X    #@   #     &    \"     0         !0    @   "
    " !     @    $         $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $   F[ 0.    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@    W<#<CJZ03/PX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8 "
    "   (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    @"
    "    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D "
    "   (            .$ "
  }
  DataRecord {
    Tag			    DataTag16
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ,$:= $.    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@   !O0'36X<<</PX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8 "
    "   (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    @"
    "    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D "
    "   (            .$ "
  }
  DataRecord {
    Tag			    DataTag17
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !X0B00.    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@   \"F!K8DZ940/PX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    "
    "@    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D"
    "    (            .$ "
  }
  DataRecord {
    Tag			    DataTag18
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +EDH@$.    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@    $DY<,,H_M/@X    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8 "
    "   (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    @"
    "    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D "
    "   (            .$ "
  }
  DataRecord {
    Tag			    DataTag19
    Data		    "  %)30     .    P <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !]E/0$.    , <   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"0    9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &9I"
    "<G-T7W-T86=E7VAD; !A9&1E<E]I;7          #@   % $   &    \"     $         !0    @    !    $     $         #@   #@  "
    "  &    \"     0         !0    @    !    \"     $         $     @   !N7VEN<'5T<PX    X    !@    @    &          4  "
    "  (     0    $    !          D    (            \\#\\.    .     8    (    !          %    \"     $    %     0      "
    "   0    !0   &-O969F    #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   \":F9F9F9FY/PX"
    "   !     !@    @    $          4    (     0    L    !         !     +    861D7VQA=&5N8WD       X    X    !@    @  "
    "  &          4    (     0    $    !          D    (             $ .    0     8    (    !          %    \"     $   "
    " ,     0         0    #    &UU;'1?;&%T96YC>0     .    .     8    (    !@         %    \"     $    !     0         "
    ")    \"             A #@   $     &    \"     0         !0    @    !    #P    $         $     \\   !C;V5F9E]B:71?=V"
    "ED=&@ #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            Y0 X   !     !@    @   "
    " $          4    (     0    P    !         !     ,    8V]E9F9?8FEN7W!T      X    X    !@    @    &          4    ("
    "     0    $    !          D    (            .$ .    0     8    (    !          %    \"     $    /     0         0 "
    "   #P   &9I<G-T7W-T86=E7VAD;  .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X   !   "
    "  !@    @    $          4    (     0    D    !         !     )    861D97)?:6UP          X    X    !@    @    $    "
    "      4    (     0    8    !         !     &    1F%B<FEC   .    .     8    (    !@         %    \"     $    !     "
    "0         )    \"            !! #@   %     &    \"     8         !0    @    !    !     $         \"0   \"    \"SWX"
    "=!:%8YOTMPT68H,$6_19G3AC^:/+\\Y7T_HLPL?OPX    X    !@    @    &          4    (     0    $    !          D    (   "
    "          $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &   "
    " \"     8         !0    @    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (   "
    "  0    $    !          D    (            .$ .    ,     8    (    !          %    \"     $    \"     0         0  ("
    " ;VX   X    X    !@    @    $          4    (     0    4    !         !     %    1%-0-#@    "
  }
  DataRecord {
    Tag			    DataTag20
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %C% @0.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           00 X    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8   "
    " (    !          %    \"     $    %     0         0    !0   $134#0X    #@   #     &    \"     0         !0    @   "
    " !     @    $         $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag21
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %C% @0.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           00 X    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8   "
    " (    !          %    \"     $    %     0         0    !0   $134#0X    #@   #     &    \"     0         !0    @   "
    " !     @    $         $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag22
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ #U SP4.    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@   \"SWX=!:%8YOPX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    "
    "@    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D"
    "    (            .$ "
  }
  DataRecord {
    Tag			    DataTag23
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ $.%3 (.    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@   !+<-%F*#!%OPX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8 "
    "   (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    @"
    "    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D "
    "   (            .$ "
  }
  DataRecord {
    Tag			    DataTag24
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *?!&@ .    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@   !%F=.&/YH\\OPX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    "
    "@    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D"
    "    (            .$ "
  }
  DataRecord {
    Tag			    DataTag25
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .>9#04.    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@    Y7T_HLPL?OPX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8 "
    "   (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    @"
    "    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D "
    "   (            .$ "
  }
  DataRecord {
    Tag			    DataTag26
    Data		    "  %)30     .    P <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .K!P (.    , <   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"0    9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &9I"
    "<G-T7W-T86=E7VAD; !A9&1E<E]I;7          #@   % $   &    \"     $         !0    @    !    $     $         #@   #@  "
    "  &    \"     0         !0    @    !    \"     $         $     @   !N7VEN<'5T<PX    X    !@    @    &          4  "
    "  (     0    $    !          D    (            \\#\\.    .     8    (    !          %    \"     $    %     0      "
    "   0    !0   &-O969F    #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   \":F9F9F9FY/PX"
    "   !     !@    @    $          4    (     0    L    !         !     +    861D7VQA=&5N8WD       X    X    !@    @  "
    "  &          4    (     0    $    !          D    (             $ .    0     8    (    !          %    \"     $   "
    " ,     0         0    #    &UU;'1?;&%T96YC>0     .    .     8    (    !@         %    \"     $    !     0         "
    ")    \"             A #@   $     &    \"     0         !0    @    !    #P    $         $     \\   !C;V5F9E]B:71?=V"
    "ED=&@ #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            Y0 X   !     !@    @   "
    " $          4    (     0    P    !         !     ,    8V]E9F9?8FEN7W!T      X    X    !@    @    &          4    ("
    "     0    $    !          D    (            .$ .    0     8    (    !          %    \"     $    /     0         0 "
    "   #P   &9I<G-T7W-T86=E7VAD;  .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X   !   "
    "  !@    @    $          4    (     0    D    !         !     )    861D97)?:6UP          X    X    !@    @    $    "
    "      4    (     0    8    !         !     &    1F%B<FEC   .    .     8    (    !@         %    \"     $    !     "
    "0         )    \"            !! #@   %     &    \"     8         !0    @    !    !     $         \"0   \"    #M<@\""
    "S,656/X1+(E;:/60_#IH\"/N3273^UAR![>]]!/PX    X    !@    @    &          4    (     0    $    !          D    (    "
    "         $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    "
    "\"     8         !0    @    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (    "
    " 0    $    !          D    (            .$ .    ,     8    (    !          %    \"     $    \"     0         0  ( "
    ";VX   X    X    !@    @    $          4    (     0    4    !         !     %    1%-0-#@    "
  }
  DataRecord {
    Tag			    DataTag27
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %C% @0.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           00 X    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8   "
    " (    !          %    \"     $    %     0         0    !0   $134#0X    #@   #     &    \"     0         !0    @   "
    " !     @    $         $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag28
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %C% @0.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           00 X    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8   "
    " (    !          %    \"     $    %     0         0    !0   $134#0X    #@   #     &    \"     0         !0    @   "
    " !     @    $         $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag29
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *[]/P .    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@   #M<@\"S,656/PX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    "
    "@    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D"
    "    (            .$ "
  }
  DataRecord {
    Tag			    DataTag30
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )74HP0.    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@   \"$2R)6VCUD/PX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    "
    "@    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D"
    "    (            .$ "
  }
  DataRecord {
    Tag			    DataTag31
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ,7[Q0<.    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@    .F@(^Y-)=/PX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8 "
    "   (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    @"
    "    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D "
    "   (            .$ "
  }
  DataRecord {
    Tag			    DataTag32
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ -MJ( 8.    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@   \"UAR![>]]!/PX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    "
    "@    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D"
    "    (            .$ "
  }
  DataRecord {
    Tag			    DataTag33
    Data		    "  %)30     .    P <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !$B7  .    , <   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"0    9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &9I"
    "<G-T7W-T86=E7VAD; !A9&1E<E]I;7          #@   % $   &    \"     $         !0    @    !    $     $         #@   #@  "
    "  &    \"     0         !0    @    !    \"     $         $     @   !N7VEN<'5T<PX    X    !@    @    &          4  "
    "  (     0    $    !          D    (            \\#\\.    .     8    (    !          %    \"     $    %     0      "
    "   0    !0   &-O969F    #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   \":F9F9F9FY/PX"
    "   !     !@    @    $          4    (     0    L    !         !     +    861D7VQA=&5N8WD       X    X    !@    @  "
    "  &          4    (     0    $    !          D    (             $ .    0     8    (    !          %    \"     $   "
    " ,     0         0    #    &UU;'1?;&%T96YC>0     .    .     8    (    !@         %    \"     $    !     0         "
    ")    \"             A #@   $     &    \"     0         !0    @    !    #P    $         $     \\   !C;V5F9E]B:71?=V"
    "ED=&@ #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            Y0 X   !     !@    @   "
    " $          4    (     0    P    !         !     ,    8V]E9F9?8FEN7W!T      X    X    !@    @    &          4    ("
    "     0    $    !          D    (            .$ .    0     8    (    !          %    \"     $    /     0         0 "
    "   #P   &9I<G-T7W-T86=E7VAD;  .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X   !   "
    "  !@    @    $          4    (     0    D    !         !     )    861D97)?:6UP          X    X    !@    @    $    "
    "      4    (     0    8    !         !     &    1F%B<FEC   .    .     8    (    !@         %    \"     $    !     "
    "0         )    \"            !! #@   %     &    \"     8         !0    @    !    !     $         \"0   \"    \"75D"
    "/B'DMOOT_4+99]LGV_T4FECD0>=[_\\<RQ*9'I=OPX    X    !@    @    &          4    (     0    $    !          D    (   "
    "          $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &   "
    " \"     8         !0    @    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (   "
    "  0    $    !          D    (            .$ .    ,     8    (    !          %    \"     $    \"     0         0  ("
    " ;VX   X    X    !@    @    $          4    (     0    4    !         !     %    1%-0-#@    "
  }
  DataRecord {
    Tag			    DataTag34
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %C% @0.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           00 X    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8   "
    " (    !          %    \"     $    %     0         0    !0   $134#0X    #@   #     &    \"     0         !0    @   "
    " !     @    $         $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag35
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %C% @0.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           00 X    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8   "
    " (    !          %    \"     $    %     0         0    !0   $134#0X    #@   #     &    \"     0         !0    @   "
    " !     @    $         $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag36
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ #E]* <.    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@   \"75D/B'DMOOPX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    "
    "@    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D"
    "    (            .$ "
  }
  DataRecord {
    Tag			    DataTag37
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ (EQF0,.    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@   !/U\"V6?;)]OPX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    "
    "@    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D"
    "    (            .$ "
  }
  DataRecord {
    Tag			    DataTag38
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +SX*P0.    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@   #12:6.1!YWOPX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8 "
    "   (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    @"
    "    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D "
    "   (            .$ "
  }
  DataRecord {
    Tag			    DataTag39
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ 'A\"R 8.    \" ( "
    "  8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@       "
    "     !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"    "
    " $         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0   "
    " @   #\\<RQ*9'I=OPX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     "
    "8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0   "
    " @    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          "
    "D    (            .$ "
  }
  DataRecord {
    Tag			    DataTag40
    Data		    "  %)30     .    P <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ $0B@@<.    , <   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"0    9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &9I"
    "<G-T7W-T86=E7VAD; !A9&1E<E]I;7          #@   % $   &    \"     $         !0    @    !    $     $         #@   #@  "
    "  &    \"     0         !0    @    !    \"     $         $     @   !N7VEN<'5T<PX    X    !@    @    &          4  "
    "  (     0    $    !          D    (            \\#\\.    .     8    (    !          %    \"     $    %     0      "
    "   0    !0   &-O969F    #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   \":F9F9F9FY/PX"
    "   !     !@    @    $          4    (     0    L    !         !     +    861D7VQA=&5N8WD       X    X    !@    @  "
    "  &          4    (     0    $    !          D    (             $ .    0     8    (    !          %    \"     $   "
    " ,     0         0    #    &UU;'1?;&%T96YC>0     .    .     8    (    !@         %    \"     $    !     0         "
    ")    \"             A #@   $     &    \"     0         !0    @    !    #P    $         $     \\   !C;V5F9E]B:71?=V"
    "ED=&@ #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            Y0 X   !     !@    @   "
    " $          4    (     0    P    !         !     ,    8V]E9F9?8FEN7W!T      X    X    !@    @    &          4    ("
    "     0    $    !          D    (            .$ .    0     8    (    !          %    \"     $    /     0         0 "
    "   #P   &9I<G-T7W-T86=E7VAD;  .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X   !   "
    "  !@    @    $          4    (     0    D    !         !     )    861D97)?:6UP          X    X    !@    @    $    "
    "      4    (     0    8    !         !     &    1F%B<FEC   .    .     8    (    !@         %    \"     $    !     "
    "0         )    \"            !! #@   %     &    \"     8         !0    @    !    !     $         \"0   \"    !K/8W"
    "%@#:#/RQ^4UBIH)(_ZLIG>1[<C3_RU'[&X+QS/PX    X    !@    @    &          4    (     0    $    !          D    (     "
    "        $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \""
    "     8         !0    @    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0"
    "    $    !          D    (            .$ .    ,     8    (    !          %    \"     $    \"     0         0  ( ;V"
    "X   X    X    !@    @    $          4    (     0    4    !         !     %    1%-0-#@    "
  }
  DataRecord {
    Tag			    DataTag41
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %C% @0.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           00 X    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8   "
    " (    !          %    \"     $    %     0         0    !0   $134#0X    #@   #     &    \"     0         !0    @   "
    " !     @    $         $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag42
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %C% @0.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           00 X    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8   "
    " (    !          %    \"     $    %     0         0    !0   $134#0X    #@   #     &    \"     0         !0    @   "
    " !     @    $         $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag43
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )?XY 0.    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@   !K/8W%@#:#/PX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8 "
    "   (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    @"
    "    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D "
    "   (            .$ "
  }
  DataRecord {
    Tag			    DataTag44
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *>!( ,.    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@    L?E-8J:\"2/PX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    "
    "@    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D"
    "    (            .$ "
  }
  DataRecord {
    Tag			    DataTag45
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  TT\\@(.    \" ( "
    "  8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@       "
    "     !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"    "
    " $         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0   "
    " @   #JRF=Y'MR-/PX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    "
    "@    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D"
    "    (            .$ "
  }
  DataRecord {
    Tag			    DataTag46
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ (3',@8.    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@   #RU'[&X+QS/PX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8 "
    "   (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    @"
    "    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D "
    "   (            .$ "
  }
  DataRecord {
    Tag			    DataTag47
    Data		    "  %)30     .    P <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .1 L@ .    , <   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"0    9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &9I"
    "<G-T7W-T86=E7VAD; !A9&1E<E]I;7          #@   % $   &    \"     $         !0    @    !    $     $         #@   #@  "
    "  &    \"     0         !0    @    !    \"     $         $     @   !N7VEN<'5T<PX    X    !@    @    &          4  "
    "  (     0    $    !          D    (            \\#\\.    .     8    (    !          %    \"     $    %     0      "
    "   0    !0   &-O969F    #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   \":F9F9F9FY/PX"
    "   !     !@    @    $          4    (     0    L    !         !     +    861D7VQA=&5N8WD       X    X    !@    @  "
    "  &          4    (     0    $    !          D    (             $ .    0     8    (    !          %    \"     $   "
    " ,     0         0    #    &UU;'1?;&%T96YC>0     .    .     8    (    !@         %    \"     $    !     0         "
    ")    \"             A #@   $     &    \"     0         !0    @    !    #P    $         $     \\   !C;V5F9E]B:71?=V"
    "ED=&@ #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            Y0 X   !     !@    @   "
    " $          4    (     0    P    !         !     ,    8V]E9F9?8FEN7W!T      X    X    !@    @    &          4    ("
    "     0    $    !          D    (            .$ .    0     8    (    !          %    \"     $    /     0         0 "
    "   #P   &9I<G-T7W-T86=E7VAD;  .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X   !   "
    "  !@    @    $          4    (     0    D    !         !     )    861D97)?:6UP          X    X    !@    @    $    "
    "      4    (     0    8    !         !     &    1F%B<FEC   .    .     8    (    !@         %    \"     $    !     "
    "0         )    \"            !! #@   %     &    \"     8         !0    @    !    !     $         \"0   \"     LU)K"
    "F':>8OPX0S-'C]Z:_F2SN/S(=HK^;K;SD?_*'OPX    X    !@    @    &          4    (     0    $    !          D    (     "
    "        $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \""
    "     8         !0    @    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0"
    "    $    !          D    (            .$ .    ,     8    (    !          %    \"     $    \"     0         0  ( ;V"
    "X   X    X    !@    @    $          4    (     0    4    !         !     %    1%-0-#@    "
  }
  DataRecord {
    Tag			    DataTag48
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %C% @0.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           00 X    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8   "
    " (    !          %    \"     $    %     0         0    !0   $134#0X    #@   #     &    \"     0         !0    @   "
    " !     @    $         $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag49
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %C% @0.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           00 X    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8   "
    " (    !          %    \"     $    %     0         0    !0   $134#0X    #@   #     &    \"     0         !0    @   "
    " !     @    $         $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag50
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %R9P@,.    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@    LU)KF':>8OPX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8 "
    "   (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    @"
    "    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D "
    "   (            .$ "
  }
  DataRecord {
    Tag			    DataTag51
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ 'K*GP,.    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@    .$,S1X_>FOPX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8 "
    "   (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    @"
    "    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D "
    "   (            .$ "
  }
  DataRecord {
    Tag			    DataTag52
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ (-XQ ,.    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@   \"9+.X_,AVBOPX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    "
    "@    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D"
    "    (            .$ "
  }
  DataRecord {
    Tag			    DataTag53
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ( ;D 0.    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@   \";K;SD?_*'OPX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    "
    "@    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D"
    "    (            .$ "
  }
  DataRecord {
    Tag			    DataTag54
    Data		    "  %)30     .    P <   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /H!3P,.    , <   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   \"0    9&5F875L=',          &Y?:6YP=71S      "
    "    !C;V5F9@              ;75L=%]L871E;F-Y     &%D9%]L871E;F-Y      !C;V5F9E]B:71?=VED=&@ 8V]E9F9?8FEN7W!T     &9I"
    "<G-T7W-T86=E7VAD; !A9&1E<E]I;7          #@   % $   &    \"     $         !0    @    !    $     $         #@   #@  "
    "  &    \"     0         !0    @    !    \"     $         $     @   !N7VEN<'5T<PX    X    !@    @    &          4  "
    "  (     0    $    !          D    (            \\#\\.    .     8    (    !          %    \"     $    %     0      "
    "   0    !0   &-O969F    #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   \":F9F9F9FY/PX"
    "   !     !@    @    $          4    (     0    L    !         !     +    861D7VQA=&5N8WD       X    X    !@    @  "
    "  &          4    (     0    $    !          D    (             $ .    0     8    (    !          %    \"     $   "
    " ,     0         0    #    &UU;'1?;&%T96YC>0     .    .     8    (    !@         %    \"     $    !     0         "
    ")    \"             A #@   $     &    \"     0         !0    @    !    #P    $         $     \\   !C;V5F9E]B:71?=V"
    "ED=&@ #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            Y0 X   !     !@    @   "
    " $          4    (     0    P    !         !     ,    8V]E9F9?8FEN7W!T      X    X    !@    @    &          4    ("
    "     0    $    !          D    (            .$ .    0     8    (    !          %    \"     $    /     0         0 "
    "   #P   &9I<G-T7W-T86=E7VAD;  .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X   !   "
    "  !@    @    $          4    (     0    D    !         !     )    861D97)?:6UP          X    X    !@    @    $    "
    "      4    (     0    8    !         !     &    1F%B<FEC   .    .     8    (    !@         %    \"     $    !     "
    "0         )    \"            !! #@   %     &    \"     8         !0    @    !    !     $         \"0   \"    \"DB "
    "RK>\"///Z&^94Z7Q<@_([X3LUX,O3\\+1B5U IJ@/PX    X    !@    @    &          4    (     0    $    !          D    (  "
    "           $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &  "
    "  \"     8         !0    @    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (  "
    "   0    $    !          D    (            .$ .    ,     8    (    !          %    \"     $    \"     0         0  "
    "( ;VX   X    X    !@    @    $          4    (     0    4    !         !     %    1%-0-#@    "
  }
  DataRecord {
    Tag			    DataTag55
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %C% @0.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           00 X    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8   "
    " (    !          %    \"     $    %     0         0    !0   $134#0X    #@   #     &    \"     0         !0    @   "
    " !     @    $         $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag56
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %C% @0.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           00 X    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8   "
    " (    !          %    \"     $    %     0         0    !0   $134#0X    #@   #     &    \"     0         !0    @   "
    " !     @    $         $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag57
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  V\\SP(.    \" ( "
    "  8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@       "
    "     !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"    "
    " $         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0   "
    " @   \"DB RK>\"///PX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0  "
    "  @    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !         "
    " D    (            .$ "
  }
  DataRecord {
    Tag			    DataTag58
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ,#2- <.    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@   \"AOF5.E\\7(/PX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     "
    "8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0   "
    " @    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          "
    "D    (            .$ "
  }
  DataRecord {
    Tag			    DataTag59
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *U'DP .    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@    COA.S7@R]/PX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8 "
    "   (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    @"
    "    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D "
    "   (            .$ "
  }
  DataRecord {
    Tag			    DataTag60
    Data		    "  %)30     .    F (   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ -U0)08.    \" (  "
    " 8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          &9A8W1O<@        "
    "    !A9&1?;&%T96YC>0      ;75L=%]L871E;F-Y     &-O969F7V)I=%]W:61T: !C;V5F9E]B:6Y?<'0     #@   \"@    &    \"     "
    "$         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@    +1B5U IJ@/PX    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8 "
    "   (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    \"     8         !0    @"
    "    !     0    $         \"0    @            Y0 X    X    !@    @    &          4    (     0    $    !          D "
    "   (            .$ "
  }
  DataRecord {
    Tag			    DataTag61
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &Q&@@(.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8   "
    " (    !          %    \"     $    %     0         0    !0   $134#0X    #@   #     &    \"     0         !0    @   "
    " !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag62
    Data		    "  %)30     .    2 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &Q&@@(.    N ,   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !0    9&5F875L=',          &Y?:6YP=71S       "
    "   !L871E;F-Y            861D97)?:6UP         &9I<G-T7W-T86=E7VAD;  .    , (   8    (     0         %    \"     $ "
    "   (     0         .    .     8    (    !          %    \"     $    (     0         0    \"    &Y?:6YP=71S#@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4 "
    "   (     0    <    !         !     '    ;&%T96YC>0 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   $     &    \"     0         !0    @    !    #P    $         $     \\   !F:7)S=%]S=&%G"
    "95]H9&P #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !        "
    "  %    \"     $    )     0         0    \"0   &%D9&5R7VEM<          .    .     8    (    !          %    \"     $ "
    "   &     0         0    !@   $9A8G)I8P  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "           @0 X    X    !@    @    &          4    (     0    $    !          D    (             $ .    .     8   "
    " (    !          %    \"     $    %     0         0    !0   $134#0X    #@   #     &    \"     0         !0    @   "
    " !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag63
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag64
    Data		    "  %)30     .    : 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %IX(@$.    V ,   "
    "8    (     @         %    \"     $    !     0         %  0 #0    $   !;    9&5F875L=',      &9R97%?9&EV      !F<F5"
    "Q            ;G-T<F5A;7,      &Y?8FET<P        !B<F%M7VQA=&5N8WD ;75L=%]L871E;F-Y        #@   +@!   &    \"     $ "
    "        !0    @    !    !@    $         #@   #@    &    \"     0         !0    @    !    !@    $         $     8  "
    " !N7V)I=',   X    X    !@    @    &          4    (     0    $    !          D    (            ($ .    0     8    "
    "(    !          %    \"     $    ,     0         0    #    &)R86U?;&%T96YC>0     .    .     8    (    !@         %"
    "    \"     $    !     0         )    \"             ! #@   $     &    \"     0         !0    @    !    #     $    "
    "     $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
    "        (0 X    X    !@    @    &          4    (     0    $    !          D    (            $$ .    .     8    ( "
    "   !@         %    \"     $    !     0         )    \"            / _#@   #@    &    \"     8         !0    @    !"
    "     0    $         \"0    @            00 X    X    !@    @    &          4    (     0    $    !          D    ( "
    "           ($ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    & "
    "   \"     8         !0    @    !     0    $         \"0    @            (0 "
  }
  DataRecord {
    Tag			    DataTag65
    Data		    "  %)30     .    \\ ,   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /\"#C $.    8 , "
    "  8    (     @         %    \"     $    !     0         %  0 \"0    $    V    9&5F875L=', 9G)E<5]D:78 9G)E<0      "
    ";G5M7VQO    ;E]B:71S    ;&%T96YC>0     .    J $   8    (     0         %    \"     $    &     0         .    .    "
    " 8    (    !          %    \"     $    &     0         0    !@   &YU;5]L;P  #@   #@    &    \"     8         !0   "
    " @    !     0    $         \"0    @           #P/PX    X    !@    @    $          4    (     0    8    !         !"
    "     &    ;E]B:71S   .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   "
    "#@    &    \"     0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          "
    "4    (     0    $    !          D    (             $ .    .     8    (    !@         %    \"     $    !     0     "
    "    )    \"            !! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/P"
    "X    X    !@    @    &          4    (     0    $    !          D    (            $$ .    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag66
    Data		    "  %)30     .    F $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  SK&04.    \" $  "
    " 8    (     @         %    \"     $    !     0         %  0 \"0    $    ;    9&5F875L=', ;E]B:71S    <&AA<V4      "
    "      .    *     8    (     0         %    \"                0         .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @               "
  }
  DataRecord {
    Tag			    DataTag67
    Data		    "  %)30     .    F $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &L:,08.    \" $  "
    " 8    (     @         %    \"     $    !     0         %  0 \"0    $    ;    9&5F875L=', ;E]B:71S    <&AA<V4      "
    "      .    *     8    (     0         %    \"                0         .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @   \"GZ$@N_R'Y/P"
  }
  DataRecord {
    Tag			    DataTag68
    Data		    "  %)30     .    F $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  ?OF $.    \" $  "
    " 8    (     @         %    \"     $    !     0         %  0 \"0    $    ;    9&5F875L=', ;E]B:71S    <&AA<V4      "
    "      .    *     8    (     0         %    \"                0         .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @   \"GZ$@N_R$)0 "
  }
  DataRecord {
    Tag			    DataTag69
    Data		    "  %)30     .    F $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +IV4 ,.    \" $  "
    " 8    (     @         %    \"     $    !     0         %  0 \"0    $    ;    9&5F875L=', ;E]B:71S    <&AA<V4      "
    "      .    *     8    (     0         %    \"                0         .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @   !]KK9B?]D20 "
  }
  DataRecord {
    Tag			    DataTag70
    Data		    "  %)30     .    4 $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ $-8+0 .    P     "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', ;&%T96YC>0          #@   \""
    "@    &    \"     $         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @            (0 "
  }
  DataRecord {
    Tag			    DataTag71
    Data		    "  %)30     .    4 $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ $-8+0 .    P     "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', ;&%T96YC>0          #@   \""
    "@    &    \"     $         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @            (0 "
  }
  DataRecord {
    Tag			    DataTag72
    Data		    "  %)30     .    4 $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ $-8+0 .    P     "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', ;&%T96YC>0          #@   \""
    "@    &    \"     $         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @            (0 "
  }
  DataRecord {
    Tag			    DataTag73
    Data		    "  %)30     .    4 $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ $-8+0 .    P     "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', ;&%T96YC>0          #@   \""
    "@    &    \"     $         !0    @               $         #@   #@    &    \"     8         !0    @    !     0    "
    "$         \"0    @            (0 "
  }
  DataRecord {
    Tag			    DataTag74
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
}
