Speeding up technology-independent timing optimization by network partitioning.	Rajat Aggarwal,Rajeev Murgai,Masahiro Fujita	10.1109/ICCAD.1997.643375
A signature based approach to regularity extraction.	Srinivasa Rao Arikati,Ravi Varadarajan	10.1109/ICCAD.1997.643592
Fast power estimation for deterministic input streams.	Luca Benini,Giovanni De Micheli,Enrico Macii,Massimo Poncino,Riccardo Scarsi	10.1109/ICCAD.1997.643582
The disjunctive decomposition of logic functions.	Valeria Bertacco,Maurizio Damiani	10.1109/ICCAD.1997.643371
Resource sharing in hierarchical synthesis.	Oliver Bringmann 0001,Wolfgang Rosenstiel	10.1109/ICCAD.1997.643537
Logic synthesis for large pass transistor circuits.	Premal Buch,Amit Narayan,A. Richard Newton,Alberto L. Sangiovanni-Vincentelli	10.1109/ICCAD.1997.643609
Adaptive methods for netlist partitioning.	Wray L. Buntine,Lixin Su,A. Richard Newton,Andrew Mayer	10.1109/ICCAD.1997.643547
Modeling and synthesis of behavior, control and dataflow (tutorial).	Raul Camposano,Andrew Seawright,Joseph Buck	10.1109/ICCAD.1997.10005
Trace driven logic synthesis - application to power minimization.	Luca P. Carloni,Patrick C. McGeer,Alexander Saldanha,Alberto L. Sangiovanni-Vincentelli	10.1109/ICCAD.1997.643598
Approximate algorithms for time separation of events.	Supratik Chakraborty,David L. Dill	10.1109/ICCAD.1997.643520
Hierarchical partitioning for field-programmable systems.	Vi Chi Chan,David Lewis	10.1109/ICCAD.1997.643571
PHDD: an efficient graph representation for floating point circuit verification.	Yirng-An Chen,Randal E. Bryant	10.1109/ICCAD.1997.643251
GOLDENGATE: a fast and accurate bridging fault simulator under a hybrid logic/IDDQ testing environment.	Tzuhao Chen,Ibrahim N. Hajj	10.1109/ICCAD.1997.643594
High-level scheduling model and control synthesis for a broad range of design applications.	Chih-Tung Chen,Kayhan Küçükçakar	10.1109/ICCAD.1997.643526
Power sensitivity - a new method to estimate power dissipation considering uncertain specifications of primary inputs.	Zhanping Chen,Kaushik Roy 0001,Tan-Li Chou	10.1109/ICCAD.1997.643276
BIST TPG for faults in system backplanes.	Chen-Huan Chiang,Sandeep K. Gupta	10.1109/ICCAD.1997.643568
A new approach to simultaneous buffer insertion and wire sizing.	Chris C. N. Chu,D. F. Wong 0001	10.1109/ICCAD.1997.643602
Global interconnect sizing and spacing with consideration of coupling capacitance.	Jason Cong,Lei He 0001,Cheng-Kok Koh,David Zhigang Pan	10.1109/ICCAD.1997.643604
Interconnect layout optimization under higher-order RLC model.	Jason Cong,Cheng-Kok Koh	10.1109/ICCAD.1997.643617
Large scale circuit partitioning with loose/stable net removal and signal flow based clustering.	Jason Cong,Honching Peter Li,Sung Kyu Lim,Toshiyuki Shibuya,Dongmin Xu	10.1109/ICCAD.1997.643573
Interconnect design for deep submicron ICs.	Jason Cong,David Zhigang Pan,Lei He 0001,Cheng-Kok Koh,Kei-Yong Khoo	
Circuit optimization via adjoint Lagrangians.	Andrew R. Conn,Ruud A. Haring,Chandramouli Visweswariah,Chai Wah Wu	10.1109/ICCAD.1997.643532
Decomposition and technology mapping of speed-independent circuits using Boolean relations.	Jordi Cortadella,Michael Kishinevsky,Alex Kondratyev,Luciano Lavagno,Enric Pastor,Alexandre Yakovlev	10.1109/ICCAD.1997.643524
Critical technologies and methodologies for systems-on-chips (tutorial).	Wayne Wei-Ming Dai,Howard L. Kalter,Rob Roy,Wayne H. Wolf	10.1109/ICCAD.1997.10007
Efficient circuit partitioning to extend cycle simulation beyond synchronous circuits.	Charles J. DeVane	10.1109/ICCAD.1997.643400
Efficient coupled noise estimation for on-chip interconnects.	Anirudh Devgan	10.1109/ICCAD.1997.643399
Timing analysis and optimization: from devices to systems (tutorial).	Anirudh Devgan,Leon Stok,Sandip Kundu	10.1109/ICCAD.1997.10006
Performance analysis of a system of communicating processes.	Sujit Dey,Surendra Bommu	10.1109/ICCAD.1997.643599
MOGAC: a multiobjective genetic algorithm for the co-synthesis of hardware-software embedded systems.	Robert P. Dick,Niraj K. Jha	10.1109/ICCAD.1997.643589
Partitioning around roadblocks: tackling constraints with intermediate relaxations.	Shantanu Dutt,Halim Theny	10.1109/ICCAD.1997.643546
A block rational Arnoldi algorithm for multipoint passive model-order reduction of multiport RLC networks.	Ibrahim M. Elfadel,David D. Ling	10.1109/ICCAD.1997.643368
A hierarchical decomposition methodology for multistage clock circuits.	Gary Ellis,Lawrence T. Pileggi,Rob A. Rutenbar	10.1109/ICCAD.1997.643530
Replication for logic bipartitioning.	Morgan Enos,Scott Hauck,Majid Sarrafzadeh	10.1109/ICCAD.1997.643542
Embedded program timing analysis based on path clustering and architecture classification.	Rolf Ernst,Wei Ye 0002	10.1109/ICCAD.1997.643600
Circuit noise evaluation by Padé approximation based model-reduction techniques.	Peter Feldmann,Roland W. Freund	10.1109/ICCAD.1997.643388
OPTIMIST: state minimization for optimal 2-level logic implementation.	Robert M. Fuhrer,Steven M. Nowick	10.1109/ICCAD.1997.643536
Optimal shape function for a bi-directional wire under Elmore delay model.	Youxin Gao,D. F. Wong 0001	10.1109/ICCAD.1997.643603
Library-less synthesis for static CMOS combinational logic circuits.	Sergey Gavrilov,Alexey Glebov,Satyamurthy Pullela,S. C. Moore,Abhijit Dharchoudhury,Rajendran Panda,Gopalakrishnan Vijayan,David T. Blaauw	10.1109/ICCAD.1997.643608
DSP address optimization using a minimum cost circulation technique.	Catherine H. Gebotys	10.1109/ICCAD.1997.643380
Transform domain techniques for efficient extraction of substrate parasitics.	Ranjit Gharpurey,Srinath Hosur	10.1109/ICCAD.1997.643576
Negative thinking by incremental problem solving: application to unate covering.	Evguenii I. Goldberg,Luca P. Carloni,Tiziano Villa,Robert K. Brayton,Alberto L. Sangiovanni-Vincentelli	10.1109/ICCAD.1997.643378
A fast and robust exact algorithm for face embedding.	Evguenii I. Goldberg,Tiziano Villa,Robert K. Brayton,Alberto L. Sangiovanni-Vincentelli	10.1109/ICCAD.1997.643534
A new high-order absolutely-stable explicit numerical integration algorithm for the time-domain simulation of nonlinear circuits.	J. Richard Griffith,Michel S. Nakhla	10.1109/ICCAD.1997.643531
Design technology for building wireless systems (tutorial).	Rajesh K. Gupta 0001,Mani B. Srivastava	10.1109/ICCAD.1997.10011
Java as a specification language for hardware-software systems.	Rachid Helaihel,Kunle Olukotun	10.1109/ICCAD.1997.643613
Fast identification of untestable delay faults using implications.	Keerthi Heragu,Janak H. Patel,Vishwani D. Agrawal	10.1109/ICCAD.1997.643606
Power optimization using divide-and-conquer techniques for minimization of the number of operations.	Inki Hong,Miodrag Potkonjak,Ramesh Karri	10.1109/ICCAD.1997.643384
Effects of delay models on peak power estimation of VLSI sequential circuits.	Michael S. Hsiao,Elizabeth M. Rudnick,Janak H. Patel	10.1109/ICCAD.1997.643360
A predictive system shutdown method for energy saving of event-driven computation.	Chi-Hong Hwang,Allen C.-H. Wu	10.1109/ICCAD.1997.643266
Forward model checking techniques oriented to buggy designs.	Hiroaki Iwashita,Tsuneo Nakata	10.1109/ICCAD.1997.643567
Maximum independent sets on transitive graphs and their applications in testing and CAD.	Dimitrios Kagaris,Spyros Tragoudas	10.1109/ICCAD.1997.643620
Hardware/software partitioning for multi-function systems.	Asawaree Kalavade,P. A. Subrahmanyam	10.1109/ICCAD.1997.643588
FastPep: a fast parasitic extraction program for complex three-dimensional geometries.	Mattan Kamon,Nuno Alexandre Marques,Jacob K. White 0001	10.1109/ICCAD.1997.643575
Delay bounded buffered tree construction for timing driven floorplanning.	Maggie Zhiwei Kang,Wayne Wei-Ming Dai,Tom Dillinger,David P. LaPotin	10.1109/ICCAD.1997.643616
IES3: a fast integral equation solver for efficient 3-dimensional extraction.	Sharad Kapur,David E. Long	10.1109/ICCAD.1997.643574
Micro-preemption synthesis: an enabling mechanism for multi-task VLSI systems.	Kyosun Kim,Ramesh Karri,Miodrag Potkonjak	10.1109/ICCAD.1997.643272
Application-driven synthesis of core-based systems.	Darko Kirovski,Chunho Lee,Miodrag Potkonjak,William H. Mangione-Smith	10.1109/ICCAD.1997.643382
A quantitative approach to functional debugging.	Darko Kirovski,Miodrag Potkonjak	10.1109/ICCAD.1997.643403
Partial scan delay fault testing of asynchronous circuits.	Michael Kishinevsky,Alex Kondratyev,Luciano Lavagno,Alexander Saldanha,Alexander Taubin	10.1109/ICCAD.1997.643619
Fault simulation of interconnect opens in digital CMOS circuits.	Haluk Konuk	10.1109/ICCAD.1997.643593
Accurate power estimation for large sequential circuits.	Joseph N. Kozhaya,Farid N. Najm	10.1109/ICCAD.1997.643581
Approximate timing analysis of combinational circuits under the XBD0 model.	Yuji Kukimoto,Wilsin Gosti,Alexander Saldanha,Robert K. Brayton	10.1109/ICCAD.1997.643404
Simulation methods for RF integrated circuits.	Kenneth S. Kundert	10.1109/ICCAD.1997.10003
Verifying hardware in its software context.	Robert P. Kurshan,Vladimir Levin,Marius Minea,Doron A. Peled,Hüsnü Yenigün	10.1109/ICCAD.1997.10004
Wavesched: a novel scheduling technique for control-flow intensive behavioral descriptions.	Ganesh Lakshminarayana,Kamal S. Khouri,Niraj K. Jha	10.1109/ICCAD.1997.643527
An efficient statistical analysis methodology and its application to high-density DRAMs.	Sang-Hoon Lee,Chang-hoon Choi,Jeong-Taek Kong,Wong-Seong Lee,Jei-Hwan Yoo	10.1109/ICCAD.1997.643611
Verifying correct pipeline implementation for microprocessors.	Jeremy R. Levitt,Kunle Olukotun	10.1109/ICCAD.1997.643402
A behavioral signal path modeling methodology for qualitative insight in and efficient sizing of CMOS opamps.	Francky Leyn,Walter Daems,Georges G. E. Gielen,Willy M. C. Sansen	10.1109/ICCAD.1997.643563
Decomposition of timed decision tables and its use in presynthesis optimizations.	Jian Li,Rajesh K. Gupta 0001	10.1109/ICCAD.1997.643261
A power modeling and characterization method for macrocells using structure information.	Jiing-Yuan Lin,Wen-Zen Shen,Jing-Yang Jou	10.1109/ICCAD.1997.643584
An exact solution to simultaneous technology mapping and linear placement problem.	Jinan Lou,Amir H. Salek,Massoud Pedram	10.1109/ICCAD.1997.643610
Minimum area retiming with equivalent initial states.	Naresh Maheshwari,Sachin S. Sapatnekar	10.1109/ICCAD.1997.643523
Transformational partitioning for co-design of multiprocessor systems.	Gilberto Fernandes Marchioro,Jean-Marc Daveau,Ahmed Amine Jerraya	10.1109/ICCAD.1997.643585
Sequential optimisation without state space exploration.	Amit Mehrotra,Shaz Qadeer,Vigyan Singhal,Robert K. Brayton,Adnan Aziz,Alberto L. Sangiovanni-Vincentelli	10.1109/ICCAD.1997.643522
An output encoding problem and a solution technique.	Subhasish Mitra,LaNae J. Avra,Edward J. McCluskey	10.1109/ICCAD.1997.643535
Scheduling and binding bounds for RT-level symbolic execution.	Chuck Monahan,Forrest Brewer	10.1109/ICCAD.1997.643525
Real time analysis and priority scheduler generation for hardware-software systems with a synthesized run-time system.	Vincent John Mooney III,Giovanni De Micheli	10.1109/ICCAD.1997.643601
Reachability analysis using partitioned-ROBDDs.	Amit Narayan,Adrian J. Isles,Jawahar Jain,Robert K. Brayton,Alberto L. Sangiovanni-Vincentelli	10.1109/ICCAD.1997.643565
Low power logic synthesis for XOR based circuits.	Unni Narayanan,C. L. Liu 0001	10.1109/ICCAD.1997.643596
High-level area and power estimation for VLSI circuits.	Mahadevamurty Nemani,Farid N. Najm	10.1109/ICCAD.1997.643385
State transformation in event driven explicit simulation.	Tuyen V. Nguyen,Anirudh Devgan	10.1109/ICCAD.1997.643533
Multipoint Padé approximation using a rational block Lanczos algorithm.	Tuyen V. Nguyen,Jing Li	10.1109/ICCAD.1997.643370
PRIMA: passive reduced-order interconnect macromodeling algorithm.	Altan Odabasioglu,Mustafa Celik,Lawrence T. Pileggi	10.1109/ICCAD.1997.643366
Exploiting off-chip memory access modes in high-level synthesis.	Preeti Ranjan Panda,Nikil D. Dutt,Alexandru Nicolau	10.1109/ICCAD.1997.643539
A test synthesis technique using redundant register transfers.	Christos A. Papachristou,Mikhail Baklashov	10.1109/ICCAD.1997.643569
Built-in test generation for synchronous sequential circuits.	Irith Pomeranz,Sudhakar M. Reddy	10.1109/ICCAD.1997.643570
Generalized resource sharing.	Salil Raje,Reinaldo A. Bergamaschi	10.1109/ICCAD.1997.643538
Achievable bounds on signal transition activity.	Sumant Ramprasad,Naresh R. Shanbhag,Ibrahim N. Hajj	10.1109/ICCAD.1997.643387
Optimizing computations in a transposed direct form realization of floating-point LTI-FIR systems.	Naushik Sankarayya,Kaushik Roy 0001,Debashis Bhattacharya	10.1109/ICCAD.1997.643386
NRG: global and detailed placement.	Majid Sarrafzadeh,Maogang Wang	10.1109/ICCAD.1997.643590
Simulated quenching: a new placement method for module generation.	Shinji Sato	10.1109/ICCAD.1997.643591
Functional simulation using binary decision diagrams.	Christoph Scholl 0001,Rolf Drechsler,Bernd Becker 0001	10.1109/ICCAD.1997.643253
Global harmony: coupled noise analysis for full-chip RC interconnect networks.	Kenneth L. Shepard,Vinod Narayanan,Peter C. Elmendorf,Gutuan Zheng	10.1109/ICCAD.1997.643396
Symbolic analysis of large analog circuits with determinant decision diagrams.	C.-J. Richard Shi,Xiang-Dong Tan	10.1109/ICCAD.1997.643562
Timing analysis based on primitive path delay fault identification.	Mukund Sivaraman,Andrzej J. Strojwas	10.1109/ICCAD.1997.643405
EDA and the network.	Mark D. Spiller,A. Richard Newton	
Record &amp; play: a structural fixed point iteration for sequential circuit verification.	Dominik Stoffel,Wolfgang Kunz	10.1109/ICCAD.1997.643566
Post-route optimization for improved yield using a rubber-band wiring model.	Jeffrey Z. Su,Wayne Wei-Ming Dai	10.1109/ICCAD.1997.643615
Fast field solver-programs for thermal and electrostatic analysis of microsystem elements.	Vladimír Székely,Márta Rencz	10.1109/ICCAD.1997.643612
A SAT-based implication engine for efficient ATPG, equivalence checking, and optimization of netlists.	Paul Tafertshofer,Andreas Ganz,Manfred Henftling	10.1109/ICCAD.1997.643607
Clock-tree routing realizing a clock-schedule for semi-synchronous circuits.	Atsushi Takahashi 0001,Kazunori Inoue,Yoji Kajitani	10.1109/ICCAD.1997.643529
Test generation for primitive path delay faults in combinational circuits.	Ramesh C. Tekumalla,Premachandran R. Menon	10.1109/ICCAD.1997.643605
Optimal wire and transistor sizing for circuits with non-tree topology.	Lieven Vandenberghe,Stephen P. Boyd,Abbas El Gamal	10.1109/ICCAD.1997.643528
Test generation for comprehensive testing of linear analog circuits using transient response sampling.	Pramodchandran N. Variyam,Abhijit Chatterjee	10.1109/ICCAD.1997.643564
A deductive technique for diagnosis of bridging faults.	Srikanth Venkataraman,W. Kent Fuchs	10.1109/ICCAD.1997.643595
Optimization techniques for high-performance digital circuits.	Chandramouli Visweswariah	
Generalized matching from theory to application.	Patrick Vuillod,Luca Benini,Giovanni De Micheli	10.1109/ICCAD.1997.643255
COSMOS: a continuous optimization approach for maximum power estimation of CMOS circuits.	Chuan-Yu Wang,Kaushik Roy 0001	10.1109/ICCAD.1997.643362
Test and diagnosis of fault logic blocks in FPGAs.	Sying-Jyan Wang,Tsi-Ming Tsai	10.1109/ICCAD.1997.643618
An exact gate decomposition algorithm for low-power technology mapping.	Hai Zhou,D. F. Wong 0001	10.1109/ICCAD.1997.643597
Hybrid spectral/iterative partitioning.	Jason Y. Zien,Pak K. Chan,Martine D. F. Schlag	10.1109/ICCAD.1997.643572
Proceedings of the 1997 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 1997, San Jose, CA, USA, November 9-13, 1997	Ralph H. J. M. Otten,Hiroto Yasuura	
