
motorDriving.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005888  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000454  08005a48  08005a48  00015a48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e9c  08005e9c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08005e9c  08005e9c  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005e9c  08005e9c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e9c  08005e9c  00015e9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005ea0  08005ea0  00015ea0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08005ea4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000003c  200001dc  08006080  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000218  08006080  00020218  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000602c  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001790  00000000  00000000  00026238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000730  00000000  00000000  000279c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000660  00000000  00000000  000280f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029197  00000000  00000000  00028758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000862c  00000000  00000000  000518ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f9b71  00000000  00000000  00059f1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00153a8c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002bd4  00000000  00000000  00153adc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08005a30 	.word	0x08005a30

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	08005a30 	.word	0x08005a30

08000200 <strcmp>:
 8000200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000204:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000208:	2a01      	cmp	r2, #1
 800020a:	bf28      	it	cs
 800020c:	429a      	cmpcs	r2, r3
 800020e:	d0f7      	beq.n	8000200 <strcmp>
 8000210:	1ad0      	subs	r0, r2, r3
 8000212:	4770      	bx	lr

08000214 <strlen>:
 8000214:	4603      	mov	r3, r0
 8000216:	f813 2b01 	ldrb.w	r2, [r3], #1
 800021a:	2a00      	cmp	r2, #0
 800021c:	d1fb      	bne.n	8000216 <strlen+0x2>
 800021e:	1a18      	subs	r0, r3, r0
 8000220:	3801      	subs	r0, #1
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <clearDisplay>:
//	HAL_UART_Transmit (&huart3, xy, 16, 150);
//  }
  clearDisplay();//TODO delete
}

void clearDisplay(){
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
	uint8_t clear[2] = {0x7C,0x00};
 8000bfe:	237c      	movs	r3, #124	; 0x7c
 8000c00:	80bb      	strh	r3, [r7, #4]
//	HAL_UART_Transmit (&huart3, clear, sizeof (clear), 150);
}
 8000c02:	bf00      	nop
 8000c04:	370c      	adds	r7, #12
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
	...

08000c10 <setMagnet>:
#define whitePort GPIOB
#define whitePin GPIO_PIN_0
#define blackPort GPIOE
#define blackPin GPIO_PIN_0

void setMagnet(int direction){
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
	if (direction == BLACK){
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d10a      	bne.n	8000c34 <setMagnet+0x24>
		HAL_GPIO_WritePin(blackPort, blackPin, 1);
 8000c1e:	2201      	movs	r2, #1
 8000c20:	2101      	movs	r1, #1
 8000c22:	4814      	ldr	r0, [pc, #80]	; (8000c74 <setMagnet+0x64>)
 8000c24:	f001 f960 	bl	8001ee8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(whitePort, whitePin, 0);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2101      	movs	r1, #1
 8000c2c:	4812      	ldr	r0, [pc, #72]	; (8000c78 <setMagnet+0x68>)
 8000c2e:	f001 f95b 	bl	8001ee8 <HAL_GPIO_WritePin>
	}
	else if(direction == STOP){
		HAL_GPIO_WritePin(blackPort, blackPin, 0);
		HAL_GPIO_WritePin(whitePort, whitePin, 0);
	}
}
 8000c32:	e01a      	b.n	8000c6a <setMagnet+0x5a>
	else if(direction == WHITE){
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2b01      	cmp	r3, #1
 8000c38:	d10a      	bne.n	8000c50 <setMagnet+0x40>
		HAL_GPIO_WritePin(blackPort, blackPin, 0);
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	2101      	movs	r1, #1
 8000c3e:	480d      	ldr	r0, [pc, #52]	; (8000c74 <setMagnet+0x64>)
 8000c40:	f001 f952 	bl	8001ee8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(whitePort, whitePin, 1);
 8000c44:	2201      	movs	r2, #1
 8000c46:	2101      	movs	r1, #1
 8000c48:	480b      	ldr	r0, [pc, #44]	; (8000c78 <setMagnet+0x68>)
 8000c4a:	f001 f94d 	bl	8001ee8 <HAL_GPIO_WritePin>
}
 8000c4e:	e00c      	b.n	8000c6a <setMagnet+0x5a>
	else if(direction == STOP){
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	2b02      	cmp	r3, #2
 8000c54:	d109      	bne.n	8000c6a <setMagnet+0x5a>
		HAL_GPIO_WritePin(blackPort, blackPin, 0);
 8000c56:	2200      	movs	r2, #0
 8000c58:	2101      	movs	r1, #1
 8000c5a:	4806      	ldr	r0, [pc, #24]	; (8000c74 <setMagnet+0x64>)
 8000c5c:	f001 f944 	bl	8001ee8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(whitePort, whitePin, 0);
 8000c60:	2200      	movs	r2, #0
 8000c62:	2101      	movs	r1, #1
 8000c64:	4804      	ldr	r0, [pc, #16]	; (8000c78 <setMagnet+0x68>)
 8000c66:	f001 f93f 	bl	8001ee8 <HAL_GPIO_WritePin>
}
 8000c6a:	bf00      	nop
 8000c6c:	3708      	adds	r7, #8
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	48001000 	.word	0x48001000
 8000c78:	48000400 	.word	0x48000400

08000c7c <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
//  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
  return ch;
 8000c84:	687b      	ldr	r3, [r7, #4]
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	370c      	adds	r7, #12
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr
	...

08000c94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c9a:	f000 fe14 	bl	80018c6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c9e:	f000 f811 	bl	8000cc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ca2:	f000 f855 	bl	8000d50 <MX_GPIO_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//  struct coordinate coord = convertToCoord("A4");
//  coord = convertToCoord("P7");
  motorSetup();
 8000ca6:	f000 fb25 	bl	80012f4 <motorSetup>
  clearDisplay();
 8000caa:	f7ff ffa5 	bl	8000bf8 <clearDisplay>
//  moveToCoord("A1");
//  moveToCoord("A8");
//  moveToCoord("H8");
//  moveToCoord("H1");
//  moveToCoord("A1");
  executeInstruction("A1H8", BLACK, QUEEN);
 8000cae:	2204      	movs	r2, #4
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	4803      	ldr	r0, [pc, #12]	; (8000cc0 <main+0x2c>)
 8000cb4:	f000 fc0e 	bl	80014d4 <executeInstruction>
//  struct coordinate location = {2140, 1805};
//  moveToExactCoord(location);
//  location.x=0;
//  location.y=0;
//  moveToExactCoord(location);
  uint32_t keyNum = 16;
 8000cb8:	2310      	movs	r3, #16
 8000cba:	607b      	str	r3, [r7, #4]
  while (1)
 8000cbc:	e7fe      	b.n	8000cbc <main+0x28>
 8000cbe:	bf00      	nop
 8000cc0:	08005a48 	.word	0x08005a48

08000cc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b096      	sub	sp, #88	; 0x58
 8000cc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cca:	f107 0314 	add.w	r3, r7, #20
 8000cce:	2244      	movs	r2, #68	; 0x44
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f002 f8d6 	bl	8002e84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cd8:	463b      	mov	r3, r7
 8000cda:	2200      	movs	r2, #0
 8000cdc:	601a      	str	r2, [r3, #0]
 8000cde:	605a      	str	r2, [r3, #4]
 8000ce0:	609a      	str	r2, [r3, #8]
 8000ce2:	60da      	str	r2, [r3, #12]
 8000ce4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000ce6:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000cea:	f001 f935 	bl	8001f58 <HAL_PWREx_ControlVoltageScaling>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d001      	beq.n	8000cf8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000cf4:	f000 faf8 	bl	80012e8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000cf8:	2310      	movs	r3, #16
 8000cfa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000d00:	2300      	movs	r3, #0
 8000d02:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000d04:	2360      	movs	r3, #96	; 0x60
 8000d06:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d0c:	f107 0314 	add.w	r3, r7, #20
 8000d10:	4618      	mov	r0, r3
 8000d12:	f001 f9d5 	bl	80020c0 <HAL_RCC_OscConfig>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000d1c:	f000 fae4 	bl	80012e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d20:	230f      	movs	r3, #15
 8000d22:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000d24:	2300      	movs	r3, #0
 8000d26:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d30:	2300      	movs	r3, #0
 8000d32:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d34:	463b      	mov	r3, r7
 8000d36:	2100      	movs	r1, #0
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f001 fddb 	bl	80028f4 <HAL_RCC_ClockConfig>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000d44:	f000 fad0 	bl	80012e8 <Error_Handler>
  }
}
 8000d48:	bf00      	nop
 8000d4a:	3758      	adds	r7, #88	; 0x58
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}

08000d50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b08e      	sub	sp, #56	; 0x38
 8000d54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	601a      	str	r2, [r3, #0]
 8000d5e:	605a      	str	r2, [r3, #4]
 8000d60:	609a      	str	r2, [r3, #8]
 8000d62:	60da      	str	r2, [r3, #12]
 8000d64:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d66:	4bb5      	ldr	r3, [pc, #724]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000d68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d6a:	4ab4      	ldr	r2, [pc, #720]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000d6c:	f043 0310 	orr.w	r3, r3, #16
 8000d70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d72:	4bb2      	ldr	r3, [pc, #712]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000d74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d76:	f003 0310 	and.w	r3, r3, #16
 8000d7a:	623b      	str	r3, [r7, #32]
 8000d7c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d7e:	4baf      	ldr	r3, [pc, #700]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d82:	4aae      	ldr	r2, [pc, #696]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000d84:	f043 0304 	orr.w	r3, r3, #4
 8000d88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d8a:	4bac      	ldr	r3, [pc, #688]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000d8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d8e:	f003 0304 	and.w	r3, r3, #4
 8000d92:	61fb      	str	r3, [r7, #28]
 8000d94:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d96:	4ba9      	ldr	r3, [pc, #676]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000d98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d9a:	4aa8      	ldr	r2, [pc, #672]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000d9c:	f043 0320 	orr.w	r3, r3, #32
 8000da0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000da2:	4ba6      	ldr	r3, [pc, #664]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000da4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000da6:	f003 0320 	and.w	r3, r3, #32
 8000daa:	61bb      	str	r3, [r7, #24]
 8000dac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dae:	4ba3      	ldr	r3, [pc, #652]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000db0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000db2:	4aa2      	ldr	r2, [pc, #648]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000db4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000db8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dba:	4ba0      	ldr	r3, [pc, #640]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000dbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000dc2:	617b      	str	r3, [r7, #20]
 8000dc4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dc6:	4b9d      	ldr	r3, [pc, #628]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000dc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dca:	4a9c      	ldr	r2, [pc, #624]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000dcc:	f043 0301 	orr.w	r3, r3, #1
 8000dd0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dd2:	4b9a      	ldr	r3, [pc, #616]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000dd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dd6:	f003 0301 	and.w	r3, r3, #1
 8000dda:	613b      	str	r3, [r7, #16]
 8000ddc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dde:	4b97      	ldr	r3, [pc, #604]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000de0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000de2:	4a96      	ldr	r2, [pc, #600]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000de4:	f043 0302 	orr.w	r3, r3, #2
 8000de8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dea:	4b94      	ldr	r3, [pc, #592]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000dec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dee:	f003 0302 	and.w	r3, r3, #2
 8000df2:	60fb      	str	r3, [r7, #12]
 8000df4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000df6:	4b91      	ldr	r3, [pc, #580]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000df8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dfa:	4a90      	ldr	r2, [pc, #576]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000dfc:	f043 0308 	orr.w	r3, r3, #8
 8000e00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e02:	4b8e      	ldr	r3, [pc, #568]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000e04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e06:	f003 0308 	and.w	r3, r3, #8
 8000e0a:	60bb      	str	r3, [r7, #8]
 8000e0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e0e:	4b8b      	ldr	r3, [pc, #556]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000e10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e12:	4a8a      	ldr	r2, [pc, #552]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000e14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e1a:	4b88      	ldr	r3, [pc, #544]	; (800103c <MX_GPIO_Init+0x2ec>)
 8000e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e22:	607b      	str	r3, [r7, #4]
 8000e24:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000e26:	f001 f93b 	bl	80020a0 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	211b      	movs	r1, #27
 8000e2e:	4884      	ldr	r0, [pc, #528]	; (8001040 <MX_GPIO_Init+0x2f0>)
 8000e30:	f001 f85a 	bl	8001ee8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 8000e34:	2200      	movs	r2, #0
 8000e36:	2105      	movs	r1, #5
 8000e38:	4882      	ldr	r0, [pc, #520]	; (8001044 <MX_GPIO_Init+0x2f4>)
 8000e3a:	f001 f855 	bl	8001ee8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8000e3e:	2200      	movs	r2, #0
 8000e40:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8000e44:	4880      	ldr	r0, [pc, #512]	; (8001048 <MX_GPIO_Init+0x2f8>)
 8000e46:	f001 f84f 	bl	8001ee8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9|GPIO_PIN_13|GPIO_PIN_0, GPIO_PIN_RESET);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	f242 2101 	movw	r1, #8705	; 0x2201
 8000e50:	487e      	ldr	r0, [pc, #504]	; (800104c <MX_GPIO_Init+0x2fc>)
 8000e52:	f001 f849 	bl	8001ee8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000e56:	2200      	movs	r2, #0
 8000e58:	21f0      	movs	r1, #240	; 0xf0
 8000e5a:	487d      	ldr	r0, [pc, #500]	; (8001050 <MX_GPIO_Init+0x300>)
 8000e5c:	f001 f844 	bl	8001ee8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000e60:	230c      	movs	r3, #12
 8000e62:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e64:	2302      	movs	r3, #2
 8000e66:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000e70:	230d      	movs	r3, #13
 8000e72:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e78:	4619      	mov	r1, r3
 8000e7a:	4874      	ldr	r0, [pc, #464]	; (800104c <MX_GPIO_Init+0x2fc>)
 8000e7c:	f000 fea2 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000e80:	2307      	movs	r3, #7
 8000e82:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e84:	2312      	movs	r3, #18
 8000e86:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e8c:	2303      	movs	r3, #3
 8000e8e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000e90:	2304      	movs	r3, #4
 8000e92:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e98:	4619      	mov	r1, r3
 8000e9a:	486b      	ldr	r0, [pc, #428]	; (8001048 <MX_GPIO_Init+0x2f8>)
 8000e9c:	f000 fe92 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ea0:	2380      	movs	r3, #128	; 0x80
 8000ea2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea4:	2302      	movs	r3, #2
 8000ea6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eac:	2300      	movs	r3, #0
 8000eae:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000eb0:	230d      	movs	r3, #13
 8000eb2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000eb4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eb8:	4619      	mov	r1, r3
 8000eba:	4863      	ldr	r0, [pc, #396]	; (8001048 <MX_GPIO_Init+0x2f8>)
 8000ebc:	f000 fe82 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC3 PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 8000ec0:	231b      	movs	r3, #27
 8000ec2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ed0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	485a      	ldr	r0, [pc, #360]	; (8001040 <MX_GPIO_Init+0x2f0>)
 8000ed8:	f000 fe74 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000edc:	2304      	movs	r3, #4
 8000ede:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000ee0:	230b      	movs	r3, #11
 8000ee2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ee8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eec:	4619      	mov	r1, r3
 8000eee:	4854      	ldr	r0, [pc, #336]	; (8001040 <MX_GPIO_Init+0x2f0>)
 8000ef0:	f000 fe68 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef8:	2302      	movs	r3, #2
 8000efa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efc:	2300      	movs	r3, #0
 8000efe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f00:	2300      	movs	r3, #0
 8000f02:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000f04:	2301      	movs	r3, #1
 8000f06:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f12:	f000 fe57 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000f16:	2302      	movs	r3, #2
 8000f18:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000f1a:	230b      	movs	r3, #11
 8000f1c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f26:	4619      	mov	r1, r3
 8000f28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f2c:	f000 fe4a 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000f30:	2308      	movs	r3, #8
 8000f32:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f34:	2302      	movs	r3, #2
 8000f36:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f3c:	2303      	movs	r3, #3
 8000f3e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f40:	2307      	movs	r3, #7
 8000f42:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f48:	4619      	mov	r1, r3
 8000f4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f4e:	f000 fe39 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000f52:	23f0      	movs	r3, #240	; 0xf0
 8000f54:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f56:	2302      	movs	r3, #2
 8000f58:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f5e:	2303      	movs	r3, #3
 8000f60:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f62:	2305      	movs	r3, #5
 8000f64:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f70:	f000 fe28 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000f74:	2320      	movs	r3, #32
 8000f76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f84:	4619      	mov	r1, r3
 8000f86:	482e      	ldr	r0, [pc, #184]	; (8001040 <MX_GPIO_Init+0x2f0>)
 8000f88:	f000 fe1c 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8000f8c:	2305      	movs	r3, #5
 8000f8e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f90:	2301      	movs	r3, #1
 8000f92:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f94:	2300      	movs	r3, #0
 8000f96:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	4828      	ldr	r0, [pc, #160]	; (8001044 <MX_GPIO_Init+0x2f4>)
 8000fa4:	f000 fe0e 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000fac:	230b      	movs	r3, #11
 8000fae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fb4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fb8:	4619      	mov	r1, r3
 8000fba:	4822      	ldr	r0, [pc, #136]	; (8001044 <MX_GPIO_Init+0x2f4>)
 8000fbc:	f000 fe02 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF13 PF14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8000fc0:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000fc4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000fd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	481b      	ldr	r0, [pc, #108]	; (8001048 <MX_GPIO_Init+0x2f8>)
 8000fda:	f000 fdf3 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000fde:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000fe2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000fec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	4815      	ldr	r0, [pc, #84]	; (8001048 <MX_GPIO_Init+0x2f8>)
 8000ff4:	f000 fde6 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 PE12 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_12;
 8000ff8:	f44f 53ac 	mov.w	r3, #5504	; 0x1580
 8000ffc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ffe:	2302      	movs	r3, #2
 8001000:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001002:	2300      	movs	r3, #0
 8001004:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001006:	2300      	movs	r3, #0
 8001008:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800100a:	2301      	movs	r3, #1
 800100c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800100e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001012:	4619      	mov	r1, r3
 8001014:	480d      	ldr	r0, [pc, #52]	; (800104c <MX_GPIO_Init+0x2fc>)
 8001016:	f000 fdd5 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE9 PE13 PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_13|GPIO_PIN_0;
 800101a:	f242 2301 	movw	r3, #8705	; 0x2201
 800101e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001020:	2301      	movs	r3, #1
 8001022:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001024:	2300      	movs	r3, #0
 8001026:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001028:	2300      	movs	r3, #0
 800102a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800102c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001030:	4619      	mov	r1, r3
 8001032:	4806      	ldr	r0, [pc, #24]	; (800104c <MX_GPIO_Init+0x2fc>)
 8001034:	f000 fdc6 	bl	8001bc4 <HAL_GPIO_Init>
 8001038:	e00c      	b.n	8001054 <MX_GPIO_Init+0x304>
 800103a:	bf00      	nop
 800103c:	40021000 	.word	0x40021000
 8001040:	48000800 	.word	0x48000800
 8001044:	48000400 	.word	0x48000400
 8001048:	48001400 	.word	0x48001400
 800104c:	48001000 	.word	0x48001000
 8001050:	48000c00 	.word	0x48000c00

  /*Configure GPIO pin : PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001054:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001058:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800105a:	2300      	movs	r3, #0
 800105c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105e:	2300      	movs	r3, #0
 8001060:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001062:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001066:	4619      	mov	r1, r3
 8001068:	489a      	ldr	r0, [pc, #616]	; (80012d4 <MX_GPIO_Init+0x584>)
 800106a:	f000 fdab 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800106e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001072:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001074:	2302      	movs	r3, #2
 8001076:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001078:	2300      	movs	r3, #0
 800107a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800107c:	2300      	movs	r3, #0
 800107e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8001080:	2303      	movs	r3, #3
 8001082:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001084:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001088:	4619      	mov	r1, r3
 800108a:	4892      	ldr	r0, [pc, #584]	; (80012d4 <MX_GPIO_Init+0x584>)
 800108c:	f000 fd9a 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001090:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001094:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001096:	2302      	movs	r3, #2
 8001098:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109a:	2300      	movs	r3, #0
 800109c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800109e:	2303      	movs	r3, #3
 80010a0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80010a2:	2307      	movs	r3, #7
 80010a4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010aa:	4619      	mov	r1, r3
 80010ac:	488a      	ldr	r0, [pc, #552]	; (80012d8 <MX_GPIO_Init+0x588>)
 80010ae:	f000 fd89 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80010b2:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 80010b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b8:	2302      	movs	r3, #2
 80010ba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010bc:	2300      	movs	r3, #0
 80010be:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c0:	2300      	movs	r3, #0
 80010c2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80010c4:	230d      	movs	r3, #13
 80010c6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010cc:	4619      	mov	r1, r3
 80010ce:	4882      	ldr	r0, [pc, #520]	; (80012d8 <MX_GPIO_Init+0x588>)
 80010d0:	f000 fd78 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80010d4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80010d8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010da:	2302      	movs	r3, #2
 80010dc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010de:	2300      	movs	r3, #0
 80010e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e2:	2300      	movs	r3, #0
 80010e4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 80010e6:	230e      	movs	r3, #14
 80010e8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010ee:	4619      	mov	r1, r3
 80010f0:	4879      	ldr	r0, [pc, #484]	; (80012d8 <MX_GPIO_Init+0x588>)
 80010f2:	f000 fd67 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80010f6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010fc:	2300      	movs	r3, #0
 80010fe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001100:	2300      	movs	r3, #0
 8001102:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001104:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001108:	4619      	mov	r1, r3
 800110a:	4874      	ldr	r0, [pc, #464]	; (80012dc <MX_GPIO_Init+0x58c>)
 800110c:	f000 fd5a 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001110:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001114:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001116:	2302      	movs	r3, #2
 8001118:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111a:	2300      	movs	r3, #0
 800111c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800111e:	2300      	movs	r3, #0
 8001120:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001122:	2302      	movs	r3, #2
 8001124:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001126:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800112a:	4619      	mov	r1, r3
 800112c:	486b      	ldr	r0, [pc, #428]	; (80012dc <MX_GPIO_Init+0x58c>)
 800112e:	f000 fd49 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG7 PG8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001132:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001136:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001138:	2302      	movs	r3, #2
 800113a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113c:	2300      	movs	r3, #0
 800113e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001140:	2303      	movs	r3, #3
 8001142:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001144:	2308      	movs	r3, #8
 8001146:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001148:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800114c:	4619      	mov	r1, r3
 800114e:	4864      	ldr	r0, [pc, #400]	; (80012e0 <MX_GPIO_Init+0x590>)
 8001150:	f000 fd38 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001154:	2340      	movs	r3, #64	; 0x40
 8001156:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001158:	2302      	movs	r3, #2
 800115a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115c:	2300      	movs	r3, #0
 800115e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001160:	2300      	movs	r3, #0
 8001162:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001164:	230d      	movs	r3, #13
 8001166:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001168:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800116c:	4619      	mov	r1, r3
 800116e:	485d      	ldr	r0, [pc, #372]	; (80012e4 <MX_GPIO_Init+0x594>)
 8001170:	f000 fd28 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001174:	2380      	movs	r3, #128	; 0x80
 8001176:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001178:	2302      	movs	r3, #2
 800117a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117c:	2300      	movs	r3, #0
 800117e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001180:	2300      	movs	r3, #0
 8001182:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001184:	2302      	movs	r3, #2
 8001186:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001188:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800118c:	4619      	mov	r1, r3
 800118e:	4855      	ldr	r0, [pc, #340]	; (80012e4 <MX_GPIO_Init+0x594>)
 8001190:	f000 fd18 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001194:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001198:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800119a:	2302      	movs	r3, #2
 800119c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119e:	2300      	movs	r3, #0
 80011a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011a2:	2303      	movs	r3, #3
 80011a4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80011a6:	230c      	movs	r3, #12
 80011a8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011ae:	4619      	mov	r1, r3
 80011b0:	484c      	ldr	r0, [pc, #304]	; (80012e4 <MX_GPIO_Init+0x594>)
 80011b2:	f000 fd07 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 80011b6:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80011ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011bc:	2302      	movs	r3, #2
 80011be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c0:	2300      	movs	r3, #0
 80011c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011c4:	2303      	movs	r3, #3
 80011c6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80011c8:	230a      	movs	r3, #10
 80011ca:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011d0:	4619      	mov	r1, r3
 80011d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011d6:	f000 fcf5 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80011da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011e0:	2300      	movs	r3, #0
 80011e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e4:	2300      	movs	r3, #0
 80011e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011ec:	4619      	mov	r1, r3
 80011ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011f2:	f000 fce7 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011f6:	2301      	movs	r3, #1
 80011f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fa:	2302      	movs	r3, #2
 80011fc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001202:	2303      	movs	r3, #3
 8001204:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001206:	2309      	movs	r3, #9
 8001208:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800120a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800120e:	4619      	mov	r1, r3
 8001210:	4832      	ldr	r0, [pc, #200]	; (80012dc <MX_GPIO_Init+0x58c>)
 8001212:	f000 fcd7 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001216:	2304      	movs	r3, #4
 8001218:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800121a:	2302      	movs	r3, #2
 800121c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121e:	2300      	movs	r3, #0
 8001220:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001222:	2303      	movs	r3, #3
 8001224:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001226:	230c      	movs	r3, #12
 8001228:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800122a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800122e:	4619      	mov	r1, r3
 8001230:	482a      	ldr	r0, [pc, #168]	; (80012dc <MX_GPIO_Init+0x58c>)
 8001232:	f000 fcc7 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001236:	2308      	movs	r3, #8
 8001238:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123a:	2302      	movs	r3, #2
 800123c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123e:	2300      	movs	r3, #0
 8001240:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001242:	2303      	movs	r3, #3
 8001244:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001246:	2307      	movs	r3, #7
 8001248:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800124a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800124e:	4619      	mov	r1, r3
 8001250:	4822      	ldr	r0, [pc, #136]	; (80012dc <MX_GPIO_Init+0x58c>)
 8001252:	f000 fcb7 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001256:	23f0      	movs	r3, #240	; 0xf0
 8001258:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800125a:	2301      	movs	r3, #1
 800125c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125e:	2300      	movs	r3, #0
 8001260:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001262:	2300      	movs	r3, #0
 8001264:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001266:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800126a:	4619      	mov	r1, r3
 800126c:	481b      	ldr	r0, [pc, #108]	; (80012dc <MX_GPIO_Init+0x58c>)
 800126e:	f000 fca9 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001272:	2338      	movs	r3, #56	; 0x38
 8001274:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001276:	2302      	movs	r3, #2
 8001278:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127a:	2300      	movs	r3, #0
 800127c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800127e:	2303      	movs	r3, #3
 8001280:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001282:	2306      	movs	r3, #6
 8001284:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001286:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800128a:	4619      	mov	r1, r3
 800128c:	4812      	ldr	r0, [pc, #72]	; (80012d8 <MX_GPIO_Init+0x588>)
 800128e:	f000 fc99 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001292:	2340      	movs	r3, #64	; 0x40
 8001294:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001296:	2303      	movs	r3, #3
 8001298:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129a:	2300      	movs	r3, #0
 800129c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800129e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012a2:	4619      	mov	r1, r3
 80012a4:	480c      	ldr	r0, [pc, #48]	; (80012d8 <MX_GPIO_Init+0x588>)
 80012a6:	f000 fc8d 	bl	8001bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80012aa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80012ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012b0:	2312      	movs	r3, #18
 80012b2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b4:	2300      	movs	r3, #0
 80012b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012b8:	2303      	movs	r3, #3
 80012ba:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012bc:	2304      	movs	r3, #4
 80012be:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012c4:	4619      	mov	r1, r3
 80012c6:	4804      	ldr	r0, [pc, #16]	; (80012d8 <MX_GPIO_Init+0x588>)
 80012c8:	f000 fc7c 	bl	8001bc4 <HAL_GPIO_Init>

}
 80012cc:	bf00      	nop
 80012ce:	3738      	adds	r7, #56	; 0x38
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	48001000 	.word	0x48001000
 80012d8:	48000400 	.word	0x48000400
 80012dc:	48000c00 	.word	0x48000c00
 80012e0:	48001800 	.word	0x48001800
 80012e4:	48000800 	.word	0x48000800

080012e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012ec:	b672      	cpsid	i
}
 80012ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012f0:	e7fe      	b.n	80012f0 <Error_Handler+0x8>
	...

080012f4 <motorSetup>:
#define smallestY 151

//X refers to larger space
struct coordinate curPosition = {0,0};

void motorSetup(){
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(rstBigPort, rstBig, 1);
 80012f8:	2201      	movs	r2, #1
 80012fa:	2101      	movs	r1, #1
 80012fc:	480e      	ldr	r0, [pc, #56]	; (8001338 <motorSetup+0x44>)
 80012fe:	f000 fdf3 	bl	8001ee8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(slpBigPort, slpBig, 1);
 8001302:	2201      	movs	r2, #1
 8001304:	2108      	movs	r1, #8
 8001306:	480c      	ldr	r0, [pc, #48]	; (8001338 <motorSetup+0x44>)
 8001308:	f000 fdee 	bl	8001ee8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(dirBigPort, dirBig, 0);
 800130c:	2200      	movs	r2, #0
 800130e:	2110      	movs	r1, #16
 8001310:	4809      	ldr	r0, [pc, #36]	; (8001338 <motorSetup+0x44>)
 8001312:	f000 fde9 	bl	8001ee8 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(rstSmallPort, rstSmall, 1);
 8001316:	2201      	movs	r2, #1
 8001318:	2110      	movs	r1, #16
 800131a:	4808      	ldr	r0, [pc, #32]	; (800133c <motorSetup+0x48>)
 800131c:	f000 fde4 	bl	8001ee8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(slpSmallPort, slpSmall, 1);
 8001320:	2201      	movs	r2, #1
 8001322:	2120      	movs	r1, #32
 8001324:	4805      	ldr	r0, [pc, #20]	; (800133c <motorSetup+0x48>)
 8001326:	f000 fddf 	bl	8001ee8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(dirSmallPort, dirSmall, 0);
 800132a:	2200      	movs	r2, #0
 800132c:	2180      	movs	r1, #128	; 0x80
 800132e:	4803      	ldr	r0, [pc, #12]	; (800133c <motorSetup+0x48>)
 8001330:	f000 fdda 	bl	8001ee8 <HAL_GPIO_WritePin>
}
 8001334:	bf00      	nop
 8001336:	bd80      	pop	{r7, pc}
 8001338:	48000800 	.word	0x48000800
 800133c:	48000c00 	.word	0x48000c00

08001340 <convertToCoord>:


//Square is input of form "{letter}{number}" for example "A4"
struct coordinate convertToCoord(char* square){
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	6039      	str	r1, [r7, #0]
	struct coordinate coord;
	coord.x = (2*(square[0] - 'A'))*((largestX-smallestX)/7)+smallestX;
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	3b41      	subs	r3, #65	; 0x41
 8001350:	f44f 7217 	mov.w	r2, #604	; 0x25c
 8001354:	fb02 f303 	mul.w	r3, r2, r3
 8001358:	3317      	adds	r3, #23
 800135a:	60bb      	str	r3, [r7, #8]
	coord.y = (2*(atoi(&square[1])-1))*((largestY-smallestY)/7)+smallestY;
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	3301      	adds	r3, #1
 8001360:	4618      	mov	r0, r3
 8001362:	f001 fd4d 	bl	8002e00 <atoi>
 8001366:	4603      	mov	r3, r0
 8001368:	3b01      	subs	r3, #1
 800136a:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 800136e:	fb02 f303 	mul.w	r3, r2, r3
 8001372:	3397      	adds	r3, #151	; 0x97
 8001374:	60fb      	str	r3, [r7, #12]
	if(coord.x<smallestX || coord.x>largestX || coord.y<smallestY || coord.y>largestY){
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	2b16      	cmp	r3, #22
 800137a:	dd0c      	ble.n	8001396 <convertToCoord+0x56>
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	f640 025c 	movw	r2, #2140	; 0x85c
 8001382:	4293      	cmp	r3, r2
 8001384:	dc07      	bgt.n	8001396 <convertToCoord+0x56>
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	2b96      	cmp	r3, #150	; 0x96
 800138a:	dd04      	ble.n	8001396 <convertToCoord+0x56>
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	f240 720a 	movw	r2, #1802	; 0x70a
 8001392:	4293      	cmp	r3, r2
 8001394:	dd06      	ble.n	80013a4 <convertToCoord+0x64>
		printf("square %s doesn't exist or handled incorrectly", square); //TODO display on board
 8001396:	6839      	ldr	r1, [r7, #0]
 8001398:	4808      	ldr	r0, [pc, #32]	; (80013bc <convertToCoord+0x7c>)
 800139a:	f002 f9e5 	bl	8003768 <iprintf>
		exit(1);
 800139e:	2001      	movs	r0, #1
 80013a0:	f001 fd38 	bl	8002e14 <exit>
	}
	return coord;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	461a      	mov	r2, r3
 80013a8:	f107 0308 	add.w	r3, r7, #8
 80013ac:	e893 0003 	ldmia.w	r3, {r0, r1}
 80013b0:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80013b4:	6878      	ldr	r0, [r7, #4]
 80013b6:	3710      	adds	r7, #16
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	08005a50 	.word	0x08005a50

080013c0 <moveToCoord>:

//Square is input of form "{letter}{number}" for example "A4"
void moveToCoord(char* square){
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b088      	sub	sp, #32
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
	struct coordinate pos = convertToCoord(square);
 80013c8:	f107 030c 	add.w	r3, r7, #12
 80013cc:	6879      	ldr	r1, [r7, #4]
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff ffb6 	bl	8001340 <convertToCoord>
	int deltaX = pos.x - curPosition.x;
 80013d4:	68fa      	ldr	r2, [r7, #12]
 80013d6:	4b3c      	ldr	r3, [pc, #240]	; (80014c8 <moveToCoord+0x108>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	1ad3      	subs	r3, r2, r3
 80013dc:	61fb      	str	r3, [r7, #28]
	int deltaY = pos.y - curPosition.y;
 80013de:	693a      	ldr	r2, [r7, #16]
 80013e0:	4b39      	ldr	r3, [pc, #228]	; (80014c8 <moveToCoord+0x108>)
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	61bb      	str	r3, [r7, #24]
	curPosition.x += deltaX;
 80013e8:	4b37      	ldr	r3, [pc, #220]	; (80014c8 <moveToCoord+0x108>)
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	69fb      	ldr	r3, [r7, #28]
 80013ee:	4413      	add	r3, r2
 80013f0:	4a35      	ldr	r2, [pc, #212]	; (80014c8 <moveToCoord+0x108>)
 80013f2:	6013      	str	r3, [r2, #0]
	curPosition.y += deltaY;
 80013f4:	4b34      	ldr	r3, [pc, #208]	; (80014c8 <moveToCoord+0x108>)
 80013f6:	685a      	ldr	r2, [r3, #4]
 80013f8:	69bb      	ldr	r3, [r7, #24]
 80013fa:	4413      	add	r3, r2
 80013fc:	4a32      	ldr	r2, [pc, #200]	; (80014c8 <moveToCoord+0x108>)
 80013fe:	6053      	str	r3, [r2, #4]
	int counter = 0;
 8001400:	2300      	movs	r3, #0
 8001402:	617b      	str	r3, [r7, #20]

	//Update direction moving
	if(deltaX < 0){
 8001404:	69fb      	ldr	r3, [r7, #28]
 8001406:	2b00      	cmp	r3, #0
 8001408:	da08      	bge.n	800141c <moveToCoord+0x5c>
		HAL_GPIO_WritePin(dirBigPort, dirBig, 1);
 800140a:	2201      	movs	r2, #1
 800140c:	2110      	movs	r1, #16
 800140e:	482f      	ldr	r0, [pc, #188]	; (80014cc <moveToCoord+0x10c>)
 8001410:	f000 fd6a 	bl	8001ee8 <HAL_GPIO_WritePin>
		deltaX = deltaX*-1;
 8001414:	69fb      	ldr	r3, [r7, #28]
 8001416:	425b      	negs	r3, r3
 8001418:	61fb      	str	r3, [r7, #28]
 800141a:	e004      	b.n	8001426 <moveToCoord+0x66>
	}
	else{
		HAL_GPIO_WritePin(dirBigPort, dirBig, 0);
 800141c:	2200      	movs	r2, #0
 800141e:	2110      	movs	r1, #16
 8001420:	482a      	ldr	r0, [pc, #168]	; (80014cc <moveToCoord+0x10c>)
 8001422:	f000 fd61 	bl	8001ee8 <HAL_GPIO_WritePin>
	}
	if(deltaY < 0){
 8001426:	69bb      	ldr	r3, [r7, #24]
 8001428:	2b00      	cmp	r3, #0
 800142a:	da08      	bge.n	800143e <moveToCoord+0x7e>
		HAL_GPIO_WritePin(dirSmallPort, dirSmall, 1);
 800142c:	2201      	movs	r2, #1
 800142e:	2180      	movs	r1, #128	; 0x80
 8001430:	4827      	ldr	r0, [pc, #156]	; (80014d0 <moveToCoord+0x110>)
 8001432:	f000 fd59 	bl	8001ee8 <HAL_GPIO_WritePin>
		deltaY = deltaY*-1;
 8001436:	69bb      	ldr	r3, [r7, #24]
 8001438:	425b      	negs	r3, r3
 800143a:	61bb      	str	r3, [r7, #24]
 800143c:	e039      	b.n	80014b2 <moveToCoord+0xf2>
	}
	else{
		HAL_GPIO_WritePin(dirSmallPort, dirSmall, 0);
 800143e:	2200      	movs	r2, #0
 8001440:	2180      	movs	r1, #128	; 0x80
 8001442:	4823      	ldr	r0, [pc, #140]	; (80014d0 <moveToCoord+0x110>)
 8001444:	f000 fd50 	bl	8001ee8 <HAL_GPIO_WritePin>
	}


	//Move according to deltas
	while(deltaX > 0 || deltaY > 0){
 8001448:	e033      	b.n	80014b2 <moveToCoord+0xf2>
		if(deltaX > 0){
 800144a:	69fb      	ldr	r3, [r7, #28]
 800144c:	2b00      	cmp	r3, #0
 800144e:	dd04      	ble.n	800145a <moveToCoord+0x9a>
			HAL_GPIO_WritePin(stepBigPort, stepBig, 1);
 8001450:	2201      	movs	r2, #1
 8001452:	2102      	movs	r1, #2
 8001454:	481d      	ldr	r0, [pc, #116]	; (80014cc <moveToCoord+0x10c>)
 8001456:	f000 fd47 	bl	8001ee8 <HAL_GPIO_WritePin>
		}
		if(deltaY > 0){
 800145a:	69bb      	ldr	r3, [r7, #24]
 800145c:	2b00      	cmp	r3, #0
 800145e:	dd0c      	ble.n	800147a <moveToCoord+0xba>
			if(counter == 5) counter = 0;
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	2b05      	cmp	r3, #5
 8001464:	d101      	bne.n	800146a <moveToCoord+0xaa>
 8001466:	2300      	movs	r3, #0
 8001468:	617b      	str	r3, [r7, #20]
			HAL_GPIO_WritePin(stepSmallPort, stepSmall, 1);
 800146a:	2201      	movs	r2, #1
 800146c:	2140      	movs	r1, #64	; 0x40
 800146e:	4818      	ldr	r0, [pc, #96]	; (80014d0 <moveToCoord+0x110>)
 8001470:	f000 fd3a 	bl	8001ee8 <HAL_GPIO_WritePin>
			counter++;
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	3301      	adds	r3, #1
 8001478:	617b      	str	r3, [r7, #20]
		}
		HAL_Delay(1);
 800147a:	2001      	movs	r0, #1
 800147c:	f000 fa98 	bl	80019b0 <HAL_Delay>
		if(deltaX > 0){
 8001480:	69fb      	ldr	r3, [r7, #28]
 8001482:	2b00      	cmp	r3, #0
 8001484:	dd07      	ble.n	8001496 <moveToCoord+0xd6>
			HAL_GPIO_WritePin(stepBigPort, stepBig, 0);
 8001486:	2200      	movs	r2, #0
 8001488:	2102      	movs	r1, #2
 800148a:	4810      	ldr	r0, [pc, #64]	; (80014cc <moveToCoord+0x10c>)
 800148c:	f000 fd2c 	bl	8001ee8 <HAL_GPIO_WritePin>
			deltaX--;
 8001490:	69fb      	ldr	r3, [r7, #28]
 8001492:	3b01      	subs	r3, #1
 8001494:	61fb      	str	r3, [r7, #28]
		}
		if(deltaY > 0 && counter != 5){
 8001496:	69bb      	ldr	r3, [r7, #24]
 8001498:	2b00      	cmp	r3, #0
 800149a:	dd0a      	ble.n	80014b2 <moveToCoord+0xf2>
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	2b05      	cmp	r3, #5
 80014a0:	d007      	beq.n	80014b2 <moveToCoord+0xf2>
			HAL_GPIO_WritePin(stepSmallPort, stepSmall, 0);
 80014a2:	2200      	movs	r2, #0
 80014a4:	2140      	movs	r1, #64	; 0x40
 80014a6:	480a      	ldr	r0, [pc, #40]	; (80014d0 <moveToCoord+0x110>)
 80014a8:	f000 fd1e 	bl	8001ee8 <HAL_GPIO_WritePin>
			deltaY--;
 80014ac:	69bb      	ldr	r3, [r7, #24]
 80014ae:	3b01      	subs	r3, #1
 80014b0:	61bb      	str	r3, [r7, #24]
	while(deltaX > 0 || deltaY > 0){
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	dcc8      	bgt.n	800144a <moveToCoord+0x8a>
 80014b8:	69bb      	ldr	r3, [r7, #24]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	dcc5      	bgt.n	800144a <moveToCoord+0x8a>
		}
	}
}
 80014be:	bf00      	nop
 80014c0:	bf00      	nop
 80014c2:	3720      	adds	r7, #32
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	200001f8 	.word	0x200001f8
 80014cc:	48000800 	.word	0x48000800
 80014d0:	48000c00 	.word	0x48000c00

080014d4 <executeInstruction>:

// ASSUMES MOVES ARE VALID ALREADY
// move come in the form of two squares, ex "e2e4"
// color is an enum from magnetController BLACK, WHITE, or STOP
// piece is an enum from motorController PAWN ROOK KNIGHT BISHOP QUEEN or KING
void executeInstruction(char* move, int color, int piece){
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b08a      	sub	sp, #40	; 0x28
 80014d8:	af00      	add	r7, sp, #0
 80014da:	60f8      	str	r0, [r7, #12]
 80014dc:	60b9      	str	r1, [r7, #8]
 80014de:	607a      	str	r2, [r7, #4]
	setMagnet(STOP);
 80014e0:	2002      	movs	r0, #2
 80014e2:	f7ff fb95 	bl	8000c10 <setMagnet>
	char start[3];
	char goal[3];
	char curSquare[3];

	strncpy(start, move, 2);
 80014e6:	f107 031c 	add.w	r3, r7, #28
 80014ea:	2202      	movs	r2, #2
 80014ec:	68f9      	ldr	r1, [r7, #12]
 80014ee:	4618      	mov	r0, r3
 80014f0:	f002 f952 	bl	8003798 <strncpy>
	start[2] = '\0';
 80014f4:	2300      	movs	r3, #0
 80014f6:	77bb      	strb	r3, [r7, #30]
	strncpy(goal, move+2, 2);
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	1c99      	adds	r1, r3, #2
 80014fc:	f107 0318 	add.w	r3, r7, #24
 8001500:	2202      	movs	r2, #2
 8001502:	4618      	mov	r0, r3
 8001504:	f002 f948 	bl	8003798 <strncpy>
	goal[2] = '\0';
 8001508:	2300      	movs	r3, #0
 800150a:	76bb      	strb	r3, [r7, #26]
	strncpy(curSquare, start, 2);
 800150c:	f107 011c 	add.w	r1, r7, #28
 8001510:	f107 0314 	add.w	r3, r7, #20
 8001514:	2202      	movs	r2, #2
 8001516:	4618      	mov	r0, r3
 8001518:	f002 f93e 	bl	8003798 <strncpy>
	curSquare[2] = '\0';
 800151c:	2300      	movs	r3, #0
 800151e:	75bb      	strb	r3, [r7, #22]

	moveToCoord(start);
 8001520:	f107 031c 	add.w	r3, r7, #28
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff ff4b 	bl	80013c0 <moveToCoord>

	setMagnet(color);
 800152a:	68b8      	ldr	r0, [r7, #8]
 800152c:	f7ff fb70 	bl	8000c10 <setMagnet>

	if(piece == KNIGHT){
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2b02      	cmp	r3, #2
 8001534:	d169      	bne.n	800160a <executeInstruction+0x136>
		//TODO integrate with display
		int xDelta = goal[0]-start[0];
 8001536:	7e3b      	ldrb	r3, [r7, #24]
 8001538:	461a      	mov	r2, r3
 800153a:	7f3b      	ldrb	r3, [r7, #28]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	627b      	str	r3, [r7, #36]	; 0x24
		int yDelta = goal[1]-start[1];
 8001540:	7e7b      	ldrb	r3, [r7, #25]
 8001542:	461a      	mov	r2, r3
 8001544:	7f7b      	ldrb	r3, [r7, #29]
 8001546:	1ad3      	subs	r3, r2, r3
 8001548:	623b      	str	r3, [r7, #32]
		if(abs(xDelta)>abs(yDelta)){
 800154a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800154c:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001550:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001554:	6a3b      	ldr	r3, [r7, #32]
 8001556:	2b00      	cmp	r3, #0
 8001558:	bfb8      	it	lt
 800155a:	425b      	neglt	r3, r3
 800155c:	429a      	cmp	r2, r3
 800155e:	dd16      	ble.n	800158e <executeInstruction+0xba>
			curSquare[0] += xDelta;
 8001560:	7d3a      	ldrb	r2, [r7, #20]
 8001562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001564:	b2db      	uxtb	r3, r3
 8001566:	4413      	add	r3, r2
 8001568:	b2db      	uxtb	r3, r3
 800156a:	753b      	strb	r3, [r7, #20]
			moveToCoord(curSquare);
 800156c:	f107 0314 	add.w	r3, r7, #20
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff ff25 	bl	80013c0 <moveToCoord>
			curSquare[1] += yDelta;
 8001576:	7d7a      	ldrb	r2, [r7, #21]
 8001578:	6a3b      	ldr	r3, [r7, #32]
 800157a:	b2db      	uxtb	r3, r3
 800157c:	4413      	add	r3, r2
 800157e:	b2db      	uxtb	r3, r3
 8001580:	757b      	strb	r3, [r7, #21]
			moveToCoord(curSquare);
 8001582:	f107 0314 	add.w	r3, r7, #20
 8001586:	4618      	mov	r0, r3
 8001588:	f7ff ff1a 	bl	80013c0 <moveToCoord>
				curSquare[1] += (goal[1]-curSquare[1] > 0) ? 1:-1;
			}
			moveToCoord(curSquare);
		}
	}
}
 800158c:	e048      	b.n	8001620 <executeInstruction+0x14c>
			curSquare[1] += yDelta;
 800158e:	7d7a      	ldrb	r2, [r7, #21]
 8001590:	6a3b      	ldr	r3, [r7, #32]
 8001592:	b2db      	uxtb	r3, r3
 8001594:	4413      	add	r3, r2
 8001596:	b2db      	uxtb	r3, r3
 8001598:	757b      	strb	r3, [r7, #21]
			moveToCoord(curSquare);
 800159a:	f107 0314 	add.w	r3, r7, #20
 800159e:	4618      	mov	r0, r3
 80015a0:	f7ff ff0e 	bl	80013c0 <moveToCoord>
			curSquare[0] += xDelta;
 80015a4:	7d3a      	ldrb	r2, [r7, #20]
 80015a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	4413      	add	r3, r2
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	753b      	strb	r3, [r7, #20]
			moveToCoord(curSquare);
 80015b0:	f107 0314 	add.w	r3, r7, #20
 80015b4:	4618      	mov	r0, r3
 80015b6:	f7ff ff03 	bl	80013c0 <moveToCoord>
}
 80015ba:	e031      	b.n	8001620 <executeInstruction+0x14c>
			if(curSquare[0]!=goal[0]){
 80015bc:	7d3a      	ldrb	r2, [r7, #20]
 80015be:	7e3b      	ldrb	r3, [r7, #24]
 80015c0:	429a      	cmp	r2, r3
 80015c2:	d00c      	beq.n	80015de <executeInstruction+0x10a>
				curSquare[0] += (goal[0]-curSquare[0] > 0) ? 1:-1;
 80015c4:	7d3b      	ldrb	r3, [r7, #20]
 80015c6:	7e3a      	ldrb	r2, [r7, #24]
 80015c8:	4611      	mov	r1, r2
 80015ca:	7d3a      	ldrb	r2, [r7, #20]
 80015cc:	1a8a      	subs	r2, r1, r2
 80015ce:	2a00      	cmp	r2, #0
 80015d0:	dd01      	ble.n	80015d6 <executeInstruction+0x102>
 80015d2:	2201      	movs	r2, #1
 80015d4:	e000      	b.n	80015d8 <executeInstruction+0x104>
 80015d6:	22ff      	movs	r2, #255	; 0xff
 80015d8:	4413      	add	r3, r2
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	753b      	strb	r3, [r7, #20]
			if(curSquare[1]!=goal[1]){
 80015de:	7d7a      	ldrb	r2, [r7, #21]
 80015e0:	7e7b      	ldrb	r3, [r7, #25]
 80015e2:	429a      	cmp	r2, r3
 80015e4:	d00c      	beq.n	8001600 <executeInstruction+0x12c>
				curSquare[1] += (goal[1]-curSquare[1] > 0) ? 1:-1;
 80015e6:	7d7b      	ldrb	r3, [r7, #21]
 80015e8:	7e7a      	ldrb	r2, [r7, #25]
 80015ea:	4611      	mov	r1, r2
 80015ec:	7d7a      	ldrb	r2, [r7, #21]
 80015ee:	1a8a      	subs	r2, r1, r2
 80015f0:	2a00      	cmp	r2, #0
 80015f2:	dd01      	ble.n	80015f8 <executeInstruction+0x124>
 80015f4:	2201      	movs	r2, #1
 80015f6:	e000      	b.n	80015fa <executeInstruction+0x126>
 80015f8:	22ff      	movs	r2, #255	; 0xff
 80015fa:	4413      	add	r3, r2
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	757b      	strb	r3, [r7, #21]
			moveToCoord(curSquare);
 8001600:	f107 0314 	add.w	r3, r7, #20
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff fedb 	bl	80013c0 <moveToCoord>
		while(strcmp(curSquare, goal) != 0){
 800160a:	f107 0218 	add.w	r2, r7, #24
 800160e:	f107 0314 	add.w	r3, r7, #20
 8001612:	4611      	mov	r1, r2
 8001614:	4618      	mov	r0, r3
 8001616:	f7fe fdf3 	bl	8000200 <strcmp>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d1cd      	bne.n	80015bc <executeInstruction+0xe8>
}
 8001620:	bf00      	nop
 8001622:	3728      	adds	r7, #40	; 0x28
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}

08001628 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800162e:	4b0f      	ldr	r3, [pc, #60]	; (800166c <HAL_MspInit+0x44>)
 8001630:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001632:	4a0e      	ldr	r2, [pc, #56]	; (800166c <HAL_MspInit+0x44>)
 8001634:	f043 0301 	orr.w	r3, r3, #1
 8001638:	6613      	str	r3, [r2, #96]	; 0x60
 800163a:	4b0c      	ldr	r3, [pc, #48]	; (800166c <HAL_MspInit+0x44>)
 800163c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800163e:	f003 0301 	and.w	r3, r3, #1
 8001642:	607b      	str	r3, [r7, #4]
 8001644:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001646:	4b09      	ldr	r3, [pc, #36]	; (800166c <HAL_MspInit+0x44>)
 8001648:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800164a:	4a08      	ldr	r2, [pc, #32]	; (800166c <HAL_MspInit+0x44>)
 800164c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001650:	6593      	str	r3, [r2, #88]	; 0x58
 8001652:	4b06      	ldr	r3, [pc, #24]	; (800166c <HAL_MspInit+0x44>)
 8001654:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001656:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800165a:	603b      	str	r3, [r7, #0]
 800165c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800165e:	bf00      	nop
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	40021000 	.word	0x40021000

08001670 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001674:	e7fe      	b.n	8001674 <NMI_Handler+0x4>

08001676 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001676:	b480      	push	{r7}
 8001678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800167a:	e7fe      	b.n	800167a <HardFault_Handler+0x4>

0800167c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001680:	e7fe      	b.n	8001680 <MemManage_Handler+0x4>

08001682 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001682:	b480      	push	{r7}
 8001684:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001686:	e7fe      	b.n	8001686 <BusFault_Handler+0x4>

08001688 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800168c:	e7fe      	b.n	800168c <UsageFault_Handler+0x4>

0800168e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800168e:	b480      	push	{r7}
 8001690:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001692:	bf00      	nop
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr

0800169c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016a0:	bf00      	nop
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr

080016aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016aa:	b480      	push	{r7}
 80016ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016ae:	bf00      	nop
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr

080016b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016bc:	f000 f958 	bl	8001970 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016c0:	bf00      	nop
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
	return 1;
 80016c8:	2301      	movs	r3, #1
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr

080016d4 <_kill>:

int _kill(int pid, int sig)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80016de:	f001 fb93 	bl	8002e08 <__errno>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2216      	movs	r2, #22
 80016e6:	601a      	str	r2, [r3, #0]
	return -1;
 80016e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <_exit>:

void _exit (int status)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80016fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001700:	6878      	ldr	r0, [r7, #4]
 8001702:	f7ff ffe7 	bl	80016d4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001706:	e7fe      	b.n	8001706 <_exit+0x12>

08001708 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b086      	sub	sp, #24
 800170c:	af00      	add	r7, sp, #0
 800170e:	60f8      	str	r0, [r7, #12]
 8001710:	60b9      	str	r1, [r7, #8]
 8001712:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001714:	2300      	movs	r3, #0
 8001716:	617b      	str	r3, [r7, #20]
 8001718:	e00a      	b.n	8001730 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800171a:	f3af 8000 	nop.w
 800171e:	4601      	mov	r1, r0
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	1c5a      	adds	r2, r3, #1
 8001724:	60ba      	str	r2, [r7, #8]
 8001726:	b2ca      	uxtb	r2, r1
 8001728:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	3301      	adds	r3, #1
 800172e:	617b      	str	r3, [r7, #20]
 8001730:	697a      	ldr	r2, [r7, #20]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	429a      	cmp	r2, r3
 8001736:	dbf0      	blt.n	800171a <_read+0x12>
	}

return len;
 8001738:	687b      	ldr	r3, [r7, #4]
}
 800173a:	4618      	mov	r0, r3
 800173c:	3718      	adds	r7, #24
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}

08001742 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001742:	b580      	push	{r7, lr}
 8001744:	b086      	sub	sp, #24
 8001746:	af00      	add	r7, sp, #0
 8001748:	60f8      	str	r0, [r7, #12]
 800174a:	60b9      	str	r1, [r7, #8]
 800174c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800174e:	2300      	movs	r3, #0
 8001750:	617b      	str	r3, [r7, #20]
 8001752:	e009      	b.n	8001768 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	1c5a      	adds	r2, r3, #1
 8001758:	60ba      	str	r2, [r7, #8]
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	4618      	mov	r0, r3
 800175e:	f7ff fa8d 	bl	8000c7c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	3301      	adds	r3, #1
 8001766:	617b      	str	r3, [r7, #20]
 8001768:	697a      	ldr	r2, [r7, #20]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	429a      	cmp	r2, r3
 800176e:	dbf1      	blt.n	8001754 <_write+0x12>
	}
	return len;
 8001770:	687b      	ldr	r3, [r7, #4]
}
 8001772:	4618      	mov	r0, r3
 8001774:	3718      	adds	r7, #24
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}

0800177a <_close>:

int _close(int file)
{
 800177a:	b480      	push	{r7}
 800177c:	b083      	sub	sp, #12
 800177e:	af00      	add	r7, sp, #0
 8001780:	6078      	str	r0, [r7, #4]
	return -1;
 8001782:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001786:	4618      	mov	r0, r3
 8001788:	370c      	adds	r7, #12
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr

08001792 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001792:	b480      	push	{r7}
 8001794:	b083      	sub	sp, #12
 8001796:	af00      	add	r7, sp, #0
 8001798:	6078      	str	r0, [r7, #4]
 800179a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017a2:	605a      	str	r2, [r3, #4]
	return 0;
 80017a4:	2300      	movs	r3, #0
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	370c      	adds	r7, #12
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr

080017b2 <_isatty>:

int _isatty(int file)
{
 80017b2:	b480      	push	{r7}
 80017b4:	b083      	sub	sp, #12
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
	return 1;
 80017ba:	2301      	movs	r3, #1
}
 80017bc:	4618      	mov	r0, r3
 80017be:	370c      	adds	r7, #12
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr

080017c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b085      	sub	sp, #20
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	60f8      	str	r0, [r7, #12]
 80017d0:	60b9      	str	r1, [r7, #8]
 80017d2:	607a      	str	r2, [r7, #4]
	return 0;
 80017d4:	2300      	movs	r3, #0
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3714      	adds	r7, #20
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
	...

080017e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b086      	sub	sp, #24
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017ec:	4a14      	ldr	r2, [pc, #80]	; (8001840 <_sbrk+0x5c>)
 80017ee:	4b15      	ldr	r3, [pc, #84]	; (8001844 <_sbrk+0x60>)
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017f8:	4b13      	ldr	r3, [pc, #76]	; (8001848 <_sbrk+0x64>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d102      	bne.n	8001806 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001800:	4b11      	ldr	r3, [pc, #68]	; (8001848 <_sbrk+0x64>)
 8001802:	4a12      	ldr	r2, [pc, #72]	; (800184c <_sbrk+0x68>)
 8001804:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001806:	4b10      	ldr	r3, [pc, #64]	; (8001848 <_sbrk+0x64>)
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	4413      	add	r3, r2
 800180e:	693a      	ldr	r2, [r7, #16]
 8001810:	429a      	cmp	r2, r3
 8001812:	d207      	bcs.n	8001824 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001814:	f001 faf8 	bl	8002e08 <__errno>
 8001818:	4603      	mov	r3, r0
 800181a:	220c      	movs	r2, #12
 800181c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800181e:	f04f 33ff 	mov.w	r3, #4294967295
 8001822:	e009      	b.n	8001838 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001824:	4b08      	ldr	r3, [pc, #32]	; (8001848 <_sbrk+0x64>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800182a:	4b07      	ldr	r3, [pc, #28]	; (8001848 <_sbrk+0x64>)
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	4413      	add	r3, r2
 8001832:	4a05      	ldr	r2, [pc, #20]	; (8001848 <_sbrk+0x64>)
 8001834:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001836:	68fb      	ldr	r3, [r7, #12]
}
 8001838:	4618      	mov	r0, r3
 800183a:	3718      	adds	r7, #24
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	200a0000 	.word	0x200a0000
 8001844:	00000400 	.word	0x00000400
 8001848:	20000200 	.word	0x20000200
 800184c:	20000218 	.word	0x20000218

08001850 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001854:	4b06      	ldr	r3, [pc, #24]	; (8001870 <SystemInit+0x20>)
 8001856:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800185a:	4a05      	ldr	r2, [pc, #20]	; (8001870 <SystemInit+0x20>)
 800185c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001860:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001864:	bf00      	nop
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	e000ed00 	.word	0xe000ed00

08001874 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001874:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018ac <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001878:	f7ff ffea 	bl	8001850 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800187c:	480c      	ldr	r0, [pc, #48]	; (80018b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800187e:	490d      	ldr	r1, [pc, #52]	; (80018b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001880:	4a0d      	ldr	r2, [pc, #52]	; (80018b8 <LoopForever+0xe>)
  movs r3, #0
 8001882:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001884:	e002      	b.n	800188c <LoopCopyDataInit>

08001886 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001886:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001888:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800188a:	3304      	adds	r3, #4

0800188c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800188c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800188e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001890:	d3f9      	bcc.n	8001886 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001892:	4a0a      	ldr	r2, [pc, #40]	; (80018bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001894:	4c0a      	ldr	r4, [pc, #40]	; (80018c0 <LoopForever+0x16>)
  movs r3, #0
 8001896:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001898:	e001      	b.n	800189e <LoopFillZerobss>

0800189a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800189a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800189c:	3204      	adds	r2, #4

0800189e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800189e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018a0:	d3fb      	bcc.n	800189a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018a2:	f001 facb 	bl	8002e3c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80018a6:	f7ff f9f5 	bl	8000c94 <main>

080018aa <LoopForever>:

LoopForever:
    b LoopForever
 80018aa:	e7fe      	b.n	80018aa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80018ac:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80018b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018b4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80018b8:	08005ea4 	.word	0x08005ea4
  ldr r2, =_sbss
 80018bc:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80018c0:	20000218 	.word	0x20000218

080018c4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80018c4:	e7fe      	b.n	80018c4 <ADC1_IRQHandler>

080018c6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	b082      	sub	sp, #8
 80018ca:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80018cc:	2300      	movs	r3, #0
 80018ce:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018d0:	2003      	movs	r0, #3
 80018d2:	f000 f943 	bl	8001b5c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80018d6:	2000      	movs	r0, #0
 80018d8:	f000 f80e 	bl	80018f8 <HAL_InitTick>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d002      	beq.n	80018e8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	71fb      	strb	r3, [r7, #7]
 80018e6:	e001      	b.n	80018ec <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80018e8:	f7ff fe9e 	bl	8001628 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80018ec:	79fb      	ldrb	r3, [r7, #7]
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
	...

080018f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001900:	2300      	movs	r3, #0
 8001902:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001904:	4b17      	ldr	r3, [pc, #92]	; (8001964 <HAL_InitTick+0x6c>)
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d023      	beq.n	8001954 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800190c:	4b16      	ldr	r3, [pc, #88]	; (8001968 <HAL_InitTick+0x70>)
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	4b14      	ldr	r3, [pc, #80]	; (8001964 <HAL_InitTick+0x6c>)
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	4619      	mov	r1, r3
 8001916:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800191a:	fbb3 f3f1 	udiv	r3, r3, r1
 800191e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001922:	4618      	mov	r0, r3
 8001924:	f000 f941 	bl	8001baa <HAL_SYSTICK_Config>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d10f      	bne.n	800194e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2b0f      	cmp	r3, #15
 8001932:	d809      	bhi.n	8001948 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001934:	2200      	movs	r2, #0
 8001936:	6879      	ldr	r1, [r7, #4]
 8001938:	f04f 30ff 	mov.w	r0, #4294967295
 800193c:	f000 f919 	bl	8001b72 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001940:	4a0a      	ldr	r2, [pc, #40]	; (800196c <HAL_InitTick+0x74>)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6013      	str	r3, [r2, #0]
 8001946:	e007      	b.n	8001958 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	73fb      	strb	r3, [r7, #15]
 800194c:	e004      	b.n	8001958 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800194e:	2301      	movs	r3, #1
 8001950:	73fb      	strb	r3, [r7, #15]
 8001952:	e001      	b.n	8001958 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001954:	2301      	movs	r3, #1
 8001956:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001958:	7bfb      	ldrb	r3, [r7, #15]
}
 800195a:	4618      	mov	r0, r3
 800195c:	3710      	adds	r7, #16
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	20000008 	.word	0x20000008
 8001968:	20000000 	.word	0x20000000
 800196c:	20000004 	.word	0x20000004

08001970 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001974:	4b06      	ldr	r3, [pc, #24]	; (8001990 <HAL_IncTick+0x20>)
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	461a      	mov	r2, r3
 800197a:	4b06      	ldr	r3, [pc, #24]	; (8001994 <HAL_IncTick+0x24>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4413      	add	r3, r2
 8001980:	4a04      	ldr	r2, [pc, #16]	; (8001994 <HAL_IncTick+0x24>)
 8001982:	6013      	str	r3, [r2, #0]
}
 8001984:	bf00      	nop
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	20000008 	.word	0x20000008
 8001994:	20000204 	.word	0x20000204

08001998 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  return uwTick;
 800199c:	4b03      	ldr	r3, [pc, #12]	; (80019ac <HAL_GetTick+0x14>)
 800199e:	681b      	ldr	r3, [r3, #0]
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	20000204 	.word	0x20000204

080019b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b084      	sub	sp, #16
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019b8:	f7ff ffee 	bl	8001998 <HAL_GetTick>
 80019bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019c8:	d005      	beq.n	80019d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80019ca:	4b0a      	ldr	r3, [pc, #40]	; (80019f4 <HAL_Delay+0x44>)
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	461a      	mov	r2, r3
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	4413      	add	r3, r2
 80019d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019d6:	bf00      	nop
 80019d8:	f7ff ffde 	bl	8001998 <HAL_GetTick>
 80019dc:	4602      	mov	r2, r0
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	68fa      	ldr	r2, [r7, #12]
 80019e4:	429a      	cmp	r2, r3
 80019e6:	d8f7      	bhi.n	80019d8 <HAL_Delay+0x28>
  {
  }
}
 80019e8:	bf00      	nop
 80019ea:	bf00      	nop
 80019ec:	3710      	adds	r7, #16
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	20000008 	.word	0x20000008

080019f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b085      	sub	sp, #20
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	f003 0307 	and.w	r3, r3, #7
 8001a06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a08:	4b0c      	ldr	r3, [pc, #48]	; (8001a3c <__NVIC_SetPriorityGrouping+0x44>)
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a0e:	68ba      	ldr	r2, [r7, #8]
 8001a10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a14:	4013      	ands	r3, r2
 8001a16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a2a:	4a04      	ldr	r2, [pc, #16]	; (8001a3c <__NVIC_SetPriorityGrouping+0x44>)
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	60d3      	str	r3, [r2, #12]
}
 8001a30:	bf00      	nop
 8001a32:	3714      	adds	r7, #20
 8001a34:	46bd      	mov	sp, r7
 8001a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3a:	4770      	bx	lr
 8001a3c:	e000ed00 	.word	0xe000ed00

08001a40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a44:	4b04      	ldr	r3, [pc, #16]	; (8001a58 <__NVIC_GetPriorityGrouping+0x18>)
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	0a1b      	lsrs	r3, r3, #8
 8001a4a:	f003 0307 	and.w	r3, r3, #7
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr
 8001a58:	e000ed00 	.word	0xe000ed00

08001a5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	4603      	mov	r3, r0
 8001a64:	6039      	str	r1, [r7, #0]
 8001a66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	db0a      	blt.n	8001a86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	b2da      	uxtb	r2, r3
 8001a74:	490c      	ldr	r1, [pc, #48]	; (8001aa8 <__NVIC_SetPriority+0x4c>)
 8001a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a7a:	0112      	lsls	r2, r2, #4
 8001a7c:	b2d2      	uxtb	r2, r2
 8001a7e:	440b      	add	r3, r1
 8001a80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a84:	e00a      	b.n	8001a9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	b2da      	uxtb	r2, r3
 8001a8a:	4908      	ldr	r1, [pc, #32]	; (8001aac <__NVIC_SetPriority+0x50>)
 8001a8c:	79fb      	ldrb	r3, [r7, #7]
 8001a8e:	f003 030f 	and.w	r3, r3, #15
 8001a92:	3b04      	subs	r3, #4
 8001a94:	0112      	lsls	r2, r2, #4
 8001a96:	b2d2      	uxtb	r2, r2
 8001a98:	440b      	add	r3, r1
 8001a9a:	761a      	strb	r2, [r3, #24]
}
 8001a9c:	bf00      	nop
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr
 8001aa8:	e000e100 	.word	0xe000e100
 8001aac:	e000ed00 	.word	0xe000ed00

08001ab0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b089      	sub	sp, #36	; 0x24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	60f8      	str	r0, [r7, #12]
 8001ab8:	60b9      	str	r1, [r7, #8]
 8001aba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	f003 0307 	and.w	r3, r3, #7
 8001ac2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	f1c3 0307 	rsb	r3, r3, #7
 8001aca:	2b04      	cmp	r3, #4
 8001acc:	bf28      	it	cs
 8001ace:	2304      	movcs	r3, #4
 8001ad0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	3304      	adds	r3, #4
 8001ad6:	2b06      	cmp	r3, #6
 8001ad8:	d902      	bls.n	8001ae0 <NVIC_EncodePriority+0x30>
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	3b03      	subs	r3, #3
 8001ade:	e000      	b.n	8001ae2 <NVIC_EncodePriority+0x32>
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ae4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ae8:	69bb      	ldr	r3, [r7, #24]
 8001aea:	fa02 f303 	lsl.w	r3, r2, r3
 8001aee:	43da      	mvns	r2, r3
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	401a      	ands	r2, r3
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001af8:	f04f 31ff 	mov.w	r1, #4294967295
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	fa01 f303 	lsl.w	r3, r1, r3
 8001b02:	43d9      	mvns	r1, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b08:	4313      	orrs	r3, r2
         );
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3724      	adds	r7, #36	; 0x24
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
	...

08001b18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	3b01      	subs	r3, #1
 8001b24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b28:	d301      	bcc.n	8001b2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e00f      	b.n	8001b4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b2e:	4a0a      	ldr	r2, [pc, #40]	; (8001b58 <SysTick_Config+0x40>)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	3b01      	subs	r3, #1
 8001b34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b36:	210f      	movs	r1, #15
 8001b38:	f04f 30ff 	mov.w	r0, #4294967295
 8001b3c:	f7ff ff8e 	bl	8001a5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b40:	4b05      	ldr	r3, [pc, #20]	; (8001b58 <SysTick_Config+0x40>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b46:	4b04      	ldr	r3, [pc, #16]	; (8001b58 <SysTick_Config+0x40>)
 8001b48:	2207      	movs	r2, #7
 8001b4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b4c:	2300      	movs	r3, #0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	e000e010 	.word	0xe000e010

08001b5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	f7ff ff47 	bl	80019f8 <__NVIC_SetPriorityGrouping>
}
 8001b6a:	bf00      	nop
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b086      	sub	sp, #24
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	4603      	mov	r3, r0
 8001b7a:	60b9      	str	r1, [r7, #8]
 8001b7c:	607a      	str	r2, [r7, #4]
 8001b7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001b80:	2300      	movs	r3, #0
 8001b82:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b84:	f7ff ff5c 	bl	8001a40 <__NVIC_GetPriorityGrouping>
 8001b88:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b8a:	687a      	ldr	r2, [r7, #4]
 8001b8c:	68b9      	ldr	r1, [r7, #8]
 8001b8e:	6978      	ldr	r0, [r7, #20]
 8001b90:	f7ff ff8e 	bl	8001ab0 <NVIC_EncodePriority>
 8001b94:	4602      	mov	r2, r0
 8001b96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b9a:	4611      	mov	r1, r2
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7ff ff5d 	bl	8001a5c <__NVIC_SetPriority>
}
 8001ba2:	bf00      	nop
 8001ba4:	3718      	adds	r7, #24
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}

08001baa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b082      	sub	sp, #8
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	f7ff ffb0 	bl	8001b18 <SysTick_Config>
 8001bb8:	4603      	mov	r3, r0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
	...

08001bc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b087      	sub	sp, #28
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bd2:	e166      	b.n	8001ea2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	2101      	movs	r1, #1
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	fa01 f303 	lsl.w	r3, r1, r3
 8001be0:	4013      	ands	r3, r2
 8001be2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	f000 8158 	beq.w	8001e9c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f003 0303 	and.w	r3, r3, #3
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d005      	beq.n	8001c04 <HAL_GPIO_Init+0x40>
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f003 0303 	and.w	r3, r3, #3
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d130      	bne.n	8001c66 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	005b      	lsls	r3, r3, #1
 8001c0e:	2203      	movs	r2, #3
 8001c10:	fa02 f303 	lsl.w	r3, r2, r3
 8001c14:	43db      	mvns	r3, r3
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	4013      	ands	r3, r2
 8001c1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	68da      	ldr	r2, [r3, #12]
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	fa02 f303 	lsl.w	r3, r2, r3
 8001c28:	693a      	ldr	r2, [r7, #16]
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	693a      	ldr	r2, [r7, #16]
 8001c32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c42:	43db      	mvns	r3, r3
 8001c44:	693a      	ldr	r2, [r7, #16]
 8001c46:	4013      	ands	r3, r2
 8001c48:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	091b      	lsrs	r3, r3, #4
 8001c50:	f003 0201 	and.w	r2, r3, #1
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5a:	693a      	ldr	r2, [r7, #16]
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	693a      	ldr	r2, [r7, #16]
 8001c64:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	f003 0303 	and.w	r3, r3, #3
 8001c6e:	2b03      	cmp	r3, #3
 8001c70:	d017      	beq.n	8001ca2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	68db      	ldr	r3, [r3, #12]
 8001c76:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	2203      	movs	r2, #3
 8001c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c82:	43db      	mvns	r3, r3
 8001c84:	693a      	ldr	r2, [r7, #16]
 8001c86:	4013      	ands	r3, r2
 8001c88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	689a      	ldr	r2, [r3, #8]
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	fa02 f303 	lsl.w	r3, r2, r3
 8001c96:	693a      	ldr	r2, [r7, #16]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	693a      	ldr	r2, [r7, #16]
 8001ca0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	f003 0303 	and.w	r3, r3, #3
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d123      	bne.n	8001cf6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	08da      	lsrs	r2, r3, #3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	3208      	adds	r2, #8
 8001cb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	f003 0307 	and.w	r3, r3, #7
 8001cc2:	009b      	lsls	r3, r3, #2
 8001cc4:	220f      	movs	r2, #15
 8001cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cca:	43db      	mvns	r3, r3
 8001ccc:	693a      	ldr	r2, [r7, #16]
 8001cce:	4013      	ands	r3, r2
 8001cd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	691a      	ldr	r2, [r3, #16]
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	f003 0307 	and.w	r3, r3, #7
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce2:	693a      	ldr	r2, [r7, #16]
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	08da      	lsrs	r2, r3, #3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	3208      	adds	r2, #8
 8001cf0:	6939      	ldr	r1, [r7, #16]
 8001cf2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	005b      	lsls	r3, r3, #1
 8001d00:	2203      	movs	r2, #3
 8001d02:	fa02 f303 	lsl.w	r3, r2, r3
 8001d06:	43db      	mvns	r3, r3
 8001d08:	693a      	ldr	r2, [r7, #16]
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	f003 0203 	and.w	r2, r3, #3
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	005b      	lsls	r3, r3, #1
 8001d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1e:	693a      	ldr	r2, [r7, #16]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	693a      	ldr	r2, [r7, #16]
 8001d28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	f000 80b2 	beq.w	8001e9c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d38:	4b61      	ldr	r3, [pc, #388]	; (8001ec0 <HAL_GPIO_Init+0x2fc>)
 8001d3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d3c:	4a60      	ldr	r2, [pc, #384]	; (8001ec0 <HAL_GPIO_Init+0x2fc>)
 8001d3e:	f043 0301 	orr.w	r3, r3, #1
 8001d42:	6613      	str	r3, [r2, #96]	; 0x60
 8001d44:	4b5e      	ldr	r3, [pc, #376]	; (8001ec0 <HAL_GPIO_Init+0x2fc>)
 8001d46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d48:	f003 0301 	and.w	r3, r3, #1
 8001d4c:	60bb      	str	r3, [r7, #8]
 8001d4e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d50:	4a5c      	ldr	r2, [pc, #368]	; (8001ec4 <HAL_GPIO_Init+0x300>)
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	089b      	lsrs	r3, r3, #2
 8001d56:	3302      	adds	r3, #2
 8001d58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d5c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	f003 0303 	and.w	r3, r3, #3
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	220f      	movs	r2, #15
 8001d68:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6c:	43db      	mvns	r3, r3
 8001d6e:	693a      	ldr	r2, [r7, #16]
 8001d70:	4013      	ands	r3, r2
 8001d72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001d7a:	d02b      	beq.n	8001dd4 <HAL_GPIO_Init+0x210>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	4a52      	ldr	r2, [pc, #328]	; (8001ec8 <HAL_GPIO_Init+0x304>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d025      	beq.n	8001dd0 <HAL_GPIO_Init+0x20c>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	4a51      	ldr	r2, [pc, #324]	; (8001ecc <HAL_GPIO_Init+0x308>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d01f      	beq.n	8001dcc <HAL_GPIO_Init+0x208>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	4a50      	ldr	r2, [pc, #320]	; (8001ed0 <HAL_GPIO_Init+0x30c>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d019      	beq.n	8001dc8 <HAL_GPIO_Init+0x204>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	4a4f      	ldr	r2, [pc, #316]	; (8001ed4 <HAL_GPIO_Init+0x310>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d013      	beq.n	8001dc4 <HAL_GPIO_Init+0x200>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	4a4e      	ldr	r2, [pc, #312]	; (8001ed8 <HAL_GPIO_Init+0x314>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d00d      	beq.n	8001dc0 <HAL_GPIO_Init+0x1fc>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	4a4d      	ldr	r2, [pc, #308]	; (8001edc <HAL_GPIO_Init+0x318>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d007      	beq.n	8001dbc <HAL_GPIO_Init+0x1f8>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	4a4c      	ldr	r2, [pc, #304]	; (8001ee0 <HAL_GPIO_Init+0x31c>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d101      	bne.n	8001db8 <HAL_GPIO_Init+0x1f4>
 8001db4:	2307      	movs	r3, #7
 8001db6:	e00e      	b.n	8001dd6 <HAL_GPIO_Init+0x212>
 8001db8:	2308      	movs	r3, #8
 8001dba:	e00c      	b.n	8001dd6 <HAL_GPIO_Init+0x212>
 8001dbc:	2306      	movs	r3, #6
 8001dbe:	e00a      	b.n	8001dd6 <HAL_GPIO_Init+0x212>
 8001dc0:	2305      	movs	r3, #5
 8001dc2:	e008      	b.n	8001dd6 <HAL_GPIO_Init+0x212>
 8001dc4:	2304      	movs	r3, #4
 8001dc6:	e006      	b.n	8001dd6 <HAL_GPIO_Init+0x212>
 8001dc8:	2303      	movs	r3, #3
 8001dca:	e004      	b.n	8001dd6 <HAL_GPIO_Init+0x212>
 8001dcc:	2302      	movs	r3, #2
 8001dce:	e002      	b.n	8001dd6 <HAL_GPIO_Init+0x212>
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e000      	b.n	8001dd6 <HAL_GPIO_Init+0x212>
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	697a      	ldr	r2, [r7, #20]
 8001dd8:	f002 0203 	and.w	r2, r2, #3
 8001ddc:	0092      	lsls	r2, r2, #2
 8001dde:	4093      	lsls	r3, r2
 8001de0:	693a      	ldr	r2, [r7, #16]
 8001de2:	4313      	orrs	r3, r2
 8001de4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001de6:	4937      	ldr	r1, [pc, #220]	; (8001ec4 <HAL_GPIO_Init+0x300>)
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	089b      	lsrs	r3, r3, #2
 8001dec:	3302      	adds	r3, #2
 8001dee:	693a      	ldr	r2, [r7, #16]
 8001df0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001df4:	4b3b      	ldr	r3, [pc, #236]	; (8001ee4 <HAL_GPIO_Init+0x320>)
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	43db      	mvns	r3, r3
 8001dfe:	693a      	ldr	r2, [r7, #16]
 8001e00:	4013      	ands	r3, r2
 8001e02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d003      	beq.n	8001e18 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001e10:	693a      	ldr	r2, [r7, #16]
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001e18:	4a32      	ldr	r2, [pc, #200]	; (8001ee4 <HAL_GPIO_Init+0x320>)
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001e1e:	4b31      	ldr	r3, [pc, #196]	; (8001ee4 <HAL_GPIO_Init+0x320>)
 8001e20:	68db      	ldr	r3, [r3, #12]
 8001e22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	43db      	mvns	r3, r3
 8001e28:	693a      	ldr	r2, [r7, #16]
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d003      	beq.n	8001e42 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001e3a:	693a      	ldr	r2, [r7, #16]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001e42:	4a28      	ldr	r2, [pc, #160]	; (8001ee4 <HAL_GPIO_Init+0x320>)
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001e48:	4b26      	ldr	r3, [pc, #152]	; (8001ee4 <HAL_GPIO_Init+0x320>)
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	43db      	mvns	r3, r3
 8001e52:	693a      	ldr	r2, [r7, #16]
 8001e54:	4013      	ands	r3, r2
 8001e56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d003      	beq.n	8001e6c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001e64:	693a      	ldr	r2, [r7, #16]
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e6c:	4a1d      	ldr	r2, [pc, #116]	; (8001ee4 <HAL_GPIO_Init+0x320>)
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001e72:	4b1c      	ldr	r3, [pc, #112]	; (8001ee4 <HAL_GPIO_Init+0x320>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	43db      	mvns	r3, r3
 8001e7c:	693a      	ldr	r2, [r7, #16]
 8001e7e:	4013      	ands	r3, r2
 8001e80:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d003      	beq.n	8001e96 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001e8e:	693a      	ldr	r2, [r7, #16]
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	4313      	orrs	r3, r2
 8001e94:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e96:	4a13      	ldr	r2, [pc, #76]	; (8001ee4 <HAL_GPIO_Init+0x320>)
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	fa22 f303 	lsr.w	r3, r2, r3
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	f47f ae91 	bne.w	8001bd4 <HAL_GPIO_Init+0x10>
  }
}
 8001eb2:	bf00      	nop
 8001eb4:	bf00      	nop
 8001eb6:	371c      	adds	r7, #28
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr
 8001ec0:	40021000 	.word	0x40021000
 8001ec4:	40010000 	.word	0x40010000
 8001ec8:	48000400 	.word	0x48000400
 8001ecc:	48000800 	.word	0x48000800
 8001ed0:	48000c00 	.word	0x48000c00
 8001ed4:	48001000 	.word	0x48001000
 8001ed8:	48001400 	.word	0x48001400
 8001edc:	48001800 	.word	0x48001800
 8001ee0:	48001c00 	.word	0x48001c00
 8001ee4:	40010400 	.word	0x40010400

08001ee8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	807b      	strh	r3, [r7, #2]
 8001ef4:	4613      	mov	r3, r2
 8001ef6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ef8:	787b      	ldrb	r3, [r7, #1]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d003      	beq.n	8001f06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001efe:	887a      	ldrh	r2, [r7, #2]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f04:	e002      	b.n	8001f0c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f06:	887a      	ldrh	r2, [r7, #2]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001f0c:	bf00      	nop
 8001f0e:	370c      	adds	r7, #12
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f1c:	4b0d      	ldr	r3, [pc, #52]	; (8001f54 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001f24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f28:	d102      	bne.n	8001f30 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8001f2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f2e:	e00b      	b.n	8001f48 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8001f30:	4b08      	ldr	r3, [pc, #32]	; (8001f54 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001f32:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001f36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f3e:	d102      	bne.n	8001f46 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8001f40:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f44:	e000      	b.n	8001f48 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8001f46:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	40007000 	.word	0x40007000

08001f58 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b085      	sub	sp, #20
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d141      	bne.n	8001fea <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f66:	4b4b      	ldr	r3, [pc, #300]	; (8002094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001f6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f72:	d131      	bne.n	8001fd8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001f74:	4b47      	ldr	r3, [pc, #284]	; (8002094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f76:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001f7a:	4a46      	ldr	r2, [pc, #280]	; (8002094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001f80:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f84:	4b43      	ldr	r3, [pc, #268]	; (8002094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001f8c:	4a41      	ldr	r2, [pc, #260]	; (8002094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f92:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001f94:	4b40      	ldr	r3, [pc, #256]	; (8002098 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	2232      	movs	r2, #50	; 0x32
 8001f9a:	fb02 f303 	mul.w	r3, r2, r3
 8001f9e:	4a3f      	ldr	r2, [pc, #252]	; (800209c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001fa0:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa4:	0c9b      	lsrs	r3, r3, #18
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001faa:	e002      	b.n	8001fb2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	3b01      	subs	r3, #1
 8001fb0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001fb2:	4b38      	ldr	r3, [pc, #224]	; (8002094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fb4:	695b      	ldr	r3, [r3, #20]
 8001fb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fbe:	d102      	bne.n	8001fc6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d1f2      	bne.n	8001fac <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001fc6:	4b33      	ldr	r3, [pc, #204]	; (8002094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fc8:	695b      	ldr	r3, [r3, #20]
 8001fca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fd2:	d158      	bne.n	8002086 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001fd4:	2303      	movs	r3, #3
 8001fd6:	e057      	b.n	8002088 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001fd8:	4b2e      	ldr	r3, [pc, #184]	; (8002094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fda:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001fde:	4a2d      	ldr	r2, [pc, #180]	; (8002094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fe0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001fe4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001fe8:	e04d      	b.n	8002086 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ff0:	d141      	bne.n	8002076 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001ff2:	4b28      	ldr	r3, [pc, #160]	; (8002094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001ffa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ffe:	d131      	bne.n	8002064 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002000:	4b24      	ldr	r3, [pc, #144]	; (8002094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002002:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002006:	4a23      	ldr	r2, [pc, #140]	; (8002094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002008:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800200c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002010:	4b20      	ldr	r3, [pc, #128]	; (8002094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002018:	4a1e      	ldr	r2, [pc, #120]	; (8002094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800201a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800201e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002020:	4b1d      	ldr	r3, [pc, #116]	; (8002098 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	2232      	movs	r2, #50	; 0x32
 8002026:	fb02 f303 	mul.w	r3, r2, r3
 800202a:	4a1c      	ldr	r2, [pc, #112]	; (800209c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800202c:	fba2 2303 	umull	r2, r3, r2, r3
 8002030:	0c9b      	lsrs	r3, r3, #18
 8002032:	3301      	adds	r3, #1
 8002034:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002036:	e002      	b.n	800203e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	3b01      	subs	r3, #1
 800203c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800203e:	4b15      	ldr	r3, [pc, #84]	; (8002094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002040:	695b      	ldr	r3, [r3, #20]
 8002042:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002046:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800204a:	d102      	bne.n	8002052 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d1f2      	bne.n	8002038 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002052:	4b10      	ldr	r3, [pc, #64]	; (8002094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002054:	695b      	ldr	r3, [r3, #20]
 8002056:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800205a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800205e:	d112      	bne.n	8002086 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002060:	2303      	movs	r3, #3
 8002062:	e011      	b.n	8002088 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002064:	4b0b      	ldr	r3, [pc, #44]	; (8002094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002066:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800206a:	4a0a      	ldr	r2, [pc, #40]	; (8002094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800206c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002070:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002074:	e007      	b.n	8002086 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002076:	4b07      	ldr	r3, [pc, #28]	; (8002094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800207e:	4a05      	ldr	r2, [pc, #20]	; (8002094 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002080:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002084:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002086:	2300      	movs	r3, #0
}
 8002088:	4618      	mov	r0, r3
 800208a:	3714      	adds	r7, #20
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr
 8002094:	40007000 	.word	0x40007000
 8002098:	20000000 	.word	0x20000000
 800209c:	431bde83 	.word	0x431bde83

080020a0 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80020a4:	4b05      	ldr	r3, [pc, #20]	; (80020bc <HAL_PWREx_EnableVddIO2+0x1c>)
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	4a04      	ldr	r2, [pc, #16]	; (80020bc <HAL_PWREx_EnableVddIO2+0x1c>)
 80020aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020ae:	6053      	str	r3, [r2, #4]
}
 80020b0:	bf00      	nop
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	40007000 	.word	0x40007000

080020c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b088      	sub	sp, #32
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d102      	bne.n	80020d4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	f000 bc08 	b.w	80028e4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020d4:	4b96      	ldr	r3, [pc, #600]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	f003 030c 	and.w	r3, r3, #12
 80020dc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020de:	4b94      	ldr	r3, [pc, #592]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 80020e0:	68db      	ldr	r3, [r3, #12]
 80020e2:	f003 0303 	and.w	r3, r3, #3
 80020e6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0310 	and.w	r3, r3, #16
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	f000 80e4 	beq.w	80022be <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80020f6:	69bb      	ldr	r3, [r7, #24]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d007      	beq.n	800210c <HAL_RCC_OscConfig+0x4c>
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	2b0c      	cmp	r3, #12
 8002100:	f040 808b 	bne.w	800221a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	2b01      	cmp	r3, #1
 8002108:	f040 8087 	bne.w	800221a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800210c:	4b88      	ldr	r3, [pc, #544]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f003 0302 	and.w	r3, r3, #2
 8002114:	2b00      	cmp	r3, #0
 8002116:	d005      	beq.n	8002124 <HAL_RCC_OscConfig+0x64>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	699b      	ldr	r3, [r3, #24]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d101      	bne.n	8002124 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	e3df      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6a1a      	ldr	r2, [r3, #32]
 8002128:	4b81      	ldr	r3, [pc, #516]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 0308 	and.w	r3, r3, #8
 8002130:	2b00      	cmp	r3, #0
 8002132:	d004      	beq.n	800213e <HAL_RCC_OscConfig+0x7e>
 8002134:	4b7e      	ldr	r3, [pc, #504]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800213c:	e005      	b.n	800214a <HAL_RCC_OscConfig+0x8a>
 800213e:	4b7c      	ldr	r3, [pc, #496]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 8002140:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002144:	091b      	lsrs	r3, r3, #4
 8002146:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800214a:	4293      	cmp	r3, r2
 800214c:	d223      	bcs.n	8002196 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6a1b      	ldr	r3, [r3, #32]
 8002152:	4618      	mov	r0, r3
 8002154:	f000 fd94 	bl	8002c80 <RCC_SetFlashLatencyFromMSIRange>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e3c0      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002162:	4b73      	ldr	r3, [pc, #460]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a72      	ldr	r2, [pc, #456]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 8002168:	f043 0308 	orr.w	r3, r3, #8
 800216c:	6013      	str	r3, [r2, #0]
 800216e:	4b70      	ldr	r3, [pc, #448]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6a1b      	ldr	r3, [r3, #32]
 800217a:	496d      	ldr	r1, [pc, #436]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 800217c:	4313      	orrs	r3, r2
 800217e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002180:	4b6b      	ldr	r3, [pc, #428]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	69db      	ldr	r3, [r3, #28]
 800218c:	021b      	lsls	r3, r3, #8
 800218e:	4968      	ldr	r1, [pc, #416]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 8002190:	4313      	orrs	r3, r2
 8002192:	604b      	str	r3, [r1, #4]
 8002194:	e025      	b.n	80021e2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002196:	4b66      	ldr	r3, [pc, #408]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a65      	ldr	r2, [pc, #404]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 800219c:	f043 0308 	orr.w	r3, r3, #8
 80021a0:	6013      	str	r3, [r2, #0]
 80021a2:	4b63      	ldr	r3, [pc, #396]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6a1b      	ldr	r3, [r3, #32]
 80021ae:	4960      	ldr	r1, [pc, #384]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 80021b0:	4313      	orrs	r3, r2
 80021b2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021b4:	4b5e      	ldr	r3, [pc, #376]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	69db      	ldr	r3, [r3, #28]
 80021c0:	021b      	lsls	r3, r3, #8
 80021c2:	495b      	ldr	r1, [pc, #364]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 80021c4:	4313      	orrs	r3, r2
 80021c6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80021c8:	69bb      	ldr	r3, [r7, #24]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d109      	bne.n	80021e2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6a1b      	ldr	r3, [r3, #32]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f000 fd54 	bl	8002c80 <RCC_SetFlashLatencyFromMSIRange>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e380      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021e2:	f000 fcc1 	bl	8002b68 <HAL_RCC_GetSysClockFreq>
 80021e6:	4602      	mov	r2, r0
 80021e8:	4b51      	ldr	r3, [pc, #324]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	091b      	lsrs	r3, r3, #4
 80021ee:	f003 030f 	and.w	r3, r3, #15
 80021f2:	4950      	ldr	r1, [pc, #320]	; (8002334 <HAL_RCC_OscConfig+0x274>)
 80021f4:	5ccb      	ldrb	r3, [r1, r3]
 80021f6:	f003 031f 	and.w	r3, r3, #31
 80021fa:	fa22 f303 	lsr.w	r3, r2, r3
 80021fe:	4a4e      	ldr	r2, [pc, #312]	; (8002338 <HAL_RCC_OscConfig+0x278>)
 8002200:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002202:	4b4e      	ldr	r3, [pc, #312]	; (800233c <HAL_RCC_OscConfig+0x27c>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4618      	mov	r0, r3
 8002208:	f7ff fb76 	bl	80018f8 <HAL_InitTick>
 800220c:	4603      	mov	r3, r0
 800220e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002210:	7bfb      	ldrb	r3, [r7, #15]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d052      	beq.n	80022bc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002216:	7bfb      	ldrb	r3, [r7, #15]
 8002218:	e364      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	699b      	ldr	r3, [r3, #24]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d032      	beq.n	8002288 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002222:	4b43      	ldr	r3, [pc, #268]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a42      	ldr	r2, [pc, #264]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 8002228:	f043 0301 	orr.w	r3, r3, #1
 800222c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800222e:	f7ff fbb3 	bl	8001998 <HAL_GetTick>
 8002232:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002234:	e008      	b.n	8002248 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002236:	f7ff fbaf 	bl	8001998 <HAL_GetTick>
 800223a:	4602      	mov	r2, r0
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	1ad3      	subs	r3, r2, r3
 8002240:	2b02      	cmp	r3, #2
 8002242:	d901      	bls.n	8002248 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002244:	2303      	movs	r3, #3
 8002246:	e34d      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002248:	4b39      	ldr	r3, [pc, #228]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f003 0302 	and.w	r3, r3, #2
 8002250:	2b00      	cmp	r3, #0
 8002252:	d0f0      	beq.n	8002236 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002254:	4b36      	ldr	r3, [pc, #216]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a35      	ldr	r2, [pc, #212]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 800225a:	f043 0308 	orr.w	r3, r3, #8
 800225e:	6013      	str	r3, [r2, #0]
 8002260:	4b33      	ldr	r3, [pc, #204]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6a1b      	ldr	r3, [r3, #32]
 800226c:	4930      	ldr	r1, [pc, #192]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 800226e:	4313      	orrs	r3, r2
 8002270:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002272:	4b2f      	ldr	r3, [pc, #188]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	69db      	ldr	r3, [r3, #28]
 800227e:	021b      	lsls	r3, r3, #8
 8002280:	492b      	ldr	r1, [pc, #172]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 8002282:	4313      	orrs	r3, r2
 8002284:	604b      	str	r3, [r1, #4]
 8002286:	e01a      	b.n	80022be <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002288:	4b29      	ldr	r3, [pc, #164]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a28      	ldr	r2, [pc, #160]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 800228e:	f023 0301 	bic.w	r3, r3, #1
 8002292:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002294:	f7ff fb80 	bl	8001998 <HAL_GetTick>
 8002298:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800229a:	e008      	b.n	80022ae <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800229c:	f7ff fb7c 	bl	8001998 <HAL_GetTick>
 80022a0:	4602      	mov	r2, r0
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	2b02      	cmp	r3, #2
 80022a8:	d901      	bls.n	80022ae <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80022aa:	2303      	movs	r3, #3
 80022ac:	e31a      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80022ae:	4b20      	ldr	r3, [pc, #128]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0302 	and.w	r3, r3, #2
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d1f0      	bne.n	800229c <HAL_RCC_OscConfig+0x1dc>
 80022ba:	e000      	b.n	80022be <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022bc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 0301 	and.w	r3, r3, #1
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d073      	beq.n	80023b2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80022ca:	69bb      	ldr	r3, [r7, #24]
 80022cc:	2b08      	cmp	r3, #8
 80022ce:	d005      	beq.n	80022dc <HAL_RCC_OscConfig+0x21c>
 80022d0:	69bb      	ldr	r3, [r7, #24]
 80022d2:	2b0c      	cmp	r3, #12
 80022d4:	d10e      	bne.n	80022f4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	2b03      	cmp	r3, #3
 80022da:	d10b      	bne.n	80022f4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022dc:	4b14      	ldr	r3, [pc, #80]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d063      	beq.n	80023b0 <HAL_RCC_OscConfig+0x2f0>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d15f      	bne.n	80023b0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80022f0:	2301      	movs	r3, #1
 80022f2:	e2f7      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022fc:	d106      	bne.n	800230c <HAL_RCC_OscConfig+0x24c>
 80022fe:	4b0c      	ldr	r3, [pc, #48]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a0b      	ldr	r2, [pc, #44]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 8002304:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002308:	6013      	str	r3, [r2, #0]
 800230a:	e025      	b.n	8002358 <HAL_RCC_OscConfig+0x298>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002314:	d114      	bne.n	8002340 <HAL_RCC_OscConfig+0x280>
 8002316:	4b06      	ldr	r3, [pc, #24]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a05      	ldr	r2, [pc, #20]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 800231c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002320:	6013      	str	r3, [r2, #0]
 8002322:	4b03      	ldr	r3, [pc, #12]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a02      	ldr	r2, [pc, #8]	; (8002330 <HAL_RCC_OscConfig+0x270>)
 8002328:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800232c:	6013      	str	r3, [r2, #0]
 800232e:	e013      	b.n	8002358 <HAL_RCC_OscConfig+0x298>
 8002330:	40021000 	.word	0x40021000
 8002334:	08005a80 	.word	0x08005a80
 8002338:	20000000 	.word	0x20000000
 800233c:	20000004 	.word	0x20000004
 8002340:	4ba0      	ldr	r3, [pc, #640]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a9f      	ldr	r2, [pc, #636]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 8002346:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800234a:	6013      	str	r3, [r2, #0]
 800234c:	4b9d      	ldr	r3, [pc, #628]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a9c      	ldr	r2, [pc, #624]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 8002352:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002356:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d013      	beq.n	8002388 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002360:	f7ff fb1a 	bl	8001998 <HAL_GetTick>
 8002364:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002366:	e008      	b.n	800237a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002368:	f7ff fb16 	bl	8001998 <HAL_GetTick>
 800236c:	4602      	mov	r2, r0
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	2b64      	cmp	r3, #100	; 0x64
 8002374:	d901      	bls.n	800237a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002376:	2303      	movs	r3, #3
 8002378:	e2b4      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800237a:	4b92      	ldr	r3, [pc, #584]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002382:	2b00      	cmp	r3, #0
 8002384:	d0f0      	beq.n	8002368 <HAL_RCC_OscConfig+0x2a8>
 8002386:	e014      	b.n	80023b2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002388:	f7ff fb06 	bl	8001998 <HAL_GetTick>
 800238c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800238e:	e008      	b.n	80023a2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002390:	f7ff fb02 	bl	8001998 <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	2b64      	cmp	r3, #100	; 0x64
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e2a0      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023a2:	4b88      	ldr	r3, [pc, #544]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d1f0      	bne.n	8002390 <HAL_RCC_OscConfig+0x2d0>
 80023ae:	e000      	b.n	80023b2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 0302 	and.w	r3, r3, #2
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d060      	beq.n	8002480 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80023be:	69bb      	ldr	r3, [r7, #24]
 80023c0:	2b04      	cmp	r3, #4
 80023c2:	d005      	beq.n	80023d0 <HAL_RCC_OscConfig+0x310>
 80023c4:	69bb      	ldr	r3, [r7, #24]
 80023c6:	2b0c      	cmp	r3, #12
 80023c8:	d119      	bne.n	80023fe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d116      	bne.n	80023fe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023d0:	4b7c      	ldr	r3, [pc, #496]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d005      	beq.n	80023e8 <HAL_RCC_OscConfig+0x328>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d101      	bne.n	80023e8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e27d      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023e8:	4b76      	ldr	r3, [pc, #472]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	691b      	ldr	r3, [r3, #16]
 80023f4:	061b      	lsls	r3, r3, #24
 80023f6:	4973      	ldr	r1, [pc, #460]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 80023f8:	4313      	orrs	r3, r2
 80023fa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023fc:	e040      	b.n	8002480 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	68db      	ldr	r3, [r3, #12]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d023      	beq.n	800244e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002406:	4b6f      	ldr	r3, [pc, #444]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a6e      	ldr	r2, [pc, #440]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 800240c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002410:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002412:	f7ff fac1 	bl	8001998 <HAL_GetTick>
 8002416:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002418:	e008      	b.n	800242c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800241a:	f7ff fabd 	bl	8001998 <HAL_GetTick>
 800241e:	4602      	mov	r2, r0
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	2b02      	cmp	r3, #2
 8002426:	d901      	bls.n	800242c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002428:	2303      	movs	r3, #3
 800242a:	e25b      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800242c:	4b65      	ldr	r3, [pc, #404]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002434:	2b00      	cmp	r3, #0
 8002436:	d0f0      	beq.n	800241a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002438:	4b62      	ldr	r3, [pc, #392]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	691b      	ldr	r3, [r3, #16]
 8002444:	061b      	lsls	r3, r3, #24
 8002446:	495f      	ldr	r1, [pc, #380]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 8002448:	4313      	orrs	r3, r2
 800244a:	604b      	str	r3, [r1, #4]
 800244c:	e018      	b.n	8002480 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800244e:	4b5d      	ldr	r3, [pc, #372]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a5c      	ldr	r2, [pc, #368]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 8002454:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002458:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800245a:	f7ff fa9d 	bl	8001998 <HAL_GetTick>
 800245e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002460:	e008      	b.n	8002474 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002462:	f7ff fa99 	bl	8001998 <HAL_GetTick>
 8002466:	4602      	mov	r2, r0
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	1ad3      	subs	r3, r2, r3
 800246c:	2b02      	cmp	r3, #2
 800246e:	d901      	bls.n	8002474 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002470:	2303      	movs	r3, #3
 8002472:	e237      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002474:	4b53      	ldr	r3, [pc, #332]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800247c:	2b00      	cmp	r3, #0
 800247e:	d1f0      	bne.n	8002462 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0308 	and.w	r3, r3, #8
 8002488:	2b00      	cmp	r3, #0
 800248a:	d03c      	beq.n	8002506 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	695b      	ldr	r3, [r3, #20]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d01c      	beq.n	80024ce <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002494:	4b4b      	ldr	r3, [pc, #300]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 8002496:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800249a:	4a4a      	ldr	r2, [pc, #296]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 800249c:	f043 0301 	orr.w	r3, r3, #1
 80024a0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024a4:	f7ff fa78 	bl	8001998 <HAL_GetTick>
 80024a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024aa:	e008      	b.n	80024be <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024ac:	f7ff fa74 	bl	8001998 <HAL_GetTick>
 80024b0:	4602      	mov	r2, r0
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	2b02      	cmp	r3, #2
 80024b8:	d901      	bls.n	80024be <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80024ba:	2303      	movs	r3, #3
 80024bc:	e212      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024be:	4b41      	ldr	r3, [pc, #260]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 80024c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024c4:	f003 0302 	and.w	r3, r3, #2
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d0ef      	beq.n	80024ac <HAL_RCC_OscConfig+0x3ec>
 80024cc:	e01b      	b.n	8002506 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024ce:	4b3d      	ldr	r3, [pc, #244]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 80024d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024d4:	4a3b      	ldr	r2, [pc, #236]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 80024d6:	f023 0301 	bic.w	r3, r3, #1
 80024da:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024de:	f7ff fa5b 	bl	8001998 <HAL_GetTick>
 80024e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024e4:	e008      	b.n	80024f8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024e6:	f7ff fa57 	bl	8001998 <HAL_GetTick>
 80024ea:	4602      	mov	r2, r0
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	2b02      	cmp	r3, #2
 80024f2:	d901      	bls.n	80024f8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80024f4:	2303      	movs	r3, #3
 80024f6:	e1f5      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024f8:	4b32      	ldr	r3, [pc, #200]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 80024fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024fe:	f003 0302 	and.w	r3, r3, #2
 8002502:	2b00      	cmp	r3, #0
 8002504:	d1ef      	bne.n	80024e6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 0304 	and.w	r3, r3, #4
 800250e:	2b00      	cmp	r3, #0
 8002510:	f000 80a6 	beq.w	8002660 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002514:	2300      	movs	r3, #0
 8002516:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002518:	4b2a      	ldr	r3, [pc, #168]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 800251a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800251c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d10d      	bne.n	8002540 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002524:	4b27      	ldr	r3, [pc, #156]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 8002526:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002528:	4a26      	ldr	r2, [pc, #152]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 800252a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800252e:	6593      	str	r3, [r2, #88]	; 0x58
 8002530:	4b24      	ldr	r3, [pc, #144]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 8002532:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002534:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002538:	60bb      	str	r3, [r7, #8]
 800253a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800253c:	2301      	movs	r3, #1
 800253e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002540:	4b21      	ldr	r3, [pc, #132]	; (80025c8 <HAL_RCC_OscConfig+0x508>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002548:	2b00      	cmp	r3, #0
 800254a:	d118      	bne.n	800257e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800254c:	4b1e      	ldr	r3, [pc, #120]	; (80025c8 <HAL_RCC_OscConfig+0x508>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a1d      	ldr	r2, [pc, #116]	; (80025c8 <HAL_RCC_OscConfig+0x508>)
 8002552:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002556:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002558:	f7ff fa1e 	bl	8001998 <HAL_GetTick>
 800255c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800255e:	e008      	b.n	8002572 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002560:	f7ff fa1a 	bl	8001998 <HAL_GetTick>
 8002564:	4602      	mov	r2, r0
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	2b02      	cmp	r3, #2
 800256c:	d901      	bls.n	8002572 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800256e:	2303      	movs	r3, #3
 8002570:	e1b8      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002572:	4b15      	ldr	r3, [pc, #84]	; (80025c8 <HAL_RCC_OscConfig+0x508>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800257a:	2b00      	cmp	r3, #0
 800257c:	d0f0      	beq.n	8002560 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	2b01      	cmp	r3, #1
 8002584:	d108      	bne.n	8002598 <HAL_RCC_OscConfig+0x4d8>
 8002586:	4b0f      	ldr	r3, [pc, #60]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 8002588:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800258c:	4a0d      	ldr	r2, [pc, #52]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 800258e:	f043 0301 	orr.w	r3, r3, #1
 8002592:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002596:	e029      	b.n	80025ec <HAL_RCC_OscConfig+0x52c>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	2b05      	cmp	r3, #5
 800259e:	d115      	bne.n	80025cc <HAL_RCC_OscConfig+0x50c>
 80025a0:	4b08      	ldr	r3, [pc, #32]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 80025a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025a6:	4a07      	ldr	r2, [pc, #28]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 80025a8:	f043 0304 	orr.w	r3, r3, #4
 80025ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025b0:	4b04      	ldr	r3, [pc, #16]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 80025b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025b6:	4a03      	ldr	r2, [pc, #12]	; (80025c4 <HAL_RCC_OscConfig+0x504>)
 80025b8:	f043 0301 	orr.w	r3, r3, #1
 80025bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025c0:	e014      	b.n	80025ec <HAL_RCC_OscConfig+0x52c>
 80025c2:	bf00      	nop
 80025c4:	40021000 	.word	0x40021000
 80025c8:	40007000 	.word	0x40007000
 80025cc:	4b9d      	ldr	r3, [pc, #628]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 80025ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025d2:	4a9c      	ldr	r2, [pc, #624]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 80025d4:	f023 0301 	bic.w	r3, r3, #1
 80025d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025dc:	4b99      	ldr	r3, [pc, #612]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 80025de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025e2:	4a98      	ldr	r2, [pc, #608]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 80025e4:	f023 0304 	bic.w	r3, r3, #4
 80025e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d016      	beq.n	8002622 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025f4:	f7ff f9d0 	bl	8001998 <HAL_GetTick>
 80025f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025fa:	e00a      	b.n	8002612 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025fc:	f7ff f9cc 	bl	8001998 <HAL_GetTick>
 8002600:	4602      	mov	r2, r0
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	f241 3288 	movw	r2, #5000	; 0x1388
 800260a:	4293      	cmp	r3, r2
 800260c:	d901      	bls.n	8002612 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800260e:	2303      	movs	r3, #3
 8002610:	e168      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002612:	4b8c      	ldr	r3, [pc, #560]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 8002614:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002618:	f003 0302 	and.w	r3, r3, #2
 800261c:	2b00      	cmp	r3, #0
 800261e:	d0ed      	beq.n	80025fc <HAL_RCC_OscConfig+0x53c>
 8002620:	e015      	b.n	800264e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002622:	f7ff f9b9 	bl	8001998 <HAL_GetTick>
 8002626:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002628:	e00a      	b.n	8002640 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800262a:	f7ff f9b5 	bl	8001998 <HAL_GetTick>
 800262e:	4602      	mov	r2, r0
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	f241 3288 	movw	r2, #5000	; 0x1388
 8002638:	4293      	cmp	r3, r2
 800263a:	d901      	bls.n	8002640 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800263c:	2303      	movs	r3, #3
 800263e:	e151      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002640:	4b80      	ldr	r3, [pc, #512]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 8002642:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002646:	f003 0302 	and.w	r3, r3, #2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d1ed      	bne.n	800262a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800264e:	7ffb      	ldrb	r3, [r7, #31]
 8002650:	2b01      	cmp	r3, #1
 8002652:	d105      	bne.n	8002660 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002654:	4b7b      	ldr	r3, [pc, #492]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 8002656:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002658:	4a7a      	ldr	r2, [pc, #488]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 800265a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800265e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 0320 	and.w	r3, r3, #32
 8002668:	2b00      	cmp	r3, #0
 800266a:	d03c      	beq.n	80026e6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002670:	2b00      	cmp	r3, #0
 8002672:	d01c      	beq.n	80026ae <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002674:	4b73      	ldr	r3, [pc, #460]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 8002676:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800267a:	4a72      	ldr	r2, [pc, #456]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 800267c:	f043 0301 	orr.w	r3, r3, #1
 8002680:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002684:	f7ff f988 	bl	8001998 <HAL_GetTick>
 8002688:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800268a:	e008      	b.n	800269e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800268c:	f7ff f984 	bl	8001998 <HAL_GetTick>
 8002690:	4602      	mov	r2, r0
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	2b02      	cmp	r3, #2
 8002698:	d901      	bls.n	800269e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800269a:	2303      	movs	r3, #3
 800269c:	e122      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800269e:	4b69      	ldr	r3, [pc, #420]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 80026a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80026a4:	f003 0302 	and.w	r3, r3, #2
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d0ef      	beq.n	800268c <HAL_RCC_OscConfig+0x5cc>
 80026ac:	e01b      	b.n	80026e6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80026ae:	4b65      	ldr	r3, [pc, #404]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 80026b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80026b4:	4a63      	ldr	r2, [pc, #396]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 80026b6:	f023 0301 	bic.w	r3, r3, #1
 80026ba:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026be:	f7ff f96b 	bl	8001998 <HAL_GetTick>
 80026c2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80026c4:	e008      	b.n	80026d8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80026c6:	f7ff f967 	bl	8001998 <HAL_GetTick>
 80026ca:	4602      	mov	r2, r0
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d901      	bls.n	80026d8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	e105      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80026d8:	4b5a      	ldr	r3, [pc, #360]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 80026da:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80026de:	f003 0302 	and.w	r3, r3, #2
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d1ef      	bne.n	80026c6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	f000 80f9 	beq.w	80028e2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f4:	2b02      	cmp	r3, #2
 80026f6:	f040 80cf 	bne.w	8002898 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80026fa:	4b52      	ldr	r3, [pc, #328]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 80026fc:	68db      	ldr	r3, [r3, #12]
 80026fe:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	f003 0203 	and.w	r2, r3, #3
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800270a:	429a      	cmp	r2, r3
 800270c:	d12c      	bne.n	8002768 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002718:	3b01      	subs	r3, #1
 800271a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800271c:	429a      	cmp	r2, r3
 800271e:	d123      	bne.n	8002768 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800272a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800272c:	429a      	cmp	r2, r3
 800272e:	d11b      	bne.n	8002768 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800273a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800273c:	429a      	cmp	r2, r3
 800273e:	d113      	bne.n	8002768 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800274a:	085b      	lsrs	r3, r3, #1
 800274c:	3b01      	subs	r3, #1
 800274e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002750:	429a      	cmp	r2, r3
 8002752:	d109      	bne.n	8002768 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275e:	085b      	lsrs	r3, r3, #1
 8002760:	3b01      	subs	r3, #1
 8002762:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002764:	429a      	cmp	r2, r3
 8002766:	d071      	beq.n	800284c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002768:	69bb      	ldr	r3, [r7, #24]
 800276a:	2b0c      	cmp	r3, #12
 800276c:	d068      	beq.n	8002840 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800276e:	4b35      	ldr	r3, [pc, #212]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d105      	bne.n	8002786 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800277a:	4b32      	ldr	r3, [pc, #200]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e0ac      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800278a:	4b2e      	ldr	r3, [pc, #184]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a2d      	ldr	r2, [pc, #180]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 8002790:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002794:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002796:	f7ff f8ff 	bl	8001998 <HAL_GetTick>
 800279a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800279c:	e008      	b.n	80027b0 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800279e:	f7ff f8fb 	bl	8001998 <HAL_GetTick>
 80027a2:	4602      	mov	r2, r0
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	1ad3      	subs	r3, r2, r3
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	d901      	bls.n	80027b0 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80027ac:	2303      	movs	r3, #3
 80027ae:	e099      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027b0:	4b24      	ldr	r3, [pc, #144]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d1f0      	bne.n	800279e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027bc:	4b21      	ldr	r3, [pc, #132]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 80027be:	68da      	ldr	r2, [r3, #12]
 80027c0:	4b21      	ldr	r3, [pc, #132]	; (8002848 <HAL_RCC_OscConfig+0x788>)
 80027c2:	4013      	ands	r3, r2
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80027c8:	687a      	ldr	r2, [r7, #4]
 80027ca:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80027cc:	3a01      	subs	r2, #1
 80027ce:	0112      	lsls	r2, r2, #4
 80027d0:	4311      	orrs	r1, r2
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80027d6:	0212      	lsls	r2, r2, #8
 80027d8:	4311      	orrs	r1, r2
 80027da:	687a      	ldr	r2, [r7, #4]
 80027dc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80027de:	0852      	lsrs	r2, r2, #1
 80027e0:	3a01      	subs	r2, #1
 80027e2:	0552      	lsls	r2, r2, #21
 80027e4:	4311      	orrs	r1, r2
 80027e6:	687a      	ldr	r2, [r7, #4]
 80027e8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80027ea:	0852      	lsrs	r2, r2, #1
 80027ec:	3a01      	subs	r2, #1
 80027ee:	0652      	lsls	r2, r2, #25
 80027f0:	4311      	orrs	r1, r2
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80027f6:	06d2      	lsls	r2, r2, #27
 80027f8:	430a      	orrs	r2, r1
 80027fa:	4912      	ldr	r1, [pc, #72]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 80027fc:	4313      	orrs	r3, r2
 80027fe:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002800:	4b10      	ldr	r3, [pc, #64]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a0f      	ldr	r2, [pc, #60]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 8002806:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800280a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800280c:	4b0d      	ldr	r3, [pc, #52]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	4a0c      	ldr	r2, [pc, #48]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 8002812:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002816:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002818:	f7ff f8be 	bl	8001998 <HAL_GetTick>
 800281c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800281e:	e008      	b.n	8002832 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002820:	f7ff f8ba 	bl	8001998 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	2b02      	cmp	r3, #2
 800282c:	d901      	bls.n	8002832 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e058      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002832:	4b04      	ldr	r3, [pc, #16]	; (8002844 <HAL_RCC_OscConfig+0x784>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d0f0      	beq.n	8002820 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800283e:	e050      	b.n	80028e2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	e04f      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
 8002844:	40021000 	.word	0x40021000
 8002848:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800284c:	4b27      	ldr	r3, [pc, #156]	; (80028ec <HAL_RCC_OscConfig+0x82c>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002854:	2b00      	cmp	r3, #0
 8002856:	d144      	bne.n	80028e2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002858:	4b24      	ldr	r3, [pc, #144]	; (80028ec <HAL_RCC_OscConfig+0x82c>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a23      	ldr	r2, [pc, #140]	; (80028ec <HAL_RCC_OscConfig+0x82c>)
 800285e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002862:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002864:	4b21      	ldr	r3, [pc, #132]	; (80028ec <HAL_RCC_OscConfig+0x82c>)
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	4a20      	ldr	r2, [pc, #128]	; (80028ec <HAL_RCC_OscConfig+0x82c>)
 800286a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800286e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002870:	f7ff f892 	bl	8001998 <HAL_GetTick>
 8002874:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002876:	e008      	b.n	800288a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002878:	f7ff f88e 	bl	8001998 <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	2b02      	cmp	r3, #2
 8002884:	d901      	bls.n	800288a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002886:	2303      	movs	r3, #3
 8002888:	e02c      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800288a:	4b18      	ldr	r3, [pc, #96]	; (80028ec <HAL_RCC_OscConfig+0x82c>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002892:	2b00      	cmp	r3, #0
 8002894:	d0f0      	beq.n	8002878 <HAL_RCC_OscConfig+0x7b8>
 8002896:	e024      	b.n	80028e2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	2b0c      	cmp	r3, #12
 800289c:	d01f      	beq.n	80028de <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800289e:	4b13      	ldr	r3, [pc, #76]	; (80028ec <HAL_RCC_OscConfig+0x82c>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a12      	ldr	r2, [pc, #72]	; (80028ec <HAL_RCC_OscConfig+0x82c>)
 80028a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80028a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028aa:	f7ff f875 	bl	8001998 <HAL_GetTick>
 80028ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028b0:	e008      	b.n	80028c4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028b2:	f7ff f871 	bl	8001998 <HAL_GetTick>
 80028b6:	4602      	mov	r2, r0
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	1ad3      	subs	r3, r2, r3
 80028bc:	2b02      	cmp	r3, #2
 80028be:	d901      	bls.n	80028c4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80028c0:	2303      	movs	r3, #3
 80028c2:	e00f      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028c4:	4b09      	ldr	r3, [pc, #36]	; (80028ec <HAL_RCC_OscConfig+0x82c>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d1f0      	bne.n	80028b2 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80028d0:	4b06      	ldr	r3, [pc, #24]	; (80028ec <HAL_RCC_OscConfig+0x82c>)
 80028d2:	68da      	ldr	r2, [r3, #12]
 80028d4:	4905      	ldr	r1, [pc, #20]	; (80028ec <HAL_RCC_OscConfig+0x82c>)
 80028d6:	4b06      	ldr	r3, [pc, #24]	; (80028f0 <HAL_RCC_OscConfig+0x830>)
 80028d8:	4013      	ands	r3, r2
 80028da:	60cb      	str	r3, [r1, #12]
 80028dc:	e001      	b.n	80028e2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e000      	b.n	80028e4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80028e2:	2300      	movs	r3, #0
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3720      	adds	r7, #32
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	40021000 	.word	0x40021000
 80028f0:	feeefffc 	.word	0xfeeefffc

080028f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b086      	sub	sp, #24
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80028fe:	2300      	movs	r3, #0
 8002900:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d101      	bne.n	800290c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e11d      	b.n	8002b48 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800290c:	4b90      	ldr	r3, [pc, #576]	; (8002b50 <HAL_RCC_ClockConfig+0x25c>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 030f 	and.w	r3, r3, #15
 8002914:	683a      	ldr	r2, [r7, #0]
 8002916:	429a      	cmp	r2, r3
 8002918:	d910      	bls.n	800293c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800291a:	4b8d      	ldr	r3, [pc, #564]	; (8002b50 <HAL_RCC_ClockConfig+0x25c>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f023 020f 	bic.w	r2, r3, #15
 8002922:	498b      	ldr	r1, [pc, #556]	; (8002b50 <HAL_RCC_ClockConfig+0x25c>)
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	4313      	orrs	r3, r2
 8002928:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800292a:	4b89      	ldr	r3, [pc, #548]	; (8002b50 <HAL_RCC_ClockConfig+0x25c>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 030f 	and.w	r3, r3, #15
 8002932:	683a      	ldr	r2, [r7, #0]
 8002934:	429a      	cmp	r2, r3
 8002936:	d001      	beq.n	800293c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e105      	b.n	8002b48 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 0302 	and.w	r3, r3, #2
 8002944:	2b00      	cmp	r3, #0
 8002946:	d010      	beq.n	800296a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	689a      	ldr	r2, [r3, #8]
 800294c:	4b81      	ldr	r3, [pc, #516]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002954:	429a      	cmp	r2, r3
 8002956:	d908      	bls.n	800296a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002958:	4b7e      	ldr	r3, [pc, #504]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	497b      	ldr	r1, [pc, #492]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 8002966:	4313      	orrs	r3, r2
 8002968:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0301 	and.w	r3, r3, #1
 8002972:	2b00      	cmp	r3, #0
 8002974:	d079      	beq.n	8002a6a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	2b03      	cmp	r3, #3
 800297c:	d11e      	bne.n	80029bc <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800297e:	4b75      	ldr	r3, [pc, #468]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d101      	bne.n	800298e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e0dc      	b.n	8002b48 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800298e:	f000 f9d1 	bl	8002d34 <RCC_GetSysClockFreqFromPLLSource>
 8002992:	4603      	mov	r3, r0
 8002994:	4a70      	ldr	r2, [pc, #448]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d946      	bls.n	8002a28 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800299a:	4b6e      	ldr	r3, [pc, #440]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d140      	bne.n	8002a28 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80029a6:	4b6b      	ldr	r3, [pc, #428]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80029ae:	4a69      	ldr	r2, [pc, #420]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 80029b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029b4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80029b6:	2380      	movs	r3, #128	; 0x80
 80029b8:	617b      	str	r3, [r7, #20]
 80029ba:	e035      	b.n	8002a28 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d107      	bne.n	80029d4 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029c4:	4b63      	ldr	r3, [pc, #396]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d115      	bne.n	80029fc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e0b9      	b.n	8002b48 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d107      	bne.n	80029ec <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029dc:	4b5d      	ldr	r3, [pc, #372]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0302 	and.w	r3, r3, #2
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d109      	bne.n	80029fc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80029e8:	2301      	movs	r3, #1
 80029ea:	e0ad      	b.n	8002b48 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029ec:	4b59      	ldr	r3, [pc, #356]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d101      	bne.n	80029fc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e0a5      	b.n	8002b48 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80029fc:	f000 f8b4 	bl	8002b68 <HAL_RCC_GetSysClockFreq>
 8002a00:	4603      	mov	r3, r0
 8002a02:	4a55      	ldr	r2, [pc, #340]	; (8002b58 <HAL_RCC_ClockConfig+0x264>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d90f      	bls.n	8002a28 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002a08:	4b52      	ldr	r3, [pc, #328]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d109      	bne.n	8002a28 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002a14:	4b4f      	ldr	r3, [pc, #316]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a1c:	4a4d      	ldr	r2, [pc, #308]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 8002a1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a22:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002a24:	2380      	movs	r3, #128	; 0x80
 8002a26:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a28:	4b4a      	ldr	r3, [pc, #296]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	f023 0203 	bic.w	r2, r3, #3
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	4947      	ldr	r1, [pc, #284]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 8002a36:	4313      	orrs	r3, r2
 8002a38:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a3a:	f7fe ffad 	bl	8001998 <HAL_GetTick>
 8002a3e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a40:	e00a      	b.n	8002a58 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a42:	f7fe ffa9 	bl	8001998 <HAL_GetTick>
 8002a46:	4602      	mov	r2, r0
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d901      	bls.n	8002a58 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8002a54:	2303      	movs	r3, #3
 8002a56:	e077      	b.n	8002b48 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a58:	4b3e      	ldr	r3, [pc, #248]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	f003 020c 	and.w	r2, r3, #12
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d1eb      	bne.n	8002a42 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	2b80      	cmp	r3, #128	; 0x80
 8002a6e:	d105      	bne.n	8002a7c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002a70:	4b38      	ldr	r3, [pc, #224]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	4a37      	ldr	r2, [pc, #220]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 8002a76:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a7a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f003 0302 	and.w	r3, r3, #2
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d010      	beq.n	8002aaa <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	689a      	ldr	r2, [r3, #8]
 8002a8c:	4b31      	ldr	r3, [pc, #196]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d208      	bcs.n	8002aaa <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a98:	4b2e      	ldr	r3, [pc, #184]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	492b      	ldr	r1, [pc, #172]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002aaa:	4b29      	ldr	r3, [pc, #164]	; (8002b50 <HAL_RCC_ClockConfig+0x25c>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 030f 	and.w	r3, r3, #15
 8002ab2:	683a      	ldr	r2, [r7, #0]
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d210      	bcs.n	8002ada <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ab8:	4b25      	ldr	r3, [pc, #148]	; (8002b50 <HAL_RCC_ClockConfig+0x25c>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f023 020f 	bic.w	r2, r3, #15
 8002ac0:	4923      	ldr	r1, [pc, #140]	; (8002b50 <HAL_RCC_ClockConfig+0x25c>)
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ac8:	4b21      	ldr	r3, [pc, #132]	; (8002b50 <HAL_RCC_ClockConfig+0x25c>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 030f 	and.w	r3, r3, #15
 8002ad0:	683a      	ldr	r2, [r7, #0]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d001      	beq.n	8002ada <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e036      	b.n	8002b48 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 0304 	and.w	r3, r3, #4
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d008      	beq.n	8002af8 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ae6:	4b1b      	ldr	r3, [pc, #108]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	68db      	ldr	r3, [r3, #12]
 8002af2:	4918      	ldr	r1, [pc, #96]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 8002af4:	4313      	orrs	r3, r2
 8002af6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 0308 	and.w	r3, r3, #8
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d009      	beq.n	8002b18 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b04:	4b13      	ldr	r3, [pc, #76]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	691b      	ldr	r3, [r3, #16]
 8002b10:	00db      	lsls	r3, r3, #3
 8002b12:	4910      	ldr	r1, [pc, #64]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 8002b14:	4313      	orrs	r3, r2
 8002b16:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b18:	f000 f826 	bl	8002b68 <HAL_RCC_GetSysClockFreq>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	4b0d      	ldr	r3, [pc, #52]	; (8002b54 <HAL_RCC_ClockConfig+0x260>)
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	091b      	lsrs	r3, r3, #4
 8002b24:	f003 030f 	and.w	r3, r3, #15
 8002b28:	490c      	ldr	r1, [pc, #48]	; (8002b5c <HAL_RCC_ClockConfig+0x268>)
 8002b2a:	5ccb      	ldrb	r3, [r1, r3]
 8002b2c:	f003 031f 	and.w	r3, r3, #31
 8002b30:	fa22 f303 	lsr.w	r3, r2, r3
 8002b34:	4a0a      	ldr	r2, [pc, #40]	; (8002b60 <HAL_RCC_ClockConfig+0x26c>)
 8002b36:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002b38:	4b0a      	ldr	r3, [pc, #40]	; (8002b64 <HAL_RCC_ClockConfig+0x270>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f7fe fedb 	bl	80018f8 <HAL_InitTick>
 8002b42:	4603      	mov	r3, r0
 8002b44:	73fb      	strb	r3, [r7, #15]

  return status;
 8002b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3718      	adds	r7, #24
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	40022000 	.word	0x40022000
 8002b54:	40021000 	.word	0x40021000
 8002b58:	04c4b400 	.word	0x04c4b400
 8002b5c:	08005a80 	.word	0x08005a80
 8002b60:	20000000 	.word	0x20000000
 8002b64:	20000004 	.word	0x20000004

08002b68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b089      	sub	sp, #36	; 0x24
 8002b6c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	61fb      	str	r3, [r7, #28]
 8002b72:	2300      	movs	r3, #0
 8002b74:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b76:	4b3e      	ldr	r3, [pc, #248]	; (8002c70 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f003 030c 	and.w	r3, r3, #12
 8002b7e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b80:	4b3b      	ldr	r3, [pc, #236]	; (8002c70 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	f003 0303 	and.w	r3, r3, #3
 8002b88:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d005      	beq.n	8002b9c <HAL_RCC_GetSysClockFreq+0x34>
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	2b0c      	cmp	r3, #12
 8002b94:	d121      	bne.n	8002bda <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d11e      	bne.n	8002bda <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002b9c:	4b34      	ldr	r3, [pc, #208]	; (8002c70 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 0308 	and.w	r3, r3, #8
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d107      	bne.n	8002bb8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002ba8:	4b31      	ldr	r3, [pc, #196]	; (8002c70 <HAL_RCC_GetSysClockFreq+0x108>)
 8002baa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bae:	0a1b      	lsrs	r3, r3, #8
 8002bb0:	f003 030f 	and.w	r3, r3, #15
 8002bb4:	61fb      	str	r3, [r7, #28]
 8002bb6:	e005      	b.n	8002bc4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002bb8:	4b2d      	ldr	r3, [pc, #180]	; (8002c70 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	091b      	lsrs	r3, r3, #4
 8002bbe:	f003 030f 	and.w	r3, r3, #15
 8002bc2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002bc4:	4a2b      	ldr	r2, [pc, #172]	; (8002c74 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002bc6:	69fb      	ldr	r3, [r7, #28]
 8002bc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bcc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d10d      	bne.n	8002bf0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bd8:	e00a      	b.n	8002bf0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	2b04      	cmp	r3, #4
 8002bde:	d102      	bne.n	8002be6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002be0:	4b25      	ldr	r3, [pc, #148]	; (8002c78 <HAL_RCC_GetSysClockFreq+0x110>)
 8002be2:	61bb      	str	r3, [r7, #24]
 8002be4:	e004      	b.n	8002bf0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	2b08      	cmp	r3, #8
 8002bea:	d101      	bne.n	8002bf0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002bec:	4b23      	ldr	r3, [pc, #140]	; (8002c7c <HAL_RCC_GetSysClockFreq+0x114>)
 8002bee:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	2b0c      	cmp	r3, #12
 8002bf4:	d134      	bne.n	8002c60 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002bf6:	4b1e      	ldr	r3, [pc, #120]	; (8002c70 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bf8:	68db      	ldr	r3, [r3, #12]
 8002bfa:	f003 0303 	and.w	r3, r3, #3
 8002bfe:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d003      	beq.n	8002c0e <HAL_RCC_GetSysClockFreq+0xa6>
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	2b03      	cmp	r3, #3
 8002c0a:	d003      	beq.n	8002c14 <HAL_RCC_GetSysClockFreq+0xac>
 8002c0c:	e005      	b.n	8002c1a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002c0e:	4b1a      	ldr	r3, [pc, #104]	; (8002c78 <HAL_RCC_GetSysClockFreq+0x110>)
 8002c10:	617b      	str	r3, [r7, #20]
      break;
 8002c12:	e005      	b.n	8002c20 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002c14:	4b19      	ldr	r3, [pc, #100]	; (8002c7c <HAL_RCC_GetSysClockFreq+0x114>)
 8002c16:	617b      	str	r3, [r7, #20]
      break;
 8002c18:	e002      	b.n	8002c20 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	617b      	str	r3, [r7, #20]
      break;
 8002c1e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c20:	4b13      	ldr	r3, [pc, #76]	; (8002c70 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	091b      	lsrs	r3, r3, #4
 8002c26:	f003 030f 	and.w	r3, r3, #15
 8002c2a:	3301      	adds	r3, #1
 8002c2c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002c2e:	4b10      	ldr	r3, [pc, #64]	; (8002c70 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	0a1b      	lsrs	r3, r3, #8
 8002c34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c38:	697a      	ldr	r2, [r7, #20]
 8002c3a:	fb03 f202 	mul.w	r2, r3, r2
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c44:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c46:	4b0a      	ldr	r3, [pc, #40]	; (8002c70 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c48:	68db      	ldr	r3, [r3, #12]
 8002c4a:	0e5b      	lsrs	r3, r3, #25
 8002c4c:	f003 0303 	and.w	r3, r3, #3
 8002c50:	3301      	adds	r3, #1
 8002c52:	005b      	lsls	r3, r3, #1
 8002c54:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002c56:	697a      	ldr	r2, [r7, #20]
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c5e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002c60:	69bb      	ldr	r3, [r7, #24]
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3724      	adds	r7, #36	; 0x24
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop
 8002c70:	40021000 	.word	0x40021000
 8002c74:	08005a90 	.word	0x08005a90
 8002c78:	00f42400 	.word	0x00f42400
 8002c7c:	007a1200 	.word	0x007a1200

08002c80 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b086      	sub	sp, #24
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002c88:	2300      	movs	r3, #0
 8002c8a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002c8c:	4b27      	ldr	r3, [pc, #156]	; (8002d2c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002c8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d003      	beq.n	8002ca0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002c98:	f7ff f93e 	bl	8001f18 <HAL_PWREx_GetVoltageRange>
 8002c9c:	6178      	str	r0, [r7, #20]
 8002c9e:	e014      	b.n	8002cca <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002ca0:	4b22      	ldr	r3, [pc, #136]	; (8002d2c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002ca2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ca4:	4a21      	ldr	r2, [pc, #132]	; (8002d2c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002ca6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002caa:	6593      	str	r3, [r2, #88]	; 0x58
 8002cac:	4b1f      	ldr	r3, [pc, #124]	; (8002d2c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002cae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cb4:	60fb      	str	r3, [r7, #12]
 8002cb6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002cb8:	f7ff f92e 	bl	8001f18 <HAL_PWREx_GetVoltageRange>
 8002cbc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002cbe:	4b1b      	ldr	r3, [pc, #108]	; (8002d2c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002cc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cc2:	4a1a      	ldr	r2, [pc, #104]	; (8002d2c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002cc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cc8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002cd0:	d10b      	bne.n	8002cea <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2b80      	cmp	r3, #128	; 0x80
 8002cd6:	d913      	bls.n	8002d00 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2ba0      	cmp	r3, #160	; 0xa0
 8002cdc:	d902      	bls.n	8002ce4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002cde:	2302      	movs	r3, #2
 8002ce0:	613b      	str	r3, [r7, #16]
 8002ce2:	e00d      	b.n	8002d00 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	613b      	str	r3, [r7, #16]
 8002ce8:	e00a      	b.n	8002d00 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2b7f      	cmp	r3, #127	; 0x7f
 8002cee:	d902      	bls.n	8002cf6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8002cf0:	2302      	movs	r3, #2
 8002cf2:	613b      	str	r3, [r7, #16]
 8002cf4:	e004      	b.n	8002d00 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2b70      	cmp	r3, #112	; 0x70
 8002cfa:	d101      	bne.n	8002d00 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002d00:	4b0b      	ldr	r3, [pc, #44]	; (8002d30 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f023 020f 	bic.w	r2, r3, #15
 8002d08:	4909      	ldr	r1, [pc, #36]	; (8002d30 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002d10:	4b07      	ldr	r3, [pc, #28]	; (8002d30 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 030f 	and.w	r3, r3, #15
 8002d18:	693a      	ldr	r2, [r7, #16]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d001      	beq.n	8002d22 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e000      	b.n	8002d24 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8002d22:	2300      	movs	r3, #0
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	3718      	adds	r7, #24
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	40021000 	.word	0x40021000
 8002d30:	40022000 	.word	0x40022000

08002d34 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b087      	sub	sp, #28
 8002d38:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d3a:	4b2d      	ldr	r3, [pc, #180]	; (8002df0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002d3c:	68db      	ldr	r3, [r3, #12]
 8002d3e:	f003 0303 	and.w	r3, r3, #3
 8002d42:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2b03      	cmp	r3, #3
 8002d48:	d00b      	beq.n	8002d62 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2b03      	cmp	r3, #3
 8002d4e:	d825      	bhi.n	8002d9c <RCC_GetSysClockFreqFromPLLSource+0x68>
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d008      	beq.n	8002d68 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d11f      	bne.n	8002d9c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002d5c:	4b25      	ldr	r3, [pc, #148]	; (8002df4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002d5e:	613b      	str	r3, [r7, #16]
    break;
 8002d60:	e01f      	b.n	8002da2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8002d62:	4b25      	ldr	r3, [pc, #148]	; (8002df8 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8002d64:	613b      	str	r3, [r7, #16]
    break;
 8002d66:	e01c      	b.n	8002da2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002d68:	4b21      	ldr	r3, [pc, #132]	; (8002df0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 0308 	and.w	r3, r3, #8
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d107      	bne.n	8002d84 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002d74:	4b1e      	ldr	r3, [pc, #120]	; (8002df0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002d76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d7a:	0a1b      	lsrs	r3, r3, #8
 8002d7c:	f003 030f 	and.w	r3, r3, #15
 8002d80:	617b      	str	r3, [r7, #20]
 8002d82:	e005      	b.n	8002d90 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002d84:	4b1a      	ldr	r3, [pc, #104]	; (8002df0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	091b      	lsrs	r3, r3, #4
 8002d8a:	f003 030f 	and.w	r3, r3, #15
 8002d8e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8002d90:	4a1a      	ldr	r2, [pc, #104]	; (8002dfc <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d98:	613b      	str	r3, [r7, #16]
    break;
 8002d9a:	e002      	b.n	8002da2 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	613b      	str	r3, [r7, #16]
    break;
 8002da0:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002da2:	4b13      	ldr	r3, [pc, #76]	; (8002df0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002da4:	68db      	ldr	r3, [r3, #12]
 8002da6:	091b      	lsrs	r3, r3, #4
 8002da8:	f003 030f 	and.w	r3, r3, #15
 8002dac:	3301      	adds	r3, #1
 8002dae:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002db0:	4b0f      	ldr	r3, [pc, #60]	; (8002df0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	0a1b      	lsrs	r3, r3, #8
 8002db6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002dba:	693a      	ldr	r2, [r7, #16]
 8002dbc:	fb03 f202 	mul.w	r2, r3, r2
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dc6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002dc8:	4b09      	ldr	r3, [pc, #36]	; (8002df0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	0e5b      	lsrs	r3, r3, #25
 8002dce:	f003 0303 	and.w	r3, r3, #3
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002dd8:	693a      	ldr	r2, [r7, #16]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8002de2:	683b      	ldr	r3, [r7, #0]
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	371c      	adds	r7, #28
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr
 8002df0:	40021000 	.word	0x40021000
 8002df4:	00f42400 	.word	0x00f42400
 8002df8:	007a1200 	.word	0x007a1200
 8002dfc:	08005a90 	.word	0x08005a90

08002e00 <atoi>:
 8002e00:	220a      	movs	r2, #10
 8002e02:	2100      	movs	r1, #0
 8002e04:	f000 bd5e 	b.w	80038c4 <strtol>

08002e08 <__errno>:
 8002e08:	4b01      	ldr	r3, [pc, #4]	; (8002e10 <__errno+0x8>)
 8002e0a:	6818      	ldr	r0, [r3, #0]
 8002e0c:	4770      	bx	lr
 8002e0e:	bf00      	nop
 8002e10:	2000000c 	.word	0x2000000c

08002e14 <exit>:
 8002e14:	b508      	push	{r3, lr}
 8002e16:	4b07      	ldr	r3, [pc, #28]	; (8002e34 <exit+0x20>)
 8002e18:	4604      	mov	r4, r0
 8002e1a:	b113      	cbz	r3, 8002e22 <exit+0xe>
 8002e1c:	2100      	movs	r1, #0
 8002e1e:	f3af 8000 	nop.w
 8002e22:	4b05      	ldr	r3, [pc, #20]	; (8002e38 <exit+0x24>)
 8002e24:	6818      	ldr	r0, [r3, #0]
 8002e26:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002e28:	b103      	cbz	r3, 8002e2c <exit+0x18>
 8002e2a:	4798      	blx	r3
 8002e2c:	4620      	mov	r0, r4
 8002e2e:	f7fe fc61 	bl	80016f4 <_exit>
 8002e32:	bf00      	nop
 8002e34:	00000000 	.word	0x00000000
 8002e38:	08005ac0 	.word	0x08005ac0

08002e3c <__libc_init_array>:
 8002e3c:	b570      	push	{r4, r5, r6, lr}
 8002e3e:	4d0d      	ldr	r5, [pc, #52]	; (8002e74 <__libc_init_array+0x38>)
 8002e40:	4c0d      	ldr	r4, [pc, #52]	; (8002e78 <__libc_init_array+0x3c>)
 8002e42:	1b64      	subs	r4, r4, r5
 8002e44:	10a4      	asrs	r4, r4, #2
 8002e46:	2600      	movs	r6, #0
 8002e48:	42a6      	cmp	r6, r4
 8002e4a:	d109      	bne.n	8002e60 <__libc_init_array+0x24>
 8002e4c:	4d0b      	ldr	r5, [pc, #44]	; (8002e7c <__libc_init_array+0x40>)
 8002e4e:	4c0c      	ldr	r4, [pc, #48]	; (8002e80 <__libc_init_array+0x44>)
 8002e50:	f002 fdee 	bl	8005a30 <_init>
 8002e54:	1b64      	subs	r4, r4, r5
 8002e56:	10a4      	asrs	r4, r4, #2
 8002e58:	2600      	movs	r6, #0
 8002e5a:	42a6      	cmp	r6, r4
 8002e5c:	d105      	bne.n	8002e6a <__libc_init_array+0x2e>
 8002e5e:	bd70      	pop	{r4, r5, r6, pc}
 8002e60:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e64:	4798      	blx	r3
 8002e66:	3601      	adds	r6, #1
 8002e68:	e7ee      	b.n	8002e48 <__libc_init_array+0xc>
 8002e6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e6e:	4798      	blx	r3
 8002e70:	3601      	adds	r6, #1
 8002e72:	e7f2      	b.n	8002e5a <__libc_init_array+0x1e>
 8002e74:	08005e9c 	.word	0x08005e9c
 8002e78:	08005e9c 	.word	0x08005e9c
 8002e7c:	08005e9c 	.word	0x08005e9c
 8002e80:	08005ea0 	.word	0x08005ea0

08002e84 <memset>:
 8002e84:	4402      	add	r2, r0
 8002e86:	4603      	mov	r3, r0
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d100      	bne.n	8002e8e <memset+0xa>
 8002e8c:	4770      	bx	lr
 8002e8e:	f803 1b01 	strb.w	r1, [r3], #1
 8002e92:	e7f9      	b.n	8002e88 <memset+0x4>

08002e94 <__cvt>:
 8002e94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002e98:	ec55 4b10 	vmov	r4, r5, d0
 8002e9c:	2d00      	cmp	r5, #0
 8002e9e:	460e      	mov	r6, r1
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	462b      	mov	r3, r5
 8002ea4:	bfbb      	ittet	lt
 8002ea6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8002eaa:	461d      	movlt	r5, r3
 8002eac:	2300      	movge	r3, #0
 8002eae:	232d      	movlt	r3, #45	; 0x2d
 8002eb0:	700b      	strb	r3, [r1, #0]
 8002eb2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002eb4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8002eb8:	4691      	mov	r9, r2
 8002eba:	f023 0820 	bic.w	r8, r3, #32
 8002ebe:	bfbc      	itt	lt
 8002ec0:	4622      	movlt	r2, r4
 8002ec2:	4614      	movlt	r4, r2
 8002ec4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002ec8:	d005      	beq.n	8002ed6 <__cvt+0x42>
 8002eca:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002ece:	d100      	bne.n	8002ed2 <__cvt+0x3e>
 8002ed0:	3601      	adds	r6, #1
 8002ed2:	2102      	movs	r1, #2
 8002ed4:	e000      	b.n	8002ed8 <__cvt+0x44>
 8002ed6:	2103      	movs	r1, #3
 8002ed8:	ab03      	add	r3, sp, #12
 8002eda:	9301      	str	r3, [sp, #4]
 8002edc:	ab02      	add	r3, sp, #8
 8002ede:	9300      	str	r3, [sp, #0]
 8002ee0:	ec45 4b10 	vmov	d0, r4, r5
 8002ee4:	4653      	mov	r3, sl
 8002ee6:	4632      	mov	r2, r6
 8002ee8:	f000 fd82 	bl	80039f0 <_dtoa_r>
 8002eec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002ef0:	4607      	mov	r7, r0
 8002ef2:	d102      	bne.n	8002efa <__cvt+0x66>
 8002ef4:	f019 0f01 	tst.w	r9, #1
 8002ef8:	d022      	beq.n	8002f40 <__cvt+0xac>
 8002efa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002efe:	eb07 0906 	add.w	r9, r7, r6
 8002f02:	d110      	bne.n	8002f26 <__cvt+0x92>
 8002f04:	783b      	ldrb	r3, [r7, #0]
 8002f06:	2b30      	cmp	r3, #48	; 0x30
 8002f08:	d10a      	bne.n	8002f20 <__cvt+0x8c>
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	4620      	mov	r0, r4
 8002f10:	4629      	mov	r1, r5
 8002f12:	f7fd fe01 	bl	8000b18 <__aeabi_dcmpeq>
 8002f16:	b918      	cbnz	r0, 8002f20 <__cvt+0x8c>
 8002f18:	f1c6 0601 	rsb	r6, r6, #1
 8002f1c:	f8ca 6000 	str.w	r6, [sl]
 8002f20:	f8da 3000 	ldr.w	r3, [sl]
 8002f24:	4499      	add	r9, r3
 8002f26:	2200      	movs	r2, #0
 8002f28:	2300      	movs	r3, #0
 8002f2a:	4620      	mov	r0, r4
 8002f2c:	4629      	mov	r1, r5
 8002f2e:	f7fd fdf3 	bl	8000b18 <__aeabi_dcmpeq>
 8002f32:	b108      	cbz	r0, 8002f38 <__cvt+0xa4>
 8002f34:	f8cd 900c 	str.w	r9, [sp, #12]
 8002f38:	2230      	movs	r2, #48	; 0x30
 8002f3a:	9b03      	ldr	r3, [sp, #12]
 8002f3c:	454b      	cmp	r3, r9
 8002f3e:	d307      	bcc.n	8002f50 <__cvt+0xbc>
 8002f40:	9b03      	ldr	r3, [sp, #12]
 8002f42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002f44:	1bdb      	subs	r3, r3, r7
 8002f46:	4638      	mov	r0, r7
 8002f48:	6013      	str	r3, [r2, #0]
 8002f4a:	b004      	add	sp, #16
 8002f4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f50:	1c59      	adds	r1, r3, #1
 8002f52:	9103      	str	r1, [sp, #12]
 8002f54:	701a      	strb	r2, [r3, #0]
 8002f56:	e7f0      	b.n	8002f3a <__cvt+0xa6>

08002f58 <__exponent>:
 8002f58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2900      	cmp	r1, #0
 8002f5e:	bfb8      	it	lt
 8002f60:	4249      	neglt	r1, r1
 8002f62:	f803 2b02 	strb.w	r2, [r3], #2
 8002f66:	bfb4      	ite	lt
 8002f68:	222d      	movlt	r2, #45	; 0x2d
 8002f6a:	222b      	movge	r2, #43	; 0x2b
 8002f6c:	2909      	cmp	r1, #9
 8002f6e:	7042      	strb	r2, [r0, #1]
 8002f70:	dd2a      	ble.n	8002fc8 <__exponent+0x70>
 8002f72:	f10d 0407 	add.w	r4, sp, #7
 8002f76:	46a4      	mov	ip, r4
 8002f78:	270a      	movs	r7, #10
 8002f7a:	46a6      	mov	lr, r4
 8002f7c:	460a      	mov	r2, r1
 8002f7e:	fb91 f6f7 	sdiv	r6, r1, r7
 8002f82:	fb07 1516 	mls	r5, r7, r6, r1
 8002f86:	3530      	adds	r5, #48	; 0x30
 8002f88:	2a63      	cmp	r2, #99	; 0x63
 8002f8a:	f104 34ff 	add.w	r4, r4, #4294967295
 8002f8e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8002f92:	4631      	mov	r1, r6
 8002f94:	dcf1      	bgt.n	8002f7a <__exponent+0x22>
 8002f96:	3130      	adds	r1, #48	; 0x30
 8002f98:	f1ae 0502 	sub.w	r5, lr, #2
 8002f9c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8002fa0:	1c44      	adds	r4, r0, #1
 8002fa2:	4629      	mov	r1, r5
 8002fa4:	4561      	cmp	r1, ip
 8002fa6:	d30a      	bcc.n	8002fbe <__exponent+0x66>
 8002fa8:	f10d 0209 	add.w	r2, sp, #9
 8002fac:	eba2 020e 	sub.w	r2, r2, lr
 8002fb0:	4565      	cmp	r5, ip
 8002fb2:	bf88      	it	hi
 8002fb4:	2200      	movhi	r2, #0
 8002fb6:	4413      	add	r3, r2
 8002fb8:	1a18      	subs	r0, r3, r0
 8002fba:	b003      	add	sp, #12
 8002fbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fbe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002fc2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8002fc6:	e7ed      	b.n	8002fa4 <__exponent+0x4c>
 8002fc8:	2330      	movs	r3, #48	; 0x30
 8002fca:	3130      	adds	r1, #48	; 0x30
 8002fcc:	7083      	strb	r3, [r0, #2]
 8002fce:	70c1      	strb	r1, [r0, #3]
 8002fd0:	1d03      	adds	r3, r0, #4
 8002fd2:	e7f1      	b.n	8002fb8 <__exponent+0x60>

08002fd4 <_printf_float>:
 8002fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fd8:	ed2d 8b02 	vpush	{d8}
 8002fdc:	b08d      	sub	sp, #52	; 0x34
 8002fde:	460c      	mov	r4, r1
 8002fe0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8002fe4:	4616      	mov	r6, r2
 8002fe6:	461f      	mov	r7, r3
 8002fe8:	4605      	mov	r5, r0
 8002fea:	f001 fbe5 	bl	80047b8 <_localeconv_r>
 8002fee:	f8d0 a000 	ldr.w	sl, [r0]
 8002ff2:	4650      	mov	r0, sl
 8002ff4:	f7fd f90e 	bl	8000214 <strlen>
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	930a      	str	r3, [sp, #40]	; 0x28
 8002ffc:	6823      	ldr	r3, [r4, #0]
 8002ffe:	9305      	str	r3, [sp, #20]
 8003000:	f8d8 3000 	ldr.w	r3, [r8]
 8003004:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003008:	3307      	adds	r3, #7
 800300a:	f023 0307 	bic.w	r3, r3, #7
 800300e:	f103 0208 	add.w	r2, r3, #8
 8003012:	f8c8 2000 	str.w	r2, [r8]
 8003016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800301a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800301e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003022:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003026:	9307      	str	r3, [sp, #28]
 8003028:	f8cd 8018 	str.w	r8, [sp, #24]
 800302c:	ee08 0a10 	vmov	s16, r0
 8003030:	4b9f      	ldr	r3, [pc, #636]	; (80032b0 <_printf_float+0x2dc>)
 8003032:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003036:	f04f 32ff 	mov.w	r2, #4294967295
 800303a:	f7fd fd9f 	bl	8000b7c <__aeabi_dcmpun>
 800303e:	bb88      	cbnz	r0, 80030a4 <_printf_float+0xd0>
 8003040:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003044:	4b9a      	ldr	r3, [pc, #616]	; (80032b0 <_printf_float+0x2dc>)
 8003046:	f04f 32ff 	mov.w	r2, #4294967295
 800304a:	f7fd fd79 	bl	8000b40 <__aeabi_dcmple>
 800304e:	bb48      	cbnz	r0, 80030a4 <_printf_float+0xd0>
 8003050:	2200      	movs	r2, #0
 8003052:	2300      	movs	r3, #0
 8003054:	4640      	mov	r0, r8
 8003056:	4649      	mov	r1, r9
 8003058:	f7fd fd68 	bl	8000b2c <__aeabi_dcmplt>
 800305c:	b110      	cbz	r0, 8003064 <_printf_float+0x90>
 800305e:	232d      	movs	r3, #45	; 0x2d
 8003060:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003064:	4b93      	ldr	r3, [pc, #588]	; (80032b4 <_printf_float+0x2e0>)
 8003066:	4894      	ldr	r0, [pc, #592]	; (80032b8 <_printf_float+0x2e4>)
 8003068:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800306c:	bf94      	ite	ls
 800306e:	4698      	movls	r8, r3
 8003070:	4680      	movhi	r8, r0
 8003072:	2303      	movs	r3, #3
 8003074:	6123      	str	r3, [r4, #16]
 8003076:	9b05      	ldr	r3, [sp, #20]
 8003078:	f023 0204 	bic.w	r2, r3, #4
 800307c:	6022      	str	r2, [r4, #0]
 800307e:	f04f 0900 	mov.w	r9, #0
 8003082:	9700      	str	r7, [sp, #0]
 8003084:	4633      	mov	r3, r6
 8003086:	aa0b      	add	r2, sp, #44	; 0x2c
 8003088:	4621      	mov	r1, r4
 800308a:	4628      	mov	r0, r5
 800308c:	f000 f9d8 	bl	8003440 <_printf_common>
 8003090:	3001      	adds	r0, #1
 8003092:	f040 8090 	bne.w	80031b6 <_printf_float+0x1e2>
 8003096:	f04f 30ff 	mov.w	r0, #4294967295
 800309a:	b00d      	add	sp, #52	; 0x34
 800309c:	ecbd 8b02 	vpop	{d8}
 80030a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030a4:	4642      	mov	r2, r8
 80030a6:	464b      	mov	r3, r9
 80030a8:	4640      	mov	r0, r8
 80030aa:	4649      	mov	r1, r9
 80030ac:	f7fd fd66 	bl	8000b7c <__aeabi_dcmpun>
 80030b0:	b140      	cbz	r0, 80030c4 <_printf_float+0xf0>
 80030b2:	464b      	mov	r3, r9
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	bfbc      	itt	lt
 80030b8:	232d      	movlt	r3, #45	; 0x2d
 80030ba:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80030be:	487f      	ldr	r0, [pc, #508]	; (80032bc <_printf_float+0x2e8>)
 80030c0:	4b7f      	ldr	r3, [pc, #508]	; (80032c0 <_printf_float+0x2ec>)
 80030c2:	e7d1      	b.n	8003068 <_printf_float+0x94>
 80030c4:	6863      	ldr	r3, [r4, #4]
 80030c6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80030ca:	9206      	str	r2, [sp, #24]
 80030cc:	1c5a      	adds	r2, r3, #1
 80030ce:	d13f      	bne.n	8003150 <_printf_float+0x17c>
 80030d0:	2306      	movs	r3, #6
 80030d2:	6063      	str	r3, [r4, #4]
 80030d4:	9b05      	ldr	r3, [sp, #20]
 80030d6:	6861      	ldr	r1, [r4, #4]
 80030d8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80030dc:	2300      	movs	r3, #0
 80030de:	9303      	str	r3, [sp, #12]
 80030e0:	ab0a      	add	r3, sp, #40	; 0x28
 80030e2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80030e6:	ab09      	add	r3, sp, #36	; 0x24
 80030e8:	ec49 8b10 	vmov	d0, r8, r9
 80030ec:	9300      	str	r3, [sp, #0]
 80030ee:	6022      	str	r2, [r4, #0]
 80030f0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80030f4:	4628      	mov	r0, r5
 80030f6:	f7ff fecd 	bl	8002e94 <__cvt>
 80030fa:	9b06      	ldr	r3, [sp, #24]
 80030fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80030fe:	2b47      	cmp	r3, #71	; 0x47
 8003100:	4680      	mov	r8, r0
 8003102:	d108      	bne.n	8003116 <_printf_float+0x142>
 8003104:	1cc8      	adds	r0, r1, #3
 8003106:	db02      	blt.n	800310e <_printf_float+0x13a>
 8003108:	6863      	ldr	r3, [r4, #4]
 800310a:	4299      	cmp	r1, r3
 800310c:	dd41      	ble.n	8003192 <_printf_float+0x1be>
 800310e:	f1ab 0b02 	sub.w	fp, fp, #2
 8003112:	fa5f fb8b 	uxtb.w	fp, fp
 8003116:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800311a:	d820      	bhi.n	800315e <_printf_float+0x18a>
 800311c:	3901      	subs	r1, #1
 800311e:	465a      	mov	r2, fp
 8003120:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003124:	9109      	str	r1, [sp, #36]	; 0x24
 8003126:	f7ff ff17 	bl	8002f58 <__exponent>
 800312a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800312c:	1813      	adds	r3, r2, r0
 800312e:	2a01      	cmp	r2, #1
 8003130:	4681      	mov	r9, r0
 8003132:	6123      	str	r3, [r4, #16]
 8003134:	dc02      	bgt.n	800313c <_printf_float+0x168>
 8003136:	6822      	ldr	r2, [r4, #0]
 8003138:	07d2      	lsls	r2, r2, #31
 800313a:	d501      	bpl.n	8003140 <_printf_float+0x16c>
 800313c:	3301      	adds	r3, #1
 800313e:	6123      	str	r3, [r4, #16]
 8003140:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003144:	2b00      	cmp	r3, #0
 8003146:	d09c      	beq.n	8003082 <_printf_float+0xae>
 8003148:	232d      	movs	r3, #45	; 0x2d
 800314a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800314e:	e798      	b.n	8003082 <_printf_float+0xae>
 8003150:	9a06      	ldr	r2, [sp, #24]
 8003152:	2a47      	cmp	r2, #71	; 0x47
 8003154:	d1be      	bne.n	80030d4 <_printf_float+0x100>
 8003156:	2b00      	cmp	r3, #0
 8003158:	d1bc      	bne.n	80030d4 <_printf_float+0x100>
 800315a:	2301      	movs	r3, #1
 800315c:	e7b9      	b.n	80030d2 <_printf_float+0xfe>
 800315e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8003162:	d118      	bne.n	8003196 <_printf_float+0x1c2>
 8003164:	2900      	cmp	r1, #0
 8003166:	6863      	ldr	r3, [r4, #4]
 8003168:	dd0b      	ble.n	8003182 <_printf_float+0x1ae>
 800316a:	6121      	str	r1, [r4, #16]
 800316c:	b913      	cbnz	r3, 8003174 <_printf_float+0x1a0>
 800316e:	6822      	ldr	r2, [r4, #0]
 8003170:	07d0      	lsls	r0, r2, #31
 8003172:	d502      	bpl.n	800317a <_printf_float+0x1a6>
 8003174:	3301      	adds	r3, #1
 8003176:	440b      	add	r3, r1
 8003178:	6123      	str	r3, [r4, #16]
 800317a:	65a1      	str	r1, [r4, #88]	; 0x58
 800317c:	f04f 0900 	mov.w	r9, #0
 8003180:	e7de      	b.n	8003140 <_printf_float+0x16c>
 8003182:	b913      	cbnz	r3, 800318a <_printf_float+0x1b6>
 8003184:	6822      	ldr	r2, [r4, #0]
 8003186:	07d2      	lsls	r2, r2, #31
 8003188:	d501      	bpl.n	800318e <_printf_float+0x1ba>
 800318a:	3302      	adds	r3, #2
 800318c:	e7f4      	b.n	8003178 <_printf_float+0x1a4>
 800318e:	2301      	movs	r3, #1
 8003190:	e7f2      	b.n	8003178 <_printf_float+0x1a4>
 8003192:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8003196:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003198:	4299      	cmp	r1, r3
 800319a:	db05      	blt.n	80031a8 <_printf_float+0x1d4>
 800319c:	6823      	ldr	r3, [r4, #0]
 800319e:	6121      	str	r1, [r4, #16]
 80031a0:	07d8      	lsls	r0, r3, #31
 80031a2:	d5ea      	bpl.n	800317a <_printf_float+0x1a6>
 80031a4:	1c4b      	adds	r3, r1, #1
 80031a6:	e7e7      	b.n	8003178 <_printf_float+0x1a4>
 80031a8:	2900      	cmp	r1, #0
 80031aa:	bfd4      	ite	le
 80031ac:	f1c1 0202 	rsble	r2, r1, #2
 80031b0:	2201      	movgt	r2, #1
 80031b2:	4413      	add	r3, r2
 80031b4:	e7e0      	b.n	8003178 <_printf_float+0x1a4>
 80031b6:	6823      	ldr	r3, [r4, #0]
 80031b8:	055a      	lsls	r2, r3, #21
 80031ba:	d407      	bmi.n	80031cc <_printf_float+0x1f8>
 80031bc:	6923      	ldr	r3, [r4, #16]
 80031be:	4642      	mov	r2, r8
 80031c0:	4631      	mov	r1, r6
 80031c2:	4628      	mov	r0, r5
 80031c4:	47b8      	blx	r7
 80031c6:	3001      	adds	r0, #1
 80031c8:	d12c      	bne.n	8003224 <_printf_float+0x250>
 80031ca:	e764      	b.n	8003096 <_printf_float+0xc2>
 80031cc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80031d0:	f240 80e0 	bls.w	8003394 <_printf_float+0x3c0>
 80031d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80031d8:	2200      	movs	r2, #0
 80031da:	2300      	movs	r3, #0
 80031dc:	f7fd fc9c 	bl	8000b18 <__aeabi_dcmpeq>
 80031e0:	2800      	cmp	r0, #0
 80031e2:	d034      	beq.n	800324e <_printf_float+0x27a>
 80031e4:	4a37      	ldr	r2, [pc, #220]	; (80032c4 <_printf_float+0x2f0>)
 80031e6:	2301      	movs	r3, #1
 80031e8:	4631      	mov	r1, r6
 80031ea:	4628      	mov	r0, r5
 80031ec:	47b8      	blx	r7
 80031ee:	3001      	adds	r0, #1
 80031f0:	f43f af51 	beq.w	8003096 <_printf_float+0xc2>
 80031f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80031f8:	429a      	cmp	r2, r3
 80031fa:	db02      	blt.n	8003202 <_printf_float+0x22e>
 80031fc:	6823      	ldr	r3, [r4, #0]
 80031fe:	07d8      	lsls	r0, r3, #31
 8003200:	d510      	bpl.n	8003224 <_printf_float+0x250>
 8003202:	ee18 3a10 	vmov	r3, s16
 8003206:	4652      	mov	r2, sl
 8003208:	4631      	mov	r1, r6
 800320a:	4628      	mov	r0, r5
 800320c:	47b8      	blx	r7
 800320e:	3001      	adds	r0, #1
 8003210:	f43f af41 	beq.w	8003096 <_printf_float+0xc2>
 8003214:	f04f 0800 	mov.w	r8, #0
 8003218:	f104 091a 	add.w	r9, r4, #26
 800321c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800321e:	3b01      	subs	r3, #1
 8003220:	4543      	cmp	r3, r8
 8003222:	dc09      	bgt.n	8003238 <_printf_float+0x264>
 8003224:	6823      	ldr	r3, [r4, #0]
 8003226:	079b      	lsls	r3, r3, #30
 8003228:	f100 8105 	bmi.w	8003436 <_printf_float+0x462>
 800322c:	68e0      	ldr	r0, [r4, #12]
 800322e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003230:	4298      	cmp	r0, r3
 8003232:	bfb8      	it	lt
 8003234:	4618      	movlt	r0, r3
 8003236:	e730      	b.n	800309a <_printf_float+0xc6>
 8003238:	2301      	movs	r3, #1
 800323a:	464a      	mov	r2, r9
 800323c:	4631      	mov	r1, r6
 800323e:	4628      	mov	r0, r5
 8003240:	47b8      	blx	r7
 8003242:	3001      	adds	r0, #1
 8003244:	f43f af27 	beq.w	8003096 <_printf_float+0xc2>
 8003248:	f108 0801 	add.w	r8, r8, #1
 800324c:	e7e6      	b.n	800321c <_printf_float+0x248>
 800324e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003250:	2b00      	cmp	r3, #0
 8003252:	dc39      	bgt.n	80032c8 <_printf_float+0x2f4>
 8003254:	4a1b      	ldr	r2, [pc, #108]	; (80032c4 <_printf_float+0x2f0>)
 8003256:	2301      	movs	r3, #1
 8003258:	4631      	mov	r1, r6
 800325a:	4628      	mov	r0, r5
 800325c:	47b8      	blx	r7
 800325e:	3001      	adds	r0, #1
 8003260:	f43f af19 	beq.w	8003096 <_printf_float+0xc2>
 8003264:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003268:	4313      	orrs	r3, r2
 800326a:	d102      	bne.n	8003272 <_printf_float+0x29e>
 800326c:	6823      	ldr	r3, [r4, #0]
 800326e:	07d9      	lsls	r1, r3, #31
 8003270:	d5d8      	bpl.n	8003224 <_printf_float+0x250>
 8003272:	ee18 3a10 	vmov	r3, s16
 8003276:	4652      	mov	r2, sl
 8003278:	4631      	mov	r1, r6
 800327a:	4628      	mov	r0, r5
 800327c:	47b8      	blx	r7
 800327e:	3001      	adds	r0, #1
 8003280:	f43f af09 	beq.w	8003096 <_printf_float+0xc2>
 8003284:	f04f 0900 	mov.w	r9, #0
 8003288:	f104 0a1a 	add.w	sl, r4, #26
 800328c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800328e:	425b      	negs	r3, r3
 8003290:	454b      	cmp	r3, r9
 8003292:	dc01      	bgt.n	8003298 <_printf_float+0x2c4>
 8003294:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003296:	e792      	b.n	80031be <_printf_float+0x1ea>
 8003298:	2301      	movs	r3, #1
 800329a:	4652      	mov	r2, sl
 800329c:	4631      	mov	r1, r6
 800329e:	4628      	mov	r0, r5
 80032a0:	47b8      	blx	r7
 80032a2:	3001      	adds	r0, #1
 80032a4:	f43f aef7 	beq.w	8003096 <_printf_float+0xc2>
 80032a8:	f109 0901 	add.w	r9, r9, #1
 80032ac:	e7ee      	b.n	800328c <_printf_float+0x2b8>
 80032ae:	bf00      	nop
 80032b0:	7fefffff 	.word	0x7fefffff
 80032b4:	08005ac4 	.word	0x08005ac4
 80032b8:	08005ac8 	.word	0x08005ac8
 80032bc:	08005ad0 	.word	0x08005ad0
 80032c0:	08005acc 	.word	0x08005acc
 80032c4:	08005ad4 	.word	0x08005ad4
 80032c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80032ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80032cc:	429a      	cmp	r2, r3
 80032ce:	bfa8      	it	ge
 80032d0:	461a      	movge	r2, r3
 80032d2:	2a00      	cmp	r2, #0
 80032d4:	4691      	mov	r9, r2
 80032d6:	dc37      	bgt.n	8003348 <_printf_float+0x374>
 80032d8:	f04f 0b00 	mov.w	fp, #0
 80032dc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80032e0:	f104 021a 	add.w	r2, r4, #26
 80032e4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80032e6:	9305      	str	r3, [sp, #20]
 80032e8:	eba3 0309 	sub.w	r3, r3, r9
 80032ec:	455b      	cmp	r3, fp
 80032ee:	dc33      	bgt.n	8003358 <_printf_float+0x384>
 80032f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80032f4:	429a      	cmp	r2, r3
 80032f6:	db3b      	blt.n	8003370 <_printf_float+0x39c>
 80032f8:	6823      	ldr	r3, [r4, #0]
 80032fa:	07da      	lsls	r2, r3, #31
 80032fc:	d438      	bmi.n	8003370 <_printf_float+0x39c>
 80032fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003300:	9a05      	ldr	r2, [sp, #20]
 8003302:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003304:	1a9a      	subs	r2, r3, r2
 8003306:	eba3 0901 	sub.w	r9, r3, r1
 800330a:	4591      	cmp	r9, r2
 800330c:	bfa8      	it	ge
 800330e:	4691      	movge	r9, r2
 8003310:	f1b9 0f00 	cmp.w	r9, #0
 8003314:	dc35      	bgt.n	8003382 <_printf_float+0x3ae>
 8003316:	f04f 0800 	mov.w	r8, #0
 800331a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800331e:	f104 0a1a 	add.w	sl, r4, #26
 8003322:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003326:	1a9b      	subs	r3, r3, r2
 8003328:	eba3 0309 	sub.w	r3, r3, r9
 800332c:	4543      	cmp	r3, r8
 800332e:	f77f af79 	ble.w	8003224 <_printf_float+0x250>
 8003332:	2301      	movs	r3, #1
 8003334:	4652      	mov	r2, sl
 8003336:	4631      	mov	r1, r6
 8003338:	4628      	mov	r0, r5
 800333a:	47b8      	blx	r7
 800333c:	3001      	adds	r0, #1
 800333e:	f43f aeaa 	beq.w	8003096 <_printf_float+0xc2>
 8003342:	f108 0801 	add.w	r8, r8, #1
 8003346:	e7ec      	b.n	8003322 <_printf_float+0x34e>
 8003348:	4613      	mov	r3, r2
 800334a:	4631      	mov	r1, r6
 800334c:	4642      	mov	r2, r8
 800334e:	4628      	mov	r0, r5
 8003350:	47b8      	blx	r7
 8003352:	3001      	adds	r0, #1
 8003354:	d1c0      	bne.n	80032d8 <_printf_float+0x304>
 8003356:	e69e      	b.n	8003096 <_printf_float+0xc2>
 8003358:	2301      	movs	r3, #1
 800335a:	4631      	mov	r1, r6
 800335c:	4628      	mov	r0, r5
 800335e:	9205      	str	r2, [sp, #20]
 8003360:	47b8      	blx	r7
 8003362:	3001      	adds	r0, #1
 8003364:	f43f ae97 	beq.w	8003096 <_printf_float+0xc2>
 8003368:	9a05      	ldr	r2, [sp, #20]
 800336a:	f10b 0b01 	add.w	fp, fp, #1
 800336e:	e7b9      	b.n	80032e4 <_printf_float+0x310>
 8003370:	ee18 3a10 	vmov	r3, s16
 8003374:	4652      	mov	r2, sl
 8003376:	4631      	mov	r1, r6
 8003378:	4628      	mov	r0, r5
 800337a:	47b8      	blx	r7
 800337c:	3001      	adds	r0, #1
 800337e:	d1be      	bne.n	80032fe <_printf_float+0x32a>
 8003380:	e689      	b.n	8003096 <_printf_float+0xc2>
 8003382:	9a05      	ldr	r2, [sp, #20]
 8003384:	464b      	mov	r3, r9
 8003386:	4442      	add	r2, r8
 8003388:	4631      	mov	r1, r6
 800338a:	4628      	mov	r0, r5
 800338c:	47b8      	blx	r7
 800338e:	3001      	adds	r0, #1
 8003390:	d1c1      	bne.n	8003316 <_printf_float+0x342>
 8003392:	e680      	b.n	8003096 <_printf_float+0xc2>
 8003394:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003396:	2a01      	cmp	r2, #1
 8003398:	dc01      	bgt.n	800339e <_printf_float+0x3ca>
 800339a:	07db      	lsls	r3, r3, #31
 800339c:	d538      	bpl.n	8003410 <_printf_float+0x43c>
 800339e:	2301      	movs	r3, #1
 80033a0:	4642      	mov	r2, r8
 80033a2:	4631      	mov	r1, r6
 80033a4:	4628      	mov	r0, r5
 80033a6:	47b8      	blx	r7
 80033a8:	3001      	adds	r0, #1
 80033aa:	f43f ae74 	beq.w	8003096 <_printf_float+0xc2>
 80033ae:	ee18 3a10 	vmov	r3, s16
 80033b2:	4652      	mov	r2, sl
 80033b4:	4631      	mov	r1, r6
 80033b6:	4628      	mov	r0, r5
 80033b8:	47b8      	blx	r7
 80033ba:	3001      	adds	r0, #1
 80033bc:	f43f ae6b 	beq.w	8003096 <_printf_float+0xc2>
 80033c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80033c4:	2200      	movs	r2, #0
 80033c6:	2300      	movs	r3, #0
 80033c8:	f7fd fba6 	bl	8000b18 <__aeabi_dcmpeq>
 80033cc:	b9d8      	cbnz	r0, 8003406 <_printf_float+0x432>
 80033ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80033d0:	f108 0201 	add.w	r2, r8, #1
 80033d4:	3b01      	subs	r3, #1
 80033d6:	4631      	mov	r1, r6
 80033d8:	4628      	mov	r0, r5
 80033da:	47b8      	blx	r7
 80033dc:	3001      	adds	r0, #1
 80033de:	d10e      	bne.n	80033fe <_printf_float+0x42a>
 80033e0:	e659      	b.n	8003096 <_printf_float+0xc2>
 80033e2:	2301      	movs	r3, #1
 80033e4:	4652      	mov	r2, sl
 80033e6:	4631      	mov	r1, r6
 80033e8:	4628      	mov	r0, r5
 80033ea:	47b8      	blx	r7
 80033ec:	3001      	adds	r0, #1
 80033ee:	f43f ae52 	beq.w	8003096 <_printf_float+0xc2>
 80033f2:	f108 0801 	add.w	r8, r8, #1
 80033f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80033f8:	3b01      	subs	r3, #1
 80033fa:	4543      	cmp	r3, r8
 80033fc:	dcf1      	bgt.n	80033e2 <_printf_float+0x40e>
 80033fe:	464b      	mov	r3, r9
 8003400:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003404:	e6dc      	b.n	80031c0 <_printf_float+0x1ec>
 8003406:	f04f 0800 	mov.w	r8, #0
 800340a:	f104 0a1a 	add.w	sl, r4, #26
 800340e:	e7f2      	b.n	80033f6 <_printf_float+0x422>
 8003410:	2301      	movs	r3, #1
 8003412:	4642      	mov	r2, r8
 8003414:	e7df      	b.n	80033d6 <_printf_float+0x402>
 8003416:	2301      	movs	r3, #1
 8003418:	464a      	mov	r2, r9
 800341a:	4631      	mov	r1, r6
 800341c:	4628      	mov	r0, r5
 800341e:	47b8      	blx	r7
 8003420:	3001      	adds	r0, #1
 8003422:	f43f ae38 	beq.w	8003096 <_printf_float+0xc2>
 8003426:	f108 0801 	add.w	r8, r8, #1
 800342a:	68e3      	ldr	r3, [r4, #12]
 800342c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800342e:	1a5b      	subs	r3, r3, r1
 8003430:	4543      	cmp	r3, r8
 8003432:	dcf0      	bgt.n	8003416 <_printf_float+0x442>
 8003434:	e6fa      	b.n	800322c <_printf_float+0x258>
 8003436:	f04f 0800 	mov.w	r8, #0
 800343a:	f104 0919 	add.w	r9, r4, #25
 800343e:	e7f4      	b.n	800342a <_printf_float+0x456>

08003440 <_printf_common>:
 8003440:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003444:	4616      	mov	r6, r2
 8003446:	4699      	mov	r9, r3
 8003448:	688a      	ldr	r2, [r1, #8]
 800344a:	690b      	ldr	r3, [r1, #16]
 800344c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003450:	4293      	cmp	r3, r2
 8003452:	bfb8      	it	lt
 8003454:	4613      	movlt	r3, r2
 8003456:	6033      	str	r3, [r6, #0]
 8003458:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800345c:	4607      	mov	r7, r0
 800345e:	460c      	mov	r4, r1
 8003460:	b10a      	cbz	r2, 8003466 <_printf_common+0x26>
 8003462:	3301      	adds	r3, #1
 8003464:	6033      	str	r3, [r6, #0]
 8003466:	6823      	ldr	r3, [r4, #0]
 8003468:	0699      	lsls	r1, r3, #26
 800346a:	bf42      	ittt	mi
 800346c:	6833      	ldrmi	r3, [r6, #0]
 800346e:	3302      	addmi	r3, #2
 8003470:	6033      	strmi	r3, [r6, #0]
 8003472:	6825      	ldr	r5, [r4, #0]
 8003474:	f015 0506 	ands.w	r5, r5, #6
 8003478:	d106      	bne.n	8003488 <_printf_common+0x48>
 800347a:	f104 0a19 	add.w	sl, r4, #25
 800347e:	68e3      	ldr	r3, [r4, #12]
 8003480:	6832      	ldr	r2, [r6, #0]
 8003482:	1a9b      	subs	r3, r3, r2
 8003484:	42ab      	cmp	r3, r5
 8003486:	dc26      	bgt.n	80034d6 <_printf_common+0x96>
 8003488:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800348c:	1e13      	subs	r3, r2, #0
 800348e:	6822      	ldr	r2, [r4, #0]
 8003490:	bf18      	it	ne
 8003492:	2301      	movne	r3, #1
 8003494:	0692      	lsls	r2, r2, #26
 8003496:	d42b      	bmi.n	80034f0 <_printf_common+0xb0>
 8003498:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800349c:	4649      	mov	r1, r9
 800349e:	4638      	mov	r0, r7
 80034a0:	47c0      	blx	r8
 80034a2:	3001      	adds	r0, #1
 80034a4:	d01e      	beq.n	80034e4 <_printf_common+0xa4>
 80034a6:	6823      	ldr	r3, [r4, #0]
 80034a8:	68e5      	ldr	r5, [r4, #12]
 80034aa:	6832      	ldr	r2, [r6, #0]
 80034ac:	f003 0306 	and.w	r3, r3, #6
 80034b0:	2b04      	cmp	r3, #4
 80034b2:	bf08      	it	eq
 80034b4:	1aad      	subeq	r5, r5, r2
 80034b6:	68a3      	ldr	r3, [r4, #8]
 80034b8:	6922      	ldr	r2, [r4, #16]
 80034ba:	bf0c      	ite	eq
 80034bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80034c0:	2500      	movne	r5, #0
 80034c2:	4293      	cmp	r3, r2
 80034c4:	bfc4      	itt	gt
 80034c6:	1a9b      	subgt	r3, r3, r2
 80034c8:	18ed      	addgt	r5, r5, r3
 80034ca:	2600      	movs	r6, #0
 80034cc:	341a      	adds	r4, #26
 80034ce:	42b5      	cmp	r5, r6
 80034d0:	d11a      	bne.n	8003508 <_printf_common+0xc8>
 80034d2:	2000      	movs	r0, #0
 80034d4:	e008      	b.n	80034e8 <_printf_common+0xa8>
 80034d6:	2301      	movs	r3, #1
 80034d8:	4652      	mov	r2, sl
 80034da:	4649      	mov	r1, r9
 80034dc:	4638      	mov	r0, r7
 80034de:	47c0      	blx	r8
 80034e0:	3001      	adds	r0, #1
 80034e2:	d103      	bne.n	80034ec <_printf_common+0xac>
 80034e4:	f04f 30ff 	mov.w	r0, #4294967295
 80034e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034ec:	3501      	adds	r5, #1
 80034ee:	e7c6      	b.n	800347e <_printf_common+0x3e>
 80034f0:	18e1      	adds	r1, r4, r3
 80034f2:	1c5a      	adds	r2, r3, #1
 80034f4:	2030      	movs	r0, #48	; 0x30
 80034f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80034fa:	4422      	add	r2, r4
 80034fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003500:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003504:	3302      	adds	r3, #2
 8003506:	e7c7      	b.n	8003498 <_printf_common+0x58>
 8003508:	2301      	movs	r3, #1
 800350a:	4622      	mov	r2, r4
 800350c:	4649      	mov	r1, r9
 800350e:	4638      	mov	r0, r7
 8003510:	47c0      	blx	r8
 8003512:	3001      	adds	r0, #1
 8003514:	d0e6      	beq.n	80034e4 <_printf_common+0xa4>
 8003516:	3601      	adds	r6, #1
 8003518:	e7d9      	b.n	80034ce <_printf_common+0x8e>
	...

0800351c <_printf_i>:
 800351c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003520:	7e0f      	ldrb	r7, [r1, #24]
 8003522:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003524:	2f78      	cmp	r7, #120	; 0x78
 8003526:	4691      	mov	r9, r2
 8003528:	4680      	mov	r8, r0
 800352a:	460c      	mov	r4, r1
 800352c:	469a      	mov	sl, r3
 800352e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003532:	d807      	bhi.n	8003544 <_printf_i+0x28>
 8003534:	2f62      	cmp	r7, #98	; 0x62
 8003536:	d80a      	bhi.n	800354e <_printf_i+0x32>
 8003538:	2f00      	cmp	r7, #0
 800353a:	f000 80d8 	beq.w	80036ee <_printf_i+0x1d2>
 800353e:	2f58      	cmp	r7, #88	; 0x58
 8003540:	f000 80a3 	beq.w	800368a <_printf_i+0x16e>
 8003544:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003548:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800354c:	e03a      	b.n	80035c4 <_printf_i+0xa8>
 800354e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003552:	2b15      	cmp	r3, #21
 8003554:	d8f6      	bhi.n	8003544 <_printf_i+0x28>
 8003556:	a101      	add	r1, pc, #4	; (adr r1, 800355c <_printf_i+0x40>)
 8003558:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800355c:	080035b5 	.word	0x080035b5
 8003560:	080035c9 	.word	0x080035c9
 8003564:	08003545 	.word	0x08003545
 8003568:	08003545 	.word	0x08003545
 800356c:	08003545 	.word	0x08003545
 8003570:	08003545 	.word	0x08003545
 8003574:	080035c9 	.word	0x080035c9
 8003578:	08003545 	.word	0x08003545
 800357c:	08003545 	.word	0x08003545
 8003580:	08003545 	.word	0x08003545
 8003584:	08003545 	.word	0x08003545
 8003588:	080036d5 	.word	0x080036d5
 800358c:	080035f9 	.word	0x080035f9
 8003590:	080036b7 	.word	0x080036b7
 8003594:	08003545 	.word	0x08003545
 8003598:	08003545 	.word	0x08003545
 800359c:	080036f7 	.word	0x080036f7
 80035a0:	08003545 	.word	0x08003545
 80035a4:	080035f9 	.word	0x080035f9
 80035a8:	08003545 	.word	0x08003545
 80035ac:	08003545 	.word	0x08003545
 80035b0:	080036bf 	.word	0x080036bf
 80035b4:	682b      	ldr	r3, [r5, #0]
 80035b6:	1d1a      	adds	r2, r3, #4
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	602a      	str	r2, [r5, #0]
 80035bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80035c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80035c4:	2301      	movs	r3, #1
 80035c6:	e0a3      	b.n	8003710 <_printf_i+0x1f4>
 80035c8:	6820      	ldr	r0, [r4, #0]
 80035ca:	6829      	ldr	r1, [r5, #0]
 80035cc:	0606      	lsls	r6, r0, #24
 80035ce:	f101 0304 	add.w	r3, r1, #4
 80035d2:	d50a      	bpl.n	80035ea <_printf_i+0xce>
 80035d4:	680e      	ldr	r6, [r1, #0]
 80035d6:	602b      	str	r3, [r5, #0]
 80035d8:	2e00      	cmp	r6, #0
 80035da:	da03      	bge.n	80035e4 <_printf_i+0xc8>
 80035dc:	232d      	movs	r3, #45	; 0x2d
 80035de:	4276      	negs	r6, r6
 80035e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80035e4:	485e      	ldr	r0, [pc, #376]	; (8003760 <_printf_i+0x244>)
 80035e6:	230a      	movs	r3, #10
 80035e8:	e019      	b.n	800361e <_printf_i+0x102>
 80035ea:	680e      	ldr	r6, [r1, #0]
 80035ec:	602b      	str	r3, [r5, #0]
 80035ee:	f010 0f40 	tst.w	r0, #64	; 0x40
 80035f2:	bf18      	it	ne
 80035f4:	b236      	sxthne	r6, r6
 80035f6:	e7ef      	b.n	80035d8 <_printf_i+0xbc>
 80035f8:	682b      	ldr	r3, [r5, #0]
 80035fa:	6820      	ldr	r0, [r4, #0]
 80035fc:	1d19      	adds	r1, r3, #4
 80035fe:	6029      	str	r1, [r5, #0]
 8003600:	0601      	lsls	r1, r0, #24
 8003602:	d501      	bpl.n	8003608 <_printf_i+0xec>
 8003604:	681e      	ldr	r6, [r3, #0]
 8003606:	e002      	b.n	800360e <_printf_i+0xf2>
 8003608:	0646      	lsls	r6, r0, #25
 800360a:	d5fb      	bpl.n	8003604 <_printf_i+0xe8>
 800360c:	881e      	ldrh	r6, [r3, #0]
 800360e:	4854      	ldr	r0, [pc, #336]	; (8003760 <_printf_i+0x244>)
 8003610:	2f6f      	cmp	r7, #111	; 0x6f
 8003612:	bf0c      	ite	eq
 8003614:	2308      	moveq	r3, #8
 8003616:	230a      	movne	r3, #10
 8003618:	2100      	movs	r1, #0
 800361a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800361e:	6865      	ldr	r5, [r4, #4]
 8003620:	60a5      	str	r5, [r4, #8]
 8003622:	2d00      	cmp	r5, #0
 8003624:	bfa2      	ittt	ge
 8003626:	6821      	ldrge	r1, [r4, #0]
 8003628:	f021 0104 	bicge.w	r1, r1, #4
 800362c:	6021      	strge	r1, [r4, #0]
 800362e:	b90e      	cbnz	r6, 8003634 <_printf_i+0x118>
 8003630:	2d00      	cmp	r5, #0
 8003632:	d04d      	beq.n	80036d0 <_printf_i+0x1b4>
 8003634:	4615      	mov	r5, r2
 8003636:	fbb6 f1f3 	udiv	r1, r6, r3
 800363a:	fb03 6711 	mls	r7, r3, r1, r6
 800363e:	5dc7      	ldrb	r7, [r0, r7]
 8003640:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003644:	4637      	mov	r7, r6
 8003646:	42bb      	cmp	r3, r7
 8003648:	460e      	mov	r6, r1
 800364a:	d9f4      	bls.n	8003636 <_printf_i+0x11a>
 800364c:	2b08      	cmp	r3, #8
 800364e:	d10b      	bne.n	8003668 <_printf_i+0x14c>
 8003650:	6823      	ldr	r3, [r4, #0]
 8003652:	07de      	lsls	r6, r3, #31
 8003654:	d508      	bpl.n	8003668 <_printf_i+0x14c>
 8003656:	6923      	ldr	r3, [r4, #16]
 8003658:	6861      	ldr	r1, [r4, #4]
 800365a:	4299      	cmp	r1, r3
 800365c:	bfde      	ittt	le
 800365e:	2330      	movle	r3, #48	; 0x30
 8003660:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003664:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003668:	1b52      	subs	r2, r2, r5
 800366a:	6122      	str	r2, [r4, #16]
 800366c:	f8cd a000 	str.w	sl, [sp]
 8003670:	464b      	mov	r3, r9
 8003672:	aa03      	add	r2, sp, #12
 8003674:	4621      	mov	r1, r4
 8003676:	4640      	mov	r0, r8
 8003678:	f7ff fee2 	bl	8003440 <_printf_common>
 800367c:	3001      	adds	r0, #1
 800367e:	d14c      	bne.n	800371a <_printf_i+0x1fe>
 8003680:	f04f 30ff 	mov.w	r0, #4294967295
 8003684:	b004      	add	sp, #16
 8003686:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800368a:	4835      	ldr	r0, [pc, #212]	; (8003760 <_printf_i+0x244>)
 800368c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003690:	6829      	ldr	r1, [r5, #0]
 8003692:	6823      	ldr	r3, [r4, #0]
 8003694:	f851 6b04 	ldr.w	r6, [r1], #4
 8003698:	6029      	str	r1, [r5, #0]
 800369a:	061d      	lsls	r5, r3, #24
 800369c:	d514      	bpl.n	80036c8 <_printf_i+0x1ac>
 800369e:	07df      	lsls	r7, r3, #31
 80036a0:	bf44      	itt	mi
 80036a2:	f043 0320 	orrmi.w	r3, r3, #32
 80036a6:	6023      	strmi	r3, [r4, #0]
 80036a8:	b91e      	cbnz	r6, 80036b2 <_printf_i+0x196>
 80036aa:	6823      	ldr	r3, [r4, #0]
 80036ac:	f023 0320 	bic.w	r3, r3, #32
 80036b0:	6023      	str	r3, [r4, #0]
 80036b2:	2310      	movs	r3, #16
 80036b4:	e7b0      	b.n	8003618 <_printf_i+0xfc>
 80036b6:	6823      	ldr	r3, [r4, #0]
 80036b8:	f043 0320 	orr.w	r3, r3, #32
 80036bc:	6023      	str	r3, [r4, #0]
 80036be:	2378      	movs	r3, #120	; 0x78
 80036c0:	4828      	ldr	r0, [pc, #160]	; (8003764 <_printf_i+0x248>)
 80036c2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80036c6:	e7e3      	b.n	8003690 <_printf_i+0x174>
 80036c8:	0659      	lsls	r1, r3, #25
 80036ca:	bf48      	it	mi
 80036cc:	b2b6      	uxthmi	r6, r6
 80036ce:	e7e6      	b.n	800369e <_printf_i+0x182>
 80036d0:	4615      	mov	r5, r2
 80036d2:	e7bb      	b.n	800364c <_printf_i+0x130>
 80036d4:	682b      	ldr	r3, [r5, #0]
 80036d6:	6826      	ldr	r6, [r4, #0]
 80036d8:	6961      	ldr	r1, [r4, #20]
 80036da:	1d18      	adds	r0, r3, #4
 80036dc:	6028      	str	r0, [r5, #0]
 80036de:	0635      	lsls	r5, r6, #24
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	d501      	bpl.n	80036e8 <_printf_i+0x1cc>
 80036e4:	6019      	str	r1, [r3, #0]
 80036e6:	e002      	b.n	80036ee <_printf_i+0x1d2>
 80036e8:	0670      	lsls	r0, r6, #25
 80036ea:	d5fb      	bpl.n	80036e4 <_printf_i+0x1c8>
 80036ec:	8019      	strh	r1, [r3, #0]
 80036ee:	2300      	movs	r3, #0
 80036f0:	6123      	str	r3, [r4, #16]
 80036f2:	4615      	mov	r5, r2
 80036f4:	e7ba      	b.n	800366c <_printf_i+0x150>
 80036f6:	682b      	ldr	r3, [r5, #0]
 80036f8:	1d1a      	adds	r2, r3, #4
 80036fa:	602a      	str	r2, [r5, #0]
 80036fc:	681d      	ldr	r5, [r3, #0]
 80036fe:	6862      	ldr	r2, [r4, #4]
 8003700:	2100      	movs	r1, #0
 8003702:	4628      	mov	r0, r5
 8003704:	f7fc fd94 	bl	8000230 <memchr>
 8003708:	b108      	cbz	r0, 800370e <_printf_i+0x1f2>
 800370a:	1b40      	subs	r0, r0, r5
 800370c:	6060      	str	r0, [r4, #4]
 800370e:	6863      	ldr	r3, [r4, #4]
 8003710:	6123      	str	r3, [r4, #16]
 8003712:	2300      	movs	r3, #0
 8003714:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003718:	e7a8      	b.n	800366c <_printf_i+0x150>
 800371a:	6923      	ldr	r3, [r4, #16]
 800371c:	462a      	mov	r2, r5
 800371e:	4649      	mov	r1, r9
 8003720:	4640      	mov	r0, r8
 8003722:	47d0      	blx	sl
 8003724:	3001      	adds	r0, #1
 8003726:	d0ab      	beq.n	8003680 <_printf_i+0x164>
 8003728:	6823      	ldr	r3, [r4, #0]
 800372a:	079b      	lsls	r3, r3, #30
 800372c:	d413      	bmi.n	8003756 <_printf_i+0x23a>
 800372e:	68e0      	ldr	r0, [r4, #12]
 8003730:	9b03      	ldr	r3, [sp, #12]
 8003732:	4298      	cmp	r0, r3
 8003734:	bfb8      	it	lt
 8003736:	4618      	movlt	r0, r3
 8003738:	e7a4      	b.n	8003684 <_printf_i+0x168>
 800373a:	2301      	movs	r3, #1
 800373c:	4632      	mov	r2, r6
 800373e:	4649      	mov	r1, r9
 8003740:	4640      	mov	r0, r8
 8003742:	47d0      	blx	sl
 8003744:	3001      	adds	r0, #1
 8003746:	d09b      	beq.n	8003680 <_printf_i+0x164>
 8003748:	3501      	adds	r5, #1
 800374a:	68e3      	ldr	r3, [r4, #12]
 800374c:	9903      	ldr	r1, [sp, #12]
 800374e:	1a5b      	subs	r3, r3, r1
 8003750:	42ab      	cmp	r3, r5
 8003752:	dcf2      	bgt.n	800373a <_printf_i+0x21e>
 8003754:	e7eb      	b.n	800372e <_printf_i+0x212>
 8003756:	2500      	movs	r5, #0
 8003758:	f104 0619 	add.w	r6, r4, #25
 800375c:	e7f5      	b.n	800374a <_printf_i+0x22e>
 800375e:	bf00      	nop
 8003760:	08005ad6 	.word	0x08005ad6
 8003764:	08005ae7 	.word	0x08005ae7

08003768 <iprintf>:
 8003768:	b40f      	push	{r0, r1, r2, r3}
 800376a:	4b0a      	ldr	r3, [pc, #40]	; (8003794 <iprintf+0x2c>)
 800376c:	b513      	push	{r0, r1, r4, lr}
 800376e:	681c      	ldr	r4, [r3, #0]
 8003770:	b124      	cbz	r4, 800377c <iprintf+0x14>
 8003772:	69a3      	ldr	r3, [r4, #24]
 8003774:	b913      	cbnz	r3, 800377c <iprintf+0x14>
 8003776:	4620      	mov	r0, r4
 8003778:	f000 ff80 	bl	800467c <__sinit>
 800377c:	ab05      	add	r3, sp, #20
 800377e:	9a04      	ldr	r2, [sp, #16]
 8003780:	68a1      	ldr	r1, [r4, #8]
 8003782:	9301      	str	r3, [sp, #4]
 8003784:	4620      	mov	r0, r4
 8003786:	f001 fcd9 	bl	800513c <_vfiprintf_r>
 800378a:	b002      	add	sp, #8
 800378c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003790:	b004      	add	sp, #16
 8003792:	4770      	bx	lr
 8003794:	2000000c 	.word	0x2000000c

08003798 <strncpy>:
 8003798:	b510      	push	{r4, lr}
 800379a:	3901      	subs	r1, #1
 800379c:	4603      	mov	r3, r0
 800379e:	b132      	cbz	r2, 80037ae <strncpy+0x16>
 80037a0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80037a4:	f803 4b01 	strb.w	r4, [r3], #1
 80037a8:	3a01      	subs	r2, #1
 80037aa:	2c00      	cmp	r4, #0
 80037ac:	d1f7      	bne.n	800379e <strncpy+0x6>
 80037ae:	441a      	add	r2, r3
 80037b0:	2100      	movs	r1, #0
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d100      	bne.n	80037b8 <strncpy+0x20>
 80037b6:	bd10      	pop	{r4, pc}
 80037b8:	f803 1b01 	strb.w	r1, [r3], #1
 80037bc:	e7f9      	b.n	80037b2 <strncpy+0x1a>
	...

080037c0 <_strtol_l.constprop.0>:
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037c6:	d001      	beq.n	80037cc <_strtol_l.constprop.0+0xc>
 80037c8:	2b24      	cmp	r3, #36	; 0x24
 80037ca:	d906      	bls.n	80037da <_strtol_l.constprop.0+0x1a>
 80037cc:	f7ff fb1c 	bl	8002e08 <__errno>
 80037d0:	2316      	movs	r3, #22
 80037d2:	6003      	str	r3, [r0, #0]
 80037d4:	2000      	movs	r0, #0
 80037d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037da:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80038c0 <_strtol_l.constprop.0+0x100>
 80037de:	460d      	mov	r5, r1
 80037e0:	462e      	mov	r6, r5
 80037e2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80037e6:	f814 700c 	ldrb.w	r7, [r4, ip]
 80037ea:	f017 0708 	ands.w	r7, r7, #8
 80037ee:	d1f7      	bne.n	80037e0 <_strtol_l.constprop.0+0x20>
 80037f0:	2c2d      	cmp	r4, #45	; 0x2d
 80037f2:	d132      	bne.n	800385a <_strtol_l.constprop.0+0x9a>
 80037f4:	782c      	ldrb	r4, [r5, #0]
 80037f6:	2701      	movs	r7, #1
 80037f8:	1cb5      	adds	r5, r6, #2
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d05b      	beq.n	80038b6 <_strtol_l.constprop.0+0xf6>
 80037fe:	2b10      	cmp	r3, #16
 8003800:	d109      	bne.n	8003816 <_strtol_l.constprop.0+0x56>
 8003802:	2c30      	cmp	r4, #48	; 0x30
 8003804:	d107      	bne.n	8003816 <_strtol_l.constprop.0+0x56>
 8003806:	782c      	ldrb	r4, [r5, #0]
 8003808:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800380c:	2c58      	cmp	r4, #88	; 0x58
 800380e:	d14d      	bne.n	80038ac <_strtol_l.constprop.0+0xec>
 8003810:	786c      	ldrb	r4, [r5, #1]
 8003812:	2310      	movs	r3, #16
 8003814:	3502      	adds	r5, #2
 8003816:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800381a:	f108 38ff 	add.w	r8, r8, #4294967295
 800381e:	f04f 0c00 	mov.w	ip, #0
 8003822:	fbb8 f9f3 	udiv	r9, r8, r3
 8003826:	4666      	mov	r6, ip
 8003828:	fb03 8a19 	mls	sl, r3, r9, r8
 800382c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8003830:	f1be 0f09 	cmp.w	lr, #9
 8003834:	d816      	bhi.n	8003864 <_strtol_l.constprop.0+0xa4>
 8003836:	4674      	mov	r4, lr
 8003838:	42a3      	cmp	r3, r4
 800383a:	dd24      	ble.n	8003886 <_strtol_l.constprop.0+0xc6>
 800383c:	f1bc 0f00 	cmp.w	ip, #0
 8003840:	db1e      	blt.n	8003880 <_strtol_l.constprop.0+0xc0>
 8003842:	45b1      	cmp	r9, r6
 8003844:	d31c      	bcc.n	8003880 <_strtol_l.constprop.0+0xc0>
 8003846:	d101      	bne.n	800384c <_strtol_l.constprop.0+0x8c>
 8003848:	45a2      	cmp	sl, r4
 800384a:	db19      	blt.n	8003880 <_strtol_l.constprop.0+0xc0>
 800384c:	fb06 4603 	mla	r6, r6, r3, r4
 8003850:	f04f 0c01 	mov.w	ip, #1
 8003854:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003858:	e7e8      	b.n	800382c <_strtol_l.constprop.0+0x6c>
 800385a:	2c2b      	cmp	r4, #43	; 0x2b
 800385c:	bf04      	itt	eq
 800385e:	782c      	ldrbeq	r4, [r5, #0]
 8003860:	1cb5      	addeq	r5, r6, #2
 8003862:	e7ca      	b.n	80037fa <_strtol_l.constprop.0+0x3a>
 8003864:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8003868:	f1be 0f19 	cmp.w	lr, #25
 800386c:	d801      	bhi.n	8003872 <_strtol_l.constprop.0+0xb2>
 800386e:	3c37      	subs	r4, #55	; 0x37
 8003870:	e7e2      	b.n	8003838 <_strtol_l.constprop.0+0x78>
 8003872:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8003876:	f1be 0f19 	cmp.w	lr, #25
 800387a:	d804      	bhi.n	8003886 <_strtol_l.constprop.0+0xc6>
 800387c:	3c57      	subs	r4, #87	; 0x57
 800387e:	e7db      	b.n	8003838 <_strtol_l.constprop.0+0x78>
 8003880:	f04f 3cff 	mov.w	ip, #4294967295
 8003884:	e7e6      	b.n	8003854 <_strtol_l.constprop.0+0x94>
 8003886:	f1bc 0f00 	cmp.w	ip, #0
 800388a:	da05      	bge.n	8003898 <_strtol_l.constprop.0+0xd8>
 800388c:	2322      	movs	r3, #34	; 0x22
 800388e:	6003      	str	r3, [r0, #0]
 8003890:	4646      	mov	r6, r8
 8003892:	b942      	cbnz	r2, 80038a6 <_strtol_l.constprop.0+0xe6>
 8003894:	4630      	mov	r0, r6
 8003896:	e79e      	b.n	80037d6 <_strtol_l.constprop.0+0x16>
 8003898:	b107      	cbz	r7, 800389c <_strtol_l.constprop.0+0xdc>
 800389a:	4276      	negs	r6, r6
 800389c:	2a00      	cmp	r2, #0
 800389e:	d0f9      	beq.n	8003894 <_strtol_l.constprop.0+0xd4>
 80038a0:	f1bc 0f00 	cmp.w	ip, #0
 80038a4:	d000      	beq.n	80038a8 <_strtol_l.constprop.0+0xe8>
 80038a6:	1e69      	subs	r1, r5, #1
 80038a8:	6011      	str	r1, [r2, #0]
 80038aa:	e7f3      	b.n	8003894 <_strtol_l.constprop.0+0xd4>
 80038ac:	2430      	movs	r4, #48	; 0x30
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d1b1      	bne.n	8003816 <_strtol_l.constprop.0+0x56>
 80038b2:	2308      	movs	r3, #8
 80038b4:	e7af      	b.n	8003816 <_strtol_l.constprop.0+0x56>
 80038b6:	2c30      	cmp	r4, #48	; 0x30
 80038b8:	d0a5      	beq.n	8003806 <_strtol_l.constprop.0+0x46>
 80038ba:	230a      	movs	r3, #10
 80038bc:	e7ab      	b.n	8003816 <_strtol_l.constprop.0+0x56>
 80038be:	bf00      	nop
 80038c0:	08005af9 	.word	0x08005af9

080038c4 <strtol>:
 80038c4:	4613      	mov	r3, r2
 80038c6:	460a      	mov	r2, r1
 80038c8:	4601      	mov	r1, r0
 80038ca:	4802      	ldr	r0, [pc, #8]	; (80038d4 <strtol+0x10>)
 80038cc:	6800      	ldr	r0, [r0, #0]
 80038ce:	f7ff bf77 	b.w	80037c0 <_strtol_l.constprop.0>
 80038d2:	bf00      	nop
 80038d4:	2000000c 	.word	0x2000000c

080038d8 <quorem>:
 80038d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038dc:	6903      	ldr	r3, [r0, #16]
 80038de:	690c      	ldr	r4, [r1, #16]
 80038e0:	42a3      	cmp	r3, r4
 80038e2:	4607      	mov	r7, r0
 80038e4:	f2c0 8081 	blt.w	80039ea <quorem+0x112>
 80038e8:	3c01      	subs	r4, #1
 80038ea:	f101 0814 	add.w	r8, r1, #20
 80038ee:	f100 0514 	add.w	r5, r0, #20
 80038f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80038f6:	9301      	str	r3, [sp, #4]
 80038f8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80038fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003900:	3301      	adds	r3, #1
 8003902:	429a      	cmp	r2, r3
 8003904:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003908:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800390c:	fbb2 f6f3 	udiv	r6, r2, r3
 8003910:	d331      	bcc.n	8003976 <quorem+0x9e>
 8003912:	f04f 0e00 	mov.w	lr, #0
 8003916:	4640      	mov	r0, r8
 8003918:	46ac      	mov	ip, r5
 800391a:	46f2      	mov	sl, lr
 800391c:	f850 2b04 	ldr.w	r2, [r0], #4
 8003920:	b293      	uxth	r3, r2
 8003922:	fb06 e303 	mla	r3, r6, r3, lr
 8003926:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800392a:	b29b      	uxth	r3, r3
 800392c:	ebaa 0303 	sub.w	r3, sl, r3
 8003930:	f8dc a000 	ldr.w	sl, [ip]
 8003934:	0c12      	lsrs	r2, r2, #16
 8003936:	fa13 f38a 	uxtah	r3, r3, sl
 800393a:	fb06 e202 	mla	r2, r6, r2, lr
 800393e:	9300      	str	r3, [sp, #0]
 8003940:	9b00      	ldr	r3, [sp, #0]
 8003942:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003946:	b292      	uxth	r2, r2
 8003948:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800394c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003950:	f8bd 3000 	ldrh.w	r3, [sp]
 8003954:	4581      	cmp	r9, r0
 8003956:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800395a:	f84c 3b04 	str.w	r3, [ip], #4
 800395e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003962:	d2db      	bcs.n	800391c <quorem+0x44>
 8003964:	f855 300b 	ldr.w	r3, [r5, fp]
 8003968:	b92b      	cbnz	r3, 8003976 <quorem+0x9e>
 800396a:	9b01      	ldr	r3, [sp, #4]
 800396c:	3b04      	subs	r3, #4
 800396e:	429d      	cmp	r5, r3
 8003970:	461a      	mov	r2, r3
 8003972:	d32e      	bcc.n	80039d2 <quorem+0xfa>
 8003974:	613c      	str	r4, [r7, #16]
 8003976:	4638      	mov	r0, r7
 8003978:	f001 f9be 	bl	8004cf8 <__mcmp>
 800397c:	2800      	cmp	r0, #0
 800397e:	db24      	blt.n	80039ca <quorem+0xf2>
 8003980:	3601      	adds	r6, #1
 8003982:	4628      	mov	r0, r5
 8003984:	f04f 0c00 	mov.w	ip, #0
 8003988:	f858 2b04 	ldr.w	r2, [r8], #4
 800398c:	f8d0 e000 	ldr.w	lr, [r0]
 8003990:	b293      	uxth	r3, r2
 8003992:	ebac 0303 	sub.w	r3, ip, r3
 8003996:	0c12      	lsrs	r2, r2, #16
 8003998:	fa13 f38e 	uxtah	r3, r3, lr
 800399c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80039a0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80039a4:	b29b      	uxth	r3, r3
 80039a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80039aa:	45c1      	cmp	r9, r8
 80039ac:	f840 3b04 	str.w	r3, [r0], #4
 80039b0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80039b4:	d2e8      	bcs.n	8003988 <quorem+0xb0>
 80039b6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80039ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80039be:	b922      	cbnz	r2, 80039ca <quorem+0xf2>
 80039c0:	3b04      	subs	r3, #4
 80039c2:	429d      	cmp	r5, r3
 80039c4:	461a      	mov	r2, r3
 80039c6:	d30a      	bcc.n	80039de <quorem+0x106>
 80039c8:	613c      	str	r4, [r7, #16]
 80039ca:	4630      	mov	r0, r6
 80039cc:	b003      	add	sp, #12
 80039ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039d2:	6812      	ldr	r2, [r2, #0]
 80039d4:	3b04      	subs	r3, #4
 80039d6:	2a00      	cmp	r2, #0
 80039d8:	d1cc      	bne.n	8003974 <quorem+0x9c>
 80039da:	3c01      	subs	r4, #1
 80039dc:	e7c7      	b.n	800396e <quorem+0x96>
 80039de:	6812      	ldr	r2, [r2, #0]
 80039e0:	3b04      	subs	r3, #4
 80039e2:	2a00      	cmp	r2, #0
 80039e4:	d1f0      	bne.n	80039c8 <quorem+0xf0>
 80039e6:	3c01      	subs	r4, #1
 80039e8:	e7eb      	b.n	80039c2 <quorem+0xea>
 80039ea:	2000      	movs	r0, #0
 80039ec:	e7ee      	b.n	80039cc <quorem+0xf4>
	...

080039f0 <_dtoa_r>:
 80039f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039f4:	ed2d 8b04 	vpush	{d8-d9}
 80039f8:	ec57 6b10 	vmov	r6, r7, d0
 80039fc:	b093      	sub	sp, #76	; 0x4c
 80039fe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003a00:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8003a04:	9106      	str	r1, [sp, #24]
 8003a06:	ee10 aa10 	vmov	sl, s0
 8003a0a:	4604      	mov	r4, r0
 8003a0c:	9209      	str	r2, [sp, #36]	; 0x24
 8003a0e:	930c      	str	r3, [sp, #48]	; 0x30
 8003a10:	46bb      	mov	fp, r7
 8003a12:	b975      	cbnz	r5, 8003a32 <_dtoa_r+0x42>
 8003a14:	2010      	movs	r0, #16
 8003a16:	f000 fed7 	bl	80047c8 <malloc>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	6260      	str	r0, [r4, #36]	; 0x24
 8003a1e:	b920      	cbnz	r0, 8003a2a <_dtoa_r+0x3a>
 8003a20:	4ba7      	ldr	r3, [pc, #668]	; (8003cc0 <_dtoa_r+0x2d0>)
 8003a22:	21ea      	movs	r1, #234	; 0xea
 8003a24:	48a7      	ldr	r0, [pc, #668]	; (8003cc4 <_dtoa_r+0x2d4>)
 8003a26:	f001 fddf 	bl	80055e8 <__assert_func>
 8003a2a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003a2e:	6005      	str	r5, [r0, #0]
 8003a30:	60c5      	str	r5, [r0, #12]
 8003a32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003a34:	6819      	ldr	r1, [r3, #0]
 8003a36:	b151      	cbz	r1, 8003a4e <_dtoa_r+0x5e>
 8003a38:	685a      	ldr	r2, [r3, #4]
 8003a3a:	604a      	str	r2, [r1, #4]
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	4093      	lsls	r3, r2
 8003a40:	608b      	str	r3, [r1, #8]
 8003a42:	4620      	mov	r0, r4
 8003a44:	f000 ff16 	bl	8004874 <_Bfree>
 8003a48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	601a      	str	r2, [r3, #0]
 8003a4e:	1e3b      	subs	r3, r7, #0
 8003a50:	bfaa      	itet	ge
 8003a52:	2300      	movge	r3, #0
 8003a54:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8003a58:	f8c8 3000 	strge.w	r3, [r8]
 8003a5c:	4b9a      	ldr	r3, [pc, #616]	; (8003cc8 <_dtoa_r+0x2d8>)
 8003a5e:	bfbc      	itt	lt
 8003a60:	2201      	movlt	r2, #1
 8003a62:	f8c8 2000 	strlt.w	r2, [r8]
 8003a66:	ea33 030b 	bics.w	r3, r3, fp
 8003a6a:	d11b      	bne.n	8003aa4 <_dtoa_r+0xb4>
 8003a6c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003a6e:	f242 730f 	movw	r3, #9999	; 0x270f
 8003a72:	6013      	str	r3, [r2, #0]
 8003a74:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8003a78:	4333      	orrs	r3, r6
 8003a7a:	f000 8592 	beq.w	80045a2 <_dtoa_r+0xbb2>
 8003a7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003a80:	b963      	cbnz	r3, 8003a9c <_dtoa_r+0xac>
 8003a82:	4b92      	ldr	r3, [pc, #584]	; (8003ccc <_dtoa_r+0x2dc>)
 8003a84:	e022      	b.n	8003acc <_dtoa_r+0xdc>
 8003a86:	4b92      	ldr	r3, [pc, #584]	; (8003cd0 <_dtoa_r+0x2e0>)
 8003a88:	9301      	str	r3, [sp, #4]
 8003a8a:	3308      	adds	r3, #8
 8003a8c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003a8e:	6013      	str	r3, [r2, #0]
 8003a90:	9801      	ldr	r0, [sp, #4]
 8003a92:	b013      	add	sp, #76	; 0x4c
 8003a94:	ecbd 8b04 	vpop	{d8-d9}
 8003a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a9c:	4b8b      	ldr	r3, [pc, #556]	; (8003ccc <_dtoa_r+0x2dc>)
 8003a9e:	9301      	str	r3, [sp, #4]
 8003aa0:	3303      	adds	r3, #3
 8003aa2:	e7f3      	b.n	8003a8c <_dtoa_r+0x9c>
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	4650      	mov	r0, sl
 8003aaa:	4659      	mov	r1, fp
 8003aac:	f7fd f834 	bl	8000b18 <__aeabi_dcmpeq>
 8003ab0:	ec4b ab19 	vmov	d9, sl, fp
 8003ab4:	4680      	mov	r8, r0
 8003ab6:	b158      	cbz	r0, 8003ad0 <_dtoa_r+0xe0>
 8003ab8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003aba:	2301      	movs	r3, #1
 8003abc:	6013      	str	r3, [r2, #0]
 8003abe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	f000 856b 	beq.w	800459c <_dtoa_r+0xbac>
 8003ac6:	4883      	ldr	r0, [pc, #524]	; (8003cd4 <_dtoa_r+0x2e4>)
 8003ac8:	6018      	str	r0, [r3, #0]
 8003aca:	1e43      	subs	r3, r0, #1
 8003acc:	9301      	str	r3, [sp, #4]
 8003ace:	e7df      	b.n	8003a90 <_dtoa_r+0xa0>
 8003ad0:	ec4b ab10 	vmov	d0, sl, fp
 8003ad4:	aa10      	add	r2, sp, #64	; 0x40
 8003ad6:	a911      	add	r1, sp, #68	; 0x44
 8003ad8:	4620      	mov	r0, r4
 8003ada:	f001 f9b3 	bl	8004e44 <__d2b>
 8003ade:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8003ae2:	ee08 0a10 	vmov	s16, r0
 8003ae6:	2d00      	cmp	r5, #0
 8003ae8:	f000 8084 	beq.w	8003bf4 <_dtoa_r+0x204>
 8003aec:	ee19 3a90 	vmov	r3, s19
 8003af0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003af4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8003af8:	4656      	mov	r6, sl
 8003afa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8003afe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003b02:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8003b06:	4b74      	ldr	r3, [pc, #464]	; (8003cd8 <_dtoa_r+0x2e8>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	4630      	mov	r0, r6
 8003b0c:	4639      	mov	r1, r7
 8003b0e:	f7fc fbe3 	bl	80002d8 <__aeabi_dsub>
 8003b12:	a365      	add	r3, pc, #404	; (adr r3, 8003ca8 <_dtoa_r+0x2b8>)
 8003b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b18:	f7fc fd96 	bl	8000648 <__aeabi_dmul>
 8003b1c:	a364      	add	r3, pc, #400	; (adr r3, 8003cb0 <_dtoa_r+0x2c0>)
 8003b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b22:	f7fc fbdb 	bl	80002dc <__adddf3>
 8003b26:	4606      	mov	r6, r0
 8003b28:	4628      	mov	r0, r5
 8003b2a:	460f      	mov	r7, r1
 8003b2c:	f7fc fd22 	bl	8000574 <__aeabi_i2d>
 8003b30:	a361      	add	r3, pc, #388	; (adr r3, 8003cb8 <_dtoa_r+0x2c8>)
 8003b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b36:	f7fc fd87 	bl	8000648 <__aeabi_dmul>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	460b      	mov	r3, r1
 8003b3e:	4630      	mov	r0, r6
 8003b40:	4639      	mov	r1, r7
 8003b42:	f7fc fbcb 	bl	80002dc <__adddf3>
 8003b46:	4606      	mov	r6, r0
 8003b48:	460f      	mov	r7, r1
 8003b4a:	f7fd f82d 	bl	8000ba8 <__aeabi_d2iz>
 8003b4e:	2200      	movs	r2, #0
 8003b50:	9000      	str	r0, [sp, #0]
 8003b52:	2300      	movs	r3, #0
 8003b54:	4630      	mov	r0, r6
 8003b56:	4639      	mov	r1, r7
 8003b58:	f7fc ffe8 	bl	8000b2c <__aeabi_dcmplt>
 8003b5c:	b150      	cbz	r0, 8003b74 <_dtoa_r+0x184>
 8003b5e:	9800      	ldr	r0, [sp, #0]
 8003b60:	f7fc fd08 	bl	8000574 <__aeabi_i2d>
 8003b64:	4632      	mov	r2, r6
 8003b66:	463b      	mov	r3, r7
 8003b68:	f7fc ffd6 	bl	8000b18 <__aeabi_dcmpeq>
 8003b6c:	b910      	cbnz	r0, 8003b74 <_dtoa_r+0x184>
 8003b6e:	9b00      	ldr	r3, [sp, #0]
 8003b70:	3b01      	subs	r3, #1
 8003b72:	9300      	str	r3, [sp, #0]
 8003b74:	9b00      	ldr	r3, [sp, #0]
 8003b76:	2b16      	cmp	r3, #22
 8003b78:	d85a      	bhi.n	8003c30 <_dtoa_r+0x240>
 8003b7a:	9a00      	ldr	r2, [sp, #0]
 8003b7c:	4b57      	ldr	r3, [pc, #348]	; (8003cdc <_dtoa_r+0x2ec>)
 8003b7e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b86:	ec51 0b19 	vmov	r0, r1, d9
 8003b8a:	f7fc ffcf 	bl	8000b2c <__aeabi_dcmplt>
 8003b8e:	2800      	cmp	r0, #0
 8003b90:	d050      	beq.n	8003c34 <_dtoa_r+0x244>
 8003b92:	9b00      	ldr	r3, [sp, #0]
 8003b94:	3b01      	subs	r3, #1
 8003b96:	9300      	str	r3, [sp, #0]
 8003b98:	2300      	movs	r3, #0
 8003b9a:	930b      	str	r3, [sp, #44]	; 0x2c
 8003b9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003b9e:	1b5d      	subs	r5, r3, r5
 8003ba0:	1e6b      	subs	r3, r5, #1
 8003ba2:	9305      	str	r3, [sp, #20]
 8003ba4:	bf45      	ittet	mi
 8003ba6:	f1c5 0301 	rsbmi	r3, r5, #1
 8003baa:	9304      	strmi	r3, [sp, #16]
 8003bac:	2300      	movpl	r3, #0
 8003bae:	2300      	movmi	r3, #0
 8003bb0:	bf4c      	ite	mi
 8003bb2:	9305      	strmi	r3, [sp, #20]
 8003bb4:	9304      	strpl	r3, [sp, #16]
 8003bb6:	9b00      	ldr	r3, [sp, #0]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	db3d      	blt.n	8003c38 <_dtoa_r+0x248>
 8003bbc:	9b05      	ldr	r3, [sp, #20]
 8003bbe:	9a00      	ldr	r2, [sp, #0]
 8003bc0:	920a      	str	r2, [sp, #40]	; 0x28
 8003bc2:	4413      	add	r3, r2
 8003bc4:	9305      	str	r3, [sp, #20]
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	9307      	str	r3, [sp, #28]
 8003bca:	9b06      	ldr	r3, [sp, #24]
 8003bcc:	2b09      	cmp	r3, #9
 8003bce:	f200 8089 	bhi.w	8003ce4 <_dtoa_r+0x2f4>
 8003bd2:	2b05      	cmp	r3, #5
 8003bd4:	bfc4      	itt	gt
 8003bd6:	3b04      	subgt	r3, #4
 8003bd8:	9306      	strgt	r3, [sp, #24]
 8003bda:	9b06      	ldr	r3, [sp, #24]
 8003bdc:	f1a3 0302 	sub.w	r3, r3, #2
 8003be0:	bfcc      	ite	gt
 8003be2:	2500      	movgt	r5, #0
 8003be4:	2501      	movle	r5, #1
 8003be6:	2b03      	cmp	r3, #3
 8003be8:	f200 8087 	bhi.w	8003cfa <_dtoa_r+0x30a>
 8003bec:	e8df f003 	tbb	[pc, r3]
 8003bf0:	59383a2d 	.word	0x59383a2d
 8003bf4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8003bf8:	441d      	add	r5, r3
 8003bfa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8003bfe:	2b20      	cmp	r3, #32
 8003c00:	bfc1      	itttt	gt
 8003c02:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8003c06:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8003c0a:	fa0b f303 	lslgt.w	r3, fp, r3
 8003c0e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8003c12:	bfda      	itte	le
 8003c14:	f1c3 0320 	rsble	r3, r3, #32
 8003c18:	fa06 f003 	lslle.w	r0, r6, r3
 8003c1c:	4318      	orrgt	r0, r3
 8003c1e:	f7fc fc99 	bl	8000554 <__aeabi_ui2d>
 8003c22:	2301      	movs	r3, #1
 8003c24:	4606      	mov	r6, r0
 8003c26:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8003c2a:	3d01      	subs	r5, #1
 8003c2c:	930e      	str	r3, [sp, #56]	; 0x38
 8003c2e:	e76a      	b.n	8003b06 <_dtoa_r+0x116>
 8003c30:	2301      	movs	r3, #1
 8003c32:	e7b2      	b.n	8003b9a <_dtoa_r+0x1aa>
 8003c34:	900b      	str	r0, [sp, #44]	; 0x2c
 8003c36:	e7b1      	b.n	8003b9c <_dtoa_r+0x1ac>
 8003c38:	9b04      	ldr	r3, [sp, #16]
 8003c3a:	9a00      	ldr	r2, [sp, #0]
 8003c3c:	1a9b      	subs	r3, r3, r2
 8003c3e:	9304      	str	r3, [sp, #16]
 8003c40:	4253      	negs	r3, r2
 8003c42:	9307      	str	r3, [sp, #28]
 8003c44:	2300      	movs	r3, #0
 8003c46:	930a      	str	r3, [sp, #40]	; 0x28
 8003c48:	e7bf      	b.n	8003bca <_dtoa_r+0x1da>
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	9308      	str	r3, [sp, #32]
 8003c4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	dc55      	bgt.n	8003d00 <_dtoa_r+0x310>
 8003c54:	2301      	movs	r3, #1
 8003c56:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	9209      	str	r2, [sp, #36]	; 0x24
 8003c5e:	e00c      	b.n	8003c7a <_dtoa_r+0x28a>
 8003c60:	2301      	movs	r3, #1
 8003c62:	e7f3      	b.n	8003c4c <_dtoa_r+0x25c>
 8003c64:	2300      	movs	r3, #0
 8003c66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003c68:	9308      	str	r3, [sp, #32]
 8003c6a:	9b00      	ldr	r3, [sp, #0]
 8003c6c:	4413      	add	r3, r2
 8003c6e:	9302      	str	r3, [sp, #8]
 8003c70:	3301      	adds	r3, #1
 8003c72:	2b01      	cmp	r3, #1
 8003c74:	9303      	str	r3, [sp, #12]
 8003c76:	bfb8      	it	lt
 8003c78:	2301      	movlt	r3, #1
 8003c7a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	6042      	str	r2, [r0, #4]
 8003c80:	2204      	movs	r2, #4
 8003c82:	f102 0614 	add.w	r6, r2, #20
 8003c86:	429e      	cmp	r6, r3
 8003c88:	6841      	ldr	r1, [r0, #4]
 8003c8a:	d93d      	bls.n	8003d08 <_dtoa_r+0x318>
 8003c8c:	4620      	mov	r0, r4
 8003c8e:	f000 fdb1 	bl	80047f4 <_Balloc>
 8003c92:	9001      	str	r0, [sp, #4]
 8003c94:	2800      	cmp	r0, #0
 8003c96:	d13b      	bne.n	8003d10 <_dtoa_r+0x320>
 8003c98:	4b11      	ldr	r3, [pc, #68]	; (8003ce0 <_dtoa_r+0x2f0>)
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8003ca0:	e6c0      	b.n	8003a24 <_dtoa_r+0x34>
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e7df      	b.n	8003c66 <_dtoa_r+0x276>
 8003ca6:	bf00      	nop
 8003ca8:	636f4361 	.word	0x636f4361
 8003cac:	3fd287a7 	.word	0x3fd287a7
 8003cb0:	8b60c8b3 	.word	0x8b60c8b3
 8003cb4:	3fc68a28 	.word	0x3fc68a28
 8003cb8:	509f79fb 	.word	0x509f79fb
 8003cbc:	3fd34413 	.word	0x3fd34413
 8003cc0:	08005c06 	.word	0x08005c06
 8003cc4:	08005c1d 	.word	0x08005c1d
 8003cc8:	7ff00000 	.word	0x7ff00000
 8003ccc:	08005c02 	.word	0x08005c02
 8003cd0:	08005bf9 	.word	0x08005bf9
 8003cd4:	08005ad5 	.word	0x08005ad5
 8003cd8:	3ff80000 	.word	0x3ff80000
 8003cdc:	08005d70 	.word	0x08005d70
 8003ce0:	08005c78 	.word	0x08005c78
 8003ce4:	2501      	movs	r5, #1
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	9306      	str	r3, [sp, #24]
 8003cea:	9508      	str	r5, [sp, #32]
 8003cec:	f04f 33ff 	mov.w	r3, #4294967295
 8003cf0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	2312      	movs	r3, #18
 8003cf8:	e7b0      	b.n	8003c5c <_dtoa_r+0x26c>
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	9308      	str	r3, [sp, #32]
 8003cfe:	e7f5      	b.n	8003cec <_dtoa_r+0x2fc>
 8003d00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d02:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003d06:	e7b8      	b.n	8003c7a <_dtoa_r+0x28a>
 8003d08:	3101      	adds	r1, #1
 8003d0a:	6041      	str	r1, [r0, #4]
 8003d0c:	0052      	lsls	r2, r2, #1
 8003d0e:	e7b8      	b.n	8003c82 <_dtoa_r+0x292>
 8003d10:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003d12:	9a01      	ldr	r2, [sp, #4]
 8003d14:	601a      	str	r2, [r3, #0]
 8003d16:	9b03      	ldr	r3, [sp, #12]
 8003d18:	2b0e      	cmp	r3, #14
 8003d1a:	f200 809d 	bhi.w	8003e58 <_dtoa_r+0x468>
 8003d1e:	2d00      	cmp	r5, #0
 8003d20:	f000 809a 	beq.w	8003e58 <_dtoa_r+0x468>
 8003d24:	9b00      	ldr	r3, [sp, #0]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	dd32      	ble.n	8003d90 <_dtoa_r+0x3a0>
 8003d2a:	4ab7      	ldr	r2, [pc, #732]	; (8004008 <_dtoa_r+0x618>)
 8003d2c:	f003 030f 	and.w	r3, r3, #15
 8003d30:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003d34:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003d38:	9b00      	ldr	r3, [sp, #0]
 8003d3a:	05d8      	lsls	r0, r3, #23
 8003d3c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8003d40:	d516      	bpl.n	8003d70 <_dtoa_r+0x380>
 8003d42:	4bb2      	ldr	r3, [pc, #712]	; (800400c <_dtoa_r+0x61c>)
 8003d44:	ec51 0b19 	vmov	r0, r1, d9
 8003d48:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003d4c:	f7fc fda6 	bl	800089c <__aeabi_ddiv>
 8003d50:	f007 070f 	and.w	r7, r7, #15
 8003d54:	4682      	mov	sl, r0
 8003d56:	468b      	mov	fp, r1
 8003d58:	2503      	movs	r5, #3
 8003d5a:	4eac      	ldr	r6, [pc, #688]	; (800400c <_dtoa_r+0x61c>)
 8003d5c:	b957      	cbnz	r7, 8003d74 <_dtoa_r+0x384>
 8003d5e:	4642      	mov	r2, r8
 8003d60:	464b      	mov	r3, r9
 8003d62:	4650      	mov	r0, sl
 8003d64:	4659      	mov	r1, fp
 8003d66:	f7fc fd99 	bl	800089c <__aeabi_ddiv>
 8003d6a:	4682      	mov	sl, r0
 8003d6c:	468b      	mov	fp, r1
 8003d6e:	e028      	b.n	8003dc2 <_dtoa_r+0x3d2>
 8003d70:	2502      	movs	r5, #2
 8003d72:	e7f2      	b.n	8003d5a <_dtoa_r+0x36a>
 8003d74:	07f9      	lsls	r1, r7, #31
 8003d76:	d508      	bpl.n	8003d8a <_dtoa_r+0x39a>
 8003d78:	4640      	mov	r0, r8
 8003d7a:	4649      	mov	r1, r9
 8003d7c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003d80:	f7fc fc62 	bl	8000648 <__aeabi_dmul>
 8003d84:	3501      	adds	r5, #1
 8003d86:	4680      	mov	r8, r0
 8003d88:	4689      	mov	r9, r1
 8003d8a:	107f      	asrs	r7, r7, #1
 8003d8c:	3608      	adds	r6, #8
 8003d8e:	e7e5      	b.n	8003d5c <_dtoa_r+0x36c>
 8003d90:	f000 809b 	beq.w	8003eca <_dtoa_r+0x4da>
 8003d94:	9b00      	ldr	r3, [sp, #0]
 8003d96:	4f9d      	ldr	r7, [pc, #628]	; (800400c <_dtoa_r+0x61c>)
 8003d98:	425e      	negs	r6, r3
 8003d9a:	4b9b      	ldr	r3, [pc, #620]	; (8004008 <_dtoa_r+0x618>)
 8003d9c:	f006 020f 	and.w	r2, r6, #15
 8003da0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003da8:	ec51 0b19 	vmov	r0, r1, d9
 8003dac:	f7fc fc4c 	bl	8000648 <__aeabi_dmul>
 8003db0:	1136      	asrs	r6, r6, #4
 8003db2:	4682      	mov	sl, r0
 8003db4:	468b      	mov	fp, r1
 8003db6:	2300      	movs	r3, #0
 8003db8:	2502      	movs	r5, #2
 8003dba:	2e00      	cmp	r6, #0
 8003dbc:	d17a      	bne.n	8003eb4 <_dtoa_r+0x4c4>
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d1d3      	bne.n	8003d6a <_dtoa_r+0x37a>
 8003dc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	f000 8082 	beq.w	8003ece <_dtoa_r+0x4de>
 8003dca:	4b91      	ldr	r3, [pc, #580]	; (8004010 <_dtoa_r+0x620>)
 8003dcc:	2200      	movs	r2, #0
 8003dce:	4650      	mov	r0, sl
 8003dd0:	4659      	mov	r1, fp
 8003dd2:	f7fc feab 	bl	8000b2c <__aeabi_dcmplt>
 8003dd6:	2800      	cmp	r0, #0
 8003dd8:	d079      	beq.n	8003ece <_dtoa_r+0x4de>
 8003dda:	9b03      	ldr	r3, [sp, #12]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d076      	beq.n	8003ece <_dtoa_r+0x4de>
 8003de0:	9b02      	ldr	r3, [sp, #8]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	dd36      	ble.n	8003e54 <_dtoa_r+0x464>
 8003de6:	9b00      	ldr	r3, [sp, #0]
 8003de8:	4650      	mov	r0, sl
 8003dea:	4659      	mov	r1, fp
 8003dec:	1e5f      	subs	r7, r3, #1
 8003dee:	2200      	movs	r2, #0
 8003df0:	4b88      	ldr	r3, [pc, #544]	; (8004014 <_dtoa_r+0x624>)
 8003df2:	f7fc fc29 	bl	8000648 <__aeabi_dmul>
 8003df6:	9e02      	ldr	r6, [sp, #8]
 8003df8:	4682      	mov	sl, r0
 8003dfa:	468b      	mov	fp, r1
 8003dfc:	3501      	adds	r5, #1
 8003dfe:	4628      	mov	r0, r5
 8003e00:	f7fc fbb8 	bl	8000574 <__aeabi_i2d>
 8003e04:	4652      	mov	r2, sl
 8003e06:	465b      	mov	r3, fp
 8003e08:	f7fc fc1e 	bl	8000648 <__aeabi_dmul>
 8003e0c:	4b82      	ldr	r3, [pc, #520]	; (8004018 <_dtoa_r+0x628>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f7fc fa64 	bl	80002dc <__adddf3>
 8003e14:	46d0      	mov	r8, sl
 8003e16:	46d9      	mov	r9, fp
 8003e18:	4682      	mov	sl, r0
 8003e1a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8003e1e:	2e00      	cmp	r6, #0
 8003e20:	d158      	bne.n	8003ed4 <_dtoa_r+0x4e4>
 8003e22:	4b7e      	ldr	r3, [pc, #504]	; (800401c <_dtoa_r+0x62c>)
 8003e24:	2200      	movs	r2, #0
 8003e26:	4640      	mov	r0, r8
 8003e28:	4649      	mov	r1, r9
 8003e2a:	f7fc fa55 	bl	80002d8 <__aeabi_dsub>
 8003e2e:	4652      	mov	r2, sl
 8003e30:	465b      	mov	r3, fp
 8003e32:	4680      	mov	r8, r0
 8003e34:	4689      	mov	r9, r1
 8003e36:	f7fc fe97 	bl	8000b68 <__aeabi_dcmpgt>
 8003e3a:	2800      	cmp	r0, #0
 8003e3c:	f040 8295 	bne.w	800436a <_dtoa_r+0x97a>
 8003e40:	4652      	mov	r2, sl
 8003e42:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8003e46:	4640      	mov	r0, r8
 8003e48:	4649      	mov	r1, r9
 8003e4a:	f7fc fe6f 	bl	8000b2c <__aeabi_dcmplt>
 8003e4e:	2800      	cmp	r0, #0
 8003e50:	f040 8289 	bne.w	8004366 <_dtoa_r+0x976>
 8003e54:	ec5b ab19 	vmov	sl, fp, d9
 8003e58:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	f2c0 8148 	blt.w	80040f0 <_dtoa_r+0x700>
 8003e60:	9a00      	ldr	r2, [sp, #0]
 8003e62:	2a0e      	cmp	r2, #14
 8003e64:	f300 8144 	bgt.w	80040f0 <_dtoa_r+0x700>
 8003e68:	4b67      	ldr	r3, [pc, #412]	; (8004008 <_dtoa_r+0x618>)
 8003e6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003e6e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003e72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	f280 80d5 	bge.w	8004024 <_dtoa_r+0x634>
 8003e7a:	9b03      	ldr	r3, [sp, #12]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	f300 80d1 	bgt.w	8004024 <_dtoa_r+0x634>
 8003e82:	f040 826f 	bne.w	8004364 <_dtoa_r+0x974>
 8003e86:	4b65      	ldr	r3, [pc, #404]	; (800401c <_dtoa_r+0x62c>)
 8003e88:	2200      	movs	r2, #0
 8003e8a:	4640      	mov	r0, r8
 8003e8c:	4649      	mov	r1, r9
 8003e8e:	f7fc fbdb 	bl	8000648 <__aeabi_dmul>
 8003e92:	4652      	mov	r2, sl
 8003e94:	465b      	mov	r3, fp
 8003e96:	f7fc fe5d 	bl	8000b54 <__aeabi_dcmpge>
 8003e9a:	9e03      	ldr	r6, [sp, #12]
 8003e9c:	4637      	mov	r7, r6
 8003e9e:	2800      	cmp	r0, #0
 8003ea0:	f040 8245 	bne.w	800432e <_dtoa_r+0x93e>
 8003ea4:	9d01      	ldr	r5, [sp, #4]
 8003ea6:	2331      	movs	r3, #49	; 0x31
 8003ea8:	f805 3b01 	strb.w	r3, [r5], #1
 8003eac:	9b00      	ldr	r3, [sp, #0]
 8003eae:	3301      	adds	r3, #1
 8003eb0:	9300      	str	r3, [sp, #0]
 8003eb2:	e240      	b.n	8004336 <_dtoa_r+0x946>
 8003eb4:	07f2      	lsls	r2, r6, #31
 8003eb6:	d505      	bpl.n	8003ec4 <_dtoa_r+0x4d4>
 8003eb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ebc:	f7fc fbc4 	bl	8000648 <__aeabi_dmul>
 8003ec0:	3501      	adds	r5, #1
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	1076      	asrs	r6, r6, #1
 8003ec6:	3708      	adds	r7, #8
 8003ec8:	e777      	b.n	8003dba <_dtoa_r+0x3ca>
 8003eca:	2502      	movs	r5, #2
 8003ecc:	e779      	b.n	8003dc2 <_dtoa_r+0x3d2>
 8003ece:	9f00      	ldr	r7, [sp, #0]
 8003ed0:	9e03      	ldr	r6, [sp, #12]
 8003ed2:	e794      	b.n	8003dfe <_dtoa_r+0x40e>
 8003ed4:	9901      	ldr	r1, [sp, #4]
 8003ed6:	4b4c      	ldr	r3, [pc, #304]	; (8004008 <_dtoa_r+0x618>)
 8003ed8:	4431      	add	r1, r6
 8003eda:	910d      	str	r1, [sp, #52]	; 0x34
 8003edc:	9908      	ldr	r1, [sp, #32]
 8003ede:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8003ee2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003ee6:	2900      	cmp	r1, #0
 8003ee8:	d043      	beq.n	8003f72 <_dtoa_r+0x582>
 8003eea:	494d      	ldr	r1, [pc, #308]	; (8004020 <_dtoa_r+0x630>)
 8003eec:	2000      	movs	r0, #0
 8003eee:	f7fc fcd5 	bl	800089c <__aeabi_ddiv>
 8003ef2:	4652      	mov	r2, sl
 8003ef4:	465b      	mov	r3, fp
 8003ef6:	f7fc f9ef 	bl	80002d8 <__aeabi_dsub>
 8003efa:	9d01      	ldr	r5, [sp, #4]
 8003efc:	4682      	mov	sl, r0
 8003efe:	468b      	mov	fp, r1
 8003f00:	4649      	mov	r1, r9
 8003f02:	4640      	mov	r0, r8
 8003f04:	f7fc fe50 	bl	8000ba8 <__aeabi_d2iz>
 8003f08:	4606      	mov	r6, r0
 8003f0a:	f7fc fb33 	bl	8000574 <__aeabi_i2d>
 8003f0e:	4602      	mov	r2, r0
 8003f10:	460b      	mov	r3, r1
 8003f12:	4640      	mov	r0, r8
 8003f14:	4649      	mov	r1, r9
 8003f16:	f7fc f9df 	bl	80002d8 <__aeabi_dsub>
 8003f1a:	3630      	adds	r6, #48	; 0x30
 8003f1c:	f805 6b01 	strb.w	r6, [r5], #1
 8003f20:	4652      	mov	r2, sl
 8003f22:	465b      	mov	r3, fp
 8003f24:	4680      	mov	r8, r0
 8003f26:	4689      	mov	r9, r1
 8003f28:	f7fc fe00 	bl	8000b2c <__aeabi_dcmplt>
 8003f2c:	2800      	cmp	r0, #0
 8003f2e:	d163      	bne.n	8003ff8 <_dtoa_r+0x608>
 8003f30:	4642      	mov	r2, r8
 8003f32:	464b      	mov	r3, r9
 8003f34:	4936      	ldr	r1, [pc, #216]	; (8004010 <_dtoa_r+0x620>)
 8003f36:	2000      	movs	r0, #0
 8003f38:	f7fc f9ce 	bl	80002d8 <__aeabi_dsub>
 8003f3c:	4652      	mov	r2, sl
 8003f3e:	465b      	mov	r3, fp
 8003f40:	f7fc fdf4 	bl	8000b2c <__aeabi_dcmplt>
 8003f44:	2800      	cmp	r0, #0
 8003f46:	f040 80b5 	bne.w	80040b4 <_dtoa_r+0x6c4>
 8003f4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f4c:	429d      	cmp	r5, r3
 8003f4e:	d081      	beq.n	8003e54 <_dtoa_r+0x464>
 8003f50:	4b30      	ldr	r3, [pc, #192]	; (8004014 <_dtoa_r+0x624>)
 8003f52:	2200      	movs	r2, #0
 8003f54:	4650      	mov	r0, sl
 8003f56:	4659      	mov	r1, fp
 8003f58:	f7fc fb76 	bl	8000648 <__aeabi_dmul>
 8003f5c:	4b2d      	ldr	r3, [pc, #180]	; (8004014 <_dtoa_r+0x624>)
 8003f5e:	4682      	mov	sl, r0
 8003f60:	468b      	mov	fp, r1
 8003f62:	4640      	mov	r0, r8
 8003f64:	4649      	mov	r1, r9
 8003f66:	2200      	movs	r2, #0
 8003f68:	f7fc fb6e 	bl	8000648 <__aeabi_dmul>
 8003f6c:	4680      	mov	r8, r0
 8003f6e:	4689      	mov	r9, r1
 8003f70:	e7c6      	b.n	8003f00 <_dtoa_r+0x510>
 8003f72:	4650      	mov	r0, sl
 8003f74:	4659      	mov	r1, fp
 8003f76:	f7fc fb67 	bl	8000648 <__aeabi_dmul>
 8003f7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f7c:	9d01      	ldr	r5, [sp, #4]
 8003f7e:	930f      	str	r3, [sp, #60]	; 0x3c
 8003f80:	4682      	mov	sl, r0
 8003f82:	468b      	mov	fp, r1
 8003f84:	4649      	mov	r1, r9
 8003f86:	4640      	mov	r0, r8
 8003f88:	f7fc fe0e 	bl	8000ba8 <__aeabi_d2iz>
 8003f8c:	4606      	mov	r6, r0
 8003f8e:	f7fc faf1 	bl	8000574 <__aeabi_i2d>
 8003f92:	3630      	adds	r6, #48	; 0x30
 8003f94:	4602      	mov	r2, r0
 8003f96:	460b      	mov	r3, r1
 8003f98:	4640      	mov	r0, r8
 8003f9a:	4649      	mov	r1, r9
 8003f9c:	f7fc f99c 	bl	80002d8 <__aeabi_dsub>
 8003fa0:	f805 6b01 	strb.w	r6, [r5], #1
 8003fa4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003fa6:	429d      	cmp	r5, r3
 8003fa8:	4680      	mov	r8, r0
 8003faa:	4689      	mov	r9, r1
 8003fac:	f04f 0200 	mov.w	r2, #0
 8003fb0:	d124      	bne.n	8003ffc <_dtoa_r+0x60c>
 8003fb2:	4b1b      	ldr	r3, [pc, #108]	; (8004020 <_dtoa_r+0x630>)
 8003fb4:	4650      	mov	r0, sl
 8003fb6:	4659      	mov	r1, fp
 8003fb8:	f7fc f990 	bl	80002dc <__adddf3>
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	460b      	mov	r3, r1
 8003fc0:	4640      	mov	r0, r8
 8003fc2:	4649      	mov	r1, r9
 8003fc4:	f7fc fdd0 	bl	8000b68 <__aeabi_dcmpgt>
 8003fc8:	2800      	cmp	r0, #0
 8003fca:	d173      	bne.n	80040b4 <_dtoa_r+0x6c4>
 8003fcc:	4652      	mov	r2, sl
 8003fce:	465b      	mov	r3, fp
 8003fd0:	4913      	ldr	r1, [pc, #76]	; (8004020 <_dtoa_r+0x630>)
 8003fd2:	2000      	movs	r0, #0
 8003fd4:	f7fc f980 	bl	80002d8 <__aeabi_dsub>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	460b      	mov	r3, r1
 8003fdc:	4640      	mov	r0, r8
 8003fde:	4649      	mov	r1, r9
 8003fe0:	f7fc fda4 	bl	8000b2c <__aeabi_dcmplt>
 8003fe4:	2800      	cmp	r0, #0
 8003fe6:	f43f af35 	beq.w	8003e54 <_dtoa_r+0x464>
 8003fea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8003fec:	1e6b      	subs	r3, r5, #1
 8003fee:	930f      	str	r3, [sp, #60]	; 0x3c
 8003ff0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003ff4:	2b30      	cmp	r3, #48	; 0x30
 8003ff6:	d0f8      	beq.n	8003fea <_dtoa_r+0x5fa>
 8003ff8:	9700      	str	r7, [sp, #0]
 8003ffa:	e049      	b.n	8004090 <_dtoa_r+0x6a0>
 8003ffc:	4b05      	ldr	r3, [pc, #20]	; (8004014 <_dtoa_r+0x624>)
 8003ffe:	f7fc fb23 	bl	8000648 <__aeabi_dmul>
 8004002:	4680      	mov	r8, r0
 8004004:	4689      	mov	r9, r1
 8004006:	e7bd      	b.n	8003f84 <_dtoa_r+0x594>
 8004008:	08005d70 	.word	0x08005d70
 800400c:	08005d48 	.word	0x08005d48
 8004010:	3ff00000 	.word	0x3ff00000
 8004014:	40240000 	.word	0x40240000
 8004018:	401c0000 	.word	0x401c0000
 800401c:	40140000 	.word	0x40140000
 8004020:	3fe00000 	.word	0x3fe00000
 8004024:	9d01      	ldr	r5, [sp, #4]
 8004026:	4656      	mov	r6, sl
 8004028:	465f      	mov	r7, fp
 800402a:	4642      	mov	r2, r8
 800402c:	464b      	mov	r3, r9
 800402e:	4630      	mov	r0, r6
 8004030:	4639      	mov	r1, r7
 8004032:	f7fc fc33 	bl	800089c <__aeabi_ddiv>
 8004036:	f7fc fdb7 	bl	8000ba8 <__aeabi_d2iz>
 800403a:	4682      	mov	sl, r0
 800403c:	f7fc fa9a 	bl	8000574 <__aeabi_i2d>
 8004040:	4642      	mov	r2, r8
 8004042:	464b      	mov	r3, r9
 8004044:	f7fc fb00 	bl	8000648 <__aeabi_dmul>
 8004048:	4602      	mov	r2, r0
 800404a:	460b      	mov	r3, r1
 800404c:	4630      	mov	r0, r6
 800404e:	4639      	mov	r1, r7
 8004050:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8004054:	f7fc f940 	bl	80002d8 <__aeabi_dsub>
 8004058:	f805 6b01 	strb.w	r6, [r5], #1
 800405c:	9e01      	ldr	r6, [sp, #4]
 800405e:	9f03      	ldr	r7, [sp, #12]
 8004060:	1bae      	subs	r6, r5, r6
 8004062:	42b7      	cmp	r7, r6
 8004064:	4602      	mov	r2, r0
 8004066:	460b      	mov	r3, r1
 8004068:	d135      	bne.n	80040d6 <_dtoa_r+0x6e6>
 800406a:	f7fc f937 	bl	80002dc <__adddf3>
 800406e:	4642      	mov	r2, r8
 8004070:	464b      	mov	r3, r9
 8004072:	4606      	mov	r6, r0
 8004074:	460f      	mov	r7, r1
 8004076:	f7fc fd77 	bl	8000b68 <__aeabi_dcmpgt>
 800407a:	b9d0      	cbnz	r0, 80040b2 <_dtoa_r+0x6c2>
 800407c:	4642      	mov	r2, r8
 800407e:	464b      	mov	r3, r9
 8004080:	4630      	mov	r0, r6
 8004082:	4639      	mov	r1, r7
 8004084:	f7fc fd48 	bl	8000b18 <__aeabi_dcmpeq>
 8004088:	b110      	cbz	r0, 8004090 <_dtoa_r+0x6a0>
 800408a:	f01a 0f01 	tst.w	sl, #1
 800408e:	d110      	bne.n	80040b2 <_dtoa_r+0x6c2>
 8004090:	4620      	mov	r0, r4
 8004092:	ee18 1a10 	vmov	r1, s16
 8004096:	f000 fbed 	bl	8004874 <_Bfree>
 800409a:	2300      	movs	r3, #0
 800409c:	9800      	ldr	r0, [sp, #0]
 800409e:	702b      	strb	r3, [r5, #0]
 80040a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80040a2:	3001      	adds	r0, #1
 80040a4:	6018      	str	r0, [r3, #0]
 80040a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	f43f acf1 	beq.w	8003a90 <_dtoa_r+0xa0>
 80040ae:	601d      	str	r5, [r3, #0]
 80040b0:	e4ee      	b.n	8003a90 <_dtoa_r+0xa0>
 80040b2:	9f00      	ldr	r7, [sp, #0]
 80040b4:	462b      	mov	r3, r5
 80040b6:	461d      	mov	r5, r3
 80040b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80040bc:	2a39      	cmp	r2, #57	; 0x39
 80040be:	d106      	bne.n	80040ce <_dtoa_r+0x6de>
 80040c0:	9a01      	ldr	r2, [sp, #4]
 80040c2:	429a      	cmp	r2, r3
 80040c4:	d1f7      	bne.n	80040b6 <_dtoa_r+0x6c6>
 80040c6:	9901      	ldr	r1, [sp, #4]
 80040c8:	2230      	movs	r2, #48	; 0x30
 80040ca:	3701      	adds	r7, #1
 80040cc:	700a      	strb	r2, [r1, #0]
 80040ce:	781a      	ldrb	r2, [r3, #0]
 80040d0:	3201      	adds	r2, #1
 80040d2:	701a      	strb	r2, [r3, #0]
 80040d4:	e790      	b.n	8003ff8 <_dtoa_r+0x608>
 80040d6:	4ba6      	ldr	r3, [pc, #664]	; (8004370 <_dtoa_r+0x980>)
 80040d8:	2200      	movs	r2, #0
 80040da:	f7fc fab5 	bl	8000648 <__aeabi_dmul>
 80040de:	2200      	movs	r2, #0
 80040e0:	2300      	movs	r3, #0
 80040e2:	4606      	mov	r6, r0
 80040e4:	460f      	mov	r7, r1
 80040e6:	f7fc fd17 	bl	8000b18 <__aeabi_dcmpeq>
 80040ea:	2800      	cmp	r0, #0
 80040ec:	d09d      	beq.n	800402a <_dtoa_r+0x63a>
 80040ee:	e7cf      	b.n	8004090 <_dtoa_r+0x6a0>
 80040f0:	9a08      	ldr	r2, [sp, #32]
 80040f2:	2a00      	cmp	r2, #0
 80040f4:	f000 80d7 	beq.w	80042a6 <_dtoa_r+0x8b6>
 80040f8:	9a06      	ldr	r2, [sp, #24]
 80040fa:	2a01      	cmp	r2, #1
 80040fc:	f300 80ba 	bgt.w	8004274 <_dtoa_r+0x884>
 8004100:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004102:	2a00      	cmp	r2, #0
 8004104:	f000 80b2 	beq.w	800426c <_dtoa_r+0x87c>
 8004108:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800410c:	9e07      	ldr	r6, [sp, #28]
 800410e:	9d04      	ldr	r5, [sp, #16]
 8004110:	9a04      	ldr	r2, [sp, #16]
 8004112:	441a      	add	r2, r3
 8004114:	9204      	str	r2, [sp, #16]
 8004116:	9a05      	ldr	r2, [sp, #20]
 8004118:	2101      	movs	r1, #1
 800411a:	441a      	add	r2, r3
 800411c:	4620      	mov	r0, r4
 800411e:	9205      	str	r2, [sp, #20]
 8004120:	f000 fc60 	bl	80049e4 <__i2b>
 8004124:	4607      	mov	r7, r0
 8004126:	2d00      	cmp	r5, #0
 8004128:	dd0c      	ble.n	8004144 <_dtoa_r+0x754>
 800412a:	9b05      	ldr	r3, [sp, #20]
 800412c:	2b00      	cmp	r3, #0
 800412e:	dd09      	ble.n	8004144 <_dtoa_r+0x754>
 8004130:	42ab      	cmp	r3, r5
 8004132:	9a04      	ldr	r2, [sp, #16]
 8004134:	bfa8      	it	ge
 8004136:	462b      	movge	r3, r5
 8004138:	1ad2      	subs	r2, r2, r3
 800413a:	9204      	str	r2, [sp, #16]
 800413c:	9a05      	ldr	r2, [sp, #20]
 800413e:	1aed      	subs	r5, r5, r3
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	9305      	str	r3, [sp, #20]
 8004144:	9b07      	ldr	r3, [sp, #28]
 8004146:	b31b      	cbz	r3, 8004190 <_dtoa_r+0x7a0>
 8004148:	9b08      	ldr	r3, [sp, #32]
 800414a:	2b00      	cmp	r3, #0
 800414c:	f000 80af 	beq.w	80042ae <_dtoa_r+0x8be>
 8004150:	2e00      	cmp	r6, #0
 8004152:	dd13      	ble.n	800417c <_dtoa_r+0x78c>
 8004154:	4639      	mov	r1, r7
 8004156:	4632      	mov	r2, r6
 8004158:	4620      	mov	r0, r4
 800415a:	f000 fd03 	bl	8004b64 <__pow5mult>
 800415e:	ee18 2a10 	vmov	r2, s16
 8004162:	4601      	mov	r1, r0
 8004164:	4607      	mov	r7, r0
 8004166:	4620      	mov	r0, r4
 8004168:	f000 fc52 	bl	8004a10 <__multiply>
 800416c:	ee18 1a10 	vmov	r1, s16
 8004170:	4680      	mov	r8, r0
 8004172:	4620      	mov	r0, r4
 8004174:	f000 fb7e 	bl	8004874 <_Bfree>
 8004178:	ee08 8a10 	vmov	s16, r8
 800417c:	9b07      	ldr	r3, [sp, #28]
 800417e:	1b9a      	subs	r2, r3, r6
 8004180:	d006      	beq.n	8004190 <_dtoa_r+0x7a0>
 8004182:	ee18 1a10 	vmov	r1, s16
 8004186:	4620      	mov	r0, r4
 8004188:	f000 fcec 	bl	8004b64 <__pow5mult>
 800418c:	ee08 0a10 	vmov	s16, r0
 8004190:	2101      	movs	r1, #1
 8004192:	4620      	mov	r0, r4
 8004194:	f000 fc26 	bl	80049e4 <__i2b>
 8004198:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800419a:	2b00      	cmp	r3, #0
 800419c:	4606      	mov	r6, r0
 800419e:	f340 8088 	ble.w	80042b2 <_dtoa_r+0x8c2>
 80041a2:	461a      	mov	r2, r3
 80041a4:	4601      	mov	r1, r0
 80041a6:	4620      	mov	r0, r4
 80041a8:	f000 fcdc 	bl	8004b64 <__pow5mult>
 80041ac:	9b06      	ldr	r3, [sp, #24]
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	4606      	mov	r6, r0
 80041b2:	f340 8081 	ble.w	80042b8 <_dtoa_r+0x8c8>
 80041b6:	f04f 0800 	mov.w	r8, #0
 80041ba:	6933      	ldr	r3, [r6, #16]
 80041bc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80041c0:	6918      	ldr	r0, [r3, #16]
 80041c2:	f000 fbbf 	bl	8004944 <__hi0bits>
 80041c6:	f1c0 0020 	rsb	r0, r0, #32
 80041ca:	9b05      	ldr	r3, [sp, #20]
 80041cc:	4418      	add	r0, r3
 80041ce:	f010 001f 	ands.w	r0, r0, #31
 80041d2:	f000 8092 	beq.w	80042fa <_dtoa_r+0x90a>
 80041d6:	f1c0 0320 	rsb	r3, r0, #32
 80041da:	2b04      	cmp	r3, #4
 80041dc:	f340 808a 	ble.w	80042f4 <_dtoa_r+0x904>
 80041e0:	f1c0 001c 	rsb	r0, r0, #28
 80041e4:	9b04      	ldr	r3, [sp, #16]
 80041e6:	4403      	add	r3, r0
 80041e8:	9304      	str	r3, [sp, #16]
 80041ea:	9b05      	ldr	r3, [sp, #20]
 80041ec:	4403      	add	r3, r0
 80041ee:	4405      	add	r5, r0
 80041f0:	9305      	str	r3, [sp, #20]
 80041f2:	9b04      	ldr	r3, [sp, #16]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	dd07      	ble.n	8004208 <_dtoa_r+0x818>
 80041f8:	ee18 1a10 	vmov	r1, s16
 80041fc:	461a      	mov	r2, r3
 80041fe:	4620      	mov	r0, r4
 8004200:	f000 fd0a 	bl	8004c18 <__lshift>
 8004204:	ee08 0a10 	vmov	s16, r0
 8004208:	9b05      	ldr	r3, [sp, #20]
 800420a:	2b00      	cmp	r3, #0
 800420c:	dd05      	ble.n	800421a <_dtoa_r+0x82a>
 800420e:	4631      	mov	r1, r6
 8004210:	461a      	mov	r2, r3
 8004212:	4620      	mov	r0, r4
 8004214:	f000 fd00 	bl	8004c18 <__lshift>
 8004218:	4606      	mov	r6, r0
 800421a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800421c:	2b00      	cmp	r3, #0
 800421e:	d06e      	beq.n	80042fe <_dtoa_r+0x90e>
 8004220:	ee18 0a10 	vmov	r0, s16
 8004224:	4631      	mov	r1, r6
 8004226:	f000 fd67 	bl	8004cf8 <__mcmp>
 800422a:	2800      	cmp	r0, #0
 800422c:	da67      	bge.n	80042fe <_dtoa_r+0x90e>
 800422e:	9b00      	ldr	r3, [sp, #0]
 8004230:	3b01      	subs	r3, #1
 8004232:	ee18 1a10 	vmov	r1, s16
 8004236:	9300      	str	r3, [sp, #0]
 8004238:	220a      	movs	r2, #10
 800423a:	2300      	movs	r3, #0
 800423c:	4620      	mov	r0, r4
 800423e:	f000 fb3b 	bl	80048b8 <__multadd>
 8004242:	9b08      	ldr	r3, [sp, #32]
 8004244:	ee08 0a10 	vmov	s16, r0
 8004248:	2b00      	cmp	r3, #0
 800424a:	f000 81b1 	beq.w	80045b0 <_dtoa_r+0xbc0>
 800424e:	2300      	movs	r3, #0
 8004250:	4639      	mov	r1, r7
 8004252:	220a      	movs	r2, #10
 8004254:	4620      	mov	r0, r4
 8004256:	f000 fb2f 	bl	80048b8 <__multadd>
 800425a:	9b02      	ldr	r3, [sp, #8]
 800425c:	2b00      	cmp	r3, #0
 800425e:	4607      	mov	r7, r0
 8004260:	f300 808e 	bgt.w	8004380 <_dtoa_r+0x990>
 8004264:	9b06      	ldr	r3, [sp, #24]
 8004266:	2b02      	cmp	r3, #2
 8004268:	dc51      	bgt.n	800430e <_dtoa_r+0x91e>
 800426a:	e089      	b.n	8004380 <_dtoa_r+0x990>
 800426c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800426e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004272:	e74b      	b.n	800410c <_dtoa_r+0x71c>
 8004274:	9b03      	ldr	r3, [sp, #12]
 8004276:	1e5e      	subs	r6, r3, #1
 8004278:	9b07      	ldr	r3, [sp, #28]
 800427a:	42b3      	cmp	r3, r6
 800427c:	bfbf      	itttt	lt
 800427e:	9b07      	ldrlt	r3, [sp, #28]
 8004280:	9607      	strlt	r6, [sp, #28]
 8004282:	1af2      	sublt	r2, r6, r3
 8004284:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004286:	bfb6      	itet	lt
 8004288:	189b      	addlt	r3, r3, r2
 800428a:	1b9e      	subge	r6, r3, r6
 800428c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800428e:	9b03      	ldr	r3, [sp, #12]
 8004290:	bfb8      	it	lt
 8004292:	2600      	movlt	r6, #0
 8004294:	2b00      	cmp	r3, #0
 8004296:	bfb7      	itett	lt
 8004298:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800429c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80042a0:	1a9d      	sublt	r5, r3, r2
 80042a2:	2300      	movlt	r3, #0
 80042a4:	e734      	b.n	8004110 <_dtoa_r+0x720>
 80042a6:	9e07      	ldr	r6, [sp, #28]
 80042a8:	9d04      	ldr	r5, [sp, #16]
 80042aa:	9f08      	ldr	r7, [sp, #32]
 80042ac:	e73b      	b.n	8004126 <_dtoa_r+0x736>
 80042ae:	9a07      	ldr	r2, [sp, #28]
 80042b0:	e767      	b.n	8004182 <_dtoa_r+0x792>
 80042b2:	9b06      	ldr	r3, [sp, #24]
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	dc18      	bgt.n	80042ea <_dtoa_r+0x8fa>
 80042b8:	f1ba 0f00 	cmp.w	sl, #0
 80042bc:	d115      	bne.n	80042ea <_dtoa_r+0x8fa>
 80042be:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80042c2:	b993      	cbnz	r3, 80042ea <_dtoa_r+0x8fa>
 80042c4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80042c8:	0d1b      	lsrs	r3, r3, #20
 80042ca:	051b      	lsls	r3, r3, #20
 80042cc:	b183      	cbz	r3, 80042f0 <_dtoa_r+0x900>
 80042ce:	9b04      	ldr	r3, [sp, #16]
 80042d0:	3301      	adds	r3, #1
 80042d2:	9304      	str	r3, [sp, #16]
 80042d4:	9b05      	ldr	r3, [sp, #20]
 80042d6:	3301      	adds	r3, #1
 80042d8:	9305      	str	r3, [sp, #20]
 80042da:	f04f 0801 	mov.w	r8, #1
 80042de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	f47f af6a 	bne.w	80041ba <_dtoa_r+0x7ca>
 80042e6:	2001      	movs	r0, #1
 80042e8:	e76f      	b.n	80041ca <_dtoa_r+0x7da>
 80042ea:	f04f 0800 	mov.w	r8, #0
 80042ee:	e7f6      	b.n	80042de <_dtoa_r+0x8ee>
 80042f0:	4698      	mov	r8, r3
 80042f2:	e7f4      	b.n	80042de <_dtoa_r+0x8ee>
 80042f4:	f43f af7d 	beq.w	80041f2 <_dtoa_r+0x802>
 80042f8:	4618      	mov	r0, r3
 80042fa:	301c      	adds	r0, #28
 80042fc:	e772      	b.n	80041e4 <_dtoa_r+0x7f4>
 80042fe:	9b03      	ldr	r3, [sp, #12]
 8004300:	2b00      	cmp	r3, #0
 8004302:	dc37      	bgt.n	8004374 <_dtoa_r+0x984>
 8004304:	9b06      	ldr	r3, [sp, #24]
 8004306:	2b02      	cmp	r3, #2
 8004308:	dd34      	ble.n	8004374 <_dtoa_r+0x984>
 800430a:	9b03      	ldr	r3, [sp, #12]
 800430c:	9302      	str	r3, [sp, #8]
 800430e:	9b02      	ldr	r3, [sp, #8]
 8004310:	b96b      	cbnz	r3, 800432e <_dtoa_r+0x93e>
 8004312:	4631      	mov	r1, r6
 8004314:	2205      	movs	r2, #5
 8004316:	4620      	mov	r0, r4
 8004318:	f000 face 	bl	80048b8 <__multadd>
 800431c:	4601      	mov	r1, r0
 800431e:	4606      	mov	r6, r0
 8004320:	ee18 0a10 	vmov	r0, s16
 8004324:	f000 fce8 	bl	8004cf8 <__mcmp>
 8004328:	2800      	cmp	r0, #0
 800432a:	f73f adbb 	bgt.w	8003ea4 <_dtoa_r+0x4b4>
 800432e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004330:	9d01      	ldr	r5, [sp, #4]
 8004332:	43db      	mvns	r3, r3
 8004334:	9300      	str	r3, [sp, #0]
 8004336:	f04f 0800 	mov.w	r8, #0
 800433a:	4631      	mov	r1, r6
 800433c:	4620      	mov	r0, r4
 800433e:	f000 fa99 	bl	8004874 <_Bfree>
 8004342:	2f00      	cmp	r7, #0
 8004344:	f43f aea4 	beq.w	8004090 <_dtoa_r+0x6a0>
 8004348:	f1b8 0f00 	cmp.w	r8, #0
 800434c:	d005      	beq.n	800435a <_dtoa_r+0x96a>
 800434e:	45b8      	cmp	r8, r7
 8004350:	d003      	beq.n	800435a <_dtoa_r+0x96a>
 8004352:	4641      	mov	r1, r8
 8004354:	4620      	mov	r0, r4
 8004356:	f000 fa8d 	bl	8004874 <_Bfree>
 800435a:	4639      	mov	r1, r7
 800435c:	4620      	mov	r0, r4
 800435e:	f000 fa89 	bl	8004874 <_Bfree>
 8004362:	e695      	b.n	8004090 <_dtoa_r+0x6a0>
 8004364:	2600      	movs	r6, #0
 8004366:	4637      	mov	r7, r6
 8004368:	e7e1      	b.n	800432e <_dtoa_r+0x93e>
 800436a:	9700      	str	r7, [sp, #0]
 800436c:	4637      	mov	r7, r6
 800436e:	e599      	b.n	8003ea4 <_dtoa_r+0x4b4>
 8004370:	40240000 	.word	0x40240000
 8004374:	9b08      	ldr	r3, [sp, #32]
 8004376:	2b00      	cmp	r3, #0
 8004378:	f000 80ca 	beq.w	8004510 <_dtoa_r+0xb20>
 800437c:	9b03      	ldr	r3, [sp, #12]
 800437e:	9302      	str	r3, [sp, #8]
 8004380:	2d00      	cmp	r5, #0
 8004382:	dd05      	ble.n	8004390 <_dtoa_r+0x9a0>
 8004384:	4639      	mov	r1, r7
 8004386:	462a      	mov	r2, r5
 8004388:	4620      	mov	r0, r4
 800438a:	f000 fc45 	bl	8004c18 <__lshift>
 800438e:	4607      	mov	r7, r0
 8004390:	f1b8 0f00 	cmp.w	r8, #0
 8004394:	d05b      	beq.n	800444e <_dtoa_r+0xa5e>
 8004396:	6879      	ldr	r1, [r7, #4]
 8004398:	4620      	mov	r0, r4
 800439a:	f000 fa2b 	bl	80047f4 <_Balloc>
 800439e:	4605      	mov	r5, r0
 80043a0:	b928      	cbnz	r0, 80043ae <_dtoa_r+0x9be>
 80043a2:	4b87      	ldr	r3, [pc, #540]	; (80045c0 <_dtoa_r+0xbd0>)
 80043a4:	4602      	mov	r2, r0
 80043a6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80043aa:	f7ff bb3b 	b.w	8003a24 <_dtoa_r+0x34>
 80043ae:	693a      	ldr	r2, [r7, #16]
 80043b0:	3202      	adds	r2, #2
 80043b2:	0092      	lsls	r2, r2, #2
 80043b4:	f107 010c 	add.w	r1, r7, #12
 80043b8:	300c      	adds	r0, #12
 80043ba:	f000 fa0d 	bl	80047d8 <memcpy>
 80043be:	2201      	movs	r2, #1
 80043c0:	4629      	mov	r1, r5
 80043c2:	4620      	mov	r0, r4
 80043c4:	f000 fc28 	bl	8004c18 <__lshift>
 80043c8:	9b01      	ldr	r3, [sp, #4]
 80043ca:	f103 0901 	add.w	r9, r3, #1
 80043ce:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80043d2:	4413      	add	r3, r2
 80043d4:	9305      	str	r3, [sp, #20]
 80043d6:	f00a 0301 	and.w	r3, sl, #1
 80043da:	46b8      	mov	r8, r7
 80043dc:	9304      	str	r3, [sp, #16]
 80043de:	4607      	mov	r7, r0
 80043e0:	4631      	mov	r1, r6
 80043e2:	ee18 0a10 	vmov	r0, s16
 80043e6:	f7ff fa77 	bl	80038d8 <quorem>
 80043ea:	4641      	mov	r1, r8
 80043ec:	9002      	str	r0, [sp, #8]
 80043ee:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80043f2:	ee18 0a10 	vmov	r0, s16
 80043f6:	f000 fc7f 	bl	8004cf8 <__mcmp>
 80043fa:	463a      	mov	r2, r7
 80043fc:	9003      	str	r0, [sp, #12]
 80043fe:	4631      	mov	r1, r6
 8004400:	4620      	mov	r0, r4
 8004402:	f000 fc95 	bl	8004d30 <__mdiff>
 8004406:	68c2      	ldr	r2, [r0, #12]
 8004408:	f109 3bff 	add.w	fp, r9, #4294967295
 800440c:	4605      	mov	r5, r0
 800440e:	bb02      	cbnz	r2, 8004452 <_dtoa_r+0xa62>
 8004410:	4601      	mov	r1, r0
 8004412:	ee18 0a10 	vmov	r0, s16
 8004416:	f000 fc6f 	bl	8004cf8 <__mcmp>
 800441a:	4602      	mov	r2, r0
 800441c:	4629      	mov	r1, r5
 800441e:	4620      	mov	r0, r4
 8004420:	9207      	str	r2, [sp, #28]
 8004422:	f000 fa27 	bl	8004874 <_Bfree>
 8004426:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800442a:	ea43 0102 	orr.w	r1, r3, r2
 800442e:	9b04      	ldr	r3, [sp, #16]
 8004430:	430b      	orrs	r3, r1
 8004432:	464d      	mov	r5, r9
 8004434:	d10f      	bne.n	8004456 <_dtoa_r+0xa66>
 8004436:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800443a:	d02a      	beq.n	8004492 <_dtoa_r+0xaa2>
 800443c:	9b03      	ldr	r3, [sp, #12]
 800443e:	2b00      	cmp	r3, #0
 8004440:	dd02      	ble.n	8004448 <_dtoa_r+0xa58>
 8004442:	9b02      	ldr	r3, [sp, #8]
 8004444:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8004448:	f88b a000 	strb.w	sl, [fp]
 800444c:	e775      	b.n	800433a <_dtoa_r+0x94a>
 800444e:	4638      	mov	r0, r7
 8004450:	e7ba      	b.n	80043c8 <_dtoa_r+0x9d8>
 8004452:	2201      	movs	r2, #1
 8004454:	e7e2      	b.n	800441c <_dtoa_r+0xa2c>
 8004456:	9b03      	ldr	r3, [sp, #12]
 8004458:	2b00      	cmp	r3, #0
 800445a:	db04      	blt.n	8004466 <_dtoa_r+0xa76>
 800445c:	9906      	ldr	r1, [sp, #24]
 800445e:	430b      	orrs	r3, r1
 8004460:	9904      	ldr	r1, [sp, #16]
 8004462:	430b      	orrs	r3, r1
 8004464:	d122      	bne.n	80044ac <_dtoa_r+0xabc>
 8004466:	2a00      	cmp	r2, #0
 8004468:	ddee      	ble.n	8004448 <_dtoa_r+0xa58>
 800446a:	ee18 1a10 	vmov	r1, s16
 800446e:	2201      	movs	r2, #1
 8004470:	4620      	mov	r0, r4
 8004472:	f000 fbd1 	bl	8004c18 <__lshift>
 8004476:	4631      	mov	r1, r6
 8004478:	ee08 0a10 	vmov	s16, r0
 800447c:	f000 fc3c 	bl	8004cf8 <__mcmp>
 8004480:	2800      	cmp	r0, #0
 8004482:	dc03      	bgt.n	800448c <_dtoa_r+0xa9c>
 8004484:	d1e0      	bne.n	8004448 <_dtoa_r+0xa58>
 8004486:	f01a 0f01 	tst.w	sl, #1
 800448a:	d0dd      	beq.n	8004448 <_dtoa_r+0xa58>
 800448c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8004490:	d1d7      	bne.n	8004442 <_dtoa_r+0xa52>
 8004492:	2339      	movs	r3, #57	; 0x39
 8004494:	f88b 3000 	strb.w	r3, [fp]
 8004498:	462b      	mov	r3, r5
 800449a:	461d      	mov	r5, r3
 800449c:	3b01      	subs	r3, #1
 800449e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80044a2:	2a39      	cmp	r2, #57	; 0x39
 80044a4:	d071      	beq.n	800458a <_dtoa_r+0xb9a>
 80044a6:	3201      	adds	r2, #1
 80044a8:	701a      	strb	r2, [r3, #0]
 80044aa:	e746      	b.n	800433a <_dtoa_r+0x94a>
 80044ac:	2a00      	cmp	r2, #0
 80044ae:	dd07      	ble.n	80044c0 <_dtoa_r+0xad0>
 80044b0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80044b4:	d0ed      	beq.n	8004492 <_dtoa_r+0xaa2>
 80044b6:	f10a 0301 	add.w	r3, sl, #1
 80044ba:	f88b 3000 	strb.w	r3, [fp]
 80044be:	e73c      	b.n	800433a <_dtoa_r+0x94a>
 80044c0:	9b05      	ldr	r3, [sp, #20]
 80044c2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80044c6:	4599      	cmp	r9, r3
 80044c8:	d047      	beq.n	800455a <_dtoa_r+0xb6a>
 80044ca:	ee18 1a10 	vmov	r1, s16
 80044ce:	2300      	movs	r3, #0
 80044d0:	220a      	movs	r2, #10
 80044d2:	4620      	mov	r0, r4
 80044d4:	f000 f9f0 	bl	80048b8 <__multadd>
 80044d8:	45b8      	cmp	r8, r7
 80044da:	ee08 0a10 	vmov	s16, r0
 80044de:	f04f 0300 	mov.w	r3, #0
 80044e2:	f04f 020a 	mov.w	r2, #10
 80044e6:	4641      	mov	r1, r8
 80044e8:	4620      	mov	r0, r4
 80044ea:	d106      	bne.n	80044fa <_dtoa_r+0xb0a>
 80044ec:	f000 f9e4 	bl	80048b8 <__multadd>
 80044f0:	4680      	mov	r8, r0
 80044f2:	4607      	mov	r7, r0
 80044f4:	f109 0901 	add.w	r9, r9, #1
 80044f8:	e772      	b.n	80043e0 <_dtoa_r+0x9f0>
 80044fa:	f000 f9dd 	bl	80048b8 <__multadd>
 80044fe:	4639      	mov	r1, r7
 8004500:	4680      	mov	r8, r0
 8004502:	2300      	movs	r3, #0
 8004504:	220a      	movs	r2, #10
 8004506:	4620      	mov	r0, r4
 8004508:	f000 f9d6 	bl	80048b8 <__multadd>
 800450c:	4607      	mov	r7, r0
 800450e:	e7f1      	b.n	80044f4 <_dtoa_r+0xb04>
 8004510:	9b03      	ldr	r3, [sp, #12]
 8004512:	9302      	str	r3, [sp, #8]
 8004514:	9d01      	ldr	r5, [sp, #4]
 8004516:	ee18 0a10 	vmov	r0, s16
 800451a:	4631      	mov	r1, r6
 800451c:	f7ff f9dc 	bl	80038d8 <quorem>
 8004520:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8004524:	9b01      	ldr	r3, [sp, #4]
 8004526:	f805 ab01 	strb.w	sl, [r5], #1
 800452a:	1aea      	subs	r2, r5, r3
 800452c:	9b02      	ldr	r3, [sp, #8]
 800452e:	4293      	cmp	r3, r2
 8004530:	dd09      	ble.n	8004546 <_dtoa_r+0xb56>
 8004532:	ee18 1a10 	vmov	r1, s16
 8004536:	2300      	movs	r3, #0
 8004538:	220a      	movs	r2, #10
 800453a:	4620      	mov	r0, r4
 800453c:	f000 f9bc 	bl	80048b8 <__multadd>
 8004540:	ee08 0a10 	vmov	s16, r0
 8004544:	e7e7      	b.n	8004516 <_dtoa_r+0xb26>
 8004546:	9b02      	ldr	r3, [sp, #8]
 8004548:	2b00      	cmp	r3, #0
 800454a:	bfc8      	it	gt
 800454c:	461d      	movgt	r5, r3
 800454e:	9b01      	ldr	r3, [sp, #4]
 8004550:	bfd8      	it	le
 8004552:	2501      	movle	r5, #1
 8004554:	441d      	add	r5, r3
 8004556:	f04f 0800 	mov.w	r8, #0
 800455a:	ee18 1a10 	vmov	r1, s16
 800455e:	2201      	movs	r2, #1
 8004560:	4620      	mov	r0, r4
 8004562:	f000 fb59 	bl	8004c18 <__lshift>
 8004566:	4631      	mov	r1, r6
 8004568:	ee08 0a10 	vmov	s16, r0
 800456c:	f000 fbc4 	bl	8004cf8 <__mcmp>
 8004570:	2800      	cmp	r0, #0
 8004572:	dc91      	bgt.n	8004498 <_dtoa_r+0xaa8>
 8004574:	d102      	bne.n	800457c <_dtoa_r+0xb8c>
 8004576:	f01a 0f01 	tst.w	sl, #1
 800457a:	d18d      	bne.n	8004498 <_dtoa_r+0xaa8>
 800457c:	462b      	mov	r3, r5
 800457e:	461d      	mov	r5, r3
 8004580:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004584:	2a30      	cmp	r2, #48	; 0x30
 8004586:	d0fa      	beq.n	800457e <_dtoa_r+0xb8e>
 8004588:	e6d7      	b.n	800433a <_dtoa_r+0x94a>
 800458a:	9a01      	ldr	r2, [sp, #4]
 800458c:	429a      	cmp	r2, r3
 800458e:	d184      	bne.n	800449a <_dtoa_r+0xaaa>
 8004590:	9b00      	ldr	r3, [sp, #0]
 8004592:	3301      	adds	r3, #1
 8004594:	9300      	str	r3, [sp, #0]
 8004596:	2331      	movs	r3, #49	; 0x31
 8004598:	7013      	strb	r3, [r2, #0]
 800459a:	e6ce      	b.n	800433a <_dtoa_r+0x94a>
 800459c:	4b09      	ldr	r3, [pc, #36]	; (80045c4 <_dtoa_r+0xbd4>)
 800459e:	f7ff ba95 	b.w	8003acc <_dtoa_r+0xdc>
 80045a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	f47f aa6e 	bne.w	8003a86 <_dtoa_r+0x96>
 80045aa:	4b07      	ldr	r3, [pc, #28]	; (80045c8 <_dtoa_r+0xbd8>)
 80045ac:	f7ff ba8e 	b.w	8003acc <_dtoa_r+0xdc>
 80045b0:	9b02      	ldr	r3, [sp, #8]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	dcae      	bgt.n	8004514 <_dtoa_r+0xb24>
 80045b6:	9b06      	ldr	r3, [sp, #24]
 80045b8:	2b02      	cmp	r3, #2
 80045ba:	f73f aea8 	bgt.w	800430e <_dtoa_r+0x91e>
 80045be:	e7a9      	b.n	8004514 <_dtoa_r+0xb24>
 80045c0:	08005c78 	.word	0x08005c78
 80045c4:	08005ad4 	.word	0x08005ad4
 80045c8:	08005bf9 	.word	0x08005bf9

080045cc <std>:
 80045cc:	2300      	movs	r3, #0
 80045ce:	b510      	push	{r4, lr}
 80045d0:	4604      	mov	r4, r0
 80045d2:	e9c0 3300 	strd	r3, r3, [r0]
 80045d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80045da:	6083      	str	r3, [r0, #8]
 80045dc:	8181      	strh	r1, [r0, #12]
 80045de:	6643      	str	r3, [r0, #100]	; 0x64
 80045e0:	81c2      	strh	r2, [r0, #14]
 80045e2:	6183      	str	r3, [r0, #24]
 80045e4:	4619      	mov	r1, r3
 80045e6:	2208      	movs	r2, #8
 80045e8:	305c      	adds	r0, #92	; 0x5c
 80045ea:	f7fe fc4b 	bl	8002e84 <memset>
 80045ee:	4b05      	ldr	r3, [pc, #20]	; (8004604 <std+0x38>)
 80045f0:	6263      	str	r3, [r4, #36]	; 0x24
 80045f2:	4b05      	ldr	r3, [pc, #20]	; (8004608 <std+0x3c>)
 80045f4:	62a3      	str	r3, [r4, #40]	; 0x28
 80045f6:	4b05      	ldr	r3, [pc, #20]	; (800460c <std+0x40>)
 80045f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80045fa:	4b05      	ldr	r3, [pc, #20]	; (8004610 <std+0x44>)
 80045fc:	6224      	str	r4, [r4, #32]
 80045fe:	6323      	str	r3, [r4, #48]	; 0x30
 8004600:	bd10      	pop	{r4, pc}
 8004602:	bf00      	nop
 8004604:	080053bd 	.word	0x080053bd
 8004608:	080053df 	.word	0x080053df
 800460c:	08005417 	.word	0x08005417
 8004610:	0800543b 	.word	0x0800543b

08004614 <_cleanup_r>:
 8004614:	4901      	ldr	r1, [pc, #4]	; (800461c <_cleanup_r+0x8>)
 8004616:	f000 b8af 	b.w	8004778 <_fwalk_reent>
 800461a:	bf00      	nop
 800461c:	08005751 	.word	0x08005751

08004620 <__sfmoreglue>:
 8004620:	b570      	push	{r4, r5, r6, lr}
 8004622:	2268      	movs	r2, #104	; 0x68
 8004624:	1e4d      	subs	r5, r1, #1
 8004626:	4355      	muls	r5, r2
 8004628:	460e      	mov	r6, r1
 800462a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800462e:	f000 fce7 	bl	8005000 <_malloc_r>
 8004632:	4604      	mov	r4, r0
 8004634:	b140      	cbz	r0, 8004648 <__sfmoreglue+0x28>
 8004636:	2100      	movs	r1, #0
 8004638:	e9c0 1600 	strd	r1, r6, [r0]
 800463c:	300c      	adds	r0, #12
 800463e:	60a0      	str	r0, [r4, #8]
 8004640:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004644:	f7fe fc1e 	bl	8002e84 <memset>
 8004648:	4620      	mov	r0, r4
 800464a:	bd70      	pop	{r4, r5, r6, pc}

0800464c <__sfp_lock_acquire>:
 800464c:	4801      	ldr	r0, [pc, #4]	; (8004654 <__sfp_lock_acquire+0x8>)
 800464e:	f000 b8b8 	b.w	80047c2 <__retarget_lock_acquire_recursive>
 8004652:	bf00      	nop
 8004654:	20000209 	.word	0x20000209

08004658 <__sfp_lock_release>:
 8004658:	4801      	ldr	r0, [pc, #4]	; (8004660 <__sfp_lock_release+0x8>)
 800465a:	f000 b8b3 	b.w	80047c4 <__retarget_lock_release_recursive>
 800465e:	bf00      	nop
 8004660:	20000209 	.word	0x20000209

08004664 <__sinit_lock_acquire>:
 8004664:	4801      	ldr	r0, [pc, #4]	; (800466c <__sinit_lock_acquire+0x8>)
 8004666:	f000 b8ac 	b.w	80047c2 <__retarget_lock_acquire_recursive>
 800466a:	bf00      	nop
 800466c:	2000020a 	.word	0x2000020a

08004670 <__sinit_lock_release>:
 8004670:	4801      	ldr	r0, [pc, #4]	; (8004678 <__sinit_lock_release+0x8>)
 8004672:	f000 b8a7 	b.w	80047c4 <__retarget_lock_release_recursive>
 8004676:	bf00      	nop
 8004678:	2000020a 	.word	0x2000020a

0800467c <__sinit>:
 800467c:	b510      	push	{r4, lr}
 800467e:	4604      	mov	r4, r0
 8004680:	f7ff fff0 	bl	8004664 <__sinit_lock_acquire>
 8004684:	69a3      	ldr	r3, [r4, #24]
 8004686:	b11b      	cbz	r3, 8004690 <__sinit+0x14>
 8004688:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800468c:	f7ff bff0 	b.w	8004670 <__sinit_lock_release>
 8004690:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004694:	6523      	str	r3, [r4, #80]	; 0x50
 8004696:	4b13      	ldr	r3, [pc, #76]	; (80046e4 <__sinit+0x68>)
 8004698:	4a13      	ldr	r2, [pc, #76]	; (80046e8 <__sinit+0x6c>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	62a2      	str	r2, [r4, #40]	; 0x28
 800469e:	42a3      	cmp	r3, r4
 80046a0:	bf04      	itt	eq
 80046a2:	2301      	moveq	r3, #1
 80046a4:	61a3      	streq	r3, [r4, #24]
 80046a6:	4620      	mov	r0, r4
 80046a8:	f000 f820 	bl	80046ec <__sfp>
 80046ac:	6060      	str	r0, [r4, #4]
 80046ae:	4620      	mov	r0, r4
 80046b0:	f000 f81c 	bl	80046ec <__sfp>
 80046b4:	60a0      	str	r0, [r4, #8]
 80046b6:	4620      	mov	r0, r4
 80046b8:	f000 f818 	bl	80046ec <__sfp>
 80046bc:	2200      	movs	r2, #0
 80046be:	60e0      	str	r0, [r4, #12]
 80046c0:	2104      	movs	r1, #4
 80046c2:	6860      	ldr	r0, [r4, #4]
 80046c4:	f7ff ff82 	bl	80045cc <std>
 80046c8:	68a0      	ldr	r0, [r4, #8]
 80046ca:	2201      	movs	r2, #1
 80046cc:	2109      	movs	r1, #9
 80046ce:	f7ff ff7d 	bl	80045cc <std>
 80046d2:	68e0      	ldr	r0, [r4, #12]
 80046d4:	2202      	movs	r2, #2
 80046d6:	2112      	movs	r1, #18
 80046d8:	f7ff ff78 	bl	80045cc <std>
 80046dc:	2301      	movs	r3, #1
 80046de:	61a3      	str	r3, [r4, #24]
 80046e0:	e7d2      	b.n	8004688 <__sinit+0xc>
 80046e2:	bf00      	nop
 80046e4:	08005ac0 	.word	0x08005ac0
 80046e8:	08004615 	.word	0x08004615

080046ec <__sfp>:
 80046ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046ee:	4607      	mov	r7, r0
 80046f0:	f7ff ffac 	bl	800464c <__sfp_lock_acquire>
 80046f4:	4b1e      	ldr	r3, [pc, #120]	; (8004770 <__sfp+0x84>)
 80046f6:	681e      	ldr	r6, [r3, #0]
 80046f8:	69b3      	ldr	r3, [r6, #24]
 80046fa:	b913      	cbnz	r3, 8004702 <__sfp+0x16>
 80046fc:	4630      	mov	r0, r6
 80046fe:	f7ff ffbd 	bl	800467c <__sinit>
 8004702:	3648      	adds	r6, #72	; 0x48
 8004704:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004708:	3b01      	subs	r3, #1
 800470a:	d503      	bpl.n	8004714 <__sfp+0x28>
 800470c:	6833      	ldr	r3, [r6, #0]
 800470e:	b30b      	cbz	r3, 8004754 <__sfp+0x68>
 8004710:	6836      	ldr	r6, [r6, #0]
 8004712:	e7f7      	b.n	8004704 <__sfp+0x18>
 8004714:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004718:	b9d5      	cbnz	r5, 8004750 <__sfp+0x64>
 800471a:	4b16      	ldr	r3, [pc, #88]	; (8004774 <__sfp+0x88>)
 800471c:	60e3      	str	r3, [r4, #12]
 800471e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004722:	6665      	str	r5, [r4, #100]	; 0x64
 8004724:	f000 f84c 	bl	80047c0 <__retarget_lock_init_recursive>
 8004728:	f7ff ff96 	bl	8004658 <__sfp_lock_release>
 800472c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004730:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004734:	6025      	str	r5, [r4, #0]
 8004736:	61a5      	str	r5, [r4, #24]
 8004738:	2208      	movs	r2, #8
 800473a:	4629      	mov	r1, r5
 800473c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004740:	f7fe fba0 	bl	8002e84 <memset>
 8004744:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004748:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800474c:	4620      	mov	r0, r4
 800474e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004750:	3468      	adds	r4, #104	; 0x68
 8004752:	e7d9      	b.n	8004708 <__sfp+0x1c>
 8004754:	2104      	movs	r1, #4
 8004756:	4638      	mov	r0, r7
 8004758:	f7ff ff62 	bl	8004620 <__sfmoreglue>
 800475c:	4604      	mov	r4, r0
 800475e:	6030      	str	r0, [r6, #0]
 8004760:	2800      	cmp	r0, #0
 8004762:	d1d5      	bne.n	8004710 <__sfp+0x24>
 8004764:	f7ff ff78 	bl	8004658 <__sfp_lock_release>
 8004768:	230c      	movs	r3, #12
 800476a:	603b      	str	r3, [r7, #0]
 800476c:	e7ee      	b.n	800474c <__sfp+0x60>
 800476e:	bf00      	nop
 8004770:	08005ac0 	.word	0x08005ac0
 8004774:	ffff0001 	.word	0xffff0001

08004778 <_fwalk_reent>:
 8004778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800477c:	4606      	mov	r6, r0
 800477e:	4688      	mov	r8, r1
 8004780:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004784:	2700      	movs	r7, #0
 8004786:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800478a:	f1b9 0901 	subs.w	r9, r9, #1
 800478e:	d505      	bpl.n	800479c <_fwalk_reent+0x24>
 8004790:	6824      	ldr	r4, [r4, #0]
 8004792:	2c00      	cmp	r4, #0
 8004794:	d1f7      	bne.n	8004786 <_fwalk_reent+0xe>
 8004796:	4638      	mov	r0, r7
 8004798:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800479c:	89ab      	ldrh	r3, [r5, #12]
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d907      	bls.n	80047b2 <_fwalk_reent+0x3a>
 80047a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80047a6:	3301      	adds	r3, #1
 80047a8:	d003      	beq.n	80047b2 <_fwalk_reent+0x3a>
 80047aa:	4629      	mov	r1, r5
 80047ac:	4630      	mov	r0, r6
 80047ae:	47c0      	blx	r8
 80047b0:	4307      	orrs	r7, r0
 80047b2:	3568      	adds	r5, #104	; 0x68
 80047b4:	e7e9      	b.n	800478a <_fwalk_reent+0x12>
	...

080047b8 <_localeconv_r>:
 80047b8:	4800      	ldr	r0, [pc, #0]	; (80047bc <_localeconv_r+0x4>)
 80047ba:	4770      	bx	lr
 80047bc:	20000160 	.word	0x20000160

080047c0 <__retarget_lock_init_recursive>:
 80047c0:	4770      	bx	lr

080047c2 <__retarget_lock_acquire_recursive>:
 80047c2:	4770      	bx	lr

080047c4 <__retarget_lock_release_recursive>:
 80047c4:	4770      	bx	lr
	...

080047c8 <malloc>:
 80047c8:	4b02      	ldr	r3, [pc, #8]	; (80047d4 <malloc+0xc>)
 80047ca:	4601      	mov	r1, r0
 80047cc:	6818      	ldr	r0, [r3, #0]
 80047ce:	f000 bc17 	b.w	8005000 <_malloc_r>
 80047d2:	bf00      	nop
 80047d4:	2000000c 	.word	0x2000000c

080047d8 <memcpy>:
 80047d8:	440a      	add	r2, r1
 80047da:	4291      	cmp	r1, r2
 80047dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80047e0:	d100      	bne.n	80047e4 <memcpy+0xc>
 80047e2:	4770      	bx	lr
 80047e4:	b510      	push	{r4, lr}
 80047e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80047ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 80047ee:	4291      	cmp	r1, r2
 80047f0:	d1f9      	bne.n	80047e6 <memcpy+0xe>
 80047f2:	bd10      	pop	{r4, pc}

080047f4 <_Balloc>:
 80047f4:	b570      	push	{r4, r5, r6, lr}
 80047f6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80047f8:	4604      	mov	r4, r0
 80047fa:	460d      	mov	r5, r1
 80047fc:	b976      	cbnz	r6, 800481c <_Balloc+0x28>
 80047fe:	2010      	movs	r0, #16
 8004800:	f7ff ffe2 	bl	80047c8 <malloc>
 8004804:	4602      	mov	r2, r0
 8004806:	6260      	str	r0, [r4, #36]	; 0x24
 8004808:	b920      	cbnz	r0, 8004814 <_Balloc+0x20>
 800480a:	4b18      	ldr	r3, [pc, #96]	; (800486c <_Balloc+0x78>)
 800480c:	4818      	ldr	r0, [pc, #96]	; (8004870 <_Balloc+0x7c>)
 800480e:	2166      	movs	r1, #102	; 0x66
 8004810:	f000 feea 	bl	80055e8 <__assert_func>
 8004814:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004818:	6006      	str	r6, [r0, #0]
 800481a:	60c6      	str	r6, [r0, #12]
 800481c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800481e:	68f3      	ldr	r3, [r6, #12]
 8004820:	b183      	cbz	r3, 8004844 <_Balloc+0x50>
 8004822:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004824:	68db      	ldr	r3, [r3, #12]
 8004826:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800482a:	b9b8      	cbnz	r0, 800485c <_Balloc+0x68>
 800482c:	2101      	movs	r1, #1
 800482e:	fa01 f605 	lsl.w	r6, r1, r5
 8004832:	1d72      	adds	r2, r6, #5
 8004834:	0092      	lsls	r2, r2, #2
 8004836:	4620      	mov	r0, r4
 8004838:	f000 fb60 	bl	8004efc <_calloc_r>
 800483c:	b160      	cbz	r0, 8004858 <_Balloc+0x64>
 800483e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004842:	e00e      	b.n	8004862 <_Balloc+0x6e>
 8004844:	2221      	movs	r2, #33	; 0x21
 8004846:	2104      	movs	r1, #4
 8004848:	4620      	mov	r0, r4
 800484a:	f000 fb57 	bl	8004efc <_calloc_r>
 800484e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004850:	60f0      	str	r0, [r6, #12]
 8004852:	68db      	ldr	r3, [r3, #12]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d1e4      	bne.n	8004822 <_Balloc+0x2e>
 8004858:	2000      	movs	r0, #0
 800485a:	bd70      	pop	{r4, r5, r6, pc}
 800485c:	6802      	ldr	r2, [r0, #0]
 800485e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004862:	2300      	movs	r3, #0
 8004864:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004868:	e7f7      	b.n	800485a <_Balloc+0x66>
 800486a:	bf00      	nop
 800486c:	08005c06 	.word	0x08005c06
 8004870:	08005cec 	.word	0x08005cec

08004874 <_Bfree>:
 8004874:	b570      	push	{r4, r5, r6, lr}
 8004876:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004878:	4605      	mov	r5, r0
 800487a:	460c      	mov	r4, r1
 800487c:	b976      	cbnz	r6, 800489c <_Bfree+0x28>
 800487e:	2010      	movs	r0, #16
 8004880:	f7ff ffa2 	bl	80047c8 <malloc>
 8004884:	4602      	mov	r2, r0
 8004886:	6268      	str	r0, [r5, #36]	; 0x24
 8004888:	b920      	cbnz	r0, 8004894 <_Bfree+0x20>
 800488a:	4b09      	ldr	r3, [pc, #36]	; (80048b0 <_Bfree+0x3c>)
 800488c:	4809      	ldr	r0, [pc, #36]	; (80048b4 <_Bfree+0x40>)
 800488e:	218a      	movs	r1, #138	; 0x8a
 8004890:	f000 feaa 	bl	80055e8 <__assert_func>
 8004894:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004898:	6006      	str	r6, [r0, #0]
 800489a:	60c6      	str	r6, [r0, #12]
 800489c:	b13c      	cbz	r4, 80048ae <_Bfree+0x3a>
 800489e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80048a0:	6862      	ldr	r2, [r4, #4]
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80048a8:	6021      	str	r1, [r4, #0]
 80048aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80048ae:	bd70      	pop	{r4, r5, r6, pc}
 80048b0:	08005c06 	.word	0x08005c06
 80048b4:	08005cec 	.word	0x08005cec

080048b8 <__multadd>:
 80048b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048bc:	690d      	ldr	r5, [r1, #16]
 80048be:	4607      	mov	r7, r0
 80048c0:	460c      	mov	r4, r1
 80048c2:	461e      	mov	r6, r3
 80048c4:	f101 0c14 	add.w	ip, r1, #20
 80048c8:	2000      	movs	r0, #0
 80048ca:	f8dc 3000 	ldr.w	r3, [ip]
 80048ce:	b299      	uxth	r1, r3
 80048d0:	fb02 6101 	mla	r1, r2, r1, r6
 80048d4:	0c1e      	lsrs	r6, r3, #16
 80048d6:	0c0b      	lsrs	r3, r1, #16
 80048d8:	fb02 3306 	mla	r3, r2, r6, r3
 80048dc:	b289      	uxth	r1, r1
 80048de:	3001      	adds	r0, #1
 80048e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80048e4:	4285      	cmp	r5, r0
 80048e6:	f84c 1b04 	str.w	r1, [ip], #4
 80048ea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80048ee:	dcec      	bgt.n	80048ca <__multadd+0x12>
 80048f0:	b30e      	cbz	r6, 8004936 <__multadd+0x7e>
 80048f2:	68a3      	ldr	r3, [r4, #8]
 80048f4:	42ab      	cmp	r3, r5
 80048f6:	dc19      	bgt.n	800492c <__multadd+0x74>
 80048f8:	6861      	ldr	r1, [r4, #4]
 80048fa:	4638      	mov	r0, r7
 80048fc:	3101      	adds	r1, #1
 80048fe:	f7ff ff79 	bl	80047f4 <_Balloc>
 8004902:	4680      	mov	r8, r0
 8004904:	b928      	cbnz	r0, 8004912 <__multadd+0x5a>
 8004906:	4602      	mov	r2, r0
 8004908:	4b0c      	ldr	r3, [pc, #48]	; (800493c <__multadd+0x84>)
 800490a:	480d      	ldr	r0, [pc, #52]	; (8004940 <__multadd+0x88>)
 800490c:	21b5      	movs	r1, #181	; 0xb5
 800490e:	f000 fe6b 	bl	80055e8 <__assert_func>
 8004912:	6922      	ldr	r2, [r4, #16]
 8004914:	3202      	adds	r2, #2
 8004916:	f104 010c 	add.w	r1, r4, #12
 800491a:	0092      	lsls	r2, r2, #2
 800491c:	300c      	adds	r0, #12
 800491e:	f7ff ff5b 	bl	80047d8 <memcpy>
 8004922:	4621      	mov	r1, r4
 8004924:	4638      	mov	r0, r7
 8004926:	f7ff ffa5 	bl	8004874 <_Bfree>
 800492a:	4644      	mov	r4, r8
 800492c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004930:	3501      	adds	r5, #1
 8004932:	615e      	str	r6, [r3, #20]
 8004934:	6125      	str	r5, [r4, #16]
 8004936:	4620      	mov	r0, r4
 8004938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800493c:	08005c78 	.word	0x08005c78
 8004940:	08005cec 	.word	0x08005cec

08004944 <__hi0bits>:
 8004944:	0c03      	lsrs	r3, r0, #16
 8004946:	041b      	lsls	r3, r3, #16
 8004948:	b9d3      	cbnz	r3, 8004980 <__hi0bits+0x3c>
 800494a:	0400      	lsls	r0, r0, #16
 800494c:	2310      	movs	r3, #16
 800494e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8004952:	bf04      	itt	eq
 8004954:	0200      	lsleq	r0, r0, #8
 8004956:	3308      	addeq	r3, #8
 8004958:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800495c:	bf04      	itt	eq
 800495e:	0100      	lsleq	r0, r0, #4
 8004960:	3304      	addeq	r3, #4
 8004962:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8004966:	bf04      	itt	eq
 8004968:	0080      	lsleq	r0, r0, #2
 800496a:	3302      	addeq	r3, #2
 800496c:	2800      	cmp	r0, #0
 800496e:	db05      	blt.n	800497c <__hi0bits+0x38>
 8004970:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004974:	f103 0301 	add.w	r3, r3, #1
 8004978:	bf08      	it	eq
 800497a:	2320      	moveq	r3, #32
 800497c:	4618      	mov	r0, r3
 800497e:	4770      	bx	lr
 8004980:	2300      	movs	r3, #0
 8004982:	e7e4      	b.n	800494e <__hi0bits+0xa>

08004984 <__lo0bits>:
 8004984:	6803      	ldr	r3, [r0, #0]
 8004986:	f013 0207 	ands.w	r2, r3, #7
 800498a:	4601      	mov	r1, r0
 800498c:	d00b      	beq.n	80049a6 <__lo0bits+0x22>
 800498e:	07da      	lsls	r2, r3, #31
 8004990:	d423      	bmi.n	80049da <__lo0bits+0x56>
 8004992:	0798      	lsls	r0, r3, #30
 8004994:	bf49      	itett	mi
 8004996:	085b      	lsrmi	r3, r3, #1
 8004998:	089b      	lsrpl	r3, r3, #2
 800499a:	2001      	movmi	r0, #1
 800499c:	600b      	strmi	r3, [r1, #0]
 800499e:	bf5c      	itt	pl
 80049a0:	600b      	strpl	r3, [r1, #0]
 80049a2:	2002      	movpl	r0, #2
 80049a4:	4770      	bx	lr
 80049a6:	b298      	uxth	r0, r3
 80049a8:	b9a8      	cbnz	r0, 80049d6 <__lo0bits+0x52>
 80049aa:	0c1b      	lsrs	r3, r3, #16
 80049ac:	2010      	movs	r0, #16
 80049ae:	b2da      	uxtb	r2, r3
 80049b0:	b90a      	cbnz	r2, 80049b6 <__lo0bits+0x32>
 80049b2:	3008      	adds	r0, #8
 80049b4:	0a1b      	lsrs	r3, r3, #8
 80049b6:	071a      	lsls	r2, r3, #28
 80049b8:	bf04      	itt	eq
 80049ba:	091b      	lsreq	r3, r3, #4
 80049bc:	3004      	addeq	r0, #4
 80049be:	079a      	lsls	r2, r3, #30
 80049c0:	bf04      	itt	eq
 80049c2:	089b      	lsreq	r3, r3, #2
 80049c4:	3002      	addeq	r0, #2
 80049c6:	07da      	lsls	r2, r3, #31
 80049c8:	d403      	bmi.n	80049d2 <__lo0bits+0x4e>
 80049ca:	085b      	lsrs	r3, r3, #1
 80049cc:	f100 0001 	add.w	r0, r0, #1
 80049d0:	d005      	beq.n	80049de <__lo0bits+0x5a>
 80049d2:	600b      	str	r3, [r1, #0]
 80049d4:	4770      	bx	lr
 80049d6:	4610      	mov	r0, r2
 80049d8:	e7e9      	b.n	80049ae <__lo0bits+0x2a>
 80049da:	2000      	movs	r0, #0
 80049dc:	4770      	bx	lr
 80049de:	2020      	movs	r0, #32
 80049e0:	4770      	bx	lr
	...

080049e4 <__i2b>:
 80049e4:	b510      	push	{r4, lr}
 80049e6:	460c      	mov	r4, r1
 80049e8:	2101      	movs	r1, #1
 80049ea:	f7ff ff03 	bl	80047f4 <_Balloc>
 80049ee:	4602      	mov	r2, r0
 80049f0:	b928      	cbnz	r0, 80049fe <__i2b+0x1a>
 80049f2:	4b05      	ldr	r3, [pc, #20]	; (8004a08 <__i2b+0x24>)
 80049f4:	4805      	ldr	r0, [pc, #20]	; (8004a0c <__i2b+0x28>)
 80049f6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80049fa:	f000 fdf5 	bl	80055e8 <__assert_func>
 80049fe:	2301      	movs	r3, #1
 8004a00:	6144      	str	r4, [r0, #20]
 8004a02:	6103      	str	r3, [r0, #16]
 8004a04:	bd10      	pop	{r4, pc}
 8004a06:	bf00      	nop
 8004a08:	08005c78 	.word	0x08005c78
 8004a0c:	08005cec 	.word	0x08005cec

08004a10 <__multiply>:
 8004a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a14:	4691      	mov	r9, r2
 8004a16:	690a      	ldr	r2, [r1, #16]
 8004a18:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	bfb8      	it	lt
 8004a20:	460b      	movlt	r3, r1
 8004a22:	460c      	mov	r4, r1
 8004a24:	bfbc      	itt	lt
 8004a26:	464c      	movlt	r4, r9
 8004a28:	4699      	movlt	r9, r3
 8004a2a:	6927      	ldr	r7, [r4, #16]
 8004a2c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004a30:	68a3      	ldr	r3, [r4, #8]
 8004a32:	6861      	ldr	r1, [r4, #4]
 8004a34:	eb07 060a 	add.w	r6, r7, sl
 8004a38:	42b3      	cmp	r3, r6
 8004a3a:	b085      	sub	sp, #20
 8004a3c:	bfb8      	it	lt
 8004a3e:	3101      	addlt	r1, #1
 8004a40:	f7ff fed8 	bl	80047f4 <_Balloc>
 8004a44:	b930      	cbnz	r0, 8004a54 <__multiply+0x44>
 8004a46:	4602      	mov	r2, r0
 8004a48:	4b44      	ldr	r3, [pc, #272]	; (8004b5c <__multiply+0x14c>)
 8004a4a:	4845      	ldr	r0, [pc, #276]	; (8004b60 <__multiply+0x150>)
 8004a4c:	f240 115d 	movw	r1, #349	; 0x15d
 8004a50:	f000 fdca 	bl	80055e8 <__assert_func>
 8004a54:	f100 0514 	add.w	r5, r0, #20
 8004a58:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004a5c:	462b      	mov	r3, r5
 8004a5e:	2200      	movs	r2, #0
 8004a60:	4543      	cmp	r3, r8
 8004a62:	d321      	bcc.n	8004aa8 <__multiply+0x98>
 8004a64:	f104 0314 	add.w	r3, r4, #20
 8004a68:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8004a6c:	f109 0314 	add.w	r3, r9, #20
 8004a70:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8004a74:	9202      	str	r2, [sp, #8]
 8004a76:	1b3a      	subs	r2, r7, r4
 8004a78:	3a15      	subs	r2, #21
 8004a7a:	f022 0203 	bic.w	r2, r2, #3
 8004a7e:	3204      	adds	r2, #4
 8004a80:	f104 0115 	add.w	r1, r4, #21
 8004a84:	428f      	cmp	r7, r1
 8004a86:	bf38      	it	cc
 8004a88:	2204      	movcc	r2, #4
 8004a8a:	9201      	str	r2, [sp, #4]
 8004a8c:	9a02      	ldr	r2, [sp, #8]
 8004a8e:	9303      	str	r3, [sp, #12]
 8004a90:	429a      	cmp	r2, r3
 8004a92:	d80c      	bhi.n	8004aae <__multiply+0x9e>
 8004a94:	2e00      	cmp	r6, #0
 8004a96:	dd03      	ble.n	8004aa0 <__multiply+0x90>
 8004a98:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d05a      	beq.n	8004b56 <__multiply+0x146>
 8004aa0:	6106      	str	r6, [r0, #16]
 8004aa2:	b005      	add	sp, #20
 8004aa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004aa8:	f843 2b04 	str.w	r2, [r3], #4
 8004aac:	e7d8      	b.n	8004a60 <__multiply+0x50>
 8004aae:	f8b3 a000 	ldrh.w	sl, [r3]
 8004ab2:	f1ba 0f00 	cmp.w	sl, #0
 8004ab6:	d024      	beq.n	8004b02 <__multiply+0xf2>
 8004ab8:	f104 0e14 	add.w	lr, r4, #20
 8004abc:	46a9      	mov	r9, r5
 8004abe:	f04f 0c00 	mov.w	ip, #0
 8004ac2:	f85e 2b04 	ldr.w	r2, [lr], #4
 8004ac6:	f8d9 1000 	ldr.w	r1, [r9]
 8004aca:	fa1f fb82 	uxth.w	fp, r2
 8004ace:	b289      	uxth	r1, r1
 8004ad0:	fb0a 110b 	mla	r1, sl, fp, r1
 8004ad4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8004ad8:	f8d9 2000 	ldr.w	r2, [r9]
 8004adc:	4461      	add	r1, ip
 8004ade:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8004ae2:	fb0a c20b 	mla	r2, sl, fp, ip
 8004ae6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8004aea:	b289      	uxth	r1, r1
 8004aec:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004af0:	4577      	cmp	r7, lr
 8004af2:	f849 1b04 	str.w	r1, [r9], #4
 8004af6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8004afa:	d8e2      	bhi.n	8004ac2 <__multiply+0xb2>
 8004afc:	9a01      	ldr	r2, [sp, #4]
 8004afe:	f845 c002 	str.w	ip, [r5, r2]
 8004b02:	9a03      	ldr	r2, [sp, #12]
 8004b04:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004b08:	3304      	adds	r3, #4
 8004b0a:	f1b9 0f00 	cmp.w	r9, #0
 8004b0e:	d020      	beq.n	8004b52 <__multiply+0x142>
 8004b10:	6829      	ldr	r1, [r5, #0]
 8004b12:	f104 0c14 	add.w	ip, r4, #20
 8004b16:	46ae      	mov	lr, r5
 8004b18:	f04f 0a00 	mov.w	sl, #0
 8004b1c:	f8bc b000 	ldrh.w	fp, [ip]
 8004b20:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8004b24:	fb09 220b 	mla	r2, r9, fp, r2
 8004b28:	4492      	add	sl, r2
 8004b2a:	b289      	uxth	r1, r1
 8004b2c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8004b30:	f84e 1b04 	str.w	r1, [lr], #4
 8004b34:	f85c 2b04 	ldr.w	r2, [ip], #4
 8004b38:	f8be 1000 	ldrh.w	r1, [lr]
 8004b3c:	0c12      	lsrs	r2, r2, #16
 8004b3e:	fb09 1102 	mla	r1, r9, r2, r1
 8004b42:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8004b46:	4567      	cmp	r7, ip
 8004b48:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004b4c:	d8e6      	bhi.n	8004b1c <__multiply+0x10c>
 8004b4e:	9a01      	ldr	r2, [sp, #4]
 8004b50:	50a9      	str	r1, [r5, r2]
 8004b52:	3504      	adds	r5, #4
 8004b54:	e79a      	b.n	8004a8c <__multiply+0x7c>
 8004b56:	3e01      	subs	r6, #1
 8004b58:	e79c      	b.n	8004a94 <__multiply+0x84>
 8004b5a:	bf00      	nop
 8004b5c:	08005c78 	.word	0x08005c78
 8004b60:	08005cec 	.word	0x08005cec

08004b64 <__pow5mult>:
 8004b64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b68:	4615      	mov	r5, r2
 8004b6a:	f012 0203 	ands.w	r2, r2, #3
 8004b6e:	4606      	mov	r6, r0
 8004b70:	460f      	mov	r7, r1
 8004b72:	d007      	beq.n	8004b84 <__pow5mult+0x20>
 8004b74:	4c25      	ldr	r4, [pc, #148]	; (8004c0c <__pow5mult+0xa8>)
 8004b76:	3a01      	subs	r2, #1
 8004b78:	2300      	movs	r3, #0
 8004b7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004b7e:	f7ff fe9b 	bl	80048b8 <__multadd>
 8004b82:	4607      	mov	r7, r0
 8004b84:	10ad      	asrs	r5, r5, #2
 8004b86:	d03d      	beq.n	8004c04 <__pow5mult+0xa0>
 8004b88:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004b8a:	b97c      	cbnz	r4, 8004bac <__pow5mult+0x48>
 8004b8c:	2010      	movs	r0, #16
 8004b8e:	f7ff fe1b 	bl	80047c8 <malloc>
 8004b92:	4602      	mov	r2, r0
 8004b94:	6270      	str	r0, [r6, #36]	; 0x24
 8004b96:	b928      	cbnz	r0, 8004ba4 <__pow5mult+0x40>
 8004b98:	4b1d      	ldr	r3, [pc, #116]	; (8004c10 <__pow5mult+0xac>)
 8004b9a:	481e      	ldr	r0, [pc, #120]	; (8004c14 <__pow5mult+0xb0>)
 8004b9c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8004ba0:	f000 fd22 	bl	80055e8 <__assert_func>
 8004ba4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004ba8:	6004      	str	r4, [r0, #0]
 8004baa:	60c4      	str	r4, [r0, #12]
 8004bac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004bb0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004bb4:	b94c      	cbnz	r4, 8004bca <__pow5mult+0x66>
 8004bb6:	f240 2171 	movw	r1, #625	; 0x271
 8004bba:	4630      	mov	r0, r6
 8004bbc:	f7ff ff12 	bl	80049e4 <__i2b>
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	f8c8 0008 	str.w	r0, [r8, #8]
 8004bc6:	4604      	mov	r4, r0
 8004bc8:	6003      	str	r3, [r0, #0]
 8004bca:	f04f 0900 	mov.w	r9, #0
 8004bce:	07eb      	lsls	r3, r5, #31
 8004bd0:	d50a      	bpl.n	8004be8 <__pow5mult+0x84>
 8004bd2:	4639      	mov	r1, r7
 8004bd4:	4622      	mov	r2, r4
 8004bd6:	4630      	mov	r0, r6
 8004bd8:	f7ff ff1a 	bl	8004a10 <__multiply>
 8004bdc:	4639      	mov	r1, r7
 8004bde:	4680      	mov	r8, r0
 8004be0:	4630      	mov	r0, r6
 8004be2:	f7ff fe47 	bl	8004874 <_Bfree>
 8004be6:	4647      	mov	r7, r8
 8004be8:	106d      	asrs	r5, r5, #1
 8004bea:	d00b      	beq.n	8004c04 <__pow5mult+0xa0>
 8004bec:	6820      	ldr	r0, [r4, #0]
 8004bee:	b938      	cbnz	r0, 8004c00 <__pow5mult+0x9c>
 8004bf0:	4622      	mov	r2, r4
 8004bf2:	4621      	mov	r1, r4
 8004bf4:	4630      	mov	r0, r6
 8004bf6:	f7ff ff0b 	bl	8004a10 <__multiply>
 8004bfa:	6020      	str	r0, [r4, #0]
 8004bfc:	f8c0 9000 	str.w	r9, [r0]
 8004c00:	4604      	mov	r4, r0
 8004c02:	e7e4      	b.n	8004bce <__pow5mult+0x6a>
 8004c04:	4638      	mov	r0, r7
 8004c06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c0a:	bf00      	nop
 8004c0c:	08005e38 	.word	0x08005e38
 8004c10:	08005c06 	.word	0x08005c06
 8004c14:	08005cec 	.word	0x08005cec

08004c18 <__lshift>:
 8004c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c1c:	460c      	mov	r4, r1
 8004c1e:	6849      	ldr	r1, [r1, #4]
 8004c20:	6923      	ldr	r3, [r4, #16]
 8004c22:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004c26:	68a3      	ldr	r3, [r4, #8]
 8004c28:	4607      	mov	r7, r0
 8004c2a:	4691      	mov	r9, r2
 8004c2c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004c30:	f108 0601 	add.w	r6, r8, #1
 8004c34:	42b3      	cmp	r3, r6
 8004c36:	db0b      	blt.n	8004c50 <__lshift+0x38>
 8004c38:	4638      	mov	r0, r7
 8004c3a:	f7ff fddb 	bl	80047f4 <_Balloc>
 8004c3e:	4605      	mov	r5, r0
 8004c40:	b948      	cbnz	r0, 8004c56 <__lshift+0x3e>
 8004c42:	4602      	mov	r2, r0
 8004c44:	4b2a      	ldr	r3, [pc, #168]	; (8004cf0 <__lshift+0xd8>)
 8004c46:	482b      	ldr	r0, [pc, #172]	; (8004cf4 <__lshift+0xdc>)
 8004c48:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004c4c:	f000 fccc 	bl	80055e8 <__assert_func>
 8004c50:	3101      	adds	r1, #1
 8004c52:	005b      	lsls	r3, r3, #1
 8004c54:	e7ee      	b.n	8004c34 <__lshift+0x1c>
 8004c56:	2300      	movs	r3, #0
 8004c58:	f100 0114 	add.w	r1, r0, #20
 8004c5c:	f100 0210 	add.w	r2, r0, #16
 8004c60:	4618      	mov	r0, r3
 8004c62:	4553      	cmp	r3, sl
 8004c64:	db37      	blt.n	8004cd6 <__lshift+0xbe>
 8004c66:	6920      	ldr	r0, [r4, #16]
 8004c68:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004c6c:	f104 0314 	add.w	r3, r4, #20
 8004c70:	f019 091f 	ands.w	r9, r9, #31
 8004c74:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004c78:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8004c7c:	d02f      	beq.n	8004cde <__lshift+0xc6>
 8004c7e:	f1c9 0e20 	rsb	lr, r9, #32
 8004c82:	468a      	mov	sl, r1
 8004c84:	f04f 0c00 	mov.w	ip, #0
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	fa02 f209 	lsl.w	r2, r2, r9
 8004c8e:	ea42 020c 	orr.w	r2, r2, ip
 8004c92:	f84a 2b04 	str.w	r2, [sl], #4
 8004c96:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c9a:	4298      	cmp	r0, r3
 8004c9c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8004ca0:	d8f2      	bhi.n	8004c88 <__lshift+0x70>
 8004ca2:	1b03      	subs	r3, r0, r4
 8004ca4:	3b15      	subs	r3, #21
 8004ca6:	f023 0303 	bic.w	r3, r3, #3
 8004caa:	3304      	adds	r3, #4
 8004cac:	f104 0215 	add.w	r2, r4, #21
 8004cb0:	4290      	cmp	r0, r2
 8004cb2:	bf38      	it	cc
 8004cb4:	2304      	movcc	r3, #4
 8004cb6:	f841 c003 	str.w	ip, [r1, r3]
 8004cba:	f1bc 0f00 	cmp.w	ip, #0
 8004cbe:	d001      	beq.n	8004cc4 <__lshift+0xac>
 8004cc0:	f108 0602 	add.w	r6, r8, #2
 8004cc4:	3e01      	subs	r6, #1
 8004cc6:	4638      	mov	r0, r7
 8004cc8:	612e      	str	r6, [r5, #16]
 8004cca:	4621      	mov	r1, r4
 8004ccc:	f7ff fdd2 	bl	8004874 <_Bfree>
 8004cd0:	4628      	mov	r0, r5
 8004cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cd6:	f842 0f04 	str.w	r0, [r2, #4]!
 8004cda:	3301      	adds	r3, #1
 8004cdc:	e7c1      	b.n	8004c62 <__lshift+0x4a>
 8004cde:	3904      	subs	r1, #4
 8004ce0:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ce4:	f841 2f04 	str.w	r2, [r1, #4]!
 8004ce8:	4298      	cmp	r0, r3
 8004cea:	d8f9      	bhi.n	8004ce0 <__lshift+0xc8>
 8004cec:	e7ea      	b.n	8004cc4 <__lshift+0xac>
 8004cee:	bf00      	nop
 8004cf0:	08005c78 	.word	0x08005c78
 8004cf4:	08005cec 	.word	0x08005cec

08004cf8 <__mcmp>:
 8004cf8:	b530      	push	{r4, r5, lr}
 8004cfa:	6902      	ldr	r2, [r0, #16]
 8004cfc:	690c      	ldr	r4, [r1, #16]
 8004cfe:	1b12      	subs	r2, r2, r4
 8004d00:	d10e      	bne.n	8004d20 <__mcmp+0x28>
 8004d02:	f100 0314 	add.w	r3, r0, #20
 8004d06:	3114      	adds	r1, #20
 8004d08:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8004d0c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8004d10:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8004d14:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8004d18:	42a5      	cmp	r5, r4
 8004d1a:	d003      	beq.n	8004d24 <__mcmp+0x2c>
 8004d1c:	d305      	bcc.n	8004d2a <__mcmp+0x32>
 8004d1e:	2201      	movs	r2, #1
 8004d20:	4610      	mov	r0, r2
 8004d22:	bd30      	pop	{r4, r5, pc}
 8004d24:	4283      	cmp	r3, r0
 8004d26:	d3f3      	bcc.n	8004d10 <__mcmp+0x18>
 8004d28:	e7fa      	b.n	8004d20 <__mcmp+0x28>
 8004d2a:	f04f 32ff 	mov.w	r2, #4294967295
 8004d2e:	e7f7      	b.n	8004d20 <__mcmp+0x28>

08004d30 <__mdiff>:
 8004d30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d34:	460c      	mov	r4, r1
 8004d36:	4606      	mov	r6, r0
 8004d38:	4611      	mov	r1, r2
 8004d3a:	4620      	mov	r0, r4
 8004d3c:	4690      	mov	r8, r2
 8004d3e:	f7ff ffdb 	bl	8004cf8 <__mcmp>
 8004d42:	1e05      	subs	r5, r0, #0
 8004d44:	d110      	bne.n	8004d68 <__mdiff+0x38>
 8004d46:	4629      	mov	r1, r5
 8004d48:	4630      	mov	r0, r6
 8004d4a:	f7ff fd53 	bl	80047f4 <_Balloc>
 8004d4e:	b930      	cbnz	r0, 8004d5e <__mdiff+0x2e>
 8004d50:	4b3a      	ldr	r3, [pc, #232]	; (8004e3c <__mdiff+0x10c>)
 8004d52:	4602      	mov	r2, r0
 8004d54:	f240 2132 	movw	r1, #562	; 0x232
 8004d58:	4839      	ldr	r0, [pc, #228]	; (8004e40 <__mdiff+0x110>)
 8004d5a:	f000 fc45 	bl	80055e8 <__assert_func>
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004d64:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d68:	bfa4      	itt	ge
 8004d6a:	4643      	movge	r3, r8
 8004d6c:	46a0      	movge	r8, r4
 8004d6e:	4630      	mov	r0, r6
 8004d70:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8004d74:	bfa6      	itte	ge
 8004d76:	461c      	movge	r4, r3
 8004d78:	2500      	movge	r5, #0
 8004d7a:	2501      	movlt	r5, #1
 8004d7c:	f7ff fd3a 	bl	80047f4 <_Balloc>
 8004d80:	b920      	cbnz	r0, 8004d8c <__mdiff+0x5c>
 8004d82:	4b2e      	ldr	r3, [pc, #184]	; (8004e3c <__mdiff+0x10c>)
 8004d84:	4602      	mov	r2, r0
 8004d86:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004d8a:	e7e5      	b.n	8004d58 <__mdiff+0x28>
 8004d8c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8004d90:	6926      	ldr	r6, [r4, #16]
 8004d92:	60c5      	str	r5, [r0, #12]
 8004d94:	f104 0914 	add.w	r9, r4, #20
 8004d98:	f108 0514 	add.w	r5, r8, #20
 8004d9c:	f100 0e14 	add.w	lr, r0, #20
 8004da0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8004da4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8004da8:	f108 0210 	add.w	r2, r8, #16
 8004dac:	46f2      	mov	sl, lr
 8004dae:	2100      	movs	r1, #0
 8004db0:	f859 3b04 	ldr.w	r3, [r9], #4
 8004db4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8004db8:	fa1f f883 	uxth.w	r8, r3
 8004dbc:	fa11 f18b 	uxtah	r1, r1, fp
 8004dc0:	0c1b      	lsrs	r3, r3, #16
 8004dc2:	eba1 0808 	sub.w	r8, r1, r8
 8004dc6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8004dca:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8004dce:	fa1f f888 	uxth.w	r8, r8
 8004dd2:	1419      	asrs	r1, r3, #16
 8004dd4:	454e      	cmp	r6, r9
 8004dd6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8004dda:	f84a 3b04 	str.w	r3, [sl], #4
 8004dde:	d8e7      	bhi.n	8004db0 <__mdiff+0x80>
 8004de0:	1b33      	subs	r3, r6, r4
 8004de2:	3b15      	subs	r3, #21
 8004de4:	f023 0303 	bic.w	r3, r3, #3
 8004de8:	3304      	adds	r3, #4
 8004dea:	3415      	adds	r4, #21
 8004dec:	42a6      	cmp	r6, r4
 8004dee:	bf38      	it	cc
 8004df0:	2304      	movcc	r3, #4
 8004df2:	441d      	add	r5, r3
 8004df4:	4473      	add	r3, lr
 8004df6:	469e      	mov	lr, r3
 8004df8:	462e      	mov	r6, r5
 8004dfa:	4566      	cmp	r6, ip
 8004dfc:	d30e      	bcc.n	8004e1c <__mdiff+0xec>
 8004dfe:	f10c 0203 	add.w	r2, ip, #3
 8004e02:	1b52      	subs	r2, r2, r5
 8004e04:	f022 0203 	bic.w	r2, r2, #3
 8004e08:	3d03      	subs	r5, #3
 8004e0a:	45ac      	cmp	ip, r5
 8004e0c:	bf38      	it	cc
 8004e0e:	2200      	movcc	r2, #0
 8004e10:	441a      	add	r2, r3
 8004e12:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8004e16:	b17b      	cbz	r3, 8004e38 <__mdiff+0x108>
 8004e18:	6107      	str	r7, [r0, #16]
 8004e1a:	e7a3      	b.n	8004d64 <__mdiff+0x34>
 8004e1c:	f856 8b04 	ldr.w	r8, [r6], #4
 8004e20:	fa11 f288 	uxtah	r2, r1, r8
 8004e24:	1414      	asrs	r4, r2, #16
 8004e26:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8004e2a:	b292      	uxth	r2, r2
 8004e2c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8004e30:	f84e 2b04 	str.w	r2, [lr], #4
 8004e34:	1421      	asrs	r1, r4, #16
 8004e36:	e7e0      	b.n	8004dfa <__mdiff+0xca>
 8004e38:	3f01      	subs	r7, #1
 8004e3a:	e7ea      	b.n	8004e12 <__mdiff+0xe2>
 8004e3c:	08005c78 	.word	0x08005c78
 8004e40:	08005cec 	.word	0x08005cec

08004e44 <__d2b>:
 8004e44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004e48:	4689      	mov	r9, r1
 8004e4a:	2101      	movs	r1, #1
 8004e4c:	ec57 6b10 	vmov	r6, r7, d0
 8004e50:	4690      	mov	r8, r2
 8004e52:	f7ff fccf 	bl	80047f4 <_Balloc>
 8004e56:	4604      	mov	r4, r0
 8004e58:	b930      	cbnz	r0, 8004e68 <__d2b+0x24>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	4b25      	ldr	r3, [pc, #148]	; (8004ef4 <__d2b+0xb0>)
 8004e5e:	4826      	ldr	r0, [pc, #152]	; (8004ef8 <__d2b+0xb4>)
 8004e60:	f240 310a 	movw	r1, #778	; 0x30a
 8004e64:	f000 fbc0 	bl	80055e8 <__assert_func>
 8004e68:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8004e6c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004e70:	bb35      	cbnz	r5, 8004ec0 <__d2b+0x7c>
 8004e72:	2e00      	cmp	r6, #0
 8004e74:	9301      	str	r3, [sp, #4]
 8004e76:	d028      	beq.n	8004eca <__d2b+0x86>
 8004e78:	4668      	mov	r0, sp
 8004e7a:	9600      	str	r6, [sp, #0]
 8004e7c:	f7ff fd82 	bl	8004984 <__lo0bits>
 8004e80:	9900      	ldr	r1, [sp, #0]
 8004e82:	b300      	cbz	r0, 8004ec6 <__d2b+0x82>
 8004e84:	9a01      	ldr	r2, [sp, #4]
 8004e86:	f1c0 0320 	rsb	r3, r0, #32
 8004e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e8e:	430b      	orrs	r3, r1
 8004e90:	40c2      	lsrs	r2, r0
 8004e92:	6163      	str	r3, [r4, #20]
 8004e94:	9201      	str	r2, [sp, #4]
 8004e96:	9b01      	ldr	r3, [sp, #4]
 8004e98:	61a3      	str	r3, [r4, #24]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	bf14      	ite	ne
 8004e9e:	2202      	movne	r2, #2
 8004ea0:	2201      	moveq	r2, #1
 8004ea2:	6122      	str	r2, [r4, #16]
 8004ea4:	b1d5      	cbz	r5, 8004edc <__d2b+0x98>
 8004ea6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8004eaa:	4405      	add	r5, r0
 8004eac:	f8c9 5000 	str.w	r5, [r9]
 8004eb0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004eb4:	f8c8 0000 	str.w	r0, [r8]
 8004eb8:	4620      	mov	r0, r4
 8004eba:	b003      	add	sp, #12
 8004ebc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004ec0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ec4:	e7d5      	b.n	8004e72 <__d2b+0x2e>
 8004ec6:	6161      	str	r1, [r4, #20]
 8004ec8:	e7e5      	b.n	8004e96 <__d2b+0x52>
 8004eca:	a801      	add	r0, sp, #4
 8004ecc:	f7ff fd5a 	bl	8004984 <__lo0bits>
 8004ed0:	9b01      	ldr	r3, [sp, #4]
 8004ed2:	6163      	str	r3, [r4, #20]
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	6122      	str	r2, [r4, #16]
 8004ed8:	3020      	adds	r0, #32
 8004eda:	e7e3      	b.n	8004ea4 <__d2b+0x60>
 8004edc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004ee0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004ee4:	f8c9 0000 	str.w	r0, [r9]
 8004ee8:	6918      	ldr	r0, [r3, #16]
 8004eea:	f7ff fd2b 	bl	8004944 <__hi0bits>
 8004eee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004ef2:	e7df      	b.n	8004eb4 <__d2b+0x70>
 8004ef4:	08005c78 	.word	0x08005c78
 8004ef8:	08005cec 	.word	0x08005cec

08004efc <_calloc_r>:
 8004efc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004efe:	fba1 2402 	umull	r2, r4, r1, r2
 8004f02:	b94c      	cbnz	r4, 8004f18 <_calloc_r+0x1c>
 8004f04:	4611      	mov	r1, r2
 8004f06:	9201      	str	r2, [sp, #4]
 8004f08:	f000 f87a 	bl	8005000 <_malloc_r>
 8004f0c:	9a01      	ldr	r2, [sp, #4]
 8004f0e:	4605      	mov	r5, r0
 8004f10:	b930      	cbnz	r0, 8004f20 <_calloc_r+0x24>
 8004f12:	4628      	mov	r0, r5
 8004f14:	b003      	add	sp, #12
 8004f16:	bd30      	pop	{r4, r5, pc}
 8004f18:	220c      	movs	r2, #12
 8004f1a:	6002      	str	r2, [r0, #0]
 8004f1c:	2500      	movs	r5, #0
 8004f1e:	e7f8      	b.n	8004f12 <_calloc_r+0x16>
 8004f20:	4621      	mov	r1, r4
 8004f22:	f7fd ffaf 	bl	8002e84 <memset>
 8004f26:	e7f4      	b.n	8004f12 <_calloc_r+0x16>

08004f28 <_free_r>:
 8004f28:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004f2a:	2900      	cmp	r1, #0
 8004f2c:	d044      	beq.n	8004fb8 <_free_r+0x90>
 8004f2e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f32:	9001      	str	r0, [sp, #4]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	f1a1 0404 	sub.w	r4, r1, #4
 8004f3a:	bfb8      	it	lt
 8004f3c:	18e4      	addlt	r4, r4, r3
 8004f3e:	f000 fcdf 	bl	8005900 <__malloc_lock>
 8004f42:	4a1e      	ldr	r2, [pc, #120]	; (8004fbc <_free_r+0x94>)
 8004f44:	9801      	ldr	r0, [sp, #4]
 8004f46:	6813      	ldr	r3, [r2, #0]
 8004f48:	b933      	cbnz	r3, 8004f58 <_free_r+0x30>
 8004f4a:	6063      	str	r3, [r4, #4]
 8004f4c:	6014      	str	r4, [r2, #0]
 8004f4e:	b003      	add	sp, #12
 8004f50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004f54:	f000 bcda 	b.w	800590c <__malloc_unlock>
 8004f58:	42a3      	cmp	r3, r4
 8004f5a:	d908      	bls.n	8004f6e <_free_r+0x46>
 8004f5c:	6825      	ldr	r5, [r4, #0]
 8004f5e:	1961      	adds	r1, r4, r5
 8004f60:	428b      	cmp	r3, r1
 8004f62:	bf01      	itttt	eq
 8004f64:	6819      	ldreq	r1, [r3, #0]
 8004f66:	685b      	ldreq	r3, [r3, #4]
 8004f68:	1949      	addeq	r1, r1, r5
 8004f6a:	6021      	streq	r1, [r4, #0]
 8004f6c:	e7ed      	b.n	8004f4a <_free_r+0x22>
 8004f6e:	461a      	mov	r2, r3
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	b10b      	cbz	r3, 8004f78 <_free_r+0x50>
 8004f74:	42a3      	cmp	r3, r4
 8004f76:	d9fa      	bls.n	8004f6e <_free_r+0x46>
 8004f78:	6811      	ldr	r1, [r2, #0]
 8004f7a:	1855      	adds	r5, r2, r1
 8004f7c:	42a5      	cmp	r5, r4
 8004f7e:	d10b      	bne.n	8004f98 <_free_r+0x70>
 8004f80:	6824      	ldr	r4, [r4, #0]
 8004f82:	4421      	add	r1, r4
 8004f84:	1854      	adds	r4, r2, r1
 8004f86:	42a3      	cmp	r3, r4
 8004f88:	6011      	str	r1, [r2, #0]
 8004f8a:	d1e0      	bne.n	8004f4e <_free_r+0x26>
 8004f8c:	681c      	ldr	r4, [r3, #0]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	6053      	str	r3, [r2, #4]
 8004f92:	4421      	add	r1, r4
 8004f94:	6011      	str	r1, [r2, #0]
 8004f96:	e7da      	b.n	8004f4e <_free_r+0x26>
 8004f98:	d902      	bls.n	8004fa0 <_free_r+0x78>
 8004f9a:	230c      	movs	r3, #12
 8004f9c:	6003      	str	r3, [r0, #0]
 8004f9e:	e7d6      	b.n	8004f4e <_free_r+0x26>
 8004fa0:	6825      	ldr	r5, [r4, #0]
 8004fa2:	1961      	adds	r1, r4, r5
 8004fa4:	428b      	cmp	r3, r1
 8004fa6:	bf04      	itt	eq
 8004fa8:	6819      	ldreq	r1, [r3, #0]
 8004faa:	685b      	ldreq	r3, [r3, #4]
 8004fac:	6063      	str	r3, [r4, #4]
 8004fae:	bf04      	itt	eq
 8004fb0:	1949      	addeq	r1, r1, r5
 8004fb2:	6021      	streq	r1, [r4, #0]
 8004fb4:	6054      	str	r4, [r2, #4]
 8004fb6:	e7ca      	b.n	8004f4e <_free_r+0x26>
 8004fb8:	b003      	add	sp, #12
 8004fba:	bd30      	pop	{r4, r5, pc}
 8004fbc:	2000020c 	.word	0x2000020c

08004fc0 <sbrk_aligned>:
 8004fc0:	b570      	push	{r4, r5, r6, lr}
 8004fc2:	4e0e      	ldr	r6, [pc, #56]	; (8004ffc <sbrk_aligned+0x3c>)
 8004fc4:	460c      	mov	r4, r1
 8004fc6:	6831      	ldr	r1, [r6, #0]
 8004fc8:	4605      	mov	r5, r0
 8004fca:	b911      	cbnz	r1, 8004fd2 <sbrk_aligned+0x12>
 8004fcc:	f000 f9e6 	bl	800539c <_sbrk_r>
 8004fd0:	6030      	str	r0, [r6, #0]
 8004fd2:	4621      	mov	r1, r4
 8004fd4:	4628      	mov	r0, r5
 8004fd6:	f000 f9e1 	bl	800539c <_sbrk_r>
 8004fda:	1c43      	adds	r3, r0, #1
 8004fdc:	d00a      	beq.n	8004ff4 <sbrk_aligned+0x34>
 8004fde:	1cc4      	adds	r4, r0, #3
 8004fe0:	f024 0403 	bic.w	r4, r4, #3
 8004fe4:	42a0      	cmp	r0, r4
 8004fe6:	d007      	beq.n	8004ff8 <sbrk_aligned+0x38>
 8004fe8:	1a21      	subs	r1, r4, r0
 8004fea:	4628      	mov	r0, r5
 8004fec:	f000 f9d6 	bl	800539c <_sbrk_r>
 8004ff0:	3001      	adds	r0, #1
 8004ff2:	d101      	bne.n	8004ff8 <sbrk_aligned+0x38>
 8004ff4:	f04f 34ff 	mov.w	r4, #4294967295
 8004ff8:	4620      	mov	r0, r4
 8004ffa:	bd70      	pop	{r4, r5, r6, pc}
 8004ffc:	20000210 	.word	0x20000210

08005000 <_malloc_r>:
 8005000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005004:	1ccd      	adds	r5, r1, #3
 8005006:	f025 0503 	bic.w	r5, r5, #3
 800500a:	3508      	adds	r5, #8
 800500c:	2d0c      	cmp	r5, #12
 800500e:	bf38      	it	cc
 8005010:	250c      	movcc	r5, #12
 8005012:	2d00      	cmp	r5, #0
 8005014:	4607      	mov	r7, r0
 8005016:	db01      	blt.n	800501c <_malloc_r+0x1c>
 8005018:	42a9      	cmp	r1, r5
 800501a:	d905      	bls.n	8005028 <_malloc_r+0x28>
 800501c:	230c      	movs	r3, #12
 800501e:	603b      	str	r3, [r7, #0]
 8005020:	2600      	movs	r6, #0
 8005022:	4630      	mov	r0, r6
 8005024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005028:	4e2e      	ldr	r6, [pc, #184]	; (80050e4 <_malloc_r+0xe4>)
 800502a:	f000 fc69 	bl	8005900 <__malloc_lock>
 800502e:	6833      	ldr	r3, [r6, #0]
 8005030:	461c      	mov	r4, r3
 8005032:	bb34      	cbnz	r4, 8005082 <_malloc_r+0x82>
 8005034:	4629      	mov	r1, r5
 8005036:	4638      	mov	r0, r7
 8005038:	f7ff ffc2 	bl	8004fc0 <sbrk_aligned>
 800503c:	1c43      	adds	r3, r0, #1
 800503e:	4604      	mov	r4, r0
 8005040:	d14d      	bne.n	80050de <_malloc_r+0xde>
 8005042:	6834      	ldr	r4, [r6, #0]
 8005044:	4626      	mov	r6, r4
 8005046:	2e00      	cmp	r6, #0
 8005048:	d140      	bne.n	80050cc <_malloc_r+0xcc>
 800504a:	6823      	ldr	r3, [r4, #0]
 800504c:	4631      	mov	r1, r6
 800504e:	4638      	mov	r0, r7
 8005050:	eb04 0803 	add.w	r8, r4, r3
 8005054:	f000 f9a2 	bl	800539c <_sbrk_r>
 8005058:	4580      	cmp	r8, r0
 800505a:	d13a      	bne.n	80050d2 <_malloc_r+0xd2>
 800505c:	6821      	ldr	r1, [r4, #0]
 800505e:	3503      	adds	r5, #3
 8005060:	1a6d      	subs	r5, r5, r1
 8005062:	f025 0503 	bic.w	r5, r5, #3
 8005066:	3508      	adds	r5, #8
 8005068:	2d0c      	cmp	r5, #12
 800506a:	bf38      	it	cc
 800506c:	250c      	movcc	r5, #12
 800506e:	4629      	mov	r1, r5
 8005070:	4638      	mov	r0, r7
 8005072:	f7ff ffa5 	bl	8004fc0 <sbrk_aligned>
 8005076:	3001      	adds	r0, #1
 8005078:	d02b      	beq.n	80050d2 <_malloc_r+0xd2>
 800507a:	6823      	ldr	r3, [r4, #0]
 800507c:	442b      	add	r3, r5
 800507e:	6023      	str	r3, [r4, #0]
 8005080:	e00e      	b.n	80050a0 <_malloc_r+0xa0>
 8005082:	6822      	ldr	r2, [r4, #0]
 8005084:	1b52      	subs	r2, r2, r5
 8005086:	d41e      	bmi.n	80050c6 <_malloc_r+0xc6>
 8005088:	2a0b      	cmp	r2, #11
 800508a:	d916      	bls.n	80050ba <_malloc_r+0xba>
 800508c:	1961      	adds	r1, r4, r5
 800508e:	42a3      	cmp	r3, r4
 8005090:	6025      	str	r5, [r4, #0]
 8005092:	bf18      	it	ne
 8005094:	6059      	strne	r1, [r3, #4]
 8005096:	6863      	ldr	r3, [r4, #4]
 8005098:	bf08      	it	eq
 800509a:	6031      	streq	r1, [r6, #0]
 800509c:	5162      	str	r2, [r4, r5]
 800509e:	604b      	str	r3, [r1, #4]
 80050a0:	4638      	mov	r0, r7
 80050a2:	f104 060b 	add.w	r6, r4, #11
 80050a6:	f000 fc31 	bl	800590c <__malloc_unlock>
 80050aa:	f026 0607 	bic.w	r6, r6, #7
 80050ae:	1d23      	adds	r3, r4, #4
 80050b0:	1af2      	subs	r2, r6, r3
 80050b2:	d0b6      	beq.n	8005022 <_malloc_r+0x22>
 80050b4:	1b9b      	subs	r3, r3, r6
 80050b6:	50a3      	str	r3, [r4, r2]
 80050b8:	e7b3      	b.n	8005022 <_malloc_r+0x22>
 80050ba:	6862      	ldr	r2, [r4, #4]
 80050bc:	42a3      	cmp	r3, r4
 80050be:	bf0c      	ite	eq
 80050c0:	6032      	streq	r2, [r6, #0]
 80050c2:	605a      	strne	r2, [r3, #4]
 80050c4:	e7ec      	b.n	80050a0 <_malloc_r+0xa0>
 80050c6:	4623      	mov	r3, r4
 80050c8:	6864      	ldr	r4, [r4, #4]
 80050ca:	e7b2      	b.n	8005032 <_malloc_r+0x32>
 80050cc:	4634      	mov	r4, r6
 80050ce:	6876      	ldr	r6, [r6, #4]
 80050d0:	e7b9      	b.n	8005046 <_malloc_r+0x46>
 80050d2:	230c      	movs	r3, #12
 80050d4:	603b      	str	r3, [r7, #0]
 80050d6:	4638      	mov	r0, r7
 80050d8:	f000 fc18 	bl	800590c <__malloc_unlock>
 80050dc:	e7a1      	b.n	8005022 <_malloc_r+0x22>
 80050de:	6025      	str	r5, [r4, #0]
 80050e0:	e7de      	b.n	80050a0 <_malloc_r+0xa0>
 80050e2:	bf00      	nop
 80050e4:	2000020c 	.word	0x2000020c

080050e8 <__sfputc_r>:
 80050e8:	6893      	ldr	r3, [r2, #8]
 80050ea:	3b01      	subs	r3, #1
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	b410      	push	{r4}
 80050f0:	6093      	str	r3, [r2, #8]
 80050f2:	da08      	bge.n	8005106 <__sfputc_r+0x1e>
 80050f4:	6994      	ldr	r4, [r2, #24]
 80050f6:	42a3      	cmp	r3, r4
 80050f8:	db01      	blt.n	80050fe <__sfputc_r+0x16>
 80050fa:	290a      	cmp	r1, #10
 80050fc:	d103      	bne.n	8005106 <__sfputc_r+0x1e>
 80050fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005102:	f000 b99f 	b.w	8005444 <__swbuf_r>
 8005106:	6813      	ldr	r3, [r2, #0]
 8005108:	1c58      	adds	r0, r3, #1
 800510a:	6010      	str	r0, [r2, #0]
 800510c:	7019      	strb	r1, [r3, #0]
 800510e:	4608      	mov	r0, r1
 8005110:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005114:	4770      	bx	lr

08005116 <__sfputs_r>:
 8005116:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005118:	4606      	mov	r6, r0
 800511a:	460f      	mov	r7, r1
 800511c:	4614      	mov	r4, r2
 800511e:	18d5      	adds	r5, r2, r3
 8005120:	42ac      	cmp	r4, r5
 8005122:	d101      	bne.n	8005128 <__sfputs_r+0x12>
 8005124:	2000      	movs	r0, #0
 8005126:	e007      	b.n	8005138 <__sfputs_r+0x22>
 8005128:	f814 1b01 	ldrb.w	r1, [r4], #1
 800512c:	463a      	mov	r2, r7
 800512e:	4630      	mov	r0, r6
 8005130:	f7ff ffda 	bl	80050e8 <__sfputc_r>
 8005134:	1c43      	adds	r3, r0, #1
 8005136:	d1f3      	bne.n	8005120 <__sfputs_r+0xa>
 8005138:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800513c <_vfiprintf_r>:
 800513c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005140:	460d      	mov	r5, r1
 8005142:	b09d      	sub	sp, #116	; 0x74
 8005144:	4614      	mov	r4, r2
 8005146:	4698      	mov	r8, r3
 8005148:	4606      	mov	r6, r0
 800514a:	b118      	cbz	r0, 8005154 <_vfiprintf_r+0x18>
 800514c:	6983      	ldr	r3, [r0, #24]
 800514e:	b90b      	cbnz	r3, 8005154 <_vfiprintf_r+0x18>
 8005150:	f7ff fa94 	bl	800467c <__sinit>
 8005154:	4b89      	ldr	r3, [pc, #548]	; (800537c <_vfiprintf_r+0x240>)
 8005156:	429d      	cmp	r5, r3
 8005158:	d11b      	bne.n	8005192 <_vfiprintf_r+0x56>
 800515a:	6875      	ldr	r5, [r6, #4]
 800515c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800515e:	07d9      	lsls	r1, r3, #31
 8005160:	d405      	bmi.n	800516e <_vfiprintf_r+0x32>
 8005162:	89ab      	ldrh	r3, [r5, #12]
 8005164:	059a      	lsls	r2, r3, #22
 8005166:	d402      	bmi.n	800516e <_vfiprintf_r+0x32>
 8005168:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800516a:	f7ff fb2a 	bl	80047c2 <__retarget_lock_acquire_recursive>
 800516e:	89ab      	ldrh	r3, [r5, #12]
 8005170:	071b      	lsls	r3, r3, #28
 8005172:	d501      	bpl.n	8005178 <_vfiprintf_r+0x3c>
 8005174:	692b      	ldr	r3, [r5, #16]
 8005176:	b9eb      	cbnz	r3, 80051b4 <_vfiprintf_r+0x78>
 8005178:	4629      	mov	r1, r5
 800517a:	4630      	mov	r0, r6
 800517c:	f000 f9c6 	bl	800550c <__swsetup_r>
 8005180:	b1c0      	cbz	r0, 80051b4 <_vfiprintf_r+0x78>
 8005182:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005184:	07dc      	lsls	r4, r3, #31
 8005186:	d50e      	bpl.n	80051a6 <_vfiprintf_r+0x6a>
 8005188:	f04f 30ff 	mov.w	r0, #4294967295
 800518c:	b01d      	add	sp, #116	; 0x74
 800518e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005192:	4b7b      	ldr	r3, [pc, #492]	; (8005380 <_vfiprintf_r+0x244>)
 8005194:	429d      	cmp	r5, r3
 8005196:	d101      	bne.n	800519c <_vfiprintf_r+0x60>
 8005198:	68b5      	ldr	r5, [r6, #8]
 800519a:	e7df      	b.n	800515c <_vfiprintf_r+0x20>
 800519c:	4b79      	ldr	r3, [pc, #484]	; (8005384 <_vfiprintf_r+0x248>)
 800519e:	429d      	cmp	r5, r3
 80051a0:	bf08      	it	eq
 80051a2:	68f5      	ldreq	r5, [r6, #12]
 80051a4:	e7da      	b.n	800515c <_vfiprintf_r+0x20>
 80051a6:	89ab      	ldrh	r3, [r5, #12]
 80051a8:	0598      	lsls	r0, r3, #22
 80051aa:	d4ed      	bmi.n	8005188 <_vfiprintf_r+0x4c>
 80051ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80051ae:	f7ff fb09 	bl	80047c4 <__retarget_lock_release_recursive>
 80051b2:	e7e9      	b.n	8005188 <_vfiprintf_r+0x4c>
 80051b4:	2300      	movs	r3, #0
 80051b6:	9309      	str	r3, [sp, #36]	; 0x24
 80051b8:	2320      	movs	r3, #32
 80051ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80051be:	f8cd 800c 	str.w	r8, [sp, #12]
 80051c2:	2330      	movs	r3, #48	; 0x30
 80051c4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005388 <_vfiprintf_r+0x24c>
 80051c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80051cc:	f04f 0901 	mov.w	r9, #1
 80051d0:	4623      	mov	r3, r4
 80051d2:	469a      	mov	sl, r3
 80051d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80051d8:	b10a      	cbz	r2, 80051de <_vfiprintf_r+0xa2>
 80051da:	2a25      	cmp	r2, #37	; 0x25
 80051dc:	d1f9      	bne.n	80051d2 <_vfiprintf_r+0x96>
 80051de:	ebba 0b04 	subs.w	fp, sl, r4
 80051e2:	d00b      	beq.n	80051fc <_vfiprintf_r+0xc0>
 80051e4:	465b      	mov	r3, fp
 80051e6:	4622      	mov	r2, r4
 80051e8:	4629      	mov	r1, r5
 80051ea:	4630      	mov	r0, r6
 80051ec:	f7ff ff93 	bl	8005116 <__sfputs_r>
 80051f0:	3001      	adds	r0, #1
 80051f2:	f000 80aa 	beq.w	800534a <_vfiprintf_r+0x20e>
 80051f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80051f8:	445a      	add	r2, fp
 80051fa:	9209      	str	r2, [sp, #36]	; 0x24
 80051fc:	f89a 3000 	ldrb.w	r3, [sl]
 8005200:	2b00      	cmp	r3, #0
 8005202:	f000 80a2 	beq.w	800534a <_vfiprintf_r+0x20e>
 8005206:	2300      	movs	r3, #0
 8005208:	f04f 32ff 	mov.w	r2, #4294967295
 800520c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005210:	f10a 0a01 	add.w	sl, sl, #1
 8005214:	9304      	str	r3, [sp, #16]
 8005216:	9307      	str	r3, [sp, #28]
 8005218:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800521c:	931a      	str	r3, [sp, #104]	; 0x68
 800521e:	4654      	mov	r4, sl
 8005220:	2205      	movs	r2, #5
 8005222:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005226:	4858      	ldr	r0, [pc, #352]	; (8005388 <_vfiprintf_r+0x24c>)
 8005228:	f7fb f802 	bl	8000230 <memchr>
 800522c:	9a04      	ldr	r2, [sp, #16]
 800522e:	b9d8      	cbnz	r0, 8005268 <_vfiprintf_r+0x12c>
 8005230:	06d1      	lsls	r1, r2, #27
 8005232:	bf44      	itt	mi
 8005234:	2320      	movmi	r3, #32
 8005236:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800523a:	0713      	lsls	r3, r2, #28
 800523c:	bf44      	itt	mi
 800523e:	232b      	movmi	r3, #43	; 0x2b
 8005240:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005244:	f89a 3000 	ldrb.w	r3, [sl]
 8005248:	2b2a      	cmp	r3, #42	; 0x2a
 800524a:	d015      	beq.n	8005278 <_vfiprintf_r+0x13c>
 800524c:	9a07      	ldr	r2, [sp, #28]
 800524e:	4654      	mov	r4, sl
 8005250:	2000      	movs	r0, #0
 8005252:	f04f 0c0a 	mov.w	ip, #10
 8005256:	4621      	mov	r1, r4
 8005258:	f811 3b01 	ldrb.w	r3, [r1], #1
 800525c:	3b30      	subs	r3, #48	; 0x30
 800525e:	2b09      	cmp	r3, #9
 8005260:	d94e      	bls.n	8005300 <_vfiprintf_r+0x1c4>
 8005262:	b1b0      	cbz	r0, 8005292 <_vfiprintf_r+0x156>
 8005264:	9207      	str	r2, [sp, #28]
 8005266:	e014      	b.n	8005292 <_vfiprintf_r+0x156>
 8005268:	eba0 0308 	sub.w	r3, r0, r8
 800526c:	fa09 f303 	lsl.w	r3, r9, r3
 8005270:	4313      	orrs	r3, r2
 8005272:	9304      	str	r3, [sp, #16]
 8005274:	46a2      	mov	sl, r4
 8005276:	e7d2      	b.n	800521e <_vfiprintf_r+0xe2>
 8005278:	9b03      	ldr	r3, [sp, #12]
 800527a:	1d19      	adds	r1, r3, #4
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	9103      	str	r1, [sp, #12]
 8005280:	2b00      	cmp	r3, #0
 8005282:	bfbb      	ittet	lt
 8005284:	425b      	neglt	r3, r3
 8005286:	f042 0202 	orrlt.w	r2, r2, #2
 800528a:	9307      	strge	r3, [sp, #28]
 800528c:	9307      	strlt	r3, [sp, #28]
 800528e:	bfb8      	it	lt
 8005290:	9204      	strlt	r2, [sp, #16]
 8005292:	7823      	ldrb	r3, [r4, #0]
 8005294:	2b2e      	cmp	r3, #46	; 0x2e
 8005296:	d10c      	bne.n	80052b2 <_vfiprintf_r+0x176>
 8005298:	7863      	ldrb	r3, [r4, #1]
 800529a:	2b2a      	cmp	r3, #42	; 0x2a
 800529c:	d135      	bne.n	800530a <_vfiprintf_r+0x1ce>
 800529e:	9b03      	ldr	r3, [sp, #12]
 80052a0:	1d1a      	adds	r2, r3, #4
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	9203      	str	r2, [sp, #12]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	bfb8      	it	lt
 80052aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80052ae:	3402      	adds	r4, #2
 80052b0:	9305      	str	r3, [sp, #20]
 80052b2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005398 <_vfiprintf_r+0x25c>
 80052b6:	7821      	ldrb	r1, [r4, #0]
 80052b8:	2203      	movs	r2, #3
 80052ba:	4650      	mov	r0, sl
 80052bc:	f7fa ffb8 	bl	8000230 <memchr>
 80052c0:	b140      	cbz	r0, 80052d4 <_vfiprintf_r+0x198>
 80052c2:	2340      	movs	r3, #64	; 0x40
 80052c4:	eba0 000a 	sub.w	r0, r0, sl
 80052c8:	fa03 f000 	lsl.w	r0, r3, r0
 80052cc:	9b04      	ldr	r3, [sp, #16]
 80052ce:	4303      	orrs	r3, r0
 80052d0:	3401      	adds	r4, #1
 80052d2:	9304      	str	r3, [sp, #16]
 80052d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052d8:	482c      	ldr	r0, [pc, #176]	; (800538c <_vfiprintf_r+0x250>)
 80052da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80052de:	2206      	movs	r2, #6
 80052e0:	f7fa ffa6 	bl	8000230 <memchr>
 80052e4:	2800      	cmp	r0, #0
 80052e6:	d03f      	beq.n	8005368 <_vfiprintf_r+0x22c>
 80052e8:	4b29      	ldr	r3, [pc, #164]	; (8005390 <_vfiprintf_r+0x254>)
 80052ea:	bb1b      	cbnz	r3, 8005334 <_vfiprintf_r+0x1f8>
 80052ec:	9b03      	ldr	r3, [sp, #12]
 80052ee:	3307      	adds	r3, #7
 80052f0:	f023 0307 	bic.w	r3, r3, #7
 80052f4:	3308      	adds	r3, #8
 80052f6:	9303      	str	r3, [sp, #12]
 80052f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052fa:	443b      	add	r3, r7
 80052fc:	9309      	str	r3, [sp, #36]	; 0x24
 80052fe:	e767      	b.n	80051d0 <_vfiprintf_r+0x94>
 8005300:	fb0c 3202 	mla	r2, ip, r2, r3
 8005304:	460c      	mov	r4, r1
 8005306:	2001      	movs	r0, #1
 8005308:	e7a5      	b.n	8005256 <_vfiprintf_r+0x11a>
 800530a:	2300      	movs	r3, #0
 800530c:	3401      	adds	r4, #1
 800530e:	9305      	str	r3, [sp, #20]
 8005310:	4619      	mov	r1, r3
 8005312:	f04f 0c0a 	mov.w	ip, #10
 8005316:	4620      	mov	r0, r4
 8005318:	f810 2b01 	ldrb.w	r2, [r0], #1
 800531c:	3a30      	subs	r2, #48	; 0x30
 800531e:	2a09      	cmp	r2, #9
 8005320:	d903      	bls.n	800532a <_vfiprintf_r+0x1ee>
 8005322:	2b00      	cmp	r3, #0
 8005324:	d0c5      	beq.n	80052b2 <_vfiprintf_r+0x176>
 8005326:	9105      	str	r1, [sp, #20]
 8005328:	e7c3      	b.n	80052b2 <_vfiprintf_r+0x176>
 800532a:	fb0c 2101 	mla	r1, ip, r1, r2
 800532e:	4604      	mov	r4, r0
 8005330:	2301      	movs	r3, #1
 8005332:	e7f0      	b.n	8005316 <_vfiprintf_r+0x1da>
 8005334:	ab03      	add	r3, sp, #12
 8005336:	9300      	str	r3, [sp, #0]
 8005338:	462a      	mov	r2, r5
 800533a:	4b16      	ldr	r3, [pc, #88]	; (8005394 <_vfiprintf_r+0x258>)
 800533c:	a904      	add	r1, sp, #16
 800533e:	4630      	mov	r0, r6
 8005340:	f7fd fe48 	bl	8002fd4 <_printf_float>
 8005344:	4607      	mov	r7, r0
 8005346:	1c78      	adds	r0, r7, #1
 8005348:	d1d6      	bne.n	80052f8 <_vfiprintf_r+0x1bc>
 800534a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800534c:	07d9      	lsls	r1, r3, #31
 800534e:	d405      	bmi.n	800535c <_vfiprintf_r+0x220>
 8005350:	89ab      	ldrh	r3, [r5, #12]
 8005352:	059a      	lsls	r2, r3, #22
 8005354:	d402      	bmi.n	800535c <_vfiprintf_r+0x220>
 8005356:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005358:	f7ff fa34 	bl	80047c4 <__retarget_lock_release_recursive>
 800535c:	89ab      	ldrh	r3, [r5, #12]
 800535e:	065b      	lsls	r3, r3, #25
 8005360:	f53f af12 	bmi.w	8005188 <_vfiprintf_r+0x4c>
 8005364:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005366:	e711      	b.n	800518c <_vfiprintf_r+0x50>
 8005368:	ab03      	add	r3, sp, #12
 800536a:	9300      	str	r3, [sp, #0]
 800536c:	462a      	mov	r2, r5
 800536e:	4b09      	ldr	r3, [pc, #36]	; (8005394 <_vfiprintf_r+0x258>)
 8005370:	a904      	add	r1, sp, #16
 8005372:	4630      	mov	r0, r6
 8005374:	f7fe f8d2 	bl	800351c <_printf_i>
 8005378:	e7e4      	b.n	8005344 <_vfiprintf_r+0x208>
 800537a:	bf00      	nop
 800537c:	08005cac 	.word	0x08005cac
 8005380:	08005ccc 	.word	0x08005ccc
 8005384:	08005c8c 	.word	0x08005c8c
 8005388:	08005e44 	.word	0x08005e44
 800538c:	08005e4e 	.word	0x08005e4e
 8005390:	08002fd5 	.word	0x08002fd5
 8005394:	08005117 	.word	0x08005117
 8005398:	08005e4a 	.word	0x08005e4a

0800539c <_sbrk_r>:
 800539c:	b538      	push	{r3, r4, r5, lr}
 800539e:	4d06      	ldr	r5, [pc, #24]	; (80053b8 <_sbrk_r+0x1c>)
 80053a0:	2300      	movs	r3, #0
 80053a2:	4604      	mov	r4, r0
 80053a4:	4608      	mov	r0, r1
 80053a6:	602b      	str	r3, [r5, #0]
 80053a8:	f7fc fa1c 	bl	80017e4 <_sbrk>
 80053ac:	1c43      	adds	r3, r0, #1
 80053ae:	d102      	bne.n	80053b6 <_sbrk_r+0x1a>
 80053b0:	682b      	ldr	r3, [r5, #0]
 80053b2:	b103      	cbz	r3, 80053b6 <_sbrk_r+0x1a>
 80053b4:	6023      	str	r3, [r4, #0]
 80053b6:	bd38      	pop	{r3, r4, r5, pc}
 80053b8:	20000214 	.word	0x20000214

080053bc <__sread>:
 80053bc:	b510      	push	{r4, lr}
 80053be:	460c      	mov	r4, r1
 80053c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053c4:	f000 faa8 	bl	8005918 <_read_r>
 80053c8:	2800      	cmp	r0, #0
 80053ca:	bfab      	itete	ge
 80053cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80053ce:	89a3      	ldrhlt	r3, [r4, #12]
 80053d0:	181b      	addge	r3, r3, r0
 80053d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80053d6:	bfac      	ite	ge
 80053d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80053da:	81a3      	strhlt	r3, [r4, #12]
 80053dc:	bd10      	pop	{r4, pc}

080053de <__swrite>:
 80053de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053e2:	461f      	mov	r7, r3
 80053e4:	898b      	ldrh	r3, [r1, #12]
 80053e6:	05db      	lsls	r3, r3, #23
 80053e8:	4605      	mov	r5, r0
 80053ea:	460c      	mov	r4, r1
 80053ec:	4616      	mov	r6, r2
 80053ee:	d505      	bpl.n	80053fc <__swrite+0x1e>
 80053f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053f4:	2302      	movs	r3, #2
 80053f6:	2200      	movs	r2, #0
 80053f8:	f000 f9f8 	bl	80057ec <_lseek_r>
 80053fc:	89a3      	ldrh	r3, [r4, #12]
 80053fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005402:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005406:	81a3      	strh	r3, [r4, #12]
 8005408:	4632      	mov	r2, r6
 800540a:	463b      	mov	r3, r7
 800540c:	4628      	mov	r0, r5
 800540e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005412:	f000 b869 	b.w	80054e8 <_write_r>

08005416 <__sseek>:
 8005416:	b510      	push	{r4, lr}
 8005418:	460c      	mov	r4, r1
 800541a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800541e:	f000 f9e5 	bl	80057ec <_lseek_r>
 8005422:	1c43      	adds	r3, r0, #1
 8005424:	89a3      	ldrh	r3, [r4, #12]
 8005426:	bf15      	itete	ne
 8005428:	6560      	strne	r0, [r4, #84]	; 0x54
 800542a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800542e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005432:	81a3      	strheq	r3, [r4, #12]
 8005434:	bf18      	it	ne
 8005436:	81a3      	strhne	r3, [r4, #12]
 8005438:	bd10      	pop	{r4, pc}

0800543a <__sclose>:
 800543a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800543e:	f000 b8f1 	b.w	8005624 <_close_r>
	...

08005444 <__swbuf_r>:
 8005444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005446:	460e      	mov	r6, r1
 8005448:	4614      	mov	r4, r2
 800544a:	4605      	mov	r5, r0
 800544c:	b118      	cbz	r0, 8005456 <__swbuf_r+0x12>
 800544e:	6983      	ldr	r3, [r0, #24]
 8005450:	b90b      	cbnz	r3, 8005456 <__swbuf_r+0x12>
 8005452:	f7ff f913 	bl	800467c <__sinit>
 8005456:	4b21      	ldr	r3, [pc, #132]	; (80054dc <__swbuf_r+0x98>)
 8005458:	429c      	cmp	r4, r3
 800545a:	d12b      	bne.n	80054b4 <__swbuf_r+0x70>
 800545c:	686c      	ldr	r4, [r5, #4]
 800545e:	69a3      	ldr	r3, [r4, #24]
 8005460:	60a3      	str	r3, [r4, #8]
 8005462:	89a3      	ldrh	r3, [r4, #12]
 8005464:	071a      	lsls	r2, r3, #28
 8005466:	d52f      	bpl.n	80054c8 <__swbuf_r+0x84>
 8005468:	6923      	ldr	r3, [r4, #16]
 800546a:	b36b      	cbz	r3, 80054c8 <__swbuf_r+0x84>
 800546c:	6923      	ldr	r3, [r4, #16]
 800546e:	6820      	ldr	r0, [r4, #0]
 8005470:	1ac0      	subs	r0, r0, r3
 8005472:	6963      	ldr	r3, [r4, #20]
 8005474:	b2f6      	uxtb	r6, r6
 8005476:	4283      	cmp	r3, r0
 8005478:	4637      	mov	r7, r6
 800547a:	dc04      	bgt.n	8005486 <__swbuf_r+0x42>
 800547c:	4621      	mov	r1, r4
 800547e:	4628      	mov	r0, r5
 8005480:	f000 f966 	bl	8005750 <_fflush_r>
 8005484:	bb30      	cbnz	r0, 80054d4 <__swbuf_r+0x90>
 8005486:	68a3      	ldr	r3, [r4, #8]
 8005488:	3b01      	subs	r3, #1
 800548a:	60a3      	str	r3, [r4, #8]
 800548c:	6823      	ldr	r3, [r4, #0]
 800548e:	1c5a      	adds	r2, r3, #1
 8005490:	6022      	str	r2, [r4, #0]
 8005492:	701e      	strb	r6, [r3, #0]
 8005494:	6963      	ldr	r3, [r4, #20]
 8005496:	3001      	adds	r0, #1
 8005498:	4283      	cmp	r3, r0
 800549a:	d004      	beq.n	80054a6 <__swbuf_r+0x62>
 800549c:	89a3      	ldrh	r3, [r4, #12]
 800549e:	07db      	lsls	r3, r3, #31
 80054a0:	d506      	bpl.n	80054b0 <__swbuf_r+0x6c>
 80054a2:	2e0a      	cmp	r6, #10
 80054a4:	d104      	bne.n	80054b0 <__swbuf_r+0x6c>
 80054a6:	4621      	mov	r1, r4
 80054a8:	4628      	mov	r0, r5
 80054aa:	f000 f951 	bl	8005750 <_fflush_r>
 80054ae:	b988      	cbnz	r0, 80054d4 <__swbuf_r+0x90>
 80054b0:	4638      	mov	r0, r7
 80054b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054b4:	4b0a      	ldr	r3, [pc, #40]	; (80054e0 <__swbuf_r+0x9c>)
 80054b6:	429c      	cmp	r4, r3
 80054b8:	d101      	bne.n	80054be <__swbuf_r+0x7a>
 80054ba:	68ac      	ldr	r4, [r5, #8]
 80054bc:	e7cf      	b.n	800545e <__swbuf_r+0x1a>
 80054be:	4b09      	ldr	r3, [pc, #36]	; (80054e4 <__swbuf_r+0xa0>)
 80054c0:	429c      	cmp	r4, r3
 80054c2:	bf08      	it	eq
 80054c4:	68ec      	ldreq	r4, [r5, #12]
 80054c6:	e7ca      	b.n	800545e <__swbuf_r+0x1a>
 80054c8:	4621      	mov	r1, r4
 80054ca:	4628      	mov	r0, r5
 80054cc:	f000 f81e 	bl	800550c <__swsetup_r>
 80054d0:	2800      	cmp	r0, #0
 80054d2:	d0cb      	beq.n	800546c <__swbuf_r+0x28>
 80054d4:	f04f 37ff 	mov.w	r7, #4294967295
 80054d8:	e7ea      	b.n	80054b0 <__swbuf_r+0x6c>
 80054da:	bf00      	nop
 80054dc:	08005cac 	.word	0x08005cac
 80054e0:	08005ccc 	.word	0x08005ccc
 80054e4:	08005c8c 	.word	0x08005c8c

080054e8 <_write_r>:
 80054e8:	b538      	push	{r3, r4, r5, lr}
 80054ea:	4d07      	ldr	r5, [pc, #28]	; (8005508 <_write_r+0x20>)
 80054ec:	4604      	mov	r4, r0
 80054ee:	4608      	mov	r0, r1
 80054f0:	4611      	mov	r1, r2
 80054f2:	2200      	movs	r2, #0
 80054f4:	602a      	str	r2, [r5, #0]
 80054f6:	461a      	mov	r2, r3
 80054f8:	f7fc f923 	bl	8001742 <_write>
 80054fc:	1c43      	adds	r3, r0, #1
 80054fe:	d102      	bne.n	8005506 <_write_r+0x1e>
 8005500:	682b      	ldr	r3, [r5, #0]
 8005502:	b103      	cbz	r3, 8005506 <_write_r+0x1e>
 8005504:	6023      	str	r3, [r4, #0]
 8005506:	bd38      	pop	{r3, r4, r5, pc}
 8005508:	20000214 	.word	0x20000214

0800550c <__swsetup_r>:
 800550c:	4b32      	ldr	r3, [pc, #200]	; (80055d8 <__swsetup_r+0xcc>)
 800550e:	b570      	push	{r4, r5, r6, lr}
 8005510:	681d      	ldr	r5, [r3, #0]
 8005512:	4606      	mov	r6, r0
 8005514:	460c      	mov	r4, r1
 8005516:	b125      	cbz	r5, 8005522 <__swsetup_r+0x16>
 8005518:	69ab      	ldr	r3, [r5, #24]
 800551a:	b913      	cbnz	r3, 8005522 <__swsetup_r+0x16>
 800551c:	4628      	mov	r0, r5
 800551e:	f7ff f8ad 	bl	800467c <__sinit>
 8005522:	4b2e      	ldr	r3, [pc, #184]	; (80055dc <__swsetup_r+0xd0>)
 8005524:	429c      	cmp	r4, r3
 8005526:	d10f      	bne.n	8005548 <__swsetup_r+0x3c>
 8005528:	686c      	ldr	r4, [r5, #4]
 800552a:	89a3      	ldrh	r3, [r4, #12]
 800552c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005530:	0719      	lsls	r1, r3, #28
 8005532:	d42c      	bmi.n	800558e <__swsetup_r+0x82>
 8005534:	06dd      	lsls	r5, r3, #27
 8005536:	d411      	bmi.n	800555c <__swsetup_r+0x50>
 8005538:	2309      	movs	r3, #9
 800553a:	6033      	str	r3, [r6, #0]
 800553c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005540:	81a3      	strh	r3, [r4, #12]
 8005542:	f04f 30ff 	mov.w	r0, #4294967295
 8005546:	e03e      	b.n	80055c6 <__swsetup_r+0xba>
 8005548:	4b25      	ldr	r3, [pc, #148]	; (80055e0 <__swsetup_r+0xd4>)
 800554a:	429c      	cmp	r4, r3
 800554c:	d101      	bne.n	8005552 <__swsetup_r+0x46>
 800554e:	68ac      	ldr	r4, [r5, #8]
 8005550:	e7eb      	b.n	800552a <__swsetup_r+0x1e>
 8005552:	4b24      	ldr	r3, [pc, #144]	; (80055e4 <__swsetup_r+0xd8>)
 8005554:	429c      	cmp	r4, r3
 8005556:	bf08      	it	eq
 8005558:	68ec      	ldreq	r4, [r5, #12]
 800555a:	e7e6      	b.n	800552a <__swsetup_r+0x1e>
 800555c:	0758      	lsls	r0, r3, #29
 800555e:	d512      	bpl.n	8005586 <__swsetup_r+0x7a>
 8005560:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005562:	b141      	cbz	r1, 8005576 <__swsetup_r+0x6a>
 8005564:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005568:	4299      	cmp	r1, r3
 800556a:	d002      	beq.n	8005572 <__swsetup_r+0x66>
 800556c:	4630      	mov	r0, r6
 800556e:	f7ff fcdb 	bl	8004f28 <_free_r>
 8005572:	2300      	movs	r3, #0
 8005574:	6363      	str	r3, [r4, #52]	; 0x34
 8005576:	89a3      	ldrh	r3, [r4, #12]
 8005578:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800557c:	81a3      	strh	r3, [r4, #12]
 800557e:	2300      	movs	r3, #0
 8005580:	6063      	str	r3, [r4, #4]
 8005582:	6923      	ldr	r3, [r4, #16]
 8005584:	6023      	str	r3, [r4, #0]
 8005586:	89a3      	ldrh	r3, [r4, #12]
 8005588:	f043 0308 	orr.w	r3, r3, #8
 800558c:	81a3      	strh	r3, [r4, #12]
 800558e:	6923      	ldr	r3, [r4, #16]
 8005590:	b94b      	cbnz	r3, 80055a6 <__swsetup_r+0x9a>
 8005592:	89a3      	ldrh	r3, [r4, #12]
 8005594:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005598:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800559c:	d003      	beq.n	80055a6 <__swsetup_r+0x9a>
 800559e:	4621      	mov	r1, r4
 80055a0:	4630      	mov	r0, r6
 80055a2:	f000 f95b 	bl	800585c <__smakebuf_r>
 80055a6:	89a0      	ldrh	r0, [r4, #12]
 80055a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80055ac:	f010 0301 	ands.w	r3, r0, #1
 80055b0:	d00a      	beq.n	80055c8 <__swsetup_r+0xbc>
 80055b2:	2300      	movs	r3, #0
 80055b4:	60a3      	str	r3, [r4, #8]
 80055b6:	6963      	ldr	r3, [r4, #20]
 80055b8:	425b      	negs	r3, r3
 80055ba:	61a3      	str	r3, [r4, #24]
 80055bc:	6923      	ldr	r3, [r4, #16]
 80055be:	b943      	cbnz	r3, 80055d2 <__swsetup_r+0xc6>
 80055c0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80055c4:	d1ba      	bne.n	800553c <__swsetup_r+0x30>
 80055c6:	bd70      	pop	{r4, r5, r6, pc}
 80055c8:	0781      	lsls	r1, r0, #30
 80055ca:	bf58      	it	pl
 80055cc:	6963      	ldrpl	r3, [r4, #20]
 80055ce:	60a3      	str	r3, [r4, #8]
 80055d0:	e7f4      	b.n	80055bc <__swsetup_r+0xb0>
 80055d2:	2000      	movs	r0, #0
 80055d4:	e7f7      	b.n	80055c6 <__swsetup_r+0xba>
 80055d6:	bf00      	nop
 80055d8:	2000000c 	.word	0x2000000c
 80055dc:	08005cac 	.word	0x08005cac
 80055e0:	08005ccc 	.word	0x08005ccc
 80055e4:	08005c8c 	.word	0x08005c8c

080055e8 <__assert_func>:
 80055e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80055ea:	4614      	mov	r4, r2
 80055ec:	461a      	mov	r2, r3
 80055ee:	4b09      	ldr	r3, [pc, #36]	; (8005614 <__assert_func+0x2c>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4605      	mov	r5, r0
 80055f4:	68d8      	ldr	r0, [r3, #12]
 80055f6:	b14c      	cbz	r4, 800560c <__assert_func+0x24>
 80055f8:	4b07      	ldr	r3, [pc, #28]	; (8005618 <__assert_func+0x30>)
 80055fa:	9100      	str	r1, [sp, #0]
 80055fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005600:	4906      	ldr	r1, [pc, #24]	; (800561c <__assert_func+0x34>)
 8005602:	462b      	mov	r3, r5
 8005604:	f000 f8e0 	bl	80057c8 <fiprintf>
 8005608:	f000 f9a5 	bl	8005956 <abort>
 800560c:	4b04      	ldr	r3, [pc, #16]	; (8005620 <__assert_func+0x38>)
 800560e:	461c      	mov	r4, r3
 8005610:	e7f3      	b.n	80055fa <__assert_func+0x12>
 8005612:	bf00      	nop
 8005614:	2000000c 	.word	0x2000000c
 8005618:	08005e55 	.word	0x08005e55
 800561c:	08005e62 	.word	0x08005e62
 8005620:	08005e90 	.word	0x08005e90

08005624 <_close_r>:
 8005624:	b538      	push	{r3, r4, r5, lr}
 8005626:	4d06      	ldr	r5, [pc, #24]	; (8005640 <_close_r+0x1c>)
 8005628:	2300      	movs	r3, #0
 800562a:	4604      	mov	r4, r0
 800562c:	4608      	mov	r0, r1
 800562e:	602b      	str	r3, [r5, #0]
 8005630:	f7fc f8a3 	bl	800177a <_close>
 8005634:	1c43      	adds	r3, r0, #1
 8005636:	d102      	bne.n	800563e <_close_r+0x1a>
 8005638:	682b      	ldr	r3, [r5, #0]
 800563a:	b103      	cbz	r3, 800563e <_close_r+0x1a>
 800563c:	6023      	str	r3, [r4, #0]
 800563e:	bd38      	pop	{r3, r4, r5, pc}
 8005640:	20000214 	.word	0x20000214

08005644 <__sflush_r>:
 8005644:	898a      	ldrh	r2, [r1, #12]
 8005646:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800564a:	4605      	mov	r5, r0
 800564c:	0710      	lsls	r0, r2, #28
 800564e:	460c      	mov	r4, r1
 8005650:	d458      	bmi.n	8005704 <__sflush_r+0xc0>
 8005652:	684b      	ldr	r3, [r1, #4]
 8005654:	2b00      	cmp	r3, #0
 8005656:	dc05      	bgt.n	8005664 <__sflush_r+0x20>
 8005658:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800565a:	2b00      	cmp	r3, #0
 800565c:	dc02      	bgt.n	8005664 <__sflush_r+0x20>
 800565e:	2000      	movs	r0, #0
 8005660:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005664:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005666:	2e00      	cmp	r6, #0
 8005668:	d0f9      	beq.n	800565e <__sflush_r+0x1a>
 800566a:	2300      	movs	r3, #0
 800566c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005670:	682f      	ldr	r7, [r5, #0]
 8005672:	602b      	str	r3, [r5, #0]
 8005674:	d032      	beq.n	80056dc <__sflush_r+0x98>
 8005676:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005678:	89a3      	ldrh	r3, [r4, #12]
 800567a:	075a      	lsls	r2, r3, #29
 800567c:	d505      	bpl.n	800568a <__sflush_r+0x46>
 800567e:	6863      	ldr	r3, [r4, #4]
 8005680:	1ac0      	subs	r0, r0, r3
 8005682:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005684:	b10b      	cbz	r3, 800568a <__sflush_r+0x46>
 8005686:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005688:	1ac0      	subs	r0, r0, r3
 800568a:	2300      	movs	r3, #0
 800568c:	4602      	mov	r2, r0
 800568e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005690:	6a21      	ldr	r1, [r4, #32]
 8005692:	4628      	mov	r0, r5
 8005694:	47b0      	blx	r6
 8005696:	1c43      	adds	r3, r0, #1
 8005698:	89a3      	ldrh	r3, [r4, #12]
 800569a:	d106      	bne.n	80056aa <__sflush_r+0x66>
 800569c:	6829      	ldr	r1, [r5, #0]
 800569e:	291d      	cmp	r1, #29
 80056a0:	d82c      	bhi.n	80056fc <__sflush_r+0xb8>
 80056a2:	4a2a      	ldr	r2, [pc, #168]	; (800574c <__sflush_r+0x108>)
 80056a4:	40ca      	lsrs	r2, r1
 80056a6:	07d6      	lsls	r6, r2, #31
 80056a8:	d528      	bpl.n	80056fc <__sflush_r+0xb8>
 80056aa:	2200      	movs	r2, #0
 80056ac:	6062      	str	r2, [r4, #4]
 80056ae:	04d9      	lsls	r1, r3, #19
 80056b0:	6922      	ldr	r2, [r4, #16]
 80056b2:	6022      	str	r2, [r4, #0]
 80056b4:	d504      	bpl.n	80056c0 <__sflush_r+0x7c>
 80056b6:	1c42      	adds	r2, r0, #1
 80056b8:	d101      	bne.n	80056be <__sflush_r+0x7a>
 80056ba:	682b      	ldr	r3, [r5, #0]
 80056bc:	b903      	cbnz	r3, 80056c0 <__sflush_r+0x7c>
 80056be:	6560      	str	r0, [r4, #84]	; 0x54
 80056c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80056c2:	602f      	str	r7, [r5, #0]
 80056c4:	2900      	cmp	r1, #0
 80056c6:	d0ca      	beq.n	800565e <__sflush_r+0x1a>
 80056c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80056cc:	4299      	cmp	r1, r3
 80056ce:	d002      	beq.n	80056d6 <__sflush_r+0x92>
 80056d0:	4628      	mov	r0, r5
 80056d2:	f7ff fc29 	bl	8004f28 <_free_r>
 80056d6:	2000      	movs	r0, #0
 80056d8:	6360      	str	r0, [r4, #52]	; 0x34
 80056da:	e7c1      	b.n	8005660 <__sflush_r+0x1c>
 80056dc:	6a21      	ldr	r1, [r4, #32]
 80056de:	2301      	movs	r3, #1
 80056e0:	4628      	mov	r0, r5
 80056e2:	47b0      	blx	r6
 80056e4:	1c41      	adds	r1, r0, #1
 80056e6:	d1c7      	bne.n	8005678 <__sflush_r+0x34>
 80056e8:	682b      	ldr	r3, [r5, #0]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d0c4      	beq.n	8005678 <__sflush_r+0x34>
 80056ee:	2b1d      	cmp	r3, #29
 80056f0:	d001      	beq.n	80056f6 <__sflush_r+0xb2>
 80056f2:	2b16      	cmp	r3, #22
 80056f4:	d101      	bne.n	80056fa <__sflush_r+0xb6>
 80056f6:	602f      	str	r7, [r5, #0]
 80056f8:	e7b1      	b.n	800565e <__sflush_r+0x1a>
 80056fa:	89a3      	ldrh	r3, [r4, #12]
 80056fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005700:	81a3      	strh	r3, [r4, #12]
 8005702:	e7ad      	b.n	8005660 <__sflush_r+0x1c>
 8005704:	690f      	ldr	r7, [r1, #16]
 8005706:	2f00      	cmp	r7, #0
 8005708:	d0a9      	beq.n	800565e <__sflush_r+0x1a>
 800570a:	0793      	lsls	r3, r2, #30
 800570c:	680e      	ldr	r6, [r1, #0]
 800570e:	bf08      	it	eq
 8005710:	694b      	ldreq	r3, [r1, #20]
 8005712:	600f      	str	r7, [r1, #0]
 8005714:	bf18      	it	ne
 8005716:	2300      	movne	r3, #0
 8005718:	eba6 0807 	sub.w	r8, r6, r7
 800571c:	608b      	str	r3, [r1, #8]
 800571e:	f1b8 0f00 	cmp.w	r8, #0
 8005722:	dd9c      	ble.n	800565e <__sflush_r+0x1a>
 8005724:	6a21      	ldr	r1, [r4, #32]
 8005726:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005728:	4643      	mov	r3, r8
 800572a:	463a      	mov	r2, r7
 800572c:	4628      	mov	r0, r5
 800572e:	47b0      	blx	r6
 8005730:	2800      	cmp	r0, #0
 8005732:	dc06      	bgt.n	8005742 <__sflush_r+0xfe>
 8005734:	89a3      	ldrh	r3, [r4, #12]
 8005736:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800573a:	81a3      	strh	r3, [r4, #12]
 800573c:	f04f 30ff 	mov.w	r0, #4294967295
 8005740:	e78e      	b.n	8005660 <__sflush_r+0x1c>
 8005742:	4407      	add	r7, r0
 8005744:	eba8 0800 	sub.w	r8, r8, r0
 8005748:	e7e9      	b.n	800571e <__sflush_r+0xda>
 800574a:	bf00      	nop
 800574c:	20400001 	.word	0x20400001

08005750 <_fflush_r>:
 8005750:	b538      	push	{r3, r4, r5, lr}
 8005752:	690b      	ldr	r3, [r1, #16]
 8005754:	4605      	mov	r5, r0
 8005756:	460c      	mov	r4, r1
 8005758:	b913      	cbnz	r3, 8005760 <_fflush_r+0x10>
 800575a:	2500      	movs	r5, #0
 800575c:	4628      	mov	r0, r5
 800575e:	bd38      	pop	{r3, r4, r5, pc}
 8005760:	b118      	cbz	r0, 800576a <_fflush_r+0x1a>
 8005762:	6983      	ldr	r3, [r0, #24]
 8005764:	b90b      	cbnz	r3, 800576a <_fflush_r+0x1a>
 8005766:	f7fe ff89 	bl	800467c <__sinit>
 800576a:	4b14      	ldr	r3, [pc, #80]	; (80057bc <_fflush_r+0x6c>)
 800576c:	429c      	cmp	r4, r3
 800576e:	d11b      	bne.n	80057a8 <_fflush_r+0x58>
 8005770:	686c      	ldr	r4, [r5, #4]
 8005772:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d0ef      	beq.n	800575a <_fflush_r+0xa>
 800577a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800577c:	07d0      	lsls	r0, r2, #31
 800577e:	d404      	bmi.n	800578a <_fflush_r+0x3a>
 8005780:	0599      	lsls	r1, r3, #22
 8005782:	d402      	bmi.n	800578a <_fflush_r+0x3a>
 8005784:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005786:	f7ff f81c 	bl	80047c2 <__retarget_lock_acquire_recursive>
 800578a:	4628      	mov	r0, r5
 800578c:	4621      	mov	r1, r4
 800578e:	f7ff ff59 	bl	8005644 <__sflush_r>
 8005792:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005794:	07da      	lsls	r2, r3, #31
 8005796:	4605      	mov	r5, r0
 8005798:	d4e0      	bmi.n	800575c <_fflush_r+0xc>
 800579a:	89a3      	ldrh	r3, [r4, #12]
 800579c:	059b      	lsls	r3, r3, #22
 800579e:	d4dd      	bmi.n	800575c <_fflush_r+0xc>
 80057a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80057a2:	f7ff f80f 	bl	80047c4 <__retarget_lock_release_recursive>
 80057a6:	e7d9      	b.n	800575c <_fflush_r+0xc>
 80057a8:	4b05      	ldr	r3, [pc, #20]	; (80057c0 <_fflush_r+0x70>)
 80057aa:	429c      	cmp	r4, r3
 80057ac:	d101      	bne.n	80057b2 <_fflush_r+0x62>
 80057ae:	68ac      	ldr	r4, [r5, #8]
 80057b0:	e7df      	b.n	8005772 <_fflush_r+0x22>
 80057b2:	4b04      	ldr	r3, [pc, #16]	; (80057c4 <_fflush_r+0x74>)
 80057b4:	429c      	cmp	r4, r3
 80057b6:	bf08      	it	eq
 80057b8:	68ec      	ldreq	r4, [r5, #12]
 80057ba:	e7da      	b.n	8005772 <_fflush_r+0x22>
 80057bc:	08005cac 	.word	0x08005cac
 80057c0:	08005ccc 	.word	0x08005ccc
 80057c4:	08005c8c 	.word	0x08005c8c

080057c8 <fiprintf>:
 80057c8:	b40e      	push	{r1, r2, r3}
 80057ca:	b503      	push	{r0, r1, lr}
 80057cc:	4601      	mov	r1, r0
 80057ce:	ab03      	add	r3, sp, #12
 80057d0:	4805      	ldr	r0, [pc, #20]	; (80057e8 <fiprintf+0x20>)
 80057d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80057d6:	6800      	ldr	r0, [r0, #0]
 80057d8:	9301      	str	r3, [sp, #4]
 80057da:	f7ff fcaf 	bl	800513c <_vfiprintf_r>
 80057de:	b002      	add	sp, #8
 80057e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80057e4:	b003      	add	sp, #12
 80057e6:	4770      	bx	lr
 80057e8:	2000000c 	.word	0x2000000c

080057ec <_lseek_r>:
 80057ec:	b538      	push	{r3, r4, r5, lr}
 80057ee:	4d07      	ldr	r5, [pc, #28]	; (800580c <_lseek_r+0x20>)
 80057f0:	4604      	mov	r4, r0
 80057f2:	4608      	mov	r0, r1
 80057f4:	4611      	mov	r1, r2
 80057f6:	2200      	movs	r2, #0
 80057f8:	602a      	str	r2, [r5, #0]
 80057fa:	461a      	mov	r2, r3
 80057fc:	f7fb ffe4 	bl	80017c8 <_lseek>
 8005800:	1c43      	adds	r3, r0, #1
 8005802:	d102      	bne.n	800580a <_lseek_r+0x1e>
 8005804:	682b      	ldr	r3, [r5, #0]
 8005806:	b103      	cbz	r3, 800580a <_lseek_r+0x1e>
 8005808:	6023      	str	r3, [r4, #0]
 800580a:	bd38      	pop	{r3, r4, r5, pc}
 800580c:	20000214 	.word	0x20000214

08005810 <__swhatbuf_r>:
 8005810:	b570      	push	{r4, r5, r6, lr}
 8005812:	460e      	mov	r6, r1
 8005814:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005818:	2900      	cmp	r1, #0
 800581a:	b096      	sub	sp, #88	; 0x58
 800581c:	4614      	mov	r4, r2
 800581e:	461d      	mov	r5, r3
 8005820:	da08      	bge.n	8005834 <__swhatbuf_r+0x24>
 8005822:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005826:	2200      	movs	r2, #0
 8005828:	602a      	str	r2, [r5, #0]
 800582a:	061a      	lsls	r2, r3, #24
 800582c:	d410      	bmi.n	8005850 <__swhatbuf_r+0x40>
 800582e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005832:	e00e      	b.n	8005852 <__swhatbuf_r+0x42>
 8005834:	466a      	mov	r2, sp
 8005836:	f000 f895 	bl	8005964 <_fstat_r>
 800583a:	2800      	cmp	r0, #0
 800583c:	dbf1      	blt.n	8005822 <__swhatbuf_r+0x12>
 800583e:	9a01      	ldr	r2, [sp, #4]
 8005840:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005844:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005848:	425a      	negs	r2, r3
 800584a:	415a      	adcs	r2, r3
 800584c:	602a      	str	r2, [r5, #0]
 800584e:	e7ee      	b.n	800582e <__swhatbuf_r+0x1e>
 8005850:	2340      	movs	r3, #64	; 0x40
 8005852:	2000      	movs	r0, #0
 8005854:	6023      	str	r3, [r4, #0]
 8005856:	b016      	add	sp, #88	; 0x58
 8005858:	bd70      	pop	{r4, r5, r6, pc}
	...

0800585c <__smakebuf_r>:
 800585c:	898b      	ldrh	r3, [r1, #12]
 800585e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005860:	079d      	lsls	r5, r3, #30
 8005862:	4606      	mov	r6, r0
 8005864:	460c      	mov	r4, r1
 8005866:	d507      	bpl.n	8005878 <__smakebuf_r+0x1c>
 8005868:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800586c:	6023      	str	r3, [r4, #0]
 800586e:	6123      	str	r3, [r4, #16]
 8005870:	2301      	movs	r3, #1
 8005872:	6163      	str	r3, [r4, #20]
 8005874:	b002      	add	sp, #8
 8005876:	bd70      	pop	{r4, r5, r6, pc}
 8005878:	ab01      	add	r3, sp, #4
 800587a:	466a      	mov	r2, sp
 800587c:	f7ff ffc8 	bl	8005810 <__swhatbuf_r>
 8005880:	9900      	ldr	r1, [sp, #0]
 8005882:	4605      	mov	r5, r0
 8005884:	4630      	mov	r0, r6
 8005886:	f7ff fbbb 	bl	8005000 <_malloc_r>
 800588a:	b948      	cbnz	r0, 80058a0 <__smakebuf_r+0x44>
 800588c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005890:	059a      	lsls	r2, r3, #22
 8005892:	d4ef      	bmi.n	8005874 <__smakebuf_r+0x18>
 8005894:	f023 0303 	bic.w	r3, r3, #3
 8005898:	f043 0302 	orr.w	r3, r3, #2
 800589c:	81a3      	strh	r3, [r4, #12]
 800589e:	e7e3      	b.n	8005868 <__smakebuf_r+0xc>
 80058a0:	4b0d      	ldr	r3, [pc, #52]	; (80058d8 <__smakebuf_r+0x7c>)
 80058a2:	62b3      	str	r3, [r6, #40]	; 0x28
 80058a4:	89a3      	ldrh	r3, [r4, #12]
 80058a6:	6020      	str	r0, [r4, #0]
 80058a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058ac:	81a3      	strh	r3, [r4, #12]
 80058ae:	9b00      	ldr	r3, [sp, #0]
 80058b0:	6163      	str	r3, [r4, #20]
 80058b2:	9b01      	ldr	r3, [sp, #4]
 80058b4:	6120      	str	r0, [r4, #16]
 80058b6:	b15b      	cbz	r3, 80058d0 <__smakebuf_r+0x74>
 80058b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80058bc:	4630      	mov	r0, r6
 80058be:	f000 f863 	bl	8005988 <_isatty_r>
 80058c2:	b128      	cbz	r0, 80058d0 <__smakebuf_r+0x74>
 80058c4:	89a3      	ldrh	r3, [r4, #12]
 80058c6:	f023 0303 	bic.w	r3, r3, #3
 80058ca:	f043 0301 	orr.w	r3, r3, #1
 80058ce:	81a3      	strh	r3, [r4, #12]
 80058d0:	89a0      	ldrh	r0, [r4, #12]
 80058d2:	4305      	orrs	r5, r0
 80058d4:	81a5      	strh	r5, [r4, #12]
 80058d6:	e7cd      	b.n	8005874 <__smakebuf_r+0x18>
 80058d8:	08004615 	.word	0x08004615

080058dc <__ascii_mbtowc>:
 80058dc:	b082      	sub	sp, #8
 80058de:	b901      	cbnz	r1, 80058e2 <__ascii_mbtowc+0x6>
 80058e0:	a901      	add	r1, sp, #4
 80058e2:	b142      	cbz	r2, 80058f6 <__ascii_mbtowc+0x1a>
 80058e4:	b14b      	cbz	r3, 80058fa <__ascii_mbtowc+0x1e>
 80058e6:	7813      	ldrb	r3, [r2, #0]
 80058e8:	600b      	str	r3, [r1, #0]
 80058ea:	7812      	ldrb	r2, [r2, #0]
 80058ec:	1e10      	subs	r0, r2, #0
 80058ee:	bf18      	it	ne
 80058f0:	2001      	movne	r0, #1
 80058f2:	b002      	add	sp, #8
 80058f4:	4770      	bx	lr
 80058f6:	4610      	mov	r0, r2
 80058f8:	e7fb      	b.n	80058f2 <__ascii_mbtowc+0x16>
 80058fa:	f06f 0001 	mvn.w	r0, #1
 80058fe:	e7f8      	b.n	80058f2 <__ascii_mbtowc+0x16>

08005900 <__malloc_lock>:
 8005900:	4801      	ldr	r0, [pc, #4]	; (8005908 <__malloc_lock+0x8>)
 8005902:	f7fe bf5e 	b.w	80047c2 <__retarget_lock_acquire_recursive>
 8005906:	bf00      	nop
 8005908:	20000208 	.word	0x20000208

0800590c <__malloc_unlock>:
 800590c:	4801      	ldr	r0, [pc, #4]	; (8005914 <__malloc_unlock+0x8>)
 800590e:	f7fe bf59 	b.w	80047c4 <__retarget_lock_release_recursive>
 8005912:	bf00      	nop
 8005914:	20000208 	.word	0x20000208

08005918 <_read_r>:
 8005918:	b538      	push	{r3, r4, r5, lr}
 800591a:	4d07      	ldr	r5, [pc, #28]	; (8005938 <_read_r+0x20>)
 800591c:	4604      	mov	r4, r0
 800591e:	4608      	mov	r0, r1
 8005920:	4611      	mov	r1, r2
 8005922:	2200      	movs	r2, #0
 8005924:	602a      	str	r2, [r5, #0]
 8005926:	461a      	mov	r2, r3
 8005928:	f7fb feee 	bl	8001708 <_read>
 800592c:	1c43      	adds	r3, r0, #1
 800592e:	d102      	bne.n	8005936 <_read_r+0x1e>
 8005930:	682b      	ldr	r3, [r5, #0]
 8005932:	b103      	cbz	r3, 8005936 <_read_r+0x1e>
 8005934:	6023      	str	r3, [r4, #0]
 8005936:	bd38      	pop	{r3, r4, r5, pc}
 8005938:	20000214 	.word	0x20000214

0800593c <__ascii_wctomb>:
 800593c:	b149      	cbz	r1, 8005952 <__ascii_wctomb+0x16>
 800593e:	2aff      	cmp	r2, #255	; 0xff
 8005940:	bf85      	ittet	hi
 8005942:	238a      	movhi	r3, #138	; 0x8a
 8005944:	6003      	strhi	r3, [r0, #0]
 8005946:	700a      	strbls	r2, [r1, #0]
 8005948:	f04f 30ff 	movhi.w	r0, #4294967295
 800594c:	bf98      	it	ls
 800594e:	2001      	movls	r0, #1
 8005950:	4770      	bx	lr
 8005952:	4608      	mov	r0, r1
 8005954:	4770      	bx	lr

08005956 <abort>:
 8005956:	b508      	push	{r3, lr}
 8005958:	2006      	movs	r0, #6
 800595a:	f000 f84d 	bl	80059f8 <raise>
 800595e:	2001      	movs	r0, #1
 8005960:	f7fb fec8 	bl	80016f4 <_exit>

08005964 <_fstat_r>:
 8005964:	b538      	push	{r3, r4, r5, lr}
 8005966:	4d07      	ldr	r5, [pc, #28]	; (8005984 <_fstat_r+0x20>)
 8005968:	2300      	movs	r3, #0
 800596a:	4604      	mov	r4, r0
 800596c:	4608      	mov	r0, r1
 800596e:	4611      	mov	r1, r2
 8005970:	602b      	str	r3, [r5, #0]
 8005972:	f7fb ff0e 	bl	8001792 <_fstat>
 8005976:	1c43      	adds	r3, r0, #1
 8005978:	d102      	bne.n	8005980 <_fstat_r+0x1c>
 800597a:	682b      	ldr	r3, [r5, #0]
 800597c:	b103      	cbz	r3, 8005980 <_fstat_r+0x1c>
 800597e:	6023      	str	r3, [r4, #0]
 8005980:	bd38      	pop	{r3, r4, r5, pc}
 8005982:	bf00      	nop
 8005984:	20000214 	.word	0x20000214

08005988 <_isatty_r>:
 8005988:	b538      	push	{r3, r4, r5, lr}
 800598a:	4d06      	ldr	r5, [pc, #24]	; (80059a4 <_isatty_r+0x1c>)
 800598c:	2300      	movs	r3, #0
 800598e:	4604      	mov	r4, r0
 8005990:	4608      	mov	r0, r1
 8005992:	602b      	str	r3, [r5, #0]
 8005994:	f7fb ff0d 	bl	80017b2 <_isatty>
 8005998:	1c43      	adds	r3, r0, #1
 800599a:	d102      	bne.n	80059a2 <_isatty_r+0x1a>
 800599c:	682b      	ldr	r3, [r5, #0]
 800599e:	b103      	cbz	r3, 80059a2 <_isatty_r+0x1a>
 80059a0:	6023      	str	r3, [r4, #0]
 80059a2:	bd38      	pop	{r3, r4, r5, pc}
 80059a4:	20000214 	.word	0x20000214

080059a8 <_raise_r>:
 80059a8:	291f      	cmp	r1, #31
 80059aa:	b538      	push	{r3, r4, r5, lr}
 80059ac:	4604      	mov	r4, r0
 80059ae:	460d      	mov	r5, r1
 80059b0:	d904      	bls.n	80059bc <_raise_r+0x14>
 80059b2:	2316      	movs	r3, #22
 80059b4:	6003      	str	r3, [r0, #0]
 80059b6:	f04f 30ff 	mov.w	r0, #4294967295
 80059ba:	bd38      	pop	{r3, r4, r5, pc}
 80059bc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80059be:	b112      	cbz	r2, 80059c6 <_raise_r+0x1e>
 80059c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80059c4:	b94b      	cbnz	r3, 80059da <_raise_r+0x32>
 80059c6:	4620      	mov	r0, r4
 80059c8:	f000 f830 	bl	8005a2c <_getpid_r>
 80059cc:	462a      	mov	r2, r5
 80059ce:	4601      	mov	r1, r0
 80059d0:	4620      	mov	r0, r4
 80059d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80059d6:	f000 b817 	b.w	8005a08 <_kill_r>
 80059da:	2b01      	cmp	r3, #1
 80059dc:	d00a      	beq.n	80059f4 <_raise_r+0x4c>
 80059de:	1c59      	adds	r1, r3, #1
 80059e0:	d103      	bne.n	80059ea <_raise_r+0x42>
 80059e2:	2316      	movs	r3, #22
 80059e4:	6003      	str	r3, [r0, #0]
 80059e6:	2001      	movs	r0, #1
 80059e8:	e7e7      	b.n	80059ba <_raise_r+0x12>
 80059ea:	2400      	movs	r4, #0
 80059ec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80059f0:	4628      	mov	r0, r5
 80059f2:	4798      	blx	r3
 80059f4:	2000      	movs	r0, #0
 80059f6:	e7e0      	b.n	80059ba <_raise_r+0x12>

080059f8 <raise>:
 80059f8:	4b02      	ldr	r3, [pc, #8]	; (8005a04 <raise+0xc>)
 80059fa:	4601      	mov	r1, r0
 80059fc:	6818      	ldr	r0, [r3, #0]
 80059fe:	f7ff bfd3 	b.w	80059a8 <_raise_r>
 8005a02:	bf00      	nop
 8005a04:	2000000c 	.word	0x2000000c

08005a08 <_kill_r>:
 8005a08:	b538      	push	{r3, r4, r5, lr}
 8005a0a:	4d07      	ldr	r5, [pc, #28]	; (8005a28 <_kill_r+0x20>)
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	4604      	mov	r4, r0
 8005a10:	4608      	mov	r0, r1
 8005a12:	4611      	mov	r1, r2
 8005a14:	602b      	str	r3, [r5, #0]
 8005a16:	f7fb fe5d 	bl	80016d4 <_kill>
 8005a1a:	1c43      	adds	r3, r0, #1
 8005a1c:	d102      	bne.n	8005a24 <_kill_r+0x1c>
 8005a1e:	682b      	ldr	r3, [r5, #0]
 8005a20:	b103      	cbz	r3, 8005a24 <_kill_r+0x1c>
 8005a22:	6023      	str	r3, [r4, #0]
 8005a24:	bd38      	pop	{r3, r4, r5, pc}
 8005a26:	bf00      	nop
 8005a28:	20000214 	.word	0x20000214

08005a2c <_getpid_r>:
 8005a2c:	f7fb be4a 	b.w	80016c4 <_getpid>

08005a30 <_init>:
 8005a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a32:	bf00      	nop
 8005a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a36:	bc08      	pop	{r3}
 8005a38:	469e      	mov	lr, r3
 8005a3a:	4770      	bx	lr

08005a3c <_fini>:
 8005a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a3e:	bf00      	nop
 8005a40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a42:	bc08      	pop	{r3}
 8005a44:	469e      	mov	lr, r3
 8005a46:	4770      	bx	lr
