
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:07 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmsub_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_11776:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0x80cccccc; valaddr_reg:x3; val_offset:35328*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35328*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11777:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0x80db6db6; valaddr_reg:x3; val_offset:35331*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35331*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11778:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0x80e66666; valaddr_reg:x3; val_offset:35334*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35334*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11779:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0x80edb6db; valaddr_reg:x3; val_offset:35337*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35337*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11780:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:35340*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35340*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11781:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:35343*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35343*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11782:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:35346*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35346*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11783:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8800000; valaddr_reg:x3; val_offset:35349*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35349*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11784:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8800001; valaddr_reg:x3; val_offset:35352*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35352*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11785:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8800003; valaddr_reg:x3; val_offset:35355*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35355*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11786:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8800007; valaddr_reg:x3; val_offset:35358*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35358*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11787:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa880000f; valaddr_reg:x3; val_offset:35361*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35361*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11788:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa880001f; valaddr_reg:x3; val_offset:35364*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35364*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11789:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa880003f; valaddr_reg:x3; val_offset:35367*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35367*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11790:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa880007f; valaddr_reg:x3; val_offset:35370*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35370*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11791:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa88000ff; valaddr_reg:x3; val_offset:35373*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35373*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11792:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa88001ff; valaddr_reg:x3; val_offset:35376*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35376*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11793:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa88003ff; valaddr_reg:x3; val_offset:35379*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35379*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11794:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa88007ff; valaddr_reg:x3; val_offset:35382*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35382*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11795:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8800fff; valaddr_reg:x3; val_offset:35385*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35385*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11796:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8801fff; valaddr_reg:x3; val_offset:35388*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35388*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11797:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8803fff; valaddr_reg:x3; val_offset:35391*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35391*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11798:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8807fff; valaddr_reg:x3; val_offset:35394*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35394*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11799:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa880ffff; valaddr_reg:x3; val_offset:35397*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35397*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11800:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa881ffff; valaddr_reg:x3; val_offset:35400*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35400*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11801:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa883ffff; valaddr_reg:x3; val_offset:35403*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35403*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11802:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa887ffff; valaddr_reg:x3; val_offset:35406*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35406*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11803:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa88fffff; valaddr_reg:x3; val_offset:35409*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35409*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11804:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa89fffff; valaddr_reg:x3; val_offset:35412*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35412*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11805:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8bfffff; valaddr_reg:x3; val_offset:35415*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35415*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11806:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8c00000; valaddr_reg:x3; val_offset:35418*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35418*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11807:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8e00000; valaddr_reg:x3; val_offset:35421*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35421*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11808:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8f00000; valaddr_reg:x3; val_offset:35424*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35424*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11809:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8f80000; valaddr_reg:x3; val_offset:35427*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35427*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11810:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8fc0000; valaddr_reg:x3; val_offset:35430*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35430*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11811:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8fe0000; valaddr_reg:x3; val_offset:35433*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35433*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11812:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8ff0000; valaddr_reg:x3; val_offset:35436*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35436*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11813:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8ff8000; valaddr_reg:x3; val_offset:35439*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35439*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11814:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8ffc000; valaddr_reg:x3; val_offset:35442*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35442*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11815:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8ffe000; valaddr_reg:x3; val_offset:35445*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35445*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11816:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8fff000; valaddr_reg:x3; val_offset:35448*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35448*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11817:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8fff800; valaddr_reg:x3; val_offset:35451*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35451*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11818:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8fffc00; valaddr_reg:x3; val_offset:35454*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35454*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11819:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8fffe00; valaddr_reg:x3; val_offset:35457*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35457*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11820:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8ffff00; valaddr_reg:x3; val_offset:35460*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35460*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11821:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8ffff80; valaddr_reg:x3; val_offset:35463*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35463*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11822:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8ffffc0; valaddr_reg:x3; val_offset:35466*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35466*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11823:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8ffffe0; valaddr_reg:x3; val_offset:35469*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35469*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11824:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8fffff0; valaddr_reg:x3; val_offset:35472*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35472*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11825:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8fffff8; valaddr_reg:x3; val_offset:35475*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35475*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11826:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8fffffc; valaddr_reg:x3; val_offset:35478*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35478*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11827:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8fffffe; valaddr_reg:x3; val_offset:35481*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35481*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11828:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x71d3c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x51 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e71d3c6; op2val:0x80000000;
op3val:0xa8ffffff; valaddr_reg:x3; val_offset:35484*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35484*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11829:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63800000; valaddr_reg:x3; val_offset:35487*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35487*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11830:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63800001; valaddr_reg:x3; val_offset:35490*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35490*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11831:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63800003; valaddr_reg:x3; val_offset:35493*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35493*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11832:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63800007; valaddr_reg:x3; val_offset:35496*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35496*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11833:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x6380000f; valaddr_reg:x3; val_offset:35499*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35499*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11834:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x6380001f; valaddr_reg:x3; val_offset:35502*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35502*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11835:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x6380003f; valaddr_reg:x3; val_offset:35505*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35505*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11836:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x6380007f; valaddr_reg:x3; val_offset:35508*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35508*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11837:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x638000ff; valaddr_reg:x3; val_offset:35511*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35511*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11838:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x638001ff; valaddr_reg:x3; val_offset:35514*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35514*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11839:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x638003ff; valaddr_reg:x3; val_offset:35517*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35517*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11840:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x638007ff; valaddr_reg:x3; val_offset:35520*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35520*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11841:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63800fff; valaddr_reg:x3; val_offset:35523*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35523*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11842:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63801fff; valaddr_reg:x3; val_offset:35526*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35526*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11843:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63803fff; valaddr_reg:x3; val_offset:35529*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35529*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11844:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63807fff; valaddr_reg:x3; val_offset:35532*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35532*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11845:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x6380ffff; valaddr_reg:x3; val_offset:35535*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35535*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11846:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x6381ffff; valaddr_reg:x3; val_offset:35538*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35538*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11847:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x6383ffff; valaddr_reg:x3; val_offset:35541*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35541*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11848:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x6387ffff; valaddr_reg:x3; val_offset:35544*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35544*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11849:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x638fffff; valaddr_reg:x3; val_offset:35547*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35547*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11850:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x639fffff; valaddr_reg:x3; val_offset:35550*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35550*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11851:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63bfffff; valaddr_reg:x3; val_offset:35553*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35553*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11852:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63c00000; valaddr_reg:x3; val_offset:35556*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35556*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11853:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63e00000; valaddr_reg:x3; val_offset:35559*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35559*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11854:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63f00000; valaddr_reg:x3; val_offset:35562*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35562*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11855:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63f80000; valaddr_reg:x3; val_offset:35565*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35565*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11856:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63fc0000; valaddr_reg:x3; val_offset:35568*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35568*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11857:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63fe0000; valaddr_reg:x3; val_offset:35571*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35571*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11858:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63ff0000; valaddr_reg:x3; val_offset:35574*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35574*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11859:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63ff8000; valaddr_reg:x3; val_offset:35577*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35577*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11860:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63ffc000; valaddr_reg:x3; val_offset:35580*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35580*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11861:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63ffe000; valaddr_reg:x3; val_offset:35583*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35583*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11862:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63fff000; valaddr_reg:x3; val_offset:35586*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35586*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11863:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63fff800; valaddr_reg:x3; val_offset:35589*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35589*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11864:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63fffc00; valaddr_reg:x3; val_offset:35592*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35592*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11865:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63fffe00; valaddr_reg:x3; val_offset:35595*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35595*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11866:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63ffff00; valaddr_reg:x3; val_offset:35598*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35598*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11867:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63ffff80; valaddr_reg:x3; val_offset:35601*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35601*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11868:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63ffffc0; valaddr_reg:x3; val_offset:35604*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35604*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11869:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63ffffe0; valaddr_reg:x3; val_offset:35607*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35607*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11870:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63fffff0; valaddr_reg:x3; val_offset:35610*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35610*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11871:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63fffff8; valaddr_reg:x3; val_offset:35613*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35613*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11872:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63fffffc; valaddr_reg:x3; val_offset:35616*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35616*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11873:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63fffffe; valaddr_reg:x3; val_offset:35619*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35619*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11874:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xc7 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x63ffffff; valaddr_reg:x3; val_offset:35622*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35622*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11875:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x7f000001; valaddr_reg:x3; val_offset:35625*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35625*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11876:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x7f000003; valaddr_reg:x3; val_offset:35628*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35628*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11877:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x7f000007; valaddr_reg:x3; val_offset:35631*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35631*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11878:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x7f199999; valaddr_reg:x3; val_offset:35634*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35634*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11879:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x7f249249; valaddr_reg:x3; val_offset:35637*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35637*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11880:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x7f333333; valaddr_reg:x3; val_offset:35640*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35640*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11881:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:35643*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35643*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11882:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:35646*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35646*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11883:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x7f444444; valaddr_reg:x3; val_offset:35649*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35649*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11884:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:35652*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35652*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11885:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:35655*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35655*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11886:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x7f666666; valaddr_reg:x3; val_offset:35658*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35658*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11887:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:35661*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35661*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11888:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:35664*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35664*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11889:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:35667*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35667*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11890:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x73550a and fs2 == 0 and fe2 == 0x81 and fm2 == 0x06a9e4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e73550a; op2val:0x4086a9e4;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:35670*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35670*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11891:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x748650 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e748650; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:35673*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35673*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11892:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x748650 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e748650; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:35676*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35676*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11893:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x748650 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e748650; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:35679*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35679*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11894:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x748650 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e748650; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:35682*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35682*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11895:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x748650 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e748650; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:35685*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35685*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11896:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x748650 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e748650; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:35688*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35688*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11897:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x748650 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e748650; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:35691*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35691*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11898:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x748650 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e748650; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:35694*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35694*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11899:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x748650 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e748650; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:35697*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35697*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11900:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x748650 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e748650; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:35700*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35700*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11901:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x748650 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e748650; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:35703*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35703*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11902:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x748650 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e748650; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:35706*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35706*0 + 3*92*FLEN/8, x4, x1, x2)

inst_11903:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x748650 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e748650; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:35709*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 35709*0 + 3*92*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160905420,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2161864118,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162583142,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163062491,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260856,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260860,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260862,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2826960896,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2826960897,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2826960899,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2826960903,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2826960911,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2826960927,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2826960959,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2826961023,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2826961151,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2826961407,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2826961919,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2826962943,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2826964991,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2826969087,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2826977279,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2826993663,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2827026431,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2827091967,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2827223039,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2827485183,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2828009471,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2829058047,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2831155199,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2831155200,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2833252352,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2834300928,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2834825216,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2835087360,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2835218432,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2835283968,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2835316736,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2835333120,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2835341312,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2835345408,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2835347456,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2835348480,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2835348992,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2835349248,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2835349376,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2835349440,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2835349472,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2835349488,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2835349496,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2835349500,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2835349502,32,FLEN)
NAN_BOXED(2121388998,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2835349503,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1669332992,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1669332993,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1669332995,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1669332999,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1669333007,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1669333023,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1669333055,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1669333119,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1669333247,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1669333503,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1669334015,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1669335039,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1669337087,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1669341183,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1669349375,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1669365759,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1669398527,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1669464063,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1669595135,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1669857279,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1670381567,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1671430143,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1673527295,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1673527296,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1675624448,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1676673024,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1677197312,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1677459456,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1677590528,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1677656064,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1677688832,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1677705216,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1677713408,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1677717504,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1677719552,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1677720576,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1677721088,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1677721344,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1677721472,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1677721536,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1677721568,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1677721584,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1677721592,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1677721596,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1677721598,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(1677721599,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2121487626,32,FLEN)
NAN_BOXED(1082567140,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2121565776,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2121565776,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2121565776,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2121565776,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2121565776,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2121565776,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2121565776,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2121565776,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2121565776,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2121565776,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2121565776,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2121565776,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2121565776,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
