// Seed: 3264984551
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input wand id_2,
    input tri id_3,
    output wor id_4,
    input wand id_5,
    input tri0 id_6,
    input tri0 id_7,
    output tri1 id_8,
    input wand id_9,
    output tri0 id_10,
    input supply0 id_11
);
  wire id_13;
  wire id_14;
  parameter id_15 = -1'h0;
endmodule
module module_1 #(
    parameter id_33 = 32'd69,
    parameter id_4  = 32'd52,
    parameter id_6  = 32'd9
) (
    input supply1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input tri id_3,
    input uwire _id_4,
    output supply1 id_5,
    input tri _id_6,
    input wire id_7,
    input wand id_8,
    input tri0 id_9,
    input uwire id_10,
    input uwire id_11,
    input supply1 id_12,
    input wand id_13,
    input tri id_14,
    output tri id_15,
    input supply0 id_16,
    output wor id_17,
    input wire id_18,
    output supply0 id_19,
    input tri1 id_20,
    input wand id_21,
    output uwire id_22,
    input wor id_23,
    input tri1 id_24
    , id_32,
    input wire id_25,
    input supply0 id_26,
    output wire id_27,
    input wire id_28,
    input tri id_29,
    input tri id_30
);
  wire [id_4 : 1 'b0] _id_33;
  assign id_19 = 1'd0;
  logic id_34;
  module_0 modCall_1 (
      id_8,
      id_1,
      id_13,
      id_11,
      id_19,
      id_0,
      id_25,
      id_28,
      id_5,
      id_0,
      id_15,
      id_11
  );
  assign id_34 = -1'd0;
  logic id_35;
  logic [id_6 : id_33] id_36;
  assign id_36 = id_7;
  wire id_37;
  always_latch @(negedge 1);
endmodule
