[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of UCC27511DBVR production of TEXAS INSTRUMENTS from the text:6\n5\n41\n2\n3IN+\nIN-\nGNDVDD\nOUTH\nOUTLUCC27511\nR1\nR2Q1IN+D1\nC1+VOUTVSOURCE\nL1C2V+\n4.5 V to 18 VNoninverting Input\n6\n5\n41\n2\n3IN+\nIN-\nGNDVDD\nOUTH\nOUTLUCC27511\nR1\nR2Q1\nIN-D1\nC1+VOUTVSOURCE\nL1C2V+\n4.5 V to 18 VInverting Input\n1\n2\n36\n5\n4IN+\nGND\nVDDIN-\nGND\nOUTUCC27512\nR3Q1\nV+D1\nC1+VSOURCE\nL1\nC2IN-\n4.5 V to 18 VInverting Input1\n2\n36\n5\n4IN+\nGND\nVDDIN-\nGND\nOUTUCC27512\nR3Q1IN+D1\nC1+VOUTVSOURCE\nL1\nC2V+4.5 V to 18 VNoninverting Input\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nUCC27511 ,UCC27512\nSLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014\nUCC2751x Single-Channel, High-Speed, Low-Side GateDriver (With4-APeakSource and\n8-APeakSink)\n1\n1Features\n•Low-Cost Gate-Driver Device Offering Superior •6-Pin DBV (SOT-23) and6-Pin DRS (3-mm ×\nReplacement ofNPN andPNP Discrete Solutions 3-mm WSON With Exposed Thermal Pad)\nPackage Options •4-APeak Source and8-APeak Sink\nAsymmetrical Drive\n2Applications•Strong Sink Current Offers Enhanced Immunity\n•Switched-Mode Power Supplies Against Miller Turnon\n•DC-to-DC Converters •Split Output Configuration (Allows Easy and\nIndependent Adjustment ofTurnon andTurnoff •Companion Gate-Driver Devices forDigital Power\nSpeeds) intheUCC27511 Saves 1Diode Controllers\n•Fast Propagation Delays (13-ns Typical) •Solar Power, Motor Control, UPS\n•Fast Rise andFallTimes (9-ns and7-ns Typical) •Gate Driver forEmerging Wide Band-Gap Power\nDevices (such asGaN) •4.5-V to18-V Single Supply Range\n•Outputs Held Low During VDD UVLO (Ensures3Description Glitch-Free Operation atPower UpandPower\nThe UCC27511 andUCC27512 single-channel, high- Down)\nspeed, low-side gate-driver device can effectively•TTL andCMOS Compatible Input-Logic Thresholddrive MOSFET and IGBT power switches. Using a(Independent ofSupply Voltage)design that inherently minimizes shoot-through\n•Hysteretic-Logic Thresholds forHigh-Noise current, UCC27511 and UCC27512 arecapable of\nImmunity sourcing and sinking high peak-current pulses into\ncapacitive loads offering rail-to-rail drive capability •Dual-Input Design (Choice ofanInverting (IN–\nand extremely small propagation delay, typically 13Pin) orNoninverting (IN+ Pin) Driverns.Configuration)\n–Unused Input PincanbeUsed forEnable orDevice Information(1)\nDisable FunctionPART NUMBER PACKAGE BODY SIZE (NOM)\n•Output Held Low When Input Pins AreFloatingUCC27511 SOT-23 (6) 2.90 mmx1.60 mm\n•Input PinAbsolute Maximum Voltage Levels NotUCC27512 WSON (6) 3.00 mmx3.00 mm\nRestricted byVDD PinBias Supply Voltage(1)Forallavailable packages, see theorderable addendum at•Operating Temperature Range of–40°Cto140°C theendofthedatasheet.\nTypical Application Diagrams\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nUCC27511 ,UCC27512\nSLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014 www.ti.com\nTable ofContents\n9.2 Functional Block Diagram ....................................... 15 1Features .................................................................. 1\n9.3 Feature Description ................................................. 16 2Applications ........................................................... 1\n9.4 Device Functional Modes ........................................ 213Description ............................................................. 1\n10Application andImplementation ........................ 224Revision History ..................................................... 2\n10.1 Application Information .......................................... 225Description (Continued) ........................................ 4\n10.2 Typical Application ................................................ 226UCC2751x Product Family .................................... 4\n11Power Supply Recommendations ..................... 277PinConfiguration andFunctions ......................... 512Layout ................................................................... 278Specifications ......................................................... 712.1 Layout Guidelines ................................................. 278.1 Absolute Maximum Ratings ...................................... 712.2 Layout Example .................................................... 288.2 Handling Ratings ....................................................... 7\n13Device andDocumentation Support ................. 298.3 Recommended Operating Conditions ....................... 7\n13.1 Related Links ........................................................ 298.4 Thermal Information .................................................. 8\n13.2 Trademarks ........................................................... 298.5 Electrical Characteristics ........................................... 9\n13.3 Electrostatic Discharge Caution ............................ 298.6 Switching Characteristics ........................................ 10\n13.4 Glossary ................................................................ 298.7 Typical Characteristics ............................................ 12\n14Mechanical, Packaging, andOrderable9Detailed Description ............................................ 15Information ........................................................... 299.1 Overview ................................................................. 15\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision E(December 2013) toRevision F Page\n•Added PinConfiguration andFunctions section, Handling Rating table, Feature Description section, Device\nFunctional Modes ,Application andImplementation section, Power Supply Recommendations section, Layout\nsection, Device andDocumentation Support section, andMechanical, Packaging, andOrderable Information\nsection ................................................................................................................................................................................... 1\nChanges from Revision D(May 2013) toRevision E Page\n•Changed OUTL intheABS Max Ratings table toshow DCandRepetitive pulse values ..................................................... 7\nChanges from Revision C(June 2012) toRevision D Page\n•Added 0.05 toPSWequation inthePower Dissipation section. ........................................................................................... 26\nChanges from Revision B(March, 2012) toRevision C Page\n•Added UCC27512 device throughout. ................................................................................................................................... 1\n•Added 6-Pin DRS package feature. ....................................................................................................................................... 1\n•Added DRS pinout fortheUCC27512. ................................................................................................................................... 5\n•Added UCC27512 TERMINAL FUNCTIONS table. ............................................................................................................... 6\n•Added OUT voltage abmax ratings fortheUCC27512. ........................................................................................................ 7\n•Added(1)................................................................................................................................................................................. 7\n•Changed ESD ratings ofHuman Body Model, HBM from 2000 Vto4000 V........................................................................ 7\n•Changed ESD ratings ofCharged Device Model, CDM SOT-23 from 500Vto1000 V........................................................ 7\n•Added UCC27512 Thermal Information. ................................................................................................................................ 8\n•Added power dissipation conditions note toThermal Information section. ............................................................................ 8\n•Added UCC27512 Functional Block Diagram. ..................................................................................................................... 16\n(1) Values areverified bycharacterization onbench.\n2 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: UCC27511 UCC27512\nUCC27511 ,UCC27512\nwww.ti.com SLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014\n•Added UCC27512 application diagrams. ............................................................................................................................. 22\n•Added Typical Application Diagram note.............................................................................................................................. 23\n•Added PCB layout bullet. ...................................................................................................................................................... 28\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: UCC27511 UCC27512\nUCC27511 ,UCC27512\nSLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014 www.ti.com\n5Description (Continued)\nUCC27511 features adual-input design which offers flexibility ofimplementing both inverting (IN–pin) and\nnoninverting (IN+ pin)configuration with thesame device. Either IN+orIN–pincanbeused tocontrol thestate\nofthedriver output. The unused input pincanbeused forenable and disable functions. Forsafety purpose,\ninternal pullup andpulldown resistors ontheinput pins ensure thatoutputs areheld lowwhen input pins arein\nfloating condition. Hence theunused input pinisnotleftfloating and must beproperly biased toensure that\ndriver output isinenabled fornormal operation.\nTheinput pinthreshold oftheUCC27511 device isbased onTTL andCMOS-compatible low-voltage logic which\nisfixed andindependent oftheVDDsupply voltage. Wide hysteresis between thehigh andlowthresholds offers\nexcellent noise immunity.\nTheUCC27511 andUCC27512 provides 4-Asource, 8-Asink (asymmetrical drive) peak-drive current capability.\nStrong sink capability inasymmetrical drive boosts immunity against parasitic, Miller turnon effect. The\nUCC27511 device also features aunique split output configuration where thegate-drive current issourced\nthrough OUTH pinand sunk through OUTL pin. This unique pinarrangement allows theuser toapply\nindependent turnon and turnoff resistors totheOUTH and OUTL pins respectively and easily control the\nswitching slew rates.\nUCC27511 andUCC27512 aredesigned tooperate over awide VDDrange of4.5to18Vandwide temperature\nrange of–40°Cto140°C.Internal Undervoltage Lockout (UVLO) circuitry onVDDpinholds output lowoutside\nVDDoperating range. The capability tooperate atlowvoltage levels such asbelow 5V,along with best-in-class\nswitching characteristics, isespecially suited fordriving emerging wide band-gap power-switching devices such\nasGaN power-semiconductor devices.\n6UCC2751x Product Family\nThe UCC2751x family ofgate-driver products (Table 1)represent Texas Instruments ’latest generation ofsingle-\nchannel low-side high-speed gate-driver devices featuring high-source/sink current capability, industry best-in-\nclass switching characteristics and ahost ofother features (Table 2)allofwhich combine toensure efficient,\nrobust andreliable operation inhigh-frequency switching power circuits.\nTable 1.UCC2751x Product Family Summary\nPART NUMBER PACKAGE PEAK CURRENTINPUT THRESHOLD LOGIC(SOURCE/SINK)\nUCC27511DBV SOT-23, 6pin 4-A/8-A\nCMOS/TTL-Compatible (Asymmetrical Drive) UCC27512DRS 3-mm x3-mm WSON, 6pin\n(low voltage, independent ofVDD\nUCC27516DRS(1)3-mm x3-mm WSON, 6pin bias voltage)\nUCC27517DBV(1)SOT-23, 5pin 4-A/4-A\n(Symmetrical Drive) UCC27518DBV(1)SOT-23, 5pin CMOS\n(follows VDD bias voltage) UCC27519DBV(1)SOT-23, 5pin\n(1) Visit www.ti.com forthelatest product datasheet.\nTable 2.UCC2751x Features andBenefits\nFEATURE BENEFIT\nHigh Source andSink Current Capability High current capability offers flexibility inemploying UCC2751x\n4Aand8A(Asymmetrical) –UCC2751/6/7/8/9 family ofdevices todrive avariety ofpower switching devices at\n4Aand4A(Symmetrical) –UCC27511 andUCC27512 varying speeds\nBest-in-class 13-ns (typ) Propagation delay Extremely lowpulse-transmission distortion\nExpanded VDD Operating range of4.5Vto18V Flexibility insystem design\nLow VDD operation ensures compatibility with emerging wide band- Expanded Operating Temperature range of–40°Cto140°C\ngappower devices such asGaN (See Electrical Characteristics table)\nOutputs areheld lowinUVLO condition, which ensures predictableVDD UVLO Protectionglitch-free operation atpower upandpower down\nSafety feature, especially useful inpassing abnormal condition testsOutputs held lowwhen input pins (INx) infloating conditionduring safety certification\n4 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: UCC27511 UCC27512\nDRS Package\n(Top View)\n1\n2\n3 456 IN-\nGND\nOUTIN+\nGND\nVDD\nGNDVDD IN+\nOUTH\nOUTL1\n2\n36\n4IN- 5\nGNDVDD IN+\nOUTH\nOUTL1\n2\n36\n4IN- 5\nUCC27511 ,UCC27512\nwww.ti.com SLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014\nTable 2.UCC2751x Features andBenefits (continued)\nFEATURE BENEFIT\nAbility ofinput pins (and enable pininUCC27518/9) tohandle System simplification, especially related toauxiliary bias supply\nvoltage levels notrestricted byVDD pinbias voltage architecture\nSplit output structure inUCC27511 (OUTH, OUTL) Allows independent optimization ofturnon andturnoff speeds\nStrong sink current (8A)andlowpulldown impedance (0.375Ω)inHigh immunity toCxdV/dt Miller turnon eventsUCC27511 andUCC27512\nEnhanced noise immunity, while retaining compatibility withCMOS/TTL compatible input-threshold logic with wide hysteresis inmicrocontroller logic-level input signals (3.3V,5V)optimized forUCC27511, UCC27512, UCC27516 andUCC27517digital power\nCMOS input threshold logic inUCC27518/9 (VIN_H –70% VDD, Well suited forslow input-voltage signals, with flexibility toprogram\nVIN_L –30% VDD) delay circuits (RCD)\n7PinConfiguration andFunctions\n6-Pins\nDBV Package\n(Top View)\n6-Pins\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: UCC27511 UCC27512\nUCC27511 ,UCC27512\nSLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014 www.ti.com\nPinFunctions -UCC27511\nPIN\nI/O DESCRIPTION\nNO. NAME\n1 VDD I Bias supply input.\nSourcing current output ofdriver .Connect resistor between OUTH andGate of2 OUTH Opower-switching device toadjust turnon speed.\nSinking current output ofdriver. Connect resistor between OUTL andGate of3 OUTL Opower-switching device toadjust turnoff speed.\n4 GND - Ground: Allsignals referenced tothispin.\nInverting input: When thedriver isused innoninverting configuration, connect IN-to5 IN- IGND inorder toenable output, OUT held LOW ifIN-isunbiased orfloating\nNoninverting input: When thedriver isused ininverting configuration, connect IN+6 IN+ ItoVDD inorder toenable output, OUT held LOW ifIN+isunbiased orfloating\nPinFunctions -UCC27512\nPIN\nI/O DESCRIPTION\nNO. NAME\n1 IN+ I Noninverting input: When thedriver isused ininverting configuration, connect IN+\ntoVDD inorder toenable output, OUT held LOW ifIN+isunbiased orfloating.\n2,5 GND - Ground: Allsignals referenced tothispin.TIrecommends toconnect pin2andpin5\nonPCB asclose tothedevice aspossible.\n3 VDD I Bias supply input.\n4 OUT O Sourcing/sinking current output ofdriver.\n6 IN- I Inverting input: When thedriver isused innoninverting configuration, connect IN-to\nGND inorder toenable output, OUT held LOW ifIN-isunbiased orfloating.\n6 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: UCC27511 UCC27512\nUCC27511 ,UCC27512\nwww.ti.com SLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014\n8Specifications\n8.1 Absolute Maximum Ratings(1)(2)(3)\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nSupply voltage range VDD –0.3 20\nOUTH voltage, (UCC27511) –0.3 VDD +0.3\nDC –0.3 20\nOUTL voltage, (UCC27511) V\nRepetitive pulse less than 200ns(4)–2 20\nDC –0.3 VDD +0.3\nOUT voltage, (UCC27512)\nRepetitive pulse less than 200ns(4)–2 VDD +0.3\nIOUT_DC (source) 0.3 Output continuous current\n(OUTH source current andOUTL sink current) IOUT_DC (sink) 0.6\nA\nIOUT_pulsed (source) 4 Output pulsed current (0.5µs)\n(OUTH source current andOUTL sink current) IOUT_pulsed (sink) 8\nIN+, IN–(5)–0.3 20 V\nSoldering, 10sec. 300\nLead temperature °C\nReflow 260\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltages arewith respect toGND unless otherwise noted. Currents arepositive intoandnegative outofthespecified terminal. See\nPackaging Section ofthedatasheet forthermal limitations andconsiderations ofpackages.\n(3) These devices aresensitive toelectrostatic discharge; follow proper device handling procedures.\n(4) Values areverified bycharacterization onbench.\n(5) Maximum voltage oninput pins isnotrestricted bythevoltage ontheVDD pin.\n8.2 Handling Ratings\nMIN MAX UNIT\nTstg Storage temperature range –65 150 °C\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, all–4000 4000pins(1)\nV(ESD) Electrostatic discharge V\nCharged device model (CDM), perJEDEC specification–1000 1000JESD22-C101, allpins(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n8.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN TYP MAX UNIT\nSupply voltage range, VDD 4.5 12 18 V\nOperating junction temperature range –40 140 °C\nInput voltage, IN+andIN- 0 18 V\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: UCC27511 UCC27512\nUCC27511 ,UCC27512\nSLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014 www.ti.com\n8.4 Thermal Information\nUCC27511 UCC27512\nTHERMAL METRIC DBV WSON(1)UNIT\n6PINS 6PINS\nθJA Junction-to-ambient thermal resistance(2)217.8 85.6\nθJCtop Junction-to-case (top) thermal resistance(3)97.6 100.1\nθJB Junction-to-board thermal resistance(4)72.2 58.6\n°C/W\nψJT Junction-to-top characterization parameter(5)8.6 7.5\nψJB Junction-to-board characterization parameter(6)71.6 58.7\nθJCbot Junction-to-case (bottom) thermal resistance(7)n/a 23.7\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n(2) Thejunction-to-ambient thermal resistance under natural convection isobtained inasimulation onaJEDEC-standard, high-K board, as\nspecified inJESD51-7, inanenvironment described inJESD51-2a.\n(3) Thejunction-to-case (top) thermal resistance isobtained bysimulating acold plate testonthepackage top.Nospecific JEDEC-\nstandard testexists, butaclose description canbefound intheANSI SEMI standard G30-88.\n(4) Thejunction-to-board thermal resistance isobtained bysimulating inanenvironment with aringcold plate fixture tocontrol thePCB\ntemperature, asdescribed inJESD51-8.\n(5) Thejunction-to-top characterization parameter, ψJT,estimates thejunction temperature ofadevice inarealsystem andisextracted\nfrom thesimulation data forobtaining RθJA,using aprocedure described inJESD51-2a (sections 6and7).\n(6) Thejunction-to-board characterization parameter, ψJB,estimates thejunction temperature ofadevice inarealsystem andisextracted\nfrom thesimulation data forobtaining RθJA,using aprocedure described inJESD51-2a (sections 6and7).\n(7) Thejunction-to-case (bottom) thermal resistance isobtained bysimulating acold plate testontheexposed (power) pad. Nospecific\nJEDEC standard testexists, butaclose description canbefound intheANSI SEMI standard G30-88.\nSpacer\nNOTE\nUnder identical power dissipation conditions, theDRS package willallow tomaintain a\nlower dietemperature than theDBV.θJAmetric should beused forcomparison ofpower\ndissipation capability between different packages (Refer tothePower Dissipation Section).\n8 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: UCC27511 UCC27512\nUCC27511 ,UCC27512\nwww.ti.com SLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014\n8.5 Electrical Characteristics\nVDD=12V,TA=TJ=–40°Cto140°C,1-µFcapacitor from VDDtoGND. Currents arepositive into, negative outofthe\nspecified terminal.\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nBIAS CURRENTS\nIN+=VDD, IN–=GND 40 100 160\nIDD(off) Startup current VDD =3.4V IN+=IN–=GND orIN+=IN–=VDD 25 75 145 µA\nIN+=GND, IN–=VDD 20 60 115\nUNDERVOLTAGE LOCKOUT (UVLO)\nTA=25°C 3.91 4.20 4.5\nVON Supply start threshold\nTA=–40°Cto140°C 3.70 4.20 4.65\nV Minimum operatingVOFF 3.45 3.9 4.35voltage after supply start\nVDD_H Supply voltage hysteresis 0.2 0.3 0.5\nINPUTS (IN+, IN-)\nInput signal high Output high forIN+pin,VIN_H 2.2 2.4threshold Output lowforIN–pin\nOutput lowforIN+pin, VVIN_L Input signal lowthreshold 1.0 1.2Output high forIN–pin\nVIN_HYS Input signal hysteresis 1.0\nSOURCE/SINK CURRENT\nSource/sink peakISRC/SNK CLOAD =0.22 µF,FSW=1kHz -4/+8 Acurrent(1)\nOUTPUTS (OUTH, OUTL, OUT)\nVDD =12V50 90IOUTH =-10mA VDD-High output voltageVOH VDD =4.5V60 130IOUTH =-10mA\nmV\nVDD =125 6.5IOUTL =10mA\nVOL Low output voltage\nVDD =4.5V5.5 10IOUTL =10mA\nVDD =12V5.0 7.5IOUTH =-10mA Output pull-upROHresistance(2)VDD =4.5V5.0 11.0IOUTH =-10mA\nΩ\nVDD =12V0.375 0.650IOUTL =10mA Output pull-downROLresistance VDD =4.5V0.45 0.750IOUTL =10mA\n(1) Ensured byDesign.\n(2) ROHrepresents on-resistance ofP-Channel MOSFET inpullup structure oftheoutput stage oftheUCC27511 andUCC27512.\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: UCC27511 UCC27512\ntD1 tD1Low\n90%\n10%IN- pin\nOUTPUTHigh\nINPUT\n(IN+ pin)\nLowHigh\ntf trtD1 tD1Low\n90%\n10%IN- pin\nOUTPUTHigh\nINPUT\n(IN+ pin)\nLowHigh\ntf tr\nUCC27511 ,UCC27512\nSLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014 www.ti.com\n8.6 Switching Characteristics\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVDD =12V\nCLOAD =1.8nF,connected toOUTH 8 12\nandOUTL pins tiedtogether tR Rise time(1)\nVDD =4.5V16 22CLOAD =1.8nF\nVDD =12V\nCLOAD =1.8nF,connected toOUTH 7 11\nandOUTL pins tiedtogether tF Falltime(1)\nVDD=4.5V7 11CLOAD =1.8nF\nVDD =12V\n5-Vinput pulse CLOAD =1.8nF, ns 4 13 23connected toOUTH andOUTL pins\ntiedtogether\ntD1 IN+tooutput propagation delay(1)\nVDD =4.5V\n5-Vinput pulse CLOAD =1.8nF,4 15 26connected toOUTH andOUTL pins\ntiedtogether\nVDD =12V\nCLOAD =1.8nF,connected toOUTH 4 13 23\nandOUTL pins tiedtogether\ntD2 IN-tooutput propagation delay(1)\nVDD =4.5V\nCLOAD =1.8nF,connected toOUTH 4 19 30\nandOUTL pins tiedtogether\n(1) See timing diagrams inFigure 1,Figure 2,Figure 3andFigure 4.\n(PWM Input toIN+Pin(IN–PinTied toGND), Output Represents OUTH And OUTL Pins Tied Together inthe\nUCC27511)\nFigure 1.Noninverting Configuration\n10 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: UCC27511 UCC27512\ntD2 tD290%\n10%OUTPUTLow\nENABLE\n(IN- pin)High\nLowHighINPUT\n(IN+ pin)\ntr tf tD2 tD290%\n10%OUTPUTLow\nENABLE\n(IN- pin)High\nLowHighINPUT\n(IN+ pin)\ntr tf\nLow\n90%\n10%ENABLE\n(IN+ pin)\nOUTPUT\ntD1High\ntD1LowHighINPUT\n(IN- pin)\ntrtfLow\n90%\n10%ENABLE\n(IN+ pin)\nOUTPUT\ntD1High\ntD1LowHighINPUT\n(IN- pin)\ntrtf\ntD2tD290%\n10%OUTPUTLowHigh\nIN+ pinLowHigh\nINPUT\n(IN- pin)\ntftrtD2tD290%\n10%OUTPUTLowHigh\nIN+ pinLowHigh\nINPUT\n(IN- pin)\ntftr\nUCC27511 ,UCC27512\nwww.ti.com SLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014\n(PWM Input toIN–Pin(IN+ PinTied toVDD), Output Represents OUTH andOUTL Pins Tied Together inthe\nUCC27511)\nFigure 2.Inverting Configuration\n(Enable andDisable Signal Applied toIN+Pin,PWM Input toIN–Pin,Output Represents OUTH andOUTL Pins Tied\nTogether intheUCC27511)\nFigure 3.Enable andDisable Function Using IN+Pin\n(Enable andDisable Signal Applied toIN–Pin,PWM Input ToIN+Pin,Output Represents OUTH andOUTL Pins\nTied Together intheUCC27511)\nFigure 4.Enable andDisable Function Using IN–Pin\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: UCC27511 UCC27512\n11.522.533.5\n−50 0 50 100 150\nTemperature (°C)Input Threshold (V)Turn−On\nTurn−OffVDD = 12 V\nCLoad = 1.8 nF\nG014 \n45678\n−50 0 50 100 150\nTemperature (°C)Output Pull−Up Resistance ( Ω)RoH\nVDD = 12 V\nIout = 10 mA\nG004 \n0.10.20.30.40.5\n−50 0 50 100 150\nTemperature (°C)Operating Supply Current (mA)IN+=Low,IN−=Low\nIN+=High, IN−=Low\nVDD = 12 V\nG002 \n3.63.844.24.44.6\n−50 0 50 100 150\nTemperature (°C)UVLO Threshold (V)UVLO Rising\nUVLO Falling\nG003 \n0.050.060.070.080.090.10.110.12\n−50 0 50 100 150\nTemperature (°C)Startup Current (mA)IN+=Low,IN−=Low\nIN+=High, IN−=Low\nVDD = 3.4 V\nG001 \n22.533.54\n−50 0 50 100 150\nTemperature (°C)IDD (mA) VDD = 12 V\nCLoad = 500 pF\nfsw = 500 kHz\nG013 \nUCC27511 ,UCC27512\nSLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014 www.ti.com\n8.7 Typical Characteristics\nFigure 5.Start-Up Current vsTemperature Figure 6.Operating Supply Current vsTemperature (Output\nSwitching)\nFigure 7.Supply Current vsTemperature (Output InDC Figure 8.UVLO Threshold Voltage vsTemperature\nOn/Off Condition)\nFigure 9.Input Threshold vsTemperature Figure 10.Output Pullup Resistance vsTemperature\n12 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: UCC27511 UCC27512\n02468101214161820\n0 100 200 300 400 500 600 700\nFrequency (kHz)Supply Current (mA)VDD=4.5V\nVDD=12V\nVDD=15V\nCLoad = 1.8 nF\nG010 \n68101214161820\n0 4 8 12 16 20\nSupply Voltage (V)Propagation Delay (ns)\nTurn−On\nTurn−Off \nG007 \n678910\n−50 0 50 100 150\nTemperature (°C)Fall Time (ns)VDD = 12 V\nCLoad = 1.8 nF\nG000 \n5101520\n−50 0 50 100 150\nTemperature (°C)Propagation Delay (ns)Turn−On\nTurn−Off\nVDD = 12 V\nG006 \n0.10.30.50.70.8\n−50 0 50 100 150\nTemperature (°C)Output Pull−Down Resistance ( Ω) ROL\nVDD = 12 V\nIout = 10 mA\nG005 \n45678\n−50 0 50 100 150\nTemperature (°C)Rise Time (ns)VDD = 12 V\nCLoad = 1.8 nF\nG000 \nUCC27511 ,UCC27512\nwww.ti.com SLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014\nTypical Characteristics (continued)\nFigure 11.Output Pulldown Resistance vsTemperature Figure 12.Rise Time vsTemperature\nFigure 13.FallTime vsTemperature Figure 14.Input toOutput Propagation Delay vs\nTemperature\nFigure 15.Operating Supply Current vsFrequency Figure 16.Propagation Delays vsSupply Voltage\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: UCC27511 UCC27512\n5101520\n0 4 8 12 16 20\nSupply Voltage (V)Rise Time (ns)\nG008 \n246810\n0 4 8 12 16 20\nSupply Voltage (V)Fall Time (ns)\nG009 \nUCC27511 ,UCC27512\nSLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014 www.ti.com\nTypical Characteristics (continued)\nFigure 17.Rise Time vsSupply Voltage Figure 18.FallTime vsSupply Voltage\n14 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: UCC27511 UCC27512\n6\n5\n41\n2\n3200 k /c87VDD230 k /c87\nUVLOVDDVDD\nVDD\nOUTH\nOUTLIN+\nIN-\nGND\nUCC27511 ,UCC27512\nwww.ti.com SLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014\n9Detailed Description\n9.1 Overview\nThe UCC27511/2 single-channel high-speed low-side gate-driver device iscapable ofeffectively driving\nMOSFET and IGBT power switches. Using adesign that inherently minimizes shoot-through current, the\nUCC27511 device iscapable ofsourcing andsinking high peak-current pulses intocapacitive loads offering rail-\nto-rail drive capability andextremely small propagation delay of13ns(typical).\nThe UCC27511 device provides 4-Asource, 8-Asink (asymmetrical drive) peak-drive current capability. Strong\nsink capability inasymmetrical drive boosts immunity against parasitic, Miller turnon effect. The UCC27511\ndevice also features aunique split output configuration where thegate-drive current issourced through the\nOUTH pinand sunk through theOUTL pin.This unique pinarrangement allows theuser toapply independent\nturnon and turnoff resistors totheOUTH and OUTL pins (respectively) and easily control theswitching slew\nrates.\nAlternatively theOUTH and OUTL pins can betied together, which results inatypical gate driver output\nconfiguration where thesource andsink currents aredelivered from thesame pin.Incase ofUCC27511 device,\nthestate ofthedevice\'s output issimply determined bythecombined states oftheOUTH andOUTL pins when\ntiedtogether. Output high implies thatOUTH pinispulled close toVDDpinbias voltage while OUTL pinisinhigh-\nimpedance state. Similarly output lowimplies thatOUTL pinispulled close totheGND pinwhile OUTH pinisin\nhigh-impedance state. OUTH pulled toVDD, while OUTL pulled toGND pinsimultaneously isnotavalid state for\nthedevice.\nTheUCC27511 device isdesigned tooperate over awide VDDrange of4.5to18Vandwide temperature range\nof–40°Cto140°C.Internal undervoltage lockout (UVLO) circuitry ontheVDDpinholds theoutput lowoutside\nVDDoperating range. The capability tooperate atlowvoltage levels, such asbelow 5V,along with best-in-class\nswitching characteristics, isespecially suited fordriving emerging wide band-gap power-switching devices such\nasGaN power-semiconductor devices.\nThe UCC27511 device features adual-input design which offers flexibility ofimplementing both inverting (IN–\npin) and noninverting (IN+ pin) configuration with thesame device. Either theIN+orIN–pincan beused to\ncontrol thestate ofthedriver output. The unused input pincanbeused forenable and disable functions. For\nsystem robustness, internal pullup and pulldown resistors ontheinput pins ensure that outputs areheld low\nwhen theinput pins areinfloating condition. Therefore theunused input pinisnotleftfloating and must be\nproperly biased toensure thatdriver output isinenabled fornormal operation.\nThe input pinthreshold oftheUCC27511A-Q1 device isbased onTTL andCMOS-compatible low-voltage logic\nwhich isfixed andindependent oftheVDDsupply voltage. Wide hysteresis between thehigh andlowthresholds\noffers excellent noise immunity.\n9.2 Functional Block Diagram\nFigure 19.UCC27511 Functional Block Diagram\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: UCC27511 UCC27512\n1\n6\n23\n4\n5200 k /c87VDD230 k /c87\nUVLOVDDVDD\nVDD\nOUT\nGNDIN+\nIN-\nGND\nUCC27511 ,UCC27512\nSLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014 www.ti.com\nFunctional Block Diagram (continued)\nFigure 20.UCC27512 Functional Block Diagram\n9.3 Feature Description\nInthefollowing sections with respect toUCC27511, theterm output ,orOUT refers tothecombined state that\nresults when theOUTH pinistieddirectly totheOUTL pin.Asstated earlier, output high,orOUT high refers to\nthestate when theOUTH pinispulled close toVDDpinbias voltage while theOUTL pinisinhigh-impedance\nstate. Similarly output loworOUT lowimplies thattheOUTL pinispulled close totheGND pinwhile theOUTH\npinisinhigh-impedance state.\n9.3.1 VDDandUndervoltage Lockout\nThe UCC27511 and UCC27512 devices have internal Undervoltage LockOut (UVLO) protection feature onthe\nVDDpinsupply circuit blocks. Whenever thedriver isinUVLO condition (forexample when VDDvoltage less than\nVONduring power upandwhen VDDvoltage isless than VOFFduring power down), thiscircuit holds alloutputs\nLOW, regardless ofthestatus oftheinputs. The UVLO istypically 4.2Vwith 300-mV typical hysteresis. This\nhysteresis prevents chatter when lowVDDsupply voltages have noise from thepower supply and also when\nthere aredroops intheVDDbias voltage when thesystem commences switching andthere isasudden increase\ninIDD.The capability tooperate atlowvoltage levels such asbelow 5V,along with best-in-class switching\ncharacteristics, isespecially suited fordriving emerging GaN wide band-gap power-semiconductor devices.\nForexample, atpower up,theUCC27511 and UCC27512 driver output remains LOW until theVDDvoltage\nreaches theUVLO threshold. The magnitude oftheOUT signal rises with VDDuntil steady-state VDDisreached.\nInthenoninverting operation (PWM signal applied toIN+pin)shown inFigure 21,theoutput remains LOW until\ntheUVLO threshold isreached, andthen theoutput isin-phase with theinput. Intheinverting operation (PWM\nsignal applied toIN-pin)shown inFigure 22theoutput remains LOW until theUVLO threshold isreached, and\nthen theoutput isout-phase with theinput. Inboth cases, theunused input pinmust beproperly biased to\nenable theoutput. Note thatinthese devices theoutput turns tohigh state only ifIN+pinishigh andIN-pinis\nlowafter theUVLO threshold isreached.\nSince thedriver draws current from theVDDpintobias allinternal circuits, forthebest high-speed circuit\nperformance, two VDD-bypass capacitors arerecommended toprevent noise problems. The use ofsurface-\nmount components ishighly recommended. A0.1-μFceramic capacitor should belocated asclose aspossible to\ntheVDDtoGND pins ofthegate driver. Inaddition, alarger capacitor (such as1μF)with relatively lowESR\nshould beconnected inparallel andclose proximity, inorder tohelp deliver thehigh-current peaks required by\ntheload. The parallel combination ofcapacitors should present alowimpedance characteristic fortheexpected\ncurrent levels andswitching frequencies intheapplication.\n16 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: UCC27511 UCC27512\nVDD Threshold VDD\nIN+\nOUTIN-VDD Threshold VDD\nIN+\nOUTIN-\nVDD Threshold\nIN-\nOUTIN+VDD Threshold\nIN-\nOUTIN+\nUCC27511 ,UCC27512\nwww.ti.com SLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014\nFeature Description (continued)\nFigure 21.Powerup (Noninverting Drive) Figure 22.Powerup (Inverting Drive)\n9.3.2 Operating Supply Current\nThe UCC27511 andUCC27512 feature very lowquiescent IDDcurrents. The typical operating-supply current in\nUndervoltage LockOut (UVLO) state andfully-on state (under static andswitching conditions) aresummarized in\nFigure 5,Figure 6andFigure 7.The IDDcurrent when thedevice isfully onandoutputs areinastatic state (DC\nhigh orDClow, refer Figure 7)represents lowest quiescent IDDcurrent when alltheinternal logic circuits ofthe\ndevice arefully operational. The total supply current isthesum ofthequiescent IDDcurrent, theaverage IOUT\ncurrent duetoswitching, andfinally anycurrent related topullup resistors ontheunused input pin.Forexample,\nwhen theinverting input pinispulled lowadditional current isdrawn from VDDsupply through thepullup resistors\n(refer toforthedevice Block Diagram). Knowing theoperating frequency (fSW)and theMOSFET gate (QG)\ncharge atthedrive voltage being used, theaverage IOUTcurrent canbecalculated asproduct ofQGandfSW.\nAcomplete characterization oftheIDDcurrent asafunction ofswitching frequency atdifferent VDDbias voltages\nunder 1.8-nF switching load isprovided inFigure 15.The strikingly linear variation and close correlation with\ntheoretical value ofaverage IOUTindicates negligible shoot-through inside thegate-driver device attesting toits\nhigh-speed characteristics.\n9.3.3 Input Stage\nThe input pins oftheUCC27511 and UCC27512 devices arebased onaTTL and CMOS compatible input-\nthreshold logic that isindependent oftheVDDsupply voltage. With atypicalyl high threshold of2.2Vand a\ntypically lowthreshold of1.2V,thelogic-level thresholds canbeconveniently driven with PWM control signals\nderived from 3.3-V and 5-V digital-power controllers. Wider hysteresis (1Vtypical) offers enhanced noise\nimmunity compared totraditional TTL-logic implementations, where thehysteresis istypically less than 0.5V.\nThis device also feature tight control oftheinput-pin threshold-voltage levels which eases system design\nconsiderations andensures stable operation across temperature. The very-low input capacitance onthese pins\nreduces loading andincreases switching speed.\nWhenever anyoftheinput pins areinafloating condition, theoutput oftherespective channel isheld inthelow\nstate. This function isachieved using VDD-pullup resistors onalltheinverting inputs (IN–pin)orGND-pulldown\nresistors onallthenoninverting input pins (IN+ pin), (see the).\nThedevice also features adual-input configuration with twoinput pins available tocontrol thestate oftheoutput.\nThe user hastheflexibility todrive thedevice using either anoninverting input pin(IN+) oraninverting input pin\n(IN–).The state oftheoutput pinisdependent onthebias onboth theIN+ and IN–pins. Foradditional\nclarification, refer totheI/O-logic truth table (Table 3)and thetypical application diagrams, (Figure 25and\nFigure 26).\nWhen aninput pinisselected forPWM drive, theother input pin(theunused input pin)must beproperly biased\ninorder toenable theoutput. Aspreviously stated, theunused input pincannot remain inafloating condition\nbecause whenever anyinput pinisleftinafloating condition theoutput isdisabled. Alternatively, theunused\ninput pincaneffectively beused toimplement anenable ordisable function. Thefollowing explains thisfunction:\n•Inorder todrive thedevice inanoninverting configuration, apply thePWM-control input signal toIN+pin.In\nthiscase, theunused input pin,IN–,must bebiased low(such astiedtoGND) inorder toenable theoutput.\n–Alternately, theIN–pinisused toimplement theenable ordisable function using anexternal logic signal.\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: UCC27511 UCC27512\nUCC27511 ,UCC27512\nSLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014 www.ti.com\nFeature Description (continued)\nOUT isdisabled when IN–isbiased high andOUT isenabled when IN–isbiased low.\n•Inorder todrive thedevice inaninverting configuration, apply thePWM-control input signal toIN–pin.Inthis\ncase, theunused input pin,IN+, must bebiased high (such astiedtoVDD)inorder toenable theoutput.\n–Alternately, theIN+pinisused toimplement theenable ordisable function using anexternal logic signal.\nOUT isdisabled when IN+isbiased lowandOUT isenabled when IN+isbiased high.\n•Finally, note thattheoutput pincanbedriven intoahigh state only when theIN+pinisbiased high andthe\nIN–input isbiased low.\nThe input stage ofthedriver ispreferably driven byasignal with ashort riseorfalltime. Use caution whenever\nthedriver isused with slowly varying input signals, especially insituations where thedevice islocated ina\nmechanical socket orPCB layout thatisnotoptimal:\n•High dI/dt current from thedriver output coupled with board layout parasitics cancause ground bounce. The\ndifferential voltage between input pins and GND ismodified and triggers anunintended change ofoutput\nstate because offast13-ns propagation delay which canultimately result inhigh-frequency oscillations that\nincrease power dissipation andpose ariskofdamage tothedevice.\n•A1-Vinput-threshold hysteresis boosts noise immunity compared tomost other industry standard drivers.\n•Intheworst case, when aslow input signal isused andPCB layout isnotoptimal, adding asmall capacitor (1\nnF)between theinput pinand GND pinvery close tothedriver device may benecessary which helps to\nconvert thedifferential mode noise with respect totheinput-logic circuitry intocommon-mode noise andavoid\nunintended change ofoutput state.\nIflimiting therise orfalltimes tothepower device istheprimary goal, then anexternal resistance ishighly\nrecommended between theoutput ofthedriver and thepower device instead ofadding delays ontheinput\nsignal. This external resistor has theadditional benefit ofreducing part ofthegate-charge related power\ndissipation inthegate-driver device package andtransferring thepower dissipation intotheexternal resistor.\n9.3.4 Enable Function\nAsmentioned earlier, anenable and disable function iseasily implemented inUCC27511 and UCC27512\ndevices using theunused input pin.When theIN+pinispulled down toGND ortheIN–pinispulled down to\nVDD,theoutput isdisabled. Thus theIN+pincanbeused likeanenable pinthatisbased onactive-high logic,\nwhile theIN–pincanbeused likeanenable pinthatisbased onactive-low logic.\n9.3.5 Output Stage\nFigure 23shows theoutput stage oftheUCC27511 and UCC27512 devices. The UCC27511 and UCC27512\ndevices feature aunique architecture ontheoutput stage which delivers thehighest peak-source current when\nthepeak source current ismost needed during theMiller plateau region ofthepower switch turnon transition\n(when thepower-switch drain orcollector voltage experiences dV/dt). The device output stage features ahybrid\npullup structure using aparallel arrangement ofN-channel andP-channel MOSFET devices. Byturning ontheN-\nchannel MOSFET during anarrow instant when theoutput changes state from lowtohigh, thegate-driver device\nisable todeliver abrief boost inthepeak-sourcing current enabling fastturnon.\n18 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: UCC27511 UCC27512\nVDD\nRO(H)\nRO(L)Gate\nvoltage\nboost\nNarrow pulse at\neach turn onAnti shoot-\nthrough\ncircuitryInput signalPullup\nR(NMOS)\nOUTLOUTH\nUCC27511 ,UCC27512\nwww.ti.com SLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014\nFeature Description (continued)\nFigure 23.UCC27511 Gate Driver Output Structure\nThe RO(H)parameter (see theElectrical Characteristics table) isaDCmeasurement andisrepresentative ofthe\non-resistance oftheP-channel device only, because theN-Channel device isturned ononly during output\nchange ofstate from lowtohigh. Thus theeffective resistance ofthehybrid pullup stage ismuch lower than what\nisrepresented byRO(H)parameter. Thepulldown structure iscomposed ofaN-channel MOSFET only. TheRO(L)\nparameter (see theElectrical Characteristics table), which isalso aDCmeasurement, isrepresentative oftrue\nimpedance ofthepulldown stage inthedevice. IntheUCC27511 and UCC27512 devices, theeffective\nresistance ofthehybrid pullup structure isapproximately 2.7×RO(L).\nThe UCC27511 device features aunique split output configuration where thegate-drive current issourced\nthrough theOUTH pinand sunk through theOUTL pin. This unique pinarrangement allows users toapply\nindependent turnon andturnoff resistors totheOUTH andOUTL pins respectively andeasily control theturnon\nand turnoff switching dV/dt. This pinarrangement, along with thelowpulldown impedance oftheoutput driver\nstage, isespecially useful inapplications where ahigh C×dV/dt Miller turnon immunity isneeded (such aswith\nGaN power switches, SRMOSFETs andother applications) andtheOUTL pincanbedirectly tiedtothegate of\nthepower device.\nThe UCC27511 and UCC27512 devices arecapable ofdelivering 4-Asource, 8-Asink (asymmetrical drive) at\nVDDequal to12V.Strong sink capability inasymmetrical drive results inavery-low pulldown impedance inthe\ndriver output stage which boosts immunity against parasitic, Miller turnon (C×dV/dt turnon) effect, especially\nwhere thelowgate-charge MOSFETs oremerging wide band-gap GaN-power switches areused.\nAnexample ofasituation where theMiller turnon effect isaconcern issynchronous rectification (SR). InanSR\napplication, thedV/dt occurs ontheMOSFET drain when theMOSFET isalready held inoffstate bythegate\ndriver. The current discharging theC(GD)Miller capacitance during thisdV/dt isshunted bythepulldown stage of\nthedriver. Ifthepulldown impedance isnotlowenough then avoltage spike can result intheVGSofthe\nMOSFET, which canresult inspurious turnon. This phenomenon isshown inFigure 24.The UCC27511 and\nUCC27512 device offers abest-in-class, 0.375-Ω(typ) pulldown impedance boosting immunity against Miller\nturnon.\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: UCC27511 UCC27512\nGate Driver\nRO(L)RGC(GD)\nC(GS)C(OSS)VDS\nI(SNK)\nVIVTH\nON OFFMiller Turnon Spike in V GS\nVDSof\nMOSFETVGSof\nMOSFET\nOUTL(of MOSFET)\nUCC27511 ,UCC27512\nSLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014 www.ti.com\nFeature Description (continued)\nFigure 24.Very-Low Pulldown Impedance inUCC27511 andUCC27512, 4-Aand8-AAsymmetrical Drive\n(Output Stage Mitigates Miller Turnon Effect)\nThe driver-output voltage swings between theVDDandGND pins which provides rail-to-rail operation asaresult\noftheMOS-output stage which delivers very-low dropout. Thepresence oftheMOSFET-body diodes also offers\nlowimpedance toswitching overshoots and undershoots. Inmany cases, external Schottky diode clamps are\neliminated. The outputs ofthese drivers aredesigned towithstand 500-mA reverse current without either\ndamage tothedevice orlogic malfunction.\n9.3.6 Low Propagation Delays\nThe UCC27511 and UCC27512 driver devices feature best-in-class input-to-output propagation delay of13ns\n(typ) atVDD=12V,which promises thelowest level ofpulse transmission distortion available from industry-\nstandard gate-driver devices forhigh-frequency switching applications. Asseen inFigure 14,there isvery little\nvariation ofthepropagation delay with temperature andsupply voltage aswell, offering typically less than 20-ns\npropagation delays across theentire range ofapplication conditions.\n20 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: UCC27511 UCC27512\nUCC27511 ,UCC27512\nwww.ti.com SLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014\n9.4 Device Functional Modes\nThe device operates innormal mode and UVLO mode. See theVDDand Undervoltage Lockout section for\ninformation onUVLO operation mode. Inthenormal mode theoutput state isdependent onstates oftheIN+and\nIN–pins. Table 3liststheoutput states fordifferent input pincombinations.\nTable 3.Device Logic Table\nOUT\n(OUTH andOUTL pinsIN+PIN IN-PIN OUTH PIN OUTL PINtiedtogether inthe\nUCC27511)\nL L High impedance L L\nL H High impedance L L\nH L H High impedance H\nH H High impedance L L\nx(1)Any High impedance L L\nAny x(1)High impedance L L\n(1) x=Floating Condition\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: UCC27511 UCC27512\n6\n5\n41\n2\n3IN+\nIN-\nGNDVDD\nOUTH\nOUTLUCC27511\nR1\nR2Q1IN+D1\nC1+VOUTVSOURCE\nL1C2V+\n4.5 V to 18 V\n1\n2\n36\n5\n4IN+\nGND\nVDDIN-\nGND\nOUTUCC27512\nR3Q1IN+D1\nC1+VOUTVSOURCE\nL1\nC2V+4.5 V to 18 V\nUCC27511 ,UCC27512\nSLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014 www.ti.com\n10Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n10.1 Application Information\nHigh-current gate-driver devices arerequired inswitching-power applications foravariety ofreasons. Inorder to\neffect fast switching ofpower devices and reduce associated switching power losses, apowerful gate driver\nemploys between thePWM output ofcontrollers and thegates ofthepower-semiconductor devices. Further,\ngate drivers areindispensable when having thePWM controller directly drive thegates oftheswitching devices\nisimpossible. With advent ofdigital power, thissituation willbeoften encountered since thePWM signal from the\ndigital controller isoften a3.3-V logic signal which isnotcapable ofeffectively turning onapower switch. Alevel-\nshifting circuitry isneeded toboost the3.3-V signal tothegate-drive voltage (such as12V)inorder tofully turn\nonthepower device andminimize conduction losses. Traditional buffer drive circuits based onNPN/PNP bipolar\ntransistors intotem-pole arrangement, being emitter follower configurations, prove inadequate with digital power\nsince they lack level-shifting capability. Gate drivers effectively combine both thelevel-shifting and buffer-drive\nfunctions. Gate drivers also findother needs such asminimizing theeffect ofhigh-frequency switching noise by\nlocating thehigh-current driver physically close tothepower switch, driving gate-drive transformers and\ncontrolling floating power-device gates, reducing power dissipation and thermal stress incontrollers bymoving\ngate charge power losses intoitself. Finally, emerging wide band-gap power device technologies such asGaN\nbased switches, which arecapable ofsupporting very high switching frequency operation, aredriving very\nspecial requirements interms ofgate drive capability. These requirements include operation atlowVDDvoltages\n(5Vorlower), lowpropagation delays and availability incompact, low-inductance packages with good thermal\ncapability. Insummary gate-driver devices areextremely important components inswitching power combining\nbenefits ofhigh-performance low-cost component count andboard-space reduction andsimplified system design.\n10.2 Typical Application\nTypical application diagrams ofUCC27511 and UCC27512 devices areshown below illustrating use innon-\ninverting and inverting driver configurations. The UCC27511 device features aunique split output configuration\nwhere thegate-drive current issourced through OUTH pinand sunk through OUTL pin. This unique pin\narrangement allows user toapply independent turn-on and turn-off resistors totheOUTH and OUTL pins\nrespectively andeasily control theturn-on andturn-off switching dV/dt. This pinarrangement, along with thelow\npulldown impedance oftheoutput driver stage, isespecially handy inapplications where ahigh CxdV/dt Miller\nturnon immunity isneeded (such aswith GaN power switches, SRMOSFETs, andsoforth) andOUTL pincan\nbedirectly tiedtothegate ofthepower device.\nFigure 25.Using Noninverting Input (IN–IsGrounded toEnable Output)\n22 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: UCC27511 UCC27512\n6\n5\n41\n2\n3IN+\nIN-\nGNDVDD\nOUTH\nOUTLUCC27511\nR1\nR2Q1\nIN-D1\nC1+VOUTVSOURCE\nL1C2V+\n4.5 V to 18 V\n1\n2\n36\n5\n4IN+\nGND\nVDDIN-\nGND\nOUTUCC27512\nR3Q1\nV+D1\nC1+VSOURCE\nL1\nC2IN-\n4.5 V to 18 V\nUCC27511 ,UCC27512\nwww.ti.com SLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014\nTypical Application (continued)\nFigure 26.Using Inverting Input (IN+ IsTied toVDDEnable Output)\nNOTE\nThe UCC27512 features twoground pins, pin2andpin5.TIrecommends tying both pins\ntogether using PCB trace asclose aspossible tothedevice.\n10.2.1 Design Requirements\nWhen selecting theproper gate driver device foranend application, some design considerations must be\nevaluated firstinorder tomake themost appropriate selection. Among these considerations areinput-to-output\nconfiguration, theinput threshold type, bias supply voltage levels, peak source andsink currents, availability of\nindependent enable anddisable functions, propagation delay, power dissipation, andpackage type.\n10.2.2 Detailed Design Procedure\n10.2.2.1 Input-to-Output Logic\nThe design should specify which type ofinput-to-output configuration should beused. Ifturning onthepower\nMOSFET orIGBT when theinput signal isinhigh state ispreferred, then thenon-inverting configuration must be\nselected. Ifturning offthepower MOSFET orIGBT when theinput signal isinhigh state ispreferred, the\ninverting configuration must bechosen. The UCC27511 andUCC27512 devices canbeconfigured ineither an\ninverting ornoninverting input-to-output configuration using theIN–orIN+pins respectively. Toconfigure the\ndevice foruse ininverting mode, tietheIN+ pintoVDDand apply theinput signal totheIN–pin. Forthe\nnoninverting configuration, tietheIN–pintoGND andapply theinput signal totheIN+pin.\n10.2.2.2 Input Threshold Type\nThetype ofInput voltage threshold determines thetype ofcontroller thatcanbeused with thegate driver device.\nThe UCC27511 and UCC27512 devices feature aTTL and CMOS-compatible input threshold logic, with wide\nhysteresis. Thethreshold voltage levels arelowvoltage andindependent oftheVDDsupply voltage, which allows\ncompatibility with both logic-level input signals from microcontrollers aswell ashigher-voltage input signals from\nanalog controllers. See theElectrical Characteristics table fortheactual input threshold voltage levels and\nhysteresis specifications fortheUCC27511 andUCC27512 devices.\n10.2.2.3 VDDBias Supply Voltage\nThe bias supply voltage tobeapplied totheVDDpinofthedevice should never exceed thevalues listed inthe\nRecommended Operating Conditions table. However, different power switches demand different voltage levels to\nbeapplied atthegate terminals foreffective turnon and turnoff. With certain power switches, apositive gate\nvoltage may berequired forturnon and anegative gate voltage may berequired forturnoff, inwhich case the\nVDDbias supply equals thevoltage differential. With awide operating range from 4.5Vto18V,theUCC27511\nand UCC27512 devices canbeused todrive avariety ofpower switches, such asSiMOSFETs (forexample,\nVGS=4.5V,10V,12V),IGBTs (VGE=15V,18V),andwide-bandgap power semiconductors (such asGaN,\ncertain types ofwhich allow nohigher than 6Vtobeapplied tothegate terminals).\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: UCC27511 UCC27512\nUCC27511 ,UCC27512\nSLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014 www.ti.com\nTypical Application (continued)\n10.2.2.4 Peak Source andSink Currents\nGenerally, theswitching speed ofthepower switch during turnon and turnoff should beasfastaspossible in\norder tominimize switching power losses. The gate driver device must beable toprovide therequired peak\ncurrent forachieving thetargeted switching speeds forthetargeted power MOSFET.\nUsing theexample ofapower MOSFET, thesystem requirement fortheswitching speed istypically described in\nterms oftheslew rate ofthedrain-to-source voltage ofthepower MOSFET (such asdVDS/dt). Forexample, the\nsystem requirement might state that aSPP20N60C3 power MOSFET must beturned-on with adVDS/dtof20\nV/ns orhigher under aDCbusvoltage of400Vinacontinuous-conduction-mode (CCM) boost PFC-converter\napplication. This type ofapplication isaninductive hard-switching application and reducing switching power\nlosses iscritical. This requirement means that theentire drain-to-source voltage swing during power MOSFET\nturn-on event (from 400VintheOFF state toVDS(on) inonstate) must becompleted inapproximately 20nsor\nless. When thedrain-to-source voltage swing occurs, theMiller charge ofthepower MOSFET (QGDparameter in\nSPP20N60C3 power MOSFET data sheet =33nCtypical) issupplied bythepeak current ofgate driver.\nAccording topower MOSFET inductive switching mechanism, thegate-to-source voltage ofthepower MOSFET\natthistime istheMiller plateau voltage, which istypically afewvolts higher than thethreshold voltage ofthe\npower MOSFET, VGS(TH) .\nInorder toachieve thetargeted dVDS/dt,thegate driver must becapable ofproviding theQGDcharge in20nsor\nless. Inother words apeak current of1.65 A(=33nC/20ns)orhigher must beprovided bythegate driver. The\nUCC27511 andUCC27512 gate driver iscapable ofproviding 4-Apeak sourcing current which clearly exceeds\nthedesign requirement andhasthecapability tomeet theswitching speed needed. The2.4x overdrive capability\nprovides anextra margin against part-to-part variations intheQGDparameter ofthepower MOSFET along with\nadditional flexibility toinsert external gate resistors and finetune theswitching speed forefficiency versus EMI\noptimizations.\nHowever, inpractical designs theparasitic trace inductance inthegate drive circuit ofthePCB willhave a\ndefinitive roletoplay onthepower MOSFET switching speed. The effect ofthistrace inductance istolimit the\ndI/dt oftheoutput current pulse ofthegate driver. Inorder toillustrate this, consider output current pulse\nwaveform from thegate driver tobeapproximated toatriangular profile, where thearea under thetriangle (½×\nIPEAK ×time) would equal thetotal gate charge ofthepower MOSFET (QGparameter inSPP20N60C3 power\nMOSFET datasheet =87nCtypical). Iftheparasitic trace inductance limits thedI/dt then asituation may occur in\nwhich thefullpeak current capability ofthegate driver isnotfully achieved inthetime required todeliver theQG\nrequired forthepower MOSFET switching. Inother words thetime parameter intheequation would dominate\nandtheIPEAK value ofthecurrent pulse would bemuch less than thetrue peak current capability ofthedevice,\nwhile therequired QGisstilldelivered. Because ofthis, thedesired switching speed may notberealized, even\nwhen theoretical calculations indicate thegate driver iscapable ofachieving thetargeted switching speed. Thus,\nplacing thegate driver device very close tothepower MOSFET and designing atight gate drive-loop with\nminimal PCB trace inductance isimportant torealize thefullpeak-current capability ofthegate driver.\n10.2.2.5 Enable andDisable Function\nCertain applications demand independent control oftheoutput state ofthedriver without involving theinput\nsignal. Apinwhich offers anenable and disable function achieves this requirement. The UCC27511 and\nUCC27512 devices offer 2input pins, IN+and IN–,both ofwhich control thestate oftheoutput aslisted in\nTable 3.Based onwhether aninverting ornoninverting input signal isprovided tothedriver, theappropriate\ninput pincanbeselected astheprimary input forcontrolling thegate driver. The other unused input pincanbe\nconveniently used fortheenable anddisable functionality. Ifthedesign does notrequire anenable function, the\nunused input pincanbetiedtoeither theVDDpin(incase IN+istheunused pin), orGND (incase IN–isunused\npin)inorder toensure itdoes notaffect theoutput status.\n10.2.2.6 Propagation Delay\nThe acceptable propagation delay from thegate driver isdependent ontheswitching frequency atwhich itis\nused andtheacceptable level ofpulse distortion tothesystem. The UCC27511 andUCC27512 devices feature\nindustry best-in-class 13-ns (typical) propagation delays which ensures very little pulse distortion and allows\noperation atvery high-frequencies. See thetable forthepropagation and switching characteristics ofthe\nUCC27511 andUCC27512 devices.\n24 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: UCC27511 UCC27512\n2\nG LOAD DD SW g DD SWP C V f Q V f/c61 /c61\n2\nG LOAD DD SWP C V f/c61\n2\nG LOAD DD1E C V2/c61\nDISS DC SWP P P /c61 /c43\nUCC27511 ,UCC27512\nwww.ti.com SLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014\nTypical Application (continued)\n10.2.2.7 Thermal Information\nThe useful range ofadriver isgreatly affected bythedrive-power requirements oftheload and thethermal\ncharacteristics ofthepackage. Inorder foragate driver tobeuseful over aparticular temperature range the\npackage must allow fortheefficient removal oftheheat produced while keeping thejunction temperature within\nrated limits. The thermal metrics forthedriver package islisted inthetable. Fordetailed information regarding\nthetable, please refer totheApplication Note from Texas Instruments entitled ICPackage Thermal Metrics\n(SPRA953 ).\nThe UCC27511 device isoffered inaSOT-23, 6-pin package (DBV). The section lists thethermal performance\nmetrics related toSOT-23 package. TheψJTandψJBmetrics areused when estimating thedietemperature\nduring actual application measurements.\nHeat removal occurs primarily through theleads ofthedevice andthePCB traces connected totheleads.\n10.2.2.8 Power Dissipation\nPower dissipation ofthegate driver hastwoportions asshown inEquation 1.\n(1)\nThe DCportion ofthepower dissipation isPDC=IQxVDD where IQisthequiescent current forthedriver. The\nquiescent current isthecurrent consumed bythedevice tobias allinternal circuits such asinput stage, reference\nvoltage, logic circuits, protections, and also anycurrent associated with switching ofinternal devices when the\ndriver output changes state (such ascharging anddischarging ofparasitic capacitances, parasitic shoot-through,\nand soforth). The UCC27511 and UCC27512 features very lowquiescent currents (less than 1mA, refer\nFigure 7)andcontains internal logic toeliminate anyshoot-through intheoutput driver stage. Thus theeffect of\nthePDConthetotal power dissipation within thegate driver canbesafely assumed tobenegligible.\nThepower dissipated inthegate-driver package during switching (PSW)depends onthefollowing factors:\n•Gate charge required ofthepower device (usually afunction ofthedrive voltage VG,which isvery close to\ninput bias supply voltage VDD duetolowVOHdrop-out).\n•Switching frequency.\n•Use ofexternal gate resistors.\nWhen adriver device istested with adiscrete, capacitive load calculating thepower thatisrequired from thebias\nsupply isfairly simple. The energy thatmust betransferred from thebias supply tocharge thecapacitor isgiven\nbyEquation 2.\nwhere\n•CLOAD isload capacitor\n•VDDisbias voltage feeding thedriver (2)\nThere isanequal amount ofenergy dissipated when thecapacitor ischarged. This leads toatotal power loss\ngiven byEquation 3.\nwhere\n•ƒSWistheswitching frequency (3)\nTheswitching load presented byapower MOSFET/IGBT isconverted toanequivalent capacitance byexamining\nthegate charge required toswitch thedevice. This gate charge includes theeffects oftheinput capacitance plus\ntheadded charge needed toswing thedrain voltage ofthepower device asitswitches between theONandOFF\nstates. Most manufacturers provide specifications oftypical and maximum gate charge, innC,toswitch the\ndevice under specified conditions. Using thegate charge Qg,determine thepower thatmust bedissipated when\ncharging acapacitor which iscalculated using theequation, QG=CLOAD xVDD,toprovide Equation 4forpower.\n(4)\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: UCC27511 UCC27512\nOFF ON\nSW G SW\nOFF GATE ON GATER RP 0.5 Q VDD fR R R R/c230 /c246/c61 /c180 /c180 /c180 /c180 /c43 /c231 /c247/c43 /c43 /c232 /c248\nUCC27511 ,UCC27512\nSLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014 www.ti.com\nTypical Application (continued)\nThis power PGisdissipated intheresistive elements ofthecircuit when theMOSFET/IGBT isbeing turned onor\noff.Half ofthetotal power isdissipated when theload capacitor ischarged during turnon, andtheother halfis\ndissipated when theload capacitor isdischarged during turnoff. When noexternal gate resistor isemployed\nbetween thedriver andMOSFET/IGBT, thispower iscompletely dissipated inside thedriver package. With the\nuseofexternal gate-drive resistors, thepower dissipation isshared between theinternal resistance ofdriver and\nexternal gate resistor inaccordance totheratio oftheresistances (more power dissipated inthehigher\nresistance component). Based onthis simplified analysis, thedriver power dissipation during switching is\ncalculated inEquation 5.\nwhere\n•ROFF=ROL\n•RON(effective resistance ofpull-up structure) =2.7xROL (5)\n10.2.3 Application Curves\nFigure 27andFigure 28show thetypical switching characteristics oftheUCC27511 device.\nVDD=10V C(LOAD) =1nF VDD=10V C(LOAD) =1nF\nFigure 27.Typical Turnon Waveform Figure 28.Typical Turnoff Waveform\n26 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: UCC27511 UCC27512\nUCC27511 ,UCC27512\nwww.ti.com SLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014\n11Power Supply Recommendations\nThe bias supply voltage range forwhich theUCC27511 andUCC27512 device israted tooperate isfrom 4.5V\nto18V.The lower endofthisrange isgoverned bytheinternal undervoltage-lockout (UVLO) protection feature\nontheVDDpinsupply circuit blocks. Whenever thedriver isinUVLO condition when theVDDpinvoltage isbelow\ntheV(ON)supply start threshold, thisfeature holds theoutput low, regardless ofthestatus oftheinputs. The\nupper end ofthisrange isdriven bythe20-V absolute maximum voltage rating oftheVDDpinofthedevice\n(which isastress rating). Keeping a2-V margin toallow fortransient voltage spikes, the maximum\nrecommended voltage fortheVDDpinis18V.\nThe UVLO protection feature also involves ahysteresis function. This means thatwhen theVDDpinbias voltage\nhas exceeded thethreshold voltage and device begins tooperate, and ifthevoltage drops, then thedevice\ncontinues todeliver normal functionality unless thevoltage drop exceeds thehysteresis specification VDD(hys) .\nTherefore, ensuring that, while operating atornear the4.5Vrange, thevoltage ripple ontheauxiliary power\nsupply output issmaller than thehysteresis specification ofthedevice isimportant toavoid triggering device\nshutdown.\nDuring system shutdown, thedevice operation continues until theVDDpinvoltage hasdropped below theV(OFF)\nthreshold which must beaccounted forwhile evaluating system shutdown timing design requirements. Likewise,\natsystem startup, thedevice does notbegin operation until theVDDpinvoltage hasexceeded above theV(ON)\nthreshold.\nThe quiescent current consumed bytheinternal circuit blocks ofthedevice issupplied through theVDDpin.\nAlthough thisfactiswellknown, recognizing thatthecharge forsource current pulses delivered bytheOUTH pin\nisalso supplied through thesame VDDpinisimportant. Asaresult, every time acurrent issourced outofthe\noutput pins (OUTH), acorresponding current pulse isdelivered into thedevice through theVDDpin. Thus\nensuring thatlocal bypass capacitors areprovided between theVDDandGND pins andlocated asclose tothe\ndevice aspossible forthepurpose ofdecoupling isimportant. AlowESR, ceramic surface mount capacitor isa\nmust. TIrecommends tohave 2capacitors; a100-nF ceramic surface-mount capacitor which can benudged\nvery close tothepins ofthedevice andanother surface-mount capacitor offewmicrofarads added inparallel.\n12Layout\n12.1 Layout Guidelines\nProper PCB layout isextremely important inahigh-current fast-switching circuit toprovide appropriate device\noperation and design robustness. The UCC27511 and UCC27512 gate driver incorporates short-propagation\ndelays andpowerful output stages capable ofdelivering large current peaks with very fastriseandfalltimes at\nthegate ofpower switch tofacilitate voltage transitions very quickly. Athigher VDDvoltages, thepeak-current\ncapability iseven higher (4-A/8-A peak current isatVDD=12V).Very high di/dt causes unacceptable ringing if\nthetrace lengths and impedances arenotwell controlled. The following circuit-layout guidelines arestrongly\nrecommended when designing with these high-speed drivers.\n•Locate thedriver device asclose aspossible topower device inorder tominimize thelength ofhigh-current\ntraces between theoutput pins andthegate ofthepower device.\n•Locate theVDD-bypass capacitors between VDDandGND asclose aspossible tothedriver with minimal trace\nlength toimprove thenoise filtering. These capacitors support high-peak current being drawn from VDDduring\nturnon ofpower MOSFET. The use oflowinductance SMD components such aschip resistors and chip\ncapacitors ishighly recommended.\n•The turnon andturnoff current-loop paths (driver device, power MOSFET andVDDbypass capacitor) should\nbeminimized asmuch aspossible inorder tokeep thestray inductance toaminimum. High dI/dt is\nestablished inthese loops attwoinstances –during turnon andturnoff transients, which willinduce significant\nvoltage transients ontheoutput pinofthedriver device andgate ofthepower switch.\n•Wherever possible, parallel thesource andreturn traces, taking advantage offluxcancellation.\n•Separate power traces andsignal traces, such asoutput andinput signals.\n•Star-point grounding isagood way tominimize noise coupling from onecurrent loop toanother. The GND of\nthedriver should beconnected totheother circuit nodes such assource ofpower switch, ground ofPWM\ncontroller, andsoforth, atone, single point. The connected paths should beasshort aspossible toreduce\ninductance andbeaswide aspossible toreduce resistance.\n•Use aground plane toprovide noise shielding. Fast riseandfalltimes atOUT may corrupt theinput signals\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: UCC27511 UCC27512\nUCC27511 ,UCC27512\nSLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014 www.ti.com\nLayout Guidelines (continued)\nduring transition. The ground plane must notbeaconduction path foranycurrent loop. Instead theground\nplane must beconnected tothestar-point with onesingle trace toestablish theground potential. Inaddition\ntonoise shielding, theground plane canhelp inpower dissipation aswell.\n•Innoisy environments, tying theunused Input pinofUCC27511 and UCC27512 toVDD(incase ofIN+) or\nGND (incase ofIN-) using short traces inorder toensure that theoutput isenabled and toprevent noise\nfrom causing malfunction intheoutput may benecessary.\n•The UCC27512 device offers twoground pins, pin2andpin5.Shorting thetwopins together using thePCB\ntrace isextremely important. Theshortest trace should belocated asclose aspossible tothedevice.\n12.2 Layout Example\nFigure 29.UCC27511 Layout Example\n28 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: UCC27511 UCC27512\nUCC27511 ,UCC27512\nwww.ti.com SLUSAW9F –FEBRUARY 2012 –REVISED NOVEMBER 2014\n13Device andDocumentation Support\n13.1 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 4.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nUCC27511 Click here Click here Click here Click here Click here\nUCC27512 Click here Click here Click here Click here Click here\n13.2 Trademarks\nAlltrademarks aretheproperty oftheir respective owners.\n13.3 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n13.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 29\nProduct Folder Links: UCC27511 UCC27512\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nUCC27511DBVR ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 140 7511\nUCC27511DBVT ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 140 7511\nUCC27512DRSR ACTIVE SON DRS 63000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 140 27512\nUCC27512DRST ACTIVE SON DRS 6250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 140 27512\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF UCC27512 :\n•Enhanced Product: UCC27512-EP\n NOTE: Qualified Version Definitions:\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nUCC27511DBVR SOT-23 DBV 63000 180.0 8.43.23.21.44.08.0 Q3\nUCC27511DBVT SOT-23 DBV 6250 180.0 8.43.23.21.44.08.0 Q3\nUCC27512DRSR SON DRS 63000 330.0 12.4 3.33.31.18.012.0 Q2\nUCC27512DRST SON DRS 6250 180.0 12.4 3.33.31.18.012.0 Q2\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2021\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nUCC27511DBVR SOT-23 DBV 63000 200.0 183.0 25.0\nUCC27511DBVT SOT-23 DBV 6250 200.0 183.0 25.0\nUCC27512DRSR SON DRS 63000 367.0 367.0 35.0\nUCC27512DRST SON DRS 6250 210.0 185.0 35.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2021\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.951.45 MAX\n0.150.00 TYP6X 0.500.25\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.5. Refernce JEDEC MO-178.0.2 C A B1\n3452INDEX AREAPIN 1\n6\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND6X (1.1)\n6X (0.6)\n(2.6)2X (0.95)\n(R0.05) TYP\n4214840/C   06/2021SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45 26\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)2X(0.95)6X (1.1)\n6X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45 26\n\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE\nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”\nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY\nIMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD\nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate\nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable\nstandards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you\npermission to use these resources only for development of an application that uses the TI products described in the resource. Other\nreproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party\nintellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,\ncosts, losses, and liabilities arising out of your use of these resources.\nTI’s products are provided subject to TI’s Terms of Sale ( https:www.ti.com/legal/termsofsale.html ) or other applicable terms available either\non ti.com  or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s\napplicable warranties or warranty disclaimers for TI products. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 2021, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: UCC27511DBVR

#### Key Specifications:
- **Voltage Ratings**: 
  - Operating Voltage (VDD): 4.5 V to 18 V
  - Absolute Maximum Voltage: 20 V
- **Current Ratings**: 
  - Source Current: 4 A (peak)
  - Sink Current: 8 A (peak)
- **Power Consumption**: 
  - Quiescent Current: < 1 mA
- **Operating Temperature Range**: 
  - -40°C to 140°C
- **Package Type**: 
  - SOT-23 (6-pin)
- **Special Features**: 
  - Dual-input design (inverting and non-inverting)
  - Undervoltage Lockout (UVLO) protection
  - Fast propagation delay (typical 13 ns)
  - Low rise and fall times (9 ns and 7 ns typical)
  - Outputs held low during UVLO condition
- **Moisture Sensitive Level (MSL)**: 
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The UCC27511 is a single-channel, high-speed, low-side gate driver designed to drive MOSFET and IGBT power switches. It features a unique split output configuration that allows independent control of turn-on and turn-off speeds, making it suitable for applications requiring precise control over switching characteristics. The device is capable of sourcing and sinking high peak currents, which enhances its performance in high-frequency switching applications.

#### Typical Applications:
- **Power Management**: Used in switched-mode power supplies and DC-to-DC converters to efficiently drive power switches.
- **Motor Control**: Suitable for driving motors in various applications, including robotics and industrial automation.
- **Solar Power**: Utilized in solar inverters to manage power conversion efficiently.
- **Gate Driver for Emerging Wide Band-Gap Devices**: Particularly effective for driving GaN (Gallium Nitride) power devices, which require fast switching and high efficiency.
- **Digital Power Controllers**: Acts as a companion gate driver for digital power management systems.

The UCC27511 is particularly advantageous in applications where fast switching speeds and high current capabilities are critical, such as in high-frequency power conversion and motor control systems. Its robust design and features make it a reliable choice for modern electronic applications.