{
  "DESIGN_NAME": "tt_um_urish_dffram",
  "VERILOG_FILES": ["src/dffram.v"],
  "EXTRA_VERILOG_MODELS": ["src/RAM32.v"],

  "SYNTH_POWER_DEFINE": "USE_POWER_PINS",
  "MACROS": {
    "RAM32": {
      "instances": {
        "ram1": {
          "location": [10, 10],
          "orientation": "N"
        }
      },
      "gds": ["dir::/../macros/RAM32.gds"],
      "lef": ["dir::/../macros/RAM32.lef"],
      "nl": ["dir::/../macros/RAM32.nl.v"]
    }
  },
  
  "DIE_AREA": "0 0 678.96 225.76",
  "FP_DEF_TEMPLATE": "dir::/../tt/def/tt_block_4x2.def",

  "CLOCK_PERIOD": 20,
  "PL_RESIZER_HOLD_SLACK_MARGIN": 0.1,
  "GRT_RESIZER_HOLD_SLACK_MARGIN": 0.05,

  "RUN_LINTER": 1,
  "LINTER_INCLUDE_PDK_MODELS": 1,

  "RUN_KLAYOUT_XOR": 0,

  "DESIGN_REPAIR_BUFFER_OUTPUT_PORTS": false,
  "SYNTH_READ_BLACKBOX_LIB": 1,

  "TOP_MARGIN_MULT": 1,
  "BOTTOM_MARGIN_MULT": 1,
  "LEFT_MARGIN_MULT": 6,
  "RIGHT_MARGIN_MULT": 6,

  "FP_SIZING": "absolute",

  "GRT_ALLOW_CONGESTION": 1,

  "FP_IO_HLENGTH": 2,
  "FP_IO_VLENGTH": 2,

  "DECAP_CELL": [
    "sky130_fd_sc_hd__decap_3",
    "sky130_fd_sc_hd__decap_4",
    "sky130_fd_sc_hd__decap_6",
    "sky130_fd_sc_hd__decap_8",
    "sky130_ef_sc_hd__decap_12"
  ],

  "RUN_CTS": 1,
  "CLOCK_PORT": "clk",

  "DESIGN_IS_CORE": 0,
  "RT_MAX_LAYER": "met4"
}
