#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffc3281080 .scope module, "mips" "mips" 2 202;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "writedata"
v0x7fffc32aaff0_0 .net "aluop", 1 0, v0x7fffc32a4aa0_0;  1 drivers
v0x7fffc32ab160_0 .net "aluout", 31 0, v0x7fffc32a7090_0;  1 drivers
v0x7fffc32ab2b0_0 .net "alusrc", 0 0, v0x7fffc32a4b80_0;  1 drivers
v0x7fffc32ab350_0 .net "branch", 0 0, v0x7fffc32a4c20_0;  1 drivers
o0x7f20136f01f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc32ab3f0_0 .net "clk", 0 0, o0x7f20136f01f8;  0 drivers
v0x7fffc32ab490_0 .net "data1", 31 0, L_0x7fffc32bd2a0;  1 drivers
v0x7fffc32ab5c0_0 .net "data2", 31 0, L_0x7fffc32bd8b0;  1 drivers
v0x7fffc32ab710_0 .net "funct", 10 0, L_0x7fffc32bcd90;  1 drivers
v0x7fffc32ab7d0_0 .net "inst", 31 0, L_0x7fffc32bc2f0;  1 drivers
v0x7fffc32ab920_0 .net "memread", 0 0, v0x7fffc32a4e10_0;  1 drivers
v0x7fffc32ab9c0_0 .net "memtoreg", 0 0, v0x7fffc32a4ed0_0;  1 drivers
v0x7fffc32aba60_0 .net "memwrite", 0 0, v0x7fffc32a4f90_0;  1 drivers
v0x7fffc32abb00_0 .net "readdata", 31 0, L_0x7fffc32be070;  1 drivers
o0x7f20136f1158 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc32abbc0_0 .net "rst", 0 0, o0x7f20136f1158;  0 drivers
v0x7fffc32abc60_0 .net "sigext", 31 0, v0x7fffc32a49a0_0;  1 drivers
v0x7fffc32abdb0_0 .net "writedata", 31 0, L_0x7fffc32be1f0;  1 drivers
v0x7fffc32abe70_0 .net "zero", 0 0, L_0x7fffc32bdb70;  1 drivers
S_0x7fffc326c9e0 .scope module, "decode" "decode" 2 213, 2 34 0, S_0x7fffc3281080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst"
    .port_info 1 /INPUT 32 "writedata"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 32 "data1"
    .port_info 4 /OUTPUT 32 "data2"
    .port_info 5 /OUTPUT 32 "ImmGen"
    .port_info 6 /OUTPUT 1 "alusrc"
    .port_info 7 /OUTPUT 1 "memread"
    .port_info 8 /OUTPUT 1 "memwrite"
    .port_info 9 /OUTPUT 1 "memtoreg"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 2 "aluop"
    .port_info 12 /OUTPUT 11 "funct"
v0x7fffc32a53d0_0 .net "ImmGen", 31 0, v0x7fffc32a49a0_0;  alias, 1 drivers
v0x7fffc32a54b0_0 .net *"_s11", 0 0, L_0x7fffc32bcc10;  1 drivers
v0x7fffc32a5570_0 .net *"_s13", 2 0, L_0x7fffc32bccf0;  1 drivers
v0x7fffc32a5630_0 .net *"_s9", 6 0, L_0x7fffc32bcb70;  1 drivers
v0x7fffc32a5710_0 .net "aluop", 1 0, v0x7fffc32a4aa0_0;  alias, 1 drivers
v0x7fffc32a57d0_0 .net "alusrc", 0 0, v0x7fffc32a4b80_0;  alias, 1 drivers
v0x7fffc32a5870_0 .net "branch", 0 0, v0x7fffc32a4c20_0;  alias, 1 drivers
v0x7fffc32a5910_0 .net "clk", 0 0, o0x7f20136f01f8;  alias, 0 drivers
v0x7fffc32a59e0_0 .net "data1", 31 0, L_0x7fffc32bd2a0;  alias, 1 drivers
v0x7fffc32a5ab0_0 .net "data2", 31 0, L_0x7fffc32bd8b0;  alias, 1 drivers
v0x7fffc32a5b80_0 .net "funct", 10 0, L_0x7fffc32bcd90;  alias, 1 drivers
v0x7fffc32a5c20_0 .net "inst", 31 0, L_0x7fffc32bc2f0;  alias, 1 drivers
v0x7fffc32a5cf0_0 .net "memread", 0 0, v0x7fffc32a4e10_0;  alias, 1 drivers
v0x7fffc32a5dc0_0 .net "memtoreg", 0 0, v0x7fffc32a4ed0_0;  alias, 1 drivers
v0x7fffc32a5e90_0 .net "memwrite", 0 0, v0x7fffc32a4f90_0;  alias, 1 drivers
v0x7fffc32a5f60_0 .net "opcode", 6 0, L_0x7fffc32bc6a0;  1 drivers
v0x7fffc32a6030_0 .net "rd", 4 0, L_0x7fffc32bc970;  1 drivers
v0x7fffc32a6210_0 .net "regdst", 0 0, v0x7fffc32a5130_0;  1 drivers
v0x7fffc32a62e0_0 .net "regwrite", 0 0, v0x7fffc32a51f0_0;  1 drivers
v0x7fffc32a6380_0 .net "rs1", 4 0, L_0x7fffc32bc790;  1 drivers
v0x7fffc32a6420_0 .net "rs2", 4 0, L_0x7fffc32bc880;  1 drivers
v0x7fffc32a64f0_0 .net "writedata", 31 0, L_0x7fffc32be1f0;  alias, 1 drivers
L_0x7fffc32bc6a0 .part L_0x7fffc32bc2f0, 0, 7;
L_0x7fffc32bc790 .part L_0x7fffc32bc2f0, 15, 5;
L_0x7fffc32bc880 .part L_0x7fffc32bc2f0, 20, 5;
L_0x7fffc32bc970 .part L_0x7fffc32bc2f0, 7, 5;
L_0x7fffc32bcb70 .part L_0x7fffc32bc2f0, 25, 7;
L_0x7fffc32bcc10 .part L_0x7fffc32bc2f0, 30, 1;
L_0x7fffc32bccf0 .part L_0x7fffc32bc2f0, 12, 3;
L_0x7fffc32bcd90 .concat [ 3 1 7 0], L_0x7fffc32bccf0, L_0x7fffc32bcc10, L_0x7fffc32bcb70;
S_0x7fffc3285510 .scope module, "Registers" "Register_Bank" 2 51, 2 100 0, S_0x7fffc326c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "regwrite"
    .port_info 2 /INPUT 5 "read_reg1"
    .port_info 3 /INPUT 5 "read_reg2"
    .port_info 4 /INPUT 5 "writereg"
    .port_info 5 /INPUT 32 "writedata"
    .port_info 6 /OUTPUT 32 "read_data1"
    .port_info 7 /OUTPUT 32 "read_data2"
L_0x7fffc32bcfc0 .functor AND 1, v0x7fffc32a51f0_0, L_0x7fffc32bcf20, C4<1>, C4<1>;
L_0x7fffc32bd5a0 .functor AND 1, v0x7fffc32a51f0_0, L_0x7fffc32bd470, C4<1>, C4<1>;
v0x7fffc3286410_0 .net *"_s0", 0 0, L_0x7fffc32bcf20;  1 drivers
v0x7fffc32a34b0_0 .net *"_s12", 0 0, L_0x7fffc32bd470;  1 drivers
v0x7fffc32a3570_0 .net *"_s14", 0 0, L_0x7fffc32bd5a0;  1 drivers
v0x7fffc32a3610_0 .net *"_s16", 31 0, L_0x7fffc32bd6a0;  1 drivers
v0x7fffc32a36f0_0 .net *"_s18", 6 0, L_0x7fffc32bd780;  1 drivers
v0x7fffc32a3820_0 .net *"_s2", 0 0, L_0x7fffc32bcfc0;  1 drivers
L_0x7f20136a00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc32a38e0_0 .net *"_s21", 1 0, L_0x7f20136a00a8;  1 drivers
v0x7fffc32a39c0_0 .net *"_s4", 31 0, L_0x7fffc32bd080;  1 drivers
v0x7fffc32a3aa0_0 .net *"_s6", 6 0, L_0x7fffc32bd120;  1 drivers
L_0x7f20136a0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc32a3b80_0 .net *"_s9", 1 0, L_0x7f20136a0060;  1 drivers
v0x7fffc32a3c60_0 .net "clk", 0 0, o0x7f20136f01f8;  alias, 0 drivers
v0x7fffc32a3d20_0 .var/i "i", 31 0;
v0x7fffc32a3e00 .array "memory", 31 0, 31 0;
v0x7fffc32a3ec0_0 .net "read_data1", 31 0, L_0x7fffc32bd2a0;  alias, 1 drivers
v0x7fffc32a3fa0_0 .net "read_data2", 31 0, L_0x7fffc32bd8b0;  alias, 1 drivers
v0x7fffc32a4080_0 .net "read_reg1", 4 0, L_0x7fffc32bc790;  alias, 1 drivers
v0x7fffc32a4160_0 .net "read_reg2", 4 0, L_0x7fffc32bc880;  alias, 1 drivers
v0x7fffc32a4350_0 .net "regwrite", 0 0, v0x7fffc32a51f0_0;  alias, 1 drivers
v0x7fffc32a4410_0 .net "writedata", 31 0, L_0x7fffc32be1f0;  alias, 1 drivers
v0x7fffc32a44f0_0 .net "writereg", 4 0, L_0x7fffc32bc970;  alias, 1 drivers
E_0x7fffc3259ee0 .event edge, v0x7fffc32a4350_0, v0x7fffc32a4410_0, v0x7fffc32a44f0_0;
L_0x7fffc32bcf20 .cmp/eq 5, L_0x7fffc32bc790, L_0x7fffc32bc970;
L_0x7fffc32bd080 .array/port v0x7fffc32a3e00, L_0x7fffc32bd120;
L_0x7fffc32bd120 .concat [ 5 2 0 0], L_0x7fffc32bc790, L_0x7f20136a0060;
L_0x7fffc32bd2a0 .functor MUXZ 32, L_0x7fffc32bd080, L_0x7fffc32be1f0, L_0x7fffc32bcfc0, C4<>;
L_0x7fffc32bd470 .cmp/eq 5, L_0x7fffc32bc880, L_0x7fffc32bc970;
L_0x7fffc32bd6a0 .array/port v0x7fffc32a3e00, L_0x7fffc32bd780;
L_0x7fffc32bd780 .concat [ 5 2 0 0], L_0x7fffc32bc880, L_0x7f20136a00a8;
L_0x7fffc32bd8b0 .functor MUXZ 32, L_0x7fffc32bd6a0, L_0x7fffc32be1f0, L_0x7fffc32bd5a0, C4<>;
S_0x7fffc32a46d0 .scope module, "control" "ControlUnit" 2 49, 2 55 0, S_0x7fffc326c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /INPUT 32 "inst"
    .port_info 2 /OUTPUT 1 "regdst"
    .port_info 3 /OUTPUT 1 "alusrc"
    .port_info 4 /OUTPUT 1 "memtoreg"
    .port_info 5 /OUTPUT 1 "regwrite"
    .port_info 6 /OUTPUT 1 "memread"
    .port_info 7 /OUTPUT 1 "memwrite"
    .port_info 8 /OUTPUT 1 "branch"
    .port_info 9 /OUTPUT 2 "aluop"
    .port_info 10 /OUTPUT 32 "ImmGen"
v0x7fffc32a49a0_0 .var "ImmGen", 31 0;
v0x7fffc32a4aa0_0 .var "aluop", 1 0;
v0x7fffc32a4b80_0 .var "alusrc", 0 0;
v0x7fffc32a4c20_0 .var "branch", 0 0;
v0x7fffc32a4ce0_0 .net "inst", 31 0, L_0x7fffc32bc2f0;  alias, 1 drivers
v0x7fffc32a4e10_0 .var "memread", 0 0;
v0x7fffc32a4ed0_0 .var "memtoreg", 0 0;
v0x7fffc32a4f90_0 .var "memwrite", 0 0;
v0x7fffc32a5050_0 .net "opcode", 6 0, L_0x7fffc32bc6a0;  alias, 1 drivers
v0x7fffc32a5130_0 .var "regdst", 0 0;
v0x7fffc32a51f0_0 .var "regwrite", 0 0;
E_0x7fffc3259860 .event edge, v0x7fffc32a5050_0;
S_0x7fffc32a6710 .scope module, "execute" "execute" 2 216, 2 121 0, S_0x7fffc3281080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "ImmGen"
    .port_info 3 /INPUT 1 "alusrc"
    .port_info 4 /INPUT 2 "aluop"
    .port_info 5 /INPUT 11 "funct"
    .port_info 6 /OUTPUT 1 "zero"
    .port_info 7 /OUTPUT 32 "aluout"
v0x7fffc32a7c70_0 .net "ImmGen", 31 0, v0x7fffc32a49a0_0;  alias, 1 drivers
v0x7fffc32a7d80_0 .net "alu_B", 31 0, L_0x7fffc32bd9f0;  1 drivers
v0x7fffc32a7e40_0 .net "aluctrl", 3 0, v0x7fffc32a7780_0;  1 drivers
v0x7fffc32a7f30_0 .net "aluop", 1 0, v0x7fffc32a4aa0_0;  alias, 1 drivers
v0x7fffc32a7fd0_0 .net "aluout", 31 0, v0x7fffc32a7090_0;  alias, 1 drivers
v0x7fffc32a80e0_0 .net "alusrc", 0 0, v0x7fffc32a4b80_0;  alias, 1 drivers
v0x7fffc32a81d0_0 .net "funct", 10 0, L_0x7fffc32bcd90;  alias, 1 drivers
v0x7fffc32a82c0_0 .net "in1", 31 0, L_0x7fffc32bd2a0;  alias, 1 drivers
v0x7fffc32a8380_0 .net "in2", 31 0, L_0x7fffc32bd8b0;  alias, 1 drivers
v0x7fffc32a8440_0 .net "zero", 0 0, L_0x7fffc32bdb70;  alias, 1 drivers
L_0x7fffc32bd9f0 .functor MUXZ 32, L_0x7fffc32bd8b0, v0x7fffc32a49a0_0, v0x7fffc32a4b80_0, C4<>;
S_0x7fffc32a6a20 .scope module, "alu" "ALU" 2 129, 2 161 0, S_0x7fffc32a6710;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alucontrol"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
    .port_info 3 /OUTPUT 32 "aluout"
    .port_info 4 /OUTPUT 1 "zero"
v0x7fffc32a6ce0_0 .net "A", 31 0, L_0x7fffc32bd2a0;  alias, 1 drivers
v0x7fffc32a6e10_0 .net "B", 31 0, L_0x7fffc32bd9f0;  alias, 1 drivers
L_0x7f20136a00f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc32a6ef0_0 .net/2u *"_s0", 31 0, L_0x7f20136a00f0;  1 drivers
v0x7fffc32a6fb0_0 .net "alucontrol", 3 0, v0x7fffc32a7780_0;  alias, 1 drivers
v0x7fffc32a7090_0 .var "aluout", 31 0;
v0x7fffc32a71c0_0 .net "zero", 0 0, L_0x7fffc32bdb70;  alias, 1 drivers
E_0x7fffc325a2d0 .event edge, v0x7fffc32a6e10_0, v0x7fffc32a3ec0_0, v0x7fffc32a6fb0_0;
L_0x7fffc32bdb70 .cmp/eq 32, v0x7fffc32a7090_0, L_0x7f20136a00f0;
S_0x7fffc32a7320 .scope module, "alucontrol" "alucontrol" 2 131, 2 135 0, S_0x7fffc32a6710;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop"
    .port_info 1 /INPUT 11 "funct"
    .port_info 2 /OUTPUT 4 "alucontrol"
v0x7fffc32a75a0_0 .net *"_s3", 6 0, L_0x7fffc32bdcb0;  1 drivers
L_0x7f20136a0138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffc32a76a0_0 .net *"_s7", 0 0, L_0x7f20136a0138;  1 drivers
v0x7fffc32a7780_0 .var "alucontrol", 3 0;
v0x7fffc32a7850_0 .net "aluop", 1 0, v0x7fffc32a4aa0_0;  alias, 1 drivers
v0x7fffc32a7940_0 .net "funct", 10 0, L_0x7fffc32bcd90;  alias, 1 drivers
v0x7fffc32a7a50_0 .net "funct3", 3 0, L_0x7fffc32bdc10;  1 drivers
v0x7fffc32a7b10_0 .net "funct7", 7 0, L_0x7fffc32bdd50;  1 drivers
E_0x7fffc325a4d0 .event edge, v0x7fffc32a4aa0_0;
L_0x7fffc32bdc10 .part L_0x7fffc32bcd90, 0, 4;
L_0x7fffc32bdcb0 .part L_0x7fffc32bcd90, 4, 7;
L_0x7fffc32bdd50 .concat [ 7 1 0 0], L_0x7fffc32bdcb0, L_0x7f20136a0138;
S_0x7fffc32a8610 .scope module, "fetch" "fetch" 2 210, 2 1 0, S_0x7fffc3281080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "zero"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "branch"
    .port_info 4 /INPUT 32 "sigext"
    .port_info 5 /OUTPUT 32 "inst"
L_0x7fffc32bc150 .functor AND 1, v0x7fffc32a4c20_0, L_0x7fffc32bdb70, C4<1>, C4<1>;
L_0x7fffc32bc2f0 .functor BUFZ 32, L_0x7fffc32bc450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f20136a0018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffc32a8e30_0 .net/2u *"_s0", 31 0, L_0x7f20136a0018;  1 drivers
v0x7fffc32a8f30_0 .net *"_s10", 31 0, L_0x7fffc32bc450;  1 drivers
v0x7fffc32a9010_0 .net *"_s13", 29 0, L_0x7fffc32bc520;  1 drivers
v0x7fffc32a90d0_0 .net *"_s4", 0 0, L_0x7fffc32bc150;  1 drivers
v0x7fffc32a91b0_0 .net *"_s6", 31 0, L_0x7fffc32bc250;  1 drivers
v0x7fffc32a92e0_0 .net "branch", 0 0, v0x7fffc32a4c20_0;  alias, 1 drivers
v0x7fffc32a93d0_0 .net "clk", 0 0, o0x7f20136f01f8;  alias, 0 drivers
v0x7fffc32a9470_0 .net "inst", 31 0, L_0x7fffc32bc2f0;  alias, 1 drivers
v0x7fffc32a9580 .array "inst_mem", 31 0, 31 0;
v0x7fffc32a96d0_0 .net "new_pc", 31 0, L_0x7fffc32bc360;  1 drivers
v0x7fffc32a9790_0 .net "pc", 31 0, v0x7fffc32a8c30_0;  1 drivers
v0x7fffc32a9830_0 .net "pc_4", 31 0, L_0x7fffc32bc0b0;  1 drivers
v0x7fffc32a98f0_0 .net "rst", 0 0, o0x7f20136f1158;  alias, 0 drivers
v0x7fffc32a9990_0 .net "sigext", 31 0, v0x7fffc32a49a0_0;  alias, 1 drivers
v0x7fffc32a9a30_0 .net "zero", 0 0, L_0x7fffc32bdb70;  alias, 1 drivers
L_0x7fffc32bc0b0 .arith/sum 32, L_0x7f20136a0018, v0x7fffc32a8c30_0;
L_0x7fffc32bc250 .arith/sum 32, L_0x7fffc32bc0b0, v0x7fffc32a49a0_0;
L_0x7fffc32bc360 .functor MUXZ 32, L_0x7fffc32bc0b0, L_0x7fffc32bc250, L_0x7fffc32bc150, C4<>;
L_0x7fffc32bc450 .array/port v0x7fffc32a9580, L_0x7fffc32bc520;
L_0x7fffc32bc520 .part v0x7fffc32a8c30_0, 2, 30;
S_0x7fffc32a8830 .scope module, "program_counter" "PC" 2 8, 2 24 0, S_0x7fffc32a8610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_in"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /OUTPUT 32 "pc_out"
v0x7fffc32a8a40_0 .net "clk", 0 0, o0x7f20136f01f8;  alias, 0 drivers
v0x7fffc32a8b50_0 .net "pc_in", 31 0, L_0x7fffc32bc360;  alias, 1 drivers
v0x7fffc32a8c30_0 .var "pc_out", 31 0;
v0x7fffc32a8cf0_0 .net "rst", 0 0, o0x7f20136f1158;  alias, 0 drivers
E_0x7fffc32861d0 .event posedge, v0x7fffc32a3c60_0;
S_0x7fffc32a9bd0 .scope module, "memory" "memory" 2 219, 2 178 0, S_0x7fffc3281080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /INPUT 32 "writedata"
    .port_info 2 /INPUT 1 "memread"
    .port_info 3 /INPUT 1 "memwrite"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 32 "readdata"
v0x7fffc32a9e40_0 .net *"_s0", 31 0, L_0x7fffc32bdee0;  1 drivers
v0x7fffc32a9f40_0 .net *"_s3", 29 0, L_0x7fffc32bdf80;  1 drivers
L_0x7f20136a0180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc32aa020_0 .net/2u *"_s4", 31 0, L_0x7f20136a0180;  1 drivers
v0x7fffc32aa0e0_0 .net "address", 31 0, v0x7fffc32a7090_0;  alias, 1 drivers
v0x7fffc32aa1f0_0 .net "clk", 0 0, o0x7f20136f01f8;  alias, 0 drivers
v0x7fffc32aa370_0 .var/i "i", 31 0;
v0x7fffc32aa450 .array "memory", 127 0, 31 0;
v0x7fffc32aa510_0 .net "memread", 0 0, v0x7fffc32a4e10_0;  alias, 1 drivers
v0x7fffc32aa5b0_0 .net "memwrite", 0 0, v0x7fffc32a4f90_0;  alias, 1 drivers
v0x7fffc32aa6e0_0 .net "readdata", 31 0, L_0x7fffc32be070;  alias, 1 drivers
v0x7fffc32aa7c0_0 .net "writedata", 31 0, L_0x7fffc32bd8b0;  alias, 1 drivers
L_0x7fffc32bdee0 .array/port v0x7fffc32aa450, L_0x7fffc32bdf80;
L_0x7fffc32bdf80 .part v0x7fffc32a7090_0, 2, 30;
L_0x7fffc32be070 .functor MUXZ 32, L_0x7f20136a0180, L_0x7fffc32bdee0, v0x7fffc32a4e10_0, C4<>;
S_0x7fffc32aa980 .scope module, "writeback" "writeback" 2 222, 2 197 0, S_0x7fffc3281080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "aluout"
    .port_info 1 /INPUT 32 "readdata"
    .port_info 2 /INPUT 1 "memtoreg"
    .port_info 3 /OUTPUT 32 "write_data"
v0x7fffc32aac10_0 .net "aluout", 31 0, v0x7fffc32a7090_0;  alias, 1 drivers
v0x7fffc32aacf0_0 .net "memtoreg", 0 0, v0x7fffc32a4ed0_0;  alias, 1 drivers
v0x7fffc32aae00_0 .net "readdata", 31 0, L_0x7fffc32be070;  alias, 1 drivers
v0x7fffc32aaea0_0 .net "write_data", 31 0, L_0x7fffc32be1f0;  alias, 1 drivers
L_0x7fffc32be1f0 .functor MUXZ 32, v0x7fffc32a7090_0, L_0x7fffc32be070, v0x7fffc32a4ed0_0, C4<>;
    .scope S_0x7fffc32a8830;
T_0 ;
    %wait E_0x7fffc32861d0;
    %load/vec4 v0x7fffc32a8b50_0;
    %assign/vec4 v0x7fffc32a8c30_0, 0;
    %load/vec4 v0x7fffc32a8cf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc32a8c30_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffc32a8610;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc32a9580, 0, 4;
    %pushi/vec4 5243155, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc32a9580, 0, 4;
    %pushi/vec4 3211571, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc32a9580, 0, 4;
    %end;
    .thread T_1;
    .scope S_0x7fffc32a46d0;
T_2 ;
    %wait E_0x7fffc3259860;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc32a5130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc32a4b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc32a4ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc32a51f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc32a4e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc32a4f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc32a4c20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffc32a4aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc32a49a0_0, 0;
    %load/vec4 v0x7fffc32a5050_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc32a5130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc32a51f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffc32a4aa0_0, 0;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc32a4c20_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffc32a4aa0_0, 0;
    %load/vec4 v0x7fffc32a4ce0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x7fffc32a4ce0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc32a4ce0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc32a4ce0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc32a4ce0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc32a49a0_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc32a4b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc32a51f0_0, 0;
    %load/vec4 v0x7fffc32a4ce0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffc32a4ce0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffc32a49a0_0, 0;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc32a4b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc32a4ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc32a51f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc32a4e10_0, 0;
    %load/vec4 v0x7fffc32a4ce0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffc32a4ce0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffc32a49a0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc32a4b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc32a4f90_0, 0;
    %load/vec4 v0x7fffc32a4ce0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffc32a4ce0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc32a4ce0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffc32a49a0_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffc3285510;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc32a3d20_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x7fffc32a3d20_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x7fffc32a3d20_0;
    %ix/getv/s 3, v0x7fffc32a3d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc32a3e00, 0, 4;
    %load/vec4 v0x7fffc32a3d20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffc32a3d20_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x7fffc3285510;
T_4 ;
    %wait E_0x7fffc3259ee0;
    %load/vec4 v0x7fffc32a4350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fffc32a4410_0;
    %load/vec4 v0x7fffc32a44f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc32a3e00, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffc32a6a20;
T_5 ;
    %wait E_0x7fffc325a2d0;
    %load/vec4 v0x7fffc32a6fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc32a7090_0, 0;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x7fffc32a6ce0_0;
    %load/vec4 v0x7fffc32a6e10_0;
    %and;
    %assign/vec4 v0x7fffc32a7090_0, 0;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x7fffc32a6ce0_0;
    %load/vec4 v0x7fffc32a6e10_0;
    %or;
    %assign/vec4 v0x7fffc32a7090_0, 0;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x7fffc32a6ce0_0;
    %load/vec4 v0x7fffc32a6e10_0;
    %add;
    %assign/vec4 v0x7fffc32a7090_0, 0;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x7fffc32a6ce0_0;
    %load/vec4 v0x7fffc32a6e10_0;
    %sub;
    %assign/vec4 v0x7fffc32a7090_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffc32a7320;
T_6 ;
    %wait E_0x7fffc325a4d0;
    %load/vec4 v0x7fffc32a7850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %load/vec4 v0x7fffc32a7a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7fffc32a7780_0, 0;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0x7fffc32a7b10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %assign/vec4 v0x7fffc32a7780_0, 0;
    %jmp T_6.9;
T_6.5 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fffc32a7780_0, 0;
    %jmp T_6.9;
T_6.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fffc32a7780_0, 0;
    %jmp T_6.9;
T_6.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffc32a7780_0, 0;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fffc32a7780_0, 0;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fffc32a7780_0, 0;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffc32a9bd0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc32aa370_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7fffc32aa370_0;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x7fffc32aa370_0;
    %ix/getv/s 3, v0x7fffc32aa370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc32aa450, 0, 4;
    %load/vec4 v0x7fffc32aa370_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffc32aa370_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x7fffc32a9bd0;
T_8 ;
    %wait E_0x7fffc32861d0;
    %load/vec4 v0x7fffc32aa5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fffc32aa7c0_0;
    %load/vec4 v0x7fffc32aa0e0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc32aa450, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "riscv-single/riscv-single.v";
