{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616714444700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616714444708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 25 16:20:44 2021 " "Processing started: Thu Mar 25 16:20:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616714444708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714444708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trdb_d5m -c trdb_d5m " "Command: quartus_map --read_settings_files=on --write_settings_files=off trdb_d5m -c trdb_d5m" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714444708 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616714449164 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616714449164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mudit/google drive/ubc/20w/term 2/cpen_391/project/hardware/rtl/d5m/new_d5m/trdb_d5m-master/de1-soc/hw/hdl/cmos_sensor_input/hdl/line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mudit/google drive/ubc/20w/term 2/cpen_391/project/hardware/rtl/d5m/new_d5m/trdb_d5m-master/de1-soc/hw/hdl/cmos_sensor_input/hdl/line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 line_buffer-SYN " "Found design unit 1: line_buffer-SYN" {  } { { "../hdl/cmos_sensor_input/hdl/line_buffer.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/cmos_sensor_input/hdl/line_buffer.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457832 ""} { "Info" "ISGN_ENTITY_NAME" "1 line_buffer " "Found entity 1: line_buffer" {  } { { "../hdl/cmos_sensor_input/hdl/line_buffer.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/cmos_sensor_input/hdl/line_buffer.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/trdb_d5m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trdb_d5m/synthesis/trdb_d5m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trdb_d5m-rtl " "Found design unit 1: trdb_d5m-rtl" {  } { { "trdb_d5m/synthesis/trdb_d5m.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/trdb_d5m.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457837 ""} { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m " "Found entity 1: trdb_d5m" {  } { { "trdb_d5m/synthesis/trdb_d5m.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/trdb_d5m.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "trdb_d5m/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "trdb_d5m/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_mm_interconnect_0 " "Found entity 1: trdb_d5m_mm_interconnect_0" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: trdb_d5m_mm_interconnect_0_avalon_st_adapter_001" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: trdb_d5m_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_mm_interconnect_0_avalon_st_adapter " "Found entity 1: trdb_d5m_mm_interconnect_0_avalon_st_adapter" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "trdb_d5m/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "trdb_d5m/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "trdb_d5m/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_mm_interconnect_0_rsp_mux " "Found entity 1: trdb_d5m_mm_interconnect_0_rsp_mux" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457893 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_mm_interconnect_0_rsp_demux " "Found entity 1: trdb_d5m_mm_interconnect_0_rsp_demux" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_mm_interconnect_0_cmd_mux " "Found entity 1: trdb_d5m_mm_interconnect_0_cmd_mux" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_mm_interconnect_0_cmd_demux " "Found entity 1: trdb_d5m_mm_interconnect_0_cmd_demux" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457922 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457922 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457922 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457922 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714457929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "trdb_d5m/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "trdb_d5m/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714457939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "trdb_d5m/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "trdb_d5m/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "trdb_d5m/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file trdb_d5m/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "trdb_d5m/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457965 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "trdb_d5m/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "trdb_d5m/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel trdb_d5m_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at trdb_d5m_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714457973 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel trdb_d5m_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at trdb_d5m_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714457974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_mm_interconnect_0_router_002_default_decode " "Found entity 1: trdb_d5m_mm_interconnect_0_router_002_default_decode" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457976 ""} { "Info" "ISGN_ENTITY_NAME" "2 trdb_d5m_mm_interconnect_0_router_002 " "Found entity 2: trdb_d5m_mm_interconnect_0_router_002" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel trdb_d5m_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at trdb_d5m_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714457979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel trdb_d5m_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at trdb_d5m_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714457979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_mm_interconnect_0_router_001_default_decode " "Found entity 1: trdb_d5m_mm_interconnect_0_router_001_default_decode" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457982 ""} { "Info" "ISGN_ENTITY_NAME" "2 trdb_d5m_mm_interconnect_0_router_001 " "Found entity 2: trdb_d5m_mm_interconnect_0_router_001" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel trdb_d5m_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at trdb_d5m_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714457985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel trdb_d5m_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at trdb_d5m_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714457985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_mm_interconnect_0_router_default_decode " "Found entity 1: trdb_d5m_mm_interconnect_0_router_default_decode" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457987 ""} { "Info" "ISGN_ENTITY_NAME" "2 trdb_d5m_mm_interconnect_0_router " "Found entity 2: trdb_d5m_mm_interconnect_0_router" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "trdb_d5m/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "trdb_d5m/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714457997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714457997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "trdb_d5m/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "trdb_d5m/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "trdb_d5m/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/i2c_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/i2c_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_core-behavorial " "Found design unit 1: i2c_core-behavorial" {  } { { "trdb_d5m/synthesis/submodules/i2c_core.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/i2c_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458019 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_core " "Found entity 1: i2c_core" {  } { { "trdb_d5m/synthesis/submodules/i2c_core.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/i2c_core.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/i2c_clkgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/i2c_clkgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_clkgen-behavioral " "Found design unit 1: i2c_clkgen-behavioral" {  } { { "trdb_d5m/synthesis/submodules/i2c_clkgen.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/i2c_clkgen.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458023 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_clkgen " "Found entity 1: i2c_clkgen" {  } { { "trdb_d5m/synthesis/submodules/i2c_clkgen.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/i2c_clkgen.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/i2c_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/i2c_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_interface-structural " "Found design unit 1: i2c_interface-structural" {  } { { "trdb_d5m/synthesis/submodules/i2c_interface.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/i2c_interface.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458028 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_interface " "Found entity 1: i2c_interface" {  } { { "trdb_d5m/synthesis/submodules/i2c_interface.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/i2c_interface.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_cmos_sensor_acquisition_0 " "Found entity 1: trdb_d5m_cmos_sensor_acquisition_0" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter " "Found entity 1: trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0 " "Found entity 1: trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_state_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_state_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_state_ram " "Found entity 1: trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_state_ram" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_state_ram.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_state_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_data_ram " "Found entity 1: trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_data_ram" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_data_ram.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_data_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0 " "Found entity 1: trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "trdb_d5m/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "trdb_d5m/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "trdb_d5m/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux " "Found entity 1: trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001 " "Found entity 1: trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux " "Found entity 1: trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux " "Found entity 1: trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux " "Found entity 1: trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003_default_decode " "Found entity 1: trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003_default_decode" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458135 ""} { "Info" "ISGN_ENTITY_NAME" "2 trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003 " "Found entity 2: trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458135 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458138 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001_default_decode " "Found entity 1: trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001_default_decode" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458143 ""} { "Info" "ISGN_ENTITY_NAME" "2 trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001 " "Found entity 2: trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458145 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_default_decode " "Found entity 1: trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_default_decode" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458150 ""} { "Info" "ISGN_ENTITY_NAME" "2 trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router " "Found entity 2: trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_msgdma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_msgdma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 trdb_d5m_cmos_sensor_acquisition_0_msgdma_0 " "Found entity 1: trdb_d5m_cmos_sensor_acquisition_0_msgdma_0" {  } { { "trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_msgdma_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "trdb_d5m/synthesis/submodules/write_master.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/write_master.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/byte_enable_generator.v 8 8 " "Found 8 design units, including 8 entities, in source file trdb_d5m/synthesis/submodules/byte_enable_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_enable_generator " "Found entity 1: byte_enable_generator" {  } { { "trdb_d5m/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/byte_enable_generator.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458181 ""} { "Info" "ISGN_ENTITY_NAME" "2 one_thousand_twenty_four_byteenable_FSM " "Found entity 2: one_thousand_twenty_four_byteenable_FSM" {  } { { "trdb_d5m/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/byte_enable_generator.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458181 ""} { "Info" "ISGN_ENTITY_NAME" "3 five_hundred_twelve_bit_byteenable_FSM " "Found entity 3: five_hundred_twelve_bit_byteenable_FSM" {  } { { "trdb_d5m/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/byte_enable_generator.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458181 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_hundred_fifty_six_bit_byteenable_FSM " "Found entity 4: two_hundred_fifty_six_bit_byteenable_FSM" {  } { { "trdb_d5m/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/byte_enable_generator.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458181 ""} { "Info" "ISGN_ENTITY_NAME" "5 one_hundred_twenty_eight_bit_byteenable_FSM " "Found entity 5: one_hundred_twenty_eight_bit_byteenable_FSM" {  } { { "trdb_d5m/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/byte_enable_generator.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458181 ""} { "Info" "ISGN_ENTITY_NAME" "6 sixty_four_bit_byteenable_FSM " "Found entity 6: sixty_four_bit_byteenable_FSM" {  } { { "trdb_d5m/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/byte_enable_generator.v" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458181 ""} { "Info" "ISGN_ENTITY_NAME" "7 thirty_two_bit_byteenable_FSM " "Found entity 7: thirty_two_bit_byteenable_FSM" {  } { { "trdb_d5m/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/byte_enable_generator.v" 711 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458181 ""} { "Info" "ISGN_ENTITY_NAME" "8 sixteen_bit_byteenable_FSM " "Found entity 8: sixteen_bit_byteenable_FSM" {  } { { "trdb_d5m/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/byte_enable_generator.v" 818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/st_to_mm_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/st_to_mm_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ST_to_MM_Adapter " "Found entity 1: ST_to_MM_Adapter" {  } { { "trdb_d5m/synthesis/submodules/ST_to_MM_Adapter.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/ST_to_MM_Adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/write_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/write_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_burst_control " "Found entity 1: write_burst_control" {  } { { "trdb_d5m/synthesis/submodules/write_burst_control.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/write_burst_control.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/dispatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/dispatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispatcher " "Found entity 1: dispatcher" {  } { { "trdb_d5m/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/dispatcher.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/descriptor_buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/descriptor_buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 descriptor_buffers " "Found entity 1: descriptor_buffers" {  } { { "trdb_d5m/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/descriptor_buffers.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/csr_block.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/csr_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_block " "Found entity 1: csr_block" {  } { { "trdb_d5m/synthesis/submodules/csr_block.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/csr_block.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/response_block.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/response_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 response_block " "Found entity 1: response_block" {  } { { "trdb_d5m/synthesis/submodules/response_block.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/response_block.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/fifo_with_byteenables.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/fifo_with_byteenables.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_with_byteenables " "Found entity 1: fifo_with_byteenables" {  } { { "trdb_d5m/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/fifo_with_byteenables.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/read_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/read_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_signal_breakout " "Found entity 1: read_signal_breakout" {  } { { "trdb_d5m/synthesis/submodules/read_signal_breakout.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/read_signal_breakout.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/write_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/write_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_signal_breakout " "Found entity 1: write_signal_breakout" {  } { { "trdb_d5m/synthesis/submodules/write_signal_breakout.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/write_signal_breakout.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "trdb_d5m/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "trdb_d5m/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/cmos_sensor_input_constants.vhd 2 0 " "Found 2 design units, including 0 entities, in source file trdb_d5m/synthesis/submodules/cmos_sensor_input_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmos_sensor_input_constants (trdb_d5m) " "Found design unit 1: cmos_sensor_input_constants (trdb_d5m)" {  } { { "trdb_d5m/synthesis/submodules/cmos_sensor_input_constants.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_constants.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458255 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cmos_sensor_input_constants-body " "Found design unit 2: cmos_sensor_input_constants-body" {  } { { "trdb_d5m/synthesis/submodules/cmos_sensor_input_constants.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_constants.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/cmos_sensor_input_avalon_mm_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/cmos_sensor_input_avalon_mm_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmos_sensor_input_avalon_mm_slave-rtl " "Found design unit 1: cmos_sensor_input_avalon_mm_slave-rtl" {  } { { "trdb_d5m/synthesis/submodules/cmos_sensor_input_avalon_mm_slave.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_avalon_mm_slave.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458260 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmos_sensor_input_avalon_mm_slave " "Found entity 1: cmos_sensor_input_avalon_mm_slave" {  } { { "trdb_d5m/synthesis/submodules/cmos_sensor_input_avalon_mm_slave.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_avalon_mm_slave.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/cmos_sensor_input_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/cmos_sensor_input_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmos_sensor_input_synchronizer-rtl " "Found design unit 1: cmos_sensor_input_synchronizer-rtl" {  } { { "trdb_d5m/synthesis/submodules/cmos_sensor_input_synchronizer.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_synchronizer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458265 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmos_sensor_input_synchronizer " "Found entity 1: cmos_sensor_input_synchronizer" {  } { { "trdb_d5m/synthesis/submodules/cmos_sensor_input_synchronizer.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_synchronizer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/cmos_sensor_input_sampler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/cmos_sensor_input_sampler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmos_sensor_input_sampler-rtl " "Found design unit 1: cmos_sensor_input_sampler-rtl" {  } { { "trdb_d5m/synthesis/submodules/cmos_sensor_input_sampler.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_sampler.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458270 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmos_sensor_input_sampler " "Found entity 1: cmos_sensor_input_sampler" {  } { { "trdb_d5m/synthesis/submodules/cmos_sensor_input_sampler.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_sampler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmos_sensor_input_sc_fifo-rtl " "Found design unit 1: cmos_sensor_input_sc_fifo-rtl" {  } { { "trdb_d5m/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458274 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmos_sensor_input_sc_fifo " "Found entity 1: cmos_sensor_input_sc_fifo" {  } { { "trdb_d5m/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/cmos_sensor_input_debayer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/cmos_sensor_input_debayer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmos_sensor_input_debayer-rtl " "Found design unit 1: cmos_sensor_input_debayer-rtl" {  } { { "trdb_d5m/synthesis/submodules/cmos_sensor_input_debayer.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_debayer.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458279 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmos_sensor_input_debayer " "Found entity 1: cmos_sensor_input_debayer" {  } { { "trdb_d5m/synthesis/submodules/cmos_sensor_input_debayer.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_debayer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/cmos_sensor_input_packer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/cmos_sensor_input_packer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmos_sensor_input_packer-rtl " "Found design unit 1: cmos_sensor_input_packer-rtl" {  } { { "trdb_d5m/synthesis/submodules/cmos_sensor_input_packer.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_packer.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458284 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmos_sensor_input_packer " "Found entity 1: cmos_sensor_input_packer" {  } { { "trdb_d5m/synthesis/submodules/cmos_sensor_input_packer.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_packer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/cmos_sensor_input_avalon_st_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/cmos_sensor_input_avalon_st_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmos_sensor_input_avalon_st_source-rtl " "Found design unit 1: cmos_sensor_input_avalon_st_source-rtl" {  } { { "trdb_d5m/synthesis/submodules/cmos_sensor_input_avalon_st_source.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_avalon_st_source.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458288 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmos_sensor_input_avalon_st_source " "Found entity 1: cmos_sensor_input_avalon_st_source" {  } { { "trdb_d5m/synthesis/submodules/cmos_sensor_input_avalon_st_source.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_avalon_st_source.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trdb_d5m/synthesis/submodules/cmos_sensor_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trdb_d5m/synthesis/submodules/cmos_sensor_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmos_sensor_input-rtl " "Found design unit 1: cmos_sensor_input-rtl" {  } { { "trdb_d5m/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458294 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmos_sensor_input " "Found entity 1: cmos_sensor_input" {  } { { "trdb_d5m/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mudit/google drive/ubc/20w/term 2/cpen_391/project/hardware/rtl/d5m/new_d5m/trdb_d5m-master/de1-soc/hw/hdl/de1_soc_trdb_d5m_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mudit/google drive/ubc/20w/term 2/cpen_391/project/hardware/rtl/d5m/new_d5m/trdb_d5m-master/de1-soc/hw/hdl/de1_soc_trdb_d5m_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_TRDB_D5M_top_level-rtl " "Found design unit 1: DE1_SoC_TRDB_D5M_top_level-rtl" {  } { { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 174 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458298 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_TRDB_D5M_top_level " "Found entity 1: DE1_SoC_TRDB_D5M_top_level" {  } { { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system-rtl " "Found design unit 1: system-rtl" {  } { { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458303 ""} { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_rst_controller-rtl " "Found design unit 1: system_rst_controller-rtl" {  } { { "system/synthesis/system_rst_controller.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458307 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_rst_controller " "Found entity 1: system_rst_controller" {  } { { "system/synthesis/system_rst_controller.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_rst_controller_001-rtl " "Found design unit 1: system_rst_controller_001-rtl" {  } { { "system/synthesis/system_rst_controller_001.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458311 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_rst_controller_001 " "Found entity 1: system_rst_controller_001" {  } { { "system/synthesis/system_rst_controller_001.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Found entity 1: system_irq_mapper" {  } { { "system/synthesis/submodules/system_irq_mapper.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0 " "Found entity 1: system_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_002" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: system_mm_interconnect_0_rsp_mux_002" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458416 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: system_mm_interconnect_0_rsp_mux_001" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux " "Found entity 1: system_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: system_mm_interconnect_0_rsp_demux_002" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: system_mm_interconnect_0_cmd_mux_002" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: system_mm_interconnect_0_cmd_mux_001" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux " "Found entity 1: system_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: system_mm_interconnect_0_cmd_demux_002" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: system_mm_interconnect_0_cmd_demux_001" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux " "Found entity 1: system_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458515 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458515 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458515 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458515 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_005_default_decode " "Found entity 1: system_mm_interconnect_0_router_005_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458576 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_005 " "Found entity 2: system_mm_interconnect_0_router_005" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_004_default_decode " "Found entity 1: system_mm_interconnect_0_router_004_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458587 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_004 " "Found entity 2: system_mm_interconnect_0_router_004" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_003_default_decode " "Found entity 1: system_mm_interconnect_0_router_003_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458597 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_003 " "Found entity 2: system_mm_interconnect_0_router_003" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_mm_interconnect_0_router_002_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458608 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_002 " "Found entity 2: system_mm_interconnect_0_router_002" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_mm_interconnect_0_router_001_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458618 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_001 " "Found entity 2: system_mm_interconnect_0_router_001" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_default_decode " "Found entity 1: system_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458629 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router " "Found entity 2: system_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_trdb_d5m_0-rtl " "Found design unit 1: system_trdb_d5m_0-rtl" {  } { { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458677 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0 " "Found entity 1: system_trdb_d5m_0" {  } { { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_mm_interconnect_0 " "Found entity 1: system_trdb_d5m_0_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_mm_interconnect_0_rsp_mux " "Found entity 1: system_trdb_d5m_0_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_mm_interconnect_0_rsp_demux " "Found entity 1: system_trdb_d5m_0_mm_interconnect_0_rsp_demux" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_mm_interconnect_0_cmd_mux " "Found entity 1: system_trdb_d5m_0_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_mm_interconnect_0_cmd_demux " "Found entity 1: system_trdb_d5m_0_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458752 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_trdb_d5m_0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_trdb_d5m_0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_trdb_d5m_0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_trdb_d5m_0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_trdb_d5m_0_mm_interconnect_0_router_002_default_decode" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458763 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_trdb_d5m_0_mm_interconnect_0_router_002 " "Found entity 2: system_trdb_d5m_0_mm_interconnect_0_router_002" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_trdb_d5m_0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_trdb_d5m_0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_trdb_d5m_0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_trdb_d5m_0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_trdb_d5m_0_mm_interconnect_0_router_001_default_decode" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458775 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_trdb_d5m_0_mm_interconnect_0_router_001 " "Found entity 2: system_trdb_d5m_0_mm_interconnect_0_router_001" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_trdb_d5m_0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_trdb_d5m_0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_trdb_d5m_0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_trdb_d5m_0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_mm_interconnect_0_router_default_decode " "Found entity 1: system_trdb_d5m_0_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458787 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_trdb_d5m_0_mm_interconnect_0_router " "Found entity 2: system_trdb_d5m_0_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i2c_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i2c_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_core-behavorial " "Found design unit 1: i2c_core-behavorial" {  } { { "system/synthesis/submodules/i2c_core.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/i2c_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458800 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_core " "Found entity 1: i2c_core" {  } { { "system/synthesis/submodules/i2c_core.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/i2c_core.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i2c_clkgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i2c_clkgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_clkgen-behavioral " "Found design unit 1: i2c_clkgen-behavioral" {  } { { "system/synthesis/submodules/i2c_clkgen.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/i2c_clkgen.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458804 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_clkgen " "Found entity 1: i2c_clkgen" {  } { { "system/synthesis/submodules/i2c_clkgen.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/i2c_clkgen.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/i2c_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i2c_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_interface-structural " "Found design unit 1: i2c_interface-structural" {  } { { "system/synthesis/submodules/i2c_interface.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/i2c_interface.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458808 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_interface " "Found entity 1: i2c_interface" {  } { { "system/synthesis/submodules/i2c_interface.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/i2c_interface.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_cmos_sensor_acquisition_0 " "Found entity 1: system_trdb_d5m_0_cmos_sensor_acquisition_0" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter " "Found entity 1: system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0 " "Found entity 1: system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_state_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_state_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_state_ram " "Found entity 1: system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_state_ram" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_state_ram.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_state_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_data_ram " "Found entity 1: system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_data_ram" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_data_ram.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_data_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0 " "Found entity 1: system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux " "Found entity 1: system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001 " "Found entity 1: system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux " "Found entity 1: system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux " "Found entity 1: system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux " "Found entity 1: system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003_default_decode " "Found entity 1: system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003_default_decode" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458981 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003 " "Found entity 2: system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001_default_decode" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458994 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001 " "Found entity 2: system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714458994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714458994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616714458998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_default_decode " "Found entity 1: system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459008 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router " "Found entity 2: system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0 " "Found entity 1: system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "system/synthesis/submodules/write_master.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/byte_enable_generator.v 8 8 " "Found 8 design units, including 8 entities, in source file system/synthesis/submodules/byte_enable_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_enable_generator " "Found entity 1: byte_enable_generator" {  } { { "system/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/byte_enable_generator.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459074 ""} { "Info" "ISGN_ENTITY_NAME" "2 one_thousand_twenty_four_byteenable_FSM " "Found entity 2: one_thousand_twenty_four_byteenable_FSM" {  } { { "system/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/byte_enable_generator.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459074 ""} { "Info" "ISGN_ENTITY_NAME" "3 five_hundred_twelve_bit_byteenable_FSM " "Found entity 3: five_hundred_twelve_bit_byteenable_FSM" {  } { { "system/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/byte_enable_generator.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459074 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_hundred_fifty_six_bit_byteenable_FSM " "Found entity 4: two_hundred_fifty_six_bit_byteenable_FSM" {  } { { "system/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/byte_enable_generator.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459074 ""} { "Info" "ISGN_ENTITY_NAME" "5 one_hundred_twenty_eight_bit_byteenable_FSM " "Found entity 5: one_hundred_twenty_eight_bit_byteenable_FSM" {  } { { "system/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/byte_enable_generator.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459074 ""} { "Info" "ISGN_ENTITY_NAME" "6 sixty_four_bit_byteenable_FSM " "Found entity 6: sixty_four_bit_byteenable_FSM" {  } { { "system/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/byte_enable_generator.v" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459074 ""} { "Info" "ISGN_ENTITY_NAME" "7 thirty_two_bit_byteenable_FSM " "Found entity 7: thirty_two_bit_byteenable_FSM" {  } { { "system/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/byte_enable_generator.v" 711 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459074 ""} { "Info" "ISGN_ENTITY_NAME" "8 sixteen_bit_byteenable_FSM " "Found entity 8: sixteen_bit_byteenable_FSM" {  } { { "system/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/byte_enable_generator.v" 818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/st_to_mm_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/st_to_mm_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ST_to_MM_Adapter " "Found entity 1: ST_to_MM_Adapter" {  } { { "system/synthesis/submodules/ST_to_MM_Adapter.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/ST_to_MM_Adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/write_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/write_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_burst_control " "Found entity 1: write_burst_control" {  } { { "system/synthesis/submodules/write_burst_control.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_burst_control.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/dispatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/dispatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispatcher " "Found entity 1: dispatcher" {  } { { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/descriptor_buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/descriptor_buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 descriptor_buffers " "Found entity 1: descriptor_buffers" {  } { { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/csr_block.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/csr_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_block " "Found entity 1: csr_block" {  } { { "system/synthesis/submodules/csr_block.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/csr_block.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/response_block.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/response_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 response_block " "Found entity 1: response_block" {  } { { "system/synthesis/submodules/response_block.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/response_block.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/fifo_with_byteenables.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/fifo_with_byteenables.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_with_byteenables " "Found entity 1: fifo_with_byteenables" {  } { { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/read_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/read_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_signal_breakout " "Found entity 1: read_signal_breakout" {  } { { "system/synthesis/submodules/read_signal_breakout.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/read_signal_breakout.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/write_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/write_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_signal_breakout " "Found entity 1: write_signal_breakout" {  } { { "system/synthesis/submodules/write_signal_breakout.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_signal_breakout.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "system/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/cmos_sensor_input_constants.vhd 2 0 " "Found 2 design units, including 0 entities, in source file system/synthesis/submodules/cmos_sensor_input_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmos_sensor_input_constants (system) " "Found design unit 1: cmos_sensor_input_constants (system)" {  } { { "system/synthesis/submodules/cmos_sensor_input_constants.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_constants.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459185 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cmos_sensor_input_constants-body " "Found design unit 2: cmos_sensor_input_constants-body" {  } { { "system/synthesis/submodules/cmos_sensor_input_constants.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_constants.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/cmos_sensor_input_avalon_mm_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/cmos_sensor_input_avalon_mm_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmos_sensor_input_avalon_mm_slave-rtl " "Found design unit 1: cmos_sensor_input_avalon_mm_slave-rtl" {  } { { "system/synthesis/submodules/cmos_sensor_input_avalon_mm_slave.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_avalon_mm_slave.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459189 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmos_sensor_input_avalon_mm_slave " "Found entity 1: cmos_sensor_input_avalon_mm_slave" {  } { { "system/synthesis/submodules/cmos_sensor_input_avalon_mm_slave.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_avalon_mm_slave.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/cmos_sensor_input_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/cmos_sensor_input_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmos_sensor_input_synchronizer-rtl " "Found design unit 1: cmos_sensor_input_synchronizer-rtl" {  } { { "system/synthesis/submodules/cmos_sensor_input_synchronizer.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_synchronizer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459194 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmos_sensor_input_synchronizer " "Found entity 1: cmos_sensor_input_synchronizer" {  } { { "system/synthesis/submodules/cmos_sensor_input_synchronizer.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_synchronizer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/cmos_sensor_input_sampler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/cmos_sensor_input_sampler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmos_sensor_input_sampler-rtl " "Found design unit 1: cmos_sensor_input_sampler-rtl" {  } { { "system/synthesis/submodules/cmos_sensor_input_sampler.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_sampler.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459199 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmos_sensor_input_sampler " "Found entity 1: cmos_sensor_input_sampler" {  } { { "system/synthesis/submodules/cmos_sensor_input_sampler.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_sampler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmos_sensor_input_sc_fifo-rtl " "Found design unit 1: cmos_sensor_input_sc_fifo-rtl" {  } { { "system/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459203 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmos_sensor_input_sc_fifo " "Found entity 1: cmos_sensor_input_sc_fifo" {  } { { "system/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/cmos_sensor_input_debayer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/cmos_sensor_input_debayer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmos_sensor_input_debayer-rtl " "Found design unit 1: cmos_sensor_input_debayer-rtl" {  } { { "system/synthesis/submodules/cmos_sensor_input_debayer.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_debayer.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459208 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmos_sensor_input_debayer " "Found entity 1: cmos_sensor_input_debayer" {  } { { "system/synthesis/submodules/cmos_sensor_input_debayer.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_debayer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/cmos_sensor_input_packer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/cmos_sensor_input_packer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmos_sensor_input_packer-rtl " "Found design unit 1: cmos_sensor_input_packer-rtl" {  } { { "system/synthesis/submodules/cmos_sensor_input_packer.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_packer.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459213 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmos_sensor_input_packer " "Found entity 1: cmos_sensor_input_packer" {  } { { "system/synthesis/submodules/cmos_sensor_input_packer.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_packer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/cmos_sensor_input_avalon_st_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/cmos_sensor_input_avalon_st_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmos_sensor_input_avalon_st_source-rtl " "Found design unit 1: cmos_sensor_input_avalon_st_source-rtl" {  } { { "system/synthesis/submodules/cmos_sensor_input_avalon_st_source.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_avalon_st_source.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459218 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmos_sensor_input_avalon_st_source " "Found entity 1: cmos_sensor_input_avalon_st_source" {  } { { "system/synthesis/submodules/cmos_sensor_input_avalon_st_source.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_avalon_st_source.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/cmos_sensor_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/submodules/cmos_sensor_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmos_sensor_input-rtl " "Found design unit 1: cmos_sensor_input-rtl" {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459223 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmos_sensor_input " "Found entity 1: cmos_sensor_input" {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_controller_0_input_efifo_module " "Found entity 1: system_sdram_controller_0_input_efifo_module" {  } { { "system/synthesis/submodules/system_sdram_controller_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459239 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_sdram_controller_0 " "Found entity 2: system_sdram_controller_0" {  } { { "system/synthesis/submodules/system_sdram_controller_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_pll_0 " "Found entity 1: system_pll_0" {  } { { "system/synthesis/submodules/system_pll_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_gen2_0 " "Found entity 1: system_nios2_gen2_0" {  } { { "system/synthesis/submodules/system_nios2_gen2_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file system/synthesis/submodules/system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459344 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459344 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459344 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459344 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459344 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459344 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459344 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459344 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459344 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459344 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459344 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459344 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459344 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459344 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459344 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459344 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459344 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459344 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459344 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: system_nios2_gen2_0_cpu_nios2_oci" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459344 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_nios2_gen2_0_cpu " "Found entity 21: system_nios2_gen2_0_cpu" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_gen2_0_cpu_test_bench " "Found entity 1: system_nios2_gen2_0_cpu_test_bench" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file system/synthesis/submodules/system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_uart_0_sim_scfifo_w " "Found entity 1: system_jtag_uart_0_sim_scfifo_w" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459401 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_jtag_uart_0_scfifo_w " "Found entity 2: system_jtag_uart_0_scfifo_w" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459401 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_jtag_uart_0_sim_scfifo_r " "Found entity 3: system_jtag_uart_0_sim_scfifo_r" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459401 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_jtag_uart_0_scfifo_r " "Found entity 4: system_jtag_uart_0_scfifo_r" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459401 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_jtag_uart_0 " "Found entity 5: system_jtag_uart_0" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714459401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714459401 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at system_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram_controller_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1616714459499 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at system_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram_controller_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1616714459499 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at system_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram_controller_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1616714459499 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at system_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram_controller_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1616714459500 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_TRDB_D5M_top_level " "Elaborating entity \"DE1_SoC_TRDB_D5M_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616714461297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:system_inst " "Elaborating entity \"system\" for hierarchy \"system:system_inst\"" {  } { { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "system_inst" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714461310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0 system:system_inst\|system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"system_jtag_uart_0\" for hierarchy \"system:system_inst\|system_jtag_uart_0:jtag_uart_0\"" {  } { { "system/synthesis/system.vhd" "jtag_uart_0" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714461329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0_scfifo_w system:system_inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w " "Elaborating entity \"system_jtag_uart_0_scfifo_w\" for hierarchy \"system:system_inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "the_system_jtag_uart_0_scfifo_w" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714461350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:system_inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"system:system_inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "wfifo" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714461654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"system:system_inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714461655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"system:system_inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714461656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714461656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714461656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714461656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714461656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714461656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714461656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714461656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714461656 ""}  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616714461656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714461743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714461743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 system:system_inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"system:system_inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714461755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714461792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714461792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 system:system_inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"system:system_inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714461809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714461843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714461843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf system:system_inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"system:system_inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714461866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714461930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714461930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 system:system_inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"system:system_inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714461959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714462031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714462031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 system:system_inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"system:system_inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714462054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714462121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714462121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb system:system_inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"system:system_inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714462143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0_scfifo_r system:system_inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r " "Elaborating entity \"system_jtag_uart_0_scfifo_r\" for hierarchy \"system:system_inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "the_system_jtag_uart_0_scfifo_r" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714462227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic system:system_inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"system:system_inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "system_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714462716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system:system_inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714462718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"system:system_inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714462718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714462718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714462718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714462718 ""}  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616714462718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:system_inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:system_inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714462891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:system_inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:system_inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714463091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0 system:system_inst\|system_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"system_nios2_gen2_0\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\"" {  } { { "system/synthesis/system.vhd" "nios2_gen2_0" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714463184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu " "Elaborating entity \"system_nios2_gen2_0_cpu\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0.v" "cpu" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714463206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_test_bench system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_test_bench:the_system_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"system_nios2_gen2_0_cpu_test_bench\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_test_bench:the_system_nios2_gen2_0_cpu_test_bench\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714463237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_register_bank_a_module system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"system_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "system_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714463264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714463465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714463466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714463466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714463466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714463466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714463466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714463466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714463466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714463466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714463466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714463466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714463466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714463466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714463466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714463466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714463466 ""}  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616714463466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714463579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714463579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714463592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_register_bank_b_module system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"system_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "system_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714463663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714463775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_debug system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714463801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714463886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714463887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714463887 ""}  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616714463887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_break system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714463929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_xbrk system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714463952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_dbrk system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714463975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_itrace system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714463998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_dtrace system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_td_mode system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|system_nios2_gen2_0_cpu_nios2_oci_td_mode:system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|system_nios2_gen2_0_cpu_nios2_oci_td_mode:system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_fifo system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo\|system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo\|system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo\|system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo\|system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo\|system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo\|system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_pib system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_pib:the_system_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_pib:the_system_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_oci_im system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_im:the_system_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_im:the_system_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_avalon_reg system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_nios2_ocimem system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"system_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_ociram_sp_ram_module system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem\|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"system_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem\|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "system_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem\|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem\|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem\|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem\|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem\|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem\|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714464283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714464283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714464283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714464283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714464283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714464283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714464283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714464283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714464283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714464283 ""}  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616714464283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714464394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714464394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem\|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem\|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_debug_slave_wrapper system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"system_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu.v" "the_system_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_debug_slave_tck system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"system_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_system_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_gen2_0_cpu_debug_slave_sysclk system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"system_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_system_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "system_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714464725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714464725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714464725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714464725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714464725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714464725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714464725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714464725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714464725 ""}  } { { "system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616714464725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464750 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:system_inst\|system_nios2_gen2_0:nios2_gen2_0\|system_nios2_gen2_0_cpu:cpu\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_pll_0 system:system_inst\|system_pll_0:pll_0 " "Elaborating entity \"system_pll_0\" for hierarchy \"system:system_inst\|system_pll_0:pll_0\"" {  } { { "system/synthesis/system.vhd" "pll_0" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714464889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll system:system_inst\|system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"system:system_inst\|system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_pll_0.v" "altera_pll_i" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_pll_0.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714465011 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616714465015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:system_inst\|system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_pll_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_pll_0.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714465015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|system_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"system:system_inst\|system_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3750 ps " "Parameter \"phase_shift1\" = \"-3750 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 10.000000 MHz " "Parameter \"output_clock_frequency2\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465015 ""}  } { { "system/synthesis/submodules/system_pll_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_pll_0.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616714465015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_controller_0 system:system_inst\|system_sdram_controller_0:sdram_controller_0 " "Elaborating entity \"system_sdram_controller_0\" for hierarchy \"system:system_inst\|system_sdram_controller_0:sdram_controller_0\"" {  } { { "system/synthesis/system.vhd" "sdram_controller_0" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714465053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_controller_0_input_efifo_module system:system_inst\|system_sdram_controller_0:sdram_controller_0\|system_sdram_controller_0_input_efifo_module:the_system_sdram_controller_0_input_efifo_module " "Elaborating entity \"system_sdram_controller_0_input_efifo_module\" for hierarchy \"system:system_inst\|system_sdram_controller_0:sdram_controller_0\|system_sdram_controller_0_input_efifo_module:the_system_sdram_controller_0_input_efifo_module\"" {  } { { "system/synthesis/submodules/system_sdram_controller_0.v" "the_system_sdram_controller_0_input_efifo_module" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714465075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0 " "Elaborating entity \"system_trdb_d5m_0\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\"" {  } { { "system/synthesis/system.vhd" "trdb_d5m_0" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714465097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_cmos_sensor_acquisition_0 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0 " "Elaborating entity \"system_trdb_d5m_0_cmos_sensor_acquisition_0\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "cmos_sensor_acquisition_0" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714465113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_sensor_input system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0 " "Elaborating entity \"cmos_sensor_input\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "cmos_sensor_input_0" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714465134 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packer_raw_clk_in cmos_sensor_input.vhd(121) " "Verilog HDL or VHDL warning at cmos_sensor_input.vhd(121): object \"packer_raw_clk_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714465141 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|cmos_sensor_input:cmos_sensor_input_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packer_raw_reset_in cmos_sensor_input.vhd(122) " "Verilog HDL or VHDL warning at cmos_sensor_input.vhd(122): object \"packer_raw_reset_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714465141 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|cmos_sensor_input:cmos_sensor_input_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packer_raw_stop_and_reset_in cmos_sensor_input.vhd(123) " "Verilog HDL or VHDL warning at cmos_sensor_input.vhd(123): object \"packer_raw_stop_and_reset_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714465141 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|cmos_sensor_input:cmos_sensor_input_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packer_raw_valid_in_in cmos_sensor_input.vhd(124) " "Verilog HDL or VHDL warning at cmos_sensor_input.vhd(124): object \"packer_raw_valid_in_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714465141 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|cmos_sensor_input:cmos_sensor_input_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packer_raw_data_in_in cmos_sensor_input.vhd(125) " "Verilog HDL or VHDL warning at cmos_sensor_input.vhd(125): object \"packer_raw_data_in_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714465141 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|cmos_sensor_input:cmos_sensor_input_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packer_raw_start_of_frame_in_in cmos_sensor_input.vhd(126) " "Verilog HDL or VHDL warning at cmos_sensor_input.vhd(126): object \"packer_raw_start_of_frame_in_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714465141 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|cmos_sensor_input:cmos_sensor_input_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packer_raw_end_of_frame_in_in cmos_sensor_input.vhd(127) " "Verilog HDL or VHDL warning at cmos_sensor_input.vhd(127): object \"packer_raw_end_of_frame_in_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714465141 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|cmos_sensor_input:cmos_sensor_input_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "packer_raw_valid_out_out cmos_sensor_input.vhd(128) " "VHDL Signal Declaration warning at cmos_sensor_input.vhd(128): used implicit default value for signal \"packer_raw_valid_out_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 128 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616714465141 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|cmos_sensor_input:cmos_sensor_input_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "packer_raw_data_out_out cmos_sensor_input.vhd(129) " "VHDL Signal Declaration warning at cmos_sensor_input.vhd(129): used implicit default value for signal \"packer_raw_data_out_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 129 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616714465141 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|cmos_sensor_input:cmos_sensor_input_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "packer_raw_end_of_frame_out_out cmos_sensor_input.vhd(130) " "VHDL Signal Declaration warning at cmos_sensor_input.vhd(130): used implicit default value for signal \"packer_raw_end_of_frame_out_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 130 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616714465141 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|cmos_sensor_input:cmos_sensor_input_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packer_rgb_clk_in cmos_sensor_input.vhd(133) " "Verilog HDL or VHDL warning at cmos_sensor_input.vhd(133): object \"packer_rgb_clk_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714465141 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|cmos_sensor_input:cmos_sensor_input_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packer_rgb_reset_in cmos_sensor_input.vhd(134) " "Verilog HDL or VHDL warning at cmos_sensor_input.vhd(134): object \"packer_rgb_reset_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714465142 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|cmos_sensor_input:cmos_sensor_input_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packer_rgb_stop_and_reset_in cmos_sensor_input.vhd(135) " "Verilog HDL or VHDL warning at cmos_sensor_input.vhd(135): object \"packer_rgb_stop_and_reset_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714465142 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|cmos_sensor_input:cmos_sensor_input_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packer_rgb_valid_in_in cmos_sensor_input.vhd(136) " "Verilog HDL or VHDL warning at cmos_sensor_input.vhd(136): object \"packer_rgb_valid_in_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714465142 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|cmos_sensor_input:cmos_sensor_input_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packer_rgb_data_in_in cmos_sensor_input.vhd(137) " "Verilog HDL or VHDL warning at cmos_sensor_input.vhd(137): object \"packer_rgb_data_in_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714465142 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|cmos_sensor_input:cmos_sensor_input_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packer_rgb_start_of_frame_in_in cmos_sensor_input.vhd(138) " "Verilog HDL or VHDL warning at cmos_sensor_input.vhd(138): object \"packer_rgb_start_of_frame_in_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714465142 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|cmos_sensor_input:cmos_sensor_input_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packer_rgb_end_of_frame_in_in cmos_sensor_input.vhd(139) " "Verilog HDL or VHDL warning at cmos_sensor_input.vhd(139): object \"packer_rgb_end_of_frame_in_in\" assigned a value but never read" {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714465142 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|cmos_sensor_input:cmos_sensor_input_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "packer_rgb_valid_out_out cmos_sensor_input.vhd(140) " "VHDL Signal Declaration warning at cmos_sensor_input.vhd(140): used implicit default value for signal \"packer_rgb_valid_out_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 140 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616714465142 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|cmos_sensor_input:cmos_sensor_input_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "packer_rgb_data_out_out cmos_sensor_input.vhd(141) " "VHDL Signal Declaration warning at cmos_sensor_input.vhd(141): used implicit default value for signal \"packer_rgb_data_out_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 141 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616714465142 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|cmos_sensor_input:cmos_sensor_input_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "packer_rgb_end_of_frame_out_out cmos_sensor_input.vhd(142) " "VHDL Signal Declaration warning at cmos_sensor_input.vhd(142): used implicit default value for signal \"packer_rgb_end_of_frame_out_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 142 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616714465142 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|cmos_sensor_input:cmos_sensor_input_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sc_fifo_full_out cmos_sensor_input.vhd(153) " "Verilog HDL or VHDL warning at cmos_sensor_input.vhd(153): object \"sc_fifo_full_out\" assigned a value but never read" {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714465142 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|cmos_sensor_input:cmos_sensor_input_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_sensor_input_avalon_mm_slave system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_avalon_mm_slave:cmos_sensor_input_avalon_mm_slave_inst " "Elaborating entity \"cmos_sensor_input_avalon_mm_slave\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_avalon_mm_slave:cmos_sensor_input_avalon_mm_slave_inst\"" {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "cmos_sensor_input_avalon_mm_slave_inst" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714465242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_sensor_input_synchronizer system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_synchronizer:cmos_sensor_input_synchronizer_inst " "Elaborating entity \"cmos_sensor_input_synchronizer\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_synchronizer:cmos_sensor_input_synchronizer_inst\"" {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "cmos_sensor_input_synchronizer_inst" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714465274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_sensor_input_sampler system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sampler:cmos_sensor_input_sampler_inst " "Elaborating entity \"cmos_sensor_input_sampler\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sampler:cmos_sensor_input_sampler_inst\"" {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "cmos_sensor_input_sampler_inst" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714465305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_sensor_input_debayer system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_debayer:\\debayer_inst:cmos_sensor_input_debayer_inst " "Elaborating entity \"cmos_sensor_input_debayer\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_debayer:\\debayer_inst:cmos_sensor_input_debayer_inst\"" {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "\\debayer_inst:cmos_sensor_input_debayer_inst" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714465338 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dval cmos_sensor_input_debayer.vhd(44) " "Verilog HDL or VHDL warning at cmos_sensor_input_debayer.vhd(44): object \"dval\" assigned a value but never read" {  } { { "system/synthesis/submodules/cmos_sensor_input_debayer.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_debayer.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714465339 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|cmos_sensor_input:cmos_sensor_input_0|cmos_sensor_input_debayer:\debayer_inst:cmos_sensor_input_debayer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "line_buffer system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_debayer:\\debayer_inst:cmos_sensor_input_debayer_inst\|line_buffer:lbuf A:syn " "Elaborating entity \"line_buffer\" using architecture \"A:syn\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_debayer:\\debayer_inst:cmos_sensor_input_debayer_inst\|line_buffer:lbuf\"" {  } { { "system/synthesis/submodules/cmos_sensor_input_debayer.vhd" "lbuf" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_debayer.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714465396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_debayer:\\debayer_inst:cmos_sensor_input_debayer_inst\|line_buffer:lbuf\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_debayer:\\debayer_inst:cmos_sensor_input_debayer_inst\|line_buffer:lbuf\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "../hdl/cmos_sensor_input/hdl/line_buffer.vhd" "ALTSHIFT_TAPS_component" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/cmos_sensor_input/hdl/line_buffer.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714465733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_debayer:\\debayer_inst:cmos_sensor_input_debayer_inst\|line_buffer:lbuf\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_debayer:\\debayer_inst:cmos_sensor_input_debayer_inst\|line_buffer:lbuf\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "../hdl/cmos_sensor_input/hdl/line_buffer.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/cmos_sensor_input/hdl/line_buffer.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714465750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_debayer:\\debayer_inst:cmos_sensor_input_debayer_inst\|line_buffer:lbuf\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_debayer:\\debayer_inst:cmos_sensor_input_debayer_inst\|line_buffer:lbuf\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M10K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714465750 ""}  } { { "../hdl/cmos_sensor_input/hdl/line_buffer.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/cmos_sensor_input/hdl/line_buffer.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616714465750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_lv51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_lv51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_lv51 " "Found entity 1: shift_taps_lv51" {  } { { "db/shift_taps_lv51.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/shift_taps_lv51.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714465844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714465844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_lv51 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_debayer:\\debayer_inst:cmos_sensor_input_debayer_inst\|line_buffer:lbuf\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated " "Elaborating entity \"shift_taps_lv51\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_debayer:\\debayer_inst:cmos_sensor_input_debayer_inst\|line_buffer:lbuf\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714465852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jug1 " "Found entity 1: altsyncram_jug1" {  } { { "db/altsyncram_jug1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_jug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714465943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714465943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jug1 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_debayer:\\debayer_inst:cmos_sensor_input_debayer_inst\|line_buffer:lbuf\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|altsyncram_jug1:altsyncram2 " "Elaborating entity \"altsyncram_jug1\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_debayer:\\debayer_inst:cmos_sensor_input_debayer_inst\|line_buffer:lbuf\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|altsyncram_jug1:altsyncram2\"" {  } { { "db/shift_taps_lv51.tdf" "altsyncram2" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/shift_taps_lv51.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714465956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7of " "Found entity 1: cntr_7of" {  } { { "db/cntr_7of.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/cntr_7of.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714466063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714466063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7of system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_debayer:\\debayer_inst:cmos_sensor_input_debayer_inst\|line_buffer:lbuf\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|cntr_7of:cntr1 " "Elaborating entity \"cntr_7of\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_debayer:\\debayer_inst:cmos_sensor_input_debayer_inst\|line_buffer:lbuf\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|cntr_7of:cntr1\"" {  } { { "db/shift_taps_lv51.tdf" "cntr1" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/shift_taps_lv51.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714466076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qac " "Found entity 1: cmpr_qac" {  } { { "db/cmpr_qac.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/cmpr_qac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714466174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714466174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qac system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_debayer:\\debayer_inst:cmos_sensor_input_debayer_inst\|line_buffer:lbuf\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|cntr_7of:cntr1\|cmpr_qac:cmpr4 " "Elaborating entity \"cmpr_qac\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_debayer:\\debayer_inst:cmos_sensor_input_debayer_inst\|line_buffer:lbuf\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|cntr_7of:cntr1\|cmpr_qac:cmpr4\"" {  } { { "db/cntr_7of.tdf" "cmpr4" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/cntr_7of.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714466193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_sensor_input_sc_fifo system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst " "Elaborating entity \"cmos_sensor_input_sc_fifo\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst\"" {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "cmos_sensor_input_sc_fifo_inst" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714466266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd" "scfifo_component" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714466483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714466501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst\|scfifo:scfifo_component " "Instantiated megafunction \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714466501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714466501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714466501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714466501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714466501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714466501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714466501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714466501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714466501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714466501 ""}  } { { "system/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616714466501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_m6a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_m6a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_m6a1 " "Found entity 1: scfifo_m6a1" {  } { { "db/scfifo_m6a1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/scfifo_m6a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714466598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714466598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_m6a1 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst\|scfifo:scfifo_component\|scfifo_m6a1:auto_generated " "Elaborating entity \"scfifo_m6a1\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst\|scfifo:scfifo_component\|scfifo_m6a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714466613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9u91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9u91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9u91 " "Found entity 1: a_dpfifo_9u91" {  } { { "db/a_dpfifo_9u91.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_9u91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714466674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714466674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9u91 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst\|scfifo:scfifo_component\|scfifo_m6a1:auto_generated\|a_dpfifo_9u91:dpfifo " "Elaborating entity \"a_dpfifo_9u91\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst\|scfifo:scfifo_component\|scfifo_m6a1:auto_generated\|a_dpfifo_9u91:dpfifo\"" {  } { { "db/scfifo_m6a1.tdf" "dpfifo" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/scfifo_m6a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714466692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d0i1 " "Found entity 1: altsyncram_d0i1" {  } { { "db/altsyncram_d0i1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_d0i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714466792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714466792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d0i1 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst\|scfifo:scfifo_component\|scfifo_m6a1:auto_generated\|a_dpfifo_9u91:dpfifo\|altsyncram_d0i1:FIFOram " "Elaborating entity \"altsyncram_d0i1\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst\|scfifo:scfifo_component\|scfifo_m6a1:auto_generated\|a_dpfifo_9u91:dpfifo\|altsyncram_d0i1:FIFOram\"" {  } { { "db/a_dpfifo_9u91.tdf" "FIFOram" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_9u91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714466820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4l8 " "Found entity 1: cmpr_4l8" {  } { { "db/cmpr_4l8.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/cmpr_4l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714466918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714466918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst\|scfifo:scfifo_component\|scfifo_m6a1:auto_generated\|a_dpfifo_9u91:dpfifo\|cmpr_4l8:almost_full_comparer " "Elaborating entity \"cmpr_4l8\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst\|scfifo:scfifo_component\|scfifo_m6a1:auto_generated\|a_dpfifo_9u91:dpfifo\|cmpr_4l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_9u91.tdf" "almost_full_comparer" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_9u91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714466944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst\|scfifo:scfifo_component\|scfifo_m6a1:auto_generated\|a_dpfifo_9u91:dpfifo\|cmpr_4l8:three_comparison " "Elaborating entity \"cmpr_4l8\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst\|scfifo:scfifo_component\|scfifo_m6a1:auto_generated\|a_dpfifo_9u91:dpfifo\|cmpr_4l8:three_comparison\"" {  } { { "db/a_dpfifo_9u91.tdf" "three_comparison" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_9u91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714466990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f2b " "Found entity 1: cntr_f2b" {  } { { "db/cntr_f2b.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/cntr_f2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714467079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714467079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f2b system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst\|scfifo:scfifo_component\|scfifo_m6a1:auto_generated\|a_dpfifo_9u91:dpfifo\|cntr_f2b:rd_ptr_msb " "Elaborating entity \"cntr_f2b\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst\|scfifo:scfifo_component\|scfifo_m6a1:auto_generated\|a_dpfifo_9u91:dpfifo\|cntr_f2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_9u91.tdf" "rd_ptr_msb" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_9u91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714467104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s27 " "Found entity 1: cntr_s27" {  } { { "db/cntr_s27.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/cntr_s27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714467206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714467206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s27 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst\|scfifo:scfifo_component\|scfifo_m6a1:auto_generated\|a_dpfifo_9u91:dpfifo\|cntr_s27:usedw_counter " "Elaborating entity \"cntr_s27\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst\|scfifo:scfifo_component\|scfifo_m6a1:auto_generated\|a_dpfifo_9u91:dpfifo\|cntr_s27:usedw_counter\"" {  } { { "db/a_dpfifo_9u91.tdf" "usedw_counter" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_9u91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714467231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g2b " "Found entity 1: cntr_g2b" {  } { { "db/cntr_g2b.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/cntr_g2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714467333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714467333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g2b system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst\|scfifo:scfifo_component\|scfifo_m6a1:auto_generated\|a_dpfifo_9u91:dpfifo\|cntr_g2b:wr_ptr " "Elaborating entity \"cntr_g2b\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_sc_fifo:cmos_sensor_input_sc_fifo_inst\|scfifo:scfifo_component\|scfifo_m6a1:auto_generated\|a_dpfifo_9u91:dpfifo\|cntr_g2b:wr_ptr\"" {  } { { "db/a_dpfifo_9u91.tdf" "wr_ptr" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_9u91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714467361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_sensor_input_avalon_st_source system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_avalon_st_source:cmos_sensor_input_avalon_st_source_inst " "Elaborating entity \"cmos_sensor_input_avalon_st_source\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|cmos_sensor_input:cmos_sensor_input_0\|cmos_sensor_input_avalon_st_source:cmos_sensor_input_avalon_st_source_inst\"" {  } { { "system/synthesis/submodules/cmos_sensor_input.vhd" "cmos_sensor_input_avalon_st_source_inst" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/cmos_sensor_input.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714467442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|altera_avalon_dc_fifo:dc_fifo_0 " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|altera_avalon_dc_fifo:dc_fifo_0\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "dc_fifo_0" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714467532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|altera_avalon_dc_fifo:dc_fifo_0\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|altera_avalon_dc_fifo:dc_fifo_0\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "system/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714467607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|altera_avalon_dc_fifo:dc_fifo_0\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|altera_avalon_dc_fifo:dc_fifo_0\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714467645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "mm_bridge_0" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714467886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0 " "Elaborating entity \"system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "msgdma_0" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714467933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal " "Elaborating entity \"dispatcher\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "dispatcher_internal" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714468006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_buffers system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers " "Elaborating entity \"descriptor_buffers\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\"" {  } { { "system/synthesis/submodules/dispatcher.v" "the_descriptor_buffers" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714468079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_signal_breakout system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout " "Elaborating entity \"write_signal_breakout\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout\"" {  } { { "system/synthesis/submodules/descriptor_buffers.v" "the_write_signal_breakout" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714468146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_signal_breakout system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout " "Elaborating entity \"read_signal_breakout\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout\"" {  } { { "system/synthesis/submodules/descriptor_buffers.v" "the_read_signal_breakout" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714468196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_with_byteenables system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO " "Elaborating entity \"fifo_with_byteenables\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\"" {  } { { "system/synthesis/submodules/descriptor_buffers.v" "the_read_command_FIFO" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714468244 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fifo_with_byteenables.v(168) " "Verilog HDL Case Statement information at fifo_with_byteenables.v(168): all case item expressions in this case statement are onehot" {  } { { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1616714468245 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "system/synthesis/submodules/fifo_with_byteenables.v" "the_dp_ram" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714468314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714468342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Instantiated megafunction \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714468342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714468342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714468342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714468342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714468342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714468342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714468342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714468342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714468342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714468342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714468342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714468342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714468342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714468342 ""}  } { { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616714468342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p2j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p2j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p2j1 " "Found entity 1: altsyncram_p2j1" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714468482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714468482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p2j1 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated " "Elaborating entity \"altsyncram_p2j1\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714468496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_block system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|csr_block:the_csr_block " "Elaborating entity \"csr_block\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|csr_block:the_csr_block\"" {  } { { "system/synthesis/submodules/dispatcher.v" "the_csr_block" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714468736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "response_block system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block " "Elaborating entity \"response_block\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\"" {  } { { "system/synthesis/submodules/dispatcher.v" "the_response_block" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714468786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal " "Elaborating entity \"write_master\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "write_mstr_internal" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714468831 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_master.v(757) " "Verilog HDL Case Statement information at write_master.v(757): all case item expressions in this case statement are onehot" {  } { { "system/synthesis/submodules/write_master.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v" 757 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1616714468841 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|write_master:write_mstr_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "system/synthesis/submodules/write_master.v" "the_st_to_master_fifo" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714469081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborated megafunction instantiation \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "system/synthesis/submodules/write_master.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v" 588 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714469098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Instantiated megafunction \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 44 " "Parameter \"lpm_width\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714469098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714469098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714469098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714469098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714469098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714469098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714469098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714469098 ""}  } { { "system/synthesis/submodules/write_master.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v" 588 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616714469098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1971.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1971.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1971 " "Found entity 1: scfifo_1971" {  } { { "db/scfifo_1971.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/scfifo_1971.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714469194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714469194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1971 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated " "Elaborating entity \"scfifo_1971\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714469208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k071.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k071.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k071 " "Found entity 1: a_dpfifo_k071" {  } { { "db/a_dpfifo_k071.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_k071.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714469269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714469269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k071 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo " "Elaborating entity \"a_dpfifo_k071\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\"" {  } { { "db/scfifo_1971.tdf" "dpfifo" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/scfifo_1971.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714469289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dhn1 " "Found entity 1: altsyncram_dhn1" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_dhn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714469397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714469397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dhn1 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram " "Elaborating entity \"altsyncram_dhn1\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\"" {  } { { "db/a_dpfifo_k071.tdf" "FIFOram" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_k071.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714469422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5l8 " "Found entity 1: cmpr_5l8" {  } { { "db/cmpr_5l8.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/cmpr_5l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714469531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714469531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|cmpr_5l8:almost_full_comparer " "Elaborating entity \"cmpr_5l8\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|cmpr_5l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_k071.tdf" "almost_full_comparer" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_k071.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714469558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|cmpr_5l8:three_comparison " "Elaborating entity \"cmpr_5l8\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|cmpr_5l8:three_comparison\"" {  } { { "db/a_dpfifo_k071.tdf" "three_comparison" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_k071.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714469620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igb " "Found entity 1: cntr_igb" {  } { { "db/cntr_igb.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/cntr_igb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714469711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714469711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_igb system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|cntr_igb:rd_ptr_msb " "Elaborating entity \"cntr_igb\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|cntr_igb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_k071.tdf" "rd_ptr_msb" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_k071.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714469736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ST_to_MM_Adapter system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter " "Elaborating entity \"ST_to_MM_Adapter\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter\"" {  } { { "system/synthesis/submodules/write_master.v" "the_ST_to_MM_Adapter" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714469868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_enable_generator system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator " "Elaborating entity \"byte_enable_generator\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\"" {  } { { "system/synthesis/submodules/write_master.v" "the_byte_enable_generator" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714469924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM " "Elaborating entity \"thirty_two_bit_byteenable_FSM\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\"" {  } { { "system/synthesis/submodules/byte_enable_generator.v" "the_thirty_two_bit_byteenable_FSM" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/byte_enable_generator.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714469960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM\"" {  } { { "system/synthesis/submodules/byte_enable_generator.v" "lower_sixteen_bit_byteenable_FSM" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/byte_enable_generator.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714469997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_burst_control system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control " "Elaborating entity \"write_burst_control\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control\"" {  } { { "system/synthesis/submodules/write_master.v" "the_write_burst_control" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714470058 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_burst_control.v(268) " "Verilog HDL Case Statement information at write_burst_control.v(268): all case item expressions in this case statement are onehot" {  } { { "system/synthesis/submodules/write_burst_control.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_burst_control.v" 268 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1616714470061 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|write_master:write_mstr_internal|write_burst_control:the_write_burst_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "mm_interconnect_0" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714470114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_bridge_0_m0_translator\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "mm_bridge_0_m0_translator" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714470289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cmos_sensor_input_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cmos_sensor_input_0_avalon_slave_translator\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "cmos_sensor_input_0_avalon_slave_translator" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714470337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msgdma_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msgdma_0_csr_translator\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "msgdma_0_csr_translator" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714470382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "msgdma_0_descriptor_slave_translator" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714470427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_bridge_0_m0_agent\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "mm_bridge_0_m0_agent" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714470485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cmos_sensor_input_0_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cmos_sensor_input_0_avalon_slave_agent\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "cmos_sensor_input_0_avalon_slave_agent" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714470538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cmos_sensor_input_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cmos_sensor_input_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714470609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cmos_sensor_input_0_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cmos_sensor_input_0_avalon_slave_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "cmos_sensor_input_0_avalon_slave_agent_rsp_fifo" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714470659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cmos_sensor_input_0_avalon_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cmos_sensor_input_0_avalon_slave_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "cmos_sensor_input_0_avalon_slave_agent_rdata_fifo" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714470721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "msgdma_0_descriptor_slave_agent" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714470823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714470892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "msgdma_0_descriptor_slave_agent_rsp_fifo" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714470936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router:router " "Elaborating entity \"system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "router" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 1043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714471014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_default_decode system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router:router\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_default_decode\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router:router\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714471056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "router_001" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714471096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001_default_decode system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001:router_001\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001:router_001\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714471133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003:router_003\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "router_003" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714471211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003_default_decode system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003:router_003\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003:router_003\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714471253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "mm_bridge_0_m0_limiter" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714471293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714471352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 1187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714471395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 1238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714471472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714471516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 1301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714471575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714471620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714471654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "msgdma_0_descriptor_slave_cmd_width_adapter" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714471695 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714471705 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "msgdma_0_descriptor_slave_rsp_width_adapter" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 1433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714471795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "crosser" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 1467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714471859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714471899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714471975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 1530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714472115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714472147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" "avalon_st_adapter_002" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0.v" 1588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714472227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002.v" "error_adapter_0" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714472269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "avalon_st_adapter" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714472315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter:avalon_st_adapter\|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter:avalon_st_adapter\|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter.v" "data_format_adapter_0" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714472372 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(87) " "Verilog HDL or VHDL warning at system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(87): object \"state_read_addr\" assigned a value but never read" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714472373 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter:avalon_st_adapter|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_empty system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(103) " "Verilog HDL or VHDL warning at system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(103): object \"a_empty\" assigned a value but never read" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714472373 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter:avalon_st_adapter|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_startofpacket_wire system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(110) " "Verilog HDL or VHDL warning at system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(110): object \"b_startofpacket_wire\" assigned a value but never read" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714472373 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter:avalon_st_adapter|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata2 system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(126) " "Verilog HDL or VHDL warning at system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(126): object \"mem_readdata2\" assigned a value but never read" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714472373 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter:avalon_st_adapter|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(133) " "Verilog HDL warning at system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(133): object state_waitrequest used but never assigned" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" 133 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1616714472373 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter:avalon_st_adapter|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(134) " "Verilog HDL or VHDL warning at system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(134): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714472374 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter:avalon_st_adapter|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(137) " "Verilog HDL or VHDL warning at system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(137): object \"out_channel\" assigned a value but never read" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714472374 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter:avalon_st_adapter|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_startofpacket system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(141) " "Verilog HDL or VHDL warning at system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(141): object \"out_startofpacket\" assigned a value but never read" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714472374 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter:avalon_st_adapter|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_endofpacket system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(142) " "Verilog HDL or VHDL warning at system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(142): object \"out_endofpacket\" assigned a value but never read" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714472374 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter:avalon_st_adapter|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_empty system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(145) " "Verilog HDL or VHDL warning at system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(145): object \"out_empty\" assigned a value but never read" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714472374 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter:avalon_st_adapter|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(148) " "Verilog HDL or VHDL warning at system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(148): object \"out_error\" assigned a value but never read" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714472374 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter:avalon_st_adapter|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(185) " "Verilog HDL assignment warning at system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv(185): truncated value with size 2 to match size of target (1)" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616714472375 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter:avalon_st_adapter|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter:avalon_st_adapter\|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter:avalon_st_adapter\|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter.v" "timing_adapter_0" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714472420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter:avalon_st_adapter\|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo:system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo " "Elaborating entity \"system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter:avalon_st_adapter\|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo:system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0.sv" "system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714472455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|altera_reset_controller:rst_controller\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "rst_controller" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714472502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714472536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714472571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_interface system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|i2c_interface:i2c_0 " "Elaborating entity \"i2c_interface\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|i2c_interface:i2c_0\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "i2c_0" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714472657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_clkgen system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|i2c_interface:i2c_0\|i2c_clkgen:clkgen " "Elaborating entity \"i2c_clkgen\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|i2c_interface:i2c_0\|i2c_clkgen:clkgen\"" {  } { { "system/synthesis/submodules/i2c_interface.vhd" "clkgen" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/i2c_interface.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714472698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_core system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|i2c_interface:i2c_0\|i2c_core:core " "Elaborating entity \"i2c_core\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|i2c_interface:i2c_0\|i2c_core:core\"" {  } { { "system/synthesis/submodules/i2c_interface.vhd" "core" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/i2c_interface.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714472745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "mm_bridge_0" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714472809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_mm_interconnect_0 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_trdb_d5m_0_mm_interconnect_0\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "mm_interconnect_0" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714472878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_bridge_0_m0_translator\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" "mm_bridge_0_m0_translator" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714472990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cmos_sensor_acquisition_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cmos_sensor_acquisition_0_avalon_slave_translator\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" "cmos_sensor_acquisition_0_avalon_slave_translator" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714473034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_avalon_slave_translator\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" "i2c_0_avalon_slave_translator" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714473079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_bridge_0_m0_agent\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" "mm_bridge_0_m0_agent" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714473125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cmos_sensor_acquisition_0_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cmos_sensor_acquisition_0_avalon_slave_agent\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" "cmos_sensor_acquisition_0_avalon_slave_agent" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714473181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cmos_sensor_acquisition_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cmos_sensor_acquisition_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714473229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" "cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714473270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:i2c_0_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:i2c_0_avalon_slave_agent\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" "i2c_0_avalon_slave_agent" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714473350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:i2c_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:i2c_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714473401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" "i2c_0_avalon_slave_agent_rsp_fifo" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714473446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_mm_interconnect_0_router system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_router:router " "Elaborating entity \"system_trdb_d5m_0_mm_interconnect_0_router\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" "router" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714473502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_mm_interconnect_0_router_default_decode system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_router:router\|system_trdb_d5m_0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_trdb_d5m_0_mm_interconnect_0_router_default_decode\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_router:router\|system_trdb_d5m_0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714473542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_mm_interconnect_0_router_001 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_trdb_d5m_0_mm_interconnect_0_router_001\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" "router_001" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" 763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714473580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_mm_interconnect_0_router_001_default_decode system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_router_001:router_001\|system_trdb_d5m_0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_trdb_d5m_0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_router_001:router_001\|system_trdb_d5m_0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714473618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_mm_interconnect_0_router_002 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_trdb_d5m_0_mm_interconnect_0_router_002\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_router_002:router_002\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" "router_002" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714473658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_mm_interconnect_0_router_002_default_decode system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_router_002:router_002\|system_trdb_d5m_0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_trdb_d5m_0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_router_002:router_002\|system_trdb_d5m_0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714473693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" "mm_bridge_0_m0_limiter" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714473733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:i2c_0_avalon_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:i2c_0_avalon_slave_burst_adapter\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" "i2c_0_avalon_slave_burst_adapter" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714473778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:i2c_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:i2c_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714473814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_mm_interconnect_0_cmd_demux system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_trdb_d5m_0_mm_interconnect_0_cmd_demux\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714473855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_mm_interconnect_0_cmd_mux system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_trdb_d5m_0_mm_interconnect_0_cmd_mux\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714473894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_mm_interconnect_0_rsp_demux system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_trdb_d5m_0_mm_interconnect_0_rsp_demux\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" 953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714473949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_mm_interconnect_0_rsp_mux system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_trdb_d5m_0_mm_interconnect_0_rsp_mux\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714474005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714474045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714474077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" "i2c_0_avalon_slave_rsp_width_adapter" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714474120 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714474130 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714474131 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714474131 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:i2c_0_avalon_slave_cmd_width_adapter\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" "i2c_0_avalon_slave_cmd_width_adapter" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" 1125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714474213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0.v" 1183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714474302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_mm_interconnect_0:mm_interconnect_0\|system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714474336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0 system:system_inst\|system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_mm_interconnect_0\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/system.vhd" "mm_interconnect_0" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714474418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714474666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714474715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:trdb_d5m_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:trdb_d5m_0_master_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "trdb_d5m_0_master_translator" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714474759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714474810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714474857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "sdram_controller_0_s1_translator" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714474903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trdb_d5m_0_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trdb_d5m_0_slave_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "trdb_d5m_0_slave_translator" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714474946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714474991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714475035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:trdb_d5m_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:trdb_d5m_0_master_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "trdb_d5m_0_master_agent" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714475074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 1198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714475117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714475163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 1239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714475216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "sdram_controller_0_s1_agent" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 1448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714475334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714475383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "sdram_controller_0_s1_agent_rsp_fifo" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714475435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "sdram_controller_0_s1_agent_rdata_fifo" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 1530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714475564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trdb_d5m_0_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trdb_d5m_0_slave_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "trdb_d5m_0_slave_agent_rsp_fifo" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714475652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router " "Elaborating entity \"system_mm_interconnect_0_router\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 1671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714475759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_default_decode system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_default_decode\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714475812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001 system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_mm_interconnect_0_router_001\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router_001" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 1687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714475853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001_default_decode system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714475909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002 system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_mm_interconnect_0_router_002\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router_002" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714475948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002_default_decode system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714476000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_003 system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"system_mm_interconnect_0_router_003\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router_003" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 1719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714476040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_003_default_decode system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\|system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\|system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714476091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_004 system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"system_mm_interconnect_0_router_004\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router_004" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 1735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714476130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_004_default_decode system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\|system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\|system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714476170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_005 system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"system_mm_interconnect_0_router_005\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_005:router_005\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router_005" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 1751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714476209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_005_default_decode system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_005:router_005\|system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_005:router_005\|system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_005.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714476246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "sdram_controller_0_s1_burst_adapter" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714476317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714476356 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 7 to match size of target (3)" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616714476364 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714476436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714476475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714476510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714476546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714476578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_mm_interconnect_0_cmd_demux\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 1852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714476788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux_001 system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 1875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714476834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux_002 system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 1892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714476873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_mm_interconnect_0_cmd_mux\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 1909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714476910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_001 system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 1932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714476947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714476990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_002 system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714477042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714477088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_002 system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 2047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714477182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_mm_interconnect_0_rsp_mux\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714477232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714477280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714477312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux_001 system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 2122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714477353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux_002 system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 2139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714477434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "sdram_controller_0_s1_rsp_width_adapter" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 2205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714477481 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714477495 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714477497 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616714477497 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "sdram_controller_0_s1_cmd_width_adapter" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 2271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714477591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_002 system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_002\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "avalon_st_adapter_002" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0.v" 2358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714477714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_002.v" "error_adapter_0" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714477751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_irq_mapper system:system_inst\|system_irq_mapper:irq_mapper " "Elaborating entity \"system_irq_mapper\" for hierarchy \"system:system_inst\|system_irq_mapper:irq_mapper\"" {  } { { "system/synthesis/system.vhd" "irq_mapper" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714477817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser system:system_inst\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"system:system_inst\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "system/synthesis/system.vhd" "irq_synchronizer" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714477849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle system:system_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"system:system_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "system/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714477968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"system:system_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714477985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"system:system_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714477985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714477985 ""}  } { { "system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616714477985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:system_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:system_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714478010 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:system_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u system:system_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"system:system_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"system:system_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714478033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_rst_controller system:system_inst\|system_rst_controller:rst_controller " "Elaborating entity \"system_rst_controller\" for hierarchy \"system:system_inst\|system_rst_controller:rst_controller\"" {  } { { "system/synthesis/system.vhd" "rst_controller" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714478086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:system_inst\|system_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:system_inst\|system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "system/synthesis/system_rst_controller.vhd" "rst_controller" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714478130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_rst_controller_001 system:system_inst\|system_rst_controller_001:rst_controller_001 " "Elaborating entity \"system_rst_controller_001\" for hierarchy \"system:system_inst\|system_rst_controller_001:rst_controller_001\"" {  } { { "system/synthesis/system.vhd" "rst_controller_001" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714478195 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req system_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at system_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system/synthesis/system_rst_controller_001.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616714478196 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:system_inst\|system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:system_inst\|system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "system/synthesis/system_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714478226 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1616714480735 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.03.25.16:21:24 Progress: Loading sld81c92d13/alt_sld_fab_wrapper_hw.tcl " "2021.03.25.16:21:24 Progress: Loading sld81c92d13/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714484643 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714487412 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714487580 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714489787 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714489929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714490045 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714490180 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714490194 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714490195 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1616714490898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld81c92d13/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld81c92d13/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld81c92d13/alt_sld_fab.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/ip/sld81c92d13/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714491301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714491301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld81c92d13/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld81c92d13/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld81c92d13/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/ip/sld81c92d13/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714491428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714491428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld81c92d13/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld81c92d13/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld81c92d13/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/ip/sld81c92d13/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714491467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714491467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld81c92d13/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld81c92d13/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld81c92d13/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/ip/sld81c92d13/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714491562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714491562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld81c92d13/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld81c92d13/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld81c92d13/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/ip/sld81c92d13/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714491680 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld81c92d13/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/ip/sld81c92d13/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714491680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714491680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld81c92d13/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld81c92d13/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld81c92d13/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/ip/sld81c92d13/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714491779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714491779 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[32\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_dhn1.tdf" 1063 2 0 } } { "db/a_dpfifo_k071.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_k071.tdf" 46 2 0 } } { "db/scfifo_1971.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/scfifo_1971.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/write_master.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v" 588 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 135 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_1971:auto_generated|a_dpfifo_k071:dpfifo|altsyncram_dhn1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[33\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_dhn1.tdf" 1095 2 0 } } { "db/a_dpfifo_k071.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_k071.tdf" 46 2 0 } } { "db/scfifo_1971.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/scfifo_1971.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/write_master.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v" 588 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 135 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_1971:auto_generated|a_dpfifo_k071:dpfifo|altsyncram_dhn1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[34\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_dhn1.tdf" 1127 2 0 } } { "db/a_dpfifo_k071.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_k071.tdf" 46 2 0 } } { "db/scfifo_1971.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/scfifo_1971.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/write_master.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v" 588 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 135 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_1971:auto_generated|a_dpfifo_k071:dpfifo|altsyncram_dhn1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[35\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_dhn1.tdf" 1159 2 0 } } { "db/a_dpfifo_k071.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_k071.tdf" 46 2 0 } } { "db/scfifo_1971.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/scfifo_1971.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/write_master.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v" 588 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 135 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_1971:auto_generated|a_dpfifo_k071:dpfifo|altsyncram_dhn1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[36\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_dhn1.tdf" 1191 2 0 } } { "db/a_dpfifo_k071.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_k071.tdf" 46 2 0 } } { "db/scfifo_1971.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/scfifo_1971.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/write_master.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v" 588 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 135 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_1971:auto_generated|a_dpfifo_k071:dpfifo|altsyncram_dhn1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[37\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_dhn1.tdf" 1223 2 0 } } { "db/a_dpfifo_k071.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_k071.tdf" 46 2 0 } } { "db/scfifo_1971.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/scfifo_1971.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/write_master.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v" 588 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 135 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_1971:auto_generated|a_dpfifo_k071:dpfifo|altsyncram_dhn1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[38\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_dhn1.tdf" 1255 2 0 } } { "db/a_dpfifo_k071.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_k071.tdf" 46 2 0 } } { "db/scfifo_1971.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/scfifo_1971.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/write_master.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v" 588 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 135 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_1971:auto_generated|a_dpfifo_k071:dpfifo|altsyncram_dhn1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[39\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_dhn1.tdf" 1287 2 0 } } { "db/a_dpfifo_k071.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_k071.tdf" 46 2 0 } } { "db/scfifo_1971.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/scfifo_1971.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/write_master.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v" 588 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 135 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_1971:auto_generated|a_dpfifo_k071:dpfifo|altsyncram_dhn1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[40\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_dhn1.tdf" 1319 2 0 } } { "db/a_dpfifo_k071.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_k071.tdf" 46 2 0 } } { "db/scfifo_1971.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/scfifo_1971.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/write_master.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v" 588 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 135 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_1971:auto_generated|a_dpfifo_k071:dpfifo|altsyncram_dhn1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[41\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_dhn1.tdf" 1351 2 0 } } { "db/a_dpfifo_k071.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_k071.tdf" 46 2 0 } } { "db/scfifo_1971.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/scfifo_1971.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/write_master.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v" 588 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 135 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_1971:auto_generated|a_dpfifo_k071:dpfifo|altsyncram_dhn1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[42\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_dhn1.tdf" 1383 2 0 } } { "db/a_dpfifo_k071.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_k071.tdf" 46 2 0 } } { "db/scfifo_1971.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/scfifo_1971.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/write_master.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v" 588 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 135 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_1971:auto_generated|a_dpfifo_k071:dpfifo|altsyncram_dhn1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[43\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_1971:auto_generated\|a_dpfifo_k071:dpfifo\|altsyncram_dhn1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_dhn1.tdf" 1415 2 0 } } { "db/a_dpfifo_k071.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/a_dpfifo_k071.tdf" 46 2 0 } } { "db/scfifo_1971.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/scfifo_1971.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/write_master.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/write_master.v" 588 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 135 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_1971:auto_generated|a_dpfifo_k071:dpfifo|altsyncram_dhn1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[0\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[1\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[2\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[3\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[4\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[5\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[6\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[7\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[8\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[9\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[10\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[11\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[12\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[13\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 467 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[14\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[15\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 533 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[16\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[17\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[18\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[19\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[20\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[21\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[22\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[23\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[24\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[25\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[26\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 896 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[27\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 929 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[28\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 962 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[29\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[30\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[31\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1061 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[88\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2942 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[89\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[90\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3008 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[91\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3041 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[92\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3074 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[93\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[94\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[95\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[96\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[97\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[98\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[99\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[100\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[101\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[102\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[103\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3437 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[104\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[105\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[106\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[109\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[111\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[112\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[113\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[114\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3800 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[115\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3833 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[116\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3866 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[117\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[118\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[119\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3965 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[120\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[121\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 4031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[122\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 4064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[123\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 4097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[124\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 4130 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[125\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 4163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[126\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 4196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[127\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 4229 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[0\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[1\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[2\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[3\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[4\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[5\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[6\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[7\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[8\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[9\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[10\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[11\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[12\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[13\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 467 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[14\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[15\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 533 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[16\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[17\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[18\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[19\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[20\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[21\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[22\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[23\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[24\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[25\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[26\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 896 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[27\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 929 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[28\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 962 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[29\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[30\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[31\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1061 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[32\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[33\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[34\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[35\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[36\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[37\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[38\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1292 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[39\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[40\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[41\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[42\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1424 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[43\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[44\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1490 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[45\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[46\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1556 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[47\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1589 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[48\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[49\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[50\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[51\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[52\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[53\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[54\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1820 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[55\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[56\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1886 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[57\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[58\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1952 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[59\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1985 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[60\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2018 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[61\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[62\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2084 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[63\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[64\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[65\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[66\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2216 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[67\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[68\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2282 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[69\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[70\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[71\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[72\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2414 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[73\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[74\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2480 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[75\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2513 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[76\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2546 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[77\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2579 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[78\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2612 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[79\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2645 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[80\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2678 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[81\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[82\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2744 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[83\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2777 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[84\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2810 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[85\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[86\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[87\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[88\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2942 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[89\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[90\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3008 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[91\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3041 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[92\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3074 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[93\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[94\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[95\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[96\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[97\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[98\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[99\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[100\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[101\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[102\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[103\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3437 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[104\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[105\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[106\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[107\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3569 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[108\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[109\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[110\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[111\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[112\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[113\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[114\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3800 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[115\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3833 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[116\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3866 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[117\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[118\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[119\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3965 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[120\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[121\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 4031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[122\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 4064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[123\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 4097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[124\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 4130 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[125\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 4163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[126\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 4196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[127\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 4229 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714494228 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1616714494228 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1616714494228 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[33\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714498481 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[32\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714498481 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a32"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1616714498481 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1616714498481 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[63\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714498499 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[62\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2084 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714498499 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[61\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714498499 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[60\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 2018 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714498499 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[59\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1985 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714498499 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[58\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 1952 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714498499 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a58"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1616714498499 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1616714498499 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter:avalon_st_adapter\|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo:system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter:avalon_st_adapter\|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo:system_trdb_d5m_0_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|altera_avalon_dc_fifo:dc_fifo_0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|altera_avalon_dc_fifo:dc_fifo_0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616714498712 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616714498712 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1616714498712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714498783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:system_inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714498783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714498783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714498783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714498783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714498783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714498783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714498783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714498783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714498783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714498783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714498783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714498783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714498783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714498783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714498783 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616714498783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714498895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714498895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|altera_avalon_dc_fifo:dc_fifo_0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|altera_avalon_dc_fifo:dc_fifo_0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714499077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|altera_avalon_dc_fifo:dc_fifo_0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|altera_avalon_dc_fifo:dc_fifo_0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714499077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714499077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714499077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714499077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714499077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714499077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714499077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714499077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714499077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714499077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714499077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714499077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714499077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616714499077 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616714499077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_66j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_66j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_66j1 " "Found entity 1: altsyncram_66j1" {  } { { "db/altsyncram_66j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_66j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616714499195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714499195 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1616714500166 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D5M_SCLK " "Inserted always-enabled tri-state buffer between \"GPIO_0_D5M_SCLK\" and its non-tri-state driver." {  } { { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 109 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1616714500437 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1616714500437 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0_D5M_SCLK " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0_D5M_SCLK\" is moved to its source" {  } { { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 109 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1616714500453 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1616714500453 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[108\] " "Synthesized away node \"system:system_inst\|system_trdb_d5m_0:trdb_d5m_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0\|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/db/altsyncram_p2j1.tdf" 3602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/dispatcher.v" 306 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0.v" 86 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0.v" 322 0 0 } } { "system/synthesis/submodules/system_trdb_d5m_0.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0.vhd" 269 0 0 } } { "system/synthesis/system.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/system.vhd" 518 0 0 } } { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714500797 "|DE1_SoC_TRDB_D5M_top_level|system:system_inst|system_trdb_d5m_0:trdb_d5m_0|system_trdb_d5m_0_cmos_sensor_acquisition_0:cmos_sensor_acquisition_0|system_trdb_d5m_0_cmos_sensor_acquisition_0_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a108"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1616714500797 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1616714500797 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D5M_SCLK~synth " "Node \"GPIO_0_D5M_SCLK~synth\"" {  } { { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 109 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714503001 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1616714503001 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616714503001 "|DE1_SoC_TRDB_D5M_top_level|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D5M_RESET_N VCC " "Pin \"GPIO_0_D5M_RESET_N\" is stuck at VCC" {  } { { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616714503001 "|DE1_SoC_TRDB_D5M_top_level|GPIO_0_D5M_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D5M_TRIGGER GND " "Pin \"GPIO_0_D5M_TRIGGER\" is stuck at GND" {  } { { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616714503001 "|DE1_SoC_TRDB_D5M_top_level|GPIO_0_D5M_TRIGGER"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616714503001 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714503378 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "640 " "640 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616714505831 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714506303 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m 23 " "Ignored 23 assignments for entity \"trdb_d5m\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506538 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506538 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0 19 " "Ignored 19 assignments for entity \"trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506538 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0 22 " "Ignored 22 assignments for entity \"trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506538 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506538 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002 32 " "Ignored 32 assignments for entity \"trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506538 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 19 " "Ignored 19 assignments for entity \"trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506538 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506538 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506538 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506538 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506538 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506538 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506538 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506538 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506539 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_cmos_sensor_acquisition_0_msgdma_0 38 " "Ignored 38 assignments for entity \"trdb_d5m_cmos_sensor_acquisition_0_msgdma_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506539 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"trdb_d5m_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506539 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"trdb_d5m_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506539 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_mm_interconnect_0_avalon_st_adapter_001 32 " "Ignored 32 assignments for entity \"trdb_d5m_mm_interconnect_0_avalon_st_adapter_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506539 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 19 " "Ignored 19 assignments for entity \"trdb_d5m_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506539 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506539 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"trdb_d5m_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506539 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"trdb_d5m_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506539 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"trdb_d5m_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506539 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"trdb_d5m_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506539 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"trdb_d5m_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506539 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"trdb_d5m_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506539 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "trdb_d5m_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"trdb_d5m_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1616714506539 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/output_files/trdb_d5m.map.smsg " "Generated suppressed messages file C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/output_files/trdb_d5m.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714508373 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "18 0 3 0 0 " "Adding 18 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616714514745 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616714514745 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST system:system_inst\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance system:system_inst\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1616714515288 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1616714515288 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST system:system_inst\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance system:system_inst\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1616714515306 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1616714515306 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST system:system_inst\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance system:system_inst\|system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1616714515319 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1616714515319 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_D5M_STROBE " "No output dependent on input pin \"GPIO_0_D5M_STROBE\"" {  } { { "../hdl/DE1_SoC_TRDB_D5M_top_level.vhd" "" { Text "C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/DE1_SoC_TRDB_D5M_top_level.vhd" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616714515719 "|DE1_SoC_TRDB_D5M_top_level|GPIO_0_D5M_STROBE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1616714515719 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4644 " "Implemented 4644 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616714515734 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616714515734 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1616714515734 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4276 " "Implemented 4276 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616714515734 ""} { "Info" "ICUT_CUT_TM_RAMS" "299 " "Implemented 299 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1616714515734 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1616714515734 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616714515734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 312 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 312 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5100 " "Peak virtual memory: 5100 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616714515959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 25 16:21:55 2021 " "Processing ended: Thu Mar 25 16:21:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616714515959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616714515959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616714515959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616714515959 ""}
