--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Mux3_1.twx Mux3_1.ncd -o Mux3_1.twr Mux3_1.pcf

Design file:              Mux3_1.ncd
Physical constraint file: Mux3_1.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
entrada1MUX<0> |saidaMux<0>    |    6.639|
entrada1MUX<1> |saidaMux<1>    |    6.683|
entrada1MUX<2> |saidaMux<2>    |    6.605|
entrada1MUX<3> |saidaMux<3>    |    6.411|
entrada1MUX<4> |saidaMux<4>    |    7.407|
entrada1MUX<5> |saidaMux<5>    |    7.049|
entrada1MUX<6> |saidaMux<6>    |    7.327|
entrada1MUX<7> |saidaMux<7>    |    7.572|
entrada2MUX<0> |saidaMux<0>    |    6.153|
entrada2MUX<1> |saidaMux<1>    |    5.994|
entrada2MUX<2> |saidaMux<2>    |    6.379|
entrada2MUX<3> |saidaMux<3>    |    5.865|
entrada2MUX<4> |saidaMux<4>    |    7.935|
entrada2MUX<5> |saidaMux<5>    |    7.028|
entrada2MUX<6> |saidaMux<6>    |    6.261|
entrada2MUX<7> |saidaMux<7>    |    6.934|
entrada3MUX<0> |saidaMux<0>    |    6.385|
entrada3MUX<1> |saidaMux<1>    |    6.322|
entrada3MUX<2> |saidaMux<2>    |    6.897|
entrada3MUX<3> |saidaMux<3>    |    6.395|
entrada3MUX<4> |saidaMux<4>    |    7.392|
entrada3MUX<5> |saidaMux<5>    |    6.932|
entrada3MUX<6> |saidaMux<6>    |    6.216|
entrada3MUX<7> |saidaMux<7>    |    7.203|
seletorMux<0>  |saidaMux<0>    |    6.429|
seletorMux<0>  |saidaMux<1>    |    6.844|
seletorMux<0>  |saidaMux<2>    |    7.562|
seletorMux<0>  |saidaMux<3>    |    6.070|
seletorMux<0>  |saidaMux<4>    |    7.762|
seletorMux<0>  |saidaMux<5>    |    7.626|
seletorMux<0>  |saidaMux<6>    |    7.042|
seletorMux<0>  |saidaMux<7>    |    7.283|
seletorMux<1>  |saidaMux<0>    |    6.164|
seletorMux<1>  |saidaMux<1>    |    6.887|
seletorMux<1>  |saidaMux<2>    |    7.134|
seletorMux<1>  |saidaMux<3>    |    6.097|
seletorMux<1>  |saidaMux<4>    |    7.954|
seletorMux<1>  |saidaMux<5>    |    6.851|
seletorMux<1>  |saidaMux<6>    |    7.382|
seletorMux<1>  |saidaMux<7>    |    7.021|
---------------+---------------+---------+


Analysis completed Thu Oct 11 15:07:20 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4487 MB



