{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1743621181570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1743621181572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  2 16:13:01 2025 " "Processing started: Wed Apr  2 16:13:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1743621181572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1743621181572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1743621181573 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1743621181931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registradores.sv 1 1 " "Found 1 design units, including 1 entities, in source file Registradores.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Registradores " "Found entity 1: Registradores" {  } { { "Registradores.sv" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/Registradores.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743621182023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743621182023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS.sv 11 11 " "Found 11 design units, including 11 entities, in source file MIPS.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743621182026 ""} { "Info" "ISGN_ENTITY_NAME" "2 MemoriaDeInstrucoes " "Found entity 2: MemoriaDeInstrucoes" {  } { { "MemoriaDeInstrucoes.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/MemoriaDeInstrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743621182026 ""} { "Info" "ISGN_ENTITY_NAME" "3 ControlLogicUnit " "Found entity 3: ControlLogicUnit" {  } { { "ControlLogicUnit.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/ControlLogicUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743621182026 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux2x1_5bit " "Found entity 4: Mux2x1_5bit" {  } { { "Mux2x1_5bit.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/Mux2x1_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743621182026 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mux2x1_32bit " "Found entity 5: Mux2x1_32bit" {  } { { "Mux2x1_32bit.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/Mux2x1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743621182026 ""} { "Info" "ISGN_ENTITY_NAME" "6 ALUControl " "Found entity 6: ALUControl" {  } { { "ALUControl.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743621182026 ""} { "Info" "ISGN_ENTITY_NAME" "7 DataMemory " "Found entity 7: DataMemory" {  } { { "DataMemory.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743621182026 ""} { "Info" "ISGN_ENTITY_NAME" "8 SignalExtend " "Found entity 8: SignalExtend" {  } { { "SignalExtend.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/SignalExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743621182026 ""} { "Info" "ISGN_ENTITY_NAME" "9 ShiftLeft2 " "Found entity 9: ShiftLeft2" {  } { { "ShiftLeft2.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/ShiftLeft2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743621182026 ""} { "Info" "ISGN_ENTITY_NAME" "10 ShiftLeft2_Jump " "Found entity 10: ShiftLeft2_Jump" {  } { { "ShiftLeft2_Jump.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/ShiftLeft2_Jump.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743621182026 ""} { "Info" "ISGN_ENTITY_NAME" "11 MIPS " "Found entity 11: MIPS" {  } { { "MIPS.sv" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/MIPS.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743621182026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743621182026 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BranchEquals MIPS.sv(123) " "Verilog HDL Implicit Net warning at MIPS.sv(123): created implicit net for \"BranchEquals\"" {  } { { "MIPS.sv" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/MIPS.sv" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743621182027 ""}
{ "Warning" "WSGN_SEARCH_FILE" "casca.sv 1 1 " "Using design file casca.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 casca " "Found entity 1: casca" {  } { { "casca.sv" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/casca.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743621182090 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1743621182090 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "casca " "Elaborating entity \"casca\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1743621182095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS MIPS:processador " "Elaborating entity \"MIPS\" for hierarchy \"MIPS:processador\"" {  } { { "casca.sv" "processador" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/casca.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743621182103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU MIPS:processador\|ALU:soma_pc " "Elaborating entity \"ALU\" for hierarchy \"MIPS:processador\|ALU:soma_pc\"" {  } { { "MIPS.sv" "soma_pc" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/MIPS.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743621182110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaDeInstrucoes MIPS:processador\|MemoriaDeInstrucoes:memoria " "Elaborating entity \"MemoriaDeInstrucoes\" for hierarchy \"MIPS:processador\|MemoriaDeInstrucoes:memoria\"" {  } { { "MIPS.sv" "memoria" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/MIPS.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743621182125 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 255 MemoriaDeInstrucoes.v(22) " "Verilog HDL warning at MemoriaDeInstrucoes.v(22): number of words (7) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "MemoriaDeInstrucoes.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/MemoriaDeInstrucoes.v" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1743621182127 "|casca|MIPS:processador|MemoriaDeInstrucoes:memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.data_a 0 MemoriaDeInstrucoes.v(7) " "Net \"memoria.data_a\" at MemoriaDeInstrucoes.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "MemoriaDeInstrucoes.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/MemoriaDeInstrucoes.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1743621182132 "|casca|MIPS:processador|MemoriaDeInstrucoes:memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.waddr_a 0 MemoriaDeInstrucoes.v(7) " "Net \"memoria.waddr_a\" at MemoriaDeInstrucoes.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "MemoriaDeInstrucoes.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/MemoriaDeInstrucoes.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1743621182133 "|casca|MIPS:processador|MemoriaDeInstrucoes:memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.we_a 0 MemoriaDeInstrucoes.v(7) " "Net \"memoria.we_a\" at MemoriaDeInstrucoes.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "MemoriaDeInstrucoes.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/MemoriaDeInstrucoes.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1743621182133 "|casca|MIPS:processador|MemoriaDeInstrucoes:memoria"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlLogicUnit MIPS:processador\|ControlLogicUnit:controleLogico " "Elaborating entity \"ControlLogicUnit\" for hierarchy \"MIPS:processador\|ControlLogicUnit:controleLogico\"" {  } { { "MIPS.sv" "controleLogico" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/MIPS.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743621182137 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst ControlLogicUnit.v(14) " "Verilog HDL Always Construct warning at ControlLogicUnit.v(14): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlLogicUnit.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/ControlLogicUnit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1743621182139 "|casca|MIPS:processador|ControlLogicUnit:controleLogico"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg ControlLogicUnit.v(14) " "Verilog HDL Always Construct warning at ControlLogicUnit.v(14): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlLogicUnit.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/ControlLogicUnit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1743621182140 "|casca|MIPS:processador|ControlLogicUnit:controleLogico"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead ControlLogicUnit.v(14) " "Verilog HDL Always Construct warning at ControlLogicUnit.v(14): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlLogicUnit.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/ControlLogicUnit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1743621182140 "|casca|MIPS:processador|ControlLogicUnit:controleLogico"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite ControlLogicUnit.v(14) " "Verilog HDL Always Construct warning at ControlLogicUnit.v(14): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlLogicUnit.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/ControlLogicUnit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1743621182140 "|casca|MIPS:processador|ControlLogicUnit:controleLogico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite ControlLogicUnit.v(14) " "Inferred latch for \"MemWrite\" at ControlLogicUnit.v(14)" {  } { { "ControlLogicUnit.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/ControlLogicUnit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1743621182141 "|casca|MIPS:processador|ControlLogicUnit:controleLogico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead ControlLogicUnit.v(14) " "Inferred latch for \"MemRead\" at ControlLogicUnit.v(14)" {  } { { "ControlLogicUnit.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/ControlLogicUnit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1743621182141 "|casca|MIPS:processador|ControlLogicUnit:controleLogico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg ControlLogicUnit.v(14) " "Inferred latch for \"MemtoReg\" at ControlLogicUnit.v(14)" {  } { { "ControlLogicUnit.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/ControlLogicUnit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1743621182141 "|casca|MIPS:processador|ControlLogicUnit:controleLogico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst ControlLogicUnit.v(14) " "Inferred latch for \"RegDst\" at ControlLogicUnit.v(14)" {  } { { "ControlLogicUnit.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/ControlLogicUnit.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1743621182141 "|casca|MIPS:processador|ControlLogicUnit:controleLogico"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1_5bit MIPS:processador\|Mux2x1_5bit:mux1 " "Elaborating entity \"Mux2x1_5bit\" for hierarchy \"MIPS:processador\|Mux2x1_5bit:mux1\"" {  } { { "MIPS.sv" "mux1" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/MIPS.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743621182145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registradores MIPS:processador\|Registradores:registradores " "Elaborating entity \"Registradores\" for hierarchy \"MIPS:processador\|Registradores:registradores\"" {  } { { "MIPS.sv" "registradores" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/MIPS.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743621182148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalExtend MIPS:processador\|SignalExtend:extensor " "Elaborating entity \"SignalExtend\" for hierarchy \"MIPS:processador\|SignalExtend:extensor\"" {  } { { "MIPS.sv" "extensor" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/MIPS.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743621182159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1_32bit MIPS:processador\|Mux2x1_32bit:mux2 " "Elaborating entity \"Mux2x1_32bit\" for hierarchy \"MIPS:processador\|Mux2x1_32bit:mux2\"" {  } { { "MIPS.sv" "mux2" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/MIPS.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743621182164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl MIPS:processador\|ALUControl:controleALU " "Elaborating entity \"ALUControl\" for hierarchy \"MIPS:processador\|ALUControl:controleALU\"" {  } { { "MIPS.sv" "controleALU" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/MIPS.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743621182169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory MIPS:processador\|DataMemory:memoriaDados " "Elaborating entity \"DataMemory\" for hierarchy \"MIPS:processador\|DataMemory:memoriaDados\"" {  } { { "MIPS.sv" "memoriaDados" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/MIPS.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743621182177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2 MIPS:processador\|ShiftLeft2:shift " "Elaborating entity \"ShiftLeft2\" for hierarchy \"MIPS:processador\|ShiftLeft2:shift\"" {  } { { "MIPS.sv" "shift" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/MIPS.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743621182193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2_Jump MIPS:processador\|ShiftLeft2_Jump:shift_jump " "Elaborating entity \"ShiftLeft2_Jump\" for hierarchy \"MIPS:processador\|ShiftLeft2_Jump:shift_jump\"" {  } { { "MIPS.sv" "shift_jump" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/MIPS.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743621182198 ""}
{ "Warning" "WSGN_SEARCH_FILE" "SEG7_LUT_8.v 1 1 " "Using design file SEG7_LUT_8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743621182206 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1743621182206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:s8 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:s8\"" {  } { { "casca.sv" "s8" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/casca.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743621182207 ""}
{ "Warning" "WSGN_SEARCH_FILE" "SEG7_LUT.v 1 1 " "Using design file SEG7_LUT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743621182211 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1743621182211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:s8\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:s8\|SEG7_LUT:u0\"" {  } { { "SEG7_LUT_8.v" "u0" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/SEG7_LUT_8.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743621182212 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MIPS:processador\|DataMemory:memoriaDados\|memory " "RAM logic \"MIPS:processador\|DataMemory:memoriaDados\|memory\" is uninferred due to asynchronous read logic" {  } { { "DataMemory.v" "memory" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/DataMemory.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1743621183213 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1743621183213 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/db/MIPS.ram0_MemoriaDeInstrucoes_21c96cf3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/aluno/Desktop/MIPS-Ciclo-Unico-main/db/MIPS.ram0_MemoriaDeInstrucoes_21c96cf3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1743621183222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIPS:processador\|ControlLogicUnit:controleLogico\|RegDst " "Latch MIPS:processador\|ControlLogicUnit:controleLogico\|RegDst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:processador\|PC\[9\] " "Ports D and ENA on the latch are fed by the same signal MIPS:processador\|PC\[9\]" {  } { { "MIPS.sv" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/MIPS.sv" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1743621184053 ""}  } { { "ControlLogicUnit.v" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/ControlLogicUnit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1743621184053 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "casca.sv" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/casca.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1743621184366 "|casca|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "casca.sv" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/casca.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1743621184366 "|casca|LEDR[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1743621184366 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1743621185049 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1743621185283 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743621185283 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "casca.sv" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/casca.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743621185394 "|casca|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "casca.sv" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/casca.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743621185394 "|casca|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "casca.sv" "" { Text "/home/aluno/Desktop/MIPS-Ciclo-Unico-main/casca.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743621185394 "|casca|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1743621185394 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "804 " "Implemented 804 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1743621185394 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1743621185394 ""} { "Info" "ICUT_CUT_TM_LCELLS" "720 " "Implemented 720 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1743621185394 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1743621185394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1743621185409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  2 16:13:05 2025 " "Processing ended: Wed Apr  2 16:13:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1743621185409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1743621185409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1743621185409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1743621185409 ""}
