library (skywater_txanlg_tt_25_1p000_0p900) {
    /* misc. attributes */
    technology (cmos);
    delay_model : table_lookup;
    library_features(report_delay_calculation, report_power_calculation);
    date : "Mon Feb 24 16:40:12 2020";
    comment : "Generated by bag3_liberty.";
    revision : "2020.0";
    in_place_swap_mode : "match_footprint";

    /* units */
    capacitive_load_unit(1, ff);
    voltage_unit : "1V";
    current_unit : "1mA";
    time_unit : "1ps";
    pulling_resistance_unit : "1kohm";
    leakage_power_unit : "1uW";

    /* delay thresholds */
    slew_derate_from_library : 1;
    input_threshold_pct_fall : 50;
    input_threshold_pct_rise : 50;
    output_threshold_pct_fall : 50;
    output_threshold_pct_rise : 50;
    slew_lower_threshold_pct_fall : 10;
    slew_lower_threshold_pct_rise : 10;
    slew_upper_threshold_pct_fall : 90;
    slew_upper_threshold_pct_rise : 90;

    /* default values */
    default_threshold_voltage_group : nom;
    default_fanout_load : 1;
    default_cell_leakage_power : 0;
    default_inout_pin_cap : 0;
    default_input_pin_cap : 0;
    default_output_pin_cap : 0;
    default_leakage_power_density : 0;
    default_max_transition : 5000;

    /* voltage types */
    voltage_map(VDDCORE, 1);
    input_voltage(VDDCORE) {
        vil : 0;
        vih : 1;
        vimin : 0;
        vimax : 1;
    }
    output_voltage(VDDCORE) {
        vol : 0;
        voh : 1;
        vomin : 0;
        vomax : 1;
    }

    voltage_map(VDDIO, 0.9);
    input_voltage(VDDIO) {
        vil : 0;
        vih : 0.9;
        vimin : 0;
        vimax : 0.9;
    }
    output_voltage(VDDIO) {
        vol : 0;
        voh : 0.9;
        vomin : 0;
        vomax : 0.9;
    }

    voltage_map(VSS, 0);

    /* operating conditions */
    operating_conditions ("tt_25_1p000_0p900") {
        process : 1.0;
        temperature : 25.0;
        voltage : 1;
        tree_type : "balanced_tree";
    }
    default_operating_conditions : tt_25_1p000_0p900;
    nom_process : 1.0;
    nom_temperature : 25.0;
    nom_voltage : 1;

    /* lookup tables */
    lu_table_template (CONSTRAINT) {
        variable_1 : constrained_pin_transition;
        variable_2 : related_pin_transition;
        index_1 ("20, 40, 160");
        index_2 ("20, 40, 160");
    }
    lu_table_template (DELAY) {
        variable_1 : input_net_transition;
        variable_2 : total_output_net_capacitance;
        index_1 ("20, 60, 120");
        index_2 ("1, 10, 40");
    }
    maxcap_lut_template (MAX_CAP) {
        variable_1 : frequency;
        index_1 ("5e-05, 0.0004, 0.0016");
    }
    lu_table_template (DRIVE_WVFM) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ("20, 40, 160");
        index_2 ("0, 0.5, 1");
    }

    /* normalized driver waveforms */
    normalized_driver_waveform(DRIVE_WVFM) {
        driver_waveform_name : "driver_waveform";
        index_1 ("20, 40, 160");
        index_2 ("0, 0.5, 1");
        values( \
            "0, 10, 20", \
            "0, 20, 40", \
            "0, 80, 160" \
        );
    }

    /* bus types */
    type (bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from : 1;
        bit_to : 0;
        downto : true;
    }

    /* custom attributes */
    define(cell_description, cell, string);

    /* cells */
    cell (skywater_txanlg) {
        /* attributes */
        cell_description : "AIB Transmitter.";

        /* supply pins */
        pg_pin (VDDCore) {
            pg_type : primary_power;
            voltage_name : VDDCORE;
            direction : inout;
            std_cell_main_rail : true;
        }
        pg_pin (VDDIO) {
            pg_type : primary_power;
            voltage_name : VDDIO;
            direction : inout;
        }
        pg_pin (VSS) {
            pg_type : primary_ground;
            voltage_name : VSS;
            direction : inout;
            std_cell_main_rail : true;
        }

        /* IO pins */
        pin (din) {
            direction : input;
            related_power_pin : VDDCore;
            related_ground_pin : VSS;
            input_voltage : VDDCORE;
            driver_waveform_rise : "driver_waveform";
            driver_waveform_fall : "driver_waveform";
            capacitance : 1.812;
            fall_capacitance : 1.765;
            fall_capacitance_range(1.412, 2.118);
            rise_capacitance : 1.86;
            rise_capacitance_range(1.488, 2.232);
            max_transition : 120;
        } /* end pin din */

        pin (itx_en_buf) {
            direction : input;
            related_power_pin : VDDCore;
            related_ground_pin : VSS;
            input_voltage : VDDCORE;
            driver_waveform_rise : "driver_waveform";
            driver_waveform_fall : "driver_waveform";
            capacitance : 0.911;
            fall_capacitance : 0.862;
            fall_capacitance_range(0.6896, 1.034);
            rise_capacitance : 0.96;
            rise_capacitance_range(0.768, 1.152);
            max_transition : 120;
        } /* end pin itx_en_buf */

        pin (weak_pulldownen) {
            direction : input;
            related_power_pin : VDDCore;
            related_ground_pin : VSS;
            input_voltage : VDDCORE;
            driver_waveform_rise : "driver_waveform";
            driver_waveform_fall : "driver_waveform";
            capacitance : 0.911;
            fall_capacitance : 0.862;
            fall_capacitance_range(0.6896, 1.034);
            rise_capacitance : 0.96;
            rise_capacitance_range(0.768, 1.152);
            max_transition : 120;
        } /* end pin weak_pulldownen */

        pin (weak_pullupenb) {
            direction : input;
            related_power_pin : VDDCore;
            related_ground_pin : VSS;
            input_voltage : VDDCORE;
            driver_waveform_rise : "driver_waveform";
            driver_waveform_fall : "driver_waveform";
            capacitance : 0.911;
            fall_capacitance : 0.862;
            fall_capacitance_range(0.6896, 1.034);
            rise_capacitance : 0.96;
            rise_capacitance_range(0.768, 1.152);
            max_transition : 120;
        } /* end pin weak_pullupenb */

        pin (por_vccl) {
            direction : input;
            related_power_pin : VDDIO;
            related_ground_pin : VSS;
            input_voltage : VDDIO;
            driver_waveform_rise : "driver_waveform";
            driver_waveform_fall : "driver_waveform";
            capacitance : 6.683;
            fall_capacitance : 7.547;
            fall_capacitance_range(6.038, 9.056);
            rise_capacitance : 5.82;
            rise_capacitance_range(4.656, 6.983);
            max_transition : 120;
        } /* end pin por_vccl */

        pin (porb_vccl) {
            direction : input;
            related_power_pin : VDDIO;
            related_ground_pin : VSS;
            input_voltage : VDDIO;
            driver_waveform_rise : "driver_waveform";
            driver_waveform_fall : "driver_waveform";
            capacitance : 51.15;
            fall_capacitance : 56.09;
            fall_capacitance_range(44.88, 67.31);
            rise_capacitance : 46.2;
            rise_capacitance_range(36.96, 55.44);
            max_transition : 120;
        } /* end pin porb_vccl */

        pin (txpadout) {
            direction : output;
            related_power_pin : VDDIO;
            related_ground_pin : VSS;
            output_voltage : VDDIO;
            function : "itx_en_buf * !por * din";
            power_down_function : "!VDDIO+VSS";
            max_fanout : 1000;
            max_capacitance : 2000;
            min_capacitance : 0.4555;

            max_cap(MAX_CAP) {
                index_1 ("5e-05, 0.0004, 0.0016");
                values("2000, 2000, 2000");
                }

            timing () {
                related_pin : "din";
                timing_type : combinational;
                sdf_cond : "itx_en_buf===1'b1";
                when : "itx_en_buf";
                timing_sense : positive_unate;

                cell_fall(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "3328, 3362, 3442", \
                        "3346, 3380, 3460", \
                        "3372, 3406, 3486" \
                    );
                } /* end data cell_fall */

                cell_rise(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "3487, 3527, 3631", \
                        "3506, 3546, 3650", \
                        "3534, 3575, 3679" \
                    );
                } /* end data cell_rise */

                fall_transition(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "194.5, 226.6, 314.2", \
                        "194.5, 226.6, 314.2", \
                        "194.5, 226.6, 314.2" \
                    );
                } /* end data fall_transition */

                rise_transition(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "174.9, 222.2, 372", \
                        "174.9, 222.2, 372", \
                        "174.9, 222.2, 372" \
                    );
                } /* end data rise_transition */
            } /* end timing combinational */
        } /* end pin txpadout */

        /* IO buses */
        bus (indrv_buf) {
            bus_type : bus_1_to_0;
            direction : input;

            /* IO pins */
            pin (indrv_buf[1]) {
                related_power_pin : VDDCore;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.911;
                fall_capacitance : 0.862;
                fall_capacitance_range(0.6896, 1.034);
                rise_capacitance : 0.96;
                rise_capacitance_range(0.768, 1.152);
                max_transition : 120;
            } /* end pin indrv_buf[1] */

            pin (indrv_buf[0]) {
                related_power_pin : VDDCore;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.911;
                fall_capacitance : 0.862;
                fall_capacitance_range(0.6896, 1.034);
                rise_capacitance : 0.96;
                rise_capacitance_range(0.768, 1.152);
                max_transition : 120;
            } /* end pin indrv_buf[0] */
        } /* end bus indrv_buf[1:0] */

        bus (ipdrv_buf) {
            bus_type : bus_1_to_0;
            direction : input;

            /* IO pins */
            pin (ipdrv_buf[1]) {
                related_power_pin : VDDCore;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.911;
                fall_capacitance : 0.862;
                fall_capacitance_range(0.6896, 1.034);
                rise_capacitance : 0.96;
                rise_capacitance_range(0.768, 1.152);
                max_transition : 120;
            } /* end pin ipdrv_buf[1] */

            pin (ipdrv_buf[0]) {
                related_power_pin : VDDCore;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.911;
                fall_capacitance : 0.862;
                fall_capacitance_range(0.6896, 1.034);
                rise_capacitance : 0.96;
                rise_capacitance_range(0.768, 1.152);
                max_transition : 120;
            } /* end pin ipdrv_buf[0] */
        } /* end bus ipdrv_buf[1:0] */
    } /* end cell skywater_txanlg */
} /* end library skywater_txanlg_tt_25_1p000_0p900 */
