$comment
	File created using the following command:
		vcd file SRELEMENT.msim.vcd -direction
$end
$date
	Tue Mar 05 13:28:24 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module srelement_vhd_vec_tst $end
$var wire 1 ! q $end
$var wire 1 " qnot $end
$var wire 1 # RESET $end
$var wire 1 $ SET $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_SET $end
$var wire 1 / ww_RESET $end
$var wire 1 0 ww_q $end
$var wire 1 1 ww_qnot $end
$var wire 1 2 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 3 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 4 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 5 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 6 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 7 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 8 \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 9 \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 : \q~output_o\ $end
$var wire 1 ; \qnot~output_o\ $end
$var wire 1 < \RESET~input_o\ $end
$var wire 1 = \SET~input_o\ $end
$var wire 1 > \process_0~0_combout\ $end
$var wire 1 ? \comb~0_combout\ $end
$var wire 1 @ \q$latch~combout\ $end
$var wire 1 A \qnot$latch~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
x"
0#
0$
0%
1&
x'
1(
1)
1*
1+
1,
1-
0.
0/
x0
x1
07
z8
z9
x:
x;
0<
0=
0>
1?
x@
xA
02
03
04
05
06
$end
#100000
1$
1.
1=
1>
1@
0A
0;
1:
01
10
0"
1!
#200000
0$
1#
0.
1/
1<
0=
0>
0?
0@
1A
1;
0:
11
00
1"
0!
#300000
1$
1.
1=
1?
#400000
0$
0#
0.
0/
0<
0=
#500000
1$
1.
1=
1>
1@
0A
0;
1:
01
10
0"
1!
#600000
0$
1#
0.
1/
1<
0=
0>
0?
0@
1A
1;
0:
11
00
1"
0!
#700000
1$
1.
1=
1?
#800000
0$
0#
0.
0/
0<
0=
#900000
1$
1.
1=
1>
1@
0A
0;
1:
01
10
0"
1!
#1000000
