/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [29:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [10:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire [8:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_47z;
  wire [10:0] celloutsig_0_49z;
  wire [15:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_62z;
  reg [15:0] celloutsig_0_63z;
  wire [6:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [19:0] celloutsig_1_19z;
  wire [20:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = ~(celloutsig_0_22z[3] & celloutsig_0_14z);
  assign celloutsig_1_0z = ~(in_data[172] & in_data[118]);
  assign celloutsig_0_18z = ~(celloutsig_0_7z[1] & celloutsig_0_7z[3]);
  assign celloutsig_0_25z = ~(celloutsig_0_22z[3] & celloutsig_0_10z[4]);
  assign celloutsig_0_51z = ~(celloutsig_0_4z[5] | celloutsig_0_10z[3]);
  assign celloutsig_0_8z = ~(celloutsig_0_1z[1] | celloutsig_0_2z[2]);
  assign celloutsig_1_18z = ~(celloutsig_1_3z | celloutsig_1_17z);
  assign celloutsig_0_15z = ~(celloutsig_0_6z[6] | celloutsig_0_10z[5]);
  assign celloutsig_1_6z = ~(celloutsig_1_0z ^ celloutsig_1_5z);
  assign celloutsig_0_34z = ~(celloutsig_0_22z[0] ^ celloutsig_0_19z);
  assign celloutsig_0_5z = { celloutsig_0_0z[14:8], celloutsig_0_2z } == celloutsig_0_4z[14:4];
  assign celloutsig_0_57z = celloutsig_0_0z[24:22] <= celloutsig_0_6z[5:3];
  assign celloutsig_0_14z = celloutsig_0_0z[8:4] <= celloutsig_0_3z[7:3];
  assign celloutsig_0_17z = celloutsig_0_0z[20:18] <= { celloutsig_0_3z[2:1], celloutsig_0_14z };
  assign celloutsig_0_21z = { celloutsig_0_20z, celloutsig_0_5z } <= in_data[43:30];
  assign celloutsig_0_19z = ! { celloutsig_0_0z[7:5], celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_0_47z = celloutsig_0_4z[11:8] % { 1'h1, celloutsig_0_4z[7:6], celloutsig_0_15z };
  assign celloutsig_0_49z = { celloutsig_0_33z[10:1], celloutsig_0_37z } % { 1'h1, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_34z, celloutsig_0_47z };
  assign celloutsig_0_6z = { celloutsig_0_4z[12:8], celloutsig_0_5z, celloutsig_0_5z } % { 1'h1, celloutsig_0_0z[13], celloutsig_0_1z };
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z } % { 1'h1, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_9z = { in_data[31:28], celloutsig_0_2z, celloutsig_0_8z } % { 1'h1, celloutsig_0_2z[2:0], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_10z = celloutsig_0_4z[9:2] % { 1'h1, celloutsig_0_3z[7:1] };
  assign celloutsig_0_11z = celloutsig_0_10z[1] ? celloutsig_0_4z[15:12] : celloutsig_0_3z[8:5];
  assign celloutsig_0_3z = celloutsig_0_0z[25] ? celloutsig_0_0z[10:2] : celloutsig_0_0z[14:6];
  assign celloutsig_0_0z = - in_data[89:60];
  assign celloutsig_0_7z = - in_data[12:9];
  assign celloutsig_1_19z = - celloutsig_1_2z[20:1];
  assign celloutsig_0_1z = - in_data[31:27];
  assign celloutsig_0_2z = - celloutsig_0_0z[19:16];
  assign celloutsig_0_20z = - { celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_22z = - celloutsig_0_10z[3:0];
  assign celloutsig_0_33z = - { celloutsig_0_10z[6:1], celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_31z, celloutsig_0_31z };
  assign celloutsig_1_3z = | in_data[133:130];
  assign celloutsig_1_5z = | celloutsig_1_2z[20:8];
  assign celloutsig_0_31z = | celloutsig_0_10z[5:2];
  assign celloutsig_1_17z = ^ celloutsig_1_7z;
  assign celloutsig_0_4z = celloutsig_0_0z[22:7] - celloutsig_0_0z[27:12];
  assign celloutsig_0_62z = { celloutsig_0_22z[3:1], celloutsig_0_57z, celloutsig_0_18z } - { celloutsig_0_51z, celloutsig_0_2z };
  assign celloutsig_1_2z = in_data[134:114] - in_data[128:108];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_63z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_63z = { celloutsig_0_49z[9:4], celloutsig_0_25z, celloutsig_0_3z };
  assign { out_data[128], out_data[115:96], out_data[36:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
