
GLOBAL_CARRILES_V3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003568  08000198  08000198  00008198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08003700  08003700  0000b700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003710  08003710  0000b710  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003714  08003714  0000b714  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000088  20000000  08003718  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000d0  20000088  080037a0  00010088  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000158  080037a0  00010158  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00010088  2**0
                  CONTENTS, READONLY
  9 .debug_info   00006680  00000000  00000000  000100b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000014be  00000000  00000000  00016738  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000620  00000000  00000000  00017bf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000558  00000000  00000000  00018218  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00002db9  00000000  00000000  00018770  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00001f66  00000000  00000000  0001b529  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      00000082  00000000  00000000  0001d48f  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000012ac  00000000  00000000  0001d514  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000088 	.word	0x20000088
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080036e8 	.word	0x080036e8

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4903      	ldr	r1, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080036e8 	.word	0x080036e8
 80001d4:	2000008c 	.word	0x2000008c

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f092 0f00 	teq	r2, #0
 80004c2:	bf14      	ite	ne
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e720      	b.n	800031c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aedc 	beq.w	80002ca <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6c1      	b.n	80002ca <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__aeabi_d2uiz>:
 800096c:	004a      	lsls	r2, r1, #1
 800096e:	d211      	bcs.n	8000994 <__aeabi_d2uiz+0x28>
 8000970:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000974:	d211      	bcs.n	800099a <__aeabi_d2uiz+0x2e>
 8000976:	d50d      	bpl.n	8000994 <__aeabi_d2uiz+0x28>
 8000978:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800097c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000980:	d40e      	bmi.n	80009a0 <__aeabi_d2uiz+0x34>
 8000982:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000986:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800098a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800098e:	fa23 f002 	lsr.w	r0, r3, r2
 8000992:	4770      	bx	lr
 8000994:	f04f 0000 	mov.w	r0, #0
 8000998:	4770      	bx	lr
 800099a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800099e:	d102      	bne.n	80009a6 <__aeabi_d2uiz+0x3a>
 80009a0:	f04f 30ff 	mov.w	r0, #4294967295
 80009a4:	4770      	bx	lr
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	4770      	bx	lr

080009ac <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  HAL_IncTick();
 80009b0:	f002 fd82 	bl	80034b8 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80009b4:	f002 fd36 	bl	8003424 <HAL_SYSTICK_IRQHandler>
}
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop

080009bc <EXTI0_IRQHandler>:

/**
* @brief This function handles EXTI line0 interrupt.
*/
void EXTI0_IRQHandler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
	  if(__HAL_GPIO_EXTI_GET_IT(MAAux_Pin) != RESET)
 80009c0:	4b07      	ldr	r3, [pc, #28]	; (80009e0 <EXTI0_IRQHandler+0x24>)
 80009c2:	695b      	ldr	r3, [r3, #20]
 80009c4:	f003 0301 	and.w	r3, r3, #1
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d005      	beq.n	80009d8 <EXTI0_IRQHandler+0x1c>
	  {
		  __HAL_GPIO_EXTI_CLEAR_IT(MAAux_Pin);
 80009cc:	4b04      	ldr	r3, [pc, #16]	; (80009e0 <EXTI0_IRQHandler+0x24>)
 80009ce:	2201      	movs	r2, #1
 80009d0:	615a      	str	r2, [r3, #20]
		  MAAux_Flag = 1;
 80009d2:	4b04      	ldr	r3, [pc, #16]	; (80009e4 <EXTI0_IRQHandler+0x28>)
 80009d4:	2201      	movs	r2, #1
 80009d6:	801a      	strh	r2, [r3, #0]
	  }
}
 80009d8:	46bd      	mov	sp, r7
 80009da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009de:	4770      	bx	lr
 80009e0:	40013c00 	.word	0x40013c00
 80009e4:	200000aa 	.word	0x200000aa

080009e8 <EXTI1_IRQHandler>:

/**
* @brief This function handles EXTI line1 interrupt.
*/
void EXTI1_IRQHandler(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
	  if(__HAL_GPIO_EXTI_GET_IT(MA0_Pin) != RESET)
 80009ec:	4b07      	ldr	r3, [pc, #28]	; (8000a0c <EXTI1_IRQHandler+0x24>)
 80009ee:	695b      	ldr	r3, [r3, #20]
 80009f0:	f003 0302 	and.w	r3, r3, #2
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d005      	beq.n	8000a04 <EXTI1_IRQHandler+0x1c>
	  {
		  __HAL_GPIO_EXTI_CLEAR_IT(MA0_Pin);
 80009f8:	4b04      	ldr	r3, [pc, #16]	; (8000a0c <EXTI1_IRQHandler+0x24>)
 80009fa:	2202      	movs	r2, #2
 80009fc:	615a      	str	r2, [r3, #20]
		  MA0_Flag = 1;
 80009fe:	4b04      	ldr	r3, [pc, #16]	; (8000a10 <EXTI1_IRQHandler+0x28>)
 8000a00:	2201      	movs	r2, #1
 8000a02:	801a      	strh	r2, [r3, #0]
	  }
}
 8000a04:	46bd      	mov	sp, r7
 8000a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0a:	4770      	bx	lr
 8000a0c:	40013c00 	.word	0x40013c00
 8000a10:	200000a4 	.word	0x200000a4

08000a14 <EXTI2_IRQHandler>:

/**
* @brief This function handles EXTI line2 interrupt.
*/
void EXTI2_IRQHandler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
	  if(__HAL_GPIO_EXTI_GET_IT(MA1_Pin) != RESET)
 8000a18:	4b07      	ldr	r3, [pc, #28]	; (8000a38 <EXTI2_IRQHandler+0x24>)
 8000a1a:	695b      	ldr	r3, [r3, #20]
 8000a1c:	f003 0304 	and.w	r3, r3, #4
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d005      	beq.n	8000a30 <EXTI2_IRQHandler+0x1c>
	  {
		  __HAL_GPIO_EXTI_CLEAR_IT(MA1_Pin);
 8000a24:	4b04      	ldr	r3, [pc, #16]	; (8000a38 <EXTI2_IRQHandler+0x24>)
 8000a26:	2204      	movs	r2, #4
 8000a28:	615a      	str	r2, [r3, #20]
		  MA1_Flag = 1;
 8000a2a:	4b04      	ldr	r3, [pc, #16]	; (8000a3c <EXTI2_IRQHandler+0x28>)
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	801a      	strh	r2, [r3, #0]
	  }
}
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr
 8000a38:	40013c00 	.word	0x40013c00
 8000a3c:	200000a6 	.word	0x200000a6

08000a40 <EXTI3_IRQHandler>:

/**
* @brief This function handles EXTI line3 interrupt.
*/
void EXTI3_IRQHandler(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
	  if(__HAL_GPIO_EXTI_GET_IT(MA2_Pin) != RESET)
 8000a44:	4b07      	ldr	r3, [pc, #28]	; (8000a64 <EXTI3_IRQHandler+0x24>)
 8000a46:	695b      	ldr	r3, [r3, #20]
 8000a48:	f003 0308 	and.w	r3, r3, #8
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d005      	beq.n	8000a5c <EXTI3_IRQHandler+0x1c>
	  {
		  __HAL_GPIO_EXTI_CLEAR_IT(MA2_Pin);
 8000a50:	4b04      	ldr	r3, [pc, #16]	; (8000a64 <EXTI3_IRQHandler+0x24>)
 8000a52:	2208      	movs	r2, #8
 8000a54:	615a      	str	r2, [r3, #20]
		  MA2_Flag = 1;
 8000a56:	4b04      	ldr	r3, [pc, #16]	; (8000a68 <EXTI3_IRQHandler+0x28>)
 8000a58:	2201      	movs	r2, #1
 8000a5a:	801a      	strh	r2, [r3, #0]
	  }
}
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr
 8000a64:	40013c00 	.word	0x40013c00
 8000a68:	200000a8 	.word	0x200000a8

08000a6c <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart1);
 8000a70:	4801      	ldr	r0, [pc, #4]	; (8000a78 <USART1_IRQHandler+0xc>)
 8000a72:	f001 f9a1 	bl	8001db8 <HAL_UART_IRQHandler>
}
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	200000d4 	.word	0x200000d4

08000a7c <USART6_IRQHandler>:

/**
* @brief This function handles USART6 global interrupt.
*/
void USART6_IRQHandler(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart6);
 8000a80:	4805      	ldr	r0, [pc, #20]	; (8000a98 <USART6_IRQHandler+0x1c>)
 8000a82:	f001 f999 	bl	8001db8 <HAL_UART_IRQHandler>
  RxDataRF_Cnt++;
 8000a86:	4b05      	ldr	r3, [pc, #20]	; (8000a9c <USART6_IRQHandler+0x20>)
 8000a88:	881b      	ldrh	r3, [r3, #0]
 8000a8a:	b29b      	uxth	r3, r3
 8000a8c:	3301      	adds	r3, #1
 8000a8e:	b29a      	uxth	r2, r3
 8000a90:	4b02      	ldr	r3, [pc, #8]	; (8000a9c <USART6_IRQHandler+0x20>)
 8000a92:	801a      	strh	r2, [r3, #0]
}
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	20000114 	.word	0x20000114
 8000a9c:	200000ba 	.word	0x200000ba

08000aa0 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000aa4:	2007      	movs	r0, #7
 8000aa6:	f002 fc61 	bl	800336c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000aaa:	f06f 000b 	mvn.w	r0, #11
 8000aae:	2100      	movs	r1, #0
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	f002 fc65 	bl	8003380 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8000ab6:	f06f 000a 	mvn.w	r0, #10
 8000aba:	2100      	movs	r1, #0
 8000abc:	2200      	movs	r2, #0
 8000abe:	f002 fc5f 	bl	8003380 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8000ac2:	f06f 0009 	mvn.w	r0, #9
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	2200      	movs	r2, #0
 8000aca:	f002 fc59 	bl	8003380 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8000ace:	f06f 0004 	mvn.w	r0, #4
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	f002 fc53 	bl	8003380 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8000ada:	f06f 0003 	mvn.w	r0, #3
 8000ade:	2100      	movs	r1, #0
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	f002 fc4d 	bl	8003380 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8000ae6:	f06f 0001 	mvn.w	r0, #1
 8000aea:	2100      	movs	r1, #0
 8000aec:	2200      	movs	r2, #0
 8000aee:	f002 fc47 	bl	8003380 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000af2:	f04f 30ff 	mov.w	r0, #4294967295
 8000af6:	2100      	movs	r1, #0
 8000af8:	2200      	movs	r2, #0
 8000afa:	f002 fc41 	bl	8003380 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000afe:	bd80      	pop	{r7, pc}

08000b00 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b08a      	sub	sp, #40	; 0x28
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681a      	ldr	r2, [r3, #0]
 8000b0c:	4b2b      	ldr	r3, [pc, #172]	; (8000bbc <HAL_UART_MspInit+0xbc>)
 8000b0e:	429a      	cmp	r2, r3
 8000b10:	d126      	bne.n	8000b60 <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b12:	2300      	movs	r3, #0
 8000b14:	613b      	str	r3, [r7, #16]
 8000b16:	4b2a      	ldr	r3, [pc, #168]	; (8000bc0 <HAL_UART_MspInit+0xc0>)
 8000b18:	4a29      	ldr	r2, [pc, #164]	; (8000bc0 <HAL_UART_MspInit+0xc0>)
 8000b1a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000b1c:	f042 0210 	orr.w	r2, r2, #16
 8000b20:	645a      	str	r2, [r3, #68]	; 0x44
 8000b22:	4b27      	ldr	r3, [pc, #156]	; (8000bc0 <HAL_UART_MspInit+0xc0>)
 8000b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b26:	f003 0310 	and.w	r3, r3, #16
 8000b2a:	613b      	str	r3, [r7, #16]
 8000b2c:	693b      	ldr	r3, [r7, #16]
  
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b2e:	23c0      	movs	r3, #192	; 0xc0
 8000b30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b32:	2302      	movs	r3, #2
 8000b34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b36:	2301      	movs	r3, #1
 8000b38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b3a:	2303      	movs	r3, #3
 8000b3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b3e:	2307      	movs	r3, #7
 8000b40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b42:	f107 0314 	add.w	r3, r7, #20
 8000b46:	481f      	ldr	r0, [pc, #124]	; (8000bc4 <HAL_UART_MspInit+0xc4>)
 8000b48:	4619      	mov	r1, r3
 8000b4a:	f002 f979 	bl	8002e40 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000b4e:	2025      	movs	r0, #37	; 0x25
 8000b50:	2100      	movs	r1, #0
 8000b52:	2200      	movs	r2, #0
 8000b54:	f002 fc14 	bl	8003380 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000b58:	2025      	movs	r0, #37	; 0x25
 8000b5a:	f002 fc2d 	bl	80033b8 <HAL_NVIC_EnableIRQ>
 8000b5e:	e02a      	b.n	8000bb6 <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART6)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681a      	ldr	r2, [r3, #0]
 8000b64:	4b18      	ldr	r3, [pc, #96]	; (8000bc8 <HAL_UART_MspInit+0xc8>)
 8000b66:	429a      	cmp	r2, r3
 8000b68:	d125      	bne.n	8000bb6 <HAL_UART_MspInit+0xb6>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	60fb      	str	r3, [r7, #12]
 8000b6e:	4b14      	ldr	r3, [pc, #80]	; (8000bc0 <HAL_UART_MspInit+0xc0>)
 8000b70:	4a13      	ldr	r2, [pc, #76]	; (8000bc0 <HAL_UART_MspInit+0xc0>)
 8000b72:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000b74:	f042 0220 	orr.w	r2, r2, #32
 8000b78:	645a      	str	r2, [r3, #68]	; 0x44
 8000b7a:	4b11      	ldr	r3, [pc, #68]	; (8000bc0 <HAL_UART_MspInit+0xc0>)
 8000b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b7e:	f003 0320 	and.w	r3, r3, #32
 8000b82:	60fb      	str	r3, [r7, #12]
 8000b84:	68fb      	ldr	r3, [r7, #12]
  
    /**USART6 GPIO Configuration    
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b86:	23c0      	movs	r3, #192	; 0xc0
 8000b88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b8a:	2302      	movs	r3, #2
 8000b8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b8e:	2301      	movs	r3, #1
 8000b90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b92:	2303      	movs	r3, #3
 8000b94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000b96:	2308      	movs	r3, #8
 8000b98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b9a:	f107 0314 	add.w	r3, r7, #20
 8000b9e:	480b      	ldr	r0, [pc, #44]	; (8000bcc <HAL_UART_MspInit+0xcc>)
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	f002 f94d 	bl	8002e40 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8000ba6:	2047      	movs	r0, #71	; 0x47
 8000ba8:	2100      	movs	r1, #0
 8000baa:	2200      	movs	r2, #0
 8000bac:	f002 fbe8 	bl	8003380 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8000bb0:	2047      	movs	r0, #71	; 0x47
 8000bb2:	f002 fc01 	bl	80033b8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8000bb6:	3728      	adds	r7, #40	; 0x28
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	40011000 	.word	0x40011000
 8000bc0:	40023800 	.word	0x40023800
 8000bc4:	40020400 	.word	0x40020400
 8000bc8:	40011400 	.word	0x40011400
 8000bcc:	40020800 	.word	0x40020800

08000bd0 <moveMotorDegrees>:
   * 		uno de los cuatro motores.
   * @param	degrees: grados que se desea mover el motor.
   * @retval none
   */
void moveMotorDegrees (uint8_t player, uint16_t degrees)
{
 8000bd0:	b5b0      	push	{r4, r5, r7, lr}
 8000bd2:	b08c      	sub	sp, #48	; 0x30
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	4602      	mov	r2, r0
 8000bd8:	460b      	mov	r3, r1
 8000bda:	71fa      	strb	r2, [r7, #7]
 8000bdc:	80bb      	strh	r3, [r7, #4]
	double steps = 0;
 8000bde:	f04f 0200 	mov.w	r2, #0
 8000be2:	f04f 0300 	mov.w	r3, #0
 8000be6:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint16_t cycles = 0;
 8000bea:	2300      	movs	r3, #0
 8000bec:	83fb      	strh	r3, [r7, #30]
	uint16_t i = 0;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint8_t stop = 0;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	double oneLapSteps = 200;
 8000bf8:	f04f 0200 	mov.w	r2, #0
 8000bfc:	4b99      	ldr	r3, [pc, #612]	; (8000e64 <moveMotorDegrees+0x294>)
 8000bfe:	e9c7 2304 	strd	r2, r3, [r7, #16]
	double oneLapDegrees = 360;
 8000c02:	f04f 0200 	mov.w	r2, #0
 8000c06:	4b98      	ldr	r3, [pc, #608]	; (8000e68 <moveMotorDegrees+0x298>)
 8000c08:	e9c7 2302 	strd	r2, r3, [r7, #8]


	steps = degrees * (oneLapSteps/oneLapDegrees);
 8000c0c:	88bb      	ldrh	r3, [r7, #4]
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f7ff fc34 	bl	800047c <__aeabi_i2d>
 8000c14:	4604      	mov	r4, r0
 8000c16:	460d      	mov	r5, r1
 8000c18:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000c1c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000c20:	f7ff fdbc 	bl	800079c <__aeabi_ddiv>
 8000c24:	4602      	mov	r2, r0
 8000c26:	460b      	mov	r3, r1
 8000c28:	4620      	mov	r0, r4
 8000c2a:	4629      	mov	r1, r5
 8000c2c:	f7ff fc8c 	bl	8000548 <__aeabi_dmul>
 8000c30:	4602      	mov	r2, r0
 8000c32:	460b      	mov	r3, r1
 8000c34:	e9c7 2308 	strd	r2, r3, [r7, #32]
	cycles = round(2 * steps);
 8000c38:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000c3c:	4610      	mov	r0, r2
 8000c3e:	4619      	mov	r1, r3
 8000c40:	f7ff fad0 	bl	80001e4 <__adddf3>
 8000c44:	4602      	mov	r2, r0
 8000c46:	460b      	mov	r3, r1
 8000c48:	ec43 2b17 	vmov	d7, r2, r3
 8000c4c:	eeb0 0a47 	vmov.f32	s0, s14
 8000c50:	eef0 0a67 	vmov.f32	s1, s15
 8000c54:	f002 fcfc 	bl	8003650 <round>
 8000c58:	ec53 2b10 	vmov	r2, r3, d0
 8000c5c:	4610      	mov	r0, r2
 8000c5e:	4619      	mov	r1, r3
 8000c60:	f7ff fe84 	bl	800096c <__aeabi_d2uiz>
 8000c64:	4603      	mov	r3, r0
 8000c66:	83fb      	strh	r3, [r7, #30]

	switch (player)
 8000c68:	79fb      	ldrb	r3, [r7, #7]
 8000c6a:	3b01      	subs	r3, #1
 8000c6c:	2b03      	cmp	r3, #3
 8000c6e:	d826      	bhi.n	8000cbe <moveMotorDegrees+0xee>
 8000c70:	a201      	add	r2, pc, #4	; (adr r2, 8000c78 <moveMotorDegrees+0xa8>)
 8000c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c76:	bf00      	nop
 8000c78:	08000c89 	.word	0x08000c89
 8000c7c:	08000c97 	.word	0x08000c97
 8000c80:	08000ca5 	.word	0x08000ca5
 8000c84:	08000cb3 	.word	0x08000cb3
	{
	case 1:
		HAL_GPIO_WritePin(RESET_M1_GPIO_Port, RESET_M1_Pin, GPIO_PIN_SET);
 8000c88:	4878      	ldr	r0, [pc, #480]	; (8000e6c <moveMotorDegrees+0x29c>)
 8000c8a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c8e:	2201      	movs	r2, #1
 8000c90:	f002 fa58 	bl	8003144 <HAL_GPIO_WritePin>
		break;
 8000c94:	e013      	b.n	8000cbe <moveMotorDegrees+0xee>
	case 2:
		HAL_GPIO_WritePin(RESET_M2_GPIO_Port, RESET_M2_Pin, GPIO_PIN_SET);
 8000c96:	4876      	ldr	r0, [pc, #472]	; (8000e70 <moveMotorDegrees+0x2a0>)
 8000c98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	f002 fa51 	bl	8003144 <HAL_GPIO_WritePin>
		break;
 8000ca2:	e00c      	b.n	8000cbe <moveMotorDegrees+0xee>
	case 3:
		HAL_GPIO_WritePin(RESET_M3_GPIO_Port, RESET_M3_Pin, GPIO_PIN_SET);
 8000ca4:	4871      	ldr	r0, [pc, #452]	; (8000e6c <moveMotorDegrees+0x29c>)
 8000ca6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000caa:	2201      	movs	r2, #1
 8000cac:	f002 fa4a 	bl	8003144 <HAL_GPIO_WritePin>
		break;
 8000cb0:	e005      	b.n	8000cbe <moveMotorDegrees+0xee>
	case 4:
		HAL_GPIO_WritePin(RESET_M4_GPIO_Port, RESET_M4_Pin, GPIO_PIN_SET);
 8000cb2:	486e      	ldr	r0, [pc, #440]	; (8000e6c <moveMotorDegrees+0x29c>)
 8000cb4:	2110      	movs	r1, #16
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	f002 fa44 	bl	8003144 <HAL_GPIO_WritePin>
		break;
 8000cbc:	bf00      	nop
	}


	for (i = 0; i < cycles; i++)
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8000cc2:	e0e3      	b.n	8000e8c <moveMotorDegrees+0x2bc>
		  {
			  HAL_Delay(5);
 8000cc4:	2005      	movs	r0, #5
 8000cc6:	f002 fc11 	bl	80034ec <HAL_Delay>
			  switch (player)
 8000cca:	79fb      	ldrb	r3, [r7, #7]
 8000ccc:	3b01      	subs	r3, #1
 8000cce:	2b03      	cmp	r3, #3
 8000cd0:	f200 80d9 	bhi.w	8000e86 <moveMotorDegrees+0x2b6>
 8000cd4:	a201      	add	r2, pc, #4	; (adr r2, 8000cdc <moveMotorDegrees+0x10c>)
 8000cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cda:	bf00      	nop
 8000cdc:	08000ced 	.word	0x08000ced
 8000ce0:	08000d51 	.word	0x08000d51
 8000ce4:	08000db1 	.word	0x08000db1
 8000ce8:	08000e15 	.word	0x08000e15
			  	{
			  	case 1:
					if (stop == 0)
 8000cec:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d104      	bne.n	8000cfe <moveMotorDegrees+0x12e>
					{
				  		HAL_GPIO_TogglePin(STEP_M1_GPIO_Port, STEP_M1_Pin);
 8000cf4:	485e      	ldr	r0, [pc, #376]	; (8000e70 <moveMotorDegrees+0x2a0>)
 8000cf6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cfa:	f002 fa3b 	bl	8003174 <HAL_GPIO_TogglePin>
					}
				  	if ((MA2_Flag == 1 && MA1_Flag == 1 && MA0_Flag == 1) || (MA2_Flag == 1 && MA1_Flag == 1 && MA0_Flag == 0))
 8000cfe:	4b5d      	ldr	r3, [pc, #372]	; (8000e74 <moveMotorDegrees+0x2a4>)
 8000d00:	881b      	ldrh	r3, [r3, #0]
 8000d02:	b29b      	uxth	r3, r3
 8000d04:	2b01      	cmp	r3, #1
 8000d06:	d109      	bne.n	8000d1c <moveMotorDegrees+0x14c>
 8000d08:	4b5b      	ldr	r3, [pc, #364]	; (8000e78 <moveMotorDegrees+0x2a8>)
 8000d0a:	881b      	ldrh	r3, [r3, #0]
 8000d0c:	b29b      	uxth	r3, r3
 8000d0e:	2b01      	cmp	r3, #1
 8000d10:	d104      	bne.n	8000d1c <moveMotorDegrees+0x14c>
 8000d12:	4b5a      	ldr	r3, [pc, #360]	; (8000e7c <moveMotorDegrees+0x2ac>)
 8000d14:	881b      	ldrh	r3, [r3, #0]
 8000d16:	b29b      	uxth	r3, r3
 8000d18:	2b01      	cmp	r3, #1
 8000d1a:	d00e      	beq.n	8000d3a <moveMotorDegrees+0x16a>
 8000d1c:	4b55      	ldr	r3, [pc, #340]	; (8000e74 <moveMotorDegrees+0x2a4>)
 8000d1e:	881b      	ldrh	r3, [r3, #0]
 8000d20:	b29b      	uxth	r3, r3
 8000d22:	2b01      	cmp	r3, #1
 8000d24:	d113      	bne.n	8000d4e <moveMotorDegrees+0x17e>
 8000d26:	4b54      	ldr	r3, [pc, #336]	; (8000e78 <moveMotorDegrees+0x2a8>)
 8000d28:	881b      	ldrh	r3, [r3, #0]
 8000d2a:	b29b      	uxth	r3, r3
 8000d2c:	2b01      	cmp	r3, #1
 8000d2e:	d10e      	bne.n	8000d4e <moveMotorDegrees+0x17e>
 8000d30:	4b52      	ldr	r3, [pc, #328]	; (8000e7c <moveMotorDegrees+0x2ac>)
 8000d32:	881b      	ldrh	r3, [r3, #0]
 8000d34:	b29b      	uxth	r3, r3
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d109      	bne.n	8000d4e <moveMotorDegrees+0x17e>
				  	{
				  		stop = 1;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
				  		HAL_GPIO_WritePin(STEP_M1_GPIO_Port, STEP_M1_Pin, GPIO_PIN_RESET);
 8000d40:	484b      	ldr	r0, [pc, #300]	; (8000e70 <moveMotorDegrees+0x2a0>)
 8000d42:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d46:	2200      	movs	r2, #0
 8000d48:	f002 f9fc 	bl	8003144 <HAL_GPIO_WritePin>
				  	}
			  		break;
 8000d4c:	e09b      	b.n	8000e86 <moveMotorDegrees+0x2b6>
 8000d4e:	e09a      	b.n	8000e86 <moveMotorDegrees+0x2b6>
			  	case 2:
					if (stop == 0)
 8000d50:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d103      	bne.n	8000d60 <moveMotorDegrees+0x190>
					{
						HAL_GPIO_TogglePin(STEP_M2_GPIO_Port, STEP_M2_Pin);
 8000d58:	4845      	ldr	r0, [pc, #276]	; (8000e70 <moveMotorDegrees+0x2a0>)
 8000d5a:	2180      	movs	r1, #128	; 0x80
 8000d5c:	f002 fa0a 	bl	8003174 <HAL_GPIO_TogglePin>
					}
					if ((MA2_Flag == 1 && MA1_Flag == 0 && MA0_Flag == 0) || (MA2_Flag == 1 && MA1_Flag == 0 && MA0_Flag == 1))
 8000d60:	4b44      	ldr	r3, [pc, #272]	; (8000e74 <moveMotorDegrees+0x2a4>)
 8000d62:	881b      	ldrh	r3, [r3, #0]
 8000d64:	b29b      	uxth	r3, r3
 8000d66:	2b01      	cmp	r3, #1
 8000d68:	d109      	bne.n	8000d7e <moveMotorDegrees+0x1ae>
 8000d6a:	4b43      	ldr	r3, [pc, #268]	; (8000e78 <moveMotorDegrees+0x2a8>)
 8000d6c:	881b      	ldrh	r3, [r3, #0]
 8000d6e:	b29b      	uxth	r3, r3
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d104      	bne.n	8000d7e <moveMotorDegrees+0x1ae>
 8000d74:	4b41      	ldr	r3, [pc, #260]	; (8000e7c <moveMotorDegrees+0x2ac>)
 8000d76:	881b      	ldrh	r3, [r3, #0]
 8000d78:	b29b      	uxth	r3, r3
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d00e      	beq.n	8000d9c <moveMotorDegrees+0x1cc>
 8000d7e:	4b3d      	ldr	r3, [pc, #244]	; (8000e74 <moveMotorDegrees+0x2a4>)
 8000d80:	881b      	ldrh	r3, [r3, #0]
 8000d82:	b29b      	uxth	r3, r3
 8000d84:	2b01      	cmp	r3, #1
 8000d86:	d112      	bne.n	8000dae <moveMotorDegrees+0x1de>
 8000d88:	4b3b      	ldr	r3, [pc, #236]	; (8000e78 <moveMotorDegrees+0x2a8>)
 8000d8a:	881b      	ldrh	r3, [r3, #0]
 8000d8c:	b29b      	uxth	r3, r3
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d10d      	bne.n	8000dae <moveMotorDegrees+0x1de>
 8000d92:	4b3a      	ldr	r3, [pc, #232]	; (8000e7c <moveMotorDegrees+0x2ac>)
 8000d94:	881b      	ldrh	r3, [r3, #0]
 8000d96:	b29b      	uxth	r3, r3
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	d108      	bne.n	8000dae <moveMotorDegrees+0x1de>
					{
						stop = 1;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
						HAL_GPIO_WritePin(STEP_M2_GPIO_Port, STEP_M2_Pin, GPIO_PIN_RESET);
 8000da2:	4833      	ldr	r0, [pc, #204]	; (8000e70 <moveMotorDegrees+0x2a0>)
 8000da4:	2180      	movs	r1, #128	; 0x80
 8000da6:	2200      	movs	r2, #0
 8000da8:	f002 f9cc 	bl	8003144 <HAL_GPIO_WritePin>
					}
					break;
 8000dac:	e06b      	b.n	8000e86 <moveMotorDegrees+0x2b6>
 8000dae:	e06a      	b.n	8000e86 <moveMotorDegrees+0x2b6>
			  	case 3:
					if (stop == 0)
 8000db0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d104      	bne.n	8000dc2 <moveMotorDegrees+0x1f2>
					{
						HAL_GPIO_TogglePin(STEP_M3_GPIO_Port, STEP_M3_Pin);
 8000db8:	482c      	ldr	r0, [pc, #176]	; (8000e6c <moveMotorDegrees+0x29c>)
 8000dba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000dbe:	f002 f9d9 	bl	8003174 <HAL_GPIO_TogglePin>
					}
					if ((MA2_Flag == 0 && MA1_Flag == 1 && MA0_Flag == 0) || (MA2_Flag == 0 && MA1_Flag == 1 && MA0_Flag == 1))
 8000dc2:	4b2c      	ldr	r3, [pc, #176]	; (8000e74 <moveMotorDegrees+0x2a4>)
 8000dc4:	881b      	ldrh	r3, [r3, #0]
 8000dc6:	b29b      	uxth	r3, r3
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d109      	bne.n	8000de0 <moveMotorDegrees+0x210>
 8000dcc:	4b2a      	ldr	r3, [pc, #168]	; (8000e78 <moveMotorDegrees+0x2a8>)
 8000dce:	881b      	ldrh	r3, [r3, #0]
 8000dd0:	b29b      	uxth	r3, r3
 8000dd2:	2b01      	cmp	r3, #1
 8000dd4:	d104      	bne.n	8000de0 <moveMotorDegrees+0x210>
 8000dd6:	4b29      	ldr	r3, [pc, #164]	; (8000e7c <moveMotorDegrees+0x2ac>)
 8000dd8:	881b      	ldrh	r3, [r3, #0]
 8000dda:	b29b      	uxth	r3, r3
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d00e      	beq.n	8000dfe <moveMotorDegrees+0x22e>
 8000de0:	4b24      	ldr	r3, [pc, #144]	; (8000e74 <moveMotorDegrees+0x2a4>)
 8000de2:	881b      	ldrh	r3, [r3, #0]
 8000de4:	b29b      	uxth	r3, r3
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d113      	bne.n	8000e12 <moveMotorDegrees+0x242>
 8000dea:	4b23      	ldr	r3, [pc, #140]	; (8000e78 <moveMotorDegrees+0x2a8>)
 8000dec:	881b      	ldrh	r3, [r3, #0]
 8000dee:	b29b      	uxth	r3, r3
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d10e      	bne.n	8000e12 <moveMotorDegrees+0x242>
 8000df4:	4b21      	ldr	r3, [pc, #132]	; (8000e7c <moveMotorDegrees+0x2ac>)
 8000df6:	881b      	ldrh	r3, [r3, #0]
 8000df8:	b29b      	uxth	r3, r3
 8000dfa:	2b01      	cmp	r3, #1
 8000dfc:	d109      	bne.n	8000e12 <moveMotorDegrees+0x242>
					{
						stop = 1;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
						HAL_GPIO_WritePin(STEP_M3_GPIO_Port, STEP_M3_Pin, GPIO_PIN_RESET);
 8000e04:	4819      	ldr	r0, [pc, #100]	; (8000e6c <moveMotorDegrees+0x29c>)
 8000e06:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	f002 f99a 	bl	8003144 <HAL_GPIO_WritePin>
					}
					break;
 8000e10:	e039      	b.n	8000e86 <moveMotorDegrees+0x2b6>
 8000e12:	e038      	b.n	8000e86 <moveMotorDegrees+0x2b6>
			  	case 4:
					if (stop == 0)
 8000e14:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d104      	bne.n	8000e26 <moveMotorDegrees+0x256>
					{
						HAL_GPIO_TogglePin(STEP_M4_GPIO_Port, STEP_M4_Pin);
 8000e1c:	4813      	ldr	r0, [pc, #76]	; (8000e6c <moveMotorDegrees+0x29c>)
 8000e1e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e22:	f002 f9a7 	bl	8003174 <HAL_GPIO_TogglePin>
					}
					if ((MA2_Flag == 0 && MA1_Flag == 0 && MA0_Flag == 1) || (MAAux_Flag == 1))
 8000e26:	4b13      	ldr	r3, [pc, #76]	; (8000e74 <moveMotorDegrees+0x2a4>)
 8000e28:	881b      	ldrh	r3, [r3, #0]
 8000e2a:	b29b      	uxth	r3, r3
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d109      	bne.n	8000e44 <moveMotorDegrees+0x274>
 8000e30:	4b11      	ldr	r3, [pc, #68]	; (8000e78 <moveMotorDegrees+0x2a8>)
 8000e32:	881b      	ldrh	r3, [r3, #0]
 8000e34:	b29b      	uxth	r3, r3
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d104      	bne.n	8000e44 <moveMotorDegrees+0x274>
 8000e3a:	4b10      	ldr	r3, [pc, #64]	; (8000e7c <moveMotorDegrees+0x2ac>)
 8000e3c:	881b      	ldrh	r3, [r3, #0]
 8000e3e:	b29b      	uxth	r3, r3
 8000e40:	2b01      	cmp	r3, #1
 8000e42:	d004      	beq.n	8000e4e <moveMotorDegrees+0x27e>
 8000e44:	4b0e      	ldr	r3, [pc, #56]	; (8000e80 <moveMotorDegrees+0x2b0>)
 8000e46:	881b      	ldrh	r3, [r3, #0]
 8000e48:	b29b      	uxth	r3, r3
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d11a      	bne.n	8000e84 <moveMotorDegrees+0x2b4>
					{
						stop = 1;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
						HAL_GPIO_WritePin(STEP_M4_GPIO_Port, STEP_M4_Pin, GPIO_PIN_RESET);
 8000e54:	4805      	ldr	r0, [pc, #20]	; (8000e6c <moveMotorDegrees+0x29c>)
 8000e56:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	f002 f972 	bl	8003144 <HAL_GPIO_WritePin>
					}
					break;
 8000e60:	e010      	b.n	8000e84 <moveMotorDegrees+0x2b4>
 8000e62:	bf00      	nop
 8000e64:	40690000 	.word	0x40690000
 8000e68:	40768000 	.word	0x40768000
 8000e6c:	40020400 	.word	0x40020400
 8000e70:	40020000 	.word	0x40020000
 8000e74:	200000a8 	.word	0x200000a8
 8000e78:	200000a6 	.word	0x200000a6
 8000e7c:	200000a4 	.word	0x200000a4
 8000e80:	200000aa 	.word	0x200000aa
 8000e84:	bf00      	nop
		HAL_GPIO_WritePin(RESET_M4_GPIO_Port, RESET_M4_Pin, GPIO_PIN_SET);
		break;
	}


	for (i = 0; i < cycles; i++)
 8000e86:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000e88:	3301      	adds	r3, #1
 8000e8a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8000e8c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000e8e:	8bfb      	ldrh	r3, [r7, #30]
 8000e90:	429a      	cmp	r2, r3
 8000e92:	f4ff af17 	bcc.w	8000cc4 <moveMotorDegrees+0xf4>
					}
					break;
			  	}
		  }

	stop = 0;
 8000e96:	2300      	movs	r3, #0
 8000e98:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	MAAux_Flag = 0;
 8000e9c:	4b1d      	ldr	r3, [pc, #116]	; (8000f14 <moveMotorDegrees+0x344>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	801a      	strh	r2, [r3, #0]
	MA2_Flag = 0;
 8000ea2:	4b1d      	ldr	r3, [pc, #116]	; (8000f18 <moveMotorDegrees+0x348>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	801a      	strh	r2, [r3, #0]
	MA1_Flag = 0;
 8000ea8:	4b1c      	ldr	r3, [pc, #112]	; (8000f1c <moveMotorDegrees+0x34c>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	801a      	strh	r2, [r3, #0]
	MA0_Flag = 0;
 8000eae:	4b1c      	ldr	r3, [pc, #112]	; (8000f20 <moveMotorDegrees+0x350>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	801a      	strh	r2, [r3, #0]

	HAL_Delay(200);
 8000eb4:	20c8      	movs	r0, #200	; 0xc8
 8000eb6:	f002 fb19 	bl	80034ec <HAL_Delay>
	switch (player)
 8000eba:	79fb      	ldrb	r3, [r7, #7]
 8000ebc:	3b01      	subs	r3, #1
 8000ebe:	2b03      	cmp	r3, #3
 8000ec0:	d825      	bhi.n	8000f0e <moveMotorDegrees+0x33e>
 8000ec2:	a201      	add	r2, pc, #4	; (adr r2, 8000ec8 <moveMotorDegrees+0x2f8>)
 8000ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ec8:	08000ed9 	.word	0x08000ed9
 8000ecc:	08000ee7 	.word	0x08000ee7
 8000ed0:	08000ef5 	.word	0x08000ef5
 8000ed4:	08000f03 	.word	0x08000f03
	{
	case 1:
		HAL_GPIO_WritePin(RESET_M1_GPIO_Port, RESET_M1_Pin, GPIO_PIN_RESET);
 8000ed8:	4812      	ldr	r0, [pc, #72]	; (8000f24 <moveMotorDegrees+0x354>)
 8000eda:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ede:	2200      	movs	r2, #0
 8000ee0:	f002 f930 	bl	8003144 <HAL_GPIO_WritePin>
		break;
 8000ee4:	e013      	b.n	8000f0e <moveMotorDegrees+0x33e>
	case 2:
		HAL_GPIO_WritePin(RESET_M2_GPIO_Port, RESET_M2_Pin, GPIO_PIN_RESET);
 8000ee6:	4810      	ldr	r0, [pc, #64]	; (8000f28 <moveMotorDegrees+0x358>)
 8000ee8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000eec:	2200      	movs	r2, #0
 8000eee:	f002 f929 	bl	8003144 <HAL_GPIO_WritePin>
		break;
 8000ef2:	e00c      	b.n	8000f0e <moveMotorDegrees+0x33e>
	case 3:
		HAL_GPIO_WritePin(RESET_M3_GPIO_Port, RESET_M3_Pin, GPIO_PIN_RESET);
 8000ef4:	480b      	ldr	r0, [pc, #44]	; (8000f24 <moveMotorDegrees+0x354>)
 8000ef6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000efa:	2200      	movs	r2, #0
 8000efc:	f002 f922 	bl	8003144 <HAL_GPIO_WritePin>
		break;
 8000f00:	e005      	b.n	8000f0e <moveMotorDegrees+0x33e>
	case 4:
		HAL_GPIO_WritePin(RESET_M4_GPIO_Port, RESET_M4_Pin, GPIO_PIN_RESET);
 8000f02:	4808      	ldr	r0, [pc, #32]	; (8000f24 <moveMotorDegrees+0x354>)
 8000f04:	2110      	movs	r1, #16
 8000f06:	2200      	movs	r2, #0
 8000f08:	f002 f91c 	bl	8003144 <HAL_GPIO_WritePin>
		break;
 8000f0c:	bf00      	nop
	}
}//moveMotorDegrees
 8000f0e:	3730      	adds	r7, #48	; 0x30
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bdb0      	pop	{r4, r5, r7, pc}
 8000f14:	200000aa 	.word	0x200000aa
 8000f18:	200000a8 	.word	0x200000a8
 8000f1c:	200000a6 	.word	0x200000a6
 8000f20:	200000a4 	.word	0x200000a4
 8000f24:	40020400 	.word	0x40020400
 8000f28:	40020000 	.word	0x40020000

08000f2c <changeDir>:
  * @param  player: jugador actual, en funcin de este valor se acta
  * 		sobre uno de los motores..
  * @retval none
  */
void changeDir (uint8_t player)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	4603      	mov	r3, r0
 8000f34:	71fb      	strb	r3, [r7, #7]
	switch(player)
 8000f36:	79fb      	ldrb	r3, [r7, #7]
 8000f38:	3b01      	subs	r3, #1
 8000f3a:	2b03      	cmp	r3, #3
 8000f3c:	d821      	bhi.n	8000f82 <changeDir+0x56>
 8000f3e:	a201      	add	r2, pc, #4	; (adr r2, 8000f44 <changeDir+0x18>)
 8000f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f44:	08000f55 	.word	0x08000f55
 8000f48:	08000f61 	.word	0x08000f61
 8000f4c:	08000f6b 	.word	0x08000f6b
 8000f50:	08000f77 	.word	0x08000f77
	{
	case 1:
		HAL_GPIO_TogglePin(DIR_M1_GPIO_Port, DIR_M1_Pin);
 8000f54:	480c      	ldr	r0, [pc, #48]	; (8000f88 <changeDir+0x5c>)
 8000f56:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f5a:	f002 f90b 	bl	8003174 <HAL_GPIO_TogglePin>
		break;
 8000f5e:	e010      	b.n	8000f82 <changeDir+0x56>
	case 2:
		HAL_GPIO_TogglePin(DIR_M2_GPIO_Port, DIR_M2_Pin);
 8000f60:	4809      	ldr	r0, [pc, #36]	; (8000f88 <changeDir+0x5c>)
 8000f62:	2140      	movs	r1, #64	; 0x40
 8000f64:	f002 f906 	bl	8003174 <HAL_GPIO_TogglePin>
		break;
 8000f68:	e00b      	b.n	8000f82 <changeDir+0x56>
	case 3:
		HAL_GPIO_TogglePin(DIR_M3_GPIO_Port, DIR_M3_Pin);
 8000f6a:	4808      	ldr	r0, [pc, #32]	; (8000f8c <changeDir+0x60>)
 8000f6c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f70:	f002 f900 	bl	8003174 <HAL_GPIO_TogglePin>
		break;
 8000f74:	e005      	b.n	8000f82 <changeDir+0x56>
	case 4:
		HAL_GPIO_TogglePin(DIR_M4_GPIO_Port, DIR_M4_Pin);
 8000f76:	4804      	ldr	r0, [pc, #16]	; (8000f88 <changeDir+0x5c>)
 8000f78:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f7c:	f002 f8fa 	bl	8003174 <HAL_GPIO_TogglePin>
		break;
 8000f80:	bf00      	nop
	}
}//changeDir
 8000f82:	3708      	adds	r7, #8
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40020000 	.word	0x40020000
 8000f8c:	40020400 	.word	0x40020400

08000f90 <moveMotorDistance>:
  * 		uno de los cuatro motores.
  * @param	centimeters: centmetros que se desea mover el motor.
  * @retval none
  */
void moveMotorDistance (uint8_t player, double centimeters)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b08c      	sub	sp, #48	; 0x30
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	ed87 0b00 	vstr	d0, [r7]
 8000f9c:	73fb      	strb	r3, [r7, #15]
	double pi = 3.14159265;
 8000f9e:	a326      	add	r3, pc, #152	; (adr r3, 8001038 <moveMotorDistance+0xa8>)
 8000fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fa4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double radius = 2.5;		//en centimetros
 8000fa8:	f04f 0200 	mov.w	r2, #0
 8000fac:	4b20      	ldr	r3, [pc, #128]	; (8001030 <moveMotorDistance+0xa0>)
 8000fae:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double perimeter;
	uint16_t degrees;
	perimeter = 2*pi*radius;	//en centimetros
 8000fb2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8000fb6:	4610      	mov	r0, r2
 8000fb8:	4619      	mov	r1, r3
 8000fba:	f7ff f913 	bl	80001e4 <__adddf3>
 8000fbe:	4602      	mov	r2, r0
 8000fc0:	460b      	mov	r3, r1
 8000fc2:	4610      	mov	r0, r2
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000fca:	f7ff fabd 	bl	8000548 <__aeabi_dmul>
 8000fce:	4602      	mov	r2, r0
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	e9c7 2306 	strd	r2, r3, [r7, #24]

	//360 degrees is equal to perimeter
	degrees = round((centimeters * 360) / perimeter);
 8000fd6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000fda:	f04f 0200 	mov.w	r2, #0
 8000fde:	4b15      	ldr	r3, [pc, #84]	; (8001034 <moveMotorDistance+0xa4>)
 8000fe0:	f7ff fab2 	bl	8000548 <__aeabi_dmul>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	460b      	mov	r3, r1
 8000fe8:	4610      	mov	r0, r2
 8000fea:	4619      	mov	r1, r3
 8000fec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000ff0:	f7ff fbd4 	bl	800079c <__aeabi_ddiv>
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	460b      	mov	r3, r1
 8000ff8:	ec43 2b17 	vmov	d7, r2, r3
 8000ffc:	eeb0 0a47 	vmov.f32	s0, s14
 8001000:	eef0 0a67 	vmov.f32	s1, s15
 8001004:	f002 fb24 	bl	8003650 <round>
 8001008:	ec53 2b10 	vmov	r2, r3, d0
 800100c:	4610      	mov	r0, r2
 800100e:	4619      	mov	r1, r3
 8001010:	f7ff fcac 	bl	800096c <__aeabi_d2uiz>
 8001014:	4603      	mov	r3, r0
 8001016:	82fb      	strh	r3, [r7, #22]
	moveMotorDegrees (player, degrees);
 8001018:	7bfa      	ldrb	r2, [r7, #15]
 800101a:	8afb      	ldrh	r3, [r7, #22]
 800101c:	4610      	mov	r0, r2
 800101e:	4619      	mov	r1, r3
 8001020:	f7ff fdd6 	bl	8000bd0 <moveMotorDegrees>
}//moveMotorDegrees
 8001024:	3730      	adds	r7, #48	; 0x30
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	f3af 8000 	nop.w
 8001030:	40040000 	.word	0x40040000
 8001034:	40768000 	.word	0x40768000
 8001038:	53c8d4f1 	.word	0x53c8d4f1
 800103c:	400921fb 	.word	0x400921fb

08001040 <main>:
/* deInitVariables
 */
void deInitVariables();

int main(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001044:	f002 f9fa 	bl	800343c <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8001048:	f000 faf2 	bl	8001630 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800104c:	f000 fbae 	bl	80017ac <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001050:	f000 fb5c 	bl	800170c <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8001054:	f000 fb82 	bl	800175c <MX_USART6_UART_Init>

  while (1)
  {
	  HAL_UART_Receive_IT(&huart6, RF_Buffer, LENGTH);
 8001058:	4876      	ldr	r0, [pc, #472]	; (8001234 <main+0x1f4>)
 800105a:	4977      	ldr	r1, [pc, #476]	; (8001238 <main+0x1f8>)
 800105c:	220a      	movs	r2, #10
 800105e:	f000 fe55 	bl	8001d0c <HAL_UART_Receive_IT>

	  if (musicOn == 1)
 8001062:	4b76      	ldr	r3, [pc, #472]	; (800123c <main+0x1fc>)
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	2b01      	cmp	r3, #1
 8001068:	d10c      	bne.n	8001084 <main+0x44>
	  {
		  buildCommand(PLAYMP3SONG_CMD, 17, FPlayer_Buffer);
 800106a:	2012      	movs	r0, #18
 800106c:	2111      	movs	r1, #17
 800106e:	4a74      	ldr	r2, [pc, #464]	; (8001240 <main+0x200>)
 8001070:	f000 fd58 	bl	8001b24 <buildCommand>
		  HAL_UART_Transmit_IT(&huart1, FPlayer_Buffer, LENGTH);
 8001074:	4873      	ldr	r0, [pc, #460]	; (8001244 <main+0x204>)
 8001076:	4972      	ldr	r1, [pc, #456]	; (8001240 <main+0x200>)
 8001078:	220a      	movs	r2, #10
 800107a:	f000 fe01 	bl	8001c80 <HAL_UART_Transmit_IT>
		  musicOn = 0;
 800107e:	4b6f      	ldr	r3, [pc, #444]	; (800123c <main+0x1fc>)
 8001080:	2200      	movs	r2, #0
 8001082:	701a      	strb	r2, [r3, #0]
	  }

	  if (musicOn == 2)
 8001084:	4b6d      	ldr	r3, [pc, #436]	; (800123c <main+0x1fc>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	2b02      	cmp	r3, #2
 800108a:	d10c      	bne.n	80010a6 <main+0x66>
	  {
		  buildCommand(STOP_CMD, 0, FPlayer_Buffer);
 800108c:	2016      	movs	r0, #22
 800108e:	2100      	movs	r1, #0
 8001090:	4a6b      	ldr	r2, [pc, #428]	; (8001240 <main+0x200>)
 8001092:	f000 fd47 	bl	8001b24 <buildCommand>
		  HAL_UART_Transmit_IT(&huart1, FPlayer_Buffer, LENGTH);
 8001096:	486b      	ldr	r0, [pc, #428]	; (8001244 <main+0x204>)
 8001098:	4969      	ldr	r1, [pc, #420]	; (8001240 <main+0x200>)
 800109a:	220a      	movs	r2, #10
 800109c:	f000 fdf0 	bl	8001c80 <HAL_UART_Transmit_IT>
		  musicOn = 0;
 80010a0:	4b66      	ldr	r3, [pc, #408]	; (800123c <main+0x1fc>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	701a      	strb	r2, [r3, #0]
	  }

	  if (RxDataRF_Cnt == LENGTH)
 80010a6:	4b68      	ldr	r3, [pc, #416]	; (8001248 <main+0x208>)
 80010a8:	881b      	ldrh	r3, [r3, #0]
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	2b0a      	cmp	r3, #10
 80010ae:	f040 824c 	bne.w	800154a <main+0x50a>
	  {
		  RxDataRF_Cnt = 0;
 80010b2:	4b65      	ldr	r3, [pc, #404]	; (8001248 <main+0x208>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	801a      	strh	r2, [r3, #0]
		  character = RF_Buffer[7];
 80010b8:	4b5f      	ldr	r3, [pc, #380]	; (8001238 <main+0x1f8>)
 80010ba:	79da      	ldrb	r2, [r3, #7]
 80010bc:	4b63      	ldr	r3, [pc, #396]	; (800124c <main+0x20c>)
 80010be:	701a      	strb	r2, [r3, #0]

		  //A = 1 jugador,
		  //B = 2 jugadores,
		  //C = 3 jugadores,
		  //D = 4 jugadores
		  if (character == 'A' || character == 'B' || character == 'C' || character == 'D')
 80010c0:	4b62      	ldr	r3, [pc, #392]	; (800124c <main+0x20c>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	2b41      	cmp	r3, #65	; 0x41
 80010c6:	d00b      	beq.n	80010e0 <main+0xa0>
 80010c8:	4b60      	ldr	r3, [pc, #384]	; (800124c <main+0x20c>)
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	2b42      	cmp	r3, #66	; 0x42
 80010ce:	d007      	beq.n	80010e0 <main+0xa0>
 80010d0:	4b5e      	ldr	r3, [pc, #376]	; (800124c <main+0x20c>)
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	2b43      	cmp	r3, #67	; 0x43
 80010d6:	d003      	beq.n	80010e0 <main+0xa0>
 80010d8:	4b5c      	ldr	r3, [pc, #368]	; (800124c <main+0x20c>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	2b44      	cmp	r3, #68	; 0x44
 80010de:	d147      	bne.n	8001170 <main+0x130>
		  {
			  switch (character)
 80010e0:	4b5a      	ldr	r3, [pc, #360]	; (800124c <main+0x20c>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	3b41      	subs	r3, #65	; 0x41
 80010e6:	2b03      	cmp	r3, #3
 80010e8:	d842      	bhi.n	8001170 <main+0x130>
 80010ea:	a201      	add	r2, pc, #4	; (adr r2, 80010f0 <main+0xb0>)
 80010ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010f0:	08001101 	.word	0x08001101
 80010f4:	0800111d 	.word	0x0800111d
 80010f8:	08001139 	.word	0x08001139
 80010fc:	08001155 	.word	0x08001155
			  {
			  case 'A':
				  nplayers = 1;
 8001100:	4b53      	ldr	r3, [pc, #332]	; (8001250 <main+0x210>)
 8001102:	2201      	movs	r2, #1
 8001104:	701a      	strb	r2, [r3, #0]
				  buildCommand(PLAYMP3SONG_CMD, 01, FPlayer_Buffer);
 8001106:	2012      	movs	r0, #18
 8001108:	2101      	movs	r1, #1
 800110a:	4a4d      	ldr	r2, [pc, #308]	; (8001240 <main+0x200>)
 800110c:	f000 fd0a 	bl	8001b24 <buildCommand>
				  HAL_UART_Transmit_IT(&huart1, FPlayer_Buffer, LENGTH);
 8001110:	484c      	ldr	r0, [pc, #304]	; (8001244 <main+0x204>)
 8001112:	494b      	ldr	r1, [pc, #300]	; (8001240 <main+0x200>)
 8001114:	220a      	movs	r2, #10
 8001116:	f000 fdb3 	bl	8001c80 <HAL_UART_Transmit_IT>
				  break;
 800111a:	e029      	b.n	8001170 <main+0x130>
			  case 'B':
				  nplayers = 2;
 800111c:	4b4c      	ldr	r3, [pc, #304]	; (8001250 <main+0x210>)
 800111e:	2202      	movs	r2, #2
 8001120:	701a      	strb	r2, [r3, #0]
				  buildCommand(PLAYMP3SONG_CMD, 02, FPlayer_Buffer);
 8001122:	2012      	movs	r0, #18
 8001124:	2102      	movs	r1, #2
 8001126:	4a46      	ldr	r2, [pc, #280]	; (8001240 <main+0x200>)
 8001128:	f000 fcfc 	bl	8001b24 <buildCommand>
				  HAL_UART_Transmit_IT(&huart1, FPlayer_Buffer, LENGTH);
 800112c:	4845      	ldr	r0, [pc, #276]	; (8001244 <main+0x204>)
 800112e:	4944      	ldr	r1, [pc, #272]	; (8001240 <main+0x200>)
 8001130:	220a      	movs	r2, #10
 8001132:	f000 fda5 	bl	8001c80 <HAL_UART_Transmit_IT>
				  break;
 8001136:	e01b      	b.n	8001170 <main+0x130>
			  case 'C':
				  nplayers = 3;
 8001138:	4b45      	ldr	r3, [pc, #276]	; (8001250 <main+0x210>)
 800113a:	2203      	movs	r2, #3
 800113c:	701a      	strb	r2, [r3, #0]
				  buildCommand(PLAYMP3SONG_CMD, 03, FPlayer_Buffer);
 800113e:	2012      	movs	r0, #18
 8001140:	2103      	movs	r1, #3
 8001142:	4a3f      	ldr	r2, [pc, #252]	; (8001240 <main+0x200>)
 8001144:	f000 fcee 	bl	8001b24 <buildCommand>
				  HAL_UART_Transmit_IT(&huart1, FPlayer_Buffer, LENGTH);
 8001148:	483e      	ldr	r0, [pc, #248]	; (8001244 <main+0x204>)
 800114a:	493d      	ldr	r1, [pc, #244]	; (8001240 <main+0x200>)
 800114c:	220a      	movs	r2, #10
 800114e:	f000 fd97 	bl	8001c80 <HAL_UART_Transmit_IT>
				  break;
 8001152:	e00d      	b.n	8001170 <main+0x130>
			  case 'D':
				  nplayers = 4;
 8001154:	4b3e      	ldr	r3, [pc, #248]	; (8001250 <main+0x210>)
 8001156:	2204      	movs	r2, #4
 8001158:	701a      	strb	r2, [r3, #0]
				  buildCommand(PLAYMP3SONG_CMD, 04, FPlayer_Buffer);
 800115a:	2012      	movs	r0, #18
 800115c:	2104      	movs	r1, #4
 800115e:	4a38      	ldr	r2, [pc, #224]	; (8001240 <main+0x200>)
 8001160:	f000 fce0 	bl	8001b24 <buildCommand>
				  HAL_UART_Transmit_IT(&huart1, FPlayer_Buffer, LENGTH);
 8001164:	4837      	ldr	r0, [pc, #220]	; (8001244 <main+0x204>)
 8001166:	4936      	ldr	r1, [pc, #216]	; (8001240 <main+0x200>)
 8001168:	220a      	movs	r2, #10
 800116a:	f000 fd89 	bl	8001c80 <HAL_UART_Transmit_IT>
				  break;
 800116e:	bf00      	nop

		  //E = Personaje 1 (caballo),
		  //F = Personaje 2 (dinosaurio),
		  //G = Personaje 3 (coche),
		  //H = Personaje 4 (moto)
		  if (character == 'E' || character == 'F' || character == 'G' || character == 'H')
 8001170:	4b36      	ldr	r3, [pc, #216]	; (800124c <main+0x20c>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	2b45      	cmp	r3, #69	; 0x45
 8001176:	d00c      	beq.n	8001192 <main+0x152>
 8001178:	4b34      	ldr	r3, [pc, #208]	; (800124c <main+0x20c>)
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	2b46      	cmp	r3, #70	; 0x46
 800117e:	d008      	beq.n	8001192 <main+0x152>
 8001180:	4b32      	ldr	r3, [pc, #200]	; (800124c <main+0x20c>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	2b47      	cmp	r3, #71	; 0x47
 8001186:	d004      	beq.n	8001192 <main+0x152>
 8001188:	4b30      	ldr	r3, [pc, #192]	; (800124c <main+0x20c>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	2b48      	cmp	r3, #72	; 0x48
 800118e:	f040 8096 	bne.w	80012be <main+0x27e>
		  {
			  switch (character)
 8001192:	4b2e      	ldr	r3, [pc, #184]	; (800124c <main+0x20c>)
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	3b45      	subs	r3, #69	; 0x45
 8001198:	2b03      	cmp	r3, #3
 800119a:	d87a      	bhi.n	8001292 <main+0x252>
 800119c:	a201      	add	r2, pc, #4	; (adr r2, 80011a4 <main+0x164>)
 800119e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011a2:	bf00      	nop
 80011a4:	080011b5 	.word	0x080011b5
 80011a8:	080011df 	.word	0x080011df
 80011ac:	08001209 	.word	0x08001209
 80011b0:	08001269 	.word	0x08001269
			  {
			  case 'E':
				  strncpy(players[player_Cnt], characters[0], 16);
 80011b4:	4b27      	ldr	r3, [pc, #156]	; (8001254 <main+0x214>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	011a      	lsls	r2, r3, #4
 80011ba:	4b27      	ldr	r3, [pc, #156]	; (8001258 <main+0x218>)
 80011bc:	4413      	add	r3, r2
 80011be:	4618      	mov	r0, r3
 80011c0:	4926      	ldr	r1, [pc, #152]	; (800125c <main+0x21c>)
 80011c2:	2210      	movs	r2, #16
 80011c4:	f002 fa32 	bl	800362c <strncpy>
				  buildCommand(PLAYMP3SONG_CMD, 5, FPlayer_Buffer);
 80011c8:	2012      	movs	r0, #18
 80011ca:	2105      	movs	r1, #5
 80011cc:	4a1c      	ldr	r2, [pc, #112]	; (8001240 <main+0x200>)
 80011ce:	f000 fca9 	bl	8001b24 <buildCommand>
				  HAL_UART_Transmit_IT(&huart1, FPlayer_Buffer, LENGTH);
 80011d2:	481c      	ldr	r0, [pc, #112]	; (8001244 <main+0x204>)
 80011d4:	491a      	ldr	r1, [pc, #104]	; (8001240 <main+0x200>)
 80011d6:	220a      	movs	r2, #10
 80011d8:	f000 fd52 	bl	8001c80 <HAL_UART_Transmit_IT>
				  break;
 80011dc:	e059      	b.n	8001292 <main+0x252>
			  case 'F':
				  strncpy(players[player_Cnt], characters[1], 16);
 80011de:	4b1d      	ldr	r3, [pc, #116]	; (8001254 <main+0x214>)
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	011a      	lsls	r2, r3, #4
 80011e4:	4b1c      	ldr	r3, [pc, #112]	; (8001258 <main+0x218>)
 80011e6:	4413      	add	r3, r2
 80011e8:	4618      	mov	r0, r3
 80011ea:	491d      	ldr	r1, [pc, #116]	; (8001260 <main+0x220>)
 80011ec:	2210      	movs	r2, #16
 80011ee:	f002 fa1d 	bl	800362c <strncpy>
				  buildCommand(PLAYMP3SONG_CMD, 6, FPlayer_Buffer);
 80011f2:	2012      	movs	r0, #18
 80011f4:	2106      	movs	r1, #6
 80011f6:	4a12      	ldr	r2, [pc, #72]	; (8001240 <main+0x200>)
 80011f8:	f000 fc94 	bl	8001b24 <buildCommand>
				  HAL_UART_Transmit_IT(&huart1, FPlayer_Buffer, LENGTH);
 80011fc:	4811      	ldr	r0, [pc, #68]	; (8001244 <main+0x204>)
 80011fe:	4910      	ldr	r1, [pc, #64]	; (8001240 <main+0x200>)
 8001200:	220a      	movs	r2, #10
 8001202:	f000 fd3d 	bl	8001c80 <HAL_UART_Transmit_IT>
				  break;
 8001206:	e044      	b.n	8001292 <main+0x252>
			  case 'G':
				  strncpy(players[player_Cnt], characters[2], 16);
 8001208:	4b12      	ldr	r3, [pc, #72]	; (8001254 <main+0x214>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	011a      	lsls	r2, r3, #4
 800120e:	4b12      	ldr	r3, [pc, #72]	; (8001258 <main+0x218>)
 8001210:	4413      	add	r3, r2
 8001212:	4618      	mov	r0, r3
 8001214:	4913      	ldr	r1, [pc, #76]	; (8001264 <main+0x224>)
 8001216:	2210      	movs	r2, #16
 8001218:	f002 fa08 	bl	800362c <strncpy>
				  buildCommand(PLAYMP3SONG_CMD, 7, FPlayer_Buffer);
 800121c:	2012      	movs	r0, #18
 800121e:	2107      	movs	r1, #7
 8001220:	4a07      	ldr	r2, [pc, #28]	; (8001240 <main+0x200>)
 8001222:	f000 fc7f 	bl	8001b24 <buildCommand>
				  HAL_UART_Transmit_IT(&huart1, FPlayer_Buffer, LENGTH);
 8001226:	4807      	ldr	r0, [pc, #28]	; (8001244 <main+0x204>)
 8001228:	4905      	ldr	r1, [pc, #20]	; (8001240 <main+0x200>)
 800122a:	220a      	movs	r2, #10
 800122c:	f000 fd28 	bl	8001c80 <HAL_UART_Transmit_IT>
				  break;
 8001230:	e02f      	b.n	8001292 <main+0x252>
 8001232:	bf00      	nop
 8001234:	20000114 	.word	0x20000114
 8001238:	200000bc 	.word	0x200000bc
 800123c:	200000b5 	.word	0x200000b5
 8001240:	200000c8 	.word	0x200000c8
 8001244:	200000d4 	.word	0x200000d4
 8001248:	200000ba 	.word	0x200000ba
 800124c:	200000ac 	.word	0x200000ac
 8001250:	200000ad 	.word	0x200000ad
 8001254:	200000ae 	.word	0x200000ae
 8001258:	20000000 	.word	0x20000000
 800125c:	20000040 	.word	0x20000040
 8001260:	20000050 	.word	0x20000050
 8001264:	20000060 	.word	0x20000060
			  case 'H':
				  strncpy(players[player_Cnt], characters[3], 16);
 8001268:	4b9d      	ldr	r3, [pc, #628]	; (80014e0 <main+0x4a0>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	011a      	lsls	r2, r3, #4
 800126e:	4b9d      	ldr	r3, [pc, #628]	; (80014e4 <main+0x4a4>)
 8001270:	4413      	add	r3, r2
 8001272:	4618      	mov	r0, r3
 8001274:	499c      	ldr	r1, [pc, #624]	; (80014e8 <main+0x4a8>)
 8001276:	2210      	movs	r2, #16
 8001278:	f002 f9d8 	bl	800362c <strncpy>
				  buildCommand(PLAYMP3SONG_CMD, 8, FPlayer_Buffer);
 800127c:	2012      	movs	r0, #18
 800127e:	2108      	movs	r1, #8
 8001280:	4a9a      	ldr	r2, [pc, #616]	; (80014ec <main+0x4ac>)
 8001282:	f000 fc4f 	bl	8001b24 <buildCommand>
				  HAL_UART_Transmit_IT(&huart1, FPlayer_Buffer, LENGTH);
 8001286:	489a      	ldr	r0, [pc, #616]	; (80014f0 <main+0x4b0>)
 8001288:	4998      	ldr	r1, [pc, #608]	; (80014ec <main+0x4ac>)
 800128a:	220a      	movs	r2, #10
 800128c:	f000 fcf8 	bl	8001c80 <HAL_UART_Transmit_IT>
				  break;
 8001290:	bf00      	nop
			  }
			  player_Cnt++;
 8001292:	4b93      	ldr	r3, [pc, #588]	; (80014e0 <main+0x4a0>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	3301      	adds	r3, #1
 8001298:	b2da      	uxtb	r2, r3
 800129a:	4b91      	ldr	r3, [pc, #580]	; (80014e0 <main+0x4a0>)
 800129c:	701a      	strb	r2, [r3, #0]
			  if (player_Cnt == nplayers)
 800129e:	4b90      	ldr	r3, [pc, #576]	; (80014e0 <main+0x4a0>)
 80012a0:	781a      	ldrb	r2, [r3, #0]
 80012a2:	4b94      	ldr	r3, [pc, #592]	; (80014f4 <main+0x4b4>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	429a      	cmp	r2, r3
 80012a8:	d109      	bne.n	80012be <main+0x27e>
			  {
				  musicOn = 1;
 80012aa:	4b93      	ldr	r3, [pc, #588]	; (80014f8 <main+0x4b8>)
 80012ac:	2201      	movs	r2, #1
 80012ae:	701a      	strb	r2, [r3, #0]
				  player_Cnt = 0;
 80012b0:	4b8b      	ldr	r3, [pc, #556]	; (80014e0 <main+0x4a0>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	701a      	strb	r2, [r3, #0]
				  HAL_Delay(3000);
 80012b6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80012ba:	f002 f917 	bl	80034ec <HAL_Delay>
		  }

		  //I = 10 puntos,
		  //J = 15 puntos,
		  //K = 20 puntos
		  if(character == 'I' || character == 'J' || character == 'K')
 80012be:	4b8f      	ldr	r3, [pc, #572]	; (80014fc <main+0x4bc>)
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	2b49      	cmp	r3, #73	; 0x49
 80012c4:	d008      	beq.n	80012d8 <main+0x298>
 80012c6:	4b8d      	ldr	r3, [pc, #564]	; (80014fc <main+0x4bc>)
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	2b4a      	cmp	r3, #74	; 0x4a
 80012cc:	d004      	beq.n	80012d8 <main+0x298>
 80012ce:	4b8b      	ldr	r3, [pc, #556]	; (80014fc <main+0x4bc>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	2b4b      	cmp	r3, #75	; 0x4b
 80012d4:	f040 80d8 	bne.w	8001488 <main+0x448>
		  {
			  player_Cnt++;
 80012d8:	4b81      	ldr	r3, [pc, #516]	; (80014e0 <main+0x4a0>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	3301      	adds	r3, #1
 80012de:	b2da      	uxtb	r2, r3
 80012e0:	4b7f      	ldr	r3, [pc, #508]	; (80014e0 <main+0x4a0>)
 80012e2:	701a      	strb	r2, [r3, #0]

			  if (players[player_Cnt - 1][10] == '1')
 80012e4:	4b7e      	ldr	r3, [pc, #504]	; (80014e0 <main+0x4a0>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	3b01      	subs	r3, #1
 80012ea:	4a7e      	ldr	r2, [pc, #504]	; (80014e4 <main+0x4a4>)
 80012ec:	011b      	lsls	r3, r3, #4
 80012ee:	4413      	add	r3, r2
 80012f0:	330a      	adds	r3, #10
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	2b31      	cmp	r3, #49	; 0x31
 80012f6:	d104      	bne.n	8001302 <main+0x2c2>
			  {
				  buildCommand(PLAYMP3SONG_CMD, 9, FPlayer_Buffer);
 80012f8:	2012      	movs	r0, #18
 80012fa:	2109      	movs	r1, #9
 80012fc:	4a7b      	ldr	r2, [pc, #492]	; (80014ec <main+0x4ac>)
 80012fe:	f000 fc11 	bl	8001b24 <buildCommand>
			  }

			  if (players[player_Cnt - 1][10] == '2')
 8001302:	4b77      	ldr	r3, [pc, #476]	; (80014e0 <main+0x4a0>)
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	3b01      	subs	r3, #1
 8001308:	4a76      	ldr	r2, [pc, #472]	; (80014e4 <main+0x4a4>)
 800130a:	011b      	lsls	r3, r3, #4
 800130c:	4413      	add	r3, r2
 800130e:	330a      	adds	r3, #10
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	2b32      	cmp	r3, #50	; 0x32
 8001314:	d104      	bne.n	8001320 <main+0x2e0>
			  {
				  buildCommand(PLAYMP3SONG_CMD, 10, FPlayer_Buffer);
 8001316:	2012      	movs	r0, #18
 8001318:	210a      	movs	r1, #10
 800131a:	4a74      	ldr	r2, [pc, #464]	; (80014ec <main+0x4ac>)
 800131c:	f000 fc02 	bl	8001b24 <buildCommand>
			  }

			  if (players[player_Cnt - 1][10] == '3')
 8001320:	4b6f      	ldr	r3, [pc, #444]	; (80014e0 <main+0x4a0>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	3b01      	subs	r3, #1
 8001326:	4a6f      	ldr	r2, [pc, #444]	; (80014e4 <main+0x4a4>)
 8001328:	011b      	lsls	r3, r3, #4
 800132a:	4413      	add	r3, r2
 800132c:	330a      	adds	r3, #10
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	2b33      	cmp	r3, #51	; 0x33
 8001332:	d104      	bne.n	800133e <main+0x2fe>
			  {
				  buildCommand(PLAYMP3SONG_CMD, 11, FPlayer_Buffer);
 8001334:	2012      	movs	r0, #18
 8001336:	210b      	movs	r1, #11
 8001338:	4a6c      	ldr	r2, [pc, #432]	; (80014ec <main+0x4ac>)
 800133a:	f000 fbf3 	bl	8001b24 <buildCommand>
			  }

			  if (players[player_Cnt - 1][10] == '4')
 800133e:	4b68      	ldr	r3, [pc, #416]	; (80014e0 <main+0x4a0>)
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	3b01      	subs	r3, #1
 8001344:	4a67      	ldr	r2, [pc, #412]	; (80014e4 <main+0x4a4>)
 8001346:	011b      	lsls	r3, r3, #4
 8001348:	4413      	add	r3, r2
 800134a:	330a      	adds	r3, #10
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	2b34      	cmp	r3, #52	; 0x34
 8001350:	d104      	bne.n	800135c <main+0x31c>
			  {
				  buildCommand(PLAYMP3SONG_CMD, 12, FPlayer_Buffer);
 8001352:	2012      	movs	r0, #18
 8001354:	210c      	movs	r1, #12
 8001356:	4a65      	ldr	r2, [pc, #404]	; (80014ec <main+0x4ac>)
 8001358:	f000 fbe4 	bl	8001b24 <buildCommand>
			  }

			  switch (character)
 800135c:	4b67      	ldr	r3, [pc, #412]	; (80014fc <main+0x4bc>)
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	2b4a      	cmp	r3, #74	; 0x4a
 8001362:	d02f      	beq.n	80013c4 <main+0x384>
 8001364:	2b4b      	cmp	r3, #75	; 0x4b
 8001366:	d058      	beq.n	800141a <main+0x3da>
 8001368:	2b49      	cmp	r3, #73	; 0x49
 800136a:	f040 8081 	bne.w	8001470 <main+0x430>
			  {
			  case 'I':
				  HAL_UART_Transmit_IT(&huart1, FPlayer_Buffer, LENGTH);
 800136e:	4860      	ldr	r0, [pc, #384]	; (80014f0 <main+0x4b0>)
 8001370:	495e      	ldr	r1, [pc, #376]	; (80014ec <main+0x4ac>)
 8001372:	220a      	movs	r2, #10
 8001374:	f000 fc84 	bl	8001c80 <HAL_UART_Transmit_IT>
				  moveMotorDistance(player_Cnt, 10);
 8001378:	4b59      	ldr	r3, [pc, #356]	; (80014e0 <main+0x4a0>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	4618      	mov	r0, r3
 800137e:	ed9f 0b52 	vldr	d0, [pc, #328]	; 80014c8 <main+0x488>
 8001382:	f7ff fe05 	bl	8000f90 <moveMotorDistance>
				  pointPlayers[player_Cnt-1] = pointPlayers[player_Cnt-1] + 10;
 8001386:	4b56      	ldr	r3, [pc, #344]	; (80014e0 <main+0x4a0>)
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	3b01      	subs	r3, #1
 800138c:	4a54      	ldr	r2, [pc, #336]	; (80014e0 <main+0x4a0>)
 800138e:	7812      	ldrb	r2, [r2, #0]
 8001390:	3a01      	subs	r2, #1
 8001392:	495b      	ldr	r1, [pc, #364]	; (8001500 <main+0x4c0>)
 8001394:	5c8a      	ldrb	r2, [r1, r2]
 8001396:	320a      	adds	r2, #10
 8001398:	b2d1      	uxtb	r1, r2
 800139a:	4a59      	ldr	r2, [pc, #356]	; (8001500 <main+0x4c0>)
 800139c:	54d1      	strb	r1, [r2, r3]
				  HAL_Delay(4000);
 800139e:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80013a2:	f002 f8a3 	bl	80034ec <HAL_Delay>
				  buildCommand(PLAYMP3SONG_CMD, 18, FPlayer_Buffer);
 80013a6:	2012      	movs	r0, #18
 80013a8:	2112      	movs	r1, #18
 80013aa:	4a50      	ldr	r2, [pc, #320]	; (80014ec <main+0x4ac>)
 80013ac:	f000 fbba 	bl	8001b24 <buildCommand>
				  HAL_UART_Transmit_IT(&huart1, FPlayer_Buffer, LENGTH);
 80013b0:	484f      	ldr	r0, [pc, #316]	; (80014f0 <main+0x4b0>)
 80013b2:	494e      	ldr	r1, [pc, #312]	; (80014ec <main+0x4ac>)
 80013b4:	220a      	movs	r2, #10
 80013b6:	f000 fc63 	bl	8001c80 <HAL_UART_Transmit_IT>
				  HAL_Delay(4000);
 80013ba:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80013be:	f002 f895 	bl	80034ec <HAL_Delay>
				  break;
 80013c2:	e055      	b.n	8001470 <main+0x430>

			  case 'J':
				  HAL_UART_Transmit_IT(&huart1, FPlayer_Buffer, LENGTH);
 80013c4:	484a      	ldr	r0, [pc, #296]	; (80014f0 <main+0x4b0>)
 80013c6:	4949      	ldr	r1, [pc, #292]	; (80014ec <main+0x4ac>)
 80013c8:	220a      	movs	r2, #10
 80013ca:	f000 fc59 	bl	8001c80 <HAL_UART_Transmit_IT>
				  moveMotorDistance(player_Cnt, 15);
 80013ce:	4b44      	ldr	r3, [pc, #272]	; (80014e0 <main+0x4a0>)
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	4618      	mov	r0, r3
 80013d4:	ed9f 0b3e 	vldr	d0, [pc, #248]	; 80014d0 <main+0x490>
 80013d8:	f7ff fdda 	bl	8000f90 <moveMotorDistance>
				  pointPlayers[player_Cnt-1] = pointPlayers[player_Cnt-1] + 15;
 80013dc:	4b40      	ldr	r3, [pc, #256]	; (80014e0 <main+0x4a0>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	3b01      	subs	r3, #1
 80013e2:	4a3f      	ldr	r2, [pc, #252]	; (80014e0 <main+0x4a0>)
 80013e4:	7812      	ldrb	r2, [r2, #0]
 80013e6:	3a01      	subs	r2, #1
 80013e8:	4945      	ldr	r1, [pc, #276]	; (8001500 <main+0x4c0>)
 80013ea:	5c8a      	ldrb	r2, [r1, r2]
 80013ec:	320f      	adds	r2, #15
 80013ee:	b2d1      	uxtb	r1, r2
 80013f0:	4a43      	ldr	r2, [pc, #268]	; (8001500 <main+0x4c0>)
 80013f2:	54d1      	strb	r1, [r2, r3]
				  HAL_Delay(4000);
 80013f4:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80013f8:	f002 f878 	bl	80034ec <HAL_Delay>
				  buildCommand(PLAYMP3SONG_CMD, 19, FPlayer_Buffer);
 80013fc:	2012      	movs	r0, #18
 80013fe:	2113      	movs	r1, #19
 8001400:	4a3a      	ldr	r2, [pc, #232]	; (80014ec <main+0x4ac>)
 8001402:	f000 fb8f 	bl	8001b24 <buildCommand>
				  HAL_UART_Transmit_IT(&huart1, FPlayer_Buffer, LENGTH);
 8001406:	483a      	ldr	r0, [pc, #232]	; (80014f0 <main+0x4b0>)
 8001408:	4938      	ldr	r1, [pc, #224]	; (80014ec <main+0x4ac>)
 800140a:	220a      	movs	r2, #10
 800140c:	f000 fc38 	bl	8001c80 <HAL_UART_Transmit_IT>
				  HAL_Delay(4000);
 8001410:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8001414:	f002 f86a 	bl	80034ec <HAL_Delay>
				  break;
 8001418:	e02a      	b.n	8001470 <main+0x430>

			  case 'K':
				  HAL_UART_Transmit_IT(&huart1, FPlayer_Buffer, LENGTH);
 800141a:	4835      	ldr	r0, [pc, #212]	; (80014f0 <main+0x4b0>)
 800141c:	4933      	ldr	r1, [pc, #204]	; (80014ec <main+0x4ac>)
 800141e:	220a      	movs	r2, #10
 8001420:	f000 fc2e 	bl	8001c80 <HAL_UART_Transmit_IT>
				  moveMotorDistance(player_Cnt, 20);
 8001424:	4b2e      	ldr	r3, [pc, #184]	; (80014e0 <main+0x4a0>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	4618      	mov	r0, r3
 800142a:	ed9f 0b2b 	vldr	d0, [pc, #172]	; 80014d8 <main+0x498>
 800142e:	f7ff fdaf 	bl	8000f90 <moveMotorDistance>
				  pointPlayers[player_Cnt-1] = pointPlayers[player_Cnt-1] + 20;
 8001432:	4b2b      	ldr	r3, [pc, #172]	; (80014e0 <main+0x4a0>)
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	3b01      	subs	r3, #1
 8001438:	4a29      	ldr	r2, [pc, #164]	; (80014e0 <main+0x4a0>)
 800143a:	7812      	ldrb	r2, [r2, #0]
 800143c:	3a01      	subs	r2, #1
 800143e:	4930      	ldr	r1, [pc, #192]	; (8001500 <main+0x4c0>)
 8001440:	5c8a      	ldrb	r2, [r1, r2]
 8001442:	3214      	adds	r2, #20
 8001444:	b2d1      	uxtb	r1, r2
 8001446:	4a2e      	ldr	r2, [pc, #184]	; (8001500 <main+0x4c0>)
 8001448:	54d1      	strb	r1, [r2, r3]
				  HAL_Delay(4000);
 800144a:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 800144e:	f002 f84d 	bl	80034ec <HAL_Delay>
				  buildCommand(PLAYMP3SONG_CMD, 20, FPlayer_Buffer);
 8001452:	2012      	movs	r0, #18
 8001454:	2114      	movs	r1, #20
 8001456:	4a25      	ldr	r2, [pc, #148]	; (80014ec <main+0x4ac>)
 8001458:	f000 fb64 	bl	8001b24 <buildCommand>
				  HAL_UART_Transmit_IT(&huart1, FPlayer_Buffer, LENGTH);
 800145c:	4824      	ldr	r0, [pc, #144]	; (80014f0 <main+0x4b0>)
 800145e:	4923      	ldr	r1, [pc, #140]	; (80014ec <main+0x4ac>)
 8001460:	220a      	movs	r2, #10
 8001462:	f000 fc0d 	bl	8001c80 <HAL_UART_Transmit_IT>
				  HAL_Delay(4000);
 8001466:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 800146a:	f002 f83f 	bl	80034ec <HAL_Delay>
				  break;
 800146e:	bf00      	nop
			  }

			  if (player_Cnt >= nplayers)
 8001470:	4b1b      	ldr	r3, [pc, #108]	; (80014e0 <main+0x4a0>)
 8001472:	781a      	ldrb	r2, [r3, #0]
 8001474:	4b1f      	ldr	r3, [pc, #124]	; (80014f4 <main+0x4b4>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	429a      	cmp	r2, r3
 800147a:	d302      	bcc.n	8001482 <main+0x442>
			  {
				  player_Cnt = 0;
 800147c:	4b18      	ldr	r3, [pc, #96]	; (80014e0 <main+0x4a0>)
 800147e:	2200      	movs	r2, #0
 8001480:	701a      	strb	r2, [r3, #0]
			  }

			  musicOn = 1;
 8001482:	4b1d      	ldr	r3, [pc, #116]	; (80014f8 <main+0x4b8>)
 8001484:	2201      	movs	r2, #1
 8001486:	701a      	strb	r2, [r3, #0]
		  }

		  //L = reset variables. Se reinicia el juego.
		  if(character == 'L')
 8001488:	4b1c      	ldr	r3, [pc, #112]	; (80014fc <main+0x4bc>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	2b4c      	cmp	r3, #76	; 0x4c
 800148e:	d10d      	bne.n	80014ac <main+0x46c>
		  {
			  if (done == 0)
 8001490:	4b1c      	ldr	r3, [pc, #112]	; (8001504 <main+0x4c4>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d104      	bne.n	80014a2 <main+0x462>
			  {
				  sendMotorsToStart();
 8001498:	f000 fa54 	bl	8001944 <sendMotorsToStart>
				  done = 1;
 800149c:	4b19      	ldr	r3, [pc, #100]	; (8001504 <main+0x4c4>)
 800149e:	2201      	movs	r2, #1
 80014a0:	701a      	strb	r2, [r3, #0]
			  }
			  deInitVariables();
 80014a2:	f000 fa8d 	bl	80019c0 <deInitVariables>
			  musicOn = 2;
 80014a6:	4b14      	ldr	r3, [pc, #80]	; (80014f8 <main+0x4b8>)
 80014a8:	2202      	movs	r2, #2
 80014aa:	701a      	strb	r2, [r3, #0]
		  }

		  //M = Fin del juego, puntuacin mxima alcanzada por uno de los jugadores.
		  if(character == 'M')
 80014ac:	4b13      	ldr	r3, [pc, #76]	; (80014fc <main+0x4bc>)
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	2b4d      	cmp	r3, #77	; 0x4d
 80014b2:	d14a      	bne.n	800154a <main+0x50a>
		  {
			  flag_Ended = 1;
 80014b4:	4b14      	ldr	r3, [pc, #80]	; (8001508 <main+0x4c8>)
 80014b6:	2201      	movs	r2, #1
 80014b8:	701a      	strb	r2, [r3, #0]
			  for (i=0 ; i<nplayers ; i++)
 80014ba:	4b14      	ldr	r3, [pc, #80]	; (800150c <main+0x4cc>)
 80014bc:	2200      	movs	r2, #0
 80014be:	701a      	strb	r2, [r3, #0]
 80014c0:	e03d      	b.n	800153e <main+0x4fe>
 80014c2:	bf00      	nop
 80014c4:	f3af 8000 	nop.w
 80014c8:	00000000 	.word	0x00000000
 80014cc:	40240000 	.word	0x40240000
 80014d0:	00000000 	.word	0x00000000
 80014d4:	402e0000 	.word	0x402e0000
 80014d8:	00000000 	.word	0x00000000
 80014dc:	40340000 	.word	0x40340000
 80014e0:	200000ae 	.word	0x200000ae
 80014e4:	20000000 	.word	0x20000000
 80014e8:	20000070 	.word	0x20000070
 80014ec:	200000c8 	.word	0x200000c8
 80014f0:	200000d4 	.word	0x200000d4
 80014f4:	200000ad 	.word	0x200000ad
 80014f8:	200000b5 	.word	0x200000b5
 80014fc:	200000ac 	.word	0x200000ac
 8001500:	200000b0 	.word	0x200000b0
 8001504:	200000b6 	.word	0x200000b6
 8001508:	200000b4 	.word	0x200000b4
 800150c:	200000d2 	.word	0x200000d2
			  {
				  if (pointPlayers[i] >= max)
 8001510:	4b3f      	ldr	r3, [pc, #252]	; (8001610 <main+0x5d0>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	4a3f      	ldr	r2, [pc, #252]	; (8001614 <main+0x5d4>)
 8001516:	5cd3      	ldrb	r3, [r2, r3]
 8001518:	461a      	mov	r2, r3
 800151a:	4b3f      	ldr	r3, [pc, #252]	; (8001618 <main+0x5d8>)
 800151c:	881b      	ldrh	r3, [r3, #0]
 800151e:	b21b      	sxth	r3, r3
 8001520:	429a      	cmp	r2, r3
 8001522:	db06      	blt.n	8001532 <main+0x4f2>
				  {
					  max = pointPlayers[i];
 8001524:	4b3a      	ldr	r3, [pc, #232]	; (8001610 <main+0x5d0>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	4a3a      	ldr	r2, [pc, #232]	; (8001614 <main+0x5d4>)
 800152a:	5cd3      	ldrb	r3, [r2, r3]
 800152c:	461a      	mov	r2, r3
 800152e:	4b3a      	ldr	r3, [pc, #232]	; (8001618 <main+0x5d8>)
 8001530:	801a      	strh	r2, [r3, #0]

		  //M = Fin del juego, puntuacin mxima alcanzada por uno de los jugadores.
		  if(character == 'M')
		  {
			  flag_Ended = 1;
			  for (i=0 ; i<nplayers ; i++)
 8001532:	4b37      	ldr	r3, [pc, #220]	; (8001610 <main+0x5d0>)
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	3301      	adds	r3, #1
 8001538:	b2da      	uxtb	r2, r3
 800153a:	4b35      	ldr	r3, [pc, #212]	; (8001610 <main+0x5d0>)
 800153c:	701a      	strb	r2, [r3, #0]
 800153e:	4b34      	ldr	r3, [pc, #208]	; (8001610 <main+0x5d0>)
 8001540:	781a      	ldrb	r2, [r3, #0]
 8001542:	4b36      	ldr	r3, [pc, #216]	; (800161c <main+0x5dc>)
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	429a      	cmp	r2, r3
 8001548:	d3e2      	bcc.n	8001510 <main+0x4d0>
		  }
	  }

	  // chequea qu jugador consigui mayor puntuacin
	  // y manda a posicin inicial los motores.
	  if (flag_Ended == 1)
 800154a:	4b35      	ldr	r3, [pc, #212]	; (8001620 <main+0x5e0>)
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	2b01      	cmp	r3, #1
 8001550:	d15d      	bne.n	800160e <main+0x5ce>
	  {
		  if (max == pointPlayers[3])
 8001552:	4b31      	ldr	r3, [pc, #196]	; (8001618 <main+0x5d8>)
 8001554:	881b      	ldrh	r3, [r3, #0]
 8001556:	b21a      	sxth	r2, r3
 8001558:	4b2e      	ldr	r3, [pc, #184]	; (8001614 <main+0x5d4>)
 800155a:	78db      	ldrb	r3, [r3, #3]
 800155c:	429a      	cmp	r2, r3
 800155e:	d10a      	bne.n	8001576 <main+0x536>
		  {
			  buildCommand(PLAYMP3SONG_CMD, 16, FPlayer_Buffer);
 8001560:	2012      	movs	r0, #18
 8001562:	2110      	movs	r1, #16
 8001564:	4a2f      	ldr	r2, [pc, #188]	; (8001624 <main+0x5e4>)
 8001566:	f000 fadd 	bl	8001b24 <buildCommand>
			  HAL_UART_Transmit_IT(&huart1, FPlayer_Buffer, LENGTH);
 800156a:	482f      	ldr	r0, [pc, #188]	; (8001628 <main+0x5e8>)
 800156c:	492d      	ldr	r1, [pc, #180]	; (8001624 <main+0x5e4>)
 800156e:	220a      	movs	r2, #10
 8001570:	f000 fb86 	bl	8001c80 <HAL_UART_Transmit_IT>
 8001574:	e034      	b.n	80015e0 <main+0x5a0>
		  }
		  else if (max == pointPlayers[2])
 8001576:	4b28      	ldr	r3, [pc, #160]	; (8001618 <main+0x5d8>)
 8001578:	881b      	ldrh	r3, [r3, #0]
 800157a:	b21a      	sxth	r2, r3
 800157c:	4b25      	ldr	r3, [pc, #148]	; (8001614 <main+0x5d4>)
 800157e:	789b      	ldrb	r3, [r3, #2]
 8001580:	429a      	cmp	r2, r3
 8001582:	d10a      	bne.n	800159a <main+0x55a>
		  {
			  buildCommand(PLAYMP3SONG_CMD, 15, FPlayer_Buffer);
 8001584:	2012      	movs	r0, #18
 8001586:	210f      	movs	r1, #15
 8001588:	4a26      	ldr	r2, [pc, #152]	; (8001624 <main+0x5e4>)
 800158a:	f000 facb 	bl	8001b24 <buildCommand>
			  HAL_UART_Transmit_IT(&huart1, FPlayer_Buffer, LENGTH);
 800158e:	4826      	ldr	r0, [pc, #152]	; (8001628 <main+0x5e8>)
 8001590:	4924      	ldr	r1, [pc, #144]	; (8001624 <main+0x5e4>)
 8001592:	220a      	movs	r2, #10
 8001594:	f000 fb74 	bl	8001c80 <HAL_UART_Transmit_IT>
 8001598:	e022      	b.n	80015e0 <main+0x5a0>
		  }
		  else if (max == pointPlayers[1])
 800159a:	4b1f      	ldr	r3, [pc, #124]	; (8001618 <main+0x5d8>)
 800159c:	881b      	ldrh	r3, [r3, #0]
 800159e:	b21a      	sxth	r2, r3
 80015a0:	4b1c      	ldr	r3, [pc, #112]	; (8001614 <main+0x5d4>)
 80015a2:	785b      	ldrb	r3, [r3, #1]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d10a      	bne.n	80015be <main+0x57e>
		  {
			  buildCommand(PLAYMP3SONG_CMD, 14, FPlayer_Buffer);
 80015a8:	2012      	movs	r0, #18
 80015aa:	210e      	movs	r1, #14
 80015ac:	4a1d      	ldr	r2, [pc, #116]	; (8001624 <main+0x5e4>)
 80015ae:	f000 fab9 	bl	8001b24 <buildCommand>
			  HAL_UART_Transmit_IT(&huart1, FPlayer_Buffer, LENGTH);
 80015b2:	481d      	ldr	r0, [pc, #116]	; (8001628 <main+0x5e8>)
 80015b4:	491b      	ldr	r1, [pc, #108]	; (8001624 <main+0x5e4>)
 80015b6:	220a      	movs	r2, #10
 80015b8:	f000 fb62 	bl	8001c80 <HAL_UART_Transmit_IT>
 80015bc:	e010      	b.n	80015e0 <main+0x5a0>
		  }
		  else if (max == pointPlayers[0])
 80015be:	4b16      	ldr	r3, [pc, #88]	; (8001618 <main+0x5d8>)
 80015c0:	881b      	ldrh	r3, [r3, #0]
 80015c2:	b21a      	sxth	r2, r3
 80015c4:	4b13      	ldr	r3, [pc, #76]	; (8001614 <main+0x5d4>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	d109      	bne.n	80015e0 <main+0x5a0>
		  {
			  buildCommand(PLAYMP3SONG_CMD, 13, FPlayer_Buffer);
 80015cc:	2012      	movs	r0, #18
 80015ce:	210d      	movs	r1, #13
 80015d0:	4a14      	ldr	r2, [pc, #80]	; (8001624 <main+0x5e4>)
 80015d2:	f000 faa7 	bl	8001b24 <buildCommand>
			  HAL_UART_Transmit_IT(&huart1, FPlayer_Buffer, LENGTH);
 80015d6:	4814      	ldr	r0, [pc, #80]	; (8001628 <main+0x5e8>)
 80015d8:	4912      	ldr	r1, [pc, #72]	; (8001624 <main+0x5e4>)
 80015da:	220a      	movs	r2, #10
 80015dc:	f000 fb50 	bl	8001c80 <HAL_UART_Transmit_IT>
		  }

		  HAL_Delay(3000);
 80015e0:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80015e4:	f001 ff82 	bl	80034ec <HAL_Delay>
		  buildCommand(PLAYMP3SONG_CMD, 21, FPlayer_Buffer);
 80015e8:	2012      	movs	r0, #18
 80015ea:	2115      	movs	r1, #21
 80015ec:	4a0d      	ldr	r2, [pc, #52]	; (8001624 <main+0x5e4>)
 80015ee:	f000 fa99 	bl	8001b24 <buildCommand>
		  HAL_UART_Transmit_IT(&huart1, FPlayer_Buffer, LENGTH);
 80015f2:	480d      	ldr	r0, [pc, #52]	; (8001628 <main+0x5e8>)
 80015f4:	490b      	ldr	r1, [pc, #44]	; (8001624 <main+0x5e4>)
 80015f6:	220a      	movs	r2, #10
 80015f8:	f000 fb42 	bl	8001c80 <HAL_UART_Transmit_IT>
		  sendMotorsToStart();
 80015fc:	f000 f9a2 	bl	8001944 <sendMotorsToStart>
		  done = 1;
 8001600:	4b0a      	ldr	r3, [pc, #40]	; (800162c <main+0x5ec>)
 8001602:	2201      	movs	r2, #1
 8001604:	701a      	strb	r2, [r3, #0]
		  flag_Ended = 0;
 8001606:	4b06      	ldr	r3, [pc, #24]	; (8001620 <main+0x5e0>)
 8001608:	2200      	movs	r2, #0
 800160a:	701a      	strb	r2, [r3, #0]
	  }
  }
 800160c:	e524      	b.n	8001058 <main+0x18>
 800160e:	e523      	b.n	8001058 <main+0x18>
 8001610:	200000d2 	.word	0x200000d2
 8001614:	200000b0 	.word	0x200000b0
 8001618:	20000080 	.word	0x20000080
 800161c:	200000ad 	.word	0x200000ad
 8001620:	200000b4 	.word	0x200000b4
 8001624:	200000c8 	.word	0x200000c8
 8001628:	200000d4 	.word	0x200000d4
 800162c:	200000b6 	.word	0x200000b6

08001630 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b094      	sub	sp, #80	; 0x50
 8001634:	af00      	add	r7, sp, #0

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 8001636:	2300      	movs	r3, #0
 8001638:	60bb      	str	r3, [r7, #8]
 800163a:	4b31      	ldr	r3, [pc, #196]	; (8001700 <SystemClock_Config+0xd0>)
 800163c:	4a30      	ldr	r2, [pc, #192]	; (8001700 <SystemClock_Config+0xd0>)
 800163e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001640:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001644:	641a      	str	r2, [r3, #64]	; 0x40
 8001646:	4b2e      	ldr	r3, [pc, #184]	; (8001700 <SystemClock_Config+0xd0>)
 8001648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800164e:	60bb      	str	r3, [r7, #8]
 8001650:	68bb      	ldr	r3, [r7, #8]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001652:	2300      	movs	r3, #0
 8001654:	607b      	str	r3, [r7, #4]
 8001656:	4b2b      	ldr	r3, [pc, #172]	; (8001704 <SystemClock_Config+0xd4>)
 8001658:	4a2a      	ldr	r2, [pc, #168]	; (8001704 <SystemClock_Config+0xd4>)
 800165a:	6812      	ldr	r2, [r2, #0]
 800165c:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001660:	601a      	str	r2, [r3, #0]
 8001662:	4b28      	ldr	r3, [pc, #160]	; (8001704 <SystemClock_Config+0xd4>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800166a:	607b      	str	r3, [r7, #4]
 800166c:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800166e:	2302      	movs	r3, #2
 8001670:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001672:	2301      	movs	r3, #1
 8001674:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001676:	2310      	movs	r3, #16
 8001678:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800167a:	2302      	movs	r3, #2
 800167c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800167e:	2300      	movs	r3, #0
 8001680:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001682:	2310      	movs	r3, #16
 8001684:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001686:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800168a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800168c:	2304      	movs	r3, #4
 800168e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001690:	2304      	movs	r3, #4
 8001692:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001694:	f107 0320 	add.w	r3, r7, #32
 8001698:	4618      	mov	r0, r3
 800169a:	f000 ffdd 	bl	8002658 <HAL_RCC_OscConfig>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80016a4:	f000 fa28 	bl	8001af8 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016a8:	230f      	movs	r3, #15
 80016aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016ac:	2302      	movs	r3, #2
 80016ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016b0:	2300      	movs	r3, #0
 80016b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016ba:	2300      	movs	r3, #0
 80016bc:	61fb      	str	r3, [r7, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016be:	f107 030c 	add.w	r3, r7, #12
 80016c2:	4618      	mov	r0, r3
 80016c4:	2102      	movs	r1, #2
 80016c6:	f001 f9d9 	bl	8002a7c <HAL_RCC_ClockConfig>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80016d0:	f000 fa12 	bl	8001af8 <Error_Handler>
  }

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80016d4:	f001 fb64 	bl	8002da0 <HAL_RCC_GetHCLKFreq>
 80016d8:	4602      	mov	r2, r0
 80016da:	4b0b      	ldr	r3, [pc, #44]	; (8001708 <SystemClock_Config+0xd8>)
 80016dc:	fba3 1302 	umull	r1, r3, r3, r2
 80016e0:	099b      	lsrs	r3, r3, #6
 80016e2:	4618      	mov	r0, r3
 80016e4:	f001 fe76 	bl	80033d4 <HAL_SYSTICK_Config>

  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80016e8:	2004      	movs	r0, #4
 80016ea:	f001 fe7f 	bl	80033ec <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80016ee:	f04f 30ff 	mov.w	r0, #4294967295
 80016f2:	2100      	movs	r1, #0
 80016f4:	2200      	movs	r2, #0
 80016f6:	f001 fe43 	bl	8003380 <HAL_NVIC_SetPriority>
}
 80016fa:	3750      	adds	r7, #80	; 0x50
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	40023800 	.word	0x40023800
 8001704:	40007000 	.word	0x40007000
 8001708:	10624dd3 	.word	0x10624dd3

0800170c <MX_USART1_UART_Init>:

/* USART1 init function */
static void MX_USART1_UART_Init(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001710:	4b10      	ldr	r3, [pc, #64]	; (8001754 <MX_USART1_UART_Init+0x48>)
 8001712:	4a11      	ldr	r2, [pc, #68]	; (8001758 <MX_USART1_UART_Init+0x4c>)
 8001714:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001716:	4b0f      	ldr	r3, [pc, #60]	; (8001754 <MX_USART1_UART_Init+0x48>)
 8001718:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800171c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800171e:	4b0d      	ldr	r3, [pc, #52]	; (8001754 <MX_USART1_UART_Init+0x48>)
 8001720:	2200      	movs	r2, #0
 8001722:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001724:	4b0b      	ldr	r3, [pc, #44]	; (8001754 <MX_USART1_UART_Init+0x48>)
 8001726:	2200      	movs	r2, #0
 8001728:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800172a:	4b0a      	ldr	r3, [pc, #40]	; (8001754 <MX_USART1_UART_Init+0x48>)
 800172c:	2200      	movs	r2, #0
 800172e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001730:	4b08      	ldr	r3, [pc, #32]	; (8001754 <MX_USART1_UART_Init+0x48>)
 8001732:	220c      	movs	r2, #12
 8001734:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001736:	4b07      	ldr	r3, [pc, #28]	; (8001754 <MX_USART1_UART_Init+0x48>)
 8001738:	2200      	movs	r2, #0
 800173a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800173c:	4b05      	ldr	r3, [pc, #20]	; (8001754 <MX_USART1_UART_Init+0x48>)
 800173e:	2200      	movs	r2, #0
 8001740:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001742:	4804      	ldr	r0, [pc, #16]	; (8001754 <MX_USART1_UART_Init+0x48>)
 8001744:	f000 fa4e 	bl	8001be4 <HAL_UART_Init>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800174e:	f000 f9d3 	bl	8001af8 <Error_Handler>
  }

}
 8001752:	bd80      	pop	{r7, pc}
 8001754:	200000d4 	.word	0x200000d4
 8001758:	40011000 	.word	0x40011000

0800175c <MX_USART6_UART_Init>:

/* USART6 init function */
static void MX_USART6_UART_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0

  huart6.Instance = USART6;
 8001760:	4b10      	ldr	r3, [pc, #64]	; (80017a4 <MX_USART6_UART_Init+0x48>)
 8001762:	4a11      	ldr	r2, [pc, #68]	; (80017a8 <MX_USART6_UART_Init+0x4c>)
 8001764:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001766:	4b0f      	ldr	r3, [pc, #60]	; (80017a4 <MX_USART6_UART_Init+0x48>)
 8001768:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800176c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800176e:	4b0d      	ldr	r3, [pc, #52]	; (80017a4 <MX_USART6_UART_Init+0x48>)
 8001770:	2200      	movs	r2, #0
 8001772:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001774:	4b0b      	ldr	r3, [pc, #44]	; (80017a4 <MX_USART6_UART_Init+0x48>)
 8001776:	2200      	movs	r2, #0
 8001778:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800177a:	4b0a      	ldr	r3, [pc, #40]	; (80017a4 <MX_USART6_UART_Init+0x48>)
 800177c:	2200      	movs	r2, #0
 800177e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001780:	4b08      	ldr	r3, [pc, #32]	; (80017a4 <MX_USART6_UART_Init+0x48>)
 8001782:	220c      	movs	r2, #12
 8001784:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001786:	4b07      	ldr	r3, [pc, #28]	; (80017a4 <MX_USART6_UART_Init+0x48>)
 8001788:	2200      	movs	r2, #0
 800178a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800178c:	4b05      	ldr	r3, [pc, #20]	; (80017a4 <MX_USART6_UART_Init+0x48>)
 800178e:	2200      	movs	r2, #0
 8001790:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001792:	4804      	ldr	r0, [pc, #16]	; (80017a4 <MX_USART6_UART_Init+0x48>)
 8001794:	f000 fa26 	bl	8001be4 <HAL_UART_Init>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800179e:	f000 f9ab 	bl	8001af8 <Error_Handler>
  }

}
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	20000114 	.word	0x20000114
 80017a8:	40011400 	.word	0x40011400

080017ac <MX_GPIO_Init>:
        * EXTI
     PA2   ------> USART2_TX
     PA3   ------> USART2_RX
*/
static void MX_GPIO_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b08a      	sub	sp, #40	; 0x28
 80017b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017b2:	2300      	movs	r3, #0
 80017b4:	613b      	str	r3, [r7, #16]
 80017b6:	4b5d      	ldr	r3, [pc, #372]	; (800192c <MX_GPIO_Init+0x180>)
 80017b8:	4a5c      	ldr	r2, [pc, #368]	; (800192c <MX_GPIO_Init+0x180>)
 80017ba:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80017bc:	f042 0204 	orr.w	r2, r2, #4
 80017c0:	631a      	str	r2, [r3, #48]	; 0x30
 80017c2:	4b5a      	ldr	r3, [pc, #360]	; (800192c <MX_GPIO_Init+0x180>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	f003 0304 	and.w	r3, r3, #4
 80017ca:	613b      	str	r3, [r7, #16]
 80017cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017ce:	2300      	movs	r3, #0
 80017d0:	60fb      	str	r3, [r7, #12]
 80017d2:	4b56      	ldr	r3, [pc, #344]	; (800192c <MX_GPIO_Init+0x180>)
 80017d4:	4a55      	ldr	r2, [pc, #340]	; (800192c <MX_GPIO_Init+0x180>)
 80017d6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80017d8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80017dc:	631a      	str	r2, [r3, #48]	; 0x30
 80017de:	4b53      	ldr	r3, [pc, #332]	; (800192c <MX_GPIO_Init+0x180>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017e6:	60fb      	str	r3, [r7, #12]
 80017e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	60bb      	str	r3, [r7, #8]
 80017ee:	4b4f      	ldr	r3, [pc, #316]	; (800192c <MX_GPIO_Init+0x180>)
 80017f0:	4a4e      	ldr	r2, [pc, #312]	; (800192c <MX_GPIO_Init+0x180>)
 80017f2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80017f4:	f042 0201 	orr.w	r2, r2, #1
 80017f8:	631a      	str	r2, [r3, #48]	; 0x30
 80017fa:	4b4c      	ldr	r3, [pc, #304]	; (800192c <MX_GPIO_Init+0x180>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fe:	f003 0301 	and.w	r3, r3, #1
 8001802:	60bb      	str	r3, [r7, #8]
 8001804:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001806:	2300      	movs	r3, #0
 8001808:	607b      	str	r3, [r7, #4]
 800180a:	4b48      	ldr	r3, [pc, #288]	; (800192c <MX_GPIO_Init+0x180>)
 800180c:	4a47      	ldr	r2, [pc, #284]	; (800192c <MX_GPIO_Init+0x180>)
 800180e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001810:	f042 0202 	orr.w	r2, r2, #2
 8001814:	631a      	str	r2, [r3, #48]	; 0x30
 8001816:	4b45      	ldr	r3, [pc, #276]	; (800192c <MX_GPIO_Init+0x180>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	f003 0302 	and.w	r3, r3, #2
 800181e:	607b      	str	r3, [r7, #4]
 8001820:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001822:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001826:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001828:	4b41      	ldr	r3, [pc, #260]	; (8001930 <MX_GPIO_Init+0x184>)
 800182a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182c:	2300      	movs	r3, #0
 800182e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001830:	f107 0314 	add.w	r3, r7, #20
 8001834:	483f      	ldr	r0, [pc, #252]	; (8001934 <MX_GPIO_Init+0x188>)
 8001836:	4619      	mov	r1, r3
 8001838:	f001 fb02 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pins : MAAux_Pin MA0_Pin MA1_Pin MA2_Pin */
  GPIO_InitStruct.Pin = MAAux_Pin|MA0_Pin|MA1_Pin|MA2_Pin;
 800183c:	230f      	movs	r3, #15
 800183e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001840:	4b3d      	ldr	r3, [pc, #244]	; (8001938 <MX_GPIO_Init+0x18c>)
 8001842:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001844:	2302      	movs	r3, #2
 8001846:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001848:	f107 0314 	add.w	r3, r7, #20
 800184c:	4839      	ldr	r0, [pc, #228]	; (8001934 <MX_GPIO_Init+0x188>)
 800184e:	4619      	mov	r1, r3
 8001850:	f001 faf6 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001854:	230c      	movs	r3, #12
 8001856:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001858:	2302      	movs	r3, #2
 800185a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185c:	2300      	movs	r3, #0
 800185e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001860:	2303      	movs	r3, #3
 8001862:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001864:	2307      	movs	r3, #7
 8001866:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001868:	f107 0314 	add.w	r3, r7, #20
 800186c:	4833      	ldr	r0, [pc, #204]	; (800193c <MX_GPIO_Init+0x190>)
 800186e:	4619      	mov	r1, r3
 8001870:	f001 fae6 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001874:	2320      	movs	r3, #32
 8001876:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001878:	2301      	movs	r3, #1
 800187a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187c:	2300      	movs	r3, #0
 800187e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001880:	2300      	movs	r3, #0
 8001882:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001884:	f107 0314 	add.w	r3, r7, #20
 8001888:	482c      	ldr	r0, [pc, #176]	; (800193c <MX_GPIO_Init+0x190>)
 800188a:	4619      	mov	r1, r3
 800188c:	f001 fad8 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_M2_Pin STEP_M2_Pin DIR_M4_Pin RESET_M2_Pin 
                           STEP_M1_Pin DIR_M1_Pin */
  GPIO_InitStruct.Pin = DIR_M2_Pin|STEP_M2_Pin|DIR_M4_Pin|RESET_M2_Pin 
 8001890:	f44f 53de 	mov.w	r3, #7104	; 0x1bc0
 8001894:	617b      	str	r3, [r7, #20]
                          |STEP_M1_Pin|DIR_M1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001896:	2301      	movs	r3, #1
 8001898:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800189a:	2302      	movs	r3, #2
 800189c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800189e:	2300      	movs	r3, #0
 80018a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a2:	f107 0314 	add.w	r3, r7, #20
 80018a6:	4825      	ldr	r0, [pc, #148]	; (800193c <MX_GPIO_Init+0x190>)
 80018a8:	4619      	mov	r1, r3
 80018aa:	f001 fac9 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pins : STEP_M4_Pin RESET_M1_Pin RESET_M3_Pin STEP_M3_Pin 
                           DIR_M3_Pin RESET_M4_Pin */
  GPIO_InitStruct.Pin = STEP_M4_Pin|RESET_M1_Pin|RESET_M3_Pin|STEP_M3_Pin 
 80018ae:	f24f 4310 	movw	r3, #62480	; 0xf410
 80018b2:	617b      	str	r3, [r7, #20]
                          |DIR_M3_Pin|RESET_M4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b4:	2301      	movs	r3, #1
 80018b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018b8:	2302      	movs	r3, #2
 80018ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018bc:	2300      	movs	r3, #0
 80018be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c0:	f107 0314 	add.w	r3, r7, #20
 80018c4:	481e      	ldr	r0, [pc, #120]	; (8001940 <MX_GPIO_Init+0x194>)
 80018c6:	4619      	mov	r1, r3
 80018c8:	f001 faba 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|DIR_M2_Pin|STEP_M2_Pin|DIR_M4_Pin 
 80018cc:	481b      	ldr	r0, [pc, #108]	; (800193c <MX_GPIO_Init+0x190>)
 80018ce:	f44f 51df 	mov.w	r1, #7136	; 0x1be0
 80018d2:	2200      	movs	r2, #0
 80018d4:	f001 fc36 	bl	8003144 <HAL_GPIO_WritePin>
                          |RESET_M2_Pin|STEP_M1_Pin|DIR_M1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, STEP_M4_Pin|RESET_M1_Pin|RESET_M3_Pin|STEP_M3_Pin 
 80018d8:	4819      	ldr	r0, [pc, #100]	; (8001940 <MX_GPIO_Init+0x194>)
 80018da:	f24f 4110 	movw	r1, #62480	; 0xf410
 80018de:	2200      	movs	r2, #0
 80018e0:	f001 fc30 	bl	8003144 <HAL_GPIO_WritePin>
                          |DIR_M3_Pin|RESET_M4_Pin, GPIO_PIN_RESET);

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80018e4:	2006      	movs	r0, #6
 80018e6:	2100      	movs	r1, #0
 80018e8:	2200      	movs	r2, #0
 80018ea:	f001 fd49 	bl	8003380 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80018ee:	2006      	movs	r0, #6
 80018f0:	f001 fd62 	bl	80033b8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80018f4:	2007      	movs	r0, #7
 80018f6:	2100      	movs	r1, #0
 80018f8:	2200      	movs	r2, #0
 80018fa:	f001 fd41 	bl	8003380 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80018fe:	2007      	movs	r0, #7
 8001900:	f001 fd5a 	bl	80033b8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001904:	2008      	movs	r0, #8
 8001906:	2100      	movs	r1, #0
 8001908:	2200      	movs	r2, #0
 800190a:	f001 fd39 	bl	8003380 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800190e:	2008      	movs	r0, #8
 8001910:	f001 fd52 	bl	80033b8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001914:	2009      	movs	r0, #9
 8001916:	2100      	movs	r1, #0
 8001918:	2200      	movs	r2, #0
 800191a:	f001 fd31 	bl	8003380 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800191e:	2009      	movs	r0, #9
 8001920:	f001 fd4a 	bl	80033b8 <HAL_NVIC_EnableIRQ>

}
 8001924:	3728      	adds	r7, #40	; 0x28
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	40023800 	.word	0x40023800
 8001930:	10120000 	.word	0x10120000
 8001934:	40020800 	.word	0x40020800
 8001938:	10110000 	.word	0x10110000
 800193c:	40020000 	.word	0x40020000
 8001940:	40020400 	.word	0x40020400

08001944 <sendMotorsToStart>:
  * @brief  Manda todos los motores a su posicin inicial
  * @param  none
  * @retval none
  */
void sendMotorsToStart()
{
 8001944:	b598      	push	{r3, r4, r7, lr}
 8001946:	af00      	add	r7, sp, #0
	for (i=0; i<nplayers ; i++)
 8001948:	4b1a      	ldr	r3, [pc, #104]	; (80019b4 <sendMotorsToStart+0x70>)
 800194a:	2200      	movs	r2, #0
 800194c:	701a      	strb	r2, [r3, #0]
 800194e:	e029      	b.n	80019a4 <sendMotorsToStart+0x60>
	{
		if (pointPlayers[i] > MAXPOINTS )
 8001950:	4b18      	ldr	r3, [pc, #96]	; (80019b4 <sendMotorsToStart+0x70>)
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	4a18      	ldr	r2, [pc, #96]	; (80019b8 <sendMotorsToStart+0x74>)
 8001956:	5cd3      	ldrb	r3, [r2, r3]
 8001958:	2b46      	cmp	r3, #70	; 0x46
 800195a:	d904      	bls.n	8001966 <sendMotorsToStart+0x22>
		{
			pointPlayers[i] = MAXPOINTS;
 800195c:	4b15      	ldr	r3, [pc, #84]	; (80019b4 <sendMotorsToStart+0x70>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	4a15      	ldr	r2, [pc, #84]	; (80019b8 <sendMotorsToStart+0x74>)
 8001962:	2146      	movs	r1, #70	; 0x46
 8001964:	54d1      	strb	r1, [r2, r3]
		}
		changeDir(i+1);
 8001966:	4b13      	ldr	r3, [pc, #76]	; (80019b4 <sendMotorsToStart+0x70>)
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	3301      	adds	r3, #1
 800196c:	b2db      	uxtb	r3, r3
 800196e:	4618      	mov	r0, r3
 8001970:	f7ff fadc 	bl	8000f2c <changeDir>
		moveMotorDistance((i+1), pointPlayers[i]);
 8001974:	4b0f      	ldr	r3, [pc, #60]	; (80019b4 <sendMotorsToStart+0x70>)
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	3301      	adds	r3, #1
 800197a:	b2dc      	uxtb	r4, r3
 800197c:	4b0d      	ldr	r3, [pc, #52]	; (80019b4 <sendMotorsToStart+0x70>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	4a0d      	ldr	r2, [pc, #52]	; (80019b8 <sendMotorsToStart+0x74>)
 8001982:	5cd3      	ldrb	r3, [r2, r3]
 8001984:	4618      	mov	r0, r3
 8001986:	f7fe fd69 	bl	800045c <__aeabi_ui2d>
 800198a:	4602      	mov	r2, r0
 800198c:	460b      	mov	r3, r1
 800198e:	4620      	mov	r0, r4
 8001990:	ec43 2b10 	vmov	d0, r2, r3
 8001994:	f7ff fafc 	bl	8000f90 <moveMotorDistance>
  * @param  none
  * @retval none
  */
void sendMotorsToStart()
{
	for (i=0; i<nplayers ; i++)
 8001998:	4b06      	ldr	r3, [pc, #24]	; (80019b4 <sendMotorsToStart+0x70>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	3301      	adds	r3, #1
 800199e:	b2da      	uxtb	r2, r3
 80019a0:	4b04      	ldr	r3, [pc, #16]	; (80019b4 <sendMotorsToStart+0x70>)
 80019a2:	701a      	strb	r2, [r3, #0]
 80019a4:	4b03      	ldr	r3, [pc, #12]	; (80019b4 <sendMotorsToStart+0x70>)
 80019a6:	781a      	ldrb	r2, [r3, #0]
 80019a8:	4b04      	ldr	r3, [pc, #16]	; (80019bc <sendMotorsToStart+0x78>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d3cf      	bcc.n	8001950 <sendMotorsToStart+0xc>
			pointPlayers[i] = MAXPOINTS;
		}
		changeDir(i+1);
		moveMotorDistance((i+1), pointPlayers[i]);
	}
}//sendMotorsToStart
 80019b0:	bd98      	pop	{r3, r4, r7, pc}
 80019b2:	bf00      	nop
 80019b4:	200000d2 	.word	0x200000d2
 80019b8:	200000b0 	.word	0x200000b0
 80019bc:	200000ad 	.word	0x200000ad

080019c0 <deInitVariables>:

void deInitVariables()
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
	  for (i=0 ; i< LENGTH ; i++)
 80019c4:	4b3e      	ldr	r3, [pc, #248]	; (8001ac0 <deInitVariables+0x100>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	701a      	strb	r2, [r3, #0]
 80019ca:	e00f      	b.n	80019ec <deInitVariables+0x2c>
	  {
		  FPlayer_Buffer[i] = ' ';
 80019cc:	4b3c      	ldr	r3, [pc, #240]	; (8001ac0 <deInitVariables+0x100>)
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	4a3c      	ldr	r2, [pc, #240]	; (8001ac4 <deInitVariables+0x104>)
 80019d2:	2120      	movs	r1, #32
 80019d4:	54d1      	strb	r1, [r2, r3]
		  RF_Buffer[i] = ' ';
 80019d6:	4b3a      	ldr	r3, [pc, #232]	; (8001ac0 <deInitVariables+0x100>)
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	4a3b      	ldr	r2, [pc, #236]	; (8001ac8 <deInitVariables+0x108>)
 80019dc:	2120      	movs	r1, #32
 80019de:	54d1      	strb	r1, [r2, r3]
	}
}//sendMotorsToStart

void deInitVariables()
{
	  for (i=0 ; i< LENGTH ; i++)
 80019e0:	4b37      	ldr	r3, [pc, #220]	; (8001ac0 <deInitVariables+0x100>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	3301      	adds	r3, #1
 80019e6:	b2da      	uxtb	r2, r3
 80019e8:	4b35      	ldr	r3, [pc, #212]	; (8001ac0 <deInitVariables+0x100>)
 80019ea:	701a      	strb	r2, [r3, #0]
 80019ec:	4b34      	ldr	r3, [pc, #208]	; (8001ac0 <deInitVariables+0x100>)
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	2b09      	cmp	r3, #9
 80019f2:	d9eb      	bls.n	80019cc <deInitVariables+0xc>
	  {
		  FPlayer_Buffer[i] = ' ';
		  RF_Buffer[i] = ' ';
	  }

	  character = '\0';
 80019f4:	4b35      	ldr	r3, [pc, #212]	; (8001acc <deInitVariables+0x10c>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	701a      	strb	r2, [r3, #0]
	  nplayers = 0;
 80019fa:	4b35      	ldr	r3, [pc, #212]	; (8001ad0 <deInitVariables+0x110>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	701a      	strb	r2, [r3, #0]
	  for (i=0 ; i<4 ; i++)
 8001a00:	4b2f      	ldr	r3, [pc, #188]	; (8001ac0 <deInitVariables+0x100>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	701a      	strb	r2, [r3, #0]
 8001a06:	e032      	b.n	8001a6e <deInitVariables+0xae>
	  {
		  pointPlayers[i] = 0;
 8001a08:	4b2d      	ldr	r3, [pc, #180]	; (8001ac0 <deInitVariables+0x100>)
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	4a31      	ldr	r2, [pc, #196]	; (8001ad4 <deInitVariables+0x114>)
 8001a0e:	2100      	movs	r1, #0
 8001a10:	54d1      	strb	r1, [r2, r3]
		  for (j=0 ; j<16 ; j++)
 8001a12:	4b31      	ldr	r3, [pc, #196]	; (8001ad8 <deInitVariables+0x118>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	701a      	strb	r2, [r3, #0]
 8001a18:	e01f      	b.n	8001a5a <deInitVariables+0x9a>
		  {
			  players[i][j] = ' ';
 8001a1a:	4b29      	ldr	r3, [pc, #164]	; (8001ac0 <deInitVariables+0x100>)
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	4619      	mov	r1, r3
 8001a20:	4b2d      	ldr	r3, [pc, #180]	; (8001ad8 <deInitVariables+0x118>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	4a2d      	ldr	r2, [pc, #180]	; (8001adc <deInitVariables+0x11c>)
 8001a26:	0109      	lsls	r1, r1, #4
 8001a28:	440b      	add	r3, r1
 8001a2a:	4413      	add	r3, r2
 8001a2c:	2220      	movs	r2, #32
 8001a2e:	701a      	strb	r2, [r3, #0]
			  if (j == 15)
 8001a30:	4b29      	ldr	r3, [pc, #164]	; (8001ad8 <deInitVariables+0x118>)
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	2b0f      	cmp	r3, #15
 8001a36:	d10a      	bne.n	8001a4e <deInitVariables+0x8e>
			  {
				  players[i][j] = '\0';
 8001a38:	4b21      	ldr	r3, [pc, #132]	; (8001ac0 <deInitVariables+0x100>)
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	4b26      	ldr	r3, [pc, #152]	; (8001ad8 <deInitVariables+0x118>)
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	4a26      	ldr	r2, [pc, #152]	; (8001adc <deInitVariables+0x11c>)
 8001a44:	0109      	lsls	r1, r1, #4
 8001a46:	440b      	add	r3, r1
 8001a48:	4413      	add	r3, r2
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	701a      	strb	r2, [r3, #0]
	  character = '\0';
	  nplayers = 0;
	  for (i=0 ; i<4 ; i++)
	  {
		  pointPlayers[i] = 0;
		  for (j=0 ; j<16 ; j++)
 8001a4e:	4b22      	ldr	r3, [pc, #136]	; (8001ad8 <deInitVariables+0x118>)
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	3301      	adds	r3, #1
 8001a54:	b2da      	uxtb	r2, r3
 8001a56:	4b20      	ldr	r3, [pc, #128]	; (8001ad8 <deInitVariables+0x118>)
 8001a58:	701a      	strb	r2, [r3, #0]
 8001a5a:	4b1f      	ldr	r3, [pc, #124]	; (8001ad8 <deInitVariables+0x118>)
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	2b0f      	cmp	r3, #15
 8001a60:	d9db      	bls.n	8001a1a <deInitVariables+0x5a>
		  RF_Buffer[i] = ' ';
	  }

	  character = '\0';
	  nplayers = 0;
	  for (i=0 ; i<4 ; i++)
 8001a62:	4b17      	ldr	r3, [pc, #92]	; (8001ac0 <deInitVariables+0x100>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	3301      	adds	r3, #1
 8001a68:	b2da      	uxtb	r2, r3
 8001a6a:	4b15      	ldr	r3, [pc, #84]	; (8001ac0 <deInitVariables+0x100>)
 8001a6c:	701a      	strb	r2, [r3, #0]
 8001a6e:	4b14      	ldr	r3, [pc, #80]	; (8001ac0 <deInitVariables+0x100>)
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	2b03      	cmp	r3, #3
 8001a74:	d9c8      	bls.n	8001a08 <deInitVariables+0x48>
			  {
				  players[i][j] = '\0';
			  }
		  }
	  }
	  player_Cnt = 0;
 8001a76:	4b1a      	ldr	r3, [pc, #104]	; (8001ae0 <deInitVariables+0x120>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	701a      	strb	r2, [r3, #0]
	  max = -10;
 8001a7c:	4b19      	ldr	r3, [pc, #100]	; (8001ae4 <deInitVariables+0x124>)
 8001a7e:	f64f 72f6 	movw	r2, #65526	; 0xfff6
 8001a82:	801a      	strh	r2, [r3, #0]
	  flag_Ended = 0;
 8001a84:	4b18      	ldr	r3, [pc, #96]	; (8001ae8 <deInitVariables+0x128>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	701a      	strb	r2, [r3, #0]
	  done = 0;
 8001a8a:	4b18      	ldr	r3, [pc, #96]	; (8001aec <deInitVariables+0x12c>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	701a      	strb	r2, [r3, #0]

	  HAL_GPIO_WritePin(DIR_M1_GPIO_Port, DIR_M1_Pin, GPIO_PIN_RESET);
 8001a90:	4817      	ldr	r0, [pc, #92]	; (8001af0 <deInitVariables+0x130>)
 8001a92:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a96:	2200      	movs	r2, #0
 8001a98:	f001 fb54 	bl	8003144 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DIR_M2_GPIO_Port, DIR_M2_Pin, GPIO_PIN_RESET);
 8001a9c:	4814      	ldr	r0, [pc, #80]	; (8001af0 <deInitVariables+0x130>)
 8001a9e:	2140      	movs	r1, #64	; 0x40
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	f001 fb4f 	bl	8003144 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DIR_M3_GPIO_Port, DIR_M3_Pin, GPIO_PIN_RESET);
 8001aa6:	4813      	ldr	r0, [pc, #76]	; (8001af4 <deInitVariables+0x134>)
 8001aa8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001aac:	2200      	movs	r2, #0
 8001aae:	f001 fb49 	bl	8003144 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DIR_M4_GPIO_Port, DIR_M4_Pin, GPIO_PIN_RESET);
 8001ab2:	480f      	ldr	r0, [pc, #60]	; (8001af0 <deInitVariables+0x130>)
 8001ab4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ab8:	2200      	movs	r2, #0
 8001aba:	f001 fb43 	bl	8003144 <HAL_GPIO_WritePin>
}
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	200000d2 	.word	0x200000d2
 8001ac4:	200000c8 	.word	0x200000c8
 8001ac8:	200000bc 	.word	0x200000bc
 8001acc:	200000ac 	.word	0x200000ac
 8001ad0:	200000ad 	.word	0x200000ad
 8001ad4:	200000b0 	.word	0x200000b0
 8001ad8:	200000b8 	.word	0x200000b8
 8001adc:	20000000 	.word	0x20000000
 8001ae0:	200000ae 	.word	0x200000ae
 8001ae4:	20000080 	.word	0x20000080
 8001ae8:	200000b4 	.word	0x200000b4
 8001aec:	200000b6 	.word	0x200000b6
 8001af0:	40020000 	.word	0x40020000
 8001af4:	40020400 	.word	0x40020400

08001af8 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
  {
  }
 8001afc:	e7fe      	b.n	8001afc <Error_Handler+0x4>
 8001afe:	bf00      	nop

08001b00 <putChr>:
  * 		del buffer distinto.
  * @param	Buff[]: Buffer.
  * @retval none
  */
void putChr(uint8_t Word, uint8_t Indx, uint8_t Buff[])
{
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	460b      	mov	r3, r1
 8001b08:	603a      	str	r2, [r7, #0]
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	71fa      	strb	r2, [r7, #7]
 8001b0e:	71bb      	strb	r3, [r7, #6]
	Buff[Indx] = Word;
 8001b10:	79bb      	ldrb	r3, [r7, #6]
 8001b12:	683a      	ldr	r2, [r7, #0]
 8001b14:	4413      	add	r3, r2
 8001b16:	79fa      	ldrb	r2, [r7, #7]
 8001b18:	701a      	strb	r2, [r3, #0]
}//putChr
 8001b1a:	370c      	adds	r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr

08001b24 <buildCommand>:
  * @param  Word: Byte de informacin que se desea indexar en el buffer.
  * @param	Buff[]: Buffer.
  * @retval none
  */
void buildCommand(uint8_t Word, uint16_t Param, uint8_t Buff[])
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b084      	sub	sp, #16
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	460b      	mov	r3, r1
 8001b2c:	603a      	str	r2, [r7, #0]
 8001b2e:	4602      	mov	r2, r0
 8001b30:	71fa      	strb	r2, [r7, #7]
 8001b32:	80bb      	strh	r3, [r7, #4]
	uint16_t xorsum = 0;
 8001b34:	2300      	movs	r3, #0
 8001b36:	81fb      	strh	r3, [r7, #14]
	uint8_t i;

	putChr(STARTBYTE, 0, Buff);
 8001b38:	207e      	movs	r0, #126	; 0x7e
 8001b3a:	2100      	movs	r1, #0
 8001b3c:	683a      	ldr	r2, [r7, #0]
 8001b3e:	f7ff ffdf 	bl	8001b00 <putChr>
	putChr(VERSIONBYTE, 1, Buff);
 8001b42:	20ff      	movs	r0, #255	; 0xff
 8001b44:	2101      	movs	r1, #1
 8001b46:	683a      	ldr	r2, [r7, #0]
 8001b48:	f7ff ffda 	bl	8001b00 <putChr>
	putChr(LENGTHBYTE, 2, Buff);
 8001b4c:	2006      	movs	r0, #6
 8001b4e:	2102      	movs	r1, #2
 8001b50:	683a      	ldr	r2, [r7, #0]
 8001b52:	f7ff ffd5 	bl	8001b00 <putChr>
	putChr(Word, 3, Buff);
 8001b56:	79fb      	ldrb	r3, [r7, #7]
 8001b58:	4618      	mov	r0, r3
 8001b5a:	2103      	movs	r1, #3
 8001b5c:	683a      	ldr	r2, [r7, #0]
 8001b5e:	f7ff ffcf 	bl	8001b00 <putChr>
	putChr(FEEDBACKBYTE, 4, Buff);
 8001b62:	2000      	movs	r0, #0
 8001b64:	2104      	movs	r1, #4
 8001b66:	683a      	ldr	r2, [r7, #0]
 8001b68:	f7ff ffca 	bl	8001b00 <putChr>
	putChr((uint8_t)(Param >> 8), 5, Buff);
 8001b6c:	88bb      	ldrh	r3, [r7, #4]
 8001b6e:	0a1b      	lsrs	r3, r3, #8
 8001b70:	b29b      	uxth	r3, r3
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	4618      	mov	r0, r3
 8001b76:	2105      	movs	r1, #5
 8001b78:	683a      	ldr	r2, [r7, #0]
 8001b7a:	f7ff ffc1 	bl	8001b00 <putChr>
	putChr((uint8_t)(Param & 0x00ff), 6, Buff);
 8001b7e:	88bb      	ldrh	r3, [r7, #4]
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	4618      	mov	r0, r3
 8001b84:	2106      	movs	r1, #6
 8001b86:	683a      	ldr	r2, [r7, #0]
 8001b88:	f7ff ffba 	bl	8001b00 <putChr>

	for(i=1;i<7;i++)						//CHECKSUM = 0 -(VERSIONBYTE + LENGTHBYTE + COMMAND
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	737b      	strb	r3, [r7, #13]
 8001b90:	e00a      	b.n	8001ba8 <buildCommand+0x84>
	{										// + FDBCK + PARAM_MSB + PARAM_LSB) =0xHHhh
		xorsum = xorsum + Buff[i];
 8001b92:	7b7b      	ldrb	r3, [r7, #13]
 8001b94:	683a      	ldr	r2, [r7, #0]
 8001b96:	4413      	add	r3, r2
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	89fb      	ldrh	r3, [r7, #14]
 8001b9e:	4413      	add	r3, r2
 8001ba0:	81fb      	strh	r3, [r7, #14]
	putChr(Word, 3, Buff);
	putChr(FEEDBACKBYTE, 4, Buff);
	putChr((uint8_t)(Param >> 8), 5, Buff);
	putChr((uint8_t)(Param & 0x00ff), 6, Buff);

	for(i=1;i<7;i++)						//CHECKSUM = 0 -(VERSIONBYTE + LENGTHBYTE + COMMAND
 8001ba2:	7b7b      	ldrb	r3, [r7, #13]
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	737b      	strb	r3, [r7, #13]
 8001ba8:	7b7b      	ldrb	r3, [r7, #13]
 8001baa:	2b06      	cmp	r3, #6
 8001bac:	d9f1      	bls.n	8001b92 <buildCommand+0x6e>
	{										// + FDBCK + PARAM_MSB + PARAM_LSB) =0xHHhh
		xorsum = xorsum + Buff[i];
	}
	xorsum = 0 - xorsum;
 8001bae:	89fb      	ldrh	r3, [r7, #14]
 8001bb0:	425b      	negs	r3, r3
 8001bb2:	81fb      	strh	r3, [r7, #14]

	putChr((uint8_t)(xorsum >> 8), 7, Buff);
 8001bb4:	89fb      	ldrh	r3, [r7, #14]
 8001bb6:	0a1b      	lsrs	r3, r3, #8
 8001bb8:	b29b      	uxth	r3, r3
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	2107      	movs	r1, #7
 8001bc0:	683a      	ldr	r2, [r7, #0]
 8001bc2:	f7ff ff9d 	bl	8001b00 <putChr>
	putChr((uint8_t)(xorsum & 0x00ff), 8, Buff);
 8001bc6:	89fb      	ldrh	r3, [r7, #14]
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	4618      	mov	r0, r3
 8001bcc:	2108      	movs	r1, #8
 8001bce:	683a      	ldr	r2, [r7, #0]
 8001bd0:	f7ff ff96 	bl	8001b00 <putChr>
	putChr(ENDBYTE, 9, Buff);
 8001bd4:	20ef      	movs	r0, #239	; 0xef
 8001bd6:	2109      	movs	r1, #9
 8001bd8:	683a      	ldr	r2, [r7, #0]
 8001bda:	f7ff ff91 	bl	8001b00 <putChr>
}//buildCommand
 8001bde:	3710      	adds	r7, #16
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d101      	bne.n	8001bf6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e03f      	b.n	8001c76 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d106      	bne.n	8001c10 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2200      	movs	r2, #0
 8001c06:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f7fe ff78 	bl	8000b00 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2224      	movs	r2, #36	; 0x24
 8001c14:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	6812      	ldr	r2, [r2, #0]
 8001c20:	68d2      	ldr	r2, [r2, #12]
 8001c22:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001c26:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	f000 faf3 	bl	8002214 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	687a      	ldr	r2, [r7, #4]
 8001c34:	6812      	ldr	r2, [r2, #0]
 8001c36:	6912      	ldr	r2, [r2, #16]
 8001c38:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001c3c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	6812      	ldr	r2, [r2, #0]
 8001c46:	6952      	ldr	r2, [r2, #20]
 8001c48:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001c4c:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	687a      	ldr	r2, [r7, #4]
 8001c54:	6812      	ldr	r2, [r2, #0]
 8001c56:	68d2      	ldr	r2, [r2, #12]
 8001c58:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001c5c:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2200      	movs	r2, #0
 8001c62:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2220      	movs	r2, #32
 8001c68:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2220      	movs	r2, #32
 8001c70:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8001c74:	2300      	movs	r3, #0
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop

08001c80 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b085      	sub	sp, #20
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	4613      	mov	r3, r2
 8001c8c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	2b20      	cmp	r3, #32
 8001c98:	d130      	bne.n	8001cfc <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL ) || (Size == 0U)) 
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d002      	beq.n	8001ca6 <HAL_UART_Transmit_IT+0x26>
 8001ca0:	88fb      	ldrh	r3, [r7, #6]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d101      	bne.n	8001caa <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e029      	b.n	8001cfe <HAL_UART_Transmit_IT+0x7e>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d101      	bne.n	8001cb8 <HAL_UART_Transmit_IT+0x38>
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	e022      	b.n	8001cfe <HAL_UART_Transmit_IT+0x7e>
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	2201      	movs	r2, #1
 8001cbc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pTxBuffPtr = pData;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	68ba      	ldr	r2, [r7, #8]
 8001cc4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	88fa      	ldrh	r2, [r7, #6]
 8001cca:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	88fa      	ldrh	r2, [r7, #6]
 8001cd0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	2221      	movs	r2, #33	; 0x21
 8001cdc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	68fa      	ldr	r2, [r7, #12]
 8001cee:	6812      	ldr	r2, [r2, #0]
 8001cf0:	68d2      	ldr	r2, [r2, #12]
 8001cf2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001cf6:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	e000      	b.n	8001cfe <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;   
 8001cfc:	2302      	movs	r3, #2
  }
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3714      	adds	r7, #20
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop

08001d0c <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b085      	sub	sp, #20
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	60f8      	str	r0, [r7, #12]
 8001d14:	60b9      	str	r1, [r7, #8]
 8001d16:	4613      	mov	r3, r2
 8001d18:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	2b20      	cmp	r3, #32
 8001d24:	d140      	bne.n	8001da8 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL ) || (Size == 0U)) 
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d002      	beq.n	8001d32 <HAL_UART_Receive_IT+0x26>
 8001d2c:	88fb      	ldrh	r3, [r7, #6]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d101      	bne.n	8001d36 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e039      	b.n	8001daa <HAL_UART_Receive_IT+0x9e>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d101      	bne.n	8001d44 <HAL_UART_Receive_IT+0x38>
 8001d40:	2302      	movs	r3, #2
 8001d42:	e032      	b.n	8001daa <HAL_UART_Receive_IT+0x9e>
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	2201      	movs	r2, #1
 8001d48:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	68ba      	ldr	r2, [r7, #8]
 8001d50:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	88fa      	ldrh	r2, [r7, #6]
 8001d56:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	88fa      	ldrh	r2, [r7, #6]
 8001d5c:	85da      	strh	r2, [r3, #46]	; 0x2e
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	2200      	movs	r2, #0
 8001d62:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	2222      	movs	r2, #34	; 0x22
 8001d68:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	68fa      	ldr	r2, [r7, #12]
 8001d7a:	6812      	ldr	r2, [r2, #0]
 8001d7c:	68d2      	ldr	r2, [r2, #12]
 8001d7e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d82:	60da      	str	r2, [r3, #12]
    
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	68fa      	ldr	r2, [r7, #12]
 8001d8a:	6812      	ldr	r2, [r2, #0]
 8001d8c:	6952      	ldr	r2, [r2, #20]
 8001d8e:	f042 0201 	orr.w	r2, r2, #1
 8001d92:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
     SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	68fa      	ldr	r2, [r7, #12]
 8001d9a:	6812      	ldr	r2, [r2, #0]
 8001d9c:	68d2      	ldr	r2, [r2, #12]
 8001d9e:	f042 0220 	orr.w	r2, r2, #32
 8001da2:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 8001da4:	2300      	movs	r3, #0
 8001da6:	e000      	b.n	8001daa <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY; 
 8001da8:	2302      	movs	r3, #2
  }
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	3714      	adds	r7, #20
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop

08001db8 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b088      	sub	sp, #32
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	68db      	ldr	r3, [r3, #12]
 8001dce:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	695b      	ldr	r3, [r3, #20]
 8001dd6:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001de0:	69fb      	ldr	r3, [r7, #28]
 8001de2:	f003 030f 	and.w	r3, r3, #15
 8001de6:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d10d      	bne.n	8001e0a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	f003 0320 	and.w	r3, r3, #32
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d008      	beq.n	8001e0a <HAL_UART_IRQHandler+0x52>
 8001df8:	69bb      	ldr	r3, [r7, #24]
 8001dfa:	f003 0320 	and.w	r3, r3, #32
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d003      	beq.n	8001e0a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	f000 f98c 	bl	8002120 <UART_Receive_IT>
      return;
 8001e08:	e0c6      	b.n	8001f98 <HAL_UART_IRQHandler+0x1e0>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && ((cr3its & (USART_CR3_EIE | USART_CR1_PEIE)) != RESET))
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	f000 80a7 	beq.w	8001f60 <HAL_UART_IRQHandler+0x1a8>
 8001e12:	697a      	ldr	r2, [r7, #20]
 8001e14:	f240 1301 	movw	r3, #257	; 0x101
 8001e18:	4013      	ands	r3, r2
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	f000 80a0 	beq.w	8001f60 <HAL_UART_IRQHandler+0x1a8>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001e20:	69fb      	ldr	r3, [r7, #28]
 8001e22:	f003 0301 	and.w	r3, r3, #1
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d00a      	beq.n	8001e40 <HAL_UART_IRQHandler+0x88>
 8001e2a:	69bb      	ldr	r3, [r7, #24]
 8001e2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d005      	beq.n	8001e40 <HAL_UART_IRQHandler+0x88>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e38:	f043 0201 	orr.w	r2, r3, #1
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	f003 0304 	and.w	r3, r3, #4
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d00a      	beq.n	8001e60 <HAL_UART_IRQHandler+0xa8>
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	f003 0301 	and.w	r3, r3, #1
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d005      	beq.n	8001e60 <HAL_UART_IRQHandler+0xa8>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e58:	f043 0202 	orr.w	r2, r3, #2
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	f003 0302 	and.w	r3, r3, #2
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d00a      	beq.n	8001e80 <HAL_UART_IRQHandler+0xc8>
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	f003 0301 	and.w	r3, r3, #1
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d005      	beq.n	8001e80 <HAL_UART_IRQHandler+0xc8>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e78:	f043 0204 	orr.w	r2, r3, #4
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	f003 0308 	and.w	r3, r3, #8
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d00a      	beq.n	8001ea0 <HAL_UART_IRQHandler+0xe8>
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	f003 0301 	and.w	r3, r3, #1
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d005      	beq.n	8001ea0 <HAL_UART_IRQHandler+0xe8>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e98:	f043 0208 	orr.w	r2, r3, #8
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d05a      	beq.n	8001f5e <HAL_UART_IRQHandler+0x1a6>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001ea8:	69fb      	ldr	r3, [r7, #28]
 8001eaa:	f003 0320 	and.w	r3, r3, #32
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d007      	beq.n	8001ec2 <HAL_UART_IRQHandler+0x10a>
 8001eb2:	69bb      	ldr	r3, [r7, #24]
 8001eb4:	f003 0320 	and.w	r3, r3, #32
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d002      	beq.n	8001ec2 <HAL_UART_IRQHandler+0x10a>
      {
        UART_Receive_IT(huart);
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f000 f92f 	bl	8002120 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	695b      	ldr	r3, [r3, #20]
 8001ec8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	bf0c      	ite	eq
 8001ed0:	2300      	moveq	r3, #0
 8001ed2:	2301      	movne	r3, #1
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001edc:	f003 0308 	and.w	r3, r3, #8
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d102      	bne.n	8001eea <HAL_UART_IRQHandler+0x132>
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d032      	beq.n	8001f50 <HAL_UART_IRQHandler+0x198>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f000 f878 	bl	8001fe0 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	695b      	ldr	r3, [r3, #20]
 8001ef6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d023      	beq.n	8001f46 <HAL_UART_IRQHandler+0x18e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	687a      	ldr	r2, [r7, #4]
 8001f04:	6812      	ldr	r2, [r2, #0]
 8001f06:	6952      	ldr	r2, [r2, #20]
 8001f08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f0c:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d013      	beq.n	8001f3e <HAL_UART_IRQHandler+0x186>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f1a:	4a21      	ldr	r2, [pc, #132]	; (8001fa0 <HAL_UART_IRQHandler+0x1e8>)
 8001f1c:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f22:	4618      	mov	r0, r3
 8001f24:	f001 f938 	bl	8003198 <HAL_DMA_Abort_IT>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d00f      	beq.n	8001f4e <HAL_UART_IRQHandler+0x196>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001f38:	4610      	mov	r0, r2
 8001f3a:	4798      	blx	r3
 8001f3c:	e007      	b.n	8001f4e <HAL_UART_IRQHandler+0x196>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f000 f844 	bl	8001fcc <HAL_UART_ErrorCallback>
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f44:	e00b      	b.n	8001f5e <HAL_UART_IRQHandler+0x1a6>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8001f46:	6878      	ldr	r0, [r7, #4]
 8001f48:	f000 f840 	bl	8001fcc <HAL_UART_ErrorCallback>
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f4c:	e007      	b.n	8001f5e <HAL_UART_IRQHandler+0x1a6>
 8001f4e:	e006      	b.n	8001f5e <HAL_UART_IRQHandler+0x1a6>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	f000 f83b 	bl	8001fcc <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8001f5c:	e01c      	b.n	8001f98 <HAL_UART_IRQHandler+0x1e0>
 8001f5e:	e01b      	b.n	8001f98 <HAL_UART_IRQHandler+0x1e0>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001f60:	69fb      	ldr	r3, [r7, #28]
 8001f62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d008      	beq.n	8001f7c <HAL_UART_IRQHandler+0x1c4>
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d003      	beq.n	8001f7c <HAL_UART_IRQHandler+0x1c4>
  {
    UART_Transmit_IT(huart);
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	f000 f865 	bl	8002044 <UART_Transmit_IT>
    return;
 8001f7a:	e00d      	b.n	8001f98 <HAL_UART_IRQHandler+0x1e0>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001f7c:	69fb      	ldr	r3, [r7, #28]
 8001f7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d008      	beq.n	8001f98 <HAL_UART_IRQHandler+0x1e0>
 8001f86:	69bb      	ldr	r3, [r7, #24]
 8001f88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d003      	beq.n	8001f98 <HAL_UART_IRQHandler+0x1e0>
  {
    UART_EndTransmit_IT(huart);
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	f000 f8ad 	bl	80020f0 <UART_EndTransmit_IT>
    return;
 8001f96:	bf00      	nop
  }
}
 8001f98:	3720      	adds	r7, #32
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	0800201d 	.word	0x0800201d

08001fa4 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b083      	sub	sp, #12
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8001fac:	370c      	adds	r7, #12
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop

08001fb8 <HAL_UART_RxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop

08001fcc <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop

08001fe0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	687a      	ldr	r2, [r7, #4]
 8001fee:	6812      	ldr	r2, [r2, #0]
 8001ff0:	68d2      	ldr	r2, [r2, #12]
 8001ff2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001ff6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	6812      	ldr	r2, [r2, #0]
 8002000:	6952      	ldr	r2, [r2, #20]
 8002002:	f022 0201 	bic.w	r2, r2, #1
 8002006:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2220      	movs	r2, #32
 800200c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002010:	370c      	adds	r7, #12
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop

0800201c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002028:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	2200      	movs	r2, #0
 800202e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2200      	movs	r2, #0
 8002034:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8002036:	68f8      	ldr	r0, [r7, #12]
 8002038:	f7ff ffc8 	bl	8001fcc <HAL_UART_ErrorCallback>
}
 800203c:	3710      	adds	r7, #16
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop

08002044 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002044:	b480      	push	{r7}
 8002046:	b085      	sub	sp, #20
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002052:	b2db      	uxtb	r3, r3
 8002054:	2b21      	cmp	r3, #33	; 0x21
 8002056:	d143      	bne.n	80020e0 <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002060:	d119      	bne.n	8002096 <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6a1b      	ldr	r3, [r3, #32]
 8002066:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FFU);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	68fa      	ldr	r2, [r7, #12]
 800206e:	8812      	ldrh	r2, [r2, #0]
 8002070:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002074:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	691b      	ldr	r3, [r3, #16]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d105      	bne.n	800208a <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6a1b      	ldr	r3, [r3, #32]
 8002082:	1c9a      	adds	r2, r3, #2
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	621a      	str	r2, [r3, #32]
 8002088:	e00e      	b.n	80020a8 <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6a1b      	ldr	r3, [r3, #32]
 800208e:	1c5a      	adds	r2, r3, #1
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	621a      	str	r2, [r3, #32]
 8002094:	e008      	b.n	80020a8 <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FFU);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6a1b      	ldr	r3, [r3, #32]
 800209e:	1c58      	adds	r0, r3, #1
 80020a0:	6879      	ldr	r1, [r7, #4]
 80020a2:	6208      	str	r0, [r1, #32]
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80020ac:	3b01      	subs	r3, #1
 80020ae:	b29a      	uxth	r2, r3
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	84da      	strh	r2, [r3, #38]	; 0x26
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d10f      	bne.n	80020dc <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	687a      	ldr	r2, [r7, #4]
 80020c2:	6812      	ldr	r2, [r2, #0]
 80020c4:	68d2      	ldr	r2, [r2, #12]
 80020c6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80020ca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	6812      	ldr	r2, [r2, #0]
 80020d4:	68d2      	ldr	r2, [r2, #12]
 80020d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80020da:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80020dc:	2300      	movs	r3, #0
 80020de:	e000      	b.n	80020e2 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80020e0:	2302      	movs	r3, #2
  }
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3714      	adds	r7, #20
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop

080020f0 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	6812      	ldr	r2, [r2, #0]
 8002100:	68d2      	ldr	r2, [r2, #12]
 8002102:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002106:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2220      	movs	r2, #32
 800210c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 8002110:	6878      	ldr	r0, [r7, #4]
 8002112:	f7ff ff47 	bl	8001fa4 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8002116:	2300      	movs	r3, #0
}
 8002118:	4618      	mov	r0, r3
 800211a:	3708      	adds	r7, #8
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}

08002120 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800212e:	b2db      	uxtb	r3, r3
 8002130:	2b22      	cmp	r3, #34	; 0x22
 8002132:	d169      	bne.n	8002208 <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800213c:	d123      	bne.n	8002186 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002142:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	691b      	ldr	r3, [r3, #16]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d10e      	bne.n	800216a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	b29b      	uxth	r3, r3
 8002154:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002158:	b29a      	uxth	r2, r3
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002162:	1c9a      	adds	r2, r3, #2
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	629a      	str	r2, [r3, #40]	; 0x28
 8002168:	e029      	b.n	80021be <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FFU);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	b29b      	uxth	r3, r3
 8002172:	b2db      	uxtb	r3, r3
 8002174:	b29a      	uxth	r2, r3
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800217e:	1c5a      	adds	r2, r3, #1
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	629a      	str	r2, [r3, #40]	; 0x28
 8002184:	e01b      	b.n	80021be <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	691b      	ldr	r3, [r3, #16]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d10a      	bne.n	80021a4 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FFU);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002192:	1c59      	adds	r1, r3, #1
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	6291      	str	r1, [r2, #40]	; 0x28
 8002198:	687a      	ldr	r2, [r7, #4]
 800219a:	6812      	ldr	r2, [r2, #0]
 800219c:	6852      	ldr	r2, [r2, #4]
 800219e:	b2d2      	uxtb	r2, r2
 80021a0:	701a      	strb	r2, [r3, #0]
 80021a2:	e00c      	b.n	80021be <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021a8:	1c59      	adds	r1, r3, #1
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	6291      	str	r1, [r2, #40]	; 0x28
 80021ae:	687a      	ldr	r2, [r7, #4]
 80021b0:	6812      	ldr	r2, [r2, #0]
 80021b2:	6852      	ldr	r2, [r2, #4]
 80021b4:	b2d2      	uxtb	r2, r2
 80021b6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80021ba:	b2d2      	uxtb	r2, r2
 80021bc:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80021c2:	3b01      	subs	r3, #1
 80021c4:	b29a      	uxth	r2, r3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	85da      	strh	r2, [r3, #46]	; 0x2e
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d118      	bne.n	8002204 <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	6812      	ldr	r2, [r2, #0]
 80021da:	68d2      	ldr	r2, [r2, #12]
 80021dc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80021e0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	6812      	ldr	r2, [r2, #0]
 80021ea:	6952      	ldr	r2, [r2, #20]
 80021ec:	f022 0201 	bic.w	r2, r2, #1
 80021f0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2220      	movs	r2, #32
 80021f6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f7ff fedc 	bl	8001fb8 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8002200:	2300      	movs	r3, #0
 8002202:	e002      	b.n	800220a <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 8002204:	2300      	movs	r3, #0
 8002206:	e000      	b.n	800220a <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 8002208:	2302      	movs	r3, #2
  }
}
 800220a:	4618      	mov	r0, r3
 800220c:	3710      	adds	r7, #16
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop

08002214 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002214:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002216:	b085      	sub	sp, #20
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800221c:	2300      	movs	r3, #0
 800221e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	691b      	ldr	r3, [r3, #16]
 8002226:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800222e:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	68fa      	ldr	r2, [r7, #12]
 8002236:	4313      	orrs	r3, r2
 8002238:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	68fa      	ldr	r2, [r7, #12]
 8002240:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	68db      	ldr	r3, [r3, #12]
 8002248:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002250:	f023 030c 	bic.w	r3, r3, #12
 8002254:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	689a      	ldr	r2, [r3, #8]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	691b      	ldr	r3, [r3, #16]
 800225e:	431a      	orrs	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	695b      	ldr	r3, [r3, #20]
 8002264:	431a      	orrs	r2, r3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	69db      	ldr	r3, [r3, #28]
 800226a:	4313      	orrs	r3, r2
 800226c:	68fa      	ldr	r2, [r7, #12]
 800226e:	4313      	orrs	r3, r2
 8002270:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	68fa      	ldr	r2, [r7, #12]
 8002278:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	695b      	ldr	r3, [r3, #20]
 8002280:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002288:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	699b      	ldr	r3, [r3, #24]
 800228e:	68fa      	ldr	r2, [r7, #12]
 8002290:	4313      	orrs	r3, r2
 8002292:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	68fa      	ldr	r2, [r7, #12]
 800229a:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	69db      	ldr	r3, [r3, #28]
 80022a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80022a4:	f040 80e8 	bne.w	8002478 <UART_SetConfig+0x264>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	4bae      	ldr	r3, [pc, #696]	; (8002568 <UART_SetConfig+0x354>)
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d004      	beq.n	80022bc <UART_SetConfig+0xa8>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	4bad      	ldr	r3, [pc, #692]	; (800256c <UART_SetConfig+0x358>)
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d16e      	bne.n	800239a <UART_SetConfig+0x186>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681c      	ldr	r4, [r3, #0]
 80022c0:	f000 fd9c 	bl	8002dfc <HAL_RCC_GetPCLK2Freq>
 80022c4:	4602      	mov	r2, r0
 80022c6:	4613      	mov	r3, r2
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	4413      	add	r3, r2
 80022cc:	009a      	lsls	r2, r3, #2
 80022ce:	441a      	add	r2, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	005b      	lsls	r3, r3, #1
 80022d6:	fbb2 f2f3 	udiv	r2, r2, r3
 80022da:	4ba5      	ldr	r3, [pc, #660]	; (8002570 <UART_SetConfig+0x35c>)
 80022dc:	fba3 1302 	umull	r1, r3, r3, r2
 80022e0:	095b      	lsrs	r3, r3, #5
 80022e2:	011d      	lsls	r5, r3, #4
 80022e4:	f000 fd8a 	bl	8002dfc <HAL_RCC_GetPCLK2Freq>
 80022e8:	4602      	mov	r2, r0
 80022ea:	4613      	mov	r3, r2
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	4413      	add	r3, r2
 80022f0:	009a      	lsls	r2, r3, #2
 80022f2:	441a      	add	r2, r3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	005b      	lsls	r3, r3, #1
 80022fa:	fbb2 f6f3 	udiv	r6, r2, r3
 80022fe:	f000 fd7d 	bl	8002dfc <HAL_RCC_GetPCLK2Freq>
 8002302:	4602      	mov	r2, r0
 8002304:	4613      	mov	r3, r2
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	4413      	add	r3, r2
 800230a:	009a      	lsls	r2, r3, #2
 800230c:	441a      	add	r2, r3
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	005b      	lsls	r3, r3, #1
 8002314:	fbb2 f2f3 	udiv	r2, r2, r3
 8002318:	4b95      	ldr	r3, [pc, #596]	; (8002570 <UART_SetConfig+0x35c>)
 800231a:	fba3 1302 	umull	r1, r3, r3, r2
 800231e:	095b      	lsrs	r3, r3, #5
 8002320:	2264      	movs	r2, #100	; 0x64
 8002322:	fb02 f303 	mul.w	r3, r2, r3
 8002326:	1af3      	subs	r3, r6, r3
 8002328:	00db      	lsls	r3, r3, #3
 800232a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800232e:	4b90      	ldr	r3, [pc, #576]	; (8002570 <UART_SetConfig+0x35c>)
 8002330:	fba3 1302 	umull	r1, r3, r3, r2
 8002334:	095b      	lsrs	r3, r3, #5
 8002336:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 800233a:	005b      	lsls	r3, r3, #1
 800233c:	441d      	add	r5, r3
 800233e:	f000 fd5d 	bl	8002dfc <HAL_RCC_GetPCLK2Freq>
 8002342:	4602      	mov	r2, r0
 8002344:	4613      	mov	r3, r2
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	4413      	add	r3, r2
 800234a:	009a      	lsls	r2, r3, #2
 800234c:	441a      	add	r2, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	fbb2 f6f3 	udiv	r6, r2, r3
 8002358:	f000 fd50 	bl	8002dfc <HAL_RCC_GetPCLK2Freq>
 800235c:	4602      	mov	r2, r0
 800235e:	4613      	mov	r3, r2
 8002360:	009b      	lsls	r3, r3, #2
 8002362:	4413      	add	r3, r2
 8002364:	009a      	lsls	r2, r3, #2
 8002366:	441a      	add	r2, r3
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002372:	4b7f      	ldr	r3, [pc, #508]	; (8002570 <UART_SetConfig+0x35c>)
 8002374:	fba3 1302 	umull	r1, r3, r3, r2
 8002378:	095b      	lsrs	r3, r3, #5
 800237a:	2264      	movs	r2, #100	; 0x64
 800237c:	fb02 f303 	mul.w	r3, r2, r3
 8002380:	1af3      	subs	r3, r6, r3
 8002382:	00db      	lsls	r3, r3, #3
 8002384:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002388:	4b79      	ldr	r3, [pc, #484]	; (8002570 <UART_SetConfig+0x35c>)
 800238a:	fba3 1302 	umull	r1, r3, r3, r2
 800238e:	095b      	lsrs	r3, r3, #5
 8002390:	f003 0307 	and.w	r3, r3, #7
 8002394:	442b      	add	r3, r5
 8002396:	60a3      	str	r3, [r4, #8]
 8002398:	e159      	b.n	800264e <UART_SetConfig+0x43a>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681c      	ldr	r4, [r3, #0]
 800239e:	f000 fd0b 	bl	8002db8 <HAL_RCC_GetPCLK1Freq>
 80023a2:	4602      	mov	r2, r0
 80023a4:	4613      	mov	r3, r2
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	4413      	add	r3, r2
 80023aa:	009a      	lsls	r2, r3, #2
 80023ac:	441a      	add	r2, r3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80023b8:	4b6d      	ldr	r3, [pc, #436]	; (8002570 <UART_SetConfig+0x35c>)
 80023ba:	fba3 1302 	umull	r1, r3, r3, r2
 80023be:	095b      	lsrs	r3, r3, #5
 80023c0:	011d      	lsls	r5, r3, #4
 80023c2:	f000 fcf9 	bl	8002db8 <HAL_RCC_GetPCLK1Freq>
 80023c6:	4602      	mov	r2, r0
 80023c8:	4613      	mov	r3, r2
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	4413      	add	r3, r2
 80023ce:	009a      	lsls	r2, r3, #2
 80023d0:	441a      	add	r2, r3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	005b      	lsls	r3, r3, #1
 80023d8:	fbb2 f6f3 	udiv	r6, r2, r3
 80023dc:	f000 fcec 	bl	8002db8 <HAL_RCC_GetPCLK1Freq>
 80023e0:	4602      	mov	r2, r0
 80023e2:	4613      	mov	r3, r2
 80023e4:	009b      	lsls	r3, r3, #2
 80023e6:	4413      	add	r3, r2
 80023e8:	009a      	lsls	r2, r3, #2
 80023ea:	441a      	add	r2, r3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	005b      	lsls	r3, r3, #1
 80023f2:	fbb2 f2f3 	udiv	r2, r2, r3
 80023f6:	4b5e      	ldr	r3, [pc, #376]	; (8002570 <UART_SetConfig+0x35c>)
 80023f8:	fba3 1302 	umull	r1, r3, r3, r2
 80023fc:	095b      	lsrs	r3, r3, #5
 80023fe:	2264      	movs	r2, #100	; 0x64
 8002400:	fb02 f303 	mul.w	r3, r2, r3
 8002404:	1af3      	subs	r3, r6, r3
 8002406:	00db      	lsls	r3, r3, #3
 8002408:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800240c:	4b58      	ldr	r3, [pc, #352]	; (8002570 <UART_SetConfig+0x35c>)
 800240e:	fba3 1302 	umull	r1, r3, r3, r2
 8002412:	095b      	lsrs	r3, r3, #5
 8002414:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8002418:	005b      	lsls	r3, r3, #1
 800241a:	441d      	add	r5, r3
 800241c:	f000 fccc 	bl	8002db8 <HAL_RCC_GetPCLK1Freq>
 8002420:	4602      	mov	r2, r0
 8002422:	4613      	mov	r3, r2
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	4413      	add	r3, r2
 8002428:	009a      	lsls	r2, r3, #2
 800242a:	441a      	add	r2, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	005b      	lsls	r3, r3, #1
 8002432:	fbb2 f6f3 	udiv	r6, r2, r3
 8002436:	f000 fcbf 	bl	8002db8 <HAL_RCC_GetPCLK1Freq>
 800243a:	4602      	mov	r2, r0
 800243c:	4613      	mov	r3, r2
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	4413      	add	r3, r2
 8002442:	009a      	lsls	r2, r3, #2
 8002444:	441a      	add	r2, r3
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	005b      	lsls	r3, r3, #1
 800244c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002450:	4b47      	ldr	r3, [pc, #284]	; (8002570 <UART_SetConfig+0x35c>)
 8002452:	fba3 1302 	umull	r1, r3, r3, r2
 8002456:	095b      	lsrs	r3, r3, #5
 8002458:	2264      	movs	r2, #100	; 0x64
 800245a:	fb02 f303 	mul.w	r3, r2, r3
 800245e:	1af3      	subs	r3, r6, r3
 8002460:	00db      	lsls	r3, r3, #3
 8002462:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002466:	4b42      	ldr	r3, [pc, #264]	; (8002570 <UART_SetConfig+0x35c>)
 8002468:	fba3 1302 	umull	r1, r3, r3, r2
 800246c:	095b      	lsrs	r3, r3, #5
 800246e:	f003 0307 	and.w	r3, r3, #7
 8002472:	442b      	add	r3, r5
 8002474:	60a3      	str	r3, [r4, #8]
 8002476:	e0ea      	b.n	800264e <UART_SetConfig+0x43a>
    }
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	4b3a      	ldr	r3, [pc, #232]	; (8002568 <UART_SetConfig+0x354>)
 800247e:	429a      	cmp	r2, r3
 8002480:	d004      	beq.n	800248c <UART_SetConfig+0x278>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	4b39      	ldr	r3, [pc, #228]	; (800256c <UART_SetConfig+0x358>)
 8002488:	429a      	cmp	r2, r3
 800248a:	d173      	bne.n	8002574 <UART_SetConfig+0x360>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681c      	ldr	r4, [r3, #0]
 8002490:	f000 fcb4 	bl	8002dfc <HAL_RCC_GetPCLK2Freq>
 8002494:	4602      	mov	r2, r0
 8002496:	4613      	mov	r3, r2
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	4413      	add	r3, r2
 800249c:	009a      	lsls	r2, r3, #2
 800249e:	441a      	add	r2, r3
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	fbb2 f2f3 	udiv	r2, r2, r3
 80024aa:	4b31      	ldr	r3, [pc, #196]	; (8002570 <UART_SetConfig+0x35c>)
 80024ac:	fba3 1302 	umull	r1, r3, r3, r2
 80024b0:	095b      	lsrs	r3, r3, #5
 80024b2:	011d      	lsls	r5, r3, #4
 80024b4:	f000 fca2 	bl	8002dfc <HAL_RCC_GetPCLK2Freq>
 80024b8:	4602      	mov	r2, r0
 80024ba:	4613      	mov	r3, r2
 80024bc:	009b      	lsls	r3, r3, #2
 80024be:	4413      	add	r3, r2
 80024c0:	009a      	lsls	r2, r3, #2
 80024c2:	441a      	add	r2, r3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	009b      	lsls	r3, r3, #2
 80024ca:	fbb2 f6f3 	udiv	r6, r2, r3
 80024ce:	f000 fc95 	bl	8002dfc <HAL_RCC_GetPCLK2Freq>
 80024d2:	4602      	mov	r2, r0
 80024d4:	4613      	mov	r3, r2
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	4413      	add	r3, r2
 80024da:	009a      	lsls	r2, r3, #2
 80024dc:	441a      	add	r2, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80024e8:	4b21      	ldr	r3, [pc, #132]	; (8002570 <UART_SetConfig+0x35c>)
 80024ea:	fba3 1302 	umull	r1, r3, r3, r2
 80024ee:	095b      	lsrs	r3, r3, #5
 80024f0:	2264      	movs	r2, #100	; 0x64
 80024f2:	fb02 f303 	mul.w	r3, r2, r3
 80024f6:	1af3      	subs	r3, r6, r3
 80024f8:	011b      	lsls	r3, r3, #4
 80024fa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80024fe:	4b1c      	ldr	r3, [pc, #112]	; (8002570 <UART_SetConfig+0x35c>)
 8002500:	fba3 1302 	umull	r1, r3, r3, r2
 8002504:	095b      	lsrs	r3, r3, #5
 8002506:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800250a:	441d      	add	r5, r3
 800250c:	f000 fc76 	bl	8002dfc <HAL_RCC_GetPCLK2Freq>
 8002510:	4602      	mov	r2, r0
 8002512:	4613      	mov	r3, r2
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	4413      	add	r3, r2
 8002518:	009a      	lsls	r2, r3, #2
 800251a:	441a      	add	r2, r3
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	fbb2 f6f3 	udiv	r6, r2, r3
 8002526:	f000 fc69 	bl	8002dfc <HAL_RCC_GetPCLK2Freq>
 800252a:	4602      	mov	r2, r0
 800252c:	4613      	mov	r3, r2
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	4413      	add	r3, r2
 8002532:	009a      	lsls	r2, r3, #2
 8002534:	441a      	add	r2, r3
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002540:	4b0b      	ldr	r3, [pc, #44]	; (8002570 <UART_SetConfig+0x35c>)
 8002542:	fba3 1302 	umull	r1, r3, r3, r2
 8002546:	095b      	lsrs	r3, r3, #5
 8002548:	2264      	movs	r2, #100	; 0x64
 800254a:	fb02 f303 	mul.w	r3, r2, r3
 800254e:	1af3      	subs	r3, r6, r3
 8002550:	011b      	lsls	r3, r3, #4
 8002552:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002556:	4b06      	ldr	r3, [pc, #24]	; (8002570 <UART_SetConfig+0x35c>)
 8002558:	fba3 1302 	umull	r1, r3, r3, r2
 800255c:	095b      	lsrs	r3, r3, #5
 800255e:	f003 030f 	and.w	r3, r3, #15
 8002562:	442b      	add	r3, r5
 8002564:	60a3      	str	r3, [r4, #8]
 8002566:	e072      	b.n	800264e <UART_SetConfig+0x43a>
 8002568:	40011000 	.word	0x40011000
 800256c:	40011400 	.word	0x40011400
 8002570:	51eb851f 	.word	0x51eb851f
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681c      	ldr	r4, [r3, #0]
 8002578:	f000 fc1e 	bl	8002db8 <HAL_RCC_GetPCLK1Freq>
 800257c:	4602      	mov	r2, r0
 800257e:	4613      	mov	r3, r2
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	4413      	add	r3, r2
 8002584:	009a      	lsls	r2, r3, #2
 8002586:	441a      	add	r2, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002592:	4b30      	ldr	r3, [pc, #192]	; (8002654 <UART_SetConfig+0x440>)
 8002594:	fba3 1302 	umull	r1, r3, r3, r2
 8002598:	095b      	lsrs	r3, r3, #5
 800259a:	011d      	lsls	r5, r3, #4
 800259c:	f000 fc0c 	bl	8002db8 <HAL_RCC_GetPCLK1Freq>
 80025a0:	4602      	mov	r2, r0
 80025a2:	4613      	mov	r3, r2
 80025a4:	009b      	lsls	r3, r3, #2
 80025a6:	4413      	add	r3, r2
 80025a8:	009a      	lsls	r2, r3, #2
 80025aa:	441a      	add	r2, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	fbb2 f6f3 	udiv	r6, r2, r3
 80025b6:	f000 fbff 	bl	8002db8 <HAL_RCC_GetPCLK1Freq>
 80025ba:	4602      	mov	r2, r0
 80025bc:	4613      	mov	r3, r2
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	4413      	add	r3, r2
 80025c2:	009a      	lsls	r2, r3, #2
 80025c4:	441a      	add	r2, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80025d0:	4b20      	ldr	r3, [pc, #128]	; (8002654 <UART_SetConfig+0x440>)
 80025d2:	fba3 1302 	umull	r1, r3, r3, r2
 80025d6:	095b      	lsrs	r3, r3, #5
 80025d8:	2264      	movs	r2, #100	; 0x64
 80025da:	fb02 f303 	mul.w	r3, r2, r3
 80025de:	1af3      	subs	r3, r6, r3
 80025e0:	011b      	lsls	r3, r3, #4
 80025e2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80025e6:	4b1b      	ldr	r3, [pc, #108]	; (8002654 <UART_SetConfig+0x440>)
 80025e8:	fba3 1302 	umull	r1, r3, r3, r2
 80025ec:	095b      	lsrs	r3, r3, #5
 80025ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025f2:	441d      	add	r5, r3
 80025f4:	f000 fbe0 	bl	8002db8 <HAL_RCC_GetPCLK1Freq>
 80025f8:	4602      	mov	r2, r0
 80025fa:	4613      	mov	r3, r2
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	4413      	add	r3, r2
 8002600:	009a      	lsls	r2, r3, #2
 8002602:	441a      	add	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	fbb2 f6f3 	udiv	r6, r2, r3
 800260e:	f000 fbd3 	bl	8002db8 <HAL_RCC_GetPCLK1Freq>
 8002612:	4602      	mov	r2, r0
 8002614:	4613      	mov	r3, r2
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	4413      	add	r3, r2
 800261a:	009a      	lsls	r2, r3, #2
 800261c:	441a      	add	r2, r3
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	fbb2 f2f3 	udiv	r2, r2, r3
 8002628:	4b0a      	ldr	r3, [pc, #40]	; (8002654 <UART_SetConfig+0x440>)
 800262a:	fba3 1302 	umull	r1, r3, r3, r2
 800262e:	095b      	lsrs	r3, r3, #5
 8002630:	2264      	movs	r2, #100	; 0x64
 8002632:	fb02 f303 	mul.w	r3, r2, r3
 8002636:	1af3      	subs	r3, r6, r3
 8002638:	011b      	lsls	r3, r3, #4
 800263a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800263e:	4b05      	ldr	r3, [pc, #20]	; (8002654 <UART_SetConfig+0x440>)
 8002640:	fba3 1302 	umull	r1, r3, r3, r2
 8002644:	095b      	lsrs	r3, r3, #5
 8002646:	f003 030f 	and.w	r3, r3, #15
 800264a:	442b      	add	r3, r5
 800264c:	60a3      	str	r3, [r4, #8]
    }
  }
}
 800264e:	3714      	adds	r7, #20
 8002650:	46bd      	mov	sp, r7
 8002652:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002654:	51eb851f 	.word	0x51eb851f

08002658 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b08e      	sub	sp, #56	; 0x38
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 uint32_t tickstart = 0U;  
 8002660:	2300      	movs	r3, #0
 8002662:	637b      	str	r3, [r7, #52]	; 0x34
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0301 	and.w	r3, r3, #1
 800266c:	2b00      	cmp	r3, #0
 800266e:	d04e      	beq.n	800270e <HAL_RCC_OscConfig+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002670:	4ba4      	ldr	r3, [pc, #656]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	f003 030c 	and.w	r3, r3, #12
 8002678:	2b04      	cmp	r3, #4
 800267a:	d00b      	beq.n	8002694 <HAL_RCC_OscConfig+0x3c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800267c:	4ba1      	ldr	r3, [pc, #644]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	f003 030c 	and.w	r3, r3, #12
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002684:	2b08      	cmp	r3, #8
 8002686:	d112      	bne.n	80026ae <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002688:	4b9e      	ldr	r3, [pc, #632]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002690:	2b00      	cmp	r3, #0
 8002692:	d00c      	beq.n	80026ae <HAL_RCC_OscConfig+0x56>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002694:	4b9b      	ldr	r3, [pc, #620]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800269c:	2b00      	cmp	r3, #0
 800269e:	d005      	beq.n	80026ac <HAL_RCC_OscConfig+0x54>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d101      	bne.n	80026ac <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e1df      	b.n	8002a6c <HAL_RCC_OscConfig+0x414>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026ac:	e02f      	b.n	800270e <HAL_RCC_OscConfig+0xb6>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026ae:	4b96      	ldr	r3, [pc, #600]	; (8002908 <HAL_RCC_OscConfig+0x2b0>)
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	6852      	ldr	r2, [r2, #4]
 80026b4:	b2d2      	uxtb	r2, r2
 80026b6:	701a      	strb	r2, [r3, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d013      	beq.n	80026e8 <HAL_RCC_OscConfig+0x90>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c0:	f000 ff08 	bl	80034d4 <HAL_GetTick>
 80026c4:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026c6:	e008      	b.n	80026da <HAL_RCC_OscConfig+0x82>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026c8:	f000 ff04 	bl	80034d4 <HAL_GetTick>
 80026cc:	4602      	mov	r2, r0
 80026ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	2b64      	cmp	r3, #100	; 0x64
 80026d4:	d901      	bls.n	80026da <HAL_RCC_OscConfig+0x82>
          {
            return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e1c8      	b.n	8002a6c <HAL_RCC_OscConfig+0x414>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026da:	4b8a      	ldr	r3, [pc, #552]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d0f0      	beq.n	80026c8 <HAL_RCC_OscConfig+0x70>
 80026e6:	e012      	b.n	800270e <HAL_RCC_OscConfig+0xb6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026e8:	f000 fef4 	bl	80034d4 <HAL_GetTick>
 80026ec:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026ee:	e008      	b.n	8002702 <HAL_RCC_OscConfig+0xaa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026f0:	f000 fef0 	bl	80034d4 <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	2b64      	cmp	r3, #100	; 0x64
 80026fc:	d901      	bls.n	8002702 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e1b4      	b.n	8002a6c <HAL_RCC_OscConfig+0x414>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002702:	4b80      	ldr	r3, [pc, #512]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d1f0      	bne.n	80026f0 <HAL_RCC_OscConfig+0x98>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0302 	and.w	r3, r3, #2
 8002716:	2b00      	cmp	r3, #0
 8002718:	d077      	beq.n	800280a <HAL_RCC_OscConfig+0x1b2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800271a:	4b7a      	ldr	r3, [pc, #488]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	f003 030c 	and.w	r3, r3, #12
 8002722:	2b00      	cmp	r3, #0
 8002724:	d00b      	beq.n	800273e <HAL_RCC_OscConfig+0xe6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002726:	4b77      	ldr	r3, [pc, #476]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	f003 030c 	and.w	r3, r3, #12
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800272e:	2b08      	cmp	r3, #8
 8002730:	d126      	bne.n	8002780 <HAL_RCC_OscConfig+0x128>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002732:	4b74      	ldr	r3, [pc, #464]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d120      	bne.n	8002780 <HAL_RCC_OscConfig+0x128>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800273e:	4b71      	ldr	r3, [pc, #452]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0302 	and.w	r3, r3, #2
 8002746:	2b00      	cmp	r3, #0
 8002748:	d005      	beq.n	8002756 <HAL_RCC_OscConfig+0xfe>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	2b01      	cmp	r3, #1
 8002750:	d001      	beq.n	8002756 <HAL_RCC_OscConfig+0xfe>
      {
        return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e18a      	b.n	8002a6c <HAL_RCC_OscConfig+0x414>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002756:	4b6b      	ldr	r3, [pc, #428]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 8002758:	4a6a      	ldr	r2, [pc, #424]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 800275a:	6812      	ldr	r2, [r2, #0]
 800275c:	f022 01f8 	bic.w	r1, r2, #248	; 0xf8
 8002760:	687a      	ldr	r2, [r7, #4]
 8002762:	6910      	ldr	r0, [r2, #16]
 8002764:	22f8      	movs	r2, #248	; 0xf8
 8002766:	633a      	str	r2, [r7, #48]	; 0x30
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002768:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800276a:	fa92 f2a2 	rbit	r2, r2
 800276e:	62fa      	str	r2, [r7, #44]	; 0x2c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002770:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002772:	fab2 f282 	clz	r2, r2
 8002776:	fa00 f202 	lsl.w	r2, r0, r2
 800277a:	430a      	orrs	r2, r1
 800277c:	601a      	str	r2, [r3, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800277e:	e044      	b.n	800280a <HAL_RCC_OscConfig+0x1b2>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	68db      	ldr	r3, [r3, #12]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d02a      	beq.n	80027de <HAL_RCC_OscConfig+0x186>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002788:	4b60      	ldr	r3, [pc, #384]	; (800290c <HAL_RCC_OscConfig+0x2b4>)
 800278a:	2201      	movs	r2, #1
 800278c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800278e:	f000 fea1 	bl	80034d4 <HAL_GetTick>
 8002792:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002794:	e008      	b.n	80027a8 <HAL_RCC_OscConfig+0x150>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002796:	f000 fe9d 	bl	80034d4 <HAL_GetTick>
 800279a:	4602      	mov	r2, r0
 800279c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	2b02      	cmp	r3, #2
 80027a2:	d901      	bls.n	80027a8 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 80027a4:	2303      	movs	r3, #3
 80027a6:	e161      	b.n	8002a6c <HAL_RCC_OscConfig+0x414>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027a8:	4b56      	ldr	r3, [pc, #344]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0302 	and.w	r3, r3, #2
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d0f0      	beq.n	8002796 <HAL_RCC_OscConfig+0x13e>
            return HAL_TIMEOUT;
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027b4:	4b53      	ldr	r3, [pc, #332]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 80027b6:	4a53      	ldr	r2, [pc, #332]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 80027b8:	6812      	ldr	r2, [r2, #0]
 80027ba:	f022 01f8 	bic.w	r1, r2, #248	; 0xf8
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	6910      	ldr	r0, [r2, #16]
 80027c2:	22f8      	movs	r2, #248	; 0xf8
 80027c4:	62ba      	str	r2, [r7, #40]	; 0x28
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80027c8:	fa92 f2a2 	rbit	r2, r2
 80027cc:	627a      	str	r2, [r7, #36]	; 0x24
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80027ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027d0:	fab2 f282 	clz	r2, r2
 80027d4:	fa00 f202 	lsl.w	r2, r0, r2
 80027d8:	430a      	orrs	r2, r1
 80027da:	601a      	str	r2, [r3, #0]
 80027dc:	e015      	b.n	800280a <HAL_RCC_OscConfig+0x1b2>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027de:	4b4b      	ldr	r3, [pc, #300]	; (800290c <HAL_RCC_OscConfig+0x2b4>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027e4:	f000 fe76 	bl	80034d4 <HAL_GetTick>
 80027e8:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027ea:	e008      	b.n	80027fe <HAL_RCC_OscConfig+0x1a6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027ec:	f000 fe72 	bl	80034d4 <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	2b02      	cmp	r3, #2
 80027f8:	d901      	bls.n	80027fe <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e136      	b.n	8002a6c <HAL_RCC_OscConfig+0x414>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027fe:	4b41      	ldr	r3, [pc, #260]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 0302 	and.w	r3, r3, #2
 8002806:	2b00      	cmp	r3, #0
 8002808:	d1f0      	bne.n	80027ec <HAL_RCC_OscConfig+0x194>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 0308 	and.w	r3, r3, #8
 8002812:	2b00      	cmp	r3, #0
 8002814:	d030      	beq.n	8002878 <HAL_RCC_OscConfig+0x220>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	695b      	ldr	r3, [r3, #20]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d016      	beq.n	800284c <HAL_RCC_OscConfig+0x1f4>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800281e:	4b3c      	ldr	r3, [pc, #240]	; (8002910 <HAL_RCC_OscConfig+0x2b8>)
 8002820:	2201      	movs	r2, #1
 8002822:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002824:	f000 fe56 	bl	80034d4 <HAL_GetTick>
 8002828:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800282a:	e008      	b.n	800283e <HAL_RCC_OscConfig+0x1e6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800282c:	f000 fe52 	bl	80034d4 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	2b02      	cmp	r3, #2
 8002838:	d901      	bls.n	800283e <HAL_RCC_OscConfig+0x1e6>
        {
          return HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	e116      	b.n	8002a6c <HAL_RCC_OscConfig+0x414>
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800283e:	4b31      	ldr	r3, [pc, #196]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 8002840:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002842:	f003 0302 	and.w	r3, r3, #2
 8002846:	2b00      	cmp	r3, #0
 8002848:	d0f0      	beq.n	800282c <HAL_RCC_OscConfig+0x1d4>
 800284a:	e015      	b.n	8002878 <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800284c:	4b30      	ldr	r3, [pc, #192]	; (8002910 <HAL_RCC_OscConfig+0x2b8>)
 800284e:	2200      	movs	r2, #0
 8002850:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002852:	f000 fe3f 	bl	80034d4 <HAL_GetTick>
 8002856:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002858:	e008      	b.n	800286c <HAL_RCC_OscConfig+0x214>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800285a:	f000 fe3b 	bl	80034d4 <HAL_GetTick>
 800285e:	4602      	mov	r2, r0
 8002860:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	2b02      	cmp	r3, #2
 8002866:	d901      	bls.n	800286c <HAL_RCC_OscConfig+0x214>
        {
          return HAL_TIMEOUT;
 8002868:	2303      	movs	r3, #3
 800286a:	e0ff      	b.n	8002a6c <HAL_RCC_OscConfig+0x414>
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800286c:	4b25      	ldr	r3, [pc, #148]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 800286e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002870:	f003 0302 	and.w	r3, r3, #2
 8002874:	2b00      	cmp	r3, #0
 8002876:	d1f0      	bne.n	800285a <HAL_RCC_OscConfig+0x202>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0304 	and.w	r3, r3, #4
 8002880:	2b00      	cmp	r3, #0
 8002882:	d067      	beq.n	8002954 <HAL_RCC_OscConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002884:	2300      	movs	r3, #0
 8002886:	60bb      	str	r3, [r7, #8]
 8002888:	4b1e      	ldr	r3, [pc, #120]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 800288a:	4a1e      	ldr	r2, [pc, #120]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 800288c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800288e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002892:	641a      	str	r2, [r3, #64]	; 0x40
 8002894:	4b1b      	ldr	r3, [pc, #108]	; (8002904 <HAL_RCC_OscConfig+0x2ac>)
 8002896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002898:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800289c:	60bb      	str	r3, [r7, #8]
 800289e:	68bb      	ldr	r3, [r7, #8]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80028a0:	4b1c      	ldr	r3, [pc, #112]	; (8002914 <HAL_RCC_OscConfig+0x2bc>)
 80028a2:	4a1c      	ldr	r2, [pc, #112]	; (8002914 <HAL_RCC_OscConfig+0x2bc>)
 80028a4:	6812      	ldr	r2, [r2, #0]
 80028a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028aa:	601a      	str	r2, [r3, #0]
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
 80028ac:	f000 fe12 	bl	80034d4 <HAL_GetTick>
 80028b0:	6378      	str	r0, [r7, #52]	; 0x34
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80028b2:	e008      	b.n	80028c6 <HAL_RCC_OscConfig+0x26e>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80028b4:	f000 fe0e 	bl	80034d4 <HAL_GetTick>
 80028b8:	4602      	mov	r2, r0
 80028ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d901      	bls.n	80028c6 <HAL_RCC_OscConfig+0x26e>
      {
        return HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	e0d2      	b.n	8002a6c <HAL_RCC_OscConfig+0x414>
    PWR->CR |= PWR_CR_DBP;
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80028c6:	4b13      	ldr	r3, [pc, #76]	; (8002914 <HAL_RCC_OscConfig+0x2bc>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d0f0      	beq.n	80028b4 <HAL_RCC_OscConfig+0x25c>
        return HAL_TIMEOUT;
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028d2:	4b11      	ldr	r3, [pc, #68]	; (8002918 <HAL_RCC_OscConfig+0x2c0>)
 80028d4:	687a      	ldr	r2, [r7, #4]
 80028d6:	6892      	ldr	r2, [r2, #8]
 80028d8:	b2d2      	uxtb	r2, r2
 80028da:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d022      	beq.n	800292a <HAL_RCC_OscConfig+0x2d2>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028e4:	f000 fdf6 	bl	80034d4 <HAL_GetTick>
 80028e8:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028ea:	e017      	b.n	800291c <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028ec:	f000 fdf2 	bl	80034d4 <HAL_GetTick>
 80028f0:	4602      	mov	r2, r0
 80028f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028f4:	1ad2      	subs	r2, r2, r3
 80028f6:	f241 3388 	movw	r3, #5000	; 0x1388
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d90e      	bls.n	800291c <HAL_RCC_OscConfig+0x2c4>
        {
          return HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	e0b4      	b.n	8002a6c <HAL_RCC_OscConfig+0x414>
 8002902:	bf00      	nop
 8002904:	40023800 	.word	0x40023800
 8002908:	40023802 	.word	0x40023802
 800290c:	42470000 	.word	0x42470000
 8002910:	42470e80 	.word	0x42470e80
 8002914:	40007000 	.word	0x40007000
 8002918:	40023870 	.word	0x40023870
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800291c:	4b55      	ldr	r3, [pc, #340]	; (8002a74 <HAL_RCC_OscConfig+0x41c>)
 800291e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002920:	f003 0302 	and.w	r3, r3, #2
 8002924:	2b00      	cmp	r3, #0
 8002926:	d0e1      	beq.n	80028ec <HAL_RCC_OscConfig+0x294>
 8002928:	e014      	b.n	8002954 <HAL_RCC_OscConfig+0x2fc>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800292a:	f000 fdd3 	bl	80034d4 <HAL_GetTick>
 800292e:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002930:	e00a      	b.n	8002948 <HAL_RCC_OscConfig+0x2f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002932:	f000 fdcf 	bl	80034d4 <HAL_GetTick>
 8002936:	4602      	mov	r2, r0
 8002938:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800293a:	1ad2      	subs	r2, r2, r3
 800293c:	f241 3388 	movw	r3, #5000	; 0x1388
 8002940:	429a      	cmp	r2, r3
 8002942:	d901      	bls.n	8002948 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002944:	2303      	movs	r3, #3
 8002946:	e091      	b.n	8002a6c <HAL_RCC_OscConfig+0x414>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002948:	4b4a      	ldr	r3, [pc, #296]	; (8002a74 <HAL_RCC_OscConfig+0x41c>)
 800294a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800294c:	f003 0302 	and.w	r3, r3, #2
 8002950:	2b00      	cmp	r3, #0
 8002952:	d1ee      	bne.n	8002932 <HAL_RCC_OscConfig+0x2da>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	699b      	ldr	r3, [r3, #24]
 8002958:	2b00      	cmp	r3, #0
 800295a:	f000 8086 	beq.w	8002a6a <HAL_RCC_OscConfig+0x412>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800295e:	4b45      	ldr	r3, [pc, #276]	; (8002a74 <HAL_RCC_OscConfig+0x41c>)
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f003 030c 	and.w	r3, r3, #12
 8002966:	2b08      	cmp	r3, #8
 8002968:	d07d      	beq.n	8002a66 <HAL_RCC_OscConfig+0x40e>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	699b      	ldr	r3, [r3, #24]
 800296e:	2b02      	cmp	r3, #2
 8002970:	d162      	bne.n	8002a38 <HAL_RCC_OscConfig+0x3e0>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002972:	4b41      	ldr	r3, [pc, #260]	; (8002a78 <HAL_RCC_OscConfig+0x420>)
 8002974:	2200      	movs	r2, #0
 8002976:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002978:	f000 fdac 	bl	80034d4 <HAL_GetTick>
 800297c:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800297e:	e008      	b.n	8002992 <HAL_RCC_OscConfig+0x33a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002980:	f000 fda8 	bl	80034d4 <HAL_GetTick>
 8002984:	4602      	mov	r2, r0
 8002986:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002988:	1ad3      	subs	r3, r2, r3
 800298a:	2b02      	cmp	r3, #2
 800298c:	d901      	bls.n	8002992 <HAL_RCC_OscConfig+0x33a>
          {
            return HAL_TIMEOUT;
 800298e:	2303      	movs	r3, #3
 8002990:	e06c      	b.n	8002a6c <HAL_RCC_OscConfig+0x414>
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002992:	4b38      	ldr	r3, [pc, #224]	; (8002a74 <HAL_RCC_OscConfig+0x41c>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800299a:	2b00      	cmp	r3, #0
 800299c:	d1f0      	bne.n	8002980 <HAL_RCC_OscConfig+0x328>
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800299e:	4b35      	ldr	r3, [pc, #212]	; (8002a74 <HAL_RCC_OscConfig+0x41c>)
 80029a0:	687a      	ldr	r2, [r7, #4]
 80029a2:	69d1      	ldr	r1, [r2, #28]
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	6a12      	ldr	r2, [r2, #32]
 80029a8:	4311      	orrs	r1, r2
 80029aa:	687a      	ldr	r2, [r7, #4]
 80029ac:	6a50      	ldr	r0, [r2, #36]	; 0x24
 80029ae:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 80029b2:	623a      	str	r2, [r7, #32]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b4:	6a3a      	ldr	r2, [r7, #32]
 80029b6:	fa92 f2a2 	rbit	r2, r2
 80029ba:	61fa      	str	r2, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80029bc:	69fa      	ldr	r2, [r7, #28]
 80029be:	fab2 f282 	clz	r2, r2
 80029c2:	fa00 f202 	lsl.w	r2, r0, r2
 80029c6:	4311      	orrs	r1, r2
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80029cc:	0852      	lsrs	r2, r2, #1
 80029ce:	1e50      	subs	r0, r2, #1
 80029d0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80029d4:	61ba      	str	r2, [r7, #24]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029d6:	69ba      	ldr	r2, [r7, #24]
 80029d8:	fa92 f2a2 	rbit	r2, r2
 80029dc:	617a      	str	r2, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80029de:	697a      	ldr	r2, [r7, #20]
 80029e0:	fab2 f282 	clz	r2, r2
 80029e4:	fa00 f202 	lsl.w	r2, r0, r2
 80029e8:	4311      	orrs	r1, r2
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 80029ee:	f04f 6270 	mov.w	r2, #251658240	; 0xf000000
 80029f2:	613a      	str	r2, [r7, #16]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029f4:	693a      	ldr	r2, [r7, #16]
 80029f6:	fa92 f2a2 	rbit	r2, r2
 80029fa:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80029fc:	68fa      	ldr	r2, [r7, #12]
 80029fe:	fab2 f282 	clz	r2, r2
 8002a02:	fa00 f202 	lsl.w	r2, r0, r2
 8002a06:	430a      	orrs	r2, r1
 8002a08:	605a      	str	r2, [r3, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a0a:	4b1b      	ldr	r3, [pc, #108]	; (8002a78 <HAL_RCC_OscConfig+0x420>)
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a10:	f000 fd60 	bl	80034d4 <HAL_GetTick>
 8002a14:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a16:	e008      	b.n	8002a2a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a18:	f000 fd5c 	bl	80034d4 <HAL_GetTick>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d901      	bls.n	8002a2a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	e020      	b.n	8002a6c <HAL_RCC_OscConfig+0x414>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a2a:	4b12      	ldr	r3, [pc, #72]	; (8002a74 <HAL_RCC_OscConfig+0x41c>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d0f0      	beq.n	8002a18 <HAL_RCC_OscConfig+0x3c0>
 8002a36:	e018      	b.n	8002a6a <HAL_RCC_OscConfig+0x412>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a38:	4b0f      	ldr	r3, [pc, #60]	; (8002a78 <HAL_RCC_OscConfig+0x420>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a3e:	f000 fd49 	bl	80034d4 <HAL_GetTick>
 8002a42:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a44:	e008      	b.n	8002a58 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a46:	f000 fd45 	bl	80034d4 <HAL_GetTick>
 8002a4a:	4602      	mov	r2, r0
 8002a4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a4e:	1ad3      	subs	r3, r2, r3
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	d901      	bls.n	8002a58 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8002a54:	2303      	movs	r3, #3
 8002a56:	e009      	b.n	8002a6c <HAL_RCC_OscConfig+0x414>
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a58:	4b06      	ldr	r3, [pc, #24]	; (8002a74 <HAL_RCC_OscConfig+0x41c>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d1f0      	bne.n	8002a46 <HAL_RCC_OscConfig+0x3ee>
 8002a64:	e001      	b.n	8002a6a <HAL_RCC_OscConfig+0x412>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e000      	b.n	8002a6c <HAL_RCC_OscConfig+0x414>
    }
  }
  return HAL_OK;
 8002a6a:	2300      	movs	r3, #0
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3738      	adds	r7, #56	; 0x38
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	40023800 	.word	0x40023800
 8002a78:	42470060 	.word	0x42470060

08002a7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b086      	sub	sp, #24
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;   
 8002a86:	2300      	movs	r3, #0
 8002a88:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002a8a:	4b82      	ldr	r3, [pc, #520]	; (8002c94 <HAL_RCC_ClockConfig+0x218>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 020f 	and.w	r2, r3, #15
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d20c      	bcs.n	8002ab2 <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a98:	4b7e      	ldr	r3, [pc, #504]	; (8002c94 <HAL_RCC_ClockConfig+0x218>)
 8002a9a:	683a      	ldr	r2, [r7, #0]
 8002a9c:	b2d2      	uxtb	r2, r2
 8002a9e:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002aa0:	4b7c      	ldr	r3, [pc, #496]	; (8002c94 <HAL_RCC_ClockConfig+0x218>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 020f 	and.w	r2, r3, #15
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d001      	beq.n	8002ab2 <HAL_RCC_ClockConfig+0x36>
    {
      return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e0eb      	b.n	8002c8a <HAL_RCC_ClockConfig+0x20e>
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0302 	and.w	r3, r3, #2
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d008      	beq.n	8002ad0 <HAL_RCC_ClockConfig+0x54>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002abe:	4b76      	ldr	r3, [pc, #472]	; (8002c98 <HAL_RCC_ClockConfig+0x21c>)
 8002ac0:	4a75      	ldr	r2, [pc, #468]	; (8002c98 <HAL_RCC_ClockConfig+0x21c>)
 8002ac2:	6892      	ldr	r2, [r2, #8]
 8002ac4:	f022 01f0 	bic.w	r1, r2, #240	; 0xf0
 8002ac8:	687a      	ldr	r2, [r7, #4]
 8002aca:	6892      	ldr	r2, [r2, #8]
 8002acc:	430a      	orrs	r2, r1
 8002ace:	609a      	str	r2, [r3, #8]
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0301 	and.w	r3, r3, #1
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	f000 8088 	beq.w	8002bee <HAL_RCC_ClockConfig+0x172>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d107      	bne.n	8002af6 <HAL_RCC_ClockConfig+0x7a>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ae6:	4b6c      	ldr	r3, [pc, #432]	; (8002c98 <HAL_RCC_ClockConfig+0x21c>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d11a      	bne.n	8002b28 <HAL_RCC_ClockConfig+0xac>
      {
        return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e0c9      	b.n	8002c8a <HAL_RCC_ClockConfig+0x20e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d003      	beq.n	8002b06 <HAL_RCC_ClockConfig+0x8a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8002b02:	2b03      	cmp	r3, #3
 8002b04:	d108      	bne.n	8002b18 <HAL_RCC_ClockConfig+0x9c>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b06:	4b64      	ldr	r3, [pc, #400]	; (8002c98 <HAL_RCC_ClockConfig+0x21c>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d101      	bne.n	8002b16 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e0b9      	b.n	8002c8a <HAL_RCC_ClockConfig+0x20e>
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b16:	e007      	b.n	8002b28 <HAL_RCC_ClockConfig+0xac>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b18:	4b5f      	ldr	r3, [pc, #380]	; (8002c98 <HAL_RCC_ClockConfig+0x21c>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 0302 	and.w	r3, r3, #2
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d101      	bne.n	8002b28 <HAL_RCC_ClockConfig+0xac>
      {
        return HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	e0b0      	b.n	8002c8a <HAL_RCC_ClockConfig+0x20e>
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b28:	4b5b      	ldr	r3, [pc, #364]	; (8002c98 <HAL_RCC_ClockConfig+0x21c>)
 8002b2a:	4a5b      	ldr	r2, [pc, #364]	; (8002c98 <HAL_RCC_ClockConfig+0x21c>)
 8002b2c:	6892      	ldr	r2, [r2, #8]
 8002b2e:	f022 0103 	bic.w	r1, r2, #3
 8002b32:	687a      	ldr	r2, [r7, #4]
 8002b34:	6852      	ldr	r2, [r2, #4]
 8002b36:	430a      	orrs	r2, r1
 8002b38:	609a      	str	r2, [r3, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b3a:	f000 fccb 	bl	80034d4 <HAL_GetTick>
 8002b3e:	6178      	str	r0, [r7, #20]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d112      	bne.n	8002b6e <HAL_RCC_ClockConfig+0xf2>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b48:	e00a      	b.n	8002b60 <HAL_RCC_ClockConfig+0xe4>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b4a:	f000 fcc3 	bl	80034d4 <HAL_GetTick>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	1ad2      	subs	r2, r2, r3
 8002b54:	f241 3388 	movw	r3, #5000	; 0x1388
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d901      	bls.n	8002b60 <HAL_RCC_ClockConfig+0xe4>
        {
          return HAL_TIMEOUT;
 8002b5c:	2303      	movs	r3, #3
 8002b5e:	e094      	b.n	8002c8a <HAL_RCC_ClockConfig+0x20e>
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b60:	4b4d      	ldr	r3, [pc, #308]	; (8002c98 <HAL_RCC_ClockConfig+0x21c>)
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	f003 030c 	and.w	r3, r3, #12
 8002b68:	2b04      	cmp	r3, #4
 8002b6a:	d1ee      	bne.n	8002b4a <HAL_RCC_ClockConfig+0xce>
 8002b6c:	e03f      	b.n	8002bee <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	2b02      	cmp	r3, #2
 8002b74:	d112      	bne.n	8002b9c <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b76:	e00a      	b.n	8002b8e <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b78:	f000 fcac 	bl	80034d4 <HAL_GetTick>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	1ad2      	subs	r2, r2, r3
 8002b82:	f241 3388 	movw	r3, #5000	; 0x1388
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d901      	bls.n	8002b8e <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	e07d      	b.n	8002c8a <HAL_RCC_ClockConfig+0x20e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b8e:	4b42      	ldr	r3, [pc, #264]	; (8002c98 <HAL_RCC_ClockConfig+0x21c>)
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	f003 030c 	and.w	r3, r3, #12
 8002b96:	2b08      	cmp	r3, #8
 8002b98:	d1ee      	bne.n	8002b78 <HAL_RCC_ClockConfig+0xfc>
 8002b9a:	e028      	b.n	8002bee <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	2b03      	cmp	r3, #3
 8002ba2:	d112      	bne.n	8002bca <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8002ba4:	e00a      	b.n	8002bbc <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ba6:	f000 fc95 	bl	80034d4 <HAL_GetTick>
 8002baa:	4602      	mov	r2, r0
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	1ad2      	subs	r2, r2, r3
 8002bb0:	f241 3388 	movw	r3, #5000	; 0x1388
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d901      	bls.n	8002bbc <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8002bb8:	2303      	movs	r3, #3
 8002bba:	e066      	b.n	8002c8a <HAL_RCC_ClockConfig+0x20e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8002bbc:	4b36      	ldr	r3, [pc, #216]	; (8002c98 <HAL_RCC_ClockConfig+0x21c>)
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	f003 030c 	and.w	r3, r3, #12
 8002bc4:	2b0c      	cmp	r3, #12
 8002bc6:	d1ee      	bne.n	8002ba6 <HAL_RCC_ClockConfig+0x12a>
 8002bc8:	e011      	b.n	8002bee <HAL_RCC_ClockConfig+0x172>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002bca:	e00a      	b.n	8002be2 <HAL_RCC_ClockConfig+0x166>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bcc:	f000 fc82 	bl	80034d4 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	1ad2      	subs	r2, r2, r3
 8002bd6:	f241 3388 	movw	r3, #5000	; 0x1388
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	d901      	bls.n	8002be2 <HAL_RCC_ClockConfig+0x166>
        {
          return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e053      	b.n	8002c8a <HAL_RCC_ClockConfig+0x20e>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002be2:	4b2d      	ldr	r3, [pc, #180]	; (8002c98 <HAL_RCC_ClockConfig+0x21c>)
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	f003 030c 	and.w	r3, r3, #12
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d1ee      	bne.n	8002bcc <HAL_RCC_ClockConfig+0x150>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002bee:	4b29      	ldr	r3, [pc, #164]	; (8002c94 <HAL_RCC_ClockConfig+0x218>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 020f 	and.w	r2, r3, #15
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d90c      	bls.n	8002c16 <HAL_RCC_ClockConfig+0x19a>
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bfc:	4b25      	ldr	r3, [pc, #148]	; (8002c94 <HAL_RCC_ClockConfig+0x218>)
 8002bfe:	683a      	ldr	r2, [r7, #0]
 8002c00:	b2d2      	uxtb	r2, r2
 8002c02:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002c04:	4b23      	ldr	r3, [pc, #140]	; (8002c94 <HAL_RCC_ClockConfig+0x218>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 020f 	and.w	r2, r3, #15
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d001      	beq.n	8002c16 <HAL_RCC_ClockConfig+0x19a>
    {
      return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e039      	b.n	8002c8a <HAL_RCC_ClockConfig+0x20e>
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f003 0304 	and.w	r3, r3, #4
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d008      	beq.n	8002c34 <HAL_RCC_ClockConfig+0x1b8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c22:	4b1d      	ldr	r3, [pc, #116]	; (8002c98 <HAL_RCC_ClockConfig+0x21c>)
 8002c24:	4a1c      	ldr	r2, [pc, #112]	; (8002c98 <HAL_RCC_ClockConfig+0x21c>)
 8002c26:	6892      	ldr	r2, [r2, #8]
 8002c28:	f422 51e0 	bic.w	r1, r2, #7168	; 0x1c00
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	68d2      	ldr	r2, [r2, #12]
 8002c30:	430a      	orrs	r2, r1
 8002c32:	609a      	str	r2, [r3, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0308 	and.w	r3, r3, #8
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d009      	beq.n	8002c54 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c40:	4b15      	ldr	r3, [pc, #84]	; (8002c98 <HAL_RCC_ClockConfig+0x21c>)
 8002c42:	4a15      	ldr	r2, [pc, #84]	; (8002c98 <HAL_RCC_ClockConfig+0x21c>)
 8002c44:	6892      	ldr	r2, [r2, #8]
 8002c46:	f422 4160 	bic.w	r1, r2, #57344	; 0xe000
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	6912      	ldr	r2, [r2, #16]
 8002c4e:	00d2      	lsls	r2, r2, #3
 8002c50:	430a      	orrs	r2, r1
 8002c52:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8002c54:	f000 f826 	bl	8002ca4 <HAL_RCC_GetSysClockFreq>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	4b0f      	ldr	r3, [pc, #60]	; (8002c98 <HAL_RCC_ClockConfig+0x21c>)
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	f003 01f0 	and.w	r1, r3, #240	; 0xf0
 8002c62:	23f0      	movs	r3, #240	; 0xf0
 8002c64:	613b      	str	r3, [r7, #16]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	fa93 f3a3 	rbit	r3, r3
 8002c6c:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	fab3 f383 	clz	r3, r3
 8002c74:	fa21 f303 	lsr.w	r3, r1, r3
 8002c78:	4908      	ldr	r1, [pc, #32]	; (8002c9c <HAL_RCC_ClockConfig+0x220>)
 8002c7a:	5ccb      	ldrb	r3, [r1, r3]
 8002c7c:	40da      	lsrs	r2, r3
 8002c7e:	4b08      	ldr	r3, [pc, #32]	; (8002ca0 <HAL_RCC_ClockConfig+0x224>)
 8002c80:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002c82:	2000      	movs	r0, #0
 8002c84:	f000 fbfc 	bl	8003480 <HAL_InitTick>
  
  return HAL_OK;
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3718      	adds	r7, #24
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	40023c00 	.word	0x40023c00
 8002c98:	40023800 	.word	0x40023800
 8002c9c:	08003700 	.word	0x08003700
 8002ca0:	20000084 	.word	0x20000084

08002ca4 <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b08b      	sub	sp, #44	; 0x2c
 8002ca8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002caa:	2300      	movs	r3, #0
 8002cac:	61fb      	str	r3, [r7, #28]
 8002cae:	2300      	movs	r3, #0
 8002cb0:	627b      	str	r3, [r7, #36]	; 0x24
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	61bb      	str	r3, [r7, #24]
  uint32_t sysclockfreq = 0U;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	623b      	str	r3, [r7, #32]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002cba:	4b36      	ldr	r3, [pc, #216]	; (8002d94 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	f003 030c 	and.w	r3, r3, #12
 8002cc2:	2b04      	cmp	r3, #4
 8002cc4:	d006      	beq.n	8002cd4 <HAL_RCC_GetSysClockFreq+0x30>
 8002cc6:	2b08      	cmp	r3, #8
 8002cc8:	d007      	beq.n	8002cda <HAL_RCC_GetSysClockFreq+0x36>
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d158      	bne.n	8002d80 <HAL_RCC_GetSysClockFreq+0xdc>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002cce:	4b32      	ldr	r3, [pc, #200]	; (8002d98 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002cd0:	623b      	str	r3, [r7, #32]
       break;
 8002cd2:	e058      	b.n	8002d86 <HAL_RCC_GetSysClockFreq+0xe2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002cd4:	4b31      	ldr	r3, [pc, #196]	; (8002d9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002cd6:	623b      	str	r3, [r7, #32]
      break;
 8002cd8:	e055      	b.n	8002d86 <HAL_RCC_GetSysClockFreq+0xe2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002cda:	4b2e      	ldr	r3, [pc, #184]	; (8002d94 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ce2:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ce4:	4b2b      	ldr	r3, [pc, #172]	; (8002d94 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d017      	beq.n	8002d20 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8002cf0:	4a2a      	ldr	r2, [pc, #168]	; (8002d9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	fbb2 f2f3 	udiv	r2, r2, r3
 8002cf8:	4b26      	ldr	r3, [pc, #152]	; (8002d94 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002cfa:	6859      	ldr	r1, [r3, #4]
 8002cfc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002d00:	400b      	ands	r3, r1
 8002d02:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8002d06:	6179      	str	r1, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d08:	6979      	ldr	r1, [r7, #20]
 8002d0a:	fa91 f1a1 	rbit	r1, r1
 8002d0e:	6139      	str	r1, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002d10:	6939      	ldr	r1, [r7, #16]
 8002d12:	fab1 f181 	clz	r1, r1
 8002d16:	40cb      	lsrs	r3, r1
 8002d18:	fb03 f302 	mul.w	r3, r3, r2
 8002d1c:	627b      	str	r3, [r7, #36]	; 0x24
 8002d1e:	e016      	b.n	8002d4e <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8002d20:	4a1d      	ldr	r2, [pc, #116]	; (8002d98 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d28:	4b1a      	ldr	r3, [pc, #104]	; (8002d94 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002d2a:	6859      	ldr	r1, [r3, #4]
 8002d2c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002d30:	400b      	ands	r3, r1
 8002d32:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8002d36:	60f9      	str	r1, [r7, #12]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d38:	68f9      	ldr	r1, [r7, #12]
 8002d3a:	fa91 f1a1 	rbit	r1, r1
 8002d3e:	60b9      	str	r1, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002d40:	68b9      	ldr	r1, [r7, #8]
 8002d42:	fab1 f181 	clz	r1, r1
 8002d46:	40cb      	lsrs	r3, r1
 8002d48:	fb03 f302 	mul.w	r3, r3, r2
 8002d4c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8002d4e:	4b11      	ldr	r3, [pc, #68]	; (8002d94 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002d56:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8002d5a:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	fa93 f3a3 	rbit	r3, r3
 8002d62:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	fab3 f383 	clz	r3, r3
 8002d6a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d6e:	3301      	adds	r3, #1
 8002d70:	005b      	lsls	r3, r3, #1
 8002d72:	61bb      	str	r3, [r7, #24]
      
      sysclockfreq = pllvco/pllp;
 8002d74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d7c:	623b      	str	r3, [r7, #32]
      break;
 8002d7e:	e002      	b.n	8002d86 <HAL_RCC_GetSysClockFreq+0xe2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d80:	4b05      	ldr	r3, [pc, #20]	; (8002d98 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002d82:	623b      	str	r3, [r7, #32]
      break;
 8002d84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d86:	6a3b      	ldr	r3, [r7, #32]
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	372c      	adds	r7, #44	; 0x2c
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr
 8002d94:	40023800 	.word	0x40023800
 8002d98:	00f42400 	.word	0x00f42400
 8002d9c:	007a1200 	.word	0x007a1200

08002da0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002da4:	4b03      	ldr	r3, [pc, #12]	; (8002db4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002da6:	681b      	ldr	r3, [r3, #0]
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr
 8002db2:	bf00      	nop
 8002db4:	20000084 	.word	0x20000084

08002db8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8002dbe:	f7ff ffef 	bl	8002da0 <HAL_RCC_GetHCLKFreq>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	4b0b      	ldr	r3, [pc, #44]	; (8002df4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f403 51e0 	and.w	r1, r3, #7168	; 0x1c00
 8002dcc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002dd0:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	fa93 f3a3 	rbit	r3, r3
 8002dd8:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	fab3 f383 	clz	r3, r3
 8002de0:	fa21 f303 	lsr.w	r3, r1, r3
 8002de4:	4904      	ldr	r1, [pc, #16]	; (8002df8 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002de6:	5ccb      	ldrb	r3, [r1, r3]
 8002de8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3708      	adds	r7, #8
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	40023800 	.word	0x40023800
 8002df8:	08003700 	.word	0x08003700

08002dfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8002e02:	f7ff ffcd 	bl	8002da0 <HAL_RCC_GetHCLKFreq>
 8002e06:	4602      	mov	r2, r0
 8002e08:	4b0b      	ldr	r3, [pc, #44]	; (8002e38 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	f403 4160 	and.w	r1, r3, #57344	; 0xe000
 8002e10:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002e14:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	fa93 f3a3 	rbit	r3, r3
 8002e1c:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	fab3 f383 	clz	r3, r3
 8002e24:	fa21 f303 	lsr.w	r3, r1, r3
 8002e28:	4904      	ldr	r1, [pc, #16]	; (8002e3c <HAL_RCC_GetPCLK2Freq+0x40>)
 8002e2a:	5ccb      	ldrb	r3, [r1, r3]
 8002e2c:	fa22 f303 	lsr.w	r3, r2, r3
} 
 8002e30:	4618      	mov	r0, r3
 8002e32:	3708      	adds	r7, #8
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	40023800 	.word	0x40023800
 8002e3c:	08003700 	.word	0x08003700

08002e40 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b089      	sub	sp, #36	; 0x24
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e52:	2300      	movs	r3, #0
 8002e54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e56:	2300      	movs	r3, #0
 8002e58:	61fb      	str	r3, [r7, #28]
 8002e5a:	e159      	b.n	8003110 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	2201      	movs	r2, #1
 8002e60:	fa02 f303 	lsl.w	r3, r2, r3
 8002e64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e70:	693a      	ldr	r2, [r7, #16]
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	f040 8148 	bne.w	800310a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d003      	beq.n	8002e8a <HAL_GPIO_Init+0x4a>
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	2b12      	cmp	r3, #18
 8002e88:	d123      	bne.n	8002ed2 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e8a:	69fb      	ldr	r3, [r7, #28]
 8002e8c:	08da      	lsrs	r2, r3, #3
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	3208      	adds	r2, #8
 8002e92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8002e98:	69fb      	ldr	r3, [r7, #28]
 8002e9a:	f003 0307 	and.w	r3, r3, #7
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	220f      	movs	r2, #15
 8002ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea6:	43db      	mvns	r3, r3
 8002ea8:	69ba      	ldr	r2, [r7, #24]
 8002eaa:	4013      	ands	r3, r2
 8002eac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	691a      	ldr	r2, [r3, #16]
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	f003 0307 	and.w	r3, r3, #7
 8002eb8:	009b      	lsls	r3, r3, #2
 8002eba:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebe:	69ba      	ldr	r2, [r7, #24]
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ec4:	69fb      	ldr	r3, [r7, #28]
 8002ec6:	08da      	lsrs	r2, r3, #3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	3208      	adds	r2, #8
 8002ecc:	69b9      	ldr	r1, [r7, #24]
 8002ece:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	005b      	lsls	r3, r3, #1
 8002edc:	2203      	movs	r2, #3
 8002ede:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee2:	43db      	mvns	r3, r3
 8002ee4:	69ba      	ldr	r2, [r7, #24]
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	f003 0203 	and.w	r2, r3, #3
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8002efa:	69ba      	ldr	r2, [r7, #24]
 8002efc:	4313      	orrs	r3, r2
 8002efe:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	69ba      	ldr	r2, [r7, #24]
 8002f04:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d00b      	beq.n	8002f26 <HAL_GPIO_Init+0xe6>
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d007      	beq.n	8002f26 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	685b      	ldr	r3, [r3, #4]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002f1a:	2b11      	cmp	r3, #17
 8002f1c:	d003      	beq.n	8002f26 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	2b12      	cmp	r3, #18
 8002f24:	d130      	bne.n	8002f88 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	005b      	lsls	r3, r3, #1
 8002f30:	2203      	movs	r2, #3
 8002f32:	fa02 f303 	lsl.w	r3, r2, r3
 8002f36:	43db      	mvns	r3, r3
 8002f38:	69ba      	ldr	r2, [r7, #24]
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	68da      	ldr	r2, [r3, #12]
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	005b      	lsls	r3, r3, #1
 8002f46:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4a:	69ba      	ldr	r2, [r7, #24]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	69ba      	ldr	r2, [r7, #24]
 8002f54:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f5c:	69fb      	ldr	r3, [r7, #28]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	fa02 f303 	lsl.w	r3, r2, r3
 8002f64:	43db      	mvns	r3, r3
 8002f66:	69ba      	ldr	r2, [r7, #24]
 8002f68:	4013      	ands	r3, r2
 8002f6a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f003 0310 	and.w	r3, r3, #16
 8002f74:	091a      	lsrs	r2, r3, #4
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7c:	69ba      	ldr	r2, [r7, #24]
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	69ba      	ldr	r2, [r7, #24]
 8002f86:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	005b      	lsls	r3, r3, #1
 8002f92:	2203      	movs	r2, #3
 8002f94:	fa02 f303 	lsl.w	r3, r2, r3
 8002f98:	43db      	mvns	r3, r3
 8002f9a:	69ba      	ldr	r2, [r7, #24]
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	689a      	ldr	r2, [r3, #8]
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	005b      	lsls	r3, r3, #1
 8002fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fac:	69ba      	ldr	r2, [r7, #24]
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	69ba      	ldr	r2, [r7, #24]
 8002fb6:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	f000 80a2 	beq.w	800310a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	60fb      	str	r3, [r7, #12]
 8002fca:	4b56      	ldr	r3, [pc, #344]	; (8003124 <HAL_GPIO_Init+0x2e4>)
 8002fcc:	4a55      	ldr	r2, [pc, #340]	; (8003124 <HAL_GPIO_Init+0x2e4>)
 8002fce:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002fd0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002fd4:	645a      	str	r2, [r3, #68]	; 0x44
 8002fd6:	4b53      	ldr	r3, [pc, #332]	; (8003124 <HAL_GPIO_Init+0x2e4>)
 8002fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002fde:	60fb      	str	r3, [r7, #12]
 8002fe0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002fe2:	4b51      	ldr	r3, [pc, #324]	; (8003128 <HAL_GPIO_Init+0x2e8>)
 8002fe4:	69fa      	ldr	r2, [r7, #28]
 8002fe6:	0892      	lsrs	r2, r2, #2
 8002fe8:	3202      	adds	r2, #2
 8002fea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fee:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	f003 0303 	and.w	r3, r3, #3
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	220f      	movs	r2, #15
 8002ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffe:	43db      	mvns	r3, r3
 8003000:	69ba      	ldr	r2, [r7, #24]
 8003002:	4013      	ands	r3, r2
 8003004:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	4b48      	ldr	r3, [pc, #288]	; (800312c <HAL_GPIO_Init+0x2ec>)
 800300a:	429a      	cmp	r2, r3
 800300c:	d019      	beq.n	8003042 <HAL_GPIO_Init+0x202>
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	4b47      	ldr	r3, [pc, #284]	; (8003130 <HAL_GPIO_Init+0x2f0>)
 8003012:	429a      	cmp	r2, r3
 8003014:	d013      	beq.n	800303e <HAL_GPIO_Init+0x1fe>
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	4b46      	ldr	r3, [pc, #280]	; (8003134 <HAL_GPIO_Init+0x2f4>)
 800301a:	429a      	cmp	r2, r3
 800301c:	d00d      	beq.n	800303a <HAL_GPIO_Init+0x1fa>
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	4b45      	ldr	r3, [pc, #276]	; (8003138 <HAL_GPIO_Init+0x2f8>)
 8003022:	429a      	cmp	r2, r3
 8003024:	d007      	beq.n	8003036 <HAL_GPIO_Init+0x1f6>
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	4b44      	ldr	r3, [pc, #272]	; (800313c <HAL_GPIO_Init+0x2fc>)
 800302a:	429a      	cmp	r2, r3
 800302c:	d101      	bne.n	8003032 <HAL_GPIO_Init+0x1f2>
 800302e:	2304      	movs	r3, #4
 8003030:	e008      	b.n	8003044 <HAL_GPIO_Init+0x204>
 8003032:	2305      	movs	r3, #5
 8003034:	e006      	b.n	8003044 <HAL_GPIO_Init+0x204>
 8003036:	2303      	movs	r3, #3
 8003038:	e004      	b.n	8003044 <HAL_GPIO_Init+0x204>
 800303a:	2302      	movs	r3, #2
 800303c:	e002      	b.n	8003044 <HAL_GPIO_Init+0x204>
 800303e:	2301      	movs	r3, #1
 8003040:	e000      	b.n	8003044 <HAL_GPIO_Init+0x204>
 8003042:	2300      	movs	r3, #0
 8003044:	69fa      	ldr	r2, [r7, #28]
 8003046:	f002 0203 	and.w	r2, r2, #3
 800304a:	0092      	lsls	r2, r2, #2
 800304c:	4093      	lsls	r3, r2
 800304e:	69ba      	ldr	r2, [r7, #24]
 8003050:	4313      	orrs	r3, r2
 8003052:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003054:	4b34      	ldr	r3, [pc, #208]	; (8003128 <HAL_GPIO_Init+0x2e8>)
 8003056:	69fa      	ldr	r2, [r7, #28]
 8003058:	0892      	lsrs	r2, r2, #2
 800305a:	3202      	adds	r2, #2
 800305c:	69b9      	ldr	r1, [r7, #24]
 800305e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003062:	4b37      	ldr	r3, [pc, #220]	; (8003140 <HAL_GPIO_Init+0x300>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	43db      	mvns	r3, r3
 800306c:	69ba      	ldr	r2, [r7, #24]
 800306e:	4013      	ands	r3, r2
 8003070:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d003      	beq.n	8003086 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800307e:	69ba      	ldr	r2, [r7, #24]
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	4313      	orrs	r3, r2
 8003084:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003086:	4b2e      	ldr	r3, [pc, #184]	; (8003140 <HAL_GPIO_Init+0x300>)
 8003088:	69ba      	ldr	r2, [r7, #24]
 800308a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800308c:	4b2c      	ldr	r3, [pc, #176]	; (8003140 <HAL_GPIO_Init+0x300>)
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	43db      	mvns	r3, r3
 8003096:	69ba      	ldr	r2, [r7, #24]
 8003098:	4013      	ands	r3, r2
 800309a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d003      	beq.n	80030b0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80030a8:	69ba      	ldr	r2, [r7, #24]
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80030b0:	4b23      	ldr	r3, [pc, #140]	; (8003140 <HAL_GPIO_Init+0x300>)
 80030b2:	69ba      	ldr	r2, [r7, #24]
 80030b4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030b6:	4b22      	ldr	r3, [pc, #136]	; (8003140 <HAL_GPIO_Init+0x300>)
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	43db      	mvns	r3, r3
 80030c0:	69ba      	ldr	r2, [r7, #24]
 80030c2:	4013      	ands	r3, r2
 80030c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d003      	beq.n	80030da <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80030d2:	69ba      	ldr	r2, [r7, #24]
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	4313      	orrs	r3, r2
 80030d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030da:	4b19      	ldr	r3, [pc, #100]	; (8003140 <HAL_GPIO_Init+0x300>)
 80030dc:	69ba      	ldr	r2, [r7, #24]
 80030de:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80030e0:	4b17      	ldr	r3, [pc, #92]	; (8003140 <HAL_GPIO_Init+0x300>)
 80030e2:	68db      	ldr	r3, [r3, #12]
 80030e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	43db      	mvns	r3, r3
 80030ea:	69ba      	ldr	r2, [r7, #24]
 80030ec:	4013      	ands	r3, r2
 80030ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d003      	beq.n	8003104 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80030fc:	69ba      	ldr	r2, [r7, #24]
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	4313      	orrs	r3, r2
 8003102:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003104:	4b0e      	ldr	r3, [pc, #56]	; (8003140 <HAL_GPIO_Init+0x300>)
 8003106:	69ba      	ldr	r2, [r7, #24]
 8003108:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800310a:	69fb      	ldr	r3, [r7, #28]
 800310c:	3301      	adds	r3, #1
 800310e:	61fb      	str	r3, [r7, #28]
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	2b0f      	cmp	r3, #15
 8003114:	f67f aea2 	bls.w	8002e5c <HAL_GPIO_Init+0x1c>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 8003118:	3724      	adds	r7, #36	; 0x24
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop
 8003124:	40023800 	.word	0x40023800
 8003128:	40013800 	.word	0x40013800
 800312c:	40020000 	.word	0x40020000
 8003130:	40020400 	.word	0x40020400
 8003134:	40020800 	.word	0x40020800
 8003138:	40020c00 	.word	0x40020c00
 800313c:	40021000 	.word	0x40021000
 8003140:	40013c00 	.word	0x40013c00

08003144 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	4613      	mov	r3, r2
 800314e:	460a      	mov	r2, r1
 8003150:	807a      	strh	r2, [r7, #2]
 8003152:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003154:	787b      	ldrb	r3, [r7, #1]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d003      	beq.n	8003162 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800315a:	887a      	ldrh	r2, [r7, #2]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	619a      	str	r2, [r3, #24]
 8003160:	e003      	b.n	800316a <HAL_GPIO_WritePin+0x26>
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003162:	887b      	ldrh	r3, [r7, #2]
 8003164:	041a      	lsls	r2, r3, #16
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	619a      	str	r2, [r3, #24]
  }
}
 800316a:	370c      	adds	r7, #12
 800316c:	46bd      	mov	sp, r7
 800316e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003172:	4770      	bx	lr

08003174 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003174:	b480      	push	{r7}
 8003176:	b083      	sub	sp, #12
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	460b      	mov	r3, r1
 800317e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	695a      	ldr	r2, [r3, #20]
 8003184:	887b      	ldrh	r3, [r7, #2]
 8003186:	405a      	eors	r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	615a      	str	r2, [r3, #20]
}
 800318c:	370c      	adds	r7, #12
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop

08003198 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	2b02      	cmp	r3, #2
 80031aa:	d004      	beq.n	80031b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2280      	movs	r2, #128	; 0x80
 80031b0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e00c      	b.n	80031d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2205      	movs	r2, #5
 80031ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	6812      	ldr	r2, [r2, #0]
 80031c6:	6812      	ldr	r2, [r2, #0]
 80031c8:	f022 0201 	bic.w	r2, r2, #1
 80031cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80031ce:	2300      	movs	r3, #0
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	370c      	adds	r7, #12
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr

080031dc <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031dc:	b480      	push	{r7}
 80031de:	b085      	sub	sp, #20
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	f003 0307 	and.w	r3, r3, #7
 80031ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031ec:	4b0c      	ldr	r3, [pc, #48]	; (8003220 <NVIC_SetPriorityGrouping+0x44>)
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031f2:	68ba      	ldr	r2, [r7, #8]
 80031f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031f8:	4013      	ands	r3, r2
 80031fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8003204:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003208:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800320c:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 800320e:	4b04      	ldr	r3, [pc, #16]	; (8003220 <NVIC_SetPriorityGrouping+0x44>)
 8003210:	68ba      	ldr	r2, [r7, #8]
 8003212:	60da      	str	r2, [r3, #12]
}
 8003214:	3714      	adds	r7, #20
 8003216:	46bd      	mov	sp, r7
 8003218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321c:	4770      	bx	lr
 800321e:	bf00      	nop
 8003220:	e000ed00 	.word	0xe000ed00

08003224 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8003224:	b480      	push	{r7}
 8003226:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003228:	4b04      	ldr	r3, [pc, #16]	; (800323c <NVIC_GetPriorityGrouping+0x18>)
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003230:	0a1b      	lsrs	r3, r3, #8
}
 8003232:	4618      	mov	r0, r3
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr
 800323c:	e000ed00 	.word	0xe000ed00

08003240 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	4603      	mov	r3, r0
 8003248:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800324a:	4b08      	ldr	r3, [pc, #32]	; (800326c <NVIC_EnableIRQ+0x2c>)
 800324c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8003250:	0952      	lsrs	r2, r2, #5
 8003252:	79f9      	ldrb	r1, [r7, #7]
 8003254:	f001 011f 	and.w	r1, r1, #31
 8003258:	2001      	movs	r0, #1
 800325a:	fa00 f101 	lsl.w	r1, r0, r1
 800325e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr
 800326c:	e000e100 	.word	0xe000e100

08003270 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	4603      	mov	r3, r0
 8003278:	6039      	str	r1, [r7, #0]
 800327a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800327c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003280:	2b00      	cmp	r3, #0
 8003282:	da0b      	bge.n	800329c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003284:	490d      	ldr	r1, [pc, #52]	; (80032bc <NVIC_SetPriority+0x4c>)
 8003286:	79fb      	ldrb	r3, [r7, #7]
 8003288:	f003 030f 	and.w	r3, r3, #15
 800328c:	3b04      	subs	r3, #4
 800328e:	683a      	ldr	r2, [r7, #0]
 8003290:	b2d2      	uxtb	r2, r2
 8003292:	0112      	lsls	r2, r2, #4
 8003294:	b2d2      	uxtb	r2, r2
 8003296:	440b      	add	r3, r1
 8003298:	761a      	strb	r2, [r3, #24]
 800329a:	e009      	b.n	80032b0 <NVIC_SetPriority+0x40>
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800329c:	4908      	ldr	r1, [pc, #32]	; (80032c0 <NVIC_SetPriority+0x50>)
 800329e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032a2:	683a      	ldr	r2, [r7, #0]
 80032a4:	b2d2      	uxtb	r2, r2
 80032a6:	0112      	lsls	r2, r2, #4
 80032a8:	b2d2      	uxtb	r2, r2
 80032aa:	440b      	add	r3, r1
 80032ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
}
 80032b0:	370c      	adds	r7, #12
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	e000ed00 	.word	0xe000ed00
 80032c0:	e000e100 	.word	0xe000e100

080032c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b089      	sub	sp, #36	; 0x24
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	60f8      	str	r0, [r7, #12]
 80032cc:	60b9      	str	r1, [r7, #8]
 80032ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	f003 0307 	and.w	r3, r3, #7
 80032d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032d8:	69fb      	ldr	r3, [r7, #28]
 80032da:	f1c3 0307 	rsb	r3, r3, #7
 80032de:	2b04      	cmp	r3, #4
 80032e0:	bf28      	it	cs
 80032e2:	2304      	movcs	r3, #4
 80032e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	3304      	adds	r3, #4
 80032ea:	2b06      	cmp	r3, #6
 80032ec:	d902      	bls.n	80032f4 <NVIC_EncodePriority+0x30>
 80032ee:	69fb      	ldr	r3, [r7, #28]
 80032f0:	3b03      	subs	r3, #3
 80032f2:	e000      	b.n	80032f6 <NVIC_EncodePriority+0x32>
 80032f4:	2300      	movs	r3, #0
 80032f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	2201      	movs	r2, #1
 80032fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003300:	1e5a      	subs	r2, r3, #1
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	401a      	ands	r2, r3
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	2101      	movs	r1, #1
 800330e:	fa01 f303 	lsl.w	r3, r1, r3
 8003312:	1e59      	subs	r1, r3, #1
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8003318:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 800331a:	4618      	mov	r0, r3
 800331c:	3724      	adds	r7, #36	; 0x24
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
 8003326:	bf00      	nop

08003328 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b082      	sub	sp, #8
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	3b01      	subs	r3, #1
 8003334:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003338:	d301      	bcc.n	800333e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800333a:	2301      	movs	r3, #1
 800333c:	e00f      	b.n	800335e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800333e:	4b0a      	ldr	r3, [pc, #40]	; (8003368 <SysTick_Config+0x40>)
 8003340:	687a      	ldr	r2, [r7, #4]
 8003342:	3a01      	subs	r2, #1
 8003344:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003346:	f04f 30ff 	mov.w	r0, #4294967295
 800334a:	210f      	movs	r1, #15
 800334c:	f7ff ff90 	bl	8003270 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003350:	4b05      	ldr	r3, [pc, #20]	; (8003368 <SysTick_Config+0x40>)
 8003352:	2200      	movs	r2, #0
 8003354:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003356:	4b04      	ldr	r3, [pc, #16]	; (8003368 <SysTick_Config+0x40>)
 8003358:	2207      	movs	r2, #7
 800335a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800335c:	2300      	movs	r3, #0
}
 800335e:	4618      	mov	r0, r3
 8003360:	3708      	adds	r7, #8
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	e000e010 	.word	0xe000e010

0800336c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003374:	6878      	ldr	r0, [r7, #4]
 8003376:	f7ff ff31 	bl	80031dc <NVIC_SetPriorityGrouping>
}
 800337a:	3708      	adds	r7, #8
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}

08003380 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003380:	b580      	push	{r7, lr}
 8003382:	b086      	sub	sp, #24
 8003384:	af00      	add	r7, sp, #0
 8003386:	4603      	mov	r3, r0
 8003388:	60b9      	str	r1, [r7, #8]
 800338a:	607a      	str	r2, [r7, #4]
 800338c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800338e:	2300      	movs	r3, #0
 8003390:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003392:	f7ff ff47 	bl	8003224 <NVIC_GetPriorityGrouping>
 8003396:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003398:	6978      	ldr	r0, [r7, #20]
 800339a:	68b9      	ldr	r1, [r7, #8]
 800339c:	687a      	ldr	r2, [r7, #4]
 800339e:	f7ff ff91 	bl	80032c4 <NVIC_EncodePriority>
 80033a2:	4603      	mov	r3, r0
 80033a4:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80033a8:	4610      	mov	r0, r2
 80033aa:	4619      	mov	r1, r3
 80033ac:	f7ff ff60 	bl	8003270 <NVIC_SetPriority>
}
 80033b0:	3718      	adds	r7, #24
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop

080033b8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b082      	sub	sp, #8
 80033bc:	af00      	add	r7, sp, #0
 80033be:	4603      	mov	r3, r0
 80033c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7ff ff3a 	bl	8003240 <NVIC_EnableIRQ>
}
 80033cc:	3708      	adds	r7, #8
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop

080033d4 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b082      	sub	sp, #8
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f7ff ffa3 	bl	8003328 <SysTick_Config>
 80033e2:	4603      	mov	r3, r0
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3708      	adds	r7, #8
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}

080033ec <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2b04      	cmp	r3, #4
 80033f8:	d106      	bne.n	8003408 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80033fa:	4b09      	ldr	r3, [pc, #36]	; (8003420 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80033fc:	4a08      	ldr	r2, [pc, #32]	; (8003420 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80033fe:	6812      	ldr	r2, [r2, #0]
 8003400:	f042 0204 	orr.w	r2, r2, #4
 8003404:	601a      	str	r2, [r3, #0]
 8003406:	e005      	b.n	8003414 <HAL_SYSTICK_CLKSourceConfig+0x28>
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8003408:	4b05      	ldr	r3, [pc, #20]	; (8003420 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800340a:	4a05      	ldr	r2, [pc, #20]	; (8003420 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800340c:	6812      	ldr	r2, [r2, #0]
 800340e:	f022 0204 	bic.w	r2, r2, #4
 8003412:	601a      	str	r2, [r3, #0]
  }
}
 8003414:	370c      	adds	r7, #12
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop
 8003420:	e000e010 	.word	0xe000e010

08003424 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8003428:	f000 f802 	bl	8003430 <HAL_SYSTICK_Callback>
}
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop

08003430 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003434:	46bd      	mov	sp, r7
 8003436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343a:	4770      	bx	lr

0800343c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003440:	4b0e      	ldr	r3, [pc, #56]	; (800347c <HAL_Init+0x40>)
 8003442:	4a0e      	ldr	r2, [pc, #56]	; (800347c <HAL_Init+0x40>)
 8003444:	6812      	ldr	r2, [r2, #0]
 8003446:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800344a:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 800344c:	4b0b      	ldr	r3, [pc, #44]	; (800347c <HAL_Init+0x40>)
 800344e:	4a0b      	ldr	r2, [pc, #44]	; (800347c <HAL_Init+0x40>)
 8003450:	6812      	ldr	r2, [r2, #0]
 8003452:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003456:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003458:	4b08      	ldr	r3, [pc, #32]	; (800347c <HAL_Init+0x40>)
 800345a:	4a08      	ldr	r2, [pc, #32]	; (800347c <HAL_Init+0x40>)
 800345c:	6812      	ldr	r2, [r2, #0]
 800345e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003462:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003464:	2003      	movs	r0, #3
 8003466:	f7ff ff81 	bl	800336c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800346a:	2000      	movs	r0, #0
 800346c:	f000 f808 	bl	8003480 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8003470:	f7fd fb16 	bl	8000aa0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8003474:	2300      	movs	r3, #0
}
 8003476:	4618      	mov	r0, r3
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	40023c00 	.word	0x40023c00

08003480 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8003488:	4b09      	ldr	r3, [pc, #36]	; (80034b0 <HAL_InitTick+0x30>)
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	4b09      	ldr	r3, [pc, #36]	; (80034b4 <HAL_InitTick+0x34>)
 800348e:	fba3 1302 	umull	r1, r3, r3, r2
 8003492:	099b      	lsrs	r3, r3, #6
 8003494:	4618      	mov	r0, r3
 8003496:	f7ff ff9d 	bl	80033d4 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800349a:	f04f 30ff 	mov.w	r0, #4294967295
 800349e:	6879      	ldr	r1, [r7, #4]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f7ff ff6d 	bl	8003380 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 80034a6:	2300      	movs	r3, #0
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3708      	adds	r7, #8
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	20000084 	.word	0x20000084
 80034b4:	10624dd3 	.word	0x10624dd3

080034b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034b8:	b480      	push	{r7}
 80034ba:	af00      	add	r7, sp, #0
  uwTick++;
 80034bc:	4b04      	ldr	r3, [pc, #16]	; (80034d0 <HAL_IncTick+0x18>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	1c5a      	adds	r2, r3, #1
 80034c2:	4b03      	ldr	r3, [pc, #12]	; (80034d0 <HAL_IncTick+0x18>)
 80034c4:	601a      	str	r2, [r3, #0]
}
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr
 80034ce:	bf00      	nop
 80034d0:	20000154 	.word	0x20000154

080034d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034d4:	b480      	push	{r7}
 80034d6:	af00      	add	r7, sp, #0
  return uwTick;
 80034d8:	4b03      	ldr	r3, [pc, #12]	; (80034e8 <HAL_GetTick+0x14>)
 80034da:	681b      	ldr	r3, [r3, #0]
}
 80034dc:	4618      	mov	r0, r3
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop
 80034e8:	20000154 	.word	0x20000154

080034ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80034f4:	2300      	movs	r3, #0
 80034f6:	60fb      	str	r3, [r7, #12]
  tickstart = HAL_GetTick();
 80034f8:	f7ff ffec 	bl	80034d4 <HAL_GetTick>
 80034fc:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 80034fe:	bf00      	nop
 8003500:	f7ff ffe8 	bl	80034d4 <HAL_GetTick>
 8003504:	4602      	mov	r2, r0
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	1ad2      	subs	r2, r2, r3
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	429a      	cmp	r2, r3
 800350e:	d3f7      	bcc.n	8003500 <HAL_Delay+0x14>
  {
  }
}
 8003510:	3710      	adds	r7, #16
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop

08003518 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003518:	b480      	push	{r7}
 800351a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800351c:	4b16      	ldr	r3, [pc, #88]	; (8003578 <SystemInit+0x60>)
 800351e:	4a16      	ldr	r2, [pc, #88]	; (8003578 <SystemInit+0x60>)
 8003520:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8003524:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8003528:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800352c:	4b13      	ldr	r3, [pc, #76]	; (800357c <SystemInit+0x64>)
 800352e:	4a13      	ldr	r2, [pc, #76]	; (800357c <SystemInit+0x64>)
 8003530:	6812      	ldr	r2, [r2, #0]
 8003532:	f042 0201 	orr.w	r2, r2, #1
 8003536:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003538:	4b10      	ldr	r3, [pc, #64]	; (800357c <SystemInit+0x64>)
 800353a:	2200      	movs	r2, #0
 800353c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800353e:	4a0f      	ldr	r2, [pc, #60]	; (800357c <SystemInit+0x64>)
 8003540:	4b0e      	ldr	r3, [pc, #56]	; (800357c <SystemInit+0x64>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003548:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800354c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800354e:	4b0b      	ldr	r3, [pc, #44]	; (800357c <SystemInit+0x64>)
 8003550:	4a0b      	ldr	r2, [pc, #44]	; (8003580 <SystemInit+0x68>)
 8003552:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003554:	4b09      	ldr	r3, [pc, #36]	; (800357c <SystemInit+0x64>)
 8003556:	4a09      	ldr	r2, [pc, #36]	; (800357c <SystemInit+0x64>)
 8003558:	6812      	ldr	r2, [r2, #0]
 800355a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800355e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003560:	4b06      	ldr	r3, [pc, #24]	; (800357c <SystemInit+0x64>)
 8003562:	2200      	movs	r2, #0
 8003564:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003566:	4b04      	ldr	r3, [pc, #16]	; (8003578 <SystemInit+0x60>)
 8003568:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800356c:	609a      	str	r2, [r3, #8]
#endif
}
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr
 8003576:	bf00      	nop
 8003578:	e000ed00 	.word	0xe000ed00
 800357c:	40023800 	.word	0x40023800
 8003580:	24003010 	.word	0x24003010

08003584 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003584:	f8df d03c 	ldr.w	sp, [pc, #60]	; 80035c4 <LoopFillZerobss+0x16>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003588:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800358a:	f000 b804 	b.w	8003596 <LoopCopyDataInit>

0800358e <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800358e:	4b0e      	ldr	r3, [pc, #56]	; (80035c8 <LoopFillZerobss+0x1a>)
  ldr  r3, [r3, r1]
 8003590:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003592:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003594:	3104      	adds	r1, #4

08003596 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003596:	480d      	ldr	r0, [pc, #52]	; (80035cc <LoopFillZerobss+0x1e>)
  ldr  r3, =_edata
 8003598:	4b0d      	ldr	r3, [pc, #52]	; (80035d0 <LoopFillZerobss+0x22>)
  adds  r2, r0, r1
 800359a:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800359c:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800359e:	f4ff aff6 	bcc.w	800358e <CopyDataInit>
  ldr  r2, =_sbss
 80035a2:	4a0c      	ldr	r2, [pc, #48]	; (80035d4 <LoopFillZerobss+0x26>)
  b  LoopFillZerobss
 80035a4:	f000 b803 	b.w	80035ae <LoopFillZerobss>

080035a8 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80035a8:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80035aa:	f842 3b04 	str.w	r3, [r2], #4

080035ae <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80035ae:	4b0a      	ldr	r3, [pc, #40]	; (80035d8 <LoopFillZerobss+0x2a>)
  cmp  r2, r3
 80035b0:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80035b2:	f4ff aff9 	bcc.w	80035a8 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80035b6:	f7ff ffaf 	bl	8003518 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80035ba:	f000 f811 	bl	80035e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80035be:	f7fd fd3f 	bl	8001040 <main>
  bx  lr    
 80035c2:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80035c4:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 80035c8:	08003718 	.word	0x08003718
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80035cc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80035d0:	20000088 	.word	0x20000088
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 80035d4:	20000088 	.word	0x20000088
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80035d8:	20000158 	.word	0x20000158

080035dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80035dc:	f7ff bffe 	b.w	80035dc <ADC_IRQHandler>

080035e0 <__libc_init_array>:
 80035e0:	b570      	push	{r4, r5, r6, lr}
 80035e2:	4b0e      	ldr	r3, [pc, #56]	; (800361c <__libc_init_array+0x3c>)
 80035e4:	4d0e      	ldr	r5, [pc, #56]	; (8003620 <__libc_init_array+0x40>)
 80035e6:	1aed      	subs	r5, r5, r3
 80035e8:	10ad      	asrs	r5, r5, #2
 80035ea:	2400      	movs	r4, #0
 80035ec:	461e      	mov	r6, r3
 80035ee:	42ac      	cmp	r4, r5
 80035f0:	d004      	beq.n	80035fc <__libc_init_array+0x1c>
 80035f2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80035f6:	4790      	blx	r2
 80035f8:	3401      	adds	r4, #1
 80035fa:	e7f8      	b.n	80035ee <__libc_init_array+0xe>
 80035fc:	f000 f874 	bl	80036e8 <_init>
 8003600:	4d08      	ldr	r5, [pc, #32]	; (8003624 <__libc_init_array+0x44>)
 8003602:	4b09      	ldr	r3, [pc, #36]	; (8003628 <__libc_init_array+0x48>)
 8003604:	1aed      	subs	r5, r5, r3
 8003606:	10ad      	asrs	r5, r5, #2
 8003608:	2400      	movs	r4, #0
 800360a:	461e      	mov	r6, r3
 800360c:	42ac      	cmp	r4, r5
 800360e:	d004      	beq.n	800361a <__libc_init_array+0x3a>
 8003610:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8003614:	4790      	blx	r2
 8003616:	3401      	adds	r4, #1
 8003618:	e7f8      	b.n	800360c <__libc_init_array+0x2c>
 800361a:	bd70      	pop	{r4, r5, r6, pc}
 800361c:	08003710 	.word	0x08003710
 8003620:	08003710 	.word	0x08003710
 8003624:	08003714 	.word	0x08003714
 8003628:	08003710 	.word	0x08003710

0800362c <strncpy>:
 800362c:	b510      	push	{r4, lr}
 800362e:	4603      	mov	r3, r0
 8003630:	b132      	cbz	r2, 8003640 <strncpy+0x14>
 8003632:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003636:	f803 4b01 	strb.w	r4, [r3], #1
 800363a:	3a01      	subs	r2, #1
 800363c:	2c00      	cmp	r4, #0
 800363e:	d1f7      	bne.n	8003630 <strncpy+0x4>
 8003640:	441a      	add	r2, r3
 8003642:	4293      	cmp	r3, r2
 8003644:	d003      	beq.n	800364e <strncpy+0x22>
 8003646:	2100      	movs	r1, #0
 8003648:	f803 1b01 	strb.w	r1, [r3], #1
 800364c:	e7f9      	b.n	8003642 <strncpy+0x16>
 800364e:	bd10      	pop	{r4, pc}

08003650 <round>:
 8003650:	ec51 0b10 	vmov	r0, r1, d0
 8003654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003656:	f3c1 560a 	ubfx	r6, r1, #20, #11
 800365a:	f2a6 34ff 	subw	r4, r6, #1023	; 0x3ff
 800365e:	2c13      	cmp	r4, #19
 8003660:	ee10 2a10 	vmov	r2, s0
 8003664:	460b      	mov	r3, r1
 8003666:	460d      	mov	r5, r1
 8003668:	dc16      	bgt.n	8003698 <round+0x48>
 800366a:	2c00      	cmp	r4, #0
 800366c:	da08      	bge.n	8003680 <round+0x30>
 800366e:	3401      	adds	r4, #1
 8003670:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8003674:	d12f      	bne.n	80036d6 <round+0x86>
 8003676:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 800367a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800367e:	e02a      	b.n	80036d6 <round+0x86>
 8003680:	4e18      	ldr	r6, [pc, #96]	; (80036e4 <round+0x94>)
 8003682:	4126      	asrs	r6, r4
 8003684:	420e      	tst	r6, r1
 8003686:	d100      	bne.n	800368a <round+0x3a>
 8003688:	b340      	cbz	r0, 80036dc <round+0x8c>
 800368a:	f44f 2500 	mov.w	r5, #524288	; 0x80000
 800368e:	4125      	asrs	r5, r4
 8003690:	441d      	add	r5, r3
 8003692:	ea25 0506 	bic.w	r5, r5, r6
 8003696:	e01e      	b.n	80036d6 <round+0x86>
 8003698:	2c33      	cmp	r4, #51	; 0x33
 800369a:	dd08      	ble.n	80036ae <round+0x5e>
 800369c:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80036a0:	d11c      	bne.n	80036dc <round+0x8c>
 80036a2:	ee10 2a10 	vmov	r2, s0
 80036a6:	460b      	mov	r3, r1
 80036a8:	f7fc fd9c 	bl	80001e4 <__adddf3>
 80036ac:	e016      	b.n	80036dc <round+0x8c>
 80036ae:	f2a6 4413 	subw	r4, r6, #1043	; 0x413
 80036b2:	f04f 37ff 	mov.w	r7, #4294967295
 80036b6:	fa27 f404 	lsr.w	r4, r7, r4
 80036ba:	4204      	tst	r4, r0
 80036bc:	d00e      	beq.n	80036dc <round+0x8c>
 80036be:	f5c6 6186 	rsb	r1, r6, #1072	; 0x430
 80036c2:	2001      	movs	r0, #1
 80036c4:	3102      	adds	r1, #2
 80036c6:	fa00 f101 	lsl.w	r1, r0, r1
 80036ca:	1889      	adds	r1, r1, r2
 80036cc:	bf28      	it	cs
 80036ce:	181d      	addcs	r5, r3, r0
 80036d0:	ea21 0304 	bic.w	r3, r1, r4
 80036d4:	e000      	b.n	80036d8 <round+0x88>
 80036d6:	2300      	movs	r3, #0
 80036d8:	4629      	mov	r1, r5
 80036da:	4618      	mov	r0, r3
 80036dc:	ec41 0b10 	vmov	d0, r0, r1
 80036e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80036e2:	bf00      	nop
 80036e4:	000fffff 	.word	0x000fffff

080036e8 <_init>:
 80036e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036ea:	bf00      	nop
 80036ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036ee:	bc08      	pop	{r3}
 80036f0:	469e      	mov	lr, r3
 80036f2:	4770      	bx	lr

080036f4 <_fini>:
 80036f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036f6:	bf00      	nop
 80036f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036fa:	bc08      	pop	{r3}
 80036fc:	469e      	mov	lr, r3
 80036fe:	4770      	bx	lr
