INFO: [VRFC 10-163] Analyzing VHDL file "D:/USN_Study/VHDL_practise/Bozhaoliu/Full_adder/Full_adder.srcs/sources_1/new/Full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/USN_Study/VHDL_practise/Bozhaoliu/Full_adder/Full_adder.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
