{
    "nl": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/51-openroad-fillinsertion/spi_adc.nl.v",
    "pnl": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/51-openroad-fillinsertion/spi_adc.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/52-odb-cellfrequencytables/spi_adc.def",
    "lef": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/58-magic-writelef/spi_adc.lef",
    "openroad-lef": null,
    "odb": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/52-odb-cellfrequencytables/spi_adc.odb",
    "sdc": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/51-openroad-fillinsertion/spi_adc.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/54-openroad-stapostpnr/nom_tt_025C_1v80/spi_adc__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/54-openroad-stapostpnr/nom_ss_100C_1v60/spi_adc__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/54-openroad-stapostpnr/nom_ff_n40C_1v95/spi_adc__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/54-openroad-stapostpnr/min_tt_025C_1v80/spi_adc__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/54-openroad-stapostpnr/min_ss_100C_1v60/spi_adc__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/54-openroad-stapostpnr/min_ff_n40C_1v95/spi_adc__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/54-openroad-stapostpnr/max_tt_025C_1v80/spi_adc__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/54-openroad-stapostpnr/max_ss_100C_1v60/spi_adc__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/54-openroad-stapostpnr/max_ff_n40C_1v95/spi_adc__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/53-openroad-rcx/nom/spi_adc.nom.spef",
        "min_*": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/53-openroad-rcx/min/spi_adc.min.spef",
        "max_*": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/53-openroad-rcx/max/spi_adc.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/54-openroad-stapostpnr/nom_tt_025C_1v80/spi_adc__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/54-openroad-stapostpnr/nom_ss_100C_1v60/spi_adc__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/54-openroad-stapostpnr/nom_ff_n40C_1v95/spi_adc__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/54-openroad-stapostpnr/min_tt_025C_1v80/spi_adc__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/54-openroad-stapostpnr/min_ss_100C_1v60/spi_adc__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/54-openroad-stapostpnr/min_ff_n40C_1v95/spi_adc__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/54-openroad-stapostpnr/max_tt_025C_1v80/spi_adc__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/54-openroad-stapostpnr/max_ss_100C_1v60/spi_adc__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/54-openroad-stapostpnr/max_ff_n40C_1v95/spi_adc__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/56-magic-streamout/spi_adc.mag",
    "gds": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/56-magic-streamout/spi_adc.gds",
    "mag_gds": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/56-magic-streamout/spi_adc.magic.gds",
    "klayout_gds": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/57-klayout-streamout/spi_adc.klayout.gds",
    "json_h": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/05-yosys-jsonheader/spi_adc.h.json",
    "vh": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/28-odb-writeverilogheader/spi_adc.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 1,
        "design__inferred_latch__count": 0,
        "design__instance__count": 749,
        "design__instance__area": 7193.15,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 8,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.00039281518547795713,
        "power__switching__total": 0.00015544176858384162,
        "power__leakage__total": 8.272713181156632e-09,
        "power__total": 0.0005482652341015637,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.7668246255023343,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.266824681013487,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3065776053132611,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 11.209964829243809,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.306578,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 16.985743,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 8,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.6056745276750297,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 2.1056745831861825,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8583106690548304,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 9.70033947290384,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.858311,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 14.173325,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 8,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.4350100680577836,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.9350100958133599,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10883322329172476,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 11.38505322242797,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.108833,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 18.050713,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 8,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 1.6477237818327317,
        "clock__skew__worst_setup": 0.9199941069360186,
        "timing__hold__ws": 0.10666973162245,
        "timing__setup__ws": 9.662969364838059,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.10667,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 14.09914,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 128.465 139.185",
        "design__core__bbox": "5.52 10.88 122.82 127.84",
        "design__io": 27,
        "design__die__area": 17880.4,
        "design__core__area": 13719.4,
        "design__instance__count__stdcell": 749,
        "design__instance__area__stdcell": 7193.15,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.524305,
        "design__instance__utilization__stdcell": 0.524305,
        "design__instance__count__class:buffer": 2,
        "design__instance__count__class:inverter": 18,
        "design__instance__count__class:sequential_cell": 138,
        "design__instance__count__class:multi_input_combinational_cell": 281,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 916,
        "design__instance__count__class:tap_cell": 180,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 10906.4,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 114,
        "design__instance__count__class:clock_buffer": 9,
        "design__instance__count__class:clock_inverter": 7,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 50,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 568,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 114,
        "route__wirelength__iter:1": 12597,
        "route__drc_errors__iter:2": 31,
        "route__wirelength__iter:2": 12575,
        "route__drc_errors__iter:3": 7,
        "route__wirelength__iter:3": 12496,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 12489,
        "route__drc_errors": 0,
        "route__wirelength": 12489,
        "route__vias": 3781,
        "route__vias__singlecut": 3781,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 187.54,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 31,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 31,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 31,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 8,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.7445640981175169,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 1.2445641536286698,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.30357733852666074,
        "timing__setup__ws__corner:min_tt_025C_1v80": 11.217456614425862,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.303577,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 17.020243,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 31,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 8,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.568360596895883,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 2.0683606524070357,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.8545104865563645,
        "timing__setup__ws__corner:min_ss_100C_1v60": 9.752568806351453,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.85451,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 14.233828,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 31,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 8,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.41999407918044224,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.9199941069360186,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10666973162245,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 11.390142484916787,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.10667,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 18.071627,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 31,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 8,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.7925710312384572,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 1.2925710867496099,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.3098365540719151,
        "timing__setup__ws__corner:max_tt_025C_1v80": 11.203569944441108,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.309837,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 16.945587,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 31,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 8,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.6477237818327317,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 2.1477238373438845,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.8628760172835085,
        "timing__setup__ws__corner:max_ss_100C_1v60": 9.662969364838059,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.862876,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 14.09914,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 31,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 8,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.4529602654498918,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.9529602932054682,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11086504250655503,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 11.38055637496185,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.110865,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 18.025782,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 31,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 31,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79971,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79992,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.0002863,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000276898,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 8.19703e-05,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000276898,
        "design_powergrid__voltage__worst": 0.000276898,
        "design_powergrid__voltage__worst__net:VPWR": 1.79971,
        "design_powergrid__drop__worst": 0.0002863,
        "design_powergrid__drop__worst__net:VPWR": 0.0002863,
        "design_powergrid__voltage__worst__net:VGND": 0.000276898,
        "design_powergrid__drop__worst__net:VGND": 0.000276898,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 7.68e-05,
        "ir__drop__worst": 0.000286,
        "design__xor_difference__count": 0,
        "magic__drc_error__count": 0,
        "klayout__drc_error__count": 0
    }
}