

================================================================
== Vitis HLS Report for 'huff_make_dhuff_tb_2'
================================================================
* Date:           Tue Jun 18 12:24:24 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.597 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                           |                                                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_638_2_fu_135  |huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_638_2  |        2|      257|  10.000 ns|   1.285 us|    2|  257|       no|
        |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_650_4_fu_143  |huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_650_4  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_657_5_fu_155  |huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_657_5  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_664_6_fu_163  |huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_664_6  |       19|       19|  95.000 ns|  95.000 ns|   19|   19|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_637_1  |       48|     4160|   3 ~ 260|          -|          -|    16|        no|
        |- VITIS_LOOP_649_3  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     147|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|      328|     592|    -|
|Memory               |        3|     -|        0|       0|    0|
|Multiplexer          |        -|     -|        -|     338|    -|
|Register             |        -|     -|      222|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        3|     0|      550|    1077|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_638_2_fu_135  |huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_638_2  |        0|   0|   45|  110|    0|
    |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_650_4_fu_143  |huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_650_4  |        0|   0|  133|  194|    0|
    |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_657_5_fu_155  |huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_657_5  |        0|   0|   71|  116|    0|
    |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_664_6_fu_163  |huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_664_6  |        0|   0|   79|  172|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                      |                                                |        0|   0|  328|  592|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                    Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |huffsize_U  |huff_make_dhuff_tb_1_huffsize_RAM_AUTO_1R1W  |        1|  0|   0|    0|   257|    5|     1|         1285|
    |huffcode_U  |huff_make_dhuff_tb_2_huffcode_RAM_AUTO_1R1W  |        2|  0|   0|    0|   257|   32|     1|         8224|
    +------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                             |        3|  0|   0|    0|   514|   37|     2|         9509|
    +------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln637_1_fu_252_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln637_fu_241_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln638_fu_234_p2              |         +|   0|  0|  16|           9|           1|
    |add_ln676_fu_314_p2              |         +|   0|  0|  39|          32|           1|
    |ap_block_state4_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln637_fu_194_p2             |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln638_fu_228_p2             |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln654_fu_290_p2             |      icmp|   0|  0|  12|           5|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 147|          97|          43|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  65|         15|    1|         15|
    |code_fu_80                             |   9|          2|   32|         64|
    |huffcode_address0                      |  14|          3|    9|         27|
    |huffcode_ce0                           |  14|          3|    1|          3|
    |huffcode_ce1                           |   9|          2|    1|          2|
    |huffcode_we0                           |   9|          2|    1|          2|
    |huffsize_address0                      |  26|          5|    9|         45|
    |huffsize_ce0                           |  20|          4|    1|          4|
    |huffsize_d0                            |  14|          3|    5|         15|
    |huffsize_we0                           |  14|          3|    1|          3|
    |i_fu_44                                |   9|          2|    5|         10|
    |p_1_fu_84                              |   9|          2|   32|         64|
    |p_fu_48                                |   9|          2|   32|         64|
    |p_jinfo_ac_dhuff_tbl_maxcode_address0  |  20|          4|    7|         28|
    |p_jinfo_ac_dhuff_tbl_maxcode_ce0       |  14|          3|    1|          3|
    |p_jinfo_ac_dhuff_tbl_maxcode_ce1       |   9|          2|    1|          2|
    |p_jinfo_ac_dhuff_tbl_maxcode_d0        |  14|          3|   32|         96|
    |p_jinfo_ac_dhuff_tbl_maxcode_we0       |  14|          3|    1|          3|
    |p_jinfo_ac_dhuff_tbl_maxcode_we1       |   9|          2|    1|          2|
    |p_jinfo_dc_xhuff_tbl_bits_address0     |  14|          3|    8|         24|
    |p_jinfo_dc_xhuff_tbl_bits_ce0          |  14|          3|    1|          3|
    |size_2_fu_76                           |   9|          2|    5|         10|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 338|         73|  187|        489|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln638_reg_399                                                       |   9|   0|    9|          0|
    |ap_CS_fsm                                                               |  14|   0|   14|          0|
    |code_fu_80                                                              |  32|   0|   32|          0|
    |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_638_2_fu_135_ap_start_reg  |   1|   0|    1|          0|
    |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_650_4_fu_143_ap_start_reg  |   1|   0|    1|          0|
    |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_657_5_fu_155_ap_start_reg  |   1|   0|    1|          0|
    |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_664_6_fu_163_ap_start_reg  |   1|   0|    1|          0|
    |huffsize_load_loc_fu_56                                                 |   5|   0|    5|          0|
    |i_fu_44                                                                 |   5|   0|    5|          0|
    |icmp_ln638_reg_390                                                      |   1|   0|    1|          0|
    |p_1_fu_84                                                               |  32|   0|   32|          0|
    |p_dhtbl_ml_loc_fu_52                                                    |   7|   0|    7|          0|
    |p_fu_48                                                                 |  32|   0|   32|          0|
    |p_jinfo_ac_dhuff_tbl_maxcode_addr_reg_432                               |   7|   0|    7|          0|
    |p_jinfo_ac_dhuff_tbl_maxcode_load_reg_437                               |  32|   0|   32|          0|
    |p_load_reg_394                                                          |  32|   0|   32|          0|
    |size_2_fu_76                                                            |   5|   0|    5|          0|
    |size_3_reg_409                                                          |   5|   0|    5|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   | 222|   0|  222|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|          huff_make_dhuff_tb.2|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|          huff_make_dhuff_tb.2|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|          huff_make_dhuff_tb.2|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|          huff_make_dhuff_tb.2|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|          huff_make_dhuff_tb.2|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|          huff_make_dhuff_tb.2|  return value|
|ap_return                              |  out|    7|  ap_ctrl_hs|          huff_make_dhuff_tb.2|  return value|
|p_jinfo_dc_xhuff_tbl_bits_address0     |  out|    8|   ap_memory|     p_jinfo_dc_xhuff_tbl_bits|         array|
|p_jinfo_dc_xhuff_tbl_bits_ce0          |  out|    1|   ap_memory|     p_jinfo_dc_xhuff_tbl_bits|         array|
|p_jinfo_dc_xhuff_tbl_bits_q0           |   in|    8|   ap_memory|     p_jinfo_dc_xhuff_tbl_bits|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_address0  |  out|    7|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_ce0       |  out|    1|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_we0       |  out|    1|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_d0        |  out|   32|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_q0        |   in|   32|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_address1  |  out|    7|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_ce1       |  out|    1|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_we1       |  out|    1|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_d1        |  out|   32|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_valptr_address0   |  out|    7|   ap_memory|   p_jinfo_ac_dhuff_tbl_valptr|         array|
|p_jinfo_ac_dhuff_tbl_valptr_ce0        |  out|    1|   ap_memory|   p_jinfo_ac_dhuff_tbl_valptr|         array|
|p_jinfo_ac_dhuff_tbl_valptr_we0        |  out|    1|   ap_memory|   p_jinfo_ac_dhuff_tbl_valptr|         array|
|p_jinfo_ac_dhuff_tbl_valptr_d0         |  out|   11|   ap_memory|   p_jinfo_ac_dhuff_tbl_valptr|         array|
|p_jinfo_ac_dhuff_tbl_mincode_address0  |  out|    7|   ap_memory|  p_jinfo_ac_dhuff_tbl_mincode|         array|
|p_jinfo_ac_dhuff_tbl_mincode_ce0       |  out|    1|   ap_memory|  p_jinfo_ac_dhuff_tbl_mincode|         array|
|p_jinfo_ac_dhuff_tbl_mincode_we0       |  out|    1|   ap_memory|  p_jinfo_ac_dhuff_tbl_mincode|         array|
|p_jinfo_ac_dhuff_tbl_mincode_d0        |  out|   11|   ap_memory|  p_jinfo_ac_dhuff_tbl_mincode|         array|
+---------------------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 11 
10 --> 7 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 16 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_dhtbl_ml_loc = alloca i64 1"   --->   Operation 17 'alloca' 'p_dhtbl_ml_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%huffsize_load_loc = alloca i64 1"   --->   Operation 18 'alloca' 'huffsize_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add_ln651_loc = alloca i64 1"   --->   Operation 19 'alloca' 'add_ln651_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%code_2_loc = alloca i64 1"   --->   Operation 20 'alloca' 'code_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%huffsize = alloca i64 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:629]   --->   Operation 21 'alloca' 'huffsize' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 257> <RAM>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%huffcode = alloca i64 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:630]   --->   Operation 22 'alloca' 'huffcode' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 0, i32 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 23 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln628 = store i5 1, i5 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 24 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln637 = br void %VITIS_LOOP_638_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 25 'br' 'br_ln637' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_4 = load i5 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 26 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.82ns)   --->   "%icmp_ln637 = icmp_eq  i5 %i_4, i5 17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 27 'icmp' 'icmp_ln637' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln637 = br i1 %icmp_ln637, void %VITIS_LOOP_638_2.split, void %for.end9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 28 'br' 'br_ln637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln637 = zext i5 %i_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 29 'zext' 'zext_ln637' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_jinfo_dc_xhuff_tbl_bits_addr = getelementptr i8 %p_jinfo_dc_xhuff_tbl_bits, i64 0, i64 %zext_ln637" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 30 'getelementptr' 'p_jinfo_dc_xhuff_tbl_bits_addr' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.29ns)   --->   "%p_jinfo_dc_xhuff_tbl_bits_load = load i8 %p_jinfo_dc_xhuff_tbl_bits_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 31 'load' 'p_jinfo_dc_xhuff_tbl_bits_load' <Predicate = (!icmp_ln637)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%size_2 = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 32 'alloca' 'size_2' <Predicate = (icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%code = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 33 'alloca' 'code' <Predicate = (icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_1 = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 34 'alloca' 'p_1' <Predicate = (icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_load_1 = load i32 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:643]   --->   Operation 35 'load' 'p_load_1' <Predicate = (icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln643 = zext i32 %p_load_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:643]   --->   Operation 36 'zext' 'zext_ln643' <Predicate = (icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%huffsize_addr = getelementptr i5 %huffsize, i64 0, i64 %zext_ln643" [benchmarks/chstone/jpeg/src/jpeg_decode.c:643]   --->   Operation 37 'getelementptr' 'huffsize_addr' <Predicate = (icmp_ln637)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.29ns)   --->   "%store_ln643 = store i5 0, i9 %huffsize_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:643]   --->   Operation 38 'store' 'store_ln643' <Predicate = (icmp_ln637)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 257> <RAM>
ST_2 : Operation 39 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 0, i32 %p_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 39 'store' 'store_ln628' <Predicate = (icmp_ln637)> <Delay = 0.46>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln628 = store i32 0, i32 %code" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 40 'store' 'store_ln628' <Predicate = (icmp_ln637)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln628 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln637 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 42 'specloopname' 'specloopname_ln637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (1.29ns)   --->   "%p_jinfo_dc_xhuff_tbl_bits_load = load i8 %p_jinfo_dc_xhuff_tbl_bits_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 43 'load' 'p_jinfo_dc_xhuff_tbl_bits_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln638 = zext i8 %p_jinfo_dc_xhuff_tbl_bits_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 44 'zext' 'zext_ln638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln638_1 = zext i8 %p_jinfo_dc_xhuff_tbl_bits_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 45 'zext' 'zext_ln638_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.87ns)   --->   "%icmp_ln638 = icmp_eq  i8 %p_jinfo_dc_xhuff_tbl_bits_load, i8 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 46 'icmp' 'icmp_ln638' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln638 = br i1 %icmp_ln638, void %for.body3.lr.ph, void %for.inc7" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 47 'br' 'br_ln638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_load = load i32 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 48 'load' 'p_load' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.87ns)   --->   "%add_ln638 = add i9 %zext_ln638_1, i9 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 49 'add' 'add_ln638' <Predicate = (!icmp_ln638)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [2/2] (0.46ns)   --->   "%call_ln637 = call void @huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_638_2, i32 %p_load, i9 %add_ln638, i5 %huffsize, i5 %i_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 50 'call' 'call_ln637' <Predicate = (!icmp_ln638)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 51 [1/1] (1.14ns)   --->   "%add_ln637 = add i32 %zext_ln638, i32 %p_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 51 'add' 'add_ln637' <Predicate = (!icmp_ln638)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 %add_ln637, i32 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 52 'store' 'store_ln628' <Predicate = (!icmp_ln638)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 1.28>
ST_4 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln637 = call void @huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_638_2, i32 %p_load, i9 %add_ln638, i5 %huffsize, i5 %i_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 53 'call' 'call_ln637' <Predicate = (!icmp_ln638)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln637 = br void %for.inc7" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 54 'br' 'br_ln637' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.82ns)   --->   "%add_ln637_1 = add i5 %i_4, i5 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 55 'add' 'add_ln637_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.46ns)   --->   "%store_ln628 = store i5 %add_ln637_1, i5 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 56 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln637 = br void %VITIS_LOOP_638_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:637]   --->   Operation 57 'br' 'br_ln637' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.29>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%huffsize_addr_1 = getelementptr i5 %huffsize, i64 0, i64 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:648]   --->   Operation 58 'getelementptr' 'huffsize_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (1.29ns)   --->   "%size = load i9 %huffsize_addr_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:648]   --->   Operation 59 'load' 'size' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 257> <RAM>

State 6 <SV = 3> <Delay = 1.75>
ST_6 : Operation 60 [1/2] (1.29ns)   --->   "%size = load i9 %huffsize_addr_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:648]   --->   Operation 60 'load' 'size' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 257> <RAM>
ST_6 : Operation 61 [1/1] (0.46ns)   --->   "%store_ln628 = store i5 %size, i5 %size_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 61 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln649 = br void %VITIS_LOOP_650_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:649]   --->   Operation 62 'br' 'br_ln649' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.90>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%size_3 = load i5 %size_2"   --->   Operation 63 'load' 'size_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%code_5 = load i32 %code"   --->   Operation 64 'load' 'code_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%p_3 = load i32 %p_1"   --->   Operation 65 'load' 'p_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [2/2] (2.90ns)   --->   "%call_ln0 = call void @huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_650_4, i32 %p_3, i32 %code_5, i32 %huffcode, i5 %huffsize, i5 %size_3, i31 %code_2_loc, i32 %add_ln651_loc, i5 %huffsize_load_loc"   --->   Operation 66 'call' 'call_ln0' <Predicate = true> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 2.26>
ST_8 : Operation 67 [1/2] (2.26ns)   --->   "%call_ln0 = call void @huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_650_4, i32 %p_3, i32 %code_5, i32 %huffcode, i5 %huffsize, i5 %size_3, i31 %code_2_loc, i32 %add_ln651_loc, i5 %huffsize_load_loc"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 2.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 1.28>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln649 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:649]   --->   Operation 68 'specloopname' 'specloopname_ln649' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%code_2_loc_load = load i31 %code_2_loc"   --->   Operation 69 'load' 'code_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%add_ln651_loc_load = load i32 %add_ln651_loc" [benchmarks/chstone/jpeg/src/jpeg_decode.c:654]   --->   Operation 70 'load' 'add_ln651_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%huffsize_load = load i5 %huffsize_load_loc"   --->   Operation 71 'load' 'huffsize_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.82ns)   --->   "%icmp_ln654 = icmp_eq  i5 %huffsize_load, i5 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:654]   --->   Operation 72 'icmp' 'icmp_ln654' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln654 = br i1 %icmp_ln654, void %do.cond25.preheader, void %for.body32.preheader" [benchmarks/chstone/jpeg/src/jpeg_decode.c:654]   --->   Operation 73 'br' 'br_ln654' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [2/2] (0.46ns)   --->   "%call_ln0 = call void @huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_657_5, i31 %code_2_loc_load, i5 %size_3, i5 %huffsize_load, i32 %code"   --->   Operation 74 'call' 'call_ln0' <Predicate = (!icmp_ln654)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 75 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 %add_ln651_loc_load, i32 %p_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 75 'store' 'store_ln628' <Predicate = (!icmp_ln654)> <Delay = 0.46>
ST_9 : Operation 76 [1/1] (0.46ns)   --->   "%store_ln628 = store i5 %huffsize_load, i5 %size_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 76 'store' 'store_ln628' <Predicate = (!icmp_ln654)> <Delay = 0.46>
ST_9 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln0 = call void @huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_664_6, i32 %huffcode, i7 %p_dhtbl_ml_loc, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i8 %p_jinfo_dc_xhuff_tbl_bits, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode"   --->   Operation 77 'call' 'call_ln0' <Predicate = (icmp_ln654)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln0 = call void @huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_657_5, i31 %code_2_loc_load, i5 %size_3, i5 %huffsize_load, i32 %code"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln649 = br void %VITIS_LOOP_650_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:649]   --->   Operation 79 'br' 'br_ln649' <Predicate = true> <Delay = 0.00>

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln0 = call void @huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_664_6, i32 %huffcode, i7 %p_dhtbl_ml_loc, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i8 %p_jinfo_dc_xhuff_tbl_bits, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 1.29>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%p_dhtbl_ml_loc_load = load i7 %p_dhtbl_ml_loc" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 81 'load' 'p_dhtbl_ml_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln676 = zext i7 %p_dhtbl_ml_loc_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:676]   --->   Operation 82 'zext' 'zext_ln676' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%p_jinfo_ac_dhuff_tbl_maxcode_addr = getelementptr i32 %p_jinfo_ac_dhuff_tbl_maxcode, i64 0, i64 %zext_ln676" [benchmarks/chstone/jpeg/src/jpeg_decode.c:676]   --->   Operation 83 'getelementptr' 'p_jinfo_ac_dhuff_tbl_maxcode_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [2/2] (1.29ns)   --->   "%p_jinfo_ac_dhuff_tbl_maxcode_load = load i7 %p_jinfo_ac_dhuff_tbl_maxcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:676]   --->   Operation 84 'load' 'p_jinfo_ac_dhuff_tbl_maxcode_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>

State 13 <SV = 9> <Delay = 1.29>
ST_13 : Operation 85 [1/2] (1.29ns)   --->   "%p_jinfo_ac_dhuff_tbl_maxcode_load = load i7 %p_jinfo_ac_dhuff_tbl_maxcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:676]   --->   Operation 85 'load' 'p_jinfo_ac_dhuff_tbl_maxcode_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>

State 14 <SV = 10> <Delay = 2.43>
ST_14 : Operation 86 [1/1] (1.14ns)   --->   "%add_ln676 = add i32 %p_jinfo_ac_dhuff_tbl_maxcode_load, i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:676]   --->   Operation 86 'add' 'add_ln676' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 87 [1/1] (1.29ns)   --->   "%store_ln676 = store i32 %add_ln676, i7 %p_jinfo_ac_dhuff_tbl_maxcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:676]   --->   Operation 87 'store' 'store_ln676' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln677 = ret i7 %p_dhtbl_ml_loc_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:677]   --->   Operation 88 'ret' 'ret_ln677' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_jinfo_dc_xhuff_tbl_bits]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_jinfo_ac_dhuff_tbl_maxcode]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_jinfo_ac_dhuff_tbl_valptr]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_jinfo_ac_dhuff_tbl_mincode]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                 (alloca           ) [ 011110000000000]
p                                 (alloca           ) [ 011110000000000]
p_dhtbl_ml_loc                    (alloca           ) [ 001111111111100]
huffsize_load_loc                 (alloca           ) [ 001111111110000]
add_ln651_loc                     (alloca           ) [ 001111111110000]
code_2_loc                        (alloca           ) [ 001111111110000]
huffsize                          (alloca           ) [ 001111111110000]
huffcode                          (alloca           ) [ 001111111111000]
store_ln628                       (store            ) [ 000000000000000]
store_ln628                       (store            ) [ 000000000000000]
br_ln637                          (br               ) [ 000000000000000]
i_4                               (load             ) [ 000110000000000]
icmp_ln637                        (icmp             ) [ 001110000000000]
br_ln637                          (br               ) [ 000000000000000]
zext_ln637                        (zext             ) [ 000000000000000]
p_jinfo_dc_xhuff_tbl_bits_addr    (getelementptr    ) [ 000100000000000]
size_2                            (alloca           ) [ 000001111110000]
code                              (alloca           ) [ 001111111110000]
p_1                               (alloca           ) [ 001111111110000]
p_load_1                          (load             ) [ 000000000000000]
zext_ln643                        (zext             ) [ 000000000000000]
huffsize_addr                     (getelementptr    ) [ 000000000000000]
store_ln643                       (store            ) [ 000000000000000]
store_ln628                       (store            ) [ 000000000000000]
store_ln628                       (store            ) [ 000000000000000]
speclooptripcount_ln628           (speclooptripcount) [ 000000000000000]
specloopname_ln637                (specloopname     ) [ 000000000000000]
p_jinfo_dc_xhuff_tbl_bits_load    (load             ) [ 000000000000000]
zext_ln638                        (zext             ) [ 000000000000000]
zext_ln638_1                      (zext             ) [ 000000000000000]
icmp_ln638                        (icmp             ) [ 001110000000000]
br_ln638                          (br               ) [ 000000000000000]
p_load                            (load             ) [ 000010000000000]
add_ln638                         (add              ) [ 000010000000000]
add_ln637                         (add              ) [ 000000000000000]
store_ln628                       (store            ) [ 000000000000000]
call_ln637                        (call             ) [ 000000000000000]
br_ln637                          (br               ) [ 000000000000000]
add_ln637_1                       (add              ) [ 000000000000000]
store_ln628                       (store            ) [ 000000000000000]
br_ln637                          (br               ) [ 000000000000000]
huffsize_addr_1                   (getelementptr    ) [ 000000100000000]
size                              (load             ) [ 000000000000000]
store_ln628                       (store            ) [ 000000000000000]
br_ln649                          (br               ) [ 000000000000000]
size_3                            (load             ) [ 000000001110000]
code_5                            (load             ) [ 000000001000000]
p_3                               (load             ) [ 000000001000000]
call_ln0                          (call             ) [ 000000000000000]
specloopname_ln649                (specloopname     ) [ 000000000000000]
code_2_loc_load                   (load             ) [ 000000000010000]
add_ln651_loc_load                (load             ) [ 000000000000000]
huffsize_load                     (load             ) [ 000000000010000]
icmp_ln654                        (icmp             ) [ 000000011110000]
br_ln654                          (br               ) [ 000000000000000]
store_ln628                       (store            ) [ 000000000000000]
store_ln628                       (store            ) [ 000000000000000]
call_ln0                          (call             ) [ 000000000000000]
br_ln649                          (br               ) [ 000000000000000]
call_ln0                          (call             ) [ 000000000000000]
p_dhtbl_ml_loc_load               (load             ) [ 000000000000011]
zext_ln676                        (zext             ) [ 000000000000000]
p_jinfo_ac_dhuff_tbl_maxcode_addr (getelementptr    ) [ 000000000000011]
p_jinfo_ac_dhuff_tbl_maxcode_load (load             ) [ 000000000000001]
add_ln676                         (add              ) [ 000000000000000]
store_ln676                       (store            ) [ 000000000000000]
ret_ln677                         (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_jinfo_dc_xhuff_tbl_bits">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_dc_xhuff_tbl_bits"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_jinfo_ac_dhuff_tbl_maxcode">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_maxcode"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_jinfo_ac_dhuff_tbl_valptr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_valptr"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_jinfo_ac_dhuff_tbl_mincode">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_mincode"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_638_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_650_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_657_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_664_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_dhtbl_ml_loc_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dhtbl_ml_loc/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="huffsize_load_loc_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="huffsize_load_loc/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="add_ln651_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln651_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="code_2_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="code_2_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="huffsize_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="huffsize/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="huffcode_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="huffcode/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="size_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="size_2/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="code_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="code/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_1/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_jinfo_dc_xhuff_tbl_bits_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="5" slack="0"/>
<pin id="92" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_jinfo_dc_xhuff_tbl_bits_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_jinfo_dc_xhuff_tbl_bits_load/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="huffsize_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="32" slack="0"/>
<pin id="105" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="huffsize_addr/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="0"/>
<pin id="109" dir="0" index="1" bw="5" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln643/2 size/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="huffsize_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="huffsize_addr_1/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_jinfo_ac_dhuff_tbl_maxcode_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="7" slack="0"/>
<pin id="126" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_jinfo_ac_dhuff_tbl_maxcode_addr/12 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_jinfo_ac_dhuff_tbl_maxcode_load/12 store_ln676/14 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_638_2_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="9" slack="0"/>
<pin id="139" dir="0" index="3" bw="5" slack="2147483647"/>
<pin id="140" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="141" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln637/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_650_4_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="32" slack="0"/>
<pin id="147" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="149" dir="0" index="5" bw="5" slack="0"/>
<pin id="150" dir="0" index="6" bw="31" slack="4"/>
<pin id="151" dir="0" index="7" bw="32" slack="4"/>
<pin id="152" dir="0" index="8" bw="5" slack="4"/>
<pin id="153" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_657_5_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="31" slack="0"/>
<pin id="158" dir="0" index="2" bw="5" slack="3"/>
<pin id="159" dir="0" index="3" bw="5" slack="0"/>
<pin id="160" dir="0" index="4" bw="32" slack="5"/>
<pin id="161" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_664_6_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="7" slack="6"/>
<pin id="167" dir="0" index="3" bw="32" slack="0"/>
<pin id="168" dir="0" index="4" bw="8" slack="0"/>
<pin id="169" dir="0" index="5" bw="11" slack="0"/>
<pin id="170" dir="0" index="6" bw="11" slack="0"/>
<pin id="171" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load_1/2 p_load/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln628_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln628_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="5" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_4_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="1"/>
<pin id="193" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln637_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="5" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln637/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln637_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln637/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln643_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln643/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln628_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln628_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln638_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln638/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln638_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln638_1/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln638_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln638/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln638_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln638/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln637_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln637/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln628_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="2"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln637_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln637_1/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln628_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="0" index="1" bw="5" slack="3"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln628_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="5" slack="2"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="size_3_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="3"/>
<pin id="269" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="size_3/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="code_5_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="3"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="code_5/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_3_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="3"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_3/7 "/>
</bind>
</comp>

<comp id="279" class="1004" name="code_2_loc_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="6"/>
<pin id="281" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="code_2_loc_load/9 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln651_loc_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="6"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln651_loc_load/9 "/>
</bind>
</comp>

<comp id="286" class="1004" name="huffsize_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="6"/>
<pin id="288" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="huffsize_load/9 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln654_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="0" index="1" bw="5" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln654/9 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln628_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="5"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/9 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln628_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="0" index="1" bw="5" slack="5"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/9 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_dhtbl_ml_loc_load_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="8"/>
<pin id="308" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_dhtbl_ml_loc_load/12 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln676_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln676/12 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln676_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln676/14 "/>
</bind>
</comp>

<comp id="320" class="1005" name="i_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="327" class="1005" name="p_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="334" class="1005" name="p_dhtbl_ml_loc_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="6"/>
<pin id="336" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opset="p_dhtbl_ml_loc "/>
</bind>
</comp>

<comp id="340" class="1005" name="huffsize_load_loc_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="4"/>
<pin id="342" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="huffsize_load_loc "/>
</bind>
</comp>

<comp id="346" class="1005" name="add_ln651_loc_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="4"/>
<pin id="348" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln651_loc "/>
</bind>
</comp>

<comp id="352" class="1005" name="code_2_loc_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="31" slack="4"/>
<pin id="354" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="code_2_loc "/>
</bind>
</comp>

<comp id="364" class="1005" name="p_jinfo_dc_xhuff_tbl_bits_addr_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="1"/>
<pin id="366" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_jinfo_dc_xhuff_tbl_bits_addr "/>
</bind>
</comp>

<comp id="369" class="1005" name="size_2_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="2"/>
<pin id="371" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="size_2 "/>
</bind>
</comp>

<comp id="376" class="1005" name="code_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="code "/>
</bind>
</comp>

<comp id="383" class="1005" name="p_1_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="390" class="1005" name="icmp_ln638_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln638 "/>
</bind>
</comp>

<comp id="394" class="1005" name="p_load_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

<comp id="399" class="1005" name="add_ln638_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="9" slack="1"/>
<pin id="401" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln638 "/>
</bind>
</comp>

<comp id="404" class="1005" name="huffsize_addr_1_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="9" slack="1"/>
<pin id="406" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="huffsize_addr_1 "/>
</bind>
</comp>

<comp id="409" class="1005" name="size_3_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="3"/>
<pin id="411" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="size_3 "/>
</bind>
</comp>

<comp id="432" class="1005" name="p_jinfo_ac_dhuff_tbl_maxcode_addr_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="7" slack="1"/>
<pin id="434" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_jinfo_ac_dhuff_tbl_maxcode_addr "/>
</bind>
</comp>

<comp id="437" class="1005" name="p_jinfo_ac_dhuff_tbl_maxcode_load_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_jinfo_ac_dhuff_tbl_maxcode_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="162"><net_src comp="40" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="163" pin=4"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="163" pin=5"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="163" pin=6"/></net>

<net id="180"><net_src comp="177" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="191" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="191" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="208"><net_src comp="177" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="214"><net_src comp="12" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="12" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="95" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="95" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="95" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="224" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="234" pin="2"/><net_sink comp="135" pin=2"/></net>

<net id="245"><net_src comp="220" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="177" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="14" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="252" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="107" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="267" pin="1"/><net_sink comp="143" pin=5"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="289"><net_src comp="286" pin="1"/><net_sink comp="155" pin=3"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="20" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="283" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="286" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="318"><net_src comp="8" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="319"><net_src comp="314" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="323"><net_src comp="44" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="326"><net_src comp="320" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="330"><net_src comp="48" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="333"><net_src comp="327" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="337"><net_src comp="52" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="343"><net_src comp="56" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="143" pin=8"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="349"><net_src comp="60" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="143" pin=7"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="355"><net_src comp="64" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="143" pin=6"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="367"><net_src comp="88" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="372"><net_src comp="76" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="375"><net_src comp="369" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="379"><net_src comp="80" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="382"><net_src comp="376" pin="1"/><net_sink comp="155" pin=4"/></net>

<net id="386"><net_src comp="84" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="389"><net_src comp="383" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="393"><net_src comp="228" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="177" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="402"><net_src comp="234" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="407"><net_src comp="114" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="412"><net_src comp="267" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="435"><net_src comp="122" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="440"><net_src comp="129" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="314" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_jinfo_dc_xhuff_tbl_bits | {}
	Port: p_jinfo_ac_dhuff_tbl_maxcode | {9 11 14 }
	Port: p_jinfo_ac_dhuff_tbl_valptr | {9 11 }
	Port: p_jinfo_ac_dhuff_tbl_mincode | {9 11 }
 - Input state : 
	Port: huff_make_dhuff_tb.2 : p_jinfo_dc_xhuff_tbl_bits | {2 3 9 11 }
	Port: huff_make_dhuff_tb.2 : p_jinfo_ac_dhuff_tbl_maxcode | {12 13 }
	Port: huff_make_dhuff_tb.2 : p_jinfo_ac_dhuff_tbl_valptr | {}
	Port: huff_make_dhuff_tb.2 : p_jinfo_ac_dhuff_tbl_mincode | {}
  - Chain level:
	State 1
		store_ln628 : 1
		store_ln628 : 1
	State 2
		icmp_ln637 : 1
		br_ln637 : 2
		zext_ln637 : 1
		p_jinfo_dc_xhuff_tbl_bits_addr : 2
		p_jinfo_dc_xhuff_tbl_bits_load : 3
		zext_ln643 : 1
		huffsize_addr : 2
		store_ln643 : 3
		store_ln628 : 1
		store_ln628 : 1
	State 3
		zext_ln638 : 1
		zext_ln638_1 : 1
		icmp_ln638 : 1
		br_ln638 : 2
		add_ln638 : 2
		call_ln637 : 3
		add_ln637 : 2
		store_ln628 : 3
	State 4
		store_ln628 : 1
	State 5
		size : 1
	State 6
		store_ln628 : 1
	State 7
		call_ln0 : 1
	State 8
	State 9
		icmp_ln654 : 1
		br_ln654 : 2
		call_ln0 : 1
		store_ln628 : 1
		store_ln628 : 1
	State 10
	State 11
	State 12
		zext_ln676 : 1
		p_jinfo_ac_dhuff_tbl_maxcode_addr : 2
		p_jinfo_ac_dhuff_tbl_maxcode_load : 3
	State 13
	State 14
		store_ln676 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|
| Operation|                      Functional Unit                      |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          | grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_638_2_fu_135 |    0    |    56   |    72   |
|   call   | grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_650_4_fu_143 |   0.46  |   144   |   144   |
|          | grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_657_5_fu_155 |    0    |    95   |    78   |
|          | grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_664_6_fu_163 |   1.38  |   123   |   141   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |                      add_ln638_fu_234                     |    0    |    0    |    15   |
|    add   |                      add_ln637_fu_241                     |    0    |    0    |    39   |
|          |                     add_ln637_1_fu_252                    |    0    |    0    |    12   |
|          |                      add_ln676_fu_314                     |    0    |    0    |    39   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |                     icmp_ln637_fu_194                     |    0    |    0    |    12   |
|   icmp   |                     icmp_ln638_fu_228                     |    0    |    0    |    15   |
|          |                     icmp_ln654_fu_290                     |    0    |    0    |    12   |
|----------|-----------------------------------------------------------|---------|---------|---------|
|          |                     zext_ln637_fu_200                     |    0    |    0    |    0    |
|          |                     zext_ln643_fu_205                     |    0    |    0    |    0    |
|   zext   |                     zext_ln638_fu_220                     |    0    |    0    |    0    |
|          |                    zext_ln638_1_fu_224                    |    0    |    0    |    0    |
|          |                     zext_ln676_fu_309                     |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|
|   Total  |                                                           |   1.84  |   418   |   579   |
|----------|-----------------------------------------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|huffcode|    2   |    0   |    0   |    0   |
|huffsize|    1   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    3   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+-----------------------------------------+--------+
|                                         |   FF   |
+-----------------------------------------+--------+
|            add_ln638_reg_399            |    9   |
|          add_ln651_loc_reg_346          |   32   |
|            code_2_loc_reg_352           |   31   |
|               code_reg_376              |   32   |
|         huffsize_addr_1_reg_404         |    9   |
|        huffsize_load_loc_reg_340        |    5   |
|                i_reg_320                |    5   |
|            icmp_ln638_reg_390           |    1   |
|               p_1_reg_383               |   32   |
|          p_dhtbl_ml_loc_reg_334         |    7   |
|p_jinfo_ac_dhuff_tbl_maxcode_addr_reg_432|    7   |
|p_jinfo_ac_dhuff_tbl_maxcode_load_reg_437|   32   |
|  p_jinfo_dc_xhuff_tbl_bits_addr_reg_364 |    8   |
|              p_load_reg_394             |   32   |
|                p_reg_327                |   32   |
|              size_2_reg_369             |    5   |
|              size_3_reg_409             |    5   |
+-----------------------------------------+--------+
|                  Total                  |   284  |
+-----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                      grp_access_fu_95                     |  p0  |   2  |   8  |   16   ||    9    |
|                     grp_access_fu_107                     |  p0  |   3  |   9  |   27   ||    14   |
|                     grp_access_fu_129                     |  p0  |   2  |   7  |   14   ||    9    |
| grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_638_2_fu_135 |  p1  |   2  |  32  |   64   ||    9    |
| grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_638_2_fu_135 |  p2  |   2  |   9  |   18   ||    9    |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                           |      |      |      |   139  || 2.34214 ||    50   |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   418  |   579  |    -   |
|   Memory  |    3   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    2   |    -   |   50   |    -   |
|  Register |    -   |    -   |   284  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   702  |   629  |    0   |
+-----------+--------+--------+--------+--------+--------+
